Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Wed Jun 19 15:34:22 2024
| Host         : BSERVER05 running 64-bit Linux Mint 21.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_circuit_timing_summary_routed.rpt -pb top_level_circuit_timing_summary_routed.pb -rpx top_level_circuit_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_circuit
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           1           
TIMING-18  Warning           Missing input or output delay   14          
TIMING-20  Warning           Non-clocked latch               109         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21195)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (109)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21195)
----------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: io_cont/chip_select_reg[0]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: io_cont/chip_select_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read1_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read1_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read2_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read2_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_rep/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_rep__0/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (109)
--------------------------------------------------
 There are 109 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     43.471        0.000                      0                 4641        0.139        0.000                      0                 4641       41.160        0.000                       0                  2344  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        43.471        0.000                      0                 4581        0.139        0.000                      0                 4581       41.160        0.000                       0                  2344  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             78.930        0.000                      0                   60        0.251        0.000                      0                   60  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       43.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.471ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[43][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.777ns  (logic 6.680ns (17.683%)  route 31.097ns (82.317%))
  Logic Levels:           28  (CARRY4=5 LUT2=4 LUT3=3 LUT4=2 LUT5=2 LUT6=9 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    6.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.553     6.812    processor/registers/proc_clk_BUFG
    SLICE_X30Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=533, routed)         4.903    12.233    processor/memory/Q[1]
    SLICE_X10Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.357 r  processor/memory/read1_reg[1]_i_225/O
                         net (fo=1, routed)           0.000    12.357    processor/memory/read1_reg[1]_i_225_n_0
    SLICE_X10Y40         MUXF7 (Prop_muxf7_I0_O)      0.241    12.598 r  processor/memory/read1_reg[1]_i_143/O
                         net (fo=1, routed)           0.000    12.598    processor/memory/read1_reg[1]_i_143_n_0
    SLICE_X10Y40         MUXF8 (Prop_muxf8_I0_O)      0.098    12.696 r  processor/memory/read1_reg[1]_i_62/O
                         net (fo=1, routed)           0.983    13.679    processor/memory/read1_reg[1]_i_62_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.319    13.998 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.921    14.919    processor/registers/memory[0][0][6]_i_14_14
    SLICE_X21Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.043 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=29, routed)          1.735    16.779    processor/registers/mem_instruction[0]_2[1]
    SLICE_X27Y25         LUT2 (Prop_lut2_I0_O)        0.124    16.903 r  processor/registers/address_reg[6]_i_3/O
                         net (fo=7, routed)           0.632    17.535    processor/registers/address_reg[6]_i_3_n_0
    SLICE_X29Y25         LUT5 (Prop_lut5_I2_O)        0.124    17.659 r  processor/registers/memory[0][0][6]_i_13/O
                         net (fo=1, routed)           1.235    18.894    io_cont/memory_reg[77][1][0]_0
    SLICE_X34Y25         LUT3 (Prop_lut3_I2_O)        0.154    19.048 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         4.555    23.603    processor/memory/memory[0][2][0]_i_6_0[1]
    SLICE_X11Y50         MUXF8 (Prop_muxf8_S_O)       0.476    24.079 r  processor/memory/memory_reg[0][2][1]_i_22/O
                         net (fo=1, routed)           1.070    25.149    processor/memory/memory_reg[0][2][1]_i_22_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I0_O)        0.316    25.465 r  processor/memory/memory[0][2][1]_i_17/O
                         net (fo=1, routed)           1.677    27.142    processor/memory/memory[0][2][1]_i_17_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    27.266 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=4, routed)           1.221    28.486    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X30Y22         LUT6 (Prop_lut6_I2_O)        0.124    28.610 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.686    29.296    processor/id/Data2_reg[2][1]
    SLICE_X28Y21         LUT2 (Prop_lut2_I1_O)        0.124    29.420 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=5, routed)           0.345    29.765    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y22         LUT5 (Prop_lut5_I2_O)        0.124    29.889 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           0.443    30.332    processor/id/memory[0][1][2]_i_33_0
    SLICE_X28Y21         LUT3 (Prop_lut3_I0_O)        0.116    30.448 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.677    31.125    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X29Y21         LUT4 (Prop_lut4_I2_O)        0.328    31.453 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    31.453    processor/id/S[3]
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.854 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.854    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.968 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.113    33.080    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.124    33.204 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.654    33.859    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124    33.983 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    33.983    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.496 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.496    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.819 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.906    35.725    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.306    36.031 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.701    36.732    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X26Y19         LUT2 (Prop_lut2_I1_O)        0.124    36.856 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    36.856    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    37.400 r  processor/registers/memory_reg[0][0][1]_i_3/O[2]
                         net (fo=6, routed)           1.161    38.560    processor/registers/memory_reg[0][0][1]_i_3_n_5
    SLICE_X26Y21         LUT6 (Prop_lut6_I3_O)        0.301    38.861 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.476    39.338    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X25Y19         LUT4 (Prop_lut4_I2_O)        0.124    39.462 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=4, routed)           0.551    40.013    processor/registers/reg_writeData[0]_9[2]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.124    40.137 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         4.452    44.589    processor/memory/D[2]
    SLICE_X15Y46         FDRE                                         r  processor/memory/memory_reg[43][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        1.442    88.120    processor/memory/clk_IBUF_BUFG
    SLICE_X15Y46         FDRE                                         r  processor/memory/memory_reg[43][0][2]/C
                         clock pessimism              0.070    88.191    
                         clock uncertainty           -0.035    88.155    
    SLICE_X15Y46         FDRE (Setup_fdre_C_D)       -0.095    88.060    processor/memory/memory_reg[43][0][2]
  -------------------------------------------------------------------
                         required time                         88.060    
                         arrival time                         -44.589    
  -------------------------------------------------------------------
                         slack                                 43.471    

Slack (MET) :             43.649ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[35][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.648ns  (logic 6.680ns (17.743%)  route 30.968ns (82.257%))
  Logic Levels:           28  (CARRY4=5 LUT2=4 LUT3=3 LUT4=2 LUT5=2 LUT6=9 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -1.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    6.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.553     6.812    processor/registers/proc_clk_BUFG
    SLICE_X30Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=533, routed)         4.903    12.233    processor/memory/Q[1]
    SLICE_X10Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.357 r  processor/memory/read1_reg[1]_i_225/O
                         net (fo=1, routed)           0.000    12.357    processor/memory/read1_reg[1]_i_225_n_0
    SLICE_X10Y40         MUXF7 (Prop_muxf7_I0_O)      0.241    12.598 r  processor/memory/read1_reg[1]_i_143/O
                         net (fo=1, routed)           0.000    12.598    processor/memory/read1_reg[1]_i_143_n_0
    SLICE_X10Y40         MUXF8 (Prop_muxf8_I0_O)      0.098    12.696 r  processor/memory/read1_reg[1]_i_62/O
                         net (fo=1, routed)           0.983    13.679    processor/memory/read1_reg[1]_i_62_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.319    13.998 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.921    14.919    processor/registers/memory[0][0][6]_i_14_14
    SLICE_X21Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.043 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=29, routed)          1.735    16.779    processor/registers/mem_instruction[0]_2[1]
    SLICE_X27Y25         LUT2 (Prop_lut2_I0_O)        0.124    16.903 r  processor/registers/address_reg[6]_i_3/O
                         net (fo=7, routed)           0.632    17.535    processor/registers/address_reg[6]_i_3_n_0
    SLICE_X29Y25         LUT5 (Prop_lut5_I2_O)        0.124    17.659 r  processor/registers/memory[0][0][6]_i_13/O
                         net (fo=1, routed)           1.235    18.894    io_cont/memory_reg[77][1][0]_0
    SLICE_X34Y25         LUT3 (Prop_lut3_I2_O)        0.154    19.048 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         4.555    23.603    processor/memory/memory[0][2][0]_i_6_0[1]
    SLICE_X11Y50         MUXF8 (Prop_muxf8_S_O)       0.476    24.079 r  processor/memory/memory_reg[0][2][1]_i_22/O
                         net (fo=1, routed)           1.070    25.149    processor/memory/memory_reg[0][2][1]_i_22_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I0_O)        0.316    25.465 r  processor/memory/memory[0][2][1]_i_17/O
                         net (fo=1, routed)           1.677    27.142    processor/memory/memory[0][2][1]_i_17_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    27.266 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=4, routed)           1.221    28.486    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X30Y22         LUT6 (Prop_lut6_I2_O)        0.124    28.610 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.686    29.296    processor/id/Data2_reg[2][1]
    SLICE_X28Y21         LUT2 (Prop_lut2_I1_O)        0.124    29.420 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=5, routed)           0.345    29.765    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y22         LUT5 (Prop_lut5_I2_O)        0.124    29.889 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           0.443    30.332    processor/id/memory[0][1][2]_i_33_0
    SLICE_X28Y21         LUT3 (Prop_lut3_I0_O)        0.116    30.448 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.677    31.125    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X29Y21         LUT4 (Prop_lut4_I2_O)        0.328    31.453 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    31.453    processor/id/S[3]
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.854 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.854    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.968 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.113    33.080    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.124    33.204 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.654    33.859    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124    33.983 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    33.983    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.496 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.496    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.819 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.906    35.725    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.306    36.031 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.701    36.732    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X26Y19         LUT2 (Prop_lut2_I1_O)        0.124    36.856 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    36.856    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    37.400 r  processor/registers/memory_reg[0][0][1]_i_3/O[2]
                         net (fo=6, routed)           1.161    38.560    processor/registers/memory_reg[0][0][1]_i_3_n_5
    SLICE_X26Y21         LUT6 (Prop_lut6_I3_O)        0.301    38.861 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.476    39.338    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X25Y19         LUT4 (Prop_lut4_I2_O)        0.124    39.462 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=4, routed)           0.551    40.013    processor/registers/reg_writeData[0]_9[2]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.124    40.137 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         4.323    44.460    processor/memory/D[2]
    SLICE_X14Y47         FDRE                                         r  processor/memory/memory_reg[35][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        1.443    88.121    processor/memory/clk_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  processor/memory/memory_reg[35][0][2]/C
                         clock pessimism              0.070    88.192    
                         clock uncertainty           -0.035    88.156    
    SLICE_X14Y47         FDRE (Setup_fdre_C_D)       -0.047    88.109    processor/memory/memory_reg[35][0][2]
  -------------------------------------------------------------------
                         required time                         88.109    
                         arrival time                         -44.460    
  -------------------------------------------------------------------
                         slack                                 43.649    

Slack (MET) :             43.654ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[50][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.632ns  (logic 6.680ns (17.751%)  route 30.952ns (82.249%))
  Logic Levels:           28  (CARRY4=5 LUT2=4 LUT3=3 LUT4=2 LUT5=2 LUT6=9 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 88.110 - 83.330 ) 
    Source Clock Delay      (SCD):    6.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.553     6.812    processor/registers/proc_clk_BUFG
    SLICE_X30Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=533, routed)         4.903    12.233    processor/memory/Q[1]
    SLICE_X10Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.357 r  processor/memory/read1_reg[1]_i_225/O
                         net (fo=1, routed)           0.000    12.357    processor/memory/read1_reg[1]_i_225_n_0
    SLICE_X10Y40         MUXF7 (Prop_muxf7_I0_O)      0.241    12.598 r  processor/memory/read1_reg[1]_i_143/O
                         net (fo=1, routed)           0.000    12.598    processor/memory/read1_reg[1]_i_143_n_0
    SLICE_X10Y40         MUXF8 (Prop_muxf8_I0_O)      0.098    12.696 r  processor/memory/read1_reg[1]_i_62/O
                         net (fo=1, routed)           0.983    13.679    processor/memory/read1_reg[1]_i_62_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.319    13.998 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.921    14.919    processor/registers/memory[0][0][6]_i_14_14
    SLICE_X21Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.043 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=29, routed)          1.735    16.779    processor/registers/mem_instruction[0]_2[1]
    SLICE_X27Y25         LUT2 (Prop_lut2_I0_O)        0.124    16.903 r  processor/registers/address_reg[6]_i_3/O
                         net (fo=7, routed)           0.632    17.535    processor/registers/address_reg[6]_i_3_n_0
    SLICE_X29Y25         LUT5 (Prop_lut5_I2_O)        0.124    17.659 r  processor/registers/memory[0][0][6]_i_13/O
                         net (fo=1, routed)           1.235    18.894    io_cont/memory_reg[77][1][0]_0
    SLICE_X34Y25         LUT3 (Prop_lut3_I2_O)        0.154    19.048 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         4.555    23.603    processor/memory/memory[0][2][0]_i_6_0[1]
    SLICE_X11Y50         MUXF8 (Prop_muxf8_S_O)       0.476    24.079 r  processor/memory/memory_reg[0][2][1]_i_22/O
                         net (fo=1, routed)           1.070    25.149    processor/memory/memory_reg[0][2][1]_i_22_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I0_O)        0.316    25.465 r  processor/memory/memory[0][2][1]_i_17/O
                         net (fo=1, routed)           1.677    27.142    processor/memory/memory[0][2][1]_i_17_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    27.266 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=4, routed)           1.221    28.486    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X30Y22         LUT6 (Prop_lut6_I2_O)        0.124    28.610 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.686    29.296    processor/id/Data2_reg[2][1]
    SLICE_X28Y21         LUT2 (Prop_lut2_I1_O)        0.124    29.420 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=5, routed)           0.345    29.765    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y22         LUT5 (Prop_lut5_I2_O)        0.124    29.889 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           0.443    30.332    processor/id/memory[0][1][2]_i_33_0
    SLICE_X28Y21         LUT3 (Prop_lut3_I0_O)        0.116    30.448 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.677    31.125    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X29Y21         LUT4 (Prop_lut4_I2_O)        0.328    31.453 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    31.453    processor/id/S[3]
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.854 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.854    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.968 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.113    33.080    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.124    33.204 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.654    33.859    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124    33.983 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    33.983    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.496 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.496    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.819 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.906    35.725    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.306    36.031 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.701    36.732    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X26Y19         LUT2 (Prop_lut2_I1_O)        0.124    36.856 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    36.856    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    37.400 r  processor/registers/memory_reg[0][0][1]_i_3/O[2]
                         net (fo=6, routed)           1.161    38.560    processor/registers/memory_reg[0][0][1]_i_3_n_5
    SLICE_X26Y21         LUT6 (Prop_lut6_I3_O)        0.301    38.861 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.476    39.338    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X25Y19         LUT4 (Prop_lut4_I2_O)        0.124    39.462 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=4, routed)           0.551    40.013    processor/registers/reg_writeData[0]_9[2]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.124    40.137 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         4.308    44.444    processor/memory/D[2]
    SLICE_X14Y50         FDRE                                         r  processor/memory/memory_reg[50][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        1.433    88.110    processor/memory/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  processor/memory/memory_reg[50][0][2]/C
                         clock pessimism              0.070    88.181    
                         clock uncertainty           -0.035    88.145    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)       -0.047    88.098    processor/memory/memory_reg[50][0][2]
  -------------------------------------------------------------------
                         required time                         88.098    
                         arrival time                         -44.444    
  -------------------------------------------------------------------
                         slack                                 43.654    

Slack (MET) :             43.799ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[36][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.498ns  (logic 6.680ns (17.814%)  route 30.818ns (82.186%))
  Logic Levels:           28  (CARRY4=5 LUT2=4 LUT3=3 LUT4=2 LUT5=2 LUT6=9 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -1.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    6.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.553     6.812    processor/registers/proc_clk_BUFG
    SLICE_X30Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=533, routed)         4.903    12.233    processor/memory/Q[1]
    SLICE_X10Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.357 r  processor/memory/read1_reg[1]_i_225/O
                         net (fo=1, routed)           0.000    12.357    processor/memory/read1_reg[1]_i_225_n_0
    SLICE_X10Y40         MUXF7 (Prop_muxf7_I0_O)      0.241    12.598 r  processor/memory/read1_reg[1]_i_143/O
                         net (fo=1, routed)           0.000    12.598    processor/memory/read1_reg[1]_i_143_n_0
    SLICE_X10Y40         MUXF8 (Prop_muxf8_I0_O)      0.098    12.696 r  processor/memory/read1_reg[1]_i_62/O
                         net (fo=1, routed)           0.983    13.679    processor/memory/read1_reg[1]_i_62_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.319    13.998 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.921    14.919    processor/registers/memory[0][0][6]_i_14_14
    SLICE_X21Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.043 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=29, routed)          1.735    16.779    processor/registers/mem_instruction[0]_2[1]
    SLICE_X27Y25         LUT2 (Prop_lut2_I0_O)        0.124    16.903 r  processor/registers/address_reg[6]_i_3/O
                         net (fo=7, routed)           0.632    17.535    processor/registers/address_reg[6]_i_3_n_0
    SLICE_X29Y25         LUT5 (Prop_lut5_I2_O)        0.124    17.659 r  processor/registers/memory[0][0][6]_i_13/O
                         net (fo=1, routed)           1.235    18.894    io_cont/memory_reg[77][1][0]_0
    SLICE_X34Y25         LUT3 (Prop_lut3_I2_O)        0.154    19.048 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         4.555    23.603    processor/memory/memory[0][2][0]_i_6_0[1]
    SLICE_X11Y50         MUXF8 (Prop_muxf8_S_O)       0.476    24.079 r  processor/memory/memory_reg[0][2][1]_i_22/O
                         net (fo=1, routed)           1.070    25.149    processor/memory/memory_reg[0][2][1]_i_22_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I0_O)        0.316    25.465 r  processor/memory/memory[0][2][1]_i_17/O
                         net (fo=1, routed)           1.677    27.142    processor/memory/memory[0][2][1]_i_17_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    27.266 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=4, routed)           1.221    28.486    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X30Y22         LUT6 (Prop_lut6_I2_O)        0.124    28.610 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.686    29.296    processor/id/Data2_reg[2][1]
    SLICE_X28Y21         LUT2 (Prop_lut2_I1_O)        0.124    29.420 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=5, routed)           0.345    29.765    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y22         LUT5 (Prop_lut5_I2_O)        0.124    29.889 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           0.443    30.332    processor/id/memory[0][1][2]_i_33_0
    SLICE_X28Y21         LUT3 (Prop_lut3_I0_O)        0.116    30.448 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.677    31.125    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X29Y21         LUT4 (Prop_lut4_I2_O)        0.328    31.453 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    31.453    processor/id/S[3]
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.854 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.854    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.968 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.113    33.080    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.124    33.204 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.654    33.859    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124    33.983 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    33.983    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.496 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.496    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.819 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.906    35.725    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.306    36.031 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.701    36.732    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X26Y19         LUT2 (Prop_lut2_I1_O)        0.124    36.856 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    36.856    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    37.400 r  processor/registers/memory_reg[0][0][1]_i_3/O[2]
                         net (fo=6, routed)           1.161    38.560    processor/registers/memory_reg[0][0][1]_i_3_n_5
    SLICE_X26Y21         LUT6 (Prop_lut6_I3_O)        0.301    38.861 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.476    39.338    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X25Y19         LUT4 (Prop_lut4_I2_O)        0.124    39.462 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=4, routed)           0.551    40.013    processor/registers/reg_writeData[0]_9[2]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.124    40.137 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         4.173    44.310    processor/memory/D[2]
    SLICE_X14Y48         FDRE                                         r  processor/memory/memory_reg[36][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        1.443    88.121    processor/memory/clk_IBUF_BUFG
    SLICE_X14Y48         FDRE                                         r  processor/memory/memory_reg[36][0][2]/C
                         clock pessimism              0.070    88.192    
                         clock uncertainty           -0.035    88.156    
    SLICE_X14Y48         FDRE (Setup_fdre_C_D)       -0.047    88.109    processor/memory/memory_reg[36][0][2]
  -------------------------------------------------------------------
                         required time                         88.109    
                         arrival time                         -44.310    
  -------------------------------------------------------------------
                         slack                                 43.799    

Slack (MET) :             43.939ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[57][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.209ns  (logic 6.706ns (18.022%)  route 30.503ns (81.978%))
  Logic Levels:           28  (CARRY4=5 LUT2=4 LUT3=3 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -1.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 88.194 - 83.330 ) 
    Source Clock Delay      (SCD):    6.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.553     6.812    processor/registers/proc_clk_BUFG
    SLICE_X30Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=533, routed)         4.903    12.233    processor/memory/Q[1]
    SLICE_X10Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.357 r  processor/memory/read1_reg[1]_i_225/O
                         net (fo=1, routed)           0.000    12.357    processor/memory/read1_reg[1]_i_225_n_0
    SLICE_X10Y40         MUXF7 (Prop_muxf7_I0_O)      0.241    12.598 r  processor/memory/read1_reg[1]_i_143/O
                         net (fo=1, routed)           0.000    12.598    processor/memory/read1_reg[1]_i_143_n_0
    SLICE_X10Y40         MUXF8 (Prop_muxf8_I0_O)      0.098    12.696 r  processor/memory/read1_reg[1]_i_62/O
                         net (fo=1, routed)           0.983    13.679    processor/memory/read1_reg[1]_i_62_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.319    13.998 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.921    14.919    processor/registers/memory[0][0][6]_i_14_14
    SLICE_X21Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.043 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=29, routed)          1.735    16.779    processor/registers/mem_instruction[0]_2[1]
    SLICE_X27Y25         LUT2 (Prop_lut2_I0_O)        0.124    16.903 r  processor/registers/address_reg[6]_i_3/O
                         net (fo=7, routed)           0.632    17.535    processor/registers/address_reg[6]_i_3_n_0
    SLICE_X29Y25         LUT5 (Prop_lut5_I2_O)        0.124    17.659 r  processor/registers/memory[0][0][6]_i_13/O
                         net (fo=1, routed)           1.235    18.894    io_cont/memory_reg[77][1][0]_0
    SLICE_X34Y25         LUT3 (Prop_lut3_I2_O)        0.154    19.048 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         4.555    23.603    processor/memory/memory[0][2][0]_i_6_0[1]
    SLICE_X11Y50         MUXF8 (Prop_muxf8_S_O)       0.476    24.079 r  processor/memory/memory_reg[0][2][1]_i_22/O
                         net (fo=1, routed)           1.070    25.149    processor/memory/memory_reg[0][2][1]_i_22_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I0_O)        0.316    25.465 r  processor/memory/memory[0][2][1]_i_17/O
                         net (fo=1, routed)           1.677    27.142    processor/memory/memory[0][2][1]_i_17_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    27.266 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=4, routed)           1.221    28.486    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X30Y22         LUT6 (Prop_lut6_I2_O)        0.124    28.610 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.686    29.296    processor/id/Data2_reg[2][1]
    SLICE_X28Y21         LUT2 (Prop_lut2_I1_O)        0.124    29.420 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=5, routed)           0.345    29.765    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y22         LUT5 (Prop_lut5_I2_O)        0.124    29.889 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           0.443    30.332    processor/id/memory[0][1][2]_i_33_0
    SLICE_X28Y21         LUT3 (Prop_lut3_I0_O)        0.116    30.448 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.677    31.125    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X29Y21         LUT4 (Prop_lut4_I2_O)        0.328    31.453 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    31.453    processor/id/S[3]
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.854 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.854    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.968 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.113    33.080    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.124    33.204 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.654    33.859    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124    33.983 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    33.983    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.496 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.496    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.819 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.906    35.725    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.306    36.031 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.701    36.732    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X26Y19         LUT2 (Prop_lut2_I1_O)        0.124    36.856 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    36.856    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    37.400 r  processor/registers/memory_reg[0][0][1]_i_3/O[2]
                         net (fo=6, routed)           1.161    38.560    processor/registers/memory_reg[0][0][1]_i_3_n_5
    SLICE_X26Y21         LUT6 (Prop_lut6_I3_O)        0.301    38.861 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.755    39.617    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I1_O)        0.124    39.741 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.829    40.570    io_cont/memory_reg[99][0][6]_0[0]
    SLICE_X25Y24         LUT3 (Prop_lut3_I2_O)        0.150    40.720 r  io_cont/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         3.301    44.021    processor/memory/D[3]
    SLICE_X39Y45         FDRE                                         r  processor/memory/memory_reg[57][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        1.516    88.194    processor/memory/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  processor/memory/memory_reg[57][0][3]/C
                         clock pessimism              0.070    88.265    
                         clock uncertainty           -0.035    88.229    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)       -0.269    87.960    processor/memory/memory_reg[57][0][3]
  -------------------------------------------------------------------
                         required time                         87.960    
                         arrival time                         -44.021    
  -------------------------------------------------------------------
                         slack                                 43.939    

Slack (MET) :             43.962ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[26][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.102ns  (logic 6.706ns (18.074%)  route 30.396ns (81.926%))
  Logic Levels:           28  (CARRY4=5 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -1.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 88.112 - 83.330 ) 
    Source Clock Delay      (SCD):    6.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.553     6.812    processor/registers/proc_clk_BUFG
    SLICE_X30Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=533, routed)         4.903    12.233    processor/memory/Q[1]
    SLICE_X10Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.357 r  processor/memory/read1_reg[1]_i_225/O
                         net (fo=1, routed)           0.000    12.357    processor/memory/read1_reg[1]_i_225_n_0
    SLICE_X10Y40         MUXF7 (Prop_muxf7_I0_O)      0.241    12.598 r  processor/memory/read1_reg[1]_i_143/O
                         net (fo=1, routed)           0.000    12.598    processor/memory/read1_reg[1]_i_143_n_0
    SLICE_X10Y40         MUXF8 (Prop_muxf8_I0_O)      0.098    12.696 r  processor/memory/read1_reg[1]_i_62/O
                         net (fo=1, routed)           0.983    13.679    processor/memory/read1_reg[1]_i_62_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.319    13.998 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.921    14.919    processor/registers/memory[0][0][6]_i_14_14
    SLICE_X21Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.043 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=29, routed)          1.735    16.779    processor/registers/mem_instruction[0]_2[1]
    SLICE_X27Y25         LUT2 (Prop_lut2_I0_O)        0.124    16.903 r  processor/registers/address_reg[6]_i_3/O
                         net (fo=7, routed)           0.632    17.535    processor/registers/address_reg[6]_i_3_n_0
    SLICE_X29Y25         LUT5 (Prop_lut5_I2_O)        0.124    17.659 r  processor/registers/memory[0][0][6]_i_13/O
                         net (fo=1, routed)           1.235    18.894    io_cont/memory_reg[77][1][0]_0
    SLICE_X34Y25         LUT3 (Prop_lut3_I2_O)        0.154    19.048 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         4.555    23.603    processor/memory/memory[0][2][0]_i_6_0[1]
    SLICE_X11Y50         MUXF8 (Prop_muxf8_S_O)       0.476    24.079 r  processor/memory/memory_reg[0][2][1]_i_22/O
                         net (fo=1, routed)           1.070    25.149    processor/memory/memory_reg[0][2][1]_i_22_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I0_O)        0.316    25.465 r  processor/memory/memory[0][2][1]_i_17/O
                         net (fo=1, routed)           1.677    27.142    processor/memory/memory[0][2][1]_i_17_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    27.266 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=4, routed)           1.221    28.486    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X30Y22         LUT6 (Prop_lut6_I2_O)        0.124    28.610 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.686    29.296    processor/id/Data2_reg[2][1]
    SLICE_X28Y21         LUT2 (Prop_lut2_I1_O)        0.124    29.420 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=5, routed)           0.345    29.765    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y22         LUT5 (Prop_lut5_I2_O)        0.124    29.889 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           0.443    30.332    processor/id/memory[0][1][2]_i_33_0
    SLICE_X28Y21         LUT3 (Prop_lut3_I0_O)        0.116    30.448 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.677    31.125    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X29Y21         LUT4 (Prop_lut4_I2_O)        0.328    31.453 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    31.453    processor/id/S[3]
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.854 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.854    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.968 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.113    33.080    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.124    33.204 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.654    33.859    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124    33.983 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    33.983    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.496 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.496    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.819 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.906    35.725    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.306    36.031 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.701    36.732    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X26Y19         LUT2 (Prop_lut2_I1_O)        0.124    36.856 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    36.856    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    37.400 r  processor/registers/memory_reg[0][0][1]_i_3/O[2]
                         net (fo=6, routed)           1.161    38.560    processor/registers/memory_reg[0][0][1]_i_3_n_5
    SLICE_X26Y21         LUT6 (Prop_lut6_I3_O)        0.301    38.861 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.302    39.164    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    39.288 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.985    40.273    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X30Y20         LUT3 (Prop_lut3_I2_O)        0.150    40.423 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         3.491    43.914    processor/memory/D[4]
    SLICE_X29Y52         FDRE                                         r  processor/memory/memory_reg[26][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        1.435    88.112    processor/memory/clk_IBUF_BUFG
    SLICE_X29Y52         FDRE                                         r  processor/memory/memory_reg[26][0][4]/C
                         clock pessimism              0.070    88.183    
                         clock uncertainty           -0.035    88.147    
    SLICE_X29Y52         FDRE (Setup_fdre_C_D)       -0.271    87.876    processor/memory/memory_reg[26][0][4]
  -------------------------------------------------------------------
                         required time                         87.876    
                         arrival time                         -43.914    
  -------------------------------------------------------------------
                         slack                                 43.962    

Slack (MET) :             44.047ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[44][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.230ns  (logic 6.680ns (17.942%)  route 30.550ns (82.058%))
  Logic Levels:           28  (CARRY4=5 LUT2=4 LUT3=3 LUT4=2 LUT5=2 LUT6=9 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -1.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    6.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.553     6.812    processor/registers/proc_clk_BUFG
    SLICE_X30Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=533, routed)         4.903    12.233    processor/memory/Q[1]
    SLICE_X10Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.357 r  processor/memory/read1_reg[1]_i_225/O
                         net (fo=1, routed)           0.000    12.357    processor/memory/read1_reg[1]_i_225_n_0
    SLICE_X10Y40         MUXF7 (Prop_muxf7_I0_O)      0.241    12.598 r  processor/memory/read1_reg[1]_i_143/O
                         net (fo=1, routed)           0.000    12.598    processor/memory/read1_reg[1]_i_143_n_0
    SLICE_X10Y40         MUXF8 (Prop_muxf8_I0_O)      0.098    12.696 r  processor/memory/read1_reg[1]_i_62/O
                         net (fo=1, routed)           0.983    13.679    processor/memory/read1_reg[1]_i_62_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.319    13.998 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.921    14.919    processor/registers/memory[0][0][6]_i_14_14
    SLICE_X21Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.043 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=29, routed)          1.735    16.779    processor/registers/mem_instruction[0]_2[1]
    SLICE_X27Y25         LUT2 (Prop_lut2_I0_O)        0.124    16.903 r  processor/registers/address_reg[6]_i_3/O
                         net (fo=7, routed)           0.632    17.535    processor/registers/address_reg[6]_i_3_n_0
    SLICE_X29Y25         LUT5 (Prop_lut5_I2_O)        0.124    17.659 r  processor/registers/memory[0][0][6]_i_13/O
                         net (fo=1, routed)           1.235    18.894    io_cont/memory_reg[77][1][0]_0
    SLICE_X34Y25         LUT3 (Prop_lut3_I2_O)        0.154    19.048 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         4.555    23.603    processor/memory/memory[0][2][0]_i_6_0[1]
    SLICE_X11Y50         MUXF8 (Prop_muxf8_S_O)       0.476    24.079 r  processor/memory/memory_reg[0][2][1]_i_22/O
                         net (fo=1, routed)           1.070    25.149    processor/memory/memory_reg[0][2][1]_i_22_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I0_O)        0.316    25.465 r  processor/memory/memory[0][2][1]_i_17/O
                         net (fo=1, routed)           1.677    27.142    processor/memory/memory[0][2][1]_i_17_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    27.266 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=4, routed)           1.221    28.486    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X30Y22         LUT6 (Prop_lut6_I2_O)        0.124    28.610 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.686    29.296    processor/id/Data2_reg[2][1]
    SLICE_X28Y21         LUT2 (Prop_lut2_I1_O)        0.124    29.420 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=5, routed)           0.345    29.765    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y22         LUT5 (Prop_lut5_I2_O)        0.124    29.889 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           0.443    30.332    processor/id/memory[0][1][2]_i_33_0
    SLICE_X28Y21         LUT3 (Prop_lut3_I0_O)        0.116    30.448 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.677    31.125    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X29Y21         LUT4 (Prop_lut4_I2_O)        0.328    31.453 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    31.453    processor/id/S[3]
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.854 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.854    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.968 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.113    33.080    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.124    33.204 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.654    33.859    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124    33.983 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    33.983    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.496 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.496    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.819 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.906    35.725    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.306    36.031 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.701    36.732    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X26Y19         LUT2 (Prop_lut2_I1_O)        0.124    36.856 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    36.856    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    37.400 r  processor/registers/memory_reg[0][0][1]_i_3/O[2]
                         net (fo=6, routed)           1.161    38.560    processor/registers/memory_reg[0][0][1]_i_3_n_5
    SLICE_X26Y21         LUT6 (Prop_lut6_I3_O)        0.301    38.861 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.476    39.338    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X25Y19         LUT4 (Prop_lut4_I2_O)        0.124    39.462 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=4, routed)           0.551    40.013    processor/registers/reg_writeData[0]_9[2]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.124    40.137 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         3.905    44.042    processor/memory/D[2]
    SLICE_X13Y48         FDRE                                         r  processor/memory/memory_reg[44][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        1.443    88.121    processor/memory/clk_IBUF_BUFG
    SLICE_X13Y48         FDRE                                         r  processor/memory/memory_reg[44][0][2]/C
                         clock pessimism              0.070    88.192    
                         clock uncertainty           -0.035    88.156    
    SLICE_X13Y48         FDRE (Setup_fdre_C_D)       -0.067    88.089    processor/memory/memory_reg[44][0][2]
  -------------------------------------------------------------------
                         required time                         88.089    
                         arrival time                         -44.042    
  -------------------------------------------------------------------
                         slack                                 44.047    

Slack (MET) :             44.052ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[41][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.244ns  (logic 6.680ns (17.936%)  route 30.564ns (82.064%))
  Logic Levels:           28  (CARRY4=5 LUT2=4 LUT3=3 LUT4=2 LUT5=2 LUT6=9 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    6.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.553     6.812    processor/registers/proc_clk_BUFG
    SLICE_X30Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=533, routed)         4.903    12.233    processor/memory/Q[1]
    SLICE_X10Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.357 r  processor/memory/read1_reg[1]_i_225/O
                         net (fo=1, routed)           0.000    12.357    processor/memory/read1_reg[1]_i_225_n_0
    SLICE_X10Y40         MUXF7 (Prop_muxf7_I0_O)      0.241    12.598 r  processor/memory/read1_reg[1]_i_143/O
                         net (fo=1, routed)           0.000    12.598    processor/memory/read1_reg[1]_i_143_n_0
    SLICE_X10Y40         MUXF8 (Prop_muxf8_I0_O)      0.098    12.696 r  processor/memory/read1_reg[1]_i_62/O
                         net (fo=1, routed)           0.983    13.679    processor/memory/read1_reg[1]_i_62_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.319    13.998 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.921    14.919    processor/registers/memory[0][0][6]_i_14_14
    SLICE_X21Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.043 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=29, routed)          1.735    16.779    processor/registers/mem_instruction[0]_2[1]
    SLICE_X27Y25         LUT2 (Prop_lut2_I0_O)        0.124    16.903 r  processor/registers/address_reg[6]_i_3/O
                         net (fo=7, routed)           0.632    17.535    processor/registers/address_reg[6]_i_3_n_0
    SLICE_X29Y25         LUT5 (Prop_lut5_I2_O)        0.124    17.659 r  processor/registers/memory[0][0][6]_i_13/O
                         net (fo=1, routed)           1.235    18.894    io_cont/memory_reg[77][1][0]_0
    SLICE_X34Y25         LUT3 (Prop_lut3_I2_O)        0.154    19.048 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         4.555    23.603    processor/memory/memory[0][2][0]_i_6_0[1]
    SLICE_X11Y50         MUXF8 (Prop_muxf8_S_O)       0.476    24.079 r  processor/memory/memory_reg[0][2][1]_i_22/O
                         net (fo=1, routed)           1.070    25.149    processor/memory/memory_reg[0][2][1]_i_22_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I0_O)        0.316    25.465 r  processor/memory/memory[0][2][1]_i_17/O
                         net (fo=1, routed)           1.677    27.142    processor/memory/memory[0][2][1]_i_17_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    27.266 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=4, routed)           1.221    28.486    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X30Y22         LUT6 (Prop_lut6_I2_O)        0.124    28.610 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.686    29.296    processor/id/Data2_reg[2][1]
    SLICE_X28Y21         LUT2 (Prop_lut2_I1_O)        0.124    29.420 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=5, routed)           0.345    29.765    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y22         LUT5 (Prop_lut5_I2_O)        0.124    29.889 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           0.443    30.332    processor/id/memory[0][1][2]_i_33_0
    SLICE_X28Y21         LUT3 (Prop_lut3_I0_O)        0.116    30.448 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.677    31.125    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X29Y21         LUT4 (Prop_lut4_I2_O)        0.328    31.453 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    31.453    processor/id/S[3]
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.854 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.854    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.968 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.113    33.080    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.124    33.204 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.654    33.859    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124    33.983 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    33.983    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.496 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.496    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.819 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.906    35.725    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.306    36.031 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.701    36.732    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X26Y19         LUT2 (Prop_lut2_I1_O)        0.124    36.856 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    36.856    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    37.400 r  processor/registers/memory_reg[0][0][1]_i_3/O[2]
                         net (fo=6, routed)           1.161    38.560    processor/registers/memory_reg[0][0][1]_i_3_n_5
    SLICE_X26Y21         LUT6 (Prop_lut6_I3_O)        0.301    38.861 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.476    39.338    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X25Y19         LUT4 (Prop_lut4_I2_O)        0.124    39.462 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=4, routed)           0.551    40.013    processor/registers/reg_writeData[0]_9[2]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.124    40.137 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         3.919    44.056    processor/memory/D[2]
    SLICE_X12Y46         FDRE                                         r  processor/memory/memory_reg[41][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        1.442    88.120    processor/memory/clk_IBUF_BUFG
    SLICE_X12Y46         FDRE                                         r  processor/memory/memory_reg[41][0][2]/C
                         clock pessimism              0.070    88.191    
                         clock uncertainty           -0.035    88.155    
    SLICE_X12Y46         FDRE (Setup_fdre_C_D)       -0.047    88.108    processor/memory/memory_reg[41][0][2]
  -------------------------------------------------------------------
                         required time                         88.108    
                         arrival time                         -44.056    
  -------------------------------------------------------------------
                         slack                                 44.052    

Slack (MET) :             44.101ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[21][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        36.963ns  (logic 6.706ns (18.143%)  route 30.257ns (81.857%))
  Logic Levels:           28  (CARRY4=5 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -1.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 88.111 - 83.330 ) 
    Source Clock Delay      (SCD):    6.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.553     6.812    processor/registers/proc_clk_BUFG
    SLICE_X30Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=533, routed)         4.903    12.233    processor/memory/Q[1]
    SLICE_X10Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.357 r  processor/memory/read1_reg[1]_i_225/O
                         net (fo=1, routed)           0.000    12.357    processor/memory/read1_reg[1]_i_225_n_0
    SLICE_X10Y40         MUXF7 (Prop_muxf7_I0_O)      0.241    12.598 r  processor/memory/read1_reg[1]_i_143/O
                         net (fo=1, routed)           0.000    12.598    processor/memory/read1_reg[1]_i_143_n_0
    SLICE_X10Y40         MUXF8 (Prop_muxf8_I0_O)      0.098    12.696 r  processor/memory/read1_reg[1]_i_62/O
                         net (fo=1, routed)           0.983    13.679    processor/memory/read1_reg[1]_i_62_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.319    13.998 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.921    14.919    processor/registers/memory[0][0][6]_i_14_14
    SLICE_X21Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.043 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=29, routed)          1.735    16.779    processor/registers/mem_instruction[0]_2[1]
    SLICE_X27Y25         LUT2 (Prop_lut2_I0_O)        0.124    16.903 r  processor/registers/address_reg[6]_i_3/O
                         net (fo=7, routed)           0.632    17.535    processor/registers/address_reg[6]_i_3_n_0
    SLICE_X29Y25         LUT5 (Prop_lut5_I2_O)        0.124    17.659 r  processor/registers/memory[0][0][6]_i_13/O
                         net (fo=1, routed)           1.235    18.894    io_cont/memory_reg[77][1][0]_0
    SLICE_X34Y25         LUT3 (Prop_lut3_I2_O)        0.154    19.048 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         4.555    23.603    processor/memory/memory[0][2][0]_i_6_0[1]
    SLICE_X11Y50         MUXF8 (Prop_muxf8_S_O)       0.476    24.079 r  processor/memory/memory_reg[0][2][1]_i_22/O
                         net (fo=1, routed)           1.070    25.149    processor/memory/memory_reg[0][2][1]_i_22_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I0_O)        0.316    25.465 r  processor/memory/memory[0][2][1]_i_17/O
                         net (fo=1, routed)           1.677    27.142    processor/memory/memory[0][2][1]_i_17_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    27.266 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=4, routed)           1.221    28.486    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X30Y22         LUT6 (Prop_lut6_I2_O)        0.124    28.610 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.686    29.296    processor/id/Data2_reg[2][1]
    SLICE_X28Y21         LUT2 (Prop_lut2_I1_O)        0.124    29.420 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=5, routed)           0.345    29.765    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y22         LUT5 (Prop_lut5_I2_O)        0.124    29.889 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           0.443    30.332    processor/id/memory[0][1][2]_i_33_0
    SLICE_X28Y21         LUT3 (Prop_lut3_I0_O)        0.116    30.448 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.677    31.125    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X29Y21         LUT4 (Prop_lut4_I2_O)        0.328    31.453 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    31.453    processor/id/S[3]
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.854 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.854    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.968 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.113    33.080    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.124    33.204 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.654    33.859    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124    33.983 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    33.983    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.496 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.496    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.819 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.906    35.725    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.306    36.031 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.701    36.732    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X26Y19         LUT2 (Prop_lut2_I1_O)        0.124    36.856 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    36.856    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    37.400 r  processor/registers/memory_reg[0][0][1]_i_3/O[2]
                         net (fo=6, routed)           1.161    38.560    processor/registers/memory_reg[0][0][1]_i_3_n_5
    SLICE_X26Y21         LUT6 (Prop_lut6_I3_O)        0.301    38.861 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.302    39.164    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    39.288 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.985    40.273    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X30Y20         LUT3 (Prop_lut3_I2_O)        0.150    40.423 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         3.352    43.775    processor/memory/D[4]
    SLICE_X29Y53         FDRE                                         r  processor/memory/memory_reg[21][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        1.434    88.111    processor/memory/clk_IBUF_BUFG
    SLICE_X29Y53         FDRE                                         r  processor/memory/memory_reg[21][0][4]/C
                         clock pessimism              0.070    88.182    
                         clock uncertainty           -0.035    88.146    
    SLICE_X29Y53         FDRE (Setup_fdre_C_D)       -0.271    87.875    processor/memory/memory_reg[21][0][4]
  -------------------------------------------------------------------
                         required time                         87.875    
                         arrival time                         -43.775    
  -------------------------------------------------------------------
                         slack                                 44.101    

Slack (MET) :             44.105ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[31][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        36.959ns  (logic 6.706ns (18.145%)  route 30.253ns (81.855%))
  Logic Levels:           28  (CARRY4=5 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -1.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 88.111 - 83.330 ) 
    Source Clock Delay      (SCD):    6.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.553     6.812    processor/registers/proc_clk_BUFG
    SLICE_X30Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=533, routed)         4.903    12.233    processor/memory/Q[1]
    SLICE_X10Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.357 r  processor/memory/read1_reg[1]_i_225/O
                         net (fo=1, routed)           0.000    12.357    processor/memory/read1_reg[1]_i_225_n_0
    SLICE_X10Y40         MUXF7 (Prop_muxf7_I0_O)      0.241    12.598 r  processor/memory/read1_reg[1]_i_143/O
                         net (fo=1, routed)           0.000    12.598    processor/memory/read1_reg[1]_i_143_n_0
    SLICE_X10Y40         MUXF8 (Prop_muxf8_I0_O)      0.098    12.696 r  processor/memory/read1_reg[1]_i_62/O
                         net (fo=1, routed)           0.983    13.679    processor/memory/read1_reg[1]_i_62_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.319    13.998 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.921    14.919    processor/registers/memory[0][0][6]_i_14_14
    SLICE_X21Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.043 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=29, routed)          1.735    16.779    processor/registers/mem_instruction[0]_2[1]
    SLICE_X27Y25         LUT2 (Prop_lut2_I0_O)        0.124    16.903 r  processor/registers/address_reg[6]_i_3/O
                         net (fo=7, routed)           0.632    17.535    processor/registers/address_reg[6]_i_3_n_0
    SLICE_X29Y25         LUT5 (Prop_lut5_I2_O)        0.124    17.659 r  processor/registers/memory[0][0][6]_i_13/O
                         net (fo=1, routed)           1.235    18.894    io_cont/memory_reg[77][1][0]_0
    SLICE_X34Y25         LUT3 (Prop_lut3_I2_O)        0.154    19.048 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         4.555    23.603    processor/memory/memory[0][2][0]_i_6_0[1]
    SLICE_X11Y50         MUXF8 (Prop_muxf8_S_O)       0.476    24.079 r  processor/memory/memory_reg[0][2][1]_i_22/O
                         net (fo=1, routed)           1.070    25.149    processor/memory/memory_reg[0][2][1]_i_22_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I0_O)        0.316    25.465 r  processor/memory/memory[0][2][1]_i_17/O
                         net (fo=1, routed)           1.677    27.142    processor/memory/memory[0][2][1]_i_17_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    27.266 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=4, routed)           1.221    28.486    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X30Y22         LUT6 (Prop_lut6_I2_O)        0.124    28.610 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.686    29.296    processor/id/Data2_reg[2][1]
    SLICE_X28Y21         LUT2 (Prop_lut2_I1_O)        0.124    29.420 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=5, routed)           0.345    29.765    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y22         LUT5 (Prop_lut5_I2_O)        0.124    29.889 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           0.443    30.332    processor/id/memory[0][1][2]_i_33_0
    SLICE_X28Y21         LUT3 (Prop_lut3_I0_O)        0.116    30.448 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.677    31.125    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X29Y21         LUT4 (Prop_lut4_I2_O)        0.328    31.453 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    31.453    processor/id/S[3]
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.854 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.854    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.968 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.113    33.080    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.124    33.204 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.654    33.859    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124    33.983 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    33.983    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.496 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.496    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.819 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.906    35.725    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.306    36.031 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.701    36.732    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X26Y19         LUT2 (Prop_lut2_I1_O)        0.124    36.856 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    36.856    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    37.400 r  processor/registers/memory_reg[0][0][1]_i_3/O[2]
                         net (fo=6, routed)           1.161    38.560    processor/registers/memory_reg[0][0][1]_i_3_n_5
    SLICE_X26Y21         LUT6 (Prop_lut6_I3_O)        0.301    38.861 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.302    39.164    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    39.288 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.985    40.273    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X30Y20         LUT3 (Prop_lut3_I2_O)        0.150    40.423 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         3.348    43.771    processor/memory/D[4]
    SLICE_X27Y53         FDRE                                         r  processor/memory/memory_reg[31][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        1.434    88.111    processor/memory/clk_IBUF_BUFG
    SLICE_X27Y53         FDRE                                         r  processor/memory/memory_reg[31][0][4]/C
                         clock pessimism              0.070    88.182    
                         clock uncertainty           -0.035    88.146    
    SLICE_X27Y53         FDRE (Setup_fdre_C_D)       -0.271    87.875    processor/memory/memory_reg[31][0][4]
  -------------------------------------------------------------------
                         required time                         87.875    
                         arrival time                         -43.771    
  -------------------------------------------------------------------
                         slack                                 44.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart_controller/rx_clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_onehot_rx_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.013%)  route 0.087ns (31.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.587     1.477    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  uart_controller/rx_clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  uart_controller/rx_clk_count_reg[0]/Q
                         net (fo=8, routed)           0.087     1.705    uart_controller/rx_clk_count_reg_n_0_[0]
    SLICE_X40Y17         LUT4 (Prop_lut4_I2_O)        0.045     1.750 r  uart_controller/FSM_onehot_rx_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.750    uart_controller/FSM_onehot_rx_state[4]_i_1_n_0
    SLICE_X40Y17         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.856     1.990    uart_controller/clk_IBUF_BUFG
    SLICE_X40Y17         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[4]/C
                         clock pessimism             -0.500     1.490    
    SLICE_X40Y17         FDRE (Hold_fdre_C_D)         0.121     1.611    uart_controller/FSM_onehot_rx_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 uart_controller/FSM_sequential_tx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.743%)  route 0.110ns (37.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.583     1.473    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y21         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  uart_controller/FSM_sequential_tx_state_reg[2]/Q
                         net (fo=12, routed)          0.110     1.724    uart_controller/tx_state[2]
    SLICE_X40Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.769 r  uart_controller/tx_clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.769    uart_controller/tx_clk_count[1]_i_1_n_0
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.852     1.986    uart_controller/clk_IBUF_BUFG
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X40Y21         FDRE (Hold_fdre_C_D)         0.121     1.607    uart_controller/tx_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 uart_controller/FSM_sequential_tx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.322%)  route 0.112ns (37.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.583     1.473    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y21         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  uart_controller/FSM_sequential_tx_state_reg[2]/Q
                         net (fo=12, routed)          0.112     1.726    uart_controller/tx_state[2]
    SLICE_X40Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.771 r  uart_controller/tx_clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.771    uart_controller/tx_clk_count[0]_i_1_n_0
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.852     1.986    uart_controller/clk_IBUF_BUFG
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[0]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X40Y21         FDRE (Hold_fdre_C_D)         0.120     1.606    uart_controller/tx_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uart_controller/rx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_onehot_rx_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.182%)  route 0.134ns (41.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.587     1.477    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  uart_controller/rx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  uart_controller/rx_clk_count_reg[1]/Q
                         net (fo=11, routed)          0.134     1.751    uart_controller/rx_clk_count_reg_n_0_[1]
    SLICE_X40Y17         LUT5 (Prop_lut5_I0_O)        0.045     1.796 r  uart_controller/FSM_onehot_rx_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.796    uart_controller/FSM_onehot_rx_state[1]_i_1_n_0
    SLICE_X40Y17         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.856     1.990    uart_controller/clk_IBUF_BUFG
    SLICE_X40Y17         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[1]/C
                         clock pessimism             -0.500     1.490    
    SLICE_X40Y17         FDRE (Hold_fdre_C_D)         0.121     1.611    uart_controller/FSM_onehot_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uart_controller/rx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_onehot_rx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.820%)  route 0.136ns (42.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.587     1.477    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  uart_controller/rx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  uart_controller/rx_clk_count_reg[1]/Q
                         net (fo=11, routed)          0.136     1.753    uart_controller/rx_clk_count_reg_n_0_[1]
    SLICE_X40Y17         LUT6 (Prop_lut6_I2_O)        0.045     1.798 r  uart_controller/FSM_onehot_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.798    uart_controller/FSM_onehot_rx_state[0]_i_1_n_0
    SLICE_X40Y17         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.856     1.990    uart_controller/clk_IBUF_BUFG
    SLICE_X40Y17         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[0]/C
                         clock pessimism             -0.500     1.490    
    SLICE_X40Y17         FDRE (Hold_fdre_C_D)         0.120     1.610    uart_controller/FSM_onehot_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 uart_controller/FSM_onehot_rx_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/rx_clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.859%)  route 0.095ns (31.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.587     1.477    uart_controller/clk_IBUF_BUFG
    SLICE_X40Y17         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  uart_controller/FSM_onehot_rx_state_reg[3]/Q
                         net (fo=5, routed)           0.095     1.735    uart_controller/FSM_onehot_rx_state_reg_n_0_[3]
    SLICE_X41Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.780 r  uart_controller/rx_clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.780    uart_controller/rx_clk_count[0]_i_1_n_0
    SLICE_X41Y17         FDRE                                         r  uart_controller/rx_clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.856     1.990    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  uart_controller/rx_clk_count_reg[0]/C
                         clock pessimism             -0.500     1.490    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.092     1.582    uart_controller/rx_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_sequential_tx_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.466%)  route 0.105ns (33.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.583     1.473    uart_controller/clk_IBUF_BUFG
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  uart_controller/tx_clk_count_reg[1]/Q
                         net (fo=9, routed)           0.105     1.742    uart_controller/tx_clk_count_reg_n_0_[1]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.787 r  uart_controller/FSM_sequential_tx_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.787    uart_controller/FSM_sequential_tx_state[2]_i_1_n_0
    SLICE_X41Y21         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.852     1.986    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y21         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X41Y21         FDRE (Hold_fdre_C_D)         0.092     1.578    uart_controller/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_sequential_tx_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.255%)  route 0.106ns (33.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.583     1.473    uart_controller/clk_IBUF_BUFG
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  uart_controller/tx_clk_count_reg[2]/Q
                         net (fo=9, routed)           0.106     1.743    uart_controller/tx_clk_count_reg_n_0_[2]
    SLICE_X41Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.788 r  uart_controller/FSM_sequential_tx_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.788    uart_controller/tx_state__0[1]
    SLICE_X41Y21         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.852     1.986    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y21         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X41Y21         FDRE (Hold_fdre_C_D)         0.092     1.578    uart_controller/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 uart_controller/FSM_onehot_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/rx_clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.192%)  route 0.107ns (33.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.587     1.477    uart_controller/clk_IBUF_BUFG
    SLICE_X40Y17         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  uart_controller/FSM_onehot_rx_state_reg[1]/Q
                         net (fo=6, routed)           0.107     1.748    uart_controller/FSM_onehot_rx_state_reg_n_0_[1]
    SLICE_X41Y17         LUT6 (Prop_lut6_I2_O)        0.045     1.793 r  uart_controller/rx_clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.793    uart_controller/rx_clk_count[1]_i_1_n_0
    SLICE_X41Y17         FDRE                                         r  uart_controller/rx_clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.856     1.990    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  uart_controller/rx_clk_count_reg[1]/C
                         clock pessimism             -0.500     1.490    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.092     1.582    uart_controller/rx_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 uart_controller/FSM_onehot_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/rx_clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.569%)  route 0.110ns (34.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.587     1.477    uart_controller/clk_IBUF_BUFG
    SLICE_X40Y17         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.164     1.641 f  uart_controller/FSM_onehot_rx_state_reg[1]/Q
                         net (fo=6, routed)           0.110     1.751    uart_controller/FSM_onehot_rx_state_reg_n_0_[1]
    SLICE_X41Y17         LUT6 (Prop_lut6_I2_O)        0.045     1.796 r  uart_controller/rx_clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.796    uart_controller/rx_clk_count[2]_i_1_n_0
    SLICE_X41Y17         FDRE                                         r  uart_controller/rx_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.856     1.990    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  uart_controller/rx_clk_count_reg[2]/C
                         clock pessimism             -0.500     1.490    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.092     1.582    uart_controller/rx_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1  proc_clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X40Y25   ex_handler/done_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X40Y25   ex_handler/done_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X37Y25   ex_handler/handled_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X36Y25   ex_handler/tx_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X36Y25   ex_handler/tx_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X36Y25   ex_handler/tx_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X39Y25   ex_handler/tx_data_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X37Y25   ex_handler/tx_dv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y25   ex_handler/done_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y25   ex_handler/done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y25   ex_handler/done_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y25   ex_handler/done_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y25   ex_handler/handled_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y25   ex_handler/handled_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y25   ex_handler/tx_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y25   ex_handler/tx_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y25   ex_handler/tx_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y25   ex_handler/tx_data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y25   ex_handler/done_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y25   ex_handler/done_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y25   ex_handler/done_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y25   ex_handler/done_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y25   ex_handler/handled_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y25   ex_handler/handled_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y25   ex_handler/tx_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y25   ex_handler/tx_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y25   ex_handler/tx_data_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y25   ex_handler/tx_data_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.930ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[1][2][6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 0.419ns (8.540%)  route 4.487ns (91.460%))
  Logic Levels:           0  
  Clock Path Skew:        1.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 89.443 - 83.330 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        1.621     5.148    io_cont/clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.419     5.567 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          4.487    10.054    processor/registers/proc_reset
    SLICE_X30Y25         FDCE                                         f  processor/registers/registers_reg[1][2][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.656    86.381    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.100    86.481 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.439    87.920    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.011 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.431    89.443    processor/registers/proc_clk_BUFG
    SLICE_X30Y25         FDCE                                         r  processor/registers/registers_reg[1][2][6]/C
                         clock pessimism              0.070    89.513    
                         clock uncertainty           -0.035    89.478    
    SLICE_X30Y25         FDCE (Recov_fdce_C_CLR)     -0.494    88.984    processor/registers/registers_reg[1][2][6]
  -------------------------------------------------------------------
                         required time                         88.984    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                 78.930    

Slack (MET) :             78.943ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][1][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 0.419ns (8.553%)  route 4.480ns (91.447%))
  Logic Levels:           0  
  Clock Path Skew:        1.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.119ns = ( 89.449 - 83.330 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        1.621     5.148    io_cont/clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.419     5.567 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          4.480    10.047    processor/registers/proc_reset
    SLICE_X30Y20         FDCE                                         f  processor/registers/registers_reg[0][1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.656    86.381    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.100    86.481 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.439    87.920    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.011 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.437    89.449    processor/registers/proc_clk_BUFG
    SLICE_X30Y20         FDCE                                         r  processor/registers/registers_reg[0][1][0]/C
                         clock pessimism              0.070    89.519    
                         clock uncertainty           -0.035    89.484    
    SLICE_X30Y20         FDCE (Recov_fdce_C_CLR)     -0.494    88.990    processor/registers/registers_reg[0][1][0]
  -------------------------------------------------------------------
                         required time                         88.990    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                 78.943    

Slack (MET) :             78.943ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][2][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 0.419ns (8.553%)  route 4.480ns (91.447%))
  Logic Levels:           0  
  Clock Path Skew:        1.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.119ns = ( 89.449 - 83.330 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        1.621     5.148    io_cont/clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.419     5.567 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          4.480    10.047    processor/registers/proc_reset
    SLICE_X30Y20         FDCE                                         f  processor/registers/registers_reg[0][2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.656    86.381    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.100    86.481 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.439    87.920    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.011 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.437    89.449    processor/registers/proc_clk_BUFG
    SLICE_X30Y20         FDCE                                         r  processor/registers/registers_reg[0][2][1]/C
                         clock pessimism              0.070    89.519    
                         clock uncertainty           -0.035    89.484    
    SLICE_X30Y20         FDCE (Recov_fdce_C_CLR)     -0.494    88.990    processor/registers/registers_reg[0][2][1]
  -------------------------------------------------------------------
                         required time                         88.990    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                 78.943    

Slack (MET) :             78.943ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][2][1]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 0.419ns (8.553%)  route 4.480ns (91.447%))
  Logic Levels:           0  
  Clock Path Skew:        1.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.119ns = ( 89.449 - 83.330 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        1.621     5.148    io_cont/clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.419     5.567 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          4.480    10.047    processor/registers/proc_reset
    SLICE_X30Y20         FDCE                                         f  processor/registers/registers_reg[0][2][1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.656    86.381    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.100    86.481 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.439    87.920    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.011 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.437    89.449    processor/registers/proc_clk_BUFG
    SLICE_X30Y20         FDCE                                         r  processor/registers/registers_reg[0][2][1]_lopt_replica/C
                         clock pessimism              0.070    89.519    
                         clock uncertainty           -0.035    89.484    
    SLICE_X30Y20         FDCE (Recov_fdce_C_CLR)     -0.494    88.990    processor/registers/registers_reg[0][2][1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         88.990    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                 78.943    

Slack (MET) :             79.094ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[1][0][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 0.419ns (8.987%)  route 4.243ns (91.013%))
  Logic Levels:           0  
  Clock Path Skew:        1.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.120ns = ( 89.450 - 83.330 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        1.621     5.148    io_cont/clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.419     5.567 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          4.243     9.810    processor/registers/proc_reset
    SLICE_X29Y18         FDCE                                         f  processor/registers/registers_reg[1][0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.656    86.381    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.100    86.481 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.439    87.920    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.011 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.438    89.450    processor/registers/proc_clk_BUFG
    SLICE_X29Y18         FDCE                                         r  processor/registers/registers_reg[1][0][1]/C
                         clock pessimism              0.070    89.520    
                         clock uncertainty           -0.035    89.485    
    SLICE_X29Y18         FDCE (Recov_fdce_C_CLR)     -0.580    88.905    processor/registers/registers_reg[1][0][1]
  -------------------------------------------------------------------
                         required time                         88.905    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                 79.094    

Slack (MET) :             79.094ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[1][1][4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 0.419ns (8.987%)  route 4.243ns (91.013%))
  Logic Levels:           0  
  Clock Path Skew:        1.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.120ns = ( 89.450 - 83.330 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        1.621     5.148    io_cont/clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.419     5.567 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          4.243     9.810    processor/registers/proc_reset
    SLICE_X29Y18         FDCE                                         f  processor/registers/registers_reg[1][1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.656    86.381    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.100    86.481 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.439    87.920    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.011 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.438    89.450    processor/registers/proc_clk_BUFG
    SLICE_X29Y18         FDCE                                         r  processor/registers/registers_reg[1][1][4]/C
                         clock pessimism              0.070    89.520    
                         clock uncertainty           -0.035    89.485    
    SLICE_X29Y18         FDCE (Recov_fdce_C_CLR)     -0.580    88.905    processor/registers/registers_reg[1][1][4]
  -------------------------------------------------------------------
                         required time                         88.905    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                 79.094    

Slack (MET) :             79.136ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[1][2][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 0.419ns (9.071%)  route 4.200ns (90.929%))
  Logic Levels:           0  
  Clock Path Skew:        1.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.118ns = ( 89.448 - 83.330 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        1.621     5.148    io_cont/clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.419     5.567 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          4.200     9.767    processor/registers/proc_reset
    SLICE_X31Y21         FDCE                                         f  processor/registers/registers_reg[1][2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.656    86.381    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.100    86.481 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.439    87.920    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.011 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.436    89.448    processor/registers/proc_clk_BUFG
    SLICE_X31Y21         FDCE                                         r  processor/registers/registers_reg[1][2][0]/C
                         clock pessimism              0.070    89.518    
                         clock uncertainty           -0.035    89.483    
    SLICE_X31Y21         FDCE (Recov_fdce_C_CLR)     -0.580    88.903    processor/registers/registers_reg[1][2][0]
  -------------------------------------------------------------------
                         required time                         88.903    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                 79.136    

Slack (MET) :             79.137ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][1][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.419ns (9.067%)  route 4.202ns (90.933%))
  Logic Levels:           0  
  Clock Path Skew:        1.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.122ns = ( 89.452 - 83.330 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        1.621     5.148    io_cont/clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.419     5.567 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          4.202     9.769    processor/registers/proc_reset
    SLICE_X29Y17         FDCE                                         f  processor/registers/registers_reg[0][1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.656    86.381    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.100    86.481 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.439    87.920    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.011 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.440    89.452    processor/registers/proc_clk_BUFG
    SLICE_X29Y17         FDCE                                         r  processor/registers/registers_reg[0][1][3]/C
                         clock pessimism              0.070    89.522    
                         clock uncertainty           -0.035    89.487    
    SLICE_X29Y17         FDCE (Recov_fdce_C_CLR)     -0.580    88.907    processor/registers/registers_reg[0][1][3]
  -------------------------------------------------------------------
                         required time                         88.907    
                         arrival time                          -9.769    
  -------------------------------------------------------------------
                         slack                                 79.137    

Slack (MET) :             79.168ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep__0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 0.419ns (9.143%)  route 4.164ns (90.857%))
  Logic Levels:           0  
  Clock Path Skew:        1.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.114ns = ( 89.444 - 83.330 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        1.621     5.148    io_cont/clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.419     5.567 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          4.164     9.731    processor/registers/proc_reset
    SLICE_X33Y24         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.656    86.381    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.100    86.481 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.439    87.920    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.011 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.432    89.444    processor/registers/proc_clk_BUFG
    SLICE_X33Y24         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep__0/C
                         clock pessimism              0.070    89.514    
                         clock uncertainty           -0.035    89.479    
    SLICE_X33Y24         FDCE (Recov_fdce_C_CLR)     -0.580    88.899    processor/registers/IP_reg_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         88.899    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                 79.168    

Slack (MET) :             79.168ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/IP_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 0.419ns (9.143%)  route 4.164ns (90.857%))
  Logic Levels:           0  
  Clock Path Skew:        1.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.114ns = ( 89.444 - 83.330 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        1.621     5.148    io_cont/clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.419     5.567 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          4.164     9.731    processor/registers/proc_reset
    SLICE_X33Y24         FDCE                                         f  processor/registers/IP_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.656    86.381    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.100    86.481 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.439    87.920    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.011 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.432    89.444    processor/registers/proc_clk_BUFG
    SLICE_X33Y24         FDCE                                         r  processor/registers/IP_reg_reg[4]/C
                         clock pessimism              0.070    89.514    
                         clock uncertainty           -0.035    89.479    
    SLICE_X33Y24         FDCE (Recov_fdce_C_CLR)     -0.580    88.899    processor/registers/IP_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         88.899    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                 79.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[1][1][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.128ns (8.057%)  route 1.461ns (91.943%))
  Logic Levels:           0  
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.120ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.584     1.474    io_cont/clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.128     1.602 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          1.461     3.063    processor/registers/proc_reset
    SLICE_X30Y19         FDCE                                         f  processor/registers/registers_reg[1][1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.957     1.378    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.056     1.434 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.832     2.266    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.295 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          0.825     3.120    processor/registers/proc_clk_BUFG
    SLICE_X30Y19         FDCE                                         r  processor/registers/registers_reg[1][1][0]/C
                         clock pessimism             -0.188     2.932    
    SLICE_X30Y19         FDCE (Remov_fdce_C_CLR)     -0.121     2.811    processor/registers/registers_reg[1][1][0]
  -------------------------------------------------------------------
                         required time                         -2.811    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[1][2][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.128ns (8.057%)  route 1.461ns (91.943%))
  Logic Levels:           0  
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.120ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.584     1.474    io_cont/clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.128     1.602 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          1.461     3.063    processor/registers/proc_reset
    SLICE_X30Y19         FDCE                                         f  processor/registers/registers_reg[1][2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.957     1.378    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.056     1.434 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.832     2.266    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.295 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          0.825     3.120    processor/registers/proc_clk_BUFG
    SLICE_X30Y19         FDCE                                         r  processor/registers/registers_reg[1][2][1]/C
                         clock pessimism             -0.188     2.932    
    SLICE_X30Y19         FDCE (Remov_fdce_C_CLR)     -0.121     2.811    processor/registers/registers_reg[1][2][1]
  -------------------------------------------------------------------
                         required time                         -2.811    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[1][1][6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.128ns (8.057%)  route 1.461ns (91.943%))
  Logic Levels:           0  
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.120ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.584     1.474    io_cont/clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.128     1.602 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          1.461     3.063    processor/registers/proc_reset
    SLICE_X31Y19         FDCE                                         f  processor/registers/registers_reg[1][1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.957     1.378    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.056     1.434 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.832     2.266    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.295 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          0.825     3.120    processor/registers/proc_clk_BUFG
    SLICE_X31Y19         FDCE                                         r  processor/registers/registers_reg[1][1][6]/C
                         clock pessimism             -0.188     2.932    
    SLICE_X31Y19         FDCE (Remov_fdce_C_CLR)     -0.146     2.786    processor/registers/registers_reg[1][1][6]
  -------------------------------------------------------------------
                         required time                         -2.786    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][0][4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.128ns (7.728%)  route 1.528ns (92.272%))
  Logic Levels:           0  
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.118ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.584     1.474    io_cont/clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.128     1.602 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          1.528     3.130    processor/registers/proc_reset
    SLICE_X28Y20         FDCE                                         f  processor/registers/registers_reg[0][0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.957     1.378    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.056     1.434 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.832     2.266    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.295 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          0.823     3.118    processor/registers/proc_clk_BUFG
    SLICE_X28Y20         FDCE                                         r  processor/registers/registers_reg[0][0][4]/C
                         clock pessimism             -0.188     2.930    
    SLICE_X28Y20         FDCE (Remov_fdce_C_CLR)     -0.121     2.809    processor/registers/registers_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         -2.809    
                         arrival time                           3.130    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/cmp_flags_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.128ns (7.728%)  route 1.528ns (92.272%))
  Logic Levels:           0  
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.118ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.584     1.474    io_cont/clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.128     1.602 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          1.528     3.130    processor/proc_reset
    SLICE_X29Y20         FDCE                                         f  processor/cmp_flags_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.957     1.378    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.056     1.434 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.832     2.266    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.295 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          0.823     3.118    processor/proc_clk_BUFG
    SLICE_X29Y20         FDCE                                         r  processor/cmp_flags_reg[1]/C
                         clock pessimism             -0.188     2.930    
    SLICE_X29Y20         FDCE (Remov_fdce_C_CLR)     -0.146     2.784    processor/cmp_flags_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.784    
                         arrival time                           3.130    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][1][6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.128ns (7.485%)  route 1.582ns (92.515%))
  Logic Levels:           0  
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.120ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.584     1.474    io_cont/clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.128     1.602 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          1.582     3.184    processor/registers/proc_reset
    SLICE_X32Y19         FDCE                                         f  processor/registers/registers_reg[0][1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.957     1.378    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.056     1.434 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.832     2.266    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.295 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          0.825     3.120    processor/registers/proc_clk_BUFG
    SLICE_X32Y19         FDCE                                         r  processor/registers/registers_reg[0][1][6]/C
                         clock pessimism             -0.188     2.932    
    SLICE_X32Y19         FDCE (Remov_fdce_C_CLR)     -0.121     2.811    processor/registers/registers_reg[0][1][6]
  -------------------------------------------------------------------
                         required time                         -2.811    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[1][0][2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.128ns (7.170%)  route 1.657ns (92.830%))
  Logic Levels:           0  
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.118ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.584     1.474    io_cont/clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.128     1.602 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          1.657     3.259    processor/registers/proc_reset
    SLICE_X26Y20         FDCE                                         f  processor/registers/registers_reg[1][0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.957     1.378    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.056     1.434 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.832     2.266    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.295 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          0.823     3.118    processor/registers/proc_clk_BUFG
    SLICE_X26Y20         FDCE                                         r  processor/registers/registers_reg[1][0][2]/C
                         clock pessimism             -0.188     2.930    
    SLICE_X26Y20         FDCE (Remov_fdce_C_CLR)     -0.121     2.809    processor/registers/registers_reg[1][0][2]
  -------------------------------------------------------------------
                         required time                         -2.809    
                         arrival time                           3.259    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][0][5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.128ns (7.166%)  route 1.658ns (92.834%))
  Logic Levels:           0  
  Clock Path Skew:        1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.117ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.584     1.474    io_cont/clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.128     1.602 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          1.658     3.260    processor/registers/proc_reset
    SLICE_X28Y21         FDCE                                         f  processor/registers/registers_reg[0][0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.957     1.378    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.056     1.434 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.832     2.266    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.295 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          0.822     3.117    processor/registers/proc_clk_BUFG
    SLICE_X28Y21         FDCE                                         r  processor/registers/registers_reg[0][0][5]/C
                         clock pessimism             -0.188     2.929    
    SLICE_X28Y21         FDCE (Remov_fdce_C_CLR)     -0.121     2.808    processor/registers/registers_reg[0][0][5]
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           3.260    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][0][6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.128ns (7.166%)  route 1.658ns (92.834%))
  Logic Levels:           0  
  Clock Path Skew:        1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.117ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.584     1.474    io_cont/clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.128     1.602 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          1.658     3.260    processor/registers/proc_reset
    SLICE_X28Y21         FDCE                                         f  processor/registers/registers_reg[0][0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.957     1.378    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.056     1.434 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.832     2.266    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.295 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          0.822     3.117    processor/registers/proc_clk_BUFG
    SLICE_X28Y21         FDCE                                         r  processor/registers/registers_reg[0][0][6]/C
                         clock pessimism             -0.188     2.929    
    SLICE_X28Y21         FDCE (Remov_fdce_C_CLR)     -0.121     2.808    processor/registers/registers_reg[0][0][6]
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           3.260    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[1][0][4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.128ns (7.170%)  route 1.657ns (92.830%))
  Logic Levels:           0  
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.118ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.584     1.474    io_cont/clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.128     1.602 f  io_cont/reset_reg/Q
                         net (fo=62, routed)          1.657     3.259    processor/registers/proc_reset
    SLICE_X27Y20         FDCE                                         f  processor/registers/registers_reg[1][0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.957     1.378    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.056     1.434 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.832     2.266    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.295 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          0.823     3.118    processor/registers/proc_clk_BUFG
    SLICE_X27Y20         FDCE                                         r  processor/registers/registers_reg[1][0][4]/C
                         clock pessimism             -0.188     2.930    
    SLICE_X27Y20         FDCE (Remov_fdce_C_CLR)     -0.146     2.784    processor/registers/registers_reg[1][0][4]
  -------------------------------------------------------------------
                         required time                         -2.784    
                         arrival time                           3.259    
  -------------------------------------------------------------------
                         slack                                  0.475    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.608ns  (logic 0.749ns (20.758%)  route 2.859ns (79.242%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X28Y26         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          1.948     2.573    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X30Y23         LUT5 (Prop_lut5_I1_O)        0.124     2.697 r  processor/registers/Data1_reg[2][3]_i_1/O
                         net (fo=1, routed)           0.911     3.608    processor/registers/Data1_reg[2][3]_i_1_n_0
    SLICE_X30Y23         LDCE                                         r  processor/registers/Data1_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.525ns  (logic 0.749ns (21.248%)  route 2.776ns (78.752%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X26Y25         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          2.299     2.924    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X28Y16         LUT4 (Prop_lut4_I3_O)        0.124     3.048 r  processor/registers/Data2_reg[1][5]_i_1/O
                         net (fo=1, routed)           0.477     3.525    processor/registers/Data2_reg[1][5]_i_1_n_0
    SLICE_X27Y17         LDCE                                         r  processor/registers/Data2_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.410ns  (logic 0.749ns (21.964%)  route 2.661ns (78.036%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X26Y25         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          2.156     2.781    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X27Y16         LUT4 (Prop_lut4_I3_O)        0.124     2.905 r  processor/registers/Data2_reg[1][2]_i_1/O
                         net (fo=1, routed)           0.505     3.410    processor/registers/Data2_reg[1][2]_i_1_n_0
    SLICE_X27Y17         LDCE                                         r  processor/registers/Data2_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.354ns  (logic 0.749ns (22.331%)  route 2.605ns (77.669%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X26Y25         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          2.104     2.729    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X31Y23         LUT5 (Prop_lut5_I1_O)        0.124     2.853 r  processor/registers/Data2_reg[2][5]_i_1/O
                         net (fo=1, routed)           0.501     3.354    processor/registers/Data2_reg[2][5]_i_1_n_0
    SLICE_X31Y22         LDCE                                         r  processor/registers/Data2_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.280ns  (logic 0.749ns (22.837%)  route 2.531ns (77.163%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X28Y26         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          2.133     2.758    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X30Y18         LUT4 (Prop_lut4_I3_O)        0.124     2.882 r  processor/registers/Data1_reg[1][0]_i_1/O
                         net (fo=1, routed)           0.398     3.280    processor/registers/Data1_reg[1][0]_i_1_n_0
    SLICE_X31Y18         LDCE                                         r  processor/registers/Data1_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.267ns  (logic 0.749ns (22.927%)  route 2.518ns (77.073%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X26Y25         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          1.998     2.623    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X26Y16         LUT4 (Prop_lut4_I3_O)        0.124     2.747 r  processor/registers/Data2_reg[1][1]_i_1/O
                         net (fo=1, routed)           0.520     3.267    processor/registers/Data2_reg[1][1]_i_1_n_0
    SLICE_X27Y17         LDCE                                         r  processor/registers/Data2_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.262ns  (logic 0.749ns (22.961%)  route 2.513ns (77.039%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X28Y26         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          2.134     2.759    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.124     2.883 r  processor/registers/Data1_reg[1][6]_i_1/O
                         net (fo=1, routed)           0.379     3.262    processor/registers/Data1_reg[1][6]_i_1_n_0
    SLICE_X31Y18         LDCE                                         r  processor/registers/Data1_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.248ns  (logic 0.749ns (23.062%)  route 2.499ns (76.938%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X26Y25         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          1.996     2.621    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X27Y16         LUT4 (Prop_lut4_I3_O)        0.124     2.745 r  processor/registers/Data2_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.503     3.248    processor/registers/Data2_reg[0][0]_i_1_n_0
    SLICE_X27Y17         LDCE                                         r  processor/registers/Data2_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/write_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.207ns  (logic 0.981ns (30.592%)  route 2.226ns (69.408%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[1]/G
    SLICE_X26Y27         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  processor/id/internal_reg2_reg[1]/Q
                         net (fo=4, routed)           1.506     2.335    processor/registers/read1_reg[1]_i_1_0[1]
    SLICE_X28Y24         LUT4 (Prop_lut4_I2_O)        0.152     2.487 r  processor/registers/write_reg_reg[1]_i_1/O
                         net (fo=1, routed)           0.720     3.207    processor/id/registers_reg[0][0][6][1]
    SLICE_X26Y24         LDCE                                         r  processor/id/write_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.197ns  (logic 0.749ns (23.427%)  route 2.448ns (76.573%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X26Y25         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          1.947     2.572    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X26Y16         LUT4 (Prop_lut4_I3_O)        0.124     2.696 r  processor/registers/Data2_reg[0][3]_i_1/O
                         net (fo=1, routed)           0.501     3.197    processor/registers/Data2_reg[0][3]_i_1_n_0
    SLICE_X25Y19         LDCE                                         r  processor/registers/Data2_reg[0][3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.244ns (65.890%)  route 0.126ns (34.110%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[1]/G
    SLICE_X26Y27         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  processor/id/internal_reg2_reg[1]/Q
                         net (fo=4, routed)           0.126     0.370    processor/id/internal_reg2_reg[1]_i_2[1]
    SLICE_X26Y25         LDCE                                         r  processor/id/read2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.244ns (63.932%)  route 0.138ns (36.068%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[0]/G
    SLICE_X26Y27         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  processor/id/internal_reg2_reg[0]/Q
                         net (fo=4, routed)           0.138     0.382    processor/id/internal_reg2_reg[1]_i_2[0]
    SLICE_X26Y25         LDCE                                         r  processor/id/read2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.289ns (65.559%)  route 0.152ns (34.441%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[0]/G
    SLICE_X26Y27         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  processor/id/internal_reg2_reg[0]/Q
                         net (fo=4, routed)           0.152     0.396    processor/registers/read1_reg[1]_i_1_0[0]
    SLICE_X28Y26         LUT6 (Prop_lut6_I0_O)        0.045     0.441 r  processor/registers/read1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.441    processor/id/Data1_reg[2][0]_i_1[0]
    SLICE_X28Y26         LDCE                                         r  processor/id/read1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.223ns (45.341%)  route 0.269ns (54.659%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X28Y26         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          0.269     0.447    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X27Y23         LUT4 (Prop_lut4_I1_O)        0.045     0.492 r  processor/registers/Data1_reg[0][5]_i_1/O
                         net (fo=1, routed)           0.000     0.492    processor/registers/Data1_reg[0][5]_i_1_n_0
    SLICE_X27Y23         LDCE                                         r  processor/registers/Data1_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.496ns  (logic 0.223ns (44.954%)  route 0.273ns (55.046%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X26Y25         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          0.163     0.341    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X27Y23         LUT4 (Prop_lut4_I3_O)        0.045     0.386 r  processor/registers/Data2_reg[0][6]_i_1/O
                         net (fo=1, routed)           0.110     0.496    processor/registers/Data2_reg[0][6]_i_1_n_0
    SLICE_X27Y24         LDCE                                         r  processor/registers/Data2_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.223ns (41.419%)  route 0.315ns (58.581%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X28Y26         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          0.215     0.393    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X29Y23         LUT5 (Prop_lut5_I1_O)        0.045     0.438 r  processor/registers/Data1_reg[2][4]_i_1/O
                         net (fo=1, routed)           0.100     0.538    processor/registers/Data1_reg[2][4]_i_1_n_0
    SLICE_X27Y23         LDCE                                         r  processor/registers/Data1_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.559ns  (logic 0.203ns (36.291%)  route 0.356ns (63.709%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         LDCE                         0.000     0.000 r  processor/id/internal_reg1_reg[1]/G
    SLICE_X29Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/internal_reg1_reg[1]/Q
                         net (fo=3, routed)           0.240     0.398    processor/registers/read1_reg[1]_i_1_1[1]
    SLICE_X28Y26         LUT6 (Prop_lut6_I3_O)        0.045     0.443 r  processor/registers/read1_reg[1]_i_1/O
                         net (fo=1, routed)           0.116     0.559    processor/id/Data1_reg[2][0]_i_1[1]
    SLICE_X28Y26         LDCE                                         r  processor/id/read1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.618ns  (logic 0.223ns (36.056%)  route 0.395ns (63.944%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X28Y26         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          0.191     0.369    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.045     0.414 r  processor/registers/Data1_reg[2][6]_i_1/O
                         net (fo=1, routed)           0.204     0.618    processor/registers/Data1_reg[2][6]_i_1_n_0
    SLICE_X30Y23         LDCE                                         r  processor/registers/Data1_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.669ns  (logic 0.223ns (33.329%)  route 0.446ns (66.671%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X28Y26         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          0.270     0.448    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X27Y23         LUT4 (Prop_lut4_I1_O)        0.045     0.493 r  processor/registers/Data1_reg[0][6]_i_1/O
                         net (fo=1, routed)           0.176     0.669    processor/registers/Data1_reg[0][6]_i_1_n_0
    SLICE_X26Y23         LDCE                                         r  processor/registers/Data1_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.671ns  (logic 0.223ns (33.254%)  route 0.448ns (66.746%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X26Y25         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          0.331     0.509    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X27Y23         LUT4 (Prop_lut4_I3_O)        0.045     0.554 r  processor/registers/Data2_reg[0][5]_i_1/O
                         net (fo=1, routed)           0.116     0.671    processor/registers/Data2_reg[0][5]_i_1_n_0
    SLICE_X27Y24         LDCE                                         r  processor/registers/Data2_reg[0][5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ja[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.445ns  (logic 5.644ns (30.601%)  route 12.801ns (69.399%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.553     6.812    processor/registers/proc_clk_BUFG
    SLICE_X30Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=533, routed)         4.357    11.687    processor/memory/Q[1]
    SLICE_X21Y31         LUT6 (Prop_lut6_I2_O)        0.124    11.811 r  processor/memory/read1_reg[1]_i_172/O
                         net (fo=1, routed)           0.000    11.811    processor/memory/read1_reg[1]_i_172_n_0
    SLICE_X21Y31         MUXF7 (Prop_muxf7_I1_O)      0.217    12.028 r  processor/memory/read1_reg[1]_i_76/O
                         net (fo=1, routed)           0.577    12.605    processor/memory/read1_reg[1]_i_76_n_0
    SLICE_X21Y32         LUT6 (Prop_lut6_I5_O)        0.299    12.904 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           1.302    14.206    processor/registers/memory[0][0][6]_i_14_9
    SLICE_X32Y33         LUT6 (Prop_lut6_I1_O)        0.124    14.330 r  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          2.291    16.621    processor/registers/mem_instruction[0]_2[3]
    SLICE_X27Y26         LUT2 (Prop_lut2_I1_O)        0.152    16.773 f  processor/registers/read1_reg[1]_i_4/O
                         net (fo=11, routed)          1.078    17.851    processor/registers/read1_reg[1]_i_4_n_0
    SLICE_X29Y25         LUT4 (Prop_lut4_I3_O)        0.326    18.177 r  processor/registers/alu_A_reg[1]_i_3/O
                         net (fo=4, routed)           0.930    19.108    processor/registers/alu_A_reg[1]_i_3_n_0
    SLICE_X31Y25         LUT3 (Prop_lut3_I1_O)        0.150    19.258 r  processor/registers/ja_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           2.265    21.523    ja_OBUF[7]
    F4                   OBUF (Prop_obuf_I_O)         3.734    25.257 r  ja_OBUF[7]_inst/O
                         net (fo=0)                   0.000    25.257    ja[7]
    F4                                                                r  ja[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.984ns  (logic 1.935ns (12.914%)  route 13.049ns (87.086%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.553     6.812    processor/registers/proc_clk_BUFG
    SLICE_X30Y21         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         7.791    15.121    processor/memory/Q[0]
    SLICE_X10Y50         LUT6 (Prop_lut6_I4_O)        0.124    15.245 r  processor/memory/address_reg[1]_i_78/O
                         net (fo=1, routed)           0.000    15.245    processor/memory/address_reg[1]_i_78_n_0
    SLICE_X10Y50         MUXF7 (Prop_muxf7_I0_O)      0.241    15.486 r  processor/memory/address_reg[1]_i_54/O
                         net (fo=1, routed)           0.000    15.486    processor/memory/address_reg[1]_i_54_n_0
    SLICE_X10Y50         MUXF8 (Prop_muxf8_I0_O)      0.098    15.584 r  processor/memory/address_reg[1]_i_42/O
                         net (fo=1, routed)           1.313    16.897    processor/memory/address_reg[1]_i_42_n_0
    SLICE_X14Y44         LUT6 (Prop_lut6_I0_O)        0.319    17.216 r  processor/memory/address_reg[1]_i_21/O
                         net (fo=1, routed)           0.000    17.216    processor/memory/address_reg[1]_i_21_n_0
    SLICE_X14Y44         MUXF7 (Prop_muxf7_I1_O)      0.214    17.430 r  processor/memory/address_reg[1]_i_9/O
                         net (fo=1, routed)           1.757    19.187    processor/registers/internal_reg2_reg[1]_i_2_5
    SLICE_X14Y26         LUT6 (Prop_lut6_I5_O)        0.297    19.484 r  processor/registers/address_reg[1]_i_3/O
                         net (fo=4, routed)           1.518    21.002    processor/registers/mem_instruction[2]_0[1]
    SLICE_X29Y27         LUT6 (Prop_lut6_I4_O)        0.124    21.126 r  processor/registers/constant_reg[1]_i_1/O
                         net (fo=1, routed)           0.670    21.796    processor/id/registers[0][2][6]_i_2_0[1]
    SLICE_X31Y24         LDCE                                         r  processor/id/constant_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.626ns  (logic 2.258ns (15.438%)  route 12.368ns (84.562%))
  Logic Levels:           8  (LUT2=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.553     6.812    processor/registers/proc_clk_BUFG
    SLICE_X30Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=533, routed)         4.903    12.233    processor/memory/Q[1]
    SLICE_X10Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.357 r  processor/memory/read1_reg[1]_i_225/O
                         net (fo=1, routed)           0.000    12.357    processor/memory/read1_reg[1]_i_225_n_0
    SLICE_X10Y40         MUXF7 (Prop_muxf7_I0_O)      0.241    12.598 r  processor/memory/read1_reg[1]_i_143/O
                         net (fo=1, routed)           0.000    12.598    processor/memory/read1_reg[1]_i_143_n_0
    SLICE_X10Y40         MUXF8 (Prop_muxf8_I0_O)      0.098    12.696 r  processor/memory/read1_reg[1]_i_62/O
                         net (fo=1, routed)           0.983    13.679    processor/memory/read1_reg[1]_i_62_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.319    13.998 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.921    14.919    processor/registers/memory[0][0][6]_i_14_14
    SLICE_X21Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.043 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=29, routed)          2.526    17.570    processor/registers/mem_instruction[0]_2[1]
    SLICE_X29Y26         LUT2 (Prop_lut2_I0_O)        0.152    17.722 f  processor/registers/alu_A_reg[1]_i_4/O
                         net (fo=5, routed)           1.213    18.935    processor/registers/alu_A_reg[1]_i_4_n_0
    SLICE_X28Y25         LUT2 (Prop_lut2_I1_O)        0.354    19.289 r  processor/registers/constant_reg[6]_i_3/O
                         net (fo=7, routed)           1.157    20.446    processor/registers/constant_reg[6]_i_3_n_0
    SLICE_X28Y27         LUT6 (Prop_lut6_I3_O)        0.328    20.774 r  processor/registers/constant_reg[6]_i_1/O
                         net (fo=1, routed)           0.665    21.438    processor/id/registers[0][2][6]_i_2_0[6]
    SLICE_X28Y24         LDCE                                         r  processor/id/constant_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/internal_reg1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.591ns  (logic 1.967ns (13.481%)  route 12.624ns (86.519%))
  Logic Levels:           7  (LUT2=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.553     6.812    processor/registers/proc_clk_BUFG
    SLICE_X30Y21         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         7.967    15.297    processor/memory/Q[0]
    SLICE_X14Y55         LUT6 (Prop_lut6_I4_O)        0.124    15.421 r  processor/memory/address_reg[1]_i_71/O
                         net (fo=1, routed)           0.000    15.421    processor/memory/address_reg[1]_i_71_n_0
    SLICE_X14Y55         MUXF7 (Prop_muxf7_I1_O)      0.247    15.668 r  processor/memory/address_reg[1]_i_50/O
                         net (fo=1, routed)           0.000    15.668    processor/memory/address_reg[1]_i_50_n_0
    SLICE_X14Y55         MUXF8 (Prop_muxf8_I0_O)      0.098    15.766 r  processor/memory/address_reg[1]_i_32/O
                         net (fo=1, routed)           0.978    16.744    processor/memory/address_reg[1]_i_32_n_0
    SLICE_X18Y44         LUT6 (Prop_lut6_I3_O)        0.319    17.063 r  processor/memory/address_reg[1]_i_15/O
                         net (fo=1, routed)           0.000    17.063    processor/memory/address_reg[1]_i_15_n_0
    SLICE_X18Y44         MUXF7 (Prop_muxf7_I1_O)      0.214    17.277 r  processor/memory/address_reg[1]_i_6/O
                         net (fo=1, routed)           1.603    18.880    processor/registers/address_reg[1]_i_1_2
    SLICE_X15Y29         LUT6 (Prop_lut6_I5_O)        0.297    19.177 r  processor/registers/address_reg[1]_i_2/O
                         net (fo=4, routed)           1.553    20.729    processor/registers/mem_instruction[1]_1[1]
    SLICE_X28Y27         LUT2 (Prop_lut2_I0_O)        0.150    20.879 r  processor/registers/internal_reg1_reg[0]_i_1/O
                         net (fo=1, routed)           0.524    21.403    processor/id/read1_reg[0]_i_2_0[0]
    SLICE_X29Y27         LDCE                                         r  processor/id/internal_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.501ns  (logic 2.258ns (15.571%)  route 12.243ns (84.429%))
  Logic Levels:           8  (LUT2=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.553     6.812    processor/registers/proc_clk_BUFG
    SLICE_X30Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=533, routed)         4.903    12.233    processor/memory/Q[1]
    SLICE_X10Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.357 r  processor/memory/read1_reg[1]_i_225/O
                         net (fo=1, routed)           0.000    12.357    processor/memory/read1_reg[1]_i_225_n_0
    SLICE_X10Y40         MUXF7 (Prop_muxf7_I0_O)      0.241    12.598 r  processor/memory/read1_reg[1]_i_143/O
                         net (fo=1, routed)           0.000    12.598    processor/memory/read1_reg[1]_i_143_n_0
    SLICE_X10Y40         MUXF8 (Prop_muxf8_I0_O)      0.098    12.696 r  processor/memory/read1_reg[1]_i_62/O
                         net (fo=1, routed)           0.983    13.679    processor/memory/read1_reg[1]_i_62_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.319    13.998 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.921    14.919    processor/registers/memory[0][0][6]_i_14_14
    SLICE_X21Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.043 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=29, routed)          2.526    17.570    processor/registers/mem_instruction[0]_2[1]
    SLICE_X29Y26         LUT2 (Prop_lut2_I0_O)        0.152    17.722 f  processor/registers/alu_A_reg[1]_i_4/O
                         net (fo=5, routed)           1.213    18.935    processor/registers/alu_A_reg[1]_i_4_n_0
    SLICE_X28Y25         LUT2 (Prop_lut2_I1_O)        0.354    19.289 r  processor/registers/constant_reg[6]_i_3/O
                         net (fo=7, routed)           1.016    20.304    processor/registers/constant_reg[6]_i_3_n_0
    SLICE_X27Y27         LUT6 (Prop_lut6_I3_O)        0.328    20.632 r  processor/registers/constant_reg[4]_i_1/O
                         net (fo=1, routed)           0.681    21.313    processor/id/registers[0][2][6]_i_2_0[4]
    SLICE_X28Y24         LDCE                                         r  processor/id/constant_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/address_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.347ns  (logic 1.946ns (13.564%)  route 12.401ns (86.436%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.553     6.812    processor/registers/proc_clk_BUFG
    SLICE_X30Y21         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         7.920    15.250    processor/memory/Q[0]
    SLICE_X10Y54         LUT6 (Prop_lut6_I4_O)        0.124    15.374 r  processor/memory/address_reg[4]_i_63/O
                         net (fo=1, routed)           0.000    15.374    processor/memory/address_reg[4]_i_63_n_0
    SLICE_X10Y54         MUXF7 (Prop_muxf7_I1_O)      0.247    15.621 r  processor/memory/address_reg[4]_i_46/O
                         net (fo=1, routed)           0.000    15.621    processor/memory/address_reg[4]_i_46_n_0
    SLICE_X10Y54         MUXF8 (Prop_muxf8_I0_O)      0.098    15.719 r  processor/memory/address_reg[4]_i_30/O
                         net (fo=1, routed)           1.466    17.185    processor/memory/address_reg[4]_i_30_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I0_O)        0.319    17.504 r  processor/memory/address_reg[4]_i_15/O
                         net (fo=1, routed)           0.000    17.504    processor/memory/address_reg[4]_i_15_n_0
    SLICE_X15Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    17.721 r  processor/memory/address_reg[4]_i_6/O
                         net (fo=1, routed)           1.044    18.765    processor/registers/address_reg[4]_i_1_2
    SLICE_X14Y27         LUT6 (Prop_lut6_I5_O)        0.299    19.064 r  processor/registers/address_reg[4]_i_2/O
                         net (fo=3, routed)           1.499    20.563    processor/registers/mem_instruction[1]_1[4]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.124    20.687 r  processor/registers/address_reg[4]_i_1/O
                         net (fo=1, routed)           0.472    21.159    processor/id/memory[23][0][6]_i_3[4]
    SLICE_X29Y26         LDCE                                         r  processor/id/address_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.322ns  (logic 2.258ns (15.766%)  route 12.064ns (84.234%))
  Logic Levels:           8  (LUT2=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.553     6.812    processor/registers/proc_clk_BUFG
    SLICE_X30Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=533, routed)         4.903    12.233    processor/memory/Q[1]
    SLICE_X10Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.357 r  processor/memory/read1_reg[1]_i_225/O
                         net (fo=1, routed)           0.000    12.357    processor/memory/read1_reg[1]_i_225_n_0
    SLICE_X10Y40         MUXF7 (Prop_muxf7_I0_O)      0.241    12.598 r  processor/memory/read1_reg[1]_i_143/O
                         net (fo=1, routed)           0.000    12.598    processor/memory/read1_reg[1]_i_143_n_0
    SLICE_X10Y40         MUXF8 (Prop_muxf8_I0_O)      0.098    12.696 r  processor/memory/read1_reg[1]_i_62/O
                         net (fo=1, routed)           0.983    13.679    processor/memory/read1_reg[1]_i_62_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.319    13.998 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.921    14.919    processor/registers/memory[0][0][6]_i_14_14
    SLICE_X21Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.043 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=29, routed)          2.526    17.570    processor/registers/mem_instruction[0]_2[1]
    SLICE_X29Y26         LUT2 (Prop_lut2_I0_O)        0.152    17.722 f  processor/registers/alu_A_reg[1]_i_4/O
                         net (fo=5, routed)           1.213    18.935    processor/registers/alu_A_reg[1]_i_4_n_0
    SLICE_X28Y25         LUT2 (Prop_lut2_I1_O)        0.354    19.289 r  processor/registers/constant_reg[6]_i_3/O
                         net (fo=7, routed)           1.006    20.295    processor/registers/constant_reg[6]_i_3_n_0
    SLICE_X28Y27         LUT6 (Prop_lut6_I3_O)        0.328    20.623 r  processor/registers/constant_reg[5]_i_1/O
                         net (fo=1, routed)           0.511    21.134    processor/id/registers[0][2][6]_i_2_0[5]
    SLICE_X28Y24         LDCE                                         r  processor/id/constant_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.317ns  (logic 2.258ns (15.771%)  route 12.059ns (84.229%))
  Logic Levels:           8  (LUT2=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.553     6.812    processor/registers/proc_clk_BUFG
    SLICE_X30Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=533, routed)         4.903    12.233    processor/memory/Q[1]
    SLICE_X10Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.357 r  processor/memory/read1_reg[1]_i_225/O
                         net (fo=1, routed)           0.000    12.357    processor/memory/read1_reg[1]_i_225_n_0
    SLICE_X10Y40         MUXF7 (Prop_muxf7_I0_O)      0.241    12.598 r  processor/memory/read1_reg[1]_i_143/O
                         net (fo=1, routed)           0.000    12.598    processor/memory/read1_reg[1]_i_143_n_0
    SLICE_X10Y40         MUXF8 (Prop_muxf8_I0_O)      0.098    12.696 r  processor/memory/read1_reg[1]_i_62/O
                         net (fo=1, routed)           0.983    13.679    processor/memory/read1_reg[1]_i_62_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.319    13.998 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.921    14.919    processor/registers/memory[0][0][6]_i_14_14
    SLICE_X21Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.043 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=29, routed)          2.526    17.570    processor/registers/mem_instruction[0]_2[1]
    SLICE_X29Y26         LUT2 (Prop_lut2_I0_O)        0.152    17.722 f  processor/registers/alu_A_reg[1]_i_4/O
                         net (fo=5, routed)           1.213    18.935    processor/registers/alu_A_reg[1]_i_4_n_0
    SLICE_X28Y25         LUT2 (Prop_lut2_I1_O)        0.354    19.289 r  processor/registers/constant_reg[6]_i_3/O
                         net (fo=7, routed)           0.850    20.139    processor/registers/constant_reg[6]_i_3_n_0
    SLICE_X29Y26         LUT6 (Prop_lut6_I3_O)        0.328    20.467 r  processor/registers/constant_reg[2]_i_1/O
                         net (fo=1, routed)           0.662    21.129    processor/id/registers[0][2][6]_i_2_0[2]
    SLICE_X31Y24         LDCE                                         r  processor/id/constant_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.032ns  (logic 2.258ns (16.092%)  route 11.774ns (83.908%))
  Logic Levels:           8  (LUT2=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.553     6.812    processor/registers/proc_clk_BUFG
    SLICE_X30Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=533, routed)         4.903    12.233    processor/memory/Q[1]
    SLICE_X10Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.357 r  processor/memory/read1_reg[1]_i_225/O
                         net (fo=1, routed)           0.000    12.357    processor/memory/read1_reg[1]_i_225_n_0
    SLICE_X10Y40         MUXF7 (Prop_muxf7_I0_O)      0.241    12.598 r  processor/memory/read1_reg[1]_i_143/O
                         net (fo=1, routed)           0.000    12.598    processor/memory/read1_reg[1]_i_143_n_0
    SLICE_X10Y40         MUXF8 (Prop_muxf8_I0_O)      0.098    12.696 r  processor/memory/read1_reg[1]_i_62/O
                         net (fo=1, routed)           0.983    13.679    processor/memory/read1_reg[1]_i_62_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.319    13.998 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.921    14.919    processor/registers/memory[0][0][6]_i_14_14
    SLICE_X21Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.043 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=29, routed)          2.526    17.570    processor/registers/mem_instruction[0]_2[1]
    SLICE_X29Y26         LUT2 (Prop_lut2_I0_O)        0.152    17.722 f  processor/registers/alu_A_reg[1]_i_4/O
                         net (fo=5, routed)           1.213    18.935    processor/registers/alu_A_reg[1]_i_4_n_0
    SLICE_X28Y25         LUT2 (Prop_lut2_I1_O)        0.354    19.289 r  processor/registers/constant_reg[6]_i_3/O
                         net (fo=7, routed)           0.494    19.782    processor/registers/constant_reg[6]_i_3_n_0
    SLICE_X27Y27         LUT6 (Prop_lut6_I3_O)        0.328    20.110 r  processor/registers/constant_reg[3]_i_1/O
                         net (fo=1, routed)           0.733    20.844    processor/id/registers[0][2][6]_i_2_0[3]
    SLICE_X28Y24         LDCE                                         r  processor/id/constant_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/internal_reg2_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.028ns  (logic 1.935ns (13.794%)  route 12.093ns (86.206%))
  Logic Levels:           7  (LUT2=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=62, routed)          1.553     6.812    processor/registers/proc_clk_BUFG
    SLICE_X30Y21         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         7.791    15.121    processor/memory/Q[0]
    SLICE_X10Y50         LUT6 (Prop_lut6_I4_O)        0.124    15.245 r  processor/memory/address_reg[1]_i_78/O
                         net (fo=1, routed)           0.000    15.245    processor/memory/address_reg[1]_i_78_n_0
    SLICE_X10Y50         MUXF7 (Prop_muxf7_I0_O)      0.241    15.486 r  processor/memory/address_reg[1]_i_54/O
                         net (fo=1, routed)           0.000    15.486    processor/memory/address_reg[1]_i_54_n_0
    SLICE_X10Y50         MUXF8 (Prop_muxf8_I0_O)      0.098    15.584 r  processor/memory/address_reg[1]_i_42/O
                         net (fo=1, routed)           1.313    16.897    processor/memory/address_reg[1]_i_42_n_0
    SLICE_X14Y44         LUT6 (Prop_lut6_I0_O)        0.319    17.216 r  processor/memory/address_reg[1]_i_21/O
                         net (fo=1, routed)           0.000    17.216    processor/memory/address_reg[1]_i_21_n_0
    SLICE_X14Y44         MUXF7 (Prop_muxf7_I1_O)      0.214    17.430 r  processor/memory/address_reg[1]_i_9/O
                         net (fo=1, routed)           1.757    19.187    processor/registers/internal_reg2_reg[1]_i_2_5
    SLICE_X14Y26         LUT6 (Prop_lut6_I5_O)        0.297    19.484 r  processor/registers/address_reg[1]_i_3/O
                         net (fo=4, routed)           1.232    20.716    processor/registers/mem_instruction[2]_0[1]
    SLICE_X26Y27         LUT2 (Prop_lut2_I0_O)        0.124    20.840 r  processor/registers/internal_reg2_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    20.840    processor/id/read1_reg[0]_i_2[0]
    SLICE_X26Y27         LDCE                                         r  processor/id/internal_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pl/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            proc_override_mem_address_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.618%)  route 0.155ns (45.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.579     1.469    pl/clk_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  pl/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  pl/address_reg[4]/Q
                         net (fo=4, routed)           0.155     1.764    syscall_handler/proc_override_mem_address_reg[6][4]
    SLICE_X35Y22         LUT3 (Prop_lut3_I2_O)        0.045     1.809 r  syscall_handler/proc_override_mem_address_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.809    syscall_handler_n_30
    SLICE_X35Y22         LDCE                                         r  proc_override_mem_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_output_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.186ns (41.822%)  route 0.259ns (58.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.580     1.470    pl/clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  pl/tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  pl/tx_data_reg[4]/Q
                         net (fo=1, routed)           0.143     1.754    io_cont/tx_data_reg[7]_0[4]
    SLICE_X38Y24         LUT5 (Prop_lut5_I4_O)        0.045     1.799 r  io_cont/uart_output_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.115     1.915    io_cont_n_45
    SLICE_X37Y23         LDCE                                         r  uart_output_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_handler/tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_output_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.209ns (45.739%)  route 0.248ns (54.261%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.579     1.469    ex_handler/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  ex_handler/tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  ex_handler/tx_data_reg[0]/Q
                         net (fo=1, routed)           0.133     1.765    io_cont/tx_data_reg[7][0]
    SLICE_X37Y24         LUT5 (Prop_lut5_I0_O)        0.045     1.810 r  io_cont/uart_output_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.115     1.926    io_cont_n_49
    SLICE_X40Y24         LDCE                                         r  uart_output_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_handler/tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_output_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.186ns (39.209%)  route 0.288ns (60.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.580     1.470    ex_handler/clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  ex_handler/tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  ex_handler/tx_data_reg[4]/Q
                         net (fo=4, routed)           0.174     1.784    io_cont/tx_data_reg[7][3]
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.045     1.829 r  io_cont/uart_output_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.115     1.944    io_cont_n_42
    SLICE_X37Y23         LDCE                                         r  uart_output_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/tx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_output_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.186ns (35.462%)  route 0.338ns (64.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.580     1.470    pl/clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  pl/tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  pl/tx_data_reg[5]/Q
                         net (fo=1, routed)           0.158     1.769    io_cont/tx_data_reg[7]_0[5]
    SLICE_X39Y24         LUT5 (Prop_lut5_I4_O)        0.045     1.814 r  io_cont/uart_output_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.180     1.994    io_cont_n_44
    SLICE_X40Y24         LDCE                                         r  uart_output_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/temp_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            proc_override_mem_write_data_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.187ns (35.784%)  route 0.336ns (64.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.582     1.472    syscall_handler/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  syscall_handler/temp_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  syscall_handler/temp_reg[2][2]/Q
                         net (fo=3, routed)           0.216     1.829    syscall_handler/temp_reg[2][6]_0[2]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.046     1.875 r  syscall_handler/proc_override_mem_write_data_reg[2][2]_i_1/O
                         net (fo=1, routed)           0.119     1.994    syscall_handler_n_60
    SLICE_X36Y20         LDCE                                         r  proc_override_mem_write_data_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/temp_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            proc_override_mem_write_data_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.521ns  (logic 0.189ns (36.245%)  route 0.332ns (63.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.584     1.474    syscall_handler/clk_IBUF_BUFG
    SLICE_X35Y19         FDRE                                         r  syscall_handler/temp_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  syscall_handler/temp_reg[0][4]/Q
                         net (fo=3, routed)           0.158     1.773    syscall_handler/syscall_write_data[0][4]
    SLICE_X36Y19         LUT3 (Prop_lut3_I0_O)        0.048     1.821 r  syscall_handler/proc_override_mem_write_data_reg[0][4]_i_1/O
                         net (fo=1, routed)           0.174     1.995    syscall_handler_n_44
    SLICE_X36Y20         LDCE                                         r  proc_override_mem_write_data_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/temp_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            proc_override_mem_write_data_reg[2][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.537ns  (logic 0.189ns (35.184%)  route 0.348ns (64.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.583     1.473    syscall_handler/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  syscall_handler/temp_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  syscall_handler/temp_reg[2][6]/Q
                         net (fo=3, routed)           0.168     1.782    syscall_handler/temp_reg[2][6]_0[6]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.048     1.830 r  syscall_handler/proc_override_mem_write_data_reg[2][6]_i_1/O
                         net (fo=1, routed)           0.180     2.010    syscall_handler_n_56
    SLICE_X36Y20         LDCE                                         r  proc_override_mem_write_data_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/tx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_output_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.186ns (32.807%)  route 0.381ns (67.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.580     1.470    pl/clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  pl/tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  pl/tx_data_reg[3]/Q
                         net (fo=1, routed)           0.197     1.807    io_cont/tx_data_reg[7]_0[3]
    SLICE_X37Y24         LUT5 (Prop_lut5_I4_O)        0.045     1.852 r  io_cont/uart_output_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.184     2.037    io_cont_n_46
    SLICE_X37Y23         LDCE                                         r  uart_output_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/temp_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            proc_override_mem_write_data_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.186ns (32.822%)  route 0.381ns (67.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.586     1.476    syscall_handler/clk_IBUF_BUFG
    SLICE_X35Y17         FDRE                                         r  syscall_handler/temp_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  syscall_handler/temp_reg[0][1]/Q
                         net (fo=3, routed)           0.120     1.737    syscall_handler/temp_reg[0][5]_0[1]
    SLICE_X34Y17         LUT3 (Prop_lut3_I0_O)        0.045     1.782 r  syscall_handler/proc_override_mem_write_data_reg[0][1]_i_1/O
                         net (fo=1, routed)           0.261     2.042    syscall_handler_n_47
    SLICE_X30Y17         LDCE                                         r  proc_override_mem_write_data_reg[0][1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          4389 Endpoints
Min Delay          4389 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[43][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        29.049ns  (logic 5.959ns (20.514%)  route 23.090ns (79.486%))
  Logic Levels:           23  (CARRY4=5 LDCE=1 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=6 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][3]/G
    SLICE_X30Y23         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][3]/Q
                         net (fo=3, routed)           1.167     1.994    processor/registers/IP_reg_reg[6]_1[3]
    SLICE_X29Y25         LUT5 (Prop_lut5_I4_O)        0.124     2.118 r  processor/registers/memory[0][0][6]_i_13/O
                         net (fo=1, routed)           1.235     3.354    io_cont/memory_reg[77][1][0]_0
    SLICE_X34Y25         LUT3 (Prop_lut3_I2_O)        0.154     3.508 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         4.555     8.062    processor/memory/memory[0][2][0]_i_6_0[1]
    SLICE_X11Y50         MUXF8 (Prop_muxf8_S_O)       0.476     8.538 r  processor/memory/memory_reg[0][2][1]_i_22/O
                         net (fo=1, routed)           1.070     9.609    processor/memory/memory_reg[0][2][1]_i_22_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I0_O)        0.316     9.925 r  processor/memory/memory[0][2][1]_i_17/O
                         net (fo=1, routed)           1.677    11.601    processor/memory/memory[0][2][1]_i_17_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    11.725 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=4, routed)           1.221    12.946    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X30Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.070 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.686    13.756    processor/id/Data2_reg[2][1]
    SLICE_X28Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.880 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=5, routed)           0.345    14.225    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y22         LUT5 (Prop_lut5_I2_O)        0.124    14.349 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           0.443    14.791    processor/id/memory[0][1][2]_i_33_0
    SLICE_X28Y21         LUT3 (Prop_lut3_I0_O)        0.116    14.907 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.677    15.584    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X29Y21         LUT4 (Prop_lut4_I2_O)        0.328    15.912 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    15.912    processor/id/S[3]
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.313 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.313    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.427 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.113    17.540    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.124    17.664 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.654    18.318    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124    18.442 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.442    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.955 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.955    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.278 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.906    20.184    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.306    20.490 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.701    21.192    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X26Y19         LUT2 (Prop_lut2_I1_O)        0.124    21.316 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    21.316    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    21.860 r  processor/registers/memory_reg[0][0][1]_i_3/O[2]
                         net (fo=6, routed)           1.161    23.020    processor/registers/memory_reg[0][0][1]_i_3_n_5
    SLICE_X26Y21         LUT6 (Prop_lut6_I3_O)        0.301    23.321 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.476    23.797    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X25Y19         LUT4 (Prop_lut4_I2_O)        0.124    23.921 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=4, routed)           0.551    24.472    processor/registers/reg_writeData[0]_9[2]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.124    24.596 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         4.452    29.049    processor/memory/D[2]
    SLICE_X15Y46         FDRE                                         r  processor/memory/memory_reg[43][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        1.442     4.790    processor/memory/clk_IBUF_BUFG
    SLICE_X15Y46         FDRE                                         r  processor/memory/memory_reg[43][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[35][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.919ns  (logic 5.959ns (20.605%)  route 22.960ns (79.395%))
  Logic Levels:           23  (CARRY4=5 LDCE=1 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=6 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][3]/G
    SLICE_X30Y23         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][3]/Q
                         net (fo=3, routed)           1.167     1.994    processor/registers/IP_reg_reg[6]_1[3]
    SLICE_X29Y25         LUT5 (Prop_lut5_I4_O)        0.124     2.118 r  processor/registers/memory[0][0][6]_i_13/O
                         net (fo=1, routed)           1.235     3.354    io_cont/memory_reg[77][1][0]_0
    SLICE_X34Y25         LUT3 (Prop_lut3_I2_O)        0.154     3.508 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         4.555     8.062    processor/memory/memory[0][2][0]_i_6_0[1]
    SLICE_X11Y50         MUXF8 (Prop_muxf8_S_O)       0.476     8.538 r  processor/memory/memory_reg[0][2][1]_i_22/O
                         net (fo=1, routed)           1.070     9.609    processor/memory/memory_reg[0][2][1]_i_22_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I0_O)        0.316     9.925 r  processor/memory/memory[0][2][1]_i_17/O
                         net (fo=1, routed)           1.677    11.601    processor/memory/memory[0][2][1]_i_17_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    11.725 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=4, routed)           1.221    12.946    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X30Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.070 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.686    13.756    processor/id/Data2_reg[2][1]
    SLICE_X28Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.880 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=5, routed)           0.345    14.225    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y22         LUT5 (Prop_lut5_I2_O)        0.124    14.349 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           0.443    14.791    processor/id/memory[0][1][2]_i_33_0
    SLICE_X28Y21         LUT3 (Prop_lut3_I0_O)        0.116    14.907 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.677    15.584    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X29Y21         LUT4 (Prop_lut4_I2_O)        0.328    15.912 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    15.912    processor/id/S[3]
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.313 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.313    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.427 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.113    17.540    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.124    17.664 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.654    18.318    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124    18.442 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.442    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.955 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.955    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.278 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.906    20.184    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.306    20.490 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.701    21.192    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X26Y19         LUT2 (Prop_lut2_I1_O)        0.124    21.316 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    21.316    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    21.860 r  processor/registers/memory_reg[0][0][1]_i_3/O[2]
                         net (fo=6, routed)           1.161    23.020    processor/registers/memory_reg[0][0][1]_i_3_n_5
    SLICE_X26Y21         LUT6 (Prop_lut6_I3_O)        0.301    23.321 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.476    23.797    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X25Y19         LUT4 (Prop_lut4_I2_O)        0.124    23.921 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=4, routed)           0.551    24.472    processor/registers/reg_writeData[0]_9[2]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.124    24.596 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         4.323    28.919    processor/memory/D[2]
    SLICE_X14Y47         FDRE                                         r  processor/memory/memory_reg[35][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        1.443     4.791    processor/memory/clk_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  processor/memory/memory_reg[35][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[50][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.904ns  (logic 5.959ns (20.617%)  route 22.945ns (79.383%))
  Logic Levels:           23  (CARRY4=5 LDCE=1 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=6 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][3]/G
    SLICE_X30Y23         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][3]/Q
                         net (fo=3, routed)           1.167     1.994    processor/registers/IP_reg_reg[6]_1[3]
    SLICE_X29Y25         LUT5 (Prop_lut5_I4_O)        0.124     2.118 r  processor/registers/memory[0][0][6]_i_13/O
                         net (fo=1, routed)           1.235     3.354    io_cont/memory_reg[77][1][0]_0
    SLICE_X34Y25         LUT3 (Prop_lut3_I2_O)        0.154     3.508 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         4.555     8.062    processor/memory/memory[0][2][0]_i_6_0[1]
    SLICE_X11Y50         MUXF8 (Prop_muxf8_S_O)       0.476     8.538 r  processor/memory/memory_reg[0][2][1]_i_22/O
                         net (fo=1, routed)           1.070     9.609    processor/memory/memory_reg[0][2][1]_i_22_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I0_O)        0.316     9.925 r  processor/memory/memory[0][2][1]_i_17/O
                         net (fo=1, routed)           1.677    11.601    processor/memory/memory[0][2][1]_i_17_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    11.725 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=4, routed)           1.221    12.946    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X30Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.070 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.686    13.756    processor/id/Data2_reg[2][1]
    SLICE_X28Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.880 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=5, routed)           0.345    14.225    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y22         LUT5 (Prop_lut5_I2_O)        0.124    14.349 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           0.443    14.791    processor/id/memory[0][1][2]_i_33_0
    SLICE_X28Y21         LUT3 (Prop_lut3_I0_O)        0.116    14.907 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.677    15.584    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X29Y21         LUT4 (Prop_lut4_I2_O)        0.328    15.912 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    15.912    processor/id/S[3]
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.313 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.313    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.427 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.113    17.540    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.124    17.664 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.654    18.318    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124    18.442 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.442    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.955 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.955    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.278 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.906    20.184    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.306    20.490 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.701    21.192    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X26Y19         LUT2 (Prop_lut2_I1_O)        0.124    21.316 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    21.316    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    21.860 r  processor/registers/memory_reg[0][0][1]_i_3/O[2]
                         net (fo=6, routed)           1.161    23.020    processor/registers/memory_reg[0][0][1]_i_3_n_5
    SLICE_X26Y21         LUT6 (Prop_lut6_I3_O)        0.301    23.321 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.476    23.797    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X25Y19         LUT4 (Prop_lut4_I2_O)        0.124    23.921 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=4, routed)           0.551    24.472    processor/registers/reg_writeData[0]_9[2]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.124    24.596 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         4.308    28.904    processor/memory/D[2]
    SLICE_X14Y50         FDRE                                         r  processor/memory/memory_reg[50][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        1.433     4.780    processor/memory/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  processor/memory/memory_reg[50][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[36][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.770ns  (logic 5.959ns (20.713%)  route 22.811ns (79.287%))
  Logic Levels:           23  (CARRY4=5 LDCE=1 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=6 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][3]/G
    SLICE_X30Y23         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][3]/Q
                         net (fo=3, routed)           1.167     1.994    processor/registers/IP_reg_reg[6]_1[3]
    SLICE_X29Y25         LUT5 (Prop_lut5_I4_O)        0.124     2.118 r  processor/registers/memory[0][0][6]_i_13/O
                         net (fo=1, routed)           1.235     3.354    io_cont/memory_reg[77][1][0]_0
    SLICE_X34Y25         LUT3 (Prop_lut3_I2_O)        0.154     3.508 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         4.555     8.062    processor/memory/memory[0][2][0]_i_6_0[1]
    SLICE_X11Y50         MUXF8 (Prop_muxf8_S_O)       0.476     8.538 r  processor/memory/memory_reg[0][2][1]_i_22/O
                         net (fo=1, routed)           1.070     9.609    processor/memory/memory_reg[0][2][1]_i_22_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I0_O)        0.316     9.925 r  processor/memory/memory[0][2][1]_i_17/O
                         net (fo=1, routed)           1.677    11.601    processor/memory/memory[0][2][1]_i_17_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    11.725 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=4, routed)           1.221    12.946    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X30Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.070 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.686    13.756    processor/id/Data2_reg[2][1]
    SLICE_X28Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.880 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=5, routed)           0.345    14.225    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y22         LUT5 (Prop_lut5_I2_O)        0.124    14.349 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           0.443    14.791    processor/id/memory[0][1][2]_i_33_0
    SLICE_X28Y21         LUT3 (Prop_lut3_I0_O)        0.116    14.907 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.677    15.584    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X29Y21         LUT4 (Prop_lut4_I2_O)        0.328    15.912 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    15.912    processor/id/S[3]
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.313 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.313    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.427 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.113    17.540    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.124    17.664 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.654    18.318    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124    18.442 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.442    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.955 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.955    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.278 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.906    20.184    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.306    20.490 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.701    21.192    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X26Y19         LUT2 (Prop_lut2_I1_O)        0.124    21.316 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    21.316    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    21.860 r  processor/registers/memory_reg[0][0][1]_i_3/O[2]
                         net (fo=6, routed)           1.161    23.020    processor/registers/memory_reg[0][0][1]_i_3_n_5
    SLICE_X26Y21         LUT6 (Prop_lut6_I3_O)        0.301    23.321 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.476    23.797    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X25Y19         LUT4 (Prop_lut4_I2_O)        0.124    23.921 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=4, routed)           0.551    24.472    processor/registers/reg_writeData[0]_9[2]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.124    24.596 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         4.173    28.770    processor/memory/D[2]
    SLICE_X14Y48         FDRE                                         r  processor/memory/memory_reg[36][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        1.443     4.791    processor/memory/clk_IBUF_BUFG
    SLICE_X14Y48         FDRE                                         r  processor/memory/memory_reg[36][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[41][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.516ns  (logic 5.959ns (20.897%)  route 22.557ns (79.103%))
  Logic Levels:           23  (CARRY4=5 LDCE=1 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=6 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][3]/G
    SLICE_X30Y23         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][3]/Q
                         net (fo=3, routed)           1.167     1.994    processor/registers/IP_reg_reg[6]_1[3]
    SLICE_X29Y25         LUT5 (Prop_lut5_I4_O)        0.124     2.118 r  processor/registers/memory[0][0][6]_i_13/O
                         net (fo=1, routed)           1.235     3.354    io_cont/memory_reg[77][1][0]_0
    SLICE_X34Y25         LUT3 (Prop_lut3_I2_O)        0.154     3.508 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         4.555     8.062    processor/memory/memory[0][2][0]_i_6_0[1]
    SLICE_X11Y50         MUXF8 (Prop_muxf8_S_O)       0.476     8.538 r  processor/memory/memory_reg[0][2][1]_i_22/O
                         net (fo=1, routed)           1.070     9.609    processor/memory/memory_reg[0][2][1]_i_22_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I0_O)        0.316     9.925 r  processor/memory/memory[0][2][1]_i_17/O
                         net (fo=1, routed)           1.677    11.601    processor/memory/memory[0][2][1]_i_17_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    11.725 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=4, routed)           1.221    12.946    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X30Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.070 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.686    13.756    processor/id/Data2_reg[2][1]
    SLICE_X28Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.880 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=5, routed)           0.345    14.225    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y22         LUT5 (Prop_lut5_I2_O)        0.124    14.349 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           0.443    14.791    processor/id/memory[0][1][2]_i_33_0
    SLICE_X28Y21         LUT3 (Prop_lut3_I0_O)        0.116    14.907 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.677    15.584    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X29Y21         LUT4 (Prop_lut4_I2_O)        0.328    15.912 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    15.912    processor/id/S[3]
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.313 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.313    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.427 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.113    17.540    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.124    17.664 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.654    18.318    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124    18.442 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.442    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.955 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.955    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.278 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.906    20.184    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.306    20.490 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.701    21.192    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X26Y19         LUT2 (Prop_lut2_I1_O)        0.124    21.316 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    21.316    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    21.860 r  processor/registers/memory_reg[0][0][1]_i_3/O[2]
                         net (fo=6, routed)           1.161    23.020    processor/registers/memory_reg[0][0][1]_i_3_n_5
    SLICE_X26Y21         LUT6 (Prop_lut6_I3_O)        0.301    23.321 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.476    23.797    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X25Y19         LUT4 (Prop_lut4_I2_O)        0.124    23.921 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=4, routed)           0.551    24.472    processor/registers/reg_writeData[0]_9[2]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.124    24.596 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         3.919    28.516    processor/memory/D[2]
    SLICE_X12Y46         FDRE                                         r  processor/memory/memory_reg[41][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        1.442     4.790    processor/memory/clk_IBUF_BUFG
    SLICE_X12Y46         FDRE                                         r  processor/memory/memory_reg[41][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[44][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.502ns  (logic 5.959ns (20.907%)  route 22.543ns (79.093%))
  Logic Levels:           23  (CARRY4=5 LDCE=1 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=6 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][3]/G
    SLICE_X30Y23         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][3]/Q
                         net (fo=3, routed)           1.167     1.994    processor/registers/IP_reg_reg[6]_1[3]
    SLICE_X29Y25         LUT5 (Prop_lut5_I4_O)        0.124     2.118 r  processor/registers/memory[0][0][6]_i_13/O
                         net (fo=1, routed)           1.235     3.354    io_cont/memory_reg[77][1][0]_0
    SLICE_X34Y25         LUT3 (Prop_lut3_I2_O)        0.154     3.508 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         4.555     8.062    processor/memory/memory[0][2][0]_i_6_0[1]
    SLICE_X11Y50         MUXF8 (Prop_muxf8_S_O)       0.476     8.538 r  processor/memory/memory_reg[0][2][1]_i_22/O
                         net (fo=1, routed)           1.070     9.609    processor/memory/memory_reg[0][2][1]_i_22_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I0_O)        0.316     9.925 r  processor/memory/memory[0][2][1]_i_17/O
                         net (fo=1, routed)           1.677    11.601    processor/memory/memory[0][2][1]_i_17_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    11.725 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=4, routed)           1.221    12.946    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X30Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.070 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.686    13.756    processor/id/Data2_reg[2][1]
    SLICE_X28Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.880 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=5, routed)           0.345    14.225    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y22         LUT5 (Prop_lut5_I2_O)        0.124    14.349 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           0.443    14.791    processor/id/memory[0][1][2]_i_33_0
    SLICE_X28Y21         LUT3 (Prop_lut3_I0_O)        0.116    14.907 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.677    15.584    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X29Y21         LUT4 (Prop_lut4_I2_O)        0.328    15.912 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    15.912    processor/id/S[3]
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.313 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.313    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.427 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.113    17.540    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.124    17.664 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.654    18.318    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124    18.442 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.442    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.955 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.955    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.278 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.906    20.184    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.306    20.490 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.701    21.192    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X26Y19         LUT2 (Prop_lut2_I1_O)        0.124    21.316 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    21.316    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    21.860 r  processor/registers/memory_reg[0][0][1]_i_3/O[2]
                         net (fo=6, routed)           1.161    23.020    processor/registers/memory_reg[0][0][1]_i_3_n_5
    SLICE_X26Y21         LUT6 (Prop_lut6_I3_O)        0.301    23.321 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.476    23.797    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X25Y19         LUT4 (Prop_lut4_I2_O)        0.124    23.921 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=4, routed)           0.551    24.472    processor/registers/reg_writeData[0]_9[2]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.124    24.596 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         3.905    28.502    processor/memory/D[2]
    SLICE_X13Y48         FDRE                                         r  processor/memory/memory_reg[44][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        1.443     4.791    processor/memory/clk_IBUF_BUFG
    SLICE_X13Y48         FDRE                                         r  processor/memory/memory_reg[44][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[57][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.481ns  (logic 5.985ns (21.014%)  route 22.496ns (78.986%))
  Logic Levels:           23  (CARRY4=5 LDCE=1 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=6 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][3]/G
    SLICE_X30Y23         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][3]/Q
                         net (fo=3, routed)           1.167     1.994    processor/registers/IP_reg_reg[6]_1[3]
    SLICE_X29Y25         LUT5 (Prop_lut5_I4_O)        0.124     2.118 r  processor/registers/memory[0][0][6]_i_13/O
                         net (fo=1, routed)           1.235     3.354    io_cont/memory_reg[77][1][0]_0
    SLICE_X34Y25         LUT3 (Prop_lut3_I2_O)        0.154     3.508 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         4.555     8.062    processor/memory/memory[0][2][0]_i_6_0[1]
    SLICE_X11Y50         MUXF8 (Prop_muxf8_S_O)       0.476     8.538 r  processor/memory/memory_reg[0][2][1]_i_22/O
                         net (fo=1, routed)           1.070     9.609    processor/memory/memory_reg[0][2][1]_i_22_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I0_O)        0.316     9.925 r  processor/memory/memory[0][2][1]_i_17/O
                         net (fo=1, routed)           1.677    11.601    processor/memory/memory[0][2][1]_i_17_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    11.725 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=4, routed)           1.221    12.946    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X30Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.070 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.686    13.756    processor/id/Data2_reg[2][1]
    SLICE_X28Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.880 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=5, routed)           0.345    14.225    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y22         LUT5 (Prop_lut5_I2_O)        0.124    14.349 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           0.443    14.791    processor/id/memory[0][1][2]_i_33_0
    SLICE_X28Y21         LUT3 (Prop_lut3_I0_O)        0.116    14.907 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.677    15.584    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X29Y21         LUT4 (Prop_lut4_I2_O)        0.328    15.912 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    15.912    processor/id/S[3]
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.313 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.313    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.427 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.113    17.540    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.124    17.664 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.654    18.318    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124    18.442 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.442    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.955 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.955    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.278 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.906    20.184    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.306    20.490 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.701    21.192    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X26Y19         LUT2 (Prop_lut2_I1_O)        0.124    21.316 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    21.316    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    21.860 r  processor/registers/memory_reg[0][0][1]_i_3/O[2]
                         net (fo=6, routed)           1.161    23.020    processor/registers/memory_reg[0][0][1]_i_3_n_5
    SLICE_X26Y21         LUT6 (Prop_lut6_I3_O)        0.301    23.321 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.755    24.076    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I1_O)        0.124    24.200 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.829    25.030    io_cont/memory_reg[99][0][6]_0[0]
    SLICE_X25Y24         LUT3 (Prop_lut3_I2_O)        0.150    25.180 r  io_cont/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         3.301    28.481    processor/memory/D[3]
    SLICE_X39Y45         FDRE                                         r  processor/memory/memory_reg[57][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        1.516     4.864    processor/memory/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  processor/memory/memory_reg[57][0][3]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[33][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.464ns  (logic 5.959ns (20.935%)  route 22.505ns (79.065%))
  Logic Levels:           23  (CARRY4=5 LDCE=1 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=6 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][3]/G
    SLICE_X30Y23         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][3]/Q
                         net (fo=3, routed)           1.167     1.994    processor/registers/IP_reg_reg[6]_1[3]
    SLICE_X29Y25         LUT5 (Prop_lut5_I4_O)        0.124     2.118 r  processor/registers/memory[0][0][6]_i_13/O
                         net (fo=1, routed)           1.235     3.354    io_cont/memory_reg[77][1][0]_0
    SLICE_X34Y25         LUT3 (Prop_lut3_I2_O)        0.154     3.508 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         4.555     8.062    processor/memory/memory[0][2][0]_i_6_0[1]
    SLICE_X11Y50         MUXF8 (Prop_muxf8_S_O)       0.476     8.538 r  processor/memory/memory_reg[0][2][1]_i_22/O
                         net (fo=1, routed)           1.070     9.609    processor/memory/memory_reg[0][2][1]_i_22_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I0_O)        0.316     9.925 r  processor/memory/memory[0][2][1]_i_17/O
                         net (fo=1, routed)           1.677    11.601    processor/memory/memory[0][2][1]_i_17_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    11.725 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=4, routed)           1.221    12.946    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X30Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.070 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.686    13.756    processor/id/Data2_reg[2][1]
    SLICE_X28Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.880 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=5, routed)           0.345    14.225    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y22         LUT5 (Prop_lut5_I2_O)        0.124    14.349 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           0.443    14.791    processor/id/memory[0][1][2]_i_33_0
    SLICE_X28Y21         LUT3 (Prop_lut3_I0_O)        0.116    14.907 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.677    15.584    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X29Y21         LUT4 (Prop_lut4_I2_O)        0.328    15.912 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    15.912    processor/id/S[3]
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.313 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.313    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.427 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.113    17.540    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.124    17.664 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.654    18.318    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124    18.442 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.442    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.955 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.955    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.278 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.906    20.184    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.306    20.490 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.701    21.192    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X26Y19         LUT2 (Prop_lut2_I1_O)        0.124    21.316 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    21.316    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    21.860 r  processor/registers/memory_reg[0][0][1]_i_3/O[2]
                         net (fo=6, routed)           1.161    23.020    processor/registers/memory_reg[0][0][1]_i_3_n_5
    SLICE_X26Y21         LUT6 (Prop_lut6_I3_O)        0.301    23.321 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.476    23.797    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X25Y19         LUT4 (Prop_lut4_I2_O)        0.124    23.921 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=4, routed)           0.551    24.472    processor/registers/reg_writeData[0]_9[2]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.124    24.596 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         3.868    28.464    processor/memory/D[2]
    SLICE_X14Y46         FDRE                                         r  processor/memory/memory_reg[33][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        1.442     4.790    processor/memory/clk_IBUF_BUFG
    SLICE_X14Y46         FDRE                                         r  processor/memory/memory_reg[33][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[26][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.374ns  (logic 5.985ns (21.093%)  route 22.389ns (78.907%))
  Logic Levels:           23  (CARRY4=5 LDCE=1 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=7 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][3]/G
    SLICE_X30Y23         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][3]/Q
                         net (fo=3, routed)           1.167     1.994    processor/registers/IP_reg_reg[6]_1[3]
    SLICE_X29Y25         LUT5 (Prop_lut5_I4_O)        0.124     2.118 r  processor/registers/memory[0][0][6]_i_13/O
                         net (fo=1, routed)           1.235     3.354    io_cont/memory_reg[77][1][0]_0
    SLICE_X34Y25         LUT3 (Prop_lut3_I2_O)        0.154     3.508 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         4.555     8.062    processor/memory/memory[0][2][0]_i_6_0[1]
    SLICE_X11Y50         MUXF8 (Prop_muxf8_S_O)       0.476     8.538 r  processor/memory/memory_reg[0][2][1]_i_22/O
                         net (fo=1, routed)           1.070     9.609    processor/memory/memory_reg[0][2][1]_i_22_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I0_O)        0.316     9.925 r  processor/memory/memory[0][2][1]_i_17/O
                         net (fo=1, routed)           1.677    11.601    processor/memory/memory[0][2][1]_i_17_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    11.725 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=4, routed)           1.221    12.946    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X30Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.070 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.686    13.756    processor/id/Data2_reg[2][1]
    SLICE_X28Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.880 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=5, routed)           0.345    14.225    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y22         LUT5 (Prop_lut5_I2_O)        0.124    14.349 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           0.443    14.791    processor/id/memory[0][1][2]_i_33_0
    SLICE_X28Y21         LUT3 (Prop_lut3_I0_O)        0.116    14.907 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.677    15.584    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X29Y21         LUT4 (Prop_lut4_I2_O)        0.328    15.912 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    15.912    processor/id/S[3]
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.313 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.313    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.427 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.113    17.540    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.124    17.664 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.654    18.318    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124    18.442 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.442    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.955 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.955    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.278 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.906    20.184    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.306    20.490 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.701    21.192    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X26Y19         LUT2 (Prop_lut2_I1_O)        0.124    21.316 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    21.316    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    21.860 r  processor/registers/memory_reg[0][0][1]_i_3/O[2]
                         net (fo=6, routed)           1.161    23.020    processor/registers/memory_reg[0][0][1]_i_3_n_5
    SLICE_X26Y21         LUT6 (Prop_lut6_I3_O)        0.301    23.321 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.302    23.623    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.747 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.985    24.733    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X30Y20         LUT3 (Prop_lut3_I2_O)        0.150    24.883 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         3.491    28.374    processor/memory/D[4]
    SLICE_X29Y52         FDRE                                         r  processor/memory/memory_reg[26][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        1.435     4.782    processor/memory/clk_IBUF_BUFG
    SLICE_X29Y52         FDRE                                         r  processor/memory/memory_reg[26][0][4]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[32][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.351ns  (logic 5.959ns (21.019%)  route 22.392ns (78.981%))
  Logic Levels:           23  (CARRY4=5 LDCE=1 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=6 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][3]/G
    SLICE_X30Y23         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][3]/Q
                         net (fo=3, routed)           1.167     1.994    processor/registers/IP_reg_reg[6]_1[3]
    SLICE_X29Y25         LUT5 (Prop_lut5_I4_O)        0.124     2.118 r  processor/registers/memory[0][0][6]_i_13/O
                         net (fo=1, routed)           1.235     3.354    io_cont/memory_reg[77][1][0]_0
    SLICE_X34Y25         LUT3 (Prop_lut3_I2_O)        0.154     3.508 r  io_cont/memory[0][0][6]_i_5/O
                         net (fo=173, routed)         4.555     8.062    processor/memory/memory[0][2][0]_i_6_0[1]
    SLICE_X11Y50         MUXF8 (Prop_muxf8_S_O)       0.476     8.538 r  processor/memory/memory_reg[0][2][1]_i_22/O
                         net (fo=1, routed)           1.070     9.609    processor/memory/memory_reg[0][2][1]_i_22_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I0_O)        0.316     9.925 r  processor/memory/memory[0][2][1]_i_17/O
                         net (fo=1, routed)           1.677    11.601    processor/memory/memory[0][2][1]_i_17_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    11.725 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=4, routed)           1.221    12.946    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X30Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.070 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.686    13.756    processor/id/Data2_reg[2][1]
    SLICE_X28Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.880 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=5, routed)           0.345    14.225    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y22         LUT5 (Prop_lut5_I2_O)        0.124    14.349 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=7, routed)           0.443    14.791    processor/id/memory[0][1][2]_i_33_0
    SLICE_X28Y21         LUT3 (Prop_lut3_I0_O)        0.116    14.907 r  processor/id/memory[0][2][1]_i_9/O
                         net (fo=2, routed)           0.677    15.584    processor/alu/add/memory_reg[0][2][1]_i_2_0
    SLICE_X29Y21         LUT4 (Prop_lut4_I2_O)        0.328    15.912 r  processor/alu/add/memory[0][2][1]_i_4/O
                         net (fo=1, routed)           0.000    15.912    processor/id/S[3]
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.313 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.313    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.427 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.113    17.540    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.124    17.664 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.654    18.318    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124    18.442 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.442    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.955 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.955    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.278 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.906    20.184    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.306    20.490 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.701    21.192    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X26Y19         LUT2 (Prop_lut2_I1_O)        0.124    21.316 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    21.316    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    21.860 r  processor/registers/memory_reg[0][0][1]_i_3/O[2]
                         net (fo=6, routed)           1.161    23.020    processor/registers/memory_reg[0][0][1]_i_3_n_5
    SLICE_X26Y21         LUT6 (Prop_lut6_I3_O)        0.301    23.321 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.476    23.797    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X25Y19         LUT4 (Prop_lut4_I2_O)        0.124    23.921 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=4, routed)           0.551    24.472    processor/registers/reg_writeData[0]_9[2]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.124    24.596 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         3.755    28.351    processor/memory/D[2]
    SLICE_X13Y47         FDRE                                         r  processor/memory/memory_reg[32][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        1.443     4.791    processor/memory/clk_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  processor/memory/memory_reg[32][0][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_output_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.429%)  route 0.112ns (41.571%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         LDCE                         0.000     0.000 r  uart_output_data_reg[3]/G
    SLICE_X37Y23         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[3]/Q
                         net (fo=1, routed)           0.112     0.270    uart_controller/tx_data_reg[7]_0[3]
    SLICE_X40Y23         FDRE                                         r  uart_controller/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.849     1.983    uart_controller/clk_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  uart_controller/tx_data_reg[3]/C

Slack:                    inf
  Source:                 uart_output_data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.613%)  route 0.116ns (42.387%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         LDCE                         0.000     0.000 r  uart_output_data_reg[7]/G
    SLICE_X37Y23         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[7]/Q
                         net (fo=1, routed)           0.116     0.274    uart_controller/tx_data_reg[7]_0[7]
    SLICE_X40Y23         FDRE                                         r  uart_controller/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.849     1.983    uart_controller/clk_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  uart_controller/tx_data_reg[7]/C

Slack:                    inf
  Source:                 uart_output_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.178ns (62.200%)  route 0.108ns (37.800%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         LDCE                         0.000     0.000 r  uart_output_data_reg[2]/G
    SLICE_X40Y24         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[2]/Q
                         net (fo=1, routed)           0.108     0.286    uart_controller/tx_data_reg[7]_0[2]
    SLICE_X40Y23         FDRE                                         r  uart_controller/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.849     1.983    uart_controller/clk_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  uart_controller/tx_data_reg[2]/C

Slack:                    inf
  Source:                 uart_output_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.178ns (61.343%)  route 0.112ns (38.657%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         LDCE                         0.000     0.000 r  uart_output_data_reg[0]/G
    SLICE_X40Y24         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[0]/Q
                         net (fo=1, routed)           0.112     0.290    uart_controller/tx_data_reg[7]_0[0]
    SLICE_X40Y23         FDRE                                         r  uart_controller/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.849     1.983    uart_controller/clk_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  uart_controller/tx_data_reg[0]/C

Slack:                    inf
  Source:                 uart_output_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.158ns (47.487%)  route 0.175ns (52.513%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         LDCE                         0.000     0.000 r  uart_output_data_reg[1]/G
    SLICE_X37Y23         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[1]/Q
                         net (fo=1, routed)           0.175     0.333    uart_controller/tx_data_reg[7]_0[1]
    SLICE_X40Y23         FDRE                                         r  uart_controller/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.849     1.983    uart_controller/clk_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  uart_controller/tx_data_reg[1]/C

Slack:                    inf
  Source:                 uart_output_data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.158ns (47.233%)  route 0.177ns (52.767%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         LDCE                         0.000     0.000 r  uart_output_data_reg[4]/G
    SLICE_X37Y23         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[4]/Q
                         net (fo=1, routed)           0.177     0.335    uart_controller/tx_data_reg[7]_0[4]
    SLICE_X40Y23         FDRE                                         r  uart_controller/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.849     1.983    uart_controller/clk_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  uart_controller/tx_data_reg[4]/C

Slack:                    inf
  Source:                 uart_output_data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.178ns (51.314%)  route 0.169ns (48.686%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         LDCE                         0.000     0.000 r  uart_output_data_reg[5]/G
    SLICE_X40Y24         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[5]/Q
                         net (fo=1, routed)           0.169     0.347    uart_controller/tx_data_reg[7]_0[5]
    SLICE_X40Y23         FDRE                                         r  uart_controller/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.849     1.983    uart_controller/clk_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  uart_controller/tx_data_reg[5]/C

Slack:                    inf
  Source:                 processor/id/constant_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            syscall_handler/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.203ns (55.132%)  route 0.165ns (44.868%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         LDCE                         0.000     0.000 r  processor/id/constant_reg[2]/G
    SLICE_X31Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/constant_reg[2]/Q
                         net (fo=8, routed)           0.165     0.323    processor/id/proc_syscall_constant[2]
    SLICE_X33Y25         LUT5 (Prop_lut5_I3_O)        0.045     0.368 r  processor/id/tx_data[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.368    syscall_handler/tx_data_reg[7]_1[1]
    SLICE_X33Y25         FDRE                                         r  syscall_handler/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.819     1.953    syscall_handler/clk_IBUF_BUFG
    SLICE_X33Y25         FDRE                                         r  syscall_handler/tx_data_reg[1]/C

Slack:                    inf
  Source:                 processor/id/constant_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            syscall_handler/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.203ns (46.119%)  route 0.237ns (53.881%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         LDCE                         0.000     0.000 r  processor/id/constant_reg[1]/G
    SLICE_X31Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/constant_reg[1]/Q
                         net (fo=6, routed)           0.237     0.395    processor/id/proc_syscall_constant[1]
    SLICE_X33Y25         LUT5 (Prop_lut5_I3_O)        0.045     0.440 r  processor/id/tx_data[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.440    syscall_handler/tx_data_reg[7]_1[0]
    SLICE_X33Y25         FDRE                                         r  syscall_handler/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.819     1.953    syscall_handler/clk_IBUF_BUFG
    SLICE_X33Y25         FDRE                                         r  syscall_handler/tx_data_reg[0]/C

Slack:                    inf
  Source:                 uart_output_data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.178ns (36.254%)  route 0.313ns (63.746%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         LDCE                         0.000     0.000 r  uart_output_data_reg[6]/G
    SLICE_X40Y24         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[6]/Q
                         net (fo=1, routed)           0.313     0.491    uart_controller/tx_data_reg[7]_0[6]
    SLICE_X40Y23         FDRE                                         r  uart_controller/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2280, routed)        0.849     1.983    uart_controller/clk_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  uart_controller/tx_data_reg[6]/C





