#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Jan 18 14:20:35 2020
# Process ID: 30390
# Current directory: /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new
# Command line: vivado
# Log file: /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/vivado.log
# Journal file: /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/pslavkin/mse_3_21sdc/tp/tp.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.scaling_options {unscaled}] [get_bd_cells xfft_0]
endgroup
update_module_reference design_1_join_16from8_0_0
update_module_reference design_1_slice_8from48_0_0
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.input_width {16} CONFIG.phase_factor_width {8}] [get_bd_cells xfft_1]
endgroup
startgroup
set_property -dict [list CONFIG.phase_factor_width {16}] [get_bd_cells xfft_0]
endgroup
startgroup
set_property -dict [list CONFIG.input_width {16} CONFIG.phase_factor_width {16}] [get_bd_cells xfft_1]
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.input_width {15}] [get_bd_cells xfft_1]
endgroup
update_module_reference design_1_slice_8from48_0_0
update_module_reference design_1_slice_8from48_0_0
update_module_reference design_1_join_16from8_0_0
export_ip_user_files -of_objects  [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/slice_8from16.vhd] -no_script -reset -force -quiet
remove_files  /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/slice_8from16.vhd
update_module_reference design_1_join_16from8_0_0
open_bd_design {/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd}
generate_target all [get_files  /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
reset_run design_1_xfft_0_0_synth_1
launch_runs -jobs 4 {design_1_xfft_0_0_synth_1 design_1_slice_8from48_0_0_synth_1}
export_simulation -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/sim_scripts -ip_user_files_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files -ipstatic_source_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/modelsim} {questa=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/questa} {ies=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/ies} {xcelium=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/xcelium} {vcs=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/vcs} {riviera=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
set_property USER_COMMENTS.comment_0 {Enter Comments here}  [current_bd_design]
set_property USER_COMMENTS.comment_0 {}  [current_bd_design]
validate_bd_design
open_bd_design {/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_join_16from8_0_0
delete_bd_objs [get_bd_intf_nets axis_data_fifo_In_M_AXIS] [get_bd_intf_nets join_16from8_0_m_axis] [get_bd_cells join_16from8_0]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/join_16from8.vhd] -no_script -reset -force -quiet
remove_files  /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/join_16from8.vhd
generate_target all [get_files  /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/sim_scripts -ip_user_files_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files -ipstatic_source_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/modelsim} {questa=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/questa} {ies=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/ies} {xcelium=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/xcelium} {vcs=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/vcs} {riviera=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
add_files -norecurse /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/join_16from8.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference join_16from8 join_16from8_0
update_module_reference design_1_join_16from8_0_0
update_compile_order -fileset sources_1
set_property location {5 1471 230} [get_bd_cells join_16from8_0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_In/M_AXIS] [get_bd_intf_pins join_16from8_0/s_axis]
connect_bd_intf_net [get_bd_intf_pins join_16from8_0/m_axis] [get_bd_intf_pins xfft_0/S_AXIS_DATA]
connect_bd_intf_net [get_bd_intf_pins xfft_0/S_AXIS_CONFIG] [get_bd_intf_pins join_16from8_0/m_axis_config]
connect_bd_net [get_bd_pins join_16from8_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins join_16from8_0/rst] [get_bd_pins rst_ps7_0_10M/peripheral_aresetn]
update_module_reference design_1_slice_8from48_0_0
connect_bd_intf_net [get_bd_intf_pins slice_8from48_0/m_axis_config] [get_bd_intf_pins xfft_1/S_AXIS_CONFIG]
generate_target all [get_files  /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_slice_8from48_0_0_synth_1 design_1_join_16from8_0_0_synth_1}
export_simulation -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/sim_scripts -ip_user_files_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files -ipstatic_source_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/modelsim} {questa=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/questa} {ies=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/ies} {xcelium=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/xcelium} {vcs=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/vcs} {riviera=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_module_reference design_1_join_16from8_0_0
update_module_reference design_1_slice_8from48_0_0
set_property location {6 1809 628} [get_bd_cells xfft_1]
set_property name I_xfft_0 [get_bd_cells xfft_0]
set_property name D_xfft_1 [get_bd_cells xfft_1]
add_files -norecurse /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/join_48from8.vhd
update_compile_order -fileset sources_1
add_files -norecurse /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/join_48from8.vhd
