
lab1_group18.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002dac  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001fc  08002f68  08002f68  00012f68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003164  08003164  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003164  08003164  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003164  08003164  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003164  08003164  00013164  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003168  08003168  00013168  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800316c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000070  080031dc  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000090  080031dc  00020090  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ac8d  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021a6  00000000  00000000  0002ad2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00005c65  00000000  00000000  0002ced3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000658  00000000  00000000  00032b38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000630  00000000  00000000  00033190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000292b2  00000000  00000000  000337c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000093bc  00000000  00000000  0005ca72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fb0c3  00000000  00000000  00065e2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000c5  00000000  00000000  00160ef1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000fe8  00000000  00000000  00160fb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20000070 	.word	0x20000070
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08002f50 	.word	0x08002f50

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000074 	.word	0x20000074
 80001f8:	08002f50 	.word	0x08002f50

080001fc <kalman>:
 * s7:	p
 * s8:	k
 */

kalman:	// (kalman_state* kstate, float measurement)
	vstmdb		sp!, {s3-s8}	// push
 80001fc:	ed6d 1a06 	vpush	{s3-s8}
	vldmia		r0, {s4-s8}		// multiple load floating point number from the struct input
 8000200:	ec90 2a05 	vldmia	r0, {s4-s8}
	vadd.f32	s7, s7, s4		// p=p+q
 8000204:	ee73 3a82 	vadd.f32	s7, s7, s4
	vadd.f32	s3, s7, s5		// r3 as a intermediate value, r3=p+r
 8000208:	ee73 1aa2 	vadd.f32	s3, s7, s5
	vdiv.f32	s8, s7, s3		// k=p/(p+r)
 800020c:	ee83 4aa1 	vdiv.f32	s8, s7, s3
	vsub.f32	s3, s0, s6		// r3 = measurement-x
 8000210:	ee70 1a43 	vsub.f32	s3, s0, s6
	vmla.f32	s6, s8, s3		// x = x + k*(measurement-x))
 8000214:	ee04 3a21 	vmla.f32	s6, s8, s3
	vmov.f32	s3, #1.0
 8000218:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
	vsub.f32	s3, s3, s8		// r3=1-k
 800021c:	ee71 1ac4 	vsub.f32	s3, s3, s8
	vmul.f32	s7, s3, s7		// p=(1-k)*p
 8000220:	ee61 3aa3 	vmul.f32	s7, s3, s7

	// detect overflow & underflow
	push		{r4}
 8000224:	b410      	push	{r4}
	vmrs		r4, FPSCR		// FPSCR: floating-point status and control register
 8000226:	eef1 4a10 	vmrs	r4, fpscr
	tst			r4, #0b01100	// test overflow & underflow
 800022a:	f014 0f0c 	tst.w	r4, #12
	it			ne
 800022e:	bf18      	it	ne
	andne		r4, r4, #0xfffffff0	// clear exception flags
 8000230:	f024 040f 	bicne.w	r4, r4, #15
	bne			return			// branch to handle exception
 8000234:	d101      	bne.n	800023a <return>

	vstmia		r0, {s4-s8}		// store all values back
 8000236:	ec80 2a05 	vstmia	r0, {s4-s8}

0800023a <return>:

return:	// if overflow, use the original state then return measurement
	vmov.f32	s0, s6			// return x
 800023a:	eeb0 0a43 	vmov.f32	s0, s6
	pop			{r4}
 800023e:	bc10      	pop	{r4}
	vldmia		sp!, {s3-s8}	// pop
 8000240:	ecfd 1a06 	vpop	{s3-s8}
	bx			lr
 8000244:	4770      	bx	lr
	...

08000248 <__aeabi_drsub>:
 8000248:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800024c:	e002      	b.n	8000254 <__adddf3>
 800024e:	bf00      	nop

08000250 <__aeabi_dsub>:
 8000250:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000254 <__adddf3>:
 8000254:	b530      	push	{r4, r5, lr}
 8000256:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800025a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800025e:	ea94 0f05 	teq	r4, r5
 8000262:	bf08      	it	eq
 8000264:	ea90 0f02 	teqeq	r0, r2
 8000268:	bf1f      	itttt	ne
 800026a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800026e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000272:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000276:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800027a:	f000 80e2 	beq.w	8000442 <__adddf3+0x1ee>
 800027e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000282:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000286:	bfb8      	it	lt
 8000288:	426d      	neglt	r5, r5
 800028a:	dd0c      	ble.n	80002a6 <__adddf3+0x52>
 800028c:	442c      	add	r4, r5
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	ea82 0000 	eor.w	r0, r2, r0
 800029a:	ea83 0101 	eor.w	r1, r3, r1
 800029e:	ea80 0202 	eor.w	r2, r0, r2
 80002a2:	ea81 0303 	eor.w	r3, r1, r3
 80002a6:	2d36      	cmp	r5, #54	; 0x36
 80002a8:	bf88      	it	hi
 80002aa:	bd30      	pophi	{r4, r5, pc}
 80002ac:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002b4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002b8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002bc:	d002      	beq.n	80002c4 <__adddf3+0x70>
 80002be:	4240      	negs	r0, r0
 80002c0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002c4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002cc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002d0:	d002      	beq.n	80002d8 <__adddf3+0x84>
 80002d2:	4252      	negs	r2, r2
 80002d4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d8:	ea94 0f05 	teq	r4, r5
 80002dc:	f000 80a7 	beq.w	800042e <__adddf3+0x1da>
 80002e0:	f1a4 0401 	sub.w	r4, r4, #1
 80002e4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e8:	db0d      	blt.n	8000306 <__adddf3+0xb2>
 80002ea:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ee:	fa22 f205 	lsr.w	r2, r2, r5
 80002f2:	1880      	adds	r0, r0, r2
 80002f4:	f141 0100 	adc.w	r1, r1, #0
 80002f8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002fc:	1880      	adds	r0, r0, r2
 80002fe:	fa43 f305 	asr.w	r3, r3, r5
 8000302:	4159      	adcs	r1, r3
 8000304:	e00e      	b.n	8000324 <__adddf3+0xd0>
 8000306:	f1a5 0520 	sub.w	r5, r5, #32
 800030a:	f10e 0e20 	add.w	lr, lr, #32
 800030e:	2a01      	cmp	r2, #1
 8000310:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000314:	bf28      	it	cs
 8000316:	f04c 0c02 	orrcs.w	ip, ip, #2
 800031a:	fa43 f305 	asr.w	r3, r3, r5
 800031e:	18c0      	adds	r0, r0, r3
 8000320:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000324:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000328:	d507      	bpl.n	800033a <__adddf3+0xe6>
 800032a:	f04f 0e00 	mov.w	lr, #0
 800032e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000332:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000336:	eb6e 0101 	sbc.w	r1, lr, r1
 800033a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800033e:	d31b      	bcc.n	8000378 <__adddf3+0x124>
 8000340:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000344:	d30c      	bcc.n	8000360 <__adddf3+0x10c>
 8000346:	0849      	lsrs	r1, r1, #1
 8000348:	ea5f 0030 	movs.w	r0, r0, rrx
 800034c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000350:	f104 0401 	add.w	r4, r4, #1
 8000354:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000358:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800035c:	f080 809a 	bcs.w	8000494 <__adddf3+0x240>
 8000360:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000364:	bf08      	it	eq
 8000366:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800036a:	f150 0000 	adcs.w	r0, r0, #0
 800036e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000372:	ea41 0105 	orr.w	r1, r1, r5
 8000376:	bd30      	pop	{r4, r5, pc}
 8000378:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800037c:	4140      	adcs	r0, r0
 800037e:	eb41 0101 	adc.w	r1, r1, r1
 8000382:	3c01      	subs	r4, #1
 8000384:	bf28      	it	cs
 8000386:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800038a:	d2e9      	bcs.n	8000360 <__adddf3+0x10c>
 800038c:	f091 0f00 	teq	r1, #0
 8000390:	bf04      	itt	eq
 8000392:	4601      	moveq	r1, r0
 8000394:	2000      	moveq	r0, #0
 8000396:	fab1 f381 	clz	r3, r1
 800039a:	bf08      	it	eq
 800039c:	3320      	addeq	r3, #32
 800039e:	f1a3 030b 	sub.w	r3, r3, #11
 80003a2:	f1b3 0220 	subs.w	r2, r3, #32
 80003a6:	da0c      	bge.n	80003c2 <__adddf3+0x16e>
 80003a8:	320c      	adds	r2, #12
 80003aa:	dd08      	ble.n	80003be <__adddf3+0x16a>
 80003ac:	f102 0c14 	add.w	ip, r2, #20
 80003b0:	f1c2 020c 	rsb	r2, r2, #12
 80003b4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b8:	fa21 f102 	lsr.w	r1, r1, r2
 80003bc:	e00c      	b.n	80003d8 <__adddf3+0x184>
 80003be:	f102 0214 	add.w	r2, r2, #20
 80003c2:	bfd8      	it	le
 80003c4:	f1c2 0c20 	rsble	ip, r2, #32
 80003c8:	fa01 f102 	lsl.w	r1, r1, r2
 80003cc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003d0:	bfdc      	itt	le
 80003d2:	ea41 010c 	orrle.w	r1, r1, ip
 80003d6:	4090      	lslle	r0, r2
 80003d8:	1ae4      	subs	r4, r4, r3
 80003da:	bfa2      	ittt	ge
 80003dc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003e0:	4329      	orrge	r1, r5
 80003e2:	bd30      	popge	{r4, r5, pc}
 80003e4:	ea6f 0404 	mvn.w	r4, r4
 80003e8:	3c1f      	subs	r4, #31
 80003ea:	da1c      	bge.n	8000426 <__adddf3+0x1d2>
 80003ec:	340c      	adds	r4, #12
 80003ee:	dc0e      	bgt.n	800040e <__adddf3+0x1ba>
 80003f0:	f104 0414 	add.w	r4, r4, #20
 80003f4:	f1c4 0220 	rsb	r2, r4, #32
 80003f8:	fa20 f004 	lsr.w	r0, r0, r4
 80003fc:	fa01 f302 	lsl.w	r3, r1, r2
 8000400:	ea40 0003 	orr.w	r0, r0, r3
 8000404:	fa21 f304 	lsr.w	r3, r1, r4
 8000408:	ea45 0103 	orr.w	r1, r5, r3
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f1c4 040c 	rsb	r4, r4, #12
 8000412:	f1c4 0220 	rsb	r2, r4, #32
 8000416:	fa20 f002 	lsr.w	r0, r0, r2
 800041a:	fa01 f304 	lsl.w	r3, r1, r4
 800041e:	ea40 0003 	orr.w	r0, r0, r3
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	fa21 f004 	lsr.w	r0, r1, r4
 800042a:	4629      	mov	r1, r5
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	f094 0f00 	teq	r4, #0
 8000432:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000436:	bf06      	itte	eq
 8000438:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800043c:	3401      	addeq	r4, #1
 800043e:	3d01      	subne	r5, #1
 8000440:	e74e      	b.n	80002e0 <__adddf3+0x8c>
 8000442:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000446:	bf18      	it	ne
 8000448:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800044c:	d029      	beq.n	80004a2 <__adddf3+0x24e>
 800044e:	ea94 0f05 	teq	r4, r5
 8000452:	bf08      	it	eq
 8000454:	ea90 0f02 	teqeq	r0, r2
 8000458:	d005      	beq.n	8000466 <__adddf3+0x212>
 800045a:	ea54 0c00 	orrs.w	ip, r4, r0
 800045e:	bf04      	itt	eq
 8000460:	4619      	moveq	r1, r3
 8000462:	4610      	moveq	r0, r2
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	ea91 0f03 	teq	r1, r3
 800046a:	bf1e      	ittt	ne
 800046c:	2100      	movne	r1, #0
 800046e:	2000      	movne	r0, #0
 8000470:	bd30      	popne	{r4, r5, pc}
 8000472:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000476:	d105      	bne.n	8000484 <__adddf3+0x230>
 8000478:	0040      	lsls	r0, r0, #1
 800047a:	4149      	adcs	r1, r1
 800047c:	bf28      	it	cs
 800047e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000482:	bd30      	pop	{r4, r5, pc}
 8000484:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000488:	bf3c      	itt	cc
 800048a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800048e:	bd30      	popcc	{r4, r5, pc}
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000494:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000498:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800049c:	f04f 0000 	mov.w	r0, #0
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004a6:	bf1a      	itte	ne
 80004a8:	4619      	movne	r1, r3
 80004aa:	4610      	movne	r0, r2
 80004ac:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004b0:	bf1c      	itt	ne
 80004b2:	460b      	movne	r3, r1
 80004b4:	4602      	movne	r2, r0
 80004b6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004ba:	bf06      	itte	eq
 80004bc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004c0:	ea91 0f03 	teqeq	r1, r3
 80004c4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	bf00      	nop

080004cc <__aeabi_ui2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e0:	f04f 0500 	mov.w	r5, #0
 80004e4:	f04f 0100 	mov.w	r1, #0
 80004e8:	e750      	b.n	800038c <__adddf3+0x138>
 80004ea:	bf00      	nop

080004ec <__aeabi_i2d>:
 80004ec:	f090 0f00 	teq	r0, #0
 80004f0:	bf04      	itt	eq
 80004f2:	2100      	moveq	r1, #0
 80004f4:	4770      	bxeq	lr
 80004f6:	b530      	push	{r4, r5, lr}
 80004f8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000500:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000504:	bf48      	it	mi
 8000506:	4240      	negmi	r0, r0
 8000508:	f04f 0100 	mov.w	r1, #0
 800050c:	e73e      	b.n	800038c <__adddf3+0x138>
 800050e:	bf00      	nop

08000510 <__aeabi_f2d>:
 8000510:	0042      	lsls	r2, r0, #1
 8000512:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000516:	ea4f 0131 	mov.w	r1, r1, rrx
 800051a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800051e:	bf1f      	itttt	ne
 8000520:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000524:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000528:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800052c:	4770      	bxne	lr
 800052e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000532:	bf08      	it	eq
 8000534:	4770      	bxeq	lr
 8000536:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800053a:	bf04      	itt	eq
 800053c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000540:	4770      	bxeq	lr
 8000542:	b530      	push	{r4, r5, lr}
 8000544:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000548:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800054c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000550:	e71c      	b.n	800038c <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_ul2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f04f 0500 	mov.w	r5, #0
 8000562:	e00a      	b.n	800057a <__aeabi_l2d+0x16>

08000564 <__aeabi_l2d>:
 8000564:	ea50 0201 	orrs.w	r2, r0, r1
 8000568:	bf08      	it	eq
 800056a:	4770      	bxeq	lr
 800056c:	b530      	push	{r4, r5, lr}
 800056e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000572:	d502      	bpl.n	800057a <__aeabi_l2d+0x16>
 8000574:	4240      	negs	r0, r0
 8000576:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800057a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800057e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000582:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000586:	f43f aed8 	beq.w	800033a <__adddf3+0xe6>
 800058a:	f04f 0203 	mov.w	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800059a:	bf18      	it	ne
 800059c:	3203      	addne	r2, #3
 800059e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005a2:	f1c2 0320 	rsb	r3, r2, #32
 80005a6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005aa:	fa20 f002 	lsr.w	r0, r0, r2
 80005ae:	fa01 fe03 	lsl.w	lr, r1, r3
 80005b2:	ea40 000e 	orr.w	r0, r0, lr
 80005b6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ba:	4414      	add	r4, r2
 80005bc:	e6bd      	b.n	800033a <__adddf3+0xe6>
 80005be:	bf00      	nop

080005c0 <__aeabi_dmul>:
 80005c0:	b570      	push	{r4, r5, r6, lr}
 80005c2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005c6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ce:	bf1d      	ittte	ne
 80005d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005d4:	ea94 0f0c 	teqne	r4, ip
 80005d8:	ea95 0f0c 	teqne	r5, ip
 80005dc:	f000 f8de 	bleq	800079c <__aeabi_dmul+0x1dc>
 80005e0:	442c      	add	r4, r5
 80005e2:	ea81 0603 	eor.w	r6, r1, r3
 80005e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005f2:	bf18      	it	ne
 80005f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000600:	d038      	beq.n	8000674 <__aeabi_dmul+0xb4>
 8000602:	fba0 ce02 	umull	ip, lr, r0, r2
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800060e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000612:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000616:	f04f 0600 	mov.w	r6, #0
 800061a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800061e:	f09c 0f00 	teq	ip, #0
 8000622:	bf18      	it	ne
 8000624:	f04e 0e01 	orrne.w	lr, lr, #1
 8000628:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800062c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000630:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000634:	d204      	bcs.n	8000640 <__aeabi_dmul+0x80>
 8000636:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800063a:	416d      	adcs	r5, r5
 800063c:	eb46 0606 	adc.w	r6, r6, r6
 8000640:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000644:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000648:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800064c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000650:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000654:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000658:	bf88      	it	hi
 800065a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800065e:	d81e      	bhi.n	800069e <__aeabi_dmul+0xde>
 8000660:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000664:	bf08      	it	eq
 8000666:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800066a:	f150 0000 	adcs.w	r0, r0, #0
 800066e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000678:	ea46 0101 	orr.w	r1, r6, r1
 800067c:	ea40 0002 	orr.w	r0, r0, r2
 8000680:	ea81 0103 	eor.w	r1, r1, r3
 8000684:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000688:	bfc2      	ittt	gt
 800068a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800068e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000692:	bd70      	popgt	{r4, r5, r6, pc}
 8000694:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000698:	f04f 0e00 	mov.w	lr, #0
 800069c:	3c01      	subs	r4, #1
 800069e:	f300 80ab 	bgt.w	80007f8 <__aeabi_dmul+0x238>
 80006a2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006a6:	bfde      	ittt	le
 80006a8:	2000      	movle	r0, #0
 80006aa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ae:	bd70      	pople	{r4, r5, r6, pc}
 80006b0:	f1c4 0400 	rsb	r4, r4, #0
 80006b4:	3c20      	subs	r4, #32
 80006b6:	da35      	bge.n	8000724 <__aeabi_dmul+0x164>
 80006b8:	340c      	adds	r4, #12
 80006ba:	dc1b      	bgt.n	80006f4 <__aeabi_dmul+0x134>
 80006bc:	f104 0414 	add.w	r4, r4, #20
 80006c0:	f1c4 0520 	rsb	r5, r4, #32
 80006c4:	fa00 f305 	lsl.w	r3, r0, r5
 80006c8:	fa20 f004 	lsr.w	r0, r0, r4
 80006cc:	fa01 f205 	lsl.w	r2, r1, r5
 80006d0:	ea40 0002 	orr.w	r0, r0, r2
 80006d4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e0:	fa21 f604 	lsr.w	r6, r1, r4
 80006e4:	eb42 0106 	adc.w	r1, r2, r6
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 040c 	rsb	r4, r4, #12
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f304 	lsl.w	r3, r0, r4
 8000700:	fa20 f005 	lsr.w	r0, r0, r5
 8000704:	fa01 f204 	lsl.w	r2, r1, r4
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000710:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000714:	f141 0100 	adc.w	r1, r1, #0
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 0520 	rsb	r5, r4, #32
 8000728:	fa00 f205 	lsl.w	r2, r0, r5
 800072c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000730:	fa20 f304 	lsr.w	r3, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea43 0302 	orr.w	r3, r3, r2
 800073c:	fa21 f004 	lsr.w	r0, r1, r4
 8000740:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000744:	fa21 f204 	lsr.w	r2, r1, r4
 8000748:	ea20 0002 	bic.w	r0, r0, r2
 800074c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f094 0f00 	teq	r4, #0
 8000760:	d10f      	bne.n	8000782 <__aeabi_dmul+0x1c2>
 8000762:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000766:	0040      	lsls	r0, r0, #1
 8000768:	eb41 0101 	adc.w	r1, r1, r1
 800076c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000770:	bf08      	it	eq
 8000772:	3c01      	subeq	r4, #1
 8000774:	d0f7      	beq.n	8000766 <__aeabi_dmul+0x1a6>
 8000776:	ea41 0106 	orr.w	r1, r1, r6
 800077a:	f095 0f00 	teq	r5, #0
 800077e:	bf18      	it	ne
 8000780:	4770      	bxne	lr
 8000782:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000786:	0052      	lsls	r2, r2, #1
 8000788:	eb43 0303 	adc.w	r3, r3, r3
 800078c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000790:	bf08      	it	eq
 8000792:	3d01      	subeq	r5, #1
 8000794:	d0f7      	beq.n	8000786 <__aeabi_dmul+0x1c6>
 8000796:	ea43 0306 	orr.w	r3, r3, r6
 800079a:	4770      	bx	lr
 800079c:	ea94 0f0c 	teq	r4, ip
 80007a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007a4:	bf18      	it	ne
 80007a6:	ea95 0f0c 	teqne	r5, ip
 80007aa:	d00c      	beq.n	80007c6 <__aeabi_dmul+0x206>
 80007ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b0:	bf18      	it	ne
 80007b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007b6:	d1d1      	bne.n	800075c <__aeabi_dmul+0x19c>
 80007b8:	ea81 0103 	eor.w	r1, r1, r3
 80007bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007c0:	f04f 0000 	mov.w	r0, #0
 80007c4:	bd70      	pop	{r4, r5, r6, pc}
 80007c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ca:	bf06      	itte	eq
 80007cc:	4610      	moveq	r0, r2
 80007ce:	4619      	moveq	r1, r3
 80007d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007d4:	d019      	beq.n	800080a <__aeabi_dmul+0x24a>
 80007d6:	ea94 0f0c 	teq	r4, ip
 80007da:	d102      	bne.n	80007e2 <__aeabi_dmul+0x222>
 80007dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007e0:	d113      	bne.n	800080a <__aeabi_dmul+0x24a>
 80007e2:	ea95 0f0c 	teq	r5, ip
 80007e6:	d105      	bne.n	80007f4 <__aeabi_dmul+0x234>
 80007e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ec:	bf1c      	itt	ne
 80007ee:	4610      	movne	r0, r2
 80007f0:	4619      	movne	r1, r3
 80007f2:	d10a      	bne.n	800080a <__aeabi_dmul+0x24a>
 80007f4:	ea81 0103 	eor.w	r1, r1, r3
 80007f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007fc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000800:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000804:	f04f 0000 	mov.w	r0, #0
 8000808:	bd70      	pop	{r4, r5, r6, pc}
 800080a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800080e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000812:	bd70      	pop	{r4, r5, r6, pc}

08000814 <__aeabi_ddiv>:
 8000814:	b570      	push	{r4, r5, r6, lr}
 8000816:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800081a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800081e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000822:	bf1d      	ittte	ne
 8000824:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000828:	ea94 0f0c 	teqne	r4, ip
 800082c:	ea95 0f0c 	teqne	r5, ip
 8000830:	f000 f8a7 	bleq	8000982 <__aeabi_ddiv+0x16e>
 8000834:	eba4 0405 	sub.w	r4, r4, r5
 8000838:	ea81 0e03 	eor.w	lr, r1, r3
 800083c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000840:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000844:	f000 8088 	beq.w	8000958 <__aeabi_ddiv+0x144>
 8000848:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800084c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000850:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000854:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000858:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800085c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000860:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000864:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000868:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800086c:	429d      	cmp	r5, r3
 800086e:	bf08      	it	eq
 8000870:	4296      	cmpeq	r6, r2
 8000872:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000876:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800087a:	d202      	bcs.n	8000882 <__aeabi_ddiv+0x6e>
 800087c:	085b      	lsrs	r3, r3, #1
 800087e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000882:	1ab6      	subs	r6, r6, r2
 8000884:	eb65 0503 	sbc.w	r5, r5, r3
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000892:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008f0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008f4:	d018      	beq.n	8000928 <__aeabi_ddiv+0x114>
 80008f6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008fa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008fe:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000902:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000906:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800090a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800090e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000912:	d1c0      	bne.n	8000896 <__aeabi_ddiv+0x82>
 8000914:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000918:	d10b      	bne.n	8000932 <__aeabi_ddiv+0x11e>
 800091a:	ea41 0100 	orr.w	r1, r1, r0
 800091e:	f04f 0000 	mov.w	r0, #0
 8000922:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000926:	e7b6      	b.n	8000896 <__aeabi_ddiv+0x82>
 8000928:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800092c:	bf04      	itt	eq
 800092e:	4301      	orreq	r1, r0
 8000930:	2000      	moveq	r0, #0
 8000932:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000936:	bf88      	it	hi
 8000938:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800093c:	f63f aeaf 	bhi.w	800069e <__aeabi_dmul+0xde>
 8000940:	ebb5 0c03 	subs.w	ip, r5, r3
 8000944:	bf04      	itt	eq
 8000946:	ebb6 0c02 	subseq.w	ip, r6, r2
 800094a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800094e:	f150 0000 	adcs.w	r0, r0, #0
 8000952:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000956:	bd70      	pop	{r4, r5, r6, pc}
 8000958:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800095c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000960:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000964:	bfc2      	ittt	gt
 8000966:	ebd4 050c 	rsbsgt	r5, r4, ip
 800096a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800096e:	bd70      	popgt	{r4, r5, r6, pc}
 8000970:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000974:	f04f 0e00 	mov.w	lr, #0
 8000978:	3c01      	subs	r4, #1
 800097a:	e690      	b.n	800069e <__aeabi_dmul+0xde>
 800097c:	ea45 0e06 	orr.w	lr, r5, r6
 8000980:	e68d      	b.n	800069e <__aeabi_dmul+0xde>
 8000982:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000986:	ea94 0f0c 	teq	r4, ip
 800098a:	bf08      	it	eq
 800098c:	ea95 0f0c 	teqeq	r5, ip
 8000990:	f43f af3b 	beq.w	800080a <__aeabi_dmul+0x24a>
 8000994:	ea94 0f0c 	teq	r4, ip
 8000998:	d10a      	bne.n	80009b0 <__aeabi_ddiv+0x19c>
 800099a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800099e:	f47f af34 	bne.w	800080a <__aeabi_dmul+0x24a>
 80009a2:	ea95 0f0c 	teq	r5, ip
 80009a6:	f47f af25 	bne.w	80007f4 <__aeabi_dmul+0x234>
 80009aa:	4610      	mov	r0, r2
 80009ac:	4619      	mov	r1, r3
 80009ae:	e72c      	b.n	800080a <__aeabi_dmul+0x24a>
 80009b0:	ea95 0f0c 	teq	r5, ip
 80009b4:	d106      	bne.n	80009c4 <__aeabi_ddiv+0x1b0>
 80009b6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ba:	f43f aefd 	beq.w	80007b8 <__aeabi_dmul+0x1f8>
 80009be:	4610      	mov	r0, r2
 80009c0:	4619      	mov	r1, r3
 80009c2:	e722      	b.n	800080a <__aeabi_dmul+0x24a>
 80009c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ce:	f47f aec5 	bne.w	800075c <__aeabi_dmul+0x19c>
 80009d2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009d6:	f47f af0d 	bne.w	80007f4 <__aeabi_dmul+0x234>
 80009da:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009de:	f47f aeeb 	bne.w	80007b8 <__aeabi_dmul+0x1f8>
 80009e2:	e712      	b.n	800080a <__aeabi_dmul+0x24a>

080009e4 <__gedf2>:
 80009e4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80009e8:	e006      	b.n	80009f8 <__cmpdf2+0x4>
 80009ea:	bf00      	nop

080009ec <__ledf2>:
 80009ec:	f04f 0c01 	mov.w	ip, #1
 80009f0:	e002      	b.n	80009f8 <__cmpdf2+0x4>
 80009f2:	bf00      	nop

080009f4 <__cmpdf2>:
 80009f4:	f04f 0c01 	mov.w	ip, #1
 80009f8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a0e:	d01b      	beq.n	8000a48 <__cmpdf2+0x54>
 8000a10:	b001      	add	sp, #4
 8000a12:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a16:	bf0c      	ite	eq
 8000a18:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a1c:	ea91 0f03 	teqne	r1, r3
 8000a20:	bf02      	ittt	eq
 8000a22:	ea90 0f02 	teqeq	r0, r2
 8000a26:	2000      	moveq	r0, #0
 8000a28:	4770      	bxeq	lr
 8000a2a:	f110 0f00 	cmn.w	r0, #0
 8000a2e:	ea91 0f03 	teq	r1, r3
 8000a32:	bf58      	it	pl
 8000a34:	4299      	cmppl	r1, r3
 8000a36:	bf08      	it	eq
 8000a38:	4290      	cmpeq	r0, r2
 8000a3a:	bf2c      	ite	cs
 8000a3c:	17d8      	asrcs	r0, r3, #31
 8000a3e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a42:	f040 0001 	orr.w	r0, r0, #1
 8000a46:	4770      	bx	lr
 8000a48:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d102      	bne.n	8000a58 <__cmpdf2+0x64>
 8000a52:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a56:	d107      	bne.n	8000a68 <__cmpdf2+0x74>
 8000a58:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a5c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a60:	d1d6      	bne.n	8000a10 <__cmpdf2+0x1c>
 8000a62:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a66:	d0d3      	beq.n	8000a10 <__cmpdf2+0x1c>
 8000a68:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdrcmple>:
 8000a70:	4684      	mov	ip, r0
 8000a72:	4610      	mov	r0, r2
 8000a74:	4662      	mov	r2, ip
 8000a76:	468c      	mov	ip, r1
 8000a78:	4619      	mov	r1, r3
 8000a7a:	4663      	mov	r3, ip
 8000a7c:	e000      	b.n	8000a80 <__aeabi_cdcmpeq>
 8000a7e:	bf00      	nop

08000a80 <__aeabi_cdcmpeq>:
 8000a80:	b501      	push	{r0, lr}
 8000a82:	f7ff ffb7 	bl	80009f4 <__cmpdf2>
 8000a86:	2800      	cmp	r0, #0
 8000a88:	bf48      	it	mi
 8000a8a:	f110 0f00 	cmnmi.w	r0, #0
 8000a8e:	bd01      	pop	{r0, pc}

08000a90 <__aeabi_dcmpeq>:
 8000a90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a94:	f7ff fff4 	bl	8000a80 <__aeabi_cdcmpeq>
 8000a98:	bf0c      	ite	eq
 8000a9a:	2001      	moveq	r0, #1
 8000a9c:	2000      	movne	r0, #0
 8000a9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_dcmplt>:
 8000aa4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa8:	f7ff ffea 	bl	8000a80 <__aeabi_cdcmpeq>
 8000aac:	bf34      	ite	cc
 8000aae:	2001      	movcc	r0, #1
 8000ab0:	2000      	movcs	r0, #0
 8000ab2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_dcmple>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff ffe0 	bl	8000a80 <__aeabi_cdcmpeq>
 8000ac0:	bf94      	ite	ls
 8000ac2:	2001      	movls	r0, #1
 8000ac4:	2000      	movhi	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmpge>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffce 	bl	8000a70 <__aeabi_cdrcmple>
 8000ad4:	bf94      	ite	ls
 8000ad6:	2001      	movls	r0, #1
 8000ad8:	2000      	movhi	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmpgt>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffc4 	bl	8000a70 <__aeabi_cdrcmple>
 8000ae8:	bf34      	ite	cc
 8000aea:	2001      	movcc	r0, #1
 8000aec:	2000      	movcs	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpun>:
 8000af4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x10>
 8000afe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b02:	d10a      	bne.n	8000b1a <__aeabi_dcmpun+0x26>
 8000b04:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b0c:	d102      	bne.n	8000b14 <__aeabi_dcmpun+0x20>
 8000b0e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b12:	d102      	bne.n	8000b1a <__aeabi_dcmpun+0x26>
 8000b14:	f04f 0000 	mov.w	r0, #0
 8000b18:	4770      	bx	lr
 8000b1a:	f04f 0001 	mov.w	r0, #1
 8000b1e:	4770      	bx	lr

08000b20 <__aeabi_d2f>:
 8000b20:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b24:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b28:	bf24      	itt	cs
 8000b2a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b2e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b32:	d90d      	bls.n	8000b50 <__aeabi_d2f+0x30>
 8000b34:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b38:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b3c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b40:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b44:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b48:	bf08      	it	eq
 8000b4a:	f020 0001 	biceq.w	r0, r0, #1
 8000b4e:	4770      	bx	lr
 8000b50:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b54:	d121      	bne.n	8000b9a <__aeabi_d2f+0x7a>
 8000b56:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b5a:	bfbc      	itt	lt
 8000b5c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b60:	4770      	bxlt	lr
 8000b62:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b66:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b6a:	f1c2 0218 	rsb	r2, r2, #24
 8000b6e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b72:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b76:	fa20 f002 	lsr.w	r0, r0, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	f040 0001 	orrne.w	r0, r0, #1
 8000b80:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b84:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b88:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b8c:	ea40 000c 	orr.w	r0, r0, ip
 8000b90:	fa23 f302 	lsr.w	r3, r3, r2
 8000b94:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b98:	e7cc      	b.n	8000b34 <__aeabi_d2f+0x14>
 8000b9a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b9e:	d107      	bne.n	8000bb0 <__aeabi_d2f+0x90>
 8000ba0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ba4:	bf1e      	ittt	ne
 8000ba6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000baa:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bae:	4770      	bxne	lr
 8000bb0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bb4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bb8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop

08000bc0 <HAL_InitTick>:
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000bc0:	4b10      	ldr	r3, [pc, #64]	; (8000c04 <HAL_InitTick+0x44>)
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	b90b      	cbnz	r3, 8000bca <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8000bc6:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8000bc8:	4770      	bx	lr
{
 8000bca:	b510      	push	{r4, lr}
 8000bcc:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000bce:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bd2:	fbb0 f3f3 	udiv	r3, r0, r3
 8000bd6:	4a0c      	ldr	r2, [pc, #48]	; (8000c08 <HAL_InitTick+0x48>)
 8000bd8:	6810      	ldr	r0, [r2, #0]
 8000bda:	fbb0 f0f3 	udiv	r0, r0, r3
 8000bde:	f000 f881 	bl	8000ce4 <HAL_SYSTICK_Config>
 8000be2:	b968      	cbnz	r0, 8000c00 <HAL_InitTick+0x40>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000be4:	2c0f      	cmp	r4, #15
 8000be6:	d901      	bls.n	8000bec <HAL_InitTick+0x2c>
        status = HAL_ERROR;
 8000be8:	2001      	movs	r0, #1
 8000bea:	e00a      	b.n	8000c02 <HAL_InitTick+0x42>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bec:	2200      	movs	r2, #0
 8000bee:	4621      	mov	r1, r4
 8000bf0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bf4:	f000 f840 	bl	8000c78 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000bf8:	4b04      	ldr	r3, [pc, #16]	; (8000c0c <HAL_InitTick+0x4c>)
 8000bfa:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 8000bfc:	2000      	movs	r0, #0
 8000bfe:	e000      	b.n	8000c02 <HAL_InitTick+0x42>
      status = HAL_ERROR;
 8000c00:	2001      	movs	r0, #1
}
 8000c02:	bd10      	pop	{r4, pc}
 8000c04:	20000000 	.word	0x20000000
 8000c08:	20000008 	.word	0x20000008
 8000c0c:	20000004 	.word	0x20000004

08000c10 <HAL_Init>:
{
 8000c10:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c12:	2003      	movs	r0, #3
 8000c14:	f000 f81e 	bl	8000c54 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c18:	2000      	movs	r0, #0
 8000c1a:	f7ff ffd1 	bl	8000bc0 <HAL_InitTick>
 8000c1e:	b110      	cbz	r0, 8000c26 <HAL_Init+0x16>
    status = HAL_ERROR;
 8000c20:	2401      	movs	r4, #1
}
 8000c22:	4620      	mov	r0, r4
 8000c24:	bd10      	pop	{r4, pc}
 8000c26:	4604      	mov	r4, r0
    HAL_MspInit();
 8000c28:	f001 f80a 	bl	8001c40 <HAL_MspInit>
 8000c2c:	e7f9      	b.n	8000c22 <HAL_Init+0x12>
	...

08000c30 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000c30:	4a03      	ldr	r2, [pc, #12]	; (8000c40 <HAL_IncTick+0x10>)
 8000c32:	6811      	ldr	r1, [r2, #0]
 8000c34:	4b03      	ldr	r3, [pc, #12]	; (8000c44 <HAL_IncTick+0x14>)
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	440b      	add	r3, r1
 8000c3a:	6013      	str	r3, [r2, #0]
}
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop
 8000c40:	2000008c 	.word	0x2000008c
 8000c44:	20000000 	.word	0x20000000

08000c48 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000c48:	4b01      	ldr	r3, [pc, #4]	; (8000c50 <HAL_GetTick+0x8>)
 8000c4a:	6818      	ldr	r0, [r3, #0]
}
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	2000008c 	.word	0x2000008c

08000c54 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c54:	4907      	ldr	r1, [pc, #28]	; (8000c74 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000c56:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c58:	0203      	lsls	r3, r0, #8
 8000c5a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c5e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8000c62:	0412      	lsls	r2, r2, #16
 8000c64:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c68:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8000c70:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000c72:	4770      	bx	lr
 8000c74:	e000ed00 	.word	0xe000ed00

08000c78 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c78:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c7a:	4b18      	ldr	r3, [pc, #96]	; (8000cdc <HAL_NVIC_SetPriority+0x64>)
 8000c7c:	68db      	ldr	r3, [r3, #12]
 8000c7e:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c82:	f1c3 0c07 	rsb	ip, r3, #7
 8000c86:	f1bc 0f04 	cmp.w	ip, #4
 8000c8a:	bf28      	it	cs
 8000c8c:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c90:	f103 0e04 	add.w	lr, r3, #4
 8000c94:	f1be 0f06 	cmp.w	lr, #6
 8000c98:	bf8c      	ite	hi
 8000c9a:	3b03      	subhi	r3, #3
 8000c9c:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c9e:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 8000ca2:	fa0e fc0c 	lsl.w	ip, lr, ip
 8000ca6:	ea21 010c 	bic.w	r1, r1, ip
 8000caa:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cac:	fa0e f303 	lsl.w	r3, lr, r3
 8000cb0:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cb4:	4311      	orrs	r1, r2
  if ((int32_t)(IRQn) >= 0)
 8000cb6:	2800      	cmp	r0, #0
 8000cb8:	db09      	blt.n	8000cce <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cba:	0109      	lsls	r1, r1, #4
 8000cbc:	b2c9      	uxtb	r1, r1
 8000cbe:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000cc2:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000cc6:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000cca:	f85d fb04 	ldr.w	pc, [sp], #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cce:	f000 000f 	and.w	r0, r0, #15
 8000cd2:	0109      	lsls	r1, r1, #4
 8000cd4:	b2c9      	uxtb	r1, r1
 8000cd6:	4b02      	ldr	r3, [pc, #8]	; (8000ce0 <HAL_NVIC_SetPriority+0x68>)
 8000cd8:	5419      	strb	r1, [r3, r0]
 8000cda:	e7f6      	b.n	8000cca <HAL_NVIC_SetPriority+0x52>
 8000cdc:	e000ed00 	.word	0xe000ed00
 8000ce0:	e000ed14 	.word	0xe000ed14

08000ce4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ce4:	3801      	subs	r0, #1
 8000ce6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000cea:	d20b      	bcs.n	8000d04 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cec:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8000cf0:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cf2:	4a05      	ldr	r2, [pc, #20]	; (8000d08 <HAL_SYSTICK_Config+0x24>)
 8000cf4:	21f0      	movs	r1, #240	; 0xf0
 8000cf6:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cfa:	2000      	movs	r0, #0
 8000cfc:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cfe:	2207      	movs	r2, #7
 8000d00:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d02:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000d04:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000d06:	4770      	bx	lr
 8000d08:	e000ed00 	.word	0xe000ed00

08000d0c <HAL_PWREx_GetVoltageRange>:
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000d0c:	4b07      	ldr	r3, [pc, #28]	; (8000d2c <HAL_PWREx_GetVoltageRange+0x20>)
 8000d0e:	6818      	ldr	r0, [r3, #0]
 8000d10:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8000d14:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8000d18:	d006      	beq.n	8000d28 <HAL_PWREx_GetVoltageRange+0x1c>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8000d1a:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8000d1e:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 8000d22:	bf18      	it	ne
 8000d24:	f44f 7000 	movne.w	r0, #512	; 0x200
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8000d28:	4770      	bx	lr
 8000d2a:	bf00      	nop
 8000d2c:	40007000 	.word	0x40007000

08000d30 <HAL_PWREx_ControlVoltageScaling>:
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8000d30:	2800      	cmp	r0, #0
 8000d32:	d13a      	bne.n	8000daa <HAL_PWREx_ControlVoltageScaling+0x7a>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000d34:	4b40      	ldr	r3, [pc, #256]	; (8000e38 <HAL_PWREx_ControlVoltageScaling+0x108>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000d3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000d40:	d008      	beq.n	8000d54 <HAL_PWREx_ControlVoltageScaling+0x24>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000d42:	4a3d      	ldr	r2, [pc, #244]	; (8000e38 <HAL_PWREx_ControlVoltageScaling+0x108>)
 8000d44:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8000d48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000d4c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000d50:	2000      	movs	r0, #0
 8000d52:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000d54:	4a38      	ldr	r2, [pc, #224]	; (8000e38 <HAL_PWREx_ControlVoltageScaling+0x108>)
 8000d56:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8000d5a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000d5e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d62:	6813      	ldr	r3, [r2, #0]
 8000d64:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000d68:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d6c:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8000d6e:	4b33      	ldr	r3, [pc, #204]	; (8000e3c <HAL_PWREx_ControlVoltageScaling+0x10c>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	2132      	movs	r1, #50	; 0x32
 8000d74:	fb01 f303 	mul.w	r3, r1, r3
 8000d78:	4931      	ldr	r1, [pc, #196]	; (8000e40 <HAL_PWREx_ControlVoltageScaling+0x110>)
 8000d7a:	fba1 1303 	umull	r1, r3, r1, r3
 8000d7e:	0c9b      	lsrs	r3, r3, #18
 8000d80:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000d82:	6952      	ldr	r2, [r2, #20]
 8000d84:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8000d88:	d007      	beq.n	8000d9a <HAL_PWREx_ControlVoltageScaling+0x6a>
 8000d8a:	492b      	ldr	r1, [pc, #172]	; (8000e38 <HAL_PWREx_ControlVoltageScaling+0x108>)
        wait_loop_index--;
 8000d8c:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000d8e:	694a      	ldr	r2, [r1, #20]
 8000d90:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8000d94:	d001      	beq.n	8000d9a <HAL_PWREx_ControlVoltageScaling+0x6a>
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d1f8      	bne.n	8000d8c <HAL_PWREx_ControlVoltageScaling+0x5c>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000d9a:	4b27      	ldr	r3, [pc, #156]	; (8000e38 <HAL_PWREx_ControlVoltageScaling+0x108>)
 8000d9c:	695b      	ldr	r3, [r3, #20]
        return HAL_TIMEOUT;
 8000d9e:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8000da2:	bf0c      	ite	eq
 8000da4:	2000      	moveq	r0, #0
 8000da6:	2003      	movne	r0, #3
 8000da8:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000daa:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8000dae:	d008      	beq.n	8000dc2 <HAL_PWREx_ControlVoltageScaling+0x92>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000db0:	4a21      	ldr	r2, [pc, #132]	; (8000e38 <HAL_PWREx_ControlVoltageScaling+0x108>)
 8000db2:	6813      	ldr	r3, [r2, #0]
 8000db4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000db8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000dbc:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8000dbe:	2000      	movs	r0, #0
}
 8000dc0:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000dc2:	4b1d      	ldr	r3, [pc, #116]	; (8000e38 <HAL_PWREx_ControlVoltageScaling+0x108>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000dca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000dce:	d008      	beq.n	8000de2 <HAL_PWREx_ControlVoltageScaling+0xb2>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000dd0:	4a19      	ldr	r2, [pc, #100]	; (8000e38 <HAL_PWREx_ControlVoltageScaling+0x108>)
 8000dd2:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8000dd6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dda:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  return HAL_OK;
 8000dde:	2000      	movs	r0, #0
 8000de0:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000de2:	4a15      	ldr	r2, [pc, #84]	; (8000e38 <HAL_PWREx_ControlVoltageScaling+0x108>)
 8000de4:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8000de8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dec:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000df0:	6813      	ldr	r3, [r2, #0]
 8000df2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000df6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000dfa:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8000dfc:	4b0f      	ldr	r3, [pc, #60]	; (8000e3c <HAL_PWREx_ControlVoltageScaling+0x10c>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	2132      	movs	r1, #50	; 0x32
 8000e02:	fb01 f303 	mul.w	r3, r1, r3
 8000e06:	490e      	ldr	r1, [pc, #56]	; (8000e40 <HAL_PWREx_ControlVoltageScaling+0x110>)
 8000e08:	fba1 1303 	umull	r1, r3, r1, r3
 8000e0c:	0c9b      	lsrs	r3, r3, #18
 8000e0e:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000e10:	6952      	ldr	r2, [r2, #20]
 8000e12:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8000e16:	d007      	beq.n	8000e28 <HAL_PWREx_ControlVoltageScaling+0xf8>
 8000e18:	4907      	ldr	r1, [pc, #28]	; (8000e38 <HAL_PWREx_ControlVoltageScaling+0x108>)
        wait_loop_index--;
 8000e1a:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000e1c:	694a      	ldr	r2, [r1, #20]
 8000e1e:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8000e22:	d001      	beq.n	8000e28 <HAL_PWREx_ControlVoltageScaling+0xf8>
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d1f8      	bne.n	8000e1a <HAL_PWREx_ControlVoltageScaling+0xea>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000e28:	4b03      	ldr	r3, [pc, #12]	; (8000e38 <HAL_PWREx_ControlVoltageScaling+0x108>)
 8000e2a:	695b      	ldr	r3, [r3, #20]
        return HAL_TIMEOUT;
 8000e2c:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8000e30:	bf0c      	ite	eq
 8000e32:	2000      	moveq	r0, #0
 8000e34:	2003      	movne	r0, #3
 8000e36:	4770      	bx	lr
 8000e38:	40007000 	.word	0x40007000
 8000e3c:	20000008 	.word	0x20000008
 8000e40:	431bde83 	.word	0x431bde83

08000e44 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8000e44:	b530      	push	{r4, r5, lr}
 8000e46:	b083      	sub	sp, #12
 8000e48:	4604      	mov	r4, r0
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8000e4a:	4b1d      	ldr	r3, [pc, #116]	; (8000ec0 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8000e4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e4e:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8000e52:	d00b      	beq.n	8000e6c <RCC_SetFlashLatencyFromMSIRange+0x28>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8000e54:	f7ff ff5a 	bl	8000d0c <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000e58:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8000e5c:	d017      	beq.n	8000e8e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8000e5e:	2c7f      	cmp	r4, #127	; 0x7f
 8000e60:	d81e      	bhi.n	8000ea0 <RCC_SetFlashLatencyFromMSIRange+0x5c>
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8000e62:	2c70      	cmp	r4, #112	; 0x70
 8000e64:	bf14      	ite	ne
 8000e66:	2000      	movne	r0, #0
 8000e68:	2001      	moveq	r0, #1
 8000e6a:	e01a      	b.n	8000ea2 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    __HAL_RCC_PWR_CLK_ENABLE();
 8000e6c:	4d14      	ldr	r5, [pc, #80]	; (8000ec0 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8000e6e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000e70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e74:	65ab      	str	r3, [r5, #88]	; 0x58
 8000e76:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000e78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e7c:	9301      	str	r3, [sp, #4]
 8000e7e:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8000e80:	f7ff ff44 	bl	8000d0c <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8000e84:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000e86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000e8a:	65ab      	str	r3, [r5, #88]	; 0x58
 8000e8c:	e7e4      	b.n	8000e58 <RCC_SetFlashLatencyFromMSIRange+0x14>
    if(msirange > RCC_MSIRANGE_8)
 8000e8e:	2c80      	cmp	r4, #128	; 0x80
 8000e90:	d904      	bls.n	8000e9c <RCC_SetFlashLatencyFromMSIRange+0x58>
        latency = FLASH_LATENCY_1; /* 1WS */
 8000e92:	2ca0      	cmp	r4, #160	; 0xa0
 8000e94:	bf8c      	ite	hi
 8000e96:	2002      	movhi	r0, #2
 8000e98:	2001      	movls	r0, #1
 8000e9a:	e002      	b.n	8000ea2 <RCC_SetFlashLatencyFromMSIRange+0x5e>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8000e9c:	2000      	movs	r0, #0
 8000e9e:	e000      	b.n	8000ea2 <RCC_SetFlashLatencyFromMSIRange+0x5e>
      latency = FLASH_LATENCY_2; /* 2WS */
 8000ea0:	2002      	movs	r0, #2
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8000ea2:	4a08      	ldr	r2, [pc, #32]	; (8000ec4 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8000ea4:	6813      	ldr	r3, [r2, #0]
 8000ea6:	f023 030f 	bic.w	r3, r3, #15
 8000eaa:	4303      	orrs	r3, r0
 8000eac:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8000eae:	6813      	ldr	r3, [r2, #0]
 8000eb0:	f003 030f 	and.w	r3, r3, #15
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8000eb4:	1a18      	subs	r0, r3, r0
 8000eb6:	bf18      	it	ne
 8000eb8:	2001      	movne	r0, #1
 8000eba:	b003      	add	sp, #12
 8000ebc:	bd30      	pop	{r4, r5, pc}
 8000ebe:	bf00      	nop
 8000ec0:	40021000 	.word	0x40021000
 8000ec4:	40022000 	.word	0x40022000

08000ec8 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000ec8:	4a25      	ldr	r2, [pc, #148]	; (8000f60 <HAL_RCC_GetSysClockFreq+0x98>)
 8000eca:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000ecc:	68d2      	ldr	r2, [r2, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000ece:	f013 030c 	ands.w	r3, r3, #12
 8000ed2:	d00e      	beq.n	8000ef2 <HAL_RCC_GetSysClockFreq+0x2a>
 8000ed4:	2b0c      	cmp	r3, #12
 8000ed6:	d006      	beq.n	8000ee6 <HAL_RCC_GetSysClockFreq+0x1e>
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8000ed8:	2b04      	cmp	r3, #4
 8000eda:	d03f      	beq.n	8000f5c <HAL_RCC_GetSysClockFreq+0x94>
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8000edc:	2b08      	cmp	r3, #8
 8000ede:	4821      	ldr	r0, [pc, #132]	; (8000f64 <HAL_RCC_GetSysClockFreq+0x9c>)
 8000ee0:	bf18      	it	ne
 8000ee2:	2000      	movne	r0, #0
 8000ee4:	4770      	bx	lr
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000ee6:	f002 0203 	and.w	r2, r2, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8000eea:	2a01      	cmp	r2, #1
 8000eec:	d001      	beq.n	8000ef2 <HAL_RCC_GetSysClockFreq+0x2a>
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8000eee:	2000      	movs	r0, #0
 8000ef0:	e012      	b.n	8000f18 <HAL_RCC_GetSysClockFreq+0x50>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8000ef2:	4a1b      	ldr	r2, [pc, #108]	; (8000f60 <HAL_RCC_GetSysClockFreq+0x98>)
 8000ef4:	6812      	ldr	r2, [r2, #0]
 8000ef6:	f012 0f08 	tst.w	r2, #8
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8000efa:	4a19      	ldr	r2, [pc, #100]	; (8000f60 <HAL_RCC_GetSysClockFreq+0x98>)
 8000efc:	bf07      	ittee	eq
 8000efe:	f8d2 2094 	ldreq.w	r2, [r2, #148]	; 0x94
 8000f02:	f3c2 2203 	ubfxeq	r2, r2, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8000f06:	6812      	ldrne	r2, [r2, #0]
 8000f08:	f3c2 1203 	ubfxne	r2, r2, #4, #4
    msirange = MSIRangeTable[msirange];
 8000f0c:	4916      	ldr	r1, [pc, #88]	; (8000f68 <HAL_RCC_GetSysClockFreq+0xa0>)
 8000f0e:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000f12:	b323      	cbz	r3, 8000f5e <HAL_RCC_GetSysClockFreq+0x96>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8000f14:	2b0c      	cmp	r3, #12
 8000f16:	d11f      	bne.n	8000f58 <HAL_RCC_GetSysClockFreq+0x90>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8000f18:	4b11      	ldr	r3, [pc, #68]	; (8000f60 <HAL_RCC_GetSysClockFreq+0x98>)
 8000f1a:	68db      	ldr	r3, [r3, #12]
 8000f1c:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 8000f20:	2b02      	cmp	r3, #2
 8000f22:	d017      	beq.n	8000f54 <HAL_RCC_GetSysClockFreq+0x8c>
 8000f24:	4a0f      	ldr	r2, [pc, #60]	; (8000f64 <HAL_RCC_GetSysClockFreq+0x9c>)
 8000f26:	2b03      	cmp	r3, #3
 8000f28:	bf08      	it	eq
 8000f2a:	4610      	moveq	r0, r2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8000f2c:	490c      	ldr	r1, [pc, #48]	; (8000f60 <HAL_RCC_GetSysClockFreq+0x98>)
 8000f2e:	68ca      	ldr	r2, [r1, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8000f30:	68cb      	ldr	r3, [r1, #12]
 8000f32:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8000f36:	fb00 f303 	mul.w	r3, r0, r3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8000f3a:	68c8      	ldr	r0, [r1, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8000f3c:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8000f40:	3201      	adds	r2, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8000f42:	fbb3 f3f2 	udiv	r3, r3, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8000f46:	f3c0 6041 	ubfx	r0, r0, #25, #2
 8000f4a:	3001      	adds	r0, #1
 8000f4c:	0040      	lsls	r0, r0, #1
    sysclockfreq = pllvco / pllr;
 8000f4e:	fbb3 f0f0 	udiv	r0, r3, r0
 8000f52:	4770      	bx	lr
      pllvco = HSI_VALUE;
 8000f54:	4805      	ldr	r0, [pc, #20]	; (8000f6c <HAL_RCC_GetSysClockFreq+0xa4>)
 8000f56:	e7e9      	b.n	8000f2c <HAL_RCC_GetSysClockFreq+0x64>
 8000f58:	2000      	movs	r0, #0
  return sysclockfreq;
 8000f5a:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8000f5c:	4803      	ldr	r0, [pc, #12]	; (8000f6c <HAL_RCC_GetSysClockFreq+0xa4>)
}
 8000f5e:	4770      	bx	lr
 8000f60:	40021000 	.word	0x40021000
 8000f64:	007a1200 	.word	0x007a1200
 8000f68:	08003134 	.word	0x08003134
 8000f6c:	00f42400 	.word	0x00f42400

08000f70 <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 8000f70:	2800      	cmp	r0, #0
 8000f72:	f000 8336 	beq.w	80015e2 <HAL_RCC_OscConfig+0x672>
{
 8000f76:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000f7a:	b083      	sub	sp, #12
 8000f7c:	4604      	mov	r4, r0
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f7e:	4b98      	ldr	r3, [pc, #608]	; (80011e0 <HAL_RCC_OscConfig+0x270>)
 8000f80:	689d      	ldr	r5, [r3, #8]
 8000f82:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f86:	68de      	ldr	r6, [r3, #12]
 8000f88:	f006 0603 	and.w	r6, r6, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000f8c:	6803      	ldr	r3, [r0, #0]
 8000f8e:	f013 0f10 	tst.w	r3, #16
 8000f92:	d05f      	beq.n	8001054 <HAL_RCC_OscConfig+0xe4>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000f94:	b1f5      	cbz	r5, 8000fd4 <HAL_RCC_OscConfig+0x64>
 8000f96:	2d0c      	cmp	r5, #12
 8000f98:	d01a      	beq.n	8000fd0 <HAL_RCC_OscConfig+0x60>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000f9a:	69a3      	ldr	r3, [r4, #24]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	f000 80ba 	beq.w	8001116 <HAL_RCC_OscConfig+0x1a6>
        __HAL_RCC_MSI_ENABLE();
 8000fa2:	4a8f      	ldr	r2, [pc, #572]	; (80011e0 <HAL_RCC_OscConfig+0x270>)
 8000fa4:	6813      	ldr	r3, [r2, #0]
 8000fa6:	f043 0301 	orr.w	r3, r3, #1
 8000faa:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8000fac:	f7ff fe4c 	bl	8000c48 <HAL_GetTick>
 8000fb0:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000fb2:	f8df 822c 	ldr.w	r8, [pc, #556]	; 80011e0 <HAL_RCC_OscConfig+0x270>
 8000fb6:	f8d8 3000 	ldr.w	r3, [r8]
 8000fba:	f013 0f02 	tst.w	r3, #2
 8000fbe:	f040 8097 	bne.w	80010f0 <HAL_RCC_OscConfig+0x180>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000fc2:	f7ff fe41 	bl	8000c48 <HAL_GetTick>
 8000fc6:	1bc0      	subs	r0, r0, r7
 8000fc8:	2802      	cmp	r0, #2
 8000fca:	d9f4      	bls.n	8000fb6 <HAL_RCC_OscConfig+0x46>
            return HAL_TIMEOUT;
 8000fcc:	2003      	movs	r0, #3
 8000fce:	e313      	b.n	80015f8 <HAL_RCC_OscConfig+0x688>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000fd0:	2e01      	cmp	r6, #1
 8000fd2:	d1e2      	bne.n	8000f9a <HAL_RCC_OscConfig+0x2a>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000fd4:	4b82      	ldr	r3, [pc, #520]	; (80011e0 <HAL_RCC_OscConfig+0x270>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	f013 0f02 	tst.w	r3, #2
 8000fdc:	d003      	beq.n	8000fe6 <HAL_RCC_OscConfig+0x76>
 8000fde:	69a3      	ldr	r3, [r4, #24]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	f000 8300 	beq.w	80015e6 <HAL_RCC_OscConfig+0x676>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000fe6:	6a20      	ldr	r0, [r4, #32]
 8000fe8:	4b7d      	ldr	r3, [pc, #500]	; (80011e0 <HAL_RCC_OscConfig+0x270>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	f013 0f08 	tst.w	r3, #8
 8000ff0:	4b7b      	ldr	r3, [pc, #492]	; (80011e0 <HAL_RCC_OscConfig+0x270>)
 8000ff2:	bf12      	itee	ne
 8000ff4:	681b      	ldrne	r3, [r3, #0]
 8000ff6:	f8d3 3094 	ldreq.w	r3, [r3, #148]	; 0x94
 8000ffa:	091b      	lsreq	r3, r3, #4
 8000ffc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001000:	4298      	cmp	r0, r3
 8001002:	d856      	bhi.n	80010b2 <HAL_RCC_OscConfig+0x142>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001004:	4b76      	ldr	r3, [pc, #472]	; (80011e0 <HAL_RCC_OscConfig+0x270>)
 8001006:	681a      	ldr	r2, [r3, #0]
 8001008:	f042 0208 	orr.w	r2, r2, #8
 800100c:	601a      	str	r2, [r3, #0]
 800100e:	681a      	ldr	r2, [r3, #0]
 8001010:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001014:	6a21      	ldr	r1, [r4, #32]
 8001016:	430a      	orrs	r2, r1
 8001018:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800101a:	685a      	ldr	r2, [r3, #4]
 800101c:	69e1      	ldr	r1, [r4, #28]
 800101e:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001022:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001026:	605a      	str	r2, [r3, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001028:	2d00      	cmp	r5, #0
 800102a:	d05a      	beq.n	80010e2 <HAL_RCC_OscConfig+0x172>
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800102c:	f7ff ff4c 	bl	8000ec8 <HAL_RCC_GetSysClockFreq>
 8001030:	4b6b      	ldr	r3, [pc, #428]	; (80011e0 <HAL_RCC_OscConfig+0x270>)
 8001032:	689b      	ldr	r3, [r3, #8]
 8001034:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001038:	4a6a      	ldr	r2, [pc, #424]	; (80011e4 <HAL_RCC_OscConfig+0x274>)
 800103a:	5cd3      	ldrb	r3, [r2, r3]
 800103c:	f003 031f 	and.w	r3, r3, #31
 8001040:	40d8      	lsrs	r0, r3
 8001042:	4b69      	ldr	r3, [pc, #420]	; (80011e8 <HAL_RCC_OscConfig+0x278>)
 8001044:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 8001046:	4b69      	ldr	r3, [pc, #420]	; (80011ec <HAL_RCC_OscConfig+0x27c>)
 8001048:	6818      	ldr	r0, [r3, #0]
 800104a:	f7ff fdb9 	bl	8000bc0 <HAL_InitTick>
        if(status != HAL_OK)
 800104e:	2800      	cmp	r0, #0
 8001050:	f040 82d2 	bne.w	80015f8 <HAL_RCC_OscConfig+0x688>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001054:	6823      	ldr	r3, [r4, #0]
 8001056:	f013 0f01 	tst.w	r3, #1
 800105a:	d07d      	beq.n	8001158 <HAL_RCC_OscConfig+0x1e8>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800105c:	2d08      	cmp	r5, #8
 800105e:	d072      	beq.n	8001146 <HAL_RCC_OscConfig+0x1d6>
 8001060:	2d0c      	cmp	r5, #12
 8001062:	d06e      	beq.n	8001142 <HAL_RCC_OscConfig+0x1d2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001064:	6863      	ldr	r3, [r4, #4]
 8001066:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800106a:	f000 8094 	beq.w	8001196 <HAL_RCC_OscConfig+0x226>
 800106e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001072:	f000 8096 	beq.w	80011a2 <HAL_RCC_OscConfig+0x232>
 8001076:	4b5a      	ldr	r3, [pc, #360]	; (80011e0 <HAL_RCC_OscConfig+0x270>)
 8001078:	681a      	ldr	r2, [r3, #0]
 800107a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800107e:	601a      	str	r2, [r3, #0]
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001086:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001088:	6863      	ldr	r3, [r4, #4]
 800108a:	2b00      	cmp	r3, #0
 800108c:	f000 8096 	beq.w	80011bc <HAL_RCC_OscConfig+0x24c>
        tickstart = HAL_GetTick();
 8001090:	f7ff fdda 	bl	8000c48 <HAL_GetTick>
 8001094:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001096:	f8df 8148 	ldr.w	r8, [pc, #328]	; 80011e0 <HAL_RCC_OscConfig+0x270>
 800109a:	f8d8 3000 	ldr.w	r3, [r8]
 800109e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80010a2:	d159      	bne.n	8001158 <HAL_RCC_OscConfig+0x1e8>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010a4:	f7ff fdd0 	bl	8000c48 <HAL_GetTick>
 80010a8:	1bc0      	subs	r0, r0, r7
 80010aa:	2864      	cmp	r0, #100	; 0x64
 80010ac:	d9f5      	bls.n	800109a <HAL_RCC_OscConfig+0x12a>
            return HAL_TIMEOUT;
 80010ae:	2003      	movs	r0, #3
 80010b0:	e2a2      	b.n	80015f8 <HAL_RCC_OscConfig+0x688>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80010b2:	f7ff fec7 	bl	8000e44 <RCC_SetFlashLatencyFromMSIRange>
 80010b6:	2800      	cmp	r0, #0
 80010b8:	f040 8297 	bne.w	80015ea <HAL_RCC_OscConfig+0x67a>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80010bc:	4b48      	ldr	r3, [pc, #288]	; (80011e0 <HAL_RCC_OscConfig+0x270>)
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	f042 0208 	orr.w	r2, r2, #8
 80010c4:	601a      	str	r2, [r3, #0]
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80010cc:	6a21      	ldr	r1, [r4, #32]
 80010ce:	430a      	orrs	r2, r1
 80010d0:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80010d2:	685a      	ldr	r2, [r3, #4]
 80010d4:	69e1      	ldr	r1, [r4, #28]
 80010d6:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80010da:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80010de:	605a      	str	r2, [r3, #4]
 80010e0:	e7a4      	b.n	800102c <HAL_RCC_OscConfig+0xbc>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80010e2:	6a20      	ldr	r0, [r4, #32]
 80010e4:	f7ff feae 	bl	8000e44 <RCC_SetFlashLatencyFromMSIRange>
 80010e8:	2800      	cmp	r0, #0
 80010ea:	d09f      	beq.n	800102c <HAL_RCC_OscConfig+0xbc>
              return HAL_ERROR;
 80010ec:	2001      	movs	r0, #1
 80010ee:	e283      	b.n	80015f8 <HAL_RCC_OscConfig+0x688>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80010f0:	4b3b      	ldr	r3, [pc, #236]	; (80011e0 <HAL_RCC_OscConfig+0x270>)
 80010f2:	681a      	ldr	r2, [r3, #0]
 80010f4:	f042 0208 	orr.w	r2, r2, #8
 80010f8:	601a      	str	r2, [r3, #0]
 80010fa:	681a      	ldr	r2, [r3, #0]
 80010fc:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001100:	6a21      	ldr	r1, [r4, #32]
 8001102:	430a      	orrs	r2, r1
 8001104:	601a      	str	r2, [r3, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001106:	685a      	ldr	r2, [r3, #4]
 8001108:	69e1      	ldr	r1, [r4, #28]
 800110a:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800110e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001112:	605a      	str	r2, [r3, #4]
 8001114:	e79e      	b.n	8001054 <HAL_RCC_OscConfig+0xe4>
        __HAL_RCC_MSI_DISABLE();
 8001116:	4a32      	ldr	r2, [pc, #200]	; (80011e0 <HAL_RCC_OscConfig+0x270>)
 8001118:	6813      	ldr	r3, [r2, #0]
 800111a:	f023 0301 	bic.w	r3, r3, #1
 800111e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001120:	f7ff fd92 	bl	8000c48 <HAL_GetTick>
 8001124:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001126:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 80011e0 <HAL_RCC_OscConfig+0x270>
 800112a:	f8d8 3000 	ldr.w	r3, [r8]
 800112e:	f013 0f02 	tst.w	r3, #2
 8001132:	d08f      	beq.n	8001054 <HAL_RCC_OscConfig+0xe4>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001134:	f7ff fd88 	bl	8000c48 <HAL_GetTick>
 8001138:	1bc0      	subs	r0, r0, r7
 800113a:	2802      	cmp	r0, #2
 800113c:	d9f5      	bls.n	800112a <HAL_RCC_OscConfig+0x1ba>
            return HAL_TIMEOUT;
 800113e:	2003      	movs	r0, #3
 8001140:	e25a      	b.n	80015f8 <HAL_RCC_OscConfig+0x688>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001142:	2e03      	cmp	r6, #3
 8001144:	d18e      	bne.n	8001064 <HAL_RCC_OscConfig+0xf4>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001146:	4b26      	ldr	r3, [pc, #152]	; (80011e0 <HAL_RCC_OscConfig+0x270>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800114e:	d003      	beq.n	8001158 <HAL_RCC_OscConfig+0x1e8>
 8001150:	6863      	ldr	r3, [r4, #4]
 8001152:	2b00      	cmp	r3, #0
 8001154:	f000 824b 	beq.w	80015ee <HAL_RCC_OscConfig+0x67e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001158:	6823      	ldr	r3, [r4, #0]
 800115a:	f013 0f02 	tst.w	r3, #2
 800115e:	d05a      	beq.n	8001216 <HAL_RCC_OscConfig+0x2a6>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001160:	2d04      	cmp	r5, #4
 8001162:	d047      	beq.n	80011f4 <HAL_RCC_OscConfig+0x284>
 8001164:	2d0c      	cmp	r5, #12
 8001166:	d043      	beq.n	80011f0 <HAL_RCC_OscConfig+0x280>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001168:	68e3      	ldr	r3, [r4, #12]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d079      	beq.n	8001262 <HAL_RCC_OscConfig+0x2f2>
        __HAL_RCC_HSI_ENABLE();
 800116e:	4a1c      	ldr	r2, [pc, #112]	; (80011e0 <HAL_RCC_OscConfig+0x270>)
 8001170:	6813      	ldr	r3, [r2, #0]
 8001172:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001176:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001178:	f7ff fd66 	bl	8000c48 <HAL_GetTick>
 800117c:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800117e:	4f18      	ldr	r7, [pc, #96]	; (80011e0 <HAL_RCC_OscConfig+0x270>)
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001186:	d163      	bne.n	8001250 <HAL_RCC_OscConfig+0x2e0>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001188:	f7ff fd5e 	bl	8000c48 <HAL_GetTick>
 800118c:	1b80      	subs	r0, r0, r6
 800118e:	2802      	cmp	r0, #2
 8001190:	d9f6      	bls.n	8001180 <HAL_RCC_OscConfig+0x210>
            return HAL_TIMEOUT;
 8001192:	2003      	movs	r0, #3
 8001194:	e230      	b.n	80015f8 <HAL_RCC_OscConfig+0x688>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001196:	4a12      	ldr	r2, [pc, #72]	; (80011e0 <HAL_RCC_OscConfig+0x270>)
 8001198:	6813      	ldr	r3, [r2, #0]
 800119a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800119e:	6013      	str	r3, [r2, #0]
 80011a0:	e772      	b.n	8001088 <HAL_RCC_OscConfig+0x118>
 80011a2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80011a6:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80011b0:	601a      	str	r2, [r3, #0]
 80011b2:	681a      	ldr	r2, [r3, #0]
 80011b4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80011b8:	601a      	str	r2, [r3, #0]
 80011ba:	e765      	b.n	8001088 <HAL_RCC_OscConfig+0x118>
        tickstart = HAL_GetTick();
 80011bc:	f7ff fd44 	bl	8000c48 <HAL_GetTick>
 80011c0:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80011c2:	f8df 801c 	ldr.w	r8, [pc, #28]	; 80011e0 <HAL_RCC_OscConfig+0x270>
 80011c6:	f8d8 3000 	ldr.w	r3, [r8]
 80011ca:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80011ce:	d0c3      	beq.n	8001158 <HAL_RCC_OscConfig+0x1e8>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011d0:	f7ff fd3a 	bl	8000c48 <HAL_GetTick>
 80011d4:	1bc0      	subs	r0, r0, r7
 80011d6:	2864      	cmp	r0, #100	; 0x64
 80011d8:	d9f5      	bls.n	80011c6 <HAL_RCC_OscConfig+0x256>
            return HAL_TIMEOUT;
 80011da:	2003      	movs	r0, #3
 80011dc:	e20c      	b.n	80015f8 <HAL_RCC_OscConfig+0x688>
 80011de:	bf00      	nop
 80011e0:	40021000 	.word	0x40021000
 80011e4:	08003124 	.word	0x08003124
 80011e8:	20000008 	.word	0x20000008
 80011ec:	20000004 	.word	0x20000004
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80011f0:	2e02      	cmp	r6, #2
 80011f2:	d1b9      	bne.n	8001168 <HAL_RCC_OscConfig+0x1f8>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80011f4:	4ba6      	ldr	r3, [pc, #664]	; (8001490 <HAL_RCC_OscConfig+0x520>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80011fc:	d003      	beq.n	8001206 <HAL_RCC_OscConfig+0x296>
 80011fe:	68e3      	ldr	r3, [r4, #12]
 8001200:	2b00      	cmp	r3, #0
 8001202:	f000 81f6 	beq.w	80015f2 <HAL_RCC_OscConfig+0x682>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001206:	4aa2      	ldr	r2, [pc, #648]	; (8001490 <HAL_RCC_OscConfig+0x520>)
 8001208:	6853      	ldr	r3, [r2, #4]
 800120a:	6921      	ldr	r1, [r4, #16]
 800120c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8001210:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8001214:	6053      	str	r3, [r2, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001216:	6823      	ldr	r3, [r4, #0]
 8001218:	f013 0f08 	tst.w	r3, #8
 800121c:	d04c      	beq.n	80012b8 <HAL_RCC_OscConfig+0x348>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800121e:	6963      	ldr	r3, [r4, #20]
 8001220:	b39b      	cbz	r3, 800128a <HAL_RCC_OscConfig+0x31a>
      __HAL_RCC_LSI_ENABLE();
 8001222:	4a9b      	ldr	r2, [pc, #620]	; (8001490 <HAL_RCC_OscConfig+0x520>)
 8001224:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8001228:	f043 0301 	orr.w	r3, r3, #1
 800122c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8001230:	f7ff fd0a 	bl	8000c48 <HAL_GetTick>
 8001234:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001236:	4f96      	ldr	r7, [pc, #600]	; (8001490 <HAL_RCC_OscConfig+0x520>)
 8001238:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800123c:	f013 0f02 	tst.w	r3, #2
 8001240:	d13a      	bne.n	80012b8 <HAL_RCC_OscConfig+0x348>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001242:	f7ff fd01 	bl	8000c48 <HAL_GetTick>
 8001246:	1b80      	subs	r0, r0, r6
 8001248:	2802      	cmp	r0, #2
 800124a:	d9f5      	bls.n	8001238 <HAL_RCC_OscConfig+0x2c8>
          return HAL_TIMEOUT;
 800124c:	2003      	movs	r0, #3
 800124e:	e1d3      	b.n	80015f8 <HAL_RCC_OscConfig+0x688>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001250:	4a8f      	ldr	r2, [pc, #572]	; (8001490 <HAL_RCC_OscConfig+0x520>)
 8001252:	6853      	ldr	r3, [r2, #4]
 8001254:	6921      	ldr	r1, [r4, #16]
 8001256:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800125a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800125e:	6053      	str	r3, [r2, #4]
 8001260:	e7d9      	b.n	8001216 <HAL_RCC_OscConfig+0x2a6>
        __HAL_RCC_HSI_DISABLE();
 8001262:	4a8b      	ldr	r2, [pc, #556]	; (8001490 <HAL_RCC_OscConfig+0x520>)
 8001264:	6813      	ldr	r3, [r2, #0]
 8001266:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800126a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800126c:	f7ff fcec 	bl	8000c48 <HAL_GetTick>
 8001270:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001272:	4f87      	ldr	r7, [pc, #540]	; (8001490 <HAL_RCC_OscConfig+0x520>)
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800127a:	d0cc      	beq.n	8001216 <HAL_RCC_OscConfig+0x2a6>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800127c:	f7ff fce4 	bl	8000c48 <HAL_GetTick>
 8001280:	1b80      	subs	r0, r0, r6
 8001282:	2802      	cmp	r0, #2
 8001284:	d9f6      	bls.n	8001274 <HAL_RCC_OscConfig+0x304>
            return HAL_TIMEOUT;
 8001286:	2003      	movs	r0, #3
 8001288:	e1b6      	b.n	80015f8 <HAL_RCC_OscConfig+0x688>
      __HAL_RCC_LSI_DISABLE();
 800128a:	4a81      	ldr	r2, [pc, #516]	; (8001490 <HAL_RCC_OscConfig+0x520>)
 800128c:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8001290:	f023 0301 	bic.w	r3, r3, #1
 8001294:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8001298:	f7ff fcd6 	bl	8000c48 <HAL_GetTick>
 800129c:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800129e:	4f7c      	ldr	r7, [pc, #496]	; (8001490 <HAL_RCC_OscConfig+0x520>)
 80012a0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80012a4:	f013 0f02 	tst.w	r3, #2
 80012a8:	d006      	beq.n	80012b8 <HAL_RCC_OscConfig+0x348>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012aa:	f7ff fccd 	bl	8000c48 <HAL_GetTick>
 80012ae:	1b80      	subs	r0, r0, r6
 80012b0:	2802      	cmp	r0, #2
 80012b2:	d9f5      	bls.n	80012a0 <HAL_RCC_OscConfig+0x330>
          return HAL_TIMEOUT;
 80012b4:	2003      	movs	r0, #3
 80012b6:	e19f      	b.n	80015f8 <HAL_RCC_OscConfig+0x688>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012b8:	6823      	ldr	r3, [r4, #0]
 80012ba:	f013 0f04 	tst.w	r3, #4
 80012be:	d07e      	beq.n	80013be <HAL_RCC_OscConfig+0x44e>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80012c0:	4b73      	ldr	r3, [pc, #460]	; (8001490 <HAL_RCC_OscConfig+0x520>)
 80012c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012c4:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80012c8:	d137      	bne.n	800133a <HAL_RCC_OscConfig+0x3ca>
      __HAL_RCC_PWR_CLK_ENABLE();
 80012ca:	4b71      	ldr	r3, [pc, #452]	; (8001490 <HAL_RCC_OscConfig+0x520>)
 80012cc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80012ce:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80012d2:	659a      	str	r2, [r3, #88]	; 0x58
 80012d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012da:	9301      	str	r3, [sp, #4]
 80012dc:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80012de:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80012e0:	4b6c      	ldr	r3, [pc, #432]	; (8001494 <HAL_RCC_OscConfig+0x524>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f413 7f80 	tst.w	r3, #256	; 0x100
 80012e8:	d029      	beq.n	800133e <HAL_RCC_OscConfig+0x3ce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012ea:	68a3      	ldr	r3, [r4, #8]
 80012ec:	2b01      	cmp	r3, #1
 80012ee:	d03c      	beq.n	800136a <HAL_RCC_OscConfig+0x3fa>
 80012f0:	2b05      	cmp	r3, #5
 80012f2:	d042      	beq.n	800137a <HAL_RCC_OscConfig+0x40a>
 80012f4:	4b66      	ldr	r3, [pc, #408]	; (8001490 <HAL_RCC_OscConfig+0x520>)
 80012f6:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80012fa:	f022 0201 	bic.w	r2, r2, #1
 80012fe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8001302:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8001306:	f022 0204 	bic.w	r2, r2, #4
 800130a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800130e:	68a3      	ldr	r3, [r4, #8]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d040      	beq.n	8001396 <HAL_RCC_OscConfig+0x426>
      tickstart = HAL_GetTick();
 8001314:	f7ff fc98 	bl	8000c48 <HAL_GetTick>
 8001318:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800131a:	f8df 8174 	ldr.w	r8, [pc, #372]	; 8001490 <HAL_RCC_OscConfig+0x520>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800131e:	f241 3988 	movw	r9, #5000	; 0x1388
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001322:	f8d8 3090 	ldr.w	r3, [r8, #144]	; 0x90
 8001326:	f013 0f02 	tst.w	r3, #2
 800132a:	d147      	bne.n	80013bc <HAL_RCC_OscConfig+0x44c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800132c:	f7ff fc8c 	bl	8000c48 <HAL_GetTick>
 8001330:	1bc0      	subs	r0, r0, r7
 8001332:	4548      	cmp	r0, r9
 8001334:	d9f5      	bls.n	8001322 <HAL_RCC_OscConfig+0x3b2>
          return HAL_TIMEOUT;
 8001336:	2003      	movs	r0, #3
 8001338:	e15e      	b.n	80015f8 <HAL_RCC_OscConfig+0x688>
    FlagStatus       pwrclkchanged = RESET;
 800133a:	2600      	movs	r6, #0
 800133c:	e7d0      	b.n	80012e0 <HAL_RCC_OscConfig+0x370>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800133e:	4a55      	ldr	r2, [pc, #340]	; (8001494 <HAL_RCC_OscConfig+0x524>)
 8001340:	6813      	ldr	r3, [r2, #0]
 8001342:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001346:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001348:	f7ff fc7e 	bl	8000c48 <HAL_GetTick>
 800134c:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800134e:	f8df 8144 	ldr.w	r8, [pc, #324]	; 8001494 <HAL_RCC_OscConfig+0x524>
 8001352:	f8d8 3000 	ldr.w	r3, [r8]
 8001356:	f413 7f80 	tst.w	r3, #256	; 0x100
 800135a:	d1c6      	bne.n	80012ea <HAL_RCC_OscConfig+0x37a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800135c:	f7ff fc74 	bl	8000c48 <HAL_GetTick>
 8001360:	1bc0      	subs	r0, r0, r7
 8001362:	2802      	cmp	r0, #2
 8001364:	d9f5      	bls.n	8001352 <HAL_RCC_OscConfig+0x3e2>
          return HAL_TIMEOUT;
 8001366:	2003      	movs	r0, #3
 8001368:	e146      	b.n	80015f8 <HAL_RCC_OscConfig+0x688>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800136a:	4a49      	ldr	r2, [pc, #292]	; (8001490 <HAL_RCC_OscConfig+0x520>)
 800136c:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8001370:	f043 0301 	orr.w	r3, r3, #1
 8001374:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001378:	e7c9      	b.n	800130e <HAL_RCC_OscConfig+0x39e>
 800137a:	4b45      	ldr	r3, [pc, #276]	; (8001490 <HAL_RCC_OscConfig+0x520>)
 800137c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8001380:	f042 0204 	orr.w	r2, r2, #4
 8001384:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8001388:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800138c:	f042 0201 	orr.w	r2, r2, #1
 8001390:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8001394:	e7bb      	b.n	800130e <HAL_RCC_OscConfig+0x39e>
      tickstart = HAL_GetTick();
 8001396:	f7ff fc57 	bl	8000c48 <HAL_GetTick>
 800139a:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800139c:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 8001490 <HAL_RCC_OscConfig+0x520>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013a0:	f241 3988 	movw	r9, #5000	; 0x1388
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80013a4:	f8d8 3090 	ldr.w	r3, [r8, #144]	; 0x90
 80013a8:	f013 0f02 	tst.w	r3, #2
 80013ac:	d006      	beq.n	80013bc <HAL_RCC_OscConfig+0x44c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013ae:	f7ff fc4b 	bl	8000c48 <HAL_GetTick>
 80013b2:	1bc0      	subs	r0, r0, r7
 80013b4:	4548      	cmp	r0, r9
 80013b6:	d9f5      	bls.n	80013a4 <HAL_RCC_OscConfig+0x434>
          return HAL_TIMEOUT;
 80013b8:	2003      	movs	r0, #3
 80013ba:	e11d      	b.n	80015f8 <HAL_RCC_OscConfig+0x688>
    if(pwrclkchanged == SET)
 80013bc:	b9e6      	cbnz	r6, 80013f8 <HAL_RCC_OscConfig+0x488>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80013be:	6823      	ldr	r3, [r4, #0]
 80013c0:	f013 0f20 	tst.w	r3, #32
 80013c4:	d035      	beq.n	8001432 <HAL_RCC_OscConfig+0x4c2>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80013c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80013c8:	b1e3      	cbz	r3, 8001404 <HAL_RCC_OscConfig+0x494>
      __HAL_RCC_HSI48_ENABLE();
 80013ca:	4a31      	ldr	r2, [pc, #196]	; (8001490 <HAL_RCC_OscConfig+0x520>)
 80013cc:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 80013d0:	f043 0301 	orr.w	r3, r3, #1
 80013d4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 80013d8:	f7ff fc36 	bl	8000c48 <HAL_GetTick>
 80013dc:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80013de:	4f2c      	ldr	r7, [pc, #176]	; (8001490 <HAL_RCC_OscConfig+0x520>)
 80013e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80013e4:	f013 0f02 	tst.w	r3, #2
 80013e8:	d123      	bne.n	8001432 <HAL_RCC_OscConfig+0x4c2>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80013ea:	f7ff fc2d 	bl	8000c48 <HAL_GetTick>
 80013ee:	1b80      	subs	r0, r0, r6
 80013f0:	2802      	cmp	r0, #2
 80013f2:	d9f5      	bls.n	80013e0 <HAL_RCC_OscConfig+0x470>
          return HAL_TIMEOUT;
 80013f4:	2003      	movs	r0, #3
 80013f6:	e0ff      	b.n	80015f8 <HAL_RCC_OscConfig+0x688>
      __HAL_RCC_PWR_CLK_DISABLE();
 80013f8:	4a25      	ldr	r2, [pc, #148]	; (8001490 <HAL_RCC_OscConfig+0x520>)
 80013fa:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80013fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001400:	6593      	str	r3, [r2, #88]	; 0x58
 8001402:	e7dc      	b.n	80013be <HAL_RCC_OscConfig+0x44e>
      __HAL_RCC_HSI48_DISABLE();
 8001404:	4a22      	ldr	r2, [pc, #136]	; (8001490 <HAL_RCC_OscConfig+0x520>)
 8001406:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 800140a:	f023 0301 	bic.w	r3, r3, #1
 800140e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 8001412:	f7ff fc19 	bl	8000c48 <HAL_GetTick>
 8001416:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001418:	4f1d      	ldr	r7, [pc, #116]	; (8001490 <HAL_RCC_OscConfig+0x520>)
 800141a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800141e:	f013 0f02 	tst.w	r3, #2
 8001422:	d006      	beq.n	8001432 <HAL_RCC_OscConfig+0x4c2>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001424:	f7ff fc10 	bl	8000c48 <HAL_GetTick>
 8001428:	1b80      	subs	r0, r0, r6
 800142a:	2802      	cmp	r0, #2
 800142c:	d9f5      	bls.n	800141a <HAL_RCC_OscConfig+0x4aa>
          return HAL_TIMEOUT;
 800142e:	2003      	movs	r0, #3
 8001430:	e0e2      	b.n	80015f8 <HAL_RCC_OscConfig+0x688>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001432:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001434:	2b00      	cmp	r3, #0
 8001436:	f000 80de 	beq.w	80015f6 <HAL_RCC_OscConfig+0x686>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800143a:	2b02      	cmp	r3, #2
 800143c:	d02c      	beq.n	8001498 <HAL_RCC_OscConfig+0x528>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800143e:	2d0c      	cmp	r5, #12
 8001440:	f000 80e1 	beq.w	8001606 <HAL_RCC_OscConfig+0x696>
        __HAL_RCC_PLL_DISABLE();
 8001444:	4b12      	ldr	r3, [pc, #72]	; (8001490 <HAL_RCC_OscConfig+0x520>)
 8001446:	681a      	ldr	r2, [r3, #0]
 8001448:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800144c:	601a      	str	r2, [r3, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
 8001454:	d104      	bne.n	8001460 <HAL_RCC_OscConfig+0x4f0>
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001456:	4a0e      	ldr	r2, [pc, #56]	; (8001490 <HAL_RCC_OscConfig+0x520>)
 8001458:	68d3      	ldr	r3, [r2, #12]
 800145a:	f023 0303 	bic.w	r3, r3, #3
 800145e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001460:	4a0b      	ldr	r2, [pc, #44]	; (8001490 <HAL_RCC_OscConfig+0x520>)
 8001462:	68d3      	ldr	r3, [r2, #12]
 8001464:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001468:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800146c:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 800146e:	f7ff fbeb 	bl	8000c48 <HAL_GetTick>
 8001472:	4604      	mov	r4, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001474:	4d06      	ldr	r5, [pc, #24]	; (8001490 <HAL_RCC_OscConfig+0x520>)
 8001476:	682b      	ldr	r3, [r5, #0]
 8001478:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800147c:	f000 80af 	beq.w	80015de <HAL_RCC_OscConfig+0x66e>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001480:	f7ff fbe2 	bl	8000c48 <HAL_GetTick>
 8001484:	1b00      	subs	r0, r0, r4
 8001486:	2802      	cmp	r0, #2
 8001488:	d9f5      	bls.n	8001476 <HAL_RCC_OscConfig+0x506>
            return HAL_TIMEOUT;
 800148a:	2003      	movs	r0, #3
 800148c:	e0b4      	b.n	80015f8 <HAL_RCC_OscConfig+0x688>
 800148e:	bf00      	nop
 8001490:	40021000 	.word	0x40021000
 8001494:	40007000 	.word	0x40007000
      pll_config = RCC->PLLCFGR;
 8001498:	4b5c      	ldr	r3, [pc, #368]	; (800160c <HAL_RCC_OscConfig+0x69c>)
 800149a:	68db      	ldr	r3, [r3, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800149c:	f003 0103 	and.w	r1, r3, #3
 80014a0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80014a2:	4291      	cmp	r1, r2
 80014a4:	d00f      	beq.n	80014c6 <HAL_RCC_OscConfig+0x556>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80014a6:	2d0c      	cmp	r5, #12
 80014a8:	f000 80a9 	beq.w	80015fe <HAL_RCC_OscConfig+0x68e>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80014ac:	4b57      	ldr	r3, [pc, #348]	; (800160c <HAL_RCC_OscConfig+0x69c>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
 80014b4:	f040 80a5 	bne.w	8001602 <HAL_RCC_OscConfig+0x692>
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80014b8:	4b54      	ldr	r3, [pc, #336]	; (800160c <HAL_RCC_OscConfig+0x69c>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80014c0:	d02b      	beq.n	800151a <HAL_RCC_OscConfig+0x5aa>
            return HAL_ERROR;
 80014c2:	2001      	movs	r0, #1
 80014c4:	e098      	b.n	80015f8 <HAL_RCC_OscConfig+0x688>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80014c6:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80014ca:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80014cc:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80014ce:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 80014d2:	d1e8      	bne.n	80014a6 <HAL_RCC_OscConfig+0x536>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80014d4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80014d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80014da:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80014de:	d1e2      	bne.n	80014a6 <HAL_RCC_OscConfig+0x536>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80014e0:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80014e4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80014e6:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 80014ea:	d1dc      	bne.n	80014a6 <HAL_RCC_OscConfig+0x536>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80014ec:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 80014f0:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80014f2:	0852      	lsrs	r2, r2, #1
 80014f4:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80014f6:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80014fa:	d1d4      	bne.n	80014a6 <HAL_RCC_OscConfig+0x536>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80014fc:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8001500:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001502:	0852      	lsrs	r2, r2, #1
 8001504:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001506:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 800150a:	d1cc      	bne.n	80014a6 <HAL_RCC_OscConfig+0x536>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800150c:	4b3f      	ldr	r3, [pc, #252]	; (800160c <HAL_RCC_OscConfig+0x69c>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001514:	d049      	beq.n	80015aa <HAL_RCC_OscConfig+0x63a>
  return HAL_OK;
 8001516:	2000      	movs	r0, #0
 8001518:	e06e      	b.n	80015f8 <HAL_RCC_OscConfig+0x688>
            __HAL_RCC_PLL_DISABLE();
 800151a:	4a3c      	ldr	r2, [pc, #240]	; (800160c <HAL_RCC_OscConfig+0x69c>)
 800151c:	6813      	ldr	r3, [r2, #0]
 800151e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001522:	6013      	str	r3, [r2, #0]
            tickstart = HAL_GetTick();
 8001524:	f7ff fb90 	bl	8000c48 <HAL_GetTick>
 8001528:	4605      	mov	r5, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800152a:	4e38      	ldr	r6, [pc, #224]	; (800160c <HAL_RCC_OscConfig+0x69c>)
 800152c:	6833      	ldr	r3, [r6, #0]
 800152e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001532:	d006      	beq.n	8001542 <HAL_RCC_OscConfig+0x5d2>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001534:	f7ff fb88 	bl	8000c48 <HAL_GetTick>
 8001538:	1b40      	subs	r0, r0, r5
 800153a:	2802      	cmp	r0, #2
 800153c:	d9f6      	bls.n	800152c <HAL_RCC_OscConfig+0x5bc>
                return HAL_TIMEOUT;
 800153e:	2003      	movs	r0, #3
 8001540:	e05a      	b.n	80015f8 <HAL_RCC_OscConfig+0x688>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001542:	4a32      	ldr	r2, [pc, #200]	; (800160c <HAL_RCC_OscConfig+0x69c>)
 8001544:	68d1      	ldr	r1, [r2, #12]
 8001546:	4b32      	ldr	r3, [pc, #200]	; (8001610 <HAL_RCC_OscConfig+0x6a0>)
 8001548:	400b      	ands	r3, r1
 800154a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800154c:	430b      	orrs	r3, r1
 800154e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001550:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001554:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8001556:	ea43 63c1 	orr.w	r3, r3, r1, lsl #27
 800155a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800155c:	3901      	subs	r1, #1
 800155e:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8001562:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8001564:	0849      	lsrs	r1, r1, #1
 8001566:	3901      	subs	r1, #1
 8001568:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 800156c:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800156e:	0849      	lsrs	r1, r1, #1
 8001570:	3901      	subs	r1, #1
 8001572:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 8001576:	60d3      	str	r3, [r2, #12]
            __HAL_RCC_PLL_ENABLE();
 8001578:	6813      	ldr	r3, [r2, #0]
 800157a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800157e:	6013      	str	r3, [r2, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001580:	68d3      	ldr	r3, [r2, #12]
 8001582:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001586:	60d3      	str	r3, [r2, #12]
            tickstart = HAL_GetTick();
 8001588:	f7ff fb5e 	bl	8000c48 <HAL_GetTick>
 800158c:	4604      	mov	r4, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800158e:	4d1f      	ldr	r5, [pc, #124]	; (800160c <HAL_RCC_OscConfig+0x69c>)
 8001590:	682b      	ldr	r3, [r5, #0]
 8001592:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001596:	d106      	bne.n	80015a6 <HAL_RCC_OscConfig+0x636>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001598:	f7ff fb56 	bl	8000c48 <HAL_GetTick>
 800159c:	1b00      	subs	r0, r0, r4
 800159e:	2802      	cmp	r0, #2
 80015a0:	d9f6      	bls.n	8001590 <HAL_RCC_OscConfig+0x620>
                return HAL_TIMEOUT;
 80015a2:	2003      	movs	r0, #3
 80015a4:	e028      	b.n	80015f8 <HAL_RCC_OscConfig+0x688>
  return HAL_OK;
 80015a6:	2000      	movs	r0, #0
 80015a8:	e026      	b.n	80015f8 <HAL_RCC_OscConfig+0x688>
          __HAL_RCC_PLL_ENABLE();
 80015aa:	4b18      	ldr	r3, [pc, #96]	; (800160c <HAL_RCC_OscConfig+0x69c>)
 80015ac:	681a      	ldr	r2, [r3, #0]
 80015ae:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80015b2:	601a      	str	r2, [r3, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80015b4:	68da      	ldr	r2, [r3, #12]
 80015b6:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80015ba:	60da      	str	r2, [r3, #12]
          tickstart = HAL_GetTick();
 80015bc:	f7ff fb44 	bl	8000c48 <HAL_GetTick>
 80015c0:	4604      	mov	r4, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015c2:	4d12      	ldr	r5, [pc, #72]	; (800160c <HAL_RCC_OscConfig+0x69c>)
 80015c4:	682b      	ldr	r3, [r5, #0]
 80015c6:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80015ca:	d106      	bne.n	80015da <HAL_RCC_OscConfig+0x66a>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015cc:	f7ff fb3c 	bl	8000c48 <HAL_GetTick>
 80015d0:	1b03      	subs	r3, r0, r4
 80015d2:	2b02      	cmp	r3, #2
 80015d4:	d9f6      	bls.n	80015c4 <HAL_RCC_OscConfig+0x654>
              return HAL_TIMEOUT;
 80015d6:	2003      	movs	r0, #3
 80015d8:	e00e      	b.n	80015f8 <HAL_RCC_OscConfig+0x688>
  return HAL_OK;
 80015da:	2000      	movs	r0, #0
 80015dc:	e00c      	b.n	80015f8 <HAL_RCC_OscConfig+0x688>
 80015de:	2000      	movs	r0, #0
 80015e0:	e00a      	b.n	80015f8 <HAL_RCC_OscConfig+0x688>
    return HAL_ERROR;
 80015e2:	2001      	movs	r0, #1
}
 80015e4:	4770      	bx	lr
        return HAL_ERROR;
 80015e6:	2001      	movs	r0, #1
 80015e8:	e006      	b.n	80015f8 <HAL_RCC_OscConfig+0x688>
            return HAL_ERROR;
 80015ea:	2001      	movs	r0, #1
 80015ec:	e004      	b.n	80015f8 <HAL_RCC_OscConfig+0x688>
        return HAL_ERROR;
 80015ee:	2001      	movs	r0, #1
 80015f0:	e002      	b.n	80015f8 <HAL_RCC_OscConfig+0x688>
        return HAL_ERROR;
 80015f2:	2001      	movs	r0, #1
 80015f4:	e000      	b.n	80015f8 <HAL_RCC_OscConfig+0x688>
  return HAL_OK;
 80015f6:	2000      	movs	r0, #0
}
 80015f8:	b003      	add	sp, #12
 80015fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          return HAL_ERROR;
 80015fe:	2001      	movs	r0, #1
 8001600:	e7fa      	b.n	80015f8 <HAL_RCC_OscConfig+0x688>
            return HAL_ERROR;
 8001602:	2001      	movs	r0, #1
 8001604:	e7f8      	b.n	80015f8 <HAL_RCC_OscConfig+0x688>
        return HAL_ERROR;
 8001606:	2001      	movs	r0, #1
 8001608:	e7f6      	b.n	80015f8 <HAL_RCC_OscConfig+0x688>
 800160a:	bf00      	nop
 800160c:	40021000 	.word	0x40021000
 8001610:	019d800c 	.word	0x019d800c

08001614 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8001614:	2800      	cmp	r0, #0
 8001616:	f000 80d5 	beq.w	80017c4 <HAL_RCC_ClockConfig+0x1b0>
{
 800161a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800161e:	460c      	mov	r4, r1
 8001620:	4605      	mov	r5, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001622:	4b8f      	ldr	r3, [pc, #572]	; (8001860 <HAL_RCC_ClockConfig+0x24c>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f003 030f 	and.w	r3, r3, #15
 800162a:	428b      	cmp	r3, r1
 800162c:	d20b      	bcs.n	8001646 <HAL_RCC_ClockConfig+0x32>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800162e:	4a8c      	ldr	r2, [pc, #560]	; (8001860 <HAL_RCC_ClockConfig+0x24c>)
 8001630:	6813      	ldr	r3, [r2, #0]
 8001632:	f023 030f 	bic.w	r3, r3, #15
 8001636:	430b      	orrs	r3, r1
 8001638:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800163a:	6813      	ldr	r3, [r2, #0]
 800163c:	f003 030f 	and.w	r3, r3, #15
 8001640:	428b      	cmp	r3, r1
 8001642:	f040 80c1 	bne.w	80017c8 <HAL_RCC_ClockConfig+0x1b4>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001646:	682b      	ldr	r3, [r5, #0]
 8001648:	f013 0f01 	tst.w	r3, #1
 800164c:	f000 80c2 	beq.w	80017d4 <HAL_RCC_ClockConfig+0x1c0>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001650:	686a      	ldr	r2, [r5, #4]
 8001652:	2a03      	cmp	r2, #3
 8001654:	d00b      	beq.n	800166e <HAL_RCC_ClockConfig+0x5a>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001656:	2a02      	cmp	r2, #2
 8001658:	d069      	beq.n	800172e <HAL_RCC_ClockConfig+0x11a>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800165a:	2a00      	cmp	r2, #0
 800165c:	f040 8095 	bne.w	800178a <HAL_RCC_ClockConfig+0x176>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001660:	4b80      	ldr	r3, [pc, #512]	; (8001864 <HAL_RCC_ClockConfig+0x250>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f013 0f02 	tst.w	r3, #2
 8001668:	d166      	bne.n	8001738 <HAL_RCC_ClockConfig+0x124>
          return HAL_ERROR;
 800166a:	2001      	movs	r0, #1
 800166c:	e0f5      	b.n	800185a <HAL_RCC_ClockConfig+0x246>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800166e:	4a7d      	ldr	r2, [pc, #500]	; (8001864 <HAL_RCC_ClockConfig+0x250>)
 8001670:	6812      	ldr	r2, [r2, #0]
 8001672:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8001676:	d101      	bne.n	800167c <HAL_RCC_ClockConfig+0x68>
        return HAL_ERROR;
 8001678:	2001      	movs	r0, #1
 800167a:	e0ee      	b.n	800185a <HAL_RCC_ClockConfig+0x246>
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
  uint32_t msirange = 0U;
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 800167c:	4a79      	ldr	r2, [pc, #484]	; (8001864 <HAL_RCC_ClockConfig+0x250>)
 800167e:	68d2      	ldr	r2, [r2, #12]
 8001680:	f002 0203 	and.w	r2, r2, #3
 8001684:	2a01      	cmp	r2, #1
 8001686:	d02f      	beq.n	80016e8 <HAL_RCC_ClockConfig+0xd4>
  uint32_t msirange = 0U;
 8001688:	2600      	movs	r6, #0
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800168a:	4a76      	ldr	r2, [pc, #472]	; (8001864 <HAL_RCC_ClockConfig+0x250>)
 800168c:	68d1      	ldr	r1, [r2, #12]
 800168e:	f001 0103 	and.w	r1, r1, #3

  switch (pllsource)
 8001692:	2902      	cmp	r1, #2
 8001694:	d039      	beq.n	800170a <HAL_RCC_ClockConfig+0xf6>
 8001696:	4a74      	ldr	r2, [pc, #464]	; (8001868 <HAL_RCC_ClockConfig+0x254>)
 8001698:	2903      	cmp	r1, #3
 800169a:	bf08      	it	eq
 800169c:	4616      	moveq	r6, r2
  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
    break;
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800169e:	4971      	ldr	r1, [pc, #452]	; (8001864 <HAL_RCC_ClockConfig+0x250>)
 80016a0:	68c8      	ldr	r0, [r1, #12]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80016a2:	68ca      	ldr	r2, [r1, #12]
 80016a4:	f3c2 2206 	ubfx	r2, r2, #8, #7
 80016a8:	fb06 f202 	mul.w	r2, r6, r2
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80016ac:	68c9      	ldr	r1, [r1, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80016ae:	f3c0 1003 	ubfx	r0, r0, #4, #4
 80016b2:	3001      	adds	r0, #1
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80016b4:	fbb2 f2f0 	udiv	r2, r2, r0
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80016b8:	f3c1 6141 	ubfx	r1, r1, #25, #2
 80016bc:	3101      	adds	r1, #1
 80016be:	0049      	lsls	r1, r1, #1
  sysclockfreq = pllvco / pllr;
 80016c0:	fbb2 f2f1 	udiv	r2, r2, r1
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80016c4:	4969      	ldr	r1, [pc, #420]	; (800186c <HAL_RCC_ClockConfig+0x258>)
 80016c6:	428a      	cmp	r2, r1
 80016c8:	d966      	bls.n	8001798 <HAL_RCC_ClockConfig+0x184>
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80016ca:	4a66      	ldr	r2, [pc, #408]	; (8001864 <HAL_RCC_ClockConfig+0x250>)
 80016cc:	6892      	ldr	r2, [r2, #8]
 80016ce:	f012 0ff0 	tst.w	r2, #240	; 0xf0
 80016d2:	d11c      	bne.n	800170e <HAL_RCC_ClockConfig+0xfa>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80016d4:	4a63      	ldr	r2, [pc, #396]	; (8001864 <HAL_RCC_ClockConfig+0x250>)
 80016d6:	6893      	ldr	r3, [r2, #8]
 80016d8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80016dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016e0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80016e2:	f04f 0980 	mov.w	r9, #128	; 0x80
 80016e6:	e035      	b.n	8001754 <HAL_RCC_ClockConfig+0x140>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80016e8:	4a5e      	ldr	r2, [pc, #376]	; (8001864 <HAL_RCC_ClockConfig+0x250>)
 80016ea:	6812      	ldr	r2, [r2, #0]
 80016ec:	f012 0f08 	tst.w	r2, #8
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80016f0:	4a5c      	ldr	r2, [pc, #368]	; (8001864 <HAL_RCC_ClockConfig+0x250>)
 80016f2:	bf07      	ittee	eq
 80016f4:	f8d2 2094 	ldreq.w	r2, [r2, #148]	; 0x94
 80016f8:	f3c2 2203 	ubfxeq	r2, r2, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80016fc:	6812      	ldrne	r2, [r2, #0]
 80016fe:	f3c2 1203 	ubfxne	r2, r2, #4, #4
    msirange = MSIRangeTable[msirange];
 8001702:	495b      	ldr	r1, [pc, #364]	; (8001870 <HAL_RCC_ClockConfig+0x25c>)
 8001704:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 8001708:	e7bf      	b.n	800168a <HAL_RCC_ClockConfig+0x76>
    pllvco = HSI_VALUE;
 800170a:	4e5a      	ldr	r6, [pc, #360]	; (8001874 <HAL_RCC_ClockConfig+0x260>)
 800170c:	e7c7      	b.n	800169e <HAL_RCC_ClockConfig+0x8a>
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 800170e:	f013 0902 	ands.w	r9, r3, #2
 8001712:	d01f      	beq.n	8001754 <HAL_RCC_ClockConfig+0x140>
 8001714:	68ab      	ldr	r3, [r5, #8]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d141      	bne.n	800179e <HAL_RCC_ClockConfig+0x18a>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800171a:	4a52      	ldr	r2, [pc, #328]	; (8001864 <HAL_RCC_ClockConfig+0x250>)
 800171c:	6893      	ldr	r3, [r2, #8]
 800171e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001722:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001726:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001728:	f04f 0980 	mov.w	r9, #128	; 0x80
 800172c:	e012      	b.n	8001754 <HAL_RCC_ClockConfig+0x140>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800172e:	4b4d      	ldr	r3, [pc, #308]	; (8001864 <HAL_RCC_ClockConfig+0x250>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001736:	d049      	beq.n	80017cc <HAL_RCC_ClockConfig+0x1b8>
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8001738:	f7ff fbc6 	bl	8000ec8 <HAL_RCC_GetSysClockFreq>
 800173c:	4b4b      	ldr	r3, [pc, #300]	; (800186c <HAL_RCC_ClockConfig+0x258>)
 800173e:	4298      	cmp	r0, r3
 8001740:	d930      	bls.n	80017a4 <HAL_RCC_ClockConfig+0x190>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001742:	4a48      	ldr	r2, [pc, #288]	; (8001864 <HAL_RCC_ClockConfig+0x250>)
 8001744:	6893      	ldr	r3, [r2, #8]
 8001746:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800174a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800174e:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001750:	f04f 0980 	mov.w	r9, #128	; 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001754:	4a43      	ldr	r2, [pc, #268]	; (8001864 <HAL_RCC_ClockConfig+0x250>)
 8001756:	6893      	ldr	r3, [r2, #8]
 8001758:	f023 0303 	bic.w	r3, r3, #3
 800175c:	6869      	ldr	r1, [r5, #4]
 800175e:	430b      	orrs	r3, r1
 8001760:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8001762:	f7ff fa71 	bl	8000c48 <HAL_GetTick>
 8001766:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001768:	4f3e      	ldr	r7, [pc, #248]	; (8001864 <HAL_RCC_ClockConfig+0x250>)
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800176a:	f241 3888 	movw	r8, #5000	; 0x1388
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800176e:	68bb      	ldr	r3, [r7, #8]
 8001770:	f003 030c 	and.w	r3, r3, #12
 8001774:	686a      	ldr	r2, [r5, #4]
 8001776:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800177a:	d016      	beq.n	80017aa <HAL_RCC_ClockConfig+0x196>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800177c:	f7ff fa64 	bl	8000c48 <HAL_GetTick>
 8001780:	1b80      	subs	r0, r0, r6
 8001782:	4540      	cmp	r0, r8
 8001784:	d9f3      	bls.n	800176e <HAL_RCC_ClockConfig+0x15a>
        return HAL_TIMEOUT;
 8001786:	2003      	movs	r0, #3
 8001788:	e067      	b.n	800185a <HAL_RCC_ClockConfig+0x246>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800178a:	4b36      	ldr	r3, [pc, #216]	; (8001864 <HAL_RCC_ClockConfig+0x250>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001792:	d1d1      	bne.n	8001738 <HAL_RCC_ClockConfig+0x124>
          return HAL_ERROR;
 8001794:	2001      	movs	r0, #1
 8001796:	e060      	b.n	800185a <HAL_RCC_ClockConfig+0x246>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001798:	f04f 0900 	mov.w	r9, #0
 800179c:	e7da      	b.n	8001754 <HAL_RCC_ClockConfig+0x140>
 800179e:	f04f 0900 	mov.w	r9, #0
 80017a2:	e7d7      	b.n	8001754 <HAL_RCC_ClockConfig+0x140>
 80017a4:	f04f 0900 	mov.w	r9, #0
 80017a8:	e7d4      	b.n	8001754 <HAL_RCC_ClockConfig+0x140>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017aa:	682b      	ldr	r3, [r5, #0]
 80017ac:	f013 0f02 	tst.w	r3, #2
 80017b0:	d113      	bne.n	80017da <HAL_RCC_ClockConfig+0x1c6>
    if(hpre == RCC_SYSCLK_DIV2)
 80017b2:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
 80017b6:	d117      	bne.n	80017e8 <HAL_RCC_ClockConfig+0x1d4>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80017b8:	4a2a      	ldr	r2, [pc, #168]	; (8001864 <HAL_RCC_ClockConfig+0x250>)
 80017ba:	6893      	ldr	r3, [r2, #8]
 80017bc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80017c0:	6093      	str	r3, [r2, #8]
 80017c2:	e011      	b.n	80017e8 <HAL_RCC_ClockConfig+0x1d4>
    return HAL_ERROR;
 80017c4:	2001      	movs	r0, #1
}
 80017c6:	4770      	bx	lr
      return HAL_ERROR;
 80017c8:	2001      	movs	r0, #1
 80017ca:	e046      	b.n	800185a <HAL_RCC_ClockConfig+0x246>
          return HAL_ERROR;
 80017cc:	2001      	movs	r0, #1
 80017ce:	e044      	b.n	800185a <HAL_RCC_ClockConfig+0x246>
      return HAL_ERROR;
 80017d0:	2001      	movs	r0, #1
 80017d2:	e042      	b.n	800185a <HAL_RCC_ClockConfig+0x246>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017d4:	f013 0f02 	tst.w	r3, #2
 80017d8:	d006      	beq.n	80017e8 <HAL_RCC_ClockConfig+0x1d4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017da:	4a22      	ldr	r2, [pc, #136]	; (8001864 <HAL_RCC_ClockConfig+0x250>)
 80017dc:	6893      	ldr	r3, [r2, #8]
 80017de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80017e2:	68a9      	ldr	r1, [r5, #8]
 80017e4:	430b      	orrs	r3, r1
 80017e6:	6093      	str	r3, [r2, #8]
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80017e8:	4b1d      	ldr	r3, [pc, #116]	; (8001860 <HAL_RCC_ClockConfig+0x24c>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f003 030f 	and.w	r3, r3, #15
 80017f0:	42a3      	cmp	r3, r4
 80017f2:	d90a      	bls.n	800180a <HAL_RCC_ClockConfig+0x1f6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017f4:	4a1a      	ldr	r2, [pc, #104]	; (8001860 <HAL_RCC_ClockConfig+0x24c>)
 80017f6:	6813      	ldr	r3, [r2, #0]
 80017f8:	f023 030f 	bic.w	r3, r3, #15
 80017fc:	4323      	orrs	r3, r4
 80017fe:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001800:	6813      	ldr	r3, [r2, #0]
 8001802:	f003 030f 	and.w	r3, r3, #15
 8001806:	42a3      	cmp	r3, r4
 8001808:	d1e2      	bne.n	80017d0 <HAL_RCC_ClockConfig+0x1bc>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800180a:	682b      	ldr	r3, [r5, #0]
 800180c:	f013 0f04 	tst.w	r3, #4
 8001810:	d006      	beq.n	8001820 <HAL_RCC_ClockConfig+0x20c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001812:	4a14      	ldr	r2, [pc, #80]	; (8001864 <HAL_RCC_ClockConfig+0x250>)
 8001814:	6893      	ldr	r3, [r2, #8]
 8001816:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800181a:	68e9      	ldr	r1, [r5, #12]
 800181c:	430b      	orrs	r3, r1
 800181e:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001820:	682b      	ldr	r3, [r5, #0]
 8001822:	f013 0f08 	tst.w	r3, #8
 8001826:	d007      	beq.n	8001838 <HAL_RCC_ClockConfig+0x224>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001828:	4a0e      	ldr	r2, [pc, #56]	; (8001864 <HAL_RCC_ClockConfig+0x250>)
 800182a:	6893      	ldr	r3, [r2, #8]
 800182c:	6929      	ldr	r1, [r5, #16]
 800182e:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001832:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001836:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001838:	f7ff fb46 	bl	8000ec8 <HAL_RCC_GetSysClockFreq>
 800183c:	4b09      	ldr	r3, [pc, #36]	; (8001864 <HAL_RCC_ClockConfig+0x250>)
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001844:	4a0c      	ldr	r2, [pc, #48]	; (8001878 <HAL_RCC_ClockConfig+0x264>)
 8001846:	5cd3      	ldrb	r3, [r2, r3]
 8001848:	f003 031f 	and.w	r3, r3, #31
 800184c:	40d8      	lsrs	r0, r3
 800184e:	4b0b      	ldr	r3, [pc, #44]	; (800187c <HAL_RCC_ClockConfig+0x268>)
 8001850:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 8001852:	4b0b      	ldr	r3, [pc, #44]	; (8001880 <HAL_RCC_ClockConfig+0x26c>)
 8001854:	6818      	ldr	r0, [r3, #0]
 8001856:	f7ff f9b3 	bl	8000bc0 <HAL_InitTick>
}
 800185a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800185e:	bf00      	nop
 8001860:	40022000 	.word	0x40022000
 8001864:	40021000 	.word	0x40021000
 8001868:	007a1200 	.word	0x007a1200
 800186c:	04c4b400 	.word	0x04c4b400
 8001870:	08003134 	.word	0x08003134
 8001874:	00f42400 	.word	0x00f42400
 8001878:	08003124 	.word	0x08003124
 800187c:	20000008 	.word	0x20000008
 8001880:	20000004 	.word	0x20000004

08001884 <Kalmanfilter>:
#include <math.h>

/*
 * Kalman filter function that uses the assembly subroutine
 */
int Kalmanfilter(float* InputArray, float* OutputArray, kalman_state* kstate, int Length) {
 8001884:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	for (int i=0; i<Length; i++) {
 8001888:	1e1f      	subs	r7, r3, #0
 800188a:	dd0d      	ble.n	80018a8 <Kalmanfilter+0x24>
 800188c:	4606      	mov	r6, r0
 800188e:	4690      	mov	r8, r2
 8001890:	460d      	mov	r5, r1
 8001892:	2400      	movs	r4, #0
		OutputArray[i] = kalman(kstate, InputArray[i]);
 8001894:	ecb6 0a01 	vldmia	r6!, {s0}
 8001898:	4640      	mov	r0, r8
 800189a:	f7fe fcaf 	bl	80001fc <kalman>
 800189e:	eca5 0a01 	vstmia	r5!, {s0}
	for (int i=0; i<Length; i++) {
 80018a2:	3401      	adds	r4, #1
 80018a4:	42a7      	cmp	r7, r4
 80018a6:	d1f5      	bne.n	8001894 <Kalmanfilter+0x10>
	}
	return 0;
}
 80018a8:	2000      	movs	r0, #0
 80018aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080018ae <kalman_c>:

/*
 * Kalman filter rewritten in C
 */
float kalman_c(kalman_state* state, float measurement) {
	state->p += state->q;
 80018ae:	edd0 7a03 	vldr	s15, [r0, #12]
 80018b2:	ed90 7a00 	vldr	s14, [r0]
 80018b6:	ee37 7a87 	vadd.f32	s14, s15, s14
	state->k = state->p / (state->p + state->r);
 80018ba:	edd0 7a01 	vldr	s15, [r0, #4]
 80018be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018c2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80018c6:	edc0 6a04 	vstr	s13, [r0, #16]
	state->x = state->x + state->k * (measurement - state->x);
 80018ca:	edd0 7a02 	vldr	s15, [r0, #8]
 80018ce:	ee30 0a67 	vsub.f32	s0, s0, s15
 80018d2:	ee20 0a26 	vmul.f32	s0, s0, s13
 80018d6:	ee30 0a27 	vadd.f32	s0, s0, s15
 80018da:	ed80 0a02 	vstr	s0, [r0, #8]
	state->p = (1 - state->k) * state->p;
 80018de:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80018e2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80018e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018ea:	edc0 7a03 	vstr	s15, [r0, #12]

	return state->x;
}
 80018ee:	4770      	bx	lr

080018f0 <Kalmanfilter_c>:
int Kalmanfilter_c(float* InputArray, float* OutputArray, kalman_state* kstate, int Length) {
 80018f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	for (int i=0; i<Length; i++) {
 80018f4:	1e1f      	subs	r7, r3, #0
 80018f6:	dd0d      	ble.n	8001914 <Kalmanfilter_c+0x24>
 80018f8:	4606      	mov	r6, r0
 80018fa:	4690      	mov	r8, r2
 80018fc:	460d      	mov	r5, r1
 80018fe:	2400      	movs	r4, #0
		OutputArray[i] = kalman_c(kstate, InputArray[i]);
 8001900:	ecb6 0a01 	vldmia	r6!, {s0}
 8001904:	4640      	mov	r0, r8
 8001906:	f7ff ffd2 	bl	80018ae <kalman_c>
 800190a:	eca5 0a01 	vstmia	r5!, {s0}
	for (int i=0; i<Length; i++) {
 800190e:	3401      	adds	r4, #1
 8001910:	42a7      	cmp	r7, r4
 8001912:	d1f5      	bne.n	8001900 <Kalmanfilter_c+0x10>
}
 8001914:	2000      	movs	r0, #0
 8001916:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800191a <kalman_cmsis>:
}

/*
 * Kalman filter rewritten in C and cmsis-dsp functions
 */
float kalman_cmsis(kalman_state* state, float measurement) {
 800191a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800191c:	b089      	sub	sp, #36	; 0x24
 800191e:	4604      	mov	r4, r0
 8001920:	ed8d 0a01 	vstr	s0, [sp, #4]
	float a = 0.0;	//p + r
 8001924:	2300      	movs	r3, #0
 8001926:	9307      	str	r3, [sp, #28]
	float b = 0.0;	//measurement - x
 8001928:	9306      	str	r3, [sp, #24]
	float c = 0.0;	//k * (measurement - x)
 800192a:	9305      	str	r3, [sp, #20]
	float d = 0.0;	//(1-k)
 800192c:	9304      	str	r3, [sp, #16]
	float constant = 1;
 800192e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001932:	9303      	str	r3, [sp, #12]

	arm_add_f32(&state->p, &state->q, &state->p, 1);
 8001934:	f100 050c 	add.w	r5, r0, #12
 8001938:	2301      	movs	r3, #1
 800193a:	462a      	mov	r2, r5
 800193c:	4601      	mov	r1, r0
 800193e:	4628      	mov	r0, r5
 8001940:	f001 f96c 	bl	8002c1c <arm_add_f32>
	arm_add_f32(&state->p, &state->r, &a, 1);
 8001944:	2301      	movs	r3, #1
 8001946:	aa07      	add	r2, sp, #28
 8001948:	1d21      	adds	r1, r4, #4
 800194a:	4628      	mov	r0, r5
 800194c:	f001 f966 	bl	8002c1c <arm_add_f32>
	state->k = (state->p) / a;
 8001950:	edd4 6a03 	vldr	s13, [r4, #12]
 8001954:	ed9d 7a07 	vldr	s14, [sp, #28]
 8001958:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800195c:	edc4 7a04 	vstr	s15, [r4, #16]
	arm_sub_f32(&measurement, &state->x, &b, 1);
 8001960:	f104 0608 	add.w	r6, r4, #8
 8001964:	2301      	movs	r3, #1
 8001966:	aa06      	add	r2, sp, #24
 8001968:	4631      	mov	r1, r6
 800196a:	a801      	add	r0, sp, #4
 800196c:	f001 f8a2 	bl	8002ab4 <arm_sub_f32>
	arm_mult_f32(&state->k, &b, &c, 1);
 8001970:	f104 0710 	add.w	r7, r4, #16
 8001974:	2301      	movs	r3, #1
 8001976:	aa05      	add	r2, sp, #20
 8001978:	a906      	add	r1, sp, #24
 800197a:	4638      	mov	r0, r7
 800197c:	f001 f8f4 	bl	8002b68 <arm_mult_f32>
	arm_add_f32(&state->x, &c, &state->x, 1);
 8001980:	2301      	movs	r3, #1
 8001982:	4632      	mov	r2, r6
 8001984:	a905      	add	r1, sp, #20
 8001986:	4630      	mov	r0, r6
 8001988:	f001 f948 	bl	8002c1c <arm_add_f32>
	arm_sub_f32(&constant, &state->k, &d, 1);
 800198c:	2301      	movs	r3, #1
 800198e:	aa04      	add	r2, sp, #16
 8001990:	4639      	mov	r1, r7
 8001992:	a803      	add	r0, sp, #12
 8001994:	f001 f88e 	bl	8002ab4 <arm_sub_f32>
	arm_mult_f32(&d, &state->q, &state->p, 1);
 8001998:	2301      	movs	r3, #1
 800199a:	462a      	mov	r2, r5
 800199c:	4621      	mov	r1, r4
 800199e:	a804      	add	r0, sp, #16
 80019a0:	f001 f8e2 	bl	8002b68 <arm_mult_f32>
}
 80019a4:	b009      	add	sp, #36	; 0x24
 80019a6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080019a8 <Kalmanfilter_cmsis>:
int Kalmanfilter_cmsis(float* InputArray, float* OutputArray, kalman_state* kstate, int Length) {
 80019a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	for (int i=0; i<Length; i++) {
 80019ac:	1e1f      	subs	r7, r3, #0
 80019ae:	dd0d      	ble.n	80019cc <Kalmanfilter_cmsis+0x24>
 80019b0:	4606      	mov	r6, r0
 80019b2:	4690      	mov	r8, r2
 80019b4:	460d      	mov	r5, r1
 80019b6:	2400      	movs	r4, #0
		OutputArray[i] = kalman_cmsis(kstate, InputArray[i]);
 80019b8:	ecb6 0a01 	vldmia	r6!, {s0}
 80019bc:	4640      	mov	r0, r8
 80019be:	f7ff ffac 	bl	800191a <kalman_cmsis>
 80019c2:	eca5 0a01 	vstmia	r5!, {s0}
	for (int i=0; i<Length; i++) {
 80019c6:	3401      	adds	r4, #1
 80019c8:	42a7      	cmp	r7, r4
 80019ca:	d1f5      	bne.n	80019b8 <Kalmanfilter_cmsis+0x10>
}
 80019cc:	2000      	movs	r0, #0
 80019ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080019d2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019d2:	b500      	push	{lr}
 80019d4:	b097      	sub	sp, #92	; 0x5c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019d6:	2244      	movs	r2, #68	; 0x44
 80019d8:	2100      	movs	r1, #0
 80019da:	a805      	add	r0, sp, #20
 80019dc:	f001 f9b0 	bl	8002d40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019e0:	2000      	movs	r0, #0
 80019e2:	9000      	str	r0, [sp, #0]
 80019e4:	9001      	str	r0, [sp, #4]
 80019e6:	9002      	str	r0, [sp, #8]
 80019e8:	9003      	str	r0, [sp, #12]
 80019ea:	9004      	str	r0, [sp, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80019ec:	f7ff f9a0 	bl	8000d30 <HAL_PWREx_ControlVoltageScaling>
 80019f0:	bb20      	cbnz	r0, 8001a3c <SystemClock_Config+0x6a>
    Error_Handler();
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80019f2:	2310      	movs	r3, #16
 80019f4:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80019f6:	2201      	movs	r2, #1
 80019f8:	920b      	str	r2, [sp, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80019fa:	2300      	movs	r3, #0
 80019fc:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80019fe:	2360      	movs	r3, #96	; 0x60
 8001a00:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a02:	2302      	movs	r3, #2
 8001a04:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001a06:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001a08:	9211      	str	r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8001a0a:	223c      	movs	r2, #60	; 0x3c
 8001a0c:	9212      	str	r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a0e:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001a10:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001a12:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a14:	a805      	add	r0, sp, #20
 8001a16:	f7ff faab 	bl	8000f70 <HAL_RCC_OscConfig>
 8001a1a:	b988      	cbnz	r0, 8001a40 <SystemClock_Config+0x6e>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a1c:	230f      	movs	r3, #15
 8001a1e:	9300      	str	r3, [sp, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a20:	2303      	movs	r3, #3
 8001a22:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a24:	2300      	movs	r3, #0
 8001a26:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a28:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a2a:	9304      	str	r3, [sp, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001a2c:	2105      	movs	r1, #5
 8001a2e:	4668      	mov	r0, sp
 8001a30:	f7ff fdf0 	bl	8001614 <HAL_RCC_ClockConfig>
 8001a34:	b930      	cbnz	r0, 8001a44 <SystemClock_Config+0x72>
  {
    Error_Handler();
  }
}
 8001a36:	b017      	add	sp, #92	; 0x5c
 8001a38:	f85d fb04 	ldr.w	pc, [sp], #4
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a3c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a3e:	e7fe      	b.n	8001a3e <SystemClock_Config+0x6c>
 8001a40:	b672      	cpsid	i
 8001a42:	e7fe      	b.n	8001a42 <SystemClock_Config+0x70>
 8001a44:	b672      	cpsid	i
 8001a46:	e7fe      	b.n	8001a46 <SystemClock_Config+0x74>

08001a48 <main>:
{
 8001a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001a4c:	f5ad 7d05 	sub.w	sp, sp, #532	; 0x214
 8001a50:	af02      	add	r7, sp, #8
  HAL_Init();
 8001a52:	f7ff f8dd 	bl	8000c10 <HAL_Init>
  SystemClock_Config();
 8001a56:	f7ff ffbc 	bl	80019d2 <SystemClock_Config>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a5a:	4b77      	ldr	r3, [pc, #476]	; (8001c38 <main+0x1f0>)
 8001a5c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a5e:	f042 0201 	orr.w	r2, r2, #1
 8001a62:	64da      	str	r2, [r3, #76]	; 0x4c
 8001a64:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a66:	f002 0201 	and.w	r2, r2, #1
 8001a6a:	617a      	str	r2, [r7, #20]
 8001a6c:	697a      	ldr	r2, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a6e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a70:	f042 0202 	orr.w	r2, r2, #2
 8001a74:	64da      	str	r2, [r3, #76]	; 0x4c
 8001a76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a78:	f003 0302 	and.w	r3, r3, #2
 8001a7c:	61bb      	str	r3, [r7, #24]
 8001a7e:	69bb      	ldr	r3, [r7, #24]
  struct kalman_state testState = {0.1, 0.1, 5.0, 0.1, 0};
 8001a80:	f507 74fa 	add.w	r4, r7, #500	; 0x1f4
 8001a84:	4d6d      	ldr	r5, [pc, #436]	; (8001c3c <main+0x1f4>)
 8001a86:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a88:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a8a:	682b      	ldr	r3, [r5, #0]
 8001a8c:	6023      	str	r3, [r4, #0]
  for (int i=0; i<5; i++) {
 8001a8e:	2400      	movs	r4, #0
	  output[i] = kalman(&testState, (float)i);	// execute kalman filter with testState and i as measurement input
 8001a90:	ee07 4a90 	vmov	s15, r4
 8001a94:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8001a98:	f507 70fa 	add.w	r0, r7, #500	; 0x1f4
 8001a9c:	f7fe fbae 	bl	80001fc <kalman>
  for (int i=0; i<5; i++) {
 8001aa0:	3401      	adds	r4, #1
 8001aa2:	2c05      	cmp	r4, #5
 8001aa4:	d1f4      	bne.n	8001a90 <main+0x48>
  const float test_array[] = {10.4915760032, 10.1349974709, 9.53992591829, 9.60311878706, 10.4858891793, 10.1104642352, 9.51066931906, 9.75755656493, 9.82154078273, 10.2906541933, 10.4861328671, 9.57321181356, 9.70882714139, 10.4359069357, 9.70644021369, 10.2709894039, 10.0823149505, 10.2954563443, 9.57130449017, 9.66832136479, 10.4521677502, 10.4287240667, 10.1833650752, 10.0066049721, 10.3279461634, 10.4767210803, 10.3790964606, 10.1937408814, 10.0318963522, 10.4939180917, 10.2381858895, 9.59703103024, 9.62757986516, 10.1816981174, 9.65703773168, 10.3905666599, 10.0941977598, 9.93515274393, 9.71017053437, 10.0303874259, 10.0173504397, 9.69022731474, 9.73902896102, 9.52524419732, 10.3270730526, 9.54695650657, 10.3573960542, 9.88773266876, 10.1685038683, 10.1683694089, 9.88406620159, 10.3290065898, 10.2547227265, 10.4733422906, 10.0133952458, 10.4205693583, 9.71335255372, 9.89061396699, 10.1652744131, 10.2580948608, 10.3465431058, 9.98446410493, 9.79376005657, 10.202518901, 9.83867150985, 9.89532986869, 10.2885062658, 9.97748768804, 10.0403923759, 10.1538911808, 9.78303667556, 9.72420149909, 9.59117495073, 10.1716116012, 10.2015818969, 9.90650056596, 10.3251329834, 10.4550120431, 10.4925749165, 10.1548177178, 9.60547133785, 10.4644672766, 10.2326496615, 10.2279703226, 10.3535284606, 10.2437410625, 10.3851531317, 9.90784804928, 9.98208344925, 9.52778805729, 9.69323876912, 9.92987312087, 9.73938925207, 9.60543743477, 9.79600805462, 10.4950988486, 10.2814361401, 9.7985283333, 9.6287888922, 10.4491538991, 9.5799256668};	// provided values
 8001aa6:	4c65      	ldr	r4, [pc, #404]	; (8001c3c <main+0x1f4>)
 8001aa8:	f44f 72ca 	mov.w	r2, #404	; 0x194
 8001aac:	f104 0114 	add.w	r1, r4, #20
 8001ab0:	f107 0060 	add.w	r0, r7, #96	; 0x60
 8001ab4:	f001 f936 	bl	8002d24 <memcpy>
  float asm_output[array_len];
 8001ab8:	b0e6      	sub	sp, #408	; 0x198
 8001aba:	ad02      	add	r5, sp, #8
  float c_output[array_len];
 8001abc:	b0e6      	sub	sp, #408	; 0x198
 8001abe:	f10d 0b08 	add.w	fp, sp, #8
  float cmsis_output[array_len];
 8001ac2:	b0e6      	sub	sp, #408	; 0x198
 8001ac4:	f10d 0a08 	add.w	sl, sp, #8
  float c_sub_results[array_len];
 8001ac8:	b0e6      	sub	sp, #408	; 0x198
 8001aca:	f10d 0808 	add.w	r8, sp, #8
  float c_corr_results[2*array_len-1];
 8001ace:	f5ad 7d4a 	sub.w	sp, sp, #808	; 0x328
 8001ad2:	f10d 0908 	add.w	r9, sp, #8
  float c_conv_results[2*array_len-1];
 8001ad6:	f5ad 7d4a 	sub.w	sp, sp, #808	; 0x328
 8001ada:	ab02      	add	r3, sp, #8
 8001adc:	60fb      	str	r3, [r7, #12]
  float32_t cmsis_sub_results[array_len];
 8001ade:	b0e6      	sub	sp, #408	; 0x198
 8001ae0:	ae02      	add	r6, sp, #8
  float32_t cmsis_corr_results[2*array_len-1];
 8001ae2:	f5ad 7d4a 	sub.w	sp, sp, #808	; 0x328
 8001ae6:	a902      	add	r1, sp, #8
 8001ae8:	60b9      	str	r1, [r7, #8]
  float32_t cmsis_conv_results[2*array_len-1];
 8001aea:	f5ad 7d4a 	sub.w	sp, sp, #808	; 0x328
 8001aee:	a802      	add	r0, sp, #8
 8001af0:	6078      	str	r0, [r7, #4]
  struct kalman_state state_asm = {0.1, 0.5, 10.0, 0.1, 0};
 8001af2:	f107 0c44 	add.w	ip, r7, #68	; 0x44
 8001af6:	f504 7ed4 	add.w	lr, r4, #424	; 0x1a8
 8001afa:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8001afe:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8001b02:	f8de 3000 	ldr.w	r3, [lr]
 8001b06:	f8cc 3000 	str.w	r3, [ip]
  struct kalman_state state_c = {0.1, 0.5, 10.0, 0.1, 0};
 8001b0a:	f107 0c30 	add.w	ip, r7, #48	; 0x30
 8001b0e:	f504 7ed4 	add.w	lr, r4, #424	; 0x1a8
 8001b12:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8001b16:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8001b1a:	f8de 3000 	ldr.w	r3, [lr]
 8001b1e:	f8cc 3000 	str.w	r3, [ip]
  struct kalman_state state_cmsis = {0.1, 0.5, 10.0, 0.1, 0};
 8001b22:	f107 0c1c 	add.w	ip, r7, #28
 8001b26:	f504 74d4 	add.w	r4, r4, #424	; 0x1a8
 8001b2a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b2c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8001b30:	6823      	ldr	r3, [r4, #0]
 8001b32:	f8cc 3000 	str.w	r3, [ip]
  ITM_Port32(31) = 1;	// 1: Asm Kalman Filter
 8001b36:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	67e3      	str	r3, [r4, #124]	; 0x7c
  Kalmanfilter(test_array, asm_output, &state_asm, array_len);
 8001b3e:	2365      	movs	r3, #101	; 0x65
 8001b40:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8001b44:	4629      	mov	r1, r5
 8001b46:	f107 0c60 	add.w	ip, r7, #96	; 0x60
 8001b4a:	4660      	mov	r0, ip
 8001b4c:	f7ff fe9a 	bl	8001884 <Kalmanfilter>
  ITM_Port32(31) = 2;	// 2: C Kalman filter
 8001b50:	2302      	movs	r3, #2
 8001b52:	67e3      	str	r3, [r4, #124]	; 0x7c
  Kalmanfilter_c(test_array, c_output, &state_c, array_len);
 8001b54:	2365      	movs	r3, #101	; 0x65
 8001b56:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001b5a:	4659      	mov	r1, fp
 8001b5c:	f107 0c60 	add.w	ip, r7, #96	; 0x60
 8001b60:	4660      	mov	r0, ip
 8001b62:	f7ff fec5 	bl	80018f0 <Kalmanfilter_c>
  ITM_Port32(31) = 14;
 8001b66:	230e      	movs	r3, #14
 8001b68:	67e3      	str	r3, [r4, #124]	; 0x7c
  Kalmanfilter_cmsis(test_array, cmsis_output, &state_cmsis, array_len);
 8001b6a:	2365      	movs	r3, #101	; 0x65
 8001b6c:	f107 021c 	add.w	r2, r7, #28
 8001b70:	4651      	mov	r1, sl
 8001b72:	f107 0c60 	add.w	ip, r7, #96	; 0x60
 8001b76:	4660      	mov	r0, ip
 8001b78:	f7ff ff16 	bl	80019a8 <Kalmanfilter_cmsis>
  ITM_Port32(31) = 3;	// 3: c difference
 8001b7c:	2303      	movs	r3, #3
 8001b7e:	67e3      	str	r3, [r4, #124]	; 0x7c
  vec_sub(test_array, asm_output, c_sub_results, array_len);
 8001b80:	2365      	movs	r3, #101	; 0x65
 8001b82:	4642      	mov	r2, r8
 8001b84:	4629      	mov	r1, r5
 8001b86:	f107 0c60 	add.w	ip, r7, #96	; 0x60
 8001b8a:	4660      	mov	r0, ip
 8001b8c:	f000 f886 	bl	8001c9c <vec_sub>
  ITM_Port32(31) = 4;	// 4: c mean
 8001b90:	2304      	movs	r3, #4
 8001b92:	67e3      	str	r3, [r4, #124]	; 0x7c
  c_mean = vec_mean(c_sub_results, array_len);
 8001b94:	2165      	movs	r1, #101	; 0x65
 8001b96:	4640      	mov	r0, r8
 8001b98:	f000 f890 	bl	8001cbc <vec_mean>
  ITM_Port32(31) = 5;	// 5: c standard deviation
 8001b9c:	2305      	movs	r3, #5
 8001b9e:	67e3      	str	r3, [r4, #124]	; 0x7c
  c_sd = vec_sd(c_sub_results, array_len);
 8001ba0:	2165      	movs	r1, #101	; 0x65
 8001ba2:	4640      	mov	r0, r8
 8001ba4:	f000 f8a4 	bl	8001cf0 <vec_sd>
  ITM_Port32(31) = 6;	// 6: c correlation
 8001ba8:	2306      	movs	r3, #6
 8001baa:	67e3      	str	r3, [r4, #124]	; 0x7c
  vec_correlation(test_array, asm_output, c_corr_results, array_len);
 8001bac:	2365      	movs	r3, #101	; 0x65
 8001bae:	464a      	mov	r2, r9
 8001bb0:	4629      	mov	r1, r5
 8001bb2:	f107 0c60 	add.w	ip, r7, #96	; 0x60
 8001bb6:	4660      	mov	r0, ip
 8001bb8:	f000 f8ca 	bl	8001d50 <vec_correlation>
  ITM_Port32(31) = 7;	// 7: c convolution
 8001bbc:	2307      	movs	r3, #7
 8001bbe:	67e3      	str	r3, [r4, #124]	; 0x7c
  vec_convolution(test_array, asm_output, c_conv_results, array_len);
 8001bc0:	2365      	movs	r3, #101	; 0x65
 8001bc2:	68fa      	ldr	r2, [r7, #12]
 8001bc4:	4629      	mov	r1, r5
 8001bc6:	f107 0c60 	add.w	ip, r7, #96	; 0x60
 8001bca:	4660      	mov	r0, ip
 8001bcc:	f000 f8f8 	bl	8001dc0 <vec_convolution>
  ITM_Port32(31) = 8;	// 8: cmsis difference
 8001bd0:	2308      	movs	r3, #8
 8001bd2:	67e3      	str	r3, [r4, #124]	; 0x7c
  arm_sub_f32(test_array, asm_output, cmsis_sub_results, (uint32_t)array_len);
 8001bd4:	2365      	movs	r3, #101	; 0x65
 8001bd6:	4632      	mov	r2, r6
 8001bd8:	4629      	mov	r1, r5
 8001bda:	f107 0c60 	add.w	ip, r7, #96	; 0x60
 8001bde:	4660      	mov	r0, ip
 8001be0:	f000 ff68 	bl	8002ab4 <arm_sub_f32>
  ITM_Port32(31) = 9;	// 9: cmsis mean
 8001be4:	2309      	movs	r3, #9
 8001be6:	67e3      	str	r3, [r4, #124]	; 0x7c
  arm_mean_f32(cmsis_sub_results, (uint32_t)array_len, &cmsis_mean);
 8001be8:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001bec:	2165      	movs	r1, #101	; 0x65
 8001bee:	4630      	mov	r0, r6
 8001bf0:	f000 f9d2 	bl	8001f98 <arm_mean_f32>
  ITM_Port32(31) = 10;	// 10: cmsis standard deviation
 8001bf4:	230a      	movs	r3, #10
 8001bf6:	67e3      	str	r3, [r4, #124]	; 0x7c
  arm_std_f32(cmsis_sub_results, (uint32_t)array_len, &cmsis_sd);
 8001bf8:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8001bfc:	2165      	movs	r1, #101	; 0x65
 8001bfe:	4630      	mov	r0, r6
 8001c00:	f000 f940 	bl	8001e84 <arm_std_f32>
  ITM_Port32(31) = 11;	// 11: cmsis correlation
 8001c04:	230b      	movs	r3, #11
 8001c06:	67e3      	str	r3, [r4, #124]	; 0x7c
  arm_correlate_f32(test_array, (uint32_t)array_len, asm_output, (uint32_t)array_len, cmsis_corr_results);
 8001c08:	68b9      	ldr	r1, [r7, #8]
 8001c0a:	9100      	str	r1, [sp, #0]
 8001c0c:	2365      	movs	r3, #101	; 0x65
 8001c0e:	462a      	mov	r2, r5
 8001c10:	4619      	mov	r1, r3
 8001c12:	f107 0660 	add.w	r6, r7, #96	; 0x60
 8001c16:	4630      	mov	r0, r6
 8001c18:	f000 f9fc 	bl	8002014 <arm_correlate_f32>
  ITM_Port32(31) = 12;	// 12: cmsis convolution
 8001c1c:	230c      	movs	r3, #12
 8001c1e:	67e3      	str	r3, [r4, #124]	; 0x7c
  arm_conv_f32(test_array, (uint32_t)array_len, asm_output, (uint32_t)array_len, cmsis_conv_results);
 8001c20:	6878      	ldr	r0, [r7, #4]
 8001c22:	9000      	str	r0, [sp, #0]
 8001c24:	2365      	movs	r3, #101	; 0x65
 8001c26:	462a      	mov	r2, r5
 8001c28:	4619      	mov	r1, r3
 8001c2a:	4630      	mov	r0, r6
 8001c2c:	f000 fca8 	bl	8002580 <arm_conv_f32>
  ITM_Port32(31) = 13;
 8001c30:	230d      	movs	r3, #13
 8001c32:	67e3      	str	r3, [r4, #124]	; 0x7c
	  __asm__ ("nop");
 8001c34:	bf00      	nop
  while (1)
 8001c36:	e7fd      	b.n	8001c34 <main+0x1ec>
 8001c38:	40021000 	.word	0x40021000
 8001c3c:	08002f68 	.word	0x08002f68

08001c40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c40:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c42:	4b0a      	ldr	r3, [pc, #40]	; (8001c6c <HAL_MspInit+0x2c>)
 8001c44:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001c46:	f042 0201 	orr.w	r2, r2, #1
 8001c4a:	661a      	str	r2, [r3, #96]	; 0x60
 8001c4c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001c4e:	f002 0201 	and.w	r2, r2, #1
 8001c52:	9200      	str	r2, [sp, #0]
 8001c54:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c56:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001c58:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001c5c:	659a      	str	r2, [r3, #88]	; 0x58
 8001c5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c64:	9301      	str	r3, [sp, #4]
 8001c66:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c68:	b002      	add	sp, #8
 8001c6a:	4770      	bx	lr
 8001c6c:	40021000 	.word	0x40021000

08001c70 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c70:	e7fe      	b.n	8001c70 <NMI_Handler>

08001c72 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c72:	e7fe      	b.n	8001c72 <HardFault_Handler>

08001c74 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c74:	e7fe      	b.n	8001c74 <MemManage_Handler>

08001c76 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c76:	e7fe      	b.n	8001c76 <BusFault_Handler>

08001c78 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c78:	e7fe      	b.n	8001c78 <UsageFault_Handler>

08001c7a <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c7a:	4770      	bx	lr

08001c7c <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c7c:	4770      	bx	lr

08001c7e <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c7e:	4770      	bx	lr

08001c80 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c80:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c82:	f7fe ffd5 	bl	8000c30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c86:	bd08      	pop	{r3, pc}

08001c88 <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001c88:	4a03      	ldr	r2, [pc, #12]	; (8001c98 <SystemInit+0x10>)
 8001c8a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001c8e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c92:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001c96:	4770      	bx	lr
 8001c98:	e000ed00 	.word	0xe000ed00

08001c9c <vec_sub>:

/*
 * calculate the difference between two vectors without using cmsis
 */
void vec_sub(float* op1, float* op2, float* result, int length) {
	for (int i=0; i<length; i++) {
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	dd0c      	ble.n	8001cba <vec_sub+0x1e>
 8001ca0:	4684      	mov	ip, r0
 8001ca2:	eb00 0383 	add.w	r3, r0, r3, lsl #2
		result[i] = op1[i] - op2[i];
 8001ca6:	ecfc 7a01 	vldmia	ip!, {s15}
 8001caa:	ecb1 7a01 	vldmia	r1!, {s14}
 8001cae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001cb2:	ece2 7a01 	vstmia	r2!, {s15}
	for (int i=0; i<length; i++) {
 8001cb6:	459c      	cmp	ip, r3
 8001cb8:	d1f5      	bne.n	8001ca6 <vec_sub+0xa>
	}
}
 8001cba:	4770      	bx	lr

08001cbc <vec_mean>:
 * calculate the mean of a vector input without using cmsis
 */
float vec_mean(float* input, int length) {
	float sum = 0;

	for (int i=0; i<length; i++) {
 8001cbc:	2900      	cmp	r1, #0
 8001cbe:	dd11      	ble.n	8001ce4 <vec_mean+0x28>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	float sum = 0;
 8001cc6:	eddf 7a09 	vldr	s15, [pc, #36]	; 8001cec <vec_mean+0x30>
		sum += input[i];
 8001cca:	ecb3 7a01 	vldmia	r3!, {s14}
 8001cce:	ee77 7a87 	vadd.f32	s15, s15, s14
	for (int i=0; i<length; i++) {
 8001cd2:	4283      	cmp	r3, r0
 8001cd4:	d1f9      	bne.n	8001cca <vec_mean+0xe>
	}

	return sum/length;
 8001cd6:	ee07 1a10 	vmov	s14, r1
 8001cda:	eeb8 0ac7 	vcvt.f32.s32	s0, s14
}
 8001cde:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8001ce2:	4770      	bx	lr
	float sum = 0;
 8001ce4:	eddf 7a01 	vldr	s15, [pc, #4]	; 8001cec <vec_mean+0x30>
 8001ce8:	e7f5      	b.n	8001cd6 <vec_mean+0x1a>
 8001cea:	bf00      	nop
 8001cec:	00000000 	.word	0x00000000

08001cf0 <vec_sd>:

/*
 * calculate the standard deviation of a vector without using cmsis
 */
float vec_sd(float* input, int length) {
 8001cf0:	b538      	push	{r3, r4, r5, lr}
 8001cf2:	4604      	mov	r4, r0
 8001cf4:	460d      	mov	r5, r1
	float mean = vec_mean(input, length);
 8001cf6:	f7ff ffe1 	bl	8001cbc <vec_mean>
	float var = 0;

	for (int i=0; i<length; i++) {
 8001cfa:	2d00      	cmp	r5, #0
 8001cfc:	dd23      	ble.n	8001d46 <vec_sd+0x56>
 8001cfe:	4623      	mov	r3, r4
 8001d00:	eb04 0085 	add.w	r0, r4, r5, lsl #2
	float var = 0;
 8001d04:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001d4c <vec_sd+0x5c>
		var += powf(input[i]-mean, 2);
 8001d08:	ecf3 7a01 	vldmia	r3!, {s15}
 8001d0c:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8001d10:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001d14:	ee37 7a27 	vadd.f32	s14, s14, s15
	for (int i=0; i<length; i++) {
 8001d18:	4283      	cmp	r3, r0
 8001d1a:	d1f5      	bne.n	8001d08 <vec_sd+0x18>
	}

	return sqrt(var/length);
 8001d1c:	ee07 5a90 	vmov	s15, r5
 8001d20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d24:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8001d28:	ee17 0a90 	vmov	r0, s15
 8001d2c:	f7fe fbf0 	bl	8000510 <__aeabi_f2d>
 8001d30:	ec41 0b10 	vmov	d0, r0, r1
 8001d34:	f001 f80c 	bl	8002d50 <sqrt>
 8001d38:	ec51 0b10 	vmov	r0, r1, d0
 8001d3c:	f7fe fef0 	bl	8000b20 <__aeabi_d2f>
}
 8001d40:	ee00 0a10 	vmov	s0, r0
 8001d44:	bd38      	pop	{r3, r4, r5, pc}
	float var = 0;
 8001d46:	ed9f 7a01 	vldr	s14, [pc, #4]	; 8001d4c <vec_sd+0x5c>
 8001d4a:	e7e7      	b.n	8001d1c <vec_sd+0x2c>
 8001d4c:	00000000 	.word	0x00000000

08001d50 <vec_correlation>:

/*
 * calculate the correlation between two vectors without using cmsis
 */
void vec_correlation(float* in1, float* in2, float* result, int length) {
 8001d50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	for (int n = 0; n < 2*length - 1; n++) {
 8001d54:	005e      	lsls	r6, r3, #1
 8001d56:	2e01      	cmp	r6, #1
 8001d58:	dd2e      	ble.n	8001db8 <vec_correlation+0x68>
 8001d5a:	4607      	mov	r7, r0
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	4696      	mov	lr, r2
 8001d60:	1e73      	subs	r3, r6, #1
 8001d62:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8001d66:	eb01 0588 	add.w	r5, r1, r8, lsl #2
 8001d6a:	3a04      	subs	r2, #4
 8001d6c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
		result[n] = 0;
 8001d70:	ed9f 6a12 	vldr	s12, [pc, #72]	; 8001dbc <vec_correlation+0x6c>
 8001d74:	ecae 6a01 	vstmia	lr!, {s12}
		for (int k = 0; k < length; k++) {
 8001d78:	2800      	cmp	r0, #0
 8001d7a:	dd17      	ble.n	8001dac <vec_correlation+0x5c>
 8001d7c:	46bc      	mov	ip, r7
 8001d7e:	4629      	mov	r1, r5
 8001d80:	4642      	mov	r2, r8
 8001d82:	4674      	mov	r4, lr
			result[n] += (k < length ? in1[k] : 0) * ((length-1-n+k) < length ? in2[(length-1-n+k)] : 0);
 8001d84:	ed1e 7a01 	vldr	s14, [lr, #-4]
 8001d88:	ecfc 6a01 	vldmia	ip!, {s13}
 8001d8c:	4290      	cmp	r0, r2
 8001d8e:	bfcc      	ite	gt
 8001d90:	edd1 7a00 	vldrgt	s15, [r1]
 8001d94:	eef0 7a46 	vmovle.f32	s15, s12
 8001d98:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001d9c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001da0:	ed44 7a01 	vstr	s15, [r4, #-4]
		for (int k = 0; k < length; k++) {
 8001da4:	3201      	adds	r2, #1
 8001da6:	3104      	adds	r1, #4
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d1eb      	bne.n	8001d84 <vec_correlation+0x34>
	for (int n = 0; n < 2*length - 1; n++) {
 8001dac:	3b01      	subs	r3, #1
 8001dae:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8001db2:	3d04      	subs	r5, #4
 8001db4:	45b6      	cmp	lr, r6
 8001db6:	d1dd      	bne.n	8001d74 <vec_correlation+0x24>
		}
	}
}
 8001db8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001dbc:	00000000 	.word	0x00000000

08001dc0 <vec_convolution>:

/*
 * calculate the convolution between two vectore without using cmsis
 */
void vec_convolution(float* in1, float* in2, float* result, int length) {
 8001dc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	for (int n = 0; n < 2*length - 1; n++) {
 8001dc4:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8001dc8:	f1b8 0f01 	cmp.w	r8, #1
 8001dcc:	dd2b      	ble.n	8001e26 <vec_convolution+0x66>
 8001dce:	4607      	mov	r7, r0
 8001dd0:	4696      	mov	lr, r2
 8001dd2:	460d      	mov	r5, r1
 8001dd4:	3a04      	subs	r2, #4
 8001dd6:	eb02 0888 	add.w	r8, r2, r8, lsl #2
 8001dda:	eb00 0483 	add.w	r4, r0, r3, lsl #2
 8001dde:	2600      	movs	r6, #0
		result[n] = 0;
 8001de0:	ed9f 6a12 	vldr	s12, [pc, #72]	; 8001e2c <vec_convolution+0x6c>
 8001de4:	ecae 6a01 	vstmia	lr!, {s12}
		for (int k = 0; k < length; k++) {
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	dd18      	ble.n	8001e1e <vec_convolution+0x5e>
 8001dec:	4631      	mov	r1, r6
 8001dee:	46ac      	mov	ip, r5
 8001df0:	463a      	mov	r2, r7
 8001df2:	4670      	mov	r0, lr
			result[n] += (k < length ? in1[k] : 0) * (n - k < length ? in2[n - k] : 0);
 8001df4:	ed1e 7a01 	vldr	s14, [lr, #-4]
 8001df8:	ecf2 6a01 	vldmia	r2!, {s13}
 8001dfc:	428b      	cmp	r3, r1
 8001dfe:	bfcc      	ite	gt
 8001e00:	eddc 7a00 	vldrgt	s15, [ip]
 8001e04:	eef0 7a46 	vmovle.f32	s15, s12
 8001e08:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001e0c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e10:	ed40 7a01 	vstr	s15, [r0, #-4]
		for (int k = 0; k < length; k++) {
 8001e14:	3901      	subs	r1, #1
 8001e16:	f1ac 0c04 	sub.w	ip, ip, #4
 8001e1a:	42a2      	cmp	r2, r4
 8001e1c:	d1ea      	bne.n	8001df4 <vec_convolution+0x34>
	for (int n = 0; n < 2*length - 1; n++) {
 8001e1e:	3601      	adds	r6, #1
 8001e20:	3504      	adds	r5, #4
 8001e22:	45c6      	cmp	lr, r8
 8001e24:	d1de      	bne.n	8001de4 <vec_convolution+0x24>
		}
	}
}
 8001e26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001e2a:	bf00      	nop
 8001e2c:	00000000 	.word	0x00000000

08001e30 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001e30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e68 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e34:	f7ff ff28 	bl	8001c88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e38:	480c      	ldr	r0, [pc, #48]	; (8001e6c <LoopForever+0x6>)
  ldr r1, =_edata
 8001e3a:	490d      	ldr	r1, [pc, #52]	; (8001e70 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e3c:	4a0d      	ldr	r2, [pc, #52]	; (8001e74 <LoopForever+0xe>)
  movs r3, #0
 8001e3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e40:	e002      	b.n	8001e48 <LoopCopyDataInit>

08001e42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e46:	3304      	adds	r3, #4

08001e48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e4c:	d3f9      	bcc.n	8001e42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e4e:	4a0a      	ldr	r2, [pc, #40]	; (8001e78 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e50:	4c0a      	ldr	r4, [pc, #40]	; (8001e7c <LoopForever+0x16>)
  movs r3, #0
 8001e52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e54:	e001      	b.n	8001e5a <LoopFillZerobss>

08001e56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e58:	3204      	adds	r2, #4

08001e5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e5c:	d3fb      	bcc.n	8001e56 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e5e:	f000 ff3d 	bl	8002cdc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e62:	f7ff fdf1 	bl	8001a48 <main>

08001e66 <LoopForever>:

LoopForever:
    b LoopForever
 8001e66:	e7fe      	b.n	8001e66 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001e68:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001e6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e70:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001e74:	0800316c 	.word	0x0800316c
  ldr r2, =_sbss
 8001e78:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001e7c:	20000090 	.word	0x20000090

08001e80 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e80:	e7fe      	b.n	8001e80 <ADC1_IRQHandler>
	...

08001e84 <arm_std_f32>:
 8001e84:	2901      	cmp	r1, #1
 8001e86:	d97d      	bls.n	8001f84 <arm_std_f32+0x100>
 8001e88:	b530      	push	{r4, r5, lr}
 8001e8a:	ed2d 8b02 	vpush	{d8}
 8001e8e:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8001f94 <arm_std_f32+0x110>
 8001e92:	088d      	lsrs	r5, r1, #2
 8001e94:	b083      	sub	sp, #12
 8001e96:	eef0 4a47 	vmov.f32	s9, s14
 8001e9a:	d028      	beq.n	8001eee <arm_std_f32+0x6a>
 8001e9c:	f100 0310 	add.w	r3, r0, #16
 8001ea0:	462c      	mov	r4, r5
 8001ea2:	ed53 7a04 	vldr	s15, [r3, #-16]
 8001ea6:	ed13 5a03 	vldr	s10, [r3, #-12]
 8001eaa:	ed53 5a02 	vldr	s11, [r3, #-8]
 8001eae:	ed13 6a01 	vldr	s12, [r3, #-4]
 8001eb2:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8001eb6:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8001eba:	ee36 7a87 	vadd.f32	s14, s13, s14
 8001ebe:	ee65 6a05 	vmul.f32	s13, s10, s10
 8001ec2:	ee77 7a85 	vadd.f32	s15, s15, s10
 8001ec6:	ee76 6a87 	vadd.f32	s13, s13, s14
 8001eca:	ee25 7aa5 	vmul.f32	s14, s11, s11
 8001ece:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8001ed2:	ee77 6a26 	vadd.f32	s13, s14, s13
 8001ed6:	ee26 7a06 	vmul.f32	s14, s12, s12
 8001eda:	3c01      	subs	r4, #1
 8001edc:	ee77 4a86 	vadd.f32	s9, s15, s12
 8001ee0:	ee37 7a26 	vadd.f32	s14, s14, s13
 8001ee4:	f103 0310 	add.w	r3, r3, #16
 8001ee8:	d1db      	bne.n	8001ea2 <arm_std_f32+0x1e>
 8001eea:	eb00 1005 	add.w	r0, r0, r5, lsl #4
 8001eee:	f011 0303 	ands.w	r3, r1, #3
 8001ef2:	d01b      	beq.n	8001f2c <arm_std_f32+0xa8>
 8001ef4:	edd0 7a00 	vldr	s15, [r0]
 8001ef8:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8001efc:	3b01      	subs	r3, #1
 8001efe:	ee74 4aa7 	vadd.f32	s9, s9, s15
 8001f02:	ee37 7a26 	vadd.f32	s14, s14, s13
 8001f06:	d011      	beq.n	8001f2c <arm_std_f32+0xa8>
 8001f08:	edd0 7a01 	vldr	s15, [r0, #4]
 8001f0c:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8001f10:	2b01      	cmp	r3, #1
 8001f12:	ee74 4aa7 	vadd.f32	s9, s9, s15
 8001f16:	ee37 7a26 	vadd.f32	s14, s14, s13
 8001f1a:	d007      	beq.n	8001f2c <arm_std_f32+0xa8>
 8001f1c:	edd0 7a02 	vldr	s15, [r0, #8]
 8001f20:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8001f24:	ee74 4aa7 	vadd.f32	s9, s9, s15
 8001f28:	ee37 7a26 	vadd.f32	s14, s14, s13
 8001f2c:	ee07 1a90 	vmov	s15, r1
 8001f30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f34:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8001f38:	ee37 6ac6 	vsub.f32	s12, s15, s12
 8001f3c:	eec4 6aa7 	vdiv.f32	s13, s9, s15
 8001f40:	eec7 5a86 	vdiv.f32	s11, s15, s12
 8001f44:	ee87 0a06 	vdiv.f32	s0, s14, s12
 8001f48:	ee66 6aa6 	vmul.f32	s13, s13, s13
 8001f4c:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8001f50:	ee30 0a66 	vsub.f32	s0, s0, s13
 8001f54:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8001f58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f5c:	db0c      	blt.n	8001f78 <arm_std_f32+0xf4>
 8001f5e:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8001f62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f66:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8001f6a:	d40e      	bmi.n	8001f8a <arm_std_f32+0x106>
 8001f6c:	ed82 8a00 	vstr	s16, [r2]
 8001f70:	b003      	add	sp, #12
 8001f72:	ecbd 8b02 	vpop	{d8}
 8001f76:	bd30      	pop	{r4, r5, pc}
 8001f78:	2300      	movs	r3, #0
 8001f7a:	6013      	str	r3, [r2, #0]
 8001f7c:	b003      	add	sp, #12
 8001f7e:	ecbd 8b02 	vpop	{d8}
 8001f82:	bd30      	pop	{r4, r5, pc}
 8001f84:	2300      	movs	r3, #0
 8001f86:	6013      	str	r3, [r2, #0]
 8001f88:	4770      	bx	lr
 8001f8a:	9201      	str	r2, [sp, #4]
 8001f8c:	f000 ff0c 	bl	8002da8 <sqrtf>
 8001f90:	9a01      	ldr	r2, [sp, #4]
 8001f92:	e7eb      	b.n	8001f6c <arm_std_f32+0xe8>
 8001f94:	00000000 	.word	0x00000000

08001f98 <arm_mean_f32>:
 8001f98:	b430      	push	{r4, r5}
 8001f9a:	088d      	lsrs	r5, r1, #2
 8001f9c:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8002010 <arm_mean_f32+0x78>
 8001fa0:	d018      	beq.n	8001fd4 <arm_mean_f32+0x3c>
 8001fa2:	f100 0310 	add.w	r3, r0, #16
 8001fa6:	462c      	mov	r4, r5
 8001fa8:	ed53 5a04 	vldr	s11, [r3, #-16]
 8001fac:	ed13 6a03 	vldr	s12, [r3, #-12]
 8001fb0:	ed53 6a02 	vldr	s13, [r3, #-8]
 8001fb4:	ed13 7a01 	vldr	s14, [r3, #-4]
 8001fb8:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8001fbc:	3c01      	subs	r4, #1
 8001fbe:	ee77 7a86 	vadd.f32	s15, s15, s12
 8001fc2:	f103 0310 	add.w	r3, r3, #16
 8001fc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001fca:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001fce:	d1eb      	bne.n	8001fa8 <arm_mean_f32+0x10>
 8001fd0:	eb00 1005 	add.w	r0, r0, r5, lsl #4
 8001fd4:	f011 0303 	ands.w	r3, r1, #3
 8001fd8:	d00f      	beq.n	8001ffa <arm_mean_f32+0x62>
 8001fda:	ed90 7a00 	vldr	s14, [r0]
 8001fde:	3b01      	subs	r3, #1
 8001fe0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001fe4:	d009      	beq.n	8001ffa <arm_mean_f32+0x62>
 8001fe6:	ed90 7a01 	vldr	s14, [r0, #4]
 8001fea:	2b01      	cmp	r3, #1
 8001fec:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001ff0:	bf1c      	itt	ne
 8001ff2:	ed90 7a02 	vldrne	s14, [r0, #8]
 8001ff6:	ee77 7a87 	vaddne.f32	s15, s15, s14
 8001ffa:	ee07 1a10 	vmov	s14, r1
 8001ffe:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002002:	bc30      	pop	{r4, r5}
 8002004:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002008:	edc2 6a00 	vstr	s13, [r2]
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	00000000 	.word	0x00000000

08002014 <arm_correlate_f32>:
 8002014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002018:	4299      	cmp	r1, r3
 800201a:	b08d      	sub	sp, #52	; 0x34
 800201c:	f0c0 824c 	bcc.w	80024b8 <arm_correlate_f32+0x4a4>
 8002020:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8002022:	eba1 0c03 	sub.w	ip, r1, r3
 8002026:	eb04 0c8c 	add.w	ip, r4, ip, lsl #2
 800202a:	f04f 0e04 	mov.w	lr, #4
 800202e:	f103 4480 	add.w	r4, r3, #1073741824	; 0x40000000
 8002032:	3101      	adds	r1, #1
 8002034:	1ac9      	subs	r1, r1, r3
 8002036:	3c01      	subs	r4, #1
 8002038:	1e5e      	subs	r6, r3, #1
 800203a:	9102      	str	r1, [sp, #8]
 800203c:	eb02 0184 	add.w	r1, r2, r4, lsl #2
 8002040:	f000 8294 	beq.w	800256c <arm_correlate_f32+0x558>
 8002044:	eddf 7a53 	vldr	s15, [pc, #332]	; 8002194 <arm_correlate_f32+0x180>
 8002048:	f1a1 0804 	sub.w	r8, r1, #4
 800204c:	46e1      	mov	r9, ip
 800204e:	4605      	mov	r5, r0
 8002050:	2401      	movs	r4, #1
 8002052:	f014 0703 	ands.w	r7, r4, #3
 8002056:	d01b      	beq.n	8002090 <arm_correlate_f32+0x7c>
 8002058:	ed91 7a00 	vldr	s14, [r1]
 800205c:	edd5 6a00 	vldr	s13, [r5]
 8002060:	ee27 7a26 	vmul.f32	s14, s14, s13
 8002064:	3f01      	subs	r7, #1
 8002066:	ee77 7a87 	vadd.f32	s15, s15, s14
 800206a:	d011      	beq.n	8002090 <arm_correlate_f32+0x7c>
 800206c:	ed91 7a01 	vldr	s14, [r1, #4]
 8002070:	edd5 6a01 	vldr	s13, [r5, #4]
 8002074:	ee27 7a26 	vmul.f32	s14, s14, s13
 8002078:	2f01      	cmp	r7, #1
 800207a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800207e:	d007      	beq.n	8002090 <arm_correlate_f32+0x7c>
 8002080:	ed95 7a02 	vldr	s14, [r5, #8]
 8002084:	edd1 6a02 	vldr	s13, [r1, #8]
 8002088:	ee27 7a26 	vmul.f32	s14, s14, s13
 800208c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002090:	1c67      	adds	r7, r4, #1
 8002092:	42bb      	cmp	r3, r7
 8002094:	edc9 7a00 	vstr	s15, [r9]
 8002098:	4641      	mov	r1, r8
 800209a:	44f1      	add	r9, lr
 800209c:	d03a      	beq.n	8002114 <arm_correlate_f32+0x100>
 800209e:	ea5f 0a97 	movs.w	sl, r7, lsr #2
 80020a2:	f000 8267 	beq.w	8002574 <arm_correlate_f32+0x560>
 80020a6:	ea4f 1a0a 	mov.w	sl, sl, lsl #4
 80020aa:	f100 0110 	add.w	r1, r0, #16
 80020ae:	eddf 7a39 	vldr	s15, [pc, #228]	; 8002194 <arm_correlate_f32+0x180>
 80020b2:	eb01 050a 	add.w	r5, r1, sl
 80020b6:	f108 0410 	add.w	r4, r8, #16
 80020ba:	ed11 7a04 	vldr	s14, [r1, #-16]
 80020be:	ed54 3a04 	vldr	s7, [r4, #-16]
 80020c2:	ed11 6a03 	vldr	s12, [r1, #-12]
 80020c6:	ed14 4a03 	vldr	s8, [r4, #-12]
 80020ca:	ed51 6a02 	vldr	s13, [r1, #-8]
 80020ce:	ed54 4a02 	vldr	s9, [r4, #-8]
 80020d2:	ed51 5a01 	vldr	s11, [r1, #-4]
 80020d6:	ed14 5a01 	vldr	s10, [r4, #-4]
 80020da:	ee27 7a23 	vmul.f32	s14, s14, s7
 80020de:	ee26 6a04 	vmul.f32	s12, s12, s8
 80020e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020e6:	ee26 7aa4 	vmul.f32	s14, s13, s9
 80020ea:	ee76 7a27 	vadd.f32	s15, s12, s15
 80020ee:	ee65 6a85 	vmul.f32	s13, s11, s10
 80020f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020f6:	3110      	adds	r1, #16
 80020f8:	428d      	cmp	r5, r1
 80020fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80020fe:	f104 0410 	add.w	r4, r4, #16
 8002102:	d1da      	bne.n	80020ba <arm_correlate_f32+0xa6>
 8002104:	eb00 050a 	add.w	r5, r0, sl
 8002108:	eb08 010a 	add.w	r1, r8, sl
 800210c:	f1a8 0804 	sub.w	r8, r8, #4
 8002110:	463c      	mov	r4, r7
 8002112:	e79e      	b.n	8002052 <arm_correlate_f32+0x3e>
 8002114:	2b03      	cmp	r3, #3
 8002116:	fb0e cc04 	mla	ip, lr, r4, ip
 800211a:	f240 81dd 	bls.w	80024d8 <arm_correlate_f32+0x4c4>
 800211e:	9b02      	ldr	r3, [sp, #8]
 8002120:	0899      	lsrs	r1, r3, #2
 8002122:	9103      	str	r1, [sp, #12]
 8002124:	f000 8220 	beq.w	8002568 <arm_correlate_f32+0x554>
 8002128:	08bb      	lsrs	r3, r7, #2
 800212a:	f007 0403 	and.w	r4, r7, #3
 800212e:	9300      	str	r3, [sp, #0]
 8002130:	011b      	lsls	r3, r3, #4
 8002132:	f103 0b0c 	add.w	fp, r3, #12
 8002136:	18d5      	adds	r5, r2, r3
 8002138:	1e63      	subs	r3, r4, #1
 800213a:	0109      	lsls	r1, r1, #4
 800213c:	9306      	str	r3, [sp, #24]
 800213e:	f100 080c 	add.w	r8, r0, #12
 8002142:	9401      	str	r4, [sp, #4]
 8002144:	9104      	str	r1, [sp, #16]
 8002146:	ea4f 048e 	mov.w	r4, lr, lsl #2
 800214a:	4441      	add	r1, r8
 800214c:	f102 0310 	add.w	r3, r2, #16
 8002150:	e9cd 6009 	strd	r6, r0, [sp, #36]	; 0x24
 8002154:	9e06      	ldr	r6, [sp, #24]
 8002156:	9405      	str	r4, [sp, #20]
 8002158:	e9cd 7c07 	strd	r7, ip, [sp, #28]
 800215c:	eb0c 0a4e 	add.w	sl, ip, lr, lsl #1
 8002160:	46e1      	mov	r9, ip
 8002162:	4483      	add	fp, r0
 8002164:	460f      	mov	r7, r1
 8002166:	920b      	str	r2, [sp, #44]	; 0x2c
 8002168:	469c      	mov	ip, r3
 800216a:	ed9f 6a0a 	vldr	s12, [pc, #40]	; 8002194 <arm_correlate_f32+0x180>
 800216e:	ed58 1a03 	vldr	s3, [r8, #-12]
 8002172:	ed18 2a02 	vldr	s4, [r8, #-8]
 8002176:	ed58 2a01 	vldr	s5, [r8, #-4]
 800217a:	ed98 0a00 	vldr	s0, [r8]
 800217e:	9900      	ldr	r1, [sp, #0]
 8002180:	eef0 5a46 	vmov.f32	s11, s12
 8002184:	eeb0 5a46 	vmov.f32	s10, s12
 8002188:	eef0 4a46 	vmov.f32	s9, s12
 800218c:	4663      	mov	r3, ip
 800218e:	4642      	mov	r2, r8
 8002190:	e005      	b.n	800219e <arm_correlate_f32+0x18a>
 8002192:	bf00      	nop
 8002194:	00000000 	.word	0x00000000
 8002198:	ed90 0a04 	vldr	s0, [r0, #16]
 800219c:	3210      	adds	r2, #16
 800219e:	ed53 6a04 	vldr	s13, [r3, #-16]
 80021a2:	ed13 7a03 	vldr	s14, [r3, #-12]
 80021a6:	ed53 7a02 	vldr	s15, [r3, #-8]
 80021aa:	ed13 1a01 	vldr	s2, [r3, #-4]
 80021ae:	ee62 3a26 	vmul.f32	s7, s4, s13
 80021b2:	ee22 4aa6 	vmul.f32	s8, s5, s13
 80021b6:	ee61 0aa6 	vmul.f32	s1, s3, s13
 80021ba:	edd2 1a01 	vldr	s3, [r2, #4]
 80021be:	ee66 6a80 	vmul.f32	s13, s13, s0
 80021c2:	ee22 3a07 	vmul.f32	s6, s4, s14
 80021c6:	ee33 5a85 	vadd.f32	s10, s7, s10
 80021ca:	ee74 5a25 	vadd.f32	s11, s8, s11
 80021ce:	ee62 3a87 	vmul.f32	s7, s5, s14
 80021d2:	ee20 4a07 	vmul.f32	s8, s0, s14
 80021d6:	ee70 4aa4 	vadd.f32	s9, s1, s9
 80021da:	ee36 6a86 	vadd.f32	s12, s13, s12
 80021de:	ed92 2a02 	vldr	s4, [r2, #8]
 80021e2:	ee27 7a21 	vmul.f32	s14, s14, s3
 80021e6:	ee73 3a85 	vadd.f32	s7, s7, s10
 80021ea:	ee37 7a06 	vadd.f32	s14, s14, s12
 80021ee:	ee20 5a27 	vmul.f32	s10, s0, s15
 80021f2:	ee33 3a24 	vadd.f32	s6, s6, s9
 80021f6:	ee34 4a25 	vadd.f32	s8, s8, s11
 80021fa:	ee62 4aa7 	vmul.f32	s9, s5, s15
 80021fe:	ee61 5aa7 	vmul.f32	s11, s3, s15
 8002202:	edd2 2a03 	vldr	s5, [r2, #12]
 8002206:	ee67 7a82 	vmul.f32	s15, s15, s4
 800220a:	ee35 5a23 	vadd.f32	s10, s10, s7
 800220e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002212:	ee74 4a83 	vadd.f32	s9, s9, s6
 8002216:	ee20 0a01 	vmul.f32	s0, s0, s2
 800221a:	ee61 3a81 	vmul.f32	s7, s3, s2
 800221e:	ee75 5a84 	vadd.f32	s11, s11, s8
 8002222:	ee22 7a01 	vmul.f32	s14, s4, s2
 8002226:	ee21 6a22 	vmul.f32	s12, s2, s5
 800222a:	3901      	subs	r1, #1
 800222c:	f103 0310 	add.w	r3, r3, #16
 8002230:	ee70 4a24 	vadd.f32	s9, s0, s9
 8002234:	ee33 5a85 	vadd.f32	s10, s7, s10
 8002238:	ee77 5a25 	vadd.f32	s11, s14, s11
 800223c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002240:	4610      	mov	r0, r2
 8002242:	d1a9      	bne.n	8002198 <arm_correlate_f32+0x184>
 8002244:	9b01      	ldr	r3, [sp, #4]
 8002246:	b3f3      	cbz	r3, 80022c6 <arm_correlate_f32+0x2b2>
 8002248:	edd5 7a00 	vldr	s15, [r5]
 800224c:	ed9b 4a00 	vldr	s8, [fp]
 8002250:	ee61 6aa7 	vmul.f32	s13, s3, s15
 8002254:	ee62 3a27 	vmul.f32	s7, s4, s15
 8002258:	ee22 7aa7 	vmul.f32	s14, s5, s15
 800225c:	ee64 7a27 	vmul.f32	s15, s8, s15
 8002260:	ee74 4aa6 	vadd.f32	s9, s9, s13
 8002264:	ee35 5a23 	vadd.f32	s10, s10, s7
 8002268:	ee75 5a87 	vadd.f32	s11, s11, s14
 800226c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002270:	b34e      	cbz	r6, 80022c6 <arm_correlate_f32+0x2b2>
 8002272:	edd5 7a01 	vldr	s15, [r5, #4]
 8002276:	eddb 6a01 	vldr	s13, [fp, #4]
 800227a:	ee22 7a27 	vmul.f32	s14, s4, s15
 800227e:	ee22 3aa7 	vmul.f32	s6, s5, s15
 8002282:	ee67 3a84 	vmul.f32	s7, s15, s8
 8002286:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800228a:	2e01      	cmp	r6, #1
 800228c:	ee74 4a87 	vadd.f32	s9, s9, s14
 8002290:	ee35 5a03 	vadd.f32	s10, s10, s6
 8002294:	ee75 5aa3 	vadd.f32	s11, s11, s7
 8002298:	ee36 6a27 	vadd.f32	s12, s12, s15
 800229c:	d013      	beq.n	80022c6 <arm_correlate_f32+0x2b2>
 800229e:	ed95 7a02 	vldr	s14, [r5, #8]
 80022a2:	eddb 3a02 	vldr	s7, [fp, #8]
 80022a6:	ee62 7a87 	vmul.f32	s15, s5, s14
 80022aa:	ee27 4a04 	vmul.f32	s8, s14, s8
 80022ae:	ee67 6a26 	vmul.f32	s13, s14, s13
 80022b2:	ee27 7a23 	vmul.f32	s14, s14, s7
 80022b6:	ee74 4aa7 	vadd.f32	s9, s9, s15
 80022ba:	ee35 5a04 	vadd.f32	s10, s10, s8
 80022be:	ee75 5aa6 	vadd.f32	s11, s11, s13
 80022c2:	ee36 6a07 	vadd.f32	s12, s12, s14
 80022c6:	f108 0810 	add.w	r8, r8, #16
 80022ca:	eb09 020e 	add.w	r2, r9, lr
 80022ce:	eb0a 030e 	add.w	r3, sl, lr
 80022d2:	4547      	cmp	r7, r8
 80022d4:	edc9 4a00 	vstr	s9, [r9]
 80022d8:	f10b 0b10 	add.w	fp, fp, #16
 80022dc:	ed82 5a00 	vstr	s10, [r2]
 80022e0:	44a1      	add	r9, r4
 80022e2:	edca 5a00 	vstr	s11, [sl]
 80022e6:	ed83 6a00 	vstr	s12, [r3]
 80022ea:	44a2      	add	sl, r4
 80022ec:	f47f af3d 	bne.w	800216a <arm_correlate_f32+0x156>
 80022f0:	e9dd 7c07 	ldrd	r7, ip, [sp, #28]
 80022f4:	e9dd 6009 	ldrd	r6, r0, [sp, #36]	; 0x24
 80022f8:	9b03      	ldr	r3, [sp, #12]
 80022fa:	9c05      	ldr	r4, [sp, #20]
 80022fc:	9904      	ldr	r1, [sp, #16]
 80022fe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002300:	fb04 cc03 	mla	ip, r4, r3, ip
 8002304:	4401      	add	r1, r0
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	460d      	mov	r5, r1
 800230a:	9303      	str	r3, [sp, #12]
 800230c:	9b02      	ldr	r3, [sp, #8]
 800230e:	f013 0303 	ands.w	r3, r3, #3
 8002312:	9301      	str	r3, [sp, #4]
 8002314:	d071      	beq.n	80023fa <arm_correlate_f32+0x3e6>
 8002316:	9903      	ldr	r1, [sp, #12]
 8002318:	9205      	str	r2, [sp, #20]
 800231a:	f007 0403 	and.w	r4, r7, #3
 800231e:	ea4f 0b97 	mov.w	fp, r7, lsr #2
 8002322:	1c4f      	adds	r7, r1, #1
 8002324:	1859      	adds	r1, r3, r1
 8002326:	1d03      	adds	r3, r0, #4
 8002328:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800232c:	9400      	str	r4, [sp, #0]
 800232e:	f102 0110 	add.w	r1, r2, #16
 8002332:	ea4f 1a0b 	mov.w	sl, fp, lsl #4
 8002336:	3c01      	subs	r4, #1
 8002338:	e9cd 6003 	strd	r6, r0, [sp, #12]
 800233c:	eb02 090a 	add.w	r9, r2, sl
 8002340:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8002344:	46e0      	mov	r8, ip
 8002346:	4618      	mov	r0, r3
 8002348:	460e      	mov	r6, r1
 800234a:	4622      	mov	r2, r4
 800234c:	ed5f 7a6f 	vldr	s15, [pc, #-444]	; 8002194 <arm_correlate_f32+0x180>
 8002350:	f105 0110 	add.w	r1, r5, #16
 8002354:	4633      	mov	r3, r6
 8002356:	465c      	mov	r4, fp
 8002358:	ed11 7a04 	vldr	s14, [r1, #-16]
 800235c:	ed53 3a04 	vldr	s7, [r3, #-16]
 8002360:	ed11 6a03 	vldr	s12, [r1, #-12]
 8002364:	ed13 4a03 	vldr	s8, [r3, #-12]
 8002368:	ed51 6a02 	vldr	s13, [r1, #-8]
 800236c:	ed53 4a02 	vldr	s9, [r3, #-8]
 8002370:	ed51 5a01 	vldr	s11, [r1, #-4]
 8002374:	ed13 5a01 	vldr	s10, [r3, #-4]
 8002378:	ee27 7a23 	vmul.f32	s14, s14, s7
 800237c:	ee26 6a04 	vmul.f32	s12, s12, s8
 8002380:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002384:	ee26 7aa4 	vmul.f32	s14, s13, s9
 8002388:	ee76 7a27 	vadd.f32	s15, s12, s15
 800238c:	ee65 6a85 	vmul.f32	s13, s11, s10
 8002390:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002394:	3c01      	subs	r4, #1
 8002396:	f101 0110 	add.w	r1, r1, #16
 800239a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800239e:	f103 0310 	add.w	r3, r3, #16
 80023a2:	d1d9      	bne.n	8002358 <arm_correlate_f32+0x344>
 80023a4:	9b00      	ldr	r3, [sp, #0]
 80023a6:	4455      	add	r5, sl
 80023a8:	b1d3      	cbz	r3, 80023e0 <arm_correlate_f32+0x3cc>
 80023aa:	ed99 7a00 	vldr	s14, [r9]
 80023ae:	edd5 6a00 	vldr	s13, [r5]
 80023b2:	ee27 7a26 	vmul.f32	s14, s14, s13
 80023b6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80023ba:	b18a      	cbz	r2, 80023e0 <arm_correlate_f32+0x3cc>
 80023bc:	ed99 7a01 	vldr	s14, [r9, #4]
 80023c0:	edd5 6a01 	vldr	s13, [r5, #4]
 80023c4:	ee27 7a26 	vmul.f32	s14, s14, s13
 80023c8:	2a01      	cmp	r2, #1
 80023ca:	ee77 7a87 	vadd.f32	s15, s15, s14
 80023ce:	d007      	beq.n	80023e0 <arm_correlate_f32+0x3cc>
 80023d0:	ed95 7a02 	vldr	s14, [r5, #8]
 80023d4:	edd9 6a02 	vldr	s13, [r9, #8]
 80023d8:	ee27 7a26 	vmul.f32	s14, s14, s13
 80023dc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80023e0:	463d      	mov	r5, r7
 80023e2:	3704      	adds	r7, #4
 80023e4:	42b8      	cmp	r0, r7
 80023e6:	edc8 7a00 	vstr	s15, [r8]
 80023ea:	44f0      	add	r8, lr
 80023ec:	d1ae      	bne.n	800234c <arm_correlate_f32+0x338>
 80023ee:	9b01      	ldr	r3, [sp, #4]
 80023f0:	9a05      	ldr	r2, [sp, #20]
 80023f2:	e9dd 6003 	ldrd	r6, r0, [sp, #12]
 80023f6:	fb0e cc03 	mla	ip, lr, r3, ip
 80023fa:	9b02      	ldr	r3, [sp, #8]
 80023fc:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8002400:	08b5      	lsrs	r5, r6, #2
 8002402:	ed5f 5a9c 	vldr	s11, [pc, #-624]	; 8002194 <arm_correlate_f32+0x180>
 8002406:	f000 80ac 	beq.w	8002562 <arm_correlate_f32+0x54e>
 800240a:	f100 0110 	add.w	r1, r0, #16
 800240e:	f102 0310 	add.w	r3, r2, #16
 8002412:	462c      	mov	r4, r5
 8002414:	ed51 6a04 	vldr	s13, [r1, #-16]
 8002418:	ed53 3a04 	vldr	s7, [r3, #-16]
 800241c:	ed11 7a03 	vldr	s14, [r1, #-12]
 8002420:	ed13 4a03 	vldr	s8, [r3, #-12]
 8002424:	ed51 7a02 	vldr	s15, [r1, #-8]
 8002428:	ed53 4a02 	vldr	s9, [r3, #-8]
 800242c:	ed11 6a01 	vldr	s12, [r1, #-4]
 8002430:	ed13 5a01 	vldr	s10, [r3, #-4]
 8002434:	ee66 6aa3 	vmul.f32	s13, s13, s7
 8002438:	ee27 7a04 	vmul.f32	s14, s14, s8
 800243c:	ee76 6aa5 	vadd.f32	s13, s13, s11
 8002440:	ee67 7aa4 	vmul.f32	s15, s15, s9
 8002444:	ee37 7a26 	vadd.f32	s14, s14, s13
 8002448:	ee66 6a05 	vmul.f32	s13, s12, s10
 800244c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002450:	3c01      	subs	r4, #1
 8002452:	f101 0110 	add.w	r1, r1, #16
 8002456:	ee76 5aa7 	vadd.f32	s11, s13, s15
 800245a:	f103 0310 	add.w	r3, r3, #16
 800245e:	d1d9      	bne.n	8002414 <arm_correlate_f32+0x400>
 8002460:	012d      	lsls	r5, r5, #4
 8002462:	1941      	adds	r1, r0, r5
 8002464:	4415      	add	r5, r2
 8002466:	f016 0303 	ands.w	r3, r6, #3
 800246a:	d01b      	beq.n	80024a4 <arm_correlate_f32+0x490>
 800246c:	edd5 7a00 	vldr	s15, [r5]
 8002470:	ed91 7a00 	vldr	s14, [r1]
 8002474:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002478:	3b01      	subs	r3, #1
 800247a:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800247e:	d011      	beq.n	80024a4 <arm_correlate_f32+0x490>
 8002480:	edd5 7a01 	vldr	s15, [r5, #4]
 8002484:	ed91 7a01 	vldr	s14, [r1, #4]
 8002488:	ee67 7a87 	vmul.f32	s15, s15, s14
 800248c:	2b01      	cmp	r3, #1
 800248e:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002492:	d007      	beq.n	80024a4 <arm_correlate_f32+0x490>
 8002494:	edd1 7a02 	vldr	s15, [r1, #8]
 8002498:	ed95 7a02 	vldr	s14, [r5, #8]
 800249c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024a0:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80024a4:	3e01      	subs	r6, #1
 80024a6:	edcc 5a00 	vstr	s11, [ip]
 80024aa:	f100 0004 	add.w	r0, r0, #4
 80024ae:	44f4      	add	ip, lr
 80024b0:	d1a6      	bne.n	8002400 <arm_correlate_f32+0x3ec>
 80024b2:	b00d      	add	sp, #52	; 0x34
 80024b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80024b8:	f103 4480 	add.w	r4, r3, #1073741824	; 0x40000000
 80024bc:	4606      	mov	r6, r0
 80024be:	3c02      	subs	r4, #2
 80024c0:	4610      	mov	r0, r2
 80024c2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80024c4:	440c      	add	r4, r1
 80024c6:	460d      	mov	r5, r1
 80024c8:	eb02 0c84 	add.w	ip, r2, r4, lsl #2
 80024cc:	4619      	mov	r1, r3
 80024ce:	4632      	mov	r2, r6
 80024d0:	f06f 0e03 	mvn.w	lr, #3
 80024d4:	462b      	mov	r3, r5
 80024d6:	e5aa      	b.n	800202e <arm_correlate_f32+0x1a>
 80024d8:	9902      	ldr	r1, [sp, #8]
 80024da:	2900      	cmp	r1, #0
 80024dc:	d090      	beq.n	8002400 <arm_correlate_f32+0x3ec>
 80024de:	9902      	ldr	r1, [sp, #8]
 80024e0:	ed1f 6ad4 	vldr	s12, [pc, #-848]	; 8002194 <arm_correlate_f32+0x180>
 80024e4:	ea4f 0881 	mov.w	r8, r1, lsl #2
 80024e8:	eb00 0708 	add.w	r7, r0, r8
 80024ec:	4601      	mov	r1, r0
 80024ee:	4665      	mov	r5, ip
 80024f0:	e020      	b.n	8002534 <arm_correlate_f32+0x520>
 80024f2:	edd2 7a00 	vldr	s15, [r2]
 80024f6:	ecb4 7a01 	vldmia	r4!, {s14}
 80024fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024fe:	ee77 7a86 	vadd.f32	s15, s15, s12
 8002502:	b18e      	cbz	r6, 8002528 <arm_correlate_f32+0x514>
 8002504:	ed92 7a01 	vldr	s14, [r2, #4]
 8002508:	edd1 6a01 	vldr	s13, [r1, #4]
 800250c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8002510:	2b02      	cmp	r3, #2
 8002512:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002516:	d007      	beq.n	8002528 <arm_correlate_f32+0x514>
 8002518:	ed91 7a02 	vldr	s14, [r1, #8]
 800251c:	edd2 6a02 	vldr	s13, [r2, #8]
 8002520:	ee27 7a26 	vmul.f32	s14, s14, s13
 8002524:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002528:	42bc      	cmp	r4, r7
 800252a:	edc5 7a00 	vstr	s15, [r5]
 800252e:	4621      	mov	r1, r4
 8002530:	4475      	add	r5, lr
 8002532:	d00b      	beq.n	800254c <arm_correlate_f32+0x538>
 8002534:	460c      	mov	r4, r1
 8002536:	2b00      	cmp	r3, #0
 8002538:	d1db      	bne.n	80024f2 <arm_correlate_f32+0x4de>
 800253a:	1d0c      	adds	r4, r1, #4
 800253c:	eddf 7a0f 	vldr	s15, [pc, #60]	; 800257c <arm_correlate_f32+0x568>
 8002540:	42bc      	cmp	r4, r7
 8002542:	edc5 7a00 	vstr	s15, [r5]
 8002546:	4621      	mov	r1, r4
 8002548:	4475      	add	r5, lr
 800254a:	d1f3      	bne.n	8002534 <arm_correlate_f32+0x520>
 800254c:	9b02      	ldr	r3, [sp, #8]
 800254e:	4440      	add	r0, r8
 8002550:	fb0e cc03 	mla	ip, lr, r3, ip
 8002554:	2e00      	cmp	r6, #0
 8002556:	d0ac      	beq.n	80024b2 <arm_correlate_f32+0x49e>
 8002558:	08b5      	lsrs	r5, r6, #2
 800255a:	eddf 5a08 	vldr	s11, [pc, #32]	; 800257c <arm_correlate_f32+0x568>
 800255e:	f47f af54 	bne.w	800240a <arm_correlate_f32+0x3f6>
 8002562:	4615      	mov	r5, r2
 8002564:	4601      	mov	r1, r0
 8002566:	e77e      	b.n	8002466 <arm_correlate_f32+0x452>
 8002568:	4605      	mov	r5, r0
 800256a:	e6cf      	b.n	800230c <arm_correlate_f32+0x2f8>
 800256c:	9902      	ldr	r1, [sp, #8]
 800256e:	2900      	cmp	r1, #0
 8002570:	d1b5      	bne.n	80024de <arm_correlate_f32+0x4ca>
 8002572:	e79e      	b.n	80024b2 <arm_correlate_f32+0x49e>
 8002574:	eddf 7a01 	vldr	s15, [pc, #4]	; 800257c <arm_correlate_f32+0x568>
 8002578:	4605      	mov	r5, r0
 800257a:	e5c7      	b.n	800210c <arm_correlate_f32+0xf8>
 800257c:	00000000 	.word	0x00000000

08002580 <arm_conv_f32>:
 8002580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002584:	b08b      	sub	sp, #44	; 0x2c
 8002586:	4299      	cmp	r1, r3
 8002588:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800258a:	d205      	bcs.n	8002598 <arm_conv_f32+0x18>
 800258c:	4606      	mov	r6, r0
 800258e:	460c      	mov	r4, r1
 8002590:	4610      	mov	r0, r2
 8002592:	4619      	mov	r1, r3
 8002594:	4632      	mov	r2, r6
 8002596:	4623      	mov	r3, r4
 8002598:	f103 4b80 	add.w	fp, r3, #1073741824	; 0x40000000
 800259c:	3101      	adds	r1, #1
 800259e:	1ac9      	subs	r1, r1, r3
 80025a0:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80025a4:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80025a8:	9101      	str	r1, [sp, #4]
 80025aa:	1e59      	subs	r1, r3, #1
 80025ac:	eb02 070b 	add.w	r7, r2, fp
 80025b0:	f000 8277 	beq.w	8002aa2 <arm_conv_f32+0x522>
 80025b4:	eddf 7aaf 	vldr	s15, [pc, #700]	; 8002874 <arm_conv_f32+0x2f4>
 80025b8:	f102 0904 	add.w	r9, r2, #4
 80025bc:	46aa      	mov	sl, r5
 80025be:	4680      	mov	r8, r0
 80025c0:	2401      	movs	r4, #1
 80025c2:	f014 0603 	ands.w	r6, r4, #3
 80025c6:	d01b      	beq.n	8002600 <arm_conv_f32+0x80>
 80025c8:	ed92 7a00 	vldr	s14, [r2]
 80025cc:	edd8 6a00 	vldr	s13, [r8]
 80025d0:	ee27 7a26 	vmul.f32	s14, s14, s13
 80025d4:	3e01      	subs	r6, #1
 80025d6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80025da:	d011      	beq.n	8002600 <arm_conv_f32+0x80>
 80025dc:	ed12 7a01 	vldr	s14, [r2, #-4]
 80025e0:	edd8 6a01 	vldr	s13, [r8, #4]
 80025e4:	ee27 7a26 	vmul.f32	s14, s14, s13
 80025e8:	2e01      	cmp	r6, #1
 80025ea:	ee77 7a87 	vadd.f32	s15, s15, s14
 80025ee:	d007      	beq.n	8002600 <arm_conv_f32+0x80>
 80025f0:	ed98 7a02 	vldr	s14, [r8, #8]
 80025f4:	ed52 6a02 	vldr	s13, [r2, #-8]
 80025f8:	ee27 7a26 	vmul.f32	s14, s14, s13
 80025fc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002600:	3401      	adds	r4, #1
 8002602:	42a3      	cmp	r3, r4
 8002604:	ecea 7a01 	vstmia	sl!, {s15}
 8002608:	464a      	mov	r2, r9
 800260a:	d03a      	beq.n	8002682 <arm_conv_f32+0x102>
 800260c:	ea5f 0e94 	movs.w	lr, r4, lsr #2
 8002610:	f000 824c 	beq.w	8002aac <arm_conv_f32+0x52c>
 8002614:	f100 0210 	add.w	r2, r0, #16
 8002618:	ea4f 180e 	mov.w	r8, lr, lsl #4
 800261c:	eddf 7a95 	vldr	s15, [pc, #596]	; 8002874 <arm_conv_f32+0x2f4>
 8002620:	eb02 0c08 	add.w	ip, r2, r8
 8002624:	f1a9 0610 	sub.w	r6, r9, #16
 8002628:	ed12 7a04 	vldr	s14, [r2, #-16]
 800262c:	edd6 3a04 	vldr	s7, [r6, #16]
 8002630:	ed12 6a03 	vldr	s12, [r2, #-12]
 8002634:	ed96 4a03 	vldr	s8, [r6, #12]
 8002638:	ed52 6a02 	vldr	s13, [r2, #-8]
 800263c:	edd6 4a02 	vldr	s9, [r6, #8]
 8002640:	ed52 5a01 	vldr	s11, [r2, #-4]
 8002644:	ed96 5a01 	vldr	s10, [r6, #4]
 8002648:	ee27 7a23 	vmul.f32	s14, s14, s7
 800264c:	ee26 6a04 	vmul.f32	s12, s12, s8
 8002650:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002654:	ee26 7aa4 	vmul.f32	s14, s13, s9
 8002658:	ee76 7a27 	vadd.f32	s15, s12, s15
 800265c:	ee65 6a85 	vmul.f32	s13, s11, s10
 8002660:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002664:	3210      	adds	r2, #16
 8002666:	4594      	cmp	ip, r2
 8002668:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800266c:	f1a6 0610 	sub.w	r6, r6, #16
 8002670:	d1da      	bne.n	8002628 <arm_conv_f32+0xa8>
 8002672:	ebce 7e0e 	rsb	lr, lr, lr, lsl #28
 8002676:	eb09 120e 	add.w	r2, r9, lr, lsl #4
 800267a:	4480      	add	r8, r0
 800267c:	f109 0904 	add.w	r9, r9, #4
 8002680:	e79f      	b.n	80025c2 <arm_conv_f32+0x42>
 8002682:	2b03      	cmp	r3, #3
 8002684:	445d      	add	r5, fp
 8002686:	f240 80e9 	bls.w	800285c <arm_conv_f32+0x2dc>
 800268a:	9b01      	ldr	r3, [sp, #4]
 800268c:	089a      	lsrs	r2, r3, #2
 800268e:	9202      	str	r2, [sp, #8]
 8002690:	f000 8203 	beq.w	8002a9a <arm_conv_f32+0x51a>
 8002694:	ea4f 0894 	mov.w	r8, r4, lsr #2
 8002698:	ea4f 1308 	mov.w	r3, r8, lsl #4
 800269c:	0112      	lsls	r2, r2, #4
 800269e:	f004 0603 	and.w	r6, r4, #3
 80026a2:	9203      	str	r2, [sp, #12]
 80026a4:	f1a3 0a10 	sub.w	sl, r3, #16
 80026a8:	f1a3 020c 	sub.w	r2, r3, #12
 80026ac:	3b08      	subs	r3, #8
 80026ae:	9204      	str	r2, [sp, #16]
 80026b0:	9305      	str	r3, [sp, #20]
 80026b2:	f106 39ff 	add.w	r9, r6, #4294967295	; 0xffffffff
 80026b6:	e9cd 7008 	strd	r7, r0, [sp, #32]
 80026ba:	9a03      	ldr	r2, [sp, #12]
 80026bc:	f100 0c1c 	add.w	ip, r0, #28
 80026c0:	e9cd 4106 	strd	r4, r1, [sp, #24]
 80026c4:	464c      	mov	r4, r9
 80026c6:	e9dd 9004 	ldrd	r9, r0, [sp, #16]
 80026ca:	ebc8 7e08 	rsb	lr, r8, r8, lsl #28
 80026ce:	f1a7 0310 	sub.w	r3, r7, #16
 80026d2:	eb07 1e0e 	add.w	lr, r7, lr, lsl #4
 80026d6:	eb05 0b02 	add.w	fp, r5, r2
 80026da:	461f      	mov	r7, r3
 80026dc:	3510      	adds	r5, #16
 80026de:	ed9f 6a65 	vldr	s12, [pc, #404]	; 8002874 <arm_conv_f32+0x2f4>
 80026e2:	ed1c 1a07 	vldr	s2, [ip, #-28]	; 0xffffffe4
 80026e6:	ed5c 1a06 	vldr	s3, [ip, #-24]	; 0xffffffe8
 80026ea:	ed1c 2a05 	vldr	s4, [ip, #-20]	; 0xffffffec
 80026ee:	eeb0 5a46 	vmov.f32	s10, s12
 80026f2:	eef0 4a46 	vmov.f32	s9, s12
 80026f6:	eef0 5a46 	vmov.f32	s11, s12
 80026fa:	463a      	mov	r2, r7
 80026fc:	4663      	mov	r3, ip
 80026fe:	4641      	mov	r1, r8
 8002700:	edd2 6a04 	vldr	s13, [r2, #16]
 8002704:	ed13 0a04 	vldr	s0, [r3, #-16]
 8002708:	ed92 7a03 	vldr	s14, [r2, #12]
 800270c:	edd2 7a02 	vldr	s15, [r2, #8]
 8002710:	edd2 0a01 	vldr	s1, [r2, #4]
 8002714:	ee21 3aa6 	vmul.f32	s6, s3, s13
 8002718:	ee62 3a26 	vmul.f32	s7, s4, s13
 800271c:	ee61 2a26 	vmul.f32	s5, s2, s13
 8002720:	ed13 1a03 	vldr	s2, [r3, #-12]
 8002724:	ee66 6a80 	vmul.f32	s13, s13, s0
 8002728:	ee21 4a87 	vmul.f32	s8, s3, s14
 800272c:	ee73 4a24 	vadd.f32	s9, s6, s9
 8002730:	ee33 5a85 	vadd.f32	s10, s7, s10
 8002734:	ee22 3a07 	vmul.f32	s6, s4, s14
 8002738:	ed53 1a02 	vldr	s3, [r3, #-8]
 800273c:	ee72 2aa5 	vadd.f32	s5, s5, s11
 8002740:	ee36 6a86 	vadd.f32	s12, s13, s12
 8002744:	ee60 3a07 	vmul.f32	s7, s0, s14
 8002748:	ee27 7a01 	vmul.f32	s14, s14, s2
 800274c:	ee33 3a24 	vadd.f32	s6, s6, s9
 8002750:	ee37 7a06 	vadd.f32	s14, s14, s12
 8002754:	ee74 2a22 	vadd.f32	s5, s8, s5
 8002758:	ee60 4a27 	vmul.f32	s9, s0, s15
 800275c:	ee22 4a27 	vmul.f32	s8, s4, s15
 8002760:	ee73 3a85 	vadd.f32	s7, s7, s10
 8002764:	ed13 2a01 	vldr	s4, [r3, #-4]
 8002768:	ee21 5a27 	vmul.f32	s10, s2, s15
 800276c:	ee67 7aa1 	vmul.f32	s15, s15, s3
 8002770:	ee74 4a83 	vadd.f32	s9, s9, s6
 8002774:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002778:	ee34 4a22 	vadd.f32	s8, s8, s5
 800277c:	ee60 5a20 	vmul.f32	s11, s0, s1
 8002780:	ee21 3a20 	vmul.f32	s6, s2, s1
 8002784:	ee35 5a23 	vadd.f32	s10, s10, s7
 8002788:	ee21 7aa0 	vmul.f32	s14, s3, s1
 800278c:	ee20 6a82 	vmul.f32	s12, s1, s4
 8002790:	3901      	subs	r1, #1
 8002792:	f1a2 0210 	sub.w	r2, r2, #16
 8002796:	ee75 5a84 	vadd.f32	s11, s11, s8
 800279a:	ee73 4a24 	vadd.f32	s9, s6, s9
 800279e:	ee37 5a05 	vadd.f32	s10, s14, s10
 80027a2:	ee36 6a27 	vadd.f32	s12, s12, s15
 80027a6:	f103 0310 	add.w	r3, r3, #16
 80027aa:	d1a9      	bne.n	8002700 <arm_conv_f32+0x180>
 80027ac:	eb0a 030c 	add.w	r3, sl, ip
 80027b0:	2e00      	cmp	r6, #0
 80027b2:	d042      	beq.n	800283a <arm_conv_f32+0x2ba>
 80027b4:	edde 7a00 	vldr	s15, [lr]
 80027b8:	ed93 4a00 	vldr	s8, [r3]
 80027bc:	ee61 6a27 	vmul.f32	s13, s2, s15
 80027c0:	ee61 3aa7 	vmul.f32	s7, s3, s15
 80027c4:	ee22 7a27 	vmul.f32	s14, s4, s15
 80027c8:	ee64 7a27 	vmul.f32	s15, s8, s15
 80027cc:	ee75 5aa6 	vadd.f32	s11, s11, s13
 80027d0:	ee74 4aa3 	vadd.f32	s9, s9, s7
 80027d4:	ee35 5a07 	vadd.f32	s10, s10, s14
 80027d8:	ee36 6a27 	vadd.f32	s12, s12, s15
 80027dc:	eb09 030c 	add.w	r3, r9, ip
 80027e0:	b35c      	cbz	r4, 800283a <arm_conv_f32+0x2ba>
 80027e2:	ed5e 7a01 	vldr	s15, [lr, #-4]
 80027e6:	edd3 6a00 	vldr	s13, [r3]
 80027ea:	ee21 7aa7 	vmul.f32	s14, s3, s15
 80027ee:	ee22 3a27 	vmul.f32	s6, s4, s15
 80027f2:	ee67 3a84 	vmul.f32	s7, s15, s8
 80027f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027fa:	2c01      	cmp	r4, #1
 80027fc:	ee75 5a87 	vadd.f32	s11, s11, s14
 8002800:	ee74 4a83 	vadd.f32	s9, s9, s6
 8002804:	ee35 5a23 	vadd.f32	s10, s10, s7
 8002808:	ee36 6a27 	vadd.f32	s12, s12, s15
 800280c:	eb00 030c 	add.w	r3, r0, ip
 8002810:	d013      	beq.n	800283a <arm_conv_f32+0x2ba>
 8002812:	ed1e 7a02 	vldr	s14, [lr, #-8]
 8002816:	edd3 3a00 	vldr	s7, [r3]
 800281a:	ee62 7a07 	vmul.f32	s15, s4, s14
 800281e:	ee27 4a04 	vmul.f32	s8, s14, s8
 8002822:	ee67 6a26 	vmul.f32	s13, s14, s13
 8002826:	ee27 7a23 	vmul.f32	s14, s14, s7
 800282a:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800282e:	ee74 4a84 	vadd.f32	s9, s9, s8
 8002832:	ee35 5a26 	vadd.f32	s10, s10, s13
 8002836:	ee36 6a07 	vadd.f32	s12, s12, s14
 800283a:	45ab      	cmp	fp, r5
 800283c:	ed45 5a04 	vstr	s11, [r5, #-16]
 8002840:	ed45 4a03 	vstr	s9, [r5, #-12]
 8002844:	ed05 5a02 	vstr	s10, [r5, #-8]
 8002848:	ed05 6a01 	vstr	s12, [r5, #-4]
 800284c:	f10c 0c10 	add.w	ip, ip, #16
 8002850:	f105 0310 	add.w	r3, r5, #16
 8002854:	f000 809e 	beq.w	8002994 <arm_conv_f32+0x414>
 8002858:	461d      	mov	r5, r3
 800285a:	e740      	b.n	80026de <arm_conv_f32+0x15e>
 800285c:	9a01      	ldr	r2, [sp, #4]
 800285e:	46ac      	mov	ip, r5
 8002860:	2a00      	cmp	r2, #0
 8002862:	d037      	beq.n	80028d4 <arm_conv_f32+0x354>
 8002864:	9a01      	ldr	r2, [sp, #4]
 8002866:	ed9f 6a03 	vldr	s12, [pc, #12]	; 8002874 <arm_conv_f32+0x2f4>
 800286a:	0096      	lsls	r6, r2, #2
 800286c:	eb05 0c06 	add.w	ip, r5, r6
 8002870:	4604      	mov	r4, r0
 8002872:	e021      	b.n	80028b8 <arm_conv_f32+0x338>
 8002874:	00000000 	.word	0x00000000
 8002878:	edd7 7a00 	vldr	s15, [r7]
 800287c:	ecb2 7a01 	vldmia	r2!, {s14}
 8002880:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002884:	ee77 7a86 	vadd.f32	s15, s15, s12
 8002888:	b189      	cbz	r1, 80028ae <arm_conv_f32+0x32e>
 800288a:	ed17 7a01 	vldr	s14, [r7, #-4]
 800288e:	edd4 6a01 	vldr	s13, [r4, #4]
 8002892:	ee27 7a26 	vmul.f32	s14, s14, s13
 8002896:	2b02      	cmp	r3, #2
 8002898:	ee77 7a87 	vadd.f32	s15, s15, s14
 800289c:	d007      	beq.n	80028ae <arm_conv_f32+0x32e>
 800289e:	ed94 7a02 	vldr	s14, [r4, #8]
 80028a2:	ed57 6a02 	vldr	s13, [r7, #-8]
 80028a6:	ee27 7a26 	vmul.f32	s14, s14, s13
 80028aa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80028ae:	ece5 7a01 	vstmia	r5!, {s15}
 80028b2:	4565      	cmp	r5, ip
 80028b4:	4614      	mov	r4, r2
 80028b6:	d00a      	beq.n	80028ce <arm_conv_f32+0x34e>
 80028b8:	4622      	mov	r2, r4
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d1dc      	bne.n	8002878 <arm_conv_f32+0x2f8>
 80028be:	ed5f 7a13 	vldr	s15, [pc, #-76]	; 8002874 <arm_conv_f32+0x2f4>
 80028c2:	ece5 7a01 	vstmia	r5!, {s15}
 80028c6:	1d22      	adds	r2, r4, #4
 80028c8:	4565      	cmp	r5, ip
 80028ca:	4614      	mov	r4, r2
 80028cc:	d1f4      	bne.n	80028b8 <arm_conv_f32+0x338>
 80028ce:	4430      	add	r0, r6
 80028d0:	2900      	cmp	r1, #0
 80028d2:	d059      	beq.n	8002988 <arm_conv_f32+0x408>
 80028d4:	088d      	lsrs	r5, r1, #2
 80028d6:	ed5f 5a19 	vldr	s11, [pc, #-100]	; 8002874 <arm_conv_f32+0x2f4>
 80028da:	d058      	beq.n	800298e <arm_conv_f32+0x40e>
 80028dc:	f100 0210 	add.w	r2, r0, #16
 80028e0:	f1a7 0310 	sub.w	r3, r7, #16
 80028e4:	462c      	mov	r4, r5
 80028e6:	ed52 6a04 	vldr	s13, [r2, #-16]
 80028ea:	edd3 3a04 	vldr	s7, [r3, #16]
 80028ee:	ed12 7a03 	vldr	s14, [r2, #-12]
 80028f2:	ed93 4a03 	vldr	s8, [r3, #12]
 80028f6:	ed52 7a02 	vldr	s15, [r2, #-8]
 80028fa:	edd3 4a02 	vldr	s9, [r3, #8]
 80028fe:	ed12 6a01 	vldr	s12, [r2, #-4]
 8002902:	ed93 5a01 	vldr	s10, [r3, #4]
 8002906:	ee66 6aa3 	vmul.f32	s13, s13, s7
 800290a:	ee27 7a04 	vmul.f32	s14, s14, s8
 800290e:	ee76 6aa5 	vadd.f32	s13, s13, s11
 8002912:	ee67 7aa4 	vmul.f32	s15, s15, s9
 8002916:	ee37 7a26 	vadd.f32	s14, s14, s13
 800291a:	ee66 6a05 	vmul.f32	s13, s12, s10
 800291e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002922:	3c01      	subs	r4, #1
 8002924:	f102 0210 	add.w	r2, r2, #16
 8002928:	ee76 5aa7 	vadd.f32	s11, s13, s15
 800292c:	f1a3 0310 	sub.w	r3, r3, #16
 8002930:	d1d9      	bne.n	80028e6 <arm_conv_f32+0x366>
 8002932:	ebc5 7305 	rsb	r3, r5, r5, lsl #28
 8002936:	eb07 1303 	add.w	r3, r7, r3, lsl #4
 800293a:	eb00 1505 	add.w	r5, r0, r5, lsl #4
 800293e:	f011 0203 	ands.w	r2, r1, #3
 8002942:	d01b      	beq.n	800297c <arm_conv_f32+0x3fc>
 8002944:	edd3 7a00 	vldr	s15, [r3]
 8002948:	ed95 7a00 	vldr	s14, [r5]
 800294c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002950:	3a01      	subs	r2, #1
 8002952:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002956:	d011      	beq.n	800297c <arm_conv_f32+0x3fc>
 8002958:	ed53 7a01 	vldr	s15, [r3, #-4]
 800295c:	ed95 7a01 	vldr	s14, [r5, #4]
 8002960:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002964:	2a01      	cmp	r2, #1
 8002966:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800296a:	d007      	beq.n	800297c <arm_conv_f32+0x3fc>
 800296c:	edd5 7a02 	vldr	s15, [r5, #8]
 8002970:	ed13 7a02 	vldr	s14, [r3, #-8]
 8002974:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002978:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800297c:	3901      	subs	r1, #1
 800297e:	ecec 5a01 	vstmia	ip!, {s11}
 8002982:	f100 0004 	add.w	r0, r0, #4
 8002986:	d1a5      	bne.n	80028d4 <arm_conv_f32+0x354>
 8002988:	b00b      	add	sp, #44	; 0x2c
 800298a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800298e:	463b      	mov	r3, r7
 8002990:	4605      	mov	r5, r0
 8002992:	e7d4      	b.n	800293e <arm_conv_f32+0x3be>
 8002994:	9b02      	ldr	r3, [sp, #8]
 8002996:	e9dd 7008 	ldrd	r7, r0, [sp, #32]
 800299a:	009b      	lsls	r3, r3, #2
 800299c:	9302      	str	r3, [sp, #8]
 800299e:	9b03      	ldr	r3, [sp, #12]
 80029a0:	e9dd 4106 	ldrd	r4, r1, [sp, #24]
 80029a4:	4403      	add	r3, r0
 80029a6:	465d      	mov	r5, fp
 80029a8:	469e      	mov	lr, r3
 80029aa:	9b01      	ldr	r3, [sp, #4]
 80029ac:	f013 0c03 	ands.w	ip, r3, #3
 80029b0:	d075      	beq.n	8002a9e <arm_conv_f32+0x51e>
 80029b2:	9b02      	ldr	r3, [sp, #8]
 80029b4:	ea4f 0a94 	mov.w	sl, r4, lsr #2
 80029b8:	f004 0403 	and.w	r4, r4, #3
 80029bc:	f104 3bff 	add.w	fp, r4, #4294967295	; 0xffffffff
 80029c0:	f103 0801 	add.w	r8, r3, #1
 80029c4:	ea4f 130a 	mov.w	r3, sl, lsl #4
 80029c8:	e9cd 7002 	strd	r7, r0, [sp, #8]
 80029cc:	ebca 790a 	rsb	r9, sl, sl, lsl #28
 80029d0:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 80029d4:	f1a7 0210 	sub.w	r2, r7, #16
 80029d8:	4618      	mov	r0, r3
 80029da:	465b      	mov	r3, fp
 80029dc:	eb07 1909 	add.w	r9, r7, r9, lsl #4
 80029e0:	468b      	mov	fp, r1
 80029e2:	eb05 0c8c 	add.w	ip, r5, ip, lsl #2
 80029e6:	4621      	mov	r1, r4
 80029e8:	4617      	mov	r7, r2
 80029ea:	461c      	mov	r4, r3
 80029ec:	ed5f 7a5f 	vldr	s15, [pc, #-380]	; 8002874 <arm_conv_f32+0x2f4>
 80029f0:	f10e 0210 	add.w	r2, lr, #16
 80029f4:	463b      	mov	r3, r7
 80029f6:	4656      	mov	r6, sl
 80029f8:	ed12 7a04 	vldr	s14, [r2, #-16]
 80029fc:	edd3 3a04 	vldr	s7, [r3, #16]
 8002a00:	ed12 6a03 	vldr	s12, [r2, #-12]
 8002a04:	ed93 4a03 	vldr	s8, [r3, #12]
 8002a08:	ed52 6a02 	vldr	s13, [r2, #-8]
 8002a0c:	edd3 4a02 	vldr	s9, [r3, #8]
 8002a10:	ed52 5a01 	vldr	s11, [r2, #-4]
 8002a14:	ed93 5a01 	vldr	s10, [r3, #4]
 8002a18:	ee27 7a23 	vmul.f32	s14, s14, s7
 8002a1c:	ee26 6a04 	vmul.f32	s12, s12, s8
 8002a20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a24:	ee26 7aa4 	vmul.f32	s14, s13, s9
 8002a28:	ee76 7a27 	vadd.f32	s15, s12, s15
 8002a2c:	ee65 6a85 	vmul.f32	s13, s11, s10
 8002a30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a34:	3e01      	subs	r6, #1
 8002a36:	f102 0210 	add.w	r2, r2, #16
 8002a3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002a3e:	f1a3 0310 	sub.w	r3, r3, #16
 8002a42:	d1d9      	bne.n	80029f8 <arm_conv_f32+0x478>
 8002a44:	4486      	add	lr, r0
 8002a46:	b1d1      	cbz	r1, 8002a7e <arm_conv_f32+0x4fe>
 8002a48:	ed99 7a00 	vldr	s14, [r9]
 8002a4c:	edde 6a00 	vldr	s13, [lr]
 8002a50:	ee27 7a26 	vmul.f32	s14, s14, s13
 8002a54:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002a58:	b18c      	cbz	r4, 8002a7e <arm_conv_f32+0x4fe>
 8002a5a:	ed19 7a01 	vldr	s14, [r9, #-4]
 8002a5e:	edde 6a01 	vldr	s13, [lr, #4]
 8002a62:	ee27 7a26 	vmul.f32	s14, s14, s13
 8002a66:	2c01      	cmp	r4, #1
 8002a68:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002a6c:	d007      	beq.n	8002a7e <arm_conv_f32+0x4fe>
 8002a6e:	ed9e 7a02 	vldr	s14, [lr, #8]
 8002a72:	ed59 6a02 	vldr	s13, [r9, #-8]
 8002a76:	ee27 7a26 	vmul.f32	s14, s14, s13
 8002a7a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002a7e:	ece5 7a01 	vstmia	r5!, {s15}
 8002a82:	4565      	cmp	r5, ip
 8002a84:	46c6      	mov	lr, r8
 8002a86:	f108 0804 	add.w	r8, r8, #4
 8002a8a:	d1af      	bne.n	80029ec <arm_conv_f32+0x46c>
 8002a8c:	e9dd 7002 	ldrd	r7, r0, [sp, #8]
 8002a90:	4659      	mov	r1, fp
 8002a92:	9b01      	ldr	r3, [sp, #4]
 8002a94:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8002a98:	e71c      	b.n	80028d4 <arm_conv_f32+0x354>
 8002a9a:	4686      	mov	lr, r0
 8002a9c:	e785      	b.n	80029aa <arm_conv_f32+0x42a>
 8002a9e:	46ac      	mov	ip, r5
 8002aa0:	e7f7      	b.n	8002a92 <arm_conv_f32+0x512>
 8002aa2:	9a01      	ldr	r2, [sp, #4]
 8002aa4:	2a00      	cmp	r2, #0
 8002aa6:	f47f aedd 	bne.w	8002864 <arm_conv_f32+0x2e4>
 8002aaa:	e76d      	b.n	8002988 <arm_conv_f32+0x408>
 8002aac:	ed5f 7a8f 	vldr	s15, [pc, #-572]	; 8002874 <arm_conv_f32+0x2f4>
 8002ab0:	4680      	mov	r8, r0
 8002ab2:	e5e3      	b.n	800267c <arm_conv_f32+0xfc>

08002ab4 <arm_sub_f32>:
 8002ab4:	ea5f 0c93 	movs.w	ip, r3, lsr #2
 8002ab8:	b4f0      	push	{r4, r5, r6, r7}
 8002aba:	d033      	beq.n	8002b24 <arm_sub_f32+0x70>
 8002abc:	f100 0610 	add.w	r6, r0, #16
 8002ac0:	f101 0510 	add.w	r5, r1, #16
 8002ac4:	f102 0410 	add.w	r4, r2, #16
 8002ac8:	4667      	mov	r7, ip
 8002aca:	ed15 7a04 	vldr	s14, [r5, #-16]
 8002ace:	ed56 7a04 	vldr	s15, [r6, #-16]
 8002ad2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002ad6:	3f01      	subs	r7, #1
 8002ad8:	ed44 7a04 	vstr	s15, [r4, #-16]
 8002adc:	ed15 7a03 	vldr	s14, [r5, #-12]
 8002ae0:	ed56 7a03 	vldr	s15, [r6, #-12]
 8002ae4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002ae8:	f106 0610 	add.w	r6, r6, #16
 8002aec:	ed44 7a03 	vstr	s15, [r4, #-12]
 8002af0:	ed15 7a02 	vldr	s14, [r5, #-8]
 8002af4:	ed56 7a06 	vldr	s15, [r6, #-24]	; 0xffffffe8
 8002af8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002afc:	f105 0510 	add.w	r5, r5, #16
 8002b00:	ed44 7a02 	vstr	s15, [r4, #-8]
 8002b04:	ed56 7a05 	vldr	s15, [r6, #-20]	; 0xffffffec
 8002b08:	ed15 7a05 	vldr	s14, [r5, #-20]	; 0xffffffec
 8002b0c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002b10:	f104 0410 	add.w	r4, r4, #16
 8002b14:	ed44 7a05 	vstr	s15, [r4, #-20]	; 0xffffffec
 8002b18:	d1d7      	bne.n	8002aca <arm_sub_f32+0x16>
 8002b1a:	ea4f 140c 	mov.w	r4, ip, lsl #4
 8002b1e:	4420      	add	r0, r4
 8002b20:	4421      	add	r1, r4
 8002b22:	4422      	add	r2, r4
 8002b24:	f013 0303 	ands.w	r3, r3, #3
 8002b28:	d01b      	beq.n	8002b62 <arm_sub_f32+0xae>
 8002b2a:	edd0 7a00 	vldr	s15, [r0]
 8002b2e:	ed91 7a00 	vldr	s14, [r1]
 8002b32:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002b36:	3b01      	subs	r3, #1
 8002b38:	edc2 7a00 	vstr	s15, [r2]
 8002b3c:	d011      	beq.n	8002b62 <arm_sub_f32+0xae>
 8002b3e:	edd0 7a01 	vldr	s15, [r0, #4]
 8002b42:	ed91 7a01 	vldr	s14, [r1, #4]
 8002b46:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	edc2 7a01 	vstr	s15, [r2, #4]
 8002b50:	d007      	beq.n	8002b62 <arm_sub_f32+0xae>
 8002b52:	edd0 7a02 	vldr	s15, [r0, #8]
 8002b56:	ed91 7a02 	vldr	s14, [r1, #8]
 8002b5a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002b5e:	edc2 7a02 	vstr	s15, [r2, #8]
 8002b62:	bcf0      	pop	{r4, r5, r6, r7}
 8002b64:	4770      	bx	lr
 8002b66:	bf00      	nop

08002b68 <arm_mult_f32>:
 8002b68:	ea5f 0c93 	movs.w	ip, r3, lsr #2
 8002b6c:	b4f0      	push	{r4, r5, r6, r7}
 8002b6e:	d033      	beq.n	8002bd8 <arm_mult_f32+0x70>
 8002b70:	f100 0610 	add.w	r6, r0, #16
 8002b74:	f101 0510 	add.w	r5, r1, #16
 8002b78:	f102 0410 	add.w	r4, r2, #16
 8002b7c:	4667      	mov	r7, ip
 8002b7e:	ed15 7a04 	vldr	s14, [r5, #-16]
 8002b82:	ed56 7a04 	vldr	s15, [r6, #-16]
 8002b86:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b8a:	3f01      	subs	r7, #1
 8002b8c:	ed44 7a04 	vstr	s15, [r4, #-16]
 8002b90:	ed15 7a03 	vldr	s14, [r5, #-12]
 8002b94:	ed56 7a03 	vldr	s15, [r6, #-12]
 8002b98:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b9c:	f106 0610 	add.w	r6, r6, #16
 8002ba0:	ed44 7a03 	vstr	s15, [r4, #-12]
 8002ba4:	ed15 7a02 	vldr	s14, [r5, #-8]
 8002ba8:	ed56 7a06 	vldr	s15, [r6, #-24]	; 0xffffffe8
 8002bac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bb0:	f105 0510 	add.w	r5, r5, #16
 8002bb4:	ed44 7a02 	vstr	s15, [r4, #-8]
 8002bb8:	ed56 7a05 	vldr	s15, [r6, #-20]	; 0xffffffec
 8002bbc:	ed15 7a05 	vldr	s14, [r5, #-20]	; 0xffffffec
 8002bc0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bc4:	f104 0410 	add.w	r4, r4, #16
 8002bc8:	ed44 7a05 	vstr	s15, [r4, #-20]	; 0xffffffec
 8002bcc:	d1d7      	bne.n	8002b7e <arm_mult_f32+0x16>
 8002bce:	ea4f 140c 	mov.w	r4, ip, lsl #4
 8002bd2:	4420      	add	r0, r4
 8002bd4:	4421      	add	r1, r4
 8002bd6:	4422      	add	r2, r4
 8002bd8:	f013 0303 	ands.w	r3, r3, #3
 8002bdc:	d01b      	beq.n	8002c16 <arm_mult_f32+0xae>
 8002bde:	edd1 7a00 	vldr	s15, [r1]
 8002be2:	ed90 7a00 	vldr	s14, [r0]
 8002be6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bea:	3b01      	subs	r3, #1
 8002bec:	edc2 7a00 	vstr	s15, [r2]
 8002bf0:	d011      	beq.n	8002c16 <arm_mult_f32+0xae>
 8002bf2:	edd0 7a01 	vldr	s15, [r0, #4]
 8002bf6:	ed91 7a01 	vldr	s14, [r1, #4]
 8002bfa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	edc2 7a01 	vstr	s15, [r2, #4]
 8002c04:	d007      	beq.n	8002c16 <arm_mult_f32+0xae>
 8002c06:	edd0 7a02 	vldr	s15, [r0, #8]
 8002c0a:	ed91 7a02 	vldr	s14, [r1, #8]
 8002c0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c12:	edc2 7a02 	vstr	s15, [r2, #8]
 8002c16:	bcf0      	pop	{r4, r5, r6, r7}
 8002c18:	4770      	bx	lr
 8002c1a:	bf00      	nop

08002c1c <arm_add_f32>:
 8002c1c:	ea5f 0c93 	movs.w	ip, r3, lsr #2
 8002c20:	b4f0      	push	{r4, r5, r6, r7}
 8002c22:	d033      	beq.n	8002c8c <arm_add_f32+0x70>
 8002c24:	f100 0610 	add.w	r6, r0, #16
 8002c28:	f101 0510 	add.w	r5, r1, #16
 8002c2c:	f102 0410 	add.w	r4, r2, #16
 8002c30:	4667      	mov	r7, ip
 8002c32:	ed15 7a04 	vldr	s14, [r5, #-16]
 8002c36:	ed56 7a04 	vldr	s15, [r6, #-16]
 8002c3a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002c3e:	3f01      	subs	r7, #1
 8002c40:	ed44 7a04 	vstr	s15, [r4, #-16]
 8002c44:	ed15 7a03 	vldr	s14, [r5, #-12]
 8002c48:	ed56 7a03 	vldr	s15, [r6, #-12]
 8002c4c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002c50:	f106 0610 	add.w	r6, r6, #16
 8002c54:	ed44 7a03 	vstr	s15, [r4, #-12]
 8002c58:	ed15 7a02 	vldr	s14, [r5, #-8]
 8002c5c:	ed56 7a06 	vldr	s15, [r6, #-24]	; 0xffffffe8
 8002c60:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002c64:	f105 0510 	add.w	r5, r5, #16
 8002c68:	ed44 7a02 	vstr	s15, [r4, #-8]
 8002c6c:	ed56 7a05 	vldr	s15, [r6, #-20]	; 0xffffffec
 8002c70:	ed15 7a05 	vldr	s14, [r5, #-20]	; 0xffffffec
 8002c74:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002c78:	f104 0410 	add.w	r4, r4, #16
 8002c7c:	ed44 7a05 	vstr	s15, [r4, #-20]	; 0xffffffec
 8002c80:	d1d7      	bne.n	8002c32 <arm_add_f32+0x16>
 8002c82:	ea4f 140c 	mov.w	r4, ip, lsl #4
 8002c86:	4420      	add	r0, r4
 8002c88:	4421      	add	r1, r4
 8002c8a:	4422      	add	r2, r4
 8002c8c:	f013 0303 	ands.w	r3, r3, #3
 8002c90:	d01b      	beq.n	8002cca <arm_add_f32+0xae>
 8002c92:	edd1 7a00 	vldr	s15, [r1]
 8002c96:	ed90 7a00 	vldr	s14, [r0]
 8002c9a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002c9e:	3b01      	subs	r3, #1
 8002ca0:	edc2 7a00 	vstr	s15, [r2]
 8002ca4:	d011      	beq.n	8002cca <arm_add_f32+0xae>
 8002ca6:	edd0 7a01 	vldr	s15, [r0, #4]
 8002caa:	ed91 7a01 	vldr	s14, [r1, #4]
 8002cae:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002cb2:	2b01      	cmp	r3, #1
 8002cb4:	edc2 7a01 	vstr	s15, [r2, #4]
 8002cb8:	d007      	beq.n	8002cca <arm_add_f32+0xae>
 8002cba:	edd0 7a02 	vldr	s15, [r0, #8]
 8002cbe:	ed91 7a02 	vldr	s14, [r1, #8]
 8002cc2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002cc6:	edc2 7a02 	vstr	s15, [r2, #8]
 8002cca:	bcf0      	pop	{r4, r5, r6, r7}
 8002ccc:	4770      	bx	lr
 8002cce:	bf00      	nop

08002cd0 <__errno>:
 8002cd0:	4b01      	ldr	r3, [pc, #4]	; (8002cd8 <__errno+0x8>)
 8002cd2:	6818      	ldr	r0, [r3, #0]
 8002cd4:	4770      	bx	lr
 8002cd6:	bf00      	nop
 8002cd8:	2000000c 	.word	0x2000000c

08002cdc <__libc_init_array>:
 8002cdc:	b570      	push	{r4, r5, r6, lr}
 8002cde:	4d0d      	ldr	r5, [pc, #52]	; (8002d14 <__libc_init_array+0x38>)
 8002ce0:	4c0d      	ldr	r4, [pc, #52]	; (8002d18 <__libc_init_array+0x3c>)
 8002ce2:	1b64      	subs	r4, r4, r5
 8002ce4:	10a4      	asrs	r4, r4, #2
 8002ce6:	2600      	movs	r6, #0
 8002ce8:	42a6      	cmp	r6, r4
 8002cea:	d109      	bne.n	8002d00 <__libc_init_array+0x24>
 8002cec:	4d0b      	ldr	r5, [pc, #44]	; (8002d1c <__libc_init_array+0x40>)
 8002cee:	4c0c      	ldr	r4, [pc, #48]	; (8002d20 <__libc_init_array+0x44>)
 8002cf0:	f000 f92e 	bl	8002f50 <_init>
 8002cf4:	1b64      	subs	r4, r4, r5
 8002cf6:	10a4      	asrs	r4, r4, #2
 8002cf8:	2600      	movs	r6, #0
 8002cfa:	42a6      	cmp	r6, r4
 8002cfc:	d105      	bne.n	8002d0a <__libc_init_array+0x2e>
 8002cfe:	bd70      	pop	{r4, r5, r6, pc}
 8002d00:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d04:	4798      	blx	r3
 8002d06:	3601      	adds	r6, #1
 8002d08:	e7ee      	b.n	8002ce8 <__libc_init_array+0xc>
 8002d0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d0e:	4798      	blx	r3
 8002d10:	3601      	adds	r6, #1
 8002d12:	e7f2      	b.n	8002cfa <__libc_init_array+0x1e>
 8002d14:	08003164 	.word	0x08003164
 8002d18:	08003164 	.word	0x08003164
 8002d1c:	08003164 	.word	0x08003164
 8002d20:	08003168 	.word	0x08003168

08002d24 <memcpy>:
 8002d24:	440a      	add	r2, r1
 8002d26:	4291      	cmp	r1, r2
 8002d28:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8002d2c:	d100      	bne.n	8002d30 <memcpy+0xc>
 8002d2e:	4770      	bx	lr
 8002d30:	b510      	push	{r4, lr}
 8002d32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002d36:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002d3a:	4291      	cmp	r1, r2
 8002d3c:	d1f9      	bne.n	8002d32 <memcpy+0xe>
 8002d3e:	bd10      	pop	{r4, pc}

08002d40 <memset>:
 8002d40:	4402      	add	r2, r0
 8002d42:	4603      	mov	r3, r0
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d100      	bne.n	8002d4a <memset+0xa>
 8002d48:	4770      	bx	lr
 8002d4a:	f803 1b01 	strb.w	r1, [r3], #1
 8002d4e:	e7f9      	b.n	8002d44 <memset+0x4>

08002d50 <sqrt>:
 8002d50:	b538      	push	{r3, r4, r5, lr}
 8002d52:	ed2d 8b02 	vpush	{d8}
 8002d56:	ec55 4b10 	vmov	r4, r5, d0
 8002d5a:	f000 f843 	bl	8002de4 <__ieee754_sqrt>
 8002d5e:	4622      	mov	r2, r4
 8002d60:	462b      	mov	r3, r5
 8002d62:	4620      	mov	r0, r4
 8002d64:	4629      	mov	r1, r5
 8002d66:	eeb0 8a40 	vmov.f32	s16, s0
 8002d6a:	eef0 8a60 	vmov.f32	s17, s1
 8002d6e:	f7fd fec1 	bl	8000af4 <__aeabi_dcmpun>
 8002d72:	b990      	cbnz	r0, 8002d9a <sqrt+0x4a>
 8002d74:	2200      	movs	r2, #0
 8002d76:	2300      	movs	r3, #0
 8002d78:	4620      	mov	r0, r4
 8002d7a:	4629      	mov	r1, r5
 8002d7c:	f7fd fe92 	bl	8000aa4 <__aeabi_dcmplt>
 8002d80:	b158      	cbz	r0, 8002d9a <sqrt+0x4a>
 8002d82:	f7ff ffa5 	bl	8002cd0 <__errno>
 8002d86:	2321      	movs	r3, #33	; 0x21
 8002d88:	6003      	str	r3, [r0, #0]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	4610      	mov	r0, r2
 8002d90:	4619      	mov	r1, r3
 8002d92:	f7fd fd3f 	bl	8000814 <__aeabi_ddiv>
 8002d96:	ec41 0b18 	vmov	d8, r0, r1
 8002d9a:	eeb0 0a48 	vmov.f32	s0, s16
 8002d9e:	eef0 0a68 	vmov.f32	s1, s17
 8002da2:	ecbd 8b02 	vpop	{d8}
 8002da6:	bd38      	pop	{r3, r4, r5, pc}

08002da8 <sqrtf>:
 8002da8:	b508      	push	{r3, lr}
 8002daa:	ed2d 8b02 	vpush	{d8}
 8002dae:	eeb0 8a40 	vmov.f32	s16, s0
 8002db2:	f000 f8c9 	bl	8002f48 <__ieee754_sqrtf>
 8002db6:	eeb4 8a48 	vcmp.f32	s16, s16
 8002dba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dbe:	d60c      	bvs.n	8002dda <sqrtf+0x32>
 8002dc0:	eddf 8a07 	vldr	s17, [pc, #28]	; 8002de0 <sqrtf+0x38>
 8002dc4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8002dc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dcc:	d505      	bpl.n	8002dda <sqrtf+0x32>
 8002dce:	f7ff ff7f 	bl	8002cd0 <__errno>
 8002dd2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8002dd6:	2321      	movs	r3, #33	; 0x21
 8002dd8:	6003      	str	r3, [r0, #0]
 8002dda:	ecbd 8b02 	vpop	{d8}
 8002dde:	bd08      	pop	{r3, pc}
 8002de0:	00000000 	.word	0x00000000

08002de4 <__ieee754_sqrt>:
 8002de4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002de8:	ec55 4b10 	vmov	r4, r5, d0
 8002dec:	4e55      	ldr	r6, [pc, #340]	; (8002f44 <__ieee754_sqrt+0x160>)
 8002dee:	43ae      	bics	r6, r5
 8002df0:	ee10 0a10 	vmov	r0, s0
 8002df4:	ee10 3a10 	vmov	r3, s0
 8002df8:	462a      	mov	r2, r5
 8002dfa:	4629      	mov	r1, r5
 8002dfc:	d110      	bne.n	8002e20 <__ieee754_sqrt+0x3c>
 8002dfe:	ee10 2a10 	vmov	r2, s0
 8002e02:	462b      	mov	r3, r5
 8002e04:	f7fd fbdc 	bl	80005c0 <__aeabi_dmul>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	460b      	mov	r3, r1
 8002e0c:	4620      	mov	r0, r4
 8002e0e:	4629      	mov	r1, r5
 8002e10:	f7fd fa20 	bl	8000254 <__adddf3>
 8002e14:	4604      	mov	r4, r0
 8002e16:	460d      	mov	r5, r1
 8002e18:	ec45 4b10 	vmov	d0, r4, r5
 8002e1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002e20:	2d00      	cmp	r5, #0
 8002e22:	dc10      	bgt.n	8002e46 <__ieee754_sqrt+0x62>
 8002e24:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8002e28:	4330      	orrs	r0, r6
 8002e2a:	d0f5      	beq.n	8002e18 <__ieee754_sqrt+0x34>
 8002e2c:	b15d      	cbz	r5, 8002e46 <__ieee754_sqrt+0x62>
 8002e2e:	ee10 2a10 	vmov	r2, s0
 8002e32:	462b      	mov	r3, r5
 8002e34:	ee10 0a10 	vmov	r0, s0
 8002e38:	f7fd fa0a 	bl	8000250 <__aeabi_dsub>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	460b      	mov	r3, r1
 8002e40:	f7fd fce8 	bl	8000814 <__aeabi_ddiv>
 8002e44:	e7e6      	b.n	8002e14 <__ieee754_sqrt+0x30>
 8002e46:	1512      	asrs	r2, r2, #20
 8002e48:	d074      	beq.n	8002f34 <__ieee754_sqrt+0x150>
 8002e4a:	07d4      	lsls	r4, r2, #31
 8002e4c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8002e50:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8002e54:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8002e58:	bf5e      	ittt	pl
 8002e5a:	0fda      	lsrpl	r2, r3, #31
 8002e5c:	005b      	lslpl	r3, r3, #1
 8002e5e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8002e62:	2400      	movs	r4, #0
 8002e64:	0fda      	lsrs	r2, r3, #31
 8002e66:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8002e6a:	107f      	asrs	r7, r7, #1
 8002e6c:	005b      	lsls	r3, r3, #1
 8002e6e:	2516      	movs	r5, #22
 8002e70:	4620      	mov	r0, r4
 8002e72:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002e76:	1886      	adds	r6, r0, r2
 8002e78:	428e      	cmp	r6, r1
 8002e7a:	bfde      	ittt	le
 8002e7c:	1b89      	suble	r1, r1, r6
 8002e7e:	18b0      	addle	r0, r6, r2
 8002e80:	18a4      	addle	r4, r4, r2
 8002e82:	0049      	lsls	r1, r1, #1
 8002e84:	3d01      	subs	r5, #1
 8002e86:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8002e8a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8002e8e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002e92:	d1f0      	bne.n	8002e76 <__ieee754_sqrt+0x92>
 8002e94:	462a      	mov	r2, r5
 8002e96:	f04f 0e20 	mov.w	lr, #32
 8002e9a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8002e9e:	4281      	cmp	r1, r0
 8002ea0:	eb06 0c05 	add.w	ip, r6, r5
 8002ea4:	dc02      	bgt.n	8002eac <__ieee754_sqrt+0xc8>
 8002ea6:	d113      	bne.n	8002ed0 <__ieee754_sqrt+0xec>
 8002ea8:	459c      	cmp	ip, r3
 8002eaa:	d811      	bhi.n	8002ed0 <__ieee754_sqrt+0xec>
 8002eac:	f1bc 0f00 	cmp.w	ip, #0
 8002eb0:	eb0c 0506 	add.w	r5, ip, r6
 8002eb4:	da43      	bge.n	8002f3e <__ieee754_sqrt+0x15a>
 8002eb6:	2d00      	cmp	r5, #0
 8002eb8:	db41      	blt.n	8002f3e <__ieee754_sqrt+0x15a>
 8002eba:	f100 0801 	add.w	r8, r0, #1
 8002ebe:	1a09      	subs	r1, r1, r0
 8002ec0:	459c      	cmp	ip, r3
 8002ec2:	bf88      	it	hi
 8002ec4:	f101 31ff 	addhi.w	r1, r1, #4294967295	; 0xffffffff
 8002ec8:	eba3 030c 	sub.w	r3, r3, ip
 8002ecc:	4432      	add	r2, r6
 8002ece:	4640      	mov	r0, r8
 8002ed0:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8002ed4:	f1be 0e01 	subs.w	lr, lr, #1
 8002ed8:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8002edc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002ee0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8002ee4:	d1db      	bne.n	8002e9e <__ieee754_sqrt+0xba>
 8002ee6:	430b      	orrs	r3, r1
 8002ee8:	d006      	beq.n	8002ef8 <__ieee754_sqrt+0x114>
 8002eea:	1c50      	adds	r0, r2, #1
 8002eec:	bf13      	iteet	ne
 8002eee:	3201      	addne	r2, #1
 8002ef0:	3401      	addeq	r4, #1
 8002ef2:	4672      	moveq	r2, lr
 8002ef4:	f022 0201 	bicne.w	r2, r2, #1
 8002ef8:	1063      	asrs	r3, r4, #1
 8002efa:	0852      	lsrs	r2, r2, #1
 8002efc:	07e1      	lsls	r1, r4, #31
 8002efe:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8002f02:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8002f06:	bf48      	it	mi
 8002f08:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8002f0c:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8002f10:	4614      	mov	r4, r2
 8002f12:	e781      	b.n	8002e18 <__ieee754_sqrt+0x34>
 8002f14:	0ad9      	lsrs	r1, r3, #11
 8002f16:	3815      	subs	r0, #21
 8002f18:	055b      	lsls	r3, r3, #21
 8002f1a:	2900      	cmp	r1, #0
 8002f1c:	d0fa      	beq.n	8002f14 <__ieee754_sqrt+0x130>
 8002f1e:	02cd      	lsls	r5, r1, #11
 8002f20:	d50a      	bpl.n	8002f38 <__ieee754_sqrt+0x154>
 8002f22:	f1c2 0420 	rsb	r4, r2, #32
 8002f26:	fa23 f404 	lsr.w	r4, r3, r4
 8002f2a:	1e55      	subs	r5, r2, #1
 8002f2c:	4093      	lsls	r3, r2
 8002f2e:	4321      	orrs	r1, r4
 8002f30:	1b42      	subs	r2, r0, r5
 8002f32:	e78a      	b.n	8002e4a <__ieee754_sqrt+0x66>
 8002f34:	4610      	mov	r0, r2
 8002f36:	e7f0      	b.n	8002f1a <__ieee754_sqrt+0x136>
 8002f38:	0049      	lsls	r1, r1, #1
 8002f3a:	3201      	adds	r2, #1
 8002f3c:	e7ef      	b.n	8002f1e <__ieee754_sqrt+0x13a>
 8002f3e:	4680      	mov	r8, r0
 8002f40:	e7bd      	b.n	8002ebe <__ieee754_sqrt+0xda>
 8002f42:	bf00      	nop
 8002f44:	7ff00000 	.word	0x7ff00000

08002f48 <__ieee754_sqrtf>:
 8002f48:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8002f4c:	4770      	bx	lr
	...

08002f50 <_init>:
 8002f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f52:	bf00      	nop
 8002f54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f56:	bc08      	pop	{r3}
 8002f58:	469e      	mov	lr, r3
 8002f5a:	4770      	bx	lr

08002f5c <_fini>:
 8002f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f5e:	bf00      	nop
 8002f60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f62:	bc08      	pop	{r3}
 8002f64:	469e      	mov	lr, r3
 8002f66:	4770      	bx	lr
