###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Sun Nov 20 17:00:09 2016
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: clks.clk
#
# Mode: clkRouteOnly
#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
###############################################################


Nr. of Subtrees                : 253
Nr. of Sinks                   : 4289
Nr. of Buffer                  : 510
Nr. of Level (including gates) : 9
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt0/data56_d_reg[35]/CLK 1657.6(ps)
Min trig. edge delay at sink(R): tx_core/dma_reg_tx/baddr_reg[addr][30]/CLK 1502(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 1502~1657.6(ps)        0~10(ps)            
Fall Phase Delay               : 1529.7~1692.7(ps)      0~10(ps)            
Trig. Edge Skew                : 155.6(ps)              153.2(ps)           
Rise Skew                      : 155.6(ps)              
Fall Skew                      : 163(ps)                
Max. Rise Buffer Tran          : 229.7(ps)              200(ps)             
Max. Fall Buffer Tran          : 194.5(ps)              200(ps)             
Max. Rise Sink Tran            : 216.2(ps)              200(ps)             
Max. Fall Sink Tran            : 180.7(ps)              200(ps)             
Min. Rise Buffer Tran          : 20.3(ps)               0(ps)               
Min. Fall Buffer Tran          : 19.5(ps)               0(ps)               
Min. Rise Sink Tran            : 44.7(ps)               0(ps)               
Min. Fall Sink Tran            : 44(ps)                 0(ps)               



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
FECTS_clks_clk___L3_I5/A         [203.7 170.3](ps)      200(ps)             
FECTS_clks_clk___L3_I4/A         [203.7 170.3](ps)      200(ps)             
FECTS_clks_clk___L3_I3/A         [203.7 170.3](ps)      200(ps)             
FECTS_clks_clk___L3_I2/A         [203.7 170.3](ps)      200(ps)             
FECTS_clks_clk___L3_I1/A         [203.7 170.3](ps)      200(ps)             
tx_core/axi_master/U245/A        [213.2 177.8](ps)      200(ps)             
tx_core/axi_master/U248/A        [213.2 177.8](ps)      200(ps)             
tx_core/axi_master/U247/A        [213.2 177.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/U384/A    [212.9 177.2](ps)      200(ps)             
tx_core/axi_master/U244/A        [213.2 177.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/U382/A    [212.9 177.2](ps)      200(ps)             
tx_core/axi_master/U243/A        [213.2 177.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/U396/A    [213.1 177.5](ps)      200(ps)             
tx_core/axi_master/n201__L1_I0/A [222.5 188.8](ps)      200(ps)             
tx_core/axi_master/n201__L1_I1/A [222.5 188.8](ps)      200(ps)             
tx_core/axi_master/n201__L1_I2/A [222.5 188.8](ps)      200(ps)             
tx_core/axi_master/n204__L1_I0/A [229.4 194.4](ps)      200(ps)             
tx_core/axi_master/n204__L1_I1/A [229.4 194.4](ps)      200(ps)             
tx_core/axi_master/n204__L1_I2/A [229.4 194.4](ps)      200(ps)             
tx_core/axi_master/n202__L1_I0/A [213 181](ps)          200(ps)             
tx_core/axi_master/n202__L1_I1/A [213 181](ps)          200(ps)             
tx_core/axi_master/n202__L1_I2/A [213 181](ps)          200(ps)             
tx_core/tx_crc/crcpkt1/n317__L1_I0/A[218.5 185.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/n317__L1_I1/A[218.5 185.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/n320__L1_I0/A[202.3 172.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/n320__L1_I1/A[202.3 172.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/n322__L1_I0/A[227.8 193.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/n322__L1_I1/A[227.8 193.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/n322__L1_I2/A[227.8 193.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/n313__L1_I0/A[212.2 180.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/n313__L1_I1/A[212.2 180.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/n313__L1_I2/A[212.2 180.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/n321__L1_I0/A[229.7 194.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/n321__L1_I1/A[229.7 194.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/n321__L1_I2/A[229.7 194.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/n321__L1_I3/A[229.7 194.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/n318__L1_I0/A[217.1 184.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/n318__L1_I1/A[217.1 184.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/n318__L1_I2/A[217.1 184.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/n314__L1_I0/A[204.3 174](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/n314__L1_I1/A[204.3 174](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/n314__L1_I2/A[204.3 174](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/n319__L1_I0/A[226.9 192.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/n319__L1_I1/A[226.9 192.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/n319__L1_I2/A[226.9 192.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/n323__L1_I0/A[227 192.5](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/n323__L1_I1/A[227 192.4](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/n323__L1_I2/A[227 192.4](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/n307__L1_I0/A[221.3 187.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/n307__L1_I1/A[221.3 187.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/n307__L1_I2/A[221.3 187.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/n313__L1_I0/A[215.1 182.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/n313__L1_I1/A[215.1 182.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/n313__L1_I2/A[215.1 182.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/n315__L1_I0/A[227.1 192.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/n315__L1_I1/A[227.1 192.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/n315__L1_I2/A[227.1 192.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/n315__L1_I3/A[227.1 192.5](ps)      200(ps)             
tx_core/axi_master/n206__L1_I0/A [211.4 179.8](ps)      200(ps)             
tx_core/axi_master/n206__L1_I1/A [211.4 179.8](ps)      200(ps)             
tx_core/axi_master/n206__L1_I2/A [211.4 179.8](ps)      200(ps)             
tx_core/axi_master/n206__L1_I3/A [211.4 179.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/n313__L1_I0/A[222.6 188.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/n313__L1_I1/A[222.6 188.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/n313__L1_I2/A[222.6 188.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/n313__L1_I3/A[222.6 188.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/n316__L1_I0/A[200.5 170.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/n316__L1_I1/A[200.5 170.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/n316__L1_I2/A[200.5 170.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[20]/CLK[206.6 173.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[21]/CLK[206.6 173.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[17]/CLK[206.6 173.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[25]/CLK[206.6 173.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[22]/CLK[206.6 173.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[27]/CLK[206.6 173.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[23]/CLK[206.6 173.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[26]/CLK[206.6 173.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[18]/CLK[206.7 173.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[13]/CLK[206.6 173.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[28]/CLK[206.6 173.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[10]/CLK[206.6 172.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[1]/CLK[206.6 173](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[15]/CLK[206.6 172.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[14]/CLK[206.5 172.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[12]/CLK[206.6 173](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[19]/CLK[206.3 172.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[11]/CLK[206.6 173](ps)        200(ps)             
tx_core/axi_master/link_datain_0_d_reg[27]/CLK[206.5 172.8](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[11]/CLK[206.5 172.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[19]/CLK[208 173.9](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[16]/CLK[208 173.9](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[3]/CLK[208 173.9](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[24]/CLK[208 173.9](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[31]/CLK[208 173.9](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[2]/CLK[208 173.9](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[30]/CLK[208 173.9](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[29]/CLK[208 173.9](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[42]/CLK[208 173.9](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[43]/CLK[208 173.9](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[36]/CLK[208 173.9](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[32]/CLK[208 173.9](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[34]/CLK[208 173.9](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[33]/CLK[208 173.9](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[38]/CLK[208 173.9](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[46]/CLK[208 173.9](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[40]/CLK[208 173.9](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[37]/CLK[208 173.9](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[35]/CLK[208 173.9](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[39]/CLK[208 173.9](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[41]/CLK[208 173.9](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[59]/CLK[208 173.9](ps)        200(ps)             
tx_core/axi_master/link_datain_0_d_reg[25]/CLK[201 168.6](ps)        200(ps)             
tx_core/axi_master/link_datain_0_d_reg[24]/CLK[201 168.6](ps)        200(ps)             
tx_core/axi_master/link_datain_0_d_reg[26]/CLK[201 168.6](ps)        200(ps)             
tx_core/axi_master/link_datain_0_d_reg[30]/CLK[201 168.6](ps)        200(ps)             
tx_core/axi_master/link_datain_0_d_reg[29]/CLK[201 168.6](ps)        200(ps)             
tx_core/axi_master/link_datain_0_d_reg[31]/CLK[201 168.6](ps)        200(ps)             
tx_core/axi_master/link_datain_0_d_reg[15]/CLK[201.1 169](ps)        200(ps)             
tx_core/axi_master/link_datain_0_d_reg[28]/CLK[201 168.6](ps)        200(ps)             
tx_core/axi_master/link_datain_0_d_reg[18]/CLK[201.1 168.9](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[14]/CLK[201.1 169](ps)        200(ps)             
tx_core/axi_master/link_datain_0_d_reg[16]/CLK[201.1 168.9](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[19]/CLK[201.1 168.9](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[17]/CLK[201.1 168.9](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[22]/CLK[201.1 168.9](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[12]/CLK[201.1 169](ps)        200(ps)             
tx_core/axi_master/link_datain_0_d_reg[21]/CLK[201.1 168.9](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[20]/CLK[201.1 168.9](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[23]/CLK[201.1 168.9](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[13]/CLK[201.1 168.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[39]/CLK[215 179.7](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[48]/CLK[215 179.7](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[37]/CLK[215 179.7](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[32]/CLK[215 179.7](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[38]/CLK[215 179.7](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[33]/CLK[215 179.7](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[36]/CLK[215 179.7](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[34]/CLK[215 179.7](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[35]/CLK[215 179.7](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[5]/CLK[215 179.7](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[31]/CLK[215 179.7](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[24]/CLK[215 179.7](ps)        200(ps)             
tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][5]/CLK[215 179.7](ps)        200(ps)             
tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][6]/CLK[215 179.7](ps)        200(ps)             
tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][7]/CLK[215 179.7](ps)        200(ps)             
tx_core/axi_master/haddr0_d_reg[24]/CLK[215 179.7](ps)        200(ps)             
tx_core/axi_master/haddr0_d_reg[27]/CLK[215 179.7](ps)        200(ps)             
tx_core/axi_master/haddr0_d_reg[26]/CLK[215 179.7](ps)        200(ps)             
tx_core/axi_master/haddr0_d_reg[8]/CLK[215 179.7](ps)        200(ps)             
tx_core/axi_master/haddr0_d_reg[25]/CLK[215 179.7](ps)        200(ps)             
tx_core/axi_master/haddr0_d_reg[9]/CLK[215 179.7](ps)        200(ps)             
tx_core/axi_master/haddr0_d_reg[10]/CLK[215 179.7](ps)        200(ps)             
tx_core/axi_master/haddr0_d_reg[11]/CLK[205.9 172.5](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[15]/CLK[206.4 173.4](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[13]/CLK[206.4 173.3](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[14]/CLK[206.4 173.4](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[12]/CLK[206.4 173.3](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[16]/CLK[206.4 173.3](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[0]/CLK[206.4 173.4](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[1]/CLK[206.4 173.4](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[3]/CLK[206.3 173.5](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[17]/CLK[206.4 173.5](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[18]/CLK[206.4 173.5](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[2]/CLK[206.3 173.5](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[19]/CLK[206.4 173.5](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[4]/CLK[206.4 173.5](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[5]/CLK[206.4 173.5](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[7]/CLK[206.4 173.5](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[21]/CLK[206.3 173.5](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[6]/CLK[206.3 173.5](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[22]/CLK[206.3 173.5](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[23]/CLK[206.3 173.5](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[20]/CLK[206.4 173.5](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[22]/CLK[216.2 180.7](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[20]/CLK[216.2 180.7](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[21]/CLK[216.2 180.7](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[26]/CLK[216.2 180.7](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[25]/CLK[216.2 180.7](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[28]/CLK[216.2 180.7](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[31]/CLK[216.2 180.7](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[27]/CLK[216.2 180.7](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[24]/CLK[216.2 180.7](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[29]/CLK[216.2 180.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[8]/CLK[216.2 180.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[50]/CLK[216.1 180.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[55]/CLK[216.1 180.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[57]/CLK[216.1 180.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[44]/CLK[216.1 180.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[45]/CLK[216.1 180.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[52]/CLK[216.1 180.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[63]/CLK[216.1 180.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[48]/CLK[216.1 180.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[36]/CLK[216.1 180.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[43]/CLK[216.1 180.5](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[8]/CLK[208.7 174.5](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[23]/CLK[208.7 174.5](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[30]/CLK[208.7 174.5](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[10]/CLK[208.7 174.5](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[9]/CLK[208.7 174.5](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[1]/CLK[208.7 174.5](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[0]/CLK[208.7 174.5](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[5]/CLK[208.7 174.6](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[4]/CLK[208.7 174.6](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[7]/CLK[208.7 174.6](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[3]/CLK[208.7 174.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[9]/CLK[208.6 174.4](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[8]/CLK[208.6 174.4](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[6]/CLK[208.7 174.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[7]/CLK[208.7 174.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[5]/CLK[208.7 174.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[4]/CLK[208.7 174.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[3]/CLK[208.7 174.6](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[2]/CLK[208.7 174.6](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[6]/CLK[208.7 174.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[18]/CLK[209.9 175.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[19]/CLK[209.9 175.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[15]/CLK[209.9 175.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[15]/CLK[209.9 175.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[17]/CLK[209.9 175.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[8]/CLK[209.9 175.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[17]/CLK[209.9 175.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[15]/CLK[209.9 175.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[16]/CLK[209.9 175.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[18]/CLK[209.9 175.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[16]/CLK[209.9 175.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[17]/CLK[209.9 175.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[18]/CLK[209.9 175.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[19]/CLK[209.9 175.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[15]/CLK[209.9 175.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[16]/CLK[209.9 175.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[19]/CLK[203 169.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[18]/CLK[203 169.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[17]/CLK[203 169.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[16]/CLK[203 169.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[15]/CLK[203 169.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[16]/CLK[203 169.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[19]/CLK[203 169.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[18]/CLK[203 169.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[17]/CLK[203 169.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[16]/CLK[203 169.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[18]/CLK[203 169.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[15]/CLK[203 169.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[16]/CLK[203 169.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[17]/CLK[203 169.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[18]/CLK[203 169.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[16]/CLK[203 169.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[17]/CLK[203 169.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[17]/CLK[203 169.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[15]/CLK[203 169.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[18]/CLK[203 169.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[24]/CLK[208.1 174](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[24]/CLK[208.1 174](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[25]/CLK[208.1 174](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[27]/CLK[208.1 173.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[27]/CLK[208.1 174](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[28]/CLK[208.1 174](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[26]/CLK[208.1 174.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[25]/CLK[208.1 174.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[25]/CLK[208.1 174.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[28]/CLK[208.1 174.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[28]/CLK[208.1 174.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[29]/CLK[208.1 174.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[24]/CLK[208.1 174.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[24]/CLK[208.1 174.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[27]/CLK[208.1 174.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[26]/CLK[208.1 174.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[24]/CLK[208.1 174.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[26]/CLK[208.1 174.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[24]/CLK[205.2 171.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[27]/CLK[205.2 171.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[26]/CLK[205.2 171.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[24]/CLK[205.2 171.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[26]/CLK[205.2 171.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[25]/CLK[205.2 171.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[25]/CLK[205.3 171.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[24]/CLK[205.3 171.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[25]/CLK[205.3 171.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[29]/CLK[205.3 171.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[27]/CLK[205.3 171.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[31]/CLK[205.3 171.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[25]/CLK[205.3 171.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[32]/CLK[205.3 171.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[30]/CLK[205.3 171.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[26]/CLK[205.3 171.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[28]/CLK[205.3 171.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[24]/CLK[205.3 171.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[22]/CLK[203.9 170.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[15]/CLK[203.9 170.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[19]/CLK[203.9 170.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[21]/CLK[203.9 170.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[20]/CLK[203.9 170.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[16]/CLK[203.9 170.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[18]/CLK[203.9 170.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[17]/CLK[203.9 170.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[18]/CLK[203.9 170.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[17]/CLK[203.9 170.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[19]/CLK[203.9 170.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[20]/CLK[203.9 170.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[21]/CLK[203.9 170.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[22]/CLK[203.9 170.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[25]/CLK[203.9 170.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[26]/CLK[203.9 170.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[34]/CLK[203.9 170.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[23]/CLK[203.9 170.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[16]/CLK[203.2 169.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[9]/CLK[203.2 169.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[8]/CLK[203.2 169.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[23]/CLK[203.2 169.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[21]/CLK[203.2 169.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[20]/CLK[203.2 169.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[19]/CLK[203.2 169.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[18]/CLK[203.2 169.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[17]/CLK[203.2 169.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[15]/CLK[203.2 169.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[13]/CLK[203.2 169.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[12]/CLK[203.2 169.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[11]/CLK[203.2 169.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[0]/CLK[203.2 169.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[14]/CLK[203.2 169.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[1]/CLK[203.2 169.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[2]/CLK[203.2 169.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[3]/CLK[203.2 169.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[4]/CLK[203.2 169.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[5]/CLK[203.2 169.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[6]/CLK[203.2 169.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[7]/CLK[203.2 169.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/load64_d_reg/CLK[203.2 169.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[22]/CLK[203.2 169.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[10]/CLK[203.2 169.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[22]/CLK[201.2 168.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[11]/CLK[201.2 168.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[23]/CLK[201.2 168.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[21]/CLK[201.2 168.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[17]/CLK[201.2 168.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[13]/CLK[201.2 168.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[12]/CLK[201.2 168.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[14]/CLK[201.2 168.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[2]/CLK[201.2 168.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[5]/CLK[201.2 168.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[8]/CLK[201.2 168.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[0]/CLK[201.2 168.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[10]/CLK[201.2 168.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[31]/CLK[201.2 168.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[20]/CLK[201.2 168.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[16]/CLK[201.2 168.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[9]/CLK[201.2 168.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[19]/CLK[201.2 168.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[18]/CLK[201.2 168.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[15]/CLK[201.2 168.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[31]/CLK[201.2 168.2](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[21]/CLK[204.1 173.8](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[22]/CLK[204.1 173.8](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[23]/CLK[204.1 173.8](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[24]/CLK[204.1 173.8](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[25]/CLK[204.1 173.8](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[26]/CLK[204.1 173.8](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[27]/CLK[204.1 173.8](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[28]/CLK[204.1 173.8](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[29]/CLK[204.1 173.8](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[30]/CLK[204.1 173.8](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[31]/CLK[204.1 173.8](ps)      200(ps)             
tx_core/tx_rs/div2_d_reg/CLK     [204.1 173.8](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[3]/CLK[202.6 172.6](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[4]/CLK[202.6 172.6](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[5]/CLK[202.6 172.6](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[6]/CLK[202.6 172.6](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[7]/CLK[202.6 172.6](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[8]/CLK[202.6 172.6](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[9]/CLK[202.6 172.6](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[10]/CLK[202.6 172.6](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[11]/CLK[202.6 172.6](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[12]/CLK[202.6 172.6](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[13]/CLK[202.6 172.6](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[14]/CLK[202.6 172.6](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[39]/CLK[205.4 174.8](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[40]/CLK[205.4 174.8](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[41]/CLK[205.4 174.8](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[42]/CLK[205.4 174.8](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[43]/CLK[205.4 174.8](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[44]/CLK[205.4 174.8](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[45]/CLK[205.4 174.8](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[46]/CLK[205.4 174.8](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[47]/CLK[205.4 174.8](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[48]/CLK[205.4 174.8](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[49]/CLK[205.4 174.8](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[50]/CLK[205.4 174.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_vld_d_reg/CLK[200.8 167.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[25]/CLK[200.9 168](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[27]/CLK[201.1 168.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[18]/CLK[201 168.2](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[30]/CLK[201.1 168.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[17]/CLK[201.1 168.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[29]/CLK[201.1 168.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[31]/CLK[201.1 168.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[26]/CLK[201.1 168.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[21]/CLK[201.1 168.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[9]/CLK[201.1 168.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[5]/CLK[201.1 168.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[14]/CLK[201.1 168.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[15]/CLK[201.1 168.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[2]/CLK[201.1 168.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[20]/CLK[201.1 168.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[4]/CLK[201.1 168.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data8_d_reg[0]/CLK[201 167.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data8_d_reg[1]/CLK[201 167.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[22]/CLK[201 167.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data8_d_reg[2]/CLK[201 167.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[12]/CLK[201 167.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[11]/CLK[201 167.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[1]/CLK[201 167.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[24]/CLK[201 167.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[16]/CLK[201 167.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[10]/CLK[201 167.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[8]/CLK[201 167.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[28]/CLK[201 167.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[23]/CLK[201 167.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[19]/CLK[201 167.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[7]/CLK[201 167.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[13]/CLK[201 167.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[3]/CLK[201 167.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[6]/CLK[201 167.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[0]/CLK[201 167.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[1]/CLK[205.6 171.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[3]/CLK[205.6 171.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[4]/CLK[205.6 171.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[2]/CLK[205.6 171.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[4]/CLK[205.6 171.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[3]/CLK[205.6 171.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[0]/CLK[205.6 171.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[3]/CLK[205.6 171.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[1]/CLK[205.6 171.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[4]/CLK[205.6 171.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[4]/CLK[205.6 171.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[2]/CLK[205.6 171.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[4]/CLK[205.6 171.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[2]/CLK[205.6 171.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[1]/CLK[205.6 171.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[2]/CLK[205.6 171.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[1]/CLK[205.6 171.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[8]/CLK[204 170.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[7]/CLK[204 170.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[6]/CLK[204 170.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[5]/CLK[204 170.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[7]/CLK[204 170.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[6]/CLK[204 170.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[8]/CLK[203.9 170.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[5]/CLK[204 170.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[8]/CLK[203.9 170.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[7]/CLK[203.7 170.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[5]/CLK[204 170.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[7]/CLK[203.9 170.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[6]/CLK[203.8 170.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[8]/CLK[203.7 170.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[6]/CLK[203.7 170.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[5]/CLK[203.7 170.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[4]/CLK[206.5 172.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[3]/CLK[206.5 172.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[1]/CLK[206.5 172.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[2]/CLK[206.5 172.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[4]/CLK[206.3 172.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[3]/CLK[206.3 172.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[3]/CLK[206.3 172.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[2]/CLK[206.9 173](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[1]/CLK[206.9 173.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[0]/CLK[206.8 173.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[2]/CLK[206.8 173.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[4]/CLK[206.8 173.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[3]/CLK[206.8 173.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[1]/CLK[206.8 173.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[0]/CLK[206.7 173.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[2]/CLK[206.9 173.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[1]/CLK[206.9 173.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[0]/CLK[205.9 171.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[0]/CLK[205.9 171.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[3]/CLK[205.9 171.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[4]/CLK[205.9 171.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[0]/CLK[205.9 171.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[4]/CLK[205.9 171.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[3]/CLK[205.9 171.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[4]/CLK[205.9 171.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[3]/CLK[205.9 171.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[1]/CLK[205.9 171.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[2]/CLK[205.9 171.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[1]/CLK[205.9 171.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[2]/CLK[205.9 171.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[1]/CLK[205.9 171.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[3]/CLK[205.9 171.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[4]/CLK[205.9 171.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[1]/CLK[205.9 171.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[2]/CLK[205.9 171.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[2]/CLK[205.9 171.6](ps)      200(ps)             



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: clks.clk [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 4289
     Rise Delay	   : [1502(ps)  1657.6(ps)]
     Rise Skew	   : 155.6(ps)
     Fall Delay	   : [1529.7(ps)  1692.7(ps)]
     Fall Skew	   : 163(ps)


  Child Tree 1 from tx_core/axi_master/U252/A: 
     nrSink : 178
     Rise Delay [1579.4(ps)  1640.6(ps)] Skew [61.2(ps)]
     Fall Delay[1606.3(ps)  1672.8(ps)] Skew=[66.5(ps)]


  Child Tree 2 from tx_core/axi_master/U251/A: 
     nrSink : 127
     Rise Delay [1504.5(ps)  1649.3(ps)] Skew [144.8(ps)]
     Fall Delay[1538.8(ps)  1678.2(ps)] Skew=[139.4(ps)]


  Child Tree 3 from tx_core/tx_crc/crcpkt2/U384/A: 
     nrSink : 36
     Rise Delay [1582.9(ps)  1613.3(ps)] Skew [30.4(ps)]
     Fall Delay[1613.5(ps)  1641.3(ps)] Skew=[27.8(ps)]


  Child Tree 4 from tx_core/tx_crc/crcpkt2/U395/A: 
     nrSink : 28
     Rise Delay [1590.7(ps)  1632.9(ps)] Skew [42.2(ps)]
     Fall Delay[1621.9(ps)  1661.7(ps)] Skew=[39.8(ps)]


  Child Tree 5 from tx_core/tx_crc/crcpkt2/U389/A: 
     nrSink : 36
     Rise Delay [1609.8(ps)  1637(ps)] Skew [27.2(ps)]
     Fall Delay[1636.3(ps)  1663.2(ps)] Skew=[26.9(ps)]


  Child Tree 6 from tx_core/dma_reg_tx/U1729/A: 
     nrSink : 108
     Rise Delay [1561.7(ps)  1617.7(ps)] Skew [56(ps)]
     Fall Delay[1596.4(ps)  1652.9(ps)] Skew=[56.5(ps)]


  Child Tree 7 from tx_core/dma_reg_tx/U1728/A: 
     nrSink : 108
     Rise Delay [1573.4(ps)  1616.1(ps)] Skew [42.7(ps)]
     Fall Delay[1609.7(ps)  1656.5(ps)] Skew=[46.8(ps)]


  Child Tree 8 from tx_core/dma_reg_tx/U1727/A: 
     nrSink : 108
     Rise Delay [1561.4(ps)  1629.4(ps)] Skew [68(ps)]
     Fall Delay[1601.1(ps)  1663.5(ps)] Skew=[62.4(ps)]


  Child Tree 9 from tx_core/dma_reg_tx/U1726/A: 
     nrSink : 108
     Rise Delay [1578.3(ps)  1620.8(ps)] Skew [42.5(ps)]
     Fall Delay[1618.1(ps)  1656.5(ps)] Skew=[38.4(ps)]


  Child Tree 10 from tx_core/dma_reg_tx/U1722/A: 
     nrSink : 108
     Rise Delay [1576.3(ps)  1629.7(ps)] Skew [53.4(ps)]
     Fall Delay[1610.9(ps)  1663.6(ps)] Skew=[52.7(ps)]


  Child Tree 11 from tx_core/dma_reg_tx/U1720/A: 
     nrSink : 84
     Rise Delay [1569.2(ps)  1654.7(ps)] Skew [85.5(ps)]
     Fall Delay[1603.5(ps)  1689.6(ps)] Skew=[86.1(ps)]


  Child Tree 12 from tx_core/tx_crc/crcpkt0/U387/A: 
     nrSink : 36
     Rise Delay [1597.3(ps)  1614.6(ps)] Skew [17.3(ps)]
     Fall Delay[1626.1(ps)  1642.3(ps)] Skew=[16.2(ps)]


  Child Tree 13 from tx_core/dma_reg_tx/U1724/A: 
     nrSink : 108
     Rise Delay [1518.3(ps)  1646.9(ps)] Skew [128.6(ps)]
     Fall Delay[1551.7(ps)  1685.9(ps)] Skew=[134.2(ps)]


  Child Tree 14 from tx_core/dma_reg_tx/U1725/A: 
     nrSink : 108
     Rise Delay [1521.5(ps)  1566(ps)] Skew [44.5(ps)]
     Fall Delay[1556(ps)  1605(ps)] Skew=[49(ps)]


  Child Tree 15 from tx_core/dma_reg_tx/U1723/A: 
     nrSink : 108
     Rise Delay [1537.8(ps)  1567.8(ps)] Skew [30(ps)]
     Fall Delay[1576.8(ps)  1607.4(ps)] Skew=[30.6(ps)]


  Child Tree 16 from tx_core/dma_reg_tx/U1721/A: 
     nrSink : 108
     Rise Delay [1535.2(ps)  1580(ps)] Skew [44.8(ps)]
     Fall Delay[1570.4(ps)  1615.6(ps)] Skew=[45.2(ps)]


  Child Tree 17 from tx_core/dma_reg_tx/U1730/A: 
     nrSink : 105
     Rise Delay [1502(ps)  1653.1(ps)] Skew [151.1(ps)]
     Fall Delay[1534.4(ps)  1692.7(ps)] Skew=[158.3(ps)]


  Child Tree 18 from tx_core/axi_master/U245/A: 
     nrSink : 61
     Rise Delay [1543.6(ps)  1573.3(ps)] Skew [29.7(ps)]
     Fall Delay[1566.9(ps)  1596.7(ps)] Skew=[29.8(ps)]


  Child Tree 19 from tx_core/axi_master/U248/A: 
     nrSink : 61
     Rise Delay [1544.3(ps)  1585.4(ps)] Skew [41.1(ps)]
     Fall Delay[1569.5(ps)  1608.9(ps)] Skew=[39.4(ps)]


  Child Tree 20 from tx_core/axi_master/U247/A: 
     nrSink : 61
     Rise Delay [1570.7(ps)  1596.6(ps)] Skew [25.9(ps)]
     Fall Delay[1598.6(ps)  1623.5(ps)] Skew=[24.9(ps)]


  Child Tree 21 from tx_core/tx_crc/crcpkt0/U384/A: 
     nrSink : 36
     Rise Delay [1574.3(ps)  1586.9(ps)] Skew [12.6(ps)]
     Fall Delay[1603(ps)  1615.6(ps)] Skew=[12.6(ps)]


  Child Tree 22 from tx_core/axi_master/U244/A: 
     nrSink : 61
     Rise Delay [1564.6(ps)  1599.2(ps)] Skew [34.6(ps)]
     Fall Delay[1593.6(ps)  1626.6(ps)] Skew=[33(ps)]


  Child Tree 23 from tx_core/tx_crc/crcpkt0/U382/A: 
     nrSink : 36
     Rise Delay [1587.1(ps)  1605.6(ps)] Skew [18.5(ps)]
     Fall Delay[1614.9(ps)  1634.9(ps)] Skew=[20(ps)]


  Child Tree 24 from tx_core/axi_master/U243/A: 
     nrSink : 61
     Rise Delay [1593.8(ps)  1624.9(ps)] Skew [31.1(ps)]
     Fall Delay[1624.1(ps)  1652.7(ps)] Skew=[28.6(ps)]


  Child Tree 25 from tx_core/tx_crc/crcpkt0/U396/A: 
     nrSink : 36
     Rise Delay [1604.8(ps)  1621.9(ps)] Skew [17.1(ps)]
     Fall Delay[1636.8(ps)  1651.8(ps)] Skew=[15(ps)]


  Child Tree 26 from tx_core/tx_crc/crcpkt2/U394/A: 
     nrSink : 36
     Rise Delay [1557.8(ps)  1579(ps)] Skew [21.2(ps)]
     Fall Delay[1586.9(ps)  1607.2(ps)] Skew=[20.3(ps)]


  Child Tree 27 from tx_core/tx_crc/crcpkt1/U394/A: 
     nrSink : 36
     Rise Delay [1563.1(ps)  1588(ps)] Skew [24.9(ps)]
     Fall Delay[1590.9(ps)  1614.7(ps)] Skew=[23.8(ps)]


  Child Tree 28 from tx_core/tx_crc/crcpkt0/U388/A: 
     nrSink : 36
     Rise Delay [1565.4(ps)  1604.3(ps)] Skew [38.9(ps)]
     Fall Delay[1594.7(ps)  1632(ps)] Skew=[37.3(ps)]


  Child Tree 29 from tx_core/tx_crc/crcpkt1/U390/A: 
     nrSink : 36
     Rise Delay [1586.2(ps)  1602.9(ps)] Skew [16.7(ps)]
     Fall Delay[1611.1(ps)  1626.9(ps)] Skew=[15.8(ps)]


  Child Tree 30 from tx_core/tx_crc/crcpkt2/U380/A: 
     nrSink : 36
     Rise Delay [1586(ps)  1597.1(ps)] Skew [11.1(ps)]
     Fall Delay[1614.7(ps)  1625.1(ps)] Skew=[10.4(ps)]


  Child Tree 31 from tx_core/tx_crc/crcpkt2/U382/A: 
     nrSink : 36
     Rise Delay [1582.8(ps)  1606.7(ps)] Skew [23.9(ps)]
     Fall Delay[1611.4(ps)  1634.8(ps)] Skew=[23.4(ps)]


  Child Tree 32 from tx_core/tx_crc/crcpkt1/U387/A: 
     nrSink : 13
     Rise Delay [1526.9(ps)  1538(ps)] Skew [11.1(ps)]
     Fall Delay[1552.3(ps)  1562.9(ps)] Skew=[10.6(ps)]


  Child Tree 33 from tx_core/tx_crc/crcpkt1/U388/A: 
     nrSink : 13
     Rise Delay [1533.9(ps)  1537.4(ps)] Skew [3.5(ps)]
     Fall Delay[1559.2(ps)  1562.9(ps)] Skew=[3.7(ps)]


  Child Tree 34 from tx_core/tx_crc/crcpkt2/U376/A: 
     nrSink : 13
     Rise Delay [1503.4(ps)  1525.2(ps)] Skew [21.8(ps)]
     Fall Delay[1529.7(ps)  1550.2(ps)] Skew=[20.5(ps)]


  Child Tree 35 from tx_core/tx_crc/crcpkt2/U378/A: 
     nrSink : 13
     Rise Delay [1533.2(ps)  1542.2(ps)] Skew [9(ps)]
     Fall Delay[1558.6(ps)  1567.5(ps)] Skew=[8.9(ps)]


  Child Tree 36 from tx_core/tx_crc/crcpkt2/U377/A: 
     nrSink : 13
     Rise Delay [1534.9(ps)  1540.1(ps)] Skew [5.2(ps)]
     Fall Delay[1560.4(ps)  1565.5(ps)] Skew=[5.1(ps)]


  Child Tree 37 from tx_core/tx_crc/crcpkt1/U385/A: 
     nrSink : 13
     Rise Delay [1508.1(ps)  1635.6(ps)] Skew [127.5(ps)]
     Fall Delay[1532.7(ps)  1663.9(ps)] Skew=[131.2(ps)]


  Child Tree 38 from tx_core/axi_master/U246/A: 
     nrSink : 61
     Rise Delay [1614.8(ps)  1654.1(ps)] Skew [39.3(ps)]
     Fall Delay[1640.7(ps)  1677.4(ps)] Skew=[36.7(ps)]


  Child Tree 39 from tx_core/tx_crc/crcpkt1/U391/A: 
     nrSink : 36
     Rise Delay [1634.4(ps)  1644.1(ps)] Skew [9.7(ps)]
     Fall Delay[1658.6(ps)  1667.7(ps)] Skew=[9.1(ps)]


  Child Tree 40 from tx_core/tx_crc/crcpkt0/U378/A: 
     nrSink : 13
     Rise Delay [1510.3(ps)  1641.5(ps)] Skew [131.2(ps)]
     Fall Delay[1534.8(ps)  1669.5(ps)] Skew=[134.7(ps)]


  Child Tree 41 from tx_core/tx_crc/crcpkt2/U385/A: 
     nrSink : 36
     Rise Delay [1628.7(ps)  1651(ps)] Skew [22.3(ps)]
     Fall Delay[1652.2(ps)  1674.7(ps)] Skew=[22.5(ps)]


  Child Tree 42 from tx_core/tx_crc/crcpkt2/U386/A: 
     nrSink : 36
     Rise Delay [1633.1(ps)  1650.8(ps)] Skew [17.7(ps)]
     Fall Delay[1659.4(ps)  1677(ps)] Skew=[17.6(ps)]


  Child Tree 43 from tx_core/tx_crc/crcpkt1/U401/A: 
     nrSink : 36
     Rise Delay [1566(ps)  1575.7(ps)] Skew [9.7(ps)]
     Fall Delay[1594.5(ps)  1603.4(ps)] Skew=[8.9(ps)]


  Child Tree 44 from tx_core/tx_crc/crcpkt0/U389/A: 
     nrSink : 36
     Rise Delay [1567.7(ps)  1582.5(ps)] Skew [14.8(ps)]
     Fall Delay[1597(ps)  1611.2(ps)] Skew=[14.2(ps)]


  Child Tree 45 from tx_core/tx_crc/crcpkt0/U391/A: 
     nrSink : 36
     Rise Delay [1568.2(ps)  1590.7(ps)] Skew [22.5(ps)]
     Fall Delay[1590(ps)  1611.8(ps)] Skew=[21.8(ps)]


  Child Tree 46 from tx_core/tx_crc/crcpkt0/U398/A: 
     nrSink : 31
     Rise Delay [1570.5(ps)  1608.9(ps)] Skew [38.4(ps)]
     Fall Delay[1593.4(ps)  1630.7(ps)] Skew=[37.3(ps)]


  Child Tree 47 from tx_core/tx_crc/crcpkt0/U386/A: 
     nrSink : 36
     Rise Delay [1570.9(ps)  1611.3(ps)] Skew [40.4(ps)]
     Fall Delay[1597.2(ps)  1634.3(ps)] Skew=[37.1(ps)]


  Child Tree 48 from tx_core/tx_crc/crcpkt1/U395/A: 
     nrSink : 36
     Rise Delay [1603.6(ps)  1631.1(ps)] Skew [27.5(ps)]
     Fall Delay[1634(ps)  1660.8(ps)] Skew=[26.8(ps)]


  Child Tree 49 from tx_core/tx_crc/crcpkt1/U389/A: 
     nrSink : 36
     Rise Delay [1599(ps)  1633.8(ps)] Skew [34.8(ps)]
     Fall Delay[1628.3(ps)  1662.4(ps)] Skew=[34.1(ps)]


  Child Tree 50 from tx_core/tx_crc/crcpkt1/U393/A: 
     nrSink : 36
     Rise Delay [1603.3(ps)  1632.9(ps)] Skew [29.6(ps)]
     Fall Delay[1629.9(ps)  1657.9(ps)] Skew=[28(ps)]


  Child Tree 51 from tx_core/tx_crc/crcpkt1/U400/A: 
     nrSink : 36
     Rise Delay [1611(ps)  1630.8(ps)] Skew [19.8(ps)]
     Fall Delay[1638.1(ps)  1657.4(ps)] Skew=[19.3(ps)]


  Child Tree 52 from tx_core/tx_crc/crcpkt1/U397/A: 
     nrSink : 36
     Rise Delay [1620.9(ps)  1631.2(ps)] Skew [10.3(ps)]
     Fall Delay[1648.4(ps)  1658.6(ps)] Skew=[10.2(ps)]


  Child Tree 53 from tx_core/tx_crc/crcpkt1/U396/A: 
     nrSink : 36
     Rise Delay [1624.1(ps)  1639.3(ps)] Skew [15.2(ps)]
     Fall Delay[1649.6(ps)  1664.8(ps)] Skew=[15.2(ps)]


  Child Tree 54 from tx_core/tx_crc/crcpkt1/U398/A: 
     nrSink : 36
     Rise Delay [1591.2(ps)  1638.1(ps)] Skew [46.9(ps)]
     Fall Delay[1616.2(ps)  1662.4(ps)] Skew=[46.2(ps)]


  Child Tree 55 from tx_core/tx_crc/crcpkt2/U390/A: 
     nrSink : 36
     Rise Delay [1609.9(ps)  1636.5(ps)] Skew [26.6(ps)]
     Fall Delay[1642.3(ps)  1667.2(ps)] Skew=[24.9(ps)]


  Child Tree 56 from tx_core/tx_crc/crcpkt2/U387/A: 
     nrSink : 36
     Rise Delay [1623.9(ps)  1639.4(ps)] Skew [15.5(ps)]
     Fall Delay[1650.5(ps)  1665.3(ps)] Skew=[14.8(ps)]


  Child Tree 57 from tx_core/tx_crc/crcpkt0/U393/A: 
     nrSink : 36
     Rise Delay [1620.3(ps)  1652(ps)] Skew [31.7(ps)]
     Fall Delay[1646.6(ps)  1676.9(ps)] Skew=[30.3(ps)]


  Child Tree 58 from tx_core/tx_crc/crcpkt0/U394/A: 
     nrSink : 36
     Rise Delay [1631.1(ps)  1657.6(ps)] Skew [26.5(ps)]
     Fall Delay[1663.4(ps)  1688.2(ps)] Skew=[24.8(ps)]


  Child Tree 59 from tx_core/tx_crc/crcpkt0/U381/A: 
     nrSink : 13
     Rise Delay [1588.3(ps)  1602.8(ps)] Skew [14.5(ps)]
     Fall Delay[1616.3(ps)  1630.4(ps)] Skew=[14.1(ps)]


  Child Tree 60 from tx_core/tx_crc/crcpkt0/U392/A: 
     nrSink : 36
     Rise Delay [1599.5(ps)  1620.4(ps)] Skew [20.9(ps)]
     Fall Delay[1631.3(ps)  1650.3(ps)] Skew=[19(ps)]


  Child Tree 61 from tx_core/tx_crc/crcpkt0/U380/A: 
     nrSink : 13
     Rise Delay [1604.7(ps)  1634.9(ps)] Skew [30.2(ps)]
     Fall Delay[1633.3(ps)  1662.6(ps)] Skew=[29.3(ps)]


  Child Tree 62 from tx_core/tx_crc/crcpkt2/U379/A: 
     nrSink : 13
     Rise Delay [1607.8(ps)  1619.9(ps)] Skew [12.1(ps)]
     Fall Delay[1636(ps)  1647.9(ps)] Skew=[11.9(ps)]


  Child Tree 63 from tx_core/tx_crc/crcpkt0/U379/A: 
     nrSink : 13
     Rise Delay [1606.1(ps)  1619.4(ps)] Skew [13.3(ps)]
     Fall Delay[1634.5(ps)  1647.4(ps)] Skew=[12.9(ps)]


  Child Tree 64 from tx_core/tx_crc/crcpkt0/U383/A: 
     nrSink : 36
     Rise Delay [1611.7(ps)  1631.7(ps)] Skew [20(ps)]
     Fall Delay[1641.3(ps)  1659.9(ps)] Skew=[18.6(ps)]


  Child Tree 65 from tx_core/tx_crc/crcpkt2/U381/A: 
     nrSink : 36
     Rise Delay [1608.3(ps)  1624.5(ps)] Skew [16.2(ps)]
     Fall Delay[1634.5(ps)  1650.3(ps)] Skew=[15.8(ps)]


  Child Tree 66 from tx_core/tx_crc/crcpkt2/U388/A: 
     nrSink : 36
     Rise Delay [1617.7(ps)  1643.7(ps)] Skew [26(ps)]
     Fall Delay[1643.9(ps)  1669.9(ps)] Skew=[26(ps)]


  Child Tree 67 from tx_core/tx_crc/crcpkt2/U383/A: 
     nrSink : 36
     Rise Delay [1621(ps)  1650.7(ps)] Skew [29.7(ps)]
     Fall Delay[1649.9(ps)  1679(ps)] Skew=[29.1(ps)]


  Child Tree 68 from tx_core/tx_crc/crcpkt1/U399/A: 
     nrSink : 36
     Rise Delay [1591.8(ps)  1608(ps)] Skew [16.2(ps)]
     Fall Delay[1618.4(ps)  1633.4(ps)] Skew=[15(ps)]


  Child Tree 69 from tx_core/tx_crc/crcpkt1/U404/A: 
     nrSink : 28
     Rise Delay [1615.9(ps)  1633.7(ps)] Skew [17.8(ps)]
     Fall Delay[1645.6(ps)  1662.7(ps)] Skew=[17.1(ps)]


  Child Tree 70 from tx_core/tx_crc/crcpkt1/U402/A: 
     nrSink : 36
     Rise Delay [1612.5(ps)  1642.1(ps)] Skew [29.6(ps)]
     Fall Delay[1641.4(ps)  1670(ps)] Skew=[28.6(ps)]


  Child Tree 71 from tx_core/tx_crc/crcpkt2/U396/A: 
     nrSink : 31
     Rise Delay [1582.5(ps)  1611.1(ps)] Skew [28.6(ps)]
     Fall Delay[1607.2(ps)  1635(ps)] Skew=[27.8(ps)]


  Child Tree 72 from tx_core/tx_crc/crcpkt2/U393/A: 
     nrSink : 36
     Rise Delay [1603.5(ps)  1621.9(ps)] Skew [18.4(ps)]
     Fall Delay[1627.1(ps)  1645.5(ps)] Skew=[18.4(ps)]


  Child Tree 73 from tx_core/tx_crc/crcpkt0/U397/A: 
     nrSink : 28
     Rise Delay [1596.8(ps)  1630.9(ps)] Skew [34.1(ps)]
     Fall Delay[1620.6(ps)  1654.7(ps)] Skew=[34.1(ps)]


  Child Tree 74 from tx_core/tx_crc/crcpkt1/U392/A: 
     nrSink : 36
     Rise Delay [1604.7(ps)  1618.4(ps)] Skew [13.7(ps)]
     Fall Delay[1627.9(ps)  1641.6(ps)] Skew=[13.7(ps)]


  Child Tree 75 from tx_core/tx_crc/crcpkt1/U405/A: 
     nrSink : 31
     Rise Delay [1598.3(ps)  1632.9(ps)] Skew [34.6(ps)]
     Fall Delay[1622(ps)  1655.5(ps)] Skew=[33.5(ps)]


  Child Tree 76 from tx_core/tx_crc/crcpkt1/U403/A: 
     nrSink : 36
     Rise Delay [1610.5(ps)  1628.5(ps)] Skew [18(ps)]
     Fall Delay[1641.7(ps)  1659.1(ps)] Skew=[17.4(ps)]


  Child Tree 77 from tx_core/axi_master/U250/A: 
     nrSink : 61
     Rise Delay [1609.1(ps)  1635.9(ps)] Skew [26.8(ps)]
     Fall Delay[1638.1(ps)  1663.7(ps)] Skew=[25.6(ps)]


  Child Tree 78 from tx_core/axi_master/U249/A: 
     nrSink : 61
     Rise Delay [1617.3(ps)  1641.1(ps)] Skew [23.8(ps)]
     Fall Delay[1643.5(ps)  1666(ps)] Skew=[22.5(ps)]


  Child Tree 79 from tx_core/tx_crc/crcpkt0/U385/A: 
     nrSink : 36
     Rise Delay [1613.7(ps)  1645.3(ps)] Skew [31.6(ps)]
     Fall Delay[1638.4(ps)  1669.9(ps)] Skew=[31.5(ps)]


  Child Tree 80 from tx_core/tx_crc/crcpkt2/U391/A: 
     nrSink : 36
     Rise Delay [1631.9(ps)  1645.1(ps)] Skew [13.2(ps)]
     Fall Delay[1665.2(ps)  1678.5(ps)] Skew=[13.3(ps)]


  Child Tree 81 from tx_core/tx_crc/crcpkt2/U392/A: 
     nrSink : 36
     Rise Delay [1638.9(ps)  1647.8(ps)] Skew [8.9(ps)]
     Fall Delay[1667.4(ps)  1675.5(ps)] Skew=[8.1(ps)]


  Child Tree 82 from tx_core/tx_crc/crcpkt0/U395/A: 
     nrSink : 36
     Rise Delay [1628.3(ps)  1656(ps)] Skew [27.7(ps)]
     Fall Delay[1659.6(ps)  1685(ps)] Skew=[25.4(ps)]


  Child Tree 83 from tx_core/tx_crc/crcpkt0/U390/A: 
     nrSink : 36
     Rise Delay [1630.7(ps)  1645.1(ps)] Skew [14.4(ps)]
     Fall Delay[1662.3(ps)  1676(ps)] Skew=[13.7(ps)]


  Child Tree 84 from tx_core/tx_crc/crcpkt1/U386/A: 
     nrSink : 13
     Rise Delay [1628.2(ps)  1645.8(ps)] Skew [17.6(ps)]
     Fall Delay[1657.2(ps)  1673.6(ps)] Skew=[16.4(ps)]


  Child Tree 85 from tx_core/tx_rs/U132/A: 
     nrSink : 12
     Rise Delay [1588.4(ps)  1592.3(ps)] Skew [3.9(ps)]
     Fall Delay[1617.2(ps)  1621.1(ps)] Skew=[3.9(ps)]


  Child Tree 86 from tx_core/tx_rs/U139/A: 
     nrSink : 12
     Rise Delay [1606.5(ps)  1609.2(ps)] Skew [2.7(ps)]
     Fall Delay[1635.4(ps)  1638.1(ps)] Skew=[2.7(ps)]


  Child Tree 87 from tx_core/tx_rs/U145/A: 
     nrSink : 12
     Rise Delay [1614.1(ps)  1619.3(ps)] Skew [5.2(ps)]
     Fall Delay[1641.9(ps)  1647.1(ps)] Skew=[5.2(ps)]


  Child Tree 88 from tx_core/tx_rs/U149/A: 
     nrSink : 12
     Rise Delay [1617.9(ps)  1620.5(ps)] Skew [2.6(ps)]
     Fall Delay[1641(ps)  1643.6(ps)] Skew=[2.6(ps)]


  Child Tree 89 from tx_core/tx_rs/U143/A: 
     nrSink : 12
     Rise Delay [1619.3(ps)  1621.7(ps)] Skew [2.4(ps)]
     Fall Delay[1642.5(ps)  1644.9(ps)] Skew=[2.4(ps)]


  Child Tree 90 from tx_core/tx_rs/U140/A: 
     nrSink : 12
     Rise Delay [1617(ps)  1621.7(ps)] Skew [4.7(ps)]
     Fall Delay[1640.1(ps)  1644.8(ps)] Skew=[4.7(ps)]


  Child Tree 91 from tx_core/tx_rs/U152/A: 
     nrSink : 12
     Rise Delay [1586.2(ps)  1589.3(ps)] Skew [3.1(ps)]
     Fall Delay[1614(ps)  1617.1(ps)] Skew=[3.1(ps)]


  Child Tree 92 from tx_core/tx_rs/U148/A: 
     nrSink : 12
     Rise Delay [1591.6(ps)  1595(ps)] Skew [3.4(ps)]
     Fall Delay[1620.1(ps)  1623.5(ps)] Skew=[3.4(ps)]


  Child Tree 93 from tx_core/tx_rs/U138/A: 
     nrSink : 12
     Rise Delay [1583.9(ps)  1588.3(ps)] Skew [4.4(ps)]
     Fall Delay[1610.4(ps)  1614.9(ps)] Skew=[4.5(ps)]


  Child Tree 94 from tx_core/tx_rs/U134/A: 
     nrSink : 12
     Rise Delay [1591.3(ps)  1598(ps)] Skew [6.7(ps)]
     Fall Delay[1617.9(ps)  1624.6(ps)] Skew=[6.7(ps)]


  Child Tree 95 from tx_core/tx_rs/U141/A: 
     nrSink : 12
     Rise Delay [1569.2(ps)  1573.1(ps)] Skew [3.9(ps)]
     Fall Delay[1590.9(ps)  1594.8(ps)] Skew=[3.9(ps)]


  Child Tree 96 from tx_core/tx_rs/U144/A: 
     nrSink : 12
     Rise Delay [1589.3(ps)  1592(ps)] Skew [2.7(ps)]
     Fall Delay[1611.7(ps)  1614.4(ps)] Skew=[2.7(ps)]


  Child Tree 97 from tx_core/tx_rs/U136/A: 
     nrSink : 12
     Rise Delay [1570.5(ps)  1573.6(ps)] Skew [3.1(ps)]
     Fall Delay[1591.7(ps)  1594.8(ps)] Skew=[3.1(ps)]


  Child Tree 98 from tx_core/tx_rs/U147/A: 
     nrSink : 12
     Rise Delay [1576.3(ps)  1581(ps)] Skew [4.7(ps)]
     Fall Delay[1597.1(ps)  1601.8(ps)] Skew=[4.7(ps)]


  Child Tree 99 from tx_core/tx_rs/U135/A: 
     nrSink : 12
     Rise Delay [1578(ps)  1580.2(ps)] Skew [2.2(ps)]
     Fall Delay[1598.7(ps)  1600.9(ps)] Skew=[2.2(ps)]


  Child Tree 100 from tx_core/tx_rs/U155/A: 
     nrSink : 6
     Rise Delay [1566.2(ps)  1568.9(ps)] Skew [2.7(ps)]
     Fall Delay[1591.1(ps)  1593.8(ps)] Skew=[2.7(ps)]


  Child Tree 101 from tx_core/tx_rs/U151/A: 
     nrSink : 12
     Rise Delay [1571.4(ps)  1576.8(ps)] Skew [5.4(ps)]
     Fall Delay[1593.4(ps)  1598.8(ps)] Skew=[5.4(ps)]


  Child Tree 102 from tx_core/tx_rs/U146/A: 
     nrSink : 12
     Rise Delay [1580(ps)  1582.5(ps)] Skew [2.5(ps)]
     Fall Delay[1601.6(ps)  1604.1(ps)] Skew=[2.5(ps)]


  Child Tree 103 from tx_core/tx_rs/U133/A: 
     nrSink : 12
     Rise Delay [1592.8(ps)  1594(ps)] Skew [1.2(ps)]
     Fall Delay[1615.5(ps)  1616.7(ps)] Skew=[1.2(ps)]


  Child Tree 104 from tx_core/tx_rs/U142/A: 
     nrSink : 12
     Rise Delay [1593.4(ps)  1598.5(ps)] Skew [5.1(ps)]
     Fall Delay[1616(ps)  1621.1(ps)] Skew=[5.1(ps)]


  Main Tree from clks.clk w/o tracing through gates: 
     nrSink : 148
     nrGate : 104
     Rise Delay [1591.8(ps)  1621.3(ps)] Skew [29.5(ps)]
     Fall Delay [1616.2(ps)  1645.7(ps)] Skew=[29.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/U252/A [761.8(ps) 763.6(ps)]
OUTPUT_TERM: tx_core/axi_master/U252/Y [979.5(ps) 988.9(ps)]

Main Tree: 
     nrSink         : 178
     Rise Delay	   : [1579.4(ps)  1640.6(ps)]
     Rise Skew	   : 61.2(ps)
     Fall Delay	   : [1606.3(ps)  1672.8(ps)]
     Fall Skew	   : 66.5(ps)


  Child Tree 1 from tx_core/axi_master/link_addr_2_fifo/U19/A: 
     nrSink : 12
     Rise Delay [1592.7(ps)  1598.9(ps)] Skew [6.2(ps)]
     Fall Delay[1623.4(ps)  1629.5(ps)] Skew=[6.1(ps)]


  Child Tree 2 from tx_core/axi_master/link_addr_2_fifo/U20/A: 
     nrSink : 13
     Rise Delay [1604.6(ps)  1619.2(ps)] Skew [14.6(ps)]
     Fall Delay[1636(ps)  1649.5(ps)] Skew=[13.5(ps)]


  Child Tree 3 from tx_core/axi_master/link_addr_0_fifo/U17/A: 
     nrSink : 13
     Rise Delay [1602.6(ps)  1613.5(ps)] Skew [10.9(ps)]
     Fall Delay[1633.4(ps)  1643.3(ps)] Skew=[9.9(ps)]


  Child Tree 4 from tx_core/axi_master/link_addr_2_fifo/U17/A: 
     nrSink : 12
     Rise Delay [1602.5(ps)  1607.3(ps)] Skew [4.8(ps)]
     Fall Delay[1633.2(ps)  1637.6(ps)] Skew=[4.4(ps)]


  Child Tree 5 from tx_core/axi_master/link_addr_0_fifo/U18/A: 
     nrSink : 13
     Rise Delay [1591.6(ps)  1605.6(ps)] Skew [14(ps)]
     Fall Delay[1622.3(ps)  1635.2(ps)] Skew=[12.9(ps)]


  Child Tree 6 from tx_core/axi_master/link_addr_2_fifo/U18/A: 
     nrSink : 13
     Rise Delay [1599.4(ps)  1614.4(ps)] Skew [15(ps)]
     Fall Delay[1630.3(ps)  1644.3(ps)] Skew=[14(ps)]


  Child Tree 7 from tx_core/axi_master/link_addr_0_fifo/U19/A: 
     nrSink : 13
     Rise Delay [1622.8(ps)  1640.6(ps)] Skew [17.8(ps)]
     Fall Delay[1654.1(ps)  1670.7(ps)] Skew=[16.6(ps)]


  Child Tree 8 from tx_core/axi_master/link_addr_0_fifo/U16/A: 
     nrSink : 13
     Rise Delay [1623.2(ps)  1628.8(ps)] Skew [5.6(ps)]
     Fall Delay[1653.9(ps)  1659.5(ps)] Skew=[5.6(ps)]


  Child Tree 9 from tx_core/axi_master/link_addr_2_fifo/U21/A: 
     nrSink : 13
     Rise Delay [1610.4(ps)  1619.8(ps)] Skew [9.4(ps)]
     Fall Delay[1641.7(ps)  1650.4(ps)] Skew=[8.7(ps)]


  Child Tree 10 from tx_core/axi_master/link_addr_0_fifo/U15/A: 
     nrSink : 12
     Rise Delay [1598.8(ps)  1603.5(ps)] Skew [4.7(ps)]
     Fall Delay[1629.7(ps)  1634.5(ps)] Skew=[4.8(ps)]


  Child Tree 11 from tx_core/axi_master/link_addr_0_fifo/U20/A: 
     nrSink : 3
     Rise Delay [1632.8(ps)  1632.9(ps)] Skew [0.1(ps)]
     Fall Delay[1672.7(ps)  1672.8(ps)] Skew=[0.1(ps)]


  Child Tree 12 from tx_core/axi_master/link_addr_2_fifo/U22/A: 
     nrSink : 2
     Rise Delay [1631(ps)  1631.1(ps)] Skew [0.1(ps)]
     Fall Delay[1671.5(ps)  1671.6(ps)] Skew=[0.1(ps)]


  Main Tree from tx_core/axi_master/U252/Y w/o tracing through gates: 
     nrSink : 46
     nrGate : 12
     Rise Delay [1579.4(ps)  1630.1(ps)] Skew [50.7(ps)]
     Fall Delay [1606.3(ps)  1657.5(ps)] Skew=[51.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/U251/A [799.2(ps) 805.5(ps)]
OUTPUT_TERM: tx_core/axi_master/U251/Y [1000.1(ps) 1011.9(ps)]

Main Tree: 
     nrSink         : 127
     Rise Delay	   : [1504.5(ps)  1649.3(ps)]
     Rise Skew	   : 144.8(ps)
     Fall Delay	   : [1538.8(ps)  1678.2(ps)]
     Fall Skew	   : 139.4(ps)


  Child Tree 1 from tx_core/axi_master/link_addr_1_fifo/U15/A: 
     nrSink : 13
     Rise Delay [1540.9(ps)  1556.7(ps)] Skew [15.8(ps)]
     Fall Delay[1573.4(ps)  1588.1(ps)] Skew=[14.7(ps)]


  Child Tree 2 from tx_core/axi_master/link_addr_1_fifo/U13/A: 
     nrSink : 13
     Rise Delay [1539.6(ps)  1558.2(ps)] Skew [18.6(ps)]
     Fall Delay[1572.3(ps)  1589.7(ps)] Skew=[17.4(ps)]


  Child Tree 3 from tx_core/axi_master/link_addr_1_fifo/U16/A: 
     nrSink : 13
     Rise Delay [1543.1(ps)  1562.8(ps)] Skew [19.7(ps)]
     Fall Delay[1575.8(ps)  1594.3(ps)] Skew=[18.5(ps)]


  Child Tree 4 from tx_core/axi_master/link_addr_1_fifo/U14/A: 
     nrSink : 13
     Rise Delay [1555.1(ps)  1575.2(ps)] Skew [20.1(ps)]
     Fall Delay[1587.9(ps)  1606.8(ps)] Skew=[18.9(ps)]


  Child Tree 5 from tx_core/axi_master/link_addr_1_fifo/U17/A: 
     nrSink : 13
     Rise Delay [1563(ps)  1576.2(ps)] Skew [13.2(ps)]
     Fall Delay[1595.6(ps)  1607.7(ps)] Skew=[12.1(ps)]


  Child Tree 6 from tx_core/axi_master/link_addr_1_fifo/U18/A: 
     nrSink : 2
     Rise Delay [1504.5(ps)  1504.5(ps)] Skew [0(ps)]
     Fall Delay[1544.6(ps)  1544.6(ps)] Skew=[0(ps)]


  Main Tree from tx_core/axi_master/U251/Y w/o tracing through gates: 
     nrSink : 60
     nrGate : 6
     Rise Delay [1513.3(ps)  1649.3(ps)] Skew [136(ps)]
     Fall Delay [1538.8(ps)  1678.2(ps)] Skew=[139.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/U384/A [988.8(ps) 999.4(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/U384/Y [1142(ps) 1160.1(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1582.9(ps)  1613.3(ps)]
     Rise Skew	   : 30.4(ps)
     Fall Delay	   : [1613.5(ps)  1641.3(ps)]
     Fall Skew	   : 27.8(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/U384/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1582.9(ps)  1613.3(ps)] Skew [30.4(ps)]
     Fall Delay [1613.5(ps)  1641.3(ps)] Skew=[27.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/U395/A [988.8(ps) 999.4(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/U395/Y [1197.5(ps) 1212.7(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1590.7(ps)  1632.9(ps)]
     Rise Skew	   : 42.2(ps)
     Fall Delay	   : [1621.9(ps)  1661.7(ps)]
     Fall Skew	   : 39.8(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/U395/Y w/o tracing through gates: 
     nrSink : 28
     nrGate : 0
     Rise Delay [1590.7(ps)  1632.9(ps)] Skew [42.2(ps)]
     Fall Delay [1621.9(ps)  1661.7(ps)] Skew=[39.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/U389/A [988.1(ps) 998.6(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/U389/Y [1159.4(ps) 1176.5(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1609.8(ps)  1637(ps)]
     Rise Skew	   : 27.2(ps)
     Fall Delay	   : [1636.3(ps)  1663.2(ps)]
     Fall Skew	   : 26.9(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/U389/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1609.8(ps)  1637(ps)] Skew [27.2(ps)]
     Fall Delay [1636.3(ps)  1663.2(ps)] Skew=[26.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1729/A [970.9(ps) 983.2(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1729/Y [1083.7(ps) 1104.4(ps)]

Main Tree: 
     nrSink         : 108
     Rise Delay	   : [1561.7(ps)  1617.7(ps)]
     Rise Skew	   : 56(ps)
     Fall Delay	   : [1596.4(ps)  1652.9(ps)]
     Fall Skew	   : 56.5(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1631/A: 
     nrSink : 36
     Rise Delay [1561.7(ps)  1582.7(ps)] Skew [21(ps)]
     Fall Delay[1596.4(ps)  1617.1(ps)] Skew=[20.7(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1632/A: 
     nrSink : 36
     Rise Delay [1586.3(ps)  1617.7(ps)] Skew [31.4(ps)]
     Fall Delay[1622(ps)  1652.2(ps)] Skew=[30.2(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1633/A: 
     nrSink : 36
     Rise Delay [1590.2(ps)  1614(ps)] Skew [23.8(ps)]
     Fall Delay[1623.4(ps)  1652.9(ps)] Skew=[29.5(ps)]


  Main Tree from tx_core/dma_reg_tx/U1729/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1728/A [970.6(ps) 982.9(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1728/Y [1100.7(ps) 1120.3(ps)]

Main Tree: 
     nrSink         : 108
     Rise Delay	   : [1573.4(ps)  1616.1(ps)]
     Rise Skew	   : 42.7(ps)
     Fall Delay	   : [1609.7(ps)  1656.5(ps)]
     Fall Skew	   : 46.8(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1628/A: 
     nrSink : 36
     Rise Delay [1589.4(ps)  1606.7(ps)] Skew [17.3(ps)]
     Fall Delay[1625.6(ps)  1642.7(ps)] Skew=[17.1(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1629/A: 
     nrSink : 36
     Rise Delay [1589.9(ps)  1616.1(ps)] Skew [26.2(ps)]
     Fall Delay[1625.6(ps)  1656.5(ps)] Skew=[30.9(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1630/A: 
     nrSink : 36
     Rise Delay [1573.4(ps)  1600.9(ps)] Skew [27.5(ps)]
     Fall Delay[1609.7(ps)  1636.2(ps)] Skew=[26.5(ps)]


  Main Tree from tx_core/dma_reg_tx/U1728/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1727/A [971.3(ps) 983.6(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1727/Y [1083.6(ps) 1104.3(ps)]

Main Tree: 
     nrSink         : 108
     Rise Delay	   : [1561.4(ps)  1629.4(ps)]
     Rise Skew	   : 68(ps)
     Fall Delay	   : [1601.1(ps)  1663.5(ps)]
     Fall Skew	   : 62.4(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1625/A: 
     nrSink : 36
     Rise Delay [1598.1(ps)  1622.9(ps)] Skew [24.8(ps)]
     Fall Delay[1631.7(ps)  1657.3(ps)] Skew=[25.6(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1626/A: 
     nrSink : 36
     Rise Delay [1597.9(ps)  1629.4(ps)] Skew [31.5(ps)]
     Fall Delay[1632.2(ps)  1663.5(ps)] Skew=[31.3(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1627/A: 
     nrSink : 36
     Rise Delay [1561.4(ps)  1599.8(ps)] Skew [38.4(ps)]
     Fall Delay[1601.1(ps)  1634.1(ps)] Skew=[33(ps)]


  Main Tree from tx_core/dma_reg_tx/U1727/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1726/A [971.1(ps) 983.4(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1726/Y [1087.6(ps) 1108.1(ps)]

Main Tree: 
     nrSink         : 108
     Rise Delay	   : [1578.3(ps)  1620.8(ps)]
     Rise Skew	   : 42.5(ps)
     Fall Delay	   : [1618.1(ps)  1656.5(ps)]
     Fall Skew	   : 38.4(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1622/A: 
     nrSink : 36
     Rise Delay [1578.3(ps)  1587.8(ps)] Skew [9.5(ps)]
     Fall Delay[1618.1(ps)  1627.3(ps)] Skew=[9.2(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1623/A: 
     nrSink : 36
     Rise Delay [1595.5(ps)  1613(ps)] Skew [17.5(ps)]
     Fall Delay[1630.1(ps)  1647.8(ps)] Skew=[17.7(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1624/A: 
     nrSink : 36
     Rise Delay [1591.1(ps)  1620.8(ps)] Skew [29.7(ps)]
     Fall Delay[1625.6(ps)  1656.5(ps)] Skew=[30.9(ps)]


  Main Tree from tx_core/dma_reg_tx/U1726/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1722/A [969.9(ps) 982.2(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1722/Y [1082.5(ps) 1103.2(ps)]

Main Tree: 
     nrSink         : 108
     Rise Delay	   : [1576.3(ps)  1629.7(ps)]
     Rise Skew	   : 53.4(ps)
     Fall Delay	   : [1610.9(ps)  1663.6(ps)]
     Fall Skew	   : 52.7(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1610/A: 
     nrSink : 36
     Rise Delay [1576.3(ps)  1623.3(ps)] Skew [47(ps)]
     Fall Delay[1610.9(ps)  1657.6(ps)] Skew=[46.7(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1611/A: 
     nrSink : 36
     Rise Delay [1589.6(ps)  1619.3(ps)] Skew [29.7(ps)]
     Fall Delay[1629.1(ps)  1654(ps)] Skew=[24.9(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1612/A: 
     nrSink : 36
     Rise Delay [1585.6(ps)  1629.7(ps)] Skew [44.1(ps)]
     Fall Delay[1625.5(ps)  1663.6(ps)] Skew=[38.1(ps)]


  Main Tree from tx_core/dma_reg_tx/U1722/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1720/A [969.1(ps) 981.4(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1720/Y [1094(ps) 1113.9(ps)]

Main Tree: 
     nrSink         : 84
     Rise Delay	   : [1569.2(ps)  1654.7(ps)]
     Rise Skew	   : 85.5(ps)
     Fall Delay	   : [1603.5(ps)  1689.6(ps)]
     Fall Skew	   : 86.1(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1597/A: 
     nrSink : 12
     Rise Delay [1569.2(ps)  1580.3(ps)] Skew [11.1(ps)]
     Fall Delay[1603.5(ps)  1614.6(ps)] Skew=[11.1(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1605/A: 
     nrSink : 36
     Rise Delay [1602.3(ps)  1654.7(ps)] Skew [52.4(ps)]
     Fall Delay[1637.4(ps)  1689.6(ps)] Skew=[52.2(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1606/A: 
     nrSink : 36
     Rise Delay [1595(ps)  1635(ps)] Skew [40(ps)]
     Fall Delay[1631.4(ps)  1669.7(ps)] Skew=[38.3(ps)]


  Main Tree from tx_core/dma_reg_tx/U1720/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/U387/A [1000.9(ps) 1011.9(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/U387/Y [1199.9(ps) 1215.8(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1597.3(ps)  1614.6(ps)]
     Rise Skew	   : 17.3(ps)
     Fall Delay	   : [1626.1(ps)  1642.3(ps)]
     Fall Skew	   : 16.2(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/U387/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1597.3(ps)  1614.6(ps)] Skew [17.3(ps)]
     Fall Delay [1626.1(ps)  1642.3(ps)] Skew=[16.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1724/A [904.7(ps) 918.8(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1724/Y [1008.1(ps) 1029(ps)]

Main Tree: 
     nrSink         : 108
     Rise Delay	   : [1518.3(ps)  1646.9(ps)]
     Rise Skew	   : 128.6(ps)
     Fall Delay	   : [1551.7(ps)  1685.9(ps)]
     Fall Skew	   : 134.2(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1616/A: 
     nrSink : 36
     Rise Delay [1560.9(ps)  1646.9(ps)] Skew [86(ps)]
     Fall Delay[1595.2(ps)  1685.9(ps)] Skew=[90.7(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1617/A: 
     nrSink : 36
     Rise Delay [1535.6(ps)  1591.8(ps)] Skew [56.2(ps)]
     Fall Delay[1574.4(ps)  1625.6(ps)] Skew=[51.2(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1618/A: 
     nrSink : 36
     Rise Delay [1518.3(ps)  1550.2(ps)] Skew [31.9(ps)]
     Fall Delay[1551.7(ps)  1587(ps)] Skew=[35.3(ps)]


  Main Tree from tx_core/dma_reg_tx/U1724/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1725/A [905.3(ps) 919.4(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1725/Y [1039(ps) 1057(ps)]

Main Tree: 
     nrSink         : 108
     Rise Delay	   : [1521.5(ps)  1566(ps)]
     Rise Skew	   : 44.5(ps)
     Fall Delay	   : [1556(ps)  1605(ps)]
     Fall Skew	   : 49(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1619/A: 
     nrSink : 36
     Rise Delay [1538.1(ps)  1566(ps)] Skew [27.9(ps)]
     Fall Delay[1572.7(ps)  1605(ps)] Skew=[32.3(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1620/A: 
     nrSink : 36
     Rise Delay [1526.5(ps)  1554(ps)] Skew [27.5(ps)]
     Fall Delay[1560.8(ps)  1589.3(ps)] Skew=[28.5(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1621/A: 
     nrSink : 36
     Rise Delay [1521.5(ps)  1563.1(ps)] Skew [41.6(ps)]
     Fall Delay[1556(ps)  1598.2(ps)] Skew=[42.2(ps)]


  Main Tree from tx_core/dma_reg_tx/U1725/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1723/A [905.3(ps) 919.3(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1723/Y [1034.6(ps) 1052.8(ps)]

Main Tree: 
     nrSink         : 108
     Rise Delay	   : [1537.8(ps)  1567.8(ps)]
     Rise Skew	   : 30(ps)
     Fall Delay	   : [1576.8(ps)  1607.4(ps)]
     Fall Skew	   : 30.6(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1613/A: 
     nrSink : 36
     Rise Delay [1537.8(ps)  1564.4(ps)] Skew [26.6(ps)]
     Fall Delay[1576.8(ps)  1604(ps)] Skew=[27.2(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1614/A: 
     nrSink : 36
     Rise Delay [1554.6(ps)  1567.7(ps)] Skew [13.1(ps)]
     Fall Delay[1589(ps)  1606.3(ps)] Skew=[17.3(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1615/A: 
     nrSink : 36
     Rise Delay [1538.7(ps)  1567.8(ps)] Skew [29.1(ps)]
     Fall Delay[1578.2(ps)  1607.4(ps)] Skew=[29.2(ps)]


  Main Tree from tx_core/dma_reg_tx/U1723/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1721/A [904.5(ps) 918.6(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1721/Y [1046.9(ps) 1064.3(ps)]

Main Tree: 
     nrSink         : 108
     Rise Delay	   : [1535.2(ps)  1580(ps)]
     Rise Skew	   : 44.8(ps)
     Fall Delay	   : [1570.4(ps)  1615.6(ps)]
     Fall Skew	   : 45.2(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1607/A: 
     nrSink : 36
     Rise Delay [1535.2(ps)  1547.1(ps)] Skew [11.9(ps)]
     Fall Delay[1570.4(ps)  1581.9(ps)] Skew=[11.5(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1608/A: 
     nrSink : 36
     Rise Delay [1536.3(ps)  1566.1(ps)] Skew [29.8(ps)]
     Fall Delay[1571.7(ps)  1601.8(ps)] Skew=[30.1(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1609/A: 
     nrSink : 36
     Rise Delay [1556(ps)  1580(ps)] Skew [24(ps)]
     Fall Delay[1590.8(ps)  1615.6(ps)] Skew=[24.8(ps)]


  Main Tree from tx_core/dma_reg_tx/U1721/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1730/A [905.2(ps) 919.3(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1730/Y [1045.2(ps) 1062.8(ps)]

Main Tree: 
     nrSink         : 105
     Rise Delay	   : [1502(ps)  1653.1(ps)]
     Rise Skew	   : 151.1(ps)
     Fall Delay	   : [1534.4(ps)  1692.7(ps)]
     Fall Skew	   : 158.3(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1634/A: 
     nrSink : 36
     Rise Delay [1541.7(ps)  1581.5(ps)] Skew [39.8(ps)]
     Fall Delay[1575.4(ps)  1617.2(ps)] Skew=[41.8(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1635/A: 
     nrSink : 36
     Rise Delay [1547.7(ps)  1568.6(ps)] Skew [20.9(ps)]
     Fall Delay[1584.3(ps)  1603.1(ps)] Skew=[18.8(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1636/A: 
     nrSink : 33
     Rise Delay [1502(ps)  1653.1(ps)] Skew [151.1(ps)]
     Fall Delay[1534.4(ps)  1692.7(ps)] Skew=[158.3(ps)]


  Main Tree from tx_core/dma_reg_tx/U1730/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/U245/A [1005.1(ps) 1010.7(ps)]
OUTPUT_TERM: tx_core/axi_master/U245/Y [1255.9(ps) 1270.6(ps)]

Main Tree: 
     nrSink         : 61
     Rise Delay	   : [1543.6(ps)  1573.3(ps)]
     Rise Skew	   : 29.7(ps)
     Fall Delay	   : [1566.9(ps)  1596.7(ps)]
     Fall Skew	   : 29.8(ps)


  Main Tree from tx_core/axi_master/U245/Y w/o tracing through gates: 
     nrSink : 61
     nrGate : 0
     Rise Delay [1543.6(ps)  1573.3(ps)] Skew [29.7(ps)]
     Fall Delay [1566.9(ps)  1596.7(ps)] Skew=[29.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/U248/A [1008.9(ps) 1014.5(ps)]
OUTPUT_TERM: tx_core/axi_master/U248/Y [1264.6(ps) 1279(ps)]

Main Tree: 
     nrSink         : 61
     Rise Delay	   : [1544.3(ps)  1585.4(ps)]
     Rise Skew	   : 41.1(ps)
     Fall Delay	   : [1569.5(ps)  1608.9(ps)]
     Fall Skew	   : 39.4(ps)


  Main Tree from tx_core/axi_master/U248/Y w/o tracing through gates: 
     nrSink : 61
     nrGate : 0
     Rise Delay [1544.3(ps)  1585.4(ps)] Skew [41.1(ps)]
     Fall Delay [1569.5(ps)  1608.9(ps)] Skew=[39.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/U247/A [1005.1(ps) 1010.7(ps)]
OUTPUT_TERM: tx_core/axi_master/U247/Y [1177.6(ps) 1196.6(ps)]

Main Tree: 
     nrSink         : 61
     Rise Delay	   : [1570.7(ps)  1596.6(ps)]
     Rise Skew	   : 25.9(ps)
     Fall Delay	   : [1598.6(ps)  1623.5(ps)]
     Fall Skew	   : 24.9(ps)


  Main Tree from tx_core/axi_master/U247/Y w/o tracing through gates: 
     nrSink : 61
     nrGate : 0
     Rise Delay [1570.7(ps)  1596.6(ps)] Skew [25.9(ps)]
     Fall Delay [1598.6(ps)  1623.5(ps)] Skew=[24.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/U384/A [998(ps) 1003.6(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/U384/Y [1194(ps) 1211.6(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1574.3(ps)  1586.9(ps)]
     Rise Skew	   : 12.6(ps)
     Fall Delay	   : [1603(ps)  1615.6(ps)]
     Fall Skew	   : 12.6(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/U384/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1574.3(ps)  1586.9(ps)] Skew [12.6(ps)]
     Fall Delay [1603(ps)  1615.6(ps)] Skew=[12.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/U244/A [1016.7(ps) 1022.3(ps)]
OUTPUT_TERM: tx_core/axi_master/U244/Y [1186.5(ps) 1205.7(ps)]

Main Tree: 
     nrSink         : 61
     Rise Delay	   : [1564.6(ps)  1599.2(ps)]
     Rise Skew	   : 34.6(ps)
     Fall Delay	   : [1593.6(ps)  1626.6(ps)]
     Fall Skew	   : 33(ps)


  Main Tree from tx_core/axi_master/U244/Y w/o tracing through gates: 
     nrSink : 61
     nrGate : 0
     Rise Delay [1564.6(ps)  1599.2(ps)] Skew [34.6(ps)]
     Fall Delay [1593.6(ps)  1626.6(ps)] Skew=[33(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/U382/A [1004.8(ps) 1010.4(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/U382/Y [1196.3(ps) 1214.1(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1587.1(ps)  1605.6(ps)]
     Rise Skew	   : 18.5(ps)
     Fall Delay	   : [1614.9(ps)  1634.9(ps)]
     Fall Skew	   : 20(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/U382/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1587.1(ps)  1605.6(ps)] Skew [18.5(ps)]
     Fall Delay [1614.9(ps)  1634.9(ps)] Skew=[20(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/U243/A [1017.1(ps) 1022.7(ps)]
OUTPUT_TERM: tx_core/axi_master/U243/Y [1203.1(ps) 1221.4(ps)]

Main Tree: 
     nrSink         : 61
     Rise Delay	   : [1593.8(ps)  1624.9(ps)]
     Rise Skew	   : 31.1(ps)
     Fall Delay	   : [1624.1(ps)  1652.7(ps)]
     Fall Skew	   : 28.6(ps)


  Main Tree from tx_core/axi_master/U243/Y w/o tracing through gates: 
     nrSink : 61
     nrGate : 0
     Rise Delay [1593.8(ps)  1624.9(ps)] Skew [31.1(ps)]
     Fall Delay [1624.1(ps)  1652.7(ps)] Skew=[28.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/U396/A [997.4(ps) 1003(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/U396/Y [1215(ps) 1231.5(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1604.8(ps)  1621.9(ps)]
     Rise Skew	   : 17.1(ps)
     Fall Delay	   : [1636.8(ps)  1651.8(ps)]
     Fall Skew	   : 15(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/U396/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1604.8(ps)  1621.9(ps)] Skew [17.1(ps)]
     Fall Delay [1636.8(ps)  1651.8(ps)] Skew=[15(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/U394/A [975.6(ps) 983(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/U394/Y [1169(ps) 1185.1(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1557.8(ps)  1579(ps)]
     Rise Skew	   : 21.2(ps)
     Fall Delay	   : [1586.9(ps)  1607.2(ps)]
     Fall Skew	   : 20.3(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/U394/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1557.8(ps)  1579(ps)] Skew [21.2(ps)]
     Fall Delay [1586.9(ps)  1607.2(ps)] Skew=[20.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/U394/A [977.5(ps) 984.9(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/U394/Y [1179(ps) 1194.8(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1563.1(ps)  1588(ps)]
     Rise Skew	   : 24.9(ps)
     Fall Delay	   : [1590.9(ps)  1614.7(ps)]
     Fall Skew	   : 23.8(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/U394/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1563.1(ps)  1588(ps)] Skew [24.9(ps)]
     Fall Delay [1590.9(ps)  1614.7(ps)] Skew=[23.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/U388/A [979.5(ps) 986.9(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/U388/Y [1188.6(ps) 1204(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1565.4(ps)  1604.3(ps)]
     Rise Skew	   : 38.9(ps)
     Fall Delay	   : [1594.7(ps)  1632(ps)]
     Fall Skew	   : 37.3(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/U388/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1565.4(ps)  1604.3(ps)] Skew [38.9(ps)]
     Fall Delay [1594.7(ps)  1632(ps)] Skew=[37.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/U390/A [978.4(ps) 985.8(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/U390/Y [1146.8(ps) 1164(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1586.2(ps)  1602.9(ps)]
     Rise Skew	   : 16.7(ps)
     Fall Delay	   : [1611.1(ps)  1626.9(ps)]
     Fall Skew	   : 15.8(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/U390/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1586.2(ps)  1602.9(ps)] Skew [16.7(ps)]
     Fall Delay [1611.1(ps)  1626.9(ps)] Skew=[15.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/U380/A [984.1(ps) 991.5(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/U380/Y [1193.4(ps) 1208.8(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1586(ps)  1597.1(ps)]
     Rise Skew	   : 11.1(ps)
     Fall Delay	   : [1614.7(ps)  1625.1(ps)]
     Fall Skew	   : 10.4(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/U380/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1586(ps)  1597.1(ps)] Skew [11.1(ps)]
     Fall Delay [1614.7(ps)  1625.1(ps)] Skew=[10.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/U382/A [983.9(ps) 991.4(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/U382/Y [1195.2(ps) 1210.6(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1582.8(ps)  1606.7(ps)]
     Rise Skew	   : 23.9(ps)
     Fall Delay	   : [1611.4(ps)  1634.8(ps)]
     Fall Skew	   : 23.4(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/U382/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1582.8(ps)  1606.7(ps)] Skew [23.9(ps)]
     Fall Delay [1611.4(ps)  1634.8(ps)] Skew=[23.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/U387/A [1118.2(ps) 1134.3(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/U387/Y [1292.8(ps) 1312.2(ps)]

Main Tree: 
     nrSink         : 13
     Rise Delay	   : [1526.9(ps)  1538(ps)]
     Rise Skew	   : 11.1(ps)
     Fall Delay	   : [1552.3(ps)  1562.9(ps)]
     Fall Skew	   : 10.6(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/U387/Y w/o tracing through gates: 
     nrSink : 13
     nrGate : 0
     Rise Delay [1526.9(ps)  1538(ps)] Skew [11.1(ps)]
     Fall Delay [1552.3(ps)  1562.9(ps)] Skew=[10.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/U388/A [1118.4(ps) 1134.5(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/U388/Y [1296.3(ps) 1315.5(ps)]

Main Tree: 
     nrSink         : 13
     Rise Delay	   : [1533.9(ps)  1537.4(ps)]
     Rise Skew	   : 3.5(ps)
     Fall Delay	   : [1559.2(ps)  1562.9(ps)]
     Fall Skew	   : 3.7(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/U388/Y w/o tracing through gates: 
     nrSink : 13
     nrGate : 0
     Rise Delay [1533.9(ps)  1537.4(ps)] Skew [3.5(ps)]
     Fall Delay [1559.2(ps)  1562.9(ps)] Skew=[3.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/U376/A [1122(ps) 1137.8(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/U376/Y [1288.6(ps) 1308.6(ps)]

Main Tree: 
     nrSink         : 13
     Rise Delay	   : [1503.4(ps)  1525.2(ps)]
     Rise Skew	   : 21.8(ps)
     Fall Delay	   : [1529.7(ps)  1550.2(ps)]
     Fall Skew	   : 20.5(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/U376/Y w/o tracing through gates: 
     nrSink : 13
     nrGate : 0
     Rise Delay [1503.4(ps)  1525.2(ps)] Skew [21.8(ps)]
     Fall Delay [1529.7(ps)  1550.2(ps)] Skew=[20.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/U378/A [1118.5(ps) 1134.2(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/U378/Y [1297.9(ps) 1317(ps)]

Main Tree: 
     nrSink         : 13
     Rise Delay	   : [1533.2(ps)  1542.2(ps)]
     Rise Skew	   : 9(ps)
     Fall Delay	   : [1558.6(ps)  1567.5(ps)]
     Fall Skew	   : 8.9(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/U378/Y w/o tracing through gates: 
     nrSink : 13
     nrGate : 0
     Rise Delay [1533.2(ps)  1542.2(ps)] Skew [9(ps)]
     Fall Delay [1558.6(ps)  1567.5(ps)] Skew=[8.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/U377/A [1120.9(ps) 1136.6(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/U377/Y [1299.8(ps) 1319(ps)]

Main Tree: 
     nrSink         : 13
     Rise Delay	   : [1534.9(ps)  1540.1(ps)]
     Rise Skew	   : 5.2(ps)
     Fall Delay	   : [1560.4(ps)  1565.5(ps)]
     Fall Skew	   : 5.1(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/U377/Y w/o tracing through gates: 
     nrSink : 13
     nrGate : 0
     Rise Delay [1534.9(ps)  1540.1(ps)] Skew [5.2(ps)]
     Fall Delay [1560.4(ps)  1565.5(ps)] Skew=[5.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/U385/A [1110.4(ps) 1126.4(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/U385/Y [1271.6(ps) 1291.8(ps)]

Main Tree: 
     nrSink         : 13
     Rise Delay	   : [1508.1(ps)  1635.6(ps)]
     Rise Skew	   : 127.5(ps)
     Fall Delay	   : [1532.7(ps)  1663.9(ps)]
     Fall Skew	   : 131.2(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/U385/Y w/o tracing through gates: 
     nrSink : 13
     nrGate : 0
     Rise Delay [1508.1(ps)  1635.6(ps)] Skew [127.5(ps)]
     Fall Delay [1532.7(ps)  1663.9(ps)] Skew=[131.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/U246/A [1114.7(ps) 1130.7(ps)]
OUTPUT_TERM: tx_core/axi_master/U246/Y [1340.7(ps) 1356.7(ps)]

Main Tree: 
     nrSink         : 61
     Rise Delay	   : [1614.8(ps)  1654.1(ps)]
     Rise Skew	   : 39.3(ps)
     Fall Delay	   : [1640.7(ps)  1677.4(ps)]
     Fall Skew	   : 36.7(ps)


  Main Tree from tx_core/axi_master/U246/Y w/o tracing through gates: 
     nrSink : 61
     nrGate : 0
     Rise Delay [1614.8(ps)  1654.1(ps)] Skew [39.3(ps)]
     Fall Delay [1640.7(ps)  1677.4(ps)] Skew=[36.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/U391/A [1110(ps) 1126(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/U391/Y [1339.9(ps) 1355.5(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1634.4(ps)  1644.1(ps)]
     Rise Skew	   : 9.7(ps)
     Fall Delay	   : [1658.6(ps)  1667.7(ps)]
     Fall Skew	   : 9.1(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/U391/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1634.4(ps)  1644.1(ps)] Skew [9.7(ps)]
     Fall Delay [1658.6(ps)  1667.7(ps)] Skew=[9.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/U378/A [1121.1(ps) 1136.7(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/U378/Y [1280.2(ps) 1300.6(ps)]

Main Tree: 
     nrSink         : 13
     Rise Delay	   : [1510.3(ps)  1641.5(ps)]
     Rise Skew	   : 131.2(ps)
     Fall Delay	   : [1534.8(ps)  1669.5(ps)]
     Fall Skew	   : 134.7(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/U378/Y w/o tracing through gates: 
     nrSink : 13
     nrGate : 0
     Rise Delay [1510.3(ps)  1641.5(ps)] Skew [131.2(ps)]
     Fall Delay [1534.8(ps)  1669.5(ps)] Skew=[134.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/U385/A [1116.8(ps) 1132.4(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/U385/Y [1336.4(ps) 1353(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1628.7(ps)  1651(ps)]
     Rise Skew	   : 22.3(ps)
     Fall Delay	   : [1652.2(ps)  1674.7(ps)]
     Fall Skew	   : 22.5(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/U385/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1628.7(ps)  1651(ps)] Skew [22.3(ps)]
     Fall Delay [1652.2(ps)  1674.7(ps)] Skew=[22.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/U386/A [1116.7(ps) 1132.3(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/U386/Y [1354.2(ps) 1369.4(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1633.1(ps)  1650.8(ps)]
     Rise Skew	   : 17.7(ps)
     Fall Delay	   : [1659.4(ps)  1677(ps)]
     Fall Skew	   : 17.6(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/U386/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1633.1(ps)  1650.8(ps)] Skew [17.7(ps)]
     Fall Delay [1659.4(ps)  1677(ps)] Skew=[17.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/U401/A [1114.6(ps) 1127.8(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/U401/Y [1337(ps) 1353.5(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1566(ps)  1575.7(ps)]
     Rise Skew	   : 9.7(ps)
     Fall Delay	   : [1594.5(ps)  1603.4(ps)]
     Fall Skew	   : 8.9(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/U401/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1566(ps)  1575.7(ps)] Skew [9.7(ps)]
     Fall Delay [1594.5(ps)  1603.4(ps)] Skew=[8.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/U389/A [1116.1(ps) 1129.3(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/U389/Y [1348.2(ps) 1364(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1567.7(ps)  1582.5(ps)]
     Rise Skew	   : 14.8(ps)
     Fall Delay	   : [1597(ps)  1611.2(ps)]
     Fall Skew	   : 14.2(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/U389/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1567.7(ps)  1582.5(ps)] Skew [14.8(ps)]
     Fall Delay [1597(ps)  1611.2(ps)] Skew=[14.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/U391/A [1116.3(ps) 1129.5(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/U391/Y [1296.1(ps) 1315(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1568.2(ps)  1590.7(ps)]
     Rise Skew	   : 22.5(ps)
     Fall Delay	   : [1590(ps)  1611.8(ps)]
     Fall Skew	   : 21.8(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/U391/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1568.2(ps)  1590.7(ps)] Skew [22.5(ps)]
     Fall Delay [1590(ps)  1611.8(ps)] Skew=[21.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/U398/A [1115(ps) 1128.2(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/U398/Y [1301.7(ps) 1320.2(ps)]

Main Tree: 
     nrSink         : 31
     Rise Delay	   : [1570.5(ps)  1608.9(ps)]
     Rise Skew	   : 38.4(ps)
     Fall Delay	   : [1593.4(ps)  1630.7(ps)]
     Fall Skew	   : 37.3(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/U398/Y w/o tracing through gates: 
     nrSink : 31
     nrGate : 0
     Rise Delay [1570.5(ps)  1608.9(ps)] Skew [38.4(ps)]
     Fall Delay [1593.4(ps)  1630.7(ps)] Skew=[37.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/U386/A [1112.1(ps) 1125.3(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/U386/Y [1325.4(ps) 1342.5(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1570.9(ps)  1611.3(ps)]
     Rise Skew	   : 40.4(ps)
     Fall Delay	   : [1597.2(ps)  1634.3(ps)]
     Fall Skew	   : 37.1(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/U386/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1570.9(ps)  1611.3(ps)] Skew [40.4(ps)]
     Fall Delay [1597.2(ps)  1634.3(ps)] Skew=[37.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/U395/A [1139.6(ps) 1162(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/U395/Y [1367(ps) 1383.3(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1603.6(ps)  1631.1(ps)]
     Rise Skew	   : 27.5(ps)
     Fall Delay	   : [1634(ps)  1660.8(ps)]
     Fall Skew	   : 26.8(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/U395/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1603.6(ps)  1631.1(ps)] Skew [27.5(ps)]
     Fall Delay [1634(ps)  1660.8(ps)] Skew=[26.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/U389/A [1136.2(ps) 1159.1(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/U389/Y [1353.4(ps) 1370.5(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1599(ps)  1633.8(ps)]
     Rise Skew	   : 34.8(ps)
     Fall Delay	   : [1628.3(ps)  1662.4(ps)]
     Fall Skew	   : 34.1(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/U389/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1599(ps)  1633.8(ps)] Skew [34.8(ps)]
     Fall Delay [1628.3(ps)  1662.4(ps)] Skew=[34.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/U393/A [1142.8(ps) 1165.1(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/U393/Y [1339(ps) 1358(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1603.3(ps)  1632.9(ps)]
     Rise Skew	   : 29.6(ps)
     Fall Delay	   : [1629.9(ps)  1657.9(ps)]
     Fall Skew	   : 28(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/U393/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1603.3(ps)  1632.9(ps)] Skew [29.6(ps)]
     Fall Delay [1629.9(ps)  1657.9(ps)] Skew=[28(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/U400/A [1187(ps) 1205.7(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/U400/Y [1365.4(ps) 1386.9(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1611(ps)  1630.8(ps)]
     Rise Skew	   : 19.8(ps)
     Fall Delay	   : [1638.1(ps)  1657.4(ps)]
     Fall Skew	   : 19.3(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/U400/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1611(ps)  1630.8(ps)] Skew [19.8(ps)]
     Fall Delay [1638.1(ps)  1657.4(ps)] Skew=[19.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/U397/A [1187(ps) 1205.7(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/U397/Y [1376.3(ps) 1397(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1620.9(ps)  1631.2(ps)]
     Rise Skew	   : 10.3(ps)
     Fall Delay	   : [1648.4(ps)  1658.6(ps)]
     Fall Skew	   : 10.2(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/U397/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1620.9(ps)  1631.2(ps)] Skew [10.3(ps)]
     Fall Delay [1648.4(ps)  1658.6(ps)] Skew=[10.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/U396/A [1187.9(ps) 1206.6(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/U396/Y [1362(ps) 1383.8(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1624.1(ps)  1639.3(ps)]
     Rise Skew	   : 15.2(ps)
     Fall Delay	   : [1649.6(ps)  1664.8(ps)]
     Fall Skew	   : 15.2(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/U396/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1624.1(ps)  1639.3(ps)] Skew [15.2(ps)]
     Fall Delay [1649.6(ps)  1664.8(ps)] Skew=[15.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/U398/A [1155.7(ps) 1176.3(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/U398/Y [1326.3(ps) 1347.4(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1591.2(ps)  1638.1(ps)]
     Rise Skew	   : 46.9(ps)
     Fall Delay	   : [1616.2(ps)  1662.4(ps)]
     Fall Skew	   : 46.2(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/U398/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1591.2(ps)  1638.1(ps)] Skew [46.9(ps)]
     Fall Delay [1616.2(ps)  1662.4(ps)] Skew=[46.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/U390/A [1197(ps) 1214.2(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/U390/Y [1407.7(ps) 1427.3(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1609.9(ps)  1636.5(ps)]
     Rise Skew	   : 26.6(ps)
     Fall Delay	   : [1642.3(ps)  1667.2(ps)]
     Fall Skew	   : 24.9(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/U390/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1609.9(ps)  1636.5(ps)] Skew [26.6(ps)]
     Fall Delay [1642.3(ps)  1667.2(ps)] Skew=[24.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/U387/A [1195.2(ps) 1212.4(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/U387/Y [1376.4(ps) 1397.7(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1623.9(ps)  1639.4(ps)]
     Rise Skew	   : 15.5(ps)
     Fall Delay	   : [1650.5(ps)  1665.3(ps)]
     Fall Skew	   : 14.8(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/U387/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1623.9(ps)  1639.4(ps)] Skew [15.5(ps)]
     Fall Delay [1650.5(ps)  1665.3(ps)] Skew=[14.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/U393/A [1199.6(ps) 1216.8(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/U393/Y [1371.5(ps) 1393.3(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1620.3(ps)  1652(ps)]
     Rise Skew	   : 31.7(ps)
     Fall Delay	   : [1646.6(ps)  1676.9(ps)]
     Fall Skew	   : 30.3(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/U393/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1620.3(ps)  1652(ps)] Skew [31.7(ps)]
     Fall Delay [1646.6(ps)  1676.9(ps)] Skew=[30.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/U394/A [1199.2(ps) 1216.4(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/U394/Y [1421.9(ps) 1440.6(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1631.1(ps)  1657.6(ps)]
     Rise Skew	   : 26.5(ps)
     Fall Delay	   : [1663.4(ps)  1688.2(ps)]
     Fall Skew	   : 24.8(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/U394/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1631.1(ps)  1657.6(ps)] Skew [26.5(ps)]
     Fall Delay [1663.4(ps)  1688.2(ps)] Skew=[24.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/link_addr_2_fifo/U19/A [1226.1(ps) 1245.5(ps)]
OUTPUT_TERM: tx_core/axi_master/link_addr_2_fifo/U19/Y [1381.5(ps) 1407.9(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1592.7(ps)  1598.9(ps)]
     Rise Skew	   : 6.2(ps)
     Fall Delay	   : [1623.4(ps)  1629.5(ps)]
     Fall Skew	   : 6.1(ps)


  Main Tree from tx_core/axi_master/link_addr_2_fifo/U19/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1592.7(ps)  1598.9(ps)] Skew [6.2(ps)]
     Fall Delay [1623.4(ps)  1629.5(ps)] Skew=[6.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/link_addr_2_fifo/U20/A [1225.9(ps) 1245.3(ps)]
OUTPUT_TERM: tx_core/axi_master/link_addr_2_fifo/U20/Y [1389.9(ps) 1415.9(ps)]

Main Tree: 
     nrSink         : 13
     Rise Delay	   : [1604.6(ps)  1619.2(ps)]
     Rise Skew	   : 14.6(ps)
     Fall Delay	   : [1636(ps)  1649.5(ps)]
     Fall Skew	   : 13.5(ps)


  Main Tree from tx_core/axi_master/link_addr_2_fifo/U20/Y w/o tracing through gates: 
     nrSink : 13
     nrGate : 0
     Rise Delay [1604.6(ps)  1619.2(ps)] Skew [14.6(ps)]
     Fall Delay [1636(ps)  1649.5(ps)] Skew=[13.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/link_addr_0_fifo/U17/A [1218.5(ps) 1237.9(ps)]
OUTPUT_TERM: tx_core/axi_master/link_addr_0_fifo/U17/Y [1380(ps) 1406.1(ps)]

Main Tree: 
     nrSink         : 13
     Rise Delay	   : [1602.6(ps)  1613.5(ps)]
     Rise Skew	   : 10.9(ps)
     Fall Delay	   : [1633.4(ps)  1643.3(ps)]
     Fall Skew	   : 9.9(ps)


  Main Tree from tx_core/axi_master/link_addr_0_fifo/U17/Y w/o tracing through gates: 
     nrSink : 13
     nrGate : 0
     Rise Delay [1602.6(ps)  1613.5(ps)] Skew [10.9(ps)]
     Fall Delay [1633.4(ps)  1643.3(ps)] Skew=[9.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/link_addr_2_fifo/U17/A [1225.2(ps) 1244.6(ps)]
OUTPUT_TERM: tx_core/axi_master/link_addr_2_fifo/U17/Y [1383.7(ps) 1409.9(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1602.5(ps)  1607.3(ps)]
     Rise Skew	   : 4.8(ps)
     Fall Delay	   : [1633.2(ps)  1637.6(ps)]
     Fall Skew	   : 4.4(ps)


  Main Tree from tx_core/axi_master/link_addr_2_fifo/U17/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1602.5(ps)  1607.3(ps)] Skew [4.8(ps)]
     Fall Delay [1633.2(ps)  1637.6(ps)] Skew=[4.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/link_addr_0_fifo/U18/A [1217.7(ps) 1237.1(ps)]
OUTPUT_TERM: tx_core/axi_master/link_addr_0_fifo/U18/Y [1374.7(ps) 1401(ps)]

Main Tree: 
     nrSink         : 13
     Rise Delay	   : [1591.6(ps)  1605.6(ps)]
     Rise Skew	   : 14(ps)
     Fall Delay	   : [1622.3(ps)  1635.2(ps)]
     Fall Skew	   : 12.9(ps)


  Main Tree from tx_core/axi_master/link_addr_0_fifo/U18/Y w/o tracing through gates: 
     nrSink : 13
     nrGate : 0
     Rise Delay [1591.6(ps)  1605.6(ps)] Skew [14(ps)]
     Fall Delay [1622.3(ps)  1635.2(ps)] Skew=[12.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/link_addr_2_fifo/U18/A [1224.4(ps) 1243.8(ps)]
OUTPUT_TERM: tx_core/axi_master/link_addr_2_fifo/U18/Y [1384.5(ps) 1410.6(ps)]

Main Tree: 
     nrSink         : 13
     Rise Delay	   : [1599.4(ps)  1614.4(ps)]
     Rise Skew	   : 15(ps)
     Fall Delay	   : [1630.3(ps)  1644.3(ps)]
     Fall Skew	   : 14(ps)


  Main Tree from tx_core/axi_master/link_addr_2_fifo/U18/Y w/o tracing through gates: 
     nrSink : 13
     nrGate : 0
     Rise Delay [1599.4(ps)  1614.4(ps)] Skew [15(ps)]
     Fall Delay [1630.3(ps)  1644.3(ps)] Skew=[14(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/link_addr_0_fifo/U19/A [1222.1(ps) 1241.5(ps)]
OUTPUT_TERM: tx_core/axi_master/link_addr_0_fifo/U19/Y [1395.2(ps) 1420.6(ps)]

Main Tree: 
     nrSink         : 13
     Rise Delay	   : [1622.8(ps)  1640.6(ps)]
     Rise Skew	   : 17.8(ps)
     Fall Delay	   : [1654.1(ps)  1670.7(ps)]
     Fall Skew	   : 16.6(ps)


  Main Tree from tx_core/axi_master/link_addr_0_fifo/U19/Y w/o tracing through gates: 
     nrSink : 13
     nrGate : 0
     Rise Delay [1622.8(ps)  1640.6(ps)] Skew [17.8(ps)]
     Fall Delay [1654.1(ps)  1670.7(ps)] Skew=[16.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/link_addr_0_fifo/U16/A [1220.5(ps) 1239.9(ps)]
OUTPUT_TERM: tx_core/axi_master/link_addr_0_fifo/U16/Y [1393.4(ps) 1418.9(ps)]

Main Tree: 
     nrSink         : 13
     Rise Delay	   : [1623.2(ps)  1628.8(ps)]
     Rise Skew	   : 5.6(ps)
     Fall Delay	   : [1653.9(ps)  1659.5(ps)]
     Fall Skew	   : 5.6(ps)


  Main Tree from tx_core/axi_master/link_addr_0_fifo/U16/Y w/o tracing through gates: 
     nrSink : 13
     nrGate : 0
     Rise Delay [1623.2(ps)  1628.8(ps)] Skew [5.6(ps)]
     Fall Delay [1653.9(ps)  1659.5(ps)] Skew=[5.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/link_addr_2_fifo/U21/A [1223.5(ps) 1242.9(ps)]
OUTPUT_TERM: tx_core/axi_master/link_addr_2_fifo/U21/Y [1390.1(ps) 1415.9(ps)]

Main Tree: 
     nrSink         : 13
     Rise Delay	   : [1610.4(ps)  1619.8(ps)]
     Rise Skew	   : 9.4(ps)
     Fall Delay	   : [1641.7(ps)  1650.4(ps)]
     Fall Skew	   : 8.7(ps)


  Main Tree from tx_core/axi_master/link_addr_2_fifo/U21/Y w/o tracing through gates: 
     nrSink : 13
     nrGate : 0
     Rise Delay [1610.4(ps)  1619.8(ps)] Skew [9.4(ps)]
     Fall Delay [1641.7(ps)  1650.4(ps)] Skew=[8.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/link_addr_0_fifo/U15/A [1220.4(ps) 1239.8(ps)]
OUTPUT_TERM: tx_core/axi_master/link_addr_0_fifo/U15/Y [1382.6(ps) 1408.6(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1598.8(ps)  1603.5(ps)]
     Rise Skew	   : 4.7(ps)
     Fall Delay	   : [1629.7(ps)  1634.5(ps)]
     Fall Skew	   : 4.8(ps)


  Main Tree from tx_core/axi_master/link_addr_0_fifo/U15/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1598.8(ps)  1603.5(ps)] Skew [4.7(ps)]
     Fall Delay [1629.7(ps)  1634.5(ps)] Skew=[4.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1631/A [1084.1(ps) 1104.8(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1631/Y [1198.7(ps) 1225.1(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1561.7(ps)  1582.7(ps)]
     Rise Skew	   : 21(ps)
     Fall Delay	   : [1596.4(ps)  1617.1(ps)]
     Fall Skew	   : 20.7(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1472/A: 
     nrSink : 12
     Rise Delay [1567.5(ps)  1580.2(ps)] Skew [12.7(ps)]
     Fall Delay[1603(ps)  1615.7(ps)] Skew=[12.7(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1473/A: 
     nrSink : 12
     Rise Delay [1561.7(ps)  1568.8(ps)] Skew [7.1(ps)]
     Fall Delay[1596.4(ps)  1603.5(ps)] Skew=[7.1(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1474/A: 
     nrSink : 12
     Rise Delay [1575.8(ps)  1582.7(ps)] Skew [6.9(ps)]
     Fall Delay[1610.2(ps)  1617.1(ps)] Skew=[6.9(ps)]


  Main Tree from tx_core/dma_reg_tx/U1631/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1632/A [1084.2(ps) 1104.9(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1632/Y [1215.9(ps) 1240.8(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1586.3(ps)  1617.7(ps)]
     Rise Skew	   : 31.4(ps)
     Fall Delay	   : [1622(ps)  1652.2(ps)]
     Fall Skew	   : 30.2(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1475/A: 
     nrSink : 12
     Rise Delay [1586.3(ps)  1592.1(ps)] Skew [5.8(ps)]
     Fall Delay[1622(ps)  1627.8(ps)] Skew=[5.8(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1476/A: 
     nrSink : 12
     Rise Delay [1599.8(ps)  1606.1(ps)] Skew [6.3(ps)]
     Fall Delay[1633.9(ps)  1640.1(ps)] Skew=[6.2(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1477/A: 
     nrSink : 12
     Rise Delay [1613.6(ps)  1617.7(ps)] Skew [4.1(ps)]
     Fall Delay[1648.1(ps)  1652.2(ps)] Skew=[4.1(ps)]


  Main Tree from tx_core/dma_reg_tx/U1632/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1633/A [1084.1(ps) 1104.8(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1633/Y [1231.1(ps) 1255(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1590.2(ps)  1614(ps)]
     Rise Skew	   : 23.8(ps)
     Fall Delay	   : [1623.4(ps)  1652.9(ps)]
     Fall Skew	   : 29.5(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1478/A: 
     nrSink : 12
     Rise Delay [1598.5(ps)  1614(ps)] Skew [15.5(ps)]
     Fall Delay[1638.4(ps)  1652.9(ps)] Skew=[14.5(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1479/A: 
     nrSink : 12
     Rise Delay [1590.2(ps)  1595.3(ps)] Skew [5.1(ps)]
     Fall Delay[1623.4(ps)  1628.5(ps)] Skew=[5.1(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1480/A: 
     nrSink : 12
     Rise Delay [1603.2(ps)  1605.7(ps)] Skew [2.5(ps)]
     Fall Delay[1638.6(ps)  1641.1(ps)] Skew=[2.5(ps)]


  Main Tree from tx_core/dma_reg_tx/U1633/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1628/A [1102.5(ps) 1122.1(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1628/Y [1224.1(ps) 1251.1(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1589.4(ps)  1606.7(ps)]
     Rise Skew	   : 17.3(ps)
     Fall Delay	   : [1625.6(ps)  1642.7(ps)]
     Fall Skew	   : 17.1(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1463/A: 
     nrSink : 12
     Rise Delay [1589.4(ps)  1592.9(ps)] Skew [3.5(ps)]
     Fall Delay[1625.6(ps)  1629.1(ps)] Skew=[3.5(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1464/A: 
     nrSink : 12
     Rise Delay [1593.9(ps)  1606.7(ps)] Skew [12.8(ps)]
     Fall Delay[1629.8(ps)  1642.7(ps)] Skew=[12.9(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1465/A: 
     nrSink : 12
     Rise Delay [1597.9(ps)  1603.1(ps)] Skew [5.2(ps)]
     Fall Delay[1632.7(ps)  1637.9(ps)] Skew=[5.2(ps)]


  Main Tree from tx_core/dma_reg_tx/U1628/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1629/A [1101.4(ps) 1121(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1629/Y [1238.2(ps) 1264.1(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1589.9(ps)  1616.1(ps)]
     Rise Skew	   : 26.2(ps)
     Fall Delay	   : [1625.6(ps)  1656.5(ps)]
     Fall Skew	   : 30.9(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1466/A: 
     nrSink : 12
     Rise Delay [1596.5(ps)  1598.7(ps)] Skew [2.2(ps)]
     Fall Delay[1631.1(ps)  1633.3(ps)] Skew=[2.2(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1467/A: 
     nrSink : 12
     Rise Delay [1610.9(ps)  1616.1(ps)] Skew [5.2(ps)]
     Fall Delay[1651.3(ps)  1656.5(ps)] Skew=[5.2(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1468/A: 
     nrSink : 12
     Rise Delay [1589.9(ps)  1596.3(ps)] Skew [6.4(ps)]
     Fall Delay[1625.6(ps)  1632(ps)] Skew=[6.4(ps)]


  Main Tree from tx_core/dma_reg_tx/U1629/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1630/A [1102.5(ps) 1122.1(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1630/Y [1214.4(ps) 1242.4(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1573.4(ps)  1600.9(ps)]
     Rise Skew	   : 27.5(ps)
     Fall Delay	   : [1609.7(ps)  1636.2(ps)]
     Fall Skew	   : 26.5(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1469/A: 
     nrSink : 12
     Rise Delay [1586.2(ps)  1592.3(ps)] Skew [6.1(ps)]
     Fall Delay[1620.5(ps)  1626.6(ps)] Skew=[6.1(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1470/A: 
     nrSink : 12
     Rise Delay [1573.4(ps)  1585.5(ps)] Skew [12.1(ps)]
     Fall Delay[1609.7(ps)  1621.8(ps)] Skew=[12.1(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1471/A: 
     nrSink : 12
     Rise Delay [1596.4(ps)  1600.9(ps)] Skew [4.5(ps)]
     Fall Delay[1631.7(ps)  1636.2(ps)] Skew=[4.5(ps)]


  Main Tree from tx_core/dma_reg_tx/U1630/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1625/A [1084.1(ps) 1104.8(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1625/Y [1230.4(ps) 1254.2(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1598.1(ps)  1622.9(ps)]
     Rise Skew	   : 24.8(ps)
     Fall Delay	   : [1631.7(ps)  1657.3(ps)]
     Fall Skew	   : 25.6(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1454/A: 
     nrSink : 12
     Rise Delay [1615.5(ps)  1622.9(ps)] Skew [7.4(ps)]
     Fall Delay[1649.9(ps)  1657.3(ps)] Skew=[7.4(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1455/A: 
     nrSink : 12
     Rise Delay [1598.1(ps)  1604.1(ps)] Skew [6(ps)]
     Fall Delay[1631.7(ps)  1637.7(ps)] Skew=[6(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1456/A: 
     nrSink : 12
     Rise Delay [1617.1(ps)  1619.8(ps)] Skew [2.7(ps)]
     Fall Delay[1651.2(ps)  1653.9(ps)] Skew=[2.7(ps)]


  Main Tree from tx_core/dma_reg_tx/U1625/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1626/A [1084.1(ps) 1104.8(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1626/Y [1229.3(ps) 1253.2(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1597.9(ps)  1629.4(ps)]
     Rise Skew	   : 31.5(ps)
     Fall Delay	   : [1632.2(ps)  1663.5(ps)]
     Fall Skew	   : 31.3(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1457/A: 
     nrSink : 12
     Rise Delay [1623.2(ps)  1629.4(ps)] Skew [6.2(ps)]
     Fall Delay[1657.3(ps)  1663.5(ps)] Skew=[6.2(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1458/A: 
     nrSink : 12
     Rise Delay [1597.9(ps)  1602.2(ps)] Skew [4.3(ps)]
     Fall Delay[1632.2(ps)  1636.5(ps)] Skew=[4.3(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1459/A: 
     nrSink : 12
     Rise Delay [1614.8(ps)  1621(ps)] Skew [6.2(ps)]
     Fall Delay[1650.2(ps)  1656.4(ps)] Skew=[6.2(ps)]


  Main Tree from tx_core/dma_reg_tx/U1626/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1627/A [1084(ps) 1104.7(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1627/Y [1197.7(ps) 1224.2(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1561.4(ps)  1599.8(ps)]
     Rise Skew	   : 38.4(ps)
     Fall Delay	   : [1601.1(ps)  1634.1(ps)]
     Fall Skew	   : 33(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1460/A: 
     nrSink : 12
     Rise Delay [1591.8(ps)  1599.8(ps)] Skew [8(ps)]
     Fall Delay[1626.1(ps)  1634.1(ps)] Skew=[8(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1461/A: 
     nrSink : 12
     Rise Delay [1561.4(ps)  1565.8(ps)] Skew [4.4(ps)]
     Fall Delay[1601.1(ps)  1605.4(ps)] Skew=[4.3(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1462/A: 
     nrSink : 12
     Rise Delay [1587(ps)  1592.5(ps)] Skew [5.5(ps)]
     Fall Delay[1621.5(ps)  1627(ps)] Skew=[5.5(ps)]


  Main Tree from tx_core/dma_reg_tx/U1627/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1622/A [1087.6(ps) 1108.1(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1622/Y [1208.8(ps) 1234.8(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1578.3(ps)  1587.8(ps)]
     Rise Skew	   : 9.5(ps)
     Fall Delay	   : [1618.1(ps)  1627.3(ps)]
     Fall Skew	   : 9.2(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1445/A: 
     nrSink : 12
     Rise Delay [1578.3(ps)  1583.4(ps)] Skew [5.1(ps)]
     Fall Delay[1618.3(ps)  1623.5(ps)] Skew=[5.2(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1446/A: 
     nrSink : 12
     Rise Delay [1581.8(ps)  1587.8(ps)] Skew [6(ps)]
     Fall Delay[1621.7(ps)  1627.3(ps)] Skew=[5.6(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1447/A: 
     nrSink : 12
     Rise Delay [1583.2(ps)  1587.5(ps)] Skew [4.3(ps)]
     Fall Delay[1618.1(ps)  1622.4(ps)] Skew=[4.3(ps)]


  Main Tree from tx_core/dma_reg_tx/U1622/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1623/A [1088.3(ps) 1108.8(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1623/Y [1223.1(ps) 1248.2(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1595.5(ps)  1613(ps)]
     Rise Skew	   : 17.5(ps)
     Fall Delay	   : [1630.1(ps)  1647.8(ps)]
     Fall Skew	   : 17.7(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1448/A: 
     nrSink : 12
     Rise Delay [1607.7(ps)  1613(ps)] Skew [5.3(ps)]
     Fall Delay[1642.5(ps)  1647.8(ps)] Skew=[5.3(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1449/A: 
     nrSink : 12
     Rise Delay [1596.7(ps)  1602.2(ps)] Skew [5.5(ps)]
     Fall Delay[1630.9(ps)  1636.4(ps)] Skew=[5.5(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1450/A: 
     nrSink : 12
     Rise Delay [1595.5(ps)  1602.3(ps)] Skew [6.8(ps)]
     Fall Delay[1630.1(ps)  1636.9(ps)] Skew=[6.8(ps)]


  Main Tree from tx_core/dma_reg_tx/U1623/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1624/A [1088.3(ps) 1108.8(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1624/Y [1219.1(ps) 1244.4(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1591.1(ps)  1620.8(ps)]
     Rise Skew	   : 29.7(ps)
     Fall Delay	   : [1625.6(ps)  1656.5(ps)]
     Fall Skew	   : 30.9(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1451/A: 
     nrSink : 12
     Rise Delay [1615.6(ps)  1620.8(ps)] Skew [5.2(ps)]
     Fall Delay[1649.2(ps)  1654.4(ps)] Skew=[5.2(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1452/A: 
     nrSink : 12
     Rise Delay [1591.1(ps)  1597.4(ps)] Skew [6.3(ps)]
     Fall Delay[1625.6(ps)  1631.9(ps)] Skew=[6.3(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1453/A: 
     nrSink : 12
     Rise Delay [1609.4(ps)  1616.4(ps)] Skew [7(ps)]
     Fall Delay[1649.8(ps)  1656.5(ps)] Skew=[6.7(ps)]


  Main Tree from tx_core/dma_reg_tx/U1624/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1610/A [1082.7(ps) 1103.4(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1610/Y [1213.5(ps) 1238.5(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1576.3(ps)  1623.3(ps)]
     Rise Skew	   : 47(ps)
     Fall Delay	   : [1610.9(ps)  1657.6(ps)]
     Fall Skew	   : 46.7(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1409/A: 
     nrSink : 12
     Rise Delay [1595.3(ps)  1600.3(ps)] Skew [5(ps)]
     Fall Delay[1629.9(ps)  1634.9(ps)] Skew=[5(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1410/A: 
     nrSink : 12
     Rise Delay [1576.3(ps)  1584.7(ps)] Skew [8.4(ps)]
     Fall Delay[1610.9(ps)  1619.3(ps)] Skew=[8.4(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1411/A: 
     nrSink : 12
     Rise Delay [1616.2(ps)  1623.3(ps)] Skew [7.1(ps)]
     Fall Delay[1650.6(ps)  1657.6(ps)] Skew=[7(ps)]


  Main Tree from tx_core/dma_reg_tx/U1610/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1611/A [1083(ps) 1103.7(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1611/Y [1218.9(ps) 1243.5(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1589.6(ps)  1619.3(ps)]
     Rise Skew	   : 29.7(ps)
     Fall Delay	   : [1629.1(ps)  1654(ps)]
     Fall Skew	   : 24.9(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1412/A: 
     nrSink : 12
     Rise Delay [1615.2(ps)  1619.3(ps)] Skew [4.1(ps)]
     Fall Delay[1649.9(ps)  1654(ps)] Skew=[4.1(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1413/A: 
     nrSink : 12
     Rise Delay [1589.6(ps)  1595.6(ps)] Skew [6(ps)]
     Fall Delay[1629.1(ps)  1634.9(ps)] Skew=[5.8(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1414/A: 
     nrSink : 12
     Rise Delay [1598.9(ps)  1609.1(ps)] Skew [10.2(ps)]
     Fall Delay[1638.9(ps)  1648.7(ps)] Skew=[9.8(ps)]


  Main Tree from tx_core/dma_reg_tx/U1611/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1612/A [1082.9(ps) 1103.6(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1612/Y [1210.8(ps) 1236(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1585.6(ps)  1629.7(ps)]
     Rise Skew	   : 44.1(ps)
     Fall Delay	   : [1625.5(ps)  1663.6(ps)]
     Fall Skew	   : 38.1(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1415/A: 
     nrSink : 12
     Rise Delay [1602(ps)  1607.7(ps)] Skew [5.7(ps)]
     Fall Delay[1635.8(ps)  1641.5(ps)] Skew=[5.7(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1416/A: 
     nrSink : 12
     Rise Delay [1623.1(ps)  1629.7(ps)] Skew [6.6(ps)]
     Fall Delay[1657.1(ps)  1663.6(ps)] Skew=[6.5(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1417/A: 
     nrSink : 12
     Rise Delay [1585.6(ps)  1596(ps)] Skew [10.4(ps)]
     Fall Delay[1625.5(ps)  1635.3(ps)] Skew=[9.8(ps)]


  Main Tree from tx_core/dma_reg_tx/U1612/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1597/A [1095.3(ps) 1115.2(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1597/Y [1177.5(ps) 1207.1(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1569.2(ps)  1580.3(ps)]
     Rise Skew	   : 11.1(ps)
     Fall Delay	   : [1603.5(ps)  1614.6(ps)]
     Fall Skew	   : 11.1(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1596/A: 
     nrSink : 12
     Rise Delay [1569.2(ps)  1580.3(ps)] Skew [11.1(ps)]
     Fall Delay[1603.5(ps)  1614.6(ps)] Skew=[11.1(ps)]


  Main Tree from tx_core/dma_reg_tx/U1597/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1605/A [1094(ps) 1113.9(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1605/Y [1228.3(ps) 1254(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1602.3(ps)  1654.7(ps)]
     Rise Skew	   : 52.4(ps)
     Fall Delay	   : [1637.4(ps)  1689.6(ps)]
     Fall Skew	   : 52.2(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1394/A: 
     nrSink : 12
     Rise Delay [1602.3(ps)  1606.3(ps)] Skew [4(ps)]
     Fall Delay[1637.4(ps)  1641.4(ps)] Skew=[4(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1395/A: 
     nrSink : 12
     Rise Delay [1638.2(ps)  1654.7(ps)] Skew [16.5(ps)]
     Fall Delay[1673.1(ps)  1689.6(ps)] Skew=[16.5(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1396/A: 
     nrSink : 12
     Rise Delay [1607.1(ps)  1614.2(ps)] Skew [7.1(ps)]
     Fall Delay[1642.1(ps)  1649.2(ps)] Skew=[7.1(ps)]


  Main Tree from tx_core/dma_reg_tx/U1605/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1606/A [1095.3(ps) 1115.2(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1606/Y [1233.8(ps) 1259.2(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1595(ps)  1635(ps)]
     Rise Skew	   : 40(ps)
     Fall Delay	   : [1631.4(ps)  1669.7(ps)]
     Fall Skew	   : 38.3(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1397/A: 
     nrSink : 12
     Rise Delay [1621.8(ps)  1628(ps)] Skew [6.2(ps)]
     Fall Delay[1656(ps)  1662.2(ps)] Skew=[6.2(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1398/A: 
     nrSink : 12
     Rise Delay [1627.6(ps)  1635(ps)] Skew [7.4(ps)]
     Fall Delay[1662.3(ps)  1669.7(ps)] Skew=[7.4(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1399/A: 
     nrSink : 12
     Rise Delay [1595(ps)  1596.7(ps)] Skew [1.7(ps)]
     Fall Delay[1631.4(ps)  1633(ps)] Skew=[1.6(ps)]


  Main Tree from tx_core/dma_reg_tx/U1606/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/U381/A [1179.2(ps) 1199.2(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/U381/Y [1354.8(ps) 1376.3(ps)]

Main Tree: 
     nrSink         : 13
     Rise Delay	   : [1588.3(ps)  1602.8(ps)]
     Rise Skew	   : 14.5(ps)
     Fall Delay	   : [1616.3(ps)  1630.4(ps)]
     Fall Skew	   : 14.1(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/U381/Y w/o tracing through gates: 
     nrSink : 13
     nrGate : 0
     Rise Delay [1588.3(ps)  1602.8(ps)] Skew [14.5(ps)]
     Fall Delay [1616.3(ps)  1630.4(ps)] Skew=[14.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/U392/A [1178.7(ps) 1198.6(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/U392/Y [1388.1(ps) 1407.2(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1599.5(ps)  1620.4(ps)]
     Rise Skew	   : 20.9(ps)
     Fall Delay	   : [1631.3(ps)  1650.3(ps)]
     Fall Skew	   : 19(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/U392/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1599.5(ps)  1620.4(ps)] Skew [20.9(ps)]
     Fall Delay [1631.3(ps)  1650.3(ps)] Skew=[19(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/U380/A [1179.1(ps) 1199.1(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/U380/Y [1367.5(ps) 1388.2(ps)]

Main Tree: 
     nrSink         : 13
     Rise Delay	   : [1604.7(ps)  1634.9(ps)]
     Rise Skew	   : 30.2(ps)
     Fall Delay	   : [1633.3(ps)  1662.6(ps)]
     Fall Skew	   : 29.3(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/U380/Y w/o tracing through gates: 
     nrSink : 13
     nrGate : 0
     Rise Delay [1604.7(ps)  1634.9(ps)] Skew [30.2(ps)]
     Fall Delay [1633.3(ps)  1662.6(ps)] Skew=[29.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/U379/A [1179.3(ps) 1199.3(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/U379/Y [1365.6(ps) 1386.5(ps)]

Main Tree: 
     nrSink         : 13
     Rise Delay	   : [1607.8(ps)  1619.9(ps)]
     Rise Skew	   : 12.1(ps)
     Fall Delay	   : [1636(ps)  1647.9(ps)]
     Fall Skew	   : 11.9(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/U379/Y w/o tracing through gates: 
     nrSink : 13
     nrGate : 0
     Rise Delay [1607.8(ps)  1619.9(ps)] Skew [12.1(ps)]
     Fall Delay [1636(ps)  1647.9(ps)] Skew=[11.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/U379/A [1180(ps) 1200(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/U379/Y [1367.6(ps) 1388.4(ps)]

Main Tree: 
     nrSink         : 13
     Rise Delay	   : [1606.1(ps)  1619.4(ps)]
     Rise Skew	   : 13.3(ps)
     Fall Delay	   : [1634.5(ps)  1647.4(ps)]
     Fall Skew	   : 12.9(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/U379/Y w/o tracing through gates: 
     nrSink : 13
     nrGate : 0
     Rise Delay [1606.1(ps)  1619.4(ps)] Skew [13.3(ps)]
     Fall Delay [1634.5(ps)  1647.4(ps)] Skew=[12.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/U383/A [1136.5(ps) 1159.7(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/U383/Y [1360.6(ps) 1377.2(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1611.7(ps)  1631.7(ps)]
     Rise Skew	   : 20(ps)
     Fall Delay	   : [1641.3(ps)  1659.9(ps)]
     Fall Skew	   : 18.6(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/U383/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1611.7(ps)  1631.7(ps)] Skew [20(ps)]
     Fall Delay [1641.3(ps)  1659.9(ps)] Skew=[18.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/U381/A [1136.8(ps) 1159.7(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/U381/Y [1334.7(ps) 1353.4(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1608.3(ps)  1624.5(ps)]
     Rise Skew	   : 16.2(ps)
     Fall Delay	   : [1634.5(ps)  1650.3(ps)]
     Fall Skew	   : 15.8(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/U381/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1608.3(ps)  1624.5(ps)] Skew [16.2(ps)]
     Fall Delay [1634.5(ps)  1650.3(ps)] Skew=[15.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/U388/A [1176.2(ps) 1196.3(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/U388/Y [1355.7(ps) 1376.6(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1617.7(ps)  1643.7(ps)]
     Rise Skew	   : 26(ps)
     Fall Delay	   : [1643.9(ps)  1669.9(ps)]
     Fall Skew	   : 26(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/U388/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1617.7(ps)  1643.7(ps)] Skew [26(ps)]
     Fall Delay [1643.9(ps)  1669.9(ps)] Skew=[26(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/U383/A [1134.3(ps) 1157.2(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/U383/Y [1358.3(ps) 1374.6(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1621(ps)  1650.7(ps)]
     Rise Skew	   : 29.7(ps)
     Fall Delay	   : [1649.9(ps)  1679(ps)]
     Fall Skew	   : 29.1(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/U383/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1621(ps)  1650.7(ps)] Skew [29.7(ps)]
     Fall Delay [1649.9(ps)  1679(ps)] Skew=[29.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/U399/A [1137.8(ps) 1157.2(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/U399/Y [1334.2(ps) 1352.9(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1591.8(ps)  1608(ps)]
     Rise Skew	   : 16.2(ps)
     Fall Delay	   : [1618.4(ps)  1633.4(ps)]
     Fall Skew	   : 15(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/U399/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1591.8(ps)  1608(ps)] Skew [16.2(ps)]
     Fall Delay [1618.4(ps)  1633.4(ps)] Skew=[15(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/U404/A [1136.9(ps) 1156.3(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/U404/Y [1364.2(ps) 1380.5(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1615.9(ps)  1633.7(ps)]
     Rise Skew	   : 17.8(ps)
     Fall Delay	   : [1645.6(ps)  1662.7(ps)]
     Fall Skew	   : 17.1(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/U404/Y w/o tracing through gates: 
     nrSink : 28
     nrGate : 0
     Rise Delay [1615.9(ps)  1633.7(ps)] Skew [17.8(ps)]
     Fall Delay [1645.6(ps)  1662.7(ps)] Skew=[17.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/U402/A [1137.7(ps) 1157.1(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/U402/Y [1360.8(ps) 1377.4(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1612.5(ps)  1642.1(ps)]
     Rise Skew	   : 29.6(ps)
     Fall Delay	   : [1641.4(ps)  1670(ps)]
     Fall Skew	   : 28.6(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/U402/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1612.5(ps)  1642.1(ps)] Skew [29.6(ps)]
     Fall Delay [1641.4(ps)  1670(ps)] Skew=[28.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/link_addr_1_fifo/U15/A [1174.8(ps) 1199.8(ps)]
OUTPUT_TERM: tx_core/axi_master/link_addr_1_fifo/U15/Y [1324.2(ps) 1351.6(ps)]

Main Tree: 
     nrSink         : 13
     Rise Delay	   : [1540.9(ps)  1556.7(ps)]
     Rise Skew	   : 15.8(ps)
     Fall Delay	   : [1573.4(ps)  1588.1(ps)]
     Fall Skew	   : 14.7(ps)


  Main Tree from tx_core/axi_master/link_addr_1_fifo/U15/Y w/o tracing through gates: 
     nrSink : 13
     nrGate : 0
     Rise Delay [1540.9(ps)  1556.7(ps)] Skew [15.8(ps)]
     Fall Delay [1573.4(ps)  1588.1(ps)] Skew=[14.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/link_addr_1_fifo/U13/A [1175.3(ps) 1200.3(ps)]
OUTPUT_TERM: tx_core/axi_master/link_addr_1_fifo/U13/Y [1326.2(ps) 1353.5(ps)]

Main Tree: 
     nrSink         : 13
     Rise Delay	   : [1539.6(ps)  1558.2(ps)]
     Rise Skew	   : 18.6(ps)
     Fall Delay	   : [1572.3(ps)  1589.7(ps)]
     Fall Skew	   : 17.4(ps)


  Main Tree from tx_core/axi_master/link_addr_1_fifo/U13/Y w/o tracing through gates: 
     nrSink : 13
     nrGate : 0
     Rise Delay [1539.6(ps)  1558.2(ps)] Skew [18.6(ps)]
     Fall Delay [1572.3(ps)  1589.7(ps)] Skew=[17.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/link_addr_1_fifo/U16/A [1174.9(ps) 1199.9(ps)]
OUTPUT_TERM: tx_core/axi_master/link_addr_1_fifo/U16/Y [1327.3(ps) 1354.5(ps)]

Main Tree: 
     nrSink         : 13
     Rise Delay	   : [1543.1(ps)  1562.8(ps)]
     Rise Skew	   : 19.7(ps)
     Fall Delay	   : [1575.8(ps)  1594.3(ps)]
     Fall Skew	   : 18.5(ps)


  Main Tree from tx_core/axi_master/link_addr_1_fifo/U16/Y w/o tracing through gates: 
     nrSink : 13
     nrGate : 0
     Rise Delay [1543.1(ps)  1562.8(ps)] Skew [19.7(ps)]
     Fall Delay [1575.8(ps)  1594.3(ps)] Skew=[18.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/link_addr_1_fifo/U14/A [1175.1(ps) 1200.1(ps)]
OUTPUT_TERM: tx_core/axi_master/link_addr_1_fifo/U14/Y [1333.6(ps) 1360.3(ps)]

Main Tree: 
     nrSink         : 13
     Rise Delay	   : [1555.1(ps)  1575.2(ps)]
     Rise Skew	   : 20.1(ps)
     Fall Delay	   : [1587.9(ps)  1606.8(ps)]
     Fall Skew	   : 18.9(ps)


  Main Tree from tx_core/axi_master/link_addr_1_fifo/U14/Y w/o tracing through gates: 
     nrSink : 13
     nrGate : 0
     Rise Delay [1555.1(ps)  1575.2(ps)] Skew [20.1(ps)]
     Fall Delay [1587.9(ps)  1606.8(ps)] Skew=[18.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/link_addr_1_fifo/U17/A [1175.3(ps) 1200.3(ps)]
OUTPUT_TERM: tx_core/axi_master/link_addr_1_fifo/U17/Y [1335.7(ps) 1362.4(ps)]

Main Tree: 
     nrSink         : 13
     Rise Delay	   : [1563(ps)  1576.2(ps)]
     Rise Skew	   : 13.2(ps)
     Fall Delay	   : [1595.6(ps)  1607.7(ps)]
     Fall Skew	   : 12.1(ps)


  Main Tree from tx_core/axi_master/link_addr_1_fifo/U17/Y w/o tracing through gates: 
     nrSink : 13
     nrGate : 0
     Rise Delay [1563(ps)  1576.2(ps)] Skew [13.2(ps)]
     Fall Delay [1595.6(ps)  1607.7(ps)] Skew=[12.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1616/A [1008.4(ps) 1029.3(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1616/Y [1162.8(ps) 1186.4(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1560.9(ps)  1646.9(ps)]
     Rise Skew	   : 86(ps)
     Fall Delay	   : [1595.2(ps)  1685.9(ps)]
     Fall Skew	   : 90.7(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1427/A: 
     nrSink : 12
     Rise Delay [1574.2(ps)  1584.4(ps)] Skew [10.2(ps)]
     Fall Delay[1609.6(ps)  1619.8(ps)] Skew=[10.2(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1429/A: 
     nrSink : 12
     Rise Delay [1560.9(ps)  1568.5(ps)] Skew [7.6(ps)]
     Fall Delay[1595.2(ps)  1602.8(ps)] Skew=[7.6(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1428/A: 
     nrSink : 12
     Rise Delay [1641.5(ps)  1646.9(ps)] Skew [5.4(ps)]
     Fall Delay[1680.5(ps)  1685.9(ps)] Skew=[5.4(ps)]


  Main Tree from tx_core/dma_reg_tx/U1616/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1617/A [1008.5(ps) 1029.4(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1617/Y [1163.4(ps) 1187(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1535.6(ps)  1591.8(ps)]
     Rise Skew	   : 56.2(ps)
     Fall Delay	   : [1574.4(ps)  1625.6(ps)]
     Fall Skew	   : 51.2(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1430/A: 
     nrSink : 12
     Rise Delay [1565.6(ps)  1572.9(ps)] Skew [7.3(ps)]
     Fall Delay[1600.6(ps)  1607.9(ps)] Skew=[7.3(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1431/A: 
     nrSink : 12
     Rise Delay [1535.6(ps)  1542.3(ps)] Skew [6.7(ps)]
     Fall Delay[1574.4(ps)  1581(ps)] Skew=[6.6(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1432/A: 
     nrSink : 12
     Rise Delay [1573.9(ps)  1591.8(ps)] Skew [17.9(ps)]
     Fall Delay[1607.6(ps)  1625.6(ps)] Skew=[18(ps)]


  Main Tree from tx_core/dma_reg_tx/U1617/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1618/A [1008.5(ps) 1029.4(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1618/Y [1149.3(ps) 1173.9(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1518.3(ps)  1550.2(ps)]
     Rise Skew	   : 31.9(ps)
     Fall Delay	   : [1551.7(ps)  1587(ps)]
     Fall Skew	   : 35.3(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1433/A: 
     nrSink : 12
     Rise Delay [1543.5(ps)  1550.2(ps)] Skew [6.7(ps)]
     Fall Delay[1578.6(ps)  1585.3(ps)] Skew=[6.7(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1434/A: 
     nrSink : 12
     Rise Delay [1518.3(ps)  1524.8(ps)] Skew [6.5(ps)]
     Fall Delay[1551.7(ps)  1558.2(ps)] Skew=[6.5(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1435/A: 
     nrSink : 12
     Rise Delay [1533.2(ps)  1547.3(ps)] Skew [14.1(ps)]
     Fall Delay[1573.2(ps)  1587(ps)] Skew=[13.8(ps)]


  Main Tree from tx_core/dma_reg_tx/U1618/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1619/A [1041.4(ps) 1059.4(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1619/Y [1156.1(ps) 1183.3(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1538.1(ps)  1566(ps)]
     Rise Skew	   : 27.9(ps)
     Fall Delay	   : [1572.7(ps)  1605(ps)]
     Fall Skew	   : 32.3(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1436/A: 
     nrSink : 12
     Rise Delay [1559.1(ps)  1566(ps)] Skew [6.9(ps)]
     Fall Delay[1598(ps)  1605(ps)] Skew=[7(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1437/A: 
     nrSink : 12
     Rise Delay [1541.1(ps)  1550.3(ps)] Skew [9.2(ps)]
     Fall Delay[1573.9(ps)  1583.1(ps)] Skew=[9.2(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1438/A: 
     nrSink : 12
     Rise Delay [1538.1(ps)  1541(ps)] Skew [2.9(ps)]
     Fall Delay[1572.7(ps)  1575.6(ps)] Skew=[2.9(ps)]


  Main Tree from tx_core/dma_reg_tx/U1619/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1620/A [1039.3(ps) 1057.3(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1620/Y [1166.3(ps) 1192.5(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1526.5(ps)  1554(ps)]
     Rise Skew	   : 27.5(ps)
     Fall Delay	   : [1560.8(ps)  1589.3(ps)]
     Fall Skew	   : 28.5(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1439/A: 
     nrSink : 12
     Rise Delay [1526.5(ps)  1529.9(ps)] Skew [3.4(ps)]
     Fall Delay[1560.8(ps)  1564.2(ps)] Skew=[3.4(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1440/A: 
     nrSink : 12
     Rise Delay [1549.9(ps)  1554(ps)] Skew [4.1(ps)]
     Fall Delay[1585.2(ps)  1589.3(ps)] Skew=[4.1(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1441/A: 
     nrSink : 12
     Rise Delay [1539.4(ps)  1544.5(ps)] Skew [5.1(ps)]
     Fall Delay[1579(ps)  1584.2(ps)] Skew=[5.2(ps)]


  Main Tree from tx_core/dma_reg_tx/U1620/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1621/A [1041.4(ps) 1059.4(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1621/Y [1166.4(ps) 1192.7(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1521.5(ps)  1563.1(ps)]
     Rise Skew	   : 41.6(ps)
     Fall Delay	   : [1556(ps)  1598.2(ps)]
     Fall Skew	   : 42.2(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1442/A: 
     nrSink : 12
     Rise Delay [1539.2(ps)  1545.9(ps)] Skew [6.7(ps)]
     Fall Delay[1579.1(ps)  1585.6(ps)] Skew=[6.5(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1443/A: 
     nrSink : 12
     Rise Delay [1521.5(ps)  1529.5(ps)] Skew [8(ps)]
     Fall Delay[1556(ps)  1564(ps)] Skew=[8(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1444/A: 
     nrSink : 12
     Rise Delay [1557.4(ps)  1563.1(ps)] Skew [5.7(ps)]
     Fall Delay[1592.5(ps)  1598.2(ps)] Skew=[5.7(ps)]


  Main Tree from tx_core/dma_reg_tx/U1621/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1613/A [1035.8(ps) 1054(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1613/Y [1168.5(ps) 1194.2(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1537.8(ps)  1564.4(ps)]
     Rise Skew	   : 26.6(ps)
     Fall Delay	   : [1576.8(ps)  1604(ps)]
     Fall Skew	   : 27.2(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1418/A: 
     nrSink : 12
     Rise Delay [1544.2(ps)  1546.8(ps)] Skew [2.6(ps)]
     Fall Delay[1578.2(ps)  1580.8(ps)] Skew=[2.6(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1419/A: 
     nrSink : 12
     Rise Delay [1537.8(ps)  1548.2(ps)] Skew [10.4(ps)]
     Fall Delay[1576.8(ps)  1587(ps)] Skew=[10.2(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1420/A: 
     nrSink : 12
     Rise Delay [1555.7(ps)  1564.4(ps)] Skew [8.7(ps)]
     Fall Delay[1595.3(ps)  1604(ps)] Skew=[8.7(ps)]


  Main Tree from tx_core/dma_reg_tx/U1613/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1614/A [1036.3(ps) 1054.5(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1614/Y [1169.5(ps) 1195.1(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1554.6(ps)  1567.7(ps)]
     Rise Skew	   : 13.1(ps)
     Fall Delay	   : [1589(ps)  1606.3(ps)]
     Fall Skew	   : 17.3(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1421/A: 
     nrSink : 12
     Rise Delay [1559.4(ps)  1567.7(ps)] Skew [8.3(ps)]
     Fall Delay[1598.6(ps)  1606.3(ps)] Skew=[7.7(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1422/A: 
     nrSink : 12
     Rise Delay [1557.5(ps)  1562.7(ps)] Skew [5.2(ps)]
     Fall Delay[1592(ps)  1597.2(ps)] Skew=[5.2(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1423/A: 
     nrSink : 12
     Rise Delay [1554.6(ps)  1561.3(ps)] Skew [6.7(ps)]
     Fall Delay[1589(ps)  1595.7(ps)] Skew=[6.7(ps)]


  Main Tree from tx_core/dma_reg_tx/U1614/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1615/A [1035.6(ps) 1053.8(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1615/Y [1162.3(ps) 1188.4(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1538.7(ps)  1567.8(ps)]
     Rise Skew	   : 29.1(ps)
     Fall Delay	   : [1578.2(ps)  1607.4(ps)]
     Fall Skew	   : 29.2(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1424/A: 
     nrSink : 12
     Rise Delay [1558.8(ps)  1567.8(ps)] Skew [9(ps)]
     Fall Delay[1598.7(ps)  1607.4(ps)] Skew=[8.7(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1425/A: 
     nrSink : 12
     Rise Delay [1542.6(ps)  1554.5(ps)] Skew [11.9(ps)]
     Fall Delay[1582.5(ps)  1593.9(ps)] Skew=[11.4(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1426/A: 
     nrSink : 12
     Rise Delay [1538.7(ps)  1541.7(ps)] Skew [3(ps)]
     Fall Delay[1578.2(ps)  1581.3(ps)] Skew=[3.1(ps)]


  Main Tree from tx_core/dma_reg_tx/U1615/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1607/A [1048.7(ps) 1066.1(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1607/Y [1185.7(ps) 1211.2(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1535.2(ps)  1547.1(ps)]
     Rise Skew	   : 11.9(ps)
     Fall Delay	   : [1570.4(ps)  1581.9(ps)]
     Fall Skew	   : 11.5(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1400/A: 
     nrSink : 12
     Rise Delay [1535.2(ps)  1540.4(ps)] Skew [5.2(ps)]
     Fall Delay[1570.4(ps)  1575.6(ps)] Skew=[5.2(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1401/A: 
     nrSink : 12
     Rise Delay [1541.1(ps)  1547.1(ps)] Skew [6(ps)]
     Fall Delay[1575.9(ps)  1581.9(ps)] Skew=[6(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1402/A: 
     nrSink : 12
     Rise Delay [1541.9(ps)  1544.6(ps)] Skew [2.7(ps)]
     Fall Delay[1578.7(ps)  1581.4(ps)] Skew=[2.7(ps)]


  Main Tree from tx_core/dma_reg_tx/U1607/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1608/A [1048.4(ps) 1065.8(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1608/Y [1180.4(ps) 1206.3(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1536.3(ps)  1566.1(ps)]
     Rise Skew	   : 29.8(ps)
     Fall Delay	   : [1571.7(ps)  1601.8(ps)]
     Fall Skew	   : 30.1(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1403/A: 
     nrSink : 12
     Rise Delay [1562.1(ps)  1566.1(ps)] Skew [4(ps)]
     Fall Delay[1597.8(ps)  1601.8(ps)] Skew=[4(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1404/A: 
     nrSink : 12
     Rise Delay [1536.3(ps)  1541.7(ps)] Skew [5.4(ps)]
     Fall Delay[1571.7(ps)  1577.1(ps)] Skew=[5.4(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1405/A: 
     nrSink : 12
     Rise Delay [1557.5(ps)  1561.1(ps)] Skew [3.6(ps)]
     Fall Delay[1592(ps)  1595.6(ps)] Skew=[3.6(ps)]


  Main Tree from tx_core/dma_reg_tx/U1608/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1609/A [1049.3(ps) 1066.7(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1609/Y [1197.5(ps) 1222.4(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1556(ps)  1580(ps)]
     Rise Skew	   : 24(ps)
     Fall Delay	   : [1590.8(ps)  1615.6(ps)]
     Fall Skew	   : 24.8(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1406/A: 
     nrSink : 12
     Rise Delay [1556(ps)  1559.6(ps)] Skew [3.6(ps)]
     Fall Delay[1590.8(ps)  1594.4(ps)] Skew=[3.6(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1407/A: 
     nrSink : 12
     Rise Delay [1566.3(ps)  1569.2(ps)] Skew [2.9(ps)]
     Fall Delay[1601.6(ps)  1604.5(ps)] Skew=[2.9(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1408/A: 
     nrSink : 12
     Rise Delay [1574.6(ps)  1580(ps)] Skew [5.4(ps)]
     Fall Delay[1610.2(ps)  1615.6(ps)] Skew=[5.4(ps)]


  Main Tree from tx_core/dma_reg_tx/U1609/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1634/A [1047.4(ps) 1065(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1634/Y [1190.4(ps) 1215.6(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1541.7(ps)  1581.5(ps)]
     Rise Skew	   : 39.8(ps)
     Fall Delay	   : [1575.4(ps)  1617.2(ps)]
     Fall Skew	   : 41.8(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1481/A: 
     nrSink : 12
     Rise Delay [1575.2(ps)  1581.5(ps)] Skew [6.3(ps)]
     Fall Delay[1610.9(ps)  1617.2(ps)] Skew=[6.3(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1482/A: 
     nrSink : 12
     Rise Delay [1541.7(ps)  1544.1(ps)] Skew [2.4(ps)]
     Fall Delay[1575.4(ps)  1577.8(ps)] Skew=[2.4(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1483/A: 
     nrSink : 12
     Rise Delay [1555(ps)  1562.8(ps)] Skew [7.8(ps)]
     Fall Delay[1589.9(ps)  1597.7(ps)] Skew=[7.8(ps)]


  Main Tree from tx_core/dma_reg_tx/U1634/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1635/A [1046.3(ps) 1063.9(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1635/Y [1187.7(ps) 1213(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1547.7(ps)  1568.6(ps)]
     Rise Skew	   : 20.9(ps)
     Fall Delay	   : [1584.3(ps)  1603.1(ps)]
     Fall Skew	   : 18.8(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1484/A: 
     nrSink : 12
     Rise Delay [1562.2(ps)  1568.6(ps)] Skew [6.4(ps)]
     Fall Delay[1596.7(ps)  1603.1(ps)] Skew=[6.4(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1485/A: 
     nrSink : 12
     Rise Delay [1553.9(ps)  1567.9(ps)] Skew [14(ps)]
     Fall Delay[1588.1(ps)  1602.1(ps)] Skew=[14(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1486/A: 
     nrSink : 12
     Rise Delay [1547.7(ps)  1552.7(ps)] Skew [5(ps)]
     Fall Delay[1584.3(ps)  1589.3(ps)] Skew=[5(ps)]


  Main Tree from tx_core/dma_reg_tx/U1635/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/U396/A [1125.6(ps) 1143.8(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/U396/Y [1312(ps) 1331(ps)]

Main Tree: 
     nrSink         : 31
     Rise Delay	   : [1582.5(ps)  1611.1(ps)]
     Rise Skew	   : 28.6(ps)
     Fall Delay	   : [1607.2(ps)  1635(ps)]
     Fall Skew	   : 27.8(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/U396/Y w/o tracing through gates: 
     nrSink : 31
     nrGate : 0
     Rise Delay [1582.5(ps)  1611.1(ps)] Skew [28.6(ps)]
     Fall Delay [1607.2(ps)  1635(ps)] Skew=[27.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/U393/A [1125.1(ps) 1143.3(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/U393/Y [1321.4(ps) 1339.8(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1603.5(ps)  1621.9(ps)]
     Rise Skew	   : 18.4(ps)
     Fall Delay	   : [1627.1(ps)  1645.5(ps)]
     Fall Skew	   : 18.4(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/U393/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1603.5(ps)  1621.9(ps)] Skew [18.4(ps)]
     Fall Delay [1627.1(ps)  1645.5(ps)] Skew=[18.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/U397/A [1123.8(ps) 1142(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/U397/Y [1314.8(ps) 1333.5(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1596.8(ps)  1630.9(ps)]
     Rise Skew	   : 34.1(ps)
     Fall Delay	   : [1620.6(ps)  1654.7(ps)]
     Fall Skew	   : 34.1(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/U397/Y w/o tracing through gates: 
     nrSink : 28
     nrGate : 0
     Rise Delay [1596.8(ps)  1630.9(ps)] Skew [34.1(ps)]
     Fall Delay [1620.6(ps)  1654.7(ps)] Skew=[34.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/U392/A [1149.9(ps) 1166.2(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/U392/Y [1325.4(ps) 1345.7(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1604.7(ps)  1618.4(ps)]
     Rise Skew	   : 13.7(ps)
     Fall Delay	   : [1627.9(ps)  1641.6(ps)]
     Fall Skew	   : 13.7(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/U392/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1604.7(ps)  1618.4(ps)] Skew [13.7(ps)]
     Fall Delay [1627.9(ps)  1641.6(ps)] Skew=[13.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/U405/A [1150(ps) 1166.3(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/U405/Y [1325.5(ps) 1345.8(ps)]

Main Tree: 
     nrSink         : 31
     Rise Delay	   : [1598.3(ps)  1632.9(ps)]
     Rise Skew	   : 34.6(ps)
     Fall Delay	   : [1622(ps)  1655.5(ps)]
     Fall Skew	   : 33.5(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/U405/Y w/o tracing through gates: 
     nrSink : 31
     nrGate : 0
     Rise Delay [1598.3(ps)  1632.9(ps)] Skew [34.6(ps)]
     Fall Delay [1622(ps)  1655.5(ps)] Skew=[33.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/U403/A [1149(ps) 1165.3(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/U403/Y [1387.4(ps) 1403.5(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1610.5(ps)  1628.5(ps)]
     Rise Skew	   : 18(ps)
     Fall Delay	   : [1641.7(ps)  1659.1(ps)]
     Fall Skew	   : 17.4(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/U403/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1610.5(ps)  1628.5(ps)] Skew [18(ps)]
     Fall Delay [1641.7(ps)  1659.1(ps)] Skew=[17.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/U250/A [1143.1(ps) 1159.4(ps)]
OUTPUT_TERM: tx_core/axi_master/U250/Y [1370.5(ps) 1387.4(ps)]

Main Tree: 
     nrSink         : 61
     Rise Delay	   : [1609.1(ps)  1635.9(ps)]
     Rise Skew	   : 26.8(ps)
     Fall Delay	   : [1638.1(ps)  1663.7(ps)]
     Fall Skew	   : 25.6(ps)


  Main Tree from tx_core/axi_master/U250/Y w/o tracing through gates: 
     nrSink : 61
     nrGate : 0
     Rise Delay [1609.1(ps)  1635.9(ps)] Skew [26.8(ps)]
     Fall Delay [1638.1(ps)  1663.7(ps)] Skew=[25.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/U249/A [1138.2(ps) 1154.5(ps)]
OUTPUT_TERM: tx_core/axi_master/U249/Y [1356.3(ps) 1374(ps)]

Main Tree: 
     nrSink         : 61
     Rise Delay	   : [1617.3(ps)  1641.1(ps)]
     Rise Skew	   : 23.8(ps)
     Fall Delay	   : [1643.5(ps)  1666(ps)]
     Fall Skew	   : 22.5(ps)


  Main Tree from tx_core/axi_master/U249/Y w/o tracing through gates: 
     nrSink : 61
     nrGate : 0
     Rise Delay [1617.3(ps)  1641.1(ps)] Skew [23.8(ps)]
     Fall Delay [1643.5(ps)  1666(ps)] Skew=[22.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/U385/A [1184.5(ps) 1206.4(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/U385/Y [1338.5(ps) 1362.1(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1613.7(ps)  1645.3(ps)]
     Rise Skew	   : 31.6(ps)
     Fall Delay	   : [1638.4(ps)  1669.9(ps)]
     Fall Skew	   : 31.5(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/U385/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1613.7(ps)  1645.3(ps)] Skew [31.6(ps)]
     Fall Delay [1638.4(ps)  1669.9(ps)] Skew=[31.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/U391/A [1192.7(ps) 1214(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/U391/Y [1420.3(ps) 1438.4(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1631.9(ps)  1645.1(ps)]
     Rise Skew	   : 13.2(ps)
     Fall Delay	   : [1665.2(ps)  1678.5(ps)]
     Fall Skew	   : 13.3(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/U391/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1631.9(ps)  1645.1(ps)] Skew [13.2(ps)]
     Fall Delay [1665.2(ps)  1678.5(ps)] Skew=[13.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/U392/A [1193.5(ps) 1214.8(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/U392/Y [1384.2(ps) 1405.2(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1638.9(ps)  1647.8(ps)]
     Rise Skew	   : 8.9(ps)
     Fall Delay	   : [1667.4(ps)  1675.5(ps)]
     Fall Skew	   : 8.1(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/U392/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1638.9(ps)  1647.8(ps)] Skew [8.9(ps)]
     Fall Delay [1667.4(ps)  1675.5(ps)] Skew=[8.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/U395/A [1184.1(ps) 1205.9(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/U395/Y [1395(ps) 1414.4(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1628.3(ps)  1656(ps)]
     Rise Skew	   : 27.7(ps)
     Fall Delay	   : [1659.6(ps)  1685(ps)]
     Fall Skew	   : 25.4(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/U395/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1628.3(ps)  1656(ps)] Skew [27.7(ps)]
     Fall Delay [1659.6(ps)  1685(ps)] Skew=[25.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/U390/A [1192.8(ps) 1214.1(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/U390/Y [1402.3(ps) 1422.1(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1630.7(ps)  1645.1(ps)]
     Rise Skew	   : 14.4(ps)
     Fall Delay	   : [1662.3(ps)  1676(ps)]
     Fall Skew	   : 13.7(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/U390/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1630.7(ps)  1645.1(ps)] Skew [14.4(ps)]
     Fall Delay [1662.3(ps)  1676(ps)] Skew=[13.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/U386/A [1249.2(ps) 1273.6(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/U386/Y [1394(ps) 1418.3(ps)]

Main Tree: 
     nrSink         : 13
     Rise Delay	   : [1628.2(ps)  1645.8(ps)]
     Rise Skew	   : 17.6(ps)
     Fall Delay	   : [1657.2(ps)  1673.6(ps)]
     Fall Skew	   : 16.4(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/U386/Y w/o tracing through gates: 
     nrSink : 13
     nrGate : 0
     Rise Delay [1628.2(ps)  1645.8(ps)] Skew [17.6(ps)]
     Fall Delay [1657.2(ps)  1673.6(ps)] Skew=[16.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1472/A [1200.5(ps) 1226.9(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1472/Y [1343.7(ps) 1375.6(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1567.5(ps)  1580.2(ps)]
     Rise Skew	   : 12.7(ps)
     Fall Delay	   : [1603(ps)  1615.7(ps)]
     Fall Skew	   : 12.7(ps)


  Main Tree from tx_core/dma_reg_tx/U1472/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1567.5(ps)  1580.2(ps)] Skew [12.7(ps)]
     Fall Delay [1603(ps)  1615.7(ps)] Skew=[12.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1473/A [1200.4(ps) 1226.8(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1473/Y [1333.5(ps) 1366.1(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1561.7(ps)  1568.8(ps)]
     Rise Skew	   : 7.1(ps)
     Fall Delay	   : [1596.4(ps)  1603.5(ps)]
     Fall Skew	   : 7.1(ps)


  Main Tree from tx_core/dma_reg_tx/U1473/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1561.7(ps)  1568.8(ps)] Skew [7.1(ps)]
     Fall Delay [1596.4(ps)  1603.5(ps)] Skew=[7.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1474/A [1199.7(ps) 1226.1(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1474/Y [1338.8(ps) 1371(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1575.8(ps)  1582.7(ps)]
     Rise Skew	   : 6.9(ps)
     Fall Delay	   : [1610.2(ps)  1617.1(ps)]
     Fall Skew	   : 6.9(ps)


  Main Tree from tx_core/dma_reg_tx/U1474/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1575.8(ps)  1582.7(ps)] Skew [6.9(ps)]
     Fall Delay [1610.2(ps)  1617.1(ps)] Skew=[6.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1475/A [1218.6(ps) 1243.5(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1475/Y [1365.3(ps) 1397.1(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1586.3(ps)  1592.1(ps)]
     Rise Skew	   : 5.8(ps)
     Fall Delay	   : [1622(ps)  1627.8(ps)]
     Fall Skew	   : 5.8(ps)


  Main Tree from tx_core/dma_reg_tx/U1475/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1586.3(ps)  1592.1(ps)] Skew [5.8(ps)]
     Fall Delay [1622(ps)  1627.8(ps)] Skew=[5.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1476/A [1217.2(ps) 1242.1(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1476/Y [1359.3(ps) 1391.4(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1599.8(ps)  1606.1(ps)]
     Rise Skew	   : 6.3(ps)
     Fall Delay	   : [1633.9(ps)  1640.1(ps)]
     Fall Skew	   : 6.2(ps)


  Main Tree from tx_core/dma_reg_tx/U1476/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1599.8(ps)  1606.1(ps)] Skew [6.3(ps)]
     Fall Delay [1633.9(ps)  1640.1(ps)] Skew=[6.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1477/A [1215.9(ps) 1240.8(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1477/Y [1370.3(ps) 1401.6(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1613.6(ps)  1617.7(ps)]
     Rise Skew	   : 4.1(ps)
     Fall Delay	   : [1648.1(ps)  1652.2(ps)]
     Fall Skew	   : 4.1(ps)


  Main Tree from tx_core/dma_reg_tx/U1477/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1613.6(ps)  1617.7(ps)] Skew [4.1(ps)]
     Fall Delay [1648.1(ps)  1652.2(ps)] Skew=[4.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1478/A [1232.8(ps) 1256.7(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1478/Y [1408.9(ps) 1439.1(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1598.5(ps)  1614(ps)]
     Rise Skew	   : 15.5(ps)
     Fall Delay	   : [1638.4(ps)  1652.9(ps)]
     Fall Skew	   : 14.5(ps)


  Main Tree from tx_core/dma_reg_tx/U1478/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1598.5(ps)  1614(ps)] Skew [15.5(ps)]
     Fall Delay [1638.4(ps)  1652.9(ps)] Skew=[14.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1479/A [1233.4(ps) 1257.3(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1479/Y [1360.8(ps) 1393.9(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1590.2(ps)  1595.3(ps)]
     Rise Skew	   : 5.1(ps)
     Fall Delay	   : [1623.4(ps)  1628.5(ps)]
     Fall Skew	   : 5.1(ps)


  Main Tree from tx_core/dma_reg_tx/U1479/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1590.2(ps)  1595.3(ps)] Skew [5.1(ps)]
     Fall Delay [1623.4(ps)  1628.5(ps)] Skew=[5.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1480/A [1234.2(ps) 1258.1(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1480/Y [1381.4(ps) 1413.4(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1603.2(ps)  1605.7(ps)]
     Rise Skew	   : 2.5(ps)
     Fall Delay	   : [1638.6(ps)  1641.1(ps)]
     Fall Skew	   : 2.5(ps)


  Main Tree from tx_core/dma_reg_tx/U1480/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1603.2(ps)  1605.7(ps)] Skew [2.5(ps)]
     Fall Delay [1638.6(ps)  1641.1(ps)] Skew=[2.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1463/A [1224.8(ps) 1251.8(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1463/Y [1363.8(ps) 1396.9(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1589.4(ps)  1592.9(ps)]
     Rise Skew	   : 3.5(ps)
     Fall Delay	   : [1625.6(ps)  1629.1(ps)]
     Fall Skew	   : 3.5(ps)


  Main Tree from tx_core/dma_reg_tx/U1463/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1589.4(ps)  1592.9(ps)] Skew [3.5(ps)]
     Fall Delay [1625.6(ps)  1629.1(ps)] Skew=[3.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1464/A [1225.3(ps) 1252.3(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1464/Y [1365(ps) 1398.1(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1593.9(ps)  1606.7(ps)]
     Rise Skew	   : 12.8(ps)
     Fall Delay	   : [1629.8(ps)  1642.7(ps)]
     Fall Skew	   : 12.9(ps)


  Main Tree from tx_core/dma_reg_tx/U1464/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1593.9(ps)  1606.7(ps)] Skew [12.8(ps)]
     Fall Delay [1629.8(ps)  1642.7(ps)] Skew=[12.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1465/A [1225.5(ps) 1252.5(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1465/Y [1358.5(ps) 1392.1(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1597.9(ps)  1603.1(ps)]
     Rise Skew	   : 5.2(ps)
     Fall Delay	   : [1632.7(ps)  1637.9(ps)]
     Fall Skew	   : 5.2(ps)


  Main Tree from tx_core/dma_reg_tx/U1465/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1597.9(ps)  1603.1(ps)] Skew [5.2(ps)]
     Fall Delay [1632.7(ps)  1637.9(ps)] Skew=[5.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1466/A [1241.3(ps) 1267.2(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1466/Y [1365.2(ps) 1399.6(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1596.5(ps)  1598.7(ps)]
     Rise Skew	   : 2.2(ps)
     Fall Delay	   : [1631.1(ps)  1633.3(ps)]
     Fall Skew	   : 2.2(ps)


  Main Tree from tx_core/dma_reg_tx/U1466/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1596.5(ps)  1598.7(ps)] Skew [2.2(ps)]
     Fall Delay [1631.1(ps)  1633.3(ps)] Skew=[2.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1467/A [1241.5(ps) 1267.4(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1467/Y [1417(ps) 1448(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1610.9(ps)  1616.1(ps)]
     Rise Skew	   : 5.2(ps)
     Fall Delay	   : [1651.3(ps)  1656.5(ps)]
     Fall Skew	   : 5.2(ps)


  Main Tree from tx_core/dma_reg_tx/U1467/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1610.9(ps)  1616.1(ps)] Skew [5.2(ps)]
     Fall Delay [1651.3(ps)  1656.5(ps)] Skew=[5.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1468/A [1241(ps) 1266.9(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1468/Y [1371.6(ps) 1405.5(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1589.9(ps)  1596.3(ps)]
     Rise Skew	   : 6.4(ps)
     Fall Delay	   : [1625.6(ps)  1632(ps)]
     Fall Skew	   : 6.4(ps)


  Main Tree from tx_core/dma_reg_tx/U1468/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1589.9(ps)  1596.3(ps)] Skew [6.4(ps)]
     Fall Delay [1625.6(ps)  1632(ps)] Skew=[6.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1469/A [1215.2(ps) 1243.2(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1469/Y [1345.7(ps) 1379(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1586.2(ps)  1592.3(ps)]
     Rise Skew	   : 6.1(ps)
     Fall Delay	   : [1620.5(ps)  1626.6(ps)]
     Fall Skew	   : 6.1(ps)


  Main Tree from tx_core/dma_reg_tx/U1469/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1586.2(ps)  1592.3(ps)] Skew [6.1(ps)]
     Fall Delay [1620.5(ps)  1626.6(ps)] Skew=[6.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1470/A [1215.2(ps) 1243.2(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1470/Y [1352.5(ps) 1385.4(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1573.4(ps)  1585.5(ps)]
     Rise Skew	   : 12.1(ps)
     Fall Delay	   : [1609.7(ps)  1621.8(ps)]
     Fall Skew	   : 12.1(ps)


  Main Tree from tx_core/dma_reg_tx/U1470/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1573.4(ps)  1585.5(ps)] Skew [12.1(ps)]
     Fall Delay [1609.7(ps)  1621.8(ps)] Skew=[12.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1471/A [1214.7(ps) 1242.7(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1471/Y [1358.4(ps) 1390.8(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1596.4(ps)  1600.9(ps)]
     Rise Skew	   : 4.5(ps)
     Fall Delay	   : [1631.7(ps)  1636.2(ps)]
     Fall Skew	   : 4.5(ps)


  Main Tree from tx_core/dma_reg_tx/U1471/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1596.4(ps)  1600.9(ps)] Skew [4.5(ps)]
     Fall Delay [1631.7(ps)  1636.2(ps)] Skew=[4.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1454/A [1233.6(ps) 1257.4(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1454/Y [1383.7(ps) 1415.4(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1615.5(ps)  1622.9(ps)]
     Rise Skew	   : 7.4(ps)
     Fall Delay	   : [1649.9(ps)  1657.3(ps)]
     Fall Skew	   : 7.4(ps)


  Main Tree from tx_core/dma_reg_tx/U1454/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1615.5(ps)  1622.9(ps)] Skew [7.4(ps)]
     Fall Delay [1649.9(ps)  1657.3(ps)] Skew=[7.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1455/A [1232.6(ps) 1256.4(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1455/Y [1367.8(ps) 1400.3(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1598.1(ps)  1604.1(ps)]
     Rise Skew	   : 6(ps)
     Fall Delay	   : [1631.7(ps)  1637.7(ps)]
     Fall Skew	   : 6(ps)


  Main Tree from tx_core/dma_reg_tx/U1455/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1598.1(ps)  1604.1(ps)] Skew [6(ps)]
     Fall Delay [1631.7(ps)  1637.7(ps)] Skew=[6(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1456/A [1231.8(ps) 1255.6(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1456/Y [1378.9(ps) 1410.7(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1617.1(ps)  1619.8(ps)]
     Rise Skew	   : 2.7(ps)
     Fall Delay	   : [1651.2(ps)  1653.9(ps)]
     Fall Skew	   : 2.7(ps)


  Main Tree from tx_core/dma_reg_tx/U1456/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1617.1(ps)  1619.8(ps)] Skew [2.7(ps)]
     Fall Delay [1651.2(ps)  1653.9(ps)] Skew=[2.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1457/A [1232.6(ps) 1256.5(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1457/Y [1383.2(ps) 1414.8(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1623.2(ps)  1629.4(ps)]
     Rise Skew	   : 6.2(ps)
     Fall Delay	   : [1657.3(ps)  1663.5(ps)]
     Fall Skew	   : 6.2(ps)


  Main Tree from tx_core/dma_reg_tx/U1457/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1623.2(ps)  1629.4(ps)] Skew [6.2(ps)]
     Fall Delay [1657.3(ps)  1663.5(ps)] Skew=[6.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1458/A [1233.7(ps) 1257.6(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1458/Y [1371.9(ps) 1404.3(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1597.9(ps)  1602.2(ps)]
     Rise Skew	   : 4.3(ps)
     Fall Delay	   : [1632.2(ps)  1636.5(ps)]
     Fall Skew	   : 4.3(ps)


  Main Tree from tx_core/dma_reg_tx/U1458/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1597.9(ps)  1602.2(ps)] Skew [4.3(ps)]
     Fall Delay [1632.2(ps)  1636.5(ps)] Skew=[4.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1459/A [1234.8(ps) 1258.7(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1459/Y [1388.6(ps) 1420.1(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1614.8(ps)  1621(ps)]
     Rise Skew	   : 6.2(ps)
     Fall Delay	   : [1650.2(ps)  1656.4(ps)]
     Fall Skew	   : 6.2(ps)


  Main Tree from tx_core/dma_reg_tx/U1459/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1614.8(ps)  1621(ps)] Skew [6.2(ps)]
     Fall Delay [1650.2(ps)  1656.4(ps)] Skew=[6.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1460/A [1198.7(ps) 1225.2(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1460/Y [1347.8(ps) 1379.2(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1591.8(ps)  1599.8(ps)]
     Rise Skew	   : 8(ps)
     Fall Delay	   : [1626.1(ps)  1634.1(ps)]
     Fall Skew	   : 8(ps)


  Main Tree from tx_core/dma_reg_tx/U1460/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1591.8(ps)  1599.8(ps)] Skew [8(ps)]
     Fall Delay [1626.1(ps)  1634.1(ps)] Skew=[8(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1461/A [1199.2(ps) 1225.7(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1461/Y [1369(ps) 1399(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1561.4(ps)  1565.8(ps)]
     Rise Skew	   : 4.4(ps)
     Fall Delay	   : [1601.1(ps)  1605.4(ps)]
     Fall Skew	   : 4.3(ps)


  Main Tree from tx_core/dma_reg_tx/U1461/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1561.4(ps)  1565.8(ps)] Skew [4.4(ps)]
     Fall Delay [1601.1(ps)  1605.4(ps)] Skew=[4.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1462/A [1199.4(ps) 1225.9(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1462/Y [1347(ps) 1378.5(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1587(ps)  1592.5(ps)]
     Rise Skew	   : 5.5(ps)
     Fall Delay	   : [1621.5(ps)  1627(ps)]
     Fall Skew	   : 5.5(ps)


  Main Tree from tx_core/dma_reg_tx/U1462/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1587(ps)  1592.5(ps)] Skew [5.5(ps)]
     Fall Delay [1621.5(ps)  1627(ps)] Skew=[5.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1445/A [1210.9(ps) 1236.9(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1445/Y [1383.1(ps) 1413.4(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1578.3(ps)  1583.4(ps)]
     Rise Skew	   : 5.1(ps)
     Fall Delay	   : [1618.3(ps)  1623.5(ps)]
     Fall Skew	   : 5.2(ps)


  Main Tree from tx_core/dma_reg_tx/U1445/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1578.3(ps)  1583.4(ps)] Skew [5.1(ps)]
     Fall Delay [1618.3(ps)  1623.5(ps)] Skew=[5.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1446/A [1210.9(ps) 1236.9(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1446/Y [1383.9(ps) 1414.1(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1581.8(ps)  1587.8(ps)]
     Rise Skew	   : 6(ps)
     Fall Delay	   : [1621.7(ps)  1627.3(ps)]
     Fall Skew	   : 5.6(ps)


  Main Tree from tx_core/dma_reg_tx/U1446/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1581.8(ps)  1587.8(ps)] Skew [6(ps)]
     Fall Delay [1621.7(ps)  1627.3(ps)] Skew=[5.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1447/A [1210.7(ps) 1236.7(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1447/Y [1349.8(ps) 1382.3(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1583.2(ps)  1587.5(ps)]
     Rise Skew	   : 4.3(ps)
     Fall Delay	   : [1618.1(ps)  1622.4(ps)]
     Fall Skew	   : 4.3(ps)


  Main Tree from tx_core/dma_reg_tx/U1447/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1583.2(ps)  1587.5(ps)] Skew [4.3(ps)]
     Fall Delay [1618.1(ps)  1622.4(ps)] Skew=[4.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1448/A [1226.3(ps) 1251.4(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1448/Y [1372.8(ps) 1405(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1607.7(ps)  1613(ps)]
     Rise Skew	   : 5.3(ps)
     Fall Delay	   : [1642.5(ps)  1647.8(ps)]
     Fall Skew	   : 5.3(ps)


  Main Tree from tx_core/dma_reg_tx/U1448/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1607.7(ps)  1613(ps)] Skew [5.3(ps)]
     Fall Delay [1642.5(ps)  1647.8(ps)] Skew=[5.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1449/A [1226.3(ps) 1251.4(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1449/Y [1361.7(ps) 1394.6(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1596.7(ps)  1602.2(ps)]
     Rise Skew	   : 5.5(ps)
     Fall Delay	   : [1630.9(ps)  1636.4(ps)]
     Fall Skew	   : 5.5(ps)


  Main Tree from tx_core/dma_reg_tx/U1449/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1596.7(ps)  1602.2(ps)] Skew [5.5(ps)]
     Fall Delay [1630.9(ps)  1636.4(ps)] Skew=[5.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1450/A [1224.4(ps) 1249.5(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1450/Y [1363.9(ps) 1396.5(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1595.5(ps)  1602.3(ps)]
     Rise Skew	   : 6.8(ps)
     Fall Delay	   : [1630.1(ps)  1636.9(ps)]
     Fall Skew	   : 6.8(ps)


  Main Tree from tx_core/dma_reg_tx/U1450/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1595.5(ps)  1602.3(ps)] Skew [6.8(ps)]
     Fall Delay [1630.1(ps)  1636.9(ps)] Skew=[6.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1451/A [1222.4(ps) 1247.7(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1451/Y [1366.2(ps) 1398.5(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1615.6(ps)  1620.8(ps)]
     Rise Skew	   : 5.2(ps)
     Fall Delay	   : [1649.2(ps)  1654.4(ps)]
     Fall Skew	   : 5.2(ps)


  Main Tree from tx_core/dma_reg_tx/U1451/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1615.6(ps)  1620.8(ps)] Skew [5.2(ps)]
     Fall Delay [1649.2(ps)  1654.4(ps)] Skew=[5.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1452/A [1222.1(ps) 1247.4(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1452/Y [1359(ps) 1391.8(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1591.1(ps)  1597.4(ps)]
     Rise Skew	   : 6.3(ps)
     Fall Delay	   : [1625.6(ps)  1631.9(ps)]
     Fall Skew	   : 6.3(ps)


  Main Tree from tx_core/dma_reg_tx/U1452/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1591.1(ps)  1597.4(ps)] Skew [6.3(ps)]
     Fall Delay [1625.6(ps)  1631.9(ps)] Skew=[6.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1453/A [1220.4(ps) 1245.7(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1453/Y [1408.6(ps) 1438(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1609.4(ps)  1616.4(ps)]
     Rise Skew	   : 7(ps)
     Fall Delay	   : [1649.8(ps)  1656.5(ps)]
     Fall Skew	   : 6.7(ps)


  Main Tree from tx_core/dma_reg_tx/U1453/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1609.4(ps)  1616.4(ps)] Skew [7(ps)]
     Fall Delay [1649.8(ps)  1656.5(ps)] Skew=[6.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1409/A [1214.6(ps) 1239.6(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1409/Y [1359.4(ps) 1391.5(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1595.3(ps)  1600.3(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [1629.9(ps)  1634.9(ps)]
     Fall Skew	   : 5(ps)


  Main Tree from tx_core/dma_reg_tx/U1409/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1595.3(ps)  1600.3(ps)] Skew [5(ps)]
     Fall Delay [1629.9(ps)  1634.9(ps)] Skew=[5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1410/A [1216.1(ps) 1241.1(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1410/Y [1349.3(ps) 1382.1(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1576.3(ps)  1584.7(ps)]
     Rise Skew	   : 8.4(ps)
     Fall Delay	   : [1610.9(ps)  1619.3(ps)]
     Fall Skew	   : 8.4(ps)


  Main Tree from tx_core/dma_reg_tx/U1410/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1576.3(ps)  1584.7(ps)] Skew [8.4(ps)]
     Fall Delay [1610.9(ps)  1619.3(ps)] Skew=[8.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1411/A [1216.1(ps) 1241.1(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1411/Y [1368.8(ps) 1400.3(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1616.2(ps)  1623.3(ps)]
     Rise Skew	   : 7.1(ps)
     Fall Delay	   : [1650.6(ps)  1657.6(ps)]
     Fall Skew	   : 7(ps)


  Main Tree from tx_core/dma_reg_tx/U1411/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1616.2(ps)  1623.3(ps)] Skew [7.1(ps)]
     Fall Delay [1650.6(ps)  1657.6(ps)] Skew=[7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1412/A [1221.7(ps) 1246.3(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1412/Y [1375.4(ps) 1406.8(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1615.2(ps)  1619.3(ps)]
     Rise Skew	   : 4.1(ps)
     Fall Delay	   : [1649.9(ps)  1654(ps)]
     Fall Skew	   : 4.1(ps)


  Main Tree from tx_core/dma_reg_tx/U1412/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1615.2(ps)  1619.3(ps)] Skew [4.1(ps)]
     Fall Delay [1649.9(ps)  1654(ps)] Skew=[4.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1413/A [1222.6(ps) 1247.2(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1413/Y [1394(ps) 1424.4(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1589.6(ps)  1595.6(ps)]
     Rise Skew	   : 6(ps)
     Fall Delay	   : [1629.1(ps)  1634.9(ps)]
     Fall Skew	   : 5.8(ps)


  Main Tree from tx_core/dma_reg_tx/U1413/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1589.6(ps)  1595.6(ps)] Skew [6(ps)]
     Fall Delay [1629.1(ps)  1634.9(ps)] Skew=[5.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1414/A [1223.1(ps) 1247.7(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1414/Y [1404.3(ps) 1434(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1598.9(ps)  1609.1(ps)]
     Rise Skew	   : 10.2(ps)
     Fall Delay	   : [1638.9(ps)  1648.7(ps)]
     Fall Skew	   : 9.8(ps)


  Main Tree from tx_core/dma_reg_tx/U1414/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1598.9(ps)  1609.1(ps)] Skew [10.2(ps)]
     Fall Delay [1638.9(ps)  1648.7(ps)] Skew=[9.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1415/A [1213.3(ps) 1238.5(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1415/Y [1357.6(ps) 1389.6(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1602(ps)  1607.7(ps)]
     Rise Skew	   : 5.7(ps)
     Fall Delay	   : [1635.8(ps)  1641.5(ps)]
     Fall Skew	   : 5.7(ps)


  Main Tree from tx_core/dma_reg_tx/U1415/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1602(ps)  1607.7(ps)] Skew [5.7(ps)]
     Fall Delay [1635.8(ps)  1641.5(ps)] Skew=[5.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1416/A [1213.9(ps) 1239.1(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1416/Y [1369.5(ps) 1400.8(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1623.1(ps)  1629.7(ps)]
     Rise Skew	   : 6.6(ps)
     Fall Delay	   : [1657.1(ps)  1663.6(ps)]
     Fall Skew	   : 6.5(ps)


  Main Tree from tx_core/dma_reg_tx/U1416/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1623.1(ps)  1629.7(ps)] Skew [6.6(ps)]
     Fall Delay [1657.1(ps)  1663.6(ps)] Skew=[6.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1417/A [1213.9(ps) 1239.1(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1417/Y [1389.6(ps) 1419.6(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1585.6(ps)  1596(ps)]
     Rise Skew	   : 10.4(ps)
     Fall Delay	   : [1625.5(ps)  1635.3(ps)]
     Fall Skew	   : 9.8(ps)


  Main Tree from tx_core/dma_reg_tx/U1417/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1585.6(ps)  1596(ps)] Skew [10.4(ps)]
     Fall Delay [1625.5(ps)  1635.3(ps)] Skew=[9.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1596/A [1177.7(ps) 1207.3(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1596/Y [1311.3(ps) 1344.6(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1569.2(ps)  1580.3(ps)]
     Rise Skew	   : 11.1(ps)
     Fall Delay	   : [1603.5(ps)  1614.6(ps)]
     Fall Skew	   : 11.1(ps)


  Main Tree from tx_core/dma_reg_tx/U1596/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1569.2(ps)  1580.3(ps)] Skew [11.1(ps)]
     Fall Delay [1603.5(ps)  1614.6(ps)] Skew=[11.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1394/A [1231.6(ps) 1257.3(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1394/Y [1368.1(ps) 1401.4(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1602.3(ps)  1606.3(ps)]
     Rise Skew	   : 4(ps)
     Fall Delay	   : [1637.4(ps)  1641.4(ps)]
     Fall Skew	   : 4(ps)


  Main Tree from tx_core/dma_reg_tx/U1394/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1602.3(ps)  1606.3(ps)] Skew [4(ps)]
     Fall Delay [1637.4(ps)  1641.4(ps)] Skew=[4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1395/A [1231.5(ps) 1257.2(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1395/Y [1385.4(ps) 1417.5(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1638.2(ps)  1654.7(ps)]
     Rise Skew	   : 16.5(ps)
     Fall Delay	   : [1673.1(ps)  1689.6(ps)]
     Fall Skew	   : 16.5(ps)


  Main Tree from tx_core/dma_reg_tx/U1395/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1638.2(ps)  1654.7(ps)] Skew [16.5(ps)]
     Fall Delay [1673.1(ps)  1689.6(ps)] Skew=[16.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1396/A [1231.6(ps) 1257.3(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1396/Y [1371.8(ps) 1404.8(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1607.1(ps)  1614.2(ps)]
     Rise Skew	   : 7.1(ps)
     Fall Delay	   : [1642.1(ps)  1649.2(ps)]
     Fall Skew	   : 7.1(ps)


  Main Tree from tx_core/dma_reg_tx/U1396/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1607.1(ps)  1614.2(ps)] Skew [7.1(ps)]
     Fall Delay [1642.1(ps)  1649.2(ps)] Skew=[7.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1397/A [1236.3(ps) 1261.7(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1397/Y [1377.1(ps) 1410(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1621.8(ps)  1628(ps)]
     Rise Skew	   : 6.2(ps)
     Fall Delay	   : [1656(ps)  1662.2(ps)]
     Fall Skew	   : 6.2(ps)


  Main Tree from tx_core/dma_reg_tx/U1397/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1621.8(ps)  1628(ps)] Skew [6.2(ps)]
     Fall Delay [1656(ps)  1662.2(ps)] Skew=[6.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1398/A [1237.1(ps) 1262.5(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1398/Y [1385.5(ps) 1418(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1627.6(ps)  1635(ps)]
     Rise Skew	   : 7.4(ps)
     Fall Delay	   : [1662.3(ps)  1669.7(ps)]
     Fall Skew	   : 7.4(ps)


  Main Tree from tx_core/dma_reg_tx/U1398/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1627.6(ps)  1635(ps)] Skew [7.4(ps)]
     Fall Delay [1662.3(ps)  1669.7(ps)] Skew=[7.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1399/A [1235.6(ps) 1261(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1399/Y [1377.9(ps) 1410.8(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1595(ps)  1596.7(ps)]
     Rise Skew	   : 1.7(ps)
     Fall Delay	   : [1631.4(ps)  1633(ps)]
     Fall Skew	   : 1.6(ps)


  Main Tree from tx_core/dma_reg_tx/U1399/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1595(ps)  1596.7(ps)] Skew [1.7(ps)]
     Fall Delay [1631.4(ps)  1633(ps)] Skew=[1.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_rs/U132/A [1263.2(ps) 1285.8(ps)]
OUTPUT_TERM: tx_core/tx_rs/U132/Y [1380.8(ps) 1407.3(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1588.4(ps)  1592.3(ps)]
     Rise Skew	   : 3.9(ps)
     Fall Delay	   : [1617.2(ps)  1621.1(ps)]
     Fall Skew	   : 3.9(ps)


  Main Tree from tx_core/tx_rs/U132/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1588.4(ps)  1592.3(ps)] Skew [3.9(ps)]
     Fall Delay [1617.2(ps)  1621.1(ps)] Skew=[3.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_rs/U139/A [1263(ps) 1285.6(ps)]
OUTPUT_TERM: tx_core/tx_rs/U139/Y [1393.2(ps) 1418.7(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1606.5(ps)  1609.2(ps)]
     Rise Skew	   : 2.7(ps)
     Fall Delay	   : [1635.4(ps)  1638.1(ps)]
     Fall Skew	   : 2.7(ps)


  Main Tree from tx_core/tx_rs/U139/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1606.5(ps)  1609.2(ps)] Skew [2.7(ps)]
     Fall Delay [1635.4(ps)  1638.1(ps)] Skew=[2.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_rs/U145/A [1263(ps) 1285.6(ps)]
OUTPUT_TERM: tx_core/tx_rs/U145/Y [1390.3(ps) 1416(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1614.1(ps)  1619.3(ps)]
     Rise Skew	   : 5.2(ps)
     Fall Delay	   : [1641.9(ps)  1647.1(ps)]
     Fall Skew	   : 5.2(ps)


  Main Tree from tx_core/tx_rs/U145/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1614.1(ps)  1619.3(ps)] Skew [5.2(ps)]
     Fall Delay [1641.9(ps)  1647.1(ps)] Skew=[5.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_rs/U149/A [1392.6(ps) 1414.1(ps)]
OUTPUT_TERM: tx_core/tx_rs/U149/Y [1615.6(ps) 1638.7(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1617.9(ps)  1620.5(ps)]
     Rise Skew	   : 2.6(ps)
     Fall Delay	   : [1641(ps)  1643.6(ps)]
     Fall Skew	   : 2.6(ps)


  Main Tree from tx_core/tx_rs/U149/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1617.9(ps)  1620.5(ps)] Skew [2.6(ps)]
     Fall Delay [1641(ps)  1643.6(ps)] Skew=[2.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_rs/U143/A [1395.8(ps) 1417.3(ps)]
OUTPUT_TERM: tx_core/tx_rs/U143/Y [1617.7(ps) 1640.9(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1619.3(ps)  1621.7(ps)]
     Rise Skew	   : 2.4(ps)
     Fall Delay	   : [1642.5(ps)  1644.9(ps)]
     Fall Skew	   : 2.4(ps)


  Main Tree from tx_core/tx_rs/U143/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1619.3(ps)  1621.7(ps)] Skew [2.4(ps)]
     Fall Delay [1642.5(ps)  1644.9(ps)] Skew=[2.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_rs/U140/A [1391.6(ps) 1413.1(ps)]
OUTPUT_TERM: tx_core/tx_rs/U140/Y [1615.4(ps) 1638.5(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1617(ps)  1621.7(ps)]
     Rise Skew	   : 4.7(ps)
     Fall Delay	   : [1640.1(ps)  1644.8(ps)]
     Fall Skew	   : 4.7(ps)


  Main Tree from tx_core/tx_rs/U140/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1617(ps)  1621.7(ps)] Skew [4.7(ps)]
     Fall Delay [1640.1(ps)  1644.8(ps)] Skew=[4.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/link_addr_1_fifo/U18/A [1418.2(ps) 1451.3(ps)]
OUTPUT_TERM: tx_core/axi_master/link_addr_1_fifo/U18/Y [1504.3(ps) 1544.4(ps)]

Main Tree: 
     nrSink         : 2
     Rise Delay	   : [1504.5(ps)  1504.5(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1544.6(ps)  1544.6(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/axi_master/link_addr_1_fifo/U18/Y w/o tracing through gates: 
     nrSink : 2
     nrGate : 0
     Rise Delay [1504.5(ps)  1504.5(ps)] Skew [0(ps)]
     Fall Delay [1544.6(ps)  1544.6(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1427/A [1164.4(ps) 1188(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1427/Y [1334.1(ps) 1365.1(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1574.2(ps)  1584.4(ps)]
     Rise Skew	   : 10.2(ps)
     Fall Delay	   : [1609.6(ps)  1619.8(ps)]
     Fall Skew	   : 10.2(ps)


  Main Tree from tx_core/dma_reg_tx/U1427/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1574.2(ps)  1584.4(ps)] Skew [10.2(ps)]
     Fall Delay [1609.6(ps)  1619.8(ps)] Skew=[10.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1429/A [1164.1(ps) 1187.7(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1429/Y [1319.3(ps) 1351.1(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1560.9(ps)  1568.5(ps)]
     Rise Skew	   : 7.6(ps)
     Fall Delay	   : [1595.2(ps)  1602.8(ps)]
     Fall Skew	   : 7.6(ps)


  Main Tree from tx_core/dma_reg_tx/U1429/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1560.9(ps)  1568.5(ps)] Skew [7.6(ps)]
     Fall Delay [1595.2(ps)  1602.8(ps)] Skew=[7.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1430/A [1166.8(ps) 1190.4(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1430/Y [1326.8(ps) 1358.4(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1565.6(ps)  1572.9(ps)]
     Rise Skew	   : 7.3(ps)
     Fall Delay	   : [1600.6(ps)  1607.9(ps)]
     Fall Skew	   : 7.3(ps)


  Main Tree from tx_core/dma_reg_tx/U1430/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1565.6(ps)  1572.9(ps)] Skew [7.3(ps)]
     Fall Delay [1600.6(ps)  1607.9(ps)] Skew=[7.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1431/A [1165.7(ps) 1189.3(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1431/Y [1336.2(ps) 1367.2(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1535.6(ps)  1542.3(ps)]
     Rise Skew	   : 6.7(ps)
     Fall Delay	   : [1574.4(ps)  1581(ps)]
     Fall Skew	   : 6.6(ps)


  Main Tree from tx_core/dma_reg_tx/U1431/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1535.6(ps)  1542.3(ps)] Skew [6.7(ps)]
     Fall Delay [1574.4(ps)  1581(ps)] Skew=[6.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1432/A [1165.5(ps) 1189.1(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1432/Y [1323.8(ps) 1355.5(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1573.9(ps)  1591.8(ps)]
     Rise Skew	   : 17.9(ps)
     Fall Delay	   : [1607.6(ps)  1625.6(ps)]
     Fall Skew	   : 18(ps)


  Main Tree from tx_core/dma_reg_tx/U1432/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1573.9(ps)  1591.8(ps)] Skew [17.9(ps)]
     Fall Delay [1607.6(ps)  1625.6(ps)] Skew=[18(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1433/A [1149.3(ps) 1173.9(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1433/Y [1305.3(ps) 1337.1(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1543.5(ps)  1550.2(ps)]
     Rise Skew	   : 6.7(ps)
     Fall Delay	   : [1578.6(ps)  1585.3(ps)]
     Fall Skew	   : 6.7(ps)


  Main Tree from tx_core/dma_reg_tx/U1433/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1543.5(ps)  1550.2(ps)] Skew [6.7(ps)]
     Fall Delay [1578.6(ps)  1585.3(ps)] Skew=[6.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1434/A [1152.9(ps) 1177.5(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1434/Y [1280.3(ps) 1313.8(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1518.3(ps)  1524.8(ps)]
     Rise Skew	   : 6.5(ps)
     Fall Delay	   : [1551.7(ps)  1558.2(ps)]
     Fall Skew	   : 6.5(ps)


  Main Tree from tx_core/dma_reg_tx/U1434/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1518.3(ps)  1524.8(ps)] Skew [6.5(ps)]
     Fall Delay [1551.7(ps)  1558.2(ps)] Skew=[6.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1435/A [1153.1(ps) 1177.7(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1435/Y [1334.8(ps) 1365(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1533.2(ps)  1547.3(ps)]
     Rise Skew	   : 14.1(ps)
     Fall Delay	   : [1573.2(ps)  1587(ps)]
     Fall Skew	   : 13.8(ps)


  Main Tree from tx_core/dma_reg_tx/U1435/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1533.2(ps)  1547.3(ps)] Skew [14.1(ps)]
     Fall Delay [1573.2(ps)  1587(ps)] Skew=[13.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1436/A [1157.2(ps) 1184.4(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1436/Y [1344.5(ps) 1373(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1559.1(ps)  1566(ps)]
     Rise Skew	   : 6.9(ps)
     Fall Delay	   : [1598(ps)  1605(ps)]
     Fall Skew	   : 7(ps)


  Main Tree from tx_core/dma_reg_tx/U1436/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1559.1(ps)  1566(ps)] Skew [6.9(ps)]
     Fall Delay [1598(ps)  1605(ps)] Skew=[7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1437/A [1157.1(ps) 1184.3(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1437/Y [1291(ps) 1323.2(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1541.1(ps)  1550.3(ps)]
     Rise Skew	   : 9.2(ps)
     Fall Delay	   : [1573.9(ps)  1583.1(ps)]
     Fall Skew	   : 9.2(ps)


  Main Tree from tx_core/dma_reg_tx/U1437/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1541.1(ps)  1550.3(ps)] Skew [9.2(ps)]
     Fall Delay [1573.9(ps)  1583.1(ps)] Skew=[9.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1438/A [1156.8(ps) 1184(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1438/Y [1300.8(ps) 1332.3(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1538.1(ps)  1541(ps)]
     Rise Skew	   : 2.9(ps)
     Fall Delay	   : [1572.7(ps)  1575.6(ps)]
     Fall Skew	   : 2.9(ps)


  Main Tree from tx_core/dma_reg_tx/U1438/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1538.1(ps)  1541(ps)] Skew [2.9(ps)]
     Fall Delay [1572.7(ps)  1575.6(ps)] Skew=[2.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1439/A [1167.6(ps) 1193.8(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1439/Y [1295(ps) 1328.3(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1526.5(ps)  1529.9(ps)]
     Rise Skew	   : 3.4(ps)
     Fall Delay	   : [1560.8(ps)  1564.2(ps)]
     Fall Skew	   : 3.4(ps)


  Main Tree from tx_core/dma_reg_tx/U1439/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1526.5(ps)  1529.9(ps)] Skew [3.4(ps)]
     Fall Delay [1560.8(ps)  1564.2(ps)] Skew=[3.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1440/A [1168.4(ps) 1194.6(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1440/Y [1313.8(ps) 1346(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1549.9(ps)  1554(ps)]
     Rise Skew	   : 4.1(ps)
     Fall Delay	   : [1585.2(ps)  1589.3(ps)]
     Fall Skew	   : 4.1(ps)


  Main Tree from tx_core/dma_reg_tx/U1440/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1549.9(ps)  1554(ps)] Skew [4.1(ps)]
     Fall Delay [1585.2(ps)  1589.3(ps)] Skew=[4.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1441/A [1168.6(ps) 1194.8(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1441/Y [1340.7(ps) 1371.1(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1539.4(ps)  1544.5(ps)]
     Rise Skew	   : 5.1(ps)
     Fall Delay	   : [1579(ps)  1584.2(ps)]
     Fall Skew	   : 5.2(ps)


  Main Tree from tx_core/dma_reg_tx/U1441/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1539.4(ps)  1544.5(ps)] Skew [5.1(ps)]
     Fall Delay [1579(ps)  1584.2(ps)] Skew=[5.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1442/A [1166.9(ps) 1193.2(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1442/Y [1343.5(ps) 1373.5(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1539.2(ps)  1545.9(ps)]
     Rise Skew	   : 6.7(ps)
     Fall Delay	   : [1579.1(ps)  1585.6(ps)]
     Fall Skew	   : 6.5(ps)


  Main Tree from tx_core/dma_reg_tx/U1442/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1539.2(ps)  1545.9(ps)] Skew [6.7(ps)]
     Fall Delay [1579.1(ps)  1585.6(ps)] Skew=[6.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1443/A [1168(ps) 1194.3(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1443/Y [1293.6(ps) 1327(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1521.5(ps)  1529.5(ps)]
     Rise Skew	   : 8(ps)
     Fall Delay	   : [1556(ps)  1564(ps)]
     Fall Skew	   : 8(ps)


  Main Tree from tx_core/dma_reg_tx/U1443/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1521.5(ps)  1529.5(ps)] Skew [8(ps)]
     Fall Delay [1556(ps)  1564(ps)] Skew=[8(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1444/A [1168(ps) 1194.3(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1444/Y [1319.5(ps) 1351.1(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1557.4(ps)  1563.1(ps)]
     Rise Skew	   : 5.7(ps)
     Fall Delay	   : [1592.5(ps)  1598.2(ps)]
     Fall Skew	   : 5.7(ps)


  Main Tree from tx_core/dma_reg_tx/U1444/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1557.4(ps)  1563.1(ps)] Skew [5.7(ps)]
     Fall Delay [1592.5(ps)  1598.2(ps)] Skew=[5.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1418/A [1170.4(ps) 1196.1(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1418/Y [1305(ps) 1337.9(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1544.2(ps)  1546.8(ps)]
     Rise Skew	   : 2.6(ps)
     Fall Delay	   : [1578.2(ps)  1580.8(ps)]
     Fall Skew	   : 2.6(ps)


  Main Tree from tx_core/dma_reg_tx/U1418/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1544.2(ps)  1546.8(ps)] Skew [2.6(ps)]
     Fall Delay [1578.2(ps)  1580.8(ps)] Skew=[2.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1419/A [1171(ps) 1196.7(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1419/Y [1338.8(ps) 1369.5(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1537.8(ps)  1548.2(ps)]
     Rise Skew	   : 10.4(ps)
     Fall Delay	   : [1576.8(ps)  1587(ps)]
     Fall Skew	   : 10.2(ps)


  Main Tree from tx_core/dma_reg_tx/U1419/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1537.8(ps)  1548.2(ps)] Skew [10.4(ps)]
     Fall Delay [1576.8(ps)  1587(ps)] Skew=[10.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1420/A [1170.6(ps) 1196.3(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1420/Y [1350.6(ps) 1380.6(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1555.7(ps)  1564.4(ps)]
     Rise Skew	   : 8.7(ps)
     Fall Delay	   : [1595.3(ps)  1604(ps)]
     Fall Skew	   : 8.7(ps)


  Main Tree from tx_core/dma_reg_tx/U1420/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1555.7(ps)  1564.4(ps)] Skew [8.7(ps)]
     Fall Delay [1595.3(ps)  1604(ps)] Skew=[8.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1421/A [1172.5(ps) 1198.1(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1421/Y [1349.9(ps) 1380(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1559.4(ps)  1567.7(ps)]
     Rise Skew	   : 8.3(ps)
     Fall Delay	   : [1598.6(ps)  1606.3(ps)]
     Fall Skew	   : 7.7(ps)


  Main Tree from tx_core/dma_reg_tx/U1421/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1559.4(ps)  1567.7(ps)] Skew [8.3(ps)]
     Fall Delay [1598.6(ps)  1606.3(ps)] Skew=[7.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1422/A [1172.5(ps) 1198.1(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1422/Y [1318.6(ps) 1350.7(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1557.5(ps)  1562.7(ps)]
     Rise Skew	   : 5.2(ps)
     Fall Delay	   : [1592(ps)  1597.2(ps)]
     Fall Skew	   : 5.2(ps)


  Main Tree from tx_core/dma_reg_tx/U1422/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1557.5(ps)  1562.7(ps)] Skew [5.2(ps)]
     Fall Delay [1592(ps)  1597.2(ps)] Skew=[5.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1423/A [1171.3(ps) 1196.9(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1423/Y [1313.7(ps) 1346.1(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1554.6(ps)  1561.3(ps)]
     Rise Skew	   : 6.7(ps)
     Fall Delay	   : [1589(ps)  1595.7(ps)]
     Fall Skew	   : 6.7(ps)


  Main Tree from tx_core/dma_reg_tx/U1423/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1554.6(ps)  1561.3(ps)] Skew [6.7(ps)]
     Fall Delay [1589(ps)  1595.7(ps)] Skew=[6.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1424/A [1164(ps) 1190.1(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1424/Y [1351.2(ps) 1380.6(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1558.8(ps)  1567.8(ps)]
     Rise Skew	   : 9(ps)
     Fall Delay	   : [1598.7(ps)  1607.4(ps)]
     Fall Skew	   : 8.7(ps)


  Main Tree from tx_core/dma_reg_tx/U1424/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1558.8(ps)  1567.8(ps)] Skew [9(ps)]
     Fall Delay [1598.7(ps)  1607.4(ps)] Skew=[8.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1425/A [1164.1(ps) 1190.2(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1425/Y [1342.6(ps) 1372.6(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1542.6(ps)  1554.5(ps)]
     Rise Skew	   : 11.9(ps)
     Fall Delay	   : [1582.5(ps)  1593.9(ps)]
     Fall Skew	   : 11.4(ps)


  Main Tree from tx_core/dma_reg_tx/U1425/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1542.6(ps)  1554.5(ps)] Skew [11.9(ps)]
     Fall Delay [1582.5(ps)  1593.9(ps)] Skew=[11.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1426/A [1163.4(ps) 1189.5(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1426/Y [1338.1(ps) 1368.3(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1538.7(ps)  1541.7(ps)]
     Rise Skew	   : 3(ps)
     Fall Delay	   : [1578.2(ps)  1581.3(ps)]
     Fall Skew	   : 3.1(ps)


  Main Tree from tx_core/dma_reg_tx/U1426/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1538.7(ps)  1541.7(ps)] Skew [3(ps)]
     Fall Delay [1578.2(ps)  1581.3(ps)] Skew=[3.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1400/A [1186.4(ps) 1211.9(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1400/Y [1317.5(ps) 1350.4(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1535.2(ps)  1540.4(ps)]
     Rise Skew	   : 5.2(ps)
     Fall Delay	   : [1570.4(ps)  1575.6(ps)]
     Fall Skew	   : 5.2(ps)


  Main Tree from tx_core/dma_reg_tx/U1400/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1535.2(ps)  1540.4(ps)] Skew [5.2(ps)]
     Fall Delay [1570.4(ps)  1575.6(ps)] Skew=[5.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1401/A [1187.7(ps) 1213.2(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1401/Y [1319.8(ps) 1352.6(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1541.1(ps)  1547.1(ps)]
     Rise Skew	   : 6(ps)
     Fall Delay	   : [1575.9(ps)  1581.9(ps)]
     Fall Skew	   : 6(ps)


  Main Tree from tx_core/dma_reg_tx/U1401/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1541.1(ps)  1547.1(ps)] Skew [6(ps)]
     Fall Delay [1575.9(ps)  1581.9(ps)] Skew=[6(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1402/A [1188.1(ps) 1213.6(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1402/Y [1333.3(ps) 1365.3(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1541.9(ps)  1544.6(ps)]
     Rise Skew	   : 2.7(ps)
     Fall Delay	   : [1578.7(ps)  1581.4(ps)]
     Fall Skew	   : 2.7(ps)


  Main Tree from tx_core/dma_reg_tx/U1402/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1541.9(ps)  1544.6(ps)] Skew [2.7(ps)]
     Fall Delay [1578.7(ps)  1581.4(ps)] Skew=[2.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1403/A [1182.4(ps) 1208.3(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1403/Y [1332.4(ps) 1364.1(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1562.1(ps)  1566.1(ps)]
     Rise Skew	   : 4(ps)
     Fall Delay	   : [1597.8(ps)  1601.8(ps)]
     Fall Skew	   : 4(ps)


  Main Tree from tx_core/dma_reg_tx/U1403/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1562.1(ps)  1566.1(ps)] Skew [4(ps)]
     Fall Delay [1597.8(ps)  1601.8(ps)] Skew=[4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1404/A [1181.6(ps) 1207.5(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1404/Y [1316.8(ps) 1349.5(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1536.3(ps)  1541.7(ps)]
     Rise Skew	   : 5.4(ps)
     Fall Delay	   : [1571.7(ps)  1577.1(ps)]
     Fall Skew	   : 5.4(ps)


  Main Tree from tx_core/dma_reg_tx/U1404/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1536.3(ps)  1541.7(ps)] Skew [5.4(ps)]
     Fall Delay [1571.7(ps)  1577.1(ps)] Skew=[5.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1405/A [1181.1(ps) 1207(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1405/Y [1322.8(ps) 1355(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1557.5(ps)  1561.1(ps)]
     Rise Skew	   : 3.6(ps)
     Fall Delay	   : [1592(ps)  1595.6(ps)]
     Fall Skew	   : 3.6(ps)


  Main Tree from tx_core/dma_reg_tx/U1405/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1557.5(ps)  1561.1(ps)] Skew [3.6(ps)]
     Fall Delay [1592(ps)  1595.6(ps)] Skew=[3.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1406/A [1201.8(ps) 1226.7(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1406/Y [1334.4(ps) 1367.4(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1556(ps)  1559.6(ps)]
     Rise Skew	   : 3.6(ps)
     Fall Delay	   : [1590.8(ps)  1594.4(ps)]
     Fall Skew	   : 3.6(ps)


  Main Tree from tx_core/dma_reg_tx/U1406/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1556(ps)  1559.6(ps)] Skew [3.6(ps)]
     Fall Delay [1590.8(ps)  1594.4(ps)] Skew=[3.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1407/A [1202.1(ps) 1227(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1407/Y [1343.2(ps) 1375.7(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1566.3(ps)  1569.2(ps)]
     Rise Skew	   : 2.9(ps)
     Fall Delay	   : [1601.6(ps)  1604.5(ps)]
     Fall Skew	   : 2.9(ps)


  Main Tree from tx_core/dma_reg_tx/U1407/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1566.3(ps)  1569.2(ps)] Skew [2.9(ps)]
     Fall Delay [1601.6(ps)  1604.5(ps)] Skew=[2.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1408/A [1202.3(ps) 1227.2(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1408/Y [1349.9(ps) 1382(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1574.6(ps)  1580(ps)]
     Rise Skew	   : 5.4(ps)
     Fall Delay	   : [1610.2(ps)  1615.6(ps)]
     Fall Skew	   : 5.4(ps)


  Main Tree from tx_core/dma_reg_tx/U1408/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1574.6(ps)  1580(ps)] Skew [5.4(ps)]
     Fall Delay [1610.2(ps)  1615.6(ps)] Skew=[5.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1636/A [1184.4(ps) 1212(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1636/Y [1290.2(ps) 1321.6(ps)]

Main Tree: 
     nrSink         : 33
     Rise Delay	   : [1502(ps)  1653.1(ps)]
     Rise Skew	   : 151.1(ps)
     Fall Delay	   : [1534.4(ps)  1692.7(ps)]
     Fall Skew	   : 158.3(ps)


  Child Tree 1 from tx_core/dma_reg_tx/U1487/A: 
     nrSink : 12
     Rise Delay [1649.6(ps)  1653.1(ps)] Skew [3.5(ps)]
     Fall Delay[1689.3(ps)  1692.7(ps)] Skew=[3.4(ps)]


  Child Tree 2 from tx_core/dma_reg_tx/U1488/A: 
     nrSink : 12
     Rise Delay [1645.3(ps)  1649.1(ps)] Skew [3.8(ps)]
     Fall Delay[1686.2(ps)  1690(ps)] Skew=[3.8(ps)]


  Child Tree 3 from tx_core/dma_reg_tx/U1501/A: 
     nrSink : 9
     Rise Delay [1502(ps)  1507.4(ps)] Skew [5.4(ps)]
     Fall Delay[1534.4(ps)  1539.8(ps)] Skew=[5.4(ps)]


  Main Tree from tx_core/dma_reg_tx/U1636/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 3


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1481/A [1191.5(ps) 1216.7(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1481/Y [1345.1(ps) 1376.9(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1575.2(ps)  1581.5(ps)]
     Rise Skew	   : 6.3(ps)
     Fall Delay	   : [1610.9(ps)  1617.2(ps)]
     Fall Skew	   : 6.3(ps)


  Main Tree from tx_core/dma_reg_tx/U1481/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1575.2(ps)  1581.5(ps)] Skew [6.3(ps)]
     Fall Delay [1610.9(ps)  1617.2(ps)] Skew=[6.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1482/A [1192.6(ps) 1217.8(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1482/Y [1314.4(ps) 1348.2(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1541.7(ps)  1544.1(ps)]
     Rise Skew	   : 2.4(ps)
     Fall Delay	   : [1575.4(ps)  1577.8(ps)]
     Fall Skew	   : 2.4(ps)


  Main Tree from tx_core/dma_reg_tx/U1482/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1541.7(ps)  1544.1(ps)] Skew [2.4(ps)]
     Fall Delay [1575.4(ps)  1577.8(ps)] Skew=[2.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1483/A [1192.9(ps) 1218.1(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1483/Y [1330.5(ps) 1363.2(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1555(ps)  1562.8(ps)]
     Rise Skew	   : 7.8(ps)
     Fall Delay	   : [1589.9(ps)  1597.7(ps)]
     Fall Skew	   : 7.8(ps)


  Main Tree from tx_core/dma_reg_tx/U1483/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1555(ps)  1562.8(ps)] Skew [7.8(ps)]
     Fall Delay [1589.9(ps)  1597.7(ps)] Skew=[7.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1484/A [1189.9(ps) 1215.2(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1484/Y [1328.9(ps) 1361.5(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1562.2(ps)  1568.6(ps)]
     Rise Skew	   : 6.4(ps)
     Fall Delay	   : [1596.7(ps)  1603.1(ps)]
     Fall Skew	   : 6.4(ps)


  Main Tree from tx_core/dma_reg_tx/U1484/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1562.2(ps)  1568.6(ps)] Skew [6.4(ps)]
     Fall Delay [1596.7(ps)  1603.1(ps)] Skew=[6.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1485/A [1191.7(ps) 1217(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1485/Y [1322(ps) 1355.1(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1553.9(ps)  1567.9(ps)]
     Rise Skew	   : 14(ps)
     Fall Delay	   : [1588.1(ps)  1602.1(ps)]
     Fall Skew	   : 14(ps)


  Main Tree from tx_core/dma_reg_tx/U1485/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1553.9(ps)  1567.9(ps)] Skew [14(ps)]
     Fall Delay [1588.1(ps)  1602.1(ps)] Skew=[14(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1486/A [1191.7(ps) 1217(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1486/Y [1337.4(ps) 1369.6(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1547.7(ps)  1552.7(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [1584.3(ps)  1589.3(ps)]
     Fall Skew	   : 5(ps)


  Main Tree from tx_core/dma_reg_tx/U1486/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1547.7(ps)  1552.7(ps)] Skew [5(ps)]
     Fall Delay [1584.3(ps)  1589.3(ps)] Skew=[5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_rs/U152/A [1264.7(ps) 1286.1(ps)]
OUTPUT_TERM: tx_core/tx_rs/U152/Y [1376.3(ps) 1403.2(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1586.2(ps)  1589.3(ps)]
     Rise Skew	   : 3.1(ps)
     Fall Delay	   : [1614(ps)  1617.1(ps)]
     Fall Skew	   : 3.1(ps)


  Main Tree from tx_core/tx_rs/U152/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1586.2(ps)  1589.3(ps)] Skew [3.1(ps)]
     Fall Delay [1614(ps)  1617.1(ps)] Skew=[3.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_rs/U148/A [1265.3(ps) 1286.7(ps)]
OUTPUT_TERM: tx_core/tx_rs/U148/Y [1386.8(ps) 1412.5(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1591.6(ps)  1595(ps)]
     Rise Skew	   : 3.4(ps)
     Fall Delay	   : [1620.1(ps)  1623.5(ps)]
     Fall Skew	   : 3.4(ps)


  Main Tree from tx_core/tx_rs/U148/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1591.6(ps)  1595(ps)] Skew [3.4(ps)]
     Fall Delay [1620.1(ps)  1623.5(ps)] Skew=[3.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_rs/U138/A [1242.4(ps) 1261.8(ps)]
OUTPUT_TERM: tx_core/tx_rs/U138/Y [1369.6(ps) 1394(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1583.9(ps)  1588.3(ps)]
     Rise Skew	   : 4.4(ps)
     Fall Delay	   : [1610.4(ps)  1614.9(ps)]
     Fall Skew	   : 4.5(ps)


  Main Tree from tx_core/tx_rs/U138/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1583.9(ps)  1588.3(ps)] Skew [4.4(ps)]
     Fall Delay [1610.4(ps)  1614.9(ps)] Skew=[4.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_rs/U134/A [1258.9(ps) 1277.6(ps)]
OUTPUT_TERM: tx_core/tx_rs/U134/Y [1382.7(ps) 1407.7(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1591.3(ps)  1598(ps)]
     Rise Skew	   : 6.7(ps)
     Fall Delay	   : [1617.9(ps)  1624.6(ps)]
     Fall Skew	   : 6.7(ps)


  Main Tree from tx_core/tx_rs/U134/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1591.3(ps)  1598(ps)] Skew [6.7(ps)]
     Fall Delay [1617.9(ps)  1624.6(ps)] Skew=[6.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/link_addr_0_fifo/U20/A [1537.1(ps) 1571.8(ps)]
OUTPUT_TERM: tx_core/axi_master/link_addr_0_fifo/U20/Y [1632.4(ps) 1672.3(ps)]

Main Tree: 
     nrSink         : 3
     Rise Delay	   : [1632.8(ps)  1632.9(ps)]
     Rise Skew	   : 0.1(ps)
     Fall Delay	   : [1672.7(ps)  1672.8(ps)]
     Fall Skew	   : 0.1(ps)


  Main Tree from tx_core/axi_master/link_addr_0_fifo/U20/Y w/o tracing through gates: 
     nrSink : 3
     nrGate : 0
     Rise Delay [1632.8(ps)  1632.9(ps)] Skew [0.1(ps)]
     Fall Delay [1672.7(ps)  1672.8(ps)] Skew=[0.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/link_addr_2_fifo/U22/A [1544.5(ps) 1578.4(ps)]
OUTPUT_TERM: tx_core/axi_master/link_addr_2_fifo/U22/Y [1630.7(ps) 1671.2(ps)]

Main Tree: 
     nrSink         : 2
     Rise Delay	   : [1631(ps)  1631.1(ps)]
     Rise Skew	   : 0.1(ps)
     Fall Delay	   : [1671.5(ps)  1671.6(ps)]
     Fall Skew	   : 0.1(ps)


  Main Tree from tx_core/axi_master/link_addr_2_fifo/U22/Y w/o tracing through gates: 
     nrSink : 2
     nrGate : 0
     Rise Delay [1631(ps)  1631.1(ps)] Skew [0.1(ps)]
     Fall Delay [1671.5(ps)  1671.6(ps)] Skew=[0.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_rs/U141/A [1366.1(ps) 1392.3(ps)]
OUTPUT_TERM: tx_core/tx_rs/U141/Y [1566.3(ps) 1588(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1569.2(ps)  1573.1(ps)]
     Rise Skew	   : 3.9(ps)
     Fall Delay	   : [1590.9(ps)  1594.8(ps)]
     Fall Skew	   : 3.9(ps)


  Main Tree from tx_core/tx_rs/U141/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1569.2(ps)  1573.1(ps)] Skew [3.9(ps)]
     Fall Delay [1590.9(ps)  1594.8(ps)] Skew=[3.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_rs/U144/A [1386.2(ps) 1413.1(ps)]
OUTPUT_TERM: tx_core/tx_rs/U144/Y [1586.7(ps) 1609.1(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1589.3(ps)  1592(ps)]
     Rise Skew	   : 2.7(ps)
     Fall Delay	   : [1611.7(ps)  1614.4(ps)]
     Fall Skew	   : 2.7(ps)


  Main Tree from tx_core/tx_rs/U144/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1589.3(ps)  1592(ps)] Skew [2.7(ps)]
     Fall Delay [1611.7(ps)  1614.4(ps)] Skew=[2.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1428/A [1298.3(ps) 1334(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1428/Y [1410.6(ps) 1448.8(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1641.5(ps)  1646.9(ps)]
     Rise Skew	   : 5.4(ps)
     Fall Delay	   : [1680.5(ps)  1685.9(ps)]
     Fall Skew	   : 5.4(ps)


  Main Tree from tx_core/dma_reg_tx/U1428/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1641.5(ps)  1646.9(ps)] Skew [5.4(ps)]
     Fall Delay [1680.5(ps)  1685.9(ps)] Skew=[5.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1487/A [1291(ps) 1322.4(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1487/Y [1421.4(ps) 1459.2(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1649.6(ps)  1653.1(ps)]
     Rise Skew	   : 3.5(ps)
     Fall Delay	   : [1689.3(ps)  1692.7(ps)]
     Fall Skew	   : 3.4(ps)


  Main Tree from tx_core/dma_reg_tx/U1487/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1649.6(ps)  1653.1(ps)] Skew [3.5(ps)]
     Fall Delay [1689.3(ps)  1692.7(ps)] Skew=[3.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1488/A [1291.6(ps) 1323(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1488/Y [1428.2(ps) 1465.5(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1645.3(ps)  1649.1(ps)]
     Rise Skew	   : 3.8(ps)
     Fall Delay	   : [1686.2(ps)  1690(ps)]
     Fall Skew	   : 3.8(ps)


  Main Tree from tx_core/dma_reg_tx/U1488/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1645.3(ps)  1649.1(ps)] Skew [3.8(ps)]
     Fall Delay [1686.2(ps)  1690(ps)] Skew=[3.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/U1501/A [1291.7(ps) 1323.1(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/U1501/Y [1498.8(ps) 1531.2(ps)]

Main Tree: 
     nrSink         : 9
     Rise Delay	   : [1502(ps)  1507.4(ps)]
     Rise Skew	   : 5.4(ps)
     Fall Delay	   : [1534.4(ps)  1539.8(ps)]
     Fall Skew	   : 5.4(ps)


  Main Tree from tx_core/dma_reg_tx/U1501/Y w/o tracing through gates: 
     nrSink : 9
     nrGate : 0
     Rise Delay [1502(ps)  1507.4(ps)] Skew [5.4(ps)]
     Fall Delay [1534.4(ps)  1539.8(ps)] Skew=[5.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_rs/U136/A [1368.8(ps) 1392.6(ps)]
OUTPUT_TERM: tx_core/tx_rs/U136/Y [1569.2(ps) 1590.4(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1570.5(ps)  1573.6(ps)]
     Rise Skew	   : 3.1(ps)
     Fall Delay	   : [1591.7(ps)  1594.8(ps)]
     Fall Skew	   : 3.1(ps)


  Main Tree from tx_core/tx_rs/U136/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1570.5(ps)  1573.6(ps)] Skew [3.1(ps)]
     Fall Delay [1591.7(ps)  1594.8(ps)] Skew=[3.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_rs/U147/A [1369(ps) 1392.8(ps)]
OUTPUT_TERM: tx_core/tx_rs/U147/Y [1574.9(ps) 1595.7(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1576.3(ps)  1581(ps)]
     Rise Skew	   : 4.7(ps)
     Fall Delay	   : [1597.1(ps)  1601.8(ps)]
     Fall Skew	   : 4.7(ps)


  Main Tree from tx_core/tx_rs/U147/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1576.3(ps)  1581(ps)] Skew [4.7(ps)]
     Fall Delay [1597.1(ps)  1601.8(ps)] Skew=[4.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_rs/U135/A [1369.1(ps) 1392.9(ps)]
OUTPUT_TERM: tx_core/tx_rs/U135/Y [1575.3(ps) 1596(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1578(ps)  1580.2(ps)]
     Rise Skew	   : 2.2(ps)
     Fall Delay	   : [1598.7(ps)  1600.9(ps)]
     Fall Skew	   : 2.2(ps)


  Main Tree from tx_core/tx_rs/U135/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1578(ps)  1580.2(ps)] Skew [2.2(ps)]
     Fall Delay [1598.7(ps)  1600.9(ps)] Skew=[2.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_rs/U155/A [1395.7(ps) 1422.6(ps)]
OUTPUT_TERM: tx_core/tx_rs/U155/Y [1563.6(ps) 1588.5(ps)]

Main Tree: 
     nrSink         : 6
     Rise Delay	   : [1566.2(ps)  1568.9(ps)]
     Rise Skew	   : 2.7(ps)
     Fall Delay	   : [1591.1(ps)  1593.8(ps)]
     Fall Skew	   : 2.7(ps)


  Main Tree from tx_core/tx_rs/U155/Y w/o tracing through gates: 
     nrSink : 6
     nrGate : 0
     Rise Delay [1566.2(ps)  1568.9(ps)] Skew [2.7(ps)]
     Fall Delay [1591.1(ps)  1593.8(ps)] Skew=[2.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_rs/U151/A [1373.9(ps) 1400.1(ps)]
OUTPUT_TERM: tx_core/tx_rs/U151/Y [1571.3(ps) 1593.3(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1571.4(ps)  1576.8(ps)]
     Rise Skew	   : 5.4(ps)
     Fall Delay	   : [1593.4(ps)  1598.8(ps)]
     Fall Skew	   : 5.4(ps)


  Main Tree from tx_core/tx_rs/U151/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1571.4(ps)  1576.8(ps)] Skew [5.4(ps)]
     Fall Delay [1593.4(ps)  1598.8(ps)] Skew=[5.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_rs/U146/A [1374.9(ps) 1401.1(ps)]
OUTPUT_TERM: tx_core/tx_rs/U146/Y [1577.4(ps) 1599(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1580(ps)  1582.5(ps)]
     Rise Skew	   : 2.5(ps)
     Fall Delay	   : [1601.6(ps)  1604.1(ps)]
     Fall Skew	   : 2.5(ps)


  Main Tree from tx_core/tx_rs/U146/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1580(ps)  1582.5(ps)] Skew [2.5(ps)]
     Fall Delay [1601.6(ps)  1604.1(ps)] Skew=[2.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_rs/U133/A [1391(ps) 1418(ps)]
OUTPUT_TERM: tx_core/tx_rs/U133/Y [1589.7(ps) 1612.4(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1592.8(ps)  1594(ps)]
     Rise Skew	   : 1.2(ps)
     Fall Delay	   : [1615.5(ps)  1616.7(ps)]
     Fall Skew	   : 1.2(ps)


  Main Tree from tx_core/tx_rs/U133/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1592.8(ps)  1594(ps)] Skew [1.2(ps)]
     Fall Delay [1615.5(ps)  1616.7(ps)] Skew=[1.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_rs/U142/A [1392(ps) 1419(ps)]
OUTPUT_TERM: tx_core/tx_rs/U142/Y [1591.6(ps) 1614.2(ps)]

Main Tree: 
     nrSink         : 12
     Rise Delay	   : [1593.4(ps)  1598.5(ps)]
     Rise Skew	   : 5.1(ps)
     Fall Delay	   : [1616(ps)  1621.1(ps)]
     Fall Skew	   : 5.1(ps)


  Main Tree from tx_core/tx_rs/U142/Y w/o tracing through gates: 
     nrSink : 12
     nrGate : 0
     Rise Delay [1593.4(ps)  1598.5(ps)] Skew [5.1(ps)]
     Fall Delay [1616(ps)  1621.1(ps)] Skew=[5.1(ps)]


**** Detail Clock Tree Report ****

clks.clk (0 0) load=0.0414822(pf) 

FECTS_clks_clk___L1_I0/A (0.001 0.001) slew=(0.006 0.006)
FECTS_clks_clk___L1_I0/Y (0.245 0.2356) load=0.286867(pf) 

FECTS_clks_clk___L2_I2/A (0.2878 0.2782) slew=(0.1914 0.1607)
FECTS_clks_clk___L2_I2/Y (0.4843 0.4868) load=0.140321(pf) 

FECTS_clks_clk___L2_I1/A (0.2755 0.2658) slew=(0.1915 0.1603)
FECTS_clks_clk___L2_I1/Y (0.548 0.5439) load=0.315435(pf) 

FECTS_clks_clk___L2_I0/A (0.245 0.2356) slew=(0.1891 0.157)
FECTS_clks_clk___L2_I0/Y (0.4784 0.4775) load=0.225959(pf) 

FECTS_clks_clk___L3_I8/A (0.4905 0.493) slew=(0.0977 0.0837)
FECTS_clks_clk___L3_I8/Y (0.6475 0.6567) load=0.0672155(pf) 

FECTS_clks_clk___L3_I7/A (0.4879 0.4904) slew=(0.0977 0.0837)
FECTS_clks_clk___L3_I7/Y (0.734 0.7358) load=0.273279(pf) 

FECTS_clks_clk___L3_I6/A (0.4873 0.4898) slew=(0.0977 0.0837)
FECTS_clks_clk___L3_I6/Y (0.7452 0.746) load=0.300501(pf) 

FECTS_clks_clk___L3_I5/A (0.5647 0.5606) slew=(0.2037 0.1703)
FECTS_clks_clk___L3_I5/Y (0.7944 0.8007) load=0.214536(pf) 

FECTS_clks_clk___L3_I4/A (0.5612 0.5571) slew=(0.2037 0.1703)
FECTS_clks_clk___L3_I4/Y (0.7334 0.7446) load=0.0820263(pf) 

FECTS_clks_clk___L3_I3/A (0.5648 0.5607) slew=(0.2037 0.1703)
FECTS_clks_clk___L3_I3/Y (0.7733 0.7814) load=0.165701(pf) 

FECTS_clks_clk___L3_I2/A (0.5645 0.5604) slew=(0.2037 0.1703)
FECTS_clks_clk___L3_I2/Y (0.768 0.7765) load=0.154264(pf) 

FECTS_clks_clk___L3_I1/A (0.5622 0.5581) slew=(0.2037 0.1703)
FECTS_clks_clk___L3_I1/Y (0.7912 0.7975) load=0.212793(pf) 

FECTS_clks_clk___L3_I0/A (0.5232 0.5222) slew=(0.1543 0.1325)
FECTS_clks_clk___L3_I0/Y (0.7129 0.7216) load=0.131882(pf) 

FECTS_clks_clk___L4_I20/A (0.6515 0.6607) slew=(0.0561 0.0484)
FECTS_clks_clk___L4_I20/Y (0.8989 0.9032) load=0.284515(pf) 

FECTS_clks_clk___L4_I19/A (0.7369 0.7386) slew=(0.1798 0.1502)
FECTS_clks_clk___L4_I19/Y (0.8886 0.905) load=0.0393425(pf) 

FECTS_clks_clk___L4_I18/A (0.7654 0.7672) slew=(0.1807 0.1515)
FECTS_clks_clk___L4_I18/Y (0.9929 1.0032) load=0.213963(pf) 

FECTS_clks_clk___L4_I17/A (0.7603 0.7621) slew=(0.1807 0.1515)
FECTS_clks_clk___L4_I17/Y (0.9832 0.9938) load=0.203242(pf) 

tx_core/axi_master/U252/A (0.7618 0.7636) slew=(0.1807 0.1516)
tx_core/axi_master/U252/Y (0.9795 0.9889) load=0.139672(pf) 

FECTS_clks_clk___L4_I16/A (0.7593 0.7601) slew=(0.196 0.1634)
FECTS_clks_clk___L4_I16/Y (0.9655 0.9778) load=0.161837(pf) 

FECTS_clks_clk___L4_I15/A (0.7664 0.7672) slew=(0.1963 0.1638)
FECTS_clks_clk___L4_I15/Y (0.9948 1.0054) load=0.213041(pf) 

FECTS_clks_clk___L4_I14/A (0.7717 0.7725) slew=(0.1963 0.1639)
FECTS_clks_clk___L4_I14/Y (0.9945 1.0055) load=0.200072(pf) 

FECTS_clks_clk___L4_I13/A (0.7974 0.8037) slew=(0.1424 0.1203)
FECTS_clks_clk___L4_I13/Y (0.9521 0.9695) load=0.053397(pf) 

FECTS_clks_clk___L4_I12/A (0.799 0.8053) slew=(0.1424 0.1203)
FECTS_clks_clk___L4_I12/Y (0.9598 0.9767) load=0.0675274(pf) 

FECTS_clks_clk___L4_I11/A (0.7972 0.8035) slew=(0.1424 0.1203)
FECTS_clks_clk___L4_I11/Y (0.9691 0.985) load=0.0931121(pf) 

FECTS_clks_clk___L4_I10/A (0.8006 0.8069) slew=(0.1424 0.1203)
FECTS_clks_clk___L4_I10/Y (0.9681 0.9844) load=0.0828899(pf) 

tx_core/axi_master/U251/A (0.7992 0.8055) slew=(0.1424 0.1203)
tx_core/axi_master/U251/Y (1.0001 1.0119) load=0.127403(pf) 

FECTS_clks_clk___L4_I9/A (0.7393 0.7505) slew=(0.062 0.0548)
FECTS_clks_clk___L4_I9/Y (0.9027 0.9168) load=0.0887136(pf) 

FECTS_clks_clk___L4_I8/A (0.7915 0.7995) slew=(0.1133 0.0972)
FECTS_clks_clk___L4_I8/Y (0.9385 0.9556) load=0.0409972(pf) 

FECTS_clks_clk___L4_I7/A (0.7923 0.8003) slew=(0.1132 0.0972)
FECTS_clks_clk___L4_I7/Y (0.9386 0.9558) load=0.0393771(pf) 

FECTS_clks_clk___L4_I6/A (0.7851 0.7936) slew=(0.1062 0.0912)
FECTS_clks_clk___L4_I6/Y (0.9304 0.9475) load=0.0385389(pf) 

FECTS_clks_clk___L4_I5/A (0.7799 0.7884) slew=(0.1063 0.0912)
FECTS_clks_clk___L4_I5/Y (0.9252 0.9423) load=0.0383787(pf) 

FECTS_clks_clk___L4_I4/A (0.8058 0.8121) slew=(0.1413 0.1195)
FECTS_clks_clk___L4_I4/Y (0.9543 0.9722) load=0.0393425(pf) 

FECTS_clks_clk___L4_I3/A (0.7975 0.8038) slew=(0.1413 0.1196)
FECTS_clks_clk___L4_I3/Y (0.946 0.9639) load=0.0393425(pf) 

FECTS_clks_clk___L4_I2/A (0.8015 0.8078) slew=(0.1413 0.1196)
FECTS_clks_clk___L4_I2/Y (1.0169 1.0292) load=0.193821(pf) 

FECTS_clks_clk___L4_I1/A (0.7169 0.7256) slew=(0.0935 0.0798)
FECTS_clks_clk___L4_I1/Y (0.9865 0.9921) load=0.328488(pf) 

FECTS_clks_clk___L4_I0/A (0.7175 0.7262) slew=(0.0935 0.0798)
FECTS_clks_clk___L4_I0/Y (0.9657 0.9731) load=0.279022(pf) 

FECTS_clks_clk___L5_I33/A (0.9141 0.9184) slew=(0.187 0.1556)
FECTS_clks_clk___L5_I33/Y (1.1062 1.1223) load=0.131193(pf) 

FECTS_clks_clk___L5_I32/A (0.9146 0.9189) slew=(0.187 0.1556)
FECTS_clks_clk___L5_I32/Y (1.1112 1.1269) load=0.141397(pf) 

FECTS_clks_clk___L5_I31/A (0.9139 0.9182) slew=(0.187 0.1556)
FECTS_clks_clk___L5_I31/Y (1.1073 1.1233) load=0.134037(pf) 

FECTS_clks_clk___L5_I30/A (0.9147 0.919) slew=(0.187 0.1556)
FECTS_clks_clk___L5_I30/Y (1.1129 1.1285) load=0.145185(pf) 

FECTS_clks_clk___L5_I29/A (0.8894 0.9058) slew=(0.0369 0.0339)
FECTS_clks_clk___L5_I29/Y (1.0974 1.1106) load=0.196993(pf) 

FECTS_clks_clk___L5_I28/A (0.9966 1.0069) slew=(0.1425 0.1202)
FECTS_clks_clk___L5_I28/Y (1.1388 1.1612) load=0.0245324(pf) 

FECTS_clks_clk___L5_I27/A (0.9995 1.0098) slew=(0.1425 0.1202)
FECTS_clks_clk___L5_I27/Y (1.136 1.1589) load=0.0113181(pf) 

FECTS_clks_clk___L5_I26/A (0.9993 1.0096) slew=(0.1425 0.1202)
FECTS_clks_clk___L5_I26/Y (1.1419 1.1642) load=0.0253188(pf) 

FECTS_clks_clk___L5_I25/A (0.9964 1.0067) slew=(0.1425 0.1202)
FECTS_clks_clk___L5_I25/Y (1.1831 1.2018) load=0.127305(pf) 

FECTS_clks_clk___L5_I24/A (0.9907 1.0013) slew=(0.136 0.1149)
FECTS_clks_clk___L5_I24/Y (1.1506 1.1712) load=0.0664903(pf) 

FECTS_clks_clk___L5_I23/A (0.9904 1.001) slew=(0.136 0.1149)
FECTS_clks_clk___L5_I23/Y (1.191 1.2082) load=0.160529(pf) 

tx_core/tx_crc/crcpkt2/U384/A (0.9888 0.9994) slew=(0.136 0.1149)
tx_core/tx_crc/crcpkt2/U384/Y (1.142 1.1601) load=0.0726133(pf) 

tx_core/tx_crc/crcpkt2/U395/A (0.9888 0.9994) slew=(0.136 0.1149)
tx_core/tx_crc/crcpkt2/U395/Y (1.1975 1.2127) load=0.137828(pf) 

tx_core/tx_crc/crcpkt2/U389/A (0.9881 0.9986) slew=(0.136 0.1149)
tx_core/tx_crc/crcpkt2/U389/Y (1.1594 1.1765) load=0.0938896(pf) 

tx_core/axi_master/n208__L1_I0/A (0.9921 1.0015) slew=(0.1824 0.156)
tx_core/axi_master/n208__L1_I0/Y (1.2122 1.2315) load=0.1965(pf) 

tx_core/axi_master/n208__L1_I1/A (0.9952 1.0046) slew=(0.1824 0.156)
tx_core/axi_master/n208__L1_I1/Y (1.2138 1.2332) load=0.192972(pf) 

FECTS_clks_clk___L5_I22/A (0.9702 0.9825) slew=(0.1106 0.0943)
FECTS_clks_clk___L5_I22/Y (1.1461 1.1648) load=0.108422(pf) 

tx_core/dma_reg_tx/U1729/A (0.9709 0.9832) slew=(0.1106 0.0943)
tx_core/dma_reg_tx/U1729/Y (1.0837 1.1044) load=0.0328888(pf) 

tx_core/dma_reg_tx/U1728/A (0.9706 0.9829) slew=(0.1106 0.0943)
tx_core/dma_reg_tx/U1728/Y (1.1007 1.1203) load=0.0511369(pf) 

tx_core/dma_reg_tx/U1727/A (0.9713 0.9836) slew=(0.1106 0.0943)
tx_core/dma_reg_tx/U1727/Y (1.0836 1.1043) load=0.0323256(pf) 

tx_core/dma_reg_tx/U1726/A (0.9711 0.9834) slew=(0.1106 0.0943)
tx_core/dma_reg_tx/U1726/Y (1.0876 1.1081) load=0.0367626(pf) 

tx_core/dma_reg_tx/U1722/A (0.9699 0.9822) slew=(0.1106 0.0943)
tx_core/dma_reg_tx/U1722/Y (1.0825 1.1032) load=0.0326376(pf) 

tx_core/dma_reg_tx/U1720/A (0.9691 0.9814) slew=(0.1106 0.0943)
tx_core/dma_reg_tx/U1720/Y (1.094 1.1139) load=0.0455525(pf) 

FECTS_clks_clk___L5_I21/A (1.0027 1.0133) slew=(0.1416 0.1196)
FECTS_clks_clk___L5_I21/Y (1.176 1.196) load=0.096353(pf) 

FECTS_clks_clk___L5_I20/A (1.0024 1.013) slew=(0.1416 0.1196)
FECTS_clks_clk___L5_I20/Y (1.1763 1.1963) load=0.0977778(pf) 

FECTS_clks_clk___L5_I19/A (1.0002 1.0108) slew=(0.1416 0.1196)
FECTS_clks_clk___L5_I19/Y (1.1363 1.1595) load=0.0105947(pf) 

FECTS_clks_clk___L5_I18/A (1.0011 1.0121) slew=(0.1338 0.1132)
FECTS_clks_clk___L5_I18/Y (1.1366 1.1595) load=0.0105947(pf) 

FECTS_clks_clk___L5_I17/A (1.0007 1.0117) slew=(0.1338 0.1132)
FECTS_clks_clk___L5_I17/Y (1.1685 1.1886) load=0.0851238(pf) 

FECTS_clks_clk___L5_I16/A (0.9993 1.0103) slew=(0.1338 0.1132)
FECTS_clks_clk___L5_I16/Y (1.1343 1.1572) load=0.00944679(pf) 

tx_core/tx_crc/crcpkt0/U387/A (1.0009 1.0119) slew=(0.1338 0.1132)
tx_core/tx_crc/crcpkt0/U387/Y (1.1999 1.2158) load=0.126843(pf) 

FECTS_clks_clk___L5_I15/A (0.9549 0.9723) slew=(0.0465 0.0411)
FECTS_clks_clk___L5_I15/Y (1.0957 1.1163) load=0.0393771(pf) 

FECTS_clks_clk___L5_I14/A (0.9643 0.9812) slew=(0.055 0.0481)
FECTS_clks_clk___L5_I14/Y (1.1103 1.1307) load=0.0497347(pf) 

FECTS_clks_clk___L5_I13/A (0.972 0.9879) slew=(0.0704 0.0607)
FECTS_clks_clk___L5_I13/Y (1.1145 1.1356) load=0.0387014(pf) 

FECTS_clks_clk___L5_I12/A (0.9726 0.9885) slew=(0.0704 0.0607)
FECTS_clks_clk___L5_I12/Y (1.1805 1.1962) load=0.190182(pf) 

FECTS_clks_clk___L5_I11/A (0.9745 0.9908) slew=(0.0642 0.0557)
FECTS_clks_clk___L5_I11/Y (1.1352 1.1546) load=0.082038(pf) 

tx_core/axi_master/n207__L1_I0/A (1.0078 1.0196) slew=(0.1682 0.1445)
tx_core/axi_master/n207__L1_I0/Y (1.1735 1.1985) load=0.0739246(pf) 

tx_core/axi_master/n207__L1_I1/A (1.0079 1.0197) slew=(0.1682 0.1445)
tx_core/axi_master/n207__L1_I1/Y (1.2652 1.2825) load=0.285147(pf) 

tx_core/dma_reg_tx/U1724/A (0.9047 0.9188) slew=(0.07 0.0593)
tx_core/dma_reg_tx/U1724/Y (1.0081 1.029) load=0.0313488(pf) 

tx_core/dma_reg_tx/U1725/A (0.9053 0.9194) slew=(0.07 0.0593)
tx_core/dma_reg_tx/U1725/Y (1.039 1.057) load=0.0641607(pf) 

tx_core/dma_reg_tx/U1723/A (0.9053 0.9193) slew=(0.07 0.0593)
tx_core/dma_reg_tx/U1723/Y (1.0346 1.0528) load=0.059062(pf) 

tx_core/dma_reg_tx/U1721/A (0.9045 0.9186) slew=(0.07 0.0593)
tx_core/dma_reg_tx/U1721/Y (1.0469 1.0643) load=0.0741825(pf) 

tx_core/dma_reg_tx/U1730/A (0.9052 0.9193) slew=(0.07 0.0593)
tx_core/dma_reg_tx/U1730/Y (1.0452 1.0628) load=0.0714115(pf) 

FECTS_clks_clk___L5_I10/A (0.9397 0.9568) slew=(0.0399 0.0353)
FECTS_clks_clk___L5_I10/Y (1.08 1.0996) load=0.039401(pf) 

FECTS_clks_clk___L5_I9/A (0.9394 0.9566) slew=(0.0389 0.0345)
FECTS_clks_clk___L5_I9/Y (1.0982 1.1163) load=0.082468(pf) 

FECTS_clks_clk___L5_I8/A (0.9311 0.9482) slew=(0.0386 0.0342)
FECTS_clks_clk___L5_I8/Y (1.0714 1.0908) load=0.0395266(pf) 

FECTS_clks_clk___L5_I7/A (0.9259 0.943) slew=(0.0385 0.0341)
FECTS_clks_clk___L5_I7/Y (1.072 1.0909) load=0.0530592(pf) 

FECTS_clks_clk___L5_I6/A (0.9551 0.973) slew=(0.038 0.0342)
FECTS_clks_clk___L5_I6/Y (1.1214 1.1396) load=0.100076(pf) 

FECTS_clks_clk___L5_I5/A (0.9468 0.9647) slew=(0.038 0.0342)
FECTS_clks_clk___L5_I5/Y (1.1359 1.1522) load=0.153083(pf) 

FECTS_clks_clk___L5_I4/A (1.0211 1.0334) slew=(0.1311 0.1105)
FECTS_clks_clk___L5_I4/Y (1.1798 1.2017) load=0.0648381(pf) 

FECTS_clks_clk___L5_I3/A (1.021 1.0333) slew=(0.1311 0.1105)
FECTS_clks_clk___L5_I3/Y (1.1858 1.2071) load=0.0787169(pf) 

FECTS_clks_clk___L5_I2/A (1.0209 1.0332) slew=(0.1311 0.1105)
FECTS_clks_clk___L5_I2/Y (1.1859 1.2072) load=0.0792238(pf) 

FECTS_clks_clk___L5_I1/A (1.0197 1.032) slew=(0.1311 0.1105)
FECTS_clks_clk___L5_I1/Y (1.179 1.2008) load=0.0660832(pf) 

FECTS_clks_clk___L5_I0/A (1.0194 1.0317) slew=(0.1311 0.1105)
FECTS_clks_clk___L5_I0/Y (1.1856 1.2069) load=0.0821026(pf) 

tx_core/axi_master/U245/A (1.0051 1.0107) slew=(0.2132 0.1778)
tx_core/axi_master/U245/Y (1.2559 1.2706) load=0.173228(pf) 

tx_core/axi_master/U248/A (1.0089 1.0145) slew=(0.2132 0.1778)
tx_core/axi_master/U248/Y (1.2646 1.279) load=0.17884(pf) 

tx_core/axi_master/U247/A (1.0051 1.0107) slew=(0.2132 0.1778)
tx_core/axi_master/U247/Y (1.1776 1.1966) load=0.0811432(pf) 

tx_core/tx_crc/crcpkt0/U384/A (0.998 1.0036) slew=(0.2129 0.1772)
tx_core/tx_crc/crcpkt0/U384/Y (1.194 1.2116) load=0.108973(pf) 

tx_core/axi_master/U244/A (1.0167 1.0223) slew=(0.2132 0.1779)
tx_core/axi_master/U244/Y (1.1865 1.2057) load=0.0778944(pf) 

tx_core/tx_crc/crcpkt0/U382/A (1.0048 1.0104) slew=(0.2129 0.1772)
tx_core/tx_crc/crcpkt0/U382/Y (1.1963 1.2141) load=0.103578(pf) 

tx_core/axi_master/U243/A (1.0171 1.0227) slew=(0.2132 0.1779)
tx_core/axi_master/U243/Y (1.2031 1.2214) load=0.097026(pf) 

tx_core/tx_crc/crcpkt0/U396/A (0.9974 1.003) slew=(0.2131 0.1775)
tx_core/tx_crc/crcpkt0/U396/Y (1.215 1.2315) load=0.134453(pf) 

tx_core/tx_crc/crcpkt2/U394/A (0.9756 0.983) slew=(0.1831 0.1528)
tx_core/tx_crc/crcpkt2/U394/Y (1.169 1.1851) load=0.110318(pf) 

tx_core/tx_crc/crcpkt1/U394/A (0.9775 0.9849) slew=(0.1831 0.1527)
tx_core/tx_crc/crcpkt1/U394/Y (1.179 1.1948) load=0.12007(pf) 

tx_core/tx_crc/crcpkt0/U388/A (0.9795 0.9869) slew=(0.1831 0.1528)
tx_core/tx_crc/crcpkt0/U388/Y (1.1886 1.204) load=0.129105(pf) 

tx_core/tx_crc/crcpkt1/U390/A (0.9784 0.9858) slew=(0.1831 0.1527)
tx_core/tx_crc/crcpkt1/U390/Y (1.1468 1.164) load=0.0806159(pf) 

tx_core/tx_crc/crcpkt2/U380/A (0.9841 0.9915) slew=(0.1831 0.1528)
tx_core/tx_crc/crcpkt2/U380/Y (1.1934 1.2088) load=0.129303(pf) 

tx_core/tx_crc/crcpkt2/U382/A (0.9839 0.9914) slew=(0.1831 0.1528)
tx_core/tx_crc/crcpkt2/U382/Y (1.1952 1.2106) load=0.131702(pf) 

tx_core/tx_crc/crcpkt1/FECTS_clks_clk___I0/A (1.1165 1.1326) slew=(0.0924 0.0795)
tx_core/tx_crc/crcpkt1/FECTS_clks_clk___I0/Y (1.2489 1.2733) load=0.0111817(pf) 

tx_core/tx_crc/crcpkt1/U387/A (1.1182 1.1343) slew=(0.0924 0.0795)
tx_core/tx_crc/crcpkt1/U387/Y (1.2928 1.3122) load=0.106733(pf) 

tx_core/tx_crc/crcpkt1/U388/A (1.1184 1.1345) slew=(0.0924 0.0795)
tx_core/tx_crc/crcpkt1/U388/Y (1.2963 1.3155) load=0.110563(pf) 

tx_core/tx_crc/crcpkt2/U376/A (1.122 1.1378) slew=(0.0984 0.0844)
tx_core/tx_crc/crcpkt2/U376/Y (1.2886 1.3086) load=0.0961466(pf) 

tx_core/tx_crc/crcpkt2/U378/A (1.1185 1.1342) slew=(0.0984 0.0844)
tx_core/tx_crc/crcpkt2/U378/Y (1.2979 1.317) load=0.111037(pf) 

tx_core/tx_crc/crcpkt2/U377/A (1.1209 1.1366) slew=(0.0984 0.0844)
tx_core/tx_crc/crcpkt2/U377/Y (1.2998 1.319) load=0.110505(pf) 

tx_core/tx_crc/crcpkt1/U385/A (1.1104 1.1264) slew=(0.094 0.0806)
tx_core/tx_crc/crcpkt1/U385/Y (1.2716 1.2918) load=0.0908639(pf) 

tx_core/axi_master/U246/A (1.1147 1.1307) slew=(0.094 0.0806)
tx_core/axi_master/U246/Y (1.3407 1.3567) load=0.165978(pf) 

tx_core/tx_crc/crcpkt1/U391/A (1.11 1.126) slew=(0.094 0.0806)
tx_core/tx_crc/crcpkt1/U391/Y (1.3399 1.3555) load=0.170421(pf) 

tx_core/tx_crc/crcpkt0/U378/A (1.1211 1.1367) slew=(0.1007 0.0861)
tx_core/tx_crc/crcpkt0/U378/Y (1.2802 1.3006) load=0.0870021(pf) 

tx_core/tx_crc/crcpkt2/U385/A (1.1168 1.1324) slew=(0.1007 0.0861)
tx_core/tx_crc/crcpkt2/U385/Y (1.3364 1.353) load=0.157297(pf) 

tx_core/tx_crc/crcpkt2/U386/A (1.1167 1.1323) slew=(0.1007 0.0861)
tx_core/tx_crc/crcpkt2/U386/Y (1.3542 1.3694) load=0.177928(pf) 

tx_core/tx_crc/crcpkt1/U401/A (1.1146 1.1278) slew=(0.1353 0.1131)
tx_core/tx_crc/crcpkt1/U401/Y (1.337 1.3535) load=0.15391(pf) 

tx_core/tx_crc/crcpkt0/U389/A (1.1161 1.1293) slew=(0.1353 0.113)
tx_core/tx_crc/crcpkt0/U389/Y (1.3482 1.364) load=0.165186(pf) 

tx_core/tx_crc/crcpkt0/U391/A (1.1163 1.1295) slew=(0.1353 0.113)
tx_core/tx_crc/crcpkt0/U391/Y (1.2961 1.315) load=0.104004(pf) 

tx_core/tx_crc/crcpkt0/U398/A (1.115 1.1282) slew=(0.1353 0.1131)
tx_core/tx_crc/crcpkt0/U398/Y (1.3017 1.3202) load=0.112155(pf) 

tx_core/tx_crc/crcpkt0/U386/A (1.1121 1.1253) slew=(0.1353 0.1132)
tx_core/tx_crc/crcpkt0/U386/Y (1.3254 1.3425) load=0.143338(pf) 

tx_core/tx_crc/crcpkt1/U395/A (1.1396 1.162) slew=(0.0291 0.0269)
tx_core/tx_crc/crcpkt1/U395/Y (1.367 1.3833) load=0.179746(pf) 

tx_core/tx_crc/crcpkt1/U389/A (1.1362 1.1591) slew=(0.0211 0.0204)
tx_core/tx_crc/crcpkt1/U389/Y (1.3534 1.3705) load=0.169556(pf) 

tx_core/tx_crc/crcpkt1/U393/A (1.1428 1.1651) slew=(0.0296 0.0273)
tx_core/tx_crc/crcpkt1/U393/Y (1.339 1.358) load=0.143751(pf) 

tx_core/tx_crc/crcpkt1/U400/A (1.187 1.2057) slew=(0.091 0.0776)
tx_core/tx_crc/crcpkt1/U400/Y (1.3654 1.3869) load=0.111415(pf) 

tx_core/tx_crc/crcpkt1/U397/A (1.187 1.2057) slew=(0.091 0.0776)
tx_core/tx_crc/crcpkt1/U397/Y (1.3763 1.397) load=0.123989(pf) 

tx_core/tx_crc/crcpkt1/U396/A (1.1879 1.2066) slew=(0.091 0.0776)
tx_core/tx_crc/crcpkt1/U396/Y (1.362 1.3838) load=0.106459(pf) 

tx_core/tx_crc/crcpkt1/U398/A (1.1557 1.1763) slew=(0.0545 0.0477)
tx_core/tx_crc/crcpkt1/U398/Y (1.3263 1.3474) load=0.109662(pf) 

tx_core/tx_crc/crcpkt2/U390/A (1.197 1.2142) slew=(0.1112 0.0941)
tx_core/tx_crc/crcpkt2/U390/Y (1.4077 1.4273) load=0.144983(pf) 

tx_core/tx_crc/crcpkt2/U387/A (1.1952 1.2124) slew=(0.1112 0.0941)
tx_core/tx_crc/crcpkt2/U387/Y (1.3764 1.3977) load=0.110563(pf) 

tx_core/tx_crc/crcpkt0/U393/A (1.1996 1.2168) slew=(0.1112 0.0941)
tx_core/tx_crc/crcpkt0/U393/Y (1.3715 1.3933) load=0.0996837(pf) 

tx_core/tx_crc/crcpkt0/U394/A (1.1992 1.2164) slew=(0.1112 0.0941)
tx_core/tx_crc/crcpkt0/U394/Y (1.4219 1.4406) load=0.15884(pf) 

tx_core/tx_crc/crcpkt2/n321__L1_I0/A (1.1465 1.1646) slew=(0.1062 0.0941)
tx_core/tx_crc/crcpkt2/n321__L1_I0/Y (1.3881 1.4073) load=0.261126(pf) 

tx_core/tx_crc/crcpkt2/n308__L1_I0/A (1.2123 1.2275) slew=(0.1798 0.154)
tx_core/tx_crc/crcpkt2/n308__L1_I0/Y (1.4073 1.4343) load=0.139103(pf) 

tx_core/tx_crc/crcpkt2/n308__L1_I1/A (1.2124 1.2276) slew=(0.1798 0.154)
tx_core/tx_crc/crcpkt2/n308__L1_I1/Y (1.3963 1.4242) load=0.113572(pf) 

tx_core/tx_crc/crcpkt2/n309__L1_I0/A (1.1668 1.1839) slew=(0.1302 0.1137)
tx_core/tx_crc/crcpkt2/n309__L1_I0/Y (1.3747 1.398) load=0.178628(pf) 

tx_core/axi_master/n208__L2_I4/A (1.2151 1.2344) slew=(0.1319 0.1115)
tx_core/axi_master/n208__L2_I4/Y (1.3725 1.4016) load=0.0615669(pf) 

tx_core/axi_master/n208__L2_I3/A (1.2132 1.2325) slew=(0.1319 0.1115)
tx_core/axi_master/n208__L2_I3/Y (1.3912 1.4186) load=0.109122(pf) 

tx_core/axi_master/n208__L2_I2/A (1.2136 1.2329) slew=(0.1319 0.1115)
tx_core/axi_master/n208__L2_I2/Y (1.3807 1.4091) load=0.0840862(pf) 

tx_core/axi_master/n208__L2_I1/A (1.2151 1.2344) slew=(0.1319 0.1115)
tx_core/axi_master/n208__L2_I1/Y (1.3963 1.4234) load=0.116536(pf) 

tx_core/axi_master/n208__L2_I0/A (1.2147 1.234) slew=(0.1319 0.1115)
tx_core/axi_master/n208__L2_I0/Y (1.3636 1.3934) load=0.0419156(pf) 

tx_core/axi_master/link_addr_2_fifo/U19/A (1.2261 1.2455) slew=(0.1297 0.1098)
tx_core/axi_master/link_addr_2_fifo/U19/Y (1.3815 1.4079) load=0.0765039(pf) 

tx_core/axi_master/link_addr_2_fifo/U20/A (1.2259 1.2453) slew=(0.1297 0.1098)
tx_core/axi_master/link_addr_2_fifo/U20/Y (1.3899 1.4159) load=0.0866771(pf) 

tx_core/axi_master/link_addr_0_fifo/U17/A (1.2185 1.2379) slew=(0.1297 0.1098)
tx_core/axi_master/link_addr_0_fifo/U17/Y (1.38 1.4061) load=0.0837099(pf) 

tx_core/axi_master/link_addr_2_fifo/U17/A (1.2252 1.2446) slew=(0.1297 0.1098)
tx_core/axi_master/link_addr_2_fifo/U17/Y (1.3837 1.4099) load=0.0801231(pf) 

tx_core/axi_master/link_addr_0_fifo/U18/A (1.2177 1.2371) slew=(0.1297 0.1098)
tx_core/axi_master/link_addr_0_fifo/U18/Y (1.3747 1.401) load=0.0783882(pf) 

tx_core/axi_master/link_addr_2_fifo/U18/A (1.2244 1.2438) slew=(0.1297 0.1098)
tx_core/axi_master/link_addr_2_fifo/U18/Y (1.3845 1.4106) load=0.082066(pf) 

tx_core/axi_master/link_addr_0_fifo/U19/A (1.2221 1.2415) slew=(0.1297 0.1098)
tx_core/axi_master/link_addr_0_fifo/U19/Y (1.3952 1.4206) load=0.0972382(pf) 

tx_core/axi_master/link_addr_0_fifo/U16/A (1.2205 1.2399) slew=(0.1297 0.1098)
tx_core/axi_master/link_addr_0_fifo/U16/Y (1.3934 1.4189) load=0.0970953(pf) 

tx_core/axi_master/link_addr_2_fifo/U21/A (1.2235 1.2429) slew=(0.1297 0.1098)
tx_core/axi_master/link_addr_2_fifo/U21/Y (1.3901 1.4159) load=0.0896511(pf) 

tx_core/axi_master/link_addr_0_fifo/U15/A (1.2204 1.2398) slew=(0.1297 0.1098)
tx_core/axi_master/link_addr_0_fifo/U15/Y (1.3826 1.4086) load=0.0844766(pf) 

FECTS_clks_clk___L6_I10/A (1.1575 1.1761) slew=(0.0807 0.069)
FECTS_clks_clk___L6_I10/Y (1.3713 1.3902) load=0.20194(pf) 

tx_core/dma_reg_tx/U1631/A (1.0841 1.1048) slew=(0.0608 0.0546)
tx_core/dma_reg_tx/U1631/Y (1.1987 1.2251) load=0.0447561(pf) 

tx_core/dma_reg_tx/U1632/A (1.0842 1.1049) slew=(0.0608 0.0546)
tx_core/dma_reg_tx/U1632/Y (1.2159 1.2408) load=0.0637963(pf) 

tx_core/dma_reg_tx/U1633/A (1.0841 1.1048) slew=(0.0608 0.0546)
tx_core/dma_reg_tx/U1633/Y (1.2311 1.255) load=0.0813994(pf) 

tx_core/dma_reg_tx/U1628/A (1.1025 1.1221) slew=(0.08 0.0741)
tx_core/dma_reg_tx/U1628/Y (1.2241 1.2511) load=0.0482301(pf) 

tx_core/dma_reg_tx/U1629/A (1.1014 1.121) slew=(0.08 0.0741)
tx_core/dma_reg_tx/U1629/Y (1.2382 1.2641) load=0.0655771(pf) 

tx_core/dma_reg_tx/U1630/A (1.1025 1.1221) slew=(0.08 0.0741)
tx_core/dma_reg_tx/U1630/Y (1.2144 1.2424) load=0.0382041(pf) 

tx_core/dma_reg_tx/U1625/A (1.0841 1.1048) slew=(0.0602 0.054)
tx_core/dma_reg_tx/U1625/Y (1.2304 1.2542) load=0.0806804(pf) 

tx_core/dma_reg_tx/U1626/A (1.0841 1.1048) slew=(0.0602 0.054)
tx_core/dma_reg_tx/U1626/Y (1.2293 1.2532) load=0.0794477(pf) 

tx_core/dma_reg_tx/U1627/A (1.084 1.1047) slew=(0.0602 0.054)
tx_core/dma_reg_tx/U1627/Y (1.1977 1.2242) load=0.0439783(pf) 

tx_core/dma_reg_tx/U1622/A (1.0876 1.1081) slew=(0.0649 0.0588)
tx_core/dma_reg_tx/U1622/Y (1.2088 1.2348) load=0.0509116(pf) 

tx_core/dma_reg_tx/U1623/A (1.0883 1.1088) slew=(0.0649 0.0588)
tx_core/dma_reg_tx/U1623/Y (1.2231 1.2482) load=0.0665129(pf) 

tx_core/dma_reg_tx/U1624/A (1.0883 1.1088) slew=(0.0649 0.0588)
tx_core/dma_reg_tx/U1624/Y (1.2191 1.2444) load=0.0619037(pf) 

tx_core/dma_reg_tx/U1610/A (1.0827 1.1034) slew=(0.0606 0.0544)
tx_core/dma_reg_tx/U1610/Y (1.2135 1.2385) load=0.0628221(pf) 

tx_core/dma_reg_tx/U1611/A (1.083 1.1037) slew=(0.0606 0.0544)
tx_core/dma_reg_tx/U1611/Y (1.2189 1.2435) load=0.0686961(pf) 

tx_core/dma_reg_tx/U1612/A (1.0829 1.1036) slew=(0.0606 0.0544)
tx_core/dma_reg_tx/U1612/Y (1.2108 1.236) load=0.0595017(pf) 

tx_core/dma_reg_tx/U1597/A (1.0953 1.1152) slew=(0.0741 0.0683)
tx_core/dma_reg_tx/U1597/Y (1.1775 1.2071) load=0.00982583(pf) 

tx_core/dma_reg_tx/U1605/A (1.094 1.1139) slew=(0.0741 0.0683)
tx_core/dma_reg_tx/U1605/Y (1.2283 1.254) load=0.0639874(pf) 

tx_core/dma_reg_tx/U1606/A (1.0953 1.1152) slew=(0.0741 0.0683)
tx_core/dma_reg_tx/U1606/Y (1.2338 1.2592) load=0.0687933(pf) 

tx_core/tx_crc/crcpkt0/U381/A (1.1792 1.1992) slew=(0.0724 0.0624)
tx_core/tx_crc/crcpkt0/U381/Y (1.3548 1.3763) load=0.111841(pf) 

tx_core/tx_crc/crcpkt0/U392/A (1.1787 1.1986) slew=(0.0724 0.0624)
tx_core/tx_crc/crcpkt0/U392/Y (1.3881 1.4072) load=0.150769(pf) 

tx_core/tx_crc/crcpkt0/U380/A (1.1791 1.1991) slew=(0.0724 0.0624)
tx_core/tx_crc/crcpkt0/U380/Y (1.3675 1.3882) load=0.126634(pf) 

tx_core/tx_crc/crcpkt2/U379/A (1.1793 1.1993) slew=(0.0732 0.0631)
tx_core/tx_crc/crcpkt2/U379/Y (1.3656 1.3865) load=0.124005(pf) 

tx_core/tx_crc/crcpkt0/U379/A (1.18 1.2) slew=(0.0732 0.0631)
tx_core/tx_crc/crcpkt0/U379/Y (1.3676 1.3884) load=0.125515(pf) 

tx_core/tx_crc/crcpkt0/U383/A (1.1365 1.1597) slew=(0.0207 0.02)
tx_core/tx_crc/crcpkt0/U383/Y (1.3606 1.3772) load=0.177506(pf) 

tx_core/tx_crc/crcpkt2/U381/A (1.1368 1.1597) slew=(0.021 0.0201)
tx_core/tx_crc/crcpkt2/U381/Y (1.3347 1.3534) load=0.147232(pf) 

tx_core/tx_crc/crcpkt2/U388/A (1.1762 1.1963) slew=(0.0658 0.0569)
tx_core/tx_crc/crcpkt2/U388/Y (1.3557 1.3766) load=0.117702(pf) 

tx_core/tx_crc/crcpkt2/U383/A (1.1343 1.1572) slew=(0.0203 0.0195)
tx_core/tx_crc/crcpkt2/U383/Y (1.3583 1.3746) load=0.177534(pf) 

tx_core/tx_crc/crcpkt0/n322__L1_I0/A (1.2119 1.2278) slew=(0.1673 0.1439)
tx_core/tx_crc/crcpkt0/n322__L1_I0/Y (1.3838 1.4123) load=0.0882259(pf) 

tx_core/tx_crc/crcpkt0/n322__L1_I1/A (1.212 1.2278) slew=(0.1673 0.1439)
tx_core/tx_crc/crcpkt0/n322__L1_I1/Y (1.3797 1.4085) load=0.0786763(pf) 

FECTS_clks_clk___L6_I9/A (1.0965 1.1171) slew=(0.041 0.0351)
FECTS_clks_clk___L6_I9/Y (1.2368 1.2597) load=0.0390566(pf) 

FECTS_clks_clk___L6_I8/A (1.1122 1.1326) slew=(0.0469 0.0402)
FECTS_clks_clk___L6_I8/Y (1.2619 1.2845) load=0.0598523(pf) 

FECTS_clks_clk___L6_I7/A (1.1155 1.1366) slew=(0.0398 0.0346)
FECTS_clks_clk___L6_I7/Y (1.2565 1.2799) load=0.041112(pf) 

FECTS_clks_clk___L6_I6/A (1.187 1.2026) slew=(0.1304 0.1091)
FECTS_clks_clk___L6_I6/Y (1.3847 1.4063) load=0.154855(pf) 

FECTS_clks_clk___L6_I5/A (1.1878 1.2035) slew=(0.1304 0.1091)
FECTS_clks_clk___L6_I5/Y (1.3856 1.4074) load=0.155258(pf) 

FECTS_clks_clk___L6_I4/A (1.1874 1.2031) slew=(0.1304 0.1091)
FECTS_clks_clk___L6_I4/Y (1.3892 1.4107) load=0.16451(pf) 

tx_core/tx_crc/crcpkt1/U399/A (1.1378 1.1572) slew=(0.0659 0.056)
tx_core/tx_crc/crcpkt1/U399/Y (1.3342 1.3529) load=0.137095(pf) 

tx_core/tx_crc/crcpkt1/U404/A (1.1369 1.1563) slew=(0.0659 0.056)
tx_core/tx_crc/crcpkt1/U404/Y (1.3642 1.3805) load=0.172749(pf) 

tx_core/tx_crc/crcpkt1/U402/A (1.1377 1.1571) slew=(0.0659 0.056)
tx_core/tx_crc/crcpkt1/U402/Y (1.3608 1.3774) load=0.167828(pf) 

tx_core/axi_master/link_addr_1_fifo/U15/A (1.1748 1.1998) slew=(0.0581 0.051)
tx_core/axi_master/link_addr_1_fifo/U15/Y (1.3242 1.3516) load=0.0847084(pf) 

tx_core/axi_master/link_addr_1_fifo/U13/A (1.1753 1.2003) slew=(0.0581 0.051)
tx_core/axi_master/link_addr_1_fifo/U13/Y (1.3262 1.3535) load=0.0864499(pf) 

tx_core/axi_master/link_addr_1_fifo/U16/A (1.1749 1.1999) slew=(0.0581 0.051)
tx_core/axi_master/link_addr_1_fifo/U16/Y (1.3273 1.3545) load=0.0881588(pf) 

tx_core/axi_master/link_addr_1_fifo/U14/A (1.1751 1.2001) slew=(0.0581 0.051)
tx_core/axi_master/link_addr_1_fifo/U14/Y (1.3336 1.3603) load=0.0950876(pf) 

tx_core/axi_master/link_addr_1_fifo/U17/A (1.1753 1.2003) slew=(0.0581 0.051)
tx_core/axi_master/link_addr_1_fifo/U17/Y (1.3357 1.3624) load=0.0973424(pf) 

tx_core/axi_master/n207__I3/A (1.2737 1.291) slew=(0.1857 0.1554)
tx_core/axi_master/n207__I3/Y (1.4251 1.4577) load=0.0375058(pf) 

tx_core/axi_master/n207__I6/A (1.2736 1.2909) slew=(0.1857 0.1554)
tx_core/axi_master/n207__I6/Y (1.425 1.4576) load=0.0375058(pf) 

tx_core/axi_master/n207__I4/A (1.269 1.2863) slew=(0.1857 0.1554)
tx_core/axi_master/n207__I4/Y (1.4213 1.4539) load=0.0397345(pf) 

tx_core/axi_master/n207__L2_I1/A (1.272 1.2893) slew=(0.1857 0.1554)
tx_core/axi_master/n207__L2_I1/Y (1.4174 1.4505) load=0.0236792(pf) 

tx_core/axi_master/n207__L2_I0/A (1.2747 1.292) slew=(0.1857 0.1554)
tx_core/axi_master/n207__L2_I0/Y (1.5093 1.5348) load=0.229195(pf) 

tx_core/dma_reg_tx/U1616/A (1.0084 1.0293) slew=(0.0569 0.0526)
tx_core/dma_reg_tx/U1616/Y (1.1628 1.1864) load=0.0906667(pf) 

tx_core/dma_reg_tx/U1617/A (1.0085 1.0294) slew=(0.0569 0.0526)
tx_core/dma_reg_tx/U1617/Y (1.1634 1.187) load=0.0912889(pf) 

tx_core/dma_reg_tx/U1618/A (1.0085 1.0294) slew=(0.0569 0.0526)
tx_core/dma_reg_tx/U1618/Y (1.1493 1.1739) load=0.0750765(pf) 

tx_core/dma_reg_tx/U1619/A (1.0414 1.0594) slew=(0.0923 0.0856)
tx_core/dma_reg_tx/U1619/Y (1.1561 1.1833) load=0.038648(pf) 

tx_core/dma_reg_tx/U1620/A (1.0393 1.0573) slew=(0.0923 0.0856)
tx_core/dma_reg_tx/U1620/Y (1.1663 1.1925) load=0.0515873(pf) 

tx_core/dma_reg_tx/U1621/A (1.0414 1.0594) slew=(0.0923 0.0856)
tx_core/dma_reg_tx/U1621/Y (1.1664 1.1927) load=0.0493197(pf) 

tx_core/dma_reg_tx/U1613/A (1.0358 1.054) slew=(0.0863 0.0809)
tx_core/dma_reg_tx/U1613/Y (1.1685 1.1942) load=0.059519(pf) 

tx_core/dma_reg_tx/U1614/A (1.0363 1.0545) slew=(0.0863 0.0809)
tx_core/dma_reg_tx/U1614/Y (1.1695 1.1951) load=0.0600194(pf) 

tx_core/dma_reg_tx/U1615/A (1.0356 1.0538) slew=(0.0863 0.0809)
tx_core/dma_reg_tx/U1615/Y (1.1623 1.1884) load=0.0525555(pf) 

tx_core/dma_reg_tx/U1607/A (1.0487 1.0661) slew=(0.1041 0.0949)
tx_core/dma_reg_tx/U1607/Y (1.1857 1.2112) load=0.0605631(pf) 

tx_core/dma_reg_tx/U1608/A (1.0484 1.0658) slew=(0.1041 0.0949)
tx_core/dma_reg_tx/U1608/Y (1.1804 1.2063) load=0.0547648(pf) 

tx_core/dma_reg_tx/U1609/A (1.0493 1.0667) slew=(0.1041 0.0949)
tx_core/dma_reg_tx/U1609/Y (1.1975 1.2224) load=0.0736366(pf) 

tx_core/dma_reg_tx/n3579__L1_I0/A (1.0481 1.0657) slew=(0.1009 0.0923)
tx_core/dma_reg_tx/n3579__L1_I0/Y (1.1839 1.2115) load=0.0175842(pf) 

tx_core/dma_reg_tx/U1634/A (1.0474 1.065) slew=(0.1009 0.0923)
tx_core/dma_reg_tx/U1634/Y (1.1904 1.2156) load=0.0682175(pf) 

tx_core/dma_reg_tx/U1635/A (1.0463 1.0639) slew=(0.1009 0.0923)
tx_core/dma_reg_tx/U1635/Y (1.1877 1.213) load=0.0663806(pf) 

FECTS_clks_clk___L6_I3/A (1.0811 1.1007) slew=(0.0412 0.0352)
FECTS_clks_clk___L6_I3/Y (1.2216 1.2435) load=0.0395158(pf) 

FECTS_clks_clk___L6_I2/A (1.1043 1.1224) slew=(0.0669 0.0564)
FECTS_clks_clk___L6_I2/Y (1.2636 1.285) load=0.0784094(pf) 

FECTS_clks_clk___L6_I1/A (1.0722 1.0916) slew=(0.0413 0.0353)
FECTS_clks_clk___L6_I1/Y (1.241 1.2604) load=0.105243(pf) 

FECTS_clks_clk___L6_I0/A (1.0743 1.0932) slew=(0.0494 0.0419)
FECTS_clks_clk___L6_I0/Y (1.2556 1.2743) load=0.132732(pf) 

tx_core/tx_crc/crcpkt2/U396/A (1.1256 1.1438) slew=(0.0774 0.065)
tx_core/tx_crc/crcpkt2/U396/Y (1.312 1.331) load=0.123387(pf) 

tx_core/tx_crc/crcpkt2/U393/A (1.1251 1.1433) slew=(0.0774 0.065)
tx_core/tx_crc/crcpkt2/U393/Y (1.3214 1.3398) load=0.134797(pf) 

tx_core/tx_crc/crcpkt0/U397/A (1.1238 1.142) slew=(0.0774 0.065)
tx_core/tx_crc/crcpkt0/U397/Y (1.3148 1.3335) load=0.128618(pf) 

tx_core/tx_crc/crcpkt1/U392/A (1.1499 1.1662) slew=(0.1091 0.0914)
tx_core/tx_crc/crcpkt1/U392/Y (1.3254 1.3457) load=0.104401(pf) 

tx_core/tx_crc/crcpkt1/U405/A (1.15 1.1663) slew=(0.1091 0.0914)
tx_core/tx_crc/crcpkt1/U405/Y (1.3255 1.3458) load=0.104388(pf) 

tx_core/tx_crc/crcpkt1/U403/A (1.149 1.1653) slew=(0.1091 0.0914)
tx_core/tx_crc/crcpkt1/U403/Y (1.3874 1.4035) load=0.177359(pf) 

tx_core/axi_master/U250/A (1.1431 1.1594) slew=(0.1091 0.0913)
tx_core/axi_master/U250/Y (1.3705 1.3874) load=0.164658(pf) 

tx_core/axi_master/U249/A (1.1382 1.1545) slew=(0.109 0.0912)
tx_core/axi_master/U249/Y (1.3563 1.374) load=0.154009(pf) 

tx_core/tx_crc/crcpkt0/U385/A (1.1845 1.2064) slew=(0.0537 0.0469)
tx_core/tx_crc/crcpkt0/U385/Y (1.3385 1.3621) load=0.0909072(pf) 

tx_core/tx_crc/crcpkt2/U391/A (1.1927 1.214) slew=(0.062 0.0537)
tx_core/tx_crc/crcpkt2/U391/Y (1.4203 1.4384) load=0.173861(pf) 

tx_core/tx_crc/crcpkt2/U392/A (1.1935 1.2148) slew=(0.0624 0.054)
tx_core/tx_crc/crcpkt2/U392/Y (1.3842 1.4052) load=0.131159(pf) 

tx_core/tx_crc/crcpkt0/U395/A (1.1841 1.2059) slew=(0.0544 0.0475)
tx_core/tx_crc/crcpkt0/U395/Y (1.395 1.4144) load=0.155989(pf) 

tx_core/tx_crc/crcpkt0/U390/A (1.1928 1.2141) slew=(0.0641 0.0554)
tx_core/tx_crc/crcpkt0/U390/Y (1.4023 1.4221) load=0.152539(pf) 

tx_core/axi_master/n201__L1_I0/A (1.2644 1.2791) slew=(0.2225 0.1888)
tx_core/axi_master/n201__L1_I0/Y (1.5415 1.5649) load=0.319859(pf) 

tx_core/axi_master/n201__L1_I1/A (1.2604 1.2751) slew=(0.2225 0.1888)
tx_core/axi_master/n201__L1_I1/Y (1.5389 1.5622) load=0.323062(pf) 

tx_core/axi_master/n201__L1_I2/A (1.2645 1.2792) slew=(0.2225 0.1888)
tx_core/axi_master/n201__L1_I2/Y (1.5374 1.5611) load=0.310157(pf) 

tx_core/axi_master/n204__L1_I0/A (1.2762 1.2905) slew=(0.2294 0.1944)
tx_core/axi_master/n204__L1_I0/Y (1.5604 1.5834) load=0.334702(pf) 

tx_core/axi_master/n204__L1_I1/A (1.2772 1.2916) slew=(0.2294 0.1944)
tx_core/axi_master/n204__L1_I1/Y (1.5372 1.5624) load=0.279125(pf) 

tx_core/axi_master/n204__L1_I2/A (1.2757 1.29) slew=(0.2294 0.1944)
tx_core/axi_master/n204__L1_I2/Y (1.553 1.5766) load=0.318956(pf) 

tx_core/axi_master/n203__L1_I0/A (1.1792 1.1982) slew=(0.1185 0.1027)
tx_core/axi_master/n203__L1_I0/Y (1.3624 1.3882) load=0.123661(pf) 

tx_core/axi_master/n203__L1_I1/A (1.1791 1.1981) slew=(0.1185 0.1027)
tx_core/axi_master/n203__L1_I1/Y (1.3726 1.3976) load=0.14759(pf) 

tx_core/tx_crc/crcpkt0/n320__L1_I0/A (1.2007 1.2183) slew=(0.149 0.1281)
tx_core/tx_crc/crcpkt0/n320__L1_I0/Y (1.3695 1.3981) load=0.0846547(pf) 

tx_core/tx_crc/crcpkt0/n320__L1_I1/A (1.2009 1.2185) slew=(0.149 0.1281)
tx_core/tx_crc/crcpkt0/n320__L1_I1/Y (1.3688 1.3975) load=0.0826053(pf) 

tx_core/axi_master/n200__L1_I0/A (1.1875 1.2067) slew=(0.1149 0.0998)
tx_core/axi_master/n200__L1_I0/Y (1.3695 1.3954) load=0.121779(pf) 

tx_core/axi_master/n200__L1_I1/A (1.1878 1.207) slew=(0.1149 0.0998)
tx_core/axi_master/n200__L1_I1/Y (1.3726 1.3982) load=0.128028(pf) 

tx_core/tx_crc/crcpkt0/n321__L1_I0/A (1.202 1.2198) slew=(0.1431 0.1232)
tx_core/tx_crc/crcpkt0/n321__L1_I0/Y (1.3926 1.419) load=0.136121(pf) 

tx_core/tx_crc/crcpkt0/n321__L1_I1/A (1.2021 1.2199) slew=(0.1431 0.1232)
tx_core/tx_crc/crcpkt0/n321__L1_I1/Y (1.37 1.3983) load=0.0836168(pf) 

tx_core/axi_master/n199__L1_I0/A (1.2082 1.2265) slew=(0.1359 0.1172)
tx_core/axi_master/n199__L1_I0/Y (1.3924 1.4191) load=0.122684(pf) 

tx_core/axi_master/n199__L1_I1/A (1.2081 1.2264) slew=(0.1359 0.1172)
tx_core/axi_master/n199__L1_I1/Y (1.4015 1.4275) load=0.144006(pf) 

tx_core/tx_crc/crcpkt0/n318__L1_I0/A (1.2294 1.2459) slew=(0.177 0.1514)
tx_core/tx_crc/crcpkt0/n318__L1_I0/Y (1.4137 1.4425) load=0.11496(pf) 

tx_core/tx_crc/crcpkt0/n318__L1_I1/A (1.2295 1.246) slew=(0.177 0.1514)
tx_core/tx_crc/crcpkt0/n318__L1_I1/Y (1.401 1.4309) load=0.085512(pf) 

tx_core/tx_crc/crcpkt2/n316__L1_I0/A (1.1782 1.1943) slew=(0.1502 0.1291)
tx_core/tx_crc/crcpkt2/n316__L1_I0/Y (1.3694 1.3947) load=0.136103(pf) 

tx_core/tx_crc/crcpkt2/n316__L1_I1/A (1.1782 1.1943) slew=(0.1502 0.1291)
tx_core/tx_crc/crcpkt2/n316__L1_I1/Y (1.3662 1.3918) load=0.12869(pf) 

tx_core/tx_crc/crcpkt1/n319__L1_I0/A (1.1881 1.2039) slew=(0.1609 0.138)
tx_core/tx_crc/crcpkt1/n319__L1_I0/Y (1.3575 1.3854) load=0.0836839(pf) 

tx_core/tx_crc/crcpkt1/n319__L1_I1/A (1.1875 1.2033) slew=(0.1609 0.138)
tx_core/tx_crc/crcpkt1/n319__L1_I1/Y (1.3543 1.3824) load=0.0777666(pf) 

tx_core/tx_crc/crcpkt0/n324__L1_I0/A (1.2014 1.2167) slew=(0.1708 0.1463)
tx_core/tx_crc/crcpkt0/n324__L1_I0/Y (1.3727 1.4009) load=0.0863241(pf) 

tx_core/tx_crc/crcpkt0/n324__L1_I1/A (1.2014 1.2168) slew=(0.1708 0.1463)
tx_core/tx_crc/crcpkt0/n324__L1_I1/Y (1.3725 1.4008) load=0.0859018(pf) 

tx_core/tx_crc/crcpkt1/n316__L1_I0/A (1.1533 1.1704) slew=(0.1176 0.1019)
tx_core/tx_crc/crcpkt1/n316__L1_I0/Y (1.3521 1.3747) load=0.159988(pf) 

tx_core/tx_crc/crcpkt2/n319__L1_I0/A (1.204 1.2194) slew=(0.1711 0.1465)
tx_core/tx_crc/crcpkt2/n319__L1_I0/Y (1.3925 1.4194) load=0.125928(pf) 

tx_core/tx_crc/crcpkt2/n319__L1_I1/A (1.2042 1.2196) slew=(0.1711 0.1465)
tx_core/tx_crc/crcpkt2/n319__L1_I1/Y (1.3752 1.4035) load=0.085512(pf) 

tx_core/tx_crc/crcpkt2/n318__L1_I0/A (1.208 1.2234) slew=(0.1737 0.1487)
tx_core/tx_crc/crcpkt2/n318__L1_I0/Y (1.3791 1.4076) load=0.0851654(pf) 

tx_core/tx_crc/crcpkt2/n318__L1_I1/A (1.2079 1.2233) slew=(0.1737 0.1487)
tx_core/tx_crc/crcpkt2/n318__L1_I1/Y (1.3788 1.4074) load=0.0847517(pf) 

tx_core/tx_crc/crcpkt1/U386/A (1.2492 1.2736) slew=(0.0227 0.0208)
tx_core/tx_crc/crcpkt1/U386/Y (1.394 1.4183) load=0.0867747(pf) 

tx_core/tx_crc/crcpkt1/n304__L1_I0/A (1.2986 1.318) slew=(0.1432 0.1252)
tx_core/tx_crc/crcpkt1/n304__L1_I0/Y (1.5303 1.5552) load=0.230946(pf) 

tx_core/tx_crc/crcpkt1/n304__L1_I1/A (1.2966 1.316) slew=(0.1432 0.1252)
tx_core/tx_crc/crcpkt1/n304__L1_I1/Y (1.5231 1.5485) load=0.218874(pf) 

tx_core/tx_crc/crcpkt1/n305__L1_I0/A (1.3001 1.3192) slew=(0.1476 0.1287)
tx_core/tx_crc/crcpkt1/n305__L1_I0/Y (1.5294 1.5547) load=0.224676(pf) 

tx_core/tx_crc/crcpkt1/n305__L1_I1/A (1.3027 1.3219) slew=(0.1476 0.1287)
tx_core/tx_crc/crcpkt1/n305__L1_I1/Y (1.5308 1.5563) load=0.221827(pf) 

tx_core/tx_crc/crcpkt2/n307__L1_I0/A (1.291 1.311) slew=(0.1311 0.1154)
tx_core/tx_crc/crcpkt2/n307__L1_I0/Y (1.5169 1.5419) load=0.220051(pf) 

tx_core/tx_crc/crcpkt2/n307__L1_I1/A (1.2914 1.3114) slew=(0.1311 0.1154)
tx_core/tx_crc/crcpkt2/n307__L1_I1/Y (1.5014 1.5277) load=0.183322(pf) 

tx_core/tx_crc/crcpkt2/n305__L1_I0/A (1.3038 1.3229) slew=(0.1483 0.1292)
tx_core/tx_crc/crcpkt2/n305__L1_I0/Y (1.5332 1.5585) load=0.224655(pf) 

tx_core/tx_crc/crcpkt2/n305__L1_I1/A (1.302 1.3211) slew=(0.1483 0.1292)
tx_core/tx_crc/crcpkt2/n305__L1_I1/Y (1.5295 1.5549) load=0.220177(pf) 

tx_core/tx_crc/crcpkt2/n304__L1_I0/A (1.3039 1.3231) slew=(0.1477 0.1287)
tx_core/tx_crc/crcpkt2/n304__L1_I0/Y (1.5327 1.5581) load=0.223372(pf) 

tx_core/tx_crc/crcpkt2/n304__L1_I1/A (1.3034 1.3226) slew=(0.1477 0.1287)
tx_core/tx_crc/crcpkt2/n304__L1_I1/Y (1.5308 1.5563) load=0.220211(pf) 

tx_core/tx_crc/crcpkt1/n306__I1/A (1.2764 1.2966) slew=(0.1248 0.1105)
tx_core/tx_crc/crcpkt1/n306__I1/Y (1.4228 1.4541) load=0.0375058(pf) 

tx_core/tx_crc/crcpkt1/n306__L1_I1/A (1.276 1.2962) slew=(0.1248 0.1105)
tx_core/tx_crc/crcpkt1/n306__L1_I1/Y (1.5023 1.5269) load=0.222091(pf) 

tx_core/axi_master/n202__L1_I0/A (1.3483 1.3643) slew=(0.213 0.181)
tx_core/axi_master/n202__L1_I0/Y (1.6317 1.655) load=0.336246(pf) 

tx_core/axi_master/n202__L1_I1/A (1.3477 1.3637) slew=(0.213 0.181)
tx_core/axi_master/n202__L1_I1/Y (1.6257 1.6494) load=0.323804(pf) 

tx_core/axi_master/n202__L1_I2/A (1.3482 1.3642) slew=(0.213 0.181)
tx_core/axi_master/n202__L1_I2/Y (1.6006 1.6265) load=0.264789(pf) 

tx_core/tx_crc/crcpkt1/n317__L1_I0/A (1.3512 1.3667) slew=(0.2185 0.1855)
tx_core/tx_crc/crcpkt1/n317__L1_I0/Y (1.6307 1.6543) load=0.32617(pf) 

tx_core/tx_crc/crcpkt1/n317__L1_I1/A (1.3544 1.37) slew=(0.2185 0.1855)
tx_core/tx_crc/crcpkt1/n317__L1_I1/Y (1.6289 1.6531) load=0.314743(pf) 

tx_core/tx_crc/crcpkt0/n309__L1_I0/A (1.2827 1.3031) slew=(0.1207 0.107)
tx_core/tx_crc/crcpkt0/n309__L1_I0/Y (1.5072 1.5317) load=0.218797(pf) 

tx_core/tx_crc/crcpkt0/n309__I5/A (1.2825 1.3029) slew=(0.1207 0.107)
tx_core/tx_crc/crcpkt0/n309__I5/Y (1.4286 1.4597) load=0.0375058(pf) 

tx_core/tx_crc/crcpkt2/n320__L1_I0/A (1.3474 1.364) slew=(0.2023 0.1724)
tx_core/tx_crc/crcpkt2/n320__L1_I0/Y (1.624 1.6475) load=0.322801(pf) 

tx_core/tx_crc/crcpkt2/n320__L1_I1/A (1.3541 1.3707) slew=(0.2023 0.1724)
tx_core/tx_crc/crcpkt2/n320__L1_I1/Y (1.6287 1.6524) load=0.318114(pf) 

tx_core/tx_crc/crcpkt2/n322__L1_I0/A (1.3741 1.3893) slew=(0.2278 0.1931)
tx_core/tx_crc/crcpkt2/n322__L1_I0/Y (1.6172 1.6445) load=0.240616(pf) 

tx_core/tx_crc/crcpkt2/n322__L1_I1/A (1.374 1.3892) slew=(0.2278 0.1931)
tx_core/tx_crc/crcpkt2/n322__L1_I1/Y (1.629 1.6553) load=0.267957(pf) 

tx_core/tx_crc/crcpkt2/n322__L1_I2/A (1.3739 1.3891) slew=(0.2278 0.1931)
tx_core/tx_crc/crcpkt2/n322__L1_I2/Y (1.6157 1.6431) load=0.237621(pf) 

tx_core/tx_crc/crcpkt1/n311__L1_I0/A (1.346 1.3625) slew=(0.1983 0.1691)
tx_core/tx_crc/crcpkt1/n311__L1_I0/Y (1.568 1.5957) load=0.197833(pf) 

tx_core/tx_crc/crcpkt1/n311__L1_I1/A (1.3413 1.3578) slew=(0.1983 0.1691)
tx_core/tx_crc/crcpkt1/n311__L1_I1/Y (1.5604 1.5884) load=0.191233(pf) 

tx_core/tx_crc/crcpkt1/n311__L1_I2/A (1.3459 1.3624) slew=(0.1983 0.1691)
tx_core/tx_crc/crcpkt1/n311__L1_I2/Y (1.5588 1.5873) load=0.176907(pf) 

tx_core/tx_crc/crcpkt0/n313__L1_I0/A (1.3556 1.3714) slew=(0.2122 0.1804)
tx_core/tx_crc/crcpkt0/n313__L1_I0/Y (1.5694 1.5984) load=0.176243(pf) 

tx_core/tx_crc/crcpkt0/n313__L1_I1/A (1.3559 1.3717) slew=(0.2122 0.1804)
tx_core/tx_crc/crcpkt0/n313__L1_I1/Y (1.5653 1.5946) load=0.166018(pf) 

tx_core/tx_crc/crcpkt0/n313__L1_I2/A (1.3548 1.3706) slew=(0.2122 0.1804)
tx_core/tx_crc/crcpkt0/n313__L1_I2/Y (1.5718 1.6005) load=0.183539(pf) 

tx_core/tx_crc/crcpkt0/n311__L1_I0/A (1.3025 1.3214) slew=(0.1416 0.123)
tx_core/tx_crc/crcpkt0/n311__L1_I0/Y (1.5614 1.5832) load=0.294031(pf) 

tx_core/tx_crc/crcpkt0/n311__L1_I1/A (1.3029 1.3218) slew=(0.1416 0.123)
tx_core/tx_crc/crcpkt0/n311__L1_I1/Y (1.5707 1.5918) load=0.314632(pf) 

tx_core/tx_crc/crcpkt0/n326__L1_I0/A (1.3101 1.3286) slew=(0.1508 0.1304)
tx_core/tx_crc/crcpkt0/n326__L1_I0/Y (1.5615 1.5844) load=0.274987(pf) 

tx_core/tx_crc/crcpkt0/n326__L1_I1/A (1.3097 1.3282) slew=(0.1508 0.1304)
tx_core/tx_crc/crcpkt0/n326__L1_I1/Y (1.5742 1.596) load=0.305224(pf) 

tx_core/tx_crc/crcpkt0/n323__L1_I0/A (1.3317 1.3488) slew=(0.186 0.1591)
tx_core/tx_crc/crcpkt0/n323__L1_I0/Y (1.6033 1.6263) load=0.314464(pf) 

tx_core/tx_crc/crcpkt0/n323__L1_I1/A (1.3376 1.3547) slew=(0.186 0.1591)
tx_core/tx_crc/crcpkt0/n323__L1_I1/Y (1.5697 1.596) load=0.223399(pf) 

tx_core/tx_crc/crcpkt1/n321__L1_I0/A (1.3779 1.3942) slew=(0.2297 0.1945)
tx_core/tx_crc/crcpkt1/n321__L1_I0/Y (1.599 1.6294) load=0.189668(pf) 

tx_core/tx_crc/crcpkt1/n321__L1_I1/A (1.3772 1.3934) slew=(0.2297 0.1945)
tx_core/tx_crc/crcpkt1/n321__L1_I1/Y (1.6001 1.6303) load=0.193821(pf) 

tx_core/tx_crc/crcpkt1/n321__L1_I2/A (1.3788 1.395) slew=(0.2297 0.1945)
tx_core/tx_crc/crcpkt1/n321__L1_I2/Y (1.6067 1.6364) load=0.205148(pf) 

tx_core/tx_crc/crcpkt1/n321__L1_I3/A (1.3783 1.3946) slew=(0.2297 0.1945)
tx_core/tx_crc/crcpkt1/n321__L1_I3/Y (1.5974 1.628) load=0.185064(pf) 

tx_core/tx_crc/crcpkt1/n318__L1_I0/A (1.3669 1.384) slew=(0.2171 0.1843)
tx_core/tx_crc/crcpkt1/n318__L1_I0/Y (1.6043 1.633) load=0.229553(pf) 

tx_core/tx_crc/crcpkt1/n318__L1_I1/A (1.3668 1.3838) slew=(0.2171 0.1843)
tx_core/tx_crc/crcpkt1/n318__L1_I1/Y (1.5957 1.625) load=0.209958(pf) 

tx_core/tx_crc/crcpkt1/n318__L1_I2/A (1.3592 1.3763) slew=(0.2171 0.1843)
tx_core/tx_crc/crcpkt1/n318__L1_I2/Y (1.6117 1.6391) load=0.264323(pf) 

tx_core/tx_crc/crcpkt1/n320__L1_I0/A (1.3467 1.3657) slew=(0.1855 0.159)
tx_core/tx_crc/crcpkt1/n320__L1_I0/Y (1.6168 1.6418) load=0.311157(pf) 

tx_core/tx_crc/crcpkt1/n320__L1_I1/A (1.3472 1.3662) slew=(0.1855 0.159)
tx_core/tx_crc/crcpkt1/n320__L1_I1/Y (1.5986 1.6252) load=0.268113(pf) 

tx_core/tx_crc/crcpkt1/n312__L1_I0/A (1.3692 1.3907) slew=(0.1485 0.1295)
tx_core/tx_crc/crcpkt1/n312__L1_I0/Y (1.612 1.6386) load=0.255597(pf) 

tx_core/tx_crc/crcpkt1/n312__L1_I1/A (1.3696 1.3911) slew=(0.1485 0.1295)
tx_core/tx_crc/crcpkt1/n312__L1_I1/Y (1.6075 1.6346) load=0.24436(pf) 

tx_core/tx_crc/crcpkt1/n309__L1_I0/A (1.3809 1.4016) slew=(0.1631 0.141)
tx_core/tx_crc/crcpkt1/n309__L1_I0/Y (1.6181 1.6456) load=0.239696(pf) 

tx_core/tx_crc/crcpkt1/n309__L1_I1/A (1.3852 1.4059) slew=(0.1631 0.141)
tx_core/tx_crc/crcpkt1/n309__L1_I1/Y (1.6239 1.6513) load=0.243207(pf) 

tx_core/tx_crc/crcpkt1/n310__L1_I0/A (1.3686 1.3904) slew=(0.1428 0.1249)
tx_core/tx_crc/crcpkt1/n310__L1_I0/Y (1.622 1.6476) load=0.281275(pf) 

tx_core/tx_crc/crcpkt1/n310__L1_I1/A (1.3685 1.3903) slew=(0.1428 0.1249)
tx_core/tx_crc/crcpkt1/n310__L1_I1/Y (1.6222 1.6477) load=0.281842(pf) 

tx_core/tx_crc/crcpkt1/n308__L1_I0/A (1.3333 1.3544) slew=(0.1453 0.1276)
tx_core/tx_crc/crcpkt1/n308__L1_I0/Y (1.5881 1.6131) load=0.28386(pf) 

tx_core/tx_crc/crcpkt1/n308__L1_I1/A (1.3332 1.3543) slew=(0.1453 0.1276)
tx_core/tx_crc/crcpkt1/n308__L1_I1/Y (1.5961 1.6205) load=0.302563(pf) 

tx_core/tx_crc/crcpkt2/n315__L1_I0/A (1.4126 1.4322) slew=(0.1877 0.1605)
tx_core/tx_crc/crcpkt2/n315__L1_I0/Y (1.6258 1.6564) load=0.179572(pf) 

tx_core/tx_crc/crcpkt2/n315__L1_I1/A (1.4131 1.4327) slew=(0.1877 0.1605)
tx_core/tx_crc/crcpkt2/n315__L1_I1/Y (1.6248 1.6556) load=0.176256(pf) 

tx_core/tx_crc/crcpkt2/n315__L1_I2/A (1.4149 1.4345) slew=(0.1877 0.1605)
tx_core/tx_crc/crcpkt2/n315__L1_I2/Y (1.6065 1.6389) load=0.129852(pf) 

tx_core/tx_crc/crcpkt2/n311__L1_I0/A (1.3819 1.4031) slew=(0.1482 0.1288)
tx_core/tx_crc/crcpkt2/n311__L1_I0/Y (1.6205 1.6471) load=0.246032(pf) 

tx_core/tx_crc/crcpkt2/n311__L1_I1/A (1.3839 1.4052) slew=(0.1482 0.1288)
tx_core/tx_crc/crcpkt2/n311__L1_I1/Y (1.6308 1.6567) load=0.26503(pf) 

tx_core/tx_crc/crcpkt0/n315__L1_I0/A (1.3775 1.3993) slew=(0.1357 0.1188)
tx_core/tx_crc/crcpkt0/n315__L1_I0/Y (1.6131 1.6394) load=0.241566(pf) 

tx_core/tx_crc/crcpkt0/n315__L1_I1/A (1.3775 1.3992) slew=(0.1357 0.1188)
tx_core/tx_crc/crcpkt0/n315__L1_I1/Y (1.628 1.6529) load=0.27581(pf) 

tx_core/tx_crc/crcpkt0/n314__L1_I0/A (1.4271 1.4459) slew=(0.2043 0.174)
tx_core/tx_crc/crcpkt0/n314__L1_I0/Y (1.6405 1.6718) load=0.176802(pf) 

tx_core/tx_crc/crcpkt0/n314__L1_I1/A (1.4277 1.4464) slew=(0.2043 0.174)
tx_core/tx_crc/crcpkt0/n314__L1_I1/Y (1.6475 1.6781) load=0.191488(pf) 

tx_core/tx_crc/crcpkt0/n314__L1_I2/A (1.4259 1.4446) slew=(0.2043 0.174)
tx_core/tx_crc/crcpkt0/n314__L1_I2/Y (1.6264 1.6587) load=0.147072(pf) 

tx_core/tx_crc/crcpkt2/n321__L2_I3/A (1.3994 1.4186) slew=(0.1722 0.1438)
tx_core/tx_crc/crcpkt2/n321__L2_I3/Y (1.5814 1.612) load=0.110702(pf) 

tx_core/tx_crc/crcpkt2/n321__L2_I2/A (1.3993 1.4185) slew=(0.1722 0.1438)
tx_core/tx_crc/crcpkt2/n321__L2_I2/Y (1.589 1.6189) load=0.128353(pf) 

tx_core/tx_crc/crcpkt2/n321__L2_I1/A (1.3969 1.4161) slew=(0.1722 0.1438)
tx_core/tx_crc/crcpkt2/n321__L2_I1/Y (1.6099 1.6379) load=0.182269(pf) 

tx_core/tx_crc/crcpkt2/n321__L2_I0/A (1.4019 1.4211) slew=(0.1722 0.1438)
tx_core/tx_crc/crcpkt2/n321__L2_I0/Y (1.6032 1.6321) load=0.155154(pf) 

tx_core/tx_crc/crcpkt2/n308__L2_I1/A (1.4212 1.4482) slew=(0.0975 0.0836)
tx_core/tx_crc/crcpkt2/n308__L2_I1/Y (1.5919 1.6245) load=0.0989637(pf) 

tx_core/tx_crc/crcpkt2/n308__L2_I0/A (1.4191 1.4461) slew=(0.0975 0.0835)
tx_core/tx_crc/crcpkt2/n308__L2_I0/Y (1.5886 1.6212) load=0.0960367(pf) 

tx_core/tx_crc/crcpkt2/n308__L2_I3/A (1.4029 1.4308) slew=(0.0818 0.0705)
tx_core/tx_crc/crcpkt2/n308__L2_I3/Y (1.6115 1.6403) load=0.189524(pf) 

tx_core/tx_crc/crcpkt2/n308__L2_I2/A (1.4 1.4279) slew=(0.0818 0.0705)
tx_core/tx_crc/crcpkt2/n308__L2_I2/Y (1.5882 1.6187) load=0.142383(pf) 

tx_core/tx_crc/crcpkt2/n309__L2_I2/A (1.3822 1.4055) slew=(0.1222 0.103)
tx_core/tx_crc/crcpkt2/n309__L2_I2/Y (1.6066 1.6331) load=0.218182(pf) 

tx_core/tx_crc/crcpkt2/n309__L2_I1/A (1.3821 1.4054) slew=(0.1222 0.103)
tx_core/tx_crc/crcpkt2/n309__L2_I1/Y (1.6095 1.6358) load=0.225301(pf) 

tx_core/tx_crc/crcpkt2/n309__L2_I0/A (1.3794 1.4027) slew=(0.1222 0.103)
tx_core/tx_crc/crcpkt2/n309__L2_I0/Y (1.6111 1.637) load=0.235236(pf) 

tx_core/axi_master/n208__L3_I5/A (1.3758 1.4049) slew=(0.0517 0.0453)
tx_core/axi_master/n208__L3_I5/Y (1.5916 1.6181) load=0.212185(pf) 

tx_core/axi_master/n208__L3_I4/A (1.4029 1.4303) slew=(0.0806 0.0691)
tx_core/axi_master/n208__L3_I4/Y (1.6198 1.6472) load=0.209054(pf) 

tx_core/axi_master/n208__L3_I3/A (1.3875 1.4159) slew=(0.0653 0.0564)
tx_core/axi_master/n208__L3_I3/Y (1.6122 1.6386) load=0.230277(pf) 

tx_core/axi_master/n208__L3_I2/A (1.4061 1.4332) slew=(0.0848 0.0726)
tx_core/axi_master/n208__L3_I2/Y (1.5371 1.5718) load=0.00944679(pf) 

tx_core/axi_master/n208__L3_I1/A (1.4044 1.4315) slew=(0.0848 0.0725)
tx_core/axi_master/n208__L3_I1/Y (1.5433 1.5772) load=0.0276058(pf) 

tx_core/axi_master/n208__L3_I0/A (1.3649 1.3947) slew=(0.0399 0.0356)
tx_core/axi_master/n208__L3_I0/Y (1.5722 1.5991) load=0.194895(pf) 

tx_core/axi_master/link_addr_2_fifo/n35__L1_I0/A (1.3815 1.4079) slew=(0.1102 0.0977)
tx_core/axi_master/link_addr_2_fifo/n35__L1_I0/Y (1.5907 1.6214) load=0.185441(pf) 

tx_core/axi_master/link_addr_2_fifo/n35__L1_I1/A (1.3822 1.4086) slew=(0.1102 0.0977)
tx_core/axi_master/link_addr_2_fifo/n35__L1_I1/Y (1.5932 1.6238) load=0.189712(pf) 

tx_core/axi_master/link_addr_2_fifo/n33__L1_I0/A (1.392 1.418) slew=(0.1217 0.107)
tx_core/axi_master/link_addr_2_fifo/n33__L1_I0/Y (1.6146 1.6449) load=0.214308(pf) 

tx_core/axi_master/link_addr_2_fifo/n33__L1_I1/A (1.3931 1.4191) slew=(0.1217 0.107)
tx_core/axi_master/link_addr_2_fifo/n33__L1_I1/Y (1.6024 1.6338) load=0.183526(pf) 

tx_core/axi_master/link_addr_0_fifo/n32__L1_I0/A (1.3825 1.4086) slew=(0.1184 0.1043)
tx_core/axi_master/link_addr_0_fifo/n32__L1_I0/Y (1.5962 1.627) load=0.19425(pf) 

tx_core/axi_master/link_addr_0_fifo/n32__L1_I1/A (1.3825 1.4086) slew=(0.1184 0.1043)
tx_core/axi_master/link_addr_0_fifo/n32__L1_I1/Y (1.607 1.6368) load=0.219167(pf) 

tx_core/axi_master/link_addr_2_fifo/n36__L1_I0/A (1.3859 1.4121) slew=(0.1143 0.101)
tx_core/axi_master/link_addr_2_fifo/n36__L1_I0/Y (1.5975 1.6282) load=0.190267(pf) 

tx_core/axi_master/link_addr_2_fifo/n36__L1_I1/A (1.3858 1.412) slew=(0.1143 0.101)
tx_core/axi_master/link_addr_2_fifo/n36__L1_I1/Y (1.6013 1.6316) load=0.199149(pf) 

tx_core/axi_master/link_addr_0_fifo/n30__L1_I0/A (1.3766 1.4029) slew=(0.1123 0.0994)
tx_core/axi_master/link_addr_0_fifo/n30__L1_I0/Y (1.5863 1.617) load=0.18619(pf) 

tx_core/axi_master/link_addr_0_fifo/n30__L1_I1/A (1.3766 1.4029) slew=(0.1123 0.0994)
tx_core/axi_master/link_addr_0_fifo/n30__L1_I1/Y (1.6 1.6296) load=0.217854(pf) 

tx_core/axi_master/link_addr_2_fifo/n34__L1_I0/A (1.3872 1.4133) slew=(0.1165 0.1028)
tx_core/axi_master/link_addr_2_fifo/n34__L1_I0/Y (1.6096 1.6395) load=0.214788(pf) 

tx_core/axi_master/link_addr_2_fifo/n34__L1_I1/A (1.3868 1.4129) slew=(0.1165 0.1028)
tx_core/axi_master/link_addr_2_fifo/n34__L1_I1/Y (1.5972 1.6281) load=0.187109(pf) 

tx_core/axi_master/link_addr_0_fifo/n34__L1_I0/A (1.4014 1.4268) slew=(0.1337 0.1167)
tx_core/axi_master/link_addr_0_fifo/n34__L1_I0/Y (1.6171 1.6484) load=0.195967(pf) 

tx_core/axi_master/link_addr_0_fifo/n34__L1_I1/A (1.4013 1.4267) slew=(0.1337 0.1167)
tx_core/axi_master/link_addr_0_fifo/n34__L1_I1/Y (1.6312 1.6613) load=0.228806(pf) 

tx_core/axi_master/link_addr_0_fifo/n31__L1_I0/A (1.3966 1.4221) slew=(0.1335 0.1166)
tx_core/axi_master/link_addr_0_fifo/n31__L1_I0/Y (1.6227 1.6532) load=0.220021(pf) 

tx_core/axi_master/link_addr_0_fifo/n31__L1_I1/A (1.3969 1.4224) slew=(0.1335 0.1166)
tx_core/axi_master/link_addr_0_fifo/n31__L1_I1/Y (1.6198 1.6505) load=0.212489(pf) 

tx_core/axi_master/link_addr_2_fifo/n37__L1_I0/A (1.3936 1.4194) slew=(0.1251 0.1097)
tx_core/axi_master/link_addr_2_fifo/n37__L1_I0/Y (1.6052 1.6365) load=0.188218(pf) 

tx_core/axi_master/link_addr_2_fifo/n37__L1_I1/A (1.3937 1.4195) slew=(0.1251 0.1097)
tx_core/axi_master/link_addr_2_fifo/n37__L1_I1/Y (1.613 1.6436) load=0.205934(pf) 

tx_core/axi_master/link_addr_0_fifo/n33__L1_I0/A (1.386 1.412) slew=(0.1192 0.105)
tx_core/axi_master/link_addr_0_fifo/n33__L1_I0/Y (1.5976 1.6285) load=0.189147(pf) 

tx_core/axi_master/link_addr_0_fifo/n33__L1_I1/A (1.3861 1.4121) slew=(0.1192 0.105)
tx_core/axi_master/link_addr_0_fifo/n33__L1_I1/Y (1.5965 1.6275) load=0.186498(pf) 

FECTS_clks_clk___L7_I17/A (1.3787 1.3976) slew=(0.1372 0.1148)
FECTS_clks_clk___L7_I17/Y (1.5906 1.615) load=0.186351(pf) 

FECTS_clks_clk___L7_I16/A (1.3779 1.3968) slew=(0.1372 0.1148)
FECTS_clks_clk___L7_I16/Y (1.5878 1.6124) load=0.181861(pf) 

FECTS_clks_clk___L7_I15/A (1.3802 1.3991) slew=(0.1372 0.1148)
FECTS_clks_clk___L7_I15/Y (1.5941 1.6183) load=0.190944(pf) 

tx_core/dma_reg_tx/U1472/A (1.2005 1.2269) slew=(0.0698 0.0669)
tx_core/dma_reg_tx/U1472/Y (1.3437 1.3756) load=0.0751388(pf) 

tx_core/dma_reg_tx/U1473/A (1.2004 1.2268) slew=(0.0698 0.0669)
tx_core/dma_reg_tx/U1473/Y (1.3335 1.3661) load=0.063551(pf) 

tx_core/dma_reg_tx/U1474/A (1.1997 1.2261) slew=(0.0698 0.0669)
tx_core/dma_reg_tx/U1474/Y (1.3388 1.371) load=0.0704323(pf) 

tx_core/dma_reg_tx/U1475/A (1.2186 1.2435) slew=(0.0913 0.0852)
tx_core/dma_reg_tx/U1475/Y (1.3653 1.3971) load=0.0745802(pf) 

tx_core/dma_reg_tx/U1476/A (1.2172 1.2421) slew=(0.0913 0.0852)
tx_core/dma_reg_tx/U1476/Y (1.3593 1.3914) load=0.0692625(pf) 

tx_core/dma_reg_tx/U1477/A (1.2159 1.2408) slew=(0.0913 0.0852)
tx_core/dma_reg_tx/U1477/Y (1.3703 1.4016) load=0.0834972(pf) 

tx_core/dma_reg_tx/U1478/A (1.2328 1.2567) slew=(0.1121 0.1015)
tx_core/dma_reg_tx/U1478/Y (1.4089 1.4391) load=0.10438(pf) 

tx_core/dma_reg_tx/U1479/A (1.2334 1.2573) slew=(0.1121 0.1015)
tx_core/dma_reg_tx/U1479/Y (1.3608 1.3939) load=0.0478523(pf) 

tx_core/dma_reg_tx/U1480/A (1.2342 1.2581) slew=(0.1121 0.1015)
tx_core/dma_reg_tx/U1480/Y (1.3814 1.4134) load=0.0707789(pf) 

tx_core/dma_reg_tx/U1463/A (1.2248 1.2518) slew=(0.0747 0.0709)
tx_core/dma_reg_tx/U1463/Y (1.3638 1.3969) load=0.0692669(pf) 

tx_core/dma_reg_tx/U1464/A (1.2253 1.2523) slew=(0.0747 0.0709)
tx_core/dma_reg_tx/U1464/Y (1.365 1.3981) load=0.0700749(pf) 

tx_core/dma_reg_tx/U1465/A (1.2255 1.2525) slew=(0.0747 0.0709)
tx_core/dma_reg_tx/U1465/Y (1.3585 1.3921) load=0.0623748(pf) 

tx_core/dma_reg_tx/U1466/A (1.2413 1.2672) slew=(0.0946 0.0871)
tx_core/dma_reg_tx/U1466/Y (1.3652 1.3996) load=0.04777(pf) 

tx_core/dma_reg_tx/U1467/A (1.2415 1.2674) slew=(0.0946 0.0871)
tx_core/dma_reg_tx/U1467/Y (1.417 1.448) load=0.107308(pf) 

tx_core/dma_reg_tx/U1468/A (1.241 1.2669) slew=(0.0946 0.0871)
tx_core/dma_reg_tx/U1468/Y (1.3716 1.4055) load=0.0552489(pf) 

tx_core/dma_reg_tx/U1469/A (1.2152 1.2432) slew=(0.0645 0.0601)
tx_core/dma_reg_tx/U1469/Y (1.3457 1.379) load=0.0616774(pf) 

tx_core/dma_reg_tx/U1470/A (1.2152 1.2432) slew=(0.0645 0.0601)
tx_core/dma_reg_tx/U1470/Y (1.3525 1.3854) load=0.0695009(pf) 

tx_core/dma_reg_tx/U1471/A (1.2147 1.2427) slew=(0.0645 0.0601)
tx_core/dma_reg_tx/U1471/Y (1.3584 1.3908) load=0.0768629(pf) 

tx_core/dma_reg_tx/U1454/A (1.2336 1.2574) slew=(0.1112 0.1008)
tx_core/dma_reg_tx/U1454/Y (1.3837 1.4154) load=0.074331(pf) 

tx_core/dma_reg_tx/U1455/A (1.2326 1.2564) slew=(0.1112 0.1008)
tx_core/dma_reg_tx/U1455/Y (1.3678 1.4003) load=0.0569341(pf) 

tx_core/dma_reg_tx/U1456/A (1.2318 1.2556) slew=(0.1112 0.1008)
tx_core/dma_reg_tx/U1456/Y (1.3789 1.4107) load=0.0707745(pf) 

tx_core/dma_reg_tx/U1457/A (1.2326 1.2565) slew=(0.1098 0.0997)
tx_core/dma_reg_tx/U1457/Y (1.3832 1.4148) load=0.075141(pf) 

tx_core/dma_reg_tx/U1458/A (1.2337 1.2576) slew=(0.1098 0.0997)
tx_core/dma_reg_tx/U1458/Y (1.3719 1.4043) load=0.0608004(pf) 

tx_core/dma_reg_tx/U1459/A (1.2348 1.2587) slew=(0.1098 0.0997)
tx_core/dma_reg_tx/U1459/Y (1.3886 1.4201) load=0.0789293(pf) 

tx_core/dma_reg_tx/U1460/A (1.1987 1.2252) slew=(0.069 0.066)
tx_core/dma_reg_tx/U1460/Y (1.3478 1.3792) load=0.0820351(pf) 

tx_core/dma_reg_tx/U1461/A (1.1992 1.2257) slew=(0.069 0.066)
tx_core/dma_reg_tx/U1461/Y (1.369 1.399) load=0.105867(pf) 

tx_core/dma_reg_tx/U1462/A (1.1994 1.2259) slew=(0.069 0.066)
tx_core/dma_reg_tx/U1462/Y (1.347 1.3785) load=0.080298(pf) 

tx_core/dma_reg_tx/U1445/A (1.2109 1.2369) slew=(0.0764 0.0734)
tx_core/dma_reg_tx/U1445/Y (1.3831 1.4134) load=0.107121(pf) 

tx_core/dma_reg_tx/U1446/A (1.2109 1.2369) slew=(0.0764 0.0734)
tx_core/dma_reg_tx/U1446/Y (1.3839 1.4141) load=0.108033(pf) 

tx_core/dma_reg_tx/U1447/A (1.2107 1.2367) slew=(0.0764 0.0734)
tx_core/dma_reg_tx/U1447/Y (1.3498 1.3823) load=0.0689897(pf) 

tx_core/dma_reg_tx/U1448/A (1.2263 1.2514) slew=(0.0948 0.0878)
tx_core/dma_reg_tx/U1448/Y (1.3728 1.405) load=0.0736443(pf) 

tx_core/dma_reg_tx/U1449/A (1.2263 1.2514) slew=(0.0948 0.0878)
tx_core/dma_reg_tx/U1449/Y (1.3617 1.3946) load=0.0607699(pf) 

tx_core/dma_reg_tx/U1450/A (1.2244 1.2495) slew=(0.0948 0.0878)
tx_core/dma_reg_tx/U1450/Y (1.3639 1.3965) load=0.0654766(pf) 

tx_core/dma_reg_tx/U1451/A (1.2224 1.2477) slew=(0.0893 0.0835)
tx_core/dma_reg_tx/U1451/Y (1.3662 1.3985) load=0.0716908(pf) 

tx_core/dma_reg_tx/U1452/A (1.2221 1.2474) slew=(0.0893 0.0835)
tx_core/dma_reg_tx/U1452/Y (1.359 1.3918) load=0.0637371(pf) 

tx_core/dma_reg_tx/U1453/A (1.2204 1.2457) slew=(0.0893 0.0835)
tx_core/dma_reg_tx/U1453/Y (1.4086 1.438) load=0.123093(pf) 

tx_core/dma_reg_tx/U1409/A (1.2146 1.2396) slew=(0.0901 0.0843)
tx_core/dma_reg_tx/U1409/Y (1.3594 1.3915) load=0.0727215(pf) 

tx_core/dma_reg_tx/U1410/A (1.2161 1.2411) slew=(0.0901 0.0843)
tx_core/dma_reg_tx/U1410/Y (1.3493 1.3821) load=0.0592602(pf) 

tx_core/dma_reg_tx/U1411/A (1.2161 1.2411) slew=(0.0901 0.0843)
tx_core/dma_reg_tx/U1411/Y (1.3688 1.4003) load=0.0818101(pf) 

tx_core/dma_reg_tx/U1412/A (1.2217 1.2463) slew=(0.0971 0.0898)
tx_core/dma_reg_tx/U1412/Y (1.3754 1.4068) load=0.0814784(pf) 

tx_core/dma_reg_tx/U1413/A (1.2226 1.2472) slew=(0.0971 0.0898)
tx_core/dma_reg_tx/U1413/Y (1.394 1.4244) load=0.102055(pf) 

tx_core/dma_reg_tx/U1414/A (1.2231 1.2477) slew=(0.0971 0.0898)
tx_core/dma_reg_tx/U1414/Y (1.4043 1.434) load=0.113441(pf) 

tx_core/dma_reg_tx/U1415/A (1.2133 1.2385) slew=(0.0862 0.0813)
tx_core/dma_reg_tx/U1415/Y (1.3576 1.3896) load=0.0729337(pf) 

tx_core/dma_reg_tx/U1416/A (1.2139 1.2391) slew=(0.0862 0.0813)
tx_core/dma_reg_tx/U1416/Y (1.3695 1.4008) load=0.085938(pf) 

tx_core/dma_reg_tx/U1417/A (1.2139 1.2391) slew=(0.0862 0.0813)
tx_core/dma_reg_tx/U1417/Y (1.3896 1.4196) load=0.109227(pf) 

tx_core/dma_reg_tx/U1596/A (1.1777 1.2073) slew=(0.0366 0.0388)
tx_core/dma_reg_tx/U1596/Y (1.3113 1.3446) load=0.0711277(pf) 

tx_core/dma_reg_tx/U1394/A (1.2316 1.2573) slew=(0.0924 0.0856)
tx_core/dma_reg_tx/U1394/Y (1.3681 1.4014) load=0.0626(pf) 

tx_core/dma_reg_tx/U1395/A (1.2315 1.2572) slew=(0.0924 0.0856)
tx_core/dma_reg_tx/U1395/Y (1.3854 1.4175) load=0.0827219(pf) 

tx_core/dma_reg_tx/U1396/A (1.2316 1.2573) slew=(0.0924 0.0856)
tx_core/dma_reg_tx/U1396/Y (1.3718 1.4048) load=0.0668387(pf) 

tx_core/dma_reg_tx/U1397/A (1.2363 1.2617) slew=(0.098 0.09)
tx_core/dma_reg_tx/U1397/Y (1.3771 1.41) load=0.0662799(pf) 

tx_core/dma_reg_tx/U1398/A (1.2371 1.2625) slew=(0.098 0.09)
tx_core/dma_reg_tx/U1398/Y (1.3855 1.418) load=0.0751366(pf) 

tx_core/dma_reg_tx/U1399/A (1.2356 1.261) slew=(0.098 0.09)
tx_core/dma_reg_tx/U1399/Y (1.3779 1.4108) load=0.0681036(pf) 

tx_core/tx_crc/crcpkt0/n308__L1_I0/A (1.3622 1.3836) slew=(0.1484 0.1297)
tx_core/tx_crc/crcpkt0/n308__L1_I0/Y (1.5929 1.6205) load=0.227718(pf) 

tx_core/tx_crc/crcpkt0/n308__L1_I1/A (1.3583 1.3798) slew=(0.1484 0.1297)
tx_core/tx_crc/crcpkt0/n308__L1_I1/Y (1.5855 1.6135) load=0.219553(pf) 

tx_core/tx_crc/crcpkt0/n317__L1_I0/A (1.3921 1.4112) slew=(0.1942 0.1657)
tx_core/tx_crc/crcpkt0/n317__L1_I0/Y (1.6061 1.6367) load=0.180134(pf) 

tx_core/tx_crc/crcpkt0/n317__L1_I1/A (1.393 1.4121) slew=(0.1942 0.1657)
tx_core/tx_crc/crcpkt0/n317__L1_I1/Y (1.6145 1.6444) load=0.197437(pf) 

tx_core/tx_crc/crcpkt0/n317__L1_I2/A (1.3964 1.4155) slew=(0.1942 0.1657)
tx_core/tx_crc/crcpkt0/n317__L1_I2/Y (1.597 1.6288) load=0.149442(pf) 

tx_core/tx_crc/crcpkt0/n307__L1_I0/A (1.3745 1.3952) slew=(0.1658 0.1434)
tx_core/tx_crc/crcpkt0/n307__L1_I0/Y (1.6027 1.6313) load=0.218496(pf) 

tx_core/tx_crc/crcpkt0/n307__L1_I1/A (1.379 1.3997) slew=(0.1658 0.1434)
tx_core/tx_crc/crcpkt0/n307__L1_I1/Y (1.6171 1.6448) load=0.241296(pf) 

tx_core/tx_crc/crcpkt2/n306__L1_I0/A (1.3707 1.3916) slew=(0.1627 0.141)
tx_core/tx_crc/crcpkt2/n306__L1_I0/Y (1.6024 1.6306) load=0.227129(pf) 

tx_core/tx_crc/crcpkt2/n306__L1_I1/A (1.3746 1.3955) slew=(0.1627 0.141)
tx_core/tx_crc/crcpkt2/n306__L1_I1/Y (1.6087 1.6367) load=0.232699(pf) 

tx_core/tx_crc/crcpkt0/n306__L1_I0/A (1.3766 1.3974) slew=(0.1645 0.1423)
tx_core/tx_crc/crcpkt0/n306__L1_I0/Y (1.6061 1.6345) load=0.221602(pf) 

tx_core/tx_crc/crcpkt0/n306__L1_I1/A (1.3736 1.3944) slew=(0.1645 0.1423)
tx_core/tx_crc/crcpkt0/n306__L1_I1/Y (1.6085 1.6365) load=0.234146(pf) 

tx_core/tx_crc/crcpkt0/n319__L1_I0/A (1.374 1.3906) slew=(0.2269 0.1923)
tx_core/tx_crc/crcpkt0/n319__L1_I0/Y (1.6057 1.6353) load=0.21456(pf) 

tx_core/tx_crc/crcpkt0/n319__L1_I1/A (1.3736 1.3902) slew=(0.2269 0.1923)
tx_core/tx_crc/crcpkt0/n319__L1_I1/Y (1.6214 1.6496) load=0.251645(pf) 

tx_core/tx_crc/crcpkt0/n319__L1_I2/A (1.3741 1.3907) slew=(0.2269 0.1923)
tx_core/tx_crc/crcpkt0/n319__L1_I2/Y (1.6102 1.6394) load=0.224718(pf) 

tx_core/tx_crc/crcpkt2/n317__L1_I0/A (1.3492 1.3679) slew=(0.1896 0.1622)
tx_core/tx_crc/crcpkt2/n317__L1_I0/Y (1.6112 1.637) load=0.291686(pf) 

tx_core/tx_crc/crcpkt2/n317__L1_I1/A (1.3448 1.3635) slew=(0.1896 0.1622)
tx_core/tx_crc/crcpkt2/n317__L1_I1/Y (1.6018 1.628) load=0.280184(pf) 

tx_core/tx_crc/crcpkt2/n310__L1_I0/A (1.3643 1.3852) slew=(0.1551 0.1351)
tx_core/tx_crc/crcpkt2/n310__L1_I0/Y (1.6117 1.6379) load=0.264748(pf) 

tx_core/tx_crc/crcpkt2/n310__L1_I1/A (1.3641 1.385) slew=(0.1551 0.1351)
tx_core/tx_crc/crcpkt2/n310__L1_I1/Y (1.611 1.6373) load=0.263721(pf) 

tx_core/tx_crc/crcpkt2/n323__L1_I0/A (1.3787 1.395) slew=(0.227 0.1925)
tx_core/tx_crc/crcpkt2/n323__L1_I0/Y (1.6141 1.6431) load=0.222958(pf) 

tx_core/tx_crc/crcpkt2/n323__L1_I1/A (1.3784 1.3947) slew=(0.227 0.1924)
tx_core/tx_crc/crcpkt2/n323__L1_I1/Y (1.6156 1.6444) load=0.227109(pf) 

tx_core/tx_crc/crcpkt2/n323__L1_I2/A (1.3783 1.3946) slew=(0.227 0.1924)
tx_core/tx_crc/crcpkt2/n323__L1_I2/Y (1.6198 1.6483) load=0.23716(pf) 

tx_core/tx_crc/crcpkt0/n322__L2_I1/A (1.3859 1.4144) slew=(0.0668 0.0581)
tx_core/tx_crc/crcpkt0/n322__L2_I1/Y (1.5849 1.6137) load=0.170347(pf) 

tx_core/tx_crc/crcpkt0/n322__L2_I0/A (1.3857 1.4142) slew=(0.0668 0.0581)
tx_core/tx_crc/crcpkt0/n322__L2_I0/Y (1.5882 1.6167) load=0.178325(pf) 

tx_core/tx_crc/crcpkt0/n322__L2_I3/A (1.3819 1.4107) slew=(0.061 0.0534)
tx_core/tx_crc/crcpkt0/n322__L2_I3/Y (1.5923 1.62) load=0.197995(pf) 

tx_core/tx_crc/crcpkt0/n322__L2_I2/A (1.3815 1.4103) slew=(0.061 0.0534)
tx_core/tx_crc/crcpkt0/n322__L2_I2/Y (1.5909 1.6186) load=0.195459(pf) 

FECTS_clks_clk___L7_I14/A (1.2375 1.2604) slew=(0.041 0.0351)
FECTS_clks_clk___L7_I14/Y (1.3658 1.392) load=0.0112618(pf) 

tx_core/tx_rs/U132/A (1.2632 1.2858) slew=(0.0532 0.0452)
tx_core/tx_rs/U132/Y (1.3808 1.4073) load=0.0493901(pf) 

tx_core/tx_rs/U139/A (1.263 1.2856) slew=(0.0532 0.0452)
tx_core/tx_rs/U139/Y (1.3932 1.4187) load=0.063707(pf) 

tx_core/tx_rs/U145/A (1.263 1.2856) slew=(0.0532 0.0452)
tx_core/tx_rs/U145/Y (1.3903 1.416) load=0.0604147(pf) 

FECTS_clks_clk___L7_I13/A (1.2577 1.2811) slew=(0.0422 0.0361)
FECTS_clks_clk___L7_I13/Y (1.386 1.4129) load=0.0111687(pf) 

FECTS_clks_clk___L7_I12/A (1.3872 1.4088) slew=(0.1079 0.0913)
FECTS_clks_clk___L7_I12/Y (1.6008 1.6252) load=0.196175(pf) 

FECTS_clks_clk___L7_I11/A (1.3891 1.4107) slew=(0.1079 0.0913)
FECTS_clks_clk___L7_I11/Y (1.6058 1.63) load=0.203314(pf) 

FECTS_clks_clk___L7_I10/A (1.3888 1.4104) slew=(0.1079 0.0913)
FECTS_clks_clk___L7_I10/Y (1.6086 1.6324) load=0.210324(pf) 

FECTS_clks_clk___L7_I9/A (1.3895 1.4113) slew=(0.1081 0.0915)
FECTS_clks_clk___L7_I9/Y (1.6053 1.6297) load=0.201081(pf) 

FECTS_clks_clk___L7_I8/A (1.3895 1.4113) slew=(0.1081 0.0915)
FECTS_clks_clk___L7_I8/Y (1.6053 1.6298) load=0.201189(pf) 

FECTS_clks_clk___L7_I7/A (1.3891 1.4109) slew=(0.1081 0.0915)
FECTS_clks_clk___L7_I7/Y (1.608 1.6322) load=0.208279(pf) 

FECTS_clks_clk___L7_I6/A (1.3968 1.4182) slew=(0.1137 0.0961)
FECTS_clks_clk___L7_I6/Y (1.6135 1.6379) load=0.20204(pf) 

tx_core/tx_rs/U149/A (1.3926 1.4141) slew=(0.1137 0.0961)
tx_core/tx_rs/U149/Y (1.6156 1.6387) load=0.158691(pf) 

tx_core/tx_rs/U143/A (1.3958 1.4173) slew=(0.1137 0.0961)
tx_core/tx_rs/U143/Y (1.6177 1.6409) load=0.15747(pf) 

tx_core/tx_rs/U140/A (1.3916 1.4131) slew=(0.1137 0.0961)
tx_core/tx_rs/U140/Y (1.6154 1.6385) load=0.159704(pf) 

tx_core/tx_crc/crcpkt1/n314__L1_I0/A (1.3419 1.3606) slew=(0.178 0.153)
tx_core/tx_crc/crcpkt1/n314__L1_I0/Y (1.5967 1.6221) load=0.27743(pf) 

tx_core/tx_crc/crcpkt1/n314__L1_I1/A (1.3471 1.3658) slew=(0.178 0.153)
tx_core/tx_crc/crcpkt1/n314__L1_I1/Y (1.5877 1.6143) load=0.244672(pf) 

tx_core/tx_crc/crcpkt1/n307__L1_I0/A (1.3843 1.4007) slew=(0.2213 0.1878)
tx_core/tx_crc/crcpkt1/n307__L1_I0/Y (1.6089 1.6384) load=0.199254(pf) 

tx_core/tx_crc/crcpkt1/n307__L1_I1/A (1.3837 1.4001) slew=(0.2213 0.1878)
tx_core/tx_crc/crcpkt1/n307__L1_I1/Y (1.6137 1.6427) load=0.211703(pf) 

tx_core/tx_crc/crcpkt1/n307__L1_I2/A (1.3843 1.4006) slew=(0.2213 0.1878)
tx_core/tx_crc/crcpkt1/n307__L1_I2/Y (1.605 1.6347) load=0.190434(pf) 

tx_core/tx_crc/crcpkt1/n313__L1_I0/A (1.3764 1.393) slew=(0.2151 0.1828)
tx_core/tx_crc/crcpkt1/n313__L1_I0/Y (1.6125 1.6406) load=0.226927(pf) 

tx_core/tx_crc/crcpkt1/n313__L1_I1/A (1.3763 1.3929) slew=(0.2151 0.1828)
tx_core/tx_crc/crcpkt1/n313__L1_I1/Y (1.6125 1.6407) load=0.227315(pf) 

tx_core/tx_crc/crcpkt1/n313__L1_I2/A (1.3765 1.393) slew=(0.2151 0.1828)
tx_core/tx_crc/crcpkt1/n313__L1_I2/Y (1.6022 1.6311) load=0.203037(pf) 

tx_core/axi_master/link_addr_1_fifo/n31__L1_I0/A (1.3273 1.3547) slew=(0.1159 0.1045)
tx_core/axi_master/link_addr_1_fifo/n31__L1_I0/Y (1.5387 1.5712) load=0.189394(pf) 

tx_core/axi_master/link_addr_1_fifo/n31__L1_I1/A (1.3268 1.3542) slew=(0.1159 0.1045)
tx_core/axi_master/link_addr_1_fifo/n31__L1_I1/Y (1.5514 1.5828) load=0.219978(pf) 

tx_core/axi_master/link_addr_1_fifo/n32__L1_I0/A (1.3269 1.3542) slew=(0.1179 0.1061)
tx_core/axi_master/link_addr_1_fifo/n32__L1_I0/Y (1.5509 1.5824) load=0.218121(pf) 

tx_core/axi_master/link_addr_1_fifo/n32__L1_I1/A (1.3283 1.3556) slew=(0.1179 0.1061)
tx_core/axi_master/link_addr_1_fifo/n32__L1_I1/Y (1.5385 1.5712) load=0.186247(pf) 

tx_core/axi_master/link_addr_1_fifo/n29__L1_I0/A (1.3303 1.3575) slew=(0.12 0.1077)
tx_core/axi_master/link_addr_1_fifo/n29__L1_I0/Y (1.5409 1.5736) load=0.186693(pf) 

tx_core/axi_master/link_addr_1_fifo/n29__L1_I1/A (1.3306 1.3578) slew=(0.12 0.1077)
tx_core/axi_master/link_addr_1_fifo/n29__L1_I1/Y (1.5557 1.5872) load=0.220246(pf) 

tx_core/axi_master/link_addr_1_fifo/n30__L1_I0/A (1.3396 1.3663) slew=(0.1282 0.1141)
tx_core/axi_master/link_addr_1_fifo/n30__L1_I0/Y (1.5511 1.5839) load=0.18722(pf) 

tx_core/axi_master/link_addr_1_fifo/n30__L1_I1/A (1.3392 1.3659) slew=(0.1282 0.1141)
tx_core/axi_master/link_addr_1_fifo/n30__L1_I1/Y (1.5654 1.597) load=0.221274(pf) 

tx_core/axi_master/link_addr_1_fifo/n33__L1_I0/A (1.3403 1.367) slew=(0.1308 0.1162)
tx_core/axi_master/link_addr_1_fifo/n33__L1_I0/Y (1.5568 1.5894) load=0.198313(pf) 

tx_core/axi_master/link_addr_1_fifo/n33__L1_I1/A (1.3403 1.367) slew=(0.1308 0.1162)
tx_core/axi_master/link_addr_1_fifo/n33__L1_I1/Y (1.571 1.6025) load=0.231167(pf) 

tx_core/axi_master/n207__L2_I4/A (1.4251 1.4577) slew=(0.0356 0.0329)
tx_core/axi_master/n207__L2_I4/Y (1.6361 1.6652) load=0.204242(pf) 

tx_core/axi_master/n207__L2_I3/A (1.425 1.4576) slew=(0.0356 0.0329)
tx_core/axi_master/n207__L2_I3/Y (1.6396 1.6684) load=0.212576(pf) 

tx_core/axi_master/n207__L2_I2/A (1.4224 1.455) slew=(0.0369 0.034)
tx_core/axi_master/n207__L2_I2/Y (1.6372 1.6661) load=0.212806(pf) 

tx_core/axi_master/link_addr_1_fifo/U18/A (1.4182 1.4513) slew=(0.0272 0.0261)
tx_core/axi_master/link_addr_1_fifo/U18/Y (1.5043 1.5444) load=0.0221375(pf) 

tx_core/axi_master/arid_d_reg[0]/CLK (1.5141 1.5396) RiseTrig slew=(0.1516 0.1277)

tx_core/axi_master/arid_d_reg[1]/CLK (1.5143 1.5398) RiseTrig slew=(0.1516 0.1277)

tx_core/axi_master/arvalid_d_reg/CLK (1.5171 1.5426) RiseTrig slew=(0.1516 0.1277)

tx_core/axi_master/ch_gnt_2d_reg[0]/CLK (1.5183 1.5438) RiseTrig slew=(0.1516 0.1277)

tx_core/axi_master/ch_gnt_2d_reg[1]/CLK (1.5165 1.542) RiseTrig slew=(0.1516 0.1277)

tx_core/axi_master/ch_gnt_2d_reg[2]/CLK (1.5183 1.5438) RiseTrig slew=(0.1516 0.1277)

tx_core/axi_master/ch_gnt_d_reg[0]/CLK (1.5189 1.5444) RiseTrig slew=(0.1516 0.1277)

tx_core/axi_master/ch_gnt_d_reg[1]/CLK (1.5183 1.5438) RiseTrig slew=(0.1516 0.1277)

tx_core/axi_master/ch_gnt_d_reg[2]/CLK (1.5181 1.5436) RiseTrig slew=(0.1516 0.1277)

tx_core/axi_master/cur_chstate_1_reg[0]/CLK (1.5133 1.5388) RiseTrig slew=(0.1516 0.1277)

tx_core/axi_master/cur_chstate_1_reg[1]/CLK (1.5137 1.5392) RiseTrig slew=(0.1516 0.1277)

tx_core/axi_master/cur_chstate_2_reg[0]/CLK (1.5195 1.545) RiseTrig slew=(0.1516 0.1277)

tx_core/axi_master/cur_state_reg[0]/CLK (1.515 1.5405) RiseTrig slew=(0.1516 0.1277)

tx_core/axi_master/cur_state_reg[1]/CLK (1.5144 1.5399) RiseTrig slew=(0.1516 0.1277)

tx_core/axi_master/link_addr_1_fifo/depth_left_reg[1]/CLK (1.5141 1.5396) RiseTrig slew=(0.1516 0.1277)

tx_core/axi_master/arburst_d_reg/CLK (1.5172 1.5427) RiseTrig slew=(0.1516 0.1277)

tx_core/axi_master/cur_chstate_2_reg[1]/CLK (1.5196 1.5451) RiseTrig slew=(0.1516 0.1277)

tx_core/dma_reg_tx/U1427/A (1.1644 1.188) slew=(0.1229 0.11)
tx_core/dma_reg_tx/U1427/Y (1.3341 1.3651) load=0.0947772(pf) 

tx_core/dma_reg_tx/n3707__I2/A (1.1642 1.1878) slew=(0.1229 0.11)
tx_core/dma_reg_tx/n3707__I2/Y (1.2983 1.334) load=0.00944679(pf) 

tx_core/dma_reg_tx/U1429/A (1.1641 1.1877) slew=(0.1229 0.11)
tx_core/dma_reg_tx/U1429/Y (1.3193 1.3511) load=0.0777748(pf) 

tx_core/dma_reg_tx/U1430/A (1.1668 1.1904) slew=(0.1236 0.1106)
tx_core/dma_reg_tx/U1430/Y (1.3268 1.3584) load=0.0832003(pf) 

tx_core/dma_reg_tx/U1431/A (1.1657 1.1893) slew=(0.1236 0.1106)
tx_core/dma_reg_tx/U1431/Y (1.3362 1.3672) load=0.0955031(pf) 

tx_core/dma_reg_tx/U1432/A (1.1655 1.1891) slew=(0.1236 0.1106)
tx_core/dma_reg_tx/U1432/Y (1.3238 1.3555) load=0.0812272(pf) 

tx_core/dma_reg_tx/U1433/A (1.1493 1.1739) slew=(0.1044 0.0956)
tx_core/dma_reg_tx/U1433/Y (1.3053 1.3371) load=0.0826828(pf) 

tx_core/dma_reg_tx/U1434/A (1.1529 1.1775) slew=(0.1044 0.0956)
tx_core/dma_reg_tx/U1434/Y (1.2803 1.3138) load=0.0493793(pf) 

tx_core/dma_reg_tx/U1435/A (1.1531 1.1777) slew=(0.1044 0.0956)
tx_core/dma_reg_tx/U1435/Y (1.3348 1.365) load=0.112534(pf) 

tx_core/dma_reg_tx/U1436/A (1.1572 1.1844) slew=(0.0657 0.0607)
tx_core/dma_reg_tx/U1436/Y (1.3445 1.373) load=0.126658(pf) 

tx_core/dma_reg_tx/U1437/A (1.1571 1.1843) slew=(0.0657 0.0607)
tx_core/dma_reg_tx/U1437/Y (1.291 1.3232) load=0.0652815(pf) 

tx_core/dma_reg_tx/U1438/A (1.1568 1.184) slew=(0.0657 0.0607)
tx_core/dma_reg_tx/U1438/Y (1.3008 1.3323) load=0.0768565(pf) 

tx_core/dma_reg_tx/U1439/A (1.1676 1.1938) slew=(0.0792 0.0744)
tx_core/dma_reg_tx/U1439/Y (1.295 1.3283) load=0.0549001(pf) 

tx_core/dma_reg_tx/U1440/A (1.1684 1.1946) slew=(0.0792 0.0744)
tx_core/dma_reg_tx/U1440/Y (1.3138 1.346) load=0.0757149(pf) 

tx_core/dma_reg_tx/U1441/A (1.1686 1.1948) slew=(0.0792 0.0744)
tx_core/dma_reg_tx/U1441/Y (1.3407 1.3711) load=0.106532(pf) 

tx_core/dma_reg_tx/U1442/A (1.1669 1.1932) slew=(0.0767 0.0722)
tx_core/dma_reg_tx/U1442/Y (1.3435 1.3735) load=0.112203(pf) 

tx_core/dma_reg_tx/U1443/A (1.168 1.1943) slew=(0.0767 0.0722)
tx_core/dma_reg_tx/U1443/Y (1.2936 1.327) load=0.0534146(pf) 

tx_core/dma_reg_tx/U1444/A (1.168 1.1943) slew=(0.0767 0.0722)
tx_core/dma_reg_tx/U1444/Y (1.3195 1.3511) load=0.0831786(pf) 

tx_core/dma_reg_tx/U1418/A (1.1704 1.1961) slew=(0.088 0.0816)
tx_core/dma_reg_tx/U1418/Y (1.305 1.3379) load=0.0612788(pf) 

tx_core/dma_reg_tx/U1419/A (1.171 1.1967) slew=(0.088 0.0816)
tx_core/dma_reg_tx/U1419/Y (1.3388 1.3695) load=0.0996686(pf) 

tx_core/dma_reg_tx/U1420/A (1.1706 1.1963) slew=(0.088 0.0816)
tx_core/dma_reg_tx/U1420/Y (1.3506 1.3806) load=0.113883(pf) 

tx_core/dma_reg_tx/U1421/A (1.1725 1.1981) slew=(0.0886 0.0821)
tx_core/dma_reg_tx/U1421/Y (1.3499 1.38) load=0.110669(pf) 

tx_core/dma_reg_tx/U1422/A (1.1725 1.1981) slew=(0.0886 0.0821)
tx_core/dma_reg_tx/U1422/Y (1.3186 1.3507) load=0.074461(pf) 

tx_core/dma_reg_tx/U1423/A (1.1713 1.1969) slew=(0.0886 0.0821)
tx_core/dma_reg_tx/U1423/Y (1.3137 1.3461) load=0.0701765(pf) 

tx_core/dma_reg_tx/U1424/A (1.164 1.1901) slew=(0.0799 0.0752)
tx_core/dma_reg_tx/U1424/Y (1.3512 1.3806) load=0.123771(pf) 

tx_core/dma_reg_tx/U1425/A (1.1641 1.1902) slew=(0.0799 0.0752)
tx_core/dma_reg_tx/U1425/Y (1.3426 1.3726) load=0.113786(pf) 

tx_core/dma_reg_tx/U1426/A (1.1634 1.1895) slew=(0.0799 0.0752)
tx_core/dma_reg_tx/U1426/Y (1.3381 1.3683) load=0.109331(pf) 

tx_core/dma_reg_tx/U1400/A (1.1864 1.2119) slew=(0.0904 0.0828)
tx_core/dma_reg_tx/U1400/Y (1.3175 1.3504) load=0.0567434(pf) 

tx_core/dma_reg_tx/U1401/A (1.1877 1.2132) slew=(0.0904 0.0828)
tx_core/dma_reg_tx/U1401/Y (1.3198 1.3526) load=0.0578739(pf) 

tx_core/dma_reg_tx/U1402/A (1.1881 1.2136) slew=(0.0904 0.0828)
tx_core/dma_reg_tx/U1402/Y (1.3333 1.3653) load=0.0730703(pf) 

tx_core/dma_reg_tx/U1403/A (1.1824 1.2083) slew=(0.0837 0.0775)
tx_core/dma_reg_tx/U1403/Y (1.3324 1.3641) load=0.0800859(pf) 

tx_core/dma_reg_tx/U1404/A (1.1816 1.2075) slew=(0.0837 0.0775)
tx_core/dma_reg_tx/U1404/Y (1.3168 1.3495) load=0.062938(pf) 

tx_core/dma_reg_tx/U1405/A (1.1811 1.207) slew=(0.0837 0.0775)
tx_core/dma_reg_tx/U1405/Y (1.3228 1.355) load=0.0704171(pf) 

tx_core/dma_reg_tx/U1406/A (1.2018 1.2267) slew=(0.1055 0.0948)
tx_core/dma_reg_tx/U1406/Y (1.3344 1.3674) load=0.0551319(pf) 

tx_core/dma_reg_tx/U1407/A (1.2021 1.227) slew=(0.1055 0.0948)
tx_core/dma_reg_tx/U1407/Y (1.3432 1.3757) load=0.065013(pf) 

tx_core/dma_reg_tx/U1408/A (1.2023 1.2272) slew=(0.1055 0.0948)
tx_core/dma_reg_tx/U1408/Y (1.3499 1.382) load=0.0725979(pf) 

tx_core/dma_reg_tx/U1636/A (1.1844 1.212) slew=(0.0262 0.0238)
tx_core/dma_reg_tx/U1636/Y (1.2902 1.3216) load=0.0425684(pf) 

tx_core/dma_reg_tx/U1481/A (1.1915 1.2167) slew=(0.099 0.0898)
tx_core/dma_reg_tx/U1481/Y (1.3451 1.3769) load=0.0810042(pf) 

tx_core/dma_reg_tx/U1482/A (1.1926 1.2178) slew=(0.099 0.0898)
tx_core/dma_reg_tx/U1482/Y (1.3144 1.3482) load=0.0446814(pf) 

tx_core/dma_reg_tx/U1483/A (1.1929 1.2181) slew=(0.099 0.0898)
tx_core/dma_reg_tx/U1483/Y (1.3305 1.3632) load=0.0623902(pf) 

tx_core/dma_reg_tx/U1484/A (1.1899 1.2152) slew=(0.0969 0.0881)
tx_core/dma_reg_tx/U1484/Y (1.3289 1.3615) load=0.0644369(pf) 

tx_core/dma_reg_tx/U1485/A (1.1917 1.217) slew=(0.0969 0.0881)
tx_core/dma_reg_tx/U1485/Y (1.322 1.3551) load=0.0543416(pf) 

tx_core/dma_reg_tx/U1486/A (1.1917 1.217) slew=(0.0969 0.0881)
tx_core/dma_reg_tx/U1486/Y (1.3374 1.3696) load=0.072297(pf) 

FECTS_clks_clk___L7_I5/A (1.2227 1.2446) slew=(0.0412 0.0353)
FECTS_clks_clk___L7_I5/Y (1.3678 1.3916) load=0.0501533(pf) 

FECTS_clks_clk___L7_I4/A (1.2656 1.287) slew=(0.0637 0.0542)
FECTS_clks_clk___L7_I4/Y (1.3955 1.4224) load=0.010859(pf) 

tx_core/tx_rs/U152/A (1.2647 1.2861) slew=(0.0637 0.0542)
tx_core/tx_rs/U152/Y (1.3763 1.4032) load=0.0411228(pf) 

tx_core/tx_rs/U148/A (1.2653 1.2867) slew=(0.0637 0.0542)
tx_core/tx_rs/U148/Y (1.3868 1.4125) load=0.0514629(pf) 

FECTS_clks_clk___L7_I3/A (1.2425 1.2619) slew=(0.0804 0.0676)
FECTS_clks_clk___L7_I3/Y (1.3737 1.3999) load=0.0106294(pf) 

FECTS_clks_clk___L7_I2/A (1.2435 1.2629) slew=(0.0804 0.0676)
FECTS_clks_clk___L7_I2/Y (1.3747 1.4009) load=0.0105947(pf) 

tx_core/tx_rs/U138/A (1.2424 1.2618) slew=(0.0804 0.0676)
tx_core/tx_rs/U138/Y (1.3696 1.394) load=0.0544497(pf) 

FECTS_clks_clk___L7_I1/A (1.2585 1.2772) slew=(0.0966 0.081)
FECTS_clks_clk___L7_I1/Y (1.3909 1.4179) load=0.0104929(pf) 

FECTS_clks_clk___L7_I0/A (1.2593 1.278) slew=(0.0966 0.081)
FECTS_clks_clk___L7_I0/Y (1.3918 1.4188) load=0.0106294(pf) 

tx_core/tx_rs/U134/A (1.2589 1.2776) slew=(0.0966 0.081)
tx_core/tx_rs/U134/Y (1.3827 1.4077) load=0.047209(pf) 

tx_core/tx_crc/crcpkt2/n324__L1_I0/A (1.3234 1.3424) slew=(0.1621 0.1404)
tx_core/tx_crc/crcpkt2/n324__L1_I0/Y (1.5844 1.6082) load=0.294834(pf) 

tx_core/tx_crc/crcpkt2/n324__L1_I1/A (1.323 1.342) slew=(0.1621 0.1404)
tx_core/tx_crc/crcpkt2/n324__L1_I1/Y (1.5728 1.5975) load=0.26892(pf) 

tx_core/tx_crc/crcpkt2/n314__L1_I0/A (1.3275 1.3459) slew=(0.1755 0.1509)
tx_core/tx_crc/crcpkt2/n314__L1_I0/Y (1.5963 1.6199) load=0.310087(pf) 

tx_core/tx_crc/crcpkt2/n314__L1_I1/A (1.3322 1.3506) slew=(0.1755 0.1509)
tx_core/tx_crc/crcpkt2/n314__L1_I1/Y (1.6012 1.6248) load=0.31056(pf) 

tx_core/tx_crc/crcpkt0/n310__L1_I0/A (1.3265 1.3452) slew=(0.1682 0.1452)
tx_core/tx_crc/crcpkt0/n310__L1_I0/Y (1.5871 1.6111) load=0.29263(pf) 

tx_core/tx_crc/crcpkt0/n310__L1_I1/A (1.3266 1.3453) slew=(0.1682 0.1452)
tx_core/tx_crc/crcpkt0/n310__L1_I1/Y (1.5907 1.6145) load=0.300872(pf) 

tx_core/tx_crc/crcpkt1/n322__L1_I0/A (1.3318 1.3521) slew=(0.1411 0.1231)
tx_core/tx_crc/crcpkt1/n322__L1_I0/Y (1.6008 1.6233) load=0.317552(pf) 

tx_core/tx_crc/crcpkt1/n322__L1_I1/A (1.3319 1.3522) slew=(0.1411 0.1231)
tx_core/tx_crc/crcpkt1/n322__L1_I1/Y (1.5922 1.6154) load=0.297486(pf) 

tx_core/tx_crc/crcpkt1/n323__L1_I0/A (1.3321 1.3524) slew=(0.141 0.1231)
tx_core/tx_crc/crcpkt1/n323__L1_I0/Y (1.5994 1.622) load=0.313501(pf) 

tx_core/tx_crc/crcpkt1/n323__L1_I1/A (1.3321 1.3524) slew=(0.141 0.1231)
tx_core/tx_crc/crcpkt1/n323__L1_I1/Y (1.5867 1.6104) load=0.28439(pf) 

tx_core/tx_crc/crcpkt1/n315__L1_I0/A (1.3984 1.4145) slew=(0.2271 0.1925)
tx_core/tx_crc/crcpkt1/n315__L1_I0/Y (1.6044 1.6357) load=0.155327(pf) 

tx_core/tx_crc/crcpkt1/n315__L1_I1/A (1.398 1.4141) slew=(0.2271 0.1925)
tx_core/tx_crc/crcpkt1/n315__L1_I1/Y (1.6045 1.6357) load=0.156462(pf) 

tx_core/tx_crc/crcpkt1/n315__L1_I2/A (1.3979 1.414) slew=(0.2271 0.1925)
tx_core/tx_crc/crcpkt1/n315__L1_I2/Y (1.6099 1.6406) load=0.169104(pf) 

tx_core/tx_crc/crcpkt1/n315__L1_I3/A (1.3977 1.4138) slew=(0.2271 0.1925)
tx_core/tx_crc/crcpkt1/n315__L1_I3/Y (1.6103 1.6411) load=0.170645(pf) 

tx_core/axi_master/n206__L1_I0/A (1.3765 1.3934) slew=(0.2114 0.1798)
tx_core/axi_master/n206__L1_I0/Y (1.6157 1.6435) load=0.234755(pf) 

tx_core/axi_master/n206__L1_I1/A (1.3781 1.395) slew=(0.2114 0.1798)
tx_core/axi_master/n206__L1_I1/Y (1.6103 1.6387) load=0.218695(pf) 

tx_core/axi_master/n206__L1_I2/A (1.3776 1.3945) slew=(0.2114 0.1798)
tx_core/axi_master/n206__L1_I2/Y (1.6029 1.6319) load=0.202765(pf) 

tx_core/axi_master/n206__L1_I3/A (1.3776 1.3945) slew=(0.2114 0.1798)
tx_core/axi_master/n206__L1_I3/Y (1.6104 1.6388) load=0.2202(pf) 

tx_core/axi_master/n205__L1_I0/A (1.3656 1.3833) slew=(0.1983 0.1691)
tx_core/axi_master/n205__L1_I0/Y (1.6341 1.659) load=0.304817(pf) 

tx_core/axi_master/n205__L1_I1/A (1.3601 1.3778) slew=(0.1983 0.1691)
tx_core/axi_master/n205__L1_I1/Y (1.6148 1.641) load=0.273202(pf) 

tx_core/axi_master/n205__L1_I2/A (1.3658 1.3835) slew=(0.1983 0.1691)
tx_core/axi_master/n205__L1_I2/Y (1.6223 1.6483) load=0.277352(pf) 

tx_core/tx_crc/crcpkt0/n325__L1_I0/A (1.3422 1.3658) slew=(0.123 0.1102)
tx_core/tx_crc/crcpkt0/n325__L1_I0/Y (1.6097 1.6343) load=0.317591(pf) 

tx_core/tx_crc/crcpkt0/n325__L1_I1/A (1.3427 1.3663) slew=(0.123 0.1102)
tx_core/tx_crc/crcpkt0/n325__L1_I1/Y (1.6101 1.6348) load=0.317584(pf) 

tx_core/tx_crc/crcpkt2/n313__L1_I0/A (1.4296 1.4477) slew=(0.2226 0.1888)
tx_core/tx_crc/crcpkt2/n313__L1_I0/Y (1.6279 1.6615) load=0.138667(pf) 

tx_core/tx_crc/crcpkt2/n313__L1_I1/A (1.4294 1.4475) slew=(0.2226 0.1888)
tx_core/tx_crc/crcpkt2/n313__L1_I1/Y (1.6282 1.6617) load=0.139717(pf) 

tx_core/tx_crc/crcpkt2/n313__L1_I2/A (1.4295 1.4476) slew=(0.2226 0.1888)
tx_core/tx_crc/crcpkt2/n313__L1_I2/Y (1.6304 1.6637) load=0.144506(pf) 

tx_core/tx_crc/crcpkt2/n313__L1_I3/A (1.4294 1.4475) slew=(0.2226 0.1888)
tx_core/tx_crc/crcpkt2/n313__L1_I3/Y (1.6339 1.6669) load=0.152768(pf) 

tx_core/tx_crc/crcpkt2/n312__L1_I0/A (1.395 1.416) slew=(0.1709 0.1475)
tx_core/tx_crc/crcpkt2/n312__L1_I0/Y (1.6332 1.6617) load=0.240491(pf) 

tx_core/tx_crc/crcpkt2/n312__L1_I1/A (1.3906 1.4116) slew=(0.1709 0.1475)
tx_core/tx_crc/crcpkt2/n312__L1_I1/Y (1.637 1.6647) load=0.259333(pf) 

tx_core/tx_crc/crcpkt0/n316__L1_I0/A (1.3997 1.4191) slew=(0.2005 0.1709)
tx_core/tx_crc/crcpkt0/n316__L1_I0/Y (1.6428 1.6718) load=0.245958(pf) 

tx_core/tx_crc/crcpkt0/n316__L1_I1/A (1.4046 1.424) slew=(0.2005 0.1709)
tx_core/tx_crc/crcpkt0/n316__L1_I1/Y (1.6322 1.6626) load=0.210339(pf) 

tx_core/tx_crc/crcpkt0/n316__L1_I2/A (1.4009 1.4203) slew=(0.2005 0.1709)
tx_core/tx_crc/crcpkt0/n316__L1_I2/Y (1.6171 1.6484) load=0.183919(pf) 

tx_core/tx_crc/crcpkt0/n312__L1_I0/A (1.4102 1.43) slew=(0.1963 0.1675)
tx_core/tx_crc/crcpkt0/n312__L1_I0/Y (1.6338 1.6645) load=0.201843(pf) 

tx_core/tx_crc/crcpkt0/n312__L1_I1/A (1.4109 1.4307) slew=(0.1963 0.1675)
tx_core/tx_crc/crcpkt0/n312__L1_I1/Y (1.6327 1.6635) load=0.1977(pf) 

tx_core/tx_crc/crcpkt0/n312__L1_I2/A (1.4101 1.4299) slew=(0.1963 0.1675)
tx_core/tx_crc/crcpkt0/n312__L1_I2/Y (1.6222 1.6538) load=0.175331(pf) 

tx_core/axi_master/pfifo_datain_2_d_reg[20]/CLK (1.5731 1.5965) RiseTrig slew=(0.2066 0.1732)

tx_core/axi_master/pfifo_datain_2_d_reg[21]/CLK (1.5728 1.5962) RiseTrig slew=(0.2066 0.1732)

tx_core/axi_master/pfifo_datain_2_d_reg[17]/CLK (1.5733 1.5967) RiseTrig slew=(0.2066 0.1732)

tx_core/axi_master/pfifo_datain_2_d_reg[25]/CLK (1.5733 1.5966) RiseTrig slew=(0.2066 0.1732)

tx_core/axi_master/pfifo_datain_2_d_reg[22]/CLK (1.5724 1.5958) RiseTrig slew=(0.2066 0.1732)

tx_core/axi_master/pfifo_datain_2_d_reg[27]/CLK (1.5711 1.5945) RiseTrig slew=(0.2066 0.1732)

tx_core/axi_master/pfifo_datain_2_d_reg[23]/CLK (1.57 1.5934) RiseTrig slew=(0.2066 0.1732)

tx_core/axi_master/pfifo_datain_2_d_reg[26]/CLK (1.567 1.5904) RiseTrig slew=(0.2066 0.1732)

tx_core/axi_master/pfifo_datain_2_d_reg[18]/CLK (1.5664 1.5898) RiseTrig slew=(0.2067 0.1732)

tx_core/axi_master/pfifo_datain_2_d_reg[13]/CLK (1.563 1.5864) RiseTrig slew=(0.2066 0.1731)

tx_core/axi_master/pfifo_datain_2_d_reg[28]/CLK (1.5623 1.5857) RiseTrig slew=(0.2066 0.1731)

tx_core/axi_master/pfifo_datain_2_d_reg[10]/CLK (1.5575 1.5809) RiseTrig slew=(0.2066 0.1729)

tx_core/axi_master/pfifo_datain_2_d_reg[1]/CLK (1.5587 1.5821) RiseTrig slew=(0.2066 0.173)

tx_core/axi_master/pfifo_datain_2_d_reg[15]/CLK (1.5574 1.5808) RiseTrig slew=(0.2066 0.1729)

tx_core/axi_master/pfifo_datain_2_d_reg[14]/CLK (1.5563 1.5797) RiseTrig slew=(0.2065 0.1729)

tx_core/axi_master/pfifo_datain_2_d_reg[12]/CLK (1.5587 1.5821) RiseTrig slew=(0.2066 0.173)

tx_core/axi_master/pfifo_datain_1_d_reg[19]/CLK (1.5466 1.57) RiseTrig slew=(0.2063 0.1726)

tx_core/axi_master/pfifo_datain_2_d_reg[11]/CLK (1.5588 1.5822) RiseTrig slew=(0.2066 0.173)

tx_core/axi_master/link_datain_0_d_reg[27]/CLK (1.5539 1.5773) RiseTrig slew=(0.2065 0.1728)

tx_core/axi_master/link_datain_0_d_reg[11]/CLK (1.5539 1.5773) RiseTrig slew=(0.2065 0.1728)

tx_core/axi_master/pfifo_datain_2_d_reg[19]/CLK (1.5451 1.5684) RiseTrig slew=(0.208 0.1739)

tx_core/axi_master/pfifo_datain_2_d_reg[16]/CLK (1.5451 1.5684) RiseTrig slew=(0.208 0.1739)

tx_core/axi_master/pfifo_datain_2_d_reg[3]/CLK (1.5444 1.5677) RiseTrig slew=(0.208 0.1739)

tx_core/axi_master/pfifo_datain_2_d_reg[24]/CLK (1.5451 1.5684) RiseTrig slew=(0.208 0.1739)

tx_core/axi_master/pfifo_datain_2_d_reg[31]/CLK (1.5447 1.568) RiseTrig slew=(0.208 0.1739)

tx_core/axi_master/pfifo_datain_2_d_reg[2]/CLK (1.5441 1.5674) RiseTrig slew=(0.208 0.1739)

tx_core/axi_master/pfifo_datain_2_d_reg[30]/CLK (1.5436 1.5669) RiseTrig slew=(0.208 0.1739)

tx_core/axi_master/pfifo_datain_2_d_reg[29]/CLK (1.5438 1.5671) RiseTrig slew=(0.208 0.1739)

tx_core/axi_master/pfifo_datain_2_d_reg[42]/CLK (1.5488 1.5721) RiseTrig slew=(0.208 0.1739)

tx_core/axi_master/pfifo_datain_2_d_reg[43]/CLK (1.5486 1.5719) RiseTrig slew=(0.208 0.1739)

tx_core/axi_master/pfifo_datain_2_d_reg[36]/CLK (1.5475 1.5708) RiseTrig slew=(0.208 0.1739)

tx_core/axi_master/pfifo_datain_2_d_reg[32]/CLK (1.5481 1.5714) RiseTrig slew=(0.208 0.1739)

tx_core/axi_master/pfifo_datain_2_d_reg[34]/CLK (1.5481 1.5714) RiseTrig slew=(0.208 0.1739)

tx_core/axi_master/pfifo_datain_2_d_reg[33]/CLK (1.5482 1.5715) RiseTrig slew=(0.208 0.1739)

tx_core/axi_master/pfifo_datain_2_d_reg[38]/CLK (1.5498 1.5731) RiseTrig slew=(0.208 0.1739)

tx_core/axi_master/pfifo_datain_2_d_reg[46]/CLK (1.5495 1.5728) RiseTrig slew=(0.208 0.1739)

tx_core/axi_master/pfifo_datain_2_d_reg[40]/CLK (1.5487 1.572) RiseTrig slew=(0.208 0.1739)

tx_core/axi_master/pfifo_datain_2_d_reg[37]/CLK (1.5502 1.5735) RiseTrig slew=(0.208 0.1739)

tx_core/axi_master/pfifo_datain_2_d_reg[35]/CLK (1.5487 1.572) RiseTrig slew=(0.208 0.1739)

tx_core/axi_master/pfifo_datain_2_d_reg[39]/CLK (1.5513 1.5746) RiseTrig slew=(0.208 0.1739)

tx_core/axi_master/pfifo_datain_2_d_reg[41]/CLK (1.5515 1.5748) RiseTrig slew=(0.208 0.1739)

tx_core/axi_master/pfifo_datain_2_d_reg[59]/CLK (1.5515 1.5748) RiseTrig slew=(0.208 0.1739)

tx_core/axi_master/link_datain_0_d_reg[25]/CLK (1.5565 1.5802) RiseTrig slew=(0.201 0.1686)

tx_core/axi_master/link_datain_0_d_reg[24]/CLK (1.5555 1.5791) RiseTrig slew=(0.201 0.1686)

tx_core/axi_master/link_datain_0_d_reg[26]/CLK (1.5556 1.5792) RiseTrig slew=(0.201 0.1686)

tx_core/axi_master/link_datain_0_d_reg[30]/CLK (1.5579 1.5815) RiseTrig slew=(0.201 0.1686)

tx_core/axi_master/link_datain_0_d_reg[29]/CLK (1.5581 1.5817) RiseTrig slew=(0.201 0.1686)

tx_core/axi_master/link_datain_0_d_reg[31]/CLK (1.5582 1.5819) RiseTrig slew=(0.201 0.1686)

tx_core/axi_master/link_datain_0_d_reg[15]/CLK (1.5698 1.5934) RiseTrig slew=(0.2011 0.169)

tx_core/axi_master/link_datain_0_d_reg[28]/CLK (1.5582 1.5819) RiseTrig slew=(0.201 0.1686)

tx_core/axi_master/link_datain_0_d_reg[18]/CLK (1.569 1.5927) RiseTrig slew=(0.2011 0.1689)

tx_core/axi_master/link_datain_0_d_reg[14]/CLK (1.5695 1.5931) RiseTrig slew=(0.2011 0.169)

tx_core/axi_master/link_datain_0_d_reg[16]/CLK (1.5688 1.5924) RiseTrig slew=(0.2011 0.1689)

tx_core/axi_master/link_datain_0_d_reg[19]/CLK (1.5689 1.5926) RiseTrig slew=(0.2011 0.1689)

tx_core/axi_master/link_datain_0_d_reg[17]/CLK (1.569 1.5927) RiseTrig slew=(0.2011 0.1689)

tx_core/axi_master/link_datain_0_d_reg[22]/CLK (1.5668 1.5905) RiseTrig slew=(0.2011 0.1689)

tx_core/axi_master/link_datain_0_d_reg[12]/CLK (1.5692 1.5928) RiseTrig slew=(0.2011 0.169)

tx_core/axi_master/link_datain_0_d_reg[21]/CLK (1.5677 1.5913) RiseTrig slew=(0.2011 0.1689)

tx_core/axi_master/link_datain_0_d_reg[20]/CLK (1.5667 1.5903) RiseTrig slew=(0.2011 0.1689)

tx_core/axi_master/link_datain_0_d_reg[23]/CLK (1.5638 1.5875) RiseTrig slew=(0.2011 0.1689)

tx_core/axi_master/link_datain_0_d_reg[13]/CLK (1.563 1.5867) RiseTrig slew=(0.2011 0.1689)

tx_core/axi_master/pfifo_datain_1_d_reg[39]/CLK (1.578 1.601) RiseTrig slew=(0.215 0.1797)

tx_core/axi_master/pfifo_datain_2_d_reg[48]/CLK (1.578 1.601) RiseTrig slew=(0.215 0.1797)

tx_core/axi_master/pfifo_datain_1_d_reg[37]/CLK (1.5778 1.6008) RiseTrig slew=(0.215 0.1797)

tx_core/axi_master/pfifo_datain_1_d_reg[32]/CLK (1.5771 1.6001) RiseTrig slew=(0.215 0.1797)

tx_core/axi_master/pfifo_datain_1_d_reg[38]/CLK (1.577 1.6) RiseTrig slew=(0.215 0.1797)

tx_core/axi_master/pfifo_datain_1_d_reg[33]/CLK (1.5766 1.5996) RiseTrig slew=(0.215 0.1797)

tx_core/axi_master/pfifo_datain_1_d_reg[36]/CLK (1.5758 1.5988) RiseTrig slew=(0.215 0.1797)

tx_core/axi_master/pfifo_datain_1_d_reg[34]/CLK (1.5746 1.5976) RiseTrig slew=(0.215 0.1797)

tx_core/axi_master/pfifo_datain_1_d_reg[35]/CLK (1.5754 1.5984) RiseTrig slew=(0.215 0.1797)

tx_core/axi_master/pfifo_datain_2_d_reg[5]/CLK (1.5702 1.5932) RiseTrig slew=(0.215 0.1797)

tx_core/axi_master/pfifo_datain_1_d_reg[31]/CLK (1.5674 1.5904) RiseTrig slew=(0.215 0.1797)

tx_core/axi_master/pfifo_datain_1_d_reg[24]/CLK (1.5674 1.5904) RiseTrig slew=(0.215 0.1797)

tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][5]/CLK (1.5654 1.5884) RiseTrig slew=(0.215 0.1797)

tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][6]/CLK (1.5666 1.5896) RiseTrig slew=(0.215 0.1797)

tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][7]/CLK (1.5665 1.5895) RiseTrig slew=(0.215 0.1797)

tx_core/axi_master/haddr0_d_reg[24]/CLK (1.5646 1.5876) RiseTrig slew=(0.215 0.1797)

tx_core/axi_master/haddr0_d_reg[27]/CLK (1.5659 1.5889) RiseTrig slew=(0.215 0.1797)

tx_core/axi_master/haddr0_d_reg[26]/CLK (1.5661 1.5891) RiseTrig slew=(0.215 0.1797)

tx_core/axi_master/haddr0_d_reg[8]/CLK (1.5654 1.5884) RiseTrig slew=(0.215 0.1797)

tx_core/axi_master/haddr0_d_reg[25]/CLK (1.5654 1.5884) RiseTrig slew=(0.215 0.1797)

tx_core/axi_master/haddr0_d_reg[9]/CLK (1.5654 1.5884) RiseTrig slew=(0.215 0.1797)

tx_core/axi_master/haddr0_d_reg[10]/CLK (1.5656 1.5886) RiseTrig slew=(0.215 0.1797)

tx_core/axi_master/dch_cur_state_reg[0]/CLK (1.5476 1.5728) RiseTrig slew=(0.1812 0.1521)

tx_core/axi_master/pfifo_datain_ctrl1_d_reg[5]/CLK (1.5462 1.5714) RiseTrig slew=(0.1812 0.1521)

tx_core/axi_master/pfifo_datain_1_d_reg[21]/CLK (1.5492 1.5745) RiseTrig slew=(0.1812 0.1521)

tx_core/axi_master/pfifo_datain_1_d_reg[25]/CLK (1.551 1.5762) RiseTrig slew=(0.1812 0.1521)

tx_core/axi_master/pfifo_datain_1_d_reg[20]/CLK (1.5505 1.5757) RiseTrig slew=(0.1812 0.1521)

tx_core/axi_master/pfifo_datain_1_d_reg[28]/CLK (1.5505 1.5757) RiseTrig slew=(0.1812 0.1521)

tx_core/axi_master/pfifo_datain_ctrl1_d_reg[4]/CLK (1.5474 1.5726) RiseTrig slew=(0.1812 0.1521)

tx_core/axi_master/pfifo_datain_1_d_reg[3]/CLK (1.5477 1.5729) RiseTrig slew=(0.1812 0.1521)

tx_core/axi_master/pfifo_datain_1_d_reg[1]/CLK (1.5476 1.5728) RiseTrig slew=(0.1812 0.1521)

tx_core/axi_master/pfifo_datain_1_d_reg[2]/CLK (1.5473 1.5725) RiseTrig slew=(0.1812 0.1521)

tx_core/axi_master/pfifo_datain_ctrl1_d_reg[6]/CLK (1.5443 1.5695) RiseTrig slew=(0.1812 0.1521)

tx_core/axi_master/pfifo_datain_ctrl1_d_reg[7]/CLK (1.5446 1.5698) RiseTrig slew=(0.1812 0.1521)

tx_core/axi_master/pfifo_datain_1_d_reg[22]/CLK (1.5516 1.5768) RiseTrig slew=(0.1812 0.1521)

tx_core/axi_master/pfifo_datain_1_d_reg[30]/CLK (1.5519 1.5771) RiseTrig slew=(0.1812 0.1521)

tx_core/axi_master/pfifo_datain_1_d_reg[23]/CLK (1.5525 1.5778) RiseTrig slew=(0.1812 0.1521)

tx_core/axi_master/pfifo_datain_1_d_reg[27]/CLK (1.5528 1.578) RiseTrig slew=(0.1812 0.1521)

tx_core/axi_master/pfifo_datain_1_d_reg[26]/CLK (1.5529 1.5782) RiseTrig slew=(0.1812 0.1521)

tx_core/axi_master/pfifo_datain_1_d_reg[29]/CLK (1.5529 1.5782) RiseTrig slew=(0.1812 0.1521)

tx_core/axi_master/haddr0_d_reg[11]/CLK (1.5602 1.5838) RiseTrig slew=(0.2059 0.1725)

tx_core/axi_master/haddr0_d_reg[15]/CLK (1.5792 1.6028) RiseTrig slew=(0.2064 0.1734)

tx_core/axi_master/haddr0_d_reg[13]/CLK (1.5746 1.5981) RiseTrig slew=(0.2064 0.1733)

tx_core/axi_master/haddr0_d_reg[14]/CLK (1.5793 1.6028) RiseTrig slew=(0.2064 0.1734)

tx_core/axi_master/haddr0_d_reg[12]/CLK (1.5744 1.5979) RiseTrig slew=(0.2064 0.1733)

tx_core/axi_master/haddr0_d_reg[16]/CLK (1.5751 1.5986) RiseTrig slew=(0.2064 0.1733)

tx_core/axi_master/haddr0_d_reg[0]/CLK (1.5782 1.6017) RiseTrig slew=(0.2064 0.1734)

tx_core/axi_master/haddr0_d_reg[1]/CLK (1.5787 1.6022) RiseTrig slew=(0.2064 0.1734)

tx_core/axi_master/haddr0_d_reg[3]/CLK (1.5848 1.6084) RiseTrig slew=(0.2063 0.1735)

tx_core/axi_master/haddr0_d_reg[17]/CLK (1.5801 1.6036) RiseTrig slew=(0.2064 0.1735)

tx_core/axi_master/haddr0_d_reg[18]/CLK (1.5844 1.6079) RiseTrig slew=(0.2064 0.1735)

tx_core/axi_master/haddr0_d_reg[2]/CLK (1.5848 1.6083) RiseTrig slew=(0.2063 0.1735)

tx_core/axi_master/haddr0_d_reg[19]/CLK (1.5843 1.6079) RiseTrig slew=(0.2064 0.1735)

tx_core/axi_master/haddr0_d_reg[4]/CLK (1.5841 1.6076) RiseTrig slew=(0.2064 0.1735)

tx_core/axi_master/haddr0_d_reg[5]/CLK (1.5842 1.6077) RiseTrig slew=(0.2064 0.1735)

tx_core/axi_master/haddr0_d_reg[7]/CLK (1.5845 1.608) RiseTrig slew=(0.2064 0.1735)

tx_core/axi_master/haddr0_d_reg[21]/CLK (1.5846 1.6081) RiseTrig slew=(0.2063 0.1735)

tx_core/axi_master/haddr0_d_reg[6]/CLK (1.5846 1.6081) RiseTrig slew=(0.2063 0.1735)

tx_core/axi_master/haddr0_d_reg[22]/CLK (1.5854 1.6089) RiseTrig slew=(0.2063 0.1735)

tx_core/axi_master/haddr0_d_reg[23]/CLK (1.5854 1.6089) RiseTrig slew=(0.2063 0.1735)

tx_core/axi_master/haddr0_d_reg[20]/CLK (1.5834 1.6069) RiseTrig slew=(0.2064 0.1735)

tx_core/axi_master/n203__L2_I2/A (1.3652 1.391) slew=(0.0894 0.076)
tx_core/axi_master/n203__L2_I2/Y (1.5768 1.6038) load=0.195043(pf) 

tx_core/axi_master/n203__L2_I1/A (1.3651 1.3909) slew=(0.0894 0.076)
tx_core/axi_master/n203__L2_I1/Y (1.566 1.5939) load=0.170234(pf) 

tx_core/axi_master/n203__L2_I0/A (1.365 1.3908) slew=(0.0894 0.076)
tx_core/axi_master/n203__L2_I0/Y (1.565 1.593) load=0.168183(pf) 

tx_core/axi_master/n203__L2_I5/A (1.3815 1.4065) slew=(0.1038 0.0878)
tx_core/axi_master/n203__L2_I5/Y (1.5725 1.6018) load=0.144733(pf) 

tx_core/axi_master/n203__L2_I4/A (1.3814 1.4064) slew=(0.1038 0.0878)
tx_core/axi_master/n203__L2_I4/Y (1.5699 1.5994) load=0.138895(pf) 

tx_core/axi_master/n203__L2_I3/A (1.3802 1.4052) slew=(0.1038 0.0878)
tx_core/axi_master/n203__L2_I3/Y (1.5733 1.6024) load=0.149477(pf) 

tx_core/tx_crc/crcpkt0/n320__L2_I1/A (1.3704 1.399) slew=(0.0651 0.0565)
tx_core/tx_crc/crcpkt0/n320__L2_I1/Y (1.5717 1.6002) load=0.176016(pf) 

tx_core/tx_crc/crcpkt0/n320__L2_I0/A (1.3708 1.3994) slew=(0.0651 0.0565)
tx_core/tx_crc/crcpkt0/n320__L2_I0/Y (1.5696 1.5983) load=0.17019(pf) 

tx_core/tx_crc/crcpkt0/n320__L2_I3/A (1.3708 1.3995) slew=(0.0639 0.0555)
tx_core/tx_crc/crcpkt0/n320__L2_I3/Y (1.5675 1.5963) load=0.165487(pf) 

tx_core/tx_crc/crcpkt0/n320__L2_I2/A (1.3708 1.3995) slew=(0.0639 0.0555)
tx_core/tx_crc/crcpkt0/n320__L2_I2/Y (1.5689 1.5976) load=0.168743(pf) 

tx_core/axi_master/n200__L2_I2/A (1.3729 1.3988) slew=(0.0884 0.0751)
tx_core/axi_master/n200__L2_I2/Y (1.5771 1.6047) load=0.178193(pf) 

tx_core/axi_master/n200__L2_I1/A (1.3731 1.399) slew=(0.0884 0.0751)
tx_core/axi_master/n200__L2_I1/Y (1.5803 1.6077) load=0.185206(pf) 

tx_core/axi_master/n200__L2_I0/A (1.3734 1.3993) slew=(0.0884 0.0751)
tx_core/axi_master/n200__L2_I0/Y (1.5734 1.6014) load=0.168474(pf) 

tx_core/axi_master/n200__L2_I5/A (1.3749 1.4005) slew=(0.0921 0.0782)
tx_core/axi_master/n200__L2_I5/Y (1.5727 1.6009) load=0.162651(pf) 

tx_core/axi_master/n200__L2_I4/A (1.3744 1.4) slew=(0.0921 0.0782)
tx_core/axi_master/n200__L2_I4/Y (1.5653 1.5941) load=0.146668(pf) 

tx_core/axi_master/n200__L2_I3/A (1.3739 1.3995) slew=(0.0921 0.0782)
tx_core/axi_master/n200__L2_I3/Y (1.5617 1.5907) load=0.13948(pf) 

tx_core/tx_crc/crcpkt0/n321__L2_I1/A (1.4012 1.4276) slew=(0.0963 0.0819)
tx_core/tx_crc/crcpkt0/n321__L2_I1/Y (1.5924 1.6224) load=0.146497(pf) 

tx_core/tx_crc/crcpkt0/n321__L2_I0/A (1.3991 1.4255) slew=(0.0963 0.0819)
tx_core/tx_crc/crcpkt0/n321__L2_I0/Y (1.5984 1.6277) load=0.165214(pf) 

tx_core/tx_crc/crcpkt0/n321__L2_I3/A (1.3721 1.4004) slew=(0.0647 0.056)
tx_core/tx_crc/crcpkt0/n321__L2_I3/Y (1.5863 1.6134) load=0.206004(pf) 

tx_core/tx_crc/crcpkt0/n321__L2_I2/A (1.3721 1.4004) slew=(0.0647 0.056)
tx_core/tx_crc/crcpkt0/n321__L2_I2/Y (1.5774 1.6052) load=0.185425(pf) 

tx_core/axi_master/n199__L2_I2/A (1.3958 1.4225) slew=(0.0884 0.0754)
tx_core/axi_master/n199__L2_I2/Y (1.5937 1.6227) load=0.163474(pf) 

tx_core/axi_master/n199__L2_I1/A (1.3958 1.4225) slew=(0.0884 0.0754)
tx_core/axi_master/n199__L2_I1/Y (1.6089 1.6367) load=0.198776(pf) 

tx_core/axi_master/n199__L2_I0/A (1.396 1.4227) slew=(0.0884 0.0754)
tx_core/axi_master/n199__L2_I0/Y (1.5924 1.6215) load=0.159994(pf) 

tx_core/axi_master/n199__L2_I5/A (1.4043 1.4303) slew=(0.1012 0.0859)
tx_core/axi_master/n199__L2_I5/Y (1.5924 1.6227) load=0.138499(pf) 

tx_core/axi_master/n199__L2_I4/A (1.4042 1.4302) slew=(0.1012 0.0859)
tx_core/axi_master/n199__L2_I4/Y (1.5987 1.6285) load=0.153279(pf) 

tx_core/axi_master/n199__L2_I3/A (1.4042 1.4302) slew=(0.1012 0.0859)
tx_core/axi_master/n199__L2_I3/Y (1.5973 1.6272) load=0.149952(pf) 

tx_core/tx_crc/crcpkt0/n318__L2_I1/A (1.4193 1.4481) slew=(0.0827 0.0712)
tx_core/tx_crc/crcpkt0/n318__L2_I1/Y (1.6108 1.642) load=0.14993(pf) 

tx_core/tx_crc/crcpkt0/n318__L2_I0/A (1.4192 1.448) slew=(0.0827 0.0712)
tx_core/tx_crc/crcpkt0/n318__L2_I0/Y (1.6019 1.6339) load=0.129557(pf) 

tx_core/tx_crc/crcpkt0/n318__L2_I3/A (1.4033 1.4332) slew=(0.0649 0.0567)
tx_core/tx_crc/crcpkt0/n318__L2_I3/Y (1.6042 1.6341) load=0.175056(pf) 

tx_core/tx_crc/crcpkt0/n318__L2_I2/A (1.4033 1.4332) slew=(0.0649 0.0567)
tx_core/tx_crc/crcpkt0/n318__L2_I2/Y (1.6042 1.6341) load=0.17509(pf) 

tx_core/tx_crc/crcpkt2/n316__L2_I1/A (1.3758 1.4011) slew=(0.0961 0.0819)
tx_core/tx_crc/crcpkt2/n316__L2_I1/Y (1.5672 1.5961) load=0.147046(pf) 

tx_core/tx_crc/crcpkt2/n316__L2_I0/A (1.3768 1.4021) slew=(0.0961 0.0819)
tx_core/tx_crc/crcpkt2/n316__L2_I0/Y (1.563 1.5923) load=0.134966(pf) 

tx_core/tx_crc/crcpkt2/n316__L2_I3/A (1.3699 1.3955) slew=(0.0916 0.0782)
tx_core/tx_crc/crcpkt2/n316__L2_I3/Y (1.5577 1.5868) load=0.139541(pf) 

tx_core/tx_crc/crcpkt2/n316__L2_I2/A (1.3734 1.399) slew=(0.0916 0.0782)
tx_core/tx_crc/crcpkt2/n316__L2_I2/Y (1.5728 1.601) load=0.166522(pf) 

tx_core/tx_crc/crcpkt1/n319__L2_I1/A (1.3599 1.3878) slew=(0.0642 0.0559)
tx_core/tx_crc/crcpkt1/n319__L2_I1/Y (1.5655 1.5929) load=0.18604(pf) 

tx_core/tx_crc/crcpkt1/n319__L2_I0/A (1.3598 1.3877) slew=(0.0642 0.0559)
tx_core/tx_crc/crcpkt1/n319__L2_I0/Y (1.5611 1.5889) load=0.176194(pf) 

tx_core/tx_crc/crcpkt1/n319__L2_I3/A (1.3553 1.3834) slew=(0.0606 0.053)
tx_core/tx_crc/crcpkt1/n319__L2_I3/Y (1.5682 1.5949) load=0.203729(pf) 

tx_core/tx_crc/crcpkt1/n319__L2_I2/A (1.3554 1.3835) slew=(0.0606 0.053)
tx_core/tx_crc/crcpkt1/n319__L2_I2/Y (1.5598 1.5872) load=0.184067(pf) 

tx_core/tx_crc/crcpkt0/n324__L2_I1/A (1.3748 1.403) slew=(0.0655 0.0571)
tx_core/tx_crc/crcpkt0/n324__L2_I1/Y (1.5806 1.6085) load=0.186391(pf) 

tx_core/tx_crc/crcpkt0/n324__L2_I0/A (1.375 1.4032) slew=(0.0655 0.0571)
tx_core/tx_crc/crcpkt0/n324__L2_I0/Y (1.582 1.6097) load=0.189056(pf) 

tx_core/tx_crc/crcpkt0/n324__L2_I3/A (1.3745 1.4028) slew=(0.0653 0.0569)
tx_core/tx_crc/crcpkt0/n324__L2_I3/Y (1.5815 1.6093) load=0.189232(pf) 

tx_core/tx_crc/crcpkt0/n324__L2_I2/A (1.3744 1.4027) slew=(0.0653 0.0569)
tx_core/tx_crc/crcpkt0/n324__L2_I2/Y (1.563 1.5923) load=0.146446(pf) 

tx_core/tx_crc/crcpkt1/n316__L2_I2/A (1.3577 1.3803) slew=(0.1113 0.0939)
tx_core/tx_crc/crcpkt1/n316__L2_I2/Y (1.5801 1.605) load=0.215689(pf) 

tx_core/tx_crc/crcpkt1/n316__L2_I1/A (1.3578 1.3804) slew=(0.1113 0.0939)
tx_core/tx_crc/crcpkt1/n316__L2_I1/Y (1.5911 1.6151) load=0.241008(pf) 

tx_core/tx_crc/crcpkt1/n316__L2_I0/A (1.3567 1.3793) slew=(0.1113 0.0939)
tx_core/tx_crc/crcpkt1/n316__L2_I0/Y (1.5858 1.6102) load=0.23137(pf) 

tx_core/tx_crc/crcpkt2/n319__L2_I1/A (1.4007 1.4276) slew=(0.0895 0.0767)
tx_core/tx_crc/crcpkt2/n319__L2_I1/Y (1.5901 1.6202) load=0.143709(pf) 

tx_core/tx_crc/crcpkt2/n319__L2_I0/A (1.3959 1.4228) slew=(0.0895 0.0767)
tx_core/tx_crc/crcpkt2/n319__L2_I0/Y (1.5852 1.6153) load=0.143412(pf) 

tx_core/tx_crc/crcpkt2/n319__L2_I3/A (1.3773 1.4056) slew=(0.065 0.0567)
tx_core/tx_crc/crcpkt2/n319__L2_I3/Y (1.574 1.6027) load=0.165425(pf) 

tx_core/tx_crc/crcpkt2/n319__L2_I2/A (1.3776 1.4059) slew=(0.065 0.0567)
tx_core/tx_crc/crcpkt2/n319__L2_I2/Y (1.5819 1.6099) load=0.183039(pf) 

tx_core/tx_crc/crcpkt2/n318__L2_I1/A (1.3812 1.4097) slew=(0.0647 0.0565)
tx_core/tx_crc/crcpkt2/n318__L2_I1/Y (1.5789 1.6077) load=0.167759(pf) 

tx_core/tx_crc/crcpkt2/n318__L2_I0/A (1.3814 1.4099) slew=(0.0647 0.0565)
tx_core/tx_crc/crcpkt2/n318__L2_I0/Y (1.5794 1.6081) load=0.168394(pf) 

tx_core/tx_crc/crcpkt2/n318__L2_I3/A (1.3806 1.4092) slew=(0.0645 0.0563)
tx_core/tx_crc/crcpkt2/n318__L2_I3/Y (1.5873 1.6154) load=0.188708(pf) 

tx_core/tx_crc/crcpkt2/n318__L2_I2/A (1.3809 1.4095) slew=(0.0645 0.0563)
tx_core/tx_crc/crcpkt2/n318__L2_I2/Y (1.5824 1.6109) load=0.176512(pf) 

tx_core/tx_crc/crcpkt1/n303__L1_I0/A (1.3971 1.4214) slew=(0.1166 0.1061)
tx_core/tx_crc/crcpkt1/n303__L1_I0/Y (1.6166 1.6456) load=0.20797(pf) 

tx_core/tx_crc/crcpkt1/n303__L1_I1/A (1.3972 1.4215) slew=(0.1166 0.1061)
tx_core/tx_crc/crcpkt1/n303__L1_I1/Y (1.632 1.6597) load=0.243447(pf) 

tx_core/tx_crc/crcpkt1/data24_d_reg[4]/CLK (1.5355 1.5604) RiseTrig slew=(0.1534 0.1287)

tx_core/tx_crc/crcpkt1/data24_d_reg[3]/CLK (1.5355 1.5604) RiseTrig slew=(0.1534 0.1287)

tx_core/tx_crc/crcpkt1/data24_d_reg[11]/CLK (1.5369 1.5618) RiseTrig slew=(0.1534 0.1287)

tx_core/tx_crc/crcpkt1/data24_d_reg[10]/CLK (1.5373 1.5622) RiseTrig slew=(0.1534 0.1287)

tx_core/tx_crc/crcpkt1/data24_d_reg[9]/CLK (1.5371 1.562) RiseTrig slew=(0.1534 0.1287)

tx_core/tx_crc/crcpkt1/data24_d_reg[7]/CLK (1.5352 1.5601) RiseTrig slew=(0.1534 0.1287)

tx_core/tx_crc/crcpkt1/data24_d_reg[8]/CLK (1.538 1.5629) RiseTrig slew=(0.1534 0.1287)

tx_core/tx_crc/crcpkt1/data24_d_reg[6]/CLK (1.5302 1.5556) RiseTrig slew=(0.1462 0.1228)

tx_core/tx_crc/crcpkt1/data24_d_reg[12]/CLK (1.5304 1.5558) RiseTrig slew=(0.1462 0.1228)

tx_core/tx_crc/crcpkt1/data24_d_reg[5]/CLK (1.529 1.5544) RiseTrig slew=(0.1462 0.1228)

tx_core/tx_crc/crcpkt1/data24_d_reg[2]/CLK (1.5305 1.5559) RiseTrig slew=(0.1462 0.1228)

tx_core/tx_crc/crcpkt1/data24_d_reg[1]/CLK (1.5302 1.5555) RiseTrig slew=(0.1462 0.1228)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[19]/CLK (1.5269 1.5523) RiseTrig slew=(0.1462 0.1228)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[20]/CLK (1.5342 1.5595) RiseTrig slew=(0.1496 0.1256)

tx_core/tx_crc/crcpkt1/data24_d_reg[19]/CLK (1.5352 1.5605) RiseTrig slew=(0.1496 0.1256)

tx_core/tx_crc/crcpkt1/data24_d_reg[23]/CLK (1.5372 1.5625) RiseTrig slew=(0.1496 0.1256)

tx_core/tx_crc/crcpkt1/data24_d_reg[22]/CLK (1.5365 1.5617) RiseTrig slew=(0.1496 0.1256)

tx_core/tx_crc/crcpkt1/data24_d_reg[20]/CLK (1.5367 1.562) RiseTrig slew=(0.1496 0.1256)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[21]/CLK (1.5339 1.5592) RiseTrig slew=(0.1496 0.1256)

tx_core/tx_crc/crcpkt1/data24_d_reg[13]/CLK (1.5366 1.5621) RiseTrig slew=(0.1479 0.1242)

tx_core/tx_crc/crcpkt1/data24_d_reg[14]/CLK (1.5374 1.5629) RiseTrig slew=(0.1479 0.1242)

tx_core/tx_crc/crcpkt1/data24_d_reg[15]/CLK (1.5346 1.5601) RiseTrig slew=(0.1479 0.1242)

tx_core/tx_crc/crcpkt1/data24_d_reg[16]/CLK (1.5364 1.5619) RiseTrig slew=(0.1479 0.1242)

tx_core/tx_crc/crcpkt1/data24_d_reg[17]/CLK (1.5374 1.5629) RiseTrig slew=(0.1479 0.1242)

tx_core/tx_crc/crcpkt1/data24_d_reg[21]/CLK (1.5366 1.5621) RiseTrig slew=(0.1479 0.1242)

tx_core/tx_crc/crcpkt1/data24_d_reg[18]/CLK (1.535 1.5605) RiseTrig slew=(0.1479 0.1242)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[26]/CLK (1.5251 1.5501) RiseTrig slew=(0.1471 0.1234)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[4]/CLK (1.5172 1.5422) RiseTrig slew=(0.1471 0.1234)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[5]/CLK (1.5248 1.5498) RiseTrig slew=(0.1471 0.1234)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[9]/CLK (1.5247 1.5497) RiseTrig slew=(0.1471 0.1234)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[3]/CLK (1.5252 1.5502) RiseTrig slew=(0.1471 0.1234)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[10]/CLK (1.5225 1.5475) RiseTrig slew=(0.1471 0.1234)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[25]/CLK (1.5216 1.5466) RiseTrig slew=(0.1471 0.1234)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[22]/CLK (1.5058 1.5321) RiseTrig slew=(0.125 0.1053)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[23]/CLK (1.5052 1.5315) RiseTrig slew=(0.125 0.1053)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[24]/CLK (1.5034 1.5297) RiseTrig slew=(0.125 0.1053)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[2]/CLK (1.5054 1.5317) RiseTrig slew=(0.125 0.1053)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[31]/CLK (1.5055 1.5318) RiseTrig slew=(0.125 0.1053)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[29]/CLK (1.5047 1.531) RiseTrig slew=(0.125 0.1053)

tx_core/tx_crc/crcpkt2/data24_d_reg[1]/CLK (1.5402 1.5655) RiseTrig slew=(0.1495 0.1256)

tx_core/tx_crc/crcpkt2/data24_d_reg[2]/CLK (1.5409 1.5662) RiseTrig slew=(0.1495 0.1256)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[19]/CLK (1.537 1.5623) RiseTrig slew=(0.1495 0.1256)

tx_core/tx_crc/crcpkt2/data24_d_reg[9]/CLK (1.5417 1.5669) RiseTrig slew=(0.1495 0.1256)

tx_core/tx_crc/crcpkt2/data24_d_reg[7]/CLK (1.5402 1.5655) RiseTrig slew=(0.1495 0.1256)

tx_core/tx_crc/crcpkt2/data24_d_reg[6]/CLK (1.5422 1.5675) RiseTrig slew=(0.1495 0.1256)

tx_core/tx_crc/crcpkt2/data24_d_reg[11]/CLK (1.5343 1.5597) RiseTrig slew=(0.1468 0.1234)

tx_core/tx_crc/crcpkt2/data24_d_reg[8]/CLK (1.5359 1.5612) RiseTrig slew=(0.1468 0.1234)

tx_core/tx_crc/crcpkt2/data24_d_reg[5]/CLK (1.5333 1.5587) RiseTrig slew=(0.1468 0.1234)

tx_core/tx_crc/crcpkt2/data24_d_reg[4]/CLK (1.5332 1.5586) RiseTrig slew=(0.1468 0.1234)

tx_core/tx_crc/crcpkt2/data24_d_reg[3]/CLK (1.5335 1.5589) RiseTrig slew=(0.1468 0.1234)

tx_core/tx_crc/crcpkt2/data24_d_reg[12]/CLK (1.5367 1.5621) RiseTrig slew=(0.1468 0.1234)

tx_core/tx_crc/crcpkt2/data24_d_reg[10]/CLK (1.5368 1.5621) RiseTrig slew=(0.1468 0.1234)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[12]/CLK (1.54 1.5654) RiseTrig slew=(0.1488 0.125)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[14]/CLK (1.54 1.5654) RiseTrig slew=(0.1488 0.125)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[13]/CLK (1.5401 1.5655) RiseTrig slew=(0.1488 0.125)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[30]/CLK (1.5357 1.5611) RiseTrig slew=(0.1488 0.125)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[11]/CLK (1.5387 1.5641) RiseTrig slew=(0.1488 0.125)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[6]/CLK (1.5364 1.5618) RiseTrig slew=(0.1488 0.125)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[15]/CLK (1.5392 1.5646) RiseTrig slew=(0.1488 0.125)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[16]/CLK (1.5379 1.5634) RiseTrig slew=(0.1469 0.1234)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[1]/CLK (1.5362 1.5617) RiseTrig slew=(0.1469 0.1234)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[0]/CLK (1.5361 1.5616) RiseTrig slew=(0.1469 0.1234)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[17]/CLK (1.5365 1.562) RiseTrig slew=(0.1469 0.1234)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[18]/CLK (1.5372 1.5627) RiseTrig slew=(0.1469 0.1234)

tx_core/tx_crc/crcpkt2/data24_d_reg[0]/CLK (1.5349 1.5604) RiseTrig slew=(0.1469 0.1234)

tx_core/tx_crc/crcpkt1/n306__L1_I0/A (1.4228 1.4541) slew=(0.0374 0.0334)
tx_core/tx_crc/crcpkt1/n306__L1_I0/Y (1.6269 1.6552) load=0.187888(pf) 

tx_core/tx_crc/crcpkt1/crcin8_d_reg[23]/CLK (1.5124 1.5371) RiseTrig slew=(0.1484 0.1245)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[22]/CLK (1.5089 1.5335) RiseTrig slew=(0.1484 0.1245)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[29]/CLK (1.5125 1.5371) RiseTrig slew=(0.1484 0.1245)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[3]/CLK (1.5081 1.5327) RiseTrig slew=(0.1484 0.1245)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[5]/CLK (1.5132 1.5378) RiseTrig slew=(0.1484 0.1245)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[9]/CLK (1.5132 1.5378) RiseTrig slew=(0.1484 0.1245)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[10]/CLK (1.5129 1.5375) RiseTrig slew=(0.1484 0.1245)

tx_core/axi_master/link_datain_1_d_reg[22]/CLK (1.6541 1.6774) RiseTrig slew=(0.2162 0.1807)

tx_core/axi_master/link_datain_1_d_reg[20]/CLK (1.654 1.6773) RiseTrig slew=(0.2162 0.1807)

tx_core/axi_master/link_datain_1_d_reg[21]/CLK (1.654 1.6773) RiseTrig slew=(0.2162 0.1807)

tx_core/axi_master/link_datain_1_d_reg[26]/CLK (1.6527 1.676) RiseTrig slew=(0.2162 0.1807)

tx_core/axi_master/link_datain_1_d_reg[25]/CLK (1.6532 1.6765) RiseTrig slew=(0.2162 0.1807)

tx_core/axi_master/link_datain_1_d_reg[28]/CLK (1.6535 1.6768) RiseTrig slew=(0.2162 0.1807)

tx_core/axi_master/link_datain_1_d_reg[31]/CLK (1.6524 1.6757) RiseTrig slew=(0.2162 0.1807)

tx_core/axi_master/link_datain_1_d_reg[27]/CLK (1.6521 1.6755) RiseTrig slew=(0.2162 0.1807)

tx_core/axi_master/link_datain_1_d_reg[24]/CLK (1.6523 1.6756) RiseTrig slew=(0.2162 0.1807)

tx_core/axi_master/link_datain_1_d_reg[29]/CLK (1.6524 1.6757) RiseTrig slew=(0.2162 0.1807)

tx_core/axi_master/pfifo_datain_2_d_reg[8]/CLK (1.646 1.6693) RiseTrig slew=(0.2162 0.1806)

tx_core/axi_master/pfifo_datain_0_d_reg[50]/CLK (1.6439 1.6672) RiseTrig slew=(0.2161 0.1805)

tx_core/axi_master/pfifo_datain_0_d_reg[55]/CLK (1.6435 1.6668) RiseTrig slew=(0.2161 0.1805)

tx_core/axi_master/pfifo_datain_0_d_reg[57]/CLK (1.6432 1.6665) RiseTrig slew=(0.2161 0.1805)

tx_core/axi_master/pfifo_datain_0_d_reg[44]/CLK (1.6429 1.6662) RiseTrig slew=(0.2161 0.1805)

tx_core/axi_master/pfifo_datain_0_d_reg[45]/CLK (1.6436 1.6669) RiseTrig slew=(0.2161 0.1805)

tx_core/axi_master/pfifo_datain_0_d_reg[52]/CLK (1.6438 1.6671) RiseTrig slew=(0.2161 0.1805)

tx_core/axi_master/pfifo_datain_0_d_reg[63]/CLK (1.6439 1.6672) RiseTrig slew=(0.2161 0.1805)

tx_core/axi_master/pfifo_datain_0_d_reg[48]/CLK (1.644 1.6673) RiseTrig slew=(0.2161 0.1805)

tx_core/axi_master/pfifo_datain_0_d_reg[36]/CLK (1.644 1.6673) RiseTrig slew=(0.2161 0.1805)

tx_core/axi_master/pfifo_datain_0_d_reg[43]/CLK (1.6437 1.667) RiseTrig slew=(0.2161 0.1805)

tx_core/axi_master/link_datain_0_d_reg[8]/CLK (1.6381 1.6618) RiseTrig slew=(0.2087 0.1745)

tx_core/axi_master/link_datain_1_d_reg[23]/CLK (1.6381 1.6618) RiseTrig slew=(0.2087 0.1745)

tx_core/axi_master/link_datain_1_d_reg[30]/CLK (1.6381 1.6618) RiseTrig slew=(0.2087 0.1745)

tx_core/axi_master/link_datain_0_d_reg[10]/CLK (1.638 1.6617) RiseTrig slew=(0.2087 0.1745)

tx_core/axi_master/link_datain_0_d_reg[9]/CLK (1.6364 1.6601) RiseTrig slew=(0.2087 0.1745)

tx_core/axi_master/link_datain_0_d_reg[1]/CLK (1.6387 1.6624) RiseTrig slew=(0.2087 0.1745)

tx_core/axi_master/link_datain_0_d_reg[0]/CLK (1.6387 1.6624) RiseTrig slew=(0.2087 0.1745)

tx_core/axi_master/link_datain_0_d_reg[5]/CLK (1.6421 1.6658) RiseTrig slew=(0.2087 0.1746)

tx_core/axi_master/link_datain_0_d_reg[4]/CLK (1.6438 1.6675) RiseTrig slew=(0.2087 0.1746)

tx_core/axi_master/link_datain_0_d_reg[7]/CLK (1.6444 1.6681) RiseTrig slew=(0.2087 0.1746)

tx_core/axi_master/link_datain_0_d_reg[3]/CLK (1.6433 1.667) RiseTrig slew=(0.2087 0.1746)

tx_core/axi_master/pfifo_datain_0_d_reg[9]/CLK (1.6308 1.6545) RiseTrig slew=(0.2086 0.1744)

tx_core/axi_master/pfifo_datain_0_d_reg[8]/CLK (1.6307 1.6544) RiseTrig slew=(0.2086 0.1744)

tx_core/axi_master/pfifo_datain_0_d_reg[6]/CLK (1.6488 1.6725) RiseTrig slew=(0.2087 0.1746)

tx_core/axi_master/pfifo_datain_0_d_reg[7]/CLK (1.648 1.6717) RiseTrig slew=(0.2087 0.1746)

tx_core/axi_master/pfifo_datain_0_d_reg[5]/CLK (1.6489 1.6726) RiseTrig slew=(0.2087 0.1746)

tx_core/axi_master/pfifo_datain_0_d_reg[4]/CLK (1.6489 1.6726) RiseTrig slew=(0.2087 0.1746)

tx_core/axi_master/pfifo_datain_0_d_reg[3]/CLK (1.6489 1.6726) RiseTrig slew=(0.2087 0.1746)

tx_core/axi_master/link_datain_0_d_reg[2]/CLK (1.6434 1.6671) RiseTrig slew=(0.2087 0.1746)

tx_core/axi_master/link_datain_0_d_reg[6]/CLK (1.6457 1.6694) RiseTrig slew=(0.2087 0.1746)

tx_core/axi_master/pfifo_datain_0_d_reg[42]/CLK (1.6148 1.6407) RiseTrig slew=(0.1731 0.1458)

tx_core/axi_master/pfifo_datain_0_d_reg[53]/CLK (1.6247 1.6507) RiseTrig slew=(0.1733 0.1458)

tx_core/axi_master/pfifo_datain_0_d_reg[35]/CLK (1.6161 1.642) RiseTrig slew=(0.1731 0.1457)

tx_core/axi_master/pfifo_datain_0_d_reg[38]/CLK (1.6245 1.6504) RiseTrig slew=(0.1733 0.1458)

tx_core/axi_master/pfifo_datain_0_d_reg[40]/CLK (1.6243 1.6502) RiseTrig slew=(0.1733 0.1458)

tx_core/axi_master/pfifo_datain_0_d_reg[59]/CLK (1.6248 1.6507) RiseTrig slew=(0.1733 0.1458)

tx_core/axi_master/pfifo_datain_2_d_reg[61]/CLK (1.6243 1.6502) RiseTrig slew=(0.1733 0.1458)

tx_core/axi_master/pfifo_datain_0_d_reg[47]/CLK (1.6247 1.6506) RiseTrig slew=(0.1733 0.1458)

tx_core/axi_master/pfifo_datain_0_d_reg[46]/CLK (1.6249 1.6508) RiseTrig slew=(0.1733 0.1458)

tx_core/axi_master/pfifo_datain_0_d_reg[51]/CLK (1.6242 1.6501) RiseTrig slew=(0.1733 0.1458)

tx_core/axi_master/pfifo_datain_0_d_reg[61]/CLK (1.6246 1.6505) RiseTrig slew=(0.1733 0.1458)

tx_core/axi_master/pfifo_datain_0_d_reg[56]/CLK (1.6246 1.6506) RiseTrig slew=(0.1733 0.1458)

tx_core/axi_master/pfifo_datain_0_d_reg[37]/CLK (1.6249 1.6508) RiseTrig slew=(0.1733 0.1458)

tx_core/axi_master/pfifo_datain_0_d_reg[58]/CLK (1.6239 1.6498) RiseTrig slew=(0.1733 0.1458)

tx_core/axi_master/pfifo_datain_0_d_reg[49]/CLK (1.6239 1.6498) RiseTrig slew=(0.1733 0.1458)

tx_core/axi_master/pfifo_datain_0_d_reg[62]/CLK (1.6235 1.6495) RiseTrig slew=(0.1732 0.1458)

tx_core/axi_master/pfifo_datain_0_d_reg[41]/CLK (1.6187 1.6446) RiseTrig slew=(0.1732 0.1457)

tx_core/axi_master/pfifo_datain_0_d_reg[39]/CLK (1.6222 1.6481) RiseTrig slew=(0.1732 0.1458)

tx_core/axi_master/pfifo_datain_0_d_reg[54]/CLK (1.6206 1.6465) RiseTrig slew=(0.1732 0.1458)

tx_core/axi_master/pfifo_datain_0_d_reg[60]/CLK (1.6235 1.6494) RiseTrig slew=(0.1732 0.1458)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[18]/CLK (1.6441 1.6677) RiseTrig slew=(0.2099 0.1755)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[19]/CLK (1.6428 1.6664) RiseTrig slew=(0.2099 0.1755)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[15]/CLK (1.644 1.6676) RiseTrig slew=(0.2099 0.1755)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[15]/CLK (1.6437 1.6673) RiseTrig slew=(0.2099 0.1755)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[17]/CLK (1.6412 1.6648) RiseTrig slew=(0.2099 0.1755)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[8]/CLK (1.6436 1.6672) RiseTrig slew=(0.2099 0.1755)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[17]/CLK (1.6425 1.666) RiseTrig slew=(0.2099 0.1755)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[15]/CLK (1.6413 1.6649) RiseTrig slew=(0.2099 0.1755)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[16]/CLK (1.6357 1.6593) RiseTrig slew=(0.2099 0.1755)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[18]/CLK (1.6409 1.6645) RiseTrig slew=(0.2099 0.1755)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[16]/CLK (1.643 1.6665) RiseTrig slew=(0.2099 0.1755)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[17]/CLK (1.6417 1.6653) RiseTrig slew=(0.2099 0.1755)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[18]/CLK (1.6424 1.666) RiseTrig slew=(0.2099 0.1755)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[19]/CLK (1.6418 1.6654) RiseTrig slew=(0.2099 0.1755)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[15]/CLK (1.6427 1.6663) RiseTrig slew=(0.2099 0.1755)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[16]/CLK (1.6379 1.6615) RiseTrig slew=(0.2099 0.1755)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[19]/CLK (1.6432 1.6674) RiseTrig slew=(0.203 0.1698)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[18]/CLK (1.643 1.6672) RiseTrig slew=(0.203 0.1698)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[17]/CLK (1.6432 1.6674) RiseTrig slew=(0.203 0.1698)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[16]/CLK (1.6428 1.667) RiseTrig slew=(0.203 0.1698)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[15]/CLK (1.6434 1.6675) RiseTrig slew=(0.203 0.1698)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[16]/CLK (1.6394 1.6635) RiseTrig slew=(0.203 0.1698)

tx_core/tx_crc/crcpkt1/crc_reg[19]/CLK (1.6418 1.666) RiseTrig slew=(0.203 0.1698)

tx_core/tx_crc/crcpkt1/crc_reg[18]/CLK (1.6414 1.6656) RiseTrig slew=(0.203 0.1698)

tx_core/tx_crc/crcpkt1/crc_reg[17]/CLK (1.643 1.6672) RiseTrig slew=(0.203 0.1698)

tx_core/tx_crc/crcpkt1/crc_reg[16]/CLK (1.6404 1.6646) RiseTrig slew=(0.203 0.1698)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[18]/CLK (1.6415 1.6657) RiseTrig slew=(0.203 0.1698)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[15]/CLK (1.6373 1.6615) RiseTrig slew=(0.203 0.1698)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[16]/CLK (1.6407 1.6648) RiseTrig slew=(0.203 0.1698)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[17]/CLK (1.6415 1.6657) RiseTrig slew=(0.203 0.1698)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[18]/CLK (1.642 1.6662) RiseTrig slew=(0.203 0.1698)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[16]/CLK (1.6413 1.6655) RiseTrig slew=(0.203 0.1698)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[17]/CLK (1.6415 1.6656) RiseTrig slew=(0.203 0.1698)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[17]/CLK (1.6418 1.666) RiseTrig slew=(0.203 0.1698)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[15]/CLK (1.6352 1.6594) RiseTrig slew=(0.203 0.1698)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[18]/CLK (1.6344 1.6586) RiseTrig slew=(0.203 0.1698)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[10]/CLK (1.5108 1.5353) RiseTrig slew=(0.1465 0.1229)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[22]/CLK (1.5109 1.5354) RiseTrig slew=(0.1465 0.1229)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[24]/CLK (1.5103 1.5348) RiseTrig slew=(0.1465 0.1229)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[5]/CLK (1.5109 1.5354) RiseTrig slew=(0.1465 0.1229)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[9]/CLK (1.5114 1.5359) RiseTrig slew=(0.1465 0.1229)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[23]/CLK (1.5114 1.5359) RiseTrig slew=(0.1465 0.1229)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[4]/CLK (1.5107 1.5352) RiseTrig slew=(0.1465 0.1229)

tx_core/tx_crc/crcpkt0/n309__L1_I1/A (1.4286 1.4597) slew=(0.0376 0.0335)
tx_core/tx_crc/crcpkt0/n309__L1_I1/Y (1.6348 1.6628) load=0.192695(pf) 

tx_core/tx_crc/crcpkt2/crcin64_d_reg[24]/CLK (1.6315 1.655) RiseTrig slew=(0.2081 0.174)

tx_core/tx_crc/crcpkt2/crc_reg[24]/CLK (1.631 1.6545) RiseTrig slew=(0.2081 0.174)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[25]/CLK (1.6311 1.6546) RiseTrig slew=(0.2081 0.174)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[27]/CLK (1.6287 1.6522) RiseTrig slew=(0.2081 0.1739)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[27]/CLK (1.6345 1.658) RiseTrig slew=(0.2081 0.174)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[28]/CLK (1.6297 1.6532) RiseTrig slew=(0.2081 0.174)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[26]/CLK (1.6388 1.6623) RiseTrig slew=(0.2081 0.1741)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[25]/CLK (1.6387 1.6622) RiseTrig slew=(0.2081 0.1741)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[25]/CLK (1.6384 1.6619) RiseTrig slew=(0.2081 0.1741)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[28]/CLK (1.6448 1.6683) RiseTrig slew=(0.2081 0.1741)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[28]/CLK (1.6416 1.6651) RiseTrig slew=(0.2081 0.1741)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[29]/CLK (1.6441 1.6676) RiseTrig slew=(0.2081 0.1741)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[24]/CLK (1.644 1.6675) RiseTrig slew=(0.2081 0.1741)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[24]/CLK (1.6414 1.6649) RiseTrig slew=(0.2081 0.1741)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[27]/CLK (1.6432 1.6667) RiseTrig slew=(0.2081 0.1741)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[26]/CLK (1.642 1.6655) RiseTrig slew=(0.2081 0.1741)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[24]/CLK (1.6401 1.6636) RiseTrig slew=(0.2081 0.1741)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[26]/CLK (1.6456 1.6691) RiseTrig slew=(0.2081 0.1741)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[24]/CLK (1.6382 1.6619) RiseTrig slew=(0.2052 0.1717)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[27]/CLK (1.6384 1.6621) RiseTrig slew=(0.2052 0.1717)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[26]/CLK (1.6377 1.6614) RiseTrig slew=(0.2052 0.1717)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[24]/CLK (1.6365 1.6602) RiseTrig slew=(0.2052 0.1717)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[26]/CLK (1.6359 1.6596) RiseTrig slew=(0.2052 0.1717)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[25]/CLK (1.6364 1.6602) RiseTrig slew=(0.2052 0.1718)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[25]/CLK (1.6411 1.6648) RiseTrig slew=(0.2053 0.1718)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[24]/CLK (1.6492 1.6729) RiseTrig slew=(0.2053 0.1719)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[25]/CLK (1.6442 1.6679) RiseTrig slew=(0.2053 0.1719)

tx_core/tx_crc/crcpkt2/data56_d_reg[29]/CLK (1.6492 1.6729) RiseTrig slew=(0.2053 0.1719)

tx_core/tx_crc/crcpkt2/data56_d_reg[27]/CLK (1.647 1.6707) RiseTrig slew=(0.2053 0.1719)

tx_core/tx_crc/crcpkt2/data56_d_reg[31]/CLK (1.6472 1.6709) RiseTrig slew=(0.2053 0.1719)

tx_core/tx_crc/crcpkt2/data56_d_reg[25]/CLK (1.6456 1.6693) RiseTrig slew=(0.2053 0.1719)

tx_core/tx_crc/crcpkt2/data56_d_reg[32]/CLK (1.6497 1.6734) RiseTrig slew=(0.2053 0.1719)

tx_core/tx_crc/crcpkt2/data56_d_reg[30]/CLK (1.6508 1.6746) RiseTrig slew=(0.2053 0.1719)

tx_core/tx_crc/crcpkt2/data56_d_reg[26]/CLK (1.6471 1.6708) RiseTrig slew=(0.2053 0.1719)

tx_core/tx_crc/crcpkt2/data56_d_reg[28]/CLK (1.651 1.6747) RiseTrig slew=(0.2053 0.1719)

tx_core/tx_crc/crcpkt2/data56_d_reg[24]/CLK (1.6505 1.6742) RiseTrig slew=(0.2053 0.1719)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[26]/CLK (1.6384 1.6657) RiseTrig slew=(0.1581 0.1338)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[29]/CLK (1.6355 1.6629) RiseTrig slew=(0.158 0.1337)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[31]/CLK (1.637 1.6643) RiseTrig slew=(0.158 0.1337)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[30]/CLK (1.6377 1.665) RiseTrig slew=(0.1581 0.1337)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[28]/CLK (1.6366 1.664) RiseTrig slew=(0.158 0.1337)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[28]/CLK (1.634 1.6613) RiseTrig slew=(0.158 0.1337)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[30]/CLK (1.6382 1.6656) RiseTrig slew=(0.1581 0.1337)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[27]/CLK (1.6375 1.6648) RiseTrig slew=(0.1581 0.1337)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[27]/CLK (1.6379 1.6653) RiseTrig slew=(0.1581 0.1337)

tx_core/tx_crc/crcpkt2/data56_d_reg[33]/CLK (1.6383 1.6657) RiseTrig slew=(0.1581 0.1338)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[29]/CLK (1.6382 1.6656) RiseTrig slew=(0.1581 0.1337)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[29]/CLK (1.6376 1.6649) RiseTrig slew=(0.1581 0.1337)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[30]/CLK (1.6464 1.6727) RiseTrig slew=(0.1745 0.1469)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[0]/CLK (1.6461 1.6724) RiseTrig slew=(0.1745 0.1469)

tx_core/tx_crc/crcpkt2/crc_reg[26]/CLK (1.6412 1.6675) RiseTrig slew=(0.1745 0.1469)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[31]/CLK (1.6347 1.661) RiseTrig slew=(0.1744 0.1467)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[28]/CLK (1.6349 1.6612) RiseTrig slew=(0.1744 0.1467)

tx_core/tx_crc/crcpkt2/crc_reg[28]/CLK (1.6375 1.6638) RiseTrig slew=(0.1744 0.1468)

tx_core/tx_crc/crcpkt2/crc_reg[25]/CLK (1.6331 1.6594) RiseTrig slew=(0.1744 0.1467)

tx_core/tx_crc/crcpkt2/crc_reg[27]/CLK (1.6483 1.6746) RiseTrig slew=(0.1745 0.147)

tx_core/tx_crc/crcpkt2/crc_reg[0]/CLK (1.6508 1.677) RiseTrig slew=(0.1745 0.147)

tx_core/tx_crc/crcpkt2/crc_reg[30]/CLK (1.6504 1.6766) RiseTrig slew=(0.1745 0.147)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[28]/CLK (1.6499 1.6762) RiseTrig slew=(0.1745 0.147)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[26]/CLK (1.6503 1.6765) RiseTrig slew=(0.1745 0.147)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[30]/CLK (1.638 1.6653) RiseTrig slew=(0.1564 0.1325)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[27]/CLK (1.6371 1.6644) RiseTrig slew=(0.1564 0.1324)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[0]/CLK (1.637 1.6643) RiseTrig slew=(0.1564 0.1324)

tx_core/tx_crc/crcpkt2/crc_reg[29]/CLK (1.6352 1.6626) RiseTrig slew=(0.1564 0.1324)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[30]/CLK (1.6373 1.6647) RiseTrig slew=(0.1564 0.1324)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[25]/CLK (1.6374 1.6647) RiseTrig slew=(0.1564 0.1324)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[30]/CLK (1.6375 1.6649) RiseTrig slew=(0.1564 0.1324)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[29]/CLK (1.6374 1.6648) RiseTrig slew=(0.1564 0.1324)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[29]/CLK (1.6357 1.6631) RiseTrig slew=(0.1564 0.1324)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[31]/CLK (1.6376 1.665) RiseTrig slew=(0.1564 0.1325)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[30]/CLK (1.6353 1.6627) RiseTrig slew=(0.1564 0.1324)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[31]/CLK (1.6363 1.6637) RiseTrig slew=(0.1564 0.1324)

tx_core/tx_crc/crcpkt1/data56_d_reg[35]/CLK (1.5713 1.599) RiseTrig slew=(0.1324 0.1121)

tx_core/tx_crc/crcpkt1/data56_d_reg[34]/CLK (1.5712 1.5989) RiseTrig slew=(0.1324 0.1121)

tx_core/tx_crc/crcpkt1/dataout_reg[56]/CLK (1.5757 1.6034) RiseTrig slew=(0.1324 0.1121)

tx_core/tx_crc/crcpkt1/dataout_reg[54]/CLK (1.5756 1.6033) RiseTrig slew=(0.1324 0.1121)

tx_core/tx_crc/crcpkt1/dataout_reg[47]/CLK (1.5732 1.6009) RiseTrig slew=(0.1324 0.1121)

tx_core/tx_crc/crcpkt1/dataout_reg[43]/CLK (1.5731 1.6008) RiseTrig slew=(0.1324 0.1121)

tx_core/tx_crc/crcpkt1/dataout_reg[42]/CLK (1.5753 1.603) RiseTrig slew=(0.1324 0.1121)

tx_core/tx_crc/crcpkt1/dataout_reg[58]/CLK (1.5741 1.6018) RiseTrig slew=(0.1324 0.1121)

tx_core/tx_crc/crcpkt1/dataout_reg[46]/CLK (1.575 1.6027) RiseTrig slew=(0.1324 0.1121)

tx_core/tx_crc/crcpkt1/dataout_reg[41]/CLK (1.5747 1.6023) RiseTrig slew=(0.1324 0.1121)

tx_core/tx_crc/crcpkt1/dataout_reg[55]/CLK (1.5748 1.6025) RiseTrig slew=(0.1324 0.1121)

tx_core/tx_crc/crcpkt1/dataout_reg[63]/CLK (1.5752 1.6029) RiseTrig slew=(0.1324 0.1121)

tx_core/tx_crc/crcpkt1/dataout_reg[39]/CLK (1.5753 1.603) RiseTrig slew=(0.1324 0.1121)

tx_core/tx_crc/crcpkt1/dataout_reg[49]/CLK (1.5754 1.6031) RiseTrig slew=(0.1324 0.1121)

tx_core/tx_crc/crcpkt1/crc_vld_2d_reg/CLK (1.5696 1.5976) RiseTrig slew=(0.1284 0.1089)

tx_core/tx_crc/crcpkt1/dataout_reg[52]/CLK (1.5722 1.6002) RiseTrig slew=(0.1284 0.1089)

tx_core/tx_crc/crcpkt1/dataout_reg[40]/CLK (1.5722 1.6002) RiseTrig slew=(0.1284 0.1089)

tx_core/tx_crc/crcpkt1/dataout_reg[35]/CLK (1.5721 1.6001) RiseTrig slew=(0.1284 0.1089)

tx_core/tx_crc/crcpkt1/dataout_reg[44]/CLK (1.5715 1.5995) RiseTrig slew=(0.1284 0.1089)

tx_core/tx_crc/crcpkt1/dataout_reg[50]/CLK (1.5717 1.5997) RiseTrig slew=(0.1284 0.1089)

tx_core/tx_crc/crcpkt1/dataout_reg[45]/CLK (1.5715 1.5995) RiseTrig slew=(0.1284 0.1089)

tx_core/tx_crc/crcpkt1/dataout_reg[34]/CLK (1.5707 1.5987) RiseTrig slew=(0.1284 0.1089)

tx_core/tx_crc/crcpkt1/dataout_reg[31]/CLK (1.5667 1.5947) RiseTrig slew=(0.1284 0.1089)

tx_core/tx_crc/crcpkt1/dataout_reg[53]/CLK (1.5665 1.595) RiseTrig slew=(0.1197 0.1017)

tx_core/tx_crc/crcpkt1/dataout_reg[51]/CLK (1.566 1.5945) RiseTrig slew=(0.1197 0.1017)

tx_core/tx_crc/crcpkt1/dataout_reg[61]/CLK (1.5672 1.5957) RiseTrig slew=(0.1197 0.1017)

tx_core/tx_crc/crcpkt1/dataout_reg[48]/CLK (1.5672 1.5957) RiseTrig slew=(0.1197 0.1017)

tx_core/tx_crc/crcpkt1/dataout_reg[60]/CLK (1.5668 1.5953) RiseTrig slew=(0.1197 0.1017)

tx_core/tx_crc/crcpkt1/dataout_reg[59]/CLK (1.5665 1.595) RiseTrig slew=(0.1197 0.1017)

tx_core/tx_crc/crcpkt1/dataout_reg[33]/CLK (1.5682 1.5967) RiseTrig slew=(0.1197 0.1017)

tx_core/tx_crc/crcpkt1/dataout_reg[57]/CLK (1.5681 1.5966) RiseTrig slew=(0.1197 0.1017)

tx_core/tx_crc/crcpkt1/dataout_reg[32]/CLK (1.5672 1.5957) RiseTrig slew=(0.1197 0.1017)

tx_core/tx_crc/crcpkt1/dataout_reg[37]/CLK (1.5672 1.5957) RiseTrig slew=(0.1197 0.1017)

tx_core/tx_crc/crcpkt1/dataout_reg[62]/CLK (1.5678 1.5963) RiseTrig slew=(0.1197 0.1017)

tx_core/tx_crc/crcpkt1/dataout_reg[36]/CLK (1.5677 1.5962) RiseTrig slew=(0.1197 0.1017)

tx_core/tx_crc/crcpkt1/dataout_reg[38]/CLK (1.5672 1.5957) RiseTrig slew=(0.1197 0.1017)

tx_core/tx_crc/crcpkt0/data56_d_reg[36]/CLK (1.5791 1.6081) RiseTrig slew=(0.119 0.1013)

tx_core/tx_crc/crcpkt0/data56_d_reg[37]/CLK (1.5786 1.6076) RiseTrig slew=(0.119 0.1013)

tx_core/tx_crc/crcpkt0/data56_d_reg[55]/CLK (1.5782 1.6072) RiseTrig slew=(0.119 0.1013)

tx_core/tx_crc/crcpkt0/data56_d_reg[45]/CLK (1.579 1.608) RiseTrig slew=(0.119 0.1013)

tx_core/tx_crc/crcpkt0/data56_d_reg[42]/CLK (1.5784 1.6074) RiseTrig slew=(0.119 0.1013)

tx_core/tx_crc/crcpkt0/data56_d_reg[44]/CLK (1.5778 1.6068) RiseTrig slew=(0.119 0.1013)

tx_core/tx_crc/crcpkt0/data56_d_reg[40]/CLK (1.5778 1.6068) RiseTrig slew=(0.119 0.1013)

tx_core/tx_crc/crcpkt0/data56_d_reg[54]/CLK (1.5773 1.6063) RiseTrig slew=(0.119 0.1013)

tx_core/tx_crc/crcpkt0/data40_d_reg[10]/CLK (1.5764 1.6054) RiseTrig slew=(0.119 0.1013)

tx_core/tx_crc/crcpkt0/data40_d_reg[12]/CLK (1.5747 1.6037) RiseTrig slew=(0.119 0.1013)

tx_core/tx_crc/crcpkt0/data40_d_reg[9]/CLK (1.5746 1.6036) RiseTrig slew=(0.119 0.1013)

tx_core/tx_crc/crcpkt0/data40_d_reg[13]/CLK (1.574 1.603) RiseTrig slew=(0.119 0.1013)

tx_core/tx_crc/crcpkt0/data40_d_reg[4]/CLK (1.569 1.5983) RiseTrig slew=(0.1128 0.0962)

tx_core/tx_crc/crcpkt0/data40_d_reg[11]/CLK (1.5688 1.5981) RiseTrig slew=(0.1128 0.0962)

tx_core/tx_crc/crcpkt0/data40_d_reg[1]/CLK (1.5684 1.5977) RiseTrig slew=(0.1128 0.0962)

tx_core/tx_crc/crcpkt0/data40_d_reg[14]/CLK (1.5678 1.5971) RiseTrig slew=(0.1128 0.0962)

tx_core/tx_crc/crcpkt0/data40_d_reg[6]/CLK (1.5691 1.5984) RiseTrig slew=(0.1128 0.0962)

tx_core/tx_crc/crcpkt0/data40_d_reg[8]/CLK (1.5702 1.5995) RiseTrig slew=(0.1128 0.0962)

tx_core/tx_crc/crcpkt0/data40_d_reg[3]/CLK (1.5703 1.5996) RiseTrig slew=(0.1128 0.0962)

tx_core/tx_crc/crcpkt0/data40_d_reg[5]/CLK (1.5699 1.5992) RiseTrig slew=(0.1128 0.0962)

tx_core/tx_crc/crcpkt0/data40_d_reg[2]/CLK (1.5696 1.5989) RiseTrig slew=(0.1128 0.0962)

tx_core/tx_crc/crcpkt0/data40_d_reg[0]/CLK (1.5696 1.5989) RiseTrig slew=(0.1128 0.0962)

tx_core/tx_crc/crcpkt0/data40_d_reg[7]/CLK (1.5693 1.5986) RiseTrig slew=(0.1128 0.0962)

tx_core/tx_crc/crcpkt0/data40_d_reg[15]/CLK (1.5677 1.597) RiseTrig slew=(0.1128 0.0962)

tx_core/tx_crc/crcpkt0/data56_d_reg[53]/CLK (1.5795 1.6082) RiseTrig slew=(0.1234 0.1049)

tx_core/tx_crc/crcpkt0/data56_d_reg[47]/CLK (1.5802 1.6089) RiseTrig slew=(0.1234 0.1049)

tx_core/tx_crc/crcpkt0/data56_d_reg[41]/CLK (1.5809 1.6096) RiseTrig slew=(0.1234 0.1049)

tx_core/tx_crc/crcpkt0/data56_d_reg[50]/CLK (1.5818 1.6105) RiseTrig slew=(0.1234 0.1049)

tx_core/tx_crc/crcpkt0/data56_d_reg[46]/CLK (1.5825 1.6112) RiseTrig slew=(0.1234 0.1049)

tx_core/tx_crc/crcpkt0/data56_d_reg[52]/CLK (1.5825 1.6112) RiseTrig slew=(0.1234 0.1049)

tx_core/tx_crc/crcpkt0/data56_d_reg[38]/CLK (1.576 1.6047) RiseTrig slew=(0.1234 0.1049)

tx_core/tx_crc/crcpkt0/data56_d_reg[51]/CLK (1.576 1.6047) RiseTrig slew=(0.1234 0.1049)

tx_core/tx_crc/crcpkt0/data56_d_reg[49]/CLK (1.5775 1.6062) RiseTrig slew=(0.1234 0.1049)

tx_core/tx_crc/crcpkt0/data56_d_reg[39]/CLK (1.5783 1.607) RiseTrig slew=(0.1234 0.1049)

tx_core/tx_crc/crcpkt0/data56_d_reg[48]/CLK (1.5781 1.6068) RiseTrig slew=(0.1234 0.1049)

tx_core/tx_crc/crcpkt0/data56_d_reg[43]/CLK (1.5752 1.6039) RiseTrig slew=(0.1234 0.1049)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[29]/CLK (1.5793 1.6011) RiseTrig slew=(0.192 0.1607)

tx_core/tx_crc/crcpkt0/data48_d_reg[14]/CLK (1.5689 1.5906) RiseTrig slew=(0.1917 0.1603)

tx_core/tx_crc/crcpkt0/data48_d_reg[15]/CLK (1.5687 1.5904) RiseTrig slew=(0.1917 0.1603)

tx_core/tx_crc/crcpkt0/data48_d_reg[13]/CLK (1.5788 1.6006) RiseTrig slew=(0.192 0.1607)

tx_core/tx_crc/crcpkt0/data48_d_reg[12]/CLK (1.5682 1.59) RiseTrig slew=(0.1917 0.1603)

tx_core/tx_crc/crcpkt0/data48_d_reg[37]/CLK (1.5804 1.6022) RiseTrig slew=(0.192 0.1608)

tx_core/tx_crc/crcpkt0/data48_d_reg[28]/CLK (1.585 1.6069) RiseTrig slew=(0.192 0.1608)

tx_core/tx_crc/crcpkt0/data48_d_reg[35]/CLK (1.5897 1.6116) RiseTrig slew=(0.192 0.1608)

tx_core/tx_crc/crcpkt0/data48_d_reg[46]/CLK (1.5878 1.6097) RiseTrig slew=(0.192 0.1608)

tx_core/tx_crc/crcpkt0/data48_d_reg[36]/CLK (1.5899 1.6118) RiseTrig slew=(0.192 0.1608)

tx_core/tx_crc/crcpkt0/data48_d_reg[32]/CLK (1.5849 1.6067) RiseTrig slew=(0.192 0.1608)

tx_core/tx_crc/crcpkt0/data48_d_reg[30]/CLK (1.5877 1.6096) RiseTrig slew=(0.192 0.1608)

tx_core/tx_crc/crcpkt0/data48_d_reg[29]/CLK (1.5859 1.6077) RiseTrig slew=(0.192 0.1608)

tx_core/tx_crc/crcpkt0/data48_d_reg[27]/CLK (1.587 1.6088) RiseTrig slew=(0.192 0.1608)

tx_core/tx_crc/crcpkt0/data48_d_reg[24]/CLK (1.5879 1.6097) RiseTrig slew=(0.192 0.1608)

tx_core/tx_crc/crcpkt0/data48_d_reg[16]/CLK (1.5828 1.6046) RiseTrig slew=(0.192 0.1608)

tx_core/tx_crc/crcpkt0/data48_d_reg[33]/CLK (1.5895 1.6114) RiseTrig slew=(0.192 0.1608)

tx_core/tx_crc/crcpkt0/data48_d_reg[31]/CLK (1.5898 1.6116) RiseTrig slew=(0.192 0.1608)

tx_core/tx_crc/crcpkt0/data64_d_reg[22]/CLK (1.5886 1.6097) RiseTrig slew=(0.2039 0.1701)

tx_core/tx_crc/crcpkt0/data64_d_reg[15]/CLK (1.5903 1.6114) RiseTrig slew=(0.2039 0.1701)

tx_core/tx_crc/crcpkt0/data64_d_reg[19]/CLK (1.5885 1.6096) RiseTrig slew=(0.2039 0.1701)

tx_core/tx_crc/crcpkt0/data64_d_reg[21]/CLK (1.5878 1.6089) RiseTrig slew=(0.2039 0.1701)

tx_core/tx_crc/crcpkt0/data64_d_reg[20]/CLK (1.5887 1.6098) RiseTrig slew=(0.2039 0.1701)

tx_core/tx_crc/crcpkt0/data64_d_reg[16]/CLK (1.5895 1.6106) RiseTrig slew=(0.2039 0.1701)

tx_core/tx_crc/crcpkt0/data64_d_reg[18]/CLK (1.5906 1.6117) RiseTrig slew=(0.2039 0.1701)

tx_core/tx_crc/crcpkt0/data64_d_reg[17]/CLK (1.5907 1.6118) RiseTrig slew=(0.2039 0.1701)

tx_core/tx_crc/crcpkt0/data48_d_reg[18]/CLK (1.5831 1.6042) RiseTrig slew=(0.2039 0.1701)

tx_core/tx_crc/crcpkt0/data48_d_reg[17]/CLK (1.5827 1.6038) RiseTrig slew=(0.2039 0.1701)

tx_core/tx_crc/crcpkt0/data48_d_reg[19]/CLK (1.5817 1.6028) RiseTrig slew=(0.2039 0.1701)

tx_core/tx_crc/crcpkt0/data48_d_reg[20]/CLK (1.582 1.6031) RiseTrig slew=(0.2039 0.1701)

tx_core/tx_crc/crcpkt0/data48_d_reg[21]/CLK (1.5814 1.6025) RiseTrig slew=(0.2039 0.1701)

tx_core/tx_crc/crcpkt0/data48_d_reg[22]/CLK (1.5829 1.604) RiseTrig slew=(0.2039 0.1701)

tx_core/tx_crc/crcpkt0/data48_d_reg[25]/CLK (1.5797 1.6008) RiseTrig slew=(0.2039 0.1701)

tx_core/tx_crc/crcpkt0/data48_d_reg[26]/CLK (1.5776 1.5987) RiseTrig slew=(0.2039 0.1701)

tx_core/tx_crc/crcpkt0/data48_d_reg[34]/CLK (1.5819 1.603) RiseTrig slew=(0.2039 0.1701)

tx_core/tx_crc/crcpkt0/data48_d_reg[23]/CLK (1.5826 1.6037) RiseTrig slew=(0.2039 0.1701)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[5]/CLK (1.5777 1.6006) RiseTrig slew=(0.18 0.1507)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[4]/CLK (1.5822 1.6051) RiseTrig slew=(0.18 0.1508)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[5]/CLK (1.5838 1.6067) RiseTrig slew=(0.18 0.1508)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[6]/CLK (1.5811 1.604) RiseTrig slew=(0.18 0.1508)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[7]/CLK (1.5836 1.6065) RiseTrig slew=(0.18 0.1508)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[5]/CLK (1.5839 1.6068) RiseTrig slew=(0.18 0.1508)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[7]/CLK (1.578 1.6009) RiseTrig slew=(0.18 0.1507)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[7]/CLK (1.5839 1.6068) RiseTrig slew=(0.18 0.1508)

tx_core/tx_crc/crcpkt0/crc_reg[5]/CLK (1.5771 1.6) RiseTrig slew=(0.18 0.1507)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[7]/CLK (1.5761 1.599) RiseTrig slew=(0.18 0.1507)

tx_core/tx_crc/crcpkt0/crc_reg[6]/CLK (1.5733 1.5962) RiseTrig slew=(0.18 0.1507)

tx_core/tx_crc/crcpkt0/crc_reg[7]/CLK (1.5705 1.5934) RiseTrig slew=(0.18 0.1506)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[6]/CLK (1.5748 1.5977) RiseTrig slew=(0.18 0.1507)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[5]/CLK (1.5759 1.5988) RiseTrig slew=(0.18 0.1507)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[8]/CLK (1.5758 1.5986) RiseTrig slew=(0.18 0.1507)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[6]/CLK (1.576 1.5989) RiseTrig slew=(0.18 0.1507)

tx_core/tx_crc/crcpkt0/crc_reg[8]/CLK (1.5792 1.601) RiseTrig slew=(0.1983 0.1658)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[8]/CLK (1.6054 1.6272) RiseTrig slew=(0.199 0.1668)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[8]/CLK (1.6078 1.6296) RiseTrig slew=(0.1989 0.1668)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[6]/CLK (1.6089 1.6307) RiseTrig slew=(0.1989 0.1668)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[8]/CLK (1.5852 1.607) RiseTrig slew=(0.1986 0.1661)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[7]/CLK (1.6015 1.6232) RiseTrig slew=(0.199 0.1667)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[8]/CLK (1.5974 1.6192) RiseTrig slew=(0.1989 0.1666)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[7]/CLK (1.5969 1.6187) RiseTrig slew=(0.1989 0.1666)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[6]/CLK (1.5965 1.6183) RiseTrig slew=(0.1989 0.1666)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[5]/CLK (1.5911 1.6129) RiseTrig slew=(0.1988 0.1664)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[6]/CLK (1.5972 1.619) RiseTrig slew=(0.1989 0.1666)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[6]/CLK (1.5961 1.6179) RiseTrig slew=(0.1989 0.1666)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[5]/CLK (1.5884 1.6101) RiseTrig slew=(0.1988 0.1663)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[7]/CLK (1.5991 1.6209) RiseTrig slew=(0.199 0.1667)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[5]/CLK (1.5996 1.6214) RiseTrig slew=(0.199 0.1667)

tx_core/tx_crc/crcpkt0/data56_d_reg[16]/CLK (1.611 1.634) RiseTrig slew=(0.2032 0.1698)

tx_core/tx_crc/crcpkt0/data56_d_reg[9]/CLK (1.6099 1.6329) RiseTrig slew=(0.2032 0.1698)

tx_core/tx_crc/crcpkt0/data56_d_reg[8]/CLK (1.6071 1.6301) RiseTrig slew=(0.2032 0.1698)

tx_core/tx_crc/crcpkt0/data56_d_reg[23]/CLK (1.6075 1.6305) RiseTrig slew=(0.2032 0.1698)

tx_core/tx_crc/crcpkt0/data56_d_reg[21]/CLK (1.6102 1.6332) RiseTrig slew=(0.2032 0.1698)

tx_core/tx_crc/crcpkt0/data56_d_reg[20]/CLK (1.6109 1.6339) RiseTrig slew=(0.2032 0.1698)

tx_core/tx_crc/crcpkt0/data56_d_reg[19]/CLK (1.6108 1.6338) RiseTrig slew=(0.2032 0.1698)

tx_core/tx_crc/crcpkt0/data56_d_reg[18]/CLK (1.6088 1.6318) RiseTrig slew=(0.2032 0.1698)

tx_core/tx_crc/crcpkt0/data56_d_reg[17]/CLK (1.6097 1.6327) RiseTrig slew=(0.2032 0.1698)

tx_core/tx_crc/crcpkt0/data56_d_reg[15]/CLK (1.6101 1.6331) RiseTrig slew=(0.2032 0.1698)

tx_core/tx_crc/crcpkt0/data56_d_reg[13]/CLK (1.6109 1.6339) RiseTrig slew=(0.2032 0.1698)

tx_core/tx_crc/crcpkt0/data56_d_reg[12]/CLK (1.61 1.633) RiseTrig slew=(0.2032 0.1698)

tx_core/tx_crc/crcpkt0/data56_d_reg[11]/CLK (1.6071 1.6301) RiseTrig slew=(0.2032 0.1698)

tx_core/tx_crc/crcpkt0/data56_d_reg[0]/CLK (1.6089 1.6319) RiseTrig slew=(0.2032 0.1698)

tx_core/tx_crc/crcpkt0/data56_d_reg[14]/CLK (1.6064 1.6294) RiseTrig slew=(0.2032 0.1698)

tx_core/tx_crc/crcpkt0/data56_d_reg[1]/CLK (1.6107 1.6337) RiseTrig slew=(0.2032 0.1698)

tx_core/tx_crc/crcpkt0/data56_d_reg[2]/CLK (1.6109 1.6339) RiseTrig slew=(0.2032 0.1698)

tx_core/tx_crc/crcpkt0/data56_d_reg[3]/CLK (1.6111 1.6341) RiseTrig slew=(0.2032 0.1698)

tx_core/tx_crc/crcpkt0/data56_d_reg[4]/CLK (1.6106 1.6336) RiseTrig slew=(0.2032 0.1698)

tx_core/tx_crc/crcpkt0/data56_d_reg[5]/CLK (1.6108 1.6338) RiseTrig slew=(0.2032 0.1698)

tx_core/tx_crc/crcpkt0/data56_d_reg[6]/CLK (1.6104 1.6335) RiseTrig slew=(0.2032 0.1698)

tx_core/tx_crc/crcpkt0/data56_d_reg[7]/CLK (1.6109 1.6339) RiseTrig slew=(0.2032 0.1698)

tx_core/tx_crc/crcpkt0/load64_d_reg/CLK (1.6113 1.6343) RiseTrig slew=(0.2032 0.1698)

tx_core/tx_crc/crcpkt0/data56_d_reg[22]/CLK (1.6061 1.6291) RiseTrig slew=(0.2032 0.1698)

tx_core/tx_crc/crcpkt0/data56_d_reg[10]/CLK (1.6067 1.6297) RiseTrig slew=(0.2032 0.1698)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[31]/CLK (1.5806 1.6069) RiseTrig slew=(0.1481 0.1248)

tx_core/tx_crc/crcpkt0/load16_d_reg/CLK (1.5771 1.6035) RiseTrig slew=(0.1481 0.1248)

tx_core/tx_crc/crcpkt0/load24_d_reg/CLK (1.578 1.6043) RiseTrig slew=(0.1481 0.1248)

tx_core/tx_crc/crcpkt0/load32_d_reg/CLK (1.5771 1.6034) RiseTrig slew=(0.1481 0.1248)

tx_core/tx_crc/crcpkt0/crc_reg[31]/CLK (1.5795 1.6058) RiseTrig slew=(0.1481 0.1248)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[31]/CLK (1.5724 1.5987) RiseTrig slew=(0.1481 0.1248)

tx_core/tx_crc/crcpkt0/load8_d_reg/CLK (1.5709 1.5972) RiseTrig slew=(0.1481 0.1248)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[31]/CLK (1.5731 1.5994) RiseTrig slew=(0.1481 0.1248)

tx_core/tx_crc/crcpkt0/load56_d_reg/CLK (1.5749 1.6012) RiseTrig slew=(0.1481 0.1248)

tx_core/tx_crc/crcpkt0/load48_d_reg/CLK (1.5756 1.6019) RiseTrig slew=(0.1481 0.1248)

tx_core/tx_crc/crcpkt0/load40_d_reg/CLK (1.5763 1.6026) RiseTrig slew=(0.1481 0.1248)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[30]/CLK (1.6107 1.6411) RiseTrig slew=(0.1268 0.1078)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[31]/CLK (1.6098 1.6402) RiseTrig slew=(0.1268 0.1078)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[26]/CLK (1.604 1.6344) RiseTrig slew=(0.1268 0.1078)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[28]/CLK (1.6043 1.6347) RiseTrig slew=(0.1268 0.1078)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[29]/CLK (1.6046 1.635) RiseTrig slew=(0.1268 0.1078)

tx_core/tx_crc/crcpkt1/crc_reg[26]/CLK (1.6036 1.634) RiseTrig slew=(0.1268 0.1078)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[29]/CLK (1.609 1.6394) RiseTrig slew=(0.1268 0.1078)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[28]/CLK (1.6107 1.6411) RiseTrig slew=(0.1268 0.1078)

tx_core/tx_crc/crcpkt1/data56_d_reg[33]/CLK (1.6126 1.6428) RiseTrig slew=(0.1294 0.1104)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[27]/CLK (1.6177 1.6479) RiseTrig slew=(0.1295 0.1103)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[28]/CLK (1.6179 1.6481) RiseTrig slew=(0.1295 0.1102)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[29]/CLK (1.6178 1.648) RiseTrig slew=(0.1295 0.1102)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[0]/CLK (1.6135 1.6437) RiseTrig slew=(0.1294 0.1103)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[30]/CLK (1.614 1.6442) RiseTrig slew=(0.1294 0.1103)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[30]/CLK (1.6178 1.648) RiseTrig slew=(0.1295 0.1102)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[27]/CLK (1.6124 1.6426) RiseTrig slew=(0.1295 0.1104)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[30]/CLK (1.6311 1.6608) RiseTrig slew=(0.1372 0.1168)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[29]/CLK (1.6278 1.6575) RiseTrig slew=(0.1371 0.1167)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[28]/CLK (1.6293 1.659) RiseTrig slew=(0.1372 0.1167)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[27]/CLK (1.6302 1.6598) RiseTrig slew=(0.1372 0.1167)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[26]/CLK (1.6268 1.6565) RiseTrig slew=(0.1371 0.1166)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[25]/CLK (1.6275 1.6572) RiseTrig slew=(0.1371 0.1167)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[0]/CLK (1.6215 1.6512) RiseTrig slew=(0.137 0.1167)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[31]/CLK (1.6305 1.6602) RiseTrig slew=(0.1372 0.1167)

tx_core/tx_crc/crcpkt1/crc_reg[30]/CLK (1.6308 1.6605) RiseTrig slew=(0.1372 0.1168)

tx_core/tx_crc/crcpkt1/crc_reg[29]/CLK (1.6294 1.6591) RiseTrig slew=(0.1372 0.1167)

tx_core/tx_crc/crcpkt1/crc_reg[25]/CLK (1.6296 1.6592) RiseTrig slew=(0.1372 0.1167)

tx_core/tx_crc/crcpkt1/crc_reg[0]/CLK (1.6077 1.6383) RiseTrig slew=(0.1244 0.1062)

tx_core/tx_crc/crcpkt1/crc_reg[28]/CLK (1.6083 1.6389) RiseTrig slew=(0.1244 0.1062)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[31]/CLK (1.6175 1.6481) RiseTrig slew=(0.1243 0.106)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[30]/CLK (1.6158 1.6464) RiseTrig slew=(0.1243 0.1061)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[29]/CLK (1.6128 1.6434) RiseTrig slew=(0.1243 0.1062)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[30]/CLK (1.6177 1.6483) RiseTrig slew=(0.1244 0.106)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[31]/CLK (1.6144 1.645) RiseTrig slew=(0.1243 0.1062)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[30]/CLK (1.6173 1.6479) RiseTrig slew=(0.1243 0.106)

tx_core/tx_crc/crcpkt1/crc_reg[27]/CLK (1.6077 1.6383) RiseTrig slew=(0.1244 0.1062)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[23]/CLK (1.6333 1.6618) RiseTrig slew=(0.1527 0.1297)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[22]/CLK (1.6333 1.6619) RiseTrig slew=(0.1527 0.1297)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[22]/CLK (1.6335 1.662) RiseTrig slew=(0.1527 0.1298)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[23]/CLK (1.6289 1.6574) RiseTrig slew=(0.1526 0.1296)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[19]/CLK (1.6317 1.6602) RiseTrig slew=(0.1527 0.1297)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[20]/CLK (1.6336 1.6622) RiseTrig slew=(0.1527 0.1298)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[19]/CLK (1.6265 1.6551) RiseTrig slew=(0.1526 0.1295)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[20]/CLK (1.6332 1.6617) RiseTrig slew=(0.1527 0.1297)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[20]/CLK (1.6335 1.662) RiseTrig slew=(0.1527 0.1298)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[19]/CLK (1.6231 1.6517) RiseTrig slew=(0.1524 0.1294)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[21]/CLK (1.6338 1.6624) RiseTrig slew=(0.1527 0.1298)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[23]/CLK (1.6198 1.6484) RiseTrig slew=(0.1523 0.1291)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[22]/CLK (1.6211 1.6504) RiseTrig slew=(0.1404 0.1192)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[20]/CLK (1.6205 1.6498) RiseTrig slew=(0.1404 0.1192)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[23]/CLK (1.6177 1.6469) RiseTrig slew=(0.1404 0.1191)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[21]/CLK (1.6182 1.6475) RiseTrig slew=(0.1404 0.1191)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[19]/CLK (1.6149 1.6442) RiseTrig slew=(0.1403 0.119)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[23]/CLK (1.6115 1.6408) RiseTrig slew=(0.1402 0.119)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[22]/CLK (1.6099 1.6392) RiseTrig slew=(0.1401 0.119)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[20]/CLK (1.6222 1.6514) RiseTrig slew=(0.1404 0.1192)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[21]/CLK (1.6222 1.6514) RiseTrig slew=(0.1404 0.1192)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[21]/CLK (1.599 1.6283) RiseTrig slew=(0.1397 0.1183)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[21]/CLK (1.6013 1.6306) RiseTrig slew=(0.1398 0.1186)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[22]/CLK (1.6071 1.6363) RiseTrig slew=(0.14 0.119)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[22]/CLK (1.617 1.6444) RiseTrig slew=(0.1724 0.1449)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[23]/CLK (1.6198 1.6473) RiseTrig slew=(0.1724 0.1449)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[20]/CLK (1.6224 1.6498) RiseTrig slew=(0.1724 0.1449)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[21]/CLK (1.6213 1.6487) RiseTrig slew=(0.1724 0.1449)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[21]/CLK (1.6225 1.65) RiseTrig slew=(0.1724 0.1449)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[23]/CLK (1.6274 1.6548) RiseTrig slew=(0.1724 0.1449)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[20]/CLK (1.6272 1.6547) RiseTrig slew=(0.1724 0.1449)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[22]/CLK (1.627 1.6544) RiseTrig slew=(0.1724 0.1449)

tx_core/tx_crc/crcpkt1/crc_reg[21]/CLK (1.624 1.6514) RiseTrig slew=(0.1724 0.1449)

tx_core/tx_crc/crcpkt1/crc_reg[23]/CLK (1.6256 1.6531) RiseTrig slew=(0.1724 0.1449)

tx_core/tx_crc/crcpkt1/crc_reg[22]/CLK (1.6262 1.6537) RiseTrig slew=(0.1724 0.1449)

tx_core/tx_crc/crcpkt1/crc_reg[20]/CLK (1.6258 1.6533) RiseTrig slew=(0.1724 0.1449)

tx_core/tx_crc/crcpkt1/data56_d_reg[22]/CLK (1.629 1.654) RiseTrig slew=(0.2012 0.1682)

tx_core/tx_crc/crcpkt1/data56_d_reg[11]/CLK (1.6314 1.6564) RiseTrig slew=(0.2012 0.1682)

tx_core/tx_crc/crcpkt1/data56_d_reg[23]/CLK (1.6313 1.6563) RiseTrig slew=(0.2012 0.1682)

tx_core/tx_crc/crcpkt1/data56_d_reg[21]/CLK (1.6311 1.6561) RiseTrig slew=(0.2012 0.1682)

tx_core/tx_crc/crcpkt1/data56_d_reg[17]/CLK (1.6317 1.6567) RiseTrig slew=(0.2012 0.1682)

tx_core/tx_crc/crcpkt1/data56_d_reg[13]/CLK (1.631 1.656) RiseTrig slew=(0.2012 0.1682)

tx_core/tx_crc/crcpkt1/data56_d_reg[12]/CLK (1.6297 1.6547) RiseTrig slew=(0.2012 0.1682)

tx_core/tx_crc/crcpkt1/data56_d_reg[14]/CLK (1.6324 1.6574) RiseTrig slew=(0.2012 0.1682)

tx_core/tx_crc/crcpkt1/data56_d_reg[2]/CLK (1.6326 1.6575) RiseTrig slew=(0.2012 0.1682)

tx_core/tx_crc/crcpkt1/data56_d_reg[5]/CLK (1.6328 1.6578) RiseTrig slew=(0.2012 0.1682)

tx_core/tx_crc/crcpkt1/data56_d_reg[8]/CLK (1.6328 1.6578) RiseTrig slew=(0.2012 0.1682)

tx_core/tx_crc/crcpkt1/data56_d_reg[0]/CLK (1.6329 1.6579) RiseTrig slew=(0.2012 0.1682)

tx_core/tx_crc/crcpkt1/data56_d_reg[10]/CLK (1.6312 1.6562) RiseTrig slew=(0.2012 0.1682)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[31]/CLK (1.6237 1.6487) RiseTrig slew=(0.2012 0.1682)

tx_core/tx_crc/crcpkt1/data56_d_reg[20]/CLK (1.6297 1.6547) RiseTrig slew=(0.2012 0.1682)

tx_core/tx_crc/crcpkt1/data56_d_reg[16]/CLK (1.6296 1.6546) RiseTrig slew=(0.2012 0.1682)

tx_core/tx_crc/crcpkt1/data56_d_reg[9]/CLK (1.6261 1.6511) RiseTrig slew=(0.2012 0.1682)

tx_core/tx_crc/crcpkt1/data56_d_reg[19]/CLK (1.6295 1.6545) RiseTrig slew=(0.2012 0.1682)

tx_core/tx_crc/crcpkt1/data56_d_reg[18]/CLK (1.6288 1.6538) RiseTrig slew=(0.2012 0.1682)

tx_core/tx_crc/crcpkt1/data56_d_reg[15]/CLK (1.6294 1.6544) RiseTrig slew=(0.2012 0.1682)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[31]/CLK (1.6224 1.6474) RiseTrig slew=(0.2012 0.1682)

tx_core/tx_crc/crcpkt1/crc_reg[31]/CLK (1.6033 1.6299) RiseTrig slew=(0.1752 0.1469)

tx_core/tx_crc/crcpkt1/load16_d_reg/CLK (1.611 1.6376) RiseTrig slew=(0.1752 0.1469)

tx_core/tx_crc/crcpkt1/load32_d_reg/CLK (1.6112 1.6378) RiseTrig slew=(0.1752 0.1469)

tx_core/tx_crc/crcpkt1/load40_d_reg/CLK (1.6108 1.6374) RiseTrig slew=(0.1752 0.1469)

tx_core/tx_crc/crcpkt1/load48_d_reg/CLK (1.6102 1.6368) RiseTrig slew=(0.1752 0.1469)

tx_core/tx_crc/crcpkt1/load56_d_reg/CLK (1.6092 1.6358) RiseTrig slew=(0.1752 0.1469)

tx_core/tx_crc/crcpkt1/load8_d_reg/CLK (1.6084 1.635) RiseTrig slew=(0.1752 0.1469)

tx_core/tx_crc/crcpkt1/load24_d_reg/CLK (1.6116 1.6381) RiseTrig slew=(0.1752 0.1469)

tx_core/tx_crc/crcpkt1/load64_d_reg/CLK (1.6133 1.6399) RiseTrig slew=(0.1752 0.1469)

tx_core/tx_crc/crcpkt1/data56_d_reg[7]/CLK (1.6124 1.6389) RiseTrig slew=(0.1752 0.1469)

tx_core/tx_crc/crcpkt1/data56_d_reg[6]/CLK (1.613 1.6396) RiseTrig slew=(0.1752 0.1469)

tx_core/tx_crc/crcpkt1/data56_d_reg[4]/CLK (1.6125 1.6391) RiseTrig slew=(0.1752 0.1469)

tx_core/tx_crc/crcpkt1/data56_d_reg[1]/CLK (1.6128 1.6394) RiseTrig slew=(0.1752 0.1469)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[31]/CLK (1.6034 1.63) RiseTrig slew=(0.1752 0.1469)

tx_core/tx_crc/crcpkt1/data56_d_reg[3]/CLK (1.6129 1.6395) RiseTrig slew=(0.1752 0.1469)

tx_core/tx_crc/crcpkt1/dataout_reg[19]/CLK (1.6242 1.6508) RiseTrig slew=(0.1682 0.141)

tx_core/tx_crc/crcpkt1/dataout_reg[11]/CLK (1.6223 1.6489) RiseTrig slew=(0.1682 0.141)

tx_core/tx_crc/crcpkt1/dataout_reg[10]/CLK (1.6216 1.6483) RiseTrig slew=(0.1682 0.141)

tx_core/tx_crc/crcpkt1/data8_d_reg[4]/CLK (1.6217 1.6483) RiseTrig slew=(0.1682 0.141)

tx_core/tx_crc/crcpkt1/data8_d_reg[7]/CLK (1.6218 1.6484) RiseTrig slew=(0.1682 0.141)

tx_core/tx_crc/crcpkt1/data8_d_reg[6]/CLK (1.6213 1.6479) RiseTrig slew=(0.1682 0.141)

tx_core/tx_crc/crcpkt1/data8_d_reg[5]/CLK (1.6214 1.648) RiseTrig slew=(0.1682 0.141)

tx_core/tx_crc/crcpkt1/data8_d_reg[3]/CLK (1.6217 1.6484) RiseTrig slew=(0.1682 0.141)

tx_core/tx_crc/crcpkt1/dataout_reg[20]/CLK (1.6277 1.6543) RiseTrig slew=(0.1682 0.141)

tx_core/tx_crc/crcpkt1/dataout_reg[21]/CLK (1.6266 1.6533) RiseTrig slew=(0.1682 0.141)

tx_core/tx_crc/crcpkt1/dataout_reg[23]/CLK (1.6308 1.6574) RiseTrig slew=(0.1682 0.1411)

tx_core/tx_crc/crcpkt1/dataout_reg[25]/CLK (1.6285 1.6552) RiseTrig slew=(0.1682 0.1411)

tx_core/tx_crc/crcpkt1/dataout_reg[26]/CLK (1.6302 1.6568) RiseTrig slew=(0.1682 0.1411)

tx_core/tx_crc/crcpkt1/dataout_reg[27]/CLK (1.6308 1.6574) RiseTrig slew=(0.1682 0.1411)

tx_core/tx_crc/crcpkt1/dataout_reg[28]/CLK (1.6294 1.656) RiseTrig slew=(0.1682 0.1411)

tx_core/tx_crc/crcpkt1/dataout_reg[29]/CLK (1.6308 1.6574) RiseTrig slew=(0.1682 0.1411)

tx_core/tx_crc/crcpkt1/dataout_reg[30]/CLK (1.6293 1.6559) RiseTrig slew=(0.1682 0.1411)

tx_core/tx_crc/crcpkt1/dataout_reg[24]/CLK (1.6307 1.6573) RiseTrig slew=(0.1682 0.1411)

tx_core/tx_crc/crcpkt1/dataout_reg[2]/CLK (1.6163 1.6434) RiseTrig slew=(0.1614 0.1353)

tx_core/tx_crc/crcpkt1/dataout_reg[6]/CLK (1.6166 1.6437) RiseTrig slew=(0.1614 0.1353)

tx_core/tx_crc/crcpkt1/dataout_reg[5]/CLK (1.6166 1.6437) RiseTrig slew=(0.1614 0.1353)

tx_core/tx_crc/crcpkt1/dataout_reg[4]/CLK (1.6158 1.6429) RiseTrig slew=(0.1614 0.1353)

tx_core/tx_crc/crcpkt1/dataout_reg[3]/CLK (1.6162 1.6433) RiseTrig slew=(0.1614 0.1353)

tx_core/tx_crc/crcpkt1/dataout_reg[1]/CLK (1.6166 1.6437) RiseTrig slew=(0.1614 0.1353)

tx_core/tx_crc/crcpkt1/dataout_reg[0]/CLK (1.6139 1.641) RiseTrig slew=(0.1614 0.1353)

tx_core/tx_crc/crcpkt1/dataout_reg[7]/CLK (1.6141 1.6412) RiseTrig slew=(0.1614 0.1353)

tx_core/tx_crc/crcpkt1/dataout_reg[17]/CLK (1.6147 1.6418) RiseTrig slew=(0.1614 0.1353)

tx_core/tx_crc/crcpkt1/dataout_reg[9]/CLK (1.6143 1.6414) RiseTrig slew=(0.1614 0.1353)

tx_core/tx_crc/crcpkt1/dataout_reg[22]/CLK (1.6148 1.6419) RiseTrig slew=(0.1614 0.1353)

tx_core/tx_crc/crcpkt1/dataout_reg[18]/CLK (1.6145 1.6416) RiseTrig slew=(0.1614 0.1353)

tx_core/tx_crc/crcpkt1/dataout_reg[16]/CLK (1.6142 1.6413) RiseTrig slew=(0.1614 0.1353)

tx_core/tx_crc/crcpkt1/dataout_reg[13]/CLK (1.6144 1.6415) RiseTrig slew=(0.1614 0.1353)

tx_core/tx_crc/crcpkt1/dataout_reg[12]/CLK (1.6142 1.6413) RiseTrig slew=(0.1614 0.1353)

tx_core/tx_crc/crcpkt1/dataout_reg[14]/CLK (1.611 1.6381) RiseTrig slew=(0.1614 0.1353)

tx_core/tx_crc/crcpkt1/dataout_reg[15]/CLK (1.6138 1.6409) RiseTrig slew=(0.1614 0.1353)

tx_core/tx_crc/crcpkt1/dataout_reg[8]/CLK (1.6142 1.6413) RiseTrig slew=(0.1614 0.1353)

tx_core/tx_crc/crcpkt1/data48_d_reg[7]/CLK (1.6255 1.653) RiseTrig slew=(0.1584 0.133)

tx_core/tx_crc/crcpkt1/data48_d_reg[9]/CLK (1.6225 1.65) RiseTrig slew=(0.1584 0.133)

tx_core/tx_crc/crcpkt1/data48_d_reg[6]/CLK (1.6272 1.6547) RiseTrig slew=(0.1584 0.133)

tx_core/tx_crc/crcpkt1/data48_d_reg[5]/CLK (1.6261 1.6536) RiseTrig slew=(0.1584 0.133)

tx_core/tx_crc/crcpkt1/data48_d_reg[4]/CLK (1.6269 1.6544) RiseTrig slew=(0.1584 0.133)

tx_core/tx_crc/crcpkt1/data48_d_reg[3]/CLK (1.6273 1.6548) RiseTrig slew=(0.1584 0.133)

tx_core/tx_crc/crcpkt1/data48_d_reg[2]/CLK (1.627 1.6545) RiseTrig slew=(0.1584 0.133)

tx_core/tx_crc/crcpkt1/data48_d_reg[1]/CLK (1.6264 1.6539) RiseTrig slew=(0.1584 0.133)

tx_core/tx_crc/crcpkt1/data48_d_reg[10]/CLK (1.6235 1.651) RiseTrig slew=(0.1584 0.133)

tx_core/tx_crc/crcpkt1/data48_d_reg[0]/CLK (1.6274 1.6549) RiseTrig slew=(0.1584 0.133)

tx_core/tx_crc/crcpkt1/data48_d_reg[8]/CLK (1.6211 1.6486) RiseTrig slew=(0.1584 0.133)

tx_core/tx_crc/crcpkt1/data48_d_reg[11]/CLK (1.6209 1.6484) RiseTrig slew=(0.1584 0.133)

tx_core/tx_crc/crcpkt1/data40_d_reg[21]/CLK (1.625 1.6525) RiseTrig slew=(0.1584 0.133)

tx_core/tx_crc/crcpkt1/data40_d_reg[17]/CLK (1.6235 1.651) RiseTrig slew=(0.1584 0.133)

tx_core/tx_crc/crcpkt1/data40_d_reg[28]/CLK (1.6247 1.6522) RiseTrig slew=(0.1584 0.133)

tx_core/tx_crc/crcpkt1/data40_d_reg[24]/CLK (1.6245 1.652) RiseTrig slew=(0.1584 0.133)

tx_core/tx_crc/crcpkt1/data40_d_reg[18]/CLK (1.6244 1.6519) RiseTrig slew=(0.1584 0.133)

tx_core/tx_crc/crcpkt1/data40_d_reg[33]/CLK (1.6263 1.6537) RiseTrig slew=(0.1605 0.1347)

tx_core/tx_crc/crcpkt1/data40_d_reg[25]/CLK (1.6266 1.654) RiseTrig slew=(0.1605 0.1347)

tx_core/tx_crc/crcpkt1/data40_d_reg[26]/CLK (1.6294 1.6568) RiseTrig slew=(0.1605 0.1347)

tx_core/tx_crc/crcpkt1/data40_d_reg[39]/CLK (1.6283 1.6557) RiseTrig slew=(0.1605 0.1347)

tx_core/tx_crc/crcpkt1/data40_d_reg[37]/CLK (1.6292 1.6566) RiseTrig slew=(0.1605 0.1347)

tx_core/tx_crc/crcpkt1/data40_d_reg[34]/CLK (1.6276 1.655) RiseTrig slew=(0.1605 0.1347)

tx_core/tx_crc/crcpkt1/data40_d_reg[32]/CLK (1.6299 1.6573) RiseTrig slew=(0.1605 0.1347)

tx_core/tx_crc/crcpkt1/data40_d_reg[31]/CLK (1.628 1.6554) RiseTrig slew=(0.1605 0.1347)

tx_core/tx_crc/crcpkt1/data40_d_reg[30]/CLK (1.6292 1.6566) RiseTrig slew=(0.1605 0.1347)

tx_core/tx_crc/crcpkt1/data40_d_reg[23]/CLK (1.6298 1.6572) RiseTrig slew=(0.1605 0.1347)

tx_core/tx_crc/crcpkt1/data40_d_reg[16]/CLK (1.6303 1.6577) RiseTrig slew=(0.1605 0.1347)

tx_core/tx_crc/crcpkt1/data40_d_reg[19]/CLK (1.6312 1.6586) RiseTrig slew=(0.1605 0.1347)

tx_core/tx_crc/crcpkt1/data40_d_reg[20]/CLK (1.6279 1.6553) RiseTrig slew=(0.1605 0.1347)

tx_core/tx_crc/crcpkt1/data40_d_reg[27]/CLK (1.6264 1.6538) RiseTrig slew=(0.1605 0.1347)

tx_core/tx_crc/crcpkt1/data40_d_reg[29]/CLK (1.6305 1.6579) RiseTrig slew=(0.1605 0.1347)

tx_core/tx_crc/crcpkt1/data40_d_reg[36]/CLK (1.631 1.6584) RiseTrig slew=(0.1605 0.1347)

tx_core/tx_crc/crcpkt1/data40_d_reg[38]/CLK (1.6283 1.6557) RiseTrig slew=(0.1605 0.1347)

tx_core/tx_crc/crcpkt1/data40_d_reg[35]/CLK (1.6298 1.6572) RiseTrig slew=(0.1605 0.1347)

tx_core/tx_crc/crcpkt1/data40_d_reg[22]/CLK (1.6293 1.6566) RiseTrig slew=(0.1605 0.1347)

tx_core/tx_crc/crcpkt1/data40_d_reg[14]/CLK (1.6337 1.6593) RiseTrig slew=(0.1838 0.1536)

tx_core/tx_crc/crcpkt1/data56_d_reg[46]/CLK (1.6314 1.657) RiseTrig slew=(0.1838 0.1536)

tx_core/tx_crc/crcpkt1/data56_d_reg[48]/CLK (1.6316 1.6572) RiseTrig slew=(0.1838 0.1536)

tx_core/tx_crc/crcpkt1/data56_d_reg[52]/CLK (1.63 1.6556) RiseTrig slew=(0.1838 0.1536)

tx_core/tx_crc/crcpkt1/data56_d_reg[55]/CLK (1.6319 1.6575) RiseTrig slew=(0.1838 0.1536)

tx_core/tx_crc/crcpkt1/data56_d_reg[53]/CLK (1.6318 1.6574) RiseTrig slew=(0.1838 0.1536)

tx_core/tx_crc/crcpkt1/data40_d_reg[15]/CLK (1.6328 1.6584) RiseTrig slew=(0.1838 0.1536)

tx_core/tx_crc/crcpkt1/data40_d_reg[6]/CLK (1.6337 1.6593) RiseTrig slew=(0.1838 0.1536)

tx_core/tx_crc/crcpkt1/data40_d_reg[10]/CLK (1.6337 1.6593) RiseTrig slew=(0.1838 0.1536)

tx_core/tx_crc/crcpkt1/data40_d_reg[12]/CLK (1.6337 1.6593) RiseTrig slew=(0.1838 0.1536)

tx_core/tx_crc/crcpkt1/data40_d_reg[1]/CLK (1.6338 1.6594) RiseTrig slew=(0.1838 0.1536)

tx_core/tx_crc/crcpkt1/data56_d_reg[44]/CLK (1.6335 1.6591) RiseTrig slew=(0.1838 0.1536)

tx_core/tx_crc/crcpkt1/data56_d_reg[36]/CLK (1.6331 1.6587) RiseTrig slew=(0.1838 0.1536)

tx_core/tx_crc/crcpkt1/data56_d_reg[43]/CLK (1.6344 1.66) RiseTrig slew=(0.1838 0.1536)

tx_core/tx_crc/crcpkt1/data56_d_reg[54]/CLK (1.634 1.6595) RiseTrig slew=(0.1838 0.1536)

tx_core/tx_crc/crcpkt1/data56_d_reg[40]/CLK (1.6318 1.6574) RiseTrig slew=(0.1838 0.1536)

tx_core/tx_crc/crcpkt1/data56_d_reg[37]/CLK (1.6345 1.6601) RiseTrig slew=(0.1838 0.1536)

tx_core/tx_crc/crcpkt1/data56_d_reg[42]/CLK (1.6301 1.6557) RiseTrig slew=(0.1838 0.1536)

tx_core/tx_crc/crcpkt1/data56_d_reg[38]/CLK (1.6291 1.6547) RiseTrig slew=(0.1838 0.1536)

tx_core/tx_crc/crcpkt1/data56_d_reg[41]/CLK (1.6241 1.6496) RiseTrig slew=(0.1841 0.1539)

tx_core/tx_crc/crcpkt1/data56_d_reg[47]/CLK (1.6242 1.6497) RiseTrig slew=(0.1841 0.1539)

tx_core/tx_crc/crcpkt1/data56_d_reg[50]/CLK (1.6242 1.6497) RiseTrig slew=(0.1841 0.1539)

tx_core/tx_crc/crcpkt1/data56_d_reg[49]/CLK (1.6248 1.6503) RiseTrig slew=(0.1841 0.1539)

tx_core/tx_crc/crcpkt1/data56_d_reg[45]/CLK (1.6287 1.6542) RiseTrig slew=(0.1841 0.1539)

tx_core/tx_crc/crcpkt1/data56_d_reg[39]/CLK (1.6247 1.6502) RiseTrig slew=(0.1841 0.1539)

tx_core/tx_crc/crcpkt1/data56_d_reg[51]/CLK (1.6243 1.6498) RiseTrig slew=(0.1841 0.1539)

tx_core/tx_crc/crcpkt1/data40_d_reg[13]/CLK (1.63 1.6555) RiseTrig slew=(0.1841 0.1539)

tx_core/tx_crc/crcpkt1/data40_d_reg[8]/CLK (1.6393 1.6648) RiseTrig slew=(0.1841 0.154)

tx_core/tx_crc/crcpkt1/data40_d_reg[0]/CLK (1.6385 1.664) RiseTrig slew=(0.1841 0.154)

tx_core/tx_crc/crcpkt1/data40_d_reg[11]/CLK (1.6354 1.6609) RiseTrig slew=(0.1841 0.154)

tx_core/tx_crc/crcpkt1/data40_d_reg[9]/CLK (1.6355 1.661) RiseTrig slew=(0.1841 0.154)

tx_core/tx_crc/crcpkt1/data40_d_reg[4]/CLK (1.6381 1.6637) RiseTrig slew=(0.1841 0.154)

tx_core/tx_crc/crcpkt1/data40_d_reg[2]/CLK (1.6375 1.663) RiseTrig slew=(0.1841 0.154)

tx_core/tx_crc/crcpkt1/data40_d_reg[3]/CLK (1.6368 1.6623) RiseTrig slew=(0.1841 0.154)

tx_core/tx_crc/crcpkt1/data40_d_reg[7]/CLK (1.6368 1.6623) RiseTrig slew=(0.1841 0.154)

tx_core/tx_crc/crcpkt1/data40_d_reg[5]/CLK (1.6373 1.6628) RiseTrig slew=(0.1841 0.154)

tx_core/tx_crc/crcpkt1/data48_d_reg[12]/CLK (1.5925 1.6175) RiseTrig slew=(0.1853 0.1548)

tx_core/tx_crc/crcpkt1/data48_d_reg[13]/CLK (1.5931 1.6181) RiseTrig slew=(0.1853 0.1548)

tx_core/tx_crc/crcpkt1/data48_d_reg[15]/CLK (1.5941 1.6191) RiseTrig slew=(0.1853 0.1548)

tx_core/tx_crc/crcpkt1/data48_d_reg[18]/CLK (1.597 1.622) RiseTrig slew=(0.1853 0.1548)

tx_core/tx_crc/crcpkt1/data48_d_reg[20]/CLK (1.5976 1.6226) RiseTrig slew=(0.1853 0.1548)

tx_core/tx_crc/crcpkt1/data48_d_reg[23]/CLK (1.5976 1.6226) RiseTrig slew=(0.1853 0.1548)

tx_core/tx_crc/crcpkt1/data48_d_reg[25]/CLK (1.5961 1.6211) RiseTrig slew=(0.1853 0.1548)

tx_core/tx_crc/crcpkt1/data48_d_reg[26]/CLK (1.5954 1.6204) RiseTrig slew=(0.1853 0.1548)

tx_core/tx_crc/crcpkt1/data48_d_reg[34]/CLK (1.5965 1.6215) RiseTrig slew=(0.1853 0.1548)

tx_core/tx_crc/crcpkt1/data48_d_reg[14]/CLK (1.5912 1.6162) RiseTrig slew=(0.1853 0.1549)

tx_core/tx_crc/crcpkt1/data64_d_reg[15]/CLK (1.6056 1.6306) RiseTrig slew=(0.1853 0.1548)

tx_core/tx_crc/crcpkt1/data64_d_reg[22]/CLK (1.6054 1.6304) RiseTrig slew=(0.1853 0.1548)

tx_core/tx_crc/crcpkt1/data64_d_reg[21]/CLK (1.6051 1.6301) RiseTrig slew=(0.1853 0.1548)

tx_core/tx_crc/crcpkt1/data64_d_reg[20]/CLK (1.6051 1.6301) RiseTrig slew=(0.1853 0.1548)

tx_core/tx_crc/crcpkt1/data64_d_reg[19]/CLK (1.6055 1.6305) RiseTrig slew=(0.1853 0.1548)

tx_core/tx_crc/crcpkt1/data64_d_reg[18]/CLK (1.605 1.63) RiseTrig slew=(0.1853 0.1548)

tx_core/tx_crc/crcpkt1/data64_d_reg[17]/CLK (1.6044 1.6294) RiseTrig slew=(0.1853 0.1548)

tx_core/tx_crc/crcpkt1/data64_d_reg[16]/CLK (1.6048 1.6298) RiseTrig slew=(0.1853 0.1548)

tx_core/tx_crc/crcpkt1/data48_d_reg[24]/CLK (1.6333 1.6575) RiseTrig slew=(0.1988 0.1674)

tx_core/tx_crc/crcpkt1/data48_d_reg[22]/CLK (1.6127 1.6369) RiseTrig slew=(0.1983 0.1662)

tx_core/tx_crc/crcpkt1/data48_d_reg[29]/CLK (1.6298 1.654) RiseTrig slew=(0.1988 0.1673)

tx_core/tx_crc/crcpkt1/data48_d_reg[16]/CLK (1.617 1.6412) RiseTrig slew=(0.1985 0.1666)

tx_core/tx_crc/crcpkt1/data48_d_reg[37]/CLK (1.6274 1.6516) RiseTrig slew=(0.1988 0.1672)

tx_core/tx_crc/crcpkt1/data48_d_reg[36]/CLK (1.6265 1.6507) RiseTrig slew=(0.1988 0.1672)

tx_core/tx_crc/crcpkt1/data48_d_reg[32]/CLK (1.623 1.6472) RiseTrig slew=(0.1988 0.167)

tx_core/tx_crc/crcpkt1/data48_d_reg[21]/CLK (1.6182 1.6424) RiseTrig slew=(0.1986 0.1667)

tx_core/tx_crc/crcpkt1/data48_d_reg[19]/CLK (1.6207 1.6449) RiseTrig slew=(0.1987 0.1669)

tx_core/tx_crc/crcpkt1/data48_d_reg[17]/CLK (1.6288 1.653) RiseTrig slew=(0.1988 0.1673)

tx_core/tx_crc/crcpkt1/data48_d_reg[31]/CLK (1.6363 1.6606) RiseTrig slew=(0.1986 0.1674)

tx_core/tx_crc/crcpkt1/data48_d_reg[28]/CLK (1.6355 1.6597) RiseTrig slew=(0.1987 0.1674)

tx_core/tx_crc/crcpkt1/data48_d_reg[46]/CLK (1.635 1.6593) RiseTrig slew=(0.1987 0.1674)

tx_core/tx_crc/crcpkt1/data48_d_reg[35]/CLK (1.6352 1.6595) RiseTrig slew=(0.1987 0.1674)

tx_core/tx_crc/crcpkt1/data48_d_reg[33]/CLK (1.6354 1.6597) RiseTrig slew=(0.1987 0.1674)

tx_core/tx_crc/crcpkt1/data48_d_reg[30]/CLK (1.6355 1.6598) RiseTrig slew=(0.1987 0.1674)

tx_core/tx_crc/crcpkt1/data48_d_reg[27]/CLK (1.6355 1.6598) RiseTrig slew=(0.1987 0.1674)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[29]/CLK (1.6381 1.6624) RiseTrig slew=(0.1985 0.1674)

tx_core/tx_crc/crcpkt2/data64_d_reg[63]/CLK (1.6358 1.6664) RiseTrig slew=(0.1215 0.1031)

tx_core/tx_crc/crcpkt2/data64_d_reg[54]/CLK (1.6346 1.6652) RiseTrig slew=(0.1215 0.1031)

tx_core/tx_crc/crcpkt2/data64_d_reg[52]/CLK (1.6345 1.6651) RiseTrig slew=(0.1215 0.1031)

tx_core/tx_crc/crcpkt2/data64_d_reg[60]/CLK (1.6346 1.6653) RiseTrig slew=(0.1215 0.1031)

tx_core/tx_crc/crcpkt2/data64_d_reg[45]/CLK (1.6352 1.6658) RiseTrig slew=(0.1215 0.1031)

tx_core/tx_crc/crcpkt2/data64_d_reg[55]/CLK (1.6363 1.6669) RiseTrig slew=(0.1215 0.1031)

tx_core/tx_crc/crcpkt2/data64_d_reg[48]/CLK (1.6359 1.6665) RiseTrig slew=(0.1215 0.1031)

tx_core/tx_crc/crcpkt2/data64_d_reg[50]/CLK (1.6341 1.6647) RiseTrig slew=(0.1215 0.1031)

tx_core/tx_crc/crcpkt2/data64_d_reg[46]/CLK (1.6327 1.6633) RiseTrig slew=(0.1215 0.1031)

tx_core/tx_crc/crcpkt2/data32_d_reg[12]/CLK (1.6295 1.6602) RiseTrig slew=(0.1215 0.1031)

tx_core/tx_crc/crcpkt2/data64_d_reg[51]/CLK (1.6365 1.6672) RiseTrig slew=(0.1215 0.1032)

tx_core/tx_crc/crcpkt2/data64_d_reg[44]/CLK (1.6365 1.6671) RiseTrig slew=(0.1215 0.1032)

tx_core/tx_crc/crcpkt2/data64_d_reg[56]/CLK (1.6365 1.6671) RiseTrig slew=(0.1215 0.1032)

tx_core/tx_crc/crcpkt2/data64_d_reg[59]/CLK (1.6326 1.6632) RiseTrig slew=(0.1215 0.1031)

tx_core/tx_crc/crcpkt2/data32_d_reg[6]/CLK (1.6274 1.6582) RiseTrig slew=(0.1195 0.1015)

tx_core/tx_crc/crcpkt2/data32_d_reg[0]/CLK (1.6272 1.658) RiseTrig slew=(0.1195 0.1015)

tx_core/tx_crc/crcpkt2/data32_d_reg[13]/CLK (1.6302 1.661) RiseTrig slew=(0.1195 0.1015)

tx_core/tx_crc/crcpkt2/data32_d_reg[1]/CLK (1.6297 1.6605) RiseTrig slew=(0.1195 0.1015)

tx_core/tx_crc/crcpkt2/data32_d_reg[4]/CLK (1.6286 1.6594) RiseTrig slew=(0.1195 0.1015)

tx_core/tx_crc/crcpkt2/data32_d_reg[3]/CLK (1.6301 1.6609) RiseTrig slew=(0.1195 0.1015)

tx_core/tx_crc/crcpkt2/data64_d_reg[57]/CLK (1.6319 1.6627) RiseTrig slew=(0.1195 0.1015)

tx_core/tx_crc/crcpkt2/data64_d_reg[49]/CLK (1.632 1.6628) RiseTrig slew=(0.1195 0.1015)

tx_core/tx_crc/crcpkt2/data32_d_reg[2]/CLK (1.6314 1.6621) RiseTrig slew=(0.1195 0.1015)

tx_core/tx_crc/crcpkt2/data64_d_reg[47]/CLK (1.6277 1.6585) RiseTrig slew=(0.1195 0.1015)

tx_core/tx_crc/crcpkt2/data64_d_reg[58]/CLK (1.6328 1.6636) RiseTrig slew=(0.1195 0.1015)

tx_core/tx_crc/crcpkt2/data64_d_reg[62]/CLK (1.6327 1.6635) RiseTrig slew=(0.1195 0.1015)

tx_core/tx_crc/crcpkt2/data64_d_reg[53]/CLK (1.6327 1.6635) RiseTrig slew=(0.1195 0.1015)

tx_core/tx_crc/crcpkt2/data64_d_reg[61]/CLK (1.6325 1.6632) RiseTrig slew=(0.1195 0.1015)

tx_core/tx_crc/crcpkt2/data32_d_reg[9]/CLK (1.6112 1.6436) RiseTrig slew=(0.0914 0.0785)

tx_core/tx_crc/crcpkt2/data32_d_reg[5]/CLK (1.6125 1.6449) RiseTrig slew=(0.0914 0.0785)

tx_core/tx_crc/crcpkt2/data32_d_reg[10]/CLK (1.6101 1.6425) RiseTrig slew=(0.0914 0.0785)

tx_core/tx_crc/crcpkt2/data32_d_reg[14]/CLK (1.6132 1.6456) RiseTrig slew=(0.0914 0.0785)

tx_core/tx_crc/crcpkt2/data32_d_reg[8]/CLK (1.6134 1.6458) RiseTrig slew=(0.0914 0.0785)

tx_core/tx_crc/crcpkt2/data32_d_reg[15]/CLK (1.6135 1.6459) RiseTrig slew=(0.0914 0.0785)

tx_core/tx_crc/crcpkt2/data32_d_reg[7]/CLK (1.6099 1.6423) RiseTrig slew=(0.0914 0.0785)

tx_core/tx_crc/crcpkt2/data32_d_reg[11]/CLK (1.6099 1.6423) RiseTrig slew=(0.0914 0.0785)

tx_core/tx_crc/crcpkt2/data56_d_reg[55]/CLK (1.63 1.6566) RiseTrig slew=(0.1624 0.1362)

tx_core/tx_crc/crcpkt2/data56_d_reg[38]/CLK (1.6282 1.6548) RiseTrig slew=(0.1624 0.1362)

tx_core/tx_crc/crcpkt2/data56_d_reg[41]/CLK (1.63 1.6566) RiseTrig slew=(0.1624 0.1362)

tx_core/tx_crc/crcpkt2/data56_d_reg[43]/CLK (1.6279 1.6545) RiseTrig slew=(0.1624 0.1362)

tx_core/tx_crc/crcpkt2/data56_d_reg[42]/CLK (1.6302 1.6568) RiseTrig slew=(0.1624 0.1362)

tx_core/tx_crc/crcpkt2/data56_d_reg[37]/CLK (1.6282 1.6548) RiseTrig slew=(0.1624 0.1362)

tx_core/tx_crc/crcpkt2/data56_d_reg[52]/CLK (1.6296 1.6562) RiseTrig slew=(0.1624 0.1362)

tx_core/tx_crc/crcpkt2/data56_d_reg[46]/CLK (1.6276 1.6542) RiseTrig slew=(0.1624 0.1362)

tx_core/tx_crc/crcpkt2/data56_d_reg[36]/CLK (1.6273 1.6539) RiseTrig slew=(0.1624 0.1362)

tx_core/tx_crc/crcpkt2/data56_d_reg[44]/CLK (1.6271 1.6537) RiseTrig slew=(0.1624 0.1362)

tx_core/tx_crc/crcpkt2/data56_d_reg[47]/CLK (1.6239 1.6505) RiseTrig slew=(0.1624 0.1362)

tx_core/tx_crc/crcpkt2/data56_d_reg[50]/CLK (1.6286 1.6552) RiseTrig slew=(0.1624 0.1362)

tx_core/tx_crc/crcpkt2/data56_d_reg[40]/CLK (1.6253 1.6519) RiseTrig slew=(0.1624 0.1362)

tx_core/tx_crc/crcpkt2/data56_d_reg[54]/CLK (1.6259 1.6525) RiseTrig slew=(0.1624 0.1362)

tx_core/tx_crc/crcpkt2/data56_d_reg[53]/CLK (1.6254 1.652) RiseTrig slew=(0.1624 0.1362)

tx_core/tx_crc/crcpkt2/data56_d_reg[39]/CLK (1.6242 1.6508) RiseTrig slew=(0.1624 0.1362)

tx_core/tx_crc/crcpkt2/data56_d_reg[51]/CLK (1.6279 1.6545) RiseTrig slew=(0.1624 0.1362)

tx_core/tx_crc/crcpkt2/data56_d_reg[48]/CLK (1.6261 1.6527) RiseTrig slew=(0.1624 0.1362)

tx_core/tx_crc/crcpkt2/data56_d_reg[49]/CLK (1.6393 1.6652) RiseTrig slew=(0.1739 0.1455)

tx_core/tx_crc/crcpkt2/data56_d_reg[45]/CLK (1.6351 1.661) RiseTrig slew=(0.1739 0.1455)

tx_core/tx_crc/crcpkt2/data40_d_reg[12]/CLK (1.6347 1.6606) RiseTrig slew=(0.1739 0.1455)

tx_core/tx_crc/crcpkt2/data40_d_reg[14]/CLK (1.6347 1.6606) RiseTrig slew=(0.1739 0.1455)

tx_core/tx_crc/crcpkt2/data40_d_reg[10]/CLK (1.6391 1.665) RiseTrig slew=(0.1739 0.1455)

tx_core/tx_crc/crcpkt2/data40_d_reg[11]/CLK (1.6389 1.6648) RiseTrig slew=(0.1739 0.1455)

tx_core/tx_crc/crcpkt2/data40_d_reg[8]/CLK (1.638 1.6639) RiseTrig slew=(0.1739 0.1455)

tx_core/tx_crc/crcpkt2/data40_d_reg[15]/CLK (1.6377 1.6636) RiseTrig slew=(0.1739 0.1455)

tx_core/tx_crc/crcpkt2/data40_d_reg[0]/CLK (1.6381 1.664) RiseTrig slew=(0.1739 0.1455)

tx_core/tx_crc/crcpkt2/data40_d_reg[4]/CLK (1.6381 1.664) RiseTrig slew=(0.1739 0.1455)

tx_core/tx_crc/crcpkt2/data40_d_reg[9]/CLK (1.6387 1.6646) RiseTrig slew=(0.1739 0.1455)

tx_core/tx_crc/crcpkt2/data40_d_reg[3]/CLK (1.6366 1.6625) RiseTrig slew=(0.1739 0.1455)

tx_core/tx_crc/crcpkt2/data40_d_reg[6]/CLK (1.6381 1.664) RiseTrig slew=(0.1739 0.1455)

tx_core/tx_crc/crcpkt2/data40_d_reg[13]/CLK (1.6367 1.6626) RiseTrig slew=(0.1739 0.1455)

tx_core/tx_crc/crcpkt2/data40_d_reg[1]/CLK (1.6393 1.6652) RiseTrig slew=(0.1739 0.1455)

tx_core/tx_crc/crcpkt2/data40_d_reg[2]/CLK (1.6388 1.6647) RiseTrig slew=(0.1739 0.1455)

tx_core/tx_crc/crcpkt2/data40_d_reg[7]/CLK (1.6394 1.6653) RiseTrig slew=(0.1739 0.1455)

tx_core/tx_crc/crcpkt2/data40_d_reg[5]/CLK (1.6393 1.6652) RiseTrig slew=(0.1739 0.1455)

tx_core/tx_crc/crcpkt0/dataout_reg[22]/CLK (1.6226 1.6489) RiseTrig slew=(0.16 0.134)

tx_core/tx_crc/crcpkt0/dataout_reg[20]/CLK (1.6226 1.6489) RiseTrig slew=(0.16 0.134)

tx_core/tx_crc/crcpkt0/dataout_reg[24]/CLK (1.6228 1.6491) RiseTrig slew=(0.16 0.134)

tx_core/tx_crc/crcpkt0/dataout_reg[27]/CLK (1.6227 1.649) RiseTrig slew=(0.16 0.134)

tx_core/tx_crc/crcpkt0/dataout_reg[28]/CLK (1.6221 1.6484) RiseTrig slew=(0.16 0.134)

tx_core/tx_crc/crcpkt0/dataout_reg[26]/CLK (1.6228 1.6491) RiseTrig slew=(0.16 0.134)

tx_core/tx_crc/crcpkt0/dataout_reg[25]/CLK (1.6228 1.6491) RiseTrig slew=(0.16 0.134)

tx_core/tx_crc/crcpkt0/dataout_reg[23]/CLK (1.6224 1.6487) RiseTrig slew=(0.16 0.134)

tx_core/tx_crc/crcpkt0/dataout_reg[21]/CLK (1.6215 1.6478) RiseTrig slew=(0.16 0.134)

tx_core/tx_crc/crcpkt0/dataout_reg[17]/CLK (1.6221 1.6484) RiseTrig slew=(0.16 0.134)

tx_core/tx_crc/crcpkt0/data8_d_reg[3]/CLK (1.6225 1.6488) RiseTrig slew=(0.16 0.134)

tx_core/tx_crc/crcpkt0/data8_d_reg[7]/CLK (1.622 1.6483) RiseTrig slew=(0.16 0.134)

tx_core/tx_crc/crcpkt0/data8_d_reg[5]/CLK (1.6214 1.6477) RiseTrig slew=(0.16 0.134)

tx_core/tx_crc/crcpkt0/data8_d_reg[6]/CLK (1.6207 1.647) RiseTrig slew=(0.16 0.134)

tx_core/tx_crc/crcpkt0/data8_d_reg[4]/CLK (1.6203 1.6466) RiseTrig slew=(0.16 0.134)

tx_core/tx_crc/crcpkt0/dataout_reg[16]/CLK (1.6371 1.6619) RiseTrig slew=(0.1807 0.1512)

tx_core/tx_crc/crcpkt0/dataout_reg[10]/CLK (1.6411 1.666) RiseTrig slew=(0.1807 0.1513)

tx_core/tx_crc/crcpkt0/dataout_reg[11]/CLK (1.6414 1.6663) RiseTrig slew=(0.1807 0.1513)

tx_core/tx_crc/crcpkt0/dataout_reg[14]/CLK (1.6427 1.6676) RiseTrig slew=(0.1808 0.1513)

tx_core/tx_crc/crcpkt0/dataout_reg[18]/CLK (1.641 1.6659) RiseTrig slew=(0.1807 0.1513)

tx_core/tx_crc/crcpkt0/dataout_reg[19]/CLK (1.6412 1.6661) RiseTrig slew=(0.1807 0.1513)

tx_core/tx_crc/crcpkt0/dataout_reg[29]/CLK (1.6425 1.6674) RiseTrig slew=(0.1808 0.1513)

tx_core/tx_crc/crcpkt0/dataout_reg[30]/CLK (1.6413 1.6661) RiseTrig slew=(0.1807 0.1513)

tx_core/tx_crc/crcpkt0/dataout_reg[8]/CLK (1.6426 1.6675) RiseTrig slew=(0.1808 0.1513)

tx_core/tx_crc/crcpkt0/dataout_reg[9]/CLK (1.6445 1.6694) RiseTrig slew=(0.1808 0.1514)

tx_core/tx_crc/crcpkt0/dataout_reg[15]/CLK (1.6445 1.6694) RiseTrig slew=(0.1808 0.1514)

tx_core/tx_crc/crcpkt0/dataout_reg[6]/CLK (1.652 1.6769) RiseTrig slew=(0.1808 0.1514)

tx_core/tx_crc/crcpkt0/dataout_reg[7]/CLK (1.6509 1.6758) RiseTrig slew=(0.1808 0.1514)

tx_core/tx_crc/crcpkt0/dataout_reg[5]/CLK (1.6519 1.6768) RiseTrig slew=(0.1808 0.1514)

tx_core/tx_crc/crcpkt0/dataout_reg[4]/CLK (1.6518 1.6767) RiseTrig slew=(0.1808 0.1514)

tx_core/tx_crc/crcpkt0/dataout_reg[3]/CLK (1.6519 1.6768) RiseTrig slew=(0.1808 0.1514)

tx_core/tx_crc/crcpkt0/dataout_reg[2]/CLK (1.6515 1.6764) RiseTrig slew=(0.1808 0.1514)

tx_core/tx_crc/crcpkt0/dataout_reg[1]/CLK (1.6505 1.6754) RiseTrig slew=(0.1808 0.1514)

tx_core/tx_crc/crcpkt0/dataout_reg[13]/CLK (1.6484 1.6733) RiseTrig slew=(0.1808 0.1514)

tx_core/tx_crc/crcpkt0/dataout_reg[12]/CLK (1.6466 1.6715) RiseTrig slew=(0.1808 0.1514)

tx_core/tx_crc/crcpkt0/dataout_reg[0]/CLK (1.6464 1.6713) RiseTrig slew=(0.1808 0.1514)

tx_core/tx_crc/crcpkt0/dataout_reg[55]/CLK (1.6511 1.6824) RiseTrig slew=(0.1197 0.1019)

tx_core/tx_crc/crcpkt0/dataout_reg[34]/CLK (1.6512 1.6825) RiseTrig slew=(0.1197 0.1019)

tx_core/tx_crc/crcpkt0/dataout_reg[40]/CLK (1.655 1.6863) RiseTrig slew=(0.1196 0.1019)

tx_core/tx_crc/crcpkt0/dataout_reg[54]/CLK (1.655 1.6863) RiseTrig slew=(0.1196 0.1019)

tx_core/tx_crc/crcpkt0/dataout_reg[57]/CLK (1.6506 1.6819) RiseTrig slew=(0.1197 0.1019)

tx_core/tx_crc/crcpkt0/dataout_reg[37]/CLK (1.6548 1.6861) RiseTrig slew=(0.1196 0.1019)

tx_core/tx_crc/crcpkt0/dataout_reg[36]/CLK (1.6522 1.6835) RiseTrig slew=(0.1197 0.1019)

tx_core/tx_crc/crcpkt0/dataout_reg[35]/CLK (1.6535 1.6848) RiseTrig slew=(0.1196 0.1019)

tx_core/tx_crc/crcpkt0/dataout_reg[62]/CLK (1.655 1.6863) RiseTrig slew=(0.1196 0.1019)

tx_core/tx_crc/crcpkt0/dataout_reg[46]/CLK (1.655 1.6863) RiseTrig slew=(0.1196 0.1019)

tx_core/tx_crc/crcpkt0/dataout_reg[42]/CLK (1.6541 1.6854) RiseTrig slew=(0.1196 0.1019)

tx_core/tx_crc/crcpkt0/dataout_reg[41]/CLK (1.6547 1.686) RiseTrig slew=(0.1196 0.1019)

tx_core/tx_crc/crcpkt0/crc_vld_2d_reg/CLK (1.6508 1.6814) RiseTrig slew=(0.1284 0.1089)

tx_core/tx_crc/crcpkt0/dataout_reg[43]/CLK (1.6572 1.6878) RiseTrig slew=(0.1284 0.1089)

tx_core/tx_crc/crcpkt0/dataout_reg[48]/CLK (1.6573 1.6879) RiseTrig slew=(0.1284 0.1089)

tx_core/tx_crc/crcpkt0/dataout_reg[53]/CLK (1.6573 1.688) RiseTrig slew=(0.1284 0.1089)

tx_core/tx_crc/crcpkt0/dataout_reg[45]/CLK (1.6557 1.6863) RiseTrig slew=(0.1284 0.1089)

tx_core/tx_crc/crcpkt0/dataout_reg[50]/CLK (1.6563 1.6869) RiseTrig slew=(0.1284 0.1089)

tx_core/tx_crc/crcpkt0/dataout_reg[44]/CLK (1.6561 1.6867) RiseTrig slew=(0.1284 0.1089)

tx_core/tx_crc/crcpkt0/dataout_reg[63]/CLK (1.6563 1.6869) RiseTrig slew=(0.1284 0.1089)

tx_core/tx_crc/crcpkt0/data56_d_reg[35]/CLK (1.6576 1.6882) RiseTrig slew=(0.1284 0.1089)

tx_core/tx_crc/crcpkt0/data56_d_reg[34]/CLK (1.6576 1.6882) RiseTrig slew=(0.1284 0.1089)

tx_core/tx_crc/crcpkt0/dataout_reg[32]/CLK (1.6567 1.6873) RiseTrig slew=(0.1284 0.1089)

tx_core/tx_crc/crcpkt0/dataout_reg[31]/CLK (1.6531 1.6837) RiseTrig slew=(0.1284 0.1089)

tx_core/tx_crc/crcpkt0/dataout_reg[60]/CLK (1.6311 1.6634) RiseTrig slew=(0.1015 0.0869)

tx_core/tx_crc/crcpkt0/dataout_reg[39]/CLK (1.6311 1.6634) RiseTrig slew=(0.1015 0.0869)

tx_core/tx_crc/crcpkt0/dataout_reg[51]/CLK (1.6321 1.6644) RiseTrig slew=(0.1015 0.0869)

tx_core/tx_crc/crcpkt0/dataout_reg[33]/CLK (1.6321 1.6643) RiseTrig slew=(0.1015 0.0869)

tx_core/tx_crc/crcpkt0/dataout_reg[58]/CLK (1.6318 1.6641) RiseTrig slew=(0.1015 0.0869)

tx_core/tx_crc/crcpkt0/dataout_reg[52]/CLK (1.6332 1.6655) RiseTrig slew=(0.1015 0.0869)

tx_core/tx_crc/crcpkt0/dataout_reg[61]/CLK (1.634 1.6663) RiseTrig slew=(0.1015 0.0869)

tx_core/tx_crc/crcpkt0/dataout_reg[47]/CLK (1.6341 1.6664) RiseTrig slew=(0.1015 0.0869)

tx_core/tx_crc/crcpkt0/dataout_reg[59]/CLK (1.6341 1.6664) RiseTrig slew=(0.1015 0.0869)

tx_core/tx_crc/crcpkt0/dataout_reg[38]/CLK (1.6327 1.665) RiseTrig slew=(0.1015 0.0869)

tx_core/tx_crc/crcpkt0/dataout_reg[56]/CLK (1.6336 1.6659) RiseTrig slew=(0.1015 0.0869)

tx_core/tx_crc/crcpkt0/dataout_reg[49]/CLK (1.633 1.6653) RiseTrig slew=(0.1015 0.0869)

tx_core/tx_crc/crcpkt2/data56_d_reg[20]/CLK (1.5836 1.6142) RiseTrig slew=(0.0802 0.0692)

tx_core/tx_crc/crcpkt2/data56_d_reg[22]/CLK (1.5844 1.615) RiseTrig slew=(0.0802 0.0692)

tx_core/tx_crc/crcpkt2/data56_d_reg[10]/CLK (1.5844 1.615) RiseTrig slew=(0.0802 0.0692)

tx_core/tx_crc/crcpkt2/data56_d_reg[13]/CLK (1.5841 1.6147) RiseTrig slew=(0.0802 0.0692)

tx_core/tx_crc/crcpkt2/data56_d_reg[15]/CLK (1.5831 1.6137) RiseTrig slew=(0.0802 0.0692)

tx_core/tx_crc/crcpkt2/data56_d_reg[19]/CLK (1.5829 1.6135) RiseTrig slew=(0.0802 0.0692)

tx_core/tx_crc/crcpkt2/data56_d_reg[16]/CLK (1.5829 1.6135) RiseTrig slew=(0.0802 0.0692)

tx_core/tx_crc/crcpkt2/data56_d_reg[12]/CLK (1.5829 1.6135) RiseTrig slew=(0.0802 0.0692)

tx_core/tx_crc/crcpkt2/data56_d_reg[18]/CLK (1.5843 1.6149) RiseTrig slew=(0.0802 0.0692)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[31]/CLK (1.5995 1.6294) RiseTrig slew=(0.0912 0.0783)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[31]/CLK (1.6026 1.6325) RiseTrig slew=(0.0912 0.0784)

tx_core/tx_crc/crcpkt2/data56_d_reg[5]/CLK (1.6133 1.6413) RiseTrig slew=(0.1235 0.1046)

tx_core/tx_crc/crcpkt2/data56_d_reg[9]/CLK (1.6125 1.6405) RiseTrig slew=(0.1235 0.1046)

tx_core/tx_crc/crcpkt2/data56_d_reg[8]/CLK (1.6117 1.6397) RiseTrig slew=(0.1235 0.1046)

tx_core/tx_crc/crcpkt2/data56_d_reg[7]/CLK (1.6123 1.6403) RiseTrig slew=(0.1235 0.1046)

tx_core/tx_crc/crcpkt2/data56_d_reg[6]/CLK (1.6127 1.6407) RiseTrig slew=(0.1235 0.1046)

tx_core/tx_crc/crcpkt2/data56_d_reg[4]/CLK (1.6131 1.6411) RiseTrig slew=(0.1235 0.1046)

tx_core/tx_crc/crcpkt2/data56_d_reg[3]/CLK (1.6128 1.6408) RiseTrig slew=(0.1235 0.1046)

tx_core/tx_crc/crcpkt2/data56_d_reg[2]/CLK (1.6132 1.6412) RiseTrig slew=(0.1235 0.1046)

tx_core/tx_crc/crcpkt2/data56_d_reg[23]/CLK (1.6108 1.6388) RiseTrig slew=(0.1235 0.1046)

tx_core/tx_crc/crcpkt2/data56_d_reg[17]/CLK (1.613 1.641) RiseTrig slew=(0.1235 0.1046)

tx_core/tx_crc/crcpkt2/data56_d_reg[14]/CLK (1.6129 1.6409) RiseTrig slew=(0.1235 0.1046)

tx_core/tx_crc/crcpkt2/data56_d_reg[11]/CLK (1.613 1.641) RiseTrig slew=(0.1235 0.1046)

tx_core/tx_crc/crcpkt2/data56_d_reg[0]/CLK (1.6127 1.6407) RiseTrig slew=(0.1235 0.1046)

tx_core/tx_crc/crcpkt2/data56_d_reg[1]/CLK (1.6127 1.6407) RiseTrig slew=(0.1235 0.1046)

tx_core/tx_crc/crcpkt2/data56_d_reg[21]/CLK (1.612 1.64) RiseTrig slew=(0.1235 0.1046)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[31]/CLK (1.6067 1.6356) RiseTrig slew=(0.1071 0.0912)

tx_core/tx_crc/crcpkt2/load16_d_reg/CLK (1.608 1.6369) RiseTrig slew=(0.1071 0.0912)

tx_core/tx_crc/crcpkt2/load24_d_reg/CLK (1.608 1.6369) RiseTrig slew=(0.1071 0.0912)

tx_core/tx_crc/crcpkt2/load32_d_reg/CLK (1.6082 1.6371) RiseTrig slew=(0.1071 0.0912)

tx_core/tx_crc/crcpkt2/load40_d_reg/CLK (1.6079 1.6368) RiseTrig slew=(0.1071 0.0912)

tx_core/tx_crc/crcpkt2/load48_d_reg/CLK (1.6078 1.6367) RiseTrig slew=(0.1071 0.0912)

tx_core/tx_crc/crcpkt2/load56_d_reg/CLK (1.607 1.6359) RiseTrig slew=(0.1071 0.0912)

tx_core/tx_crc/crcpkt2/load64_d_reg/CLK (1.606 1.6349) RiseTrig slew=(0.1071 0.0912)

tx_core/tx_crc/crcpkt2/load8_d_reg/CLK (1.6066 1.6355) RiseTrig slew=(0.1071 0.0912)

tx_core/tx_crc/crcpkt2/crc_reg[31]/CLK (1.6066 1.6355) RiseTrig slew=(0.1071 0.0912)

tx_core/tx_crc/crcpkt2/data64_d_reg[0]/CLK (1.5935 1.6261) RiseTrig slew=(0.0751 0.064)

tx_core/tx_crc/crcpkt2/data64_d_reg[1]/CLK (1.5935 1.6261) RiseTrig slew=(0.0751 0.064)

tx_core/tx_crc/crcpkt2/data64_d_reg[2]/CLK (1.5934 1.626) RiseTrig slew=(0.0751 0.064)

tx_core/tx_crc/crcpkt2/data64_d_reg[5]/CLK (1.5938 1.6264) RiseTrig slew=(0.0751 0.064)

tx_core/tx_crc/crcpkt2/data64_d_reg[6]/CLK (1.5934 1.626) RiseTrig slew=(0.0751 0.064)

tx_core/tx_crc/crcpkt2/data64_d_reg[7]/CLK (1.5935 1.6261) RiseTrig slew=(0.0751 0.064)

tx_core/tx_crc/crcpkt2/data64_d_reg[4]/CLK (1.5938 1.6264) RiseTrig slew=(0.0751 0.064)

tx_core/tx_crc/crcpkt2/data64_d_reg[3]/CLK (1.5937 1.6263) RiseTrig slew=(0.0751 0.064)

tx_core/tx_crc/crcpkt2/data64_d_reg[11]/CLK (1.5918 1.6244) RiseTrig slew=(0.0734 0.0626)

tx_core/tx_crc/crcpkt2/data64_d_reg[13]/CLK (1.5911 1.6237) RiseTrig slew=(0.0734 0.0626)

tx_core/tx_crc/crcpkt2/data64_d_reg[9]/CLK (1.5911 1.6237) RiseTrig slew=(0.0734 0.0626)

tx_core/tx_crc/crcpkt2/data64_d_reg[8]/CLK (1.5916 1.6241) RiseTrig slew=(0.0734 0.0626)

tx_core/tx_crc/crcpkt2/data64_d_reg[14]/CLK (1.5907 1.6233) RiseTrig slew=(0.0734 0.0626)

tx_core/tx_crc/crcpkt2/data64_d_reg[12]/CLK (1.5915 1.6241) RiseTrig slew=(0.0734 0.0626)

tx_core/tx_crc/crcpkt2/data64_d_reg[10]/CLK (1.5909 1.6235) RiseTrig slew=(0.0734 0.0626)

tx_core/tx_crc/crcpkt2/data48_d_reg[38]/CLK (1.6252 1.654) RiseTrig slew=(0.1302 0.1097)

tx_core/tx_crc/crcpkt2/data48_d_reg[39]/CLK (1.6293 1.6581) RiseTrig slew=(0.1303 0.1096)

tx_core/tx_crc/crcpkt2/data48_d_reg[40]/CLK (1.6322 1.661) RiseTrig slew=(0.1303 0.1095)

tx_core/tx_crc/crcpkt2/data48_d_reg[41]/CLK (1.6329 1.6617) RiseTrig slew=(0.1303 0.1095)

tx_core/tx_crc/crcpkt2/data48_d_reg[42]/CLK (1.6322 1.661) RiseTrig slew=(0.1303 0.1095)

tx_core/tx_crc/crcpkt2/data48_d_reg[43]/CLK (1.6323 1.6611) RiseTrig slew=(0.1303 0.1095)

tx_core/tx_crc/crcpkt2/data48_d_reg[44]/CLK (1.6311 1.6599) RiseTrig slew=(0.1303 0.1095)

tx_core/tx_crc/crcpkt2/data48_d_reg[47]/CLK (1.6327 1.6615) RiseTrig slew=(0.1303 0.1095)

tx_core/tx_crc/crcpkt2/data48_d_reg[45]/CLK (1.6325 1.6613) RiseTrig slew=(0.1303 0.1095)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[27]/CLK (1.5914 1.6219) RiseTrig slew=(0.1015 0.0855)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[7]/CLK (1.593 1.6235) RiseTrig slew=(0.1015 0.0855)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[8]/CLK (1.5936 1.6241) RiseTrig slew=(0.1015 0.0855)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[28]/CLK (1.5919 1.6224) RiseTrig slew=(0.1015 0.0855)

tx_core/tx_crc/crcpkt2/data48_d_reg[26]/CLK (1.6171 1.6436) RiseTrig slew=(0.1461 0.1226)

tx_core/tx_crc/crcpkt2/data48_d_reg[19]/CLK (1.6185 1.645) RiseTrig slew=(0.1461 0.1226)

tx_core/tx_crc/crcpkt2/data48_d_reg[12]/CLK (1.617 1.6435) RiseTrig slew=(0.1461 0.1226)

tx_core/tx_crc/crcpkt2/data48_d_reg[23]/CLK (1.6184 1.6449) RiseTrig slew=(0.1461 0.1226)

tx_core/tx_crc/crcpkt2/data48_d_reg[14]/CLK (1.618 1.6445) RiseTrig slew=(0.1461 0.1226)

tx_core/tx_crc/crcpkt2/data48_d_reg[15]/CLK (1.6152 1.6417) RiseTrig slew=(0.1461 0.1226)

tx_core/tx_crc/crcpkt2/data48_d_reg[13]/CLK (1.6137 1.6402) RiseTrig slew=(0.1461 0.1226)

tx_core/tx_crc/crcpkt2/data48_d_reg[21]/CLK (1.6098 1.6363) RiseTrig slew=(0.1461 0.1226)

tx_core/tx_crc/crcpkt2/data48_d_reg[31]/CLK (1.6104 1.6369) RiseTrig slew=(0.1461 0.1226)

tx_core/tx_crc/crcpkt2/data48_d_reg[25]/CLK (1.6115 1.638) RiseTrig slew=(0.1461 0.1226)

tx_core/tx_crc/crcpkt2/data48_d_reg[24]/CLK (1.6109 1.6374) RiseTrig slew=(0.1461 0.1226)

tx_core/tx_crc/crcpkt2/data48_d_reg[17]/CLK (1.6116 1.6381) RiseTrig slew=(0.1461 0.1226)

tx_core/tx_crc/crcpkt2/data48_d_reg[46]/CLK (1.6367 1.6629) RiseTrig slew=(0.1514 0.1275)

tx_core/tx_crc/crcpkt2/data48_d_reg[33]/CLK (1.637 1.6632) RiseTrig slew=(0.1514 0.1275)

tx_core/tx_crc/crcpkt2/data48_d_reg[34]/CLK (1.6357 1.6619) RiseTrig slew=(0.1514 0.1275)

tx_core/tx_crc/crcpkt2/data48_d_reg[32]/CLK (1.6351 1.6613) RiseTrig slew=(0.1514 0.1274)

tx_core/tx_crc/crcpkt2/data48_d_reg[36]/CLK (1.6344 1.6606) RiseTrig slew=(0.1514 0.1274)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[29]/CLK (1.6288 1.655) RiseTrig slew=(0.1513 0.1272)

tx_core/tx_crc/crcpkt2/data48_d_reg[28]/CLK (1.6294 1.6557) RiseTrig slew=(0.1513 0.1273)

tx_core/tx_crc/crcpkt2/data48_d_reg[29]/CLK (1.6282 1.6544) RiseTrig slew=(0.1513 0.1272)

tx_core/tx_crc/crcpkt2/data48_d_reg[37]/CLK (1.6214 1.6477) RiseTrig slew=(0.1511 0.1271)

tx_core/tx_crc/crcpkt2/data48_d_reg[27]/CLK (1.6246 1.6509) RiseTrig slew=(0.1512 0.1271)

tx_core/tx_crc/crcpkt2/data48_d_reg[35]/CLK (1.6314 1.6576) RiseTrig slew=(0.1513 0.1274)

tx_core/tx_crc/crcpkt2/data48_d_reg[30]/CLK (1.6315 1.6578) RiseTrig slew=(0.1513 0.1274)

tx_core/tx_crc/crcpkt2/data64_d_reg[16]/CLK (1.6235 1.6494) RiseTrig slew=(0.1564 0.131)

tx_core/tx_crc/crcpkt2/data64_d_reg[20]/CLK (1.6247 1.6507) RiseTrig slew=(0.1564 0.131)

tx_core/tx_crc/crcpkt2/data64_d_reg[21]/CLK (1.6247 1.6507) RiseTrig slew=(0.1564 0.131)

tx_core/tx_crc/crcpkt2/data64_d_reg[22]/CLK (1.6243 1.6502) RiseTrig slew=(0.1564 0.131)

tx_core/tx_crc/crcpkt2/data64_d_reg[15]/CLK (1.6248 1.6507) RiseTrig slew=(0.1564 0.131)

tx_core/tx_crc/crcpkt2/data64_d_reg[18]/CLK (1.6237 1.6497) RiseTrig slew=(0.1564 0.131)

tx_core/tx_crc/crcpkt2/data64_d_reg[19]/CLK (1.6223 1.6483) RiseTrig slew=(0.1564 0.131)

tx_core/tx_crc/crcpkt2/data64_d_reg[17]/CLK (1.6197 1.6457) RiseTrig slew=(0.1564 0.131)

tx_core/tx_crc/crcpkt2/data48_d_reg[22]/CLK (1.6196 1.6455) RiseTrig slew=(0.1564 0.131)

tx_core/tx_crc/crcpkt2/data48_d_reg[16]/CLK (1.621 1.647) RiseTrig slew=(0.1564 0.131)

tx_core/tx_crc/crcpkt2/data48_d_reg[20]/CLK (1.6214 1.6473) RiseTrig slew=(0.1564 0.131)

tx_core/tx_crc/crcpkt2/data48_d_reg[18]/CLK (1.6216 1.6475) RiseTrig slew=(0.1564 0.131)

tx_core/axi_master/haddr1_d_reg[4]/CLK (1.598 1.6245) RiseTrig slew=(0.1439 0.1201)

tx_core/axi_master/haddr1_d_reg[1]/CLK (1.5984 1.6249) RiseTrig slew=(0.1439 0.1201)

tx_core/axi_master/haddr1_d_reg[0]/CLK (1.5986 1.6251) RiseTrig slew=(0.1439 0.1201)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][30]/CLK (1.5965 1.623) RiseTrig slew=(0.1439 0.1201)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][7]/CLK (1.5966 1.623) RiseTrig slew=(0.1439 0.1201)

tx_core/axi_master/haddr1_d_reg[7]/CLK (1.5984 1.6249) RiseTrig slew=(0.1439 0.1201)

tx_core/axi_master/haddr1_d_reg[6]/CLK (1.5982 1.6247) RiseTrig slew=(0.1439 0.1201)

tx_core/axi_master/haddr1_d_reg[5]/CLK (1.5974 1.6239) RiseTrig slew=(0.1439 0.1201)

tx_core/axi_master/haddr1_d_reg[3]/CLK (1.5982 1.6247) RiseTrig slew=(0.1439 0.1201)

tx_core/axi_master/haddr1_d_reg[2]/CLK (1.598 1.6245) RiseTrig slew=(0.1439 0.1201)

tx_core/axi_master/pfifo_datain_2_d_reg[47]/CLK (1.6299 1.6573) RiseTrig slew=(0.1415 0.1183)

tx_core/axi_master/pfifo_datain_2_d_reg[49]/CLK (1.6294 1.6568) RiseTrig slew=(0.1415 0.1183)

tx_core/axi_master/pfifo_datain_2_d_reg[51]/CLK (1.6277 1.6551) RiseTrig slew=(0.1415 0.1183)

tx_core/axi_master/pfifo_datain_2_d_reg[54]/CLK (1.6285 1.6559) RiseTrig slew=(0.1415 0.1183)

tx_core/axi_master/pfifo_datain_2_d_reg[56]/CLK (1.6301 1.6575) RiseTrig slew=(0.1415 0.1183)

tx_core/axi_master/pfifo_datain_2_d_reg[58]/CLK (1.6286 1.656) RiseTrig slew=(0.1415 0.1183)

tx_core/axi_master/pfifo_datain_2_d_reg[62]/CLK (1.6288 1.6563) RiseTrig slew=(0.1415 0.1183)

tx_core/axi_master/pfifo_datain_2_d_reg[60]/CLK (1.63 1.6574) RiseTrig slew=(0.1415 0.1183)

tx_core/axi_master/pfifo_datain_2_d_reg[4]/CLK (1.6251 1.6525) RiseTrig slew=(0.1415 0.1183)

tx_core/axi_master/pfifo_datain_2_d_reg[7]/CLK (1.6254 1.6528) RiseTrig slew=(0.1415 0.1183)

tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][2]/CLK (1.6268 1.6542) RiseTrig slew=(0.1415 0.1183)

tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][1]/CLK (1.6269 1.6543) RiseTrig slew=(0.1415 0.1183)

tx_core/axi_master/pfifo_datain_ctrl1_d_reg[2]/CLK (1.6166 1.643) RiseTrig slew=(0.1544 0.1289)

tx_core/axi_master/pfifo_datain_ctrl1_d_reg[3]/CLK (1.6165 1.6429) RiseTrig slew=(0.1544 0.1289)

tx_core/axi_master/pfifo_datain_1_d_reg[0]/CLK (1.6164 1.6428) RiseTrig slew=(0.1544 0.1289)

tx_core/axi_master/pfifo_datain_1_d_reg[11]/CLK (1.6147 1.6411) RiseTrig slew=(0.1544 0.1289)

tx_core/axi_master/pfifo_datain_1_d_reg[12]/CLK (1.6152 1.6416) RiseTrig slew=(0.1544 0.1289)

tx_core/axi_master/pfifo_datain_1_d_reg[13]/CLK (1.6145 1.6409) RiseTrig slew=(0.1544 0.1289)

tx_core/axi_master/pfifo_datain_1_d_reg[15]/CLK (1.615 1.6414) RiseTrig slew=(0.1544 0.1289)

tx_core/axi_master/pfifo_datain_ctrl1_d_reg[0]/CLK (1.6164 1.6428) RiseTrig slew=(0.1544 0.1289)

tx_core/axi_master/pfifo_datain_ctrl1_d_reg[1]/CLK (1.6158 1.6422) RiseTrig slew=(0.1544 0.1289)

tx_core/axi_master/pfifo_frag_cnt_1_d_reg[0]/CLK (1.6165 1.6429) RiseTrig slew=(0.1544 0.1289)

tx_core/axi_master/pfifo_frag_cnt_1_d_reg[1]/CLK (1.6163 1.6427) RiseTrig slew=(0.1544 0.1289)

tx_core/axi_master/pfifo_frag_cnt_1_d_reg[3]/CLK (1.6158 1.6422) RiseTrig slew=(0.1544 0.1289)

tx_core/axi_master/pfifo_frag_cnt_1_d_reg[4]/CLK (1.6161 1.6425) RiseTrig slew=(0.1544 0.1289)

tx_core/axi_master/pfifo_frag_cnt_1_d_reg[5]/CLK (1.6149 1.6413) RiseTrig slew=(0.1544 0.1289)

tx_core/axi_master/pfifo_frag_cnt_1_d_reg[6]/CLK (1.6162 1.6426) RiseTrig slew=(0.1544 0.1289)

tx_core/axi_master/pfifo_frag_cnt_1_d_reg[7]/CLK (1.616 1.6424) RiseTrig slew=(0.1544 0.1289)

tx_core/axi_master/pfifo_frag_cnt_1_d_reg[2]/CLK (1.6163 1.6427) RiseTrig slew=(0.1544 0.1289)

tx_core/axi_master/pfifo_datain_1_d_reg[14]/CLK (1.6153 1.6417) RiseTrig slew=(0.1544 0.1289)

tx_core/axi_master/link_addr_0_fifo/U20/A (1.5371 1.5718) slew=(0.0219 0.02)
tx_core/axi_master/link_addr_0_fifo/U20/Y (1.6324 1.6723) load=0.0327557(pf) 

tx_core/axi_master/link_addr_2_fifo/U22/A (1.5445 1.5784) slew=(0.0327 0.029)
tx_core/axi_master/link_addr_2_fifo/U22/Y (1.6307 1.6712) load=0.0211043(pf) 

tx_core/axi_master/link_addr_2_fifo/depth_left_reg[1]/CLK (1.5819 1.6088) RiseTrig slew=(0.1338 0.1116)

tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][3]/CLK (1.5808 1.6077) RiseTrig slew=(0.1338 0.1116)

tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][0]/CLK (1.581 1.6079) RiseTrig slew=(0.1338 0.1116)

tx_core/axi_master/pfifo_datain_2_d_reg[9]/CLK (1.581 1.6079) RiseTrig slew=(0.1338 0.1116)

tx_core/axi_master/haddr1_d_reg[8]/CLK (1.5809 1.6078) RiseTrig slew=(0.1338 0.1116)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][7]/CLK (1.5794 1.6063) RiseTrig slew=(0.1338 0.1116)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][0]/CLK (1.5948 1.6255) RiseTrig slew=(0.1267 0.1065)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][5]/CLK (1.5945 1.6252) RiseTrig slew=(0.1267 0.1065)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][2]/CLK (1.5941 1.6248) RiseTrig slew=(0.1267 0.1065)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][3]/CLK (1.5944 1.6251) RiseTrig slew=(0.1267 0.1065)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][4]/CLK (1.5944 1.6251) RiseTrig slew=(0.1267 0.1065)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][6]/CLK (1.5927 1.6234) RiseTrig slew=(0.1267 0.1065)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][1]/CLK (1.5963 1.6269) RiseTrig slew=(0.1293 0.1086)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][27]/CLK (1.5985 1.6291) RiseTrig slew=(0.1293 0.1086)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][28]/CLK (1.5971 1.6277) RiseTrig slew=(0.1293 0.1086)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][13]/CLK (1.5989 1.6295) RiseTrig slew=(0.1293 0.1086)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][29]/CLK (1.5973 1.6279) RiseTrig slew=(0.1293 0.1086)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][31]/CLK (1.5987 1.6293) RiseTrig slew=(0.1293 0.1086)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][12]/CLK (1.6181 1.6484) RiseTrig slew=(0.1438 0.1207)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][9]/CLK (1.6191 1.6494) RiseTrig slew=(0.1438 0.1207)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][7]/CLK (1.6185 1.6488) RiseTrig slew=(0.1438 0.1207)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][6]/CLK (1.6188 1.6491) RiseTrig slew=(0.1438 0.1207)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][5]/CLK (1.6192 1.6495) RiseTrig slew=(0.1438 0.1207)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][4]/CLK (1.6186 1.6489) RiseTrig slew=(0.1438 0.1207)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][2]/CLK (1.6185 1.6488) RiseTrig slew=(0.1438 0.1207)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][11]/CLK (1.6047 1.6361) RiseTrig slew=(0.1253 0.1055)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][0]/CLK (1.6058 1.6372) RiseTrig slew=(0.1253 0.1055)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][8]/CLK (1.6046 1.636) RiseTrig slew=(0.1253 0.1055)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][3]/CLK (1.6047 1.6361) RiseTrig slew=(0.1253 0.1055)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][1]/CLK (1.6054 1.6369) RiseTrig slew=(0.1253 0.1055)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][10]/CLK (1.6052 1.6366) RiseTrig slew=(0.1253 0.1055)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][0]/CLK (1.6047 1.6355) RiseTrig slew=(0.1318 0.1108)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][27]/CLK (1.6026 1.6334) RiseTrig slew=(0.1318 0.1108)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][30]/CLK (1.6034 1.6342) RiseTrig slew=(0.1318 0.1108)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][3]/CLK (1.6046 1.6354) RiseTrig slew=(0.1318 0.1108)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][2]/CLK (1.6047 1.6355) RiseTrig slew=(0.1318 0.1108)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][28]/CLK (1.603 1.6338) RiseTrig slew=(0.1318 0.1108)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][31]/CLK (1.612 1.6417) RiseTrig slew=(0.1468 0.1231)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][5]/CLK (1.613 1.6428) RiseTrig slew=(0.1468 0.1231)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][4]/CLK (1.6122 1.642) RiseTrig slew=(0.1468 0.1231)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][1]/CLK (1.6113 1.6411) RiseTrig slew=(0.1468 0.1231)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][29]/CLK (1.612 1.6418) RiseTrig slew=(0.1468 0.1231)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][6]/CLK (1.6133 1.6431) RiseTrig slew=(0.1468 0.1231)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][13]/CLK (1.6135 1.6433) RiseTrig slew=(0.1468 0.1231)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][13]/CLK (1.6025 1.6332) RiseTrig slew=(0.1295 0.1088)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][12]/CLK (1.6028 1.6335) RiseTrig slew=(0.1295 0.1088)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][9]/CLK (1.6043 1.635) RiseTrig slew=(0.1295 0.1088)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][11]/CLK (1.6051 1.6358) RiseTrig slew=(0.1295 0.1088)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][10]/CLK (1.6045 1.6352) RiseTrig slew=(0.1295 0.1088)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][8]/CLK (1.6052 1.6359) RiseTrig slew=(0.1295 0.1088)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][20]/CLK (1.6041 1.6344) RiseTrig slew=(0.1349 0.1132)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][14]/CLK (1.6048 1.6351) RiseTrig slew=(0.1349 0.1132)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][18]/CLK (1.6041 1.6344) RiseTrig slew=(0.1349 0.1132)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][15]/CLK (1.607 1.6373) RiseTrig slew=(0.1349 0.1132)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][16]/CLK (1.6073 1.6376) RiseTrig slew=(0.1349 0.1132)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][17]/CLK (1.6073 1.6376) RiseTrig slew=(0.1349 0.1132)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][7]/CLK (1.5921 1.6227) RiseTrig slew=(0.1271 0.1068)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][5]/CLK (1.5924 1.6231) RiseTrig slew=(0.1271 0.1068)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][2]/CLK (1.5919 1.6226) RiseTrig slew=(0.1271 0.1068)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][3]/CLK (1.5916 1.6223) RiseTrig slew=(0.1271 0.1068)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][0]/CLK (1.592 1.6227) RiseTrig slew=(0.1271 0.1068)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][1]/CLK (1.5923 1.623) RiseTrig slew=(0.1271 0.1068)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][11]/CLK (1.6047 1.6343) RiseTrig slew=(0.1461 0.1225)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][10]/CLK (1.6046 1.6342) RiseTrig slew=(0.1461 0.1225)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][4]/CLK (1.6017 1.6313) RiseTrig slew=(0.1461 0.1225)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][6]/CLK (1.6007 1.6303) RiseTrig slew=(0.1461 0.1225)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][9]/CLK (1.6052 1.6348) RiseTrig slew=(0.1461 0.1225)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][8]/CLK (1.6054 1.635) RiseTrig slew=(0.1461 0.1225)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][12]/CLK (1.6056 1.6352) RiseTrig slew=(0.1461 0.1225)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][14]/CLK (1.6123 1.6422) RiseTrig slew=(0.1442 0.1209)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][18]/CLK (1.6139 1.6438) RiseTrig slew=(0.1442 0.1209)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][21]/CLK (1.6142 1.6441) RiseTrig slew=(0.1442 0.1209)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][22]/CLK (1.6142 1.6441) RiseTrig slew=(0.1442 0.1209)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][23]/CLK (1.6136 1.6435) RiseTrig slew=(0.1442 0.1209)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][20]/CLK (1.6144 1.6443) RiseTrig slew=(0.1442 0.1209)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][26]/CLK (1.6119 1.6418) RiseTrig slew=(0.1442 0.1209)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][17]/CLK (1.6022 1.6331) RiseTrig slew=(0.1276 0.1073)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][25]/CLK (1.6021 1.633) RiseTrig slew=(0.1276 0.1073)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][24]/CLK (1.6022 1.6331) RiseTrig slew=(0.1276 0.1073)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][19]/CLK (1.5994 1.6303) RiseTrig slew=(0.1276 0.1073)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][16]/CLK (1.6022 1.6331) RiseTrig slew=(0.1276 0.1073)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][15]/CLK (1.6015 1.6324) RiseTrig slew=(0.1276 0.1073)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][28]/CLK (1.6232 1.6545) RiseTrig slew=(0.1325 0.1115)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][31]/CLK (1.6228 1.6541) RiseTrig slew=(0.1325 0.1115)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][24]/CLK (1.6258 1.6571) RiseTrig slew=(0.1325 0.1115)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][30]/CLK (1.6268 1.6581) RiseTrig slew=(0.1325 0.1115)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][25]/CLK (1.6268 1.6581) RiseTrig slew=(0.1325 0.1115)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][27]/CLK (1.6274 1.6587) RiseTrig slew=(0.1325 0.1115)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][29]/CLK (1.6372 1.6673) RiseTrig slew=(0.1523 0.1277)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][26]/CLK (1.6379 1.668) RiseTrig slew=(0.1523 0.1277)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][23]/CLK (1.6378 1.6679) RiseTrig slew=(0.1523 0.1277)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][21]/CLK (1.6394 1.6695) RiseTrig slew=(0.1523 0.1277)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][22]/CLK (1.6398 1.6699) RiseTrig slew=(0.1523 0.1277)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][19]/CLK (1.6406 1.6707) RiseTrig slew=(0.1523 0.1277)

tx_core/axi_master/link_addr_0_fifo/depth_left_reg[0]/CLK (1.6405 1.6706) RiseTrig slew=(0.1523 0.1277)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][14]/CLK (1.6258 1.6563) RiseTrig slew=(0.147 0.1234)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][16]/CLK (1.6268 1.6573) RiseTrig slew=(0.147 0.1234)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][17]/CLK (1.6269 1.6574) RiseTrig slew=(0.147 0.1234)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][18]/CLK (1.6264 1.6569) RiseTrig slew=(0.147 0.1234)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][19]/CLK (1.6269 1.6574) RiseTrig slew=(0.147 0.1234)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][15]/CLK (1.6264 1.6569) RiseTrig slew=(0.147 0.1234)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][20]/CLK (1.626 1.6565) RiseTrig slew=(0.147 0.1234)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][23]/CLK (1.6239 1.6546) RiseTrig slew=(0.1425 0.1197)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][22]/CLK (1.6246 1.6553) RiseTrig slew=(0.1425 0.1197)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][21]/CLK (1.6232 1.6539) RiseTrig slew=(0.1425 0.1197)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][24]/CLK (1.6288 1.6595) RiseTrig slew=(0.1425 0.1197)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][26]/CLK (1.6288 1.6595) RiseTrig slew=(0.1425 0.1197)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][25]/CLK (1.6285 1.6592) RiseTrig slew=(0.1425 0.1197)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][27]/CLK (1.6134 1.6447) RiseTrig slew=(0.1281 0.1078)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][21]/CLK (1.613 1.6443) RiseTrig slew=(0.1281 0.1078)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][31]/CLK (1.6126 1.6439) RiseTrig slew=(0.1281 0.1078)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][28]/CLK (1.6104 1.6417) RiseTrig slew=(0.1281 0.1078)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][30]/CLK (1.6113 1.6425) RiseTrig slew=(0.1281 0.1078)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][29]/CLK (1.6104 1.6417) RiseTrig slew=(0.1281 0.1078)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][23]/CLK (1.6193 1.6499) RiseTrig slew=(0.1387 0.1165)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][24]/CLK (1.6155 1.6461) RiseTrig slew=(0.1387 0.1165)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][25]/CLK (1.6153 1.6459) RiseTrig slew=(0.1387 0.1165)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][22]/CLK (1.6189 1.6495) RiseTrig slew=(0.1387 0.1165)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][26]/CLK (1.6182 1.6488) RiseTrig slew=(0.1387 0.1165)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][19]/CLK (1.6196 1.6502) RiseTrig slew=(0.1387 0.1165)

tx_core/axi_master/link_addr_2_fifo/depth_left_reg[0]/CLK (1.6198 1.6504) RiseTrig slew=(0.1387 0.1165)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][11]/CLK (1.6014 1.6323) RiseTrig slew=(0.1287 0.1083)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][10]/CLK (1.6014 1.6323) RiseTrig slew=(0.1287 0.1083)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][9]/CLK (1.6014 1.6323) RiseTrig slew=(0.1287 0.1083)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][13]/CLK (1.6018 1.6327) RiseTrig slew=(0.1287 0.1083)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][8]/CLK (1.5988 1.6297) RiseTrig slew=(0.1287 0.1083)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][20]/CLK (1.6019 1.6328) RiseTrig slew=(0.1287 0.1083)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][12]/CLK (1.601 1.632) RiseTrig slew=(0.1272 0.107)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][14]/CLK (1.601 1.632) RiseTrig slew=(0.1272 0.107)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][16]/CLK (1.6032 1.6342) RiseTrig slew=(0.1272 0.107)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][15]/CLK (1.6017 1.6327) RiseTrig slew=(0.1272 0.107)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][17]/CLK (1.6035 1.6345) RiseTrig slew=(0.1272 0.107)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][18]/CLK (1.6031 1.6341) RiseTrig slew=(0.1272 0.107)

tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[0]/CLK (1.5926 1.617) RiseTrig slew=(0.1267 0.1068)

tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[3]/CLK (1.5918 1.6162) RiseTrig slew=(0.1267 0.1068)

tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[4]/CLK (1.5919 1.6163) RiseTrig slew=(0.1267 0.1068)

tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[2]/CLK (1.5935 1.6179) RiseTrig slew=(0.1267 0.1068)

tx_core/axi_slave/w_ach_cur_state_reg[0]/CLK (1.5927 1.6171) RiseTrig slew=(0.1267 0.1068)

tx_core/axi_slave/awready_d_reg/CLK (1.593 1.6174) RiseTrig slew=(0.1267 0.1068)

tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[1]/CLK (1.5946 1.619) RiseTrig slew=(0.1267 0.1068)

tx_core/axi_slave/wchaddr_fifo/depth_left_reg[2]/CLK (1.5932 1.6176) RiseTrig slew=(0.1267 0.1068)

tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[0]/CLK (1.5956 1.62) RiseTrig slew=(0.1267 0.1068)

tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[1]/CLK (1.5964 1.6208) RiseTrig slew=(0.1267 0.1068)

tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[3]/CLK (1.5972 1.6216) RiseTrig slew=(0.1267 0.1068)

tx_core/axi_slave/wchdata_fifo/depth_left_reg[2]/CLK (1.5972 1.6216) RiseTrig slew=(0.1267 0.1068)

tx_core/axi_slave/wchdata_fifo/depth_left_reg[1]/CLK (1.5972 1.6216) RiseTrig slew=(0.1267 0.1068)

tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[4]/CLK (1.597 1.6214) RiseTrig slew=(0.1267 0.1068)

tx_core/axi_slave/wready_d_reg/CLK (1.5942 1.6188) RiseTrig slew=(0.124 0.1046)

tx_core/axi_slave/w_dch_cur_state_reg[0]/CLK (1.5948 1.6194) RiseTrig slew=(0.124 0.1046)

tx_core/axi_slave/w_dch_cur_state_reg[1]/CLK (1.5947 1.6193) RiseTrig slew=(0.124 0.1046)

tx_core/axi_slave/wchaddr_fifo/depth_left_reg[3]/CLK (1.5955 1.6201) RiseTrig slew=(0.124 0.1046)

tx_core/axi_slave/wchaddr_fifo/depth_left_reg[4]/CLK (1.5956 1.6202) RiseTrig slew=(0.124 0.1046)

tx_core/axi_slave/wchaddr_fifo/depth_left_reg[0]/CLK (1.5952 1.6198) RiseTrig slew=(0.124 0.1046)

tx_core/axi_slave/wchaddr_fifo/depth_left_reg[1]/CLK (1.5951 1.6197) RiseTrig slew=(0.124 0.1046)

tx_core/axi_slave/wchaddr_fifo/depth_left_reg[5]/CLK (1.5958 1.6204) RiseTrig slew=(0.124 0.1046)

tx_core/axi_slave/wchdata_fifo/depth_left_reg[3]/CLK (1.5945 1.6187) RiseTrig slew=(0.1295 0.1091)

tx_core/axi_slave/wchdata_fifo/depth_left_reg[4]/CLK (1.6 1.6242) RiseTrig slew=(0.1295 0.1091)

tx_core/axi_slave/wchdata_fifo/r_ptr_reg[3]/CLK (1.5975 1.6217) RiseTrig slew=(0.1295 0.1091)

tx_core/axi_slave/wchdata_fifo/w_ptr_reg[0]/CLK (1.5992 1.6234) RiseTrig slew=(0.1295 0.1091)

tx_core/axi_slave/wchdata_fifo/depth_left_reg[5]/CLK (1.5987 1.6229) RiseTrig slew=(0.1295 0.1091)

tx_core/axi_slave/wchdata_fifo/r_ptr_reg[2]/CLK (1.5981 1.6223) RiseTrig slew=(0.1295 0.1091)

tx_core/axi_slave/wchdata_fifo/w_ptr_reg[3]/CLK (1.6007 1.6249) RiseTrig slew=(0.1295 0.1091)

tx_core/axi_slave/wchdata_fifo/r_ptr_reg[4]/CLK (1.5985 1.6227) RiseTrig slew=(0.1295 0.1091)

tx_core/axi_slave/wchdata_fifo/r_ptr_reg[0]/CLK (1.5987 1.6229) RiseTrig slew=(0.1295 0.1091)

tx_core/axi_slave/wchdata_fifo/r_ptr_reg[1]/CLK (1.5987 1.6229) RiseTrig slew=(0.1295 0.1091)

tx_core/axi_slave/wchdata_fifo/w_ptr_reg[1]/CLK (1.6011 1.6253) RiseTrig slew=(0.1295 0.1091)

tx_core/axi_slave/wchdata_fifo/depth_left_reg[0]/CLK (1.6014 1.6256) RiseTrig slew=(0.1295 0.1091)

tx_core/axi_slave/wchdata_fifo/w_ptr_reg[2]/CLK (1.6017 1.6259) RiseTrig slew=(0.1295 0.1091)

tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[2]/CLK (1.6017 1.6259) RiseTrig slew=(0.1295 0.1091)

tx_core/axi_slave/wchdata_fifo/w_ptr_reg[4]/CLK (1.6015 1.6257) RiseTrig slew=(0.1295 0.1091)

tx_core/dma_reg_tx/n3669__L1_I0/A (1.3486 1.3805) slew=(0.1052 0.0959)
tx_core/dma_reg_tx/n3669__L1_I0/Y (1.5657 1.6012) load=0.20464(pf) 

tx_core/dma_reg_tx/n3670__L1_I0/A (1.337 1.3696) slew=(0.0916 0.0852)
tx_core/dma_reg_tx/n3670__L1_I0/Y (1.559 1.5937) load=0.218663(pf) 

tx_core/dma_reg_tx/n3671__L1_I0/A (1.343 1.3752) slew=(0.0997 0.0915)
tx_core/dma_reg_tx/n3671__L1_I0/Y (1.5723 1.6067) load=0.234049(pf) 

tx_core/dma_reg_tx/n3672__L1_I0/A (1.3699 1.4017) slew=(0.1058 0.0956)
tx_core/dma_reg_tx/n3672__L1_I0/Y (1.5824 1.6181) load=0.193871(pf) 

tx_core/dma_reg_tx/n3673__L1_I0/A (1.3639 1.396) slew=(0.0996 0.0907)
tx_core/dma_reg_tx/n3673__L1_I0/Y (1.5949 1.6289) load=0.238078(pf) 

tx_core/dma_reg_tx/n3674__L1_I0/A (1.3763 1.4076) slew=(0.1162 0.1038)
tx_core/dma_reg_tx/n3674__L1_I0/Y (1.6076 1.6421) load=0.235293(pf) 

tx_core/dma_reg_tx/n3675__L1_I0/A (1.4149 1.4451) slew=(0.1412 0.1232)
tx_core/dma_reg_tx/n3675__L1_I0/Y (1.6064 1.6453) load=0.138525(pf) 

tx_core/dma_reg_tx/n3675__L1_I1/A (1.4148 1.445) slew=(0.1412 0.1232)
tx_core/dma_reg_tx/n3675__L1_I1/Y (1.5941 1.634) load=0.110318(pf) 

tx_core/dma_reg_tx/n3676__L1_I0/A (1.3626 1.3957) slew=(0.0766 0.0709)
tx_core/dma_reg_tx/n3676__L1_I0/Y (1.5861 1.6193) load=0.225098(pf) 

tx_core/dma_reg_tx/n3677__L1_I0/A (1.3856 1.4176) slew=(0.1027 0.0923)
tx_core/dma_reg_tx/n3677__L1_I0/Y (1.5998 1.6352) load=0.198554(pf) 

tx_core/dma_reg_tx/n3660__L1_I0/A (1.3683 1.4014) slew=(0.0986 0.0905)
tx_core/dma_reg_tx/n3660__L1_I0/Y (1.5856 1.6218) load=0.206516(pf) 

tx_core/dma_reg_tx/n3661__L1_I0/A (1.3695 1.4026) slew=(0.0996 0.0912)
tx_core/dma_reg_tx/n3661__L1_I0/Y (1.5912 1.6271) load=0.216529(pf) 

tx_core/dma_reg_tx/n3662__L1_I0/A (1.3619 1.3955) slew=(0.0906 0.0841)
tx_core/dma_reg_tx/n3662__L1_I0/Y (1.5931 1.6279) load=0.24022(pf) 

tx_core/dma_reg_tx/n3663__L1_I0/A (1.367 1.4014) slew=(0.0752 0.0706)
tx_core/dma_reg_tx/n3663__L1_I0/Y (1.5919 1.6265) load=0.228793(pf) 

tx_core/dma_reg_tx/n3664__L1_I0/A (1.4232 1.4541) slew=(0.1439 0.1258)
tx_core/dma_reg_tx/n3664__L1_I0/Y (1.6076 1.6481) load=0.121615(pf) 

tx_core/dma_reg_tx/n3664__L1_I1/A (1.4232 1.4541) slew=(0.1439 0.1258)
tx_core/dma_reg_tx/n3664__L1_I1/Y (1.6087 1.6491) load=0.124275(pf) 

tx_core/dma_reg_tx/n3665__L1_I0/A (1.3742 1.4081) slew=(0.0836 0.0778)
tx_core/dma_reg_tx/n3665__L1_I0/Y (1.5881 1.6238) load=0.201481(pf) 

tx_core/dma_reg_tx/n3666__L1_I0/A (1.3493 1.3826) slew=(0.0891 0.0833)
tx_core/dma_reg_tx/n3666__L1_I0/Y (1.5815 1.6158) load=0.24273(pf) 

tx_core/dma_reg_tx/n3667__L1_I0/A (1.3574 1.3903) slew=(0.0983 0.0906)
tx_core/dma_reg_tx/n3667__L1_I0/Y (1.5713 1.6076) load=0.198686(pf) 

tx_core/dma_reg_tx/n3668__L1_I0/A (1.364 1.3964) slew=(0.107 0.0974)
tx_core/dma_reg_tx/n3668__L1_I0/Y (1.5924 1.6277) load=0.230476(pf) 

tx_core/dma_reg_tx/n3651__L1_I0/A (1.3887 1.4204) slew=(0.1067 0.0955)
tx_core/dma_reg_tx/n3651__L1_I0/Y (1.6147 1.6491) load=0.224978(pf) 

tx_core/dma_reg_tx/n3652__L1_I0/A (1.3705 1.403) slew=(0.0867 0.0795)
tx_core/dma_reg_tx/n3652__L1_I0/Y (1.5948 1.6284) load=0.225106(pf) 

tx_core/dma_reg_tx/n3653__L1_I0/A (1.3837 1.4155) slew=(0.1026 0.0923)
tx_core/dma_reg_tx/n3653__L1_I0/Y (1.6106 1.6447) load=0.227805(pf) 

tx_core/dma_reg_tx/n3654__L1_I0/A (1.3885 1.4201) slew=(0.1075 0.0963)
tx_core/dma_reg_tx/n3654__L1_I0/Y (1.6192 1.6533) load=0.235778(pf) 

tx_core/dma_reg_tx/n3655__L1_I0/A (1.375 1.4074) slew=(0.0911 0.0831)
tx_core/dma_reg_tx/n3655__L1_I0/Y (1.5942 1.6285) load=0.212306(pf) 

tx_core/dma_reg_tx/n3656__L1_I0/A (1.3943 1.4258) slew=(0.1119 0.0998)
tx_core/dma_reg_tx/n3656__L1_I0/Y (1.6116 1.647) load=0.203876(pf) 

tx_core/dma_reg_tx/n3657__L1_I0/A (1.3536 1.385) slew=(0.1133 0.1022)
tx_core/dma_reg_tx/n3657__L1_I0/Y (1.588 1.6223) load=0.243086(pf) 

tx_core/dma_reg_tx/n3658__L1_I0/A (1.3751 1.4051) slew=(0.1413 0.1242)
tx_core/dma_reg_tx/n3658__L1_I0/Y (1.5602 1.5996) load=0.123801(pf) 

tx_core/dma_reg_tx/n3658__L1_I1/A (1.3751 1.4051) slew=(0.1413 0.1242)
tx_core/dma_reg_tx/n3658__L1_I1/Y (1.5574 1.5971) load=0.117346(pf) 

tx_core/dma_reg_tx/n3659__L1_I0/A (1.3532 1.3847) slew=(0.1112 0.1006)
tx_core/dma_reg_tx/n3659__L1_I0/Y (1.5837 1.6182) load=0.234446(pf) 

tx_core/dma_reg_tx/n3642__L1_I0/A (1.3905 1.4208) slew=(0.143 0.1255)
tx_core/dma_reg_tx/n3642__L1_I0/Y (1.5771 1.6168) load=0.126937(pf) 

tx_core/dma_reg_tx/n3642__L1_I1/A (1.3906 1.4209) slew=(0.143 0.1255)
tx_core/dma_reg_tx/n3642__L1_I1/Y (1.5745 1.6145) load=0.120667(pf) 

tx_core/dma_reg_tx/n3643__L1_I0/A (1.3919 1.4221) slew=(0.1441 0.1263)
tx_core/dma_reg_tx/n3643__L1_I0/Y (1.5809 1.6204) load=0.132193(pf) 

tx_core/dma_reg_tx/n3643__L1_I1/A (1.3915 1.4217) slew=(0.1441 0.1263)
tx_core/dma_reg_tx/n3643__L1_I1/Y (1.5761 1.616) load=0.122148(pf) 

tx_core/dma_reg_tx/n3644__L1_I0/A (1.3543 1.3868) slew=(0.0984 0.0903)
tx_core/dma_reg_tx/n3644__L1_I0/Y (1.5793 1.6142) load=0.22437(pf) 

tx_core/dma_reg_tx/n3645__L1_I0/A (1.3775 1.4097) slew=(0.1049 0.0947)
tx_core/dma_reg_tx/n3645__L1_I0/Y (1.6047 1.6395) load=0.228073(pf) 

tx_core/dma_reg_tx/n3646__L1_I0/A (1.3657 1.3986) slew=(0.09 0.0829)
tx_core/dma_reg_tx/n3646__L1_I0/Y (1.5922 1.6264) load=0.229393(pf) 

tx_core/dma_reg_tx/n3647__L1_I0/A (1.3675 1.4001) slew=(0.0955 0.0872)
tx_core/dma_reg_tx/n3647__L1_I0/Y (1.5924 1.627) load=0.224647(pf) 

tx_core/dma_reg_tx/n3648__L1_I0/A (1.3705 1.4028) slew=(0.1023 0.0929)
tx_core/dma_reg_tx/n3648__L1_I0/Y (1.6111 1.6447) load=0.25973(pf) 

tx_core/dma_reg_tx/n3649__L1_I0/A (1.3626 1.3954) slew=(0.0931 0.0856)
tx_core/dma_reg_tx/n3649__L1_I0/Y (1.5887 1.6232) load=0.227833(pf) 

tx_core/dma_reg_tx/n3650__L1_I0/A (1.4193 1.4487) slew=(0.162 0.1403)
tx_core/dma_reg_tx/n3650__L1_I0/Y (1.6065 1.6469) load=0.124667(pf) 

tx_core/dma_reg_tx/n3650__L1_I1/A (1.4192 1.4486) slew=(0.162 0.1403)
tx_core/dma_reg_tx/n3650__L1_I1/Y (1.6095 1.6496) load=0.131741(pf) 

tx_core/dma_reg_tx/n3606__L1_I0/A (1.3645 1.3966) slew=(0.1036 0.0939)
tx_core/dma_reg_tx/n3606__L1_I0/Y (1.5921 1.6267) load=0.229386(pf) 

tx_core/dma_reg_tx/n3607__L1_I0/A (1.3523 1.3851) slew=(0.088 0.0814)
tx_core/dma_reg_tx/n3607__L1_I0/Y (1.5725 1.6071) load=0.215342(pf) 

tx_core/dma_reg_tx/n3608__L1_I0/A (1.3744 1.4059) slew=(0.1141 0.1022)
tx_core/dma_reg_tx/n3608__L1_I0/Y (1.6083 1.6426) load=0.241723(pf) 

tx_core/dma_reg_tx/n3609__L1_I0/A (1.3818 1.4132) slew=(0.1141 0.102)
tx_core/dma_reg_tx/n3609__L1_I0/Y (1.6094 1.6441) load=0.227192(pf) 

tx_core/dma_reg_tx/n3610__L1_I0/A (1.4015 1.4319) slew=(0.1379 0.1209)
tx_core/dma_reg_tx/n3610__L1_I0/Y (1.5917 1.6306) load=0.136101(pf) 

tx_core/dma_reg_tx/n3610__L1_I1/A (1.401 1.4314) slew=(0.1379 0.1209)
tx_core/dma_reg_tx/n3610__L1_I1/Y (1.5848 1.6243) load=0.121379(pf) 

tx_core/dma_reg_tx/n3611__L1_I0/A (1.4132 1.4429) slew=(0.1511 0.1314)
tx_core/dma_reg_tx/n3611__L1_I0/Y (1.5962 1.6362) load=0.117037(pf) 

tx_core/dma_reg_tx/n3611__L1_I1/A (1.4131 1.4428) slew=(0.1511 0.1314)
tx_core/dma_reg_tx/n3611__L1_I1/Y (1.6016 1.6412) load=0.129785(pf) 

tx_core/dma_reg_tx/n3612__L1_I0/A (1.3627 1.3947) slew=(0.1036 0.094)
tx_core/dma_reg_tx/n3612__L1_I0/Y (1.5986 1.6324) load=0.24855(pf) 

tx_core/dma_reg_tx/n3613__L1_I0/A (1.3763 1.4076) slew=(0.1187 0.106)
tx_core/dma_reg_tx/n3613__L1_I0/Y (1.6173 1.6513) load=0.257347(pf) 

tx_core/dma_reg_tx/n3614__L1_I0/A (1.3982 1.4282) slew=(0.1458 0.1275)
tx_core/dma_reg_tx/n3614__L1_I0/Y (1.5883 1.6276) load=0.134433(pf) 

tx_core/dma_reg_tx/n3614__L1_I1/A (1.3982 1.4282) slew=(0.1458 0.1275)
tx_core/dma_reg_tx/n3614__L1_I1/Y (1.5823 1.6222) load=0.120634(pf) 

tx_core/dma_reg_tx/n3590__L1_I0/A (1.3155 1.3488) slew=(0.0985 0.0918)
tx_core/dma_reg_tx/n3590__L1_I0/Y (1.5602 1.5945) load=0.269878(pf) 

tx_core/dma_reg_tx/n3591__L1_I0/A (1.3728 1.4061) slew=(0.092 0.0845)
tx_core/dma_reg_tx/n3591__L1_I0/Y (1.5965 1.6316) load=0.222566(pf) 

tx_core/dma_reg_tx/n3592__L1_I0/A (1.3915 1.4236) slew=(0.1153 0.1031)
tx_core/dma_reg_tx/n3592__L1_I0/Y (1.628 1.6629) load=0.247634(pf) 

tx_core/dma_reg_tx/n3593__L1_I0/A (1.3757 1.4087) slew=(0.0969 0.0884)
tx_core/dma_reg_tx/n3593__L1_I0/Y (1.6011 1.6361) load=0.225509(pf) 

tx_core/dma_reg_tx/n3594__L1_I0/A (1.3813 1.4142) slew=(0.0966 0.088)
tx_core/dma_reg_tx/n3594__L1_I0/Y (1.6145 1.6487) load=0.243625(pf) 

tx_core/dma_reg_tx/n3595__L1_I0/A (1.3909 1.4234) slew=(0.1068 0.0962)
tx_core/dma_reg_tx/n3595__L1_I0/Y (1.6246 1.6593) load=0.242808(pf) 

tx_core/dma_reg_tx/n3596__L1_I0/A (1.382 1.4149) slew=(0.0987 0.0897)
tx_core/dma_reg_tx/n3596__L1_I0/Y (1.5917 1.6281) load=0.188851(pf) 

tx_core/tx_crc/crcpkt0/crcin8_d_reg[21]/CLK (1.5986 1.6262) RiseTrig slew=(0.1514 0.1271)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[20]/CLK (1.5987 1.6263) RiseTrig slew=(0.1514 0.1271)

tx_core/tx_crc/crcpkt0/data24_d_reg[21]/CLK (1.6015 1.6292) RiseTrig slew=(0.1514 0.1271)

tx_core/tx_crc/crcpkt0/data24_d_reg[13]/CLK (1.6028 1.6304) RiseTrig slew=(0.1514 0.1271)

tx_core/tx_crc/crcpkt0/data24_d_reg[23]/CLK (1.6025 1.6301) RiseTrig slew=(0.1514 0.1271)

tx_core/tx_crc/crcpkt0/data24_d_reg[22]/CLK (1.6023 1.6299) RiseTrig slew=(0.1514 0.1271)

tx_core/tx_crc/crcpkt0/data24_d_reg[18]/CLK (1.5892 1.6172) RiseTrig slew=(0.1465 0.1231)

tx_core/tx_crc/crcpkt0/data24_d_reg[17]/CLK (1.5892 1.6172) RiseTrig slew=(0.1465 0.1231)

tx_core/tx_crc/crcpkt0/data24_d_reg[15]/CLK (1.589 1.617) RiseTrig slew=(0.1465 0.1231)

tx_core/tx_crc/crcpkt0/data24_d_reg[20]/CLK (1.5919 1.6199) RiseTrig slew=(0.1465 0.1231)

tx_core/tx_crc/crcpkt0/data24_d_reg[19]/CLK (1.5919 1.6199) RiseTrig slew=(0.1465 0.1231)

tx_core/tx_crc/crcpkt0/data24_d_reg[16]/CLK (1.5883 1.6163) RiseTrig slew=(0.1465 0.1231)

tx_core/tx_crc/crcpkt0/data24_d_reg[14]/CLK (1.5903 1.6183) RiseTrig slew=(0.1465 0.1231)

tx_core/tx_crc/crcpkt0/data64_d_reg[48]/CLK (1.6161 1.6467) RiseTrig slew=(0.1217 0.1033)

tx_core/tx_crc/crcpkt0/data64_d_reg[62]/CLK (1.6163 1.6469) RiseTrig slew=(0.1217 0.1033)

tx_core/tx_crc/crcpkt0/data64_d_reg[49]/CLK (1.6156 1.6462) RiseTrig slew=(0.1217 0.1033)

tx_core/tx_crc/crcpkt0/data64_d_reg[51]/CLK (1.6158 1.6464) RiseTrig slew=(0.1217 0.1033)

tx_core/tx_crc/crcpkt0/data64_d_reg[52]/CLK (1.6166 1.6472) RiseTrig slew=(0.1217 0.1033)

tx_core/tx_crc/crcpkt0/data64_d_reg[45]/CLK (1.613 1.6436) RiseTrig slew=(0.1217 0.1033)

tx_core/tx_crc/crcpkt0/data64_d_reg[50]/CLK (1.615 1.6456) RiseTrig slew=(0.1217 0.1033)

tx_core/tx_crc/crcpkt0/data64_d_reg[56]/CLK (1.6167 1.6473) RiseTrig slew=(0.1217 0.1033)

tx_core/tx_crc/crcpkt0/data64_d_reg[60]/CLK (1.6143 1.6449) RiseTrig slew=(0.1217 0.1033)

tx_core/tx_crc/crcpkt0/data64_d_reg[58]/CLK (1.6128 1.6434) RiseTrig slew=(0.1217 0.1033)

tx_core/tx_crc/crcpkt0/data64_d_reg[44]/CLK (1.6142 1.6448) RiseTrig slew=(0.1217 0.1033)

tx_core/tx_crc/crcpkt0/data64_d_reg[63]/CLK (1.6123 1.6429) RiseTrig slew=(0.1217 0.1033)

tx_core/tx_crc/crcpkt0/data64_d_reg[61]/CLK (1.6122 1.6428) RiseTrig slew=(0.1217 0.1033)

tx_core/tx_crc/crcpkt0/data64_d_reg[46]/CLK (1.6203 1.6502) RiseTrig slew=(0.1322 0.1119)

tx_core/tx_crc/crcpkt0/data64_d_reg[53]/CLK (1.6204 1.6503) RiseTrig slew=(0.1322 0.1119)

tx_core/tx_crc/crcpkt0/data64_d_reg[47]/CLK (1.6202 1.6501) RiseTrig slew=(0.1322 0.1119)

tx_core/tx_crc/crcpkt0/data32_d_reg[14]/CLK (1.6166 1.6465) RiseTrig slew=(0.1322 0.1119)

tx_core/tx_crc/crcpkt0/data32_d_reg[9]/CLK (1.6164 1.6463) RiseTrig slew=(0.1322 0.1119)

tx_core/tx_crc/crcpkt0/data64_d_reg[55]/CLK (1.619 1.6489) RiseTrig slew=(0.1322 0.1119)

tx_core/tx_crc/crcpkt0/data64_d_reg[57]/CLK (1.6201 1.65) RiseTrig slew=(0.1322 0.1119)

tx_core/tx_crc/crcpkt0/data64_d_reg[59]/CLK (1.6201 1.65) RiseTrig slew=(0.1322 0.1119)

tx_core/tx_crc/crcpkt0/data64_d_reg[54]/CLK (1.62 1.6499) RiseTrig slew=(0.1322 0.1119)

tx_core/tx_crc/crcpkt0/data32_d_reg[15]/CLK (1.6193 1.6492) RiseTrig slew=(0.1322 0.1119)

tx_core/tx_crc/crcpkt0/data32_d_reg[10]/CLK (1.6193 1.6492) RiseTrig slew=(0.1322 0.1119)

tx_core/tx_crc/crcpkt0/data32_d_reg[13]/CLK (1.6199 1.6498) RiseTrig slew=(0.1322 0.1119)

tx_core/tx_crc/crcpkt0/data32_d_reg[12]/CLK (1.6199 1.6498) RiseTrig slew=(0.1322 0.1119)

tx_core/tx_crc/crcpkt0/data32_d_reg[2]/CLK (1.6052 1.6369) RiseTrig slew=(0.1031 0.0881)

tx_core/tx_crc/crcpkt0/data32_d_reg[3]/CLK (1.6054 1.6372) RiseTrig slew=(0.1031 0.0881)

tx_core/tx_crc/crcpkt0/data32_d_reg[0]/CLK (1.6023 1.6341) RiseTrig slew=(0.1031 0.0881)

tx_core/tx_crc/crcpkt0/data32_d_reg[8]/CLK (1.6035 1.6353) RiseTrig slew=(0.1031 0.0881)

tx_core/tx_crc/crcpkt0/data32_d_reg[1]/CLK (1.6046 1.6364) RiseTrig slew=(0.1031 0.0881)

tx_core/tx_crc/crcpkt0/data32_d_reg[4]/CLK (1.6049 1.6366) RiseTrig slew=(0.1031 0.0881)

tx_core/tx_crc/crcpkt0/data32_d_reg[11]/CLK (1.6006 1.6324) RiseTrig slew=(0.1031 0.0881)

tx_core/tx_crc/crcpkt0/data32_d_reg[6]/CLK (1.5998 1.6316) RiseTrig slew=(0.1031 0.0881)

tx_core/tx_crc/crcpkt0/data32_d_reg[5]/CLK (1.5997 1.6315) RiseTrig slew=(0.1031 0.0881)

tx_core/tx_crc/crcpkt0/data32_d_reg[7]/CLK (1.5995 1.6313) RiseTrig slew=(0.1031 0.0881)

tx_core/tx_crc/crcpkt0/data24_d_reg[11]/CLK (1.6141 1.6427) RiseTrig slew=(0.1455 0.1226)

tx_core/tx_crc/crcpkt0/data24_d_reg[10]/CLK (1.6083 1.637) RiseTrig slew=(0.1455 0.1226)

tx_core/tx_crc/crcpkt0/data24_d_reg[12]/CLK (1.6142 1.6428) RiseTrig slew=(0.1455 0.1226)

tx_core/tx_crc/crcpkt0/data24_d_reg[8]/CLK (1.6113 1.6399) RiseTrig slew=(0.1455 0.1226)

tx_core/tx_crc/crcpkt0/data24_d_reg[1]/CLK (1.6139 1.6425) RiseTrig slew=(0.1455 0.1226)

tx_core/tx_crc/crcpkt0/data24_d_reg[9]/CLK (1.6137 1.6423) RiseTrig slew=(0.1455 0.1226)

tx_core/tx_crc/crcpkt0/data24_d_reg[2]/CLK (1.6047 1.6333) RiseTrig slew=(0.1455 0.1225)

tx_core/tx_crc/crcpkt0/data24_d_reg[6]/CLK (1.6349 1.6626) RiseTrig slew=(0.1593 0.1339)

tx_core/tx_crc/crcpkt0/data24_d_reg[5]/CLK (1.634 1.6618) RiseTrig slew=(0.1593 0.1339)

tx_core/tx_crc/crcpkt0/data24_d_reg[4]/CLK (1.6336 1.6614) RiseTrig slew=(0.1593 0.1339)

tx_core/tx_crc/crcpkt0/data24_d_reg[7]/CLK (1.6331 1.6608) RiseTrig slew=(0.1593 0.1339)

tx_core/tx_crc/crcpkt0/data24_d_reg[3]/CLK (1.6327 1.6604) RiseTrig slew=(0.1593 0.1339)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[19]/CLK (1.6257 1.6534) RiseTrig slew=(0.1593 0.1339)

tx_core/tx_crc/crcpkt2/data24_d_reg[17]/CLK (1.6078 1.636) RiseTrig slew=(0.1508 0.1267)

tx_core/tx_crc/crcpkt2/data24_d_reg[22]/CLK (1.6093 1.6374) RiseTrig slew=(0.1508 0.1267)

tx_core/tx_crc/crcpkt2/data24_d_reg[13]/CLK (1.6078 1.636) RiseTrig slew=(0.1508 0.1267)

tx_core/tx_crc/crcpkt2/data24_d_reg[21]/CLK (1.6095 1.6377) RiseTrig slew=(0.1508 0.1267)

tx_core/tx_crc/crcpkt2/data24_d_reg[19]/CLK (1.6079 1.6361) RiseTrig slew=(0.1508 0.1267)

tx_core/tx_crc/crcpkt2/data24_d_reg[16]/CLK (1.6093 1.6375) RiseTrig slew=(0.1508 0.1267)

tx_core/tx_crc/crcpkt2/data24_d_reg[20]/CLK (1.6102 1.6384) RiseTrig slew=(0.1508 0.1267)

tx_core/tx_crc/crcpkt2/data24_d_reg[14]/CLK (1.6199 1.6479) RiseTrig slew=(0.1541 0.1295)

tx_core/tx_crc/crcpkt2/data24_d_reg[15]/CLK (1.6189 1.6469) RiseTrig slew=(0.1541 0.1295)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[21]/CLK (1.6172 1.6453) RiseTrig slew=(0.1541 0.1295)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[20]/CLK (1.6174 1.6454) RiseTrig slew=(0.1541 0.1295)

tx_core/tx_crc/crcpkt2/data24_d_reg[23]/CLK (1.6165 1.6445) RiseTrig slew=(0.1541 0.1295)

tx_core/tx_crc/crcpkt2/data24_d_reg[18]/CLK (1.6176 1.6456) RiseTrig slew=(0.1541 0.1295)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[0]/CLK (1.6087 1.6371) RiseTrig slew=(0.1474 0.124)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[13]/CLK (1.6104 1.6388) RiseTrig slew=(0.1474 0.124)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[12]/CLK (1.6103 1.6387) RiseTrig slew=(0.1474 0.124)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[15]/CLK (1.6105 1.6389) RiseTrig slew=(0.1474 0.124)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[30]/CLK (1.6074 1.6358) RiseTrig slew=(0.1474 0.124)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[6]/CLK (1.6061 1.6345) RiseTrig slew=(0.1474 0.124)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[1]/CLK (1.6078 1.6362) RiseTrig slew=(0.1474 0.124)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[17]/CLK (1.6187 1.6467) RiseTrig slew=(0.155 0.1302)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[14]/CLK (1.6194 1.6474) RiseTrig slew=(0.155 0.1302)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[18]/CLK (1.6185 1.6465) RiseTrig slew=(0.155 0.1302)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[16]/CLK (1.6186 1.6466) RiseTrig slew=(0.155 0.1302)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[11]/CLK (1.6193 1.6474) RiseTrig slew=(0.155 0.1302)

tx_core/tx_crc/crcpkt0/data24_d_reg[0]/CLK (1.6133 1.6414) RiseTrig slew=(0.155 0.1302)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[11]/CLK (1.6227 1.6524) RiseTrig slew=(0.1421 0.1203)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[14]/CLK (1.6221 1.6517) RiseTrig slew=(0.1421 0.1203)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[12]/CLK (1.6221 1.6517) RiseTrig slew=(0.1421 0.1203)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[13]/CLK (1.6214 1.651) RiseTrig slew=(0.1421 0.1203)

tx_core/tx_crc/crcpkt0/crc_reg[12]/CLK (1.6214 1.651) RiseTrig slew=(0.1421 0.1203)

tx_core/tx_crc/crcpkt0/crc_reg[13]/CLK (1.6209 1.6506) RiseTrig slew=(0.1421 0.1203)

tx_core/tx_crc/crcpkt0/crc_reg[15]/CLK (1.6199 1.6495) RiseTrig slew=(0.1421 0.1204)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[14]/CLK (1.6182 1.6478) RiseTrig slew=(0.1421 0.1204)

tx_core/tx_crc/crcpkt0/crc_reg[14]/CLK (1.618 1.6476) RiseTrig slew=(0.1421 0.1204)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[11]/CLK (1.6179 1.6475) RiseTrig slew=(0.1421 0.1204)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[10]/CLK (1.6137 1.6433) RiseTrig slew=(0.1421 0.1205)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[10]/CLK (1.6117 1.6413) RiseTrig slew=(0.1421 0.1204)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[13]/CLK (1.6284 1.6566) RiseTrig slew=(0.1645 0.1385)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[11]/CLK (1.6299 1.6581) RiseTrig slew=(0.1645 0.1385)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[12]/CLK (1.6301 1.6583) RiseTrig slew=(0.1645 0.1385)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[12]/CLK (1.6313 1.6595) RiseTrig slew=(0.1645 0.1385)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[11]/CLK (1.6308 1.659) RiseTrig slew=(0.1645 0.1385)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[14]/CLK (1.6309 1.6591) RiseTrig slew=(0.1645 0.1385)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[14]/CLK (1.6317 1.6599) RiseTrig slew=(0.1645 0.1385)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[12]/CLK (1.6281 1.6563) RiseTrig slew=(0.1645 0.1385)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[13]/CLK (1.6278 1.656) RiseTrig slew=(0.1645 0.1385)

tx_core/tx_crc/crcpkt0/crc_reg[11]/CLK (1.6279 1.6561) RiseTrig slew=(0.1645 0.1385)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[11]/CLK (1.6278 1.656) RiseTrig slew=(0.1645 0.1385)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[14]/CLK (1.6281 1.6563) RiseTrig slew=(0.1645 0.1385)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[12]/CLK (1.6149 1.6441) RiseTrig slew=(0.1481 0.1252)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[13]/CLK (1.6148 1.644) RiseTrig slew=(0.1481 0.1252)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[12]/CLK (1.6149 1.6441) RiseTrig slew=(0.1481 0.1252)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[13]/CLK (1.6144 1.6436) RiseTrig slew=(0.1481 0.1252)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[10]/CLK (1.6173 1.6465) RiseTrig slew=(0.1481 0.1252)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[14]/CLK (1.616 1.6452) RiseTrig slew=(0.1481 0.1252)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[11]/CLK (1.6161 1.6453) RiseTrig slew=(0.1481 0.1252)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[12]/CLK (1.6198 1.649) RiseTrig slew=(0.1481 0.1252)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[13]/CLK (1.6194 1.6486) RiseTrig slew=(0.1481 0.1252)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[14]/CLK (1.6199 1.6491) RiseTrig slew=(0.1481 0.1252)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[11]/CLK (1.6207 1.6499) RiseTrig slew=(0.1481 0.1252)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[13]/CLK (1.6206 1.6498) RiseTrig slew=(0.1481 0.1252)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[14]/CLK (1.6244 1.6502) RiseTrig slew=(0.1894 0.1585)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[11]/CLK (1.6215 1.6473) RiseTrig slew=(0.1894 0.1585)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[12]/CLK (1.6244 1.6502) RiseTrig slew=(0.1894 0.1585)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[13]/CLK (1.6201 1.6459) RiseTrig slew=(0.1894 0.1585)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[12]/CLK (1.6215 1.6473) RiseTrig slew=(0.1894 0.1585)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[13]/CLK (1.6245 1.6503) RiseTrig slew=(0.1894 0.1585)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[14]/CLK (1.6215 1.6473) RiseTrig slew=(0.1894 0.1585)

tx_core/tx_crc/crcpkt2/crc_reg[14]/CLK (1.6235 1.6492) RiseTrig slew=(0.1894 0.1585)

tx_core/tx_crc/crcpkt2/crc_reg[13]/CLK (1.6185 1.6443) RiseTrig slew=(0.1894 0.1585)

tx_core/tx_crc/crcpkt2/crc_reg[12]/CLK (1.6216 1.6474) RiseTrig slew=(0.1894 0.1585)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[11]/CLK (1.6245 1.6503) RiseTrig slew=(0.1894 0.1585)

tx_core/tx_crc/crcpkt2/crc_reg[11]/CLK (1.6245 1.6502) RiseTrig slew=(0.1894 0.1585)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[13]/CLK (1.6201 1.6459) RiseTrig slew=(0.1894 0.1585)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[12]/CLK (1.6203 1.6461) RiseTrig slew=(0.1894 0.1585)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[11]/CLK (1.6202 1.646) RiseTrig slew=(0.1894 0.1585)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[10]/CLK (1.6212 1.647) RiseTrig slew=(0.1894 0.1585)

tx_core/tx_crc/crcpkt2/crc_reg[15]/CLK (1.6212 1.647) RiseTrig slew=(0.1894 0.1585)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[11]/CLK (1.6213 1.6471) RiseTrig slew=(0.1894 0.1585)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[14]/CLK (1.61 1.6363) RiseTrig slew=(0.1824 0.1528)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[10]/CLK (1.61 1.6362) RiseTrig slew=(0.1824 0.1528)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[10]/CLK (1.6097 1.6359) RiseTrig slew=(0.1824 0.1528)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[14]/CLK (1.6088 1.635) RiseTrig slew=(0.1824 0.1528)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[12]/CLK (1.609 1.6352) RiseTrig slew=(0.1824 0.1528)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[13]/CLK (1.6083 1.6345) RiseTrig slew=(0.1824 0.1528)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[11]/CLK (1.6175 1.6438) RiseTrig slew=(0.1824 0.1528)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[11]/CLK (1.6175 1.6437) RiseTrig slew=(0.1824 0.1528)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[11]/CLK (1.6178 1.644) RiseTrig slew=(0.1824 0.1528)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[14]/CLK (1.6107 1.6369) RiseTrig slew=(0.1824 0.1528)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[14]/CLK (1.618 1.6443) RiseTrig slew=(0.1824 0.1528)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[14]/CLK (1.6179 1.6442) RiseTrig slew=(0.1824 0.1528)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[13]/CLK (1.6172 1.6434) RiseTrig slew=(0.1824 0.1528)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[13]/CLK (1.6164 1.6427) RiseTrig slew=(0.1824 0.1528)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[13]/CLK (1.6125 1.6387) RiseTrig slew=(0.1824 0.1528)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[12]/CLK (1.6125 1.6388) RiseTrig slew=(0.1824 0.1528)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[12]/CLK (1.6182 1.6445) RiseTrig slew=(0.1824 0.1528)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[12]/CLK (1.6164 1.6426) RiseTrig slew=(0.1824 0.1528)

tx_core/tx_crc/crcpkt2/data40_d_reg[19]/CLK (1.6437 1.6699) RiseTrig slew=(0.1747 0.147)

tx_core/tx_crc/crcpkt2/data40_d_reg[20]/CLK (1.6432 1.6694) RiseTrig slew=(0.1747 0.1471)

tx_core/tx_crc/crcpkt2/data40_d_reg[21]/CLK (1.6436 1.6698) RiseTrig slew=(0.1747 0.147)

tx_core/tx_crc/crcpkt2/data40_d_reg[22]/CLK (1.6432 1.6694) RiseTrig slew=(0.1747 0.1471)

tx_core/tx_crc/crcpkt2/data40_d_reg[26]/CLK (1.6366 1.6627) RiseTrig slew=(0.1746 0.147)

tx_core/tx_crc/crcpkt2/data40_d_reg[27]/CLK (1.6427 1.6689) RiseTrig slew=(0.1747 0.1471)

tx_core/tx_crc/crcpkt2/data40_d_reg[28]/CLK (1.6408 1.667) RiseTrig slew=(0.1747 0.1471)

tx_core/tx_crc/crcpkt2/data40_d_reg[31]/CLK (1.6404 1.6666) RiseTrig slew=(0.1747 0.1471)

tx_core/tx_crc/crcpkt2/data40_d_reg[24]/CLK (1.6375 1.6636) RiseTrig slew=(0.1747 0.147)

tx_core/tx_crc/crcpkt2/data40_d_reg[16]/CLK (1.6199 1.6461) RiseTrig slew=(0.174 0.1461)

tx_core/tx_crc/crcpkt2/data40_d_reg[25]/CLK (1.6274 1.6536) RiseTrig slew=(0.1744 0.1466)

tx_core/tx_crc/crcpkt2/data40_d_reg[32]/CLK (1.6217 1.6479) RiseTrig slew=(0.1741 0.1463)

tx_core/tx_crc/crcpkt2/data40_d_reg[34]/CLK (1.6254 1.6516) RiseTrig slew=(0.1743 0.1465)

tx_core/tx_crc/crcpkt2/data40_d_reg[37]/CLK (1.6236 1.6497) RiseTrig slew=(0.1742 0.1464)

tx_core/tx_crc/crcpkt2/data40_d_reg[39]/CLK (1.6297 1.6559) RiseTrig slew=(0.1745 0.1468)

tx_core/tx_crc/crcpkt2/data40_d_reg[23]/CLK (1.6177 1.6439) RiseTrig slew=(0.1739 0.146)

tx_core/tx_crc/crcpkt2/data40_d_reg[35]/CLK (1.6321 1.6582) RiseTrig slew=(0.1745 0.1469)

tx_core/tx_crc/crcpkt2/data40_d_reg[38]/CLK (1.6351 1.6613) RiseTrig slew=(0.1746 0.147)

tx_core/tx_crc/crcpkt2/data40_d_reg[36]/CLK (1.6222 1.6486) RiseTrig slew=(0.173 0.145)

tx_core/tx_crc/crcpkt2/data40_d_reg[33]/CLK (1.6222 1.6485) RiseTrig slew=(0.173 0.145)

tx_core/tx_crc/crcpkt2/data40_d_reg[29]/CLK (1.6215 1.6479) RiseTrig slew=(0.173 0.145)

tx_core/tx_crc/crcpkt2/data40_d_reg[17]/CLK (1.6221 1.6484) RiseTrig slew=(0.173 0.145)

tx_core/tx_crc/crcpkt2/data48_d_reg[10]/CLK (1.6252 1.6515) RiseTrig slew=(0.173 0.1451)

tx_core/tx_crc/crcpkt2/data48_d_reg[11]/CLK (1.6239 1.6502) RiseTrig slew=(0.173 0.1451)

tx_core/tx_crc/crcpkt2/data48_d_reg[8]/CLK (1.6259 1.6522) RiseTrig slew=(0.173 0.1451)

tx_core/tx_crc/crcpkt2/data48_d_reg[9]/CLK (1.624 1.6503) RiseTrig slew=(0.173 0.1451)

tx_core/tx_crc/crcpkt2/data40_d_reg[18]/CLK (1.627 1.6533) RiseTrig slew=(0.173 0.1451)

tx_core/tx_crc/crcpkt2/data40_d_reg[30]/CLK (1.6287 1.655) RiseTrig slew=(0.173 0.1451)

tx_core/tx_crc/crcpkt2/data48_d_reg[0]/CLK (1.6295 1.6559) RiseTrig slew=(0.173 0.1451)

tx_core/tx_crc/crcpkt2/data48_d_reg[1]/CLK (1.6296 1.6559) RiseTrig slew=(0.173 0.1451)

tx_core/tx_crc/crcpkt2/data48_d_reg[2]/CLK (1.6298 1.6561) RiseTrig slew=(0.173 0.1451)

tx_core/tx_crc/crcpkt2/data48_d_reg[3]/CLK (1.6299 1.6563) RiseTrig slew=(0.173 0.1451)

tx_core/tx_crc/crcpkt2/data48_d_reg[4]/CLK (1.6298 1.6561) RiseTrig slew=(0.173 0.1451)

tx_core/tx_crc/crcpkt2/data48_d_reg[6]/CLK (1.6295 1.6558) RiseTrig slew=(0.173 0.1451)

tx_core/tx_crc/crcpkt2/data48_d_reg[7]/CLK (1.6298 1.6561) RiseTrig slew=(0.173 0.1451)

tx_core/tx_crc/crcpkt2/data48_d_reg[5]/CLK (1.6298 1.6562) RiseTrig slew=(0.173 0.1451)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[1]/CLK (1.6385 1.6675) RiseTrig slew=(0.1481 0.1256)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[2]/CLK (1.6382 1.6671) RiseTrig slew=(0.1481 0.1256)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[1]/CLK (1.6388 1.6678) RiseTrig slew=(0.1481 0.1256)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[3]/CLK (1.6384 1.6673) RiseTrig slew=(0.1481 0.1256)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[2]/CLK (1.6372 1.6661) RiseTrig slew=(0.1481 0.1256)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[2]/CLK (1.6388 1.6678) RiseTrig slew=(0.1481 0.1256)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[3]/CLK (1.6386 1.6676) RiseTrig slew=(0.1481 0.1256)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[3]/CLK (1.6389 1.6678) RiseTrig slew=(0.1481 0.1256)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[4]/CLK (1.6361 1.6651) RiseTrig slew=(0.1481 0.1256)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[4]/CLK (1.635 1.664) RiseTrig slew=(0.148 0.1255)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[0]/CLK (1.632 1.661) RiseTrig slew=(0.148 0.1254)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[4]/CLK (1.6321 1.6611) RiseTrig slew=(0.148 0.1254)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[0]/CLK (1.6302 1.6592) RiseTrig slew=(0.1479 0.1253)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[3]/CLK (1.6233 1.6521) RiseTrig slew=(0.1497 0.1267)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[2]/CLK (1.6302 1.6591) RiseTrig slew=(0.1497 0.1266)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[4]/CLK (1.631 1.6599) RiseTrig slew=(0.1497 0.1266)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[1]/CLK (1.6318 1.6606) RiseTrig slew=(0.1497 0.1266)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[3]/CLK (1.621 1.6499) RiseTrig slew=(0.1497 0.1266)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[1]/CLK (1.6291 1.6579) RiseTrig slew=(0.1497 0.1266)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[0]/CLK (1.6346 1.6635) RiseTrig slew=(0.1498 0.1266)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[2]/CLK (1.6349 1.6637) RiseTrig slew=(0.1498 0.1266)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[1]/CLK (1.6348 1.6636) RiseTrig slew=(0.1498 0.1266)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[0]/CLK (1.6322 1.661) RiseTrig slew=(0.1497 0.1266)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[4]/CLK (1.6358 1.6642) RiseTrig slew=(0.1567 0.1327)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[3]/CLK (1.6358 1.6642) RiseTrig slew=(0.1567 0.1327)

tx_core/tx_crc/crcpkt2/crc_reg[4]/CLK (1.6319 1.6603) RiseTrig slew=(0.1565 0.1325)

tx_core/tx_crc/crcpkt2/crc_reg[3]/CLK (1.6271 1.6556) RiseTrig slew=(0.1562 0.1322)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[2]/CLK (1.6507 1.679) RiseTrig slew=(0.1569 0.1333)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[3]/CLK (1.6505 1.6789) RiseTrig slew=(0.1569 0.1333)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[1]/CLK (1.6506 1.679) RiseTrig slew=(0.1569 0.1333)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[4]/CLK (1.6501 1.6785) RiseTrig slew=(0.1569 0.1333)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[0]/CLK (1.6499 1.6782) RiseTrig slew=(0.1569 0.1333)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[1]/CLK (1.6443 1.6727) RiseTrig slew=(0.157 0.1331)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[2]/CLK (1.6426 1.671) RiseTrig slew=(0.157 0.1331)

tx_core/tx_crc/crcpkt2/crc_reg[1]/CLK (1.6465 1.6748) RiseTrig slew=(0.157 0.1332)

tx_core/tx_crc/crcpkt2/crc_reg[2]/CLK (1.6461 1.6745) RiseTrig slew=(0.157 0.1332)

tx_core/tx_crc/crcpkt0/data56_d_reg[25]/CLK (1.6039 1.6327) RiseTrig slew=(0.1189 0.1002)

tx_core/tx_crc/crcpkt0/data56_d_reg[32]/CLK (1.6002 1.6289) RiseTrig slew=(0.119 0.1002)

tx_core/tx_crc/crcpkt0/data56_d_reg[31]/CLK (1.6023 1.6311) RiseTrig slew=(0.1189 0.1002)

tx_core/tx_crc/crcpkt0/data56_d_reg[30]/CLK (1.5973 1.6261) RiseTrig slew=(0.1191 0.1002)

tx_core/tx_crc/crcpkt0/data56_d_reg[27]/CLK (1.6011 1.6299) RiseTrig slew=(0.1189 0.1002)

tx_core/tx_crc/crcpkt0/data56_d_reg[26]/CLK (1.6037 1.6325) RiseTrig slew=(0.1189 0.1002)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[25]/CLK (1.6008 1.6296) RiseTrig slew=(0.119 0.1002)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[24]/CLK (1.603 1.6318) RiseTrig slew=(0.1189 0.1002)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[25]/CLK (1.6024 1.6312) RiseTrig slew=(0.1189 0.1002)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[26]/CLK (1.6003 1.6288) RiseTrig slew=(0.1235 0.1036)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[27]/CLK (1.6027 1.6312) RiseTrig slew=(0.1234 0.1036)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[24]/CLK (1.6034 1.6319) RiseTrig slew=(0.1234 0.1036)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[26]/CLK (1.6034 1.6319) RiseTrig slew=(0.1234 0.1036)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[25]/CLK (1.5989 1.6274) RiseTrig slew=(0.1235 0.1036)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[29]/CLK (1.6 1.6285) RiseTrig slew=(0.1235 0.1036)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[24]/CLK (1.5992 1.6277) RiseTrig slew=(0.1235 0.1036)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[25]/CLK (1.6 1.6285) RiseTrig slew=(0.1235 0.1036)

tx_core/tx_crc/crcpkt0/crc_reg[24]/CLK (1.6111 1.6388) RiseTrig slew=(0.1355 0.1134)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[24]/CLK (1.6117 1.6393) RiseTrig slew=(0.1355 0.1134)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[27]/CLK (1.6118 1.6395) RiseTrig slew=(0.1355 0.1134)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[25]/CLK (1.612 1.6397) RiseTrig slew=(0.1355 0.1134)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[28]/CLK (1.6014 1.6291) RiseTrig slew=(0.1354 0.1136)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[24]/CLK (1.612 1.6396) RiseTrig slew=(0.1355 0.1134)

tx_core/tx_crc/crcpkt0/data56_d_reg[29]/CLK (1.6061 1.6338) RiseTrig slew=(0.1354 0.1136)

tx_core/tx_crc/crcpkt0/data56_d_reg[24]/CLK (1.6066 1.6343) RiseTrig slew=(0.1354 0.1136)

tx_core/tx_crc/crcpkt0/data56_d_reg[28]/CLK (1.6068 1.6344) RiseTrig slew=(0.1354 0.1136)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[25]/CLK (1.6099 1.6375) RiseTrig slew=(0.1345 0.1129)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[26]/CLK (1.6102 1.6379) RiseTrig slew=(0.1345 0.1129)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[28]/CLK (1.6122 1.6398) RiseTrig slew=(0.1346 0.1129)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[26]/CLK (1.6146 1.6423) RiseTrig slew=(0.1346 0.1129)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[27]/CLK (1.6131 1.6407) RiseTrig slew=(0.1346 0.1129)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[28]/CLK (1.6128 1.6405) RiseTrig slew=(0.1346 0.1129)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[24]/CLK (1.611 1.6387) RiseTrig slew=(0.1345 0.1128)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[26]/CLK (1.61 1.6377) RiseTrig slew=(0.1345 0.1129)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[27]/CLK (1.6088 1.6365) RiseTrig slew=(0.1345 0.1129)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[24]/CLK (1.6144 1.6421) RiseTrig slew=(0.1346 0.1129)

tx_core/tx_rs/U141/A (1.3661 1.3923) slew=(0.0244 0.0214)
tx_core/tx_rs/U141/Y (1.5663 1.588) load=0.149288(pf) 

tx_core/tx_rs/n126__L1_I0/A (1.3828 1.4093) slew=(0.0738 0.0717)
tx_core/tx_rs/n126__L1_I0/Y (1.5855 1.6143) load=0.177618(pf) 

tx_core/tx_rs/n132__L1_I0/A (1.3966 1.4221) slew=(0.0907 0.085)
tx_core/tx_rs/n132__L1_I0/Y (1.6034 1.6323) load=0.183796(pf) 

tx_core/tx_rs/n141__L1_I0/A (1.3938 1.4195) slew=(0.0868 0.082)
tx_core/tx_rs/n141__L1_I0/Y (1.6117 1.6395) load=0.210109(pf) 

tx_core/tx_rs/U144/A (1.3862 1.4131) slew=(0.0243 0.0213)
tx_core/tx_rs/U144/Y (1.5867 1.6091) load=0.149648(pf) 

tx_core/tx_crc/crcfifo0/depth_left_reg[3]/CLK (1.6076 1.632) RiseTrig slew=(0.1332 0.1118)

tx_core/tx_crc/crcfifo0/depth_left_reg[4]/CLK (1.6057 1.6301) RiseTrig slew=(0.1332 0.1118)

tx_core/tx_crc/crcfifo0/depth_left_reg[0]/CLK (1.6072 1.6316) RiseTrig slew=(0.1332 0.1118)

tx_core/QOS_selector/qos/srv_cnt0_d_reg[7]/CLK (1.6087 1.6331) RiseTrig slew=(0.1332 0.1118)

tx_core/tx_crc/crcfifo2/depth_left_reg[3]/CLK (1.6055 1.6299) RiseTrig slew=(0.1332 0.1118)

tx_core/tx_crc/crcfifo2/depth_left_reg[2]/CLK (1.6056 1.63) RiseTrig slew=(0.1332 0.1118)

tx_core/tx_crc/crcfifo0/depth_left_reg[2]/CLK (1.6076 1.632) RiseTrig slew=(0.1332 0.1118)

tx_core/tx_crc/crcfifo0/depth_left_reg[1]/CLK (1.6076 1.632) RiseTrig slew=(0.1332 0.1118)

tx_core/QOS_selector/qos/queue_gnt_d_reg[0]/CLK (1.6091 1.6335) RiseTrig slew=(0.1332 0.1118)

tx_core/QOS_selector/qos/srv_cnt0_d_reg[2]/CLK (1.6096 1.634) RiseTrig slew=(0.1332 0.1118)

tx_core/QOS_selector/qos/queue_gnt_d_reg[1]/CLK (1.6096 1.6339) RiseTrig slew=(0.1332 0.1118)

tx_core/axi_slave/wchrsp_fifo/depth_left_reg[4]/CLK (1.6103 1.6347) RiseTrig slew=(0.1332 0.1118)

tx_core/axi_slave/wchrsp_fifo/depth_left_reg[1]/CLK (1.6102 1.6346) RiseTrig slew=(0.1332 0.1118)

tx_core/QOS_selector/qos/queue_gnt_d_reg[2]/CLK (1.61 1.6344) RiseTrig slew=(0.1332 0.1118)

tx_core/axi_slave/burst_addr_d_reg[23]/CLK (1.6083 1.6325) RiseTrig slew=(0.1375 0.1153)

tx_core/axi_slave/burst_addr_d_reg[22]/CLK (1.6083 1.6325) RiseTrig slew=(0.1375 0.1153)

tx_core/axi_slave/burst_addr_d_reg[24]/CLK (1.6085 1.6327) RiseTrig slew=(0.1375 0.1153)

tx_core/axi_slave/wchrsp_fifo/depth_left_reg[0]/CLK (1.6085 1.6327) RiseTrig slew=(0.1375 0.1153)

tx_core/axi_slave/burst_addr_d_reg[21]/CLK (1.6096 1.6338) RiseTrig slew=(0.1375 0.1153)

tx_core/axi_slave/burst_addr_d_reg[20]/CLK (1.6109 1.6351) RiseTrig slew=(0.1375 0.1153)

tx_core/axi_slave/burst_addr_d_reg[19]/CLK (1.6109 1.6351) RiseTrig slew=(0.1375 0.1153)

tx_core/axi_slave/burst_addr_d_reg[25]/CLK (1.6102 1.6344) RiseTrig slew=(0.1375 0.1153)

tx_core/axi_slave/burst_addr_d_reg[26]/CLK (1.6119 1.6361) RiseTrig slew=(0.1375 0.1153)

tx_core/axi_slave/burst_addr_d_reg[27]/CLK (1.6128 1.637) RiseTrig slew=(0.1375 0.1153)

tx_core/axi_slave/burst_addr_d_reg[28]/CLK (1.6134 1.6376) RiseTrig slew=(0.1375 0.1153)

tx_core/axi_slave/burst_addr_d_reg[30]/CLK (1.6144 1.6386) RiseTrig slew=(0.1375 0.1153)

tx_core/axi_slave/burst_addr_d_reg[31]/CLK (1.6147 1.6389) RiseTrig slew=(0.1375 0.1153)

tx_core/axi_slave/burst_addr_d_reg[29]/CLK (1.6152 1.6394) RiseTrig slew=(0.1375 0.1153)

tx_core/axi_slave/wchrsp_fifo/depth_left_reg[3]/CLK (1.615 1.6392) RiseTrig slew=(0.1375 0.1153)

tx_core/axi_slave/wchrsp_fifo/depth_left_reg[2]/CLK (1.6151 1.6393) RiseTrig slew=(0.1375 0.1153)

tx_core/QOS_selector/qos/srv_cnt0_d_reg[6]/CLK (1.6106 1.6344) RiseTrig slew=(0.1417 0.1188)

tx_core/QOS_selector/qos/srv_cnt1_d_reg[6]/CLK (1.6108 1.6346) RiseTrig slew=(0.1417 0.1188)

tx_core/QOS_selector/qos/srv_cnt1_d_reg[5]/CLK (1.6109 1.6347) RiseTrig slew=(0.1417 0.1188)

tx_core/QOS_selector/qos/srv_cnt1_d_reg[3]/CLK (1.6118 1.6356) RiseTrig slew=(0.1417 0.1188)

tx_core/QOS_selector/qos/srv_cnt2_d_reg[6]/CLK (1.611 1.6349) RiseTrig slew=(0.1417 0.1188)

tx_core/QOS_selector/qos/srv_cnt1_d_reg[0]/CLK (1.612 1.6358) RiseTrig slew=(0.1417 0.1188)

tx_core/axi_slave/wchrsp_fifo/depth_left_reg[5]/CLK (1.6121 1.6359) RiseTrig slew=(0.1417 0.1188)

tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[0]/CLK (1.612 1.6358) RiseTrig slew=(0.1417 0.1188)

tx_core/axi_slave/w_rspch_cur_state_reg[0]/CLK (1.6113 1.6351) RiseTrig slew=(0.1417 0.1188)

tx_core/tx_crc/crcfifo0/w_ptr_reg[0]/CLK (1.6126 1.6364) RiseTrig slew=(0.1417 0.1188)

tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[4]/CLK (1.6116 1.6354) RiseTrig slew=(0.1417 0.1188)

tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[3]/CLK (1.6116 1.6354) RiseTrig slew=(0.1417 0.1188)

tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[1]/CLK (1.6133 1.6371) RiseTrig slew=(0.1417 0.1188)

tx_core/tx_crc/crcfifo0/w_ptr_reg[3]/CLK (1.6133 1.6371) RiseTrig slew=(0.1417 0.1188)

tx_core/tx_crc/crcfifo0/w_ptr_reg[1]/CLK (1.6132 1.637) RiseTrig slew=(0.1417 0.1188)

tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[2]/CLK (1.6133 1.6371) RiseTrig slew=(0.1417 0.1188)

tx_core/tx_crc/crcfifo0/w_ptr_reg[2]/CLK (1.6129 1.6367) RiseTrig slew=(0.1417 0.1188)

tx_core/tx_crc/crcfifo1/depth_left_reg[0]/CLK (1.6074 1.6318) RiseTrig slew=(0.1361 0.1142)

tx_core/tx_crc/crcfifo1/depth_left_reg[1]/CLK (1.6074 1.6318) RiseTrig slew=(0.1361 0.1142)

tx_core/tx_crc/crcfifo1/depth_left_reg[4]/CLK (1.6081 1.6325) RiseTrig slew=(0.1361 0.1142)

tx_core/tx_crc/crcfifo2/depth_left_reg[4]/CLK (1.6083 1.6327) RiseTrig slew=(0.1361 0.1142)

tx_core/tx_crc/crcfifo1/depth_left_reg[3]/CLK (1.6087 1.6331) RiseTrig slew=(0.1361 0.1142)

tx_core/tx_crc/crcfifo2/depth_left_reg[1]/CLK (1.609 1.6334) RiseTrig slew=(0.1361 0.1142)

tx_core/tx_crc/crcfifo2/depth_left_reg[0]/CLK (1.6089 1.6333) RiseTrig slew=(0.1361 0.1142)

tx_core/tx_crc/crcfifo1/depth_left_reg[2]/CLK (1.609 1.6334) RiseTrig slew=(0.1361 0.1142)

tx_core/QOS_selector/qos/srv_cnt1_d_reg[1]/CLK (1.6097 1.6341) RiseTrig slew=(0.1361 0.1142)

tx_core/QOS_selector/qos/srv_cnt0_d_reg[3]/CLK (1.6097 1.6341) RiseTrig slew=(0.1361 0.1142)

tx_core/QOS_selector/qos/srv_cnt1_d_reg[7]/CLK (1.6099 1.6343) RiseTrig slew=(0.1361 0.1142)

tx_core/QOS_selector/qos/srv_cnt2_d_reg[0]/CLK (1.6098 1.6342) RiseTrig slew=(0.1361 0.1142)

tx_core/QOS_selector/qos/srv_cnt1_d_reg[4]/CLK (1.6103 1.6347) RiseTrig slew=(0.1361 0.1142)

tx_core/QOS_selector/qos/srv_cnt2_d_reg[1]/CLK (1.61 1.6344) RiseTrig slew=(0.1361 0.1142)

tx_core/QOS_selector/qos/srv_cnt2_d_reg[2]/CLK (1.6103 1.6347) RiseTrig slew=(0.1361 0.1142)

tx_core/QOS_selector/qos/srv_cnt2_d_reg[5]/CLK (1.6104 1.6347) RiseTrig slew=(0.1361 0.1142)

tx_core/tx_crc/crcfifo2/w_ptr_reg[0]/CLK (1.6083 1.6328) RiseTrig slew=(0.1362 0.1143)

tx_core/tx_crc/crcfifo2/r_ptr_reg[0]/CLK (1.6091 1.6336) RiseTrig slew=(0.1362 0.1143)

tx_core/tx_crc/crcfifo2/r_ptr_reg[1]/CLK (1.6092 1.6336) RiseTrig slew=(0.1362 0.1143)

tx_core/tx_crc/crcfifo2/r_ptr_reg[3]/CLK (1.6103 1.6348) RiseTrig slew=(0.1362 0.1143)

tx_core/tx_crc/crcfifo2/w_ptr_reg[1]/CLK (1.6095 1.634) RiseTrig slew=(0.1362 0.1143)

tx_core/tx_crc/crcfifo2/w_ptr_reg[3]/CLK (1.6096 1.6341) RiseTrig slew=(0.1362 0.1143)

tx_core/tx_crc/crcfifo2/w_ptr_reg[2]/CLK (1.61 1.6345) RiseTrig slew=(0.1362 0.1143)

tx_core/tx_crc/crcfifo2/r_ptr_reg[2]/CLK (1.6105 1.635) RiseTrig slew=(0.1362 0.1143)

tx_core/tx_crc/crcfifo1/r_ptr_reg[1]/CLK (1.6106 1.6351) RiseTrig slew=(0.1362 0.1143)

tx_core/tx_crc/crcfifo1/r_ptr_reg[3]/CLK (1.6106 1.6351) RiseTrig slew=(0.1362 0.1143)

tx_core/tx_crc/crcfifo1/r_ptr_reg[0]/CLK (1.6106 1.6351) RiseTrig slew=(0.1362 0.1143)

tx_core/tx_crc/crcfifo1/r_ptr_reg[2]/CLK (1.6106 1.6351) RiseTrig slew=(0.1362 0.1143)

tx_core/tx_crc/crcfifo1/w_ptr_reg[1]/CLK (1.6115 1.636) RiseTrig slew=(0.1362 0.1143)

tx_core/tx_crc/crcfifo1/w_ptr_reg[2]/CLK (1.6121 1.6365) RiseTrig slew=(0.1362 0.1143)

tx_core/tx_crc/crcfifo1/w_ptr_reg[0]/CLK (1.6124 1.6369) RiseTrig slew=(0.1362 0.1143)

tx_core/QOS_selector/qos/srv_cnt2_d_reg[4]/CLK (1.6122 1.6367) RiseTrig slew=(0.1362 0.1143)

tx_core/tx_crc/crcfifo0/r_ptr_reg[3]/CLK (1.6113 1.6355) RiseTrig slew=(0.1405 0.1178)

tx_core/tx_crc/crcfifo0/r_ptr_reg[2]/CLK (1.6113 1.6355) RiseTrig slew=(0.1405 0.1178)

tx_core/tx_crc/crcfifo0/r_ptr_reg[1]/CLK (1.6108 1.635) RiseTrig slew=(0.1405 0.1178)

tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[2]/CLK (1.6108 1.635) RiseTrig slew=(0.1405 0.1178)

tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[3]/CLK (1.6108 1.635) RiseTrig slew=(0.1405 0.1178)

tx_core/QOS_selector/qos/srv_cnt0_d_reg[0]/CLK (1.6115 1.6357) RiseTrig slew=(0.1405 0.1178)

tx_core/tx_crc/crcfifo0/r_ptr_reg[0]/CLK (1.611 1.6352) RiseTrig slew=(0.1405 0.1178)

tx_core/QOS_selector/qos/srv_cnt0_d_reg[4]/CLK (1.6112 1.6354) RiseTrig slew=(0.1405 0.1178)

tx_core/QOS_selector/qos/srv_cnt1_d_reg[2]/CLK (1.6114 1.6356) RiseTrig slew=(0.1405 0.1178)

tx_core/QOS_selector/qos/srv_cnt0_d_reg[5]/CLK (1.6115 1.6357) RiseTrig slew=(0.1405 0.1178)

tx_core/QOS_selector/qos/srv_cnt2_d_reg[7]/CLK (1.6124 1.6366) RiseTrig slew=(0.1405 0.1178)

tx_core/QOS_selector/qos/srv_cnt0_d_reg[1]/CLK (1.6117 1.6359) RiseTrig slew=(0.1405 0.1178)

tx_core/QOS_selector/qos/srv_cnt2_d_reg[3]/CLK (1.6121 1.6363) RiseTrig slew=(0.1405 0.1178)

tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[0]/CLK (1.6125 1.6367) RiseTrig slew=(0.1405 0.1178)

tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[1]/CLK (1.6126 1.6368) RiseTrig slew=(0.1405 0.1178)

tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[4]/CLK (1.6126 1.6368) RiseTrig slew=(0.1405 0.1178)

tx_core/tx_crc/crcfifo1/w_ptr_reg[3]/CLK (1.6126 1.6368) RiseTrig slew=(0.1405 0.1178)

tx_core/axi_slave/burst_addr_d_reg[10]/CLK (1.6202 1.6446) RiseTrig slew=(0.1366 0.1147)

tx_core/axi_slave/burst_addr_d_reg[9]/CLK (1.617 1.6414) RiseTrig slew=(0.1366 0.1147)

tx_core/axi_slave/burst_addr_d_reg[15]/CLK (1.6158 1.6402) RiseTrig slew=(0.1366 0.1147)

tx_core/axi_slave/burst_addr_d_reg[14]/CLK (1.616 1.6404) RiseTrig slew=(0.1366 0.1147)

tx_core/axi_slave/burst_addr_d_reg[17]/CLK (1.6179 1.6423) RiseTrig slew=(0.1366 0.1147)

tx_core/axi_slave/burst_addr_d_reg[16]/CLK (1.6179 1.6423) RiseTrig slew=(0.1366 0.1147)

tx_core/axi_slave/burst_addr_d_reg[18]/CLK (1.618 1.6424) RiseTrig slew=(0.1366 0.1147)

tx_core/axi_slave/burst_addr_d_reg[11]/CLK (1.6213 1.6457) RiseTrig slew=(0.1366 0.1147)

tx_core/axi_slave/burst_addr_d_reg[13]/CLK (1.6213 1.6457) RiseTrig slew=(0.1366 0.1147)

tx_core/axi_slave/burst_addr_d_reg[12]/CLK (1.6208 1.6452) RiseTrig slew=(0.1366 0.1147)

tx_core/axi_slave/burst_addr_d_reg[6]/CLK (1.621 1.6454) RiseTrig slew=(0.1366 0.1147)

tx_core/axi_slave/burst_addr_d_reg[5]/CLK (1.6213 1.6457) RiseTrig slew=(0.1366 0.1147)

tx_core/axi_slave/burst_addr_d_reg[4]/CLK (1.6213 1.6457) RiseTrig slew=(0.1366 0.1147)

tx_core/axi_slave/burst_addr_d_reg[7]/CLK (1.6193 1.6437) RiseTrig slew=(0.1366 0.1147)

tx_core/axi_slave/burst_addr_d_reg[8]/CLK (1.6186 1.643) RiseTrig slew=(0.1366 0.1147)

tx_core/tx_rs/wakeuptimer_d_reg[21]/CLK (1.6181 1.6412) RiseTrig slew=(0.2041 0.1738)

tx_core/tx_rs/wakeuptimer_d_reg[22]/CLK (1.618 1.6411) RiseTrig slew=(0.2041 0.1738)

tx_core/tx_rs/wakeuptimer_d_reg[23]/CLK (1.6179 1.641) RiseTrig slew=(0.2041 0.1738)

tx_core/tx_rs/wakeuptimer_d_reg[24]/CLK (1.618 1.6411) RiseTrig slew=(0.2041 0.1738)

tx_core/tx_rs/wakeuptimer_d_reg[25]/CLK (1.6188 1.6419) RiseTrig slew=(0.2041 0.1738)

tx_core/tx_rs/wakeuptimer_d_reg[26]/CLK (1.6198 1.6429) RiseTrig slew=(0.2041 0.1738)

tx_core/tx_rs/wakeuptimer_d_reg[27]/CLK (1.6194 1.6425) RiseTrig slew=(0.2041 0.1738)

tx_core/tx_rs/wakeuptimer_d_reg[28]/CLK (1.6203 1.6434) RiseTrig slew=(0.2041 0.1738)

tx_core/tx_rs/wakeuptimer_d_reg[29]/CLK (1.6205 1.6436) RiseTrig slew=(0.2041 0.1738)

tx_core/tx_rs/wakeuptimer_d_reg[30]/CLK (1.6205 1.6436) RiseTrig slew=(0.2041 0.1738)

tx_core/tx_rs/wakeuptimer_d_reg[31]/CLK (1.62 1.6431) RiseTrig slew=(0.2041 0.1738)

tx_core/tx_rs/div2_d_reg/CLK (1.6201 1.6432) RiseTrig slew=(0.2041 0.1738)

tx_core/tx_rs/xgmii_tx_hold_reg[3]/CLK (1.6217 1.6449) RiseTrig slew=(0.2026 0.1726)

tx_core/tx_rs/xgmii_tx_hold_reg[4]/CLK (1.6202 1.6434) RiseTrig slew=(0.2026 0.1726)

tx_core/tx_rs/xgmii_tx_hold_reg[5]/CLK (1.6204 1.6436) RiseTrig slew=(0.2026 0.1726)

tx_core/tx_rs/xgmii_tx_hold_reg[6]/CLK (1.6193 1.6425) RiseTrig slew=(0.2026 0.1726)

tx_core/tx_rs/xgmii_tx_hold_reg[7]/CLK (1.6216 1.6448) RiseTrig slew=(0.2026 0.1726)

tx_core/tx_rs/xgmii_tx_hold_reg[8]/CLK (1.621 1.6442) RiseTrig slew=(0.2026 0.1726)

tx_core/tx_rs/xgmii_tx_hold_reg[9]/CLK (1.6209 1.6441) RiseTrig slew=(0.2026 0.1726)

tx_core/tx_rs/xgmii_tx_hold_reg[10]/CLK (1.6211 1.6443) RiseTrig slew=(0.2026 0.1726)

tx_core/tx_rs/xgmii_tx_hold_reg[11]/CLK (1.6214 1.6446) RiseTrig slew=(0.2026 0.1726)

tx_core/tx_rs/xgmii_tx_hold_reg[12]/CLK (1.6214 1.6446) RiseTrig slew=(0.2026 0.1726)

tx_core/tx_rs/xgmii_tx_hold_reg[13]/CLK (1.6214 1.6446) RiseTrig slew=(0.2026 0.1726)

tx_core/tx_rs/xgmii_tx_hold_reg[14]/CLK (1.6205 1.6437) RiseTrig slew=(0.2026 0.1726)

tx_core/tx_rs/xgmii_tx_hold_reg[39]/CLK (1.62 1.6431) RiseTrig slew=(0.2054 0.1748)

tx_core/tx_rs/xgmii_tx_hold_reg[40]/CLK (1.6217 1.6448) RiseTrig slew=(0.2054 0.1748)

tx_core/tx_rs/xgmii_tx_hold_reg[41]/CLK (1.6193 1.6424) RiseTrig slew=(0.2054 0.1748)

tx_core/tx_rs/xgmii_tx_hold_reg[42]/CLK (1.6216 1.6447) RiseTrig slew=(0.2054 0.1748)

tx_core/tx_rs/xgmii_tx_hold_reg[43]/CLK (1.6205 1.6436) RiseTrig slew=(0.2054 0.1748)

tx_core/tx_rs/xgmii_tx_hold_reg[44]/CLK (1.617 1.6401) RiseTrig slew=(0.2054 0.1748)

tx_core/tx_rs/xgmii_tx_hold_reg[45]/CLK (1.6201 1.6432) RiseTrig slew=(0.2054 0.1748)

tx_core/tx_rs/xgmii_tx_hold_reg[46]/CLK (1.6172 1.6403) RiseTrig slew=(0.2054 0.1748)

tx_core/tx_rs/xgmii_tx_hold_reg[47]/CLK (1.62 1.6431) RiseTrig slew=(0.2054 0.1748)

tx_core/tx_rs/xgmii_tx_hold_reg[48]/CLK (1.619 1.6421) RiseTrig slew=(0.2054 0.1748)

tx_core/tx_rs/xgmii_tx_hold_reg[49]/CLK (1.6173 1.6404) RiseTrig slew=(0.2054 0.1748)

tx_core/tx_rs/xgmii_tx_hold_reg[50]/CLK (1.6195 1.6426) RiseTrig slew=(0.2054 0.1748)

tx_core/tx_crc/crcpkt1/data64_d_reg[51]/CLK (1.6079 1.6333) RiseTrig slew=(0.1809 0.1515)

tx_core/tx_crc/crcpkt1/data64_d_reg[63]/CLK (1.6054 1.6308) RiseTrig slew=(0.1809 0.1515)

tx_core/tx_crc/crcpkt1/data64_d_reg[62]/CLK (1.6068 1.6322) RiseTrig slew=(0.1809 0.1515)

tx_core/tx_crc/crcpkt1/data64_d_reg[55]/CLK (1.6066 1.632) RiseTrig slew=(0.1809 0.1515)

tx_core/tx_crc/crcpkt1/data64_d_reg[54]/CLK (1.601 1.6264) RiseTrig slew=(0.1809 0.1515)

tx_core/tx_crc/crcpkt1/data64_d_reg[52]/CLK (1.6079 1.6333) RiseTrig slew=(0.1809 0.1515)

tx_core/tx_crc/crcpkt1/data64_d_reg[50]/CLK (1.6076 1.633) RiseTrig slew=(0.1809 0.1515)

tx_core/tx_crc/crcpkt1/data64_d_reg[49]/CLK (1.608 1.6334) RiseTrig slew=(0.1809 0.1515)

tx_core/tx_crc/crcpkt1/data64_d_reg[48]/CLK (1.6009 1.6263) RiseTrig slew=(0.1809 0.1515)

tx_core/tx_crc/crcpkt1/data64_d_reg[45]/CLK (1.6071 1.6325) RiseTrig slew=(0.1809 0.1515)

tx_core/tx_crc/crcpkt1/data64_d_reg[44]/CLK (1.6049 1.6303) RiseTrig slew=(0.1809 0.1515)

tx_core/tx_crc/crcpkt1/data64_d_reg[57]/CLK (1.6034 1.6288) RiseTrig slew=(0.1809 0.1515)

tx_core/tx_crc/crcpkt1/data64_d_reg[56]/CLK (1.6004 1.6258) RiseTrig slew=(0.1809 0.1515)

tx_core/tx_crc/crcpkt1/data64_d_reg[46]/CLK (1.601 1.6264) RiseTrig slew=(0.1809 0.1515)

tx_core/tx_crc/crcpkt1/data32_d_reg[10]/CLK (1.6043 1.6297) RiseTrig slew=(0.1809 0.1515)

tx_core/tx_crc/crcpkt1/data64_d_reg[47]/CLK (1.6038 1.6292) RiseTrig slew=(0.1809 0.1515)

tx_core/tx_crc/crcpkt1/data64_d_reg[53]/CLK (1.6042 1.6296) RiseTrig slew=(0.1809 0.1515)

tx_core/tx_crc/crcpkt1/data64_d_reg[58]/CLK (1.6033 1.6287) RiseTrig slew=(0.1809 0.1515)

tx_core/tx_crc/crcpkt1/data64_d_reg[59]/CLK (1.6022 1.6276) RiseTrig slew=(0.1809 0.1515)

tx_core/tx_crc/crcpkt1/data64_d_reg[60]/CLK (1.6038 1.6292) RiseTrig slew=(0.1809 0.1515)

tx_core/tx_crc/crcpkt1/data64_d_reg[61]/CLK (1.6035 1.6289) RiseTrig slew=(0.1809 0.1515)

tx_core/tx_crc/crcpkt1/data32_d_reg[6]/CLK (1.5923 1.6189) RiseTrig slew=(0.1611 0.1353)

tx_core/tx_crc/crcpkt1/data32_d_reg[3]/CLK (1.5922 1.6188) RiseTrig slew=(0.1611 0.1353)

tx_core/tx_crc/crcpkt1/data32_d_reg[8]/CLK (1.5961 1.6227) RiseTrig slew=(0.1611 0.1353)

tx_core/tx_crc/crcpkt1/data32_d_reg[4]/CLK (1.5961 1.6227) RiseTrig slew=(0.1611 0.1353)

tx_core/tx_crc/crcpkt1/data32_d_reg[2]/CLK (1.5961 1.6227) RiseTrig slew=(0.1611 0.1353)

tx_core/tx_crc/crcpkt1/data32_d_reg[1]/CLK (1.5953 1.6219) RiseTrig slew=(0.1611 0.1353)

tx_core/tx_crc/crcpkt1/data32_d_reg[11]/CLK (1.596 1.6226) RiseTrig slew=(0.1611 0.1353)

tx_core/tx_crc/crcpkt1/data32_d_reg[0]/CLK (1.5948 1.6214) RiseTrig slew=(0.1611 0.1353)

tx_core/tx_crc/crcpkt1/data32_d_reg[12]/CLK (1.5937 1.6203) RiseTrig slew=(0.1611 0.1353)

tx_core/tx_crc/crcpkt1/data32_d_reg[13]/CLK (1.5943 1.6209) RiseTrig slew=(0.1611 0.1353)

tx_core/tx_crc/crcpkt1/data32_d_reg[15]/CLK (1.5943 1.6209) RiseTrig slew=(0.1611 0.1353)

tx_core/tx_crc/crcpkt1/data32_d_reg[14]/CLK (1.5945 1.6211) RiseTrig slew=(0.1611 0.1353)

tx_core/tx_crc/crcpkt1/data32_d_reg[5]/CLK (1.5918 1.6184) RiseTrig slew=(0.1611 0.1353)

tx_core/tx_crc/crcpkt1/data32_d_reg[7]/CLK (1.5932 1.6198) RiseTrig slew=(0.1611 0.1353)

tx_core/tx_crc/crcpkt1/data32_d_reg[9]/CLK (1.5932 1.6198) RiseTrig slew=(0.1611 0.1353)

tx_core/tx_crc/crcpkt1/data64_d_reg[5]/CLK (1.6315 1.661) RiseTrig slew=(0.1335 0.1135)

tx_core/tx_crc/crcpkt1/data64_d_reg[6]/CLK (1.6314 1.6609) RiseTrig slew=(0.1335 0.1135)

tx_core/tx_crc/crcpkt1/data64_d_reg[1]/CLK (1.6311 1.6606) RiseTrig slew=(0.1335 0.1134)

tx_core/tx_crc/crcpkt1/data64_d_reg[3]/CLK (1.6308 1.6603) RiseTrig slew=(0.1335 0.1134)

tx_core/tx_crc/crcpkt1/data64_d_reg[0]/CLK (1.6307 1.6602) RiseTrig slew=(0.1335 0.1134)

tx_core/tx_crc/crcpkt1/data64_d_reg[2]/CLK (1.6301 1.6596) RiseTrig slew=(0.1335 0.1134)

tx_core/tx_crc/crcpkt1/data64_d_reg[4]/CLK (1.6297 1.6592) RiseTrig slew=(0.1335 0.1134)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[7]/CLK (1.621 1.6505) RiseTrig slew=(0.1332 0.1135)

tx_core/tx_crc/crcpkt1/data64_d_reg[12]/CLK (1.6293 1.6588) RiseTrig slew=(0.1335 0.1134)

tx_core/tx_crc/crcpkt1/data64_d_reg[8]/CLK (1.6285 1.658) RiseTrig slew=(0.1334 0.1134)

tx_core/tx_crc/crcpkt1/data64_d_reg[7]/CLK (1.6337 1.6627) RiseTrig slew=(0.1405 0.1191)

tx_core/tx_crc/crcpkt1/data64_d_reg[14]/CLK (1.6335 1.6625) RiseTrig slew=(0.1405 0.1191)

tx_core/tx_crc/crcpkt1/data64_d_reg[11]/CLK (1.6334 1.6623) RiseTrig slew=(0.1405 0.1191)

tx_core/tx_crc/crcpkt1/data64_d_reg[13]/CLK (1.6324 1.6614) RiseTrig slew=(0.1405 0.1191)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[27]/CLK (1.6265 1.6555) RiseTrig slew=(0.1405 0.1192)

tx_core/tx_crc/crcpkt1/data64_d_reg[10]/CLK (1.6319 1.6608) RiseTrig slew=(0.1405 0.1191)

tx_core/tx_crc/crcpkt1/data64_d_reg[9]/CLK (1.6328 1.6618) RiseTrig slew=(0.1405 0.1191)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[8]/CLK (1.6246 1.6536) RiseTrig slew=(0.1404 0.1192)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[28]/CLK (1.6194 1.6483) RiseTrig slew=(0.1404 0.1191)

tx_core/tx_crc/crcpkt1/data48_d_reg[38]/CLK (1.6216 1.6513) RiseTrig slew=(0.128 0.1093)

tx_core/tx_crc/crcpkt1/data48_d_reg[42]/CLK (1.627 1.6567) RiseTrig slew=(0.1281 0.1092)

tx_core/tx_crc/crcpkt1/data48_d_reg[40]/CLK (1.6253 1.655) RiseTrig slew=(0.1281 0.1092)

tx_core/tx_crc/crcpkt1/data48_d_reg[45]/CLK (1.6268 1.6565) RiseTrig slew=(0.1281 0.1092)

tx_core/tx_crc/crcpkt1/data48_d_reg[39]/CLK (1.6267 1.6564) RiseTrig slew=(0.1281 0.1092)

tx_core/tx_crc/crcpkt1/data48_d_reg[44]/CLK (1.6264 1.6561) RiseTrig slew=(0.1281 0.1092)

tx_core/tx_crc/crcpkt1/data48_d_reg[47]/CLK (1.6159 1.6456) RiseTrig slew=(0.128 0.1092)

tx_core/tx_crc/crcpkt1/data48_d_reg[41]/CLK (1.627 1.6567) RiseTrig slew=(0.1281 0.1092)

tx_core/tx_crc/crcpkt1/data48_d_reg[43]/CLK (1.6268 1.6565) RiseTrig slew=(0.1281 0.1092)

tx_core/tx_crc/crcpkt1/data16_d_reg[2]/CLK (1.6406 1.6686) RiseTrig slew=(0.1512 0.1286)

tx_core/tx_crc/crcpkt1/data16_d_reg[3]/CLK (1.6415 1.6695) RiseTrig slew=(0.1512 0.1286)

tx_core/tx_crc/crcpkt1/data16_d_reg[12]/CLK (1.6417 1.6696) RiseTrig slew=(0.1512 0.1286)

tx_core/tx_crc/crcpkt1/data16_d_reg[9]/CLK (1.6416 1.6696) RiseTrig slew=(0.1512 0.1286)

tx_core/tx_crc/crcpkt1/data16_d_reg[1]/CLK (1.6415 1.6695) RiseTrig slew=(0.1512 0.1286)

tx_core/tx_crc/crcpkt1/data16_d_reg[14]/CLK (1.6417 1.6697) RiseTrig slew=(0.1512 0.1286)

tx_core/tx_crc/crcpkt1/data16_d_reg[7]/CLK (1.6391 1.667) RiseTrig slew=(0.1511 0.1286)

tx_core/tx_crc/crcpkt1/data16_d_reg[0]/CLK (1.6421 1.67) RiseTrig slew=(0.1512 0.1286)

tx_core/tx_crc/crcpkt1/data32_d_reg[17]/CLK (1.6385 1.6665) RiseTrig slew=(0.1511 0.1285)

tx_core/tx_crc/crcpkt1/data16_d_reg[10]/CLK (1.6419 1.6698) RiseTrig slew=(0.1512 0.1286)

tx_core/tx_crc/crcpkt1/data32_d_reg[23]/CLK (1.6361 1.664) RiseTrig slew=(0.151 0.1284)

tx_core/tx_crc/crcpkt1/data32_d_reg[19]/CLK (1.636 1.664) RiseTrig slew=(0.151 0.1284)

tx_core/tx_crc/crcpkt1/data32_d_reg[27]/CLK (1.6326 1.6605) RiseTrig slew=(0.1509 0.1283)

tx_core/tx_crc/crcpkt1/data32_d_reg[30]/CLK (1.6342 1.6621) RiseTrig slew=(0.151 0.1284)

tx_core/tx_crc/crcpkt1/data32_d_reg[16]/CLK (1.6201 1.6483) RiseTrig slew=(0.1501 0.1271)

tx_core/tx_crc/crcpkt1/data32_d_reg[22]/CLK (1.6349 1.663) RiseTrig slew=(0.1505 0.1273)

tx_core/tx_crc/crcpkt1/data16_d_reg[11]/CLK (1.6251 1.6533) RiseTrig slew=(0.1503 0.1272)

tx_core/tx_crc/crcpkt1/data32_d_reg[31]/CLK (1.62 1.6482) RiseTrig slew=(0.1501 0.1271)

tx_core/tx_crc/crcpkt1/data32_d_reg[18]/CLK (1.6345 1.6627) RiseTrig slew=(0.1505 0.1273)

tx_core/tx_crc/crcpkt1/data16_d_reg[6]/CLK (1.6343 1.6625) RiseTrig slew=(0.1505 0.1273)

tx_core/tx_crc/crcpkt1/data32_d_reg[20]/CLK (1.6343 1.6625) RiseTrig slew=(0.1505 0.1273)

tx_core/tx_crc/crcpkt1/data32_d_reg[26]/CLK (1.6346 1.6628) RiseTrig slew=(0.1505 0.1273)

tx_core/tx_crc/crcpkt1/data32_d_reg[21]/CLK (1.6296 1.6578) RiseTrig slew=(0.1504 0.1272)

tx_core/tx_crc/crcpkt1/data32_d_reg[29]/CLK (1.6321 1.6602) RiseTrig slew=(0.1504 0.1273)

tx_core/tx_crc/crcpkt1/data32_d_reg[24]/CLK (1.6334 1.6616) RiseTrig slew=(0.1504 0.1273)

tx_core/tx_crc/crcpkt1/data16_d_reg[15]/CLK (1.6337 1.6619) RiseTrig slew=(0.1504 0.1273)

tx_core/tx_crc/crcpkt1/data32_d_reg[25]/CLK (1.6338 1.662) RiseTrig slew=(0.1504 0.1273)

tx_core/tx_crc/crcpkt1/data16_d_reg[4]/CLK (1.6324 1.6606) RiseTrig slew=(0.1504 0.1273)

tx_core/tx_crc/crcpkt1/data8_d_reg[0]/CLK (1.6133 1.6422) RiseTrig slew=(0.1352 0.1146)

tx_core/tx_crc/crcpkt1/data8_d_reg[1]/CLK (1.6132 1.6421) RiseTrig slew=(0.1352 0.1146)

tx_core/tx_crc/crcpkt1/data8_d_reg[2]/CLK (1.6131 1.642) RiseTrig slew=(0.1352 0.1146)

tx_core/tx_crc/crcpkt1/data32_d_reg[28]/CLK (1.6125 1.6414) RiseTrig slew=(0.1352 0.1146)

tx_core/tx_crc/crcpkt1/crc_vld_d_reg/CLK (1.6131 1.642) RiseTrig slew=(0.1352 0.1146)

tx_core/tx_crc/crcpkt1/data16_d_reg[5]/CLK (1.6169 1.6458) RiseTrig slew=(0.1352 0.1146)

tx_core/tx_crc/crcpkt1/data16_d_reg[13]/CLK (1.617 1.6459) RiseTrig slew=(0.1352 0.1146)

tx_core/tx_crc/crcpkt1/data16_d_reg[8]/CLK (1.6164 1.6453) RiseTrig slew=(0.1352 0.1146)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][5]/CLK (1.5409 1.5734) RiseTrig slew=(0.129 0.1084)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][31]/CLK (1.5427 1.5752) RiseTrig slew=(0.129 0.1084)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][29]/CLK (1.5447 1.5772) RiseTrig slew=(0.129 0.1084)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][28]/CLK (1.5441 1.5766) RiseTrig slew=(0.129 0.1084)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][30]/CLK (1.5453 1.5778) RiseTrig slew=(0.129 0.1084)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][27]/CLK (1.5452 1.5777) RiseTrig slew=(0.129 0.1084)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][3]/CLK (1.552 1.5834) RiseTrig slew=(0.1473 0.1235)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][2]/CLK (1.5525 1.5839) RiseTrig slew=(0.1473 0.1235)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][1]/CLK (1.553 1.5844) RiseTrig slew=(0.1473 0.1235)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][4]/CLK (1.5567 1.5881) RiseTrig slew=(0.1473 0.1235)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][6]/CLK (1.5564 1.5878) RiseTrig slew=(0.1473 0.1235)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][0]/CLK (1.555 1.5864) RiseTrig slew=(0.1473 0.1235)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][13]/CLK (1.5561 1.5875) RiseTrig slew=(0.1473 0.1235)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][12]/CLK (1.558 1.5895) RiseTrig slew=(0.1462 0.1225)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][15]/CLK (1.5564 1.5879) RiseTrig slew=(0.1462 0.1225)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][16]/CLK (1.5564 1.5878) RiseTrig slew=(0.1462 0.1225)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][8]/CLK (1.5566 1.5881) RiseTrig slew=(0.1462 0.1225)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][9]/CLK (1.5574 1.5889) RiseTrig slew=(0.1462 0.1225)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][14]/CLK (1.5565 1.588) RiseTrig slew=(0.1462 0.1225)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][18]/CLK (1.5582 1.5897) RiseTrig slew=(0.1462 0.1225)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][20]/CLK (1.5412 1.5739) RiseTrig slew=(0.127 0.1068)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][7]/CLK (1.5411 1.5738) RiseTrig slew=(0.127 0.1068)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][17]/CLK (1.5412 1.5739) RiseTrig slew=(0.127 0.1068)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][13]/CLK (1.5412 1.5739) RiseTrig slew=(0.127 0.1068)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][11]/CLK (1.5396 1.5723) RiseTrig slew=(0.127 0.1068)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][10]/CLK (1.5396 1.5723) RiseTrig slew=(0.127 0.1068)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][5]/CLK (1.5452 1.5779) RiseTrig slew=(0.1273 0.107)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][6]/CLK (1.5431 1.5758) RiseTrig slew=(0.1273 0.107)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][3]/CLK (1.5452 1.5778) RiseTrig slew=(0.1273 0.107)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][4]/CLK (1.5458 1.5785) RiseTrig slew=(0.1273 0.107)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][1]/CLK (1.546 1.5786) RiseTrig slew=(0.1273 0.107)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][2]/CLK (1.547 1.5797) RiseTrig slew=(0.1273 0.107)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][0]/CLK (1.5593 1.5908) RiseTrig slew=(0.1474 0.1236)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][11]/CLK (1.5594 1.5909) RiseTrig slew=(0.1474 0.1236)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][7]/CLK (1.5604 1.5919) RiseTrig slew=(0.1474 0.1236)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][10]/CLK (1.5623 1.5938) RiseTrig slew=(0.1474 0.1236)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][9]/CLK (1.5623 1.5938) RiseTrig slew=(0.1474 0.1236)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][8]/CLK (1.5624 1.5939) RiseTrig slew=(0.1474 0.1236)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][12]/CLK (1.5628 1.5943) RiseTrig slew=(0.1474 0.1236)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][24]/CLK (1.5591 1.5919) RiseTrig slew=(0.1274 0.1072)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][26]/CLK (1.559 1.5918) RiseTrig slew=(0.1274 0.1072)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][23]/CLK (1.558 1.5908) RiseTrig slew=(0.1274 0.1072)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][25]/CLK (1.5588 1.5916) RiseTrig slew=(0.1274 0.1072)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][20]/CLK (1.5551 1.5879) RiseTrig slew=(0.1274 0.1072)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][21]/CLK (1.5557 1.5885) RiseTrig slew=(0.1274 0.1072)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][22]/CLK (1.5695 1.6011) RiseTrig slew=(0.1479 0.124)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][17]/CLK (1.569 1.6006) RiseTrig slew=(0.1479 0.124)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][19]/CLK (1.5724 1.604) RiseTrig slew=(0.1479 0.124)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][18]/CLK (1.5735 1.6051) RiseTrig slew=(0.1479 0.124)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][15]/CLK (1.5752 1.6068) RiseTrig slew=(0.1479 0.124)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][16]/CLK (1.5744 1.606) RiseTrig slew=(0.1479 0.124)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][14]/CLK (1.5749 1.6065) RiseTrig slew=(0.1479 0.124)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][31]/CLK (1.5634 1.596) RiseTrig slew=(0.134 0.1127)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][29]/CLK (1.5638 1.5963) RiseTrig slew=(0.134 0.1127)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][28]/CLK (1.563 1.5956) RiseTrig slew=(0.134 0.1127)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][24]/CLK (1.5639 1.5965) RiseTrig slew=(0.134 0.1127)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][30]/CLK (1.5647 1.5973) RiseTrig slew=(0.134 0.1127)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][27]/CLK (1.5643 1.5969) RiseTrig slew=(0.134 0.1127)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][25]/CLK (1.5761 1.6076) RiseTrig slew=(0.1538 0.1289)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][23]/CLK (1.576 1.6075) RiseTrig slew=(0.1538 0.1289)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][26]/CLK (1.5755 1.607) RiseTrig slew=(0.1538 0.1289)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][21]/CLK (1.5741 1.6056) RiseTrig slew=(0.1538 0.1289)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][22]/CLK (1.5741 1.6056) RiseTrig slew=(0.1538 0.1289)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][19]/CLK (1.5762 1.6077) RiseTrig slew=(0.1538 0.1289)

tx_core/axi_master/link_addr_1_fifo/depth_left_reg[0]/CLK (1.5762 1.6077) RiseTrig slew=(0.1538 0.1289)

tx_core/axi_master/haddr1_d_reg[22]/CLK (1.6392 1.6683) RiseTrig slew=(0.1395 0.1162)

tx_core/axi_master/link_datain_2_d_reg[6]/CLK (1.64 1.6691) RiseTrig slew=(0.1395 0.1162)

tx_core/axi_master/link_datain_2_d_reg[5]/CLK (1.6398 1.6689) RiseTrig slew=(0.1395 0.1162)

tx_core/axi_master/link_datain_2_d_reg[4]/CLK (1.6407 1.6698) RiseTrig slew=(0.1395 0.1162)

tx_core/axi_master/link_datain_2_d_reg[3]/CLK (1.6407 1.6698) RiseTrig slew=(0.1395 0.1162)

tx_core/axi_master/link_datain_2_d_reg[2]/CLK (1.6408 1.6699) RiseTrig slew=(0.1395 0.1162)

tx_core/axi_master/link_datain_2_d_reg[1]/CLK (1.6408 1.6699) RiseTrig slew=(0.1395 0.1162)

tx_core/axi_master/haddr1_d_reg[23]/CLK (1.6393 1.6684) RiseTrig slew=(0.1395 0.1162)

tx_core/axi_master/haddr1_d_reg[21]/CLK (1.6388 1.6679) RiseTrig slew=(0.1395 0.1162)

tx_core/axi_master/haddr1_d_reg[20]/CLK (1.6389 1.668) RiseTrig slew=(0.1395 0.1162)

tx_core/axi_master/haddr1_d_reg[19]/CLK (1.6398 1.6689) RiseTrig slew=(0.1395 0.1162)

tx_core/axi_master/haddr1_d_reg[18]/CLK (1.6388 1.6679) RiseTrig slew=(0.1395 0.1162)

tx_core/axi_master/haddr1_d_reg[17]/CLK (1.64 1.6691) RiseTrig slew=(0.1395 0.1162)

tx_core/axi_master/haddr1_d_reg[16]/CLK (1.6395 1.6686) RiseTrig slew=(0.1395 0.1162)

tx_core/axi_master/link_datain_2_d_reg[0]/CLK (1.6408 1.6699) RiseTrig slew=(0.1395 0.1162)

tx_core/axi_master/haddr1_d_reg[12]/CLK (1.6439 1.6727) RiseTrig slew=(0.1444 0.1203)

tx_core/axi_master/haddr1_d_reg[25]/CLK (1.642 1.6708) RiseTrig slew=(0.1444 0.1203)

tx_core/axi_master/link_datain_2_d_reg[11]/CLK (1.6417 1.6705) RiseTrig slew=(0.1444 0.1203)

tx_core/axi_master/haddr1_d_reg[9]/CLK (1.6418 1.6706) RiseTrig slew=(0.1444 0.1203)

tx_core/axi_master/haddr1_d_reg[31]/CLK (1.644 1.6728) RiseTrig slew=(0.1444 0.1203)

tx_core/axi_master/haddr1_d_reg[30]/CLK (1.6414 1.6702) RiseTrig slew=(0.1444 0.1203)

tx_core/axi_master/haddr1_d_reg[29]/CLK (1.6419 1.6707) RiseTrig slew=(0.1444 0.1203)

tx_core/axi_master/haddr1_d_reg[28]/CLK (1.6432 1.672) RiseTrig slew=(0.1444 0.1203)

tx_core/axi_master/haddr1_d_reg[27]/CLK (1.6422 1.671) RiseTrig slew=(0.1444 0.1203)

tx_core/axi_master/haddr1_d_reg[26]/CLK (1.6421 1.6709) RiseTrig slew=(0.1444 0.1203)

tx_core/axi_master/haddr1_d_reg[24]/CLK (1.6422 1.671) RiseTrig slew=(0.1444 0.1203)

tx_core/axi_master/haddr1_d_reg[15]/CLK (1.6439 1.6727) RiseTrig slew=(0.1444 0.1203)

tx_core/axi_master/haddr1_d_reg[14]/CLK (1.6435 1.6723) RiseTrig slew=(0.1444 0.1203)

tx_core/axi_master/haddr1_d_reg[13]/CLK (1.6422 1.671) RiseTrig slew=(0.1444 0.1203)

tx_core/axi_master/haddr1_d_reg[11]/CLK (1.6409 1.6697) RiseTrig slew=(0.1444 0.1203)

tx_core/axi_master/haddr1_d_reg[10]/CLK (1.6415 1.6703) RiseTrig slew=(0.1444 0.1203)

tx_core/axi_master/link_datain_2_d_reg[8]/CLK (1.648 1.6769) RiseTrig slew=(0.1445 0.1204)

tx_core/axi_master/cur_chstate_0_reg[1]/CLK (1.6421 1.671) RiseTrig slew=(0.1445 0.1204)

tx_core/axi_master/link_datain_2_d_reg[14]/CLK (1.6463 1.6752) RiseTrig slew=(0.1445 0.1204)

tx_core/axi_master/link_datain_2_d_reg[15]/CLK (1.6448 1.6737) RiseTrig slew=(0.1445 0.1204)

tx_core/axi_master/link_datain_2_d_reg[16]/CLK (1.641 1.6699) RiseTrig slew=(0.1445 0.1204)

tx_core/axi_master/link_datain_1_d_reg[19]/CLK (1.6438 1.6727) RiseTrig slew=(0.1445 0.1204)

tx_core/axi_master/link_datain_2_d_reg[13]/CLK (1.6488 1.6777) RiseTrig slew=(0.1445 0.1204)

tx_core/axi_master/cur_chstate_0_reg[0]/CLK (1.6424 1.6713) RiseTrig slew=(0.1445 0.1204)

tx_core/axi_master/link_datain_2_d_reg[12]/CLK (1.6493 1.6782) RiseTrig slew=(0.1445 0.1204)

tx_core/axi_master/link_datain_2_d_reg[7]/CLK (1.6493 1.6782) RiseTrig slew=(0.1445 0.1204)

tx_core/axi_master/link_datain_2_d_reg[10]/CLK (1.6482 1.6771) RiseTrig slew=(0.1445 0.1204)

tx_core/axi_master/link_datain_2_d_reg[9]/CLK (1.6482 1.6771) RiseTrig slew=(0.1445 0.1204)

tx_core/axi_master/link_addr_1_fifo/w_ptr_reg[0]/CLK (1.5045 1.5446) RiseTrig slew=(0.0454 0.0444)

tx_core/axi_master/link_addr_1_fifo/r_ptr_reg[0]/CLK (1.5045 1.5446) RiseTrig slew=(0.0454 0.0444)

tx_core/dma_reg_tx/n3624__L1_I0/A (1.3419 1.3729) slew=(0.1306 0.1145)
tx_core/dma_reg_tx/n3624__L1_I0/Y (1.5716 1.607) load=0.228732(pf) 

tx_core/dma_reg_tx/U1428/A (1.2983 1.334) slew=(0.0206 0.0196)
tx_core/dma_reg_tx/U1428/Y (1.4106 1.4488) load=0.0503669(pf) 

tx_core/dma_reg_tx/n3626__L1_I0/A (1.3248 1.3566) slew=(0.1113 0.0988)
tx_core/dma_reg_tx/n3626__L1_I0/Y (1.5581 1.5924) load=0.241069(pf) 

tx_core/dma_reg_tx/n3627__L1_I0/A (1.3339 1.3655) slew=(0.1175 0.1038)
tx_core/dma_reg_tx/n3627__L1_I0/Y (1.5629 1.5979) load=0.229819(pf) 

tx_core/dma_reg_tx/n3628__L1_I0/A (1.3411 1.3721) slew=(0.1315 0.1151)
tx_core/dma_reg_tx/n3628__L1_I0/Y (1.5332 1.5719) load=0.141882(pf) 

tx_core/dma_reg_tx/n3628__L1_I1/A (1.3409 1.3719) slew=(0.1315 0.1151)
tx_core/dma_reg_tx/n3628__L1_I1/Y (1.5316 1.5704) load=0.13854(pf) 

tx_core/dma_reg_tx/n3629__L1_I0/A (1.3295 1.3612) slew=(0.1152 0.102)
tx_core/dma_reg_tx/n3629__L1_I0/Y (1.5716 1.6053) load=0.260508(pf) 

tx_core/dma_reg_tx/n3630__L1_I0/A (1.3117 1.3435) slew=(0.1159 0.1032)
tx_core/dma_reg_tx/n3630__L1_I0/Y (1.5414 1.5765) load=0.231754(pf) 

tx_core/dma_reg_tx/n3631__L1_I0/A (1.2823 1.3158) slew=(0.0776 0.0724)
tx_core/dma_reg_tx/n3631__L1_I0/Y (1.5121 1.5455) load=0.239603(pf) 

tx_core/dma_reg_tx/n3632__L1_I0/A (1.3423 1.3725) slew=(0.1503 0.1306)
tx_core/dma_reg_tx/n3632__L1_I0/Y (1.5342 1.5739) load=0.137758(pf) 

tx_core/dma_reg_tx/n3632__L1_I1/A (1.3426 1.3728) slew=(0.1503 0.1306)
tx_core/dma_reg_tx/n3632__L1_I1/Y (1.5309 1.5709) load=0.129486(pf) 

tx_core/dma_reg_tx/n3633__L1_I0/A (1.3562 1.3847) slew=(0.1657 0.1434)
tx_core/dma_reg_tx/n3633__L1_I0/Y (1.5546 1.5935) load=0.149757(pf) 

tx_core/dma_reg_tx/n3633__L1_I1/A (1.3563 1.3848) slew=(0.1657 0.1434)
tx_core/dma_reg_tx/n3633__L1_I1/Y (1.5536 1.5926) load=0.147294(pf) 

tx_core/dma_reg_tx/n3634__L1_I0/A (1.2951 1.3273) slew=(0.0934 0.0867)
tx_core/dma_reg_tx/n3634__L1_I0/Y (1.5373 1.5701) load=0.265152(pf) 

tx_core/dma_reg_tx/n3635__L1_I0/A (1.3068 1.3383) slew=(0.107 0.0974)
tx_core/dma_reg_tx/n3635__L1_I0/Y (1.5319 1.5665) load=0.22281(pf) 

tx_core/dma_reg_tx/n3636__L1_I0/A (1.2979 1.3312) slew=(0.0821 0.0773)
tx_core/dma_reg_tx/n3636__L1_I0/Y (1.522 1.5563) load=0.225412(pf) 

tx_core/dma_reg_tx/n3637__L1_I0/A (1.319 1.3512) slew=(0.1064 0.0965)
tx_core/dma_reg_tx/n3637__L1_I0/Y (1.5435 1.5788) load=0.221576(pf) 

tx_core/dma_reg_tx/n3638__L1_I0/A (1.3477 1.3781) slew=(0.1425 0.1249)
tx_core/dma_reg_tx/n3638__L1_I0/Y (1.5351 1.5747) load=0.128726(pf) 

tx_core/dma_reg_tx/n3638__L1_I1/A (1.3472 1.3776) slew=(0.1425 0.1249)
tx_core/dma_reg_tx/n3638__L1_I1/Y (1.5351 1.5747) load=0.129985(pf) 

tx_core/dma_reg_tx/n3639__L1_I0/A (1.3494 1.3794) slew=(0.149 0.1301)
tx_core/dma_reg_tx/n3639__L1_I0/Y (1.5396 1.5793) load=0.134141(pf) 

tx_core/dma_reg_tx/n3639__L1_I1/A (1.3504 1.3804) slew=(0.149 0.1301)
tx_core/dma_reg_tx/n3639__L1_I1/Y (1.5366 1.5765) load=0.124793(pf) 

tx_core/dma_reg_tx/n3640__L1_I0/A (1.2958 1.3292) slew=(0.0802 0.0759)
tx_core/dma_reg_tx/n3640__L1_I0/Y (1.5168 1.5513) load=0.218662(pf) 

tx_core/dma_reg_tx/n3641__L1_I0/A (1.3261 1.3577) slew=(0.115 0.1033)
tx_core/dma_reg_tx/n3641__L1_I0/Y (1.5546 1.5897) load=0.229213(pf) 

tx_core/dma_reg_tx/n3615__L1_I0/A (1.3086 1.3415) slew=(0.0902 0.0833)
tx_core/dma_reg_tx/n3615__L1_I0/Y (1.5391 1.5731) load=0.238661(pf) 

tx_core/dma_reg_tx/n3616__L1_I0/A (1.3442 1.3749) slew=(0.1348 0.1187)
tx_core/dma_reg_tx/n3616__L1_I0/Y (1.5372 1.576) load=0.143294(pf) 

tx_core/dma_reg_tx/n3616__L1_I1/A (1.3439 1.3746) slew=(0.1348 0.1187)
tx_core/dma_reg_tx/n3616__L1_I1/Y (1.5352 1.5742) load=0.139367(pf) 

tx_core/dma_reg_tx/n3617__L1_I0/A (1.3597 1.3897) slew=(0.1513 0.1318)
tx_core/dma_reg_tx/n3617__L1_I0/Y (1.5518 1.5914) load=0.137962(pf) 

tx_core/dma_reg_tx/n3617__L1_I1/A (1.3596 1.3896) slew=(0.1513 0.1318)
tx_core/dma_reg_tx/n3617__L1_I1/Y (1.5519 1.5915) load=0.138429(pf) 

tx_core/dma_reg_tx/n3618__L1_I0/A (1.3583 1.3884) slew=(0.1476 0.1288)
tx_core/dma_reg_tx/n3618__L1_I0/Y (1.559 1.5976) load=0.158481(pf) 

tx_core/dma_reg_tx/n3618__L1_I1/A (1.3582 1.3883) slew=(0.1476 0.1288)
tx_core/dma_reg_tx/n3618__L1_I1/Y (1.5533 1.5925) load=0.145666(pf) 

tx_core/dma_reg_tx/n3619__L1_I0/A (1.3232 1.3553) slew=(0.1055 0.0954)
tx_core/dma_reg_tx/n3619__L1_I0/Y (1.5536 1.5881) load=0.235464(pf) 

tx_core/dma_reg_tx/n3620__L1_I0/A (1.3185 1.3509) slew=(0.1005 0.0915)
tx_core/dma_reg_tx/n3620__L1_I0/Y (1.5498 1.5842) load=0.238529(pf) 

tx_core/dma_reg_tx/n3621__L1_I0/A (1.3616 1.391) slew=(0.1626 0.1408)
tx_core/dma_reg_tx/n3621__L1_I0/Y (1.5562 1.5961) load=0.141676(pf) 

tx_core/dma_reg_tx/n3621__L1_I1/A (1.3618 1.3912) slew=(0.1626 0.1408)
tx_core/dma_reg_tx/n3621__L1_I1/Y (1.5586 1.5982) load=0.146675(pf) 

tx_core/dma_reg_tx/n3622__L1_I0/A (1.3517 1.3817) slew=(0.1509 0.1316)
tx_core/dma_reg_tx/n3622__L1_I0/Y (1.5471 1.5865) load=0.145709(pf) 

tx_core/dma_reg_tx/n3622__L1_I1/A (1.3517 1.3817) slew=(0.1509 0.1316)
tx_core/dma_reg_tx/n3622__L1_I1/Y (1.5403 1.5802) load=0.129902(pf) 

tx_core/dma_reg_tx/n3623__L1_I0/A (1.3462 1.3764) slew=(0.1457 0.1275)
tx_core/dma_reg_tx/n3623__L1_I0/Y (1.5339 1.5736) load=0.128895(pf) 

tx_core/dma_reg_tx/n3623__L1_I1/A (1.3457 1.3758) slew=(0.1457 0.1275)
tx_core/dma_reg_tx/n3623__L1_I1/Y (1.5353 1.5748) load=0.133415(pf) 

tx_core/dma_reg_tx/n3597__L1_I0/A (1.3207 1.3536) slew=(0.0851 0.0791)
tx_core/dma_reg_tx/n3597__L1_I0/Y (1.5305 1.5657) load=0.191714(pf) 

tx_core/dma_reg_tx/n3598__L1_I0/A (1.3228 1.3556) slew=(0.0864 0.0801)
tx_core/dma_reg_tx/n3598__L1_I0/Y (1.5379 1.5727) load=0.203837(pf) 

tx_core/dma_reg_tx/n3599__L1_I0/A (1.3383 1.3703) slew=(0.104 0.0942)
tx_core/dma_reg_tx/n3599__L1_I0/Y (1.5382 1.575) load=0.165199(pf) 

tx_core/dma_reg_tx/n3600__L1_I0/A (1.3384 1.3701) slew=(0.1118 0.1006)
tx_core/dma_reg_tx/n3600__L1_I0/Y (1.5571 1.5928) load=0.207099(pf) 

tx_core/dma_reg_tx/n3601__L1_I0/A (1.3206 1.3533) slew=(0.0918 0.0847)
tx_core/dma_reg_tx/n3601__L1_I0/Y (1.5336 1.569) load=0.197796(pf) 

tx_core/dma_reg_tx/n3602__L1_I0/A (1.3275 1.3597) slew=(0.1005 0.0916)
tx_core/dma_reg_tx/n3602__L1_I0/Y (1.5539 1.5884) load=0.227069(pf) 

tx_core/dma_reg_tx/n3603__L1_I0/A (1.3374 1.3704) slew=(0.0843 0.0778)
tx_core/dma_reg_tx/n3603__L1_I0/Y (1.5507 1.5855) load=0.19993(pf) 

tx_core/dma_reg_tx/n3604__L1_I0/A (1.3468 1.3793) slew=(0.0956 0.0869)
tx_core/dma_reg_tx/n3604__L1_I0/Y (1.5616 1.5969) load=0.201383(pf) 

tx_core/dma_reg_tx/n3605__L1_I0/A (1.3551 1.3872) slew=(0.1044 0.0939)
tx_core/dma_reg_tx/n3605__L1_I0/Y (1.5704 1.606) load=0.200713(pf) 

tx_core/dma_reg_tx/U1487/A (1.291 1.3224) slew=(0.0653 0.0641)
tx_core/dma_reg_tx/U1487/Y (1.4214 1.4592) load=0.0614046(pf) 

tx_core/dma_reg_tx/U1488/A (1.2916 1.323) slew=(0.0653 0.0641)
tx_core/dma_reg_tx/U1488/Y (1.4282 1.4655) load=0.0684634(pf) 

tx_core/dma_reg_tx/U1501/A (1.2917 1.3231) slew=(0.0653 0.0641)
tx_core/dma_reg_tx/U1501/Y (1.4988 1.5312) load=0.149465(pf) 

tx_core/dma_reg_tx/n3678__L1_I0/A (1.3514 1.3831) slew=(0.1137 0.1016)
tx_core/dma_reg_tx/n3678__L1_I0/Y (1.5714 1.6071) load=0.209854(pf) 

tx_core/dma_reg_tx/n3679__L1_I0/A (1.3159 1.3497) slew=(0.0724 0.0673)
tx_core/dma_reg_tx/n3679__L1_I0/Y (1.5376 1.5713) load=0.221868(pf) 

tx_core/dma_reg_tx/n3680__L1_I0/A (1.3337 1.3664) slew=(0.0922 0.0844)
tx_core/dma_reg_tx/n3680__L1_I0/Y (1.5514 1.5863) load=0.208578(pf) 

tx_core/dma_reg_tx/n3681__L1_I0/A (1.3328 1.3654) slew=(0.0944 0.0863)
tx_core/dma_reg_tx/n3681__L1_I0/Y (1.5571 1.5916) load=0.223545(pf) 

tx_core/dma_reg_tx/n3682__L1_I0/A (1.3244 1.3575) slew=(0.0827 0.077)
tx_core/dma_reg_tx/n3682__L1_I0/Y (1.5464 1.5806) load=0.220547(pf) 

tx_core/dma_reg_tx/n3683__L1_I0/A (1.3419 1.3741) slew=(0.1035 0.0935)
tx_core/dma_reg_tx/n3683__L1_I0/Y (1.5449 1.5815) load=0.172336(pf) 

tx_core/tx_rs/U136/A (1.3688 1.3926) slew=(0.0476 0.0405)
tx_core/tx_rs/U136/Y (1.5692 1.5904) load=0.145108(pf) 

tx_core/tx_rs/U147/A (1.369 1.3928) slew=(0.0476 0.0405)
tx_core/tx_rs/U147/Y (1.5749 1.5957) load=0.151415(pf) 

tx_core/tx_rs/U135/A (1.3691 1.3929) slew=(0.0476 0.0405)
tx_core/tx_rs/U135/Y (1.5753 1.596) load=0.151751(pf) 

tx_core/tx_rs/U155/A (1.3957 1.4226) slew=(0.0234 0.021)
tx_core/tx_rs/U155/Y (1.5636 1.5885) load=0.112774(pf) 

tx_core/tx_rs/n150__L1_I0/A (1.3775 1.4044) slew=(0.0663 0.063)
tx_core/tx_rs/n150__L1_I0/Y (1.5821 1.6099) load=0.18346(pf) 

tx_core/tx_rs/n147__L1_I0/A (1.3889 1.4146) slew=(0.077 0.0738)
tx_core/tx_rs/n147__L1_I0/Y (1.5873 1.6158) load=0.166901(pf) 

tx_core/tx_rs/U151/A (1.3739 1.4001) slew=(0.0227 0.0207)
tx_core/tx_rs/U151/Y (1.5713 1.5933) load=0.146433(pf) 

tx_core/tx_rs/U146/A (1.3749 1.4011) slew=(0.0227 0.0207)
tx_core/tx_rs/U146/Y (1.5774 1.599) load=0.152271(pf) 

tx_core/tx_rs/n131__L1_I0/A (1.3724 1.3968) slew=(0.0817 0.0768)
tx_core/tx_rs/n131__L1_I0/Y (1.5809 1.6075) load=0.189433(pf) 

tx_core/tx_rs/U133/A (1.391 1.418) slew=(0.0221 0.0205)
tx_core/tx_rs/U133/Y (1.5897 1.6124) load=0.147986(pf) 

tx_core/tx_rs/U142/A (1.392 1.419) slew=(0.0222 0.0205)
tx_core/tx_rs/U142/Y (1.5916 1.6142) load=0.148972(pf) 

tx_core/tx_rs/n128__L1_I0/A (1.3845 1.4095) slew=(0.0748 0.0699)
tx_core/tx_rs/n128__L1_I0/Y (1.5897 1.6163) load=0.183173(pf) 

tx_core/tx_crc/crcpkt2/crcin16_d_reg[5]/CLK (1.608 1.6318) RiseTrig slew=(0.1921 0.1609)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[8]/CLK (1.6039 1.6277) RiseTrig slew=(0.1921 0.1609)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[5]/CLK (1.6028 1.6266) RiseTrig slew=(0.192 0.1609)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[7]/CLK (1.6106 1.6345) RiseTrig slew=(0.1921 0.1609)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[6]/CLK (1.6111 1.635) RiseTrig slew=(0.1921 0.1609)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[5]/CLK (1.6092 1.633) RiseTrig slew=(0.1921 0.1609)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[7]/CLK (1.6104 1.6342) RiseTrig slew=(0.1921 0.1609)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[6]/CLK (1.6111 1.635) RiseTrig slew=(0.1921 0.1609)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[4]/CLK (1.606 1.6298) RiseTrig slew=(0.1921 0.1609)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[5]/CLK (1.5906 1.6144) RiseTrig slew=(0.1918 0.1603)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[7]/CLK (1.5906 1.6144) RiseTrig slew=(0.1918 0.1603)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[8]/CLK (1.5906 1.6144) RiseTrig slew=(0.1918 0.1603)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[6]/CLK (1.5905 1.6143) RiseTrig slew=(0.1918 0.1603)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[6]/CLK (1.6005 1.6243) RiseTrig slew=(0.192 0.1608)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[7]/CLK (1.595 1.6187) RiseTrig slew=(0.1919 0.1607)

tx_core/tx_crc/crcpkt2/crc_reg[6]/CLK (1.5856 1.6104) RiseTrig slew=(0.1761 0.1477)

tx_core/tx_crc/crcpkt2/crc_reg[5]/CLK (1.5848 1.6095) RiseTrig slew=(0.1761 0.1477)

tx_core/tx_crc/crcpkt2/crc_reg[7]/CLK (1.5852 1.61) RiseTrig slew=(0.1761 0.1477)

tx_core/tx_crc/crcpkt2/crc_reg[8]/CLK (1.5825 1.6072) RiseTrig slew=(0.1761 0.1477)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[6]/CLK (1.5944 1.6191) RiseTrig slew=(0.1762 0.1479)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[5]/CLK (1.594 1.6187) RiseTrig slew=(0.1762 0.1479)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[8]/CLK (1.5947 1.6194) RiseTrig slew=(0.1762 0.1479)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[6]/CLK (1.5857 1.6104) RiseTrig slew=(0.1761 0.1477)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[6]/CLK (1.5948 1.6195) RiseTrig slew=(0.1762 0.1479)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[7]/CLK (1.593 1.6177) RiseTrig slew=(0.1762 0.1479)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[7]/CLK (1.5925 1.6173) RiseTrig slew=(0.1762 0.1479)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[7]/CLK (1.5919 1.6166) RiseTrig slew=(0.1762 0.1479)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[5]/CLK (1.5896 1.6144) RiseTrig slew=(0.1761 0.1478)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[5]/CLK (1.5916 1.6163) RiseTrig slew=(0.1762 0.1479)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[8]/CLK (1.5934 1.6181) RiseTrig slew=(0.1762 0.1479)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[8]/CLK (1.5937 1.6184) RiseTrig slew=(0.1762 0.1479)

tx_core/tx_crc/crcpkt2/crc_vld_d_reg/CLK (1.6035 1.6271) RiseTrig slew=(0.2008 0.1678)

tx_core/tx_crc/crcpkt2/data32_d_reg[25]/CLK (1.6067 1.6303) RiseTrig slew=(0.2009 0.168)

tx_core/tx_crc/crcpkt2/data32_d_reg[27]/CLK (1.6184 1.642) RiseTrig slew=(0.2011 0.1682)

tx_core/tx_crc/crcpkt2/data32_d_reg[18]/CLK (1.6142 1.6378) RiseTrig slew=(0.201 0.1682)

tx_core/tx_crc/crcpkt2/data32_d_reg[30]/CLK (1.6177 1.6413) RiseTrig slew=(0.2011 0.1682)

tx_core/tx_crc/crcpkt2/data32_d_reg[17]/CLK (1.6181 1.6417) RiseTrig slew=(0.2011 0.1682)

tx_core/tx_crc/crcpkt2/data32_d_reg[29]/CLK (1.6185 1.6421) RiseTrig slew=(0.2011 0.1683)

tx_core/tx_crc/crcpkt2/data32_d_reg[31]/CLK (1.6196 1.6432) RiseTrig slew=(0.2011 0.1683)

tx_core/tx_crc/crcpkt2/data32_d_reg[26]/CLK (1.6198 1.6434) RiseTrig slew=(0.2011 0.1683)

tx_core/tx_crc/crcpkt2/data32_d_reg[21]/CLK (1.6201 1.6437) RiseTrig slew=(0.2011 0.1683)

tx_core/tx_crc/crcpkt2/data16_d_reg[9]/CLK (1.6216 1.6452) RiseTrig slew=(0.2011 0.1683)

tx_core/tx_crc/crcpkt2/data16_d_reg[5]/CLK (1.6215 1.6451) RiseTrig slew=(0.2011 0.1683)

tx_core/tx_crc/crcpkt2/data16_d_reg[14]/CLK (1.6213 1.6449) RiseTrig slew=(0.2011 0.1683)

tx_core/tx_crc/crcpkt2/data16_d_reg[15]/CLK (1.6209 1.6445) RiseTrig slew=(0.2011 0.1683)

tx_core/tx_crc/crcpkt2/data16_d_reg[2]/CLK (1.6218 1.6454) RiseTrig slew=(0.2011 0.1683)

tx_core/tx_crc/crcpkt2/data32_d_reg[20]/CLK (1.6219 1.6455) RiseTrig slew=(0.2011 0.1683)

tx_core/tx_crc/crcpkt2/data16_d_reg[4]/CLK (1.6219 1.6455) RiseTrig slew=(0.2011 0.1683)

tx_core/tx_crc/crcpkt2/data8_d_reg[0]/CLK (1.6131 1.6367) RiseTrig slew=(0.201 0.1679)

tx_core/tx_crc/crcpkt2/data8_d_reg[1]/CLK (1.6128 1.6364) RiseTrig slew=(0.201 0.1679)

tx_core/tx_crc/crcpkt2/data32_d_reg[22]/CLK (1.6131 1.6367) RiseTrig slew=(0.201 0.1679)

tx_core/tx_crc/crcpkt2/data8_d_reg[2]/CLK (1.6115 1.6351) RiseTrig slew=(0.201 0.1679)

tx_core/tx_crc/crcpkt2/data16_d_reg[12]/CLK (1.6098 1.6334) RiseTrig slew=(0.201 0.1679)

tx_core/tx_crc/crcpkt2/data16_d_reg[11]/CLK (1.6112 1.6348) RiseTrig slew=(0.201 0.1679)

tx_core/tx_crc/crcpkt2/data16_d_reg[1]/CLK (1.6154 1.639) RiseTrig slew=(0.201 0.1679)

tx_core/tx_crc/crcpkt2/data32_d_reg[24]/CLK (1.616 1.6396) RiseTrig slew=(0.201 0.1679)

tx_core/tx_crc/crcpkt2/data32_d_reg[16]/CLK (1.6166 1.6402) RiseTrig slew=(0.201 0.1679)

tx_core/tx_crc/crcpkt2/data16_d_reg[10]/CLK (1.6171 1.6407) RiseTrig slew=(0.201 0.1679)

tx_core/tx_crc/crcpkt2/data16_d_reg[8]/CLK (1.6169 1.6405) RiseTrig slew=(0.201 0.1679)

tx_core/tx_crc/crcpkt2/data32_d_reg[28]/CLK (1.6176 1.6412) RiseTrig slew=(0.201 0.1679)

tx_core/tx_crc/crcpkt2/data32_d_reg[23]/CLK (1.6189 1.6425) RiseTrig slew=(0.201 0.1679)

tx_core/tx_crc/crcpkt2/data32_d_reg[19]/CLK (1.6188 1.6424) RiseTrig slew=(0.201 0.1679)

tx_core/tx_crc/crcpkt2/data16_d_reg[7]/CLK (1.6206 1.6442) RiseTrig slew=(0.201 0.1679)

tx_core/tx_crc/crcpkt2/data16_d_reg[13]/CLK (1.6206 1.6442) RiseTrig slew=(0.201 0.1679)

tx_core/tx_crc/crcpkt2/data16_d_reg[3]/CLK (1.6196 1.6433) RiseTrig slew=(0.201 0.1679)

tx_core/tx_crc/crcpkt2/data16_d_reg[6]/CLK (1.6203 1.6439) RiseTrig slew=(0.201 0.1679)

tx_core/tx_crc/crcpkt2/data16_d_reg[0]/CLK (1.6202 1.6438) RiseTrig slew=(0.201 0.1679)

tx_core/tx_crc/crcpkt0/data64_d_reg[9]/CLK (1.6247 1.6484) RiseTrig slew=(0.1932 0.1633)

tx_core/tx_crc/crcpkt0/data64_d_reg[10]/CLK (1.6221 1.6458) RiseTrig slew=(0.1933 0.1632)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[27]/CLK (1.6122 1.6359) RiseTrig slew=(0.1929 0.1624)

tx_core/tx_crc/crcpkt0/data64_d_reg[6]/CLK (1.6308 1.6546) RiseTrig slew=(0.193 0.1633)

tx_core/tx_crc/crcpkt0/data64_d_reg[14]/CLK (1.6266 1.6503) RiseTrig slew=(0.1932 0.1633)

tx_core/tx_crc/crcpkt0/data64_d_reg[11]/CLK (1.628 1.6518) RiseTrig slew=(0.1931 0.1633)

tx_core/tx_crc/crcpkt0/data64_d_reg[8]/CLK (1.6264 1.6501) RiseTrig slew=(0.1932 0.1633)

tx_core/tx_crc/crcpkt0/data64_d_reg[7]/CLK (1.6305 1.6543) RiseTrig slew=(0.193 0.1633)

tx_core/tx_crc/crcpkt0/data64_d_reg[5]/CLK (1.6309 1.6547) RiseTrig slew=(0.193 0.1633)

tx_core/tx_crc/crcpkt0/data64_d_reg[0]/CLK (1.6285 1.6522) RiseTrig slew=(0.1931 0.1633)

tx_core/tx_crc/crcpkt0/data64_d_reg[3]/CLK (1.6307 1.6545) RiseTrig slew=(0.193 0.1633)

tx_core/tx_crc/crcpkt0/data64_d_reg[12]/CLK (1.6289 1.6527) RiseTrig slew=(0.1931 0.1633)

tx_core/tx_crc/crcpkt0/data64_d_reg[13]/CLK (1.6294 1.6531) RiseTrig slew=(0.1931 0.1633)

tx_core/tx_crc/crcpkt0/data64_d_reg[2]/CLK (1.6301 1.6539) RiseTrig slew=(0.193 0.1633)

tx_core/tx_crc/crcpkt0/data64_d_reg[1]/CLK (1.6305 1.6543) RiseTrig slew=(0.193 0.1633)

tx_core/tx_crc/crcpkt0/data64_d_reg[4]/CLK (1.6307 1.6545) RiseTrig slew=(0.193 0.1633)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[8]/CLK (1.5988 1.6226) RiseTrig slew=(0.1953 0.1633)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[28]/CLK (1.5968 1.6206) RiseTrig slew=(0.1952 0.1633)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[7]/CLK (1.5988 1.6226) RiseTrig slew=(0.1953 0.1633)

tx_core/tx_crc/crcpkt0/data48_d_reg[47]/CLK (1.6043 1.6281) RiseTrig slew=(0.1954 0.1636)

tx_core/tx_crc/crcpkt0/data48_d_reg[41]/CLK (1.608 1.6318) RiseTrig slew=(0.1954 0.1637)

tx_core/tx_crc/crcpkt0/data48_d_reg[39]/CLK (1.6141 1.6379) RiseTrig slew=(0.1954 0.1637)

tx_core/tx_crc/crcpkt0/data48_d_reg[44]/CLK (1.6146 1.6384) RiseTrig slew=(0.1954 0.1637)

tx_core/tx_crc/crcpkt0/data48_d_reg[38]/CLK (1.6152 1.639) RiseTrig slew=(0.1954 0.1637)

tx_core/tx_crc/crcpkt0/data48_d_reg[42]/CLK (1.615 1.6388) RiseTrig slew=(0.1954 0.1637)

tx_core/tx_crc/crcpkt0/data48_d_reg[43]/CLK (1.6127 1.6365) RiseTrig slew=(0.1954 0.1637)

tx_core/tx_crc/crcpkt0/data48_d_reg[40]/CLK (1.6135 1.6373) RiseTrig slew=(0.1954 0.1637)

tx_core/tx_crc/crcpkt0/data48_d_reg[45]/CLK (1.6152 1.639) RiseTrig slew=(0.1954 0.1637)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[1]/CLK (1.6077 1.6302) RiseTrig slew=(0.2056 0.1715)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[3]/CLK (1.6161 1.6386) RiseTrig slew=(0.2056 0.1715)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[4]/CLK (1.6167 1.6391) RiseTrig slew=(0.2056 0.1715)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[2]/CLK (1.6103 1.6328) RiseTrig slew=(0.2056 0.1715)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[4]/CLK (1.617 1.6395) RiseTrig slew=(0.2056 0.1715)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[3]/CLK (1.6172 1.6396) RiseTrig slew=(0.2056 0.1715)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[0]/CLK (1.617 1.6395) RiseTrig slew=(0.2056 0.1715)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[3]/CLK (1.6075 1.63) RiseTrig slew=(0.2056 0.1715)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[1]/CLK (1.6083 1.6308) RiseTrig slew=(0.2056 0.1715)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[4]/CLK (1.6096 1.6321) RiseTrig slew=(0.2056 0.1715)

tx_core/tx_crc/crcpkt1/crc_reg[4]/CLK (1.6057 1.6282) RiseTrig slew=(0.2056 0.1715)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[2]/CLK (1.6067 1.6292) RiseTrig slew=(0.2056 0.1715)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[4]/CLK (1.6068 1.6293) RiseTrig slew=(0.2056 0.1715)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[2]/CLK (1.6066 1.6291) RiseTrig slew=(0.2056 0.1715)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[1]/CLK (1.6056 1.6281) RiseTrig slew=(0.2056 0.1715)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[2]/CLK (1.6146 1.6371) RiseTrig slew=(0.2056 0.1715)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[1]/CLK (1.6137 1.6362) RiseTrig slew=(0.2056 0.1715)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[0]/CLK (1.6047 1.6279) RiseTrig slew=(0.1939 0.162)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[0]/CLK (1.6151 1.6383) RiseTrig slew=(0.194 0.1621)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[0]/CLK (1.6137 1.6369) RiseTrig slew=(0.194 0.1621)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[4]/CLK (1.6143 1.6375) RiseTrig slew=(0.194 0.1621)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[3]/CLK (1.6123 1.6355) RiseTrig slew=(0.194 0.1621)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[2]/CLK (1.6147 1.6379) RiseTrig slew=(0.194 0.1621)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[1]/CLK (1.615 1.6382) RiseTrig slew=(0.194 0.1621)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[2]/CLK (1.6104 1.6336) RiseTrig slew=(0.1939 0.1621)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[1]/CLK (1.6133 1.6365) RiseTrig slew=(0.194 0.1621)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[0]/CLK (1.612 1.6352) RiseTrig slew=(0.194 0.1621)

tx_core/tx_crc/crcpkt1/crc_reg[2]/CLK (1.6145 1.6377) RiseTrig slew=(0.194 0.1622)

tx_core/tx_crc/crcpkt1/crc_reg[3]/CLK (1.6159 1.6391) RiseTrig slew=(0.194 0.1622)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[1]/CLK (1.6181 1.6413) RiseTrig slew=(0.194 0.1622)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[2]/CLK (1.6183 1.6416) RiseTrig slew=(0.194 0.1622)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[4]/CLK (1.6184 1.6416) RiseTrig slew=(0.194 0.1622)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[3]/CLK (1.6177 1.6409) RiseTrig slew=(0.194 0.1622)

tx_core/tx_crc/crcpkt1/crc_reg[1]/CLK (1.6132 1.6364) RiseTrig slew=(0.194 0.1621)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[3]/CLK (1.6096 1.6328) RiseTrig slew=(0.1939 0.1621)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[3]/CLK (1.6089 1.6321) RiseTrig slew=(0.1939 0.1621)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[8]/CLK (1.6285 1.6511) RiseTrig slew=(0.204 0.1708)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[7]/CLK (1.6281 1.6506) RiseTrig slew=(0.204 0.1708)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[6]/CLK (1.6283 1.6509) RiseTrig slew=(0.204 0.1708)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[5]/CLK (1.6267 1.6493) RiseTrig slew=(0.204 0.1708)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[7]/CLK (1.628 1.6506) RiseTrig slew=(0.204 0.1708)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[6]/CLK (1.6284 1.651) RiseTrig slew=(0.204 0.1708)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[8]/CLK (1.6329 1.6555) RiseTrig slew=(0.2039 0.1708)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[5]/CLK (1.6302 1.6528) RiseTrig slew=(0.204 0.1708)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[8]/CLK (1.6323 1.6549) RiseTrig slew=(0.2039 0.1708)

tx_core/tx_crc/crcpkt1/crc_reg[7]/CLK (1.6134 1.636) RiseTrig slew=(0.2037 0.1702)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[5]/CLK (1.6225 1.6451) RiseTrig slew=(0.204 0.1707)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[7]/CLK (1.6168 1.6394) RiseTrig slew=(0.2039 0.1705)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[6]/CLK (1.6139 1.6365) RiseTrig slew=(0.2038 0.1703)

tx_core/tx_crc/crcpkt1/crc_reg[8]/CLK (1.6116 1.6341) RiseTrig slew=(0.2037 0.1702)

tx_core/tx_crc/crcpkt1/crc_reg[6]/CLK (1.6125 1.6351) RiseTrig slew=(0.2037 0.1702)

tx_core/tx_crc/crcpkt1/crc_reg[5]/CLK (1.6131 1.6356) RiseTrig slew=(0.2037 0.1702)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[4]/CLK (1.5988 1.6225) RiseTrig slew=(0.1857 0.1553)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[5]/CLK (1.6048 1.6286) RiseTrig slew=(0.1858 0.1554)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[7]/CLK (1.6052 1.6289) RiseTrig slew=(0.1858 0.1554)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[5]/CLK (1.6052 1.6289) RiseTrig slew=(0.1858 0.1554)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[6]/CLK (1.5986 1.6223) RiseTrig slew=(0.1857 0.1553)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[7]/CLK (1.6053 1.629) RiseTrig slew=(0.1858 0.1554)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[6]/CLK (1.5983 1.622) RiseTrig slew=(0.1857 0.1553)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[8]/CLK (1.5989 1.6226) RiseTrig slew=(0.1857 0.1553)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[6]/CLK (1.6027 1.6264) RiseTrig slew=(0.1857 0.1554)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[7]/CLK (1.6044 1.6281) RiseTrig slew=(0.1858 0.1554)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[5]/CLK (1.6069 1.6307) RiseTrig slew=(0.1858 0.1554)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[6]/CLK (1.6071 1.6308) RiseTrig slew=(0.1858 0.1554)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[8]/CLK (1.6071 1.6308) RiseTrig slew=(0.1858 0.1554)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[7]/CLK (1.6068 1.6305) RiseTrig slew=(0.1858 0.1554)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[5]/CLK (1.6034 1.6271) RiseTrig slew=(0.1858 0.1554)

tx_core/tx_crc/crcpkt1/data64_d_reg[37]/CLK (1.6127 1.644) RiseTrig slew=(0.106 0.0909)

tx_core/tx_crc/crcpkt1/data64_d_reg[38]/CLK (1.6125 1.6438) RiseTrig slew=(0.106 0.0909)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[9]/CLK (1.613 1.6443) RiseTrig slew=(0.106 0.0909)

tx_core/tx_crc/crcpkt1/data64_d_reg[26]/CLK (1.6156 1.6469) RiseTrig slew=(0.106 0.091)

tx_core/tx_crc/crcpkt1/data64_d_reg[28]/CLK (1.6149 1.6462) RiseTrig slew=(0.106 0.0909)

tx_core/tx_crc/crcpkt1/data64_d_reg[29]/CLK (1.6154 1.6467) RiseTrig slew=(0.106 0.091)

tx_core/tx_crc/crcpkt1/data64_d_reg[31]/CLK (1.6149 1.6462) RiseTrig slew=(0.106 0.0909)

tx_core/tx_crc/crcpkt1/data_vld_reg/CLK (1.6166 1.6479) RiseTrig slew=(0.106 0.091)

tx_core/tx_crc/crcpkt1/data64_d_reg[32]/CLK (1.6105 1.6417) RiseTrig slew=(0.1066 0.0914)

tx_core/tx_crc/crcpkt1/data64_d_reg[23]/CLK (1.6143 1.6455) RiseTrig slew=(0.1066 0.0914)

tx_core/tx_crc/crcpkt1/data64_d_reg[24]/CLK (1.6144 1.6456) RiseTrig slew=(0.1066 0.0914)

tx_core/tx_crc/crcpkt1/data64_d_reg[27]/CLK (1.6135 1.6447) RiseTrig slew=(0.1066 0.0914)

tx_core/tx_crc/crcpkt1/data64_d_reg[30]/CLK (1.6144 1.6456) RiseTrig slew=(0.1066 0.0914)

tx_core/tx_crc/crcpkt1/data64_d_reg[33]/CLK (1.6112 1.6424) RiseTrig slew=(0.1066 0.0914)

tx_core/tx_crc/crcpkt1/data64_d_reg[34]/CLK (1.6137 1.6449) RiseTrig slew=(0.1066 0.0914)

tx_core/tx_crc/crcpkt1/data64_d_reg[35]/CLK (1.6144 1.6456) RiseTrig slew=(0.1066 0.0914)

tx_core/tx_crc/crcpkt1/data64_d_reg[36]/CLK (1.6137 1.6449) RiseTrig slew=(0.1066 0.0914)

tx_core/tx_crc/crcpkt1/data64_d_reg[40]/CLK (1.6143 1.6455) RiseTrig slew=(0.1066 0.0914)

tx_core/tx_crc/crcpkt1/data64_d_reg[43]/CLK (1.6131 1.6443) RiseTrig slew=(0.1066 0.0914)

tx_core/tx_crc/crcpkt1/data64_d_reg[25]/CLK (1.6144 1.6457) RiseTrig slew=(0.1066 0.0914)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[8]/CLK (1.6285 1.6591) RiseTrig slew=(0.1146 0.0985)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[9]/CLK (1.6246 1.6553) RiseTrig slew=(0.1148 0.0986)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[10]/CLK (1.6268 1.6575) RiseTrig slew=(0.1147 0.0985)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[9]/CLK (1.6267 1.6574) RiseTrig slew=(0.1147 0.0985)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[10]/CLK (1.6218 1.6525) RiseTrig slew=(0.1148 0.0985)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[9]/CLK (1.6269 1.6576) RiseTrig slew=(0.1147 0.0985)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[10]/CLK (1.6277 1.6584) RiseTrig slew=(0.1146 0.0985)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[9]/CLK (1.6246 1.6554) RiseTrig slew=(0.1154 0.0986)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[9]/CLK (1.6242 1.655) RiseTrig slew=(0.1154 0.0986)

tx_core/tx_crc/crcpkt1/crc_reg[10]/CLK (1.6221 1.6529) RiseTrig slew=(0.1154 0.0986)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[10]/CLK (1.6199 1.6507) RiseTrig slew=(0.1154 0.0986)

tx_core/tx_crc/crcpkt1/data64_d_reg[39]/CLK (1.62 1.6509) RiseTrig slew=(0.1154 0.0986)

tx_core/tx_crc/crcpkt1/data64_d_reg[41]/CLK (1.6197 1.6505) RiseTrig slew=(0.1154 0.0986)

tx_core/tx_crc/crcpkt1/data64_d_reg[42]/CLK (1.6209 1.6517) RiseTrig slew=(0.1154 0.0986)

tx_core/tx_crc/crcpkt1/crc_reg[9]/CLK (1.6157 1.6465) RiseTrig slew=(0.1154 0.0986)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[9]/CLK (1.6227 1.6535) RiseTrig slew=(0.1154 0.0986)

tx_core/axi_master/link_datain_1_d_reg[12]/CLK (1.6357 1.6635) RiseTrig slew=(0.1546 0.1308)

tx_core/axi_master/link_datain_1_d_reg[9]/CLK (1.6357 1.6635) RiseTrig slew=(0.1546 0.1308)

tx_core/axi_master/link_datain_1_d_reg[8]/CLK (1.6351 1.663) RiseTrig slew=(0.1546 0.1308)

tx_core/axi_master/link_datain_1_d_reg[7]/CLK (1.6344 1.6622) RiseTrig slew=(0.1546 0.1308)

tx_core/axi_master/link_datain_1_d_reg[6]/CLK (1.6333 1.6612) RiseTrig slew=(0.1546 0.1308)

tx_core/axi_master/link_datain_1_d_reg[1]/CLK (1.6329 1.6607) RiseTrig slew=(0.1546 0.1307)

tx_core/axi_master/link_datain_1_d_reg[18]/CLK (1.6351 1.663) RiseTrig slew=(0.1546 0.1308)

tx_core/axi_master/link_datain_1_d_reg[16]/CLK (1.6351 1.663) RiseTrig slew=(0.1546 0.1308)

tx_core/axi_master/link_datain_1_d_reg[15]/CLK (1.6359 1.6637) RiseTrig slew=(0.1546 0.1308)

tx_core/axi_master/link_datain_1_d_reg[14]/CLK (1.6359 1.6637) RiseTrig slew=(0.1546 0.1308)

tx_core/axi_master/link_datain_1_d_reg[13]/CLK (1.6355 1.6633) RiseTrig slew=(0.1546 0.1308)

tx_core/axi_master/link_datain_1_d_reg[11]/CLK (1.6323 1.6601) RiseTrig slew=(0.1546 0.1307)

tx_core/axi_master/link_datain_1_d_reg[10]/CLK (1.6353 1.6632) RiseTrig slew=(0.1546 0.1308)

tx_core/axi_master/link_datain_1_d_reg[0]/CLK (1.6327 1.6605) RiseTrig slew=(0.1546 0.1307)

tx_core/axi_master/link_datain_1_d_reg[17]/CLK (1.6307 1.6586) RiseTrig slew=(0.1546 0.1307)

tx_core/axi_master/pfifo_datain_1_d_reg[10]/CLK (1.6274 1.6552) RiseTrig slew=(0.1546 0.1307)

tx_core/axi_master/link_datain_2_d_reg[28]/CLK (1.6137 1.6421) RiseTrig slew=(0.1448 0.1223)

tx_core/axi_master/link_datain_1_d_reg[3]/CLK (1.6197 1.6481) RiseTrig slew=(0.1448 0.1223)

tx_core/axi_master/link_datain_2_d_reg[17]/CLK (1.6182 1.6466) RiseTrig slew=(0.1448 0.1223)

tx_core/axi_master/link_datain_1_d_reg[2]/CLK (1.6187 1.6471) RiseTrig slew=(0.1448 0.1223)

tx_core/axi_master/link_datain_1_d_reg[5]/CLK (1.6197 1.6481) RiseTrig slew=(0.1448 0.1223)

tx_core/axi_master/link_datain_2_d_reg[18]/CLK (1.6198 1.6482) RiseTrig slew=(0.1448 0.1223)

tx_core/axi_master/link_datain_2_d_reg[19]/CLK (1.6191 1.6475) RiseTrig slew=(0.1448 0.1223)

tx_core/axi_master/link_datain_2_d_reg[20]/CLK (1.6135 1.6419) RiseTrig slew=(0.1448 0.1223)

tx_core/axi_master/link_datain_2_d_reg[22]/CLK (1.6194 1.6478) RiseTrig slew=(0.1448 0.1223)

tx_core/axi_master/link_datain_2_d_reg[23]/CLK (1.6194 1.6478) RiseTrig slew=(0.1448 0.1223)

tx_core/axi_master/link_datain_2_d_reg[25]/CLK (1.6151 1.6435) RiseTrig slew=(0.1448 0.1223)

tx_core/axi_master/link_datain_2_d_reg[26]/CLK (1.6167 1.6451) RiseTrig slew=(0.1448 0.1223)

tx_core/axi_master/link_datain_2_d_reg[27]/CLK (1.6134 1.6418) RiseTrig slew=(0.1448 0.1223)

tx_core/axi_master/link_datain_2_d_reg[31]/CLK (1.6131 1.6415) RiseTrig slew=(0.1448 0.1223)

tx_core/axi_master/link_datain_2_d_reg[24]/CLK (1.6138 1.6422) RiseTrig slew=(0.1448 0.1223)

tx_core/axi_master/link_datain_2_d_reg[21]/CLK (1.6139 1.6423) RiseTrig slew=(0.1448 0.1223)

tx_core/axi_master/link_datain_1_d_reg[4]/CLK (1.6197 1.6481) RiseTrig slew=(0.1448 0.1223)

tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][3]/CLK (1.6168 1.6458) RiseTrig slew=(0.1352 0.1147)

tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][7]/CLK (1.6168 1.6459) RiseTrig slew=(0.1352 0.1147)

tx_core/axi_master/haddr2_d_reg[0]/CLK (1.6198 1.6488) RiseTrig slew=(0.1352 0.1146)

tx_core/axi_master/link_datain_2_d_reg[30]/CLK (1.6206 1.6496) RiseTrig slew=(0.1352 0.1146)

tx_core/axi_master/haddr2_d_reg[1]/CLK (1.6199 1.6489) RiseTrig slew=(0.1352 0.1146)

tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][6]/CLK (1.6123 1.6413) RiseTrig slew=(0.1352 0.1147)

tx_core/axi_master/link_datain_2_d_reg[29]/CLK (1.6209 1.6499) RiseTrig slew=(0.1352 0.1146)

tx_core/axi_master/pfifo_datain_ctrl2_d_reg[6]/CLK (1.6136 1.6426) RiseTrig slew=(0.1352 0.1147)

tx_core/axi_master/pfifo_frag_cnt_2_d_reg[6]/CLK (1.6104 1.6394) RiseTrig slew=(0.1352 0.1147)

tx_core/axi_master/pfifo_frag_cnt_2_d_reg[7]/CLK (1.6091 1.6381) RiseTrig slew=(0.1352 0.1147)

tx_core/axi_master/pfifo_frag_cnt_2_d_reg[5]/CLK (1.6092 1.6382) RiseTrig slew=(0.1352 0.1147)

tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][0]/CLK (1.6168 1.6458) RiseTrig slew=(0.1352 0.1147)

tx_core/axi_master/pfifo_frag_cnt_2_d_reg[2]/CLK (1.6206 1.649) RiseTrig slew=(0.1458 0.1233)

tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][1]/CLK (1.6222 1.6506) RiseTrig slew=(0.1457 0.1233)

tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][2]/CLK (1.6256 1.654) RiseTrig slew=(0.1457 0.1232)

tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][4]/CLK (1.6254 1.6539) RiseTrig slew=(0.1457 0.1232)

tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][5]/CLK (1.6253 1.6538) RiseTrig slew=(0.1457 0.1232)

tx_core/axi_master/pfifo_datain_ctrl2_d_reg[0]/CLK (1.624 1.6525) RiseTrig slew=(0.1457 0.1232)

tx_core/axi_master/pfifo_datain_ctrl2_d_reg[1]/CLK (1.624 1.6525) RiseTrig slew=(0.1457 0.1232)

tx_core/axi_master/pfifo_datain_ctrl2_d_reg[2]/CLK (1.6256 1.6541) RiseTrig slew=(0.1457 0.1232)

tx_core/axi_master/pfifo_datain_ctrl2_d_reg[3]/CLK (1.6251 1.6536) RiseTrig slew=(0.1457 0.1232)

tx_core/axi_master/pfifo_datain_ctrl2_d_reg[4]/CLK (1.6255 1.6539) RiseTrig slew=(0.1457 0.1232)

tx_core/axi_master/pfifo_datain_ctrl2_d_reg[5]/CLK (1.625 1.6534) RiseTrig slew=(0.1457 0.1232)

tx_core/axi_master/pfifo_frag_cnt_2_d_reg[0]/CLK (1.623 1.6514) RiseTrig slew=(0.1457 0.1233)

tx_core/axi_master/pfifo_frag_cnt_2_d_reg[1]/CLK (1.6222 1.6506) RiseTrig slew=(0.1457 0.1233)

tx_core/axi_master/pfifo_frag_cnt_2_d_reg[3]/CLK (1.6233 1.6517) RiseTrig slew=(0.1457 0.1233)

tx_core/axi_master/pfifo_frag_cnt_2_d_reg[4]/CLK (1.6234 1.6519) RiseTrig slew=(0.1457 0.1232)

tx_core/axi_master/pfifo_datain_2_d_reg[52]/CLK (1.6258 1.6542) RiseTrig slew=(0.1457 0.1232)

tx_core/axi_master/pfifo_frag_cnt_0_d_reg[0]/CLK (1.6402 1.6651) RiseTrig slew=(0.1972 0.165)

tx_core/axi_master/haddr2_d_reg[15]/CLK (1.6401 1.665) RiseTrig slew=(0.1972 0.165)

tx_core/axi_master/pfifo_frag_cnt_0_d_reg[5]/CLK (1.641 1.6659) RiseTrig slew=(0.1972 0.165)

tx_core/axi_master/haddr0_d_reg[28]/CLK (1.641 1.6659) RiseTrig slew=(0.1972 0.165)

tx_core/axi_master/pfifo_frag_cnt_0_d_reg[4]/CLK (1.6409 1.6658) RiseTrig slew=(0.1972 0.165)

tx_core/axi_master/haddr2_d_reg[28]/CLK (1.6407 1.6657) RiseTrig slew=(0.1972 0.165)

tx_core/axi_master/haddr2_d_reg[12]/CLK (1.6409 1.6659) RiseTrig slew=(0.1972 0.165)

tx_core/axi_master/pfifo_frag_cnt_0_d_reg[1]/CLK (1.6397 1.6646) RiseTrig slew=(0.1972 0.165)

tx_core/axi_master/haddr2_d_reg[13]/CLK (1.6411 1.666) RiseTrig slew=(0.1972 0.165)

tx_core/axi_master/pfifo_frag_cnt_0_d_reg[6]/CLK (1.6407 1.6656) RiseTrig slew=(0.1972 0.165)

tx_core/axi_master/pfifo_frag_cnt_0_d_reg[3]/CLK (1.6392 1.6641) RiseTrig slew=(0.1972 0.165)

tx_core/axi_master/pfifo_frag_cnt_0_d_reg[2]/CLK (1.6402 1.6651) RiseTrig slew=(0.1972 0.165)

tx_core/axi_master/pfifo_frag_cnt_0_d_reg[7]/CLK (1.6406 1.6655) RiseTrig slew=(0.1972 0.165)

tx_core/axi_master/haddr2_d_reg[16]/CLK (1.6378 1.6627) RiseTrig slew=(0.1972 0.165)

tx_core/axi_master/haddr2_d_reg[17]/CLK (1.6377 1.6626) RiseTrig slew=(0.1972 0.165)

tx_core/axi_master/haddr2_d_reg[2]/CLK (1.6394 1.6643) RiseTrig slew=(0.1972 0.165)

tx_core/axi_master/haddr2_d_reg[18]/CLK (1.6397 1.6646) RiseTrig slew=(0.1972 0.165)

tx_core/axi_master/haddr2_d_reg[19]/CLK (1.6394 1.6643) RiseTrig slew=(0.1972 0.165)

tx_core/axi_master/haddr2_d_reg[3]/CLK (1.6391 1.664) RiseTrig slew=(0.1972 0.165)

tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][2]/CLK (1.6399 1.6648) RiseTrig slew=(0.1972 0.165)

tx_core/axi_master/haddr2_d_reg[20]/CLK (1.6397 1.6647) RiseTrig slew=(0.1972 0.165)

tx_core/axi_master/pfifo_datain_ctrl0_d_reg[5]/CLK (1.6397 1.6646) RiseTrig slew=(0.1972 0.165)

tx_core/axi_master/haddr2_d_reg[11]/CLK (1.6208 1.647) RiseTrig slew=(0.1781 0.1493)

tx_core/axi_master/haddr2_d_reg[30]/CLK (1.6224 1.6486) RiseTrig slew=(0.1781 0.1493)

tx_core/axi_master/haddr2_d_reg[29]/CLK (1.6227 1.6489) RiseTrig slew=(0.1781 0.1493)

tx_core/axi_master/haddr2_d_reg[10]/CLK (1.6207 1.6469) RiseTrig slew=(0.1781 0.1493)

tx_core/axi_master/haddr2_d_reg[26]/CLK (1.6204 1.6466) RiseTrig slew=(0.1781 0.1493)

tx_core/axi_master/haddr0_d_reg[29]/CLK (1.6228 1.649) RiseTrig slew=(0.1781 0.1493)

tx_core/axi_master/haddr2_d_reg[14]/CLK (1.6225 1.6487) RiseTrig slew=(0.1781 0.1493)

tx_core/axi_master/haddr2_d_reg[8]/CLK (1.6187 1.6449) RiseTrig slew=(0.1781 0.1493)

tx_core/axi_master/haddr2_d_reg[9]/CLK (1.6194 1.6456) RiseTrig slew=(0.1781 0.1493)

tx_core/axi_master/haddr2_d_reg[31]/CLK (1.6224 1.6487) RiseTrig slew=(0.1781 0.1493)

tx_core/axi_master/haddr0_d_reg[31]/CLK (1.6222 1.6484) RiseTrig slew=(0.1781 0.1493)

tx_core/axi_master/haddr0_d_reg[30]/CLK (1.6221 1.6483) RiseTrig slew=(0.1781 0.1493)

tx_core/axi_master/pfifo_datain_2_d_reg[6]/CLK (1.619 1.6452) RiseTrig slew=(0.1781 0.1493)

tx_core/axi_master/haddr2_d_reg[25]/CLK (1.6173 1.6435) RiseTrig slew=(0.1781 0.1493)

tx_core/axi_master/haddr2_d_reg[24]/CLK (1.6192 1.6454) RiseTrig slew=(0.1781 0.1493)

tx_core/axi_master/haddr2_d_reg[27]/CLK (1.62 1.6462) RiseTrig slew=(0.1781 0.1493)

tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][4]/CLK (1.6203 1.6465) RiseTrig slew=(0.1781 0.1493)

tx_core/axi_master/pfifo_datain_2_d_reg[50]/CLK (1.6193 1.6455) RiseTrig slew=(0.1781 0.1493)

tx_core/axi_master/haddr2_d_reg[22]/CLK (1.6366 1.6626) RiseTrig slew=(0.1806 0.1514)

tx_core/axi_master/haddr2_d_reg[21]/CLK (1.6297 1.6557) RiseTrig slew=(0.1806 0.1515)

tx_core/axi_master/haddr2_d_reg[23]/CLK (1.6365 1.6625) RiseTrig slew=(0.1806 0.1514)

tx_core/axi_master/haddr2_d_reg[6]/CLK (1.6361 1.6621) RiseTrig slew=(0.1806 0.1514)

tx_core/axi_master/haddr2_d_reg[7]/CLK (1.6356 1.6615) RiseTrig slew=(0.1806 0.1514)

tx_core/axi_master/haddr2_d_reg[5]/CLK (1.6296 1.6556) RiseTrig slew=(0.1806 0.1515)

tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][0]/CLK (1.6338 1.6598) RiseTrig slew=(0.1806 0.1514)

tx_core/axi_master/haddr2_d_reg[4]/CLK (1.6294 1.6554) RiseTrig slew=(0.1806 0.1515)

tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][5]/CLK (1.6294 1.6554) RiseTrig slew=(0.1806 0.1515)

tx_core/axi_master/pfifo_datain_ctrl0_d_reg[4]/CLK (1.6381 1.6641) RiseTrig slew=(0.1806 0.1514)

tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][4]/CLK (1.638 1.664) RiseTrig slew=(0.1806 0.1514)

tx_core/axi_master/pfifo_datain_ctrl0_d_reg[1]/CLK (1.6377 1.6637) RiseTrig slew=(0.1806 0.1514)

tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][1]/CLK (1.6378 1.6638) RiseTrig slew=(0.1806 0.1514)

tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][6]/CLK (1.6374 1.6634) RiseTrig slew=(0.1806 0.1514)

tx_core/axi_master/pfifo_datain_ctrl0_d_reg[6]/CLK (1.6366 1.6626) RiseTrig slew=(0.1806 0.1514)

tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][7]/CLK (1.6376 1.6636) RiseTrig slew=(0.1806 0.1514)

tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][3]/CLK (1.6375 1.6635) RiseTrig slew=(0.1806 0.1514)

tx_core/axi_master/pfifo_datain_ctrl0_d_reg[0]/CLK (1.6353 1.6613) RiseTrig slew=(0.1806 0.1514)

tx_core/axi_master/pfifo_datain_ctrl0_d_reg[7]/CLK (1.6359 1.6619) RiseTrig slew=(0.1806 0.1514)

tx_core/axi_master/pfifo_datain_ctrl0_d_reg[3]/CLK (1.6357 1.6617) RiseTrig slew=(0.1806 0.1514)

tx_core/axi_master/pfifo_datain_ctrl0_d_reg[2]/CLK (1.6297 1.6557) RiseTrig slew=(0.1806 0.1515)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[4]/CLK (1.6239 1.6485) RiseTrig slew=(0.2065 0.1725)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[3]/CLK (1.6238 1.6484) RiseTrig slew=(0.2065 0.1725)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[1]/CLK (1.6239 1.6484) RiseTrig slew=(0.2065 0.1725)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[2]/CLK (1.6239 1.6485) RiseTrig slew=(0.2065 0.1725)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[4]/CLK (1.6169 1.6415) RiseTrig slew=(0.2063 0.1721)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[3]/CLK (1.6167 1.6413) RiseTrig slew=(0.2063 0.1721)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[3]/CLK (1.6167 1.6413) RiseTrig slew=(0.2063 0.1721)

tx_core/tx_crc/crcpkt0/crc_reg[2]/CLK (1.6315 1.656) RiseTrig slew=(0.2069 0.173)

tx_core/tx_crc/crcpkt0/crc_reg[1]/CLK (1.6368 1.6614) RiseTrig slew=(0.2069 0.1732)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[0]/CLK (1.6448 1.6693) RiseTrig slew=(0.2068 0.1732)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[2]/CLK (1.6432 1.6677) RiseTrig slew=(0.2068 0.1732)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[4]/CLK (1.6453 1.6698) RiseTrig slew=(0.2068 0.1732)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[3]/CLK (1.6451 1.6697) RiseTrig slew=(0.2068 0.1732)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[1]/CLK (1.6427 1.6673) RiseTrig slew=(0.2068 0.1732)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[0]/CLK (1.6453 1.6699) RiseTrig slew=(0.2067 0.1732)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[2]/CLK (1.6408 1.6654) RiseTrig slew=(0.2069 0.1732)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[1]/CLK (1.6418 1.6664) RiseTrig slew=(0.2069 0.1732)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[0]/CLK (1.6181 1.6428) RiseTrig slew=(0.2059 0.1716)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[0]/CLK (1.6187 1.6434) RiseTrig slew=(0.2059 0.1716)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[3]/CLK (1.6198 1.6444) RiseTrig slew=(0.2059 0.1716)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[4]/CLK (1.6195 1.6442) RiseTrig slew=(0.2059 0.1716)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[0]/CLK (1.6195 1.6442) RiseTrig slew=(0.2059 0.1716)

tx_core/tx_crc/crcpkt0/crc_reg[4]/CLK (1.6155 1.6402) RiseTrig slew=(0.2059 0.1716)

tx_core/tx_crc/crcpkt0/crc_reg[3]/CLK (1.6166 1.6413) RiseTrig slew=(0.2059 0.1716)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[4]/CLK (1.6137 1.6384) RiseTrig slew=(0.2059 0.1716)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[3]/CLK (1.6169 1.6416) RiseTrig slew=(0.2059 0.1716)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[1]/CLK (1.6183 1.643) RiseTrig slew=(0.2059 0.1716)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[2]/CLK (1.6171 1.6418) RiseTrig slew=(0.2059 0.1716)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[1]/CLK (1.6205 1.6452) RiseTrig slew=(0.2059 0.1716)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[2]/CLK (1.6193 1.644) RiseTrig slew=(0.2059 0.1716)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[1]/CLK (1.6261 1.6508) RiseTrig slew=(0.2059 0.1716)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[3]/CLK (1.6262 1.6509) RiseTrig slew=(0.2059 0.1716)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[4]/CLK (1.6243 1.649) RiseTrig slew=(0.2059 0.1716)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[1]/CLK (1.6264 1.6511) RiseTrig slew=(0.2059 0.1716)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[2]/CLK (1.6266 1.6512) RiseTrig slew=(0.2059 0.1716)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[2]/CLK (1.6265 1.6512) RiseTrig slew=(0.2059 0.1716)

tx_core/tx_crc/crcpkt2/dataout_reg[17]/CLK (1.6397 1.6733) RiseTrig slew=(0.0961 0.0828)

tx_core/tx_crc/crcpkt2/dataout_reg[18]/CLK (1.6391 1.6727) RiseTrig slew=(0.0961 0.0828)

tx_core/tx_crc/crcpkt2/dataout_reg[19]/CLK (1.6397 1.6733) RiseTrig slew=(0.0961 0.0828)

tx_core/tx_crc/crcpkt2/dataout_reg[20]/CLK (1.6389 1.6725) RiseTrig slew=(0.0961 0.0828)

tx_core/tx_crc/crcpkt2/dataout_reg[21]/CLK (1.6392 1.6728) RiseTrig slew=(0.0961 0.0828)

tx_core/tx_crc/crcpkt2/dataout_reg[22]/CLK (1.6393 1.6729) RiseTrig slew=(0.0961 0.0828)

tx_core/tx_crc/crcpkt2/dataout_reg[25]/CLK (1.6394 1.673) RiseTrig slew=(0.0961 0.0828)

tx_core/tx_crc/crcpkt2/dataout_reg[27]/CLK (1.6367 1.6703) RiseTrig slew=(0.0961 0.0828)

tx_core/tx_crc/crcpkt2/dataout_reg[28]/CLK (1.6396 1.6732) RiseTrig slew=(0.0961 0.0828)

tx_core/tx_crc/crcpkt2/dataout_reg[23]/CLK (1.6328 1.6664) RiseTrig slew=(0.096 0.0827)

tx_core/tx_crc/crcpkt2/data8_d_reg[3]/CLK (1.645 1.6785) RiseTrig slew=(0.0973 0.0841)

tx_core/tx_crc/crcpkt2/data8_d_reg[5]/CLK (1.6449 1.6784) RiseTrig slew=(0.0973 0.0841)

tx_core/tx_crc/crcpkt2/data8_d_reg[6]/CLK (1.6438 1.6773) RiseTrig slew=(0.0973 0.0841)

tx_core/tx_crc/crcpkt2/data8_d_reg[7]/CLK (1.6448 1.6782) RiseTrig slew=(0.0973 0.0841)

tx_core/tx_crc/crcpkt2/data8_d_reg[4]/CLK (1.6451 1.6785) RiseTrig slew=(0.0973 0.0841)

tx_core/tx_crc/crcpkt2/dataout_reg[26]/CLK (1.632 1.6653) RiseTrig slew=(0.0995 0.0855)

tx_core/tx_crc/crcpkt2/dataout_reg[29]/CLK (1.6372 1.6705) RiseTrig slew=(0.0995 0.0855)

tx_core/tx_crc/crcpkt2/dataout_reg[30]/CLK (1.6357 1.669) RiseTrig slew=(0.0995 0.0855)

tx_core/tx_crc/crcpkt2/dataout_reg[4]/CLK (1.6345 1.6678) RiseTrig slew=(0.0995 0.0855)

tx_core/tx_crc/crcpkt2/dataout_reg[7]/CLK (1.6369 1.6702) RiseTrig slew=(0.0995 0.0855)

tx_core/tx_crc/crcpkt2/dataout_reg[24]/CLK (1.6319 1.6652) RiseTrig slew=(0.0995 0.0855)

tx_core/tx_crc/crcpkt2/dataout_reg[3]/CLK (1.6373 1.6706) RiseTrig slew=(0.0995 0.0855)

tx_core/tx_crc/crcpkt2/dataout_reg[2]/CLK (1.6369 1.6702) RiseTrig slew=(0.0995 0.0855)

tx_core/tx_crc/crcpkt2/dataout_reg[6]/CLK (1.6372 1.6705) RiseTrig slew=(0.0995 0.0855)

tx_core/tx_crc/crcpkt2/dataout_reg[16]/CLK (1.6375 1.6708) RiseTrig slew=(0.0995 0.0855)

tx_core/tx_crc/crcpkt2/dataout_reg[9]/CLK (1.6441 1.6771) RiseTrig slew=(0.1045 0.0897)

tx_core/tx_crc/crcpkt2/dataout_reg[8]/CLK (1.644 1.677) RiseTrig slew=(0.1045 0.0897)

tx_core/tx_crc/crcpkt2/dataout_reg[5]/CLK (1.6407 1.6737) RiseTrig slew=(0.1045 0.0896)

tx_core/tx_crc/crcpkt2/dataout_reg[1]/CLK (1.6436 1.6766) RiseTrig slew=(0.1045 0.0897)

tx_core/tx_crc/crcpkt2/dataout_reg[15]/CLK (1.6407 1.6737) RiseTrig slew=(0.1045 0.0896)

tx_core/tx_crc/crcpkt2/dataout_reg[14]/CLK (1.644 1.677) RiseTrig slew=(0.1045 0.0897)

tx_core/tx_crc/crcpkt2/dataout_reg[13]/CLK (1.6419 1.6749) RiseTrig slew=(0.1045 0.0896)

tx_core/tx_crc/crcpkt2/dataout_reg[12]/CLK (1.6439 1.6769) RiseTrig slew=(0.1045 0.0897)

tx_core/tx_crc/crcpkt2/dataout_reg[11]/CLK (1.6434 1.6763) RiseTrig slew=(0.1045 0.0897)

tx_core/tx_crc/crcpkt2/dataout_reg[10]/CLK (1.6436 1.6765) RiseTrig slew=(0.1045 0.0897)

tx_core/tx_crc/crcpkt2/dataout_reg[0]/CLK (1.6432 1.6762) RiseTrig slew=(0.1045 0.0897)

tx_core/tx_crc/crcpkt2/data56_d_reg[35]/CLK (1.6396 1.6681) RiseTrig slew=(0.1587 0.1333)

tx_core/tx_crc/crcpkt2/data56_d_reg[34]/CLK (1.6397 1.6682) RiseTrig slew=(0.1587 0.1333)

tx_core/tx_crc/crcpkt2/dataout_reg[41]/CLK (1.6423 1.6708) RiseTrig slew=(0.1587 0.1333)

tx_core/tx_crc/crcpkt2/dataout_reg[53]/CLK (1.6406 1.6691) RiseTrig slew=(0.1587 0.1333)

tx_core/tx_crc/crcpkt2/dataout_reg[58]/CLK (1.6418 1.6703) RiseTrig slew=(0.1587 0.1333)

tx_core/tx_crc/crcpkt2/dataout_reg[60]/CLK (1.6423 1.6709) RiseTrig slew=(0.1587 0.1333)

tx_core/tx_crc/crcpkt2/dataout_reg[59]/CLK (1.6389 1.6674) RiseTrig slew=(0.1587 0.1333)

tx_core/tx_crc/crcpkt2/dataout_reg[33]/CLK (1.6442 1.6727) RiseTrig slew=(0.1587 0.1333)

tx_core/tx_crc/crcpkt2/dataout_reg[34]/CLK (1.6444 1.6729) RiseTrig slew=(0.1587 0.1333)

tx_core/tx_crc/crcpkt2/dataout_reg[37]/CLK (1.6443 1.6728) RiseTrig slew=(0.1587 0.1333)

tx_core/tx_crc/crcpkt2/dataout_reg[38]/CLK (1.6435 1.672) RiseTrig slew=(0.1587 0.1333)

tx_core/tx_crc/crcpkt2/dataout_reg[40]/CLK (1.6443 1.6728) RiseTrig slew=(0.1587 0.1333)

tx_core/tx_crc/crcpkt2/dataout_reg[47]/CLK (1.6444 1.6729) RiseTrig slew=(0.1587 0.1333)

tx_core/tx_crc/crcpkt2/dataout_reg[49]/CLK (1.6431 1.6716) RiseTrig slew=(0.1587 0.1333)

tx_core/tx_crc/crcpkt2/dataout_reg[56]/CLK (1.6423 1.6709) RiseTrig slew=(0.1587 0.1333)

tx_core/tx_crc/crcpkt2/dataout_reg[61]/CLK (1.6446 1.6731) RiseTrig slew=(0.1587 0.1333)

tx_core/tx_crc/crcpkt2/dataout_reg[62]/CLK (1.6446 1.6731) RiseTrig slew=(0.1587 0.1333)

tx_core/tx_crc/crcpkt2/dataout_reg[39]/CLK (1.6422 1.6707) RiseTrig slew=(0.1587 0.1333)

tx_core/tx_crc/crcpkt2/dataout_reg[35]/CLK (1.6477 1.6754) RiseTrig slew=(0.1701 0.1426)

tx_core/tx_crc/crcpkt2/dataout_reg[36]/CLK (1.6398 1.6675) RiseTrig slew=(0.1701 0.1426)

tx_core/tx_crc/crcpkt2/crc_vld_2d_reg/CLK (1.6421 1.6698) RiseTrig slew=(0.1701 0.1426)

tx_core/tx_crc/crcpkt2/dataout_reg[57]/CLK (1.6398 1.6675) RiseTrig slew=(0.1701 0.1426)

tx_core/tx_crc/crcpkt2/dataout_reg[52]/CLK (1.6418 1.6695) RiseTrig slew=(0.1701 0.1426)

tx_core/tx_crc/crcpkt2/dataout_reg[50]/CLK (1.642 1.6697) RiseTrig slew=(0.1701 0.1426)

tx_core/tx_crc/crcpkt2/dataout_reg[45]/CLK (1.641 1.6687) RiseTrig slew=(0.1701 0.1426)

tx_core/tx_crc/crcpkt2/dataout_reg[31]/CLK (1.6414 1.6691) RiseTrig slew=(0.1701 0.1426)

tx_core/tx_crc/crcpkt2/dataout_reg[32]/CLK (1.6455 1.6732) RiseTrig slew=(0.1701 0.1426)

tx_core/tx_crc/crcpkt2/dataout_reg[42]/CLK (1.6478 1.6755) RiseTrig slew=(0.1701 0.1426)

tx_core/tx_crc/crcpkt2/dataout_reg[43]/CLK (1.6478 1.6755) RiseTrig slew=(0.1701 0.1426)

tx_core/tx_crc/crcpkt2/dataout_reg[44]/CLK (1.6444 1.6721) RiseTrig slew=(0.1701 0.1426)

tx_core/tx_crc/crcpkt2/dataout_reg[46]/CLK (1.6476 1.6753) RiseTrig slew=(0.1701 0.1426)

tx_core/tx_crc/crcpkt2/dataout_reg[48]/CLK (1.6478 1.6755) RiseTrig slew=(0.1701 0.1426)

tx_core/tx_crc/crcpkt2/dataout_reg[51]/CLK (1.6473 1.675) RiseTrig slew=(0.1701 0.1426)

tx_core/tx_crc/crcpkt2/dataout_reg[55]/CLK (1.6435 1.6712) RiseTrig slew=(0.1701 0.1426)

tx_core/tx_crc/crcpkt2/dataout_reg[63]/CLK (1.6434 1.6711) RiseTrig slew=(0.1701 0.1426)

tx_core/tx_crc/crcpkt2/dataout_reg[54]/CLK (1.6469 1.6746) RiseTrig slew=(0.1701 0.1426)

tx_core/tx_crc/crcpkt0/crc_vld_d_reg/CLK (1.6518 1.6808) RiseTrig slew=(0.1615 0.1359)

tx_core/tx_crc/crcpkt0/data16_d_reg[11]/CLK (1.6494 1.6784) RiseTrig slew=(0.1615 0.1359)

tx_core/tx_crc/crcpkt0/data32_d_reg[30]/CLK (1.6501 1.6791) RiseTrig slew=(0.1615 0.1359)

tx_core/tx_crc/crcpkt0/data32_d_reg[25]/CLK (1.6503 1.6793) RiseTrig slew=(0.1615 0.1359)

tx_core/tx_crc/crcpkt0/data32_d_reg[18]/CLK (1.6509 1.6799) RiseTrig slew=(0.1615 0.1359)

tx_core/tx_crc/crcpkt0/data32_d_reg[31]/CLK (1.651 1.68) RiseTrig slew=(0.1615 0.1359)

tx_core/tx_crc/crcpkt0/data32_d_reg[20]/CLK (1.6546 1.6837) RiseTrig slew=(0.1615 0.1359)

tx_core/tx_crc/crcpkt0/data32_d_reg[23]/CLK (1.6553 1.6843) RiseTrig slew=(0.1615 0.1359)

tx_core/tx_crc/crcpkt0/data32_d_reg[27]/CLK (1.6553 1.6843) RiseTrig slew=(0.1615 0.1359)

tx_core/tx_crc/crcpkt0/data32_d_reg[26]/CLK (1.6554 1.6844) RiseTrig slew=(0.1615 0.1359)

tx_core/tx_crc/crcpkt0/data16_d_reg[8]/CLK (1.656 1.685) RiseTrig slew=(0.1615 0.1359)

tx_core/tx_crc/crcpkt0/data16_d_reg[3]/CLK (1.6559 1.685) RiseTrig slew=(0.1615 0.1359)

tx_core/tx_crc/crcpkt0/data32_d_reg[19]/CLK (1.6426 1.673) RiseTrig slew=(0.1399 0.1182)

tx_core/tx_crc/crcpkt0/data32_d_reg[17]/CLK (1.6426 1.673) RiseTrig slew=(0.1399 0.1182)

tx_core/tx_crc/crcpkt0/data32_d_reg[16]/CLK (1.641 1.6714) RiseTrig slew=(0.1399 0.1182)

tx_core/tx_crc/crcpkt0/data32_d_reg[21]/CLK (1.6386 1.669) RiseTrig slew=(0.1399 0.1182)

tx_core/tx_crc/crcpkt0/data16_d_reg[5]/CLK (1.6427 1.6731) RiseTrig slew=(0.1399 0.1182)

tx_core/tx_crc/crcpkt0/data16_d_reg[13]/CLK (1.6433 1.6737) RiseTrig slew=(0.1399 0.1182)

tx_core/tx_crc/crcpkt0/data16_d_reg[15]/CLK (1.6432 1.6736) RiseTrig slew=(0.1399 0.1182)

tx_core/tx_crc/crcpkt0/data32_d_reg[29]/CLK (1.6433 1.6737) RiseTrig slew=(0.1399 0.1182)

tx_core/tx_crc/crcpkt0/data8_d_reg[2]/CLK (1.6378 1.6682) RiseTrig slew=(0.1399 0.1182)

tx_core/tx_crc/crcpkt0/data8_d_reg[0]/CLK (1.6381 1.6685) RiseTrig slew=(0.1399 0.1182)

tx_core/tx_crc/crcpkt0/data8_d_reg[1]/CLK (1.6375 1.6679) RiseTrig slew=(0.1399 0.1182)

tx_core/tx_crc/crcpkt0/data32_d_reg[28]/CLK (1.6369 1.6673) RiseTrig slew=(0.1399 0.1182)

tx_core/tx_crc/crcpkt0/data16_d_reg[9]/CLK (1.6308 1.6621) RiseTrig slew=(0.124 0.1056)

tx_core/tx_crc/crcpkt0/data16_d_reg[14]/CLK (1.6283 1.6596) RiseTrig slew=(0.1241 0.1056)

tx_core/tx_crc/crcpkt0/data32_d_reg[22]/CLK (1.6308 1.6621) RiseTrig slew=(0.124 0.1056)

tx_core/tx_crc/crcpkt0/data32_d_reg[24]/CLK (1.6296 1.6609) RiseTrig slew=(0.124 0.1056)

tx_core/tx_crc/crcpkt0/data16_d_reg[2]/CLK (1.6321 1.6634) RiseTrig slew=(0.124 0.1056)

tx_core/tx_crc/crcpkt0/data16_d_reg[1]/CLK (1.6321 1.6634) RiseTrig slew=(0.124 0.1056)

tx_core/tx_crc/crcpkt0/data16_d_reg[12]/CLK (1.6317 1.663) RiseTrig slew=(0.124 0.1056)

tx_core/tx_crc/crcpkt0/data16_d_reg[0]/CLK (1.6314 1.6627) RiseTrig slew=(0.124 0.1056)

tx_core/tx_crc/crcpkt0/data16_d_reg[7]/CLK (1.6317 1.663) RiseTrig slew=(0.124 0.1056)

tx_core/tx_crc/crcpkt0/data16_d_reg[6]/CLK (1.6317 1.663) RiseTrig slew=(0.124 0.1056)

tx_core/tx_crc/crcpkt0/data16_d_reg[10]/CLK (1.6312 1.6625) RiseTrig slew=(0.124 0.1056)

tx_core/tx_crc/crcpkt0/data16_d_reg[4]/CLK (1.6312 1.6625) RiseTrig slew=(0.124 0.1056)

tx_core/tx_crc/crcpkt0/data48_d_reg[6]/CLK (1.6429 1.6736) RiseTrig slew=(0.1348 0.1141)

tx_core/tx_crc/crcpkt0/data48_d_reg[1]/CLK (1.6428 1.6735) RiseTrig slew=(0.1348 0.1141)

tx_core/tx_crc/crcpkt0/data48_d_reg[7]/CLK (1.6428 1.6735) RiseTrig slew=(0.1348 0.1141)

tx_core/tx_crc/crcpkt0/data48_d_reg[4]/CLK (1.6427 1.6734) RiseTrig slew=(0.1348 0.1141)

tx_core/tx_crc/crcpkt0/data48_d_reg[5]/CLK (1.6421 1.6728) RiseTrig slew=(0.1348 0.1141)

tx_core/tx_crc/crcpkt0/data48_d_reg[8]/CLK (1.639 1.6697) RiseTrig slew=(0.1348 0.1141)

tx_core/tx_crc/crcpkt0/data48_d_reg[9]/CLK (1.6412 1.6719) RiseTrig slew=(0.1348 0.1141)

tx_core/tx_crc/crcpkt0/data48_d_reg[10]/CLK (1.6397 1.6704) RiseTrig slew=(0.1348 0.1141)

tx_core/tx_crc/crcpkt0/data48_d_reg[11]/CLK (1.6376 1.6683) RiseTrig slew=(0.1348 0.1141)

tx_core/tx_crc/crcpkt0/data40_d_reg[18]/CLK (1.6391 1.6698) RiseTrig slew=(0.1348 0.1141)

tx_core/tx_crc/crcpkt0/data40_d_reg[17]/CLK (1.6389 1.6696) RiseTrig slew=(0.1348 0.1141)

tx_core/tx_crc/crcpkt0/data40_d_reg[24]/CLK (1.6384 1.6691) RiseTrig slew=(0.1348 0.1141)

tx_core/tx_crc/crcpkt0/data40_d_reg[35]/CLK (1.6386 1.6693) RiseTrig slew=(0.1348 0.1141)

tx_core/tx_crc/crcpkt0/data48_d_reg[2]/CLK (1.6374 1.6682) RiseTrig slew=(0.1323 0.112)

tx_core/tx_crc/crcpkt0/data48_d_reg[0]/CLK (1.6373 1.6681) RiseTrig slew=(0.1323 0.112)

tx_core/tx_crc/crcpkt0/data48_d_reg[3]/CLK (1.6371 1.6679) RiseTrig slew=(0.1323 0.112)

tx_core/tx_crc/crcpkt0/data40_d_reg[34]/CLK (1.6451 1.676) RiseTrig slew=(0.1323 0.1121)

tx_core/tx_crc/crcpkt0/data40_d_reg[33]/CLK (1.6451 1.6759) RiseTrig slew=(0.1323 0.1121)

tx_core/tx_crc/crcpkt0/data40_d_reg[32]/CLK (1.6448 1.6756) RiseTrig slew=(0.1323 0.1121)

tx_core/tx_crc/crcpkt0/data40_d_reg[39]/CLK (1.6428 1.6736) RiseTrig slew=(0.1323 0.1121)

tx_core/tx_crc/crcpkt0/data40_d_reg[37]/CLK (1.6439 1.6747) RiseTrig slew=(0.1323 0.1121)

tx_core/tx_crc/crcpkt0/data40_d_reg[29]/CLK (1.6446 1.6754) RiseTrig slew=(0.1323 0.1121)

tx_core/tx_crc/crcpkt0/data40_d_reg[26]/CLK (1.6409 1.6717) RiseTrig slew=(0.1323 0.1121)

tx_core/tx_crc/crcpkt0/data40_d_reg[21]/CLK (1.6415 1.6723) RiseTrig slew=(0.1323 0.1121)

tx_core/tx_crc/crcpkt0/data40_d_reg[27]/CLK (1.6307 1.6623) RiseTrig slew=(0.1189 0.101)

tx_core/tx_crc/crcpkt0/data40_d_reg[16]/CLK (1.6313 1.663) RiseTrig slew=(0.1189 0.101)

tx_core/tx_crc/crcpkt0/data40_d_reg[25]/CLK (1.6326 1.6643) RiseTrig slew=(0.1189 0.101)

tx_core/tx_crc/crcpkt0/data40_d_reg[36]/CLK (1.6327 1.6643) RiseTrig slew=(0.1189 0.101)

tx_core/tx_crc/crcpkt0/data40_d_reg[31]/CLK (1.6328 1.6645) RiseTrig slew=(0.1189 0.101)

tx_core/tx_crc/crcpkt0/data40_d_reg[38]/CLK (1.6327 1.6643) RiseTrig slew=(0.1189 0.101)

tx_core/tx_crc/crcpkt0/data40_d_reg[23]/CLK (1.6323 1.6639) RiseTrig slew=(0.1189 0.101)

tx_core/tx_crc/crcpkt0/data40_d_reg[22]/CLK (1.6321 1.6637) RiseTrig slew=(0.1189 0.101)

tx_core/tx_crc/crcpkt0/data40_d_reg[19]/CLK (1.6321 1.6637) RiseTrig slew=(0.1189 0.101)

tx_core/tx_crc/crcpkt0/data40_d_reg[20]/CLK (1.6328 1.6644) RiseTrig slew=(0.1189 0.101)

tx_core/tx_crc/crcpkt0/data40_d_reg[28]/CLK (1.6328 1.6644) RiseTrig slew=(0.1189 0.101)

tx_core/tx_crc/crcpkt0/data40_d_reg[30]/CLK (1.6329 1.6645) RiseTrig slew=(0.1189 0.101)

tx_core/axi_master/pfifo_datain_1_d_reg[56]/CLK (1.5963 1.6232) RiseTrig slew=(0.1332 0.1119)

tx_core/axi_master/pfifo_datain_1_d_reg[61]/CLK (1.5959 1.6229) RiseTrig slew=(0.1332 0.1119)

tx_core/axi_master/pfifo_datain_1_d_reg[60]/CLK (1.5959 1.6229) RiseTrig slew=(0.1332 0.1119)

tx_core/axi_master/pfifo_datain_1_d_reg[59]/CLK (1.5928 1.6197) RiseTrig slew=(0.1332 0.112)

tx_core/axi_master/pfifo_datain_1_d_reg[58]/CLK (1.5883 1.6153) RiseTrig slew=(0.1332 0.1121)

tx_core/axi_master/pfifo_datain_1_d_reg[54]/CLK (1.5964 1.6234) RiseTrig slew=(0.1332 0.1119)

tx_core/axi_master/pfifo_datain_1_d_reg[53]/CLK (1.5954 1.6224) RiseTrig slew=(0.1332 0.1119)

tx_core/axi_master/pfifo_datain_1_d_reg[51]/CLK (1.5915 1.6185) RiseTrig slew=(0.1332 0.1121)

tx_core/axi_master/pfifo_datain_1_d_reg[48]/CLK (1.5944 1.6214) RiseTrig slew=(0.1332 0.112)

tx_core/axi_master/pfifo_datain_1_d_reg[47]/CLK (1.5917 1.6186) RiseTrig slew=(0.1332 0.1121)

tx_core/axi_master/pfifo_datain_1_d_reg[46]/CLK (1.595 1.622) RiseTrig slew=(0.1332 0.1119)

tx_core/axi_master/pfifo_datain_1_d_reg[42]/CLK (1.5966 1.6235) RiseTrig slew=(0.1333 0.1119)

tx_core/axi_master/pfifo_datain_1_d_reg[41]/CLK (1.5895 1.6165) RiseTrig slew=(0.1332 0.1121)

tx_core/axi_master/pfifo_datain_1_d_reg[43]/CLK (1.5936 1.6205) RiseTrig slew=(0.1332 0.112)

tx_core/axi_master/pfifo_datain_1_d_reg[44]/CLK (1.5708 1.5987) RiseTrig slew=(0.118 0.0992)

tx_core/axi_master/pfifo_datain_1_d_reg[55]/CLK (1.5742 1.6021) RiseTrig slew=(0.118 0.0992)

tx_core/axi_master/pfifo_datain_0_d_reg[33]/CLK (1.5724 1.6003) RiseTrig slew=(0.118 0.0992)

tx_core/axi_master/pfifo_datain_1_d_reg[45]/CLK (1.571 1.5989) RiseTrig slew=(0.118 0.0992)

tx_core/axi_master/pfifo_datain_1_d_reg[49]/CLK (1.5733 1.6012) RiseTrig slew=(0.118 0.0992)

tx_core/axi_master/pfifo_datain_1_d_reg[62]/CLK (1.5709 1.5988) RiseTrig slew=(0.118 0.0992)

tx_core/axi_master/pfifo_datain_1_d_reg[63]/CLK (1.5742 1.6021) RiseTrig slew=(0.118 0.0992)

tx_core/axi_master/pfifo_datain_2_d_reg[63]/CLK (1.5744 1.6023) RiseTrig slew=(0.118 0.0992)

tx_core/axi_master/pfifo_datain_2_d_reg[53]/CLK (1.5745 1.6024) RiseTrig slew=(0.118 0.0992)

tx_core/axi_master/pfifo_datain_1_d_reg[57]/CLK (1.5707 1.5986) RiseTrig slew=(0.118 0.0992)

tx_core/axi_master/pfifo_datain_1_d_reg[40]/CLK (1.572 1.5999) RiseTrig slew=(0.118 0.0992)

tx_core/axi_master/pfifo_datain_0_d_reg[10]/CLK (1.5762 1.6042) RiseTrig slew=(0.1169 0.0985)

tx_core/axi_master/pfifo_datain_0_d_reg[23]/CLK (1.576 1.604) RiseTrig slew=(0.1169 0.0985)

tx_core/axi_master/pfifo_datain_0_d_reg[30]/CLK (1.576 1.604) RiseTrig slew=(0.1169 0.0985)

tx_core/axi_master/pfifo_datain_0_d_reg[31]/CLK (1.5763 1.6043) RiseTrig slew=(0.1169 0.0985)

tx_core/axi_master/pfifo_datain_0_d_reg[16]/CLK (1.5788 1.6068) RiseTrig slew=(0.1169 0.0985)

tx_core/axi_master/pfifo_datain_0_d_reg[21]/CLK (1.5776 1.6056) RiseTrig slew=(0.1169 0.0985)

tx_core/axi_master/pfifo_datain_0_d_reg[19]/CLK (1.5783 1.6063) RiseTrig slew=(0.1169 0.0985)

tx_core/axi_master/pfifo_datain_0_d_reg[18]/CLK (1.5787 1.6067) RiseTrig slew=(0.1169 0.0985)

tx_core/axi_master/pfifo_datain_0_d_reg[17]/CLK (1.5771 1.6051) RiseTrig slew=(0.1169 0.0985)

tx_core/axi_master/pfifo_datain_0_d_reg[28]/CLK (1.5759 1.6039) RiseTrig slew=(0.1169 0.0985)

tx_core/axi_master/pfifo_datain_0_d_reg[22]/CLK (1.576 1.604) RiseTrig slew=(0.1169 0.0985)

tx_core/axi_master/pfifo_datain_0_d_reg[27]/CLK (1.5771 1.6064) RiseTrig slew=(0.1024 0.0865)

tx_core/axi_master/pfifo_datain_0_d_reg[26]/CLK (1.5754 1.6047) RiseTrig slew=(0.1024 0.0865)

tx_core/axi_master/pfifo_datain_0_d_reg[20]/CLK (1.5756 1.6049) RiseTrig slew=(0.1024 0.0865)

tx_core/axi_master/pfifo_datain_0_d_reg[24]/CLK (1.5787 1.608) RiseTrig slew=(0.1024 0.0866)

tx_core/axi_master/pfifo_datain_0_d_reg[25]/CLK (1.5772 1.6065) RiseTrig slew=(0.1024 0.0865)

tx_core/axi_master/pfifo_datain_0_d_reg[32]/CLK (1.5805 1.6098) RiseTrig slew=(0.1024 0.0866)

tx_core/axi_master/pfifo_datain_1_d_reg[50]/CLK (1.5824 1.6117) RiseTrig slew=(0.1024 0.0866)

tx_core/axi_master/pfifo_datain_0_d_reg[34]/CLK (1.5816 1.6109) RiseTrig slew=(0.1024 0.0866)

tx_core/axi_master/pfifo_datain_1_d_reg[52]/CLK (1.5825 1.6118) RiseTrig slew=(0.1024 0.0866)

tx_core/axi_master/pfifo_datain_0_d_reg[11]/CLK (1.5733 1.6028) RiseTrig slew=(0.0989 0.0836)

tx_core/axi_master/pfifo_datain_0_d_reg[2]/CLK (1.5776 1.6071) RiseTrig slew=(0.0989 0.0836)

tx_core/axi_master/pfifo_datain_0_d_reg[1]/CLK (1.5776 1.6071) RiseTrig slew=(0.0989 0.0836)

tx_core/axi_master/pfifo_datain_0_d_reg[15]/CLK (1.5745 1.604) RiseTrig slew=(0.0989 0.0836)

tx_core/axi_master/pfifo_datain_0_d_reg[14]/CLK (1.5743 1.6038) RiseTrig slew=(0.0989 0.0836)

tx_core/axi_master/pfifo_datain_0_d_reg[13]/CLK (1.5772 1.6067) RiseTrig slew=(0.0989 0.0836)

tx_core/axi_master/pfifo_datain_0_d_reg[12]/CLK (1.5759 1.6054) RiseTrig slew=(0.0989 0.0836)

tx_core/axi_master/pfifo_datain_0_d_reg[0]/CLK (1.5766 1.606) RiseTrig slew=(0.0989 0.0836)

tx_core/axi_master/pfifo_datain_0_d_reg[29]/CLK (1.5739 1.6034) RiseTrig slew=(0.0989 0.0836)

tx_core/axi_master/pfifo_datain_1_d_reg[4]/CLK (1.5851 1.6142) RiseTrig slew=(0.1054 0.089)

tx_core/axi_master/pfifo_datain_1_d_reg[5]/CLK (1.5852 1.6143) RiseTrig slew=(0.1054 0.089)

tx_core/axi_master/pfifo_datain_1_d_reg[7]/CLK (1.5846 1.6137) RiseTrig slew=(0.1054 0.089)

tx_core/axi_master/pfifo_datain_1_d_reg[8]/CLK (1.5835 1.6126) RiseTrig slew=(0.1054 0.089)

tx_core/axi_master/pfifo_datain_1_d_reg[9]/CLK (1.5833 1.6124) RiseTrig slew=(0.1054 0.089)

tx_core/axi_master/pfifo_datain_1_d_reg[6]/CLK (1.5854 1.6145) RiseTrig slew=(0.1054 0.089)

tx_core/axi_master/pfifo_datain_2_d_reg[0]/CLK (1.5764 1.6055) RiseTrig slew=(0.1054 0.0889)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[16]/CLK (1.5797 1.6082) RiseTrig slew=(0.1221 0.1023)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[16]/CLK (1.5795 1.608) RiseTrig slew=(0.1221 0.1023)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[17]/CLK (1.5844 1.6129) RiseTrig slew=(0.122 0.1024)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[18]/CLK (1.5839 1.6124) RiseTrig slew=(0.122 0.1024)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[16]/CLK (1.5846 1.6131) RiseTrig slew=(0.122 0.1024)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[19]/CLK (1.5842 1.6127) RiseTrig slew=(0.122 0.1024)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[15]/CLK (1.5831 1.6116) RiseTrig slew=(0.1221 0.1024)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[18]/CLK (1.5826 1.6111) RiseTrig slew=(0.1221 0.1024)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[15]/CLK (1.579 1.6077) RiseTrig slew=(0.1186 0.0995)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[8]/CLK (1.5783 1.607) RiseTrig slew=(0.1186 0.0995)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[18]/CLK (1.5753 1.604) RiseTrig slew=(0.1186 0.0995)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[15]/CLK (1.5832 1.6119) RiseTrig slew=(0.1186 0.0996)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[17]/CLK (1.5826 1.6113) RiseTrig slew=(0.1186 0.0996)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[15]/CLK (1.5836 1.6123) RiseTrig slew=(0.1186 0.0996)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[17]/CLK (1.5839 1.6126) RiseTrig slew=(0.1186 0.0995)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[19]/CLK (1.5839 1.6126) RiseTrig slew=(0.1186 0.0995)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[19]/CLK (1.5842 1.613) RiseTrig slew=(0.116 0.0976)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[18]/CLK (1.5835 1.6123) RiseTrig slew=(0.116 0.0976)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[17]/CLK (1.5844 1.6132) RiseTrig slew=(0.116 0.0976)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[15]/CLK (1.5828 1.6116) RiseTrig slew=(0.1161 0.0976)

tx_core/tx_crc/crcpkt0/crc_reg[17]/CLK (1.5849 1.6137) RiseTrig slew=(0.116 0.0976)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[16]/CLK (1.5847 1.6134) RiseTrig slew=(0.116 0.0976)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[15]/CLK (1.5784 1.6072) RiseTrig slew=(0.1161 0.0976)

tx_core/tx_crc/crcpkt0/crc_reg[19]/CLK (1.5774 1.6062) RiseTrig slew=(0.1161 0.0975)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[18]/CLK (1.5744 1.6031) RiseTrig slew=(0.1161 0.0974)

tx_core/tx_crc/crcpkt0/crc_reg[18]/CLK (1.5839 1.6126) RiseTrig slew=(0.118 0.0994)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[17]/CLK (1.5743 1.603) RiseTrig slew=(0.118 0.099)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[15]/CLK (1.5818 1.6105) RiseTrig slew=(0.1181 0.0994)

tx_core/tx_crc/crcpkt0/crc_reg[16]/CLK (1.5866 1.6153) RiseTrig slew=(0.118 0.0993)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[16]/CLK (1.5867 1.6154) RiseTrig slew=(0.118 0.0993)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[17]/CLK (1.5858 1.6145) RiseTrig slew=(0.118 0.0994)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[18]/CLK (1.5851 1.6138) RiseTrig slew=(0.118 0.0994)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[16]/CLK (1.5869 1.6156) RiseTrig slew=(0.118 0.0993)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[18]/CLK (1.5869 1.6155) RiseTrig slew=(0.118 0.0993)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[17]/CLK (1.5869 1.6156) RiseTrig slew=(0.118 0.0993)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[16]/CLK (1.5753 1.604) RiseTrig slew=(0.118 0.0991)

tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[0]/CLK (1.5911 1.6187) RiseTrig slew=(0.1228 0.1034)

tx_core/axi_master/pkt2_fifo/w_ptr_reg[0]/CLK (1.5874 1.615) RiseTrig slew=(0.1229 0.1034)

tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[5]/CLK (1.5915 1.6191) RiseTrig slew=(0.1228 0.1034)

tx_core/axi_master/pkt2_fifo/w_ptr_reg[4]/CLK (1.5886 1.6162) RiseTrig slew=(0.1229 0.1034)

tx_core/axi_master/pkt2_fifo/w_ptr_reg[3]/CLK (1.5874 1.615) RiseTrig slew=(0.1229 0.1034)

tx_core/axi_master/pkt2_fifo/w_ptr_reg[2]/CLK (1.5873 1.6149) RiseTrig slew=(0.1229 0.1034)

tx_core/axi_master/pkt2_fifo/w_ptr_reg[1]/CLK (1.5879 1.6155) RiseTrig slew=(0.1229 0.1034)

tx_core/axi_master/pkt0_fifo/w_ptr_reg[1]/CLK (1.5914 1.619) RiseTrig slew=(0.1228 0.1034)

tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[2]/CLK (1.5904 1.618) RiseTrig slew=(0.1229 0.1034)

tx_core/axi_master/pkt0_fifo/w_ptr_reg[2]/CLK (1.5914 1.619) RiseTrig slew=(0.1228 0.1034)

tx_core/axi_master/pkt2_fifo/w_ptr_reg[5]/CLK (1.5874 1.615) RiseTrig slew=(0.1229 0.1034)

tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[1]/CLK (1.5909 1.6185) RiseTrig slew=(0.1228 0.1034)

tx_core/axi_master/pkt0_fifo/r_ptr_reg[2]/CLK (1.5982 1.6256) RiseTrig slew=(0.1274 0.1073)

tx_core/axi_master/pkt0_fifo/r_ptr_reg[0]/CLK (1.5961 1.6235) RiseTrig slew=(0.1273 0.1074)

tx_core/axi_master/pkt0_fifo/r_ptr_reg[1]/CLK (1.5971 1.6245) RiseTrig slew=(0.1273 0.1073)

tx_core/axi_master/pkt0_fifo/r_ptr_reg[5]/CLK (1.5967 1.6241) RiseTrig slew=(0.1273 0.1073)

tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[0]/CLK (1.5982 1.6256) RiseTrig slew=(0.1274 0.1073)

tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[1]/CLK (1.5992 1.6266) RiseTrig slew=(0.1274 0.1072)

tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[2]/CLK (1.599 1.6264) RiseTrig slew=(0.1274 0.1072)

tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[4]/CLK (1.5981 1.6255) RiseTrig slew=(0.1274 0.1073)

tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[5]/CLK (1.5983 1.6257) RiseTrig slew=(0.1274 0.1073)

tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[3]/CLK (1.5992 1.6266) RiseTrig slew=(0.1274 0.1072)

tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[4]/CLK (1.595 1.6224) RiseTrig slew=(0.1273 0.1074)

tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[3]/CLK (1.5988 1.6263) RiseTrig slew=(0.1274 0.1073)

tx_core/axi_master/pkt0_fifo/w_ptr_reg[0]/CLK (1.585 1.613) RiseTrig slew=(0.1171 0.0985)

tx_core/axi_master/pkt0_fifo/r_ptr_reg[4]/CLK (1.5856 1.6136) RiseTrig slew=(0.1171 0.0985)

tx_core/axi_master/pkt2_fifo/r_ptr_reg[2]/CLK (1.5833 1.6113) RiseTrig slew=(0.1171 0.0985)

tx_core/axi_master/pkt0_fifo/w_ptr_reg[5]/CLK (1.5853 1.6133) RiseTrig slew=(0.1171 0.0985)

tx_core/axi_master/pkt2_fifo/r_ptr_reg[4]/CLK (1.5853 1.6133) RiseTrig slew=(0.1171 0.0985)

tx_core/axi_master/pkt2_fifo/r_ptr_reg[5]/CLK (1.581 1.609) RiseTrig slew=(0.1171 0.0985)

tx_core/axi_master/pkt0_fifo/w_ptr_reg[4]/CLK (1.5854 1.6134) RiseTrig slew=(0.1171 0.0985)

tx_core/axi_master/pkt2_fifo/r_ptr_reg[3]/CLK (1.5845 1.6125) RiseTrig slew=(0.1171 0.0985)

tx_core/axi_master/pkt0_fifo/w_ptr_reg[3]/CLK (1.5853 1.6133) RiseTrig slew=(0.1171 0.0985)

tx_core/axi_master/pkt2_fifo/r_ptr_reg[0]/CLK (1.5823 1.6103) RiseTrig slew=(0.1171 0.0985)

tx_core/axi_master/pkt2_fifo/r_ptr_reg[1]/CLK (1.5833 1.6113) RiseTrig slew=(0.1171 0.0985)

tx_core/axi_master/pkt0_fifo/r_ptr_reg[3]/CLK (1.5857 1.6137) RiseTrig slew=(0.1171 0.0985)

tx_core/axi_master/pkt0_fifo/depth_left_reg[0]/CLK (1.5788 1.607) RiseTrig slew=(0.1134 0.0954)

tx_core/axi_master/pkt0_fifo/depth_left_reg[4]/CLK (1.5786 1.6068) RiseTrig slew=(0.1134 0.0954)

tx_core/axi_master/pktctrl0_fifo/depth_left_reg[0]/CLK (1.5838 1.612) RiseTrig slew=(0.1134 0.0955)

tx_core/axi_master/pktctrl0_fifo/depth_left_reg[1]/CLK (1.5835 1.6117) RiseTrig slew=(0.1134 0.0955)

tx_core/axi_master/pktctrl0_fifo/depth_left_reg[2]/CLK (1.5839 1.6121) RiseTrig slew=(0.1134 0.0955)

tx_core/axi_master/pktctrl0_fifo/depth_left_reg[4]/CLK (1.5817 1.6099) RiseTrig slew=(0.1134 0.0955)

tx_core/axi_master/pktctrl0_fifo/depth_left_reg[5]/CLK (1.583 1.6112) RiseTrig slew=(0.1134 0.0955)

tx_core/axi_master/pktctrl0_fifo/depth_left_reg[6]/CLK (1.5829 1.6111) RiseTrig slew=(0.1134 0.0955)

tx_core/axi_master/pktctrl0_fifo/depth_left_reg[3]/CLK (1.5818 1.61) RiseTrig slew=(0.1134 0.0955)

tx_core/axi_master/pkt0_fifo/depth_left_reg[6]/CLK (1.5813 1.6095) RiseTrig slew=(0.1134 0.0955)

tx_core/axi_master/pkt0_fifo/depth_left_reg[5]/CLK (1.5794 1.6076) RiseTrig slew=(0.1134 0.0955)

tx_core/axi_master/pkt0_fifo/depth_left_reg[3]/CLK (1.5745 1.6032) RiseTrig slew=(0.1039 0.0875)

tx_core/axi_master/pkt2_fifo/depth_left_reg[3]/CLK (1.5739 1.6027) RiseTrig slew=(0.1039 0.0875)

tx_core/axi_master/pkt2_fifo/depth_left_reg[2]/CLK (1.5738 1.6026) RiseTrig slew=(0.1039 0.0875)

tx_core/axi_master/pkt2_fifo/depth_left_reg[1]/CLK (1.5681 1.5969) RiseTrig slew=(0.1039 0.0875)

tx_core/axi_master/pkt2_fifo/depth_left_reg[0]/CLK (1.5683 1.5971) RiseTrig slew=(0.1039 0.0875)

tx_core/axi_master/pkt2_fifo/depth_left_reg[5]/CLK (1.5715 1.6003) RiseTrig slew=(0.1039 0.0875)

tx_core/axi_master/pkt2_fifo/depth_left_reg[6]/CLK (1.5694 1.5982) RiseTrig slew=(0.1039 0.0875)

tx_core/axi_master/pkt2_fifo/depth_left_reg[4]/CLK (1.5723 1.6011) RiseTrig slew=(0.1039 0.0875)

tx_core/axi_master/pkt0_fifo/depth_left_reg[2]/CLK (1.5733 1.6021) RiseTrig slew=(0.1039 0.0875)

tx_core/axi_master/pkt0_fifo/depth_left_reg[1]/CLK (1.5745 1.6033) RiseTrig slew=(0.1039 0.0875)

tx_core/axi_master/pfifo_datain_1_d_reg[16]/CLK (1.5646 1.5936) RiseTrig slew=(0.0996 0.0841)

tx_core/axi_master/pfifo_datain_2_d_reg[57]/CLK (1.5759 1.605) RiseTrig slew=(0.0997 0.0843)

tx_core/axi_master/pfifo_datain_2_d_reg[45]/CLK (1.5757 1.6048) RiseTrig slew=(0.0997 0.0843)

tx_core/axi_master/pfifo_datain_1_d_reg[17]/CLK (1.5669 1.5959) RiseTrig slew=(0.0996 0.0842)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[19]/CLK (1.594 1.624) RiseTrig slew=(0.1037 0.0874)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[20]/CLK (1.5994 1.6294) RiseTrig slew=(0.1037 0.0874)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[22]/CLK (1.5997 1.6296) RiseTrig slew=(0.1037 0.0874)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[23]/CLK (1.5991 1.629) RiseTrig slew=(0.1037 0.0874)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[20]/CLK (1.5956 1.6256) RiseTrig slew=(0.1037 0.0874)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[23]/CLK (1.5967 1.6267) RiseTrig slew=(0.1037 0.0874)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[22]/CLK (1.5985 1.6285) RiseTrig slew=(0.1037 0.0874)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[21]/CLK (1.5944 1.6244) RiseTrig slew=(0.1037 0.0874)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[21]/CLK (1.6046 1.6339) RiseTrig slew=(0.1149 0.0967)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[21]/CLK (1.6041 1.6334) RiseTrig slew=(0.1149 0.0967)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[20]/CLK (1.6039 1.6332) RiseTrig slew=(0.1149 0.0967)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[21]/CLK (1.6034 1.6327) RiseTrig slew=(0.1149 0.0967)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[22]/CLK (1.6055 1.6348) RiseTrig slew=(0.1149 0.0967)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[23]/CLK (1.6056 1.6349) RiseTrig slew=(0.1149 0.0967)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[19]/CLK (1.6048 1.6341) RiseTrig slew=(0.1149 0.0967)

tx_core/tx_crc/crcpkt0/crc_reg[20]/CLK (1.5987 1.6259) RiseTrig slew=(0.14 0.1173)

tx_core/tx_crc/crcpkt0/crc_reg[22]/CLK (1.603 1.6301) RiseTrig slew=(0.1401 0.1171)

tx_core/tx_crc/crcpkt0/crc_reg[23]/CLK (1.6033 1.6304) RiseTrig slew=(0.1401 0.1171)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[20]/CLK (1.5993 1.6264) RiseTrig slew=(0.14 0.1173)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[23]/CLK (1.5991 1.6262) RiseTrig slew=(0.14 0.1173)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[21]/CLK (1.605 1.6321) RiseTrig slew=(0.1401 0.1171)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[22]/CLK (1.6044 1.6316) RiseTrig slew=(0.1401 0.1171)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[23]/CLK (1.6049 1.632) RiseTrig slew=(0.1401 0.1171)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[20]/CLK (1.6045 1.6316) RiseTrig slew=(0.1401 0.1171)

tx_core/tx_crc/crcpkt0/crc_reg[21]/CLK (1.5958 1.6229) RiseTrig slew=(0.14 0.1173)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[19]/CLK (1.5991 1.6263) RiseTrig slew=(0.14 0.1173)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[23]/CLK (1.5952 1.623) RiseTrig slew=(0.1281 0.1077)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[21]/CLK (1.5871 1.6149) RiseTrig slew=(0.1281 0.1076)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[22]/CLK (1.599 1.6268) RiseTrig slew=(0.1281 0.1075)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[22]/CLK (1.5962 1.624) RiseTrig slew=(0.1281 0.1076)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[21]/CLK (1.5876 1.6154) RiseTrig slew=(0.1281 0.1076)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[20]/CLK (1.5945 1.6223) RiseTrig slew=(0.1281 0.1077)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[19]/CLK (1.5973 1.6251) RiseTrig slew=(0.1281 0.1076)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[23]/CLK (1.5977 1.6255) RiseTrig slew=(0.1281 0.1075)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[22]/CLK (1.5984 1.6262) RiseTrig slew=(0.1281 0.1075)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[20]/CLK (1.5988 1.6266) RiseTrig slew=(0.1281 0.1075)

tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[4]/CLK (1.6036 1.6326) RiseTrig slew=(0.1141 0.0961)

tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[1]/CLK (1.607 1.636) RiseTrig slew=(0.1141 0.0961)

tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[0]/CLK (1.6039 1.6329) RiseTrig slew=(0.1141 0.0961)

tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[1]/CLK (1.6068 1.6358) RiseTrig slew=(0.1141 0.0961)

tx_core/axi_master/pkt1_fifo/r_ptr_reg[1]/CLK (1.6044 1.6334) RiseTrig slew=(0.1141 0.0961)

tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[4]/CLK (1.6053 1.6343) RiseTrig slew=(0.1141 0.0961)

tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[3]/CLK (1.6055 1.6345) RiseTrig slew=(0.1141 0.0961)

tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[2]/CLK (1.6065 1.6355) RiseTrig slew=(0.1141 0.0961)

tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[5]/CLK (1.6062 1.6352) RiseTrig slew=(0.1141 0.0961)

tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[2]/CLK (1.607 1.636) RiseTrig slew=(0.1141 0.0961)

tx_core/axi_master/pkt1_fifo/w_ptr_reg[4]/CLK (1.6057 1.6347) RiseTrig slew=(0.1141 0.0961)

tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[5]/CLK (1.6236 1.6514) RiseTrig slew=(0.1352 0.1135)

tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[0]/CLK (1.6228 1.6506) RiseTrig slew=(0.1352 0.1135)

tx_core/axi_master/pktctrl1_fifo/depth_left_reg[4]/CLK (1.6228 1.6506) RiseTrig slew=(0.1352 0.1135)

tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[1]/CLK (1.6225 1.6503) RiseTrig slew=(0.1352 0.1135)

tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[2]/CLK (1.6225 1.6504) RiseTrig slew=(0.1352 0.1135)

tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[3]/CLK (1.6247 1.6525) RiseTrig slew=(0.1352 0.1135)

tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[0]/CLK (1.6246 1.6524) RiseTrig slew=(0.1352 0.1135)

tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[1]/CLK (1.6248 1.6526) RiseTrig slew=(0.1352 0.1135)

tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[3]/CLK (1.6246 1.6524) RiseTrig slew=(0.1352 0.1135)

tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[4]/CLK (1.6247 1.6525) RiseTrig slew=(0.1352 0.1135)

tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[2]/CLK (1.6249 1.6527) RiseTrig slew=(0.1352 0.1135)

tx_core/axi_master/pktctrl1_fifo/depth_left_reg[5]/CLK (1.6217 1.6495) RiseTrig slew=(0.1352 0.1136)

tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[5]/CLK (1.6222 1.65) RiseTrig slew=(0.1352 0.1135)

tx_core/axi_master/pkt1_fifo/w_ptr_reg[0]/CLK (1.6067 1.6358) RiseTrig slew=(0.1122 0.0948)

tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[0]/CLK (1.6088 1.6378) RiseTrig slew=(0.1122 0.0947)

tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[5]/CLK (1.6079 1.6369) RiseTrig slew=(0.1122 0.0947)

tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[4]/CLK (1.6086 1.6377) RiseTrig slew=(0.1122 0.0947)

tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[3]/CLK (1.6089 1.6379) RiseTrig slew=(0.1122 0.0947)

tx_core/axi_master/pkt1_fifo/w_ptr_reg[5]/CLK (1.6089 1.6379) RiseTrig slew=(0.1122 0.0947)

tx_core/axi_master/pkt1_fifo/w_ptr_reg[2]/CLK (1.6067 1.6358) RiseTrig slew=(0.1122 0.0948)

tx_core/axi_master/pkt1_fifo/w_ptr_reg[1]/CLK (1.6078 1.6369) RiseTrig slew=(0.1122 0.0947)

tx_core/axi_master/pkt1_fifo/w_ptr_reg[3]/CLK (1.6057 1.6348) RiseTrig slew=(0.1123 0.0947)

tx_core/axi_master/pkt1_fifo/r_ptr_reg[4]/CLK (1.6031 1.6321) RiseTrig slew=(0.1123 0.0947)

tx_core/axi_master/pkt1_fifo/r_ptr_reg[0]/CLK (1.6042 1.6333) RiseTrig slew=(0.1123 0.0947)

tx_core/axi_master/pfifo_datain_2_d_reg[44]/CLK (1.6052 1.6355) RiseTrig slew=(0.0989 0.0837)

tx_core/axi_master/pfifo_datain_2_d_reg[55]/CLK (1.605 1.6353) RiseTrig slew=(0.0989 0.0837)

tx_core/axi_master/pfifo_datain_ctrl2_d_reg[7]/CLK (1.6022 1.6325) RiseTrig slew=(0.0989 0.0837)

tx_core/axi_master/pfifo_datain_1_d_reg[18]/CLK (1.5938 1.6241) RiseTrig slew=(0.0987 0.0836)

tx_core/axi_master/pktctrl2_fifo/depth_left_reg[3]/CLK (1.6068 1.6366) RiseTrig slew=(0.1076 0.0907)

tx_core/axi_master/pktctrl2_fifo/depth_left_reg[0]/CLK (1.6049 1.6347) RiseTrig slew=(0.1076 0.0907)

tx_core/axi_master/pkt1_fifo/depth_left_reg[4]/CLK (1.6081 1.6379) RiseTrig slew=(0.1076 0.0907)

tx_core/axi_master/pkt1_fifo/depth_left_reg[5]/CLK (1.6078 1.6376) RiseTrig slew=(0.1076 0.0907)

tx_core/axi_master/pkt1_fifo/depth_left_reg[6]/CLK (1.6072 1.637) RiseTrig slew=(0.1076 0.0907)

tx_core/axi_master/pktctrl2_fifo/depth_left_reg[1]/CLK (1.6048 1.6346) RiseTrig slew=(0.1076 0.0907)

tx_core/axi_master/pkt1_fifo/depth_left_reg[0]/CLK (1.6045 1.6343) RiseTrig slew=(0.1076 0.0907)

tx_core/axi_master/pkt1_fifo/depth_left_reg[3]/CLK (1.6083 1.6381) RiseTrig slew=(0.1076 0.0907)

tx_core/axi_master/pkt1_fifo/depth_left_reg[1]/CLK (1.6067 1.6365) RiseTrig slew=(0.1076 0.0907)

tx_core/axi_master/pktctrl2_fifo/depth_left_reg[2]/CLK (1.6067 1.6365) RiseTrig slew=(0.1076 0.0907)

tx_core/axi_master/pkt1_fifo/depth_left_reg[2]/CLK (1.6033 1.6331) RiseTrig slew=(0.1076 0.0907)

tx_core/axi_master/pkt1_fifo/r_ptr_reg[2]/CLK (1.6054 1.6353) RiseTrig slew=(0.1056 0.0891)

tx_core/axi_master/pktctrl1_fifo/depth_left_reg[2]/CLK (1.6062 1.6361) RiseTrig slew=(0.1056 0.0891)

tx_core/axi_master/pktctrl1_fifo/depth_left_reg[0]/CLK (1.6061 1.636) RiseTrig slew=(0.1056 0.0891)

tx_core/axi_master/pktctrl1_fifo/depth_left_reg[6]/CLK (1.6062 1.6361) RiseTrig slew=(0.1056 0.0891)

tx_core/axi_master/pktctrl1_fifo/depth_left_reg[3]/CLK (1.6062 1.6361) RiseTrig slew=(0.1056 0.0891)

tx_core/axi_master/pktctrl1_fifo/depth_left_reg[1]/CLK (1.6062 1.6361) RiseTrig slew=(0.1056 0.0891)

tx_core/axi_master/pkt1_fifo/r_ptr_reg[5]/CLK (1.6051 1.635) RiseTrig slew=(0.1056 0.0891)

tx_core/axi_master/pktctrl2_fifo/depth_left_reg[6]/CLK (1.6052 1.6351) RiseTrig slew=(0.1056 0.0891)

tx_core/axi_master/pktctrl2_fifo/depth_left_reg[5]/CLK (1.6053 1.6352) RiseTrig slew=(0.1056 0.0891)

tx_core/axi_master/pktctrl2_fifo/depth_left_reg[4]/CLK (1.6033 1.6332) RiseTrig slew=(0.1056 0.0891)

tx_core/axi_master/pkt1_fifo/r_ptr_reg[3]/CLK (1.6052 1.6351) RiseTrig slew=(0.1056 0.0891)

tx_core/tx_crc/crcpkt0/data_vld_reg/CLK (1.6138 1.645) RiseTrig slew=(0.106 0.0892)

tx_core/tx_crc/crcpkt0/data64_d_reg[31]/CLK (1.6132 1.6444) RiseTrig slew=(0.106 0.0892)

tx_core/tx_crc/crcpkt0/data64_d_reg[30]/CLK (1.6136 1.6448) RiseTrig slew=(0.106 0.0892)

tx_core/tx_crc/crcpkt0/data64_d_reg[27]/CLK (1.614 1.6452) RiseTrig slew=(0.106 0.0892)

tx_core/tx_crc/crcpkt0/data64_d_reg[25]/CLK (1.6127 1.6439) RiseTrig slew=(0.106 0.0892)

tx_core/tx_crc/crcpkt0/data64_d_reg[34]/CLK (1.6138 1.645) RiseTrig slew=(0.106 0.0892)

tx_core/tx_crc/crcpkt0/data64_d_reg[23]/CLK (1.6133 1.6445) RiseTrig slew=(0.106 0.0892)

tx_core/tx_crc/crcpkt0/data64_d_reg[26]/CLK (1.6136 1.6448) RiseTrig slew=(0.106 0.0892)

tx_core/tx_crc/crcpkt0/data64_d_reg[28]/CLK (1.6135 1.6447) RiseTrig slew=(0.106 0.0892)

tx_core/tx_crc/crcpkt0/data64_d_reg[29]/CLK (1.6129 1.6441) RiseTrig slew=(0.106 0.0892)

tx_core/tx_crc/crcpkt0/data64_d_reg[35]/CLK (1.6142 1.6454) RiseTrig slew=(0.106 0.0892)

tx_core/tx_crc/crcpkt0/data64_d_reg[32]/CLK (1.6048 1.6368) RiseTrig slew=(0.0938 0.0792)

tx_core/tx_crc/crcpkt0/data64_d_reg[43]/CLK (1.6052 1.6372) RiseTrig slew=(0.0938 0.0792)

tx_core/tx_crc/crcpkt0/data64_d_reg[38]/CLK (1.6055 1.6375) RiseTrig slew=(0.0938 0.0792)

tx_core/tx_crc/crcpkt0/data64_d_reg[36]/CLK (1.606 1.638) RiseTrig slew=(0.0938 0.0792)

tx_core/tx_crc/crcpkt0/data64_d_reg[39]/CLK (1.6057 1.6377) RiseTrig slew=(0.0938 0.0792)

tx_core/tx_crc/crcpkt0/data64_d_reg[33]/CLK (1.6052 1.6372) RiseTrig slew=(0.0938 0.0792)

tx_core/tx_crc/crcpkt0/data64_d_reg[37]/CLK (1.6054 1.6374) RiseTrig slew=(0.0938 0.0792)

tx_core/tx_crc/crcpkt0/data64_d_reg[40]/CLK (1.6049 1.6369) RiseTrig slew=(0.0938 0.0792)

tx_core/tx_crc/crcpkt0/data64_d_reg[41]/CLK (1.6056 1.6376) RiseTrig slew=(0.0938 0.0792)

tx_core/tx_crc/crcpkt0/data64_d_reg[24]/CLK (1.6061 1.6381) RiseTrig slew=(0.0938 0.0792)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[8]/CLK (1.6219 1.6518) RiseTrig slew=(0.1216 0.1022)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[10]/CLK (1.6176 1.6475) RiseTrig slew=(0.1217 0.1023)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[9]/CLK (1.6208 1.6507) RiseTrig slew=(0.1216 0.1022)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[9]/CLK (1.6189 1.6488) RiseTrig slew=(0.1217 0.1022)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[10]/CLK (1.6165 1.6464) RiseTrig slew=(0.1218 0.1023)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[9]/CLK (1.6166 1.6465) RiseTrig slew=(0.1217 0.1023)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[10]/CLK (1.618 1.6479) RiseTrig slew=(0.1217 0.1023)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[9]/CLK (1.6187 1.6486) RiseTrig slew=(0.1215 0.102)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[10]/CLK (1.613 1.6429) RiseTrig slew=(0.1216 0.1019)

tx_core/tx_crc/crcpkt0/data64_d_reg[42]/CLK (1.6132 1.6431) RiseTrig slew=(0.1216 0.1019)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[9]/CLK (1.6133 1.6432) RiseTrig slew=(0.1216 0.1019)

tx_core/tx_crc/crcpkt0/crc_reg[10]/CLK (1.6176 1.6475) RiseTrig slew=(0.1216 0.102)

tx_core/tx_crc/crcpkt0/crc_reg[9]/CLK (1.6176 1.6475) RiseTrig slew=(0.1216 0.102)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[9]/CLK (1.6158 1.6457) RiseTrig slew=(0.1216 0.102)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[9]/CLK (1.6182 1.6481) RiseTrig slew=(0.1215 0.102)

tx_core/tx_crc/crcpkt2/data64_d_reg[33]/CLK (1.5718 1.6007) RiseTrig slew=(0.104 0.0877)

tx_core/tx_crc/crcpkt2/data64_d_reg[34]/CLK (1.5719 1.6008) RiseTrig slew=(0.104 0.0877)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[9]/CLK (1.5712 1.6001) RiseTrig slew=(0.104 0.0877)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[9]/CLK (1.5707 1.5996) RiseTrig slew=(0.104 0.0877)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[9]/CLK (1.5718 1.6007) RiseTrig slew=(0.104 0.0877)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[8]/CLK (1.5712 1.6001) RiseTrig slew=(0.104 0.0877)

tx_core/tx_crc/crcpkt2/data64_d_reg[32]/CLK (1.5719 1.6008) RiseTrig slew=(0.104 0.0877)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[10]/CLK (1.5662 1.5955) RiseTrig slew=(0.0967 0.0818)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[9]/CLK (1.5701 1.5994) RiseTrig slew=(0.0967 0.0818)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[9]/CLK (1.5702 1.5995) RiseTrig slew=(0.0967 0.0818)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[10]/CLK (1.5672 1.5965) RiseTrig slew=(0.0967 0.0818)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[9]/CLK (1.5702 1.5995) RiseTrig slew=(0.0967 0.0818)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[10]/CLK (1.5688 1.5981) RiseTrig slew=(0.0967 0.0818)

tx_core/tx_crc/crcpkt2/crc_reg[9]/CLK (1.5691 1.5984) RiseTrig slew=(0.0967 0.0818)

tx_core/tx_crc/crcpkt2/crc_reg[10]/CLK (1.5692 1.5985) RiseTrig slew=(0.0967 0.0818)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[9]/CLK (1.5612 1.5903) RiseTrig slew=(0.0996 0.084)

tx_core/tx_crc/crcpkt2/data64_d_reg[42]/CLK (1.5609 1.59) RiseTrig slew=(0.0996 0.084)

tx_core/tx_crc/crcpkt2/data64_d_reg[43]/CLK (1.5604 1.5895) RiseTrig slew=(0.0996 0.084)

tx_core/tx_crc/crcpkt2/data64_d_reg[41]/CLK (1.5609 1.59) RiseTrig slew=(0.0996 0.084)

tx_core/tx_crc/crcpkt2/data64_d_reg[40]/CLK (1.5611 1.5902) RiseTrig slew=(0.0996 0.084)

tx_core/tx_crc/crcpkt2/data64_d_reg[39]/CLK (1.5609 1.59) RiseTrig slew=(0.0996 0.084)

tx_core/tx_crc/crcpkt2/data64_d_reg[36]/CLK (1.56 1.5892) RiseTrig slew=(0.0996 0.084)

tx_core/tx_crc/crcpkt2/data64_d_reg[35]/CLK (1.5606 1.5897) RiseTrig slew=(0.0996 0.084)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[10]/CLK (1.5578 1.5869) RiseTrig slew=(0.0996 0.084)

tx_core/tx_crc/crcpkt2/data64_d_reg[37]/CLK (1.5613 1.5904) RiseTrig slew=(0.0996 0.084)

tx_core/tx_crc/crcpkt2/data64_d_reg[38]/CLK (1.5613 1.5904) RiseTrig slew=(0.0996 0.084)

tx_core/tx_crc/crcpkt2/data_vld_reg/CLK (1.5764 1.6046) RiseTrig slew=(0.1158 0.0973)

tx_core/tx_crc/crcpkt2/data64_d_reg[30]/CLK (1.5781 1.6063) RiseTrig slew=(0.1158 0.0973)

tx_core/tx_crc/crcpkt2/data64_d_reg[29]/CLK (1.5753 1.6035) RiseTrig slew=(0.1158 0.0973)

tx_core/tx_crc/crcpkt2/data64_d_reg[27]/CLK (1.5758 1.604) RiseTrig slew=(0.1158 0.0973)

tx_core/tx_crc/crcpkt2/data64_d_reg[26]/CLK (1.5766 1.6048) RiseTrig slew=(0.1158 0.0973)

tx_core/tx_crc/crcpkt2/data64_d_reg[24]/CLK (1.5763 1.6044) RiseTrig slew=(0.1158 0.0973)

tx_core/tx_crc/crcpkt2/data64_d_reg[23]/CLK (1.5787 1.6069) RiseTrig slew=(0.1158 0.0973)

tx_core/tx_crc/crcpkt2/data64_d_reg[28]/CLK (1.579 1.6072) RiseTrig slew=(0.1158 0.0973)

tx_core/tx_crc/crcpkt2/data64_d_reg[31]/CLK (1.5785 1.6067) RiseTrig slew=(0.1158 0.0973)

tx_core/tx_crc/crcpkt2/data64_d_reg[25]/CLK (1.5788 1.607) RiseTrig slew=(0.1158 0.0973)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[25]/CLK (1.5848 1.6122) RiseTrig slew=(0.1284 0.1077)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[28]/CLK (1.5843 1.6117) RiseTrig slew=(0.1284 0.1077)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[27]/CLK (1.5839 1.6113) RiseTrig slew=(0.1284 0.1078)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[26]/CLK (1.5856 1.613) RiseTrig slew=(0.1284 0.1077)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[28]/CLK (1.5856 1.6129) RiseTrig slew=(0.1284 0.1077)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[26]/CLK (1.5771 1.6044) RiseTrig slew=(0.1284 0.1079)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[27]/CLK (1.5815 1.6089) RiseTrig slew=(0.1283 0.1079)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[25]/CLK (1.5801 1.6075) RiseTrig slew=(0.1283 0.1079)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[24]/CLK (1.5814 1.6088) RiseTrig slew=(0.1283 0.1079)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[26]/CLK (1.583 1.6104) RiseTrig slew=(0.1284 0.1078)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[24]/CLK (1.5631 1.5909) RiseTrig slew=(0.1221 0.1023)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[24]/CLK (1.567 1.5948) RiseTrig slew=(0.1221 0.1023)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[24]/CLK (1.5704 1.5982) RiseTrig slew=(0.1221 0.1023)

tx_core/tx_crc/crcpkt1/crc_reg[24]/CLK (1.5704 1.5982) RiseTrig slew=(0.1221 0.1023)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[27]/CLK (1.5676 1.5954) RiseTrig slew=(0.1221 0.1023)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[28]/CLK (1.5666 1.5944) RiseTrig slew=(0.1221 0.1023)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[25]/CLK (1.5854 1.6121) RiseTrig slew=(0.1389 0.1162)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[26]/CLK (1.5846 1.6112) RiseTrig slew=(0.1389 0.1162)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[27]/CLK (1.588 1.6147) RiseTrig slew=(0.139 0.1162)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[24]/CLK (1.5878 1.6145) RiseTrig slew=(0.139 0.1162)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[26]/CLK (1.5872 1.6139) RiseTrig slew=(0.139 0.1162)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[25]/CLK (1.5874 1.614) RiseTrig slew=(0.139 0.1162)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[24]/CLK (1.5788 1.6055) RiseTrig slew=(0.1389 0.1163)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[24]/CLK (1.5813 1.608) RiseTrig slew=(0.1389 0.1163)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[29]/CLK (1.5818 1.6085) RiseTrig slew=(0.1389 0.1163)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[25]/CLK (1.582 1.6087) RiseTrig slew=(0.1389 0.1163)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[25]/CLK (1.578 1.6054) RiseTrig slew=(0.1279 0.1077)

tx_core/tx_crc/crcpkt1/data56_d_reg[25]/CLK (1.5758 1.6032) RiseTrig slew=(0.1278 0.1077)

tx_core/tx_crc/crcpkt1/data56_d_reg[27]/CLK (1.5836 1.6109) RiseTrig slew=(0.128 0.1076)

tx_core/tx_crc/crcpkt1/data56_d_reg[28]/CLK (1.5849 1.6123) RiseTrig slew=(0.128 0.1076)

tx_core/tx_crc/crcpkt1/data56_d_reg[29]/CLK (1.58 1.6074) RiseTrig slew=(0.1279 0.1076)

tx_core/tx_crc/crcpkt1/data56_d_reg[30]/CLK (1.5848 1.6121) RiseTrig slew=(0.128 0.1076)

tx_core/tx_crc/crcpkt1/data56_d_reg[31]/CLK (1.5836 1.611) RiseTrig slew=(0.128 0.1076)

tx_core/tx_crc/crcpkt1/data56_d_reg[32]/CLK (1.5833 1.6106) RiseTrig slew=(0.128 0.1076)

tx_core/tx_crc/crcpkt1/data56_d_reg[24]/CLK (1.585 1.6124) RiseTrig slew=(0.128 0.1076)

tx_core/tx_crc/crcpkt1/data56_d_reg[26]/CLK (1.573 1.6004) RiseTrig slew=(0.1277 0.1076)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[27]/CLK (1.599 1.6269) RiseTrig slew=(0.1286 0.108)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[28]/CLK (1.601 1.6289) RiseTrig slew=(0.1286 0.1079)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[29]/CLK (1.6018 1.6297) RiseTrig slew=(0.1287 0.1079)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[30]/CLK (1.5989 1.6268) RiseTrig slew=(0.1286 0.108)

tx_core/tx_crc/crcpkt0/data56_d_reg[33]/CLK (1.5978 1.6257) RiseTrig slew=(0.1286 0.1081)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[26]/CLK (1.6019 1.6298) RiseTrig slew=(0.1287 0.1079)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[0]/CLK (1.5932 1.6211) RiseTrig slew=(0.1286 0.1081)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[0]/CLK (1.5911 1.6191) RiseTrig slew=(0.1286 0.108)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[25]/CLK (1.6025 1.6302) RiseTrig slew=(0.1305 0.1095)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[30]/CLK (1.6036 1.6313) RiseTrig slew=(0.1305 0.1095)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[29]/CLK (1.6005 1.6282) RiseTrig slew=(0.1304 0.1096)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[28]/CLK (1.6021 1.6298) RiseTrig slew=(0.1305 0.1095)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[27]/CLK (1.6025 1.6302) RiseTrig slew=(0.1305 0.1094)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[26]/CLK (1.6007 1.6284) RiseTrig slew=(0.1304 0.1096)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[30]/CLK (1.6042 1.6319) RiseTrig slew=(0.1305 0.1095)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[30]/CLK (1.6043 1.632) RiseTrig slew=(0.1305 0.1095)

tx_core/tx_crc/crcpkt0/crc_reg[30]/CLK (1.6041 1.6318) RiseTrig slew=(0.1305 0.1095)

tx_core/tx_crc/crcpkt0/crc_reg[27]/CLK (1.5974 1.6251) RiseTrig slew=(0.1304 0.1097)

tx_core/tx_crc/crcpkt0/crc_reg[25]/CLK (1.5954 1.6231) RiseTrig slew=(0.1303 0.1097)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[31]/CLK (1.5913 1.6191) RiseTrig slew=(0.13 0.1089)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[29]/CLK (1.5912 1.619) RiseTrig slew=(0.13 0.1089)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[31]/CLK (1.5909 1.6187) RiseTrig slew=(0.13 0.1089)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[29]/CLK (1.596 1.6238) RiseTrig slew=(0.1299 0.1089)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[30]/CLK (1.5959 1.6237) RiseTrig slew=(0.1299 0.1089)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[28]/CLK (1.5958 1.6236) RiseTrig slew=(0.1299 0.1089)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[27]/CLK (1.5943 1.6221) RiseTrig slew=(0.1299 0.1089)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[30]/CLK (1.596 1.6238) RiseTrig slew=(0.1299 0.1089)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[28]/CLK (1.5959 1.6237) RiseTrig slew=(0.1299 0.1089)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[30]/CLK (1.5914 1.6192) RiseTrig slew=(0.13 0.1089)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[31]/CLK (1.5657 1.595) RiseTrig slew=(0.1044 0.0876)

tx_core/tx_crc/crcpkt0/crc_reg[0]/CLK (1.5679 1.5972) RiseTrig slew=(0.1044 0.0876)

tx_core/tx_crc/crcpkt0/crc_reg[28]/CLK (1.5709 1.6002) RiseTrig slew=(0.1044 0.0876)

tx_core/tx_crc/crcpkt0/crc_reg[29]/CLK (1.5696 1.5989) RiseTrig slew=(0.1044 0.0876)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[29]/CLK (1.5656 1.5949) RiseTrig slew=(0.1044 0.0876)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[31]/CLK (1.5677 1.597) RiseTrig slew=(0.1044 0.0876)

tx_core/tx_crc/crcpkt0/crc_reg[26]/CLK (1.5654 1.5947) RiseTrig slew=(0.1044 0.0876)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[11]/CLK (1.5956 1.6205) RiseTrig slew=(0.1448 0.1214)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[12]/CLK (1.5946 1.6195) RiseTrig slew=(0.1448 0.1214)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[14]/CLK (1.5932 1.6181) RiseTrig slew=(0.1448 0.1215)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[13]/CLK (1.5931 1.618) RiseTrig slew=(0.1448 0.1215)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[10]/CLK (1.5906 1.6155) RiseTrig slew=(0.1448 0.1215)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[12]/CLK (1.5905 1.6154) RiseTrig slew=(0.1448 0.1215)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[13]/CLK (1.5906 1.6155) RiseTrig slew=(0.1448 0.1215)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[13]/CLK (1.5911 1.616) RiseTrig slew=(0.1448 0.1215)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[11]/CLK (1.5862 1.6111) RiseTrig slew=(0.1448 0.1215)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[14]/CLK (1.589 1.6139) RiseTrig slew=(0.1448 0.1215)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[14]/CLK (1.5912 1.6161) RiseTrig slew=(0.1448 0.1215)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[12]/CLK (1.5913 1.6162) RiseTrig slew=(0.1448 0.1215)

tx_core/tx_crc/crcpkt1/crc_reg[15]/CLK (1.6022 1.6262) RiseTrig slew=(0.16 0.1339)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[10]/CLK (1.6011 1.6251) RiseTrig slew=(0.16 0.1339)

tx_core/tx_crc/crcpkt1/crc_reg[12]/CLK (1.5997 1.6237) RiseTrig slew=(0.16 0.1339)

tx_core/tx_crc/crcpkt1/crc_reg[14]/CLK (1.5999 1.6239) RiseTrig slew=(0.16 0.1339)

tx_core/tx_crc/crcpkt1/crc_reg[11]/CLK (1.5994 1.6234) RiseTrig slew=(0.16 0.1339)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[14]/CLK (1.6027 1.6267) RiseTrig slew=(0.16 0.1339)

tx_core/tx_crc/crcpkt1/crc_reg[13]/CLK (1.6026 1.6266) RiseTrig slew=(0.16 0.1339)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[13]/CLK (1.6028 1.6268) RiseTrig slew=(0.16 0.1339)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[12]/CLK (1.6029 1.6269) RiseTrig slew=(0.16 0.1339)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[11]/CLK (1.6005 1.6245) RiseTrig slew=(0.16 0.1339)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[10]/CLK (1.5952 1.6192) RiseTrig slew=(0.16 0.1339)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[11]/CLK (1.597 1.621) RiseTrig slew=(0.16 0.1339)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[11]/CLK (1.5928 1.6172) RiseTrig slew=(0.1543 0.1292)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[14]/CLK (1.5935 1.6179) RiseTrig slew=(0.1543 0.1292)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[12]/CLK (1.5936 1.618) RiseTrig slew=(0.1543 0.1292)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[13]/CLK (1.5937 1.6181) RiseTrig slew=(0.1543 0.1292)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[14]/CLK (1.593 1.6174) RiseTrig slew=(0.1543 0.1292)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[12]/CLK (1.5934 1.6178) RiseTrig slew=(0.1543 0.1292)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[11]/CLK (1.5935 1.6179) RiseTrig slew=(0.1543 0.1292)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[14]/CLK (1.5943 1.6187) RiseTrig slew=(0.1543 0.1292)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[11]/CLK (1.5949 1.6193) RiseTrig slew=(0.1543 0.1292)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[12]/CLK (1.5948 1.6192) RiseTrig slew=(0.1543 0.1292)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[13]/CLK (1.5916 1.616) RiseTrig slew=(0.1543 0.1292)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[13]/CLK (1.5946 1.619) RiseTrig slew=(0.1543 0.1292)

tx_core/tx_crc/crcpkt2/crc_reg[23]/CLK (1.5913 1.6214) RiseTrig slew=(0.1021 0.0861)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[23]/CLK (1.5913 1.6214) RiseTrig slew=(0.1021 0.0861)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[22]/CLK (1.5933 1.6234) RiseTrig slew=(0.1021 0.0861)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[23]/CLK (1.5939 1.624) RiseTrig slew=(0.1021 0.0861)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[21]/CLK (1.5946 1.6247) RiseTrig slew=(0.1021 0.0861)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[20]/CLK (1.593 1.6231) RiseTrig slew=(0.1021 0.0861)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[22]/CLK (1.5944 1.6245) RiseTrig slew=(0.1021 0.0861)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[21]/CLK (1.5944 1.6245) RiseTrig slew=(0.1021 0.0861)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[22]/CLK (1.5896 1.6197) RiseTrig slew=(0.102 0.086)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[22]/CLK (1.5889 1.619) RiseTrig slew=(0.102 0.086)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[21]/CLK (1.5898 1.6199) RiseTrig slew=(0.102 0.086)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[20]/CLK (1.5894 1.6195) RiseTrig slew=(0.102 0.086)

tx_core/tx_crc/crcpkt2/crc_reg[22]/CLK (1.5894 1.6195) RiseTrig slew=(0.102 0.086)

tx_core/tx_crc/crcpkt2/crc_reg[20]/CLK (1.5896 1.6197) RiseTrig slew=(0.102 0.086)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[21]/CLK (1.5903 1.6204) RiseTrig slew=(0.102 0.086)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[19]/CLK (1.5879 1.6165) RiseTrig slew=(0.1161 0.0977)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[22]/CLK (1.5882 1.6169) RiseTrig slew=(0.1161 0.0977)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[23]/CLK (1.586 1.6147) RiseTrig slew=(0.1161 0.0977)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[19]/CLK (1.5909 1.6195) RiseTrig slew=(0.116 0.0977)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[23]/CLK (1.5912 1.6199) RiseTrig slew=(0.1159 0.0977)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[20]/CLK (1.5918 1.6204) RiseTrig slew=(0.1159 0.0977)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[22]/CLK (1.5877 1.6163) RiseTrig slew=(0.1161 0.0977)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[23]/CLK (1.5916 1.6203) RiseTrig slew=(0.1159 0.0977)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[20]/CLK (1.5919 1.6206) RiseTrig slew=(0.1159 0.0977)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[22]/CLK (1.588 1.6166) RiseTrig slew=(0.1161 0.0977)

tx_core/tx_crc/crcpkt2/crc_reg[21]/CLK (1.5895 1.6175) RiseTrig slew=(0.1263 0.1058)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[19]/CLK (1.596 1.624) RiseTrig slew=(0.1262 0.1059)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[21]/CLK (1.5915 1.6195) RiseTrig slew=(0.1263 0.1059)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[23]/CLK (1.597 1.625) RiseTrig slew=(0.1262 0.1058)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[20]/CLK (1.5968 1.6248) RiseTrig slew=(0.1262 0.1058)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[21]/CLK (1.5902 1.6182) RiseTrig slew=(0.1263 0.1058)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[19]/CLK (1.5952 1.6232) RiseTrig slew=(0.1262 0.1059)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[20]/CLK (1.5952 1.6232) RiseTrig slew=(0.1262 0.1059)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[21]/CLK (1.5893 1.6173) RiseTrig slew=(0.1263 0.1058)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[23]/CLK (1.5971 1.6251) RiseTrig slew=(0.1262 0.1058)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[20]/CLK (1.595 1.623) RiseTrig slew=(0.1262 0.1059)

tx_core/tx_crc/crcpkt2/crc_reg[16]/CLK (1.5913 1.6201) RiseTrig slew=(0.1172 0.0984)

tx_core/tx_crc/crcpkt2/crc_reg[17]/CLK (1.5901 1.6189) RiseTrig slew=(0.1172 0.0984)

tx_core/tx_crc/crcpkt2/crc_reg[18]/CLK (1.59 1.6188) RiseTrig slew=(0.1172 0.0984)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[15]/CLK (1.5926 1.6214) RiseTrig slew=(0.1172 0.0984)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[17]/CLK (1.5929 1.6217) RiseTrig slew=(0.1172 0.0984)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[18]/CLK (1.5921 1.6209) RiseTrig slew=(0.1172 0.0984)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[19]/CLK (1.5929 1.6217) RiseTrig slew=(0.1172 0.0984)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[16]/CLK (1.5929 1.6217) RiseTrig slew=(0.1172 0.0984)

tx_core/tx_crc/crcpkt2/crc_reg[19]/CLK (1.5866 1.6154) RiseTrig slew=(0.1172 0.0983)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[15]/CLK (1.5957 1.6243) RiseTrig slew=(0.1177 0.0989)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[16]/CLK (1.5938 1.6225) RiseTrig slew=(0.1177 0.0989)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[18]/CLK (1.5956 1.6243) RiseTrig slew=(0.1177 0.0989)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[19]/CLK (1.5958 1.6245) RiseTrig slew=(0.1176 0.0989)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[17]/CLK (1.5957 1.6244) RiseTrig slew=(0.1176 0.0989)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[15]/CLK (1.5873 1.616) RiseTrig slew=(0.1178 0.0988)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[15]/CLK (1.5828 1.6114) RiseTrig slew=(0.1176 0.0986)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[16]/CLK (1.6045 1.6326) RiseTrig slew=(0.1298 0.1089)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[19]/CLK (1.5985 1.6266) RiseTrig slew=(0.1298 0.1089)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[18]/CLK (1.6047 1.6328) RiseTrig slew=(0.1298 0.1089)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[17]/CLK (1.6066 1.6347) RiseTrig slew=(0.1298 0.1088)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[16]/CLK (1.6029 1.631) RiseTrig slew=(0.1298 0.1089)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[18]/CLK (1.6053 1.6334) RiseTrig slew=(0.1298 0.1088)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[17]/CLK (1.6067 1.6348) RiseTrig slew=(0.1298 0.1088)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[8]/CLK (1.5931 1.6212) RiseTrig slew=(0.1298 0.1088)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[16]/CLK (1.5991 1.6272) RiseTrig slew=(0.1298 0.1089)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[15]/CLK (1.5916 1.6197) RiseTrig slew=(0.1298 0.1087)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[15]/CLK (1.5901 1.6186) RiseTrig slew=(0.1223 0.1024)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[16]/CLK (1.5921 1.6206) RiseTrig slew=(0.1223 0.1024)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[17]/CLK (1.5909 1.6194) RiseTrig slew=(0.1223 0.1024)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[17]/CLK (1.5913 1.6198) RiseTrig slew=(0.1223 0.1024)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[18]/CLK (1.5921 1.6207) RiseTrig slew=(0.1223 0.1024)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[15]/CLK (1.5907 1.6193) RiseTrig slew=(0.1223 0.1024)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[16]/CLK (1.5916 1.6201) RiseTrig slew=(0.1223 0.1024)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[17]/CLK (1.5904 1.6189) RiseTrig slew=(0.1223 0.1024)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[18]/CLK (1.5908 1.6193) RiseTrig slew=(0.1223 0.1024)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[18]/CLK (1.5921 1.6206) RiseTrig slew=(0.1223 0.1024)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[30]/CLK (1.6344 1.6634) RiseTrig slew=(0.1404 0.1179)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[1]/CLK (1.6353 1.6643) RiseTrig slew=(0.1404 0.1179)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[12]/CLK (1.6356 1.6646) RiseTrig slew=(0.1404 0.1179)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[13]/CLK (1.6358 1.6648) RiseTrig slew=(0.1404 0.1179)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[11]/CLK (1.6316 1.6607) RiseTrig slew=(0.1404 0.118)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[15]/CLK (1.6282 1.6572) RiseTrig slew=(0.1403 0.1181)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[14]/CLK (1.6458 1.6736) RiseTrig slew=(0.1614 0.135)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[6]/CLK (1.6455 1.6732) RiseTrig slew=(0.1614 0.135)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[17]/CLK (1.6451 1.6729) RiseTrig slew=(0.1614 0.135)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[16]/CLK (1.643 1.6708) RiseTrig slew=(0.1614 0.135)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[0]/CLK (1.6413 1.669) RiseTrig slew=(0.1614 0.135)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[18]/CLK (1.6395 1.6672) RiseTrig slew=(0.1614 0.135)

tx_core/tx_crc/crcpkt1/data24_d_reg[0]/CLK (1.6374 1.6651) RiseTrig slew=(0.1614 0.135)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[26]/CLK (1.6351 1.6634) RiseTrig slew=(0.1297 0.1082)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[24]/CLK (1.6356 1.6638) RiseTrig slew=(0.1297 0.1082)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[25]/CLK (1.6349 1.6632) RiseTrig slew=(0.1297 0.1082)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[31]/CLK (1.634 1.6623) RiseTrig slew=(0.1297 0.1082)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[4]/CLK (1.6356 1.6639) RiseTrig slew=(0.1297 0.1082)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[2]/CLK (1.6323 1.6606) RiseTrig slew=(0.1297 0.1082)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[25]/CLK (1.6387 1.6667) RiseTrig slew=(0.1325 0.1106)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[3]/CLK (1.6401 1.6681) RiseTrig slew=(0.1325 0.1106)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[31]/CLK (1.6415 1.6695) RiseTrig slew=(0.1325 0.1106)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[2]/CLK (1.6414 1.6694) RiseTrig slew=(0.1325 0.1106)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[29]/CLK (1.6377 1.6657) RiseTrig slew=(0.1325 0.1106)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[26]/CLK (1.6372 1.6652) RiseTrig slew=(0.1325 0.1106)

tx_core/axi_master/link_addr_0_fifo/depth_left_reg[1]/CLK (1.6329 1.6728) RiseTrig slew=(0.0555 0.0536)

tx_core/axi_master/link_addr_0_fifo/w_ptr_reg[0]/CLK (1.6328 1.6727) RiseTrig slew=(0.0555 0.0536)

tx_core/axi_master/link_addr_0_fifo/r_ptr_reg[0]/CLK (1.6328 1.6727) RiseTrig slew=(0.0555 0.0536)

tx_core/axi_master/link_addr_2_fifo/w_ptr_reg[0]/CLK (1.631 1.6715) RiseTrig slew=(0.0447 0.044)

tx_core/axi_master/link_addr_2_fifo/r_ptr_reg[0]/CLK (1.6311 1.6716) RiseTrig slew=(0.0447 0.044)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][21]/CLK (1.5802 1.6157) RiseTrig slew=(0.1383 0.1161)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][22]/CLK (1.58 1.6155) RiseTrig slew=(0.1383 0.1161)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][18]/CLK (1.5792 1.6147) RiseTrig slew=(0.1383 0.1161)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][19]/CLK (1.5792 1.6147) RiseTrig slew=(0.1383 0.1161)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][20]/CLK (1.5675 1.603) RiseTrig slew=(0.1383 0.116)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][13]/CLK (1.5721 1.6076) RiseTrig slew=(0.1383 0.1161)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][16]/CLK (1.5776 1.6131) RiseTrig slew=(0.1383 0.1161)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][14]/CLK (1.5752 1.6107) RiseTrig slew=(0.1383 0.1161)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][11]/CLK (1.5754 1.6109) RiseTrig slew=(0.1383 0.1161)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][15]/CLK (1.5757 1.6112) RiseTrig slew=(0.1383 0.1161)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][12]/CLK (1.5748 1.6103) RiseTrig slew=(0.1383 0.1161)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][17]/CLK (1.5771 1.6126) RiseTrig slew=(0.1383 0.1161)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][29]/CLK (1.5617 1.5964) RiseTrig slew=(0.147 0.123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][28]/CLK (1.5634 1.5981) RiseTrig slew=(0.147 0.123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][30]/CLK (1.5621 1.5968) RiseTrig slew=(0.147 0.123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][31]/CLK (1.5626 1.5973) RiseTrig slew=(0.147 0.123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][QoS][1]/CLK (1.5637 1.5984) RiseTrig slew=(0.147 0.123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][QoS][2]/CLK (1.5644 1.5991) RiseTrig slew=(0.147 0.123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][QoS][0]/CLK (1.5649 1.5996) RiseTrig slew=(0.147 0.123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][26]/CLK (1.5686 1.6033) RiseTrig slew=(0.147 0.123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][24]/CLK (1.5688 1.6035) RiseTrig slew=(0.147 0.123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][25]/CLK (1.5683 1.603) RiseTrig slew=(0.147 0.123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][23]/CLK (1.5675 1.6022) RiseTrig slew=(0.147 0.123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][27]/CLK (1.5658 1.6005) RiseTrig slew=(0.147 0.123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][4]/CLK (1.5815 1.6159) RiseTrig slew=(0.1561 0.1305)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][5]/CLK (1.5806 1.615) RiseTrig slew=(0.1561 0.1305)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][3]/CLK (1.582 1.6164) RiseTrig slew=(0.1561 0.1305)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][6]/CLK (1.5802 1.6146) RiseTrig slew=(0.1561 0.1305)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][2]/CLK (1.5784 1.6128) RiseTrig slew=(0.1561 0.1305)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][QoS][7]/CLK (1.5825 1.6169) RiseTrig slew=(0.1561 0.1305)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][1]/CLK (1.5758 1.6102) RiseTrig slew=(0.1561 0.1305)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][QoS][5]/CLK (1.5821 1.6165) RiseTrig slew=(0.1561 0.1305)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][QoS][6]/CLK (1.5801 1.6145) RiseTrig slew=(0.1561 0.1305)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][0]/CLK (1.5774 1.6118) RiseTrig slew=(0.1561 0.1305)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][QoS][4]/CLK (1.5825 1.6169) RiseTrig slew=(0.1561 0.1305)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][QoS][3]/CLK (1.5827 1.6171) RiseTrig slew=(0.1561 0.1305)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][frag_length][0]/CLK (1.5921 1.6278) RiseTrig slew=(0.1319 0.1107)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][frag_length][2]/CLK (1.5919 1.6276) RiseTrig slew=(0.1319 0.1107)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][frag_length][1]/CLK (1.591 1.6267) RiseTrig slew=(0.1319 0.1107)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][frag_length][5]/CLK (1.5908 1.6265) RiseTrig slew=(0.1319 0.1107)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][7]/CLK (1.5898 1.6255) RiseTrig slew=(0.1319 0.1107)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][frag_length][6]/CLK (1.5887 1.6244) RiseTrig slew=(0.1319 0.1107)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][frag_length][3]/CLK (1.5864 1.6221) RiseTrig slew=(0.1319 0.1107)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][frag_length][4]/CLK (1.5863 1.622) RiseTrig slew=(0.1319 0.1107)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][frag_length][7]/CLK (1.5868 1.6225) RiseTrig slew=(0.1319 0.1107)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][reserved][1]/CLK (1.5874 1.6231) RiseTrig slew=(0.1319 0.1107)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][reserved][2]/CLK (1.588 1.6237) RiseTrig slew=(0.1319 0.1107)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][reserved][0]/CLK (1.588 1.6237) RiseTrig slew=(0.1319 0.1107)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][reserved][5]/CLK (1.6058 1.6398) RiseTrig slew=(0.1585 0.1325)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][reserved][7]/CLK (1.6003 1.6343) RiseTrig slew=(0.1585 0.1325)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][reserved][6]/CLK (1.6026 1.6366) RiseTrig slew=(0.1585 0.1325)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][reserved][4]/CLK (1.6055 1.6395) RiseTrig slew=(0.1585 0.1325)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][0]/CLK (1.5998 1.6339) RiseTrig slew=(0.1585 0.1325)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][reserved][3]/CLK (1.6056 1.6396) RiseTrig slew=(0.1585 0.1325)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][3]/CLK (1.605 1.639) RiseTrig slew=(0.1585 0.1325)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][6]/CLK (1.6061 1.6401) RiseTrig slew=(0.1585 0.1325)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][2]/CLK (1.6034 1.6374) RiseTrig slew=(0.1585 0.1325)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][5]/CLK (1.6057 1.6397) RiseTrig slew=(0.1585 0.1325)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][1]/CLK (1.6047 1.6387) RiseTrig slew=(0.1585 0.1325)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][4]/CLK (1.6061 1.6401) RiseTrig slew=(0.1585 0.1325)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][8]/CLK (1.617 1.6515) RiseTrig slew=(0.1565 0.131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][7]/CLK (1.6164 1.6509) RiseTrig slew=(0.1565 0.131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][9]/CLK (1.6154 1.6499) RiseTrig slew=(0.1565 0.131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][11]/CLK (1.6153 1.6498) RiseTrig slew=(0.1565 0.131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][14]/CLK (1.6151 1.6496) RiseTrig slew=(0.1565 0.131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][12]/CLK (1.6152 1.6497) RiseTrig slew=(0.1565 0.131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][10]/CLK (1.6136 1.6481) RiseTrig slew=(0.1565 0.131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][13]/CLK (1.6166 1.6511) RiseTrig slew=(0.1565 0.131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][15]/CLK (1.6167 1.6512) RiseTrig slew=(0.1565 0.131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][18]/CLK (1.6177 1.6522) RiseTrig slew=(0.1565 0.131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][17]/CLK (1.6177 1.6522) RiseTrig slew=(0.1565 0.131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][16]/CLK (1.6176 1.6521) RiseTrig slew=(0.1565 0.131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][23]/CLK (1.614 1.6529) RiseTrig slew=(0.0978 0.0831)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][20]/CLK (1.6095 1.6484) RiseTrig slew=(0.0978 0.0831)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][27]/CLK (1.6135 1.6524) RiseTrig slew=(0.0978 0.0831)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][28]/CLK (1.6132 1.6521) RiseTrig slew=(0.0978 0.0831)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][29]/CLK (1.6123 1.6512) RiseTrig slew=(0.0978 0.0831)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][30]/CLK (1.6106 1.6495) RiseTrig slew=(0.0978 0.0831)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][25]/CLK (1.5997 1.6396) RiseTrig slew=(0.0808 0.0692)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][21]/CLK (1.5985 1.6384) RiseTrig slew=(0.0808 0.0692)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][24]/CLK (1.599 1.6389) RiseTrig slew=(0.0808 0.0692)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][22]/CLK (1.5985 1.6384) RiseTrig slew=(0.0808 0.0692)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][26]/CLK (1.5999 1.6398) RiseTrig slew=(0.0808 0.0692)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][19]/CLK (1.5988 1.6387) RiseTrig slew=(0.0808 0.0692)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][QoS][0]/CLK (1.5902 1.6234) RiseTrig slew=(0.1511 0.1262)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][QoS][6]/CLK (1.5912 1.6244) RiseTrig slew=(0.1511 0.1262)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][0]/CLK (1.5918 1.625) RiseTrig slew=(0.1511 0.1262)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][QoS][5]/CLK (1.5907 1.6239) RiseTrig slew=(0.1511 0.1262)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][1]/CLK (1.5927 1.6259) RiseTrig slew=(0.1511 0.1262)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][2]/CLK (1.5935 1.6267) RiseTrig slew=(0.1511 0.1262)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][QoS][7]/CLK (1.5938 1.627) RiseTrig slew=(0.1511 0.1262)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][31]/CLK (1.5952 1.6283) RiseTrig slew=(0.1511 0.1262)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][QoS][1]/CLK (1.5942 1.6274) RiseTrig slew=(0.1511 0.1262)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][QoS][2]/CLK (1.5953 1.6285) RiseTrig slew=(0.1511 0.1262)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][QoS][3]/CLK (1.5932 1.6264) RiseTrig slew=(0.1511 0.1262)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][QoS][4]/CLK (1.5926 1.6258) RiseTrig slew=(0.1511 0.1262)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][7]/CLK (1.605 1.6404) RiseTrig slew=(0.1347 0.113)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][frag_length][6]/CLK (1.6046 1.64) RiseTrig slew=(0.1347 0.113)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][6]/CLK (1.6037 1.6391) RiseTrig slew=(0.1347 0.113)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][5]/CLK (1.6032 1.6386) RiseTrig slew=(0.1347 0.113)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][frag_length][4]/CLK (1.6051 1.6405) RiseTrig slew=(0.1347 0.113)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][frag_length][3]/CLK (1.6052 1.6406) RiseTrig slew=(0.1347 0.113)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][frag_length][2]/CLK (1.6057 1.6411) RiseTrig slew=(0.1347 0.113)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][4]/CLK (1.6041 1.6395) RiseTrig slew=(0.1347 0.113)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][3]/CLK (1.6043 1.6397) RiseTrig slew=(0.1347 0.113)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][frag_length][5]/CLK (1.6051 1.6405) RiseTrig slew=(0.1347 0.113)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][frag_length][1]/CLK (1.6055 1.6409) RiseTrig slew=(0.1347 0.113)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][frag_length][0]/CLK (1.6041 1.6395) RiseTrig slew=(0.1347 0.113)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][QoS][4]/CLK (1.5894 1.6256) RiseTrig slew=(0.1396 0.1169)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][QoS][1]/CLK (1.5905 1.6267) RiseTrig slew=(0.1396 0.1169)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][QoS][3]/CLK (1.5894 1.6256) RiseTrig slew=(0.1396 0.1169)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][QoS][7]/CLK (1.5929 1.6291) RiseTrig slew=(0.1396 0.1169)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][QoS][5]/CLK (1.5928 1.6289) RiseTrig slew=(0.1396 0.1169)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][QoS][0]/CLK (1.5896 1.6258) RiseTrig slew=(0.1396 0.1169)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][QoS][2]/CLK (1.5898 1.626) RiseTrig slew=(0.1396 0.1169)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][31]/CLK (1.5905 1.6267) RiseTrig slew=(0.1396 0.1169)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][QoS][6]/CLK (1.5909 1.6271) RiseTrig slew=(0.1396 0.1169)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][1]/CLK (1.5922 1.6284) RiseTrig slew=(0.1396 0.1169)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][2]/CLK (1.5925 1.6287) RiseTrig slew=(0.1396 0.1169)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][0]/CLK (1.59 1.6261) RiseTrig slew=(0.1396 0.1169)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][frag_length][5]/CLK (1.6058 1.6418) RiseTrig slew=(0.1456 0.1219)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][frag_length][2]/CLK (1.6046 1.6405) RiseTrig slew=(0.1456 0.122)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][frag_length][1]/CLK (1.6058 1.6417) RiseTrig slew=(0.1456 0.1219)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][frag_length][6]/CLK (1.6062 1.6421) RiseTrig slew=(0.1456 0.1219)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][frag_length][3]/CLK (1.6067 1.6426) RiseTrig slew=(0.1456 0.1219)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][frag_length][4]/CLK (1.6067 1.6427) RiseTrig slew=(0.1456 0.1219)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][frag_length][0]/CLK (1.6021 1.638) RiseTrig slew=(0.1456 0.122)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][7]/CLK (1.5985 1.6344) RiseTrig slew=(0.1456 0.122)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][4]/CLK (1.598 1.6339) RiseTrig slew=(0.1456 0.122)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][5]/CLK (1.5939 1.6298) RiseTrig slew=(0.1456 0.1219)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][3]/CLK (1.5987 1.6346) RiseTrig slew=(0.1456 0.122)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][6]/CLK (1.5946 1.6305) RiseTrig slew=(0.1456 0.1219)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][reserved][5]/CLK (1.5997 1.6345) RiseTrig slew=(0.1599 0.1336)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][frag_length][7]/CLK (1.6031 1.6379) RiseTrig slew=(0.1599 0.1336)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][reserved][7]/CLK (1.5983 1.6331) RiseTrig slew=(0.1599 0.1336)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][reserved][6]/CLK (1.598 1.6328) RiseTrig slew=(0.1599 0.1336)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][1]/CLK (1.5986 1.6334) RiseTrig slew=(0.1599 0.1336)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][reserved][4]/CLK (1.598 1.6328) RiseTrig slew=(0.1599 0.1336)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][reserved][1]/CLK (1.6025 1.6373) RiseTrig slew=(0.1599 0.1336)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][0]/CLK (1.5979 1.6327) RiseTrig slew=(0.1599 0.1336)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][2]/CLK (1.5987 1.6335) RiseTrig slew=(0.1599 0.1336)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][reserved][2]/CLK (1.6022 1.637) RiseTrig slew=(0.1599 0.1336)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][reserved][3]/CLK (1.6009 1.6357) RiseTrig slew=(0.1599 0.1336)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][reserved][0]/CLK (1.6015 1.6363) RiseTrig slew=(0.1599 0.1336)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][8]/CLK (1.5969 1.6315) RiseTrig slew=(0.1534 0.128)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][10]/CLK (1.5978 1.6324) RiseTrig slew=(0.1534 0.128)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][9]/CLK (1.5975 1.6321) RiseTrig slew=(0.1534 0.128)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][7]/CLK (1.5965 1.6311) RiseTrig slew=(0.1534 0.128)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][12]/CLK (1.5987 1.6333) RiseTrig slew=(0.1534 0.128)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][3]/CLK (1.5987 1.6333) RiseTrig slew=(0.1534 0.128)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][6]/CLK (1.5976 1.6322) RiseTrig slew=(0.1534 0.128)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][11]/CLK (1.5981 1.6327) RiseTrig slew=(0.1534 0.128)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][13]/CLK (1.5987 1.6333) RiseTrig slew=(0.1534 0.128)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][4]/CLK (1.5984 1.633) RiseTrig slew=(0.1534 0.128)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][14]/CLK (1.5981 1.6327) RiseTrig slew=(0.1534 0.128)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][5]/CLK (1.5987 1.6333) RiseTrig slew=(0.1534 0.128)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][22]/CLK (1.6135 1.654) RiseTrig slew=(0.0875 0.0748)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][21]/CLK (1.6116 1.6521) RiseTrig slew=(0.0875 0.0748)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][24]/CLK (1.6134 1.6539) RiseTrig slew=(0.0875 0.0748)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][26]/CLK (1.6139 1.6544) RiseTrig slew=(0.0875 0.0748)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][25]/CLK (1.6141 1.6546) RiseTrig slew=(0.0875 0.0748)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][23]/CLK (1.6115 1.652) RiseTrig slew=(0.0875 0.0748)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][20]/CLK (1.6109 1.6513) RiseTrig slew=(0.0891 0.0761)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][19]/CLK (1.6161 1.6565) RiseTrig slew=(0.0891 0.0761)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][18]/CLK (1.6139 1.6542) RiseTrig slew=(0.0891 0.0761)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][16]/CLK (1.6158 1.6562) RiseTrig slew=(0.0891 0.0761)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][17]/CLK (1.6158 1.6562) RiseTrig slew=(0.0891 0.0761)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][15]/CLK (1.6149 1.6553) RiseTrig slew=(0.0891 0.0761)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][QoS][1]/CLK (1.5939 1.6296) RiseTrig slew=(0.1369 0.1145)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][27]/CLK (1.5957 1.6314) RiseTrig slew=(0.1369 0.1145)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][28]/CLK (1.5944 1.63) RiseTrig slew=(0.1369 0.1145)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][29]/CLK (1.5962 1.6319) RiseTrig slew=(0.1369 0.1145)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][31]/CLK (1.593 1.6287) RiseTrig slew=(0.1369 0.1145)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][30]/CLK (1.5963 1.632) RiseTrig slew=(0.1369 0.1145)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][QoS][2]/CLK (1.5899 1.6256) RiseTrig slew=(0.1369 0.1145)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][QoS][5]/CLK (1.5945 1.6302) RiseTrig slew=(0.1369 0.1145)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][QoS][6]/CLK (1.5947 1.6304) RiseTrig slew=(0.1369 0.1145)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][QoS][4]/CLK (1.5941 1.6297) RiseTrig slew=(0.1369 0.1145)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][QoS][3]/CLK (1.5929 1.6286) RiseTrig slew=(0.1369 0.1145)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][QoS][0]/CLK (1.5945 1.6302) RiseTrig slew=(0.1369 0.1145)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][frag_length][2]/CLK (1.5923 1.6266) RiseTrig slew=(0.1615 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][QoS][7]/CLK (1.5868 1.6211) RiseTrig slew=(0.1615 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][frag_length][0]/CLK (1.5919 1.6262) RiseTrig slew=(0.1615 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][3]/CLK (1.5922 1.6265) RiseTrig slew=(0.1615 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][frag_length][1]/CLK (1.5904 1.6247) RiseTrig slew=(0.1615 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][7]/CLK (1.5899 1.6242) RiseTrig slew=(0.1615 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][4]/CLK (1.5879 1.6222) RiseTrig slew=(0.1615 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][2]/CLK (1.5863 1.6206) RiseTrig slew=(0.1615 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][5]/CLK (1.5875 1.6218) RiseTrig slew=(0.1615 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][1]/CLK (1.5878 1.6221) RiseTrig slew=(0.1615 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][0]/CLK (1.588 1.6223) RiseTrig slew=(0.1615 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][6]/CLK (1.5862 1.6205) RiseTrig slew=(0.1615 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][frag_length][5]/CLK (1.5805 1.6168) RiseTrig slew=(0.1349 0.1132)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][frag_length][6]/CLK (1.5802 1.6165) RiseTrig slew=(0.1349 0.1132)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][frag_length][3]/CLK (1.5803 1.6166) RiseTrig slew=(0.1349 0.1132)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][reserved][5]/CLK (1.5767 1.613) RiseTrig slew=(0.1349 0.1132)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][frag_length][4]/CLK (1.582 1.6183) RiseTrig slew=(0.1349 0.1132)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][reserved][4]/CLK (1.5734 1.6097) RiseTrig slew=(0.1349 0.1131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][reserved][6]/CLK (1.5737 1.61) RiseTrig slew=(0.1349 0.1131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][frag_length][7]/CLK (1.5837 1.62) RiseTrig slew=(0.1349 0.1132)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][reserved][1]/CLK (1.5842 1.6205) RiseTrig slew=(0.1349 0.1132)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][reserved][3]/CLK (1.5855 1.6218) RiseTrig slew=(0.1349 0.1132)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][reserved][2]/CLK (1.585 1.6213) RiseTrig slew=(0.1349 0.1132)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][reserved][0]/CLK (1.5855 1.6218) RiseTrig slew=(0.1349 0.1132)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][7]/CLK (1.5986 1.6339) RiseTrig slew=(0.1538 0.1287)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][9]/CLK (1.5998 1.635) RiseTrig slew=(0.1538 0.1287)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][10]/CLK (1.6001 1.6354) RiseTrig slew=(0.1538 0.1287)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][8]/CLK (1.5964 1.6317) RiseTrig slew=(0.1538 0.1287)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][reserved][7]/CLK (1.6009 1.6362) RiseTrig slew=(0.1538 0.1287)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][0]/CLK (1.6006 1.6359) RiseTrig slew=(0.1538 0.1287)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][3]/CLK (1.5987 1.634) RiseTrig slew=(0.1538 0.1287)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][2]/CLK (1.5999 1.6352) RiseTrig slew=(0.1538 0.1287)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][1]/CLK (1.5993 1.6346) RiseTrig slew=(0.1538 0.1287)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][5]/CLK (1.5976 1.6329) RiseTrig slew=(0.1538 0.1287)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][4]/CLK (1.598 1.6333) RiseTrig slew=(0.1538 0.1287)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][6]/CLK (1.5982 1.6335) RiseTrig slew=(0.1538 0.1287)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][frag_length][5]/CLK (1.6229 1.6573) RiseTrig slew=(0.1505 0.126)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][frag_length][6]/CLK (1.6229 1.6573) RiseTrig slew=(0.1505 0.126)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][reserved][5]/CLK (1.6155 1.6499) RiseTrig slew=(0.1505 0.126)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][frag_length][3]/CLK (1.6226 1.657) RiseTrig slew=(0.1505 0.126)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][frag_length][4]/CLK (1.622 1.6564) RiseTrig slew=(0.1505 0.126)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][frag_length][7]/CLK (1.6213 1.6557) RiseTrig slew=(0.1505 0.126)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][reserved][1]/CLK (1.6216 1.656) RiseTrig slew=(0.1505 0.126)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][reserved][4]/CLK (1.6189 1.6533) RiseTrig slew=(0.1505 0.126)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][reserved][6]/CLK (1.6191 1.6535) RiseTrig slew=(0.1505 0.126)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][reserved][2]/CLK (1.6219 1.6563) RiseTrig slew=(0.1505 0.126)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][reserved][3]/CLK (1.6186 1.653) RiseTrig slew=(0.1505 0.126)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][reserved][0]/CLK (1.6225 1.6569) RiseTrig slew=(0.1505 0.126)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][9]/CLK (1.6004 1.634) RiseTrig slew=(0.1509 0.1262)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][10]/CLK (1.6004 1.634) RiseTrig slew=(0.1509 0.1262)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][7]/CLK (1.5999 1.6335) RiseTrig slew=(0.1509 0.1262)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][8]/CLK (1.5981 1.6317) RiseTrig slew=(0.1509 0.1262)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][reserved][7]/CLK (1.6041 1.6377) RiseTrig slew=(0.1509 0.1262)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][1]/CLK (1.6033 1.6369) RiseTrig slew=(0.1509 0.1262)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][5]/CLK (1.6015 1.6351) RiseTrig slew=(0.1509 0.1262)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][2]/CLK (1.6037 1.6373) RiseTrig slew=(0.1509 0.1262)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][0]/CLK (1.6038 1.6374) RiseTrig slew=(0.1509 0.1262)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][6]/CLK (1.6019 1.6355) RiseTrig slew=(0.1509 0.1262)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][3]/CLK (1.6028 1.6364) RiseTrig slew=(0.1509 0.1262)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][4]/CLK (1.6017 1.6353) RiseTrig slew=(0.1509 0.1262)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][11]/CLK (1.6195 1.6536) RiseTrig slew=(0.1523 0.1274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][14]/CLK (1.6189 1.653) RiseTrig slew=(0.1523 0.1274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][12]/CLK (1.6182 1.6523) RiseTrig slew=(0.1523 0.1274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][13]/CLK (1.6179 1.652) RiseTrig slew=(0.1523 0.1274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][20]/CLK (1.6171 1.6512) RiseTrig slew=(0.1523 0.1274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][21]/CLK (1.618 1.6521) RiseTrig slew=(0.1523 0.1274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][15]/CLK (1.6189 1.653) RiseTrig slew=(0.1523 0.1274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][18]/CLK (1.6183 1.6524) RiseTrig slew=(0.1523 0.1274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][16]/CLK (1.6197 1.6538) RiseTrig slew=(0.1523 0.1274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][22]/CLK (1.6186 1.6527) RiseTrig slew=(0.1523 0.1274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][19]/CLK (1.6186 1.6527) RiseTrig slew=(0.1523 0.1274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][17]/CLK (1.6198 1.6539) RiseTrig slew=(0.1523 0.1274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][25]/CLK (1.6287 1.6628) RiseTrig slew=(0.157 0.1313)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][23]/CLK (1.6274 1.6615) RiseTrig slew=(0.157 0.1313)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][28]/CLK (1.6241 1.6582) RiseTrig slew=(0.157 0.1313)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][26]/CLK (1.6286 1.6627) RiseTrig slew=(0.157 0.1313)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][27]/CLK (1.6261 1.6602) RiseTrig slew=(0.157 0.1313)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][QoS][1]/CLK (1.6258 1.6599) RiseTrig slew=(0.157 0.1313)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][QoS][2]/CLK (1.6258 1.6599) RiseTrig slew=(0.157 0.1313)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][31]/CLK (1.6248 1.6589) RiseTrig slew=(0.157 0.1313)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][29]/CLK (1.6236 1.6577) RiseTrig slew=(0.157 0.1313)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][QoS][0]/CLK (1.626 1.6601) RiseTrig slew=(0.157 0.1313)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][30]/CLK (1.6232 1.6573) RiseTrig slew=(0.157 0.1313)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][24]/CLK (1.6294 1.6635) RiseTrig slew=(0.157 0.1313)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][QoS][7]/CLK (1.5979 1.6322) RiseTrig slew=(0.1432 0.1198)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][5]/CLK (1.6009 1.6352) RiseTrig slew=(0.1432 0.1198)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][6]/CLK (1.6001 1.6344) RiseTrig slew=(0.1432 0.1198)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][4]/CLK (1.6019 1.6361) RiseTrig slew=(0.1432 0.1198)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][3]/CLK (1.6022 1.6365) RiseTrig slew=(0.1432 0.1198)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][2]/CLK (1.5985 1.6328) RiseTrig slew=(0.1432 0.1198)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][QoS][3]/CLK (1.6005 1.6347) RiseTrig slew=(0.1432 0.1198)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][QoS][5]/CLK (1.599 1.6333) RiseTrig slew=(0.1432 0.1198)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][QoS][6]/CLK (1.6008 1.6351) RiseTrig slew=(0.1432 0.1198)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][0]/CLK (1.6013 1.6356) RiseTrig slew=(0.1432 0.1198)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][1]/CLK (1.6014 1.6357) RiseTrig slew=(0.1432 0.1198)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][QoS][4]/CLK (1.6006 1.6349) RiseTrig slew=(0.1432 0.1198)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][reserved][0]/CLK (1.6172 1.6526) RiseTrig slew=(0.1377 0.1156)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][reserved][2]/CLK (1.617 1.6524) RiseTrig slew=(0.1377 0.1156)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][reserved][1]/CLK (1.617 1.6524) RiseTrig slew=(0.1377 0.1156)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][frag_length][7]/CLK (1.616 1.6514) RiseTrig slew=(0.1377 0.1156)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][frag_length][4]/CLK (1.6148 1.6502) RiseTrig slew=(0.1377 0.1156)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][frag_length][3]/CLK (1.6149 1.6503) RiseTrig slew=(0.1377 0.1156)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][7]/CLK (1.621 1.6564) RiseTrig slew=(0.1377 0.1156)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][frag_length][6]/CLK (1.6176 1.653) RiseTrig slew=(0.1377 0.1156)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][frag_length][5]/CLK (1.6193 1.6547) RiseTrig slew=(0.1377 0.1156)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][frag_length][2]/CLK (1.6203 1.6557) RiseTrig slew=(0.1377 0.1156)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][frag_length][1]/CLK (1.6198 1.6552) RiseTrig slew=(0.1377 0.1156)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][frag_length][0]/CLK (1.6208 1.6562) RiseTrig slew=(0.1377 0.1156)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][reserved][5]/CLK (1.5995 1.6338) RiseTrig slew=(0.1613 0.1349)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][reserved][6]/CLK (1.5974 1.6317) RiseTrig slew=(0.1613 0.1349)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][reserved][7]/CLK (1.5974 1.6317) RiseTrig slew=(0.1613 0.1349)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][reserved][4]/CLK (1.5995 1.6338) RiseTrig slew=(0.1613 0.1349)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][5]/CLK (1.5966 1.6309) RiseTrig slew=(0.1613 0.1349)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][4]/CLK (1.5976 1.6319) RiseTrig slew=(0.1613 0.1349)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][0]/CLK (1.5918 1.6261) RiseTrig slew=(0.1613 0.1349)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][1]/CLK (1.5941 1.6284) RiseTrig slew=(0.1613 0.1349)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][2]/CLK (1.592 1.6263) RiseTrig slew=(0.1613 0.1349)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][6]/CLK (1.5979 1.6322) RiseTrig slew=(0.1613 0.1349)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][reserved][3]/CLK (1.5998 1.6341) RiseTrig slew=(0.1613 0.1349)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][3]/CLK (1.5955 1.6298) RiseTrig slew=(0.1613 0.1349)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][10]/CLK (1.5623 1.6017) RiseTrig slew=(0.0889 0.0759)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][8]/CLK (1.5658 1.6052) RiseTrig slew=(0.0889 0.0759)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][7]/CLK (1.5658 1.6052) RiseTrig slew=(0.0889 0.0759)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][9]/CLK (1.5654 1.6048) RiseTrig slew=(0.0889 0.0759)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][11]/CLK (1.5648 1.6042) RiseTrig slew=(0.0889 0.0759)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][14]/CLK (1.5648 1.6042) RiseTrig slew=(0.0889 0.0759)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][13]/CLK (1.5614 1.6011) RiseTrig slew=(0.085 0.0727)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][12]/CLK (1.5626 1.6023) RiseTrig slew=(0.085 0.0727)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][15]/CLK (1.5637 1.6034) RiseTrig slew=(0.085 0.0727)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][18]/CLK (1.5657 1.6054) RiseTrig slew=(0.085 0.0727)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][16]/CLK (1.5655 1.6052) RiseTrig slew=(0.085 0.0727)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][17]/CLK (1.5657 1.6054) RiseTrig slew=(0.085 0.0727)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][26]/CLK (1.5924 1.6269) RiseTrig slew=(0.1561 0.1306)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][28]/CLK (1.5895 1.624) RiseTrig slew=(0.1561 0.1306)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][23]/CLK (1.588 1.6225) RiseTrig slew=(0.1561 0.1306)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][25]/CLK (1.5925 1.627) RiseTrig slew=(0.1561 0.1306)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][27]/CLK (1.588 1.6225) RiseTrig slew=(0.1561 0.1306)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][29]/CLK (1.5887 1.6232) RiseTrig slew=(0.1561 0.1306)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][24]/CLK (1.5919 1.6264) RiseTrig slew=(0.1561 0.1306)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][21]/CLK (1.5894 1.6239) RiseTrig slew=(0.1561 0.1306)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][22]/CLK (1.5916 1.6261) RiseTrig slew=(0.1561 0.1306)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][30]/CLK (1.5871 1.6216) RiseTrig slew=(0.1561 0.1306)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][19]/CLK (1.5917 1.6261) RiseTrig slew=(0.1561 0.1306)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][20]/CLK (1.587 1.6215) RiseTrig slew=(0.1561 0.1306)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][11]/CLK (1.5809 1.6206) RiseTrig slew=(0.0908 0.0774)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][14]/CLK (1.5804 1.6201) RiseTrig slew=(0.0908 0.0774)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][7]/CLK (1.5826 1.6223) RiseTrig slew=(0.0908 0.0774)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][8]/CLK (1.5828 1.6225) RiseTrig slew=(0.0908 0.0774)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][10]/CLK (1.5813 1.621) RiseTrig slew=(0.0908 0.0774)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][9]/CLK (1.5818 1.6215) RiseTrig slew=(0.0908 0.0774)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][12]/CLK (1.5783 1.6183) RiseTrig slew=(0.087 0.0743)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][13]/CLK (1.5795 1.6195) RiseTrig slew=(0.087 0.0743)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][15]/CLK (1.5811 1.6212) RiseTrig slew=(0.087 0.0744)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][18]/CLK (1.5834 1.6235) RiseTrig slew=(0.087 0.0744)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][16]/CLK (1.583 1.623) RiseTrig slew=(0.087 0.0744)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][17]/CLK (1.5829 1.623) RiseTrig slew=(0.087 0.0744)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][20]/CLK (1.5846 1.6241) RiseTrig slew=(0.0939 0.08)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][30]/CLK (1.583 1.6225) RiseTrig slew=(0.0939 0.08)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][29]/CLK (1.5826 1.6221) RiseTrig slew=(0.0939 0.08)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][23]/CLK (1.5866 1.6261) RiseTrig slew=(0.0939 0.08)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][28]/CLK (1.5878 1.6273) RiseTrig slew=(0.0939 0.08)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][27]/CLK (1.5876 1.6271) RiseTrig slew=(0.0939 0.08)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][21]/CLK (1.5818 1.6217) RiseTrig slew=(0.0879 0.0751)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][25]/CLK (1.5857 1.6256) RiseTrig slew=(0.0879 0.0751)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][26]/CLK (1.5856 1.6255) RiseTrig slew=(0.0879 0.0751)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][24]/CLK (1.5846 1.6245) RiseTrig slew=(0.0879 0.0751)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][22]/CLK (1.5839 1.6238) RiseTrig slew=(0.0879 0.0751)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][19]/CLK (1.5837 1.6236) RiseTrig slew=(0.0879 0.0751)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][QoS][7]/CLK (1.5875 1.6224) RiseTrig slew=(0.1503 0.1257)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][QoS][1]/CLK (1.5859 1.6208) RiseTrig slew=(0.1503 0.1257)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][QoS][5]/CLK (1.5873 1.6222) RiseTrig slew=(0.1503 0.1257)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][QoS][3]/CLK (1.5858 1.6207) RiseTrig slew=(0.1503 0.1257)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][QoS][4]/CLK (1.5854 1.6203) RiseTrig slew=(0.1503 0.1257)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][QoS][6]/CLK (1.5859 1.6208) RiseTrig slew=(0.1503 0.1257)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][QoS][0]/CLK (1.5832 1.6181) RiseTrig slew=(0.1503 0.1257)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][QoS][2]/CLK (1.5848 1.6197) RiseTrig slew=(0.1503 0.1257)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][31]/CLK (1.5853 1.6202) RiseTrig slew=(0.1503 0.1257)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][1]/CLK (1.5864 1.6213) RiseTrig slew=(0.1503 0.1257)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][0]/CLK (1.5867 1.6216) RiseTrig slew=(0.1503 0.1257)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][2]/CLK (1.587 1.6219) RiseTrig slew=(0.1503 0.1257)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][frag_length][2]/CLK (1.6126 1.6474) RiseTrig slew=(0.1524 0.1275)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][frag_length][0]/CLK (1.613 1.6478) RiseTrig slew=(0.1524 0.1275)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][3]/CLK (1.6112 1.646) RiseTrig slew=(0.1524 0.1275)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][frag_length][1]/CLK (1.6122 1.647) RiseTrig slew=(0.1524 0.1275)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][7]/CLK (1.6096 1.6444) RiseTrig slew=(0.1524 0.1275)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][4]/CLK (1.6104 1.6452) RiseTrig slew=(0.1524 0.1275)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][frag_length][5]/CLK (1.6106 1.6454) RiseTrig slew=(0.1524 0.1275)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][frag_length][6]/CLK (1.6103 1.6451) RiseTrig slew=(0.1524 0.1275)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][5]/CLK (1.6077 1.6425) RiseTrig slew=(0.1524 0.1275)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][frag_length][3]/CLK (1.6109 1.6457) RiseTrig slew=(0.1524 0.1275)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][6]/CLK (1.6118 1.6466) RiseTrig slew=(0.1524 0.1275)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][frag_length][4]/CLK (1.611 1.6458) RiseTrig slew=(0.1524 0.1275)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][reserved][4]/CLK (1.5973 1.6315) RiseTrig slew=(0.1535 0.1283)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][reserved][3]/CLK (1.5985 1.6327) RiseTrig slew=(0.1535 0.1283)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][reserved][5]/CLK (1.5987 1.6329) RiseTrig slew=(0.1535 0.1283)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][reserved][0]/CLK (1.6003 1.6345) RiseTrig slew=(0.1535 0.1283)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][reserved][2]/CLK (1.6014 1.6356) RiseTrig slew=(0.1535 0.1283)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][frag_length][7]/CLK (1.6022 1.6364) RiseTrig slew=(0.1535 0.1283)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][reserved][1]/CLK (1.602 1.6362) RiseTrig slew=(0.1535 0.1283)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][1]/CLK (1.5987 1.6329) RiseTrig slew=(0.1535 0.1283)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][2]/CLK (1.5985 1.6327) RiseTrig slew=(0.1535 0.1283)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][0]/CLK (1.5978 1.632) RiseTrig slew=(0.1535 0.1283)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][reserved][7]/CLK (1.597 1.6312) RiseTrig slew=(0.1535 0.1283)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][reserved][6]/CLK (1.5967 1.6309) RiseTrig slew=(0.1535 0.1283)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][4]/CLK (1.5968 1.6314) RiseTrig slew=(0.1505 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][5]/CLK (1.5973 1.6319) RiseTrig slew=(0.1505 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][6]/CLK (1.598 1.6326) RiseTrig slew=(0.1505 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][7]/CLK (1.5955 1.6301) RiseTrig slew=(0.1505 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][8]/CLK (1.5956 1.6302) RiseTrig slew=(0.1505 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][3]/CLK (1.5973 1.6319) RiseTrig slew=(0.1505 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][11]/CLK (1.5991 1.6337) RiseTrig slew=(0.1505 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][10]/CLK (1.6023 1.6369) RiseTrig slew=(0.1505 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][9]/CLK (1.5955 1.6301) RiseTrig slew=(0.1505 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][14]/CLK (1.6002 1.6348) RiseTrig slew=(0.1505 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][13]/CLK (1.6014 1.636) RiseTrig slew=(0.1505 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][12]/CLK (1.6014 1.636) RiseTrig slew=(0.1505 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][15]/CLK (1.6158 1.6494) RiseTrig slew=(0.1714 0.1431)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][16]/CLK (1.6206 1.6542) RiseTrig slew=(0.1714 0.1431)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][18]/CLK (1.62 1.6536) RiseTrig slew=(0.1714 0.1431)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][19]/CLK (1.6199 1.6535) RiseTrig slew=(0.1714 0.1431)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][17]/CLK (1.6207 1.6543) RiseTrig slew=(0.1714 0.1431)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][20]/CLK (1.6156 1.6492) RiseTrig slew=(0.1714 0.1431)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][22]/CLK (1.6182 1.6518) RiseTrig slew=(0.1714 0.1431)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][21]/CLK (1.6162 1.6497) RiseTrig slew=(0.1714 0.1431)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][24]/CLK (1.6203 1.6539) RiseTrig slew=(0.1714 0.1431)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][25]/CLK (1.6208 1.6544) RiseTrig slew=(0.1714 0.1431)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][26]/CLK (1.6208 1.6544) RiseTrig slew=(0.1714 0.1431)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][23]/CLK (1.6168 1.6504) RiseTrig slew=(0.1714 0.1431)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][QoS][5]/CLK (1.5963 1.6308) RiseTrig slew=(0.1525 0.1275)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][QoS][6]/CLK (1.5966 1.6311) RiseTrig slew=(0.1525 0.1275)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][QoS][4]/CLK (1.595 1.6295) RiseTrig slew=(0.1525 0.1275)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][QoS][0]/CLK (1.5912 1.6257) RiseTrig slew=(0.1525 0.1275)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][QoS][3]/CLK (1.5941 1.6286) RiseTrig slew=(0.1525 0.1275)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][QoS][2]/CLK (1.5911 1.6256) RiseTrig slew=(0.1525 0.1275)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][QoS][1]/CLK (1.5945 1.629) RiseTrig slew=(0.1525 0.1275)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][31]/CLK (1.5956 1.6301) RiseTrig slew=(0.1525 0.1275)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][28]/CLK (1.5955 1.63) RiseTrig slew=(0.1525 0.1275)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][30]/CLK (1.5974 1.6319) RiseTrig slew=(0.1525 0.1275)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][27]/CLK (1.5963 1.6308) RiseTrig slew=(0.1525 0.1275)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][29]/CLK (1.5973 1.6318) RiseTrig slew=(0.1525 0.1275)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][frag_length][0]/CLK (1.6124 1.6527) RiseTrig slew=(0.0889 0.0761)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][frag_length][1]/CLK (1.6119 1.6523) RiseTrig slew=(0.0889 0.0761)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][3]/CLK (1.6098 1.6502) RiseTrig slew=(0.0889 0.0761)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][4]/CLK (1.6094 1.6498) RiseTrig slew=(0.0889 0.0761)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][7]/CLK (1.6111 1.6515) RiseTrig slew=(0.0889 0.0761)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][frag_length][2]/CLK (1.6127 1.6531) RiseTrig slew=(0.0889 0.0761)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][5]/CLK (1.6116 1.6517) RiseTrig slew=(0.0932 0.0796)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][6]/CLK (1.6154 1.6555) RiseTrig slew=(0.0932 0.0796)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][2]/CLK (1.6153 1.6554) RiseTrig slew=(0.0932 0.0796)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][QoS][7]/CLK (1.6144 1.6545) RiseTrig slew=(0.0932 0.0796)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][1]/CLK (1.6162 1.6563) RiseTrig slew=(0.0932 0.0796)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][0]/CLK (1.6164 1.6565) RiseTrig slew=(0.0932 0.0796)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][QoS][1]/CLK (1.5996 1.6342) RiseTrig slew=(0.1532 0.1282)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][28]/CLK (1.5994 1.634) RiseTrig slew=(0.1532 0.1282)

tx_core/dma_reg_tx/rd_data_d_reg[60]/CLK (1.5992 1.6338) RiseTrig slew=(0.1532 0.1282)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][27]/CLK (1.6001 1.6347) RiseTrig slew=(0.1532 0.1282)

tx_core/dma_reg_tx/rd_data_d_reg[63]/CLK (1.5979 1.6325) RiseTrig slew=(0.1532 0.1282)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][29]/CLK (1.5997 1.6343) RiseTrig slew=(0.1532 0.1282)

tx_core/dma_reg_tx/rd_data_d_reg[61]/CLK (1.5997 1.6343) RiseTrig slew=(0.1532 0.1282)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][30]/CLK (1.6001 1.6347) RiseTrig slew=(0.1532 0.1282)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][QoS][2]/CLK (1.5962 1.6308) RiseTrig slew=(0.1532 0.1282)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][QoS][0]/CLK (1.5967 1.6313) RiseTrig slew=(0.1532 0.1282)

tx_core/dma_reg_tx/rd_data_d_reg[62]/CLK (1.6003 1.6349) RiseTrig slew=(0.1532 0.1282)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][31]/CLK (1.5953 1.6299) RiseTrig slew=(0.1532 0.1282)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][2]/CLK (1.5837 1.6183) RiseTrig slew=(0.1451 0.1213)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][6]/CLK (1.583 1.6176) RiseTrig slew=(0.1451 0.1213)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][5]/CLK (1.5793 1.6139) RiseTrig slew=(0.1451 0.1213)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][QoS][6]/CLK (1.5763 1.6109) RiseTrig slew=(0.1451 0.1213)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][4]/CLK (1.5794 1.614) RiseTrig slew=(0.1451 0.1213)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][QoS][7]/CLK (1.5824 1.617) RiseTrig slew=(0.1451 0.1213)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][3]/CLK (1.5825 1.6171) RiseTrig slew=(0.1451 0.1213)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][0]/CLK (1.5847 1.6193) RiseTrig slew=(0.1451 0.1213)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][1]/CLK (1.5846 1.6192) RiseTrig slew=(0.1451 0.1213)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][QoS][3]/CLK (1.5833 1.6179) RiseTrig slew=(0.1451 0.1213)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][QoS][5]/CLK (1.5827 1.6173) RiseTrig slew=(0.1451 0.1213)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][QoS][4]/CLK (1.5834 1.618) RiseTrig slew=(0.1451 0.1213)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][frag_length][3]/CLK (1.621 1.6553) RiseTrig slew=(0.1604 0.1342)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][frag_length][4]/CLK (1.6213 1.6557) RiseTrig slew=(0.1604 0.1342)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][frag_length][7]/CLK (1.6223 1.6567) RiseTrig slew=(0.1604 0.1342)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][reserved][1]/CLK (1.6229 1.6573) RiseTrig slew=(0.1604 0.1342)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][reserved][2]/CLK (1.6231 1.6574) RiseTrig slew=(0.1604 0.1342)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][frag_length][5]/CLK (1.6208 1.6551) RiseTrig slew=(0.1604 0.1342)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][frag_length][6]/CLK (1.6202 1.6545) RiseTrig slew=(0.1604 0.1342)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][reserved][0]/CLK (1.6233 1.6576) RiseTrig slew=(0.1604 0.1342)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][frag_length][2]/CLK (1.6219 1.6563) RiseTrig slew=(0.1604 0.1342)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][frag_length][1]/CLK (1.6217 1.656) RiseTrig slew=(0.1604 0.1342)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][frag_length][0]/CLK (1.617 1.6513) RiseTrig slew=(0.1604 0.1342)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][7]/CLK (1.6162 1.6506) RiseTrig slew=(0.1604 0.1343)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][reserved][5]/CLK (1.619 1.6537) RiseTrig slew=(0.1517 0.127)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][reserved][7]/CLK (1.6174 1.6521) RiseTrig slew=(0.1517 0.127)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][0]/CLK (1.616 1.6507) RiseTrig slew=(0.1517 0.127)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][reserved][6]/CLK (1.6165 1.6512) RiseTrig slew=(0.1517 0.127)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][reserved][3]/CLK (1.6193 1.654) RiseTrig slew=(0.1517 0.127)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][reserved][4]/CLK (1.6192 1.6539) RiseTrig slew=(0.1517 0.127)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][2]/CLK (1.6152 1.6499) RiseTrig slew=(0.1517 0.127)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][6]/CLK (1.6193 1.654) RiseTrig slew=(0.1517 0.127)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][1]/CLK (1.6172 1.6519) RiseTrig slew=(0.1517 0.127)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][3]/CLK (1.6181 1.6528) RiseTrig slew=(0.1517 0.127)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][5]/CLK (1.6189 1.6536) RiseTrig slew=(0.1517 0.127)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][4]/CLK (1.6192 1.6539) RiseTrig slew=(0.1517 0.127)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][8]/CLK (1.5956 1.6345) RiseTrig slew=(0.0964 0.082)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][9]/CLK (1.5942 1.6331) RiseTrig slew=(0.0964 0.082)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][7]/CLK (1.5951 1.634) RiseTrig slew=(0.0964 0.082)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][14]/CLK (1.5943 1.6332) RiseTrig slew=(0.0964 0.082)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][11]/CLK (1.5945 1.6334) RiseTrig slew=(0.0964 0.082)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][12]/CLK (1.5944 1.6333) RiseTrig slew=(0.0964 0.082)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][10]/CLK (1.5896 1.6291) RiseTrig slew=(0.0875 0.0748)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][13]/CLK (1.5954 1.6349) RiseTrig slew=(0.0875 0.0749)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][16]/CLK (1.5939 1.6334) RiseTrig slew=(0.0875 0.0749)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][15]/CLK (1.5951 1.6347) RiseTrig slew=(0.0875 0.0749)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][18]/CLK (1.5922 1.6317) RiseTrig slew=(0.0875 0.0748)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][17]/CLK (1.595 1.6345) RiseTrig slew=(0.0875 0.0749)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][30]/CLK (1.6009 1.6409) RiseTrig slew=(0.0846 0.0724)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][29]/CLK (1.6007 1.6408) RiseTrig slew=(0.0846 0.0724)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][21]/CLK (1.5989 1.6389) RiseTrig slew=(0.0846 0.0724)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][28]/CLK (1.6033 1.6433) RiseTrig slew=(0.0846 0.0724)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][27]/CLK (1.6032 1.6432) RiseTrig slew=(0.0846 0.0724)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][23]/CLK (1.6037 1.6437) RiseTrig slew=(0.0846 0.0724)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][20]/CLK (1.6043 1.6439) RiseTrig slew=(0.0923 0.0787)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][26]/CLK (1.6091 1.6487) RiseTrig slew=(0.0923 0.0787)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][25]/CLK (1.6088 1.6484) RiseTrig slew=(0.0923 0.0787)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][22]/CLK (1.6067 1.6463) RiseTrig slew=(0.0923 0.0787)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][24]/CLK (1.6078 1.6474) RiseTrig slew=(0.0923 0.0787)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][19]/CLK (1.6068 1.6464) RiseTrig slew=(0.0923 0.0787)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][QoS][0]/CLK (1.602 1.6358) RiseTrig slew=(0.1647 0.1376)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][0]/CLK (1.6033 1.6371) RiseTrig slew=(0.1647 0.1376)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][2]/CLK (1.6051 1.6389) RiseTrig slew=(0.1647 0.1376)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][1]/CLK (1.6052 1.639) RiseTrig slew=(0.1647 0.1376)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][QoS][2]/CLK (1.6024 1.6362) RiseTrig slew=(0.1647 0.1376)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][31]/CLK (1.6028 1.6366) RiseTrig slew=(0.1647 0.1376)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][QoS][6]/CLK (1.6046 1.6384) RiseTrig slew=(0.1647 0.1376)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][QoS][1]/CLK (1.6067 1.6405) RiseTrig slew=(0.1647 0.1376)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][QoS][7]/CLK (1.6077 1.6415) RiseTrig slew=(0.1647 0.1376)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][QoS][5]/CLK (1.6075 1.6413) RiseTrig slew=(0.1647 0.1376)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][QoS][4]/CLK (1.6072 1.641) RiseTrig slew=(0.1647 0.1376)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][QoS][3]/CLK (1.6066 1.6404) RiseTrig slew=(0.1647 0.1376)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][frag_length][3]/CLK (1.6249 1.6589) RiseTrig slew=(0.1697 0.1419)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][frag_length][5]/CLK (1.6243 1.6583) RiseTrig slew=(0.1697 0.1419)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][frag_length][4]/CLK (1.6249 1.6589) RiseTrig slew=(0.1697 0.1419)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][frag_length][6]/CLK (1.6244 1.6584) RiseTrig slew=(0.1697 0.1419)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][frag_length][2]/CLK (1.6251 1.6591) RiseTrig slew=(0.1697 0.1419)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][frag_length][1]/CLK (1.6231 1.6571) RiseTrig slew=(0.1697 0.1419)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][frag_length][0]/CLK (1.6231 1.6571) RiseTrig slew=(0.1697 0.1419)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][7]/CLK (1.6246 1.6586) RiseTrig slew=(0.1697 0.1419)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][6]/CLK (1.6275 1.6615) RiseTrig slew=(0.1697 0.1419)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][5]/CLK (1.6278 1.6618) RiseTrig slew=(0.1697 0.1419)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][4]/CLK (1.6292 1.6632) RiseTrig slew=(0.1697 0.1419)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][3]/CLK (1.6297 1.6636) RiseTrig slew=(0.1697 0.1419)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][reserved][0]/CLK (1.5954 1.6347) RiseTrig slew=(0.0952 0.0811)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][reserved][1]/CLK (1.5954 1.6348) RiseTrig slew=(0.0952 0.0811)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][reserved][2]/CLK (1.5949 1.6342) RiseTrig slew=(0.0952 0.0811)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][reserved][3]/CLK (1.5916 1.6309) RiseTrig slew=(0.0952 0.0811)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][reserved][5]/CLK (1.5911 1.6304) RiseTrig slew=(0.0952 0.0811)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][frag_length][7]/CLK (1.596 1.6353) RiseTrig slew=(0.0952 0.0811)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][reserved][4]/CLK (1.5856 1.6255) RiseTrig slew=(0.0869 0.0743)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][reserved][6]/CLK (1.5884 1.6283) RiseTrig slew=(0.0869 0.0744)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][0]/CLK (1.5897 1.6296) RiseTrig slew=(0.0869 0.0744)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][reserved][7]/CLK (1.5905 1.6304) RiseTrig slew=(0.0869 0.0744)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][2]/CLK (1.5911 1.6311) RiseTrig slew=(0.0869 0.0744)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][1]/CLK (1.5913 1.6312) RiseTrig slew=(0.0869 0.0744)

tx_core/dma_reg_tx/depth_left_reg[1]/CLK (1.5801 1.6144) RiseTrig slew=(0.1777 0.1482)

tx_core/dma_reg_tx/r_ptr_reg[3]/CLK (1.5782 1.6125) RiseTrig slew=(0.1777 0.1482)

tx_core/dma_reg_tx/r_ptr_reg[2]/CLK (1.5803 1.6146) RiseTrig slew=(0.1777 0.1482)

tx_core/dma_reg_tx/r_ptr_reg[1]/CLK (1.579 1.6133) RiseTrig slew=(0.1777 0.1482)

tx_core/dma_reg_tx/r_ptr_reg[0]/CLK (1.5801 1.6144) RiseTrig slew=(0.1777 0.1482)

tx_core/dma_reg_tx/depth_left_reg[4]/CLK (1.5803 1.6146) RiseTrig slew=(0.1777 0.1482)

tx_core/dma_reg_tx/depth_left_reg[3]/CLK (1.5801 1.6143) RiseTrig slew=(0.1777 0.1482)

tx_core/dma_reg_tx/depth_left_reg[2]/CLK (1.5796 1.6139) RiseTrig slew=(0.1777 0.1482)

tx_core/dma_reg_tx/depth_left_reg[0]/CLK (1.5799 1.6142) RiseTrig slew=(0.1777 0.1482)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][QoS][1]/CLK (1.5702 1.6045) RiseTrig slew=(0.1776 0.1482)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][QoS][2]/CLK (1.5692 1.6035) RiseTrig slew=(0.1776 0.1482)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][QoS][0]/CLK (1.5697 1.604) RiseTrig slew=(0.1776 0.1482)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][3]/CLK (1.6063 1.6414) RiseTrig slew=(0.1493 0.1249)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][QoS][7]/CLK (1.6062 1.6413) RiseTrig slew=(0.1493 0.1249)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][QoS][5]/CLK (1.6058 1.6409) RiseTrig slew=(0.1493 0.1249)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][QoS][4]/CLK (1.6055 1.6406) RiseTrig slew=(0.1493 0.1249)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][QoS][3]/CLK (1.6056 1.6407) RiseTrig slew=(0.1493 0.1249)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][QoS][6]/CLK (1.6029 1.638) RiseTrig slew=(0.1493 0.1249)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][4]/CLK (1.6023 1.6374) RiseTrig slew=(0.1493 0.1249)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][5]/CLK (1.6023 1.6374) RiseTrig slew=(0.1493 0.1249)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][0]/CLK (1.6042 1.6393) RiseTrig slew=(0.1493 0.1249)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][6]/CLK (1.6033 1.6384) RiseTrig slew=(0.1493 0.1249)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][1]/CLK (1.604 1.6391) RiseTrig slew=(0.1493 0.1249)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][2]/CLK (1.6036 1.6387) RiseTrig slew=(0.1493 0.1249)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][frag_length][2]/CLK (1.6518 1.6866) RiseTrig slew=(0.1646 0.138)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][frag_length][0]/CLK (1.6542 1.689) RiseTrig slew=(0.1645 0.138)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][frag_length][1]/CLK (1.6484 1.6832) RiseTrig slew=(0.1645 0.1379)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][7]/CLK (1.6547 1.6896) RiseTrig slew=(0.1645 0.138)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][frag_length][5]/CLK (1.6446 1.6795) RiseTrig slew=(0.1645 0.1378)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][frag_length][6]/CLK (1.6439 1.6788) RiseTrig slew=(0.1645 0.1378)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][frag_length][3]/CLK (1.6414 1.6763) RiseTrig slew=(0.1644 0.1377)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][frag_length][4]/CLK (1.6382 1.6731) RiseTrig slew=(0.1643 0.1376)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][frag_length][7]/CLK (1.6394 1.6743) RiseTrig slew=(0.1644 0.1376)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][reserved][2]/CLK (1.6401 1.675) RiseTrig slew=(0.1644 0.1376)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][reserved][1]/CLK (1.6401 1.675) RiseTrig slew=(0.1644 0.1376)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][reserved][0]/CLK (1.6403 1.6752) RiseTrig slew=(0.1644 0.1376)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][2]/CLK (1.6071 1.6421) RiseTrig slew=(0.151 0.1263)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][6]/CLK (1.6103 1.6453) RiseTrig slew=(0.151 0.1263)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][5]/CLK (1.6097 1.6447) RiseTrig slew=(0.151 0.1263)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][4]/CLK (1.6102 1.6452) RiseTrig slew=(0.151 0.1263)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][3]/CLK (1.6092 1.6442) RiseTrig slew=(0.151 0.1263)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][1]/CLK (1.6085 1.6435) RiseTrig slew=(0.151 0.1263)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][reserved][3]/CLK (1.6125 1.6475) RiseTrig slew=(0.151 0.1263)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][reserved][4]/CLK (1.6124 1.6474) RiseTrig slew=(0.151 0.1263)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][reserved][6]/CLK (1.6129 1.6479) RiseTrig slew=(0.151 0.1263)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][reserved][7]/CLK (1.6136 1.6486) RiseTrig slew=(0.151 0.1263)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][0]/CLK (1.6111 1.6461) RiseTrig slew=(0.151 0.1263)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][reserved][5]/CLK (1.6142 1.6492) RiseTrig slew=(0.151 0.1263)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][10]/CLK (1.623 1.6572) RiseTrig slew=(0.1619 0.1352)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][9]/CLK (1.6227 1.6569) RiseTrig slew=(0.1619 0.1352)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][8]/CLK (1.6234 1.6576) RiseTrig slew=(0.1619 0.1352)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][7]/CLK (1.6228 1.657) RiseTrig slew=(0.1619 0.1352)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][18]/CLK (1.628 1.6622) RiseTrig slew=(0.1619 0.1352)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][16]/CLK (1.6276 1.6618) RiseTrig slew=(0.1619 0.1352)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][14]/CLK (1.6225 1.6567) RiseTrig slew=(0.1619 0.1352)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][17]/CLK (1.6266 1.6608) RiseTrig slew=(0.1619 0.1352)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][15]/CLK (1.6263 1.6605) RiseTrig slew=(0.1619 0.1352)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][12]/CLK (1.6241 1.6583) RiseTrig slew=(0.1619 0.1352)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][11]/CLK (1.6218 1.656) RiseTrig slew=(0.1619 0.1352)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][13]/CLK (1.6252 1.6594) RiseTrig slew=(0.1619 0.1352)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][26]/CLK (1.6324 1.6671) RiseTrig slew=(0.1612 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][28]/CLK (1.635 1.6697) RiseTrig slew=(0.1612 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][25]/CLK (1.6322 1.6669) RiseTrig slew=(0.1612 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][23]/CLK (1.635 1.6697) RiseTrig slew=(0.1612 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][27]/CLK (1.6343 1.669) RiseTrig slew=(0.1612 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][21]/CLK (1.6276 1.6623) RiseTrig slew=(0.1612 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][24]/CLK (1.6311 1.6658) RiseTrig slew=(0.1612 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][22]/CLK (1.6312 1.6659) RiseTrig slew=(0.1612 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][29]/CLK (1.6319 1.6666) RiseTrig slew=(0.1612 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][30]/CLK (1.6302 1.6649) RiseTrig slew=(0.1612 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][20]/CLK (1.6289 1.6636) RiseTrig slew=(0.1612 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][19]/CLK (1.6316 1.6663) RiseTrig slew=(0.1612 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][QoS][0]/CLK (1.596 1.6324) RiseTrig slew=(0.129 0.1082)

tx_core/dma_reg_tx/rd_data_d_reg[0]/CLK (1.5958 1.6322) RiseTrig slew=(0.129 0.1082)

tx_core/dma_reg_tx/rd_data_d_reg[5]/CLK (1.5967 1.633) RiseTrig slew=(0.129 0.1082)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][QoS][3]/CLK (1.5963 1.6327) RiseTrig slew=(0.129 0.1082)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][QoS][4]/CLK (1.5966 1.633) RiseTrig slew=(0.129 0.1082)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][QoS][2]/CLK (1.5964 1.6328) RiseTrig slew=(0.129 0.1082)

tx_core/dma_reg_tx/rd_data_d_reg[2]/CLK (1.5964 1.6328) RiseTrig slew=(0.129 0.1082)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][31]/CLK (1.5966 1.633) RiseTrig slew=(0.129 0.1082)

tx_core/dma_reg_tx/rd_data_d_reg[4]/CLK (1.595 1.6314) RiseTrig slew=(0.129 0.1082)

tx_core/dma_reg_tx/rd_data_d_reg[3]/CLK (1.5961 1.6325) RiseTrig slew=(0.129 0.1082)

tx_core/dma_reg_tx/rd_data_d_reg[1]/CLK (1.5962 1.6326) RiseTrig slew=(0.129 0.1082)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][QoS][1]/CLK (1.5963 1.6327) RiseTrig slew=(0.129 0.1082)

tx_core/tx_rs/xgmii_tx_hold_reg[27]/CLK (1.5716 1.5933) RiseTrig slew=(0.1921 0.1641)

tx_core/tx_rs/xgmii_tx_hold_reg[28]/CLK (1.5692 1.5909) RiseTrig slew=(0.1921 0.1641)

tx_core/tx_rs/xgmii_tx_hold_reg[29]/CLK (1.5713 1.593) RiseTrig slew=(0.1921 0.1641)

tx_core/tx_rs/xgmii_tx_hold_reg[30]/CLK (1.5705 1.5922) RiseTrig slew=(0.1921 0.1641)

tx_core/tx_rs/xgmii_tx_hold_reg[31]/CLK (1.5725 1.5942) RiseTrig slew=(0.1921 0.1641)

tx_core/tx_rs/xgmii_tx_hold_reg[32]/CLK (1.5703 1.592) RiseTrig slew=(0.1921 0.1641)

tx_core/tx_rs/xgmii_tx_hold_reg[33]/CLK (1.5731 1.5948) RiseTrig slew=(0.1921 0.1641)

tx_core/tx_rs/xgmii_tx_hold_reg[34]/CLK (1.573 1.5947) RiseTrig slew=(0.1921 0.1641)

tx_core/tx_rs/xgmii_tx_hold_reg[35]/CLK (1.573 1.5948) RiseTrig slew=(0.1921 0.1641)

tx_core/tx_rs/xgmii_tx_hold_reg[36]/CLK (1.5731 1.5948) RiseTrig slew=(0.1921 0.1641)

tx_core/tx_rs/xgmii_tx_hold_reg[37]/CLK (1.5725 1.5943) RiseTrig slew=(0.1921 0.1641)

tx_core/tx_rs/xgmii_tx_hold_reg[38]/CLK (1.5728 1.5945) RiseTrig slew=(0.1921 0.1641)

tx_core/tx_rs/xgmii_txd_d_reg[9]/CLK (1.5923 1.6211) RiseTrig slew=(0.1228 0.1028)

tx_core/tx_rs/xgmii_txd_d_reg[4]/CLK (1.5922 1.621) RiseTrig slew=(0.1228 0.1028)

tx_core/tx_rs/xgmii_txd_d_reg[3]/CLK (1.5921 1.6209) RiseTrig slew=(0.1228 0.1028)

tx_core/tx_rs/xgmii_txd_d_reg[5]/CLK (1.5922 1.621) RiseTrig slew=(0.1228 0.1028)

tx_core/tx_rs/xgmii_txd_d_reg[2]/CLK (1.5921 1.6209) RiseTrig slew=(0.1228 0.1028)

tx_core/tx_rs/xgmii_txd_d_reg[6]/CLK (1.5912 1.62) RiseTrig slew=(0.1228 0.1028)

tx_core/tx_rs/xgmii_txd_d_reg[7]/CLK (1.5884 1.6172) RiseTrig slew=(0.1228 0.1028)

tx_core/tx_rs/xgmii_txd_d_reg[0]/CLK (1.5894 1.6182) RiseTrig slew=(0.1228 0.1028)

tx_core/tx_rs/xgmii_txd_d_reg[11]/CLK (1.5898 1.6186) RiseTrig slew=(0.1228 0.1028)

tx_core/tx_rs/xgmii_txd_d_reg[1]/CLK (1.589 1.6178) RiseTrig slew=(0.1228 0.1028)

tx_core/tx_rs/xgmii_txd_d_reg[10]/CLK (1.5896 1.6184) RiseTrig slew=(0.1228 0.1028)

tx_core/tx_rs/xgmii_txd_d_reg[8]/CLK (1.5898 1.6186) RiseTrig slew=(0.1228 0.1028)

tx_core/tx_rs/xgmii_tx_hold_reg[60]/CLK (1.6092 1.6381) RiseTrig slew=(0.1261 0.1058)

tx_core/tx_rs/xgmii_tx_hold_reg[62]/CLK (1.6092 1.6381) RiseTrig slew=(0.1261 0.1058)

tx_core/tx_rs/xgmii_tx_hold_reg[56]/CLK (1.6091 1.638) RiseTrig slew=(0.1261 0.1058)

tx_core/tx_rs/xgmii_tx_hold_reg[58]/CLK (1.6089 1.6378) RiseTrig slew=(0.1261 0.1058)

tx_core/tx_rs/xgmii_tx_hold_reg[59]/CLK (1.6069 1.6358) RiseTrig slew=(0.1261 0.1058)

tx_core/tx_rs/xgmii_tx_hold_reg[57]/CLK (1.6066 1.6355) RiseTrig slew=(0.1261 0.1058)

tx_core/tx_rs/xgmii_tx_hold_reg[61]/CLK (1.6067 1.6356) RiseTrig slew=(0.1261 0.1058)

tx_core/tx_rs/xgmii_tx_hold_reg[51]/CLK (1.6065 1.6354) RiseTrig slew=(0.1261 0.1058)

tx_core/tx_rs/xgmii_tx_hold_reg[53]/CLK (1.6076 1.6365) RiseTrig slew=(0.1261 0.1058)

tx_core/tx_rs/xgmii_tx_hold_reg[55]/CLK (1.6073 1.6362) RiseTrig slew=(0.1261 0.1058)

tx_core/tx_rs/xgmii_tx_hold_reg[52]/CLK (1.608 1.6369) RiseTrig slew=(0.1261 0.1058)

tx_core/tx_rs/xgmii_tx_hold_reg[54]/CLK (1.6081 1.637) RiseTrig slew=(0.1261 0.1058)

tx_core/tx_rs/bvalid_reg[1]/CLK (1.6175 1.6453) RiseTrig slew=(0.142 0.1188)

tx_core/tx_rs/bvalid_reg[3]/CLK (1.6174 1.6452) RiseTrig slew=(0.142 0.1188)

tx_core/tx_rs/bvalid_reg[4]/CLK (1.6165 1.6443) RiseTrig slew=(0.142 0.1188)

tx_core/tx_rs/bvalid_reg[5]/CLK (1.6164 1.6442) RiseTrig slew=(0.142 0.1188)

tx_core/tx_rs/bvalid_reg[6]/CLK (1.6175 1.6453) RiseTrig slew=(0.142 0.1188)

tx_core/tx_rs/cnt2_d_reg/CLK (1.6141 1.6419) RiseTrig slew=(0.142 0.1188)

tx_core/tx_rs/bvalid_reg[2]/CLK (1.6174 1.6452) RiseTrig slew=(0.142 0.1188)

tx_core/tx_rs/xgmii_tx_hold_reg[63]/CLK (1.615 1.6428) RiseTrig slew=(0.142 0.1188)

tx_core/tx_rs/crc_tx_d_reg[1]/CLK (1.6192 1.647) RiseTrig slew=(0.142 0.1188)

tx_core/tx_rs/crc_tx_d_reg[31]/CLK (1.6191 1.6469) RiseTrig slew=(0.142 0.1188)

tx_core/tx_rs/crc_tx_d_reg[2]/CLK (1.6189 1.6467) RiseTrig slew=(0.142 0.1188)

tx_core/tx_rs/crc_tx_d_reg[0]/CLK (1.6193 1.6471) RiseTrig slew=(0.142 0.1188)

tx_core/tx_rs/bvalid_reg[7]/CLK (1.5895 1.6119) RiseTrig slew=(0.1925 0.1644)

tx_core/tx_rs/pkt_ctrl_d_reg[0]/CLK (1.5906 1.613) RiseTrig slew=(0.1925 0.1644)

tx_core/tx_rs/pkt_ctrl_d_reg[1]/CLK (1.5908 1.6132) RiseTrig slew=(0.1925 0.1644)

tx_core/tx_rs/pkt_ctrl_d_reg[2]/CLK (1.5906 1.613) RiseTrig slew=(0.1925 0.1644)

tx_core/tx_rs/pkt_ctrl_d_reg[3]/CLK (1.5912 1.6136) RiseTrig slew=(0.1925 0.1644)

tx_core/tx_rs/pkt_ctrl_d_reg[4]/CLK (1.5919 1.6143) RiseTrig slew=(0.1925 0.1644)

tx_core/tx_rs/pkt_ctrl_d_reg[5]/CLK (1.5919 1.6143) RiseTrig slew=(0.1925 0.1644)

tx_core/tx_rs/pkt_ctrl_d_reg[6]/CLK (1.5919 1.6143) RiseTrig slew=(0.1925 0.1644)

tx_core/tx_rs/pkt_ctrl_d_reg[7]/CLK (1.592 1.6144) RiseTrig slew=(0.1925 0.1644)

tx_core/tx_rs/xgmii_tx_hold_reg[0]/CLK (1.5893 1.6117) RiseTrig slew=(0.1925 0.1644)

tx_core/tx_rs/xgmii_tx_hold_reg[1]/CLK (1.592 1.6144) RiseTrig slew=(0.1925 0.1644)

tx_core/tx_rs/xgmii_tx_hold_reg[2]/CLK (1.5896 1.612) RiseTrig slew=(0.1925 0.1644)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][frag_length][6]/CLK (1.5788 1.6142) RiseTrig slew=(0.1523 0.1277)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][reserved][1]/CLK (1.5828 1.6182) RiseTrig slew=(0.1523 0.1277)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][frag_length][4]/CLK (1.5809 1.6163) RiseTrig slew=(0.1523 0.1277)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][frag_length][5]/CLK (1.5811 1.6165) RiseTrig slew=(0.1523 0.1277)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][reserved][2]/CLK (1.5829 1.6183) RiseTrig slew=(0.1523 0.1277)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][frag_length][7]/CLK (1.5813 1.6167) RiseTrig slew=(0.1523 0.1277)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][reserved][0]/CLK (1.5831 1.6186) RiseTrig slew=(0.1523 0.1277)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][frag_length][3]/CLK (1.5793 1.6148) RiseTrig slew=(0.1523 0.1277)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][frag_length][1]/CLK (1.5831 1.6185) RiseTrig slew=(0.1523 0.1277)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][frag_length][2]/CLK (1.5837 1.6191) RiseTrig slew=(0.1523 0.1277)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][frag_length][0]/CLK (1.5844 1.6198) RiseTrig slew=(0.1523 0.1277)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][7]/CLK (1.5742 1.6096) RiseTrig slew=(0.1523 0.1277)

tx_core/dma_reg_tx/n3625__L1_I0/A (1.4127 1.4509) slew=(0.0724 0.0723)
tx_core/dma_reg_tx/n3625__L1_I0/Y (1.6364 1.6754) load=0.22648(pf) 

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][8]/CLK (1.564 1.5983) RiseTrig slew=(0.1601 0.1339)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][7]/CLK (1.5627 1.597) RiseTrig slew=(0.1601 0.1339)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][11]/CLK (1.5631 1.5974) RiseTrig slew=(0.1601 0.1339)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][9]/CLK (1.5622 1.5965) RiseTrig slew=(0.1601 0.1339)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][14]/CLK (1.5609 1.5952) RiseTrig slew=(0.1601 0.1339)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][10]/CLK (1.5623 1.5966) RiseTrig slew=(0.1601 0.1339)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][12]/CLK (1.5647 1.599) RiseTrig slew=(0.1601 0.1339)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][13]/CLK (1.5677 1.602) RiseTrig slew=(0.1601 0.1339)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][15]/CLK (1.5668 1.6011) RiseTrig slew=(0.1601 0.1339)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][16]/CLK (1.5683 1.6026) RiseTrig slew=(0.1601 0.1339)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][18]/CLK (1.5685 1.6028) RiseTrig slew=(0.1601 0.1339)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][17]/CLK (1.567 1.6013) RiseTrig slew=(0.1601 0.1339)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][27]/CLK (1.5694 1.6044) RiseTrig slew=(0.1532 0.1283)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][23]/CLK (1.569 1.604) RiseTrig slew=(0.1532 0.1283)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][25]/CLK (1.5695 1.6045) RiseTrig slew=(0.1532 0.1283)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][26]/CLK (1.5696 1.6046) RiseTrig slew=(0.1532 0.1283)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][28]/CLK (1.5698 1.6048) RiseTrig slew=(0.1532 0.1283)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][29]/CLK (1.5656 1.6006) RiseTrig slew=(0.1532 0.1283)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][24]/CLK (1.5729 1.6079) RiseTrig slew=(0.1532 0.1283)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][22]/CLK (1.5728 1.6078) RiseTrig slew=(0.1532 0.1283)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][21]/CLK (1.5681 1.6031) RiseTrig slew=(0.1532 0.1283)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][30]/CLK (1.5693 1.6043) RiseTrig slew=(0.1532 0.1283)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][20]/CLK (1.5709 1.6059) RiseTrig slew=(0.1532 0.1283)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][19]/CLK (1.5722 1.6072) RiseTrig slew=(0.1532 0.1283)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][QoS][5]/CLK (1.542 1.5807) RiseTrig slew=(0.1 0.0849)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][QoS][7]/CLK (1.5422 1.5809) RiseTrig slew=(0.1 0.0849)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][QoS][4]/CLK (1.5423 1.581) RiseTrig slew=(0.1 0.0849)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][QoS][6]/CLK (1.5397 1.5784) RiseTrig slew=(0.1 0.0849)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][2]/CLK (1.54 1.5787) RiseTrig slew=(0.1 0.0849)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][1]/CLK (1.54 1.5787) RiseTrig slew=(0.1 0.0849)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][0]/CLK (1.5361 1.5749) RiseTrig slew=(0.098 0.0832)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][QoS][3]/CLK (1.5356 1.5744) RiseTrig slew=(0.098 0.0832)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][QoS][0]/CLK (1.5362 1.575) RiseTrig slew=(0.098 0.0832)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][QoS][1]/CLK (1.5365 1.5753) RiseTrig slew=(0.098 0.0832)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][QoS][2]/CLK (1.537 1.5758) RiseTrig slew=(0.098 0.0832)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][31]/CLK (1.5372 1.576) RiseTrig slew=(0.098 0.0832)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][3]/CLK (1.5875 1.6212) RiseTrig slew=(0.1718 0.1438)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][frag_length][2]/CLK (1.5875 1.6212) RiseTrig slew=(0.1718 0.1438)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][frag_length][0]/CLK (1.5848 1.6185) RiseTrig slew=(0.1718 0.1438)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][4]/CLK (1.5904 1.6241) RiseTrig slew=(0.1718 0.1439)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][frag_length][5]/CLK (1.5906 1.6244) RiseTrig slew=(0.1718 0.1439)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][frag_length][1]/CLK (1.5901 1.6239) RiseTrig slew=(0.1718 0.1439)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][5]/CLK (1.5906 1.6243) RiseTrig slew=(0.1718 0.1439)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][frag_length][6]/CLK (1.5909 1.6246) RiseTrig slew=(0.1718 0.1439)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][7]/CLK (1.5739 1.6076) RiseTrig slew=(0.1717 0.1436)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][frag_length][3]/CLK (1.5916 1.6253) RiseTrig slew=(0.1718 0.1439)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][frag_length][4]/CLK (1.5918 1.6256) RiseTrig slew=(0.1718 0.1439)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][6]/CLK (1.5915 1.6252) RiseTrig slew=(0.1718 0.1439)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][reserved][5]/CLK (1.5441 1.5792) RiseTrig slew=(0.1544 0.1293)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][frag_length][7]/CLK (1.5502 1.5853) RiseTrig slew=(0.1544 0.1293)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][reserved][7]/CLK (1.5485 1.5836) RiseTrig slew=(0.1544 0.1293)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][reserved][4]/CLK (1.5435 1.5786) RiseTrig slew=(0.1544 0.1293)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][reserved][2]/CLK (1.55 1.5851) RiseTrig slew=(0.1544 0.1293)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][reserved][1]/CLK (1.5498 1.5849) RiseTrig slew=(0.1544 0.1293)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][reserved][0]/CLK (1.5495 1.5846) RiseTrig slew=(0.1544 0.1293)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][reserved][6]/CLK (1.5462 1.5813) RiseTrig slew=(0.1544 0.1293)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][0]/CLK (1.549 1.5841) RiseTrig slew=(0.1544 0.1293)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][reserved][3]/CLK (1.5462 1.5813) RiseTrig slew=(0.1544 0.1293)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][2]/CLK (1.55 1.5851) RiseTrig slew=(0.1544 0.1293)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][1]/CLK (1.5501 1.5852) RiseTrig slew=(0.1544 0.1293)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][13]/CLK (1.5248 1.5582) RiseTrig slew=(0.1598 0.1334)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][6]/CLK (1.5183 1.5517) RiseTrig slew=(0.1598 0.1334)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][14]/CLK (1.5242 1.5576) RiseTrig slew=(0.1598 0.1334)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][12]/CLK (1.5248 1.5582) RiseTrig slew=(0.1598 0.1334)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][11]/CLK (1.5191 1.5525) RiseTrig slew=(0.1598 0.1334)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][10]/CLK (1.5226 1.556) RiseTrig slew=(0.1598 0.1334)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][8]/CLK (1.5207 1.5542) RiseTrig slew=(0.1598 0.1334)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][9]/CLK (1.5203 1.5537) RiseTrig slew=(0.1598 0.1334)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][7]/CLK (1.5201 1.5535) RiseTrig slew=(0.1598 0.1334)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][5]/CLK (1.5205 1.5539) RiseTrig slew=(0.1598 0.1334)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][4]/CLK (1.52 1.5534) RiseTrig slew=(0.1598 0.1334)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][3]/CLK (1.5205 1.5539) RiseTrig slew=(0.1598 0.1334)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][21]/CLK (1.5413 1.581) RiseTrig slew=(0.0972 0.0829)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][24]/CLK (1.5428 1.5825) RiseTrig slew=(0.0972 0.083)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][22]/CLK (1.5434 1.5832) RiseTrig slew=(0.0972 0.083)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][26]/CLK (1.5467 1.5864) RiseTrig slew=(0.0973 0.083)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][25]/CLK (1.5465 1.5862) RiseTrig slew=(0.0973 0.083)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][23]/CLK (1.5473 1.587) RiseTrig slew=(0.0973 0.083)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][19]/CLK (1.5332 1.5732) RiseTrig slew=(0.0921 0.0786)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][20]/CLK (1.5334 1.5734) RiseTrig slew=(0.0921 0.0786)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][18]/CLK (1.5358 1.5758) RiseTrig slew=(0.0921 0.0786)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][16]/CLK (1.5368 1.5768) RiseTrig slew=(0.0921 0.0786)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][17]/CLK (1.538 1.578) RiseTrig slew=(0.0921 0.0786)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][15]/CLK (1.5382 1.5782) RiseTrig slew=(0.0921 0.0786)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][QoS][0]/CLK (1.5593 1.5982) RiseTrig slew=(0.104 0.0885)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][QoS][2]/CLK (1.5591 1.598) RiseTrig slew=(0.104 0.0885)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][QoS][6]/CLK (1.5598 1.5987) RiseTrig slew=(0.104 0.0885)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][QoS][3]/CLK (1.5596 1.5985) RiseTrig slew=(0.104 0.0885)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][QoS][4]/CLK (1.5602 1.5991) RiseTrig slew=(0.104 0.0885)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][QoS][5]/CLK (1.5609 1.5997) RiseTrig slew=(0.104 0.0885)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][QoS][1]/CLK (1.56 1.599) RiseTrig slew=(0.1026 0.0875)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][31]/CLK (1.5592 1.5982) RiseTrig slew=(0.1026 0.0874)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][28]/CLK (1.5632 1.6022) RiseTrig slew=(0.1026 0.0875)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][27]/CLK (1.5648 1.6038) RiseTrig slew=(0.1026 0.0875)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][30]/CLK (1.566 1.605) RiseTrig slew=(0.1026 0.0875)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][29]/CLK (1.5659 1.6049) RiseTrig slew=(0.1026 0.0875)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][0]/CLK (1.546 1.5788) RiseTrig slew=(0.1748 0.1458)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][6]/CLK (1.5449 1.5778) RiseTrig slew=(0.1748 0.1458)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][5]/CLK (1.5411 1.5739) RiseTrig slew=(0.1748 0.1458)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][4]/CLK (1.5429 1.5757) RiseTrig slew=(0.1748 0.1458)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][2]/CLK (1.5448 1.5776) RiseTrig slew=(0.1748 0.1458)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][1]/CLK (1.5459 1.5787) RiseTrig slew=(0.1748 0.1458)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][frag_length][2]/CLK (1.5499 1.5827) RiseTrig slew=(0.1748 0.1458)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][7]/CLK (1.5497 1.5825) RiseTrig slew=(0.1748 0.1458)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][3]/CLK (1.5458 1.5786) RiseTrig slew=(0.1748 0.1458)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][frag_length][1]/CLK (1.5503 1.5831) RiseTrig slew=(0.1748 0.1458)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][frag_length][0]/CLK (1.5493 1.5821) RiseTrig slew=(0.1748 0.1458)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][QoS][7]/CLK (1.5452 1.578) RiseTrig slew=(0.1748 0.1458)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][frag_length][5]/CLK (1.541 1.5756) RiseTrig slew=(0.1492 0.1249)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][frag_length][6]/CLK (1.541 1.5756) RiseTrig slew=(0.1492 0.1249)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][reserved][5]/CLK (1.5381 1.5727) RiseTrig slew=(0.1492 0.1249)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][frag_length][3]/CLK (1.5406 1.5752) RiseTrig slew=(0.1492 0.1249)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][frag_length][4]/CLK (1.54 1.5746) RiseTrig slew=(0.1492 0.1249)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][frag_length][7]/CLK (1.5395 1.5741) RiseTrig slew=(0.1492 0.1249)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][reserved][1]/CLK (1.5399 1.5745) RiseTrig slew=(0.1492 0.1249)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][reserved][4]/CLK (1.5394 1.574) RiseTrig slew=(0.1492 0.1249)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][reserved][6]/CLK (1.5397 1.5743) RiseTrig slew=(0.1492 0.1249)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][reserved][2]/CLK (1.54 1.5746) RiseTrig slew=(0.1492 0.1249)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][reserved][3]/CLK (1.54 1.5746) RiseTrig slew=(0.1492 0.1249)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][reserved][0]/CLK (1.5403 1.5749) RiseTrig slew=(0.1492 0.1249)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][9]/CLK (1.529 1.5633) RiseTrig slew=(0.1512 0.1263)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][8]/CLK (1.5267 1.561) RiseTrig slew=(0.1512 0.1263)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][7]/CLK (1.5285 1.5628) RiseTrig slew=(0.1512 0.1263)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][10]/CLK (1.5292 1.5635) RiseTrig slew=(0.1512 0.1263)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][reserved][7]/CLK (1.5299 1.5642) RiseTrig slew=(0.1512 0.1263)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][4]/CLK (1.5265 1.5608) RiseTrig slew=(0.1512 0.1263)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][5]/CLK (1.5266 1.5609) RiseTrig slew=(0.1512 0.1263)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][0]/CLK (1.5294 1.5637) RiseTrig slew=(0.1512 0.1263)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][2]/CLK (1.5291 1.5634) RiseTrig slew=(0.1512 0.1263)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][1]/CLK (1.5289 1.5632) RiseTrig slew=(0.1512 0.1263)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][3]/CLK (1.5273 1.5616) RiseTrig slew=(0.1512 0.1263)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][6]/CLK (1.5267 1.561) RiseTrig slew=(0.1512 0.1263)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][11]/CLK (1.554 1.5893) RiseTrig slew=(0.1485 0.1243)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][14]/CLK (1.5538 1.5891) RiseTrig slew=(0.1485 0.1243)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][12]/CLK (1.5535 1.5888) RiseTrig slew=(0.1485 0.1243)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][21]/CLK (1.5505 1.5858) RiseTrig slew=(0.1485 0.1243)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][13]/CLK (1.5526 1.5879) RiseTrig slew=(0.1485 0.1243)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][20]/CLK (1.5499 1.5852) RiseTrig slew=(0.1485 0.1243)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][18]/CLK (1.5499 1.5852) RiseTrig slew=(0.1485 0.1243)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][15]/CLK (1.5526 1.5879) RiseTrig slew=(0.1485 0.1243)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][16]/CLK (1.5515 1.5868) RiseTrig slew=(0.1485 0.1243)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][19]/CLK (1.5512 1.5865) RiseTrig slew=(0.1485 0.1243)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][17]/CLK (1.5528 1.5881) RiseTrig slew=(0.1485 0.1243)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][22]/CLK (1.5513 1.5867) RiseTrig slew=(0.1485 0.1243)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][27]/CLK (1.5394 1.579) RiseTrig slew=(0.0919 0.0783)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][QoS][0]/CLK (1.5445 1.5842) RiseTrig slew=(0.0919 0.0784)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][QoS][2]/CLK (1.5444 1.584) RiseTrig slew=(0.0919 0.0784)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][QoS][1]/CLK (1.5415 1.5811) RiseTrig slew=(0.0919 0.0784)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][31]/CLK (1.544 1.5837) RiseTrig slew=(0.0919 0.0784)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][28]/CLK (1.5402 1.5798) RiseTrig slew=(0.0919 0.0783)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][23]/CLK (1.5416 1.5812) RiseTrig slew=(0.0926 0.0789)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][30]/CLK (1.5411 1.5806) RiseTrig slew=(0.0926 0.0789)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][29]/CLK (1.5409 1.5805) RiseTrig slew=(0.0926 0.0789)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][25]/CLK (1.542 1.5816) RiseTrig slew=(0.0926 0.0789)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][24]/CLK (1.5412 1.5808) RiseTrig slew=(0.0926 0.0789)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][26]/CLK (1.5421 1.5817) RiseTrig slew=(0.0926 0.0789)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][QoS][5]/CLK (1.5459 1.5856) RiseTrig slew=(0.095 0.0809)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][QoS][7]/CLK (1.5457 1.5854) RiseTrig slew=(0.095 0.0809)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][4]/CLK (1.5426 1.5823) RiseTrig slew=(0.095 0.0809)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][5]/CLK (1.5412 1.5809) RiseTrig slew=(0.095 0.0809)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][3]/CLK (1.5451 1.5848) RiseTrig slew=(0.095 0.0809)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][6]/CLK (1.5411 1.5808) RiseTrig slew=(0.095 0.0809)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][0]/CLK (1.5407 1.5806) RiseTrig slew=(0.0893 0.0763)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][2]/CLK (1.5409 1.5808) RiseTrig slew=(0.0893 0.0763)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][1]/CLK (1.5407 1.5806) RiseTrig slew=(0.0893 0.0763)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][QoS][6]/CLK (1.5392 1.5791) RiseTrig slew=(0.0893 0.0763)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][QoS][4]/CLK (1.5408 1.5807) RiseTrig slew=(0.0893 0.0763)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][QoS][3]/CLK (1.541 1.5809) RiseTrig slew=(0.0893 0.0763)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][frag_length][5]/CLK (1.5284 1.5629) RiseTrig slew=(0.1472 0.123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][frag_length][6]/CLK (1.5267 1.5613) RiseTrig slew=(0.1472 0.1231)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][frag_length][3]/CLK (1.5259 1.5604) RiseTrig slew=(0.1472 0.1231)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][frag_length][4]/CLK (1.5266 1.5612) RiseTrig slew=(0.1472 0.1231)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][reserved][1]/CLK (1.5278 1.5623) RiseTrig slew=(0.1472 0.123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][frag_length][2]/CLK (1.5289 1.5634) RiseTrig slew=(0.1472 0.123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][frag_length][1]/CLK (1.5282 1.5627) RiseTrig slew=(0.1472 0.123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][frag_length][7]/CLK (1.5276 1.5621) RiseTrig slew=(0.1472 0.123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][reserved][2]/CLK (1.5281 1.5627) RiseTrig slew=(0.1472 0.123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][reserved][0]/CLK (1.5284 1.5629) RiseTrig slew=(0.1472 0.123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][frag_length][0]/CLK (1.5295 1.564) RiseTrig slew=(0.1472 0.123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][7]/CLK (1.5215 1.556) RiseTrig slew=(0.1472 0.123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][1]/CLK (1.5599 1.595) RiseTrig slew=(0.1529 0.128)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][2]/CLK (1.5588 1.5939) RiseTrig slew=(0.1529 0.128)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][3]/CLK (1.5612 1.5963) RiseTrig slew=(0.1529 0.128)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][4]/CLK (1.5628 1.5979) RiseTrig slew=(0.1529 0.128)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][5]/CLK (1.5621 1.5972) RiseTrig slew=(0.1529 0.128)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][6]/CLK (1.5631 1.5982) RiseTrig slew=(0.1529 0.128)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][0]/CLK (1.5574 1.5925) RiseTrig slew=(0.1529 0.128)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][reserved][5]/CLK (1.5619 1.597) RiseTrig slew=(0.1529 0.128)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][reserved][7]/CLK (1.5586 1.5937) RiseTrig slew=(0.1529 0.128)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][reserved][6]/CLK (1.5604 1.5955) RiseTrig slew=(0.1529 0.128)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][reserved][4]/CLK (1.5613 1.5964) RiseTrig slew=(0.1529 0.128)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][reserved][3]/CLK (1.5616 1.5967) RiseTrig slew=(0.1529 0.128)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][8]/CLK (1.5453 1.5793) RiseTrig slew=(0.159 0.1328)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][3]/CLK (1.5468 1.5808) RiseTrig slew=(0.159 0.1328)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][5]/CLK (1.5466 1.5806) RiseTrig slew=(0.159 0.1328)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][7]/CLK (1.5449 1.5789) RiseTrig slew=(0.159 0.1328)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][4]/CLK (1.5461 1.5801) RiseTrig slew=(0.159 0.1328)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][6]/CLK (1.5453 1.5793) RiseTrig slew=(0.159 0.1328)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][9]/CLK (1.5442 1.5782) RiseTrig slew=(0.159 0.1328)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][11]/CLK (1.5448 1.5788) RiseTrig slew=(0.159 0.1328)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][14]/CLK (1.545 1.579) RiseTrig slew=(0.159 0.1328)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][10]/CLK (1.5448 1.5788) RiseTrig slew=(0.159 0.1328)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][12]/CLK (1.5455 1.5795) RiseTrig slew=(0.159 0.1328)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][13]/CLK (1.5456 1.5795) RiseTrig slew=(0.159 0.1328)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][21]/CLK (1.5441 1.5829) RiseTrig slew=(0.1008 0.0856)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][22]/CLK (1.5451 1.5839) RiseTrig slew=(0.1008 0.0856)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][24]/CLK (1.5461 1.5849) RiseTrig slew=(0.1008 0.0857)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][25]/CLK (1.5469 1.5857) RiseTrig slew=(0.1008 0.0857)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][26]/CLK (1.5478 1.5866) RiseTrig slew=(0.1008 0.0857)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][23]/CLK (1.5482 1.587) RiseTrig slew=(0.1008 0.0857)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][19]/CLK (1.5397 1.5787) RiseTrig slew=(0.0985 0.0836)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][20]/CLK (1.5378 1.5768) RiseTrig slew=(0.0985 0.0836)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][18]/CLK (1.5415 1.5805) RiseTrig slew=(0.0985 0.0836)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][16]/CLK (1.5426 1.5816) RiseTrig slew=(0.0985 0.0836)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][15]/CLK (1.544 1.583) RiseTrig slew=(0.0985 0.0836)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][17]/CLK (1.5436 1.5826) RiseTrig slew=(0.0985 0.0836)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][QoS][0]/CLK (1.5615 1.6011) RiseTrig slew=(0.0972 0.0829)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][QoS][3]/CLK (1.5607 1.6003) RiseTrig slew=(0.0972 0.0828)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][QoS][4]/CLK (1.5609 1.6005) RiseTrig slew=(0.0972 0.0829)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][QoS][6]/CLK (1.5605 1.6001) RiseTrig slew=(0.0972 0.0828)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][QoS][5]/CLK (1.5611 1.6007) RiseTrig slew=(0.0972 0.0829)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][QoS][2]/CLK (1.5618 1.6014) RiseTrig slew=(0.0972 0.0829)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][QoS][1]/CLK (1.5557 1.5953) RiseTrig slew=(0.0976 0.0831)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][31]/CLK (1.5644 1.604) RiseTrig slew=(0.0976 0.0832)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][28]/CLK (1.5596 1.5992) RiseTrig slew=(0.0976 0.0832)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][27]/CLK (1.561 1.6006) RiseTrig slew=(0.0976 0.0832)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][30]/CLK (1.5636 1.6032) RiseTrig slew=(0.0976 0.0832)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][29]/CLK (1.5628 1.6024) RiseTrig slew=(0.0976 0.0832)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][6]/CLK (1.563 1.6016) RiseTrig slew=(0.1097 0.0929)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][7]/CLK (1.5633 1.6019) RiseTrig slew=(0.1097 0.0929)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][5]/CLK (1.5622 1.6008) RiseTrig slew=(0.1097 0.0929)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][frag_length][1]/CLK (1.5677 1.6063) RiseTrig slew=(0.1097 0.0929)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][frag_length][2]/CLK (1.5672 1.6058) RiseTrig slew=(0.1097 0.0929)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][frag_length][0]/CLK (1.5663 1.6049) RiseTrig slew=(0.1097 0.0929)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][3]/CLK (1.5608 1.6) RiseTrig slew=(0.1019 0.0866)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][4]/CLK (1.5594 1.5986) RiseTrig slew=(0.1019 0.0866)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][2]/CLK (1.5623 1.6015) RiseTrig slew=(0.1019 0.0866)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][QoS][7]/CLK (1.5609 1.6001) RiseTrig slew=(0.1019 0.0866)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][1]/CLK (1.5622 1.6014) RiseTrig slew=(0.1019 0.0866)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][0]/CLK (1.5617 1.6009) RiseTrig slew=(0.1019 0.0866)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][frag_length][5]/CLK (1.5627 1.5972) RiseTrig slew=(0.1568 0.1312)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][frag_length][6]/CLK (1.5627 1.5972) RiseTrig slew=(0.1568 0.1312)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][frag_length][3]/CLK (1.5621 1.5966) RiseTrig slew=(0.1568 0.1312)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][frag_length][4]/CLK (1.5609 1.5954) RiseTrig slew=(0.1568 0.1312)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][reserved][5]/CLK (1.5575 1.592) RiseTrig slew=(0.1568 0.1312)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][frag_length][7]/CLK (1.5612 1.5957) RiseTrig slew=(0.1568 0.1312)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][reserved][1]/CLK (1.5617 1.5962) RiseTrig slew=(0.1568 0.1312)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][reserved][2]/CLK (1.5618 1.5963) RiseTrig slew=(0.1568 0.1312)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][reserved][4]/CLK (1.5594 1.5939) RiseTrig slew=(0.1568 0.1312)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][reserved][0]/CLK (1.5621 1.5966) RiseTrig slew=(0.1568 0.1312)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][reserved][3]/CLK (1.56 1.5945) RiseTrig slew=(0.1568 0.1312)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][reserved][6]/CLK (1.56 1.5945) RiseTrig slew=(0.1568 0.1312)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][reserved][7]/CLK (1.5613 1.5957) RiseTrig slew=(0.1587 0.1327)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][0]/CLK (1.5612 1.5956) RiseTrig slew=(0.1587 0.1327)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][2]/CLK (1.5595 1.5939) RiseTrig slew=(0.1587 0.1327)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][1]/CLK (1.5587 1.5931) RiseTrig slew=(0.1587 0.1327)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][3]/CLK (1.5564 1.5908) RiseTrig slew=(0.1587 0.1327)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][5]/CLK (1.5556 1.59) RiseTrig slew=(0.1587 0.1327)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][8]/CLK (1.5546 1.589) RiseTrig slew=(0.1587 0.1327)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][4]/CLK (1.5555 1.5899) RiseTrig slew=(0.1587 0.1327)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][7]/CLK (1.5559 1.5903) RiseTrig slew=(0.1587 0.1327)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][6]/CLK (1.5557 1.5901) RiseTrig slew=(0.1587 0.1327)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][9]/CLK (1.5563 1.5907) RiseTrig slew=(0.1587 0.1327)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][10]/CLK (1.5565 1.5909) RiseTrig slew=(0.1587 0.1327)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][15]/CLK (1.5614 1.6013) RiseTrig slew=(0.0992 0.0845)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][21]/CLK (1.5588 1.5987) RiseTrig slew=(0.0992 0.0845)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][11]/CLK (1.563 1.6029) RiseTrig slew=(0.0992 0.0845)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][13]/CLK (1.5613 1.6012) RiseTrig slew=(0.0992 0.0845)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][12]/CLK (1.5621 1.6019) RiseTrig slew=(0.0992 0.0845)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][14]/CLK (1.5628 1.6027) RiseTrig slew=(0.0992 0.0845)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][20]/CLK (1.5638 1.6034) RiseTrig slew=(0.1022 0.087)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][17]/CLK (1.5678 1.6074) RiseTrig slew=(0.1022 0.087)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][16]/CLK (1.5671 1.6067) RiseTrig slew=(0.1022 0.087)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][22]/CLK (1.5674 1.607) RiseTrig slew=(0.1022 0.087)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][19]/CLK (1.5673 1.6069) RiseTrig slew=(0.1022 0.087)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][18]/CLK (1.5664 1.606) RiseTrig slew=(0.1022 0.087)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][30]/CLK (1.5516 1.591) RiseTrig slew=(0.1019 0.0866)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][QoS][0]/CLK (1.5545 1.5939) RiseTrig slew=(0.1019 0.0866)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][QoS][2]/CLK (1.5542 1.5936) RiseTrig slew=(0.1019 0.0866)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][QoS][1]/CLK (1.5517 1.5911) RiseTrig slew=(0.1019 0.0866)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][31]/CLK (1.5533 1.5927) RiseTrig slew=(0.1019 0.0866)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][28]/CLK (1.5508 1.5902) RiseTrig slew=(0.1019 0.0866)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][27]/CLK (1.5456 1.5855) RiseTrig slew=(0.0924 0.0789)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][29]/CLK (1.5426 1.5825) RiseTrig slew=(0.0924 0.0788)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][23]/CLK (1.5476 1.5875) RiseTrig slew=(0.0924 0.0789)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][26]/CLK (1.5493 1.5892) RiseTrig slew=(0.0924 0.0789)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][25]/CLK (1.5497 1.5896) RiseTrig slew=(0.0924 0.0789)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][24]/CLK (1.5503 1.5902) RiseTrig slew=(0.0924 0.0789)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][3]/CLK (1.5413 1.581) RiseTrig slew=(0.0919 0.0783)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][QoS][7]/CLK (1.5413 1.581) RiseTrig slew=(0.0919 0.0783)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][4]/CLK (1.5401 1.5798) RiseTrig slew=(0.0919 0.0783)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][5]/CLK (1.5398 1.5795) RiseTrig slew=(0.0919 0.0783)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][2]/CLK (1.5416 1.5813) RiseTrig slew=(0.0919 0.0783)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][6]/CLK (1.5414 1.5811) RiseTrig slew=(0.0919 0.0783)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][QoS][5]/CLK (1.5411 1.5806) RiseTrig slew=(0.0946 0.0806)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][QoS][6]/CLK (1.5387 1.5782) RiseTrig slew=(0.0946 0.0806)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][1]/CLK (1.5392 1.5787) RiseTrig slew=(0.0946 0.0806)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][QoS][4]/CLK (1.5415 1.581) RiseTrig slew=(0.0946 0.0806)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][0]/CLK (1.5394 1.5789) RiseTrig slew=(0.0946 0.0806)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][QoS][3]/CLK (1.5417 1.5812) RiseTrig slew=(0.0946 0.0806)

tx_core/dma_reg_tx/rd_data_d_reg[11]/CLK (1.5404 1.5756) RiseTrig slew=(0.131 0.1097)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][QoS][7]/CLK (1.5404 1.5756) RiseTrig slew=(0.131 0.1097)

tx_core/dma_reg_tx/rd_data_d_reg[7]/CLK (1.5402 1.5754) RiseTrig slew=(0.131 0.1097)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][QoS][5]/CLK (1.5391 1.5743) RiseTrig slew=(0.131 0.1097)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][QoS][6]/CLK (1.5376 1.5728) RiseTrig slew=(0.131 0.1097)

tx_core/dma_reg_tx/rd_data_d_reg[6]/CLK (1.5364 1.5716) RiseTrig slew=(0.131 0.1097)

tx_core/dma_reg_tx/rd_data_d_reg[10]/CLK (1.5352 1.5704) RiseTrig slew=(0.131 0.1097)

tx_core/dma_reg_tx/rd_data_d_reg[9]/CLK (1.538 1.5732) RiseTrig slew=(0.131 0.1097)

tx_core/dma_reg_tx/rd_data_d_reg[8]/CLK (1.5383 1.5735) RiseTrig slew=(0.131 0.1097)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][1]/CLK (1.538 1.5732) RiseTrig slew=(0.131 0.1097)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][2]/CLK (1.5369 1.5721) RiseTrig slew=(0.131 0.1097)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][0]/CLK (1.5383 1.5735) RiseTrig slew=(0.131 0.1097)

tx_core/dma_reg_tx/rd_data_d_reg[17]/CLK (1.5414 1.5762) RiseTrig slew=(0.1382 0.1157)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][frag_length][0]/CLK (1.5471 1.5819) RiseTrig slew=(0.1382 0.1157)

tx_core/dma_reg_tx/rd_data_d_reg[16]/CLK (1.5469 1.5817) RiseTrig slew=(0.1382 0.1157)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][7]/CLK (1.5418 1.5766) RiseTrig slew=(0.1382 0.1157)

tx_core/dma_reg_tx/rd_data_d_reg[15]/CLK (1.5411 1.5759) RiseTrig slew=(0.1382 0.1157)

tx_core/dma_reg_tx/rd_data_d_reg[13]/CLK (1.5417 1.5765) RiseTrig slew=(0.1382 0.1157)

tx_core/dma_reg_tx/rd_data_d_reg[12]/CLK (1.5413 1.5761) RiseTrig slew=(0.1382 0.1157)

tx_core/dma_reg_tx/rd_data_d_reg[14]/CLK (1.545 1.5798) RiseTrig slew=(0.1382 0.1157)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][6]/CLK (1.5449 1.5797) RiseTrig slew=(0.1382 0.1157)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][3]/CLK (1.5458 1.5806) RiseTrig slew=(0.1382 0.1157)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][5]/CLK (1.544 1.5788) RiseTrig slew=(0.1382 0.1157)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][4]/CLK (1.5438 1.5786) RiseTrig slew=(0.1382 0.1157)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][frag_length][3]/CLK (1.5437 1.5805) RiseTrig slew=(0.1147 0.0965)

tx_core/dma_reg_tx/rd_data_d_reg[23]/CLK (1.5446 1.5814) RiseTrig slew=(0.1147 0.0965)

tx_core/dma_reg_tx/rd_data_d_reg[22]/CLK (1.542 1.5788) RiseTrig slew=(0.1147 0.0965)

tx_core/dma_reg_tx/rd_data_d_reg[19]/CLK (1.5433 1.5801) RiseTrig slew=(0.1147 0.0965)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][frag_length][5]/CLK (1.5433 1.5801) RiseTrig slew=(0.1147 0.0965)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][frag_length][6]/CLK (1.5419 1.5787) RiseTrig slew=(0.1147 0.0965)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][frag_length][4]/CLK (1.5442 1.581) RiseTrig slew=(0.1147 0.0965)

tx_core/dma_reg_tx/rd_data_d_reg[20]/CLK (1.5444 1.5812) RiseTrig slew=(0.1147 0.0965)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][frag_length][1]/CLK (1.5434 1.5802) RiseTrig slew=(0.1147 0.0965)

tx_core/dma_reg_tx/rd_data_d_reg[21]/CLK (1.5432 1.58) RiseTrig slew=(0.1147 0.0965)

tx_core/dma_reg_tx/rd_data_d_reg[18]/CLK (1.5441 1.5809) RiseTrig slew=(0.1147 0.0965)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][frag_length][2]/CLK (1.5443 1.581) RiseTrig slew=(0.1147 0.0965)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][frag_length][7]/CLK (1.5661 1.6018) RiseTrig slew=(0.1397 0.1171)

tx_core/dma_reg_tx/rd_data_d_reg[26]/CLK (1.5653 1.601) RiseTrig slew=(0.1397 0.1171)

tx_core/dma_reg_tx/rd_data_d_reg[25]/CLK (1.5646 1.6003) RiseTrig slew=(0.1397 0.1171)

tx_core/dma_reg_tx/rd_data_d_reg[24]/CLK (1.5625 1.5982) RiseTrig slew=(0.1397 0.1171)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][reserved][2]/CLK (1.5658 1.6015) RiseTrig slew=(0.1397 0.1171)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][reserved][1]/CLK (1.5659 1.6016) RiseTrig slew=(0.1397 0.1171)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][reserved][0]/CLK (1.5644 1.6001) RiseTrig slew=(0.1397 0.1171)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][reserved][4]/CLK (1.5629 1.5986) RiseTrig slew=(0.1397 0.1171)

tx_core/dma_reg_tx/rd_data_d_reg[29]/CLK (1.5634 1.5991) RiseTrig slew=(0.1397 0.1171)

tx_core/dma_reg_tx/rd_data_d_reg[28]/CLK (1.5628 1.5985) RiseTrig slew=(0.1397 0.1171)

tx_core/dma_reg_tx/rd_data_d_reg[27]/CLK (1.5621 1.5978) RiseTrig slew=(0.1397 0.1171)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][reserved][3]/CLK (1.5623 1.598) RiseTrig slew=(0.1397 0.1171)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][reserved][5]/CLK (1.5417 1.5771) RiseTrig slew=(0.1345 0.1127)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][reserved][7]/CLK (1.5412 1.5766) RiseTrig slew=(0.1345 0.1127)

tx_core/dma_reg_tx/rd_data_d_reg[30]/CLK (1.5408 1.5762) RiseTrig slew=(0.1345 0.1127)

tx_core/dma_reg_tx/rd_data_d_reg[31]/CLK (1.5404 1.5758) RiseTrig slew=(0.1345 0.1127)

tx_core/dma_reg_tx/rd_data_d_reg[32]/CLK (1.5401 1.5754) RiseTrig slew=(0.1345 0.1127)

tx_core/dma_reg_tx/rd_data_d_reg[34]/CLK (1.5363 1.5717) RiseTrig slew=(0.1345 0.1127)

tx_core/dma_reg_tx/rd_data_d_reg[33]/CLK (1.5379 1.5733) RiseTrig slew=(0.1345 0.1127)

tx_core/dma_reg_tx/rd_data_d_reg[35]/CLK (1.5379 1.5733) RiseTrig slew=(0.1345 0.1127)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][reserved][6]/CLK (1.539 1.5744) RiseTrig slew=(0.1345 0.1127)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][0]/CLK (1.5381 1.5735) RiseTrig slew=(0.1345 0.1127)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][2]/CLK (1.5365 1.5719) RiseTrig slew=(0.1345 0.1127)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][1]/CLK (1.538 1.5734) RiseTrig slew=(0.1345 0.1127)

tx_core/dma_reg_tx/rd_data_d_reg[38]/CLK (1.5577 1.5922) RiseTrig slew=(0.1519 0.1271)

tx_core/dma_reg_tx/rd_data_d_reg[36]/CLK (1.5575 1.592) RiseTrig slew=(0.1519 0.1271)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][3]/CLK (1.5604 1.5949) RiseTrig slew=(0.1519 0.1271)

tx_core/dma_reg_tx/rd_data_d_reg[37]/CLK (1.5595 1.594) RiseTrig slew=(0.1519 0.1271)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][6]/CLK (1.5611 1.5956) RiseTrig slew=(0.1519 0.1271)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][5]/CLK (1.5602 1.5947) RiseTrig slew=(0.1519 0.1271)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][4]/CLK (1.5607 1.5952) RiseTrig slew=(0.1519 0.1271)

tx_core/dma_reg_tx/rd_data_d_reg[41]/CLK (1.56 1.5945) RiseTrig slew=(0.1519 0.1271)

tx_core/dma_reg_tx/rd_data_d_reg[40]/CLK (1.5606 1.5951) RiseTrig slew=(0.1519 0.1271)

tx_core/dma_reg_tx/rd_data_d_reg[39]/CLK (1.5596 1.5941) RiseTrig slew=(0.1519 0.1271)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][8]/CLK (1.5606 1.5951) RiseTrig slew=(0.1519 0.1271)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][7]/CLK (1.5586 1.5931) RiseTrig slew=(0.1519 0.1271)

tx_core/dma_reg_tx/rd_data_d_reg[42]/CLK (1.5563 1.5911) RiseTrig slew=(0.1359 0.1138)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][9]/CLK (1.5565 1.5913) RiseTrig slew=(0.1359 0.1138)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][10]/CLK (1.5563 1.5911) RiseTrig slew=(0.1359 0.1138)

tx_core/dma_reg_tx/rd_data_d_reg[45]/CLK (1.556 1.5908) RiseTrig slew=(0.1359 0.1138)

tx_core/dma_reg_tx/rd_data_d_reg[43]/CLK (1.5596 1.5944) RiseTrig slew=(0.1359 0.1138)

tx_core/dma_reg_tx/rd_data_d_reg[44]/CLK (1.5572 1.592) RiseTrig slew=(0.1359 0.1138)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][11]/CLK (1.5595 1.5943) RiseTrig slew=(0.1359 0.1138)

tx_core/dma_reg_tx/rd_data_d_reg[46]/CLK (1.5594 1.5942) RiseTrig slew=(0.1359 0.1138)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][13]/CLK (1.5586 1.5934) RiseTrig slew=(0.1359 0.1138)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][14]/CLK (1.559 1.5938) RiseTrig slew=(0.1359 0.1138)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][12]/CLK (1.5584 1.5932) RiseTrig slew=(0.1359 0.1138)

tx_core/dma_reg_tx/rd_data_d_reg[47]/CLK (1.5586 1.5934) RiseTrig slew=(0.1359 0.1138)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][15]/CLK (1.5692 1.6045) RiseTrig slew=(0.1366 0.1144)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][16]/CLK (1.5678 1.6031) RiseTrig slew=(0.1366 0.1144)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][17]/CLK (1.5689 1.6042) RiseTrig slew=(0.1366 0.1144)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][18]/CLK (1.5665 1.6018) RiseTrig slew=(0.1366 0.1144)

tx_core/dma_reg_tx/rd_data_d_reg[48]/CLK (1.5675 1.6028) RiseTrig slew=(0.1366 0.1144)

tx_core/dma_reg_tx/rd_data_d_reg[49]/CLK (1.5686 1.6038) RiseTrig slew=(0.1366 0.1144)

tx_core/dma_reg_tx/rd_data_d_reg[50]/CLK (1.5669 1.6022) RiseTrig slew=(0.1366 0.1144)

tx_core/dma_reg_tx/rd_data_d_reg[53]/CLK (1.5666 1.6019) RiseTrig slew=(0.1366 0.1144)

tx_core/dma_reg_tx/rd_data_d_reg[52]/CLK (1.5663 1.6016) RiseTrig slew=(0.1366 0.1144)

tx_core/dma_reg_tx/rd_data_d_reg[51]/CLK (1.5671 1.6024) RiseTrig slew=(0.1366 0.1144)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][20]/CLK (1.5663 1.6016) RiseTrig slew=(0.1366 0.1144)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][19]/CLK (1.5671 1.6024) RiseTrig slew=(0.1366 0.1144)

tx_core/dma_reg_tx/rd_data_d_reg[59]/CLK (1.5755 1.6111) RiseTrig slew=(0.136 0.114)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][23]/CLK (1.5752 1.6108) RiseTrig slew=(0.136 0.114)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][21]/CLK (1.5746 1.6102) RiseTrig slew=(0.136 0.114)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][26]/CLK (1.5791 1.6147) RiseTrig slew=(0.136 0.114)

tx_core/dma_reg_tx/rd_data_d_reg[55]/CLK (1.5791 1.6147) RiseTrig slew=(0.136 0.114)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][25]/CLK (1.5787 1.6143) RiseTrig slew=(0.136 0.114)

tx_core/dma_reg_tx/rd_data_d_reg[57]/CLK (1.5772 1.6128) RiseTrig slew=(0.136 0.114)

tx_core/dma_reg_tx/rd_data_d_reg[54]/CLK (1.58 1.6156) RiseTrig slew=(0.136 0.114)

tx_core/dma_reg_tx/rd_data_d_reg[58]/CLK (1.579 1.6146) RiseTrig slew=(0.136 0.114)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][24]/CLK (1.5795 1.615) RiseTrig slew=(0.136 0.114)

tx_core/dma_reg_tx/rd_data_d_reg[56]/CLK (1.5797 1.6153) RiseTrig slew=(0.136 0.114)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][22]/CLK (1.5798 1.6154) RiseTrig slew=(0.136 0.114)

tx_core/dma_reg_tx/n3684__L1_I0/A (1.4246 1.4624) slew=(0.0888 0.0831)
tx_core/dma_reg_tx/n3684__L1_I0/Y (1.6459 1.6856) load=0.217693(pf) 

tx_core/dma_reg_tx/n3685__L1_I0/A (1.4327 1.47) slew=(0.0971 0.0897)
tx_core/dma_reg_tx/n3685__L1_I0/Y (1.6424 1.6833) load=0.189117(pf) 

tx_core/dma_reg_tx/baddr_reg[addr][31]/CLK (1.5027 1.5351) RiseTrig slew=(0.1925 0.1645)

tx_core/dma_reg_tx/baddr_reg[addr][30]/CLK (1.502 1.5344) RiseTrig slew=(0.1925 0.1645)

tx_core/dma_reg_tx/baddr_reg[addr][29]/CLK (1.5032 1.5356) RiseTrig slew=(0.1925 0.1645)

tx_core/dma_reg_tx/baddr_reg[addr][28]/CLK (1.5035 1.5359) RiseTrig slew=(0.1925 0.1645)

tx_core/dma_reg_tx/baddr_reg[addr][27]/CLK (1.5055 1.5379) RiseTrig slew=(0.1925 0.1645)

tx_core/dma_reg_tx/baddr_reg[addr][26]/CLK (1.5074 1.5398) RiseTrig slew=(0.1925 0.1645)

tx_core/dma_reg_tx/baddr_reg[addr][25]/CLK (1.5072 1.5396) RiseTrig slew=(0.1925 0.1645)

tx_core/dma_reg_tx/baddr_reg[addr][24]/CLK (1.507 1.5394) RiseTrig slew=(0.1925 0.1645)

tx_core/dma_reg_tx/baddr_reg[addr][23]/CLK (1.5065 1.5389) RiseTrig slew=(0.1925 0.1645)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][reserved][6]/CLK (1.5752 1.6109) RiseTrig slew=(0.1413 0.1185)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][reserved][4]/CLK (1.578 1.6137) RiseTrig slew=(0.1413 0.1185)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][reserved][0]/CLK (1.5815 1.6172) RiseTrig slew=(0.1413 0.1185)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][reserved][3]/CLK (1.5798 1.6155) RiseTrig slew=(0.1413 0.1185)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][reserved][5]/CLK (1.5806 1.6163) RiseTrig slew=(0.1413 0.1185)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][frag_length][7]/CLK (1.5799 1.6156) RiseTrig slew=(0.1413 0.1185)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][reserved][2]/CLK (1.5813 1.617) RiseTrig slew=(0.1413 0.1185)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][reserved][1]/CLK (1.5811 1.6168) RiseTrig slew=(0.1413 0.1185)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][1]/CLK (1.5765 1.6122) RiseTrig slew=(0.1413 0.1185)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][2]/CLK (1.5763 1.612) RiseTrig slew=(0.1413 0.1185)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][0]/CLK (1.5758 1.6115) RiseTrig slew=(0.1413 0.1185)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][reserved][7]/CLK (1.5753 1.611) RiseTrig slew=(0.1413 0.1185)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][10]/CLK (1.5421 1.5758) RiseTrig slew=(0.1493 0.1247)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][11]/CLK (1.5423 1.576) RiseTrig slew=(0.1493 0.1247)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][12]/CLK (1.5434 1.5771) RiseTrig slew=(0.1493 0.1247)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][14]/CLK (1.5433 1.577) RiseTrig slew=(0.1493 0.1247)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][6]/CLK (1.5418 1.5755) RiseTrig slew=(0.1493 0.1247)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][13]/CLK (1.5439 1.5776) RiseTrig slew=(0.1493 0.1247)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][4]/CLK (1.5424 1.5761) RiseTrig slew=(0.1493 0.1247)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][8]/CLK (1.5441 1.5778) RiseTrig slew=(0.1493 0.1247)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][9]/CLK (1.5417 1.5754) RiseTrig slew=(0.1493 0.1247)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][7]/CLK (1.5417 1.5754) RiseTrig slew=(0.1493 0.1247)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][5]/CLK (1.543 1.5767) RiseTrig slew=(0.1493 0.1247)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][3]/CLK (1.5436 1.5773) RiseTrig slew=(0.1493 0.1247)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][15]/CLK (1.5625 1.5974) RiseTrig slew=(0.1409 0.118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][16]/CLK (1.5607 1.5956) RiseTrig slew=(0.1409 0.118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][17]/CLK (1.5616 1.5965) RiseTrig slew=(0.1409 0.118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][19]/CLK (1.5601 1.595) RiseTrig slew=(0.1409 0.118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][21]/CLK (1.555 1.5899) RiseTrig slew=(0.1409 0.118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][20]/CLK (1.5628 1.5977) RiseTrig slew=(0.1409 0.118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][18]/CLK (1.5568 1.5917) RiseTrig slew=(0.1409 0.118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][26]/CLK (1.5617 1.5966) RiseTrig slew=(0.1409 0.118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][25]/CLK (1.5614 1.5963) RiseTrig slew=(0.1409 0.118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][24]/CLK (1.5594 1.5943) RiseTrig slew=(0.1409 0.118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][23]/CLK (1.5608 1.5957) RiseTrig slew=(0.1409 0.118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][22]/CLK (1.5581 1.593) RiseTrig slew=(0.1409 0.118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][29]/CLK (1.5645 1.599) RiseTrig slew=(0.1499 0.1254)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][31]/CLK (1.5644 1.5989) RiseTrig slew=(0.1499 0.1254)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][30]/CLK (1.5644 1.5989) RiseTrig slew=(0.1499 0.1254)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][28]/CLK (1.5646 1.5991) RiseTrig slew=(0.1499 0.1254)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][27]/CLK (1.5646 1.5991) RiseTrig slew=(0.1499 0.1254)

tx_core/dma_reg_tx/baddr_reg[reserved][2]/CLK (1.5622 1.5967) RiseTrig slew=(0.1499 0.1254)

tx_core/dma_reg_tx/baddr_reg[reserved][1]/CLK (1.5645 1.599) RiseTrig slew=(0.1499 0.1254)

tx_core/dma_reg_tx/baddr_reg[reserved][5]/CLK (1.5678 1.6023) RiseTrig slew=(0.1499 0.1254)

tx_core/dma_reg_tx/baddr_reg[reserved][6]/CLK (1.5686 1.6031) RiseTrig slew=(0.1499 0.1254)

tx_core/dma_reg_tx/baddr_reg[reserved][4]/CLK (1.5659 1.6004) RiseTrig slew=(0.1499 0.1254)

tx_core/dma_reg_tx/baddr_reg[reserved][3]/CLK (1.5652 1.5997) RiseTrig slew=(0.1499 0.1254)

tx_core/dma_reg_tx/baddr_reg[reserved][0]/CLK (1.5686 1.6031) RiseTrig slew=(0.1499 0.1254)

tx_core/dma_reg_tx/baddr_reg[reserved][14]/CLK (1.5539 1.5881) RiseTrig slew=(0.1485 0.1243)

tx_core/dma_reg_tx/baddr_reg[reserved][13]/CLK (1.5562 1.5904) RiseTrig slew=(0.1485 0.1244)

tx_core/dma_reg_tx/baddr_reg[reserved][15]/CLK (1.5612 1.5954) RiseTrig slew=(0.1486 0.1243)

tx_core/dma_reg_tx/baddr_reg[reserved][17]/CLK (1.5612 1.5954) RiseTrig slew=(0.1486 0.1243)

tx_core/dma_reg_tx/baddr_reg[reserved][18]/CLK (1.5614 1.5956) RiseTrig slew=(0.1486 0.1243)

tx_core/dma_reg_tx/baddr_reg[reserved][11]/CLK (1.5637 1.5979) RiseTrig slew=(0.1486 0.1243)

tx_core/dma_reg_tx/baddr_reg[reserved][16]/CLK (1.5629 1.5971) RiseTrig slew=(0.1486 0.1243)

tx_core/dma_reg_tx/baddr_reg[reserved][12]/CLK (1.5623 1.5965) RiseTrig slew=(0.1486 0.1243)

tx_core/dma_reg_tx/baddr_reg[reserved][8]/CLK (1.5679 1.6021) RiseTrig slew=(0.1486 0.1244)

tx_core/dma_reg_tx/baddr_reg[reserved][9]/CLK (1.5678 1.602) RiseTrig slew=(0.1486 0.1244)

tx_core/dma_reg_tx/baddr_reg[reserved][10]/CLK (1.5668 1.601) RiseTrig slew=(0.1486 0.1243)

tx_core/dma_reg_tx/baddr_reg[reserved][7]/CLK (1.5649 1.5991) RiseTrig slew=(0.1486 0.1243)

tx_core/dma_reg_tx/baddr_reg[reserved][21]/CLK (1.5527 1.5893) RiseTrig slew=(0.119 0.1001)

tx_core/dma_reg_tx/baddr_reg[reserved][22]/CLK (1.5527 1.5893) RiseTrig slew=(0.119 0.1001)

tx_core/dma_reg_tx/baddr_reg[reserved][29]/CLK (1.5524 1.589) RiseTrig slew=(0.119 0.1001)

tx_core/dma_reg_tx/baddr_reg[reserved][19]/CLK (1.5521 1.5887) RiseTrig slew=(0.119 0.1001)

tx_core/dma_reg_tx/baddr_reg[reserved][20]/CLK (1.5512 1.5878) RiseTrig slew=(0.119 0.1001)

tx_core/dma_reg_tx/baddr_reg[reserved][30]/CLK (1.5477 1.5843) RiseTrig slew=(0.119 0.1001)

tx_core/dma_reg_tx/baddr_reg[reserved][23]/CLK (1.5503 1.5869) RiseTrig slew=(0.119 0.1001)

tx_core/dma_reg_tx/baddr_reg[reserved][27]/CLK (1.5498 1.5864) RiseTrig slew=(0.119 0.1001)

tx_core/dma_reg_tx/baddr_reg[reserved][28]/CLK (1.5487 1.5853) RiseTrig slew=(0.119 0.1001)

tx_core/dma_reg_tx/baddr_reg[reserved][25]/CLK (1.5511 1.5877) RiseTrig slew=(0.119 0.1001)

tx_core/dma_reg_tx/baddr_reg[reserved][26]/CLK (1.5512 1.5878) RiseTrig slew=(0.119 0.1001)

tx_core/dma_reg_tx/baddr_reg[reserved][24]/CLK (1.5512 1.5878) RiseTrig slew=(0.119 0.1001)

tx_core/tx_rs/crc_left_d_reg[12]/CLK (1.5732 1.5944) RiseTrig slew=(0.1873 0.1603)

tx_core/tx_rs/crc_left_d_reg[11]/CLK (1.5735 1.5947) RiseTrig slew=(0.1873 0.1603)

tx_core/tx_rs/crc_left_d_reg[10]/CLK (1.5736 1.5948) RiseTrig slew=(0.1873 0.1603)

tx_core/tx_rs/crc_left_d_reg[9]/CLK (1.5728 1.594) RiseTrig slew=(0.1873 0.1603)

tx_core/tx_rs/crc_left_d_reg[8]/CLK (1.5714 1.5926) RiseTrig slew=(0.1873 0.1603)

tx_core/tx_rs/crc_left_d_reg[23]/CLK (1.5732 1.5944) RiseTrig slew=(0.1873 0.1603)

tx_core/tx_rs/crc_left_d_reg[22]/CLK (1.5732 1.5944) RiseTrig slew=(0.1873 0.1603)

tx_core/tx_rs/crc_left_d_reg[21]/CLK (1.571 1.5922) RiseTrig slew=(0.1873 0.1603)

tx_core/tx_rs/crc_left_d_reg[20]/CLK (1.5728 1.594) RiseTrig slew=(0.1873 0.1603)

tx_core/tx_rs/crc_left_d_reg[19]/CLK (1.5709 1.5921) RiseTrig slew=(0.1873 0.1603)

tx_core/tx_rs/crc_left_d_reg[18]/CLK (1.5705 1.5917) RiseTrig slew=(0.1873 0.1603)

tx_core/tx_rs/crc_left_d_reg[17]/CLK (1.5727 1.5939) RiseTrig slew=(0.1873 0.1603)

tx_core/tx_rs/crc_tx_d_reg[26]/CLK (1.5786 1.5994) RiseTrig slew=(0.1948 0.1663)

tx_core/tx_rs/crc_tx_d_reg[25]/CLK (1.5778 1.5986) RiseTrig slew=(0.1948 0.1663)

tx_core/tx_rs/crc_tx_d_reg[24]/CLK (1.5777 1.5985) RiseTrig slew=(0.1948 0.1663)

tx_core/tx_rs/crc_tx_d_reg[23]/CLK (1.5763 1.5971) RiseTrig slew=(0.1948 0.1663)

tx_core/tx_rs/crc_tx_d_reg[22]/CLK (1.5776 1.5984) RiseTrig slew=(0.1948 0.1663)

tx_core/tx_rs/crc_tx_d_reg[21]/CLK (1.5799 1.6007) RiseTrig slew=(0.1948 0.1663)

tx_core/tx_rs/crc_tx_d_reg[20]/CLK (1.581 1.6018) RiseTrig slew=(0.1948 0.1663)

tx_core/tx_rs/crc_tx_d_reg[19]/CLK (1.5792 1.6) RiseTrig slew=(0.1948 0.1663)

tx_core/tx_rs/crc_tx_d_reg[18]/CLK (1.5796 1.6004) RiseTrig slew=(0.1948 0.1663)

tx_core/tx_rs/crc_tx_d_reg[17]/CLK (1.5809 1.6017) RiseTrig slew=(0.1948 0.1663)

tx_core/tx_rs/crc_tx_d_reg[16]/CLK (1.5785 1.5993) RiseTrig slew=(0.1948 0.1663)

tx_core/tx_rs/crc_tx_d_reg[15]/CLK (1.5806 1.6014) RiseTrig slew=(0.1948 0.1663)

tx_core/tx_rs/crc_left_d_reg[16]/CLK (1.5802 1.6009) RiseTrig slew=(0.1952 0.1666)

tx_core/tx_rs/crc_bvalid_d_reg[1]/CLK (1.5793 1.6) RiseTrig slew=(0.1952 0.1666)

tx_core/tx_rs/IDC_cnt_d_reg[0]/CLK (1.5796 1.6003) RiseTrig slew=(0.1952 0.1666)

tx_core/tx_rs/IDC_cnt_d_reg[1]/CLK (1.5797 1.6004) RiseTrig slew=(0.1952 0.1666)

tx_core/tx_rs/crc_left_d_reg[30]/CLK (1.5787 1.5994) RiseTrig slew=(0.1952 0.1666)

tx_core/tx_rs/crc_left_d_reg[24]/CLK (1.5789 1.5996) RiseTrig slew=(0.1952 0.1666)

tx_core/tx_rs/crc_left_d_reg[25]/CLK (1.5799 1.6006) RiseTrig slew=(0.1952 0.1666)

tx_core/tx_rs/crc_left_d_reg[26]/CLK (1.5802 1.6009) RiseTrig slew=(0.1952 0.1666)

tx_core/tx_rs/crc_left_d_reg[27]/CLK (1.578 1.5987) RiseTrig slew=(0.1952 0.1666)

tx_core/tx_rs/crc_left_d_reg[28]/CLK (1.5793 1.6) RiseTrig slew=(0.1952 0.1666)

tx_core/tx_rs/crc_left_d_reg[29]/CLK (1.578 1.5987) RiseTrig slew=(0.1952 0.1666)

tx_core/tx_rs/crc_left_d_reg[31]/CLK (1.58 1.6007) RiseTrig slew=(0.1952 0.1666)

tx_core/tx_rs/wakeuptimer_d_reg[0]/CLK (1.5662 1.5911) RiseTrig slew=(0.148 0.1302)

tx_core/tx_rs/cur_state_clk_reg[1]/CLK (1.5689 1.5938) RiseTrig slew=(0.148 0.1302)

tx_core/tx_rs/cur_state_clk_reg[0]/CLK (1.5688 1.5937) RiseTrig slew=(0.148 0.1302)

tx_core/tx_rs/cnt128_d_reg[0]/CLK (1.5687 1.5936) RiseTrig slew=(0.148 0.1302)

tx_core/tx_rs/cnt128_d_reg[1]/CLK (1.5686 1.5935) RiseTrig slew=(0.148 0.1302)

tx_core/tx_rs/cnt128_d_reg[2]/CLK (1.5687 1.5936) RiseTrig slew=(0.148 0.1302)

tx_core/tx_rs/wakeuptimer_d_reg[1]/CLK (1.5875 1.6153) RiseTrig slew=(0.1264 0.1058)

tx_core/tx_rs/cnt128_d_reg[3]/CLK (1.5885 1.6163) RiseTrig slew=(0.1264 0.1058)

tx_core/tx_rs/cnt128_d_reg[6]/CLK (1.5886 1.6164) RiseTrig slew=(0.1264 0.1058)

tx_core/tx_rs/cnt128_d_reg[5]/CLK (1.5877 1.6155) RiseTrig slew=(0.1264 0.1058)

tx_core/tx_rs/cnt128_d_reg[4]/CLK (1.5882 1.616) RiseTrig slew=(0.1264 0.1058)

tx_core/tx_rs/wakeuptimer_d_reg[2]/CLK (1.5862 1.614) RiseTrig slew=(0.1264 0.1058)

tx_core/tx_rs/wakeuptimer_d_reg[3]/CLK (1.5886 1.6164) RiseTrig slew=(0.1264 0.1058)

tx_core/tx_rs/wakeuptimer_d_reg[4]/CLK (1.5891 1.6169) RiseTrig slew=(0.1264 0.1058)

tx_core/tx_rs/wakeuptimer_d_reg[5]/CLK (1.5881 1.6159) RiseTrig slew=(0.1264 0.1058)

tx_core/tx_rs/wakeuptimer_d_reg[6]/CLK (1.588 1.6158) RiseTrig slew=(0.1264 0.1058)

tx_core/tx_rs/wakeuptimer_d_reg[7]/CLK (1.5885 1.6163) RiseTrig slew=(0.1264 0.1058)

tx_core/tx_rs/wakeuptimer_d_reg[8]/CLK (1.5893 1.6171) RiseTrig slew=(0.1264 0.1058)

tx_core/tx_rs/cur_state_reg[2]/CLK (1.595 1.6235) RiseTrig slew=(0.1163 0.0976)

tx_core/tx_rs/idlernd_cnt_d_reg[1]/CLK (1.5922 1.6207) RiseTrig slew=(0.1163 0.0976)

tx_core/tx_rs/idlernd_cnt_d_reg[0]/CLK (1.5926 1.6211) RiseTrig slew=(0.1163 0.0976)

tx_core/tx_rs/cur_state_reg[3]/CLK (1.5941 1.6226) RiseTrig slew=(0.1163 0.0976)

tx_core/tx_rs/cur_state_reg[1]/CLK (1.5948 1.6233) RiseTrig slew=(0.1163 0.0976)

tx_core/tx_rs/cur_state_reg[0]/CLK (1.5948 1.6233) RiseTrig slew=(0.1163 0.0976)

tx_core/tx_rs/bvalid_reg[0]/CLK (1.5931 1.6216) RiseTrig slew=(0.1163 0.0976)

tx_core/tx_rs/crc_tx_d_reg[28]/CLK (1.5926 1.6211) RiseTrig slew=(0.1163 0.0976)

tx_core/tx_rs/gclk_en_d_reg/CLK (1.5916 1.6201) RiseTrig slew=(0.1163 0.0976)

tx_core/tx_rs/crc_tx_d_reg[30]/CLK (1.5925 1.621) RiseTrig slew=(0.1163 0.0976)

tx_core/tx_rs/crc_tx_d_reg[29]/CLK (1.5922 1.6207) RiseTrig slew=(0.1163 0.0976)

tx_core/tx_rs/crc_tx_d_reg[27]/CLK (1.5925 1.621) RiseTrig slew=(0.1163 0.0976)

tx_core/tx_rs/wakeuptimer_d_reg[9]/CLK (1.5762 1.5982) RiseTrig slew=(0.1887 0.1614)

tx_core/tx_rs/wakeuptimer_d_reg[10]/CLK (1.5759 1.598) RiseTrig slew=(0.1887 0.1614)

tx_core/tx_rs/wakeuptimer_d_reg[11]/CLK (1.5757 1.5977) RiseTrig slew=(0.1887 0.1614)

tx_core/tx_rs/wakeuptimer_d_reg[12]/CLK (1.5767 1.5987) RiseTrig slew=(0.1887 0.1614)

tx_core/tx_rs/wakeuptimer_d_reg[13]/CLK (1.5768 1.5988) RiseTrig slew=(0.1887 0.1614)

tx_core/tx_rs/wakeuptimer_d_reg[14]/CLK (1.5765 1.5985) RiseTrig slew=(0.1887 0.1614)

tx_core/tx_rs/wakeuptimer_d_reg[15]/CLK (1.5755 1.5975) RiseTrig slew=(0.1887 0.1614)

tx_core/tx_rs/wakeuptimer_d_reg[16]/CLK (1.5749 1.5969) RiseTrig slew=(0.1887 0.1614)

tx_core/tx_rs/wakeuptimer_d_reg[17]/CLK (1.5714 1.5934) RiseTrig slew=(0.1887 0.1614)

tx_core/tx_rs/wakeuptimer_d_reg[18]/CLK (1.5741 1.5961) RiseTrig slew=(0.1887 0.1614)

tx_core/tx_rs/wakeuptimer_d_reg[19]/CLK (1.5757 1.5977) RiseTrig slew=(0.1887 0.1614)

tx_core/tx_rs/wakeuptimer_d_reg[20]/CLK (1.5758 1.5978) RiseTrig slew=(0.1887 0.1614)

tx_core/tx_rs/crc_tx_d_reg[14]/CLK (1.58 1.6016) RiseTrig slew=(0.1958 0.167)

tx_core/tx_rs/crc_tx_d_reg[13]/CLK (1.5807 1.6023) RiseTrig slew=(0.1958 0.167)

tx_core/tx_rs/crc_tx_d_reg[12]/CLK (1.5811 1.6027) RiseTrig slew=(0.1958 0.167)

tx_core/tx_rs/crc_tx_d_reg[11]/CLK (1.5806 1.6022) RiseTrig slew=(0.1958 0.167)

tx_core/tx_rs/crc_tx_d_reg[10]/CLK (1.5809 1.6025) RiseTrig slew=(0.1958 0.167)

tx_core/tx_rs/crc_tx_d_reg[9]/CLK (1.5811 1.6027) RiseTrig slew=(0.1958 0.167)

tx_core/tx_rs/crc_tx_d_reg[8]/CLK (1.5809 1.6025) RiseTrig slew=(0.1958 0.167)

tx_core/tx_rs/crc_tx_d_reg[7]/CLK (1.5819 1.6035) RiseTrig slew=(0.1958 0.167)

tx_core/tx_rs/crc_tx_d_reg[6]/CLK (1.5825 1.6041) RiseTrig slew=(0.1958 0.167)

tx_core/tx_rs/crc_tx_d_reg[5]/CLK (1.5823 1.6039) RiseTrig slew=(0.1958 0.167)

tx_core/tx_rs/crc_tx_d_reg[4]/CLK (1.5824 1.604) RiseTrig slew=(0.1958 0.167)

tx_core/tx_rs/crc_tx_d_reg[3]/CLK (1.5812 1.6028) RiseTrig slew=(0.1958 0.167)

tx_core/tx_rs/crc_bvalid_d_reg[0]/CLK (1.5852 1.6118) RiseTrig slew=(0.1297 0.1086)

tx_core/tx_rs/crc_left_d_reg[3]/CLK (1.5883 1.6149) RiseTrig slew=(0.1297 0.1086)

tx_core/tx_rs/crc_left_d_reg[7]/CLK (1.5883 1.6149) RiseTrig slew=(0.1297 0.1086)

tx_core/tx_rs/crc_left_d_reg[6]/CLK (1.5881 1.6146) RiseTrig slew=(0.1297 0.1086)

tx_core/tx_rs/crc_left_d_reg[5]/CLK (1.5881 1.6147) RiseTrig slew=(0.1297 0.1086)

tx_core/tx_rs/crc_left_d_reg[4]/CLK (1.5878 1.6143) RiseTrig slew=(0.1297 0.1086)

tx_core/tx_rs/crc_left_d_reg[2]/CLK (1.5883 1.6149) RiseTrig slew=(0.1297 0.1086)

tx_core/tx_rs/crc_left_d_reg[1]/CLK (1.5882 1.6148) RiseTrig slew=(0.1297 0.1086)

tx_core/tx_rs/crc_left_d_reg[15]/CLK (1.584 1.6106) RiseTrig slew=(0.1297 0.1086)

tx_core/tx_rs/crc_left_d_reg[14]/CLK (1.5866 1.6132) RiseTrig slew=(0.1297 0.1086)

tx_core/tx_rs/crc_left_d_reg[13]/CLK (1.5851 1.6117) RiseTrig slew=(0.1297 0.1086)

tx_core/tx_rs/crc_left_d_reg[0]/CLK (1.5839 1.6104) RiseTrig slew=(0.1297 0.1086)

tx_core/tx_rs/xgmii_txd_d_reg[23]/CLK (1.5938 1.6165) RiseTrig slew=(0.1905 0.1629)

tx_core/tx_rs/xgmii_txd_d_reg[22]/CLK (1.594 1.6167) RiseTrig slew=(0.1905 0.1629)

tx_core/tx_rs/xgmii_txd_d_reg[21]/CLK (1.5937 1.6164) RiseTrig slew=(0.1905 0.1629)

tx_core/tx_rs/xgmii_txd_d_reg[20]/CLK (1.594 1.6167) RiseTrig slew=(0.1905 0.1629)

tx_core/tx_rs/xgmii_txd_d_reg[19]/CLK (1.5938 1.6165) RiseTrig slew=(0.1905 0.1629)

tx_core/tx_rs/xgmii_txd_d_reg[18]/CLK (1.5934 1.6161) RiseTrig slew=(0.1905 0.1629)

tx_core/tx_rs/xgmii_txd_d_reg[17]/CLK (1.5933 1.616) RiseTrig slew=(0.1905 0.1629)

tx_core/tx_rs/xgmii_txd_d_reg[16]/CLK (1.593 1.6157) RiseTrig slew=(0.1905 0.1629)

tx_core/tx_rs/xgmii_txd_d_reg[15]/CLK (1.5928 1.6155) RiseTrig slew=(0.1905 0.1629)

tx_core/tx_rs/xgmii_txd_d_reg[14]/CLK (1.5935 1.6162) RiseTrig slew=(0.1905 0.1629)

tx_core/tx_rs/xgmii_txd_d_reg[13]/CLK (1.593 1.6157) RiseTrig slew=(0.1905 0.1629)

tx_core/tx_rs/xgmii_txd_d_reg[12]/CLK (1.5937 1.6164) RiseTrig slew=(0.1905 0.1629)

tx_core/tx_rs/xgmii_tx_hold_reg[15]/CLK (1.598 1.6206) RiseTrig slew=(0.1917 0.1638)

tx_core/tx_rs/xgmii_tx_hold_reg[16]/CLK (1.5979 1.6205) RiseTrig slew=(0.1917 0.1638)

tx_core/tx_rs/xgmii_tx_hold_reg[17]/CLK (1.5956 1.6182) RiseTrig slew=(0.1917 0.1638)

tx_core/tx_rs/xgmii_tx_hold_reg[18]/CLK (1.5966 1.6192) RiseTrig slew=(0.1917 0.1638)

tx_core/tx_rs/xgmii_tx_hold_reg[19]/CLK (1.5972 1.6198) RiseTrig slew=(0.1917 0.1638)

tx_core/tx_rs/xgmii_tx_hold_reg[20]/CLK (1.5983 1.6209) RiseTrig slew=(0.1917 0.1638)

tx_core/tx_rs/xgmii_tx_hold_reg[21]/CLK (1.5982 1.6208) RiseTrig slew=(0.1917 0.1638)

tx_core/tx_rs/xgmii_tx_hold_reg[22]/CLK (1.5985 1.6211) RiseTrig slew=(0.1917 0.1638)

tx_core/tx_rs/xgmii_tx_hold_reg[23]/CLK (1.5981 1.6207) RiseTrig slew=(0.1917 0.1638)

tx_core/tx_rs/xgmii_tx_hold_reg[24]/CLK (1.5934 1.616) RiseTrig slew=(0.1917 0.1638)

tx_core/tx_rs/xgmii_tx_hold_reg[25]/CLK (1.5936 1.6162) RiseTrig slew=(0.1917 0.1638)

tx_core/tx_rs/xgmii_tx_hold_reg[26]/CLK (1.5936 1.6162) RiseTrig slew=(0.1917 0.1638)

tx_core/tx_rs/xgmii_txc_d_reg[3]/CLK (1.5959 1.6225) RiseTrig slew=(0.1261 0.1056)

tx_core/tx_rs/xgmii_txd_d_reg[24]/CLK (1.5959 1.6225) RiseTrig slew=(0.1261 0.1056)

tx_core/tx_rs/xgmii_txd_d_reg[27]/CLK (1.5947 1.6213) RiseTrig slew=(0.1261 0.1056)

tx_core/tx_rs/xgmii_txd_d_reg[29]/CLK (1.5945 1.6211) RiseTrig slew=(0.1261 0.1056)

tx_core/tx_rs/xgmii_txd_d_reg[31]/CLK (1.593 1.6196) RiseTrig slew=(0.1261 0.1056)

tx_core/tx_rs/xgmii_txd_d_reg[26]/CLK (1.595 1.6216) RiseTrig slew=(0.1261 0.1056)

tx_core/tx_rs/xgmii_txd_d_reg[28]/CLK (1.595 1.6216) RiseTrig slew=(0.1261 0.1056)

tx_core/tx_rs/xgmii_txd_d_reg[25]/CLK (1.5955 1.6221) RiseTrig slew=(0.1261 0.1056)

tx_core/tx_rs/xgmii_txd_d_reg[30]/CLK (1.5913 1.6179) RiseTrig slew=(0.1261 0.1056)

tx_core/tx_rs/xgmii_txc_d_reg[0]/CLK (1.5979 1.6245) RiseTrig slew=(0.1261 0.1056)

tx_core/tx_rs/xgmii_txc_d_reg[2]/CLK (1.5977 1.6243) RiseTrig slew=(0.1261 0.1056)

tx_core/tx_rs/xgmii_txc_d_reg[1]/CLK (1.598 1.6246) RiseTrig slew=(0.1261 0.1056)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][reserved][5]/CLK (1.6469 1.6859) RiseTrig slew=(0.152 0.1269)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][reserved][4]/CLK (1.6463 1.6853) RiseTrig slew=(0.152 0.1269)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][reserved][7]/CLK (1.6434 1.6824) RiseTrig slew=(0.152 0.1269)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][reserved][6]/CLK (1.6459 1.6849) RiseTrig slew=(0.152 0.1269)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][reserved][3]/CLK (1.6469 1.6859) RiseTrig slew=(0.152 0.1269)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][5]/CLK (1.6445 1.6835) RiseTrig slew=(0.152 0.1269)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][0]/CLK (1.6415 1.6805) RiseTrig slew=(0.152 0.1269)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][4]/CLK (1.6453 1.6843) RiseTrig slew=(0.152 0.1269)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][1]/CLK (1.6436 1.6826) RiseTrig slew=(0.152 0.1269)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][6]/CLK (1.6457 1.6847) RiseTrig slew=(0.152 0.1269)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][3]/CLK (1.6435 1.6825) RiseTrig slew=(0.152 0.1269)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][2]/CLK (1.6417 1.6807) RiseTrig slew=(0.152 0.1269)

tx_core/dma_reg_tx/baddr_reg[addr][8]/CLK (1.6505 1.6902) RiseTrig slew=(0.1465 0.1225)

tx_core/dma_reg_tx/baddr_reg[addr][7]/CLK (1.6511 1.6908) RiseTrig slew=(0.1465 0.1225)

tx_core/dma_reg_tx/baddr_reg[addr][9]/CLK (1.6527 1.6924) RiseTrig slew=(0.1465 0.1225)

tx_core/dma_reg_tx/baddr_reg[addr][10]/CLK (1.6531 1.6927) RiseTrig slew=(0.1465 0.1225)

tx_core/dma_reg_tx/baddr_reg[reserved][31]/CLK (1.6525 1.6922) RiseTrig slew=(0.1465 0.1225)

tx_core/dma_reg_tx/baddr_reg[addr][0]/CLK (1.6524 1.692) RiseTrig slew=(0.1465 0.1225)

tx_core/dma_reg_tx/baddr_reg[addr][2]/CLK (1.6519 1.6916) RiseTrig slew=(0.1465 0.1225)

tx_core/dma_reg_tx/baddr_reg[addr][1]/CLK (1.6518 1.6915) RiseTrig slew=(0.1465 0.1225)

tx_core/dma_reg_tx/baddr_reg[addr][3]/CLK (1.6513 1.6909) RiseTrig slew=(0.1465 0.1225)

tx_core/dma_reg_tx/baddr_reg[addr][5]/CLK (1.6497 1.6894) RiseTrig slew=(0.1465 0.1225)

tx_core/dma_reg_tx/baddr_reg[addr][4]/CLK (1.6496 1.6893) RiseTrig slew=(0.1465 0.1225)

tx_core/dma_reg_tx/baddr_reg[addr][6]/CLK (1.6499 1.6896) RiseTrig slew=(0.1465 0.1225)

tx_core/dma_reg_tx/baddr_reg[addr][20]/CLK (1.6453 1.6862) RiseTrig slew=(0.1292 0.1084)

tx_core/dma_reg_tx/baddr_reg[addr][13]/CLK (1.647 1.6879) RiseTrig slew=(0.1292 0.1084)

tx_core/dma_reg_tx/baddr_reg[addr][12]/CLK (1.6475 1.6884) RiseTrig slew=(0.1292 0.1084)

tx_core/dma_reg_tx/baddr_reg[addr][14]/CLK (1.6479 1.6888) RiseTrig slew=(0.1292 0.1084)

tx_core/dma_reg_tx/baddr_reg[addr][11]/CLK (1.648 1.6889) RiseTrig slew=(0.1292 0.1084)

tx_core/dma_reg_tx/baddr_reg[addr][16]/CLK (1.6487 1.6896) RiseTrig slew=(0.1292 0.1084)

tx_core/dma_reg_tx/baddr_reg[addr][19]/CLK (1.6486 1.6894) RiseTrig slew=(0.1292 0.1084)

tx_core/dma_reg_tx/baddr_reg[addr][17]/CLK (1.6491 1.69) RiseTrig slew=(0.1292 0.1084)

tx_core/dma_reg_tx/baddr_reg[addr][18]/CLK (1.6472 1.6881) RiseTrig slew=(0.1292 0.1084)

tx_core/dma_reg_tx/baddr_reg[addr][22]/CLK (1.6474 1.6883) RiseTrig slew=(0.1292 0.1084)

tx_core/dma_reg_tx/baddr_reg[addr][21]/CLK (1.6474 1.6883) RiseTrig slew=(0.1292 0.1084)

tx_core/dma_reg_tx/baddr_reg[addr][15]/CLK (1.6469 1.6878) RiseTrig slew=(0.1292 0.1084)

