design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/openlane/designs/hehe,hehe,RUN_2022.12.12_10.39.58,flow completed,6h29m19s0ms,4h20m37s0ms,-2.0,3.6864,-1,15.82,15623.59,-1,0,0,0,0,0,0,0,-1,-1,-1,-1,4483992,564795,-0.14,-8.12,-98.3,-100.02,-173.88,-0.4,-2420.75,-140215.91,-136587.81,-399100.09,3194031692.0,0.0,25.56,29.69,14.73,19.88,-1,38868,60797,1607,23437,0,0,0,47962,3140,311,287,790,3450,1057,191,20763,9247,9283,37,1394,51726,0,53120,3618286.4735999997,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,186.38,5.365382551775942,12.5,AREA 0,10,50,1,153.6,153.18,0.36,0.3,sky130_fd_sc_hd,3
