[General]
ARRAY_DISPLAY_LIMIT=1024
RADIX=hex
TIME_UNIT=ns
TRACE_LIMIT=65536
VHDL_ENTITY_SCOPE_FILTER=true
VHDL_PACKAGE_SCOPE_FILTER=false
VHDL_BLOCK_SCOPE_FILTER=true
VHDL_PROCESS_SCOPE_FILTER=false
VHDL_PROCEDURE_SCOPE_FILTER=false
VERILOG_MODULE_SCOPE_FILTER=true
VERILOG_PACKAGE_SCOPE_FILTER=false
VERILOG_BLOCK_SCOPE_FILTER=false
VERILOG_TASK_SCOPE_FILTER=false
VERILOG_PROCESS_SCOPE_FILTER=false
INPUT_OBJECT_FILTER=true
OUTPUT_OBJECT_FILTER=true
INOUT_OBJECT_FILTER=true
INTERNAL_OBJECT_FILTER=true
CONSTANT_OBJECT_FILTER=true
VARIABLE_OBJECT_FILTER=true
SCOPE_NAME_COLUMN_WIDTH=443
SCOPE_DESIGN_UNIT_COLUMN_WIDTH=75
SCOPE_BLOCK_TYPE_COLUMN_WIDTH=37
OBJECT_NAME_COLUMN_WIDTH=305
OBJECT_VALUE_COLUMN_WIDTH=249
OBJECT_DATA_TYPE_COLUMN_WIDTH=75
PROCESS_NAME_COLUMN_WIDTH=75
PROCESS_TYPE_COLUMN_WIDTH=75
FRAME_INDEX_COLUMN_WIDTH=75
FRAME_NAME_COLUMN_WIDTH=75
FRAME_FILE_NAME_COLUMN_WIDTH=75
FRAME_LINE_NUM_COLUMN_WIDTH=305
LOCAL_NAME_COLUMN_WIDTH=249
LOCAL_VALUE_COLUMN_WIDTH=75
INPUT_LOCAL_FILTER=1
OUTPUT_LOCAL_FILTER=1
INOUT_LOCAL_FILTER=1
INTERNAL_LOCAL_FILTER=1
CONSTANT_LOCAL_FILTER=1
VARIABLE_LOCAL_FILTER=1
[Object Radixes]
RADIX_0=dec /testBench/RV32Core1/RegisterFile1/RegFile[28];
RADIX_1=dec /testBench/RV32Core1/RegisterFile1/RegFile[8];
RADIX_2=dec /testBench/RV32Core1/RegisterFile1/RegFile[7];
RADIX_3=dec /testBench/RV32Core1/RegisterFile1/RegFile[9];
RADIX_4=dec /testBench/RV32Core1/btb1/BranchTargeAddress[0];
RADIX_5=dec /testBench/RV32Core1/btb1/BranchTargeAddress[1];
RADIX_6=dec /testBench/RV32Core1/RegisterFile1/RegFile[6];
RADIX_7=dec /testBench/RV32Core1/RegisterFile1/RegFile[5];
RADIX_8=dec /testBench/RV32Core1/RegisterFile1/RegFile[4];
