
MagneticPodium.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000180c0  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001160  08018360  08018360  00019360  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080194c0  080194c0  0001a4c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080194c8  080194c8  0001a4c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080194cc  080194cc  0001a4cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000350  24000000  080194d0  0001b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000018bc  24000350  08019820  0001b350  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24001c0c  08019820  0001bc0c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0001b350  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002b327  00000000  00000000  0001b37e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00005d26  00000000  00000000  000466a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001f10  00000000  00000000  0004c3d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000017e2  00000000  00000000  0004e2e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003f254  00000000  00000000  0004fac2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002ea59  00000000  00000000  0008ed16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001735f4  00000000  00000000  000bd76f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00230d63  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000098d8  00000000  00000000  00230da8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000007e  00000000  00000000  0023a680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000350 	.word	0x24000350
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08018348 	.word	0x08018348

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000354 	.word	0x24000354
 80002dc:	08018348 	.word	0x08018348

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr
	...

08000300 <memchr>:
 8000300:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000304:	2a10      	cmp	r2, #16
 8000306:	db2b      	blt.n	8000360 <memchr+0x60>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	d008      	beq.n	8000320 <memchr+0x20>
 800030e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000312:	3a01      	subs	r2, #1
 8000314:	428b      	cmp	r3, r1
 8000316:	d02d      	beq.n	8000374 <memchr+0x74>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	b342      	cbz	r2, 8000370 <memchr+0x70>
 800031e:	d1f6      	bne.n	800030e <memchr+0xe>
 8000320:	b4f0      	push	{r4, r5, r6, r7}
 8000322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800032a:	f022 0407 	bic.w	r4, r2, #7
 800032e:	f07f 0700 	mvns.w	r7, #0
 8000332:	2300      	movs	r3, #0
 8000334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000338:	3c08      	subs	r4, #8
 800033a:	ea85 0501 	eor.w	r5, r5, r1
 800033e:	ea86 0601 	eor.w	r6, r6, r1
 8000342:	fa85 f547 	uadd8	r5, r5, r7
 8000346:	faa3 f587 	sel	r5, r3, r7
 800034a:	fa86 f647 	uadd8	r6, r6, r7
 800034e:	faa5 f687 	sel	r6, r5, r7
 8000352:	b98e      	cbnz	r6, 8000378 <memchr+0x78>
 8000354:	d1ee      	bne.n	8000334 <memchr+0x34>
 8000356:	bcf0      	pop	{r4, r5, r6, r7}
 8000358:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800035c:	f002 0207 	and.w	r2, r2, #7
 8000360:	b132      	cbz	r2, 8000370 <memchr+0x70>
 8000362:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000366:	3a01      	subs	r2, #1
 8000368:	ea83 0301 	eor.w	r3, r3, r1
 800036c:	b113      	cbz	r3, 8000374 <memchr+0x74>
 800036e:	d1f8      	bne.n	8000362 <memchr+0x62>
 8000370:	2000      	movs	r0, #0
 8000372:	4770      	bx	lr
 8000374:	3801      	subs	r0, #1
 8000376:	4770      	bx	lr
 8000378:	2d00      	cmp	r5, #0
 800037a:	bf06      	itte	eq
 800037c:	4635      	moveq	r5, r6
 800037e:	3803      	subeq	r0, #3
 8000380:	3807      	subne	r0, #7
 8000382:	f015 0f01 	tst.w	r5, #1
 8000386:	d107      	bne.n	8000398 <memchr+0x98>
 8000388:	3001      	adds	r0, #1
 800038a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800038e:	bf02      	ittt	eq
 8000390:	3001      	addeq	r0, #1
 8000392:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000396:	3001      	addeq	r0, #1
 8000398:	bcf0      	pop	{r4, r5, r6, r7}
 800039a:	3801      	subs	r0, #1
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop

080003a0 <strlen>:
 80003a0:	4603      	mov	r3, r0
 80003a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003a6:	2a00      	cmp	r2, #0
 80003a8:	d1fb      	bne.n	80003a2 <strlen+0x2>
 80003aa:	1a18      	subs	r0, r3, r0
 80003ac:	3801      	subs	r0, #1
 80003ae:	4770      	bx	lr

080003b0 <__aeabi_drsub>:
 80003b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003b4:	e002      	b.n	80003bc <__adddf3>
 80003b6:	bf00      	nop

080003b8 <__aeabi_dsub>:
 80003b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003bc <__adddf3>:
 80003bc:	b530      	push	{r4, r5, lr}
 80003be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003c6:	ea94 0f05 	teq	r4, r5
 80003ca:	bf08      	it	eq
 80003cc:	ea90 0f02 	teqeq	r0, r2
 80003d0:	bf1f      	itttt	ne
 80003d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e2:	f000 80e2 	beq.w	80005aa <__adddf3+0x1ee>
 80003e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ee:	bfb8      	it	lt
 80003f0:	426d      	neglt	r5, r5
 80003f2:	dd0c      	ble.n	800040e <__adddf3+0x52>
 80003f4:	442c      	add	r4, r5
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	ea82 0000 	eor.w	r0, r2, r0
 8000402:	ea83 0101 	eor.w	r1, r3, r1
 8000406:	ea80 0202 	eor.w	r2, r0, r2
 800040a:	ea81 0303 	eor.w	r3, r1, r3
 800040e:	2d36      	cmp	r5, #54	@ 0x36
 8000410:	bf88      	it	hi
 8000412:	bd30      	pophi	{r4, r5, pc}
 8000414:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000418:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800041c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000420:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000424:	d002      	beq.n	800042c <__adddf3+0x70>
 8000426:	4240      	negs	r0, r0
 8000428:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800042c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000430:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000434:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000438:	d002      	beq.n	8000440 <__adddf3+0x84>
 800043a:	4252      	negs	r2, r2
 800043c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000440:	ea94 0f05 	teq	r4, r5
 8000444:	f000 80a7 	beq.w	8000596 <__adddf3+0x1da>
 8000448:	f1a4 0401 	sub.w	r4, r4, #1
 800044c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000450:	db0d      	blt.n	800046e <__adddf3+0xb2>
 8000452:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000456:	fa22 f205 	lsr.w	r2, r2, r5
 800045a:	1880      	adds	r0, r0, r2
 800045c:	f141 0100 	adc.w	r1, r1, #0
 8000460:	fa03 f20e 	lsl.w	r2, r3, lr
 8000464:	1880      	adds	r0, r0, r2
 8000466:	fa43 f305 	asr.w	r3, r3, r5
 800046a:	4159      	adcs	r1, r3
 800046c:	e00e      	b.n	800048c <__adddf3+0xd0>
 800046e:	f1a5 0520 	sub.w	r5, r5, #32
 8000472:	f10e 0e20 	add.w	lr, lr, #32
 8000476:	2a01      	cmp	r2, #1
 8000478:	fa03 fc0e 	lsl.w	ip, r3, lr
 800047c:	bf28      	it	cs
 800047e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000482:	fa43 f305 	asr.w	r3, r3, r5
 8000486:	18c0      	adds	r0, r0, r3
 8000488:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800048c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000490:	d507      	bpl.n	80004a2 <__adddf3+0xe6>
 8000492:	f04f 0e00 	mov.w	lr, #0
 8000496:	f1dc 0c00 	rsbs	ip, ip, #0
 800049a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800049e:	eb6e 0101 	sbc.w	r1, lr, r1
 80004a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004a6:	d31b      	bcc.n	80004e0 <__adddf3+0x124>
 80004a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004ac:	d30c      	bcc.n	80004c8 <__adddf3+0x10c>
 80004ae:	0849      	lsrs	r1, r1, #1
 80004b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004b8:	f104 0401 	add.w	r4, r4, #1
 80004bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004c4:	f080 809a 	bcs.w	80005fc <__adddf3+0x240>
 80004c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004cc:	bf08      	it	eq
 80004ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004d2:	f150 0000 	adcs.w	r0, r0, #0
 80004d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004da:	ea41 0105 	orr.w	r1, r1, r5
 80004de:	bd30      	pop	{r4, r5, pc}
 80004e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004e4:	4140      	adcs	r0, r0
 80004e6:	eb41 0101 	adc.w	r1, r1, r1
 80004ea:	3c01      	subs	r4, #1
 80004ec:	bf28      	it	cs
 80004ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004f2:	d2e9      	bcs.n	80004c8 <__adddf3+0x10c>
 80004f4:	f091 0f00 	teq	r1, #0
 80004f8:	bf04      	itt	eq
 80004fa:	4601      	moveq	r1, r0
 80004fc:	2000      	moveq	r0, #0
 80004fe:	fab1 f381 	clz	r3, r1
 8000502:	bf08      	it	eq
 8000504:	3320      	addeq	r3, #32
 8000506:	f1a3 030b 	sub.w	r3, r3, #11
 800050a:	f1b3 0220 	subs.w	r2, r3, #32
 800050e:	da0c      	bge.n	800052a <__adddf3+0x16e>
 8000510:	320c      	adds	r2, #12
 8000512:	dd08      	ble.n	8000526 <__adddf3+0x16a>
 8000514:	f102 0c14 	add.w	ip, r2, #20
 8000518:	f1c2 020c 	rsb	r2, r2, #12
 800051c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000520:	fa21 f102 	lsr.w	r1, r1, r2
 8000524:	e00c      	b.n	8000540 <__adddf3+0x184>
 8000526:	f102 0214 	add.w	r2, r2, #20
 800052a:	bfd8      	it	le
 800052c:	f1c2 0c20 	rsble	ip, r2, #32
 8000530:	fa01 f102 	lsl.w	r1, r1, r2
 8000534:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000538:	bfdc      	itt	le
 800053a:	ea41 010c 	orrle.w	r1, r1, ip
 800053e:	4090      	lslle	r0, r2
 8000540:	1ae4      	subs	r4, r4, r3
 8000542:	bfa2      	ittt	ge
 8000544:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000548:	4329      	orrge	r1, r5
 800054a:	bd30      	popge	{r4, r5, pc}
 800054c:	ea6f 0404 	mvn.w	r4, r4
 8000550:	3c1f      	subs	r4, #31
 8000552:	da1c      	bge.n	800058e <__adddf3+0x1d2>
 8000554:	340c      	adds	r4, #12
 8000556:	dc0e      	bgt.n	8000576 <__adddf3+0x1ba>
 8000558:	f104 0414 	add.w	r4, r4, #20
 800055c:	f1c4 0220 	rsb	r2, r4, #32
 8000560:	fa20 f004 	lsr.w	r0, r0, r4
 8000564:	fa01 f302 	lsl.w	r3, r1, r2
 8000568:	ea40 0003 	orr.w	r0, r0, r3
 800056c:	fa21 f304 	lsr.w	r3, r1, r4
 8000570:	ea45 0103 	orr.w	r1, r5, r3
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f1c4 040c 	rsb	r4, r4, #12
 800057a:	f1c4 0220 	rsb	r2, r4, #32
 800057e:	fa20 f002 	lsr.w	r0, r0, r2
 8000582:	fa01 f304 	lsl.w	r3, r1, r4
 8000586:	ea40 0003 	orr.w	r0, r0, r3
 800058a:	4629      	mov	r1, r5
 800058c:	bd30      	pop	{r4, r5, pc}
 800058e:	fa21 f004 	lsr.w	r0, r1, r4
 8000592:	4629      	mov	r1, r5
 8000594:	bd30      	pop	{r4, r5, pc}
 8000596:	f094 0f00 	teq	r4, #0
 800059a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800059e:	bf06      	itte	eq
 80005a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005a4:	3401      	addeq	r4, #1
 80005a6:	3d01      	subne	r5, #1
 80005a8:	e74e      	b.n	8000448 <__adddf3+0x8c>
 80005aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ae:	bf18      	it	ne
 80005b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005b4:	d029      	beq.n	800060a <__adddf3+0x24e>
 80005b6:	ea94 0f05 	teq	r4, r5
 80005ba:	bf08      	it	eq
 80005bc:	ea90 0f02 	teqeq	r0, r2
 80005c0:	d005      	beq.n	80005ce <__adddf3+0x212>
 80005c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005c6:	bf04      	itt	eq
 80005c8:	4619      	moveq	r1, r3
 80005ca:	4610      	moveq	r0, r2
 80005cc:	bd30      	pop	{r4, r5, pc}
 80005ce:	ea91 0f03 	teq	r1, r3
 80005d2:	bf1e      	ittt	ne
 80005d4:	2100      	movne	r1, #0
 80005d6:	2000      	movne	r0, #0
 80005d8:	bd30      	popne	{r4, r5, pc}
 80005da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005de:	d105      	bne.n	80005ec <__adddf3+0x230>
 80005e0:	0040      	lsls	r0, r0, #1
 80005e2:	4149      	adcs	r1, r1
 80005e4:	bf28      	it	cs
 80005e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ea:	bd30      	pop	{r4, r5, pc}
 80005ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005f0:	bf3c      	itt	cc
 80005f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005f6:	bd30      	popcc	{r4, r5, pc}
 80005f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000600:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000604:	f04f 0000 	mov.w	r0, #0
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800060e:	bf1a      	itte	ne
 8000610:	4619      	movne	r1, r3
 8000612:	4610      	movne	r0, r2
 8000614:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000618:	bf1c      	itt	ne
 800061a:	460b      	movne	r3, r1
 800061c:	4602      	movne	r2, r0
 800061e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000622:	bf06      	itte	eq
 8000624:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000628:	ea91 0f03 	teqeq	r1, r3
 800062c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	bf00      	nop

08000634 <__aeabi_ui2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f04f 0500 	mov.w	r5, #0
 800064c:	f04f 0100 	mov.w	r1, #0
 8000650:	e750      	b.n	80004f4 <__adddf3+0x138>
 8000652:	bf00      	nop

08000654 <__aeabi_i2d>:
 8000654:	f090 0f00 	teq	r0, #0
 8000658:	bf04      	itt	eq
 800065a:	2100      	moveq	r1, #0
 800065c:	4770      	bxeq	lr
 800065e:	b530      	push	{r4, r5, lr}
 8000660:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000664:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000668:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800066c:	bf48      	it	mi
 800066e:	4240      	negmi	r0, r0
 8000670:	f04f 0100 	mov.w	r1, #0
 8000674:	e73e      	b.n	80004f4 <__adddf3+0x138>
 8000676:	bf00      	nop

08000678 <__aeabi_f2d>:
 8000678:	0042      	lsls	r2, r0, #1
 800067a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800067e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000682:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000686:	bf1f      	itttt	ne
 8000688:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800068c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000690:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000694:	4770      	bxne	lr
 8000696:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800069a:	bf08      	it	eq
 800069c:	4770      	bxeq	lr
 800069e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006a2:	bf04      	itt	eq
 80006a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006b8:	e71c      	b.n	80004f4 <__adddf3+0x138>
 80006ba:	bf00      	nop

080006bc <__aeabi_ul2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f04f 0500 	mov.w	r5, #0
 80006ca:	e00a      	b.n	80006e2 <__aeabi_l2d+0x16>

080006cc <__aeabi_l2d>:
 80006cc:	ea50 0201 	orrs.w	r2, r0, r1
 80006d0:	bf08      	it	eq
 80006d2:	4770      	bxeq	lr
 80006d4:	b530      	push	{r4, r5, lr}
 80006d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006da:	d502      	bpl.n	80006e2 <__aeabi_l2d+0x16>
 80006dc:	4240      	negs	r0, r0
 80006de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ee:	f43f aed8 	beq.w	80004a2 <__adddf3+0xe6>
 80006f2:	f04f 0203 	mov.w	r2, #3
 80006f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006fa:	bf18      	it	ne
 80006fc:	3203      	addne	r2, #3
 80006fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000702:	bf18      	it	ne
 8000704:	3203      	addne	r2, #3
 8000706:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800070a:	f1c2 0320 	rsb	r3, r2, #32
 800070e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000712:	fa20 f002 	lsr.w	r0, r0, r2
 8000716:	fa01 fe03 	lsl.w	lr, r1, r3
 800071a:	ea40 000e 	orr.w	r0, r0, lr
 800071e:	fa21 f102 	lsr.w	r1, r1, r2
 8000722:	4414      	add	r4, r2
 8000724:	e6bd      	b.n	80004a2 <__adddf3+0xe6>
 8000726:	bf00      	nop

08000728 <__aeabi_uldivmod>:
 8000728:	b953      	cbnz	r3, 8000740 <__aeabi_uldivmod+0x18>
 800072a:	b94a      	cbnz	r2, 8000740 <__aeabi_uldivmod+0x18>
 800072c:	2900      	cmp	r1, #0
 800072e:	bf08      	it	eq
 8000730:	2800      	cmpeq	r0, #0
 8000732:	bf1c      	itt	ne
 8000734:	f04f 31ff 	movne.w	r1, #4294967295
 8000738:	f04f 30ff 	movne.w	r0, #4294967295
 800073c:	f000 b9c0 	b.w	8000ac0 <__aeabi_idiv0>
 8000740:	f1ad 0c08 	sub.w	ip, sp, #8
 8000744:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000748:	f000 f83e 	bl	80007c8 <__udivmoddi4>
 800074c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000750:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000754:	b004      	add	sp, #16
 8000756:	4770      	bx	lr

08000758 <__aeabi_d2lz>:
 8000758:	b508      	push	{r3, lr}
 800075a:	4602      	mov	r2, r0
 800075c:	460b      	mov	r3, r1
 800075e:	ec43 2b17 	vmov	d7, r2, r3
 8000762:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800076a:	d403      	bmi.n	8000774 <__aeabi_d2lz+0x1c>
 800076c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000770:	f000 b80a 	b.w	8000788 <__aeabi_d2ulz>
 8000774:	eeb1 7b47 	vneg.f64	d7, d7
 8000778:	ec51 0b17 	vmov	r0, r1, d7
 800077c:	f000 f804 	bl	8000788 <__aeabi_d2ulz>
 8000780:	4240      	negs	r0, r0
 8000782:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000786:	bd08      	pop	{r3, pc}

08000788 <__aeabi_d2ulz>:
 8000788:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007b8 <__aeabi_d2ulz+0x30>
 800078c:	ec41 0b17 	vmov	d7, r0, r1
 8000790:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007c0 <__aeabi_d2ulz+0x38>
 8000794:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000798:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800079c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007a0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007a4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007a8:	ee16 1a10 	vmov	r1, s12
 80007ac:	ee17 0a90 	vmov	r0, s15
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	f3af 8000 	nop.w
 80007b8:	00000000 	.word	0x00000000
 80007bc:	3df00000 	.word	0x3df00000
 80007c0:	00000000 	.word	0x00000000
 80007c4:	41f00000 	.word	0x41f00000

080007c8 <__udivmoddi4>:
 80007c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007cc:	9d08      	ldr	r5, [sp, #32]
 80007ce:	468e      	mov	lr, r1
 80007d0:	4604      	mov	r4, r0
 80007d2:	4688      	mov	r8, r1
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d14a      	bne.n	800086e <__udivmoddi4+0xa6>
 80007d8:	428a      	cmp	r2, r1
 80007da:	4617      	mov	r7, r2
 80007dc:	d962      	bls.n	80008a4 <__udivmoddi4+0xdc>
 80007de:	fab2 f682 	clz	r6, r2
 80007e2:	b14e      	cbz	r6, 80007f8 <__udivmoddi4+0x30>
 80007e4:	f1c6 0320 	rsb	r3, r6, #32
 80007e8:	fa01 f806 	lsl.w	r8, r1, r6
 80007ec:	fa20 f303 	lsr.w	r3, r0, r3
 80007f0:	40b7      	lsls	r7, r6
 80007f2:	ea43 0808 	orr.w	r8, r3, r8
 80007f6:	40b4      	lsls	r4, r6
 80007f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007fc:	fa1f fc87 	uxth.w	ip, r7
 8000800:	fbb8 f1fe 	udiv	r1, r8, lr
 8000804:	0c23      	lsrs	r3, r4, #16
 8000806:	fb0e 8811 	mls	r8, lr, r1, r8
 800080a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800080e:	fb01 f20c 	mul.w	r2, r1, ip
 8000812:	429a      	cmp	r2, r3
 8000814:	d909      	bls.n	800082a <__udivmoddi4+0x62>
 8000816:	18fb      	adds	r3, r7, r3
 8000818:	f101 30ff 	add.w	r0, r1, #4294967295
 800081c:	f080 80ea 	bcs.w	80009f4 <__udivmoddi4+0x22c>
 8000820:	429a      	cmp	r2, r3
 8000822:	f240 80e7 	bls.w	80009f4 <__udivmoddi4+0x22c>
 8000826:	3902      	subs	r1, #2
 8000828:	443b      	add	r3, r7
 800082a:	1a9a      	subs	r2, r3, r2
 800082c:	b2a3      	uxth	r3, r4
 800082e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000832:	fb0e 2210 	mls	r2, lr, r0, r2
 8000836:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800083a:	fb00 fc0c 	mul.w	ip, r0, ip
 800083e:	459c      	cmp	ip, r3
 8000840:	d909      	bls.n	8000856 <__udivmoddi4+0x8e>
 8000842:	18fb      	adds	r3, r7, r3
 8000844:	f100 32ff 	add.w	r2, r0, #4294967295
 8000848:	f080 80d6 	bcs.w	80009f8 <__udivmoddi4+0x230>
 800084c:	459c      	cmp	ip, r3
 800084e:	f240 80d3 	bls.w	80009f8 <__udivmoddi4+0x230>
 8000852:	443b      	add	r3, r7
 8000854:	3802      	subs	r0, #2
 8000856:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800085a:	eba3 030c 	sub.w	r3, r3, ip
 800085e:	2100      	movs	r1, #0
 8000860:	b11d      	cbz	r5, 800086a <__udivmoddi4+0xa2>
 8000862:	40f3      	lsrs	r3, r6
 8000864:	2200      	movs	r2, #0
 8000866:	e9c5 3200 	strd	r3, r2, [r5]
 800086a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800086e:	428b      	cmp	r3, r1
 8000870:	d905      	bls.n	800087e <__udivmoddi4+0xb6>
 8000872:	b10d      	cbz	r5, 8000878 <__udivmoddi4+0xb0>
 8000874:	e9c5 0100 	strd	r0, r1, [r5]
 8000878:	2100      	movs	r1, #0
 800087a:	4608      	mov	r0, r1
 800087c:	e7f5      	b.n	800086a <__udivmoddi4+0xa2>
 800087e:	fab3 f183 	clz	r1, r3
 8000882:	2900      	cmp	r1, #0
 8000884:	d146      	bne.n	8000914 <__udivmoddi4+0x14c>
 8000886:	4573      	cmp	r3, lr
 8000888:	d302      	bcc.n	8000890 <__udivmoddi4+0xc8>
 800088a:	4282      	cmp	r2, r0
 800088c:	f200 8105 	bhi.w	8000a9a <__udivmoddi4+0x2d2>
 8000890:	1a84      	subs	r4, r0, r2
 8000892:	eb6e 0203 	sbc.w	r2, lr, r3
 8000896:	2001      	movs	r0, #1
 8000898:	4690      	mov	r8, r2
 800089a:	2d00      	cmp	r5, #0
 800089c:	d0e5      	beq.n	800086a <__udivmoddi4+0xa2>
 800089e:	e9c5 4800 	strd	r4, r8, [r5]
 80008a2:	e7e2      	b.n	800086a <__udivmoddi4+0xa2>
 80008a4:	2a00      	cmp	r2, #0
 80008a6:	f000 8090 	beq.w	80009ca <__udivmoddi4+0x202>
 80008aa:	fab2 f682 	clz	r6, r2
 80008ae:	2e00      	cmp	r6, #0
 80008b0:	f040 80a4 	bne.w	80009fc <__udivmoddi4+0x234>
 80008b4:	1a8a      	subs	r2, r1, r2
 80008b6:	0c03      	lsrs	r3, r0, #16
 80008b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008bc:	b280      	uxth	r0, r0
 80008be:	b2bc      	uxth	r4, r7
 80008c0:	2101      	movs	r1, #1
 80008c2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008c6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ce:	fb04 f20c 	mul.w	r2, r4, ip
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d907      	bls.n	80008e6 <__udivmoddi4+0x11e>
 80008d6:	18fb      	adds	r3, r7, r3
 80008d8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008dc:	d202      	bcs.n	80008e4 <__udivmoddi4+0x11c>
 80008de:	429a      	cmp	r2, r3
 80008e0:	f200 80e0 	bhi.w	8000aa4 <__udivmoddi4+0x2dc>
 80008e4:	46c4      	mov	ip, r8
 80008e6:	1a9b      	subs	r3, r3, r2
 80008e8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008ec:	fb0e 3312 	mls	r3, lr, r2, r3
 80008f0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008f4:	fb02 f404 	mul.w	r4, r2, r4
 80008f8:	429c      	cmp	r4, r3
 80008fa:	d907      	bls.n	800090c <__udivmoddi4+0x144>
 80008fc:	18fb      	adds	r3, r7, r3
 80008fe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000902:	d202      	bcs.n	800090a <__udivmoddi4+0x142>
 8000904:	429c      	cmp	r4, r3
 8000906:	f200 80ca 	bhi.w	8000a9e <__udivmoddi4+0x2d6>
 800090a:	4602      	mov	r2, r0
 800090c:	1b1b      	subs	r3, r3, r4
 800090e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000912:	e7a5      	b.n	8000860 <__udivmoddi4+0x98>
 8000914:	f1c1 0620 	rsb	r6, r1, #32
 8000918:	408b      	lsls	r3, r1
 800091a:	fa22 f706 	lsr.w	r7, r2, r6
 800091e:	431f      	orrs	r7, r3
 8000920:	fa0e f401 	lsl.w	r4, lr, r1
 8000924:	fa20 f306 	lsr.w	r3, r0, r6
 8000928:	fa2e fe06 	lsr.w	lr, lr, r6
 800092c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000930:	4323      	orrs	r3, r4
 8000932:	fa00 f801 	lsl.w	r8, r0, r1
 8000936:	fa1f fc87 	uxth.w	ip, r7
 800093a:	fbbe f0f9 	udiv	r0, lr, r9
 800093e:	0c1c      	lsrs	r4, r3, #16
 8000940:	fb09 ee10 	mls	lr, r9, r0, lr
 8000944:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000948:	fb00 fe0c 	mul.w	lr, r0, ip
 800094c:	45a6      	cmp	lr, r4
 800094e:	fa02 f201 	lsl.w	r2, r2, r1
 8000952:	d909      	bls.n	8000968 <__udivmoddi4+0x1a0>
 8000954:	193c      	adds	r4, r7, r4
 8000956:	f100 3aff 	add.w	sl, r0, #4294967295
 800095a:	f080 809c 	bcs.w	8000a96 <__udivmoddi4+0x2ce>
 800095e:	45a6      	cmp	lr, r4
 8000960:	f240 8099 	bls.w	8000a96 <__udivmoddi4+0x2ce>
 8000964:	3802      	subs	r0, #2
 8000966:	443c      	add	r4, r7
 8000968:	eba4 040e 	sub.w	r4, r4, lr
 800096c:	fa1f fe83 	uxth.w	lr, r3
 8000970:	fbb4 f3f9 	udiv	r3, r4, r9
 8000974:	fb09 4413 	mls	r4, r9, r3, r4
 8000978:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800097c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000980:	45a4      	cmp	ip, r4
 8000982:	d908      	bls.n	8000996 <__udivmoddi4+0x1ce>
 8000984:	193c      	adds	r4, r7, r4
 8000986:	f103 3eff 	add.w	lr, r3, #4294967295
 800098a:	f080 8082 	bcs.w	8000a92 <__udivmoddi4+0x2ca>
 800098e:	45a4      	cmp	ip, r4
 8000990:	d97f      	bls.n	8000a92 <__udivmoddi4+0x2ca>
 8000992:	3b02      	subs	r3, #2
 8000994:	443c      	add	r4, r7
 8000996:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800099a:	eba4 040c 	sub.w	r4, r4, ip
 800099e:	fba0 ec02 	umull	lr, ip, r0, r2
 80009a2:	4564      	cmp	r4, ip
 80009a4:	4673      	mov	r3, lr
 80009a6:	46e1      	mov	r9, ip
 80009a8:	d362      	bcc.n	8000a70 <__udivmoddi4+0x2a8>
 80009aa:	d05f      	beq.n	8000a6c <__udivmoddi4+0x2a4>
 80009ac:	b15d      	cbz	r5, 80009c6 <__udivmoddi4+0x1fe>
 80009ae:	ebb8 0203 	subs.w	r2, r8, r3
 80009b2:	eb64 0409 	sbc.w	r4, r4, r9
 80009b6:	fa04 f606 	lsl.w	r6, r4, r6
 80009ba:	fa22 f301 	lsr.w	r3, r2, r1
 80009be:	431e      	orrs	r6, r3
 80009c0:	40cc      	lsrs	r4, r1
 80009c2:	e9c5 6400 	strd	r6, r4, [r5]
 80009c6:	2100      	movs	r1, #0
 80009c8:	e74f      	b.n	800086a <__udivmoddi4+0xa2>
 80009ca:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ce:	0c01      	lsrs	r1, r0, #16
 80009d0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009d4:	b280      	uxth	r0, r0
 80009d6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009da:	463b      	mov	r3, r7
 80009dc:	4638      	mov	r0, r7
 80009de:	463c      	mov	r4, r7
 80009e0:	46b8      	mov	r8, r7
 80009e2:	46be      	mov	lr, r7
 80009e4:	2620      	movs	r6, #32
 80009e6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ea:	eba2 0208 	sub.w	r2, r2, r8
 80009ee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009f2:	e766      	b.n	80008c2 <__udivmoddi4+0xfa>
 80009f4:	4601      	mov	r1, r0
 80009f6:	e718      	b.n	800082a <__udivmoddi4+0x62>
 80009f8:	4610      	mov	r0, r2
 80009fa:	e72c      	b.n	8000856 <__udivmoddi4+0x8e>
 80009fc:	f1c6 0220 	rsb	r2, r6, #32
 8000a00:	fa2e f302 	lsr.w	r3, lr, r2
 8000a04:	40b7      	lsls	r7, r6
 8000a06:	40b1      	lsls	r1, r6
 8000a08:	fa20 f202 	lsr.w	r2, r0, r2
 8000a0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a10:	430a      	orrs	r2, r1
 8000a12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000a16:	b2bc      	uxth	r4, r7
 8000a18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000a1c:	0c11      	lsrs	r1, r2, #16
 8000a1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a22:	fb08 f904 	mul.w	r9, r8, r4
 8000a26:	40b0      	lsls	r0, r6
 8000a28:	4589      	cmp	r9, r1
 8000a2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a2e:	b280      	uxth	r0, r0
 8000a30:	d93e      	bls.n	8000ab0 <__udivmoddi4+0x2e8>
 8000a32:	1879      	adds	r1, r7, r1
 8000a34:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a38:	d201      	bcs.n	8000a3e <__udivmoddi4+0x276>
 8000a3a:	4589      	cmp	r9, r1
 8000a3c:	d81f      	bhi.n	8000a7e <__udivmoddi4+0x2b6>
 8000a3e:	eba1 0109 	sub.w	r1, r1, r9
 8000a42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a46:	fb09 f804 	mul.w	r8, r9, r4
 8000a4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a4e:	b292      	uxth	r2, r2
 8000a50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a54:	4542      	cmp	r2, r8
 8000a56:	d229      	bcs.n	8000aac <__udivmoddi4+0x2e4>
 8000a58:	18ba      	adds	r2, r7, r2
 8000a5a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a5e:	d2c4      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a60:	4542      	cmp	r2, r8
 8000a62:	d2c2      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a64:	f1a9 0102 	sub.w	r1, r9, #2
 8000a68:	443a      	add	r2, r7
 8000a6a:	e7be      	b.n	80009ea <__udivmoddi4+0x222>
 8000a6c:	45f0      	cmp	r8, lr
 8000a6e:	d29d      	bcs.n	80009ac <__udivmoddi4+0x1e4>
 8000a70:	ebbe 0302 	subs.w	r3, lr, r2
 8000a74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a78:	3801      	subs	r0, #1
 8000a7a:	46e1      	mov	r9, ip
 8000a7c:	e796      	b.n	80009ac <__udivmoddi4+0x1e4>
 8000a7e:	eba7 0909 	sub.w	r9, r7, r9
 8000a82:	4449      	add	r1, r9
 8000a84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a8c:	fb09 f804 	mul.w	r8, r9, r4
 8000a90:	e7db      	b.n	8000a4a <__udivmoddi4+0x282>
 8000a92:	4673      	mov	r3, lr
 8000a94:	e77f      	b.n	8000996 <__udivmoddi4+0x1ce>
 8000a96:	4650      	mov	r0, sl
 8000a98:	e766      	b.n	8000968 <__udivmoddi4+0x1a0>
 8000a9a:	4608      	mov	r0, r1
 8000a9c:	e6fd      	b.n	800089a <__udivmoddi4+0xd2>
 8000a9e:	443b      	add	r3, r7
 8000aa0:	3a02      	subs	r2, #2
 8000aa2:	e733      	b.n	800090c <__udivmoddi4+0x144>
 8000aa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000aa8:	443b      	add	r3, r7
 8000aaa:	e71c      	b.n	80008e6 <__udivmoddi4+0x11e>
 8000aac:	4649      	mov	r1, r9
 8000aae:	e79c      	b.n	80009ea <__udivmoddi4+0x222>
 8000ab0:	eba1 0109 	sub.w	r1, r1, r9
 8000ab4:	46c4      	mov	ip, r8
 8000ab6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aba:	fb09 f804 	mul.w	r8, r9, r4
 8000abe:	e7c4      	b.n	8000a4a <__udivmoddi4+0x282>

08000ac0 <__aeabi_idiv0>:
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <Coils_Init>:

// Массив катушек
Coil_t coils[NUM_COILS];
CoilTest_t coil_test = {0};

void Coils_Init(void) {
 8000ac4:	b480      	push	{r7}
 8000ac6:	b083      	sub	sp, #12
 8000ac8:	af00      	add	r7, sp, #0
    // Инициализация всех катушек
    for(int i = 0; i < NUM_COILS; i++) {
 8000aca:	2300      	movs	r3, #0
 8000acc:	607b      	str	r3, [r7, #4]
 8000ace:	e123      	b.n	8000d18 <Coils_Init+0x254>
        coils[i].current_pwm = 0.0f;
 8000ad0:	4997      	ldr	r1, [pc, #604]	@ (8000d30 <Coils_Init+0x26c>)
 8000ad2:	687a      	ldr	r2, [r7, #4]
 8000ad4:	4613      	mov	r3, r2
 8000ad6:	009b      	lsls	r3, r3, #2
 8000ad8:	4413      	add	r3, r2
 8000ada:	011b      	lsls	r3, r3, #4
 8000adc:	440b      	add	r3, r1
 8000ade:	3310      	adds	r3, #16
 8000ae0:	f04f 0200 	mov.w	r2, #0
 8000ae4:	601a      	str	r2, [r3, #0]
        coils[i].target_pwm = 0.0f;
 8000ae6:	4992      	ldr	r1, [pc, #584]	@ (8000d30 <Coils_Init+0x26c>)
 8000ae8:	687a      	ldr	r2, [r7, #4]
 8000aea:	4613      	mov	r3, r2
 8000aec:	009b      	lsls	r3, r3, #2
 8000aee:	4413      	add	r3, r2
 8000af0:	011b      	lsls	r3, r3, #4
 8000af2:	440b      	add	r3, r1
 8000af4:	3314      	adds	r3, #20
 8000af6:	f04f 0200 	mov.w	r2, #0
 8000afa:	601a      	str	r2, [r3, #0]
        coils[i].is_faulty = 0;
 8000afc:	498c      	ldr	r1, [pc, #560]	@ (8000d30 <Coils_Init+0x26c>)
 8000afe:	687a      	ldr	r2, [r7, #4]
 8000b00:	4613      	mov	r3, r2
 8000b02:	009b      	lsls	r3, r3, #2
 8000b04:	4413      	add	r3, r2
 8000b06:	011b      	lsls	r3, r3, #4
 8000b08:	440b      	add	r3, r1
 8000b0a:	332c      	adds	r3, #44	@ 0x2c
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	701a      	strb	r2, [r3, #0]

        // DIR порт и пин (из main.h)
        coils[i].dir_port = GPIOE;  // Все катушки на GPIOE
 8000b10:	4987      	ldr	r1, [pc, #540]	@ (8000d30 <Coils_Init+0x26c>)
 8000b12:	687a      	ldr	r2, [r7, #4]
 8000b14:	4613      	mov	r3, r2
 8000b16:	009b      	lsls	r3, r3, #2
 8000b18:	4413      	add	r3, r2
 8000b1a:	011b      	lsls	r3, r3, #4
 8000b1c:	440b      	add	r3, r1
 8000b1e:	3308      	adds	r3, #8
 8000b20:	4a84      	ldr	r2, [pc, #528]	@ (8000d34 <Coils_Init+0x270>)
 8000b22:	601a      	str	r2, [r3, #0]

        // Назначение dir_pin - исправленный порядок:
        switch(i) {
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	2b0b      	cmp	r3, #11
 8000b28:	f200 80a4 	bhi.w	8000c74 <Coils_Init+0x1b0>
 8000b2c:	a201      	add	r2, pc, #4	@ (adr r2, 8000b34 <Coils_Init+0x70>)
 8000b2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b32:	bf00      	nop
 8000b34:	08000b65 	.word	0x08000b65
 8000b38:	08000b7b 	.word	0x08000b7b
 8000b3c:	08000b91 	.word	0x08000b91
 8000b40:	08000ba7 	.word	0x08000ba7
 8000b44:	08000bbd 	.word	0x08000bbd
 8000b48:	08000bd3 	.word	0x08000bd3
 8000b4c:	08000be9 	.word	0x08000be9
 8000b50:	08000bff 	.word	0x08000bff
 8000b54:	08000c15 	.word	0x08000c15
 8000b58:	08000c2d 	.word	0x08000c2d
 8000b5c:	08000c45 	.word	0x08000c45
 8000b60:	08000c5d 	.word	0x08000c5d
            case 0: coils[i].dir_pin = Coil1_DIR_Pin; break;  // PE0
 8000b64:	4972      	ldr	r1, [pc, #456]	@ (8000d30 <Coils_Init+0x26c>)
 8000b66:	687a      	ldr	r2, [r7, #4]
 8000b68:	4613      	mov	r3, r2
 8000b6a:	009b      	lsls	r3, r3, #2
 8000b6c:	4413      	add	r3, r2
 8000b6e:	011b      	lsls	r3, r3, #4
 8000b70:	440b      	add	r3, r1
 8000b72:	330c      	adds	r3, #12
 8000b74:	2201      	movs	r2, #1
 8000b76:	801a      	strh	r2, [r3, #0]
 8000b78:	e086      	b.n	8000c88 <Coils_Init+0x1c4>
            case 1: coils[i].dir_pin = Coil2_DIR_Pin; break;  // PE1
 8000b7a:	496d      	ldr	r1, [pc, #436]	@ (8000d30 <Coils_Init+0x26c>)
 8000b7c:	687a      	ldr	r2, [r7, #4]
 8000b7e:	4613      	mov	r3, r2
 8000b80:	009b      	lsls	r3, r3, #2
 8000b82:	4413      	add	r3, r2
 8000b84:	011b      	lsls	r3, r3, #4
 8000b86:	440b      	add	r3, r1
 8000b88:	330c      	adds	r3, #12
 8000b8a:	2202      	movs	r2, #2
 8000b8c:	801a      	strh	r2, [r3, #0]
 8000b8e:	e07b      	b.n	8000c88 <Coils_Init+0x1c4>
            case 2: coils[i].dir_pin = Coil3_DIR_Pin; break;  // PE2
 8000b90:	4967      	ldr	r1, [pc, #412]	@ (8000d30 <Coils_Init+0x26c>)
 8000b92:	687a      	ldr	r2, [r7, #4]
 8000b94:	4613      	mov	r3, r2
 8000b96:	009b      	lsls	r3, r3, #2
 8000b98:	4413      	add	r3, r2
 8000b9a:	011b      	lsls	r3, r3, #4
 8000b9c:	440b      	add	r3, r1
 8000b9e:	330c      	adds	r3, #12
 8000ba0:	2204      	movs	r2, #4
 8000ba2:	801a      	strh	r2, [r3, #0]
 8000ba4:	e070      	b.n	8000c88 <Coils_Init+0x1c4>
            case 3: coils[i].dir_pin = Coil4_DIR_Pin; break;  // PE3
 8000ba6:	4962      	ldr	r1, [pc, #392]	@ (8000d30 <Coils_Init+0x26c>)
 8000ba8:	687a      	ldr	r2, [r7, #4]
 8000baa:	4613      	mov	r3, r2
 8000bac:	009b      	lsls	r3, r3, #2
 8000bae:	4413      	add	r3, r2
 8000bb0:	011b      	lsls	r3, r3, #4
 8000bb2:	440b      	add	r3, r1
 8000bb4:	330c      	adds	r3, #12
 8000bb6:	2208      	movs	r2, #8
 8000bb8:	801a      	strh	r2, [r3, #0]
 8000bba:	e065      	b.n	8000c88 <Coils_Init+0x1c4>
            case 4: coils[i].dir_pin = Coil5_DIR_Pin; break;  // PE4
 8000bbc:	495c      	ldr	r1, [pc, #368]	@ (8000d30 <Coils_Init+0x26c>)
 8000bbe:	687a      	ldr	r2, [r7, #4]
 8000bc0:	4613      	mov	r3, r2
 8000bc2:	009b      	lsls	r3, r3, #2
 8000bc4:	4413      	add	r3, r2
 8000bc6:	011b      	lsls	r3, r3, #4
 8000bc8:	440b      	add	r3, r1
 8000bca:	330c      	adds	r3, #12
 8000bcc:	2210      	movs	r2, #16
 8000bce:	801a      	strh	r2, [r3, #0]
 8000bd0:	e05a      	b.n	8000c88 <Coils_Init+0x1c4>
            case 5: coils[i].dir_pin = Coil6_DIR_Pin; break;  // PE5
 8000bd2:	4957      	ldr	r1, [pc, #348]	@ (8000d30 <Coils_Init+0x26c>)
 8000bd4:	687a      	ldr	r2, [r7, #4]
 8000bd6:	4613      	mov	r3, r2
 8000bd8:	009b      	lsls	r3, r3, #2
 8000bda:	4413      	add	r3, r2
 8000bdc:	011b      	lsls	r3, r3, #4
 8000bde:	440b      	add	r3, r1
 8000be0:	330c      	adds	r3, #12
 8000be2:	2220      	movs	r2, #32
 8000be4:	801a      	strh	r2, [r3, #0]
 8000be6:	e04f      	b.n	8000c88 <Coils_Init+0x1c4>
            case 6: coils[i].dir_pin = Coil7_DIR_Pin; break;  // PE6
 8000be8:	4951      	ldr	r1, [pc, #324]	@ (8000d30 <Coils_Init+0x26c>)
 8000bea:	687a      	ldr	r2, [r7, #4]
 8000bec:	4613      	mov	r3, r2
 8000bee:	009b      	lsls	r3, r3, #2
 8000bf0:	4413      	add	r3, r2
 8000bf2:	011b      	lsls	r3, r3, #4
 8000bf4:	440b      	add	r3, r1
 8000bf6:	330c      	adds	r3, #12
 8000bf8:	2240      	movs	r2, #64	@ 0x40
 8000bfa:	801a      	strh	r2, [r3, #0]
 8000bfc:	e044      	b.n	8000c88 <Coils_Init+0x1c4>
            case 7: coils[i].dir_pin = Coil8_DIR_Pin; break;  // PE7
 8000bfe:	494c      	ldr	r1, [pc, #304]	@ (8000d30 <Coils_Init+0x26c>)
 8000c00:	687a      	ldr	r2, [r7, #4]
 8000c02:	4613      	mov	r3, r2
 8000c04:	009b      	lsls	r3, r3, #2
 8000c06:	4413      	add	r3, r2
 8000c08:	011b      	lsls	r3, r3, #4
 8000c0a:	440b      	add	r3, r1
 8000c0c:	330c      	adds	r3, #12
 8000c0e:	2280      	movs	r2, #128	@ 0x80
 8000c10:	801a      	strh	r2, [r3, #0]
 8000c12:	e039      	b.n	8000c88 <Coils_Init+0x1c4>
            case 8: coils[i].dir_pin = Coil9_DIR_Pin; break;  // PE8
 8000c14:	4946      	ldr	r1, [pc, #280]	@ (8000d30 <Coils_Init+0x26c>)
 8000c16:	687a      	ldr	r2, [r7, #4]
 8000c18:	4613      	mov	r3, r2
 8000c1a:	009b      	lsls	r3, r3, #2
 8000c1c:	4413      	add	r3, r2
 8000c1e:	011b      	lsls	r3, r3, #4
 8000c20:	440b      	add	r3, r1
 8000c22:	330c      	adds	r3, #12
 8000c24:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000c28:	801a      	strh	r2, [r3, #0]
 8000c2a:	e02d      	b.n	8000c88 <Coils_Init+0x1c4>
            case 9: coils[i].dir_pin = Coil10_DIR_Pin; break; // PE10
 8000c2c:	4940      	ldr	r1, [pc, #256]	@ (8000d30 <Coils_Init+0x26c>)
 8000c2e:	687a      	ldr	r2, [r7, #4]
 8000c30:	4613      	mov	r3, r2
 8000c32:	009b      	lsls	r3, r3, #2
 8000c34:	4413      	add	r3, r2
 8000c36:	011b      	lsls	r3, r3, #4
 8000c38:	440b      	add	r3, r1
 8000c3a:	330c      	adds	r3, #12
 8000c3c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c40:	801a      	strh	r2, [r3, #0]
 8000c42:	e021      	b.n	8000c88 <Coils_Init+0x1c4>
            case 10: coils[i].dir_pin = Coil11_DIR_Pin; break; // PE12
 8000c44:	493a      	ldr	r1, [pc, #232]	@ (8000d30 <Coils_Init+0x26c>)
 8000c46:	687a      	ldr	r2, [r7, #4]
 8000c48:	4613      	mov	r3, r2
 8000c4a:	009b      	lsls	r3, r3, #2
 8000c4c:	4413      	add	r3, r2
 8000c4e:	011b      	lsls	r3, r3, #4
 8000c50:	440b      	add	r3, r1
 8000c52:	330c      	adds	r3, #12
 8000c54:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000c58:	801a      	strh	r2, [r3, #0]
 8000c5a:	e015      	b.n	8000c88 <Coils_Init+0x1c4>
            case 11: coils[i].dir_pin = Coil12_DIR_Pin; break; // PE15
 8000c5c:	4934      	ldr	r1, [pc, #208]	@ (8000d30 <Coils_Init+0x26c>)
 8000c5e:	687a      	ldr	r2, [r7, #4]
 8000c60:	4613      	mov	r3, r2
 8000c62:	009b      	lsls	r3, r3, #2
 8000c64:	4413      	add	r3, r2
 8000c66:	011b      	lsls	r3, r3, #4
 8000c68:	440b      	add	r3, r1
 8000c6a:	330c      	adds	r3, #12
 8000c6c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000c70:	801a      	strh	r2, [r3, #0]
 8000c72:	e009      	b.n	8000c88 <Coils_Init+0x1c4>
            default: coils[i].dir_pin = GPIO_PIN_0;
 8000c74:	492e      	ldr	r1, [pc, #184]	@ (8000d30 <Coils_Init+0x26c>)
 8000c76:	687a      	ldr	r2, [r7, #4]
 8000c78:	4613      	mov	r3, r2
 8000c7a:	009b      	lsls	r3, r3, #2
 8000c7c:	4413      	add	r3, r2
 8000c7e:	011b      	lsls	r3, r3, #4
 8000c80:	440b      	add	r3, r1
 8000c82:	330c      	adds	r3, #12
 8000c84:	2201      	movs	r2, #1
 8000c86:	801a      	strh	r2, [r3, #0]
        // PWM timers и channels - ВАЖНО: соответствие CubeMX
        // TIM1: PE9 (CH1), PE11 (CH2), PE13 (CH3), PE14 (CH4)
        // TIM2: PA0 (CH1), PA1 (CH2), PA2 (CH3), PA3 (CH4)
        // TIM3: PA6 (CH1), PA7 (CH2), PB0 (CH3), PB1 (CH4)

        if (i < 4) {
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	2b03      	cmp	r3, #3
 8000c8c:	dc13      	bgt.n	8000cb6 <Coils_Init+0x1f2>
            // Первые 4 катушки на TIM1
            coils[i].timer = &htim1;
 8000c8e:	4928      	ldr	r1, [pc, #160]	@ (8000d30 <Coils_Init+0x26c>)
 8000c90:	687a      	ldr	r2, [r7, #4]
 8000c92:	4613      	mov	r3, r2
 8000c94:	009b      	lsls	r3, r3, #2
 8000c96:	4413      	add	r3, r2
 8000c98:	011b      	lsls	r3, r3, #4
 8000c9a:	440b      	add	r3, r1
 8000c9c:	4a26      	ldr	r2, [pc, #152]	@ (8000d38 <Coils_Init+0x274>)
 8000c9e:	601a      	str	r2, [r3, #0]
            coils[i].channel = TIM_CHANNEL_1 + i;  // i=0 → CH1, i=1 → CH2, i=2 → CH3, i=3 → CH4
 8000ca0:	6879      	ldr	r1, [r7, #4]
 8000ca2:	4823      	ldr	r0, [pc, #140]	@ (8000d30 <Coils_Init+0x26c>)
 8000ca4:	687a      	ldr	r2, [r7, #4]
 8000ca6:	4613      	mov	r3, r2
 8000ca8:	009b      	lsls	r3, r3, #2
 8000caa:	4413      	add	r3, r2
 8000cac:	011b      	lsls	r3, r3, #4
 8000cae:	4403      	add	r3, r0
 8000cb0:	3304      	adds	r3, #4
 8000cb2:	6019      	str	r1, [r3, #0]
 8000cb4:	e02d      	b.n	8000d12 <Coils_Init+0x24e>
        } else if (i < 8) {
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	2b07      	cmp	r3, #7
 8000cba:	dc15      	bgt.n	8000ce8 <Coils_Init+0x224>
            // Следующие 4 катушки на TIM2
            coils[i].timer = &htim2;
 8000cbc:	491c      	ldr	r1, [pc, #112]	@ (8000d30 <Coils_Init+0x26c>)
 8000cbe:	687a      	ldr	r2, [r7, #4]
 8000cc0:	4613      	mov	r3, r2
 8000cc2:	009b      	lsls	r3, r3, #2
 8000cc4:	4413      	add	r3, r2
 8000cc6:	011b      	lsls	r3, r3, #4
 8000cc8:	440b      	add	r3, r1
 8000cca:	4a1c      	ldr	r2, [pc, #112]	@ (8000d3c <Coils_Init+0x278>)
 8000ccc:	601a      	str	r2, [r3, #0]
            coils[i].channel = TIM_CHANNEL_1 + (i - 4);  // i=4 → CH1, i=5 → CH2, i=6 → CH3, i=7 → CH4
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	3b04      	subs	r3, #4
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	4916      	ldr	r1, [pc, #88]	@ (8000d30 <Coils_Init+0x26c>)
 8000cd6:	687a      	ldr	r2, [r7, #4]
 8000cd8:	4613      	mov	r3, r2
 8000cda:	009b      	lsls	r3, r3, #2
 8000cdc:	4413      	add	r3, r2
 8000cde:	011b      	lsls	r3, r3, #4
 8000ce0:	440b      	add	r3, r1
 8000ce2:	3304      	adds	r3, #4
 8000ce4:	6018      	str	r0, [r3, #0]
 8000ce6:	e014      	b.n	8000d12 <Coils_Init+0x24e>
        } else {
            // Последние 4 катушки на TIM3
            coils[i].timer = &htim3;
 8000ce8:	4911      	ldr	r1, [pc, #68]	@ (8000d30 <Coils_Init+0x26c>)
 8000cea:	687a      	ldr	r2, [r7, #4]
 8000cec:	4613      	mov	r3, r2
 8000cee:	009b      	lsls	r3, r3, #2
 8000cf0:	4413      	add	r3, r2
 8000cf2:	011b      	lsls	r3, r3, #4
 8000cf4:	440b      	add	r3, r1
 8000cf6:	4a12      	ldr	r2, [pc, #72]	@ (8000d40 <Coils_Init+0x27c>)
 8000cf8:	601a      	str	r2, [r3, #0]
            coils[i].channel = TIM_CHANNEL_1 + (i - 8);  // i=8 → CH1, i=9 → CH2, i=10 → CH3, i=11 → CH4
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	3b08      	subs	r3, #8
 8000cfe:	4618      	mov	r0, r3
 8000d00:	490b      	ldr	r1, [pc, #44]	@ (8000d30 <Coils_Init+0x26c>)
 8000d02:	687a      	ldr	r2, [r7, #4]
 8000d04:	4613      	mov	r3, r2
 8000d06:	009b      	lsls	r3, r3, #2
 8000d08:	4413      	add	r3, r2
 8000d0a:	011b      	lsls	r3, r3, #4
 8000d0c:	440b      	add	r3, r1
 8000d0e:	3304      	adds	r3, #4
 8000d10:	6018      	str	r0, [r3, #0]
    for(int i = 0; i < NUM_COILS; i++) {
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	3301      	adds	r3, #1
 8000d16:	607b      	str	r3, [r7, #4]
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	2b0b      	cmp	r3, #11
 8000d1c:	f77f aed8 	ble.w	8000ad0 <Coils_Init+0xc>
        }
    }
}
 8000d20:	bf00      	nop
 8000d22:	bf00      	nop
 8000d24:	370c      	adds	r7, #12
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr
 8000d2e:	bf00      	nop
 8000d30:	2400036c 	.word	0x2400036c
 8000d34:	58021000 	.word	0x58021000
 8000d38:	24000ed8 	.word	0x24000ed8
 8000d3c:	24000f24 	.word	0x24000f24
 8000d40:	24000f70 	.word	0x24000f70

08000d44 <Set_Coil_Power>:

void Set_Coil_Power(uint8_t coil_idx, float power) {
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b086      	sub	sp, #24
 8000d48:	af02      	add	r7, sp, #8
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	ed87 0a00 	vstr	s0, [r7]
 8000d50:	71fb      	strb	r3, [r7, #7]
    if(coil_idx >= NUM_COILS) return;
 8000d52:	79fb      	ldrb	r3, [r7, #7]
 8000d54:	2b0b      	cmp	r3, #11
 8000d56:	f200 80a0 	bhi.w	8000e9a <Set_Coil_Power+0x156>

    // Ограничение мощности
    if(power > 1.0f) power = 1.0f;
 8000d5a:	edd7 7a00 	vldr	s15, [r7]
 8000d5e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000d62:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d6a:	dd02      	ble.n	8000d72 <Set_Coil_Power+0x2e>
 8000d6c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000d70:	603b      	str	r3, [r7, #0]
    if(power < -1.0f) power = -1.0f;
 8000d72:	edd7 7a00 	vldr	s15, [r7]
 8000d76:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8000d7a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d82:	d501      	bpl.n	8000d88 <Set_Coil_Power+0x44>
 8000d84:	4b47      	ldr	r3, [pc, #284]	@ (8000ea4 <Set_Coil_Power+0x160>)
 8000d86:	603b      	str	r3, [r7, #0]

    Coil_t *coil = &coils[coil_idx];
 8000d88:	79fa      	ldrb	r2, [r7, #7]
 8000d8a:	4613      	mov	r3, r2
 8000d8c:	009b      	lsls	r3, r3, #2
 8000d8e:	4413      	add	r3, r2
 8000d90:	011b      	lsls	r3, r3, #4
 8000d92:	4a45      	ldr	r2, [pc, #276]	@ (8000ea8 <Set_Coil_Power+0x164>)
 8000d94:	4413      	add	r3, r2
 8000d96:	60fb      	str	r3, [r7, #12]

    // Установка направления
    if(power >= 0) {
 8000d98:	edd7 7a00 	vldr	s15, [r7]
 8000d9c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000da0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000da4:	db08      	blt.n	8000db8 <Set_Coil_Power+0x74>
        HAL_GPIO_WritePin(coil->dir_port, coil->dir_pin, GPIO_PIN_RESET);  // Positive
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	6898      	ldr	r0, [r3, #8]
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	899b      	ldrh	r3, [r3, #12]
 8000dae:	2200      	movs	r2, #0
 8000db0:	4619      	mov	r1, r3
 8000db2:	f005 ffb3 	bl	8006d1c <HAL_GPIO_WritePin>
 8000db6:	e00d      	b.n	8000dd4 <Set_Coil_Power+0x90>
    } else {
        HAL_GPIO_WritePin(coil->dir_port, coil->dir_pin, GPIO_PIN_SET);    // Negative
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	6898      	ldr	r0, [r3, #8]
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	899b      	ldrh	r3, [r3, #12]
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	f005 ffaa 	bl	8006d1c <HAL_GPIO_WritePin>
        power = -power;  // Абсолютное для PWM
 8000dc8:	edd7 7a00 	vldr	s15, [r7]
 8000dcc:	eef1 7a67 	vneg.f32	s15, s15
 8000dd0:	edc7 7a00 	vstr	s15, [r7]
    }

    // Реальная установка PWM
    uint32_t compare = (uint32_t)(power * PWM_MAX_VALUE);
 8000dd4:	edd7 7a00 	vldr	s15, [r7]
 8000dd8:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8000eac <Set_Coil_Power+0x168>
 8000ddc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000de0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000de4:	ee17 3a90 	vmov	r3, s15
 8000de8:	60bb      	str	r3, [r7, #8]
    __HAL_TIM_SET_COMPARE(coil->timer, coil->channel, compare);
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	685b      	ldr	r3, [r3, #4]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d105      	bne.n	8000dfe <Set_Coil_Power+0xba>
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	68ba      	ldr	r2, [r7, #8]
 8000dfa:	635a      	str	r2, [r3, #52]	@ 0x34
 8000dfc:	e02c      	b.n	8000e58 <Set_Coil_Power+0x114>
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	685b      	ldr	r3, [r3, #4]
 8000e02:	2b04      	cmp	r3, #4
 8000e04:	d105      	bne.n	8000e12 <Set_Coil_Power+0xce>
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	681a      	ldr	r2, [r3, #0]
 8000e0c:	68bb      	ldr	r3, [r7, #8]
 8000e0e:	6393      	str	r3, [r2, #56]	@ 0x38
 8000e10:	e022      	b.n	8000e58 <Set_Coil_Power+0x114>
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	2b08      	cmp	r3, #8
 8000e18:	d105      	bne.n	8000e26 <Set_Coil_Power+0xe2>
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	68bb      	ldr	r3, [r7, #8]
 8000e22:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000e24:	e018      	b.n	8000e58 <Set_Coil_Power+0x114>
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	2b0c      	cmp	r3, #12
 8000e2c:	d105      	bne.n	8000e3a <Set_Coil_Power+0xf6>
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	681a      	ldr	r2, [r3, #0]
 8000e34:	68bb      	ldr	r3, [r7, #8]
 8000e36:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e38:	e00e      	b.n	8000e58 <Set_Coil_Power+0x114>
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	685b      	ldr	r3, [r3, #4]
 8000e3e:	2b10      	cmp	r3, #16
 8000e40:	d105      	bne.n	8000e4e <Set_Coil_Power+0x10a>
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	681a      	ldr	r2, [r3, #0]
 8000e48:	68bb      	ldr	r3, [r7, #8]
 8000e4a:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e4c:	e004      	b.n	8000e58 <Set_Coil_Power+0x114>
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	681a      	ldr	r2, [r3, #0]
 8000e54:	68bb      	ldr	r3, [r7, #8]
 8000e56:	65d3      	str	r3, [r2, #92]	@ 0x5c

    coils[coil_idx].current_pwm = power;
 8000e58:	79fa      	ldrb	r2, [r7, #7]
 8000e5a:	4913      	ldr	r1, [pc, #76]	@ (8000ea8 <Set_Coil_Power+0x164>)
 8000e5c:	4613      	mov	r3, r2
 8000e5e:	009b      	lsls	r3, r3, #2
 8000e60:	4413      	add	r3, r2
 8000e62:	011b      	lsls	r3, r3, #4
 8000e64:	440b      	add	r3, r1
 8000e66:	3310      	adds	r3, #16
 8000e68:	683a      	ldr	r2, [r7, #0]
 8000e6a:	601a      	str	r2, [r3, #0]
    coils[coil_idx].target_pwm = power;
 8000e6c:	79fa      	ldrb	r2, [r7, #7]
 8000e6e:	490e      	ldr	r1, [pc, #56]	@ (8000ea8 <Set_Coil_Power+0x164>)
 8000e70:	4613      	mov	r3, r2
 8000e72:	009b      	lsls	r3, r3, #2
 8000e74:	4413      	add	r3, r2
 8000e76:	011b      	lsls	r3, r3, #4
 8000e78:	440b      	add	r3, r1
 8000e7a:	3314      	adds	r3, #20
 8000e7c:	683a      	ldr	r2, [r7, #0]
 8000e7e:	601a      	str	r2, [r3, #0]

    // Лог
    Debug_Print(LOG_LEVEL_INFO, "Coil %d set to %.2f\r\n", coil_idx, power);
 8000e80:	79fb      	ldrb	r3, [r7, #7]
 8000e82:	edd7 7a00 	vldr	s15, [r7]
 8000e86:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e8a:	ed8d 7b00 	vstr	d7, [sp]
 8000e8e:	461a      	mov	r2, r3
 8000e90:	4907      	ldr	r1, [pc, #28]	@ (8000eb0 <Set_Coil_Power+0x16c>)
 8000e92:	2002      	movs	r0, #2
 8000e94:	f000 f842 	bl	8000f1c <Debug_Print>
 8000e98:	e000      	b.n	8000e9c <Set_Coil_Power+0x158>
    if(coil_idx >= NUM_COILS) return;
 8000e9a:	bf00      	nop
}
 8000e9c:	3710      	adds	r7, #16
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	bf800000 	.word	0xbf800000
 8000ea8:	2400036c 	.word	0x2400036c
 8000eac:	447a0000 	.word	0x447a0000
 8000eb0:	08018360 	.word	0x08018360

08000eb4 <Set_All_Coils_Power>:

void Set_All_Coils_Power(float power) {
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b084      	sub	sp, #16
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	ed87 0a01 	vstr	s0, [r7, #4]
    for(int i = 0; i < NUM_COILS; i++) {
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	60fb      	str	r3, [r7, #12]
 8000ec2:	e009      	b.n	8000ed8 <Set_All_Coils_Power+0x24>
        Set_Coil_Power(i, power);
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	b2db      	uxtb	r3, r3
 8000ec8:	ed97 0a01 	vldr	s0, [r7, #4]
 8000ecc:	4618      	mov	r0, r3
 8000ece:	f7ff ff39 	bl	8000d44 <Set_Coil_Power>
    for(int i = 0; i < NUM_COILS; i++) {
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	3301      	adds	r3, #1
 8000ed6:	60fb      	str	r3, [r7, #12]
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	2b0b      	cmp	r3, #11
 8000edc:	ddf2      	ble.n	8000ec4 <Set_All_Coils_Power+0x10>
    }
}
 8000ede:	bf00      	nop
 8000ee0:	bf00      	nop
 8000ee2:	3710      	adds	r7, #16
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}

08000ee8 <Stop_All_Coils>:

void Stop_All_Coils(void) {
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
    Set_All_Coils_Power(0.0f);
 8000eec:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 8000ef8 <Stop_All_Coils+0x10>
 8000ef0:	f7ff ffe0 	bl	8000eb4 <Set_All_Coils_Power>
}
 8000ef4:	bf00      	nop
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	00000000 	.word	0x00000000

08000efc <Debug_Init>:

static UART_HandleTypeDef* debug_uart = NULL;
static LogLevel_t current_log_level = LOG_LEVEL_INFO;
static OutputFormat_t current_format = FORMAT_HUMAN;

void Debug_Init(UART_HandleTypeDef* huart) {
 8000efc:	b480      	push	{r7}
 8000efe:	b083      	sub	sp, #12
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
    debug_uart = huart;
 8000f04:	4a04      	ldr	r2, [pc, #16]	@ (8000f18 <Debug_Init+0x1c>)
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	6013      	str	r3, [r2, #0]
}
 8000f0a:	bf00      	nop
 8000f0c:	370c      	adds	r7, #12
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr
 8000f16:	bf00      	nop
 8000f18:	2400072c 	.word	0x2400072c

08000f1c <Debug_Print>:

void Debug_Print(LogLevel_t level, const char* format, ...) {
 8000f1c:	b40e      	push	{r1, r2, r3}
 8000f1e:	b590      	push	{r4, r7, lr}
 8000f20:	f5ad 7d10 	sub.w	sp, sp, #576	@ 0x240
 8000f24:	af02      	add	r7, sp, #8
 8000f26:	4602      	mov	r2, r0
 8000f28:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8000f2c:	f2a3 2331 	subw	r3, r3, #561	@ 0x231
 8000f30:	701a      	strb	r2, [r3, #0]
    if(level > current_log_level || debug_uart == NULL) {
 8000f32:	4b23      	ldr	r3, [pc, #140]	@ (8000fc0 <Debug_Print+0xa4>)
 8000f34:	781b      	ldrb	r3, [r3, #0]
 8000f36:	f507 720e 	add.w	r2, r7, #568	@ 0x238
 8000f3a:	f2a2 2231 	subw	r2, r2, #561	@ 0x231
 8000f3e:	7812      	ldrb	r2, [r2, #0]
 8000f40:	429a      	cmp	r2, r3
 8000f42:	d835      	bhi.n	8000fb0 <Debug_Print+0x94>
 8000f44:	4b1f      	ldr	r3, [pc, #124]	@ (8000fc4 <Debug_Print+0xa8>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d031      	beq.n	8000fb0 <Debug_Print+0x94>
    }

    char buffer[256];
    va_list args;

    va_start(args, format);
 8000f4c:	f507 7212 	add.w	r2, r7, #584	@ 0x248
 8000f50:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8000f54:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000f58:	601a      	str	r2, [r3, #0]
    vsnprintf(buffer, sizeof(buffer), format, args);
 8000f5a:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8000f5e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000f62:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	f8d7 2244 	ldr.w	r2, [r7, #580]	@ 0x244
 8000f6c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f70:	f013 fb3c 	bl	80145ec <vsniprintf>

    // Убираем лишние пробелы и перенос строки в начале
    // Добавляем timestamp
    char timed_buffer[300];
    snprintf(timed_buffer, sizeof(timed_buffer), "[%lu] %s\r\n",
             (unsigned long)HAL_GetTick(), buffer);
 8000f74:	f003 f922 	bl	80041bc <HAL_GetTick>
 8000f78:	4602      	mov	r2, r0
    snprintf(timed_buffer, sizeof(timed_buffer), "[%lu] %s\r\n",
 8000f7a:	f107 0008 	add.w	r0, r7, #8
 8000f7e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000f82:	9300      	str	r3, [sp, #0]
 8000f84:	4613      	mov	r3, r2
 8000f86:	4a10      	ldr	r2, [pc, #64]	@ (8000fc8 <Debug_Print+0xac>)
 8000f88:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8000f8c:	f013 fa36 	bl	80143fc <sniprintf>

    HAL_UART_Transmit(debug_uart, (uint8_t*)timed_buffer, strlen(timed_buffer), 100);
 8000f90:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc4 <Debug_Print+0xa8>)
 8000f92:	681c      	ldr	r4, [r3, #0]
 8000f94:	f107 0308 	add.w	r3, r7, #8
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f7ff fa01 	bl	80003a0 <strlen>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	b29a      	uxth	r2, r3
 8000fa2:	f107 0108 	add.w	r1, r7, #8
 8000fa6:	2364      	movs	r3, #100	@ 0x64
 8000fa8:	4620      	mov	r0, r4
 8000faa:	f00c f9a7 	bl	800d2fc <HAL_UART_Transmit>
 8000fae:	e000      	b.n	8000fb2 <Debug_Print+0x96>
        return;
 8000fb0:	bf00      	nop
}
 8000fb2:	f507 770e 	add.w	r7, r7, #568	@ 0x238
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8000fbc:	b003      	add	sp, #12
 8000fbe:	4770      	bx	lr
 8000fc0:	24000000 	.word	0x24000000
 8000fc4:	2400072c 	.word	0x2400072c
 8000fc8:	080183d8 	.word	0x080183d8

08000fcc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000fd2:	4b11      	ldr	r3, [pc, #68]	@ (8001018 <MX_DMA_Init+0x4c>)
 8000fd4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000fd8:	4a0f      	ldr	r2, [pc, #60]	@ (8001018 <MX_DMA_Init+0x4c>)
 8000fda:	f043 0301 	orr.w	r3, r3, #1
 8000fde:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000fe2:	4b0d      	ldr	r3, [pc, #52]	@ (8001018 <MX_DMA_Init+0x4c>)
 8000fe4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000fe8:	f003 0301 	and.w	r3, r3, #1
 8000fec:	607b      	str	r3, [r7, #4]
 8000fee:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	200b      	movs	r0, #11
 8000ff6:	f003 fa0e 	bl	8004416 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000ffa:	200b      	movs	r0, #11
 8000ffc:	f003 fa25 	bl	800444a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001000:	2200      	movs	r2, #0
 8001002:	2100      	movs	r1, #0
 8001004:	200c      	movs	r0, #12
 8001006:	f003 fa06 	bl	8004416 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800100a:	200c      	movs	r0, #12
 800100c:	f003 fa1d 	bl	800444a <HAL_NVIC_EnableIRQ>

}
 8001010:	bf00      	nop
 8001012:	3708      	adds	r7, #8
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	58024400 	.word	0x58024400

0800101c <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b08c      	sub	sp, #48	@ 0x30
 8001020:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001022:	f107 031c 	add.w	r3, r7, #28
 8001026:	2200      	movs	r2, #0
 8001028:	601a      	str	r2, [r3, #0]
 800102a:	605a      	str	r2, [r3, #4]
 800102c:	609a      	str	r2, [r3, #8]
 800102e:	60da      	str	r2, [r3, #12]
 8001030:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001032:	4b4a      	ldr	r3, [pc, #296]	@ (800115c <MX_GPIO_Init+0x140>)
 8001034:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001038:	4a48      	ldr	r2, [pc, #288]	@ (800115c <MX_GPIO_Init+0x140>)
 800103a:	f043 0310 	orr.w	r3, r3, #16
 800103e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001042:	4b46      	ldr	r3, [pc, #280]	@ (800115c <MX_GPIO_Init+0x140>)
 8001044:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001048:	f003 0310 	and.w	r3, r3, #16
 800104c:	61bb      	str	r3, [r7, #24]
 800104e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001050:	4b42      	ldr	r3, [pc, #264]	@ (800115c <MX_GPIO_Init+0x140>)
 8001052:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001056:	4a41      	ldr	r2, [pc, #260]	@ (800115c <MX_GPIO_Init+0x140>)
 8001058:	f043 0304 	orr.w	r3, r3, #4
 800105c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001060:	4b3e      	ldr	r3, [pc, #248]	@ (800115c <MX_GPIO_Init+0x140>)
 8001062:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001066:	f003 0304 	and.w	r3, r3, #4
 800106a:	617b      	str	r3, [r7, #20]
 800106c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800106e:	4b3b      	ldr	r3, [pc, #236]	@ (800115c <MX_GPIO_Init+0x140>)
 8001070:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001074:	4a39      	ldr	r2, [pc, #228]	@ (800115c <MX_GPIO_Init+0x140>)
 8001076:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800107a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800107e:	4b37      	ldr	r3, [pc, #220]	@ (800115c <MX_GPIO_Init+0x140>)
 8001080:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001084:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001088:	613b      	str	r3, [r7, #16]
 800108a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800108c:	4b33      	ldr	r3, [pc, #204]	@ (800115c <MX_GPIO_Init+0x140>)
 800108e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001092:	4a32      	ldr	r2, [pc, #200]	@ (800115c <MX_GPIO_Init+0x140>)
 8001094:	f043 0301 	orr.w	r3, r3, #1
 8001098:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800109c:	4b2f      	ldr	r3, [pc, #188]	@ (800115c <MX_GPIO_Init+0x140>)
 800109e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010a2:	f003 0301 	and.w	r3, r3, #1
 80010a6:	60fb      	str	r3, [r7, #12]
 80010a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010aa:	4b2c      	ldr	r3, [pc, #176]	@ (800115c <MX_GPIO_Init+0x140>)
 80010ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010b0:	4a2a      	ldr	r2, [pc, #168]	@ (800115c <MX_GPIO_Init+0x140>)
 80010b2:	f043 0302 	orr.w	r3, r3, #2
 80010b6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010ba:	4b28      	ldr	r3, [pc, #160]	@ (800115c <MX_GPIO_Init+0x140>)
 80010bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010c0:	f003 0302 	and.w	r3, r3, #2
 80010c4:	60bb      	str	r3, [r7, #8]
 80010c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010c8:	4b24      	ldr	r3, [pc, #144]	@ (800115c <MX_GPIO_Init+0x140>)
 80010ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010ce:	4a23      	ldr	r2, [pc, #140]	@ (800115c <MX_GPIO_Init+0x140>)
 80010d0:	f043 0308 	orr.w	r3, r3, #8
 80010d4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010d8:	4b20      	ldr	r3, [pc, #128]	@ (800115c <MX_GPIO_Init+0x140>)
 80010da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010de:	f003 0308 	and.w	r3, r3, #8
 80010e2:	607b      	str	r3, [r7, #4]
 80010e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, Coil4_DIR_Pin|Coil5_DIR_Pin|Coil6_DIR_Pin|Coil7_DIR_Pin
 80010e6:	2200      	movs	r2, #0
 80010e8:	f249 51fb 	movw	r1, #38395	@ 0x95fb
 80010ec:	481c      	ldr	r0, [pc, #112]	@ (8001160 <MX_GPIO_Init+0x144>)
 80010ee:	f005 fe15 	bl	8006d1c <HAL_GPIO_WritePin>
                          |Coil8_DIR_Pin|Coil9_DIR_Pin|Coil10_DIR_Pin|Coil11_DIR_Pin
                          |Coil12_DIR_Pin|Coil1_DIR_Pin|Coil2_DIR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Coil3_DIR_GPIO_Port, Coil3_DIR_Pin, GPIO_PIN_RESET);
 80010f2:	2200      	movs	r2, #0
 80010f4:	2104      	movs	r1, #4
 80010f6:	481a      	ldr	r0, [pc, #104]	@ (8001160 <MX_GPIO_Init+0x144>)
 80010f8:	f005 fe10 	bl	8006d1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Sensor1_CS_Pin|Sensor2_CS_Pin|Sensor3_CS_Pin|Sensor4_CS_Pin
 80010fc:	2201      	movs	r2, #1
 80010fe:	21ff      	movs	r1, #255	@ 0xff
 8001100:	4818      	ldr	r0, [pc, #96]	@ (8001164 <MX_GPIO_Init+0x148>)
 8001102:	f005 fe0b 	bl	8006d1c <HAL_GPIO_WritePin>
                          |Sensor5_CS_Pin|Sensor6_CS_Pin|Sensor7_CS_Pin|Sensor8_CS_Pin, GPIO_PIN_SET);

  /*Configure GPIO pins : Coil4_DIR_Pin Coil5_DIR_Pin Coil6_DIR_Pin Coil7_DIR_Pin
                           Coil8_DIR_Pin Coil9_DIR_Pin Coil10_DIR_Pin Coil11_DIR_Pin
                           Coil12_DIR_Pin Coil1_DIR_Pin Coil2_DIR_Pin */
  GPIO_InitStruct.Pin = Coil4_DIR_Pin|Coil5_DIR_Pin|Coil6_DIR_Pin|Coil7_DIR_Pin
 8001106:	f249 53fb 	movw	r3, #38395	@ 0x95fb
 800110a:	61fb      	str	r3, [r7, #28]
                          |Coil8_DIR_Pin|Coil9_DIR_Pin|Coil10_DIR_Pin|Coil11_DIR_Pin
                          |Coil12_DIR_Pin|Coil1_DIR_Pin|Coil2_DIR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800110c:	2301      	movs	r3, #1
 800110e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001110:	2300      	movs	r3, #0
 8001112:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001114:	2300      	movs	r3, #0
 8001116:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001118:	f107 031c 	add.w	r3, r7, #28
 800111c:	4619      	mov	r1, r3
 800111e:	4810      	ldr	r0, [pc, #64]	@ (8001160 <MX_GPIO_Init+0x144>)
 8001120:	f005 fc4c 	bl	80069bc <HAL_GPIO_Init>

  /*Configure GPIO pins : Coil3_DIR_Pin Sensor1_CS_Pin Sensor2_CS_Pin Sensor3_CS_Pin
                           Sensor4_CS_Pin Sensor5_CS_Pin Sensor6_CS_Pin Sensor7_CS_Pin
                           Sensor8_CS_Pin */
  GPIO_InitStruct.Pin = Coil3_DIR_Pin|Sensor1_CS_Pin|Sensor2_CS_Pin|Sensor3_CS_Pin
 8001124:	23ff      	movs	r3, #255	@ 0xff
 8001126:	61fb      	str	r3, [r7, #28]
                          |Sensor4_CS_Pin|Sensor5_CS_Pin|Sensor6_CS_Pin|Sensor7_CS_Pin
                          |Sensor8_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001128:	2301      	movs	r3, #1
 800112a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112c:	2300      	movs	r3, #0
 800112e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001130:	2300      	movs	r3, #0
 8001132:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001134:	f107 031c 	add.w	r3, r7, #28
 8001138:	4619      	mov	r1, r3
 800113a:	480a      	ldr	r0, [pc, #40]	@ (8001164 <MX_GPIO_Init+0x148>)
 800113c:	f005 fc3e 	bl	80069bc <HAL_GPIO_Init>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_CLOSE);
 8001140:	2100      	movs	r1, #0
 8001142:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8001146:	f003 f875 	bl	8004234 <HAL_SYSCFG_AnalogSwitchConfig>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_CLOSE);
 800114a:	2100      	movs	r1, #0
 800114c:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8001150:	f003 f870 	bl	8004234 <HAL_SYSCFG_AnalogSwitchConfig>

}
 8001154:	bf00      	nop
 8001156:	3730      	adds	r7, #48	@ 0x30
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	58024400 	.word	0x58024400
 8001160:	58021000 	.word	0x58021000
 8001164:	58020800 	.word	0x58020800

08001168 <Start_Levitation>:
    }

    last_time = current_time;
}

void Start_Levitation(void) {
 8001168:	b580      	push	{r7, lr}
 800116a:	b086      	sub	sp, #24
 800116c:	af04      	add	r7, sp, #16
    Debug_Print(LOG_LEVEL_INFO, "Starting levitation control...\r\n");
 800116e:	4927      	ldr	r1, [pc, #156]	@ (800120c <Start_Levitation+0xa4>)
 8001170:	2002      	movs	r0, #2
 8001172:	f7ff fed3 	bl	8000f1c <Debug_Print>

    // Сбрасываем ПИД контроллер
    memset(pid_controller.integral, 0, sizeof(pid_controller.integral));
 8001176:	220c      	movs	r2, #12
 8001178:	2100      	movs	r1, #0
 800117a:	4825      	ldr	r0, [pc, #148]	@ (8001210 <Start_Levitation+0xa8>)
 800117c:	f013 fa44 	bl	8014608 <memset>
    memset(pid_controller.prev_error, 0, sizeof(pid_controller.prev_error));
 8001180:	220c      	movs	r2, #12
 8001182:	2100      	movs	r1, #0
 8001184:	4823      	ldr	r0, [pc, #140]	@ (8001214 <Start_Levitation+0xac>)
 8001186:	f013 fa3f 	bl	8014608 <memset>
    memset(pid_controller.output, 0, sizeof(pid_controller.output));
 800118a:	220c      	movs	r2, #12
 800118c:	2100      	movs	r1, #0
 800118e:	4822      	ldr	r0, [pc, #136]	@ (8001218 <Start_Levitation+0xb0>)
 8001190:	f013 fa3a 	bl	8014608 <memset>

    // Устанавливаем режим
    system_state.levitation_active = 1;
 8001194:	4b21      	ldr	r3, [pc, #132]	@ (800121c <Start_Levitation+0xb4>)
 8001196:	2201      	movs	r2, #1
 8001198:	711a      	strb	r2, [r3, #4]
    current_mode = MODE_LEVITATION;
 800119a:	4b21      	ldr	r3, [pc, #132]	@ (8001220 <Start_Levitation+0xb8>)
 800119c:	2202      	movs	r2, #2
 800119e:	701a      	strb	r2, [r3, #0]

    // Включаем все датчики
    for(int i = 0; i < ACTIVE_SENSORS; i++) {
 80011a0:	2300      	movs	r3, #0
 80011a2:	607b      	str	r3, [r7, #4]
 80011a4:	e011      	b.n	80011ca <Start_Levitation+0x62>
        if(!sensors[i].is_connected) {
 80011a6:	4a1f      	ldr	r2, [pc, #124]	@ (8001224 <Start_Levitation+0xbc>)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	218c      	movs	r1, #140	@ 0x8c
 80011ac:	fb01 f303 	mul.w	r3, r1, r3
 80011b0:	4413      	add	r3, r2
 80011b2:	3374      	adds	r3, #116	@ 0x74
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d104      	bne.n	80011c4 <Start_Levitation+0x5c>
            Test_Sensor_Connection(i);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	4618      	mov	r0, r3
 80011c0:	f001 ff7e 	bl	80030c0 <Test_Sensor_Connection>
    for(int i = 0; i < ACTIVE_SENSORS; i++) {
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	3301      	adds	r3, #1
 80011c8:	607b      	str	r3, [r7, #4]
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	2b04      	cmp	r3, #4
 80011ce:	ddea      	ble.n	80011a6 <Start_Levitation+0x3e>
        }
    }

    Debug_Print(LOG_LEVEL_INFO, "Levitation started. Target: (%.1f, %.1f, %.1f)\r\n",
               pid_controller.setpoint[0],
 80011d0:	4b15      	ldr	r3, [pc, #84]	@ (8001228 <Start_Levitation+0xc0>)
 80011d2:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
    Debug_Print(LOG_LEVEL_INFO, "Levitation started. Target: (%.1f, %.1f, %.1f)\r\n",
 80011d6:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
               pid_controller.setpoint[1],
 80011da:	4b13      	ldr	r3, [pc, #76]	@ (8001228 <Start_Levitation+0xc0>)
 80011dc:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
    Debug_Print(LOG_LEVEL_INFO, "Levitation started. Target: (%.1f, %.1f, %.1f)\r\n",
 80011e0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
               pid_controller.setpoint[2]);
 80011e4:	4b10      	ldr	r3, [pc, #64]	@ (8001228 <Start_Levitation+0xc0>)
 80011e6:	edd3 6a11 	vldr	s13, [r3, #68]	@ 0x44
    Debug_Print(LOG_LEVEL_INFO, "Levitation started. Target: (%.1f, %.1f, %.1f)\r\n",
 80011ea:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80011ee:	ed8d 6b02 	vstr	d6, [sp, #8]
 80011f2:	ed8d 7b00 	vstr	d7, [sp]
 80011f6:	ec53 2b15 	vmov	r2, r3, d5
 80011fa:	490c      	ldr	r1, [pc, #48]	@ (800122c <Start_Levitation+0xc4>)
 80011fc:	2002      	movs	r0, #2
 80011fe:	f7ff fe8d 	bl	8000f1c <Debug_Print>
}
 8001202:	bf00      	nop
 8001204:	3708      	adds	r7, #8
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	08018444 	.word	0x08018444
 8001210:	24000028 	.word	0x24000028
 8001214:	24000034 	.word	0x24000034
 8001218:	2400004c 	.word	0x2400004c
 800121c:	24000730 	.word	0x24000730
 8001220:	2400074c 	.word	0x2400074c
 8001224:	240008f8 	.word	0x240008f8
 8001228:	24000004 	.word	0x24000004
 800122c:	08018468 	.word	0x08018468

08001230 <Stop_Levitation>:

void Stop_Levitation(void) {
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
    Debug_Print(LOG_LEVEL_INFO, "Stopping levitation control...\r\n");
 8001234:	4906      	ldr	r1, [pc, #24]	@ (8001250 <Stop_Levitation+0x20>)
 8001236:	2002      	movs	r0, #2
 8001238:	f7ff fe70 	bl	8000f1c <Debug_Print>

    // Выключаем все катушки
    Stop_All_Coils();
 800123c:	f7ff fe54 	bl	8000ee8 <Stop_All_Coils>

    // Сбрасываем флаги
    system_state.levitation_active = 0;
 8001240:	4b04      	ldr	r3, [pc, #16]	@ (8001254 <Stop_Levitation+0x24>)
 8001242:	2200      	movs	r2, #0
 8001244:	711a      	strb	r2, [r3, #4]
    current_mode = MODE_IDLE;
 8001246:	4b04      	ldr	r3, [pc, #16]	@ (8001258 <Stop_Levitation+0x28>)
 8001248:	2200      	movs	r2, #0
 800124a:	701a      	strb	r2, [r3, #0]
}
 800124c:	bf00      	nop
 800124e:	bd80      	pop	{r7, pc}
 8001250:	0801849c 	.word	0x0801849c
 8001254:	24000730 	.word	0x24000730
 8001258:	2400074c 	.word	0x2400074c

0800125c <Set_Levitation_Target>:

void Set_Levitation_Target(float x, float y, float z) {
 800125c:	b580      	push	{r7, lr}
 800125e:	b088      	sub	sp, #32
 8001260:	af04      	add	r7, sp, #16
 8001262:	ed87 0a03 	vstr	s0, [r7, #12]
 8001266:	edc7 0a02 	vstr	s1, [r7, #8]
 800126a:	ed87 1a01 	vstr	s2, [r7, #4]
    pid_controller.setpoint[0] = x;
 800126e:	4a11      	ldr	r2, [pc, #68]	@ (80012b4 <Set_Levitation_Target+0x58>)
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	63d3      	str	r3, [r2, #60]	@ 0x3c
    pid_controller.setpoint[1] = y;
 8001274:	4a0f      	ldr	r2, [pc, #60]	@ (80012b4 <Set_Levitation_Target+0x58>)
 8001276:	68bb      	ldr	r3, [r7, #8]
 8001278:	6413      	str	r3, [r2, #64]	@ 0x40
    pid_controller.setpoint[2] = z;
 800127a:	4a0e      	ldr	r2, [pc, #56]	@ (80012b4 <Set_Levitation_Target+0x58>)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	6453      	str	r3, [r2, #68]	@ 0x44

    Debug_Print(LOG_LEVEL_INFO, "Levitation target updated: (%.1f, %.1f, %.1f)\r\n", x, y, z);
 8001280:	edd7 7a03 	vldr	s15, [r7, #12]
 8001284:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8001288:	edd7 7a02 	vldr	s15, [r7, #8]
 800128c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001290:	edd7 6a01 	vldr	s13, [r7, #4]
 8001294:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8001298:	ed8d 6b02 	vstr	d6, [sp, #8]
 800129c:	ed8d 7b00 	vstr	d7, [sp]
 80012a0:	ec53 2b15 	vmov	r2, r3, d5
 80012a4:	4904      	ldr	r1, [pc, #16]	@ (80012b8 <Set_Levitation_Target+0x5c>)
 80012a6:	2002      	movs	r0, #2
 80012a8:	f7ff fe38 	bl	8000f1c <Debug_Print>
}
 80012ac:	bf00      	nop
 80012ae:	3710      	adds	r7, #16
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	24000004 	.word	0x24000004
 80012b8:	080184c0 	.word	0x080184c0

080012bc <System_Init>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Инициализация системы
void System_Init(void) {
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
    // Инициализация отладки (если используется)
    Debug_Init(&huart2);
 80012c0:	4818      	ldr	r0, [pc, #96]	@ (8001324 <System_Init+0x68>)
 80012c2:	f7ff fe1b 	bl	8000efc <Debug_Init>
    Debug_Print(LOG_LEVEL_INFO, "=== Magnetic Manipulator System Initialization ===\r\n");
 80012c6:	4918      	ldr	r1, [pc, #96]	@ (8001328 <System_Init+0x6c>)
 80012c8:	2002      	movs	r0, #2
 80012ca:	f7ff fe27 	bl	8000f1c <Debug_Print>

    // Инициализация катушек
    Coils_Init();
 80012ce:	f7ff fbf9 	bl	8000ac4 <Coils_Init>
    system_state.coils_enabled = 1;
 80012d2:	4b16      	ldr	r3, [pc, #88]	@ (800132c <System_Init+0x70>)
 80012d4:	2201      	movs	r2, #1
 80012d6:	701a      	strb	r2, [r3, #0]

    // Инициализация датчиков
    Debug_Print(LOG_LEVEL_INFO, "Initializing magnetic sensors...\r\n");
 80012d8:	4915      	ldr	r1, [pc, #84]	@ (8001330 <System_Init+0x74>)
 80012da:	2002      	movs	r0, #2
 80012dc:	f7ff fe1e 	bl	8000f1c <Debug_Print>
    Sensors_Init();
 80012e0:	f001 fa48 	bl	8002774 <Sensors_Init>
    system_state.sensors_enabled = 1;
 80012e4:	4b11      	ldr	r3, [pc, #68]	@ (800132c <System_Init+0x70>)
 80012e6:	2201      	movs	r2, #1
 80012e8:	705a      	strb	r2, [r3, #1]

    // Инициализация QSPI Flash
    if (!QSPI_Flash_Init()) {
 80012ea:	f000 fe08 	bl	8001efe <QSPI_Flash_Init>
 80012ee:	4603      	mov	r3, r0
 80012f0:	f083 0301 	eor.w	r3, r3, #1
 80012f4:	b2db      	uxtb	r3, r3
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d004      	beq.n	8001304 <System_Init+0x48>
        Debug_Print(LOG_LEVEL_ERROR, "Failed to initialize QSPI Flash!\r\n");
 80012fa:	490e      	ldr	r1, [pc, #56]	@ (8001334 <System_Init+0x78>)
 80012fc:	2000      	movs	r0, #0
 80012fe:	f7ff fe0d 	bl	8000f1c <Debug_Print>
 8001302:	e003      	b.n	800130c <System_Init+0x50>
        // emergency_stop = 1; // Пример
    } else {
        Debug_Print(LOG_LEVEL_INFO, "QSPI Flash initialized.\r\n");
 8001304:	490c      	ldr	r1, [pc, #48]	@ (8001338 <System_Init+0x7c>)
 8001306:	2002      	movs	r0, #2
 8001308:	f7ff fe08 	bl	8000f1c <Debug_Print>
    }

    // Загрузка калибровки из Flash (через функцию в sensor_mlx90393.c)
    Debug_Print(LOG_LEVEL_INFO, "Loading calibration data...\r\n");
 800130c:	490b      	ldr	r1, [pc, #44]	@ (800133c <System_Init+0x80>)
 800130e:	2002      	movs	r0, #2
 8001310:	f7ff fe04 	bl	8000f1c <Debug_Print>
    Load_Calibration_From_Flash(); // Вызов заглушки
 8001314:	f001 fdfe 	bl	8002f14 <Load_Calibration_From_Flash>
    // Запуск PWM для таймеров (если используются для катушек в будущем)
    // HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1); // Пример
    // HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
    // и т.д.

    Debug_Print(LOG_LEVEL_INFO, "System initialization complete.\r\n");
 8001318:	4909      	ldr	r1, [pc, #36]	@ (8001340 <System_Init+0x84>)
 800131a:	2002      	movs	r0, #2
 800131c:	f7ff fdfe 	bl	8000f1c <Debug_Print>
}
 8001320:	bf00      	nop
 8001322:	bd80      	pop	{r7, pc}
 8001324:	24000fbc 	.word	0x24000fbc
 8001328:	08018580 	.word	0x08018580
 800132c:	24000730 	.word	0x24000730
 8001330:	080185b8 	.word	0x080185b8
 8001334:	080185dc 	.word	0x080185dc
 8001338:	08018600 	.word	0x08018600
 800133c:	0801861c 	.word	0x0801861c
 8001340:	0801863c 	.word	0x0801863c

08001344 <Update_System_Status>:

void Update_System_Status(void) {
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
    Update_Uptime();
 8001348:	f000 f84e 	bl	80013e8 <Update_Uptime>
    Calculate_CPU_Usage();
 800134c:	f000 f826 	bl	800139c <Calculate_CPU_Usage>
    // Добавьте другие проверки статуса
}
 8001350:	bf00      	nop
 8001352:	bd80      	pop	{r7, pc}

08001354 <Check_QSPI>:
void Check_QSPI(void) {
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0
    uint32_t jedec_id = QSPI_Flash_ReadJEDECID();
 800135a:	f000 fddb 	bl	8001f14 <QSPI_Flash_ReadJEDECID>
 800135e:	6078      	str	r0, [r7, #4]
    if (jedec_id != 0xFFFFFFFF && jedec_id != 0) {
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001366:	d00b      	beq.n	8001380 <Check_QSPI+0x2c>
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d008      	beq.n	8001380 <Check_QSPI+0x2c>
        Debug_Print(LOG_LEVEL_INFO, "QSPI JEDEC ID: 0x%06lX (OK)\r\n", jedec_id & 0xFFFFFF);
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8001374:	461a      	mov	r2, r3
 8001376:	4907      	ldr	r1, [pc, #28]	@ (8001394 <Check_QSPI+0x40>)
 8001378:	2002      	movs	r0, #2
 800137a:	f7ff fdcf 	bl	8000f1c <Debug_Print>
 800137e:	e005      	b.n	800138c <Check_QSPI+0x38>
    } else {
        Debug_Print(LOG_LEVEL_ERROR, "QSPI not responding! ID: 0x%08lX\r\n", jedec_id);
 8001380:	687a      	ldr	r2, [r7, #4]
 8001382:	4905      	ldr	r1, [pc, #20]	@ (8001398 <Check_QSPI+0x44>)
 8001384:	2000      	movs	r0, #0
 8001386:	f7ff fdc9 	bl	8000f1c <Debug_Print>
    }
}
 800138a:	bf00      	nop
 800138c:	bf00      	nop
 800138e:	3708      	adds	r7, #8
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	08018660 	.word	0x08018660
 8001398:	08018680 	.word	0x08018680

0800139c <Calculate_CPU_Usage>:
void Calculate_CPU_Usage(void) {
 800139c:	b580      	push	{r7, lr}
 800139e:	b084      	sub	sp, #16
 80013a0:	af00      	add	r7, sp, #0
    uint32_t current_time = HAL_GetTick();
 80013a2:	f002 ff0b 	bl	80041bc <HAL_GetTick>
 80013a6:	60f8      	str	r0, [r7, #12]
    uint32_t elapsed = current_time - last_cpu_measure;
 80013a8:	4b0c      	ldr	r3, [pc, #48]	@ (80013dc <Calculate_CPU_Usage+0x40>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	68fa      	ldr	r2, [r7, #12]
 80013ae:	1ad3      	subs	r3, r2, r3
 80013b0:	60bb      	str	r3, [r7, #8]
    if(elapsed >= 1000) {  // Каждую секунду
 80013b2:	68bb      	ldr	r3, [r7, #8]
 80013b4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80013b8:	d30b      	bcc.n	80013d2 <Calculate_CPU_Usage+0x36>
        // float total_cycles = (SystemCoreClock / 1000) * elapsed;  // Пример
        // float usage = 100.0f - ((idle_counter * 100.0f) / total_cycles);
        float usage = 0.0f; // Заглушка
 80013ba:	f04f 0300 	mov.w	r3, #0
 80013be:	607b      	str	r3, [r7, #4]
        system_state.cpu_usage_percent = usage;
 80013c0:	4a07      	ldr	r2, [pc, #28]	@ (80013e0 <Calculate_CPU_Usage+0x44>)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	60d3      	str	r3, [r2, #12]
        // Debug_Print(LOG_LEVEL_DEBUG, "CPU usage: %.1f%%\r\n", usage); // Удалено
        idle_counter = 0;
 80013c6:	4b07      	ldr	r3, [pc, #28]	@ (80013e4 <Calculate_CPU_Usage+0x48>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	601a      	str	r2, [r3, #0]
        last_cpu_measure = current_time;
 80013cc:	4a03      	ldr	r2, [pc, #12]	@ (80013dc <Calculate_CPU_Usage+0x40>)
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	6013      	str	r3, [r2, #0]
    }
}
 80013d2:	bf00      	nop
 80013d4:	3710      	adds	r7, #16
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	24000898 	.word	0x24000898
 80013e0:	24000730 	.word	0x24000730
 80013e4:	240008a4 	.word	0x240008a4

080013e8 <Update_Uptime>:

void Update_Uptime(void) {
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
    system_state.system_uptime_ms = HAL_GetTick();
 80013ec:	f002 fee6 	bl	80041bc <HAL_GetTick>
 80013f0:	4603      	mov	r3, r0
 80013f2:	4a02      	ldr	r2, [pc, #8]	@ (80013fc <Update_Uptime+0x14>)
 80013f4:	6093      	str	r3, [r2, #8]
}
 80013f6:	bf00      	nop
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	24000730 	.word	0x24000730

08001400 <Show_Help_Menu>:

// Функция для отображения справки
void Show_Help_Menu(void) {
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
    Debug_Print(LOG_LEVEL_INFO, "Available commands:\r\n");
 8001404:	4918      	ldr	r1, [pc, #96]	@ (8001468 <Show_Help_Menu+0x68>)
 8001406:	2002      	movs	r0, #2
 8001408:	f7ff fd88 	bl	8000f1c <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "help - Show this menu\r\n");
 800140c:	4917      	ldr	r1, [pc, #92]	@ (800146c <Show_Help_Menu+0x6c>)
 800140e:	2002      	movs	r0, #2
 8001410:	f7ff fd84 	bl	8000f1c <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "status - Show system status\r\n");
 8001414:	4916      	ldr	r1, [pc, #88]	@ (8001470 <Show_Help_Menu+0x70>)
 8001416:	2002      	movs	r0, #2
 8001418:	f7ff fd80 	bl	8000f1c <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "sensor <idx> - Read sensor data\r\n");
 800141c:	4915      	ldr	r1, [pc, #84]	@ (8001474 <Show_Help_Menu+0x74>)
 800141e:	2002      	movs	r0, #2
 8001420:	f7ff fd7c 	bl	8000f1c <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "calibrate - Start sensor calibration (remove magnet first)\r\n");
 8001424:	4914      	ldr	r1, [pc, #80]	@ (8001478 <Show_Help_Menu+0x78>)
 8001426:	2002      	movs	r0, #2
 8001428:	f7ff fd78 	bl	8000f1c <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "save_cal - Save calibration data to flash\r\n");
 800142c:	4913      	ldr	r1, [pc, #76]	@ (800147c <Show_Help_Menu+0x7c>)
 800142e:	2002      	movs	r0, #2
 8001430:	f7ff fd74 	bl	8000f1c <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "load_cal - Load calibration data from flash\r\n");
 8001434:	4912      	ldr	r1, [pc, #72]	@ (8001480 <Show_Help_Menu+0x80>)
 8001436:	2002      	movs	r0, #2
 8001438:	f7ff fd70 	bl	8000f1c <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "start_stream [interval_ms] - Start data streaming (default: 50 ms)\r\n");
 800143c:	4911      	ldr	r1, [pc, #68]	@ (8001484 <Show_Help_Menu+0x84>)
 800143e:	2002      	movs	r0, #2
 8001440:	f7ff fd6c 	bl	8000f1c <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "stop_stream - Stop data streaming\r\n");
 8001444:	4910      	ldr	r1, [pc, #64]	@ (8001488 <Show_Help_Menu+0x88>)
 8001446:	2002      	movs	r0, #2
 8001448:	f7ff fd68 	bl	8000f1c <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "levitate - Start levitation control\r\n");
 800144c:	490f      	ldr	r1, [pc, #60]	@ (800148c <Show_Help_Menu+0x8c>)
 800144e:	2002      	movs	r0, #2
 8001450:	f7ff fd64 	bl	8000f1c <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "stop_levitate - Stop levitation control\r\n");
 8001454:	490e      	ldr	r1, [pc, #56]	@ (8001490 <Show_Help_Menu+0x90>)
 8001456:	2002      	movs	r0, #2
 8001458:	f7ff fd60 	bl	8000f1c <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "set_target x y z - Set levitation target position\r\n");
 800145c:	490d      	ldr	r1, [pc, #52]	@ (8001494 <Show_Help_Menu+0x94>)
 800145e:	2002      	movs	r0, #2
 8001460:	f7ff fd5c 	bl	8000f1c <Debug_Print>
}
 8001464:	bf00      	nop
 8001466:	bd80      	pop	{r7, pc}
 8001468:	080186a4 	.word	0x080186a4
 800146c:	080186bc 	.word	0x080186bc
 8001470:	080186d4 	.word	0x080186d4
 8001474:	080186f4 	.word	0x080186f4
 8001478:	08018718 	.word	0x08018718
 800147c:	08018758 	.word	0x08018758
 8001480:	08018784 	.word	0x08018784
 8001484:	080187b4 	.word	0x080187b4
 8001488:	080187fc 	.word	0x080187fc
 800148c:	08018820 	.word	0x08018820
 8001490:	08018848 	.word	0x08018848
 8001494:	08018874 	.word	0x08018874

08001498 <Show_System_Status>:

// Функция для отображения статуса
void Show_System_Status(void) {
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af04      	add	r7, sp, #16
    Debug_Print(LOG_LEVEL_INFO, "System status:\r\n");
 800149e:	492f      	ldr	r1, [pc, #188]	@ (800155c <Show_System_Status+0xc4>)
 80014a0:	2002      	movs	r0, #2
 80014a2:	f7ff fd3b 	bl	8000f1c <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "Uptime: %lu ms\r\n", system_state.system_uptime_ms);
 80014a6:	4b2e      	ldr	r3, [pc, #184]	@ (8001560 <Show_System_Status+0xc8>)
 80014a8:	689b      	ldr	r3, [r3, #8]
 80014aa:	461a      	mov	r2, r3
 80014ac:	492d      	ldr	r1, [pc, #180]	@ (8001564 <Show_System_Status+0xcc>)
 80014ae:	2002      	movs	r0, #2
 80014b0:	f7ff fd34 	bl	8000f1c <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "CPU usage: %.1f%%\r\n", system_state.cpu_usage_percent);
 80014b4:	4b2a      	ldr	r3, [pc, #168]	@ (8001560 <Show_System_Status+0xc8>)
 80014b6:	edd3 7a03 	vldr	s15, [r3, #12]
 80014ba:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80014be:	ec53 2b17 	vmov	r2, r3, d7
 80014c2:	4929      	ldr	r1, [pc, #164]	@ (8001568 <Show_System_Status+0xd0>)
 80014c4:	2002      	movs	r0, #2
 80014c6:	f7ff fd29 	bl	8000f1c <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "Coils enabled: %d\r\n", system_state.coils_enabled);
 80014ca:	4b25      	ldr	r3, [pc, #148]	@ (8001560 <Show_System_Status+0xc8>)
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	461a      	mov	r2, r3
 80014d0:	4926      	ldr	r1, [pc, #152]	@ (800156c <Show_System_Status+0xd4>)
 80014d2:	2002      	movs	r0, #2
 80014d4:	f7ff fd22 	bl	8000f1c <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "Sensors enabled: %d\r\n", system_state.sensors_enabled);
 80014d8:	4b21      	ldr	r3, [pc, #132]	@ (8001560 <Show_System_Status+0xc8>)
 80014da:	785b      	ldrb	r3, [r3, #1]
 80014dc:	461a      	mov	r2, r3
 80014de:	4924      	ldr	r1, [pc, #144]	@ (8001570 <Show_System_Status+0xd8>)
 80014e0:	2002      	movs	r0, #2
 80014e2:	f7ff fd1b 	bl	8000f1c <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "Calibration done: %d\r\n", system_state.calibration_done);
 80014e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001560 <Show_System_Status+0xc8>)
 80014e8:	78db      	ldrb	r3, [r3, #3]
 80014ea:	461a      	mov	r2, r3
 80014ec:	4921      	ldr	r1, [pc, #132]	@ (8001574 <Show_System_Status+0xdc>)
 80014ee:	2002      	movs	r0, #2
 80014f0:	f7ff fd14 	bl	8000f1c <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "Monitoring active: %d\r\n", system_state.monitoring_active);
 80014f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001560 <Show_System_Status+0xc8>)
 80014f6:	789b      	ldrb	r3, [r3, #2]
 80014f8:	461a      	mov	r2, r3
 80014fa:	491f      	ldr	r1, [pc, #124]	@ (8001578 <Show_System_Status+0xe0>)
 80014fc:	2002      	movs	r0, #2
 80014fe:	f7ff fd0d 	bl	8000f1c <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "Levitation active: %d\r\n", system_state.levitation_active);
 8001502:	4b17      	ldr	r3, [pc, #92]	@ (8001560 <Show_System_Status+0xc8>)
 8001504:	791b      	ldrb	r3, [r3, #4]
 8001506:	461a      	mov	r2, r3
 8001508:	491c      	ldr	r1, [pc, #112]	@ (800157c <Show_System_Status+0xe4>)
 800150a:	2002      	movs	r0, #2
 800150c:	f7ff fd06 	bl	8000f1c <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "Ball position: X=%.2f, Y=%.2f, Z=%.2f\r\n", system_state.ball_position[0], system_state.ball_position[1], system_state.ball_position[2]);
 8001510:	4b13      	ldr	r3, [pc, #76]	@ (8001560 <Show_System_Status+0xc8>)
 8001512:	edd3 7a04 	vldr	s15, [r3, #16]
 8001516:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 800151a:	4b11      	ldr	r3, [pc, #68]	@ (8001560 <Show_System_Status+0xc8>)
 800151c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001520:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001524:	4b0e      	ldr	r3, [pc, #56]	@ (8001560 <Show_System_Status+0xc8>)
 8001526:	edd3 6a06 	vldr	s13, [r3, #24]
 800152a:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 800152e:	ed8d 6b02 	vstr	d6, [sp, #8]
 8001532:	ed8d 7b00 	vstr	d7, [sp]
 8001536:	ec53 2b15 	vmov	r2, r3, d5
 800153a:	4911      	ldr	r1, [pc, #68]	@ (8001580 <Show_System_Status+0xe8>)
 800153c:	2002      	movs	r0, #2
 800153e:	f7ff fced 	bl	8000f1c <Debug_Print>

    Get_Sensor_Stats_String(console_buffer, sizeof(console_buffer));
 8001542:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001546:	480f      	ldr	r0, [pc, #60]	@ (8001584 <Show_System_Status+0xec>)
 8001548:	f001 fdda 	bl	8003100 <Get_Sensor_Stats_String>
    Debug_Print(LOG_LEVEL_INFO, "%s\r\n", console_buffer);
 800154c:	4a0d      	ldr	r2, [pc, #52]	@ (8001584 <Show_System_Status+0xec>)
 800154e:	490e      	ldr	r1, [pc, #56]	@ (8001588 <Show_System_Status+0xf0>)
 8001550:	2002      	movs	r0, #2
 8001552:	f7ff fce3 	bl	8000f1c <Debug_Print>
}
 8001556:	bf00      	nop
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}
 800155c:	080188a8 	.word	0x080188a8
 8001560:	24000730 	.word	0x24000730
 8001564:	080188bc 	.word	0x080188bc
 8001568:	080188d0 	.word	0x080188d0
 800156c:	080188e4 	.word	0x080188e4
 8001570:	080188f8 	.word	0x080188f8
 8001574:	08018910 	.word	0x08018910
 8001578:	08018928 	.word	0x08018928
 800157c:	08018940 	.word	0x08018940
 8001580:	08018958 	.word	0x08018958
 8001584:	24000750 	.word	0x24000750
 8001588:	08018980 	.word	0x08018980

0800158c <Stream_Sensor_Data>:

void Stream_Sensor_Data(void) {
 800158c:	b580      	push	{r7, lr}
 800158e:	b09c      	sub	sp, #112	@ 0x70
 8001590:	af06      	add	r7, sp, #24
    if(!streaming_active) return;
 8001592:	4b24      	ldr	r3, [pc, #144]	@ (8001624 <Stream_Sensor_Data+0x98>)
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d03d      	beq.n	8001616 <Stream_Sensor_Data+0x8a>
    uint32_t current_time = HAL_GetTick();
 800159a:	f002 fe0f 	bl	80041bc <HAL_GetTick>
 800159e:	6578      	str	r0, [r7, #84]	@ 0x54
    if(current_time - last_stream_time < stream_interval_ms) {
 80015a0:	4b21      	ldr	r3, [pc, #132]	@ (8001628 <Stream_Sensor_Data+0x9c>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80015a6:	1ad2      	subs	r2, r2, r3
 80015a8:	4b20      	ldr	r3, [pc, #128]	@ (800162c <Stream_Sensor_Data+0xa0>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	429a      	cmp	r2, r3
 80015ae:	d334      	bcc.n	800161a <Stream_Sensor_Data+0x8e>
        return;
    }
    last_stream_time = current_time;
 80015b0:	4a1d      	ldr	r2, [pc, #116]	@ (8001628 <Stream_Sensor_Data+0x9c>)
 80015b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80015b4:	6013      	str	r3, [r2, #0]

    float x, y, z;
    // Используем Quick_Read_Sensor (или Read_Sensor) для одного датчика как пример
    if(Quick_Read_Sensor(0)) { // Используем существующую функцию
 80015b6:	2000      	movs	r0, #0
 80015b8:	f001 fdd0 	bl	800315c <Quick_Read_Sensor>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d02c      	beq.n	800161c <Stream_Sensor_Data+0x90>
        x = sensors[0].magnetic_field[0];
 80015c2:	4b1b      	ldr	r3, [pc, #108]	@ (8001630 <Stream_Sensor_Data+0xa4>)
 80015c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015c6:	653b      	str	r3, [r7, #80]	@ 0x50
        y = sensors[0].magnetic_field[1];
 80015c8:	4b19      	ldr	r3, [pc, #100]	@ (8001630 <Stream_Sensor_Data+0xa4>)
 80015ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
        z = sensors[0].magnetic_field[2];
 80015ce:	4b18      	ldr	r3, [pc, #96]	@ (8001630 <Stream_Sensor_Data+0xa4>)
 80015d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015d2:	64bb      	str	r3, [r7, #72]	@ 0x48
        // Формат: X,Y,Z\n
        char buffer[64];
        int len = snprintf(buffer, sizeof(buffer), "%.1f,%.1f,%.1f\n", x, y, z);
 80015d4:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 80015d8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80015dc:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 80015e0:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80015e4:	edd7 5a12 	vldr	s11, [r7, #72]	@ 0x48
 80015e8:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 80015ec:	1d3b      	adds	r3, r7, #4
 80015ee:	ed8d 5b04 	vstr	d5, [sp, #16]
 80015f2:	ed8d 6b02 	vstr	d6, [sp, #8]
 80015f6:	ed8d 7b00 	vstr	d7, [sp]
 80015fa:	4a0e      	ldr	r2, [pc, #56]	@ (8001634 <Stream_Sensor_Data+0xa8>)
 80015fc:	2140      	movs	r1, #64	@ 0x40
 80015fe:	4618      	mov	r0, r3
 8001600:	f012 fefc 	bl	80143fc <sniprintf>
 8001604:	6478      	str	r0, [r7, #68]	@ 0x44
        HAL_UART_Transmit(&huart2, (uint8_t*)buffer, len, 10);
 8001606:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001608:	b29a      	uxth	r2, r3
 800160a:	1d39      	adds	r1, r7, #4
 800160c:	230a      	movs	r3, #10
 800160e:	480a      	ldr	r0, [pc, #40]	@ (8001638 <Stream_Sensor_Data+0xac>)
 8001610:	f00b fe74 	bl	800d2fc <HAL_UART_Transmit>
 8001614:	e002      	b.n	800161c <Stream_Sensor_Data+0x90>
    if(!streaming_active) return;
 8001616:	bf00      	nop
 8001618:	e000      	b.n	800161c <Stream_Sensor_Data+0x90>
        return;
 800161a:	bf00      	nop
    }
}
 800161c:	3758      	adds	r7, #88	@ 0x58
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	240008a9 	.word	0x240008a9
 8001628:	2400089c 	.word	0x2400089c
 800162c:	24000060 	.word	0x24000060
 8001630:	240008f8 	.word	0x240008f8
 8001634:	08018988 	.word	0x08018988
 8001638:	24000fbc 	.word	0x24000fbc

0800163c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  HAL_Init();
 8001640:	f002 fd36 	bl	80040b0 <HAL_Init>
  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001644:	f000 fbb2 	bl	8001dac <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001648:	f002 fd32 	bl	80040b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800164c:	f000 f86e 	bl	800172c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001650:	f7ff fce4 	bl	800101c <MX_GPIO_Init>
  MX_DMA_Init();
 8001654:	f7ff fcba 	bl	8000fcc <MX_DMA_Init>
  MX_SPI1_Init();
 8001658:	f001 fd8e 	bl	8003178 <MX_SPI1_Init>
  MX_TIM1_Init();
 800165c:	f002 f8fe 	bl	800385c <MX_TIM1_Init>
  MX_TIM2_Init();
 8001660:	f002 f9b0 	bl	80039c4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001664:	f002 fa2a 	bl	8003abc <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8001668:	f002 fb9c 	bl	8003da4 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800166c:	f002 fbe6 	bl	8003e3c <MX_USART3_UART_Init>
  MX_QUADSPI_Init();
 8001670:	f000 fde0 	bl	8002234 <MX_QUADSPI_Init>
  Check_QSPI();
 8001674:	f7ff fe6e 	bl	8001354 <Check_QSPI>
  MX_USB_DEVICE_Init();
 8001678:	f011 facc 	bl	8012c14 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  // Инициализация системы
  System_Init();
 800167c:	f7ff fe1e 	bl	80012bc <System_Init>

  // Включаем прием по UART
  HAL_UART_Receive_IT(&huart2, &RxChar, 1);
 8001680:	2201      	movs	r2, #1
 8001682:	491f      	ldr	r1, [pc, #124]	@ (8001700 <main+0xc4>)
 8001684:	481f      	ldr	r0, [pc, #124]	@ (8001704 <main+0xc8>)
 8001686:	f00b fec7 	bl	800d418 <HAL_UART_Receive_IT>
  // HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
  // HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
  // HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);

  // Выводим приветствие
  Debug_Print(LOG_LEVEL_INFO, "\r\n");
 800168a:	491f      	ldr	r1, [pc, #124]	@ (8001708 <main+0xcc>)
 800168c:	2002      	movs	r0, #2
 800168e:	f7ff fc45 	bl	8000f1c <Debug_Print>
  Debug_Print(LOG_LEVEL_INFO, "========================================\r\n");
 8001692:	491e      	ldr	r1, [pc, #120]	@ (800170c <main+0xd0>)
 8001694:	2002      	movs	r0, #2
 8001696:	f7ff fc41 	bl	8000f1c <Debug_Print>
  Debug_Print(LOG_LEVEL_INFO, "   MAGNETIC MANIPULATOR CONTROL SYSTEM\r\n");
 800169a:	491d      	ldr	r1, [pc, #116]	@ (8001710 <main+0xd4>)
 800169c:	2002      	movs	r0, #2
 800169e:	f7ff fc3d 	bl	8000f1c <Debug_Print>
  Debug_Print(LOG_LEVEL_INFO, "   Version: 2.0 Cleaned | Coils: %d | Sensors: %d\r\n", NUM_COILS, NUM_SENSORS);
 80016a2:	2308      	movs	r3, #8
 80016a4:	220c      	movs	r2, #12
 80016a6:	491b      	ldr	r1, [pc, #108]	@ (8001714 <main+0xd8>)
 80016a8:	2002      	movs	r0, #2
 80016aa:	f7ff fc37 	bl	8000f1c <Debug_Print>
  Debug_Print(LOG_LEVEL_INFO, "========================================\r\n\r\n");
 80016ae:	491a      	ldr	r1, [pc, #104]	@ (8001718 <main+0xdc>)
 80016b0:	2002      	movs	r0, #2
 80016b2:	f7ff fc33 	bl	8000f1c <Debug_Print>

  // Показываем помощь
  Show_Help_Menu();
 80016b6:	f7ff fea3 	bl	8001400 <Show_Help_Menu>
  HAL_UART_Transmit(&huart2, (uint8_t*)"\r\n> ", 4, 10);
 80016ba:	230a      	movs	r3, #10
 80016bc:	2204      	movs	r2, #4
 80016be:	4917      	ldr	r1, [pc, #92]	@ (800171c <main+0xe0>)
 80016c0:	4810      	ldr	r0, [pc, #64]	@ (8001704 <main+0xc8>)
 80016c2:	f00b fe1b 	bl	800d2fc <HAL_UART_Transmit>

  // Запускаем системный таймер
  last_monitor_time = HAL_GetTick();
 80016c6:	f002 fd79 	bl	80041bc <HAL_GetTick>
 80016ca:	4603      	mov	r3, r0
 80016cc:	4a14      	ldr	r2, [pc, #80]	@ (8001720 <main+0xe4>)
 80016ce:	6013      	str	r3, [r2, #0]
  last_cpu_measure = HAL_GetTick();
 80016d0:	f002 fd74 	bl	80041bc <HAL_GetTick>
 80016d4:	4603      	mov	r3, r0
 80016d6:	4a13      	ldr	r2, [pc, #76]	@ (8001724 <main+0xe8>)
 80016d8:	6013      	str	r3, [r2, #0]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    // Обработка команд
    Process_Console_Commands();
 80016da:	f000 f915 	bl	8001908 <Process_Console_Commands>

    // Потоковая передача данных (если включена)
    Stream_Sensor_Data();
 80016de:	f7ff ff55 	bl	800158c <Stream_Sensor_Data>

    // Обновление статуса системы
    Update_System_Status();
 80016e2:	f7ff fe2f 	bl	8001344 <Update_System_Status>
    //     last_hid_update = HAL_GetTick();
    // }
    // --- Конец заглушки ---

    // Небольшая задержка для стабильности
    if(!streaming_active) {
 80016e6:	4b10      	ldr	r3, [pc, #64]	@ (8001728 <main+0xec>)
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d103      	bne.n	80016f6 <main+0xba>
        HAL_Delay(1);
 80016ee:	2001      	movs	r0, #1
 80016f0:	f002 fd70 	bl	80041d4 <HAL_Delay>
 80016f4:	e7f1      	b.n	80016da <main+0x9e>
    } else {
        HAL_Delay(0); // Минимальная задержка при потоковой передаче
 80016f6:	2000      	movs	r0, #0
 80016f8:	f002 fd6c 	bl	80041d4 <HAL_Delay>
    Process_Console_Commands();
 80016fc:	e7ed      	b.n	80016da <main+0x9e>
 80016fe:	bf00      	nop
 8001700:	24000892 	.word	0x24000892
 8001704:	24000fbc 	.word	0x24000fbc
 8001708:	08018998 	.word	0x08018998
 800170c:	0801899c 	.word	0x0801899c
 8001710:	080189c8 	.word	0x080189c8
 8001714:	080189f4 	.word	0x080189f4
 8001718:	08018a28 	.word	0x08018a28
 800171c:	08018a58 	.word	0x08018a58
 8001720:	24000894 	.word	0x24000894
 8001724:	24000898 	.word	0x24000898
 8001728:	240008a9 	.word	0x240008a9

0800172c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b09c      	sub	sp, #112	@ 0x70
 8001730:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001732:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001736:	224c      	movs	r2, #76	@ 0x4c
 8001738:	2100      	movs	r1, #0
 800173a:	4618      	mov	r0, r3
 800173c:	f012 ff64 	bl	8014608 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001740:	1d3b      	adds	r3, r7, #4
 8001742:	2220      	movs	r2, #32
 8001744:	2100      	movs	r1, #0
 8001746:	4618      	mov	r0, r3
 8001748:	f012 ff5e 	bl	8014608 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800174c:	2002      	movs	r0, #2
 800174e:	f006 fd87 	bl	8008260 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001752:	2300      	movs	r3, #0
 8001754:	603b      	str	r3, [r7, #0]
 8001756:	4b30      	ldr	r3, [pc, #192]	@ (8001818 <SystemClock_Config+0xec>)
 8001758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800175a:	4a2f      	ldr	r2, [pc, #188]	@ (8001818 <SystemClock_Config+0xec>)
 800175c:	f023 0301 	bic.w	r3, r3, #1
 8001760:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001762:	4b2d      	ldr	r3, [pc, #180]	@ (8001818 <SystemClock_Config+0xec>)
 8001764:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001766:	f003 0301 	and.w	r3, r3, #1
 800176a:	603b      	str	r3, [r7, #0]
 800176c:	4b2b      	ldr	r3, [pc, #172]	@ (800181c <SystemClock_Config+0xf0>)
 800176e:	699b      	ldr	r3, [r3, #24]
 8001770:	4a2a      	ldr	r2, [pc, #168]	@ (800181c <SystemClock_Config+0xf0>)
 8001772:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001776:	6193      	str	r3, [r2, #24]
 8001778:	4b28      	ldr	r3, [pc, #160]	@ (800181c <SystemClock_Config+0xf0>)
 800177a:	699b      	ldr	r3, [r3, #24]
 800177c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001780:	603b      	str	r3, [r7, #0]
 8001782:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001784:	bf00      	nop
 8001786:	4b25      	ldr	r3, [pc, #148]	@ (800181c <SystemClock_Config+0xf0>)
 8001788:	699b      	ldr	r3, [r3, #24]
 800178a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800178e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001792:	d1f8      	bne.n	8001786 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001794:	2301      	movs	r3, #1
 8001796:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001798:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800179c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800179e:	2302      	movs	r3, #2
 80017a0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017a2:	2302      	movs	r3, #2
 80017a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 80017a6:	2302      	movs	r3, #2
 80017a8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 64;
 80017aa:	2340      	movs	r3, #64	@ 0x40
 80017ac:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80017ae:	2302      	movs	r3, #2
 80017b0:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80017b2:	2304      	movs	r3, #4
 80017b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80017b6:	2302      	movs	r3, #2
 80017b8:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80017ba:	230c      	movs	r3, #12
 80017bc:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80017be:	2300      	movs	r3, #0
 80017c0:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80017c2:	2300      	movs	r3, #0
 80017c4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017ca:	4618      	mov	r0, r3
 80017cc:	f007 f9e6 	bl	8008b9c <HAL_RCC_OscConfig>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <SystemClock_Config+0xae>
  {
    Error_Handler();
 80017d6:	f000 f823 	bl	8001820 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017da:	233f      	movs	r3, #63	@ 0x3f
 80017dc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017de:	2303      	movs	r3, #3
 80017e0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80017e2:	2300      	movs	r3, #0
 80017e4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80017e6:	2308      	movs	r3, #8
 80017e8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80017ea:	2340      	movs	r3, #64	@ 0x40
 80017ec:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80017ee:	2340      	movs	r3, #64	@ 0x40
 80017f0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80017f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017f6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80017f8:	2340      	movs	r3, #64	@ 0x40
 80017fa:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80017fc:	1d3b      	adds	r3, r7, #4
 80017fe:	2102      	movs	r1, #2
 8001800:	4618      	mov	r0, r3
 8001802:	f007 fe25 	bl	8009450 <HAL_RCC_ClockConfig>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 800180c:	f000 f808 	bl	8001820 <Error_Handler>
  }
}
 8001810:	bf00      	nop
 8001812:	3770      	adds	r7, #112	@ 0x70
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	58000400 	.word	0x58000400
 800181c:	58024800 	.word	0x58024800

08001820 <Error_Handler>:

/* USER CODE BEGIN 4 */

void Error_Handler(void) {
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
    Debug_Print(LOG_LEVEL_ERROR, "Fatal error occurred! System halted.\r\n");
 8001824:	4904      	ldr	r1, [pc, #16]	@ (8001838 <Error_Handler+0x18>)
 8001826:	2000      	movs	r0, #0
 8001828:	f7ff fb78 	bl	8000f1c <Debug_Print>
    // Мигаем светодиодом (если есть, например, PC13)
    while(1) {
        // HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); // Пример
        HAL_Delay(500);
 800182c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001830:	f002 fcd0 	bl	80041d4 <HAL_Delay>
 8001834:	e7fa      	b.n	800182c <Error_Handler+0xc>
 8001836:	bf00      	nop
 8001838:	08018a60 	.word	0x08018a60

0800183c <HAL_UART_RxCpltCallback>:
    }
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a27      	ldr	r2, [pc, #156]	@ (80018e8 <HAL_UART_RxCpltCallback+0xac>)
 800184a:	4293      	cmp	r3, r2
 800184c:	d148      	bne.n	80018e0 <HAL_UART_RxCpltCallback+0xa4>
        // Обработка символов
        if (RxChar == '\r' || RxChar == '\n') {
 800184e:	4b27      	ldr	r3, [pc, #156]	@ (80018ec <HAL_UART_RxCpltCallback+0xb0>)
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	2b0d      	cmp	r3, #13
 8001854:	d003      	beq.n	800185e <HAL_UART_RxCpltCallback+0x22>
 8001856:	4b25      	ldr	r3, [pc, #148]	@ (80018ec <HAL_UART_RxCpltCallback+0xb0>)
 8001858:	781b      	ldrb	r3, [r3, #0]
 800185a:	2b0a      	cmp	r3, #10
 800185c:	d10d      	bne.n	800187a <HAL_UART_RxCpltCallback+0x3e>
            if (command_index > 0) {
 800185e:	4b24      	ldr	r3, [pc, #144]	@ (80018f0 <HAL_UART_RxCpltCallback+0xb4>)
 8001860:	881b      	ldrh	r3, [r3, #0]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d002      	beq.n	800186c <HAL_UART_RxCpltCallback+0x30>
                new_command = 1;
 8001866:	4b23      	ldr	r3, [pc, #140]	@ (80018f4 <HAL_UART_RxCpltCallback+0xb8>)
 8001868:	2201      	movs	r2, #1
 800186a:	701a      	strb	r2, [r3, #0]
            }
            // Переводим строку в терминале
            HAL_UART_Transmit(&huart2, (uint8_t*)"\r\n", 2, 10);
 800186c:	230a      	movs	r3, #10
 800186e:	2202      	movs	r2, #2
 8001870:	4921      	ldr	r1, [pc, #132]	@ (80018f8 <HAL_UART_RxCpltCallback+0xbc>)
 8001872:	4822      	ldr	r0, [pc, #136]	@ (80018fc <HAL_UART_RxCpltCallback+0xc0>)
 8001874:	f00b fd42 	bl	800d2fc <HAL_UART_Transmit>
 8001878:	e02d      	b.n	80018d6 <HAL_UART_RxCpltCallback+0x9a>
        }
        else if (RxChar == '\b' || RxChar == 127) {   // Backspace
 800187a:	4b1c      	ldr	r3, [pc, #112]	@ (80018ec <HAL_UART_RxCpltCallback+0xb0>)
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	2b08      	cmp	r3, #8
 8001880:	d003      	beq.n	800188a <HAL_UART_RxCpltCallback+0x4e>
 8001882:	4b1a      	ldr	r3, [pc, #104]	@ (80018ec <HAL_UART_RxCpltCallback+0xb0>)
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	2b7f      	cmp	r3, #127	@ 0x7f
 8001888:	d110      	bne.n	80018ac <HAL_UART_RxCpltCallback+0x70>
            if (command_index > 0) {
 800188a:	4b19      	ldr	r3, [pc, #100]	@ (80018f0 <HAL_UART_RxCpltCallback+0xb4>)
 800188c:	881b      	ldrh	r3, [r3, #0]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d021      	beq.n	80018d6 <HAL_UART_RxCpltCallback+0x9a>
                command_index--;
 8001892:	4b17      	ldr	r3, [pc, #92]	@ (80018f0 <HAL_UART_RxCpltCallback+0xb4>)
 8001894:	881b      	ldrh	r3, [r3, #0]
 8001896:	3b01      	subs	r3, #1
 8001898:	b29a      	uxth	r2, r3
 800189a:	4b15      	ldr	r3, [pc, #84]	@ (80018f0 <HAL_UART_RxCpltCallback+0xb4>)
 800189c:	801a      	strh	r2, [r3, #0]
                // Стираем символ
                HAL_UART_Transmit(&huart2, (uint8_t*)"\b \b", 3, 10);
 800189e:	230a      	movs	r3, #10
 80018a0:	2203      	movs	r2, #3
 80018a2:	4917      	ldr	r1, [pc, #92]	@ (8001900 <HAL_UART_RxCpltCallback+0xc4>)
 80018a4:	4815      	ldr	r0, [pc, #84]	@ (80018fc <HAL_UART_RxCpltCallback+0xc0>)
 80018a6:	f00b fd29 	bl	800d2fc <HAL_UART_Transmit>
            if (command_index > 0) {
 80018aa:	e014      	b.n	80018d6 <HAL_UART_RxCpltCallback+0x9a>
            }
        }
        else if (command_index < sizeof(command_buffer) - 1) {
 80018ac:	4b10      	ldr	r3, [pc, #64]	@ (80018f0 <HAL_UART_RxCpltCallback+0xb4>)
 80018ae:	881b      	ldrh	r3, [r3, #0]
 80018b0:	2b3e      	cmp	r3, #62	@ 0x3e
 80018b2:	d810      	bhi.n	80018d6 <HAL_UART_RxCpltCallback+0x9a>
            command_buffer[command_index++] = RxChar;
 80018b4:	4b0e      	ldr	r3, [pc, #56]	@ (80018f0 <HAL_UART_RxCpltCallback+0xb4>)
 80018b6:	881b      	ldrh	r3, [r3, #0]
 80018b8:	1c5a      	adds	r2, r3, #1
 80018ba:	b291      	uxth	r1, r2
 80018bc:	4a0c      	ldr	r2, [pc, #48]	@ (80018f0 <HAL_UART_RxCpltCallback+0xb4>)
 80018be:	8011      	strh	r1, [r2, #0]
 80018c0:	461a      	mov	r2, r3
 80018c2:	4b0a      	ldr	r3, [pc, #40]	@ (80018ec <HAL_UART_RxCpltCallback+0xb0>)
 80018c4:	7819      	ldrb	r1, [r3, #0]
 80018c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001904 <HAL_UART_RxCpltCallback+0xc8>)
 80018c8:	5499      	strb	r1, [r3, r2]
            // Эхо: отправляем символ обратно
            HAL_UART_Transmit(&huart2, &RxChar, 1, 10);
 80018ca:	230a      	movs	r3, #10
 80018cc:	2201      	movs	r2, #1
 80018ce:	4907      	ldr	r1, [pc, #28]	@ (80018ec <HAL_UART_RxCpltCallback+0xb0>)
 80018d0:	480a      	ldr	r0, [pc, #40]	@ (80018fc <HAL_UART_RxCpltCallback+0xc0>)
 80018d2:	f00b fd13 	bl	800d2fc <HAL_UART_Transmit>
        }

        // Продолжаем приём
        HAL_UART_Receive_IT(&huart2, &RxChar, 1);
 80018d6:	2201      	movs	r2, #1
 80018d8:	4904      	ldr	r1, [pc, #16]	@ (80018ec <HAL_UART_RxCpltCallback+0xb0>)
 80018da:	4808      	ldr	r0, [pc, #32]	@ (80018fc <HAL_UART_RxCpltCallback+0xc0>)
 80018dc:	f00b fd9c 	bl	800d418 <HAL_UART_Receive_IT>
    }
}
 80018e0:	bf00      	nop
 80018e2:	3708      	adds	r7, #8
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	40004400 	.word	0x40004400
 80018ec:	24000892 	.word	0x24000892
 80018f0:	24000890 	.word	0x24000890
 80018f4:	240008a8 	.word	0x240008a8
 80018f8:	08018998 	.word	0x08018998
 80018fc:	24000fbc 	.word	0x24000fbc
 8001900:	08018a88 	.word	0x08018a88
 8001904:	24000850 	.word	0x24000850

08001908 <Process_Console_Commands>:

void Process_Console_Commands(void) {
 8001908:	b5b0      	push	{r4, r5, r7, lr}
 800190a:	b098      	sub	sp, #96	@ 0x60
 800190c:	af08      	add	r7, sp, #32
    if (!new_command) return;
 800190e:	4baf      	ldr	r3, [pc, #700]	@ (8001bcc <Process_Console_Commands+0x2c4>)
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	2b00      	cmp	r3, #0
 8001914:	f000 8222 	beq.w	8001d5c <Process_Console_Commands+0x454>
    new_command = 0;
 8001918:	4bac      	ldr	r3, [pc, #688]	@ (8001bcc <Process_Console_Commands+0x2c4>)
 800191a:	2200      	movs	r2, #0
 800191c:	701a      	strb	r2, [r3, #0]
    command_buffer[command_index] = '\0';  // Null-terminate
 800191e:	4bac      	ldr	r3, [pc, #688]	@ (8001bd0 <Process_Console_Commands+0x2c8>)
 8001920:	881b      	ldrh	r3, [r3, #0]
 8001922:	461a      	mov	r2, r3
 8001924:	4bab      	ldr	r3, [pc, #684]	@ (8001bd4 <Process_Console_Commands+0x2cc>)
 8001926:	2100      	movs	r1, #0
 8001928:	5499      	strb	r1, [r3, r2]
    total_commands++;
 800192a:	4bab      	ldr	r3, [pc, #684]	@ (8001bd8 <Process_Console_Commands+0x2d0>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	3301      	adds	r3, #1
 8001930:	4aa9      	ldr	r2, [pc, #676]	@ (8001bd8 <Process_Console_Commands+0x2d0>)
 8001932:	6013      	str	r3, [r2, #0]

    // Удаляем возможные символы \r и \n в конце
    int len = command_index;
 8001934:	4ba6      	ldr	r3, [pc, #664]	@ (8001bd0 <Process_Console_Commands+0x2c8>)
 8001936:	881b      	ldrh	r3, [r3, #0]
 8001938:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (len > 0 && (command_buffer[len-1] == '\r' || command_buffer[len-1] == '\n' || command_buffer[len-1] == ' ')) {
 800193a:	e007      	b.n	800194c <Process_Console_Commands+0x44>
        command_buffer[len-1] = '\0';
 800193c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800193e:	3b01      	subs	r3, #1
 8001940:	4aa4      	ldr	r2, [pc, #656]	@ (8001bd4 <Process_Console_Commands+0x2cc>)
 8001942:	2100      	movs	r1, #0
 8001944:	54d1      	strb	r1, [r2, r3]
        len--;
 8001946:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001948:	3b01      	subs	r3, #1
 800194a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (len > 0 && (command_buffer[len-1] == '\r' || command_buffer[len-1] == '\n' || command_buffer[len-1] == ' ')) {
 800194c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800194e:	2b00      	cmp	r3, #0
 8001950:	dd11      	ble.n	8001976 <Process_Console_Commands+0x6e>
 8001952:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001954:	3b01      	subs	r3, #1
 8001956:	4a9f      	ldr	r2, [pc, #636]	@ (8001bd4 <Process_Console_Commands+0x2cc>)
 8001958:	5cd3      	ldrb	r3, [r2, r3]
 800195a:	2b0d      	cmp	r3, #13
 800195c:	d0ee      	beq.n	800193c <Process_Console_Commands+0x34>
 800195e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001960:	3b01      	subs	r3, #1
 8001962:	4a9c      	ldr	r2, [pc, #624]	@ (8001bd4 <Process_Console_Commands+0x2cc>)
 8001964:	5cd3      	ldrb	r3, [r2, r3]
 8001966:	2b0a      	cmp	r3, #10
 8001968:	d0e8      	beq.n	800193c <Process_Console_Commands+0x34>
 800196a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800196c:	3b01      	subs	r3, #1
 800196e:	4a99      	ldr	r2, [pc, #612]	@ (8001bd4 <Process_Console_Commands+0x2cc>)
 8001970:	5cd3      	ldrb	r3, [r2, r3]
 8001972:	2b20      	cmp	r3, #32
 8001974:	d0e2      	beq.n	800193c <Process_Console_Commands+0x34>
    }

    char cmd[32];
    // Используем sscanf для извлечения первой команды
    if (sscanf((char*)command_buffer, "%31s", cmd) == 1) {
 8001976:	f107 0310 	add.w	r3, r7, #16
 800197a:	461a      	mov	r2, r3
 800197c:	4997      	ldr	r1, [pc, #604]	@ (8001bdc <Process_Console_Commands+0x2d4>)
 800197e:	4895      	ldr	r0, [pc, #596]	@ (8001bd4 <Process_Console_Commands+0x2cc>)
 8001980:	f012 fd94 	bl	80144ac <siscanf>
 8001984:	4603      	mov	r3, r0
 8001986:	2b01      	cmp	r3, #1
 8001988:	f040 81d5 	bne.w	8001d36 <Process_Console_Commands+0x42e>

        if (strcmp(cmd, CMD_HELP) == 0) {
 800198c:	f107 0310 	add.w	r3, r7, #16
 8001990:	4993      	ldr	r1, [pc, #588]	@ (8001be0 <Process_Console_Commands+0x2d8>)
 8001992:	4618      	mov	r0, r3
 8001994:	f7fe fca4 	bl	80002e0 <strcmp>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d102      	bne.n	80019a4 <Process_Console_Commands+0x9c>
            Show_Help_Menu();
 800199e:	f7ff fd2f 	bl	8001400 <Show_Help_Menu>
 80019a2:	e1cc      	b.n	8001d3e <Process_Console_Commands+0x436>
        }
        else if (strcmp(cmd, CMD_STATUS) == 0) {
 80019a4:	f107 0310 	add.w	r3, r7, #16
 80019a8:	498e      	ldr	r1, [pc, #568]	@ (8001be4 <Process_Console_Commands+0x2dc>)
 80019aa:	4618      	mov	r0, r3
 80019ac:	f7fe fc98 	bl	80002e0 <strcmp>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d102      	bne.n	80019bc <Process_Console_Commands+0xb4>
            Show_System_Status();
 80019b6:	f7ff fd6f 	bl	8001498 <Show_System_Status>
 80019ba:	e1c0      	b.n	8001d3e <Process_Console_Commands+0x436>
        }
        else if (strcmp(cmd, CMD_SENSOR) == 0) {
 80019bc:	f107 0310 	add.w	r3, r7, #16
 80019c0:	4989      	ldr	r1, [pc, #548]	@ (8001be8 <Process_Console_Commands+0x2e0>)
 80019c2:	4618      	mov	r0, r3
 80019c4:	f7fe fc8c 	bl	80002e0 <strcmp>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	f040 809b 	bne.w	8001b06 <Process_Console_Commands+0x1fe>
            uint8_t idx;
            if (sscanf((char*)command_buffer + strlen(cmd) + 1, "%hhu", &idx) == 1) {
 80019d0:	f107 0310 	add.w	r3, r7, #16
 80019d4:	4618      	mov	r0, r3
 80019d6:	f7fe fce3 	bl	80003a0 <strlen>
 80019da:	4603      	mov	r3, r0
 80019dc:	3301      	adds	r3, #1
 80019de:	4a7d      	ldr	r2, [pc, #500]	@ (8001bd4 <Process_Console_Commands+0x2cc>)
 80019e0:	4413      	add	r3, r2
 80019e2:	f107 020f 	add.w	r2, r7, #15
 80019e6:	4981      	ldr	r1, [pc, #516]	@ (8001bec <Process_Console_Commands+0x2e4>)
 80019e8:	4618      	mov	r0, r3
 80019ea:	f012 fd5f 	bl	80144ac <siscanf>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b01      	cmp	r3, #1
 80019f2:	f040 8083 	bne.w	8001afc <Process_Console_Commands+0x1f4>
                if (idx < NUM_SENSORS) {
 80019f6:	7bfb      	ldrb	r3, [r7, #15]
 80019f8:	2b07      	cmp	r3, #7
 80019fa:	d879      	bhi.n	8001af0 <Process_Console_Commands+0x1e8>
                    uint8_t result = Read_Sensor(idx);
 80019fc:	7bfb      	ldrb	r3, [r7, #15]
 80019fe:	4618      	mov	r0, r3
 8001a00:	f001 f856 	bl	8002ab0 <Read_Sensor>
 8001a04:	4603      	mov	r3, r0
 8001a06:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
                    Debug_Print(LOG_LEVEL_INFO, "Read_Sensor(%d) returned %d\r\n", idx, result);
 8001a0a:	7bfb      	ldrb	r3, [r7, #15]
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001a12:	4977      	ldr	r1, [pc, #476]	@ (8001bf0 <Process_Console_Commands+0x2e8>)
 8001a14:	2002      	movs	r0, #2
 8001a16:	f7ff fa81 	bl	8000f1c <Debug_Print>
                    if (result) {
 8001a1a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d03f      	beq.n	8001aa2 <Process_Console_Commands+0x19a>
                        Debug_Print(LOG_LEVEL_INFO,
 8001a22:	7bfb      	ldrb	r3, [r7, #15]
 8001a24:	4618      	mov	r0, r3
                            "Sensor %d: X=%.1f uT, Y=%.1f uT, Z=%.1f uT, T=%.1f C\r\n",
                            idx,
                            sensors[idx].magnetic_field[0],
 8001a26:	7bfb      	ldrb	r3, [r7, #15]
 8001a28:	4619      	mov	r1, r3
 8001a2a:	4a72      	ldr	r2, [pc, #456]	@ (8001bf4 <Process_Console_Commands+0x2ec>)
 8001a2c:	238c      	movs	r3, #140	@ 0x8c
 8001a2e:	fb01 f303 	mul.w	r3, r1, r3
 8001a32:	4413      	add	r3, r2
 8001a34:	3324      	adds	r3, #36	@ 0x24
 8001a36:	edd3 7a00 	vldr	s15, [r3]
                        Debug_Print(LOG_LEVEL_INFO,
 8001a3a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
                            sensors[idx].magnetic_field[1],
 8001a3e:	7bfb      	ldrb	r3, [r7, #15]
 8001a40:	4619      	mov	r1, r3
 8001a42:	4a6c      	ldr	r2, [pc, #432]	@ (8001bf4 <Process_Console_Commands+0x2ec>)
 8001a44:	238c      	movs	r3, #140	@ 0x8c
 8001a46:	fb01 f303 	mul.w	r3, r1, r3
 8001a4a:	4413      	add	r3, r2
 8001a4c:	3328      	adds	r3, #40	@ 0x28
 8001a4e:	edd3 6a00 	vldr	s13, [r3]
                        Debug_Print(LOG_LEVEL_INFO,
 8001a52:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
                            sensors[idx].magnetic_field[2],
 8001a56:	7bfb      	ldrb	r3, [r7, #15]
 8001a58:	4619      	mov	r1, r3
 8001a5a:	4a66      	ldr	r2, [pc, #408]	@ (8001bf4 <Process_Console_Commands+0x2ec>)
 8001a5c:	238c      	movs	r3, #140	@ 0x8c
 8001a5e:	fb01 f303 	mul.w	r3, r1, r3
 8001a62:	4413      	add	r3, r2
 8001a64:	332c      	adds	r3, #44	@ 0x2c
 8001a66:	edd3 5a00 	vldr	s11, [r3]
                        Debug_Print(LOG_LEVEL_INFO,
 8001a6a:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
                            sensors[idx].temperature);
 8001a6e:	7bfb      	ldrb	r3, [r7, #15]
 8001a70:	4619      	mov	r1, r3
 8001a72:	4a60      	ldr	r2, [pc, #384]	@ (8001bf4 <Process_Console_Commands+0x2ec>)
 8001a74:	238c      	movs	r3, #140	@ 0x8c
 8001a76:	fb01 f303 	mul.w	r3, r1, r3
 8001a7a:	4413      	add	r3, r2
 8001a7c:	3330      	adds	r3, #48	@ 0x30
 8001a7e:	edd3 4a00 	vldr	s9, [r3]
                        Debug_Print(LOG_LEVEL_INFO,
 8001a82:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 8001a86:	ed8d 4b06 	vstr	d4, [sp, #24]
 8001a8a:	ed8d 5b04 	vstr	d5, [sp, #16]
 8001a8e:	ed8d 6b02 	vstr	d6, [sp, #8]
 8001a92:	ed8d 7b00 	vstr	d7, [sp]
 8001a96:	4602      	mov	r2, r0
 8001a98:	4957      	ldr	r1, [pc, #348]	@ (8001bf8 <Process_Console_Commands+0x2f0>)
 8001a9a:	2002      	movs	r0, #2
 8001a9c:	f7ff fa3e 	bl	8000f1c <Debug_Print>
 8001aa0:	e14d      	b.n	8001d3e <Process_Console_Commands+0x436>
                    } else {
                        Debug_Print(LOG_LEVEL_ERROR, "Failed to read sensor %d, err_cnt=%d, fails=%lu/%lu\r\n",
 8001aa2:	7bfb      	ldrb	r3, [r7, #15]
 8001aa4:	461c      	mov	r4, r3
                            idx, sensors[idx].read_error_count,
 8001aa6:	7bfb      	ldrb	r3, [r7, #15]
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	4a52      	ldr	r2, [pc, #328]	@ (8001bf4 <Process_Console_Commands+0x2ec>)
 8001aac:	238c      	movs	r3, #140	@ 0x8c
 8001aae:	fb01 f303 	mul.w	r3, r1, r3
 8001ab2:	4413      	add	r3, r2
 8001ab4:	3376      	adds	r3, #118	@ 0x76
 8001ab6:	781b      	ldrb	r3, [r3, #0]
                        Debug_Print(LOG_LEVEL_ERROR, "Failed to read sensor %d, err_cnt=%d, fails=%lu/%lu\r\n",
 8001ab8:	461d      	mov	r5, r3
 8001aba:	7bfb      	ldrb	r3, [r7, #15]
 8001abc:	4619      	mov	r1, r3
 8001abe:	4a4d      	ldr	r2, [pc, #308]	@ (8001bf4 <Process_Console_Commands+0x2ec>)
 8001ac0:	238c      	movs	r3, #140	@ 0x8c
 8001ac2:	fb01 f303 	mul.w	r3, r1, r3
 8001ac6:	4413      	add	r3, r2
 8001ac8:	3384      	adds	r3, #132	@ 0x84
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	7bfa      	ldrb	r2, [r7, #15]
 8001ace:	4610      	mov	r0, r2
 8001ad0:	4948      	ldr	r1, [pc, #288]	@ (8001bf4 <Process_Console_Commands+0x2ec>)
 8001ad2:	228c      	movs	r2, #140	@ 0x8c
 8001ad4:	fb00 f202 	mul.w	r2, r0, r2
 8001ad8:	440a      	add	r2, r1
 8001ada:	3280      	adds	r2, #128	@ 0x80
 8001adc:	6812      	ldr	r2, [r2, #0]
 8001ade:	9201      	str	r2, [sp, #4]
 8001ae0:	9300      	str	r3, [sp, #0]
 8001ae2:	462b      	mov	r3, r5
 8001ae4:	4622      	mov	r2, r4
 8001ae6:	4945      	ldr	r1, [pc, #276]	@ (8001bfc <Process_Console_Commands+0x2f4>)
 8001ae8:	2000      	movs	r0, #0
 8001aea:	f7ff fa17 	bl	8000f1c <Debug_Print>
 8001aee:	e126      	b.n	8001d3e <Process_Console_Commands+0x436>
                            sensors[idx].failed_reads, sensors[idx].total_reads);
                    }
                } else {
                    Debug_Print(LOG_LEVEL_ERROR, "Sensor index out of range (0-%d)\r\n", NUM_SENSORS-1);
 8001af0:	2207      	movs	r2, #7
 8001af2:	4943      	ldr	r1, [pc, #268]	@ (8001c00 <Process_Console_Commands+0x2f8>)
 8001af4:	2000      	movs	r0, #0
 8001af6:	f7ff fa11 	bl	8000f1c <Debug_Print>
 8001afa:	e120      	b.n	8001d3e <Process_Console_Commands+0x436>
                }
            } else {
                Debug_Print(LOG_LEVEL_ERROR, "Usage: sensor <idx>\r\n");
 8001afc:	4941      	ldr	r1, [pc, #260]	@ (8001c04 <Process_Console_Commands+0x2fc>)
 8001afe:	2000      	movs	r0, #0
 8001b00:	f7ff fa0c 	bl	8000f1c <Debug_Print>
 8001b04:	e11b      	b.n	8001d3e <Process_Console_Commands+0x436>
            }
        }
        else if (strcmp(cmd, CMD_CALIBRATE) == 0) {
 8001b06:	f107 0310 	add.w	r3, r7, #16
 8001b0a:	493f      	ldr	r1, [pc, #252]	@ (8001c08 <Process_Console_Commands+0x300>)
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f7fe fbe7 	bl	80002e0 <strcmp>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d109      	bne.n	8001b2c <Process_Console_Commands+0x224>
            Debug_Print(LOG_LEVEL_INFO, "Starting calibration (remove magnet first)...\r\n");
 8001b18:	493c      	ldr	r1, [pc, #240]	@ (8001c0c <Process_Console_Commands+0x304>)
 8001b1a:	2002      	movs	r0, #2
 8001b1c:	f7ff f9fe 	bl	8000f1c <Debug_Print>
            Calibrate_Sensors_Start(); // Используем функцию из sensor_mlx90393.c
 8001b20:	f001 f8e0 	bl	8002ce4 <Calibrate_Sensors_Start>
            system_state.calibration_done = 1;
 8001b24:	4b3a      	ldr	r3, [pc, #232]	@ (8001c10 <Process_Console_Commands+0x308>)
 8001b26:	2201      	movs	r2, #1
 8001b28:	70da      	strb	r2, [r3, #3]
 8001b2a:	e108      	b.n	8001d3e <Process_Console_Commands+0x436>
        }
        else if (strcmp(cmd, CMD_SAVE_CAL) == 0) {
 8001b2c:	f107 0310 	add.w	r3, r7, #16
 8001b30:	4938      	ldr	r1, [pc, #224]	@ (8001c14 <Process_Console_Commands+0x30c>)
 8001b32:	4618      	mov	r0, r3
 8001b34:	f7fe fbd4 	bl	80002e0 <strcmp>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d102      	bne.n	8001b44 <Process_Console_Commands+0x23c>
            Save_Calibration_To_Flash(); // Вызов из sensor_mlx90393.c
 8001b3e:	f001 f961 	bl	8002e04 <Save_Calibration_To_Flash>
 8001b42:	e0fc      	b.n	8001d3e <Process_Console_Commands+0x436>
        }
        else if (strcmp(cmd, CMD_LOAD_CAL) == 0) {
 8001b44:	f107 0310 	add.w	r3, r7, #16
 8001b48:	4933      	ldr	r1, [pc, #204]	@ (8001c18 <Process_Console_Commands+0x310>)
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f7fe fbc8 	bl	80002e0 <strcmp>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d102      	bne.n	8001b5c <Process_Console_Commands+0x254>
            Load_Calibration_From_Flash(); // Вызов из sensor_mlx90393.c
 8001b56:	f001 f9dd 	bl	8002f14 <Load_Calibration_From_Flash>
 8001b5a:	e0f0      	b.n	8001d3e <Process_Console_Commands+0x436>
        }
        else if (strcmp(cmd, CMD_START_STREAM) == 0) {
 8001b5c:	f107 0310 	add.w	r3, r7, #16
 8001b60:	492e      	ldr	r1, [pc, #184]	@ (8001c1c <Process_Console_Commands+0x314>)
 8001b62:	4618      	mov	r0, r3
 8001b64:	f7fe fbbc 	bl	80002e0 <strcmp>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d15e      	bne.n	8001c2c <Process_Console_Commands+0x324>
            char* args_start = (char*)command_buffer + strlen(cmd);
 8001b6e:	f107 0310 	add.w	r3, r7, #16
 8001b72:	4618      	mov	r0, r3
 8001b74:	f7fe fc14 	bl	80003a0 <strlen>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	4a16      	ldr	r2, [pc, #88]	@ (8001bd4 <Process_Console_Commands+0x2cc>)
 8001b7c:	4413      	add	r3, r2
 8001b7e:	63bb      	str	r3, [r7, #56]	@ 0x38
            while(*args_start == ' ') args_start++;
 8001b80:	e002      	b.n	8001b88 <Process_Console_Commands+0x280>
 8001b82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b84:	3301      	adds	r3, #1
 8001b86:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001b88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b8a:	781b      	ldrb	r3, [r3, #0]
 8001b8c:	2b20      	cmp	r3, #32
 8001b8e:	d0f8      	beq.n	8001b82 <Process_Console_Commands+0x27a>

            if(*args_start != '\0') {
 8001b90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b92:	781b      	ldrb	r3, [r3, #0]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d00d      	beq.n	8001bb4 <Process_Console_Commands+0x2ac>
                int interval = atoi(args_start);
 8001b98:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8001b9a:	f011 fca9 	bl	80134f0 <atoi>
 8001b9e:	6378      	str	r0, [r7, #52]	@ 0x34
                if(interval >= 10 && interval <= 1000) {
 8001ba0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ba2:	2b09      	cmp	r3, #9
 8001ba4:	dd06      	ble.n	8001bb4 <Process_Console_Commands+0x2ac>
 8001ba6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ba8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001bac:	dc02      	bgt.n	8001bb4 <Process_Console_Commands+0x2ac>
                    stream_interval_ms = interval;
 8001bae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001bb0:	4a1b      	ldr	r2, [pc, #108]	@ (8001c20 <Process_Console_Commands+0x318>)
 8001bb2:	6013      	str	r3, [r2, #0]
                }
            }

            streaming_active = 1;
 8001bb4:	4b1b      	ldr	r3, [pc, #108]	@ (8001c24 <Process_Console_Commands+0x31c>)
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	701a      	strb	r2, [r3, #0]
            Debug_Print(LOG_LEVEL_INFO, "Streaming started (interval: %lu ms)\r\n", stream_interval_ms);
 8001bba:	4b19      	ldr	r3, [pc, #100]	@ (8001c20 <Process_Console_Commands+0x318>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	461a      	mov	r2, r3
 8001bc0:	4919      	ldr	r1, [pc, #100]	@ (8001c28 <Process_Console_Commands+0x320>)
 8001bc2:	2002      	movs	r0, #2
 8001bc4:	f7ff f9aa 	bl	8000f1c <Debug_Print>
 8001bc8:	e0b9      	b.n	8001d3e <Process_Console_Commands+0x436>
 8001bca:	bf00      	nop
 8001bcc:	240008a8 	.word	0x240008a8
 8001bd0:	24000890 	.word	0x24000890
 8001bd4:	24000850 	.word	0x24000850
 8001bd8:	240008a0 	.word	0x240008a0
 8001bdc:	08018a8c 	.word	0x08018a8c
 8001be0:	08018a94 	.word	0x08018a94
 8001be4:	08018a9c 	.word	0x08018a9c
 8001be8:	08018aa4 	.word	0x08018aa4
 8001bec:	08018aac 	.word	0x08018aac
 8001bf0:	08018ab4 	.word	0x08018ab4
 8001bf4:	240008f8 	.word	0x240008f8
 8001bf8:	08018ad4 	.word	0x08018ad4
 8001bfc:	08018b0c 	.word	0x08018b0c
 8001c00:	08018b44 	.word	0x08018b44
 8001c04:	08018b68 	.word	0x08018b68
 8001c08:	08018b80 	.word	0x08018b80
 8001c0c:	08018b8c 	.word	0x08018b8c
 8001c10:	24000730 	.word	0x24000730
 8001c14:	08018bbc 	.word	0x08018bbc
 8001c18:	08018bc8 	.word	0x08018bc8
 8001c1c:	08018bd4 	.word	0x08018bd4
 8001c20:	24000060 	.word	0x24000060
 8001c24:	240008a9 	.word	0x240008a9
 8001c28:	08018be4 	.word	0x08018be4
        }
        else if (strcmp(cmd, CMD_STOP_STREAM) == 0) {
 8001c2c:	f107 0310 	add.w	r3, r7, #16
 8001c30:	494c      	ldr	r1, [pc, #304]	@ (8001d64 <Process_Console_Commands+0x45c>)
 8001c32:	4618      	mov	r0, r3
 8001c34:	f7fe fb54 	bl	80002e0 <strcmp>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d107      	bne.n	8001c4e <Process_Console_Commands+0x346>
            streaming_active = 0;
 8001c3e:	4b4a      	ldr	r3, [pc, #296]	@ (8001d68 <Process_Console_Commands+0x460>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	701a      	strb	r2, [r3, #0]
            Debug_Print(LOG_LEVEL_INFO, "Streaming stopped\r\n");
 8001c44:	4949      	ldr	r1, [pc, #292]	@ (8001d6c <Process_Console_Commands+0x464>)
 8001c46:	2002      	movs	r0, #2
 8001c48:	f7ff f968 	bl	8000f1c <Debug_Print>
 8001c4c:	e077      	b.n	8001d3e <Process_Console_Commands+0x436>
        }
        else if (strcmp(cmd, CMD_LEVITATE) == 0) {
 8001c4e:	f107 0310 	add.w	r3, r7, #16
 8001c52:	4947      	ldr	r1, [pc, #284]	@ (8001d70 <Process_Console_Commands+0x468>)
 8001c54:	4618      	mov	r0, r3
 8001c56:	f7fe fb43 	bl	80002e0 <strcmp>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d106      	bne.n	8001c6e <Process_Console_Commands+0x366>
            Debug_Print(LOG_LEVEL_INFO, "Starting levitation control...\r\n");
 8001c60:	4944      	ldr	r1, [pc, #272]	@ (8001d74 <Process_Console_Commands+0x46c>)
 8001c62:	2002      	movs	r0, #2
 8001c64:	f7ff f95a 	bl	8000f1c <Debug_Print>
            Start_Levitation(); // Используем функцию из levitation_control.c
 8001c68:	f7ff fa7e 	bl	8001168 <Start_Levitation>
 8001c6c:	e067      	b.n	8001d3e <Process_Console_Commands+0x436>
        }
        else if (strcmp(cmd, CMD_STOP_LEVITATE) == 0) {
 8001c6e:	f107 0310 	add.w	r3, r7, #16
 8001c72:	4941      	ldr	r1, [pc, #260]	@ (8001d78 <Process_Console_Commands+0x470>)
 8001c74:	4618      	mov	r0, r3
 8001c76:	f7fe fb33 	bl	80002e0 <strcmp>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d106      	bne.n	8001c8e <Process_Console_Commands+0x386>
            Debug_Print(LOG_LEVEL_INFO, "Stopping levitation control...\r\n");
 8001c80:	493e      	ldr	r1, [pc, #248]	@ (8001d7c <Process_Console_Commands+0x474>)
 8001c82:	2002      	movs	r0, #2
 8001c84:	f7ff f94a 	bl	8000f1c <Debug_Print>
            Stop_Levitation(); // Используем функцию из levitation_control.c
 8001c88:	f7ff fad2 	bl	8001230 <Stop_Levitation>
 8001c8c:	e057      	b.n	8001d3e <Process_Console_Commands+0x436>
        }
        else if (strcmp(cmd, CMD_SET_TARGET) == 0) {
 8001c8e:	f107 0310 	add.w	r3, r7, #16
 8001c92:	493b      	ldr	r1, [pc, #236]	@ (8001d80 <Process_Console_Commands+0x478>)
 8001c94:	4618      	mov	r0, r3
 8001c96:	f7fe fb23 	bl	80002e0 <strcmp>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d13e      	bne.n	8001d1e <Process_Console_Commands+0x416>
            float x, y, z;
            if (sscanf((char*)command_buffer + strlen(cmd) + 1, "%f %f %f", &x, &y, &z) == 3) {
 8001ca0:	f107 0310 	add.w	r3, r7, #16
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f7fe fb7b 	bl	80003a0 <strlen>
 8001caa:	4603      	mov	r3, r0
 8001cac:	3301      	adds	r3, #1
 8001cae:	4a35      	ldr	r2, [pc, #212]	@ (8001d84 <Process_Console_Commands+0x47c>)
 8001cb0:	1898      	adds	r0, r3, r2
 8001cb2:	1d39      	adds	r1, r7, #4
 8001cb4:	f107 0208 	add.w	r2, r7, #8
 8001cb8:	463b      	mov	r3, r7
 8001cba:	9300      	str	r3, [sp, #0]
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	4932      	ldr	r1, [pc, #200]	@ (8001d88 <Process_Console_Commands+0x480>)
 8001cc0:	f012 fbf4 	bl	80144ac <siscanf>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b03      	cmp	r3, #3
 8001cc8:	d124      	bne.n	8001d14 <Process_Console_Commands+0x40c>
                Debug_Print(LOG_LEVEL_INFO, "Setting target position to X=%.2f, Y=%.2f, Z=%.2f\r\n", x, y, z);
 8001cca:	edd7 7a02 	vldr	s15, [r7, #8]
 8001cce:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8001cd2:	edd7 7a01 	vldr	s15, [r7, #4]
 8001cd6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001cda:	edd7 6a00 	vldr	s13, [r7]
 8001cde:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8001ce2:	ed8d 6b02 	vstr	d6, [sp, #8]
 8001ce6:	ed8d 7b00 	vstr	d7, [sp]
 8001cea:	ec53 2b15 	vmov	r2, r3, d5
 8001cee:	4927      	ldr	r1, [pc, #156]	@ (8001d8c <Process_Console_Commands+0x484>)
 8001cf0:	2002      	movs	r0, #2
 8001cf2:	f7ff f913 	bl	8000f1c <Debug_Print>
                Set_Levitation_Target(x, y, z); // Используем функцию из levitation_control.c
 8001cf6:	edd7 7a02 	vldr	s15, [r7, #8]
 8001cfa:	ed97 7a01 	vldr	s14, [r7, #4]
 8001cfe:	edd7 6a00 	vldr	s13, [r7]
 8001d02:	eeb0 1a66 	vmov.f32	s2, s13
 8001d06:	eef0 0a47 	vmov.f32	s1, s14
 8001d0a:	eeb0 0a67 	vmov.f32	s0, s15
 8001d0e:	f7ff faa5 	bl	800125c <Set_Levitation_Target>
 8001d12:	e014      	b.n	8001d3e <Process_Console_Commands+0x436>
            } else {
                Debug_Print(LOG_LEVEL_ERROR, "Usage: set_target x y z\r\n");
 8001d14:	491e      	ldr	r1, [pc, #120]	@ (8001d90 <Process_Console_Commands+0x488>)
 8001d16:	2000      	movs	r0, #0
 8001d18:	f7ff f900 	bl	8000f1c <Debug_Print>
 8001d1c:	e00f      	b.n	8001d3e <Process_Console_Commands+0x436>
            }
        }
        else {
            Debug_Print(LOG_LEVEL_ERROR, "Unknown command: '%s'\r\n", cmd);
 8001d1e:	f107 0310 	add.w	r3, r7, #16
 8001d22:	461a      	mov	r2, r3
 8001d24:	491b      	ldr	r1, [pc, #108]	@ (8001d94 <Process_Console_Commands+0x48c>)
 8001d26:	2000      	movs	r0, #0
 8001d28:	f7ff f8f8 	bl	8000f1c <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "Try 'help' for available commands\r\n");
 8001d2c:	491a      	ldr	r1, [pc, #104]	@ (8001d98 <Process_Console_Commands+0x490>)
 8001d2e:	2002      	movs	r0, #2
 8001d30:	f7ff f8f4 	bl	8000f1c <Debug_Print>
 8001d34:	e003      	b.n	8001d3e <Process_Console_Commands+0x436>
        }
    } else {
        Debug_Print(LOG_LEVEL_ERROR, "Failed to parse command\r\n");
 8001d36:	4919      	ldr	r1, [pc, #100]	@ (8001d9c <Process_Console_Commands+0x494>)
 8001d38:	2000      	movs	r0, #0
 8001d3a:	f7ff f8ef 	bl	8000f1c <Debug_Print>
    }

    // Сброс буфера команды
    command_index = 0;
 8001d3e:	4b18      	ldr	r3, [pc, #96]	@ (8001da0 <Process_Console_Commands+0x498>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	801a      	strh	r2, [r3, #0]
    memset(command_buffer, 0, sizeof(command_buffer));
 8001d44:	2240      	movs	r2, #64	@ 0x40
 8001d46:	2100      	movs	r1, #0
 8001d48:	480e      	ldr	r0, [pc, #56]	@ (8001d84 <Process_Console_Commands+0x47c>)
 8001d4a:	f012 fc5d 	bl	8014608 <memset>
    // Показать приглашение для следующей команды
    HAL_UART_Transmit(&huart2, (uint8_t*)"\r\n> ", 4, 10);
 8001d4e:	230a      	movs	r3, #10
 8001d50:	2204      	movs	r2, #4
 8001d52:	4914      	ldr	r1, [pc, #80]	@ (8001da4 <Process_Console_Commands+0x49c>)
 8001d54:	4814      	ldr	r0, [pc, #80]	@ (8001da8 <Process_Console_Commands+0x4a0>)
 8001d56:	f00b fad1 	bl	800d2fc <HAL_UART_Transmit>
 8001d5a:	e000      	b.n	8001d5e <Process_Console_Commands+0x456>
    if (!new_command) return;
 8001d5c:	bf00      	nop
}
 8001d5e:	3740      	adds	r7, #64	@ 0x40
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bdb0      	pop	{r4, r5, r7, pc}
 8001d64:	08018c0c 	.word	0x08018c0c
 8001d68:	240008a9 	.word	0x240008a9
 8001d6c:	08018c18 	.word	0x08018c18
 8001d70:	08018c2c 	.word	0x08018c2c
 8001d74:	08018c38 	.word	0x08018c38
 8001d78:	08018c5c 	.word	0x08018c5c
 8001d7c:	08018c6c 	.word	0x08018c6c
 8001d80:	08018c90 	.word	0x08018c90
 8001d84:	24000850 	.word	0x24000850
 8001d88:	08018c9c 	.word	0x08018c9c
 8001d8c:	08018ca8 	.word	0x08018ca8
 8001d90:	08018cdc 	.word	0x08018cdc
 8001d94:	08018cf8 	.word	0x08018cf8
 8001d98:	08018d10 	.word	0x08018d10
 8001d9c:	08018d34 	.word	0x08018d34
 8001da0:	24000890 	.word	0x24000890
 8001da4:	08018a58 	.word	0x08018a58
 8001da8:	24000fbc 	.word	0x24000fbc

08001dac <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b084      	sub	sp, #16
 8001db0:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001db2:	463b      	mov	r3, r7
 8001db4:	2200      	movs	r2, #0
 8001db6:	601a      	str	r2, [r3, #0]
 8001db8:	605a      	str	r2, [r3, #4]
 8001dba:	609a      	str	r2, [r3, #8]
 8001dbc:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001dbe:	f002 fb5f 	bl	8004480 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001dce:	231f      	movs	r3, #31
 8001dd0:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001dd2:	2387      	movs	r3, #135	@ 0x87
 8001dd4:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001dde:	2301      	movs	r3, #1
 8001de0:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001de2:	2301      	movs	r3, #1
 8001de4:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001de6:	2300      	movs	r3, #0
 8001de8:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001dea:	2300      	movs	r3, #0
 8001dec:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001dee:	463b      	mov	r3, r7
 8001df0:	4618      	mov	r0, r3
 8001df2:	f002 fb7d 	bl	80044f0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001df6:	2004      	movs	r0, #4
 8001df8:	f002 fb5a 	bl	80044b0 <HAL_MPU_Enable>

}
 8001dfc:	bf00      	nop
 8001dfe:	3710      	adds	r7, #16
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}

08001e04 <QSPI_WriteEnable>:
#include "stdio.h"

extern QSPI_HandleTypeDef hqspi;

// --- Вспомогательные функции для STM32H7 ---
static void QSPI_WriteEnable(void) {
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b08e      	sub	sp, #56	@ 0x38
 8001e08:	af00      	add	r7, sp, #0
    QSPI_CommandTypeDef cmd = {0};
 8001e0a:	463b      	mov	r3, r7
 8001e0c:	2238      	movs	r2, #56	@ 0x38
 8001e0e:	2100      	movs	r1, #0
 8001e10:	4618      	mov	r0, r3
 8001e12:	f012 fbf9 	bl	8014608 <memset>

    cmd.Instruction = W25Q_WRITE_ENABLE;
 8001e16:	2306      	movs	r3, #6
 8001e18:	603b      	str	r3, [r7, #0]
    cmd.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8001e1a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e1e:	61bb      	str	r3, [r7, #24]
    cmd.AddressMode = QSPI_ADDRESS_NONE;
 8001e20:	2300      	movs	r3, #0
 8001e22:	61fb      	str	r3, [r7, #28]
    cmd.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001e24:	2300      	movs	r3, #0
 8001e26:	623b      	str	r3, [r7, #32]
    cmd.DataMode = QSPI_DATA_NONE;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	627b      	str	r3, [r7, #36]	@ 0x24
    cmd.DummyCycles = 0;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	617b      	str	r3, [r7, #20]
    cmd.DdrMode = QSPI_DDR_MODE_DISABLE;
 8001e30:	2300      	movs	r3, #0
 8001e32:	62fb      	str	r3, [r7, #44]	@ 0x2c
    cmd.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8001e34:	2300      	movs	r3, #0
 8001e36:	633b      	str	r3, [r7, #48]	@ 0x30
    cmd.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	637b      	str	r3, [r7, #52]	@ 0x34

    if (HAL_QSPI_Command(&hqspi, &cmd, HAL_MAX_DELAY) != HAL_OK) {
 8001e3c:	463b      	mov	r3, r7
 8001e3e:	f04f 32ff 	mov.w	r2, #4294967295
 8001e42:	4619      	mov	r1, r3
 8001e44:	4803      	ldr	r0, [pc, #12]	@ (8001e54 <QSPI_WriteEnable+0x50>)
 8001e46:	f006 fac9 	bl	80083dc <HAL_QSPI_Command>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
        return;
    }
}
 8001e4e:	3738      	adds	r7, #56	@ 0x38
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	240008ac 	.word	0x240008ac

08001e58 <QSPI_ReadStatus>:

static uint8_t QSPI_ReadStatus(void) {
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b090      	sub	sp, #64	@ 0x40
 8001e5c:	af00      	add	r7, sp, #0
    QSPI_CommandTypeDef cmd = {0};
 8001e5e:	f107 0308 	add.w	r3, r7, #8
 8001e62:	2238      	movs	r2, #56	@ 0x38
 8001e64:	2100      	movs	r1, #0
 8001e66:	4618      	mov	r0, r3
 8001e68:	f012 fbce 	bl	8014608 <memset>
    uint8_t status = 0;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	71fb      	strb	r3, [r7, #7]

    cmd.Instruction = W25Q_READ_STATUS_REG;
 8001e70:	2305      	movs	r3, #5
 8001e72:	60bb      	str	r3, [r7, #8]
    cmd.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8001e74:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e78:	623b      	str	r3, [r7, #32]
    cmd.AddressMode = QSPI_ADDRESS_NONE;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	627b      	str	r3, [r7, #36]	@ 0x24
    cmd.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	62bb      	str	r3, [r7, #40]	@ 0x28
    cmd.DataMode = QSPI_DATA_1_LINE;
 8001e82:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001e86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    cmd.NbData = 1;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	633b      	str	r3, [r7, #48]	@ 0x30
    cmd.DummyCycles = 0;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	61fb      	str	r3, [r7, #28]
    cmd.DdrMode = QSPI_DDR_MODE_DISABLE;
 8001e90:	2300      	movs	r3, #0
 8001e92:	637b      	str	r3, [r7, #52]	@ 0x34
    cmd.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8001e94:	2300      	movs	r3, #0
 8001e96:	63bb      	str	r3, [r7, #56]	@ 0x38
    cmd.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (HAL_QSPI_Command(&hqspi, &cmd, HAL_MAX_DELAY) != HAL_OK) {
 8001e9c:	f107 0308 	add.w	r3, r7, #8
 8001ea0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	480c      	ldr	r0, [pc, #48]	@ (8001ed8 <QSPI_ReadStatus+0x80>)
 8001ea8:	f006 fa98 	bl	80083dc <HAL_QSPI_Command>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d001      	beq.n	8001eb6 <QSPI_ReadStatus+0x5e>
        return 0xFF;
 8001eb2:	23ff      	movs	r3, #255	@ 0xff
 8001eb4:	e00c      	b.n	8001ed0 <QSPI_ReadStatus+0x78>
    }

    if (HAL_QSPI_Receive(&hqspi, &status, HAL_MAX_DELAY) != HAL_OK) {
 8001eb6:	1dfb      	adds	r3, r7, #7
 8001eb8:	f04f 32ff 	mov.w	r2, #4294967295
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	4806      	ldr	r0, [pc, #24]	@ (8001ed8 <QSPI_ReadStatus+0x80>)
 8001ec0:	f006 fb7c 	bl	80085bc <HAL_QSPI_Receive>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d001      	beq.n	8001ece <QSPI_ReadStatus+0x76>
        return 0xFF;
 8001eca:	23ff      	movs	r3, #255	@ 0xff
 8001ecc:	e000      	b.n	8001ed0 <QSPI_ReadStatus+0x78>
    }

    return status;
 8001ece:	79fb      	ldrb	r3, [r7, #7]
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	3740      	adds	r7, #64	@ 0x40
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	240008ac 	.word	0x240008ac

08001edc <QSPI_WaitForWriteEnd>:

static void QSPI_WaitForWriteEnd(void) {
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0
    uint8_t status;
    do {
        status = QSPI_ReadStatus();
 8001ee2:	f7ff ffb9 	bl	8001e58 <QSPI_ReadStatus>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	71fb      	strb	r3, [r7, #7]
    } while (status & 0x01);
 8001eea:	79fb      	ldrb	r3, [r7, #7]
 8001eec:	f003 0301 	and.w	r3, r3, #1
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d1f6      	bne.n	8001ee2 <QSPI_WaitForWriteEnd+0x6>
}
 8001ef4:	bf00      	nop
 8001ef6:	bf00      	nop
 8001ef8:	3708      	adds	r7, #8
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}

08001efe <QSPI_Flash_Init>:

// --- Публичный API ---
bool QSPI_Flash_Init(void) {
 8001efe:	b580      	push	{r7, lr}
 8001f00:	b082      	sub	sp, #8
 8001f02:	af00      	add	r7, sp, #0
    // Проверим JEDEC ID
    uint32_t jedec_id = QSPI_Flash_ReadJEDECID();
 8001f04:	f000 f806 	bl	8001f14 <QSPI_Flash_ReadJEDECID>
 8001f08:	6078      	str	r0, [r7, #4]
    /*
    if ((jedec_id >> 16) != 0xEF || ((jedec_id >> 8) & 0xFF) != 0x40) {
        return false;
    }
    */
    return true;
 8001f0a:	2301      	movs	r3, #1
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3708      	adds	r7, #8
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}

08001f14 <QSPI_Flash_ReadJEDECID>:

uint32_t QSPI_Flash_ReadJEDECID(void) {
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b090      	sub	sp, #64	@ 0x40
 8001f18:	af00      	add	r7, sp, #0
    QSPI_CommandTypeDef cmd = {0};
 8001f1a:	f107 0308 	add.w	r3, r7, #8
 8001f1e:	2238      	movs	r2, #56	@ 0x38
 8001f20:	2100      	movs	r1, #0
 8001f22:	4618      	mov	r0, r3
 8001f24:	f012 fb70 	bl	8014608 <memset>
    uint8_t id[3] = {0};
 8001f28:	1d3b      	adds	r3, r7, #4
 8001f2a:	2100      	movs	r1, #0
 8001f2c:	460a      	mov	r2, r1
 8001f2e:	801a      	strh	r2, [r3, #0]
 8001f30:	460a      	mov	r2, r1
 8001f32:	709a      	strb	r2, [r3, #2]

    cmd.Instruction = W25Q_JEDEC_ID;
 8001f34:	239f      	movs	r3, #159	@ 0x9f
 8001f36:	60bb      	str	r3, [r7, #8]
    cmd.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8001f38:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f3c:	623b      	str	r3, [r7, #32]
    cmd.AddressMode = QSPI_ADDRESS_NONE;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	627b      	str	r3, [r7, #36]	@ 0x24
    cmd.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001f42:	2300      	movs	r3, #0
 8001f44:	62bb      	str	r3, [r7, #40]	@ 0x28
    cmd.DataMode = QSPI_DATA_1_LINE;
 8001f46:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001f4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    cmd.NbData = 3;
 8001f4c:	2303      	movs	r3, #3
 8001f4e:	633b      	str	r3, [r7, #48]	@ 0x30
    cmd.DummyCycles = 0;
 8001f50:	2300      	movs	r3, #0
 8001f52:	61fb      	str	r3, [r7, #28]
    cmd.DdrMode = QSPI_DDR_MODE_DISABLE;
 8001f54:	2300      	movs	r3, #0
 8001f56:	637b      	str	r3, [r7, #52]	@ 0x34
    cmd.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	63bb      	str	r3, [r7, #56]	@ 0x38
    cmd.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (HAL_QSPI_Command(&hqspi, &cmd, HAL_MAX_DELAY) != HAL_OK) {
 8001f60:	f107 0308 	add.w	r3, r7, #8
 8001f64:	f04f 32ff 	mov.w	r2, #4294967295
 8001f68:	4619      	mov	r1, r3
 8001f6a:	4810      	ldr	r0, [pc, #64]	@ (8001fac <QSPI_Flash_ReadJEDECID+0x98>)
 8001f6c:	f006 fa36 	bl	80083dc <HAL_QSPI_Command>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d002      	beq.n	8001f7c <QSPI_Flash_ReadJEDECID+0x68>
        return 0xFFFFFFFF;
 8001f76:	f04f 33ff 	mov.w	r3, #4294967295
 8001f7a:	e013      	b.n	8001fa4 <QSPI_Flash_ReadJEDECID+0x90>
    }

    if (HAL_QSPI_Receive(&hqspi, id, HAL_MAX_DELAY) != HAL_OK) {
 8001f7c:	1d3b      	adds	r3, r7, #4
 8001f7e:	f04f 32ff 	mov.w	r2, #4294967295
 8001f82:	4619      	mov	r1, r3
 8001f84:	4809      	ldr	r0, [pc, #36]	@ (8001fac <QSPI_Flash_ReadJEDECID+0x98>)
 8001f86:	f006 fb19 	bl	80085bc <HAL_QSPI_Receive>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d002      	beq.n	8001f96 <QSPI_Flash_ReadJEDECID+0x82>
        return 0xFFFFFFFF;
 8001f90:	f04f 33ff 	mov.w	r3, #4294967295
 8001f94:	e006      	b.n	8001fa4 <QSPI_Flash_ReadJEDECID+0x90>
    }

    return (id[0] << 16) | (id[1] << 8) | id[2];
 8001f96:	793b      	ldrb	r3, [r7, #4]
 8001f98:	041a      	lsls	r2, r3, #16
 8001f9a:	797b      	ldrb	r3, [r7, #5]
 8001f9c:	021b      	lsls	r3, r3, #8
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	79ba      	ldrb	r2, [r7, #6]
 8001fa2:	4313      	orrs	r3, r2
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	3740      	adds	r7, #64	@ 0x40
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	240008ac 	.word	0x240008ac

08001fb0 <QSPI_Flash_EraseSector>:

void QSPI_Flash_EraseSector(uint32_t address) {
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b090      	sub	sp, #64	@ 0x40
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef cmd = {0};
 8001fb8:	f107 0308 	add.w	r3, r7, #8
 8001fbc:	2238      	movs	r2, #56	@ 0x38
 8001fbe:	2100      	movs	r1, #0
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f012 fb21 	bl	8014608 <memset>

    address &= ~(4096UL - 1);
 8001fc6:	687a      	ldr	r2, [r7, #4]
 8001fc8:	4b15      	ldr	r3, [pc, #84]	@ (8002020 <QSPI_Flash_EraseSector+0x70>)
 8001fca:	4013      	ands	r3, r2
 8001fcc:	607b      	str	r3, [r7, #4]

    QSPI_WriteEnable();
 8001fce:	f7ff ff19 	bl	8001e04 <QSPI_WriteEnable>

    cmd.Instruction = W25Q_SECTOR_ERASE;
 8001fd2:	2320      	movs	r3, #32
 8001fd4:	60bb      	str	r3, [r7, #8]
    cmd.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8001fd6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001fda:	623b      	str	r3, [r7, #32]
    cmd.AddressMode = QSPI_ADDRESS_1_LINE;
 8001fdc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001fe0:	627b      	str	r3, [r7, #36]	@ 0x24
    cmd.AddressSize = QSPI_ADDRESS_24_BITS;
 8001fe2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001fe6:	617b      	str	r3, [r7, #20]
    cmd.Address = address;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	60fb      	str	r3, [r7, #12]
    cmd.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001fec:	2300      	movs	r3, #0
 8001fee:	62bb      	str	r3, [r7, #40]	@ 0x28
    cmd.DataMode = QSPI_DATA_NONE;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    cmd.DummyCycles = 0;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	61fb      	str	r3, [r7, #28]
    cmd.DdrMode = QSPI_DDR_MODE_DISABLE;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	637b      	str	r3, [r7, #52]	@ 0x34
    cmd.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	63bb      	str	r3, [r7, #56]	@ 0x38
    cmd.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8002000:	2300      	movs	r3, #0
 8002002:	63fb      	str	r3, [r7, #60]	@ 0x3c

    HAL_QSPI_Command(&hqspi, &cmd, HAL_MAX_DELAY);
 8002004:	f107 0308 	add.w	r3, r7, #8
 8002008:	f04f 32ff 	mov.w	r2, #4294967295
 800200c:	4619      	mov	r1, r3
 800200e:	4805      	ldr	r0, [pc, #20]	@ (8002024 <QSPI_Flash_EraseSector+0x74>)
 8002010:	f006 f9e4 	bl	80083dc <HAL_QSPI_Command>
    QSPI_WaitForWriteEnd();
 8002014:	f7ff ff62 	bl	8001edc <QSPI_WaitForWriteEnd>
}
 8002018:	bf00      	nop
 800201a:	3740      	adds	r7, #64	@ 0x40
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}
 8002020:	fffff000 	.word	0xfffff000
 8002024:	240008ac 	.word	0x240008ac

08002028 <QSPI_Flash_WritePage>:

void QSPI_Flash_WritePage(uint32_t address, const uint8_t *data, uint32_t len) {
 8002028:	b580      	push	{r7, lr}
 800202a:	b098      	sub	sp, #96	@ 0x60
 800202c:	af00      	add	r7, sp, #0
 800202e:	60f8      	str	r0, [r7, #12]
 8002030:	60b9      	str	r1, [r7, #8]
 8002032:	607a      	str	r2, [r7, #4]
    if(len == 0) return;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d06d      	beq.n	8002116 <QSPI_Flash_WritePage+0xee>
    if(len > 256) len = 256;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002040:	d902      	bls.n	8002048 <QSPI_Flash_WritePage+0x20>
 8002042:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002046:	607b      	str	r3, [r7, #4]

    QSPI_CommandTypeDef cmd = {0};
 8002048:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800204c:	2238      	movs	r2, #56	@ 0x38
 800204e:	2100      	movs	r1, #0
 8002050:	4618      	mov	r0, r3
 8002052:	f012 fad9 	bl	8014608 <memset>
    QSPI_AutoPollingTypeDef config = {0};
 8002056:	f107 0310 	add.w	r3, r7, #16
 800205a:	2200      	movs	r2, #0
 800205c:	601a      	str	r2, [r3, #0]
 800205e:	605a      	str	r2, [r3, #4]
 8002060:	609a      	str	r2, [r3, #8]
 8002062:	60da      	str	r2, [r3, #12]
 8002064:	611a      	str	r2, [r3, #16]
 8002066:	615a      	str	r2, [r3, #20]

    QSPI_WriteEnable();
 8002068:	f7ff fecc 	bl	8001e04 <QSPI_WriteEnable>

    cmd.Instruction = W25Q_PAGE_PROGRAM;
 800206c:	2302      	movs	r3, #2
 800206e:	62bb      	str	r3, [r7, #40]	@ 0x28
    cmd.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8002070:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002074:	643b      	str	r3, [r7, #64]	@ 0x40
    cmd.AddressMode = QSPI_ADDRESS_1_LINE;
 8002076:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800207a:	647b      	str	r3, [r7, #68]	@ 0x44
    cmd.AddressSize = QSPI_ADDRESS_24_BITS;
 800207c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002080:	637b      	str	r3, [r7, #52]	@ 0x34
    cmd.Address = address;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	62fb      	str	r3, [r7, #44]	@ 0x2c
    cmd.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8002086:	2300      	movs	r3, #0
 8002088:	64bb      	str	r3, [r7, #72]	@ 0x48
    cmd.DataMode = QSPI_DATA_1_LINE;
 800208a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800208e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    cmd.NbData = len;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	653b      	str	r3, [r7, #80]	@ 0x50
    cmd.DummyCycles = 0;
 8002094:	2300      	movs	r3, #0
 8002096:	63fb      	str	r3, [r7, #60]	@ 0x3c
    cmd.DdrMode = QSPI_DDR_MODE_DISABLE;
 8002098:	2300      	movs	r3, #0
 800209a:	657b      	str	r3, [r7, #84]	@ 0x54
    cmd.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 800209c:	2300      	movs	r3, #0
 800209e:	65bb      	str	r3, [r7, #88]	@ 0x58
    cmd.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 80020a0:	2300      	movs	r3, #0
 80020a2:	65fb      	str	r3, [r7, #92]	@ 0x5c

    HAL_QSPI_Command(&hqspi, &cmd, HAL_MAX_DELAY);
 80020a4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80020a8:	f04f 32ff 	mov.w	r2, #4294967295
 80020ac:	4619      	mov	r1, r3
 80020ae:	481c      	ldr	r0, [pc, #112]	@ (8002120 <QSPI_Flash_WritePage+0xf8>)
 80020b0:	f006 f994 	bl	80083dc <HAL_QSPI_Command>
    HAL_QSPI_Transmit(&hqspi, (uint8_t*)data, HAL_MAX_DELAY);
 80020b4:	f04f 32ff 	mov.w	r2, #4294967295
 80020b8:	68b9      	ldr	r1, [r7, #8]
 80020ba:	4819      	ldr	r0, [pc, #100]	@ (8002120 <QSPI_Flash_WritePage+0xf8>)
 80020bc:	f006 f9ec 	bl	8008498 <HAL_QSPI_Transmit>

    config.Match = 0x00;
 80020c0:	2300      	movs	r3, #0
 80020c2:	613b      	str	r3, [r7, #16]
    config.Mask = 0x01;
 80020c4:	2301      	movs	r3, #1
 80020c6:	617b      	str	r3, [r7, #20]
    config.MatchMode = QSPI_MATCH_MODE_AND;
 80020c8:	2300      	movs	r3, #0
 80020ca:	623b      	str	r3, [r7, #32]
    config.Interval = 0x10;
 80020cc:	2310      	movs	r3, #16
 80020ce:	61bb      	str	r3, [r7, #24]
    config.StatusBytesSize = 1;
 80020d0:	2301      	movs	r3, #1
 80020d2:	61fb      	str	r3, [r7, #28]
    config.AutomaticStop = QSPI_AUTOMATIC_STOP_ENABLE;
 80020d4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80020d8:	627b      	str	r3, [r7, #36]	@ 0x24

    cmd.Instruction = W25Q_READ_STATUS_REG;
 80020da:	2305      	movs	r3, #5
 80020dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    cmd.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 80020de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80020e2:	643b      	str	r3, [r7, #64]	@ 0x40
    cmd.AddressMode = QSPI_ADDRESS_NONE;
 80020e4:	2300      	movs	r3, #0
 80020e6:	647b      	str	r3, [r7, #68]	@ 0x44
    cmd.DataMode = QSPI_DATA_1_LINE;
 80020e8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80020ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
    cmd.NbData = 1;
 80020ee:	2301      	movs	r3, #1
 80020f0:	653b      	str	r3, [r7, #80]	@ 0x50
    cmd.DummyCycles = 0;
 80020f2:	2300      	movs	r3, #0
 80020f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    cmd.DdrMode = QSPI_DDR_MODE_DISABLE;
 80020f6:	2300      	movs	r3, #0
 80020f8:	657b      	str	r3, [r7, #84]	@ 0x54
    cmd.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 80020fa:	2300      	movs	r3, #0
 80020fc:	65bb      	str	r3, [r7, #88]	@ 0x58
    cmd.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 80020fe:	2300      	movs	r3, #0
 8002100:	65fb      	str	r3, [r7, #92]	@ 0x5c

    HAL_QSPI_AutoPolling(&hqspi, &cmd, &config, HAL_MAX_DELAY);
 8002102:	f107 0210 	add.w	r2, r7, #16
 8002106:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800210a:	f04f 33ff 	mov.w	r3, #4294967295
 800210e:	4804      	ldr	r0, [pc, #16]	@ (8002120 <QSPI_Flash_WritePage+0xf8>)
 8002110:	f006 faf1 	bl	80086f6 <HAL_QSPI_AutoPolling>
 8002114:	e000      	b.n	8002118 <QSPI_Flash_WritePage+0xf0>
    if(len == 0) return;
 8002116:	bf00      	nop
}
 8002118:	3760      	adds	r7, #96	@ 0x60
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	240008ac 	.word	0x240008ac

08002124 <QSPI_Flash_WriteBuffer>:

void QSPI_Flash_WriteBuffer(uint32_t address, const uint8_t *data, uint32_t len) {
 8002124:	b580      	push	{r7, lr}
 8002126:	b088      	sub	sp, #32
 8002128:	af00      	add	r7, sp, #0
 800212a:	60f8      	str	r0, [r7, #12]
 800212c:	60b9      	str	r1, [r7, #8]
 800212e:	607a      	str	r2, [r7, #4]
    uint32_t page_addr = address;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	61bb      	str	r3, [r7, #24]
    uint32_t num_of_page = len / 256;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	0a1b      	lsrs	r3, r3, #8
 8002138:	617b      	str	r3, [r7, #20]
    uint32_t num_of_single = len % 256;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	b2db      	uxtb	r3, r3
 800213e:	613b      	str	r3, [r7, #16]
    uint32_t idx = 0;
 8002140:	2300      	movs	r3, #0
 8002142:	61fb      	str	r3, [r7, #28]

    for(; idx < num_of_page; idx++) {
 8002144:	e00f      	b.n	8002166 <QSPI_Flash_WriteBuffer+0x42>
        QSPI_Flash_WritePage(page_addr + (idx * 256), data + (idx * 256), 256);
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	021a      	lsls	r2, r3, #8
 800214a:	69bb      	ldr	r3, [r7, #24]
 800214c:	18d0      	adds	r0, r2, r3
 800214e:	69fb      	ldr	r3, [r7, #28]
 8002150:	021b      	lsls	r3, r3, #8
 8002152:	68ba      	ldr	r2, [r7, #8]
 8002154:	4413      	add	r3, r2
 8002156:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800215a:	4619      	mov	r1, r3
 800215c:	f7ff ff64 	bl	8002028 <QSPI_Flash_WritePage>
    for(; idx < num_of_page; idx++) {
 8002160:	69fb      	ldr	r3, [r7, #28]
 8002162:	3301      	adds	r3, #1
 8002164:	61fb      	str	r3, [r7, #28]
 8002166:	69fa      	ldr	r2, [r7, #28]
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	429a      	cmp	r2, r3
 800216c:	d3eb      	bcc.n	8002146 <QSPI_Flash_WriteBuffer+0x22>
    }

    if(num_of_single != 0) {
 800216e:	693b      	ldr	r3, [r7, #16]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d00b      	beq.n	800218c <QSPI_Flash_WriteBuffer+0x68>
        QSPI_Flash_WritePage(page_addr + (num_of_page * 256), data + (num_of_page * 256), num_of_single);
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	021a      	lsls	r2, r3, #8
 8002178:	69bb      	ldr	r3, [r7, #24]
 800217a:	18d0      	adds	r0, r2, r3
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	021b      	lsls	r3, r3, #8
 8002180:	68ba      	ldr	r2, [r7, #8]
 8002182:	4413      	add	r3, r2
 8002184:	693a      	ldr	r2, [r7, #16]
 8002186:	4619      	mov	r1, r3
 8002188:	f7ff ff4e 	bl	8002028 <QSPI_Flash_WritePage>
    }
}
 800218c:	bf00      	nop
 800218e:	3720      	adds	r7, #32
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}

08002194 <QSPI_Flash_ReadBuffer>:

void QSPI_Flash_ReadBuffer(uint32_t address, uint8_t *data, uint32_t len) {
 8002194:	b580      	push	{r7, lr}
 8002196:	b092      	sub	sp, #72	@ 0x48
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	607a      	str	r2, [r7, #4]
    QSPI_CommandTypeDef cmd = {0};
 80021a0:	f107 0310 	add.w	r3, r7, #16
 80021a4:	2238      	movs	r2, #56	@ 0x38
 80021a6:	2100      	movs	r1, #0
 80021a8:	4618      	mov	r0, r3
 80021aa:	f012 fa2d 	bl	8014608 <memset>
   // uint32_t tickstart = HAL_GetTick();

    cmd.Instruction = W25Q_READ_DATA;
 80021ae:	2303      	movs	r3, #3
 80021b0:	613b      	str	r3, [r7, #16]
    cmd.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 80021b2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    cmd.AddressMode = QSPI_ADDRESS_1_LINE;
 80021b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80021bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    cmd.AddressSize = QSPI_ADDRESS_24_BITS;
 80021be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80021c2:	61fb      	str	r3, [r7, #28]
    cmd.Address = address;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	617b      	str	r3, [r7, #20]
    cmd.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80021c8:	2300      	movs	r3, #0
 80021ca:	633b      	str	r3, [r7, #48]	@ 0x30
    cmd.DataMode = QSPI_DATA_1_LINE;
 80021cc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80021d0:	637b      	str	r3, [r7, #52]	@ 0x34
    cmd.NbData = len;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	63bb      	str	r3, [r7, #56]	@ 0x38
    cmd.DummyCycles = 0;
 80021d6:	2300      	movs	r3, #0
 80021d8:	627b      	str	r3, [r7, #36]	@ 0x24
    cmd.DdrMode = QSPI_DDR_MODE_DISABLE;
 80021da:	2300      	movs	r3, #0
 80021dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    cmd.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 80021de:	2300      	movs	r3, #0
 80021e0:	643b      	str	r3, [r7, #64]	@ 0x40
    cmd.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 80021e2:	2300      	movs	r3, #0
 80021e4:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(&hqspi, &cmd, 5000) != HAL_OK) {  // Таймаут 1000ms
 80021e6:	f107 0310 	add.w	r3, r7, #16
 80021ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021ee:	4619      	mov	r1, r3
 80021f0:	480d      	ldr	r0, [pc, #52]	@ (8002228 <QSPI_Flash_ReadBuffer+0x94>)
 80021f2:	f006 f8f3 	bl	80083dc <HAL_QSPI_Command>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d004      	beq.n	8002206 <QSPI_Flash_ReadBuffer+0x72>
        Debug_Print(LOG_LEVEL_ERROR, "QSPI command timeout!\r\n");
 80021fc:	490b      	ldr	r1, [pc, #44]	@ (800222c <QSPI_Flash_ReadBuffer+0x98>)
 80021fe:	2000      	movs	r0, #0
 8002200:	f7fe fe8c 	bl	8000f1c <Debug_Print>
        return;
 8002204:	e00d      	b.n	8002222 <QSPI_Flash_ReadBuffer+0x8e>
    }

    if (HAL_QSPI_Receive(&hqspi, data, 5000) != HAL_OK) {  // Таймаут 1000ms
 8002206:	f241 3288 	movw	r2, #5000	@ 0x1388
 800220a:	68b9      	ldr	r1, [r7, #8]
 800220c:	4806      	ldr	r0, [pc, #24]	@ (8002228 <QSPI_Flash_ReadBuffer+0x94>)
 800220e:	f006 f9d5 	bl	80085bc <HAL_QSPI_Receive>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d004      	beq.n	8002222 <QSPI_Flash_ReadBuffer+0x8e>
        Debug_Print(LOG_LEVEL_ERROR, "QSPI receive timeout!\r\n");
 8002218:	4905      	ldr	r1, [pc, #20]	@ (8002230 <QSPI_Flash_ReadBuffer+0x9c>)
 800221a:	2000      	movs	r0, #0
 800221c:	f7fe fe7e 	bl	8000f1c <Debug_Print>
        return;
 8002220:	bf00      	nop
    }
}
 8002222:	3748      	adds	r7, #72	@ 0x48
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}
 8002228:	240008ac 	.word	0x240008ac
 800222c:	08018d50 	.word	0x08018d50
 8002230:	08018d68 	.word	0x08018d68

08002234 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
	 hqspi.Instance = QUADSPI;
 8002238:	4b12      	ldr	r3, [pc, #72]	@ (8002284 <MX_QUADSPI_Init+0x50>)
 800223a:	4a13      	ldr	r2, [pc, #76]	@ (8002288 <MX_QUADSPI_Init+0x54>)
 800223c:	601a      	str	r2, [r3, #0]
	 hqspi.Init.ClockPrescaler = 8;           // было 2 — слишком быстро!
 800223e:	4b11      	ldr	r3, [pc, #68]	@ (8002284 <MX_QUADSPI_Init+0x50>)
 8002240:	2208      	movs	r2, #8
 8002242:	605a      	str	r2, [r3, #4]
	 hqspi.Init.FifoThreshold = 1;
 8002244:	4b0f      	ldr	r3, [pc, #60]	@ (8002284 <MX_QUADSPI_Init+0x50>)
 8002246:	2201      	movs	r2, #1
 8002248:	609a      	str	r2, [r3, #8]
	 hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE; // лучше для высоких частот
 800224a:	4b0e      	ldr	r3, [pc, #56]	@ (8002284 <MX_QUADSPI_Init+0x50>)
 800224c:	2210      	movs	r2, #16
 800224e:	60da      	str	r2, [r3, #12]
	 hqspi.Init.FlashSize = 23;               // для 8MB (2^(23+1)=16MB? обычно 23 для 8MB)
 8002250:	4b0c      	ldr	r3, [pc, #48]	@ (8002284 <MX_QUADSPI_Init+0x50>)
 8002252:	2217      	movs	r2, #23
 8002254:	611a      	str	r2, [r3, #16]
	 hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_5_CYCLE; // больше времени на CS
 8002256:	4b0b      	ldr	r3, [pc, #44]	@ (8002284 <MX_QUADSPI_Init+0x50>)
 8002258:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800225c:	615a      	str	r2, [r3, #20]
	 hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 800225e:	4b09      	ldr	r3, [pc, #36]	@ (8002284 <MX_QUADSPI_Init+0x50>)
 8002260:	2200      	movs	r2, #0
 8002262:	619a      	str	r2, [r3, #24]
	 hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8002264:	4b07      	ldr	r3, [pc, #28]	@ (8002284 <MX_QUADSPI_Init+0x50>)
 8002266:	2200      	movs	r2, #0
 8002268:	61da      	str	r2, [r3, #28]
	 hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 800226a:	4b06      	ldr	r3, [pc, #24]	@ (8002284 <MX_QUADSPI_Init+0x50>)
 800226c:	2200      	movs	r2, #0
 800226e:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8002270:	4804      	ldr	r0, [pc, #16]	@ (8002284 <MX_QUADSPI_Init+0x50>)
 8002272:	f006 f83f 	bl	80082f4 <HAL_QSPI_Init>
 8002276:	4603      	mov	r3, r0
 8002278:	2b00      	cmp	r3, #0
 800227a:	d001      	beq.n	8002280 <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 800227c:	f7ff fad0 	bl	8001820 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8002280:	bf00      	nop
 8002282:	bd80      	pop	{r7, pc}
 8002284:	240008ac 	.word	0x240008ac
 8002288:	52005000 	.word	0x52005000

0800228c <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b0bc      	sub	sp, #240	@ 0xf0
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002294:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002298:	2200      	movs	r2, #0
 800229a:	601a      	str	r2, [r3, #0]
 800229c:	605a      	str	r2, [r3, #4]
 800229e:	609a      	str	r2, [r3, #8]
 80022a0:	60da      	str	r2, [r3, #12]
 80022a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80022a4:	f107 0318 	add.w	r3, r7, #24
 80022a8:	22c0      	movs	r2, #192	@ 0xc0
 80022aa:	2100      	movs	r1, #0
 80022ac:	4618      	mov	r0, r3
 80022ae:	f012 f9ab 	bl	8014608 <memset>
  if(qspiHandle->Instance==QUADSPI)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a55      	ldr	r2, [pc, #340]	@ (800240c <HAL_QSPI_MspInit+0x180>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	f040 80a3 	bne.w	8002404 <HAL_QSPI_MspInit+0x178>

  /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 80022be:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80022c2:	f04f 0300 	mov.w	r3, #0
 80022c6:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 80022ca:	2300      	movs	r3, #0
 80022cc:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022ce:	f107 0318 	add.w	r3, r7, #24
 80022d2:	4618      	mov	r0, r3
 80022d4:	f007 fc48 	bl	8009b68 <HAL_RCCEx_PeriphCLKConfig>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d001      	beq.n	80022e2 <HAL_QSPI_MspInit+0x56>
    {
      Error_Handler();
 80022de:	f7ff fa9f 	bl	8001820 <Error_Handler>
    }

    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80022e2:	4b4b      	ldr	r3, [pc, #300]	@ (8002410 <HAL_QSPI_MspInit+0x184>)
 80022e4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80022e8:	4a49      	ldr	r2, [pc, #292]	@ (8002410 <HAL_QSPI_MspInit+0x184>)
 80022ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022ee:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80022f2:	4b47      	ldr	r3, [pc, #284]	@ (8002410 <HAL_QSPI_MspInit+0x184>)
 80022f4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80022f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022fc:	617b      	str	r3, [r7, #20]
 80022fe:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002300:	4b43      	ldr	r3, [pc, #268]	@ (8002410 <HAL_QSPI_MspInit+0x184>)
 8002302:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002306:	4a42      	ldr	r2, [pc, #264]	@ (8002410 <HAL_QSPI_MspInit+0x184>)
 8002308:	f043 0310 	orr.w	r3, r3, #16
 800230c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002310:	4b3f      	ldr	r3, [pc, #252]	@ (8002410 <HAL_QSPI_MspInit+0x184>)
 8002312:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002316:	f003 0310 	and.w	r3, r3, #16
 800231a:	613b      	str	r3, [r7, #16]
 800231c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800231e:	4b3c      	ldr	r3, [pc, #240]	@ (8002410 <HAL_QSPI_MspInit+0x184>)
 8002320:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002324:	4a3a      	ldr	r2, [pc, #232]	@ (8002410 <HAL_QSPI_MspInit+0x184>)
 8002326:	f043 0302 	orr.w	r3, r3, #2
 800232a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800232e:	4b38      	ldr	r3, [pc, #224]	@ (8002410 <HAL_QSPI_MspInit+0x184>)
 8002330:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002334:	f003 0302 	and.w	r3, r3, #2
 8002338:	60fb      	str	r3, [r7, #12]
 800233a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800233c:	4b34      	ldr	r3, [pc, #208]	@ (8002410 <HAL_QSPI_MspInit+0x184>)
 800233e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002342:	4a33      	ldr	r2, [pc, #204]	@ (8002410 <HAL_QSPI_MspInit+0x184>)
 8002344:	f043 0308 	orr.w	r3, r3, #8
 8002348:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800234c:	4b30      	ldr	r3, [pc, #192]	@ (8002410 <HAL_QSPI_MspInit+0x184>)
 800234e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002352:	f003 0308 	and.w	r3, r3, #8
 8002356:	60bb      	str	r3, [r7, #8]
 8002358:	68bb      	ldr	r3, [r7, #8]
    PD11     ------> QUADSPI_BK1_IO0
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PB6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800235a:	2304      	movs	r3, #4
 800235c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002360:	2302      	movs	r3, #2
 8002362:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002366:	2300      	movs	r3, #0
 8002368:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800236c:	2300      	movs	r3, #0
 800236e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002372:	2309      	movs	r3, #9
 8002374:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002378:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800237c:	4619      	mov	r1, r3
 800237e:	4825      	ldr	r0, [pc, #148]	@ (8002414 <HAL_QSPI_MspInit+0x188>)
 8002380:	f004 fb1c 	bl	80069bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002384:	2304      	movs	r3, #4
 8002386:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800238a:	2302      	movs	r3, #2
 800238c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002390:	2300      	movs	r3, #0
 8002392:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002396:	2300      	movs	r3, #0
 8002398:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800239c:	2309      	movs	r3, #9
 800239e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023a2:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80023a6:	4619      	mov	r1, r3
 80023a8:	481b      	ldr	r0, [pc, #108]	@ (8002418 <HAL_QSPI_MspInit+0x18c>)
 80023aa:	f004 fb07 	bl	80069bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 80023ae:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 80023b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b6:	2302      	movs	r3, #2
 80023b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023bc:	2300      	movs	r3, #0
 80023be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023c2:	2300      	movs	r3, #0
 80023c4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80023c8:	2309      	movs	r3, #9
 80023ca:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023ce:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80023d2:	4619      	mov	r1, r3
 80023d4:	4811      	ldr	r0, [pc, #68]	@ (800241c <HAL_QSPI_MspInit+0x190>)
 80023d6:	f004 faf1 	bl	80069bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80023da:	2340      	movs	r3, #64	@ 0x40
 80023dc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023e0:	2302      	movs	r3, #2
 80023e2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e6:	2300      	movs	r3, #0
 80023e8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023ec:	2300      	movs	r3, #0
 80023ee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80023f2:	230a      	movs	r3, #10
 80023f4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023f8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80023fc:	4619      	mov	r1, r3
 80023fe:	4806      	ldr	r0, [pc, #24]	@ (8002418 <HAL_QSPI_MspInit+0x18c>)
 8002400:	f004 fadc 	bl	80069bc <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8002404:	bf00      	nop
 8002406:	37f0      	adds	r7, #240	@ 0xf0
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}
 800240c:	52005000 	.word	0x52005000
 8002410:	58024400 	.word	0x58024400
 8002414:	58021000 	.word	0x58021000
 8002418:	58020400 	.word	0x58020400
 800241c:	58020c00 	.word	0x58020c00

08002420 <mlx90393_reset>:
                                      int16_t *traw, int16_t *xraw,
                                      int16_t *yraw, int16_t *zraw);

/* ===== Внутренние вспомогательные функции ===== */
static uint8_t mlx90393_reset(MLX90393_t *sensor)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b086      	sub	sp, #24
 8002424:	af02      	add	r7, sp, #8
 8002426:	6078      	str	r0, [r7, #4]
    uint8_t tx[2] = {0xF0, 0x00};   /* RT */
 8002428:	23f0      	movs	r3, #240	@ 0xf0
 800242a:	81bb      	strh	r3, [r7, #12]
    uint8_t rx[2] = {0};
 800242c:	2300      	movs	r3, #0
 800242e:	813b      	strh	r3, [r7, #8]
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6858      	ldr	r0, [r3, #4]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	891b      	ldrh	r3, [r3, #8]
 8002438:	2200      	movs	r2, #0
 800243a:	4619      	mov	r1, r3
 800243c:	f004 fc6e 	bl	8006d1c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8002440:	2001      	movs	r0, #1
 8002442:	f001 fec7 	bl	80041d4 <HAL_Delay>
    if (HAL_SPI_TransmitReceive(sensor->spi, tx, rx, 2, 100) != HAL_OK)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6818      	ldr	r0, [r3, #0]
 800244a:	f107 0208 	add.w	r2, r7, #8
 800244e:	f107 010c 	add.w	r1, r7, #12
 8002452:	2364      	movs	r3, #100	@ 0x64
 8002454:	9300      	str	r3, [sp, #0]
 8002456:	2302      	movs	r3, #2
 8002458:	f009 fad6 	bl	800ba08 <HAL_SPI_TransmitReceive>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	d00c      	beq.n	800247c <mlx90393_reset+0x5c>
    {
        HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6858      	ldr	r0, [r3, #4]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	891b      	ldrh	r3, [r3, #8]
 800246a:	2201      	movs	r2, #1
 800246c:	4619      	mov	r1, r3
 800246e:	f004 fc55 	bl	8006d1c <HAL_GPIO_WritePin>
        HAL_Delay(POST_CS_DELAY_MS);
 8002472:	2002      	movs	r0, #2
 8002474:	f001 feae 	bl	80041d4 <HAL_Delay>
        // Debug_Print(LOG_LEVEL_ERROR, "MLX90393: SPI error in RESET"); // Удалено
        return 0;
 8002478:	2300      	movs	r3, #0
 800247a:	e00b      	b.n	8002494 <mlx90393_reset+0x74>
    }
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6858      	ldr	r0, [r3, #4]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	891b      	ldrh	r3, [r3, #8]
 8002484:	2201      	movs	r2, #1
 8002486:	4619      	mov	r1, r3
 8002488:	f004 fc48 	bl	8006d1c <HAL_GPIO_WritePin>
    HAL_Delay(2); /* по даташиту после RT ~1.5 ms */
 800248c:	2002      	movs	r0, #2
 800248e:	f001 fea1 	bl	80041d4 <HAL_Delay>
    // Debug_Print(LOG_LEVEL_INFO, "MLX90393: RESET resp=0x%02X 0x%02X", rx[0], rx[1]); // Удалено
    return 1;
 8002492:	2301      	movs	r3, #1
}
 8002494:	4618      	mov	r0, r3
 8002496:	3710      	adds	r7, #16
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}

0800249c <mlx90393_exit>:

static uint8_t mlx90393_exit(MLX90393_t *sensor)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b086      	sub	sp, #24
 80024a0:	af02      	add	r7, sp, #8
 80024a2:	6078      	str	r0, [r7, #4]
    uint8_t tx[2] = {0x80, 0x00};   /* EX */
 80024a4:	2380      	movs	r3, #128	@ 0x80
 80024a6:	81bb      	strh	r3, [r7, #12]
    uint8_t rx[2] = {0};
 80024a8:	2300      	movs	r3, #0
 80024aa:	813b      	strh	r3, [r7, #8]
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6858      	ldr	r0, [r3, #4]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	891b      	ldrh	r3, [r3, #8]
 80024b4:	2200      	movs	r2, #0
 80024b6:	4619      	mov	r1, r3
 80024b8:	f004 fc30 	bl	8006d1c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80024bc:	2001      	movs	r0, #1
 80024be:	f001 fe89 	bl	80041d4 <HAL_Delay>
    if (HAL_SPI_TransmitReceive(sensor->spi, tx, rx, 2, 100) != HAL_OK)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6818      	ldr	r0, [r3, #0]
 80024c6:	f107 0208 	add.w	r2, r7, #8
 80024ca:	f107 010c 	add.w	r1, r7, #12
 80024ce:	2364      	movs	r3, #100	@ 0x64
 80024d0:	9300      	str	r3, [sp, #0]
 80024d2:	2302      	movs	r3, #2
 80024d4:	f009 fa98 	bl	800ba08 <HAL_SPI_TransmitReceive>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d00c      	beq.n	80024f8 <mlx90393_exit+0x5c>
    {
        HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6858      	ldr	r0, [r3, #4]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	891b      	ldrh	r3, [r3, #8]
 80024e6:	2201      	movs	r2, #1
 80024e8:	4619      	mov	r1, r3
 80024ea:	f004 fc17 	bl	8006d1c <HAL_GPIO_WritePin>
        HAL_Delay(POST_CS_DELAY_MS);
 80024ee:	2002      	movs	r0, #2
 80024f0:	f001 fe70 	bl	80041d4 <HAL_Delay>
        // Debug_Print(LOG_LEVEL_ERROR, "MLX90393: SPI error in EXIT"); // Удалено
        return 0;
 80024f4:	2300      	movs	r3, #0
 80024f6:	e00b      	b.n	8002510 <mlx90393_exit+0x74>
    }
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6858      	ldr	r0, [r3, #4]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	891b      	ldrh	r3, [r3, #8]
 8002500:	2201      	movs	r2, #1
 8002502:	4619      	mov	r1, r3
 8002504:	f004 fc0a 	bl	8006d1c <HAL_GPIO_WritePin>
    HAL_Delay(2);
 8002508:	2002      	movs	r0, #2
 800250a:	f001 fe63 	bl	80041d4 <HAL_Delay>
    // Debug_Print(LOG_LEVEL_INFO, "MLX90393: EXIT resp=0x%02X 0x%02X", rx[0], rx[1]); // Удалено
    return 1;
 800250e:	2301      	movs	r3, #1
}
 8002510:	4618      	mov	r0, r3
 8002512:	3710      	adds	r7, #16
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}

08002518 <mlx90393_start_sm_xyzT>:



static uint8_t mlx90393_start_sm_xyzT(MLX90393_t *sensor, uint8_t *status)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b086      	sub	sp, #24
 800251c:	af02      	add	r7, sp, #8
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	6039      	str	r1, [r7, #0]
    uint8_t tx[2] = {0x3F, 0x00}; /* SM, zyx t = 1111 */
 8002522:	233f      	movs	r3, #63	@ 0x3f
 8002524:	81bb      	strh	r3, [r7, #12]
    uint8_t rx[2] = {0};
 8002526:	2300      	movs	r3, #0
 8002528:	813b      	strh	r3, [r7, #8]
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6858      	ldr	r0, [r3, #4]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	891b      	ldrh	r3, [r3, #8]
 8002532:	2200      	movs	r2, #0
 8002534:	4619      	mov	r1, r3
 8002536:	f004 fbf1 	bl	8006d1c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800253a:	2001      	movs	r0, #1
 800253c:	f001 fe4a 	bl	80041d4 <HAL_Delay>
    if (HAL_SPI_TransmitReceive(sensor->spi, tx, rx, 2, 100) != HAL_OK)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6818      	ldr	r0, [r3, #0]
 8002544:	f107 0208 	add.w	r2, r7, #8
 8002548:	f107 010c 	add.w	r1, r7, #12
 800254c:	2364      	movs	r3, #100	@ 0x64
 800254e:	9300      	str	r3, [sp, #0]
 8002550:	2302      	movs	r3, #2
 8002552:	f009 fa59 	bl	800ba08 <HAL_SPI_TransmitReceive>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d009      	beq.n	8002570 <mlx90393_start_sm_xyzT+0x58>
    {
        HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6858      	ldr	r0, [r3, #4]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	891b      	ldrh	r3, [r3, #8]
 8002564:	2201      	movs	r2, #1
 8002566:	4619      	mov	r1, r3
 8002568:	f004 fbd8 	bl	8006d1c <HAL_GPIO_WritePin>
        // Debug_Print(LOG_LEVEL_ERROR, "MLX90393: SPI error in SM"); // Удалено
        return 0;
 800256c:	2300      	movs	r3, #0
 800256e:	e018      	b.n	80025a2 <mlx90393_start_sm_xyzT+0x8a>
    }
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6858      	ldr	r0, [r3, #4]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	891b      	ldrh	r3, [r3, #8]
 8002578:	2201      	movs	r2, #1
 800257a:	4619      	mov	r1, r3
 800257c:	f004 fbce 	bl	8006d1c <HAL_GPIO_WritePin>
    if (status)
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d002      	beq.n	800258c <mlx90393_start_sm_xyzT+0x74>
        *status = rx[0];
 8002586:	7a3a      	ldrb	r2, [r7, #8]
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	701a      	strb	r2, [r3, #0]
    // mlx90393_log_status(rx[0]); // Удалено
    if (rx[0] & 0x10)
 800258c:	7a3b      	ldrb	r3, [r7, #8]
 800258e:	f003 0310 	and.w	r3, r3, #16
 8002592:	2b00      	cmp	r3, #0
 8002594:	d001      	beq.n	800259a <mlx90393_start_sm_xyzT+0x82>
        return 0;
 8002596:	2300      	movs	r3, #0
 8002598:	e003      	b.n	80025a2 <mlx90393_start_sm_xyzT+0x8a>
    HAL_Delay(5);
 800259a:	2005      	movs	r0, #5
 800259c:	f001 fe1a 	bl	80041d4 <HAL_Delay>
    return 1;
 80025a0:	2301      	movs	r3, #1
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3710      	adds	r7, #16
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}

080025aa <mlx90393_read_rm_xyzT>:

static uint8_t mlx90393_read_rm_xyzT(MLX90393_t *sensor,
                                     int16_t *traw, int16_t *xraw,
                                     int16_t *yraw, int16_t *zraw)
{
 80025aa:	b580      	push	{r7, lr}
 80025ac:	b08c      	sub	sp, #48	@ 0x30
 80025ae:	af02      	add	r7, sp, #8
 80025b0:	60f8      	str	r0, [r7, #12]
 80025b2:	60b9      	str	r1, [r7, #8]
 80025b4:	607a      	str	r2, [r7, #4]
 80025b6:	603b      	str	r3, [r7, #0]
    uint8_t tx[10] = {0x4F, 0x00, 0,0,0,0,0,0,0,0};
 80025b8:	234f      	movs	r3, #79	@ 0x4f
 80025ba:	61fb      	str	r3, [r7, #28]
 80025bc:	f107 0320 	add.w	r3, r7, #32
 80025c0:	2200      	movs	r2, #0
 80025c2:	601a      	str	r2, [r3, #0]
 80025c4:	809a      	strh	r2, [r3, #4]
    uint8_t rx[10] = {0};
 80025c6:	f107 0310 	add.w	r3, r7, #16
 80025ca:	2200      	movs	r2, #0
 80025cc:	601a      	str	r2, [r3, #0]
 80025ce:	605a      	str	r2, [r3, #4]
 80025d0:	811a      	strh	r2, [r3, #8]
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	6858      	ldr	r0, [r3, #4]
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	891b      	ldrh	r3, [r3, #8]
 80025da:	2200      	movs	r2, #0
 80025dc:	4619      	mov	r1, r3
 80025de:	f004 fb9d 	bl	8006d1c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80025e2:	2001      	movs	r0, #1
 80025e4:	f001 fdf6 	bl	80041d4 <HAL_Delay>
    if (HAL_SPI_TransmitReceive(sensor->spi, tx, rx, 10, 100) != HAL_OK)
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	6818      	ldr	r0, [r3, #0]
 80025ec:	f107 0210 	add.w	r2, r7, #16
 80025f0:	f107 011c 	add.w	r1, r7, #28
 80025f4:	2364      	movs	r3, #100	@ 0x64
 80025f6:	9300      	str	r3, [sp, #0]
 80025f8:	230a      	movs	r3, #10
 80025fa:	f009 fa05 	bl	800ba08 <HAL_SPI_TransmitReceive>
 80025fe:	4603      	mov	r3, r0
 8002600:	2b00      	cmp	r3, #0
 8002602:	d009      	beq.n	8002618 <mlx90393_read_rm_xyzT+0x6e>
    {
        HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	6858      	ldr	r0, [r3, #4]
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	891b      	ldrh	r3, [r3, #8]
 800260c:	2201      	movs	r2, #1
 800260e:	4619      	mov	r1, r3
 8002610:	f004 fb84 	bl	8006d1c <HAL_GPIO_WritePin>
        // Debug_Print(LOG_LEVEL_ERROR, "MLX90393: SPI error in RM"); // Удалено
        return 0;
 8002614:	2300      	movs	r3, #0
 8002616:	e047      	b.n	80026a8 <mlx90393_read_rm_xyzT+0xfe>
    }
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	6858      	ldr	r0, [r3, #4]
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	891b      	ldrh	r3, [r3, #8]
 8002620:	2201      	movs	r2, #1
 8002622:	4619      	mov	r1, r3
 8002624:	f004 fb7a 	bl	8006d1c <HAL_GPIO_WritePin>
    uint8_t status = rx[0];
 8002628:	7c3b      	ldrb	r3, [r7, #16]
 800262a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    // mlx90393_log_status(status); // Удалено
    if (status & 0x10)
 800262e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002632:	f003 0310 	and.w	r3, r3, #16
 8002636:	2b00      	cmp	r3, #0
 8002638:	d001      	beq.n	800263e <mlx90393_read_rm_xyzT+0x94>
    {
        // Debug_Print(LOG_LEVEL_WARNING, "MLX90393: ERROR bit in RM, status=0x%02X", status); // Удалено
        return 0;
 800263a:	2300      	movs	r3, #0
 800263c:	e034      	b.n	80026a8 <mlx90393_read_rm_xyzT+0xfe>
    }
    if (traw) *traw = (int16_t)((rx[2] << 8) | rx[3]);
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d009      	beq.n	8002658 <mlx90393_read_rm_xyzT+0xae>
 8002644:	7cbb      	ldrb	r3, [r7, #18]
 8002646:	b21b      	sxth	r3, r3
 8002648:	021b      	lsls	r3, r3, #8
 800264a:	b21a      	sxth	r2, r3
 800264c:	7cfb      	ldrb	r3, [r7, #19]
 800264e:	b21b      	sxth	r3, r3
 8002650:	4313      	orrs	r3, r2
 8002652:	b21a      	sxth	r2, r3
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	801a      	strh	r2, [r3, #0]
    if (xraw) *xraw = (int16_t)((rx[4] << 8) | rx[5]);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d009      	beq.n	8002672 <mlx90393_read_rm_xyzT+0xc8>
 800265e:	7d3b      	ldrb	r3, [r7, #20]
 8002660:	b21b      	sxth	r3, r3
 8002662:	021b      	lsls	r3, r3, #8
 8002664:	b21a      	sxth	r2, r3
 8002666:	7d7b      	ldrb	r3, [r7, #21]
 8002668:	b21b      	sxth	r3, r3
 800266a:	4313      	orrs	r3, r2
 800266c:	b21a      	sxth	r2, r3
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	801a      	strh	r2, [r3, #0]
    if (yraw) *yraw = (int16_t)((rx[6] << 8) | rx[7]);
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d009      	beq.n	800268c <mlx90393_read_rm_xyzT+0xe2>
 8002678:	7dbb      	ldrb	r3, [r7, #22]
 800267a:	b21b      	sxth	r3, r3
 800267c:	021b      	lsls	r3, r3, #8
 800267e:	b21a      	sxth	r2, r3
 8002680:	7dfb      	ldrb	r3, [r7, #23]
 8002682:	b21b      	sxth	r3, r3
 8002684:	4313      	orrs	r3, r2
 8002686:	b21a      	sxth	r2, r3
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	801a      	strh	r2, [r3, #0]
    if (zraw) *zraw = (int16_t)((rx[8] << 8) | rx[9]);
 800268c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800268e:	2b00      	cmp	r3, #0
 8002690:	d009      	beq.n	80026a6 <mlx90393_read_rm_xyzT+0xfc>
 8002692:	7e3b      	ldrb	r3, [r7, #24]
 8002694:	b21b      	sxth	r3, r3
 8002696:	021b      	lsls	r3, r3, #8
 8002698:	b21a      	sxth	r2, r3
 800269a:	7e7b      	ldrb	r3, [r7, #25]
 800269c:	b21b      	sxth	r3, r3
 800269e:	4313      	orrs	r3, r2
 80026a0:	b21a      	sxth	r2, r3
 80026a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026a4:	801a      	strh	r2, [r3, #0]
    return 1;
 80026a6:	2301      	movs	r3, #1
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	3728      	adds	r7, #40	@ 0x28
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}

080026b0 <ConfigureSensor>:


/* ===== Публичный API ===== */

void ConfigureSensor(uint8_t sensor_idx) {
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b088      	sub	sp, #32
 80026b4:	af02      	add	r7, sp, #8
 80026b6:	4603      	mov	r3, r0
 80026b8:	71fb      	strb	r3, [r7, #7]
    if (sensor_idx >= NUM_SENSORS)
 80026ba:	79fb      	ldrb	r3, [r7, #7]
 80026bc:	2b07      	cmp	r3, #7
 80026be:	d852      	bhi.n	8002766 <ConfigureSensor+0xb6>
        return;
    MLX90393_t *sensor = &sensors[sensor_idx];
 80026c0:	79fb      	ldrb	r3, [r7, #7]
 80026c2:	228c      	movs	r2, #140	@ 0x8c
 80026c4:	fb02 f303 	mul.w	r3, r2, r3
 80026c8:	4a29      	ldr	r2, [pc, #164]	@ (8002770 <ConfigureSensor+0xc0>)
 80026ca:	4413      	add	r3, r2
 80026cc:	617b      	str	r3, [r7, #20]

    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	6858      	ldr	r0, [r3, #4]
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	891b      	ldrh	r3, [r3, #8]
 80026d6:	2201      	movs	r2, #1
 80026d8:	4619      	mov	r1, r3
 80026da:	f004 fb1f 	bl	8006d1c <HAL_GPIO_WritePin>
    HAL_Delay(100);
 80026de:	2064      	movs	r0, #100	@ 0x64
 80026e0:	f001 fd78 	bl	80041d4 <HAL_Delay>
    // Debug_Print(LOG_LEVEL_INFO, "Configuring MLX90393 sensor %d...", sensor_idx); // Удалено

    // 1. Выход из всех режимов (EX)
    mlx90393_exit(sensor);
 80026e4:	6978      	ldr	r0, [r7, #20]
 80026e6:	f7ff fed9 	bl	800249c <mlx90393_exit>
    // 2. Сброс (RT)
    mlx90393_reset(sensor);
 80026ea:	6978      	ldr	r0, [r7, #20]
 80026ec:	f7ff fe98 	bl	8002420 <mlx90393_reset>
    // 3. Снова выход из всех режимов (EX)
    mlx90393_exit(sensor);
 80026f0:	6978      	ldr	r0, [r7, #20]
 80026f2:	f7ff fed3 	bl	800249c <mlx90393_exit>

    // 4. Проверка подключения (простая)
    uint8_t tx[2] = {0x00, 0x00};  // NOP command
 80026f6:	2300      	movs	r3, #0
 80026f8:	823b      	strh	r3, [r7, #16]
    uint8_t rx[2] = {0xFF, 0xFF};
 80026fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80026fe:	81bb      	strh	r3, [r7, #12]
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	6858      	ldr	r0, [r3, #4]
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	891b      	ldrh	r3, [r3, #8]
 8002708:	2200      	movs	r2, #0
 800270a:	4619      	mov	r1, r3
 800270c:	f004 fb06 	bl	8006d1c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8002710:	2001      	movs	r0, #1
 8002712:	f001 fd5f 	bl	80041d4 <HAL_Delay>
    HAL_StatusTypeDef status = HAL_SPI_TransmitReceive(sensor->spi, tx, rx, 2, 100);
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	6818      	ldr	r0, [r3, #0]
 800271a:	f107 020c 	add.w	r2, r7, #12
 800271e:	f107 0110 	add.w	r1, r7, #16
 8002722:	2364      	movs	r3, #100	@ 0x64
 8002724:	9300      	str	r3, [sp, #0]
 8002726:	2302      	movs	r3, #2
 8002728:	f009 f96e 	bl	800ba08 <HAL_SPI_TransmitReceive>
 800272c:	4603      	mov	r3, r0
 800272e:	74fb      	strb	r3, [r7, #19]
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	6858      	ldr	r0, [r3, #4]
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	891b      	ldrh	r3, [r3, #8]
 8002738:	2201      	movs	r2, #1
 800273a:	4619      	mov	r1, r3
 800273c:	f004 faee 	bl	8006d1c <HAL_GPIO_WritePin>

    if (status == HAL_OK && !(rx[0] == 0xFF && rx[1] == 0xFF)) {
 8002740:	7cfb      	ldrb	r3, [r7, #19]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d10a      	bne.n	800275c <ConfigureSensor+0xac>
 8002746:	7b3b      	ldrb	r3, [r7, #12]
 8002748:	2bff      	cmp	r3, #255	@ 0xff
 800274a:	d102      	bne.n	8002752 <ConfigureSensor+0xa2>
 800274c:	7b7b      	ldrb	r3, [r7, #13]
 800274e:	2bff      	cmp	r3, #255	@ 0xff
 8002750:	d004      	beq.n	800275c <ConfigureSensor+0xac>
        sensor->is_connected = 1;
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	2201      	movs	r2, #1
 8002756:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
 800275a:	e005      	b.n	8002768 <ConfigureSensor+0xb8>
        // Debug_Print(LOG_LEVEL_INFO, "Sensor %d detected", sensor_idx); // Удалено
    } else {
        sensor->is_connected = 0;
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	2200      	movs	r2, #0
 8002760:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
 8002764:	e000      	b.n	8002768 <ConfigureSensor+0xb8>
        return;
 8002766:	bf00      	nop
        // Debug_Print(LOG_LEVEL_WARNING, "Sensor %d not detected", sensor_idx); // Удалено
    }
}
 8002768:	3718      	adds	r7, #24
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	240008f8 	.word	0x240008f8

08002774 <Sensors_Init>:

void Sensors_Init(void)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b088      	sub	sp, #32
 8002778:	af02      	add	r7, sp, #8
    Debug_Print(LOG_LEVEL_INFO, "Initializing magnetic sensors...\r\n");
 800277a:	49af      	ldr	r1, [pc, #700]	@ (8002a38 <Sensors_Init+0x2c4>)
 800277c:	2002      	movs	r0, #2
 800277e:	f7fe fbcd 	bl	8000f1c <Debug_Print>

    for (uint8_t i = 0; i < NUM_SENSORS; i++)
 8002782:	2300      	movs	r3, #0
 8002784:	75fb      	strb	r3, [r7, #23]
 8002786:	e0ef      	b.n	8002968 <Sensors_Init+0x1f4>
    {
        sensors[i].spi       = &hspi1;
 8002788:	7dfb      	ldrb	r3, [r7, #23]
 800278a:	4aac      	ldr	r2, [pc, #688]	@ (8002a3c <Sensors_Init+0x2c8>)
 800278c:	218c      	movs	r1, #140	@ 0x8c
 800278e:	fb01 f303 	mul.w	r3, r1, r3
 8002792:	4413      	add	r3, r2
 8002794:	4aaa      	ldr	r2, [pc, #680]	@ (8002a40 <Sensors_Init+0x2cc>)
 8002796:	601a      	str	r2, [r3, #0]
        sensors[i].cs_port   = GPIOC;
 8002798:	7dfb      	ldrb	r3, [r7, #23]
 800279a:	4aa8      	ldr	r2, [pc, #672]	@ (8002a3c <Sensors_Init+0x2c8>)
 800279c:	218c      	movs	r1, #140	@ 0x8c
 800279e:	fb01 f303 	mul.w	r3, r1, r3
 80027a2:	4413      	add	r3, r2
 80027a4:	3304      	adds	r3, #4
 80027a6:	4aa7      	ldr	r2, [pc, #668]	@ (8002a44 <Sensors_Init+0x2d0>)
 80027a8:	601a      	str	r2, [r3, #0]

        // Назначение CS пинов
        switch(i) {
 80027aa:	7dfb      	ldrb	r3, [r7, #23]
 80027ac:	2b07      	cmp	r3, #7
 80027ae:	d863      	bhi.n	8002878 <Sensors_Init+0x104>
 80027b0:	a201      	add	r2, pc, #4	@ (adr r2, 80027b8 <Sensors_Init+0x44>)
 80027b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027b6:	bf00      	nop
 80027b8:	080027d9 	.word	0x080027d9
 80027bc:	080027ed 	.word	0x080027ed
 80027c0:	08002801 	.word	0x08002801
 80027c4:	08002815 	.word	0x08002815
 80027c8:	08002829 	.word	0x08002829
 80027cc:	0800283d 	.word	0x0800283d
 80027d0:	08002851 	.word	0x08002851
 80027d4:	08002865 	.word	0x08002865
            case 0: sensors[i].cs_pin = Sensor1_CS_Pin; break;
 80027d8:	7dfb      	ldrb	r3, [r7, #23]
 80027da:	4a98      	ldr	r2, [pc, #608]	@ (8002a3c <Sensors_Init+0x2c8>)
 80027dc:	218c      	movs	r1, #140	@ 0x8c
 80027de:	fb01 f303 	mul.w	r3, r1, r3
 80027e2:	4413      	add	r3, r2
 80027e4:	3308      	adds	r3, #8
 80027e6:	2201      	movs	r2, #1
 80027e8:	801a      	strh	r2, [r3, #0]
 80027ea:	e04f      	b.n	800288c <Sensors_Init+0x118>
            case 1: sensors[i].cs_pin = Sensor2_CS_Pin; break;
 80027ec:	7dfb      	ldrb	r3, [r7, #23]
 80027ee:	4a93      	ldr	r2, [pc, #588]	@ (8002a3c <Sensors_Init+0x2c8>)
 80027f0:	218c      	movs	r1, #140	@ 0x8c
 80027f2:	fb01 f303 	mul.w	r3, r1, r3
 80027f6:	4413      	add	r3, r2
 80027f8:	3308      	adds	r3, #8
 80027fa:	2202      	movs	r2, #2
 80027fc:	801a      	strh	r2, [r3, #0]
 80027fe:	e045      	b.n	800288c <Sensors_Init+0x118>
            case 2: sensors[i].cs_pin = Sensor3_CS_Pin; break;
 8002800:	7dfb      	ldrb	r3, [r7, #23]
 8002802:	4a8e      	ldr	r2, [pc, #568]	@ (8002a3c <Sensors_Init+0x2c8>)
 8002804:	218c      	movs	r1, #140	@ 0x8c
 8002806:	fb01 f303 	mul.w	r3, r1, r3
 800280a:	4413      	add	r3, r2
 800280c:	3308      	adds	r3, #8
 800280e:	2204      	movs	r2, #4
 8002810:	801a      	strh	r2, [r3, #0]
 8002812:	e03b      	b.n	800288c <Sensors_Init+0x118>
            case 3: sensors[i].cs_pin = Sensor4_CS_Pin; break;
 8002814:	7dfb      	ldrb	r3, [r7, #23]
 8002816:	4a89      	ldr	r2, [pc, #548]	@ (8002a3c <Sensors_Init+0x2c8>)
 8002818:	218c      	movs	r1, #140	@ 0x8c
 800281a:	fb01 f303 	mul.w	r3, r1, r3
 800281e:	4413      	add	r3, r2
 8002820:	3308      	adds	r3, #8
 8002822:	2208      	movs	r2, #8
 8002824:	801a      	strh	r2, [r3, #0]
 8002826:	e031      	b.n	800288c <Sensors_Init+0x118>
            case 4: sensors[i].cs_pin = Sensor5_CS_Pin; break;
 8002828:	7dfb      	ldrb	r3, [r7, #23]
 800282a:	4a84      	ldr	r2, [pc, #528]	@ (8002a3c <Sensors_Init+0x2c8>)
 800282c:	218c      	movs	r1, #140	@ 0x8c
 800282e:	fb01 f303 	mul.w	r3, r1, r3
 8002832:	4413      	add	r3, r2
 8002834:	3308      	adds	r3, #8
 8002836:	2210      	movs	r2, #16
 8002838:	801a      	strh	r2, [r3, #0]
 800283a:	e027      	b.n	800288c <Sensors_Init+0x118>
            case 5: sensors[i].cs_pin = Sensor6_CS_Pin; break;
 800283c:	7dfb      	ldrb	r3, [r7, #23]
 800283e:	4a7f      	ldr	r2, [pc, #508]	@ (8002a3c <Sensors_Init+0x2c8>)
 8002840:	218c      	movs	r1, #140	@ 0x8c
 8002842:	fb01 f303 	mul.w	r3, r1, r3
 8002846:	4413      	add	r3, r2
 8002848:	3308      	adds	r3, #8
 800284a:	2220      	movs	r2, #32
 800284c:	801a      	strh	r2, [r3, #0]
 800284e:	e01d      	b.n	800288c <Sensors_Init+0x118>
            case 6: sensors[i].cs_pin = Sensor7_CS_Pin; break;
 8002850:	7dfb      	ldrb	r3, [r7, #23]
 8002852:	4a7a      	ldr	r2, [pc, #488]	@ (8002a3c <Sensors_Init+0x2c8>)
 8002854:	218c      	movs	r1, #140	@ 0x8c
 8002856:	fb01 f303 	mul.w	r3, r1, r3
 800285a:	4413      	add	r3, r2
 800285c:	3308      	adds	r3, #8
 800285e:	2240      	movs	r2, #64	@ 0x40
 8002860:	801a      	strh	r2, [r3, #0]
 8002862:	e013      	b.n	800288c <Sensors_Init+0x118>
            case 7: sensors[i].cs_pin = Sensor8_CS_Pin; break;
 8002864:	7dfb      	ldrb	r3, [r7, #23]
 8002866:	4a75      	ldr	r2, [pc, #468]	@ (8002a3c <Sensors_Init+0x2c8>)
 8002868:	218c      	movs	r1, #140	@ 0x8c
 800286a:	fb01 f303 	mul.w	r3, r1, r3
 800286e:	4413      	add	r3, r2
 8002870:	3308      	adds	r3, #8
 8002872:	2280      	movs	r2, #128	@ 0x80
 8002874:	801a      	strh	r2, [r3, #0]
 8002876:	e009      	b.n	800288c <Sensors_Init+0x118>
            default: sensors[i].cs_pin = GPIO_PIN_0; break;
 8002878:	7dfb      	ldrb	r3, [r7, #23]
 800287a:	4a70      	ldr	r2, [pc, #448]	@ (8002a3c <Sensors_Init+0x2c8>)
 800287c:	218c      	movs	r1, #140	@ 0x8c
 800287e:	fb01 f303 	mul.w	r3, r1, r3
 8002882:	4413      	add	r3, r2
 8002884:	3308      	adds	r3, #8
 8002886:	2201      	movs	r2, #1
 8002888:	801a      	strh	r2, [r3, #0]
 800288a:	bf00      	nop
        }

        // Устанавливаем CS в высокий уровень
        HAL_GPIO_WritePin(sensors[i].cs_port, sensors[i].cs_pin, GPIO_PIN_SET);
 800288c:	7dfb      	ldrb	r3, [r7, #23]
 800288e:	4a6b      	ldr	r2, [pc, #428]	@ (8002a3c <Sensors_Init+0x2c8>)
 8002890:	218c      	movs	r1, #140	@ 0x8c
 8002892:	fb01 f303 	mul.w	r3, r1, r3
 8002896:	4413      	add	r3, r2
 8002898:	3304      	adds	r3, #4
 800289a:	6818      	ldr	r0, [r3, #0]
 800289c:	7dfb      	ldrb	r3, [r7, #23]
 800289e:	4a67      	ldr	r2, [pc, #412]	@ (8002a3c <Sensors_Init+0x2c8>)
 80028a0:	218c      	movs	r1, #140	@ 0x8c
 80028a2:	fb01 f303 	mul.w	r3, r1, r3
 80028a6:	4413      	add	r3, r2
 80028a8:	3308      	adds	r3, #8
 80028aa:	881b      	ldrh	r3, [r3, #0]
 80028ac:	2201      	movs	r2, #1
 80028ae:	4619      	mov	r1, r3
 80028b0:	f004 fa34 	bl	8006d1c <HAL_GPIO_WritePin>

        // Инициализация полей
        memset(sensors[i].magnetic_field, 0, sizeof(sensors[i].magnetic_field));
 80028b4:	7dfb      	ldrb	r3, [r7, #23]
 80028b6:	228c      	movs	r2, #140	@ 0x8c
 80028b8:	fb02 f303 	mul.w	r3, r2, r3
 80028bc:	3320      	adds	r3, #32
 80028be:	4a5f      	ldr	r2, [pc, #380]	@ (8002a3c <Sensors_Init+0x2c8>)
 80028c0:	4413      	add	r3, r2
 80028c2:	3304      	adds	r3, #4
 80028c4:	220c      	movs	r2, #12
 80028c6:	2100      	movs	r1, #0
 80028c8:	4618      	mov	r0, r3
 80028ca:	f011 fe9d 	bl	8014608 <memset>
        sensors[i].temperature      = 0.0f;
 80028ce:	7dfb      	ldrb	r3, [r7, #23]
 80028d0:	4a5a      	ldr	r2, [pc, #360]	@ (8002a3c <Sensors_Init+0x2c8>)
 80028d2:	218c      	movs	r1, #140	@ 0x8c
 80028d4:	fb01 f303 	mul.w	r3, r1, r3
 80028d8:	4413      	add	r3, r2
 80028da:	3330      	adds	r3, #48	@ 0x30
 80028dc:	f04f 0200 	mov.w	r2, #0
 80028e0:	601a      	str	r2, [r3, #0]
        sensors[i].is_connected     = 0;
 80028e2:	7dfb      	ldrb	r3, [r7, #23]
 80028e4:	4a55      	ldr	r2, [pc, #340]	@ (8002a3c <Sensors_Init+0x2c8>)
 80028e6:	218c      	movs	r1, #140	@ 0x8c
 80028e8:	fb01 f303 	mul.w	r3, r1, r3
 80028ec:	4413      	add	r3, r2
 80028ee:	3374      	adds	r3, #116	@ 0x74
 80028f0:	2200      	movs	r2, #0
 80028f2:	701a      	strb	r2, [r3, #0]
        sensors[i].is_calibrated    = 0;
 80028f4:	7dfb      	ldrb	r3, [r7, #23]
 80028f6:	4a51      	ldr	r2, [pc, #324]	@ (8002a3c <Sensors_Init+0x2c8>)
 80028f8:	218c      	movs	r1, #140	@ 0x8c
 80028fa:	fb01 f303 	mul.w	r3, r1, r3
 80028fe:	4413      	add	r3, r2
 8002900:	3375      	adds	r3, #117	@ 0x75
 8002902:	2200      	movs	r2, #0
 8002904:	701a      	strb	r2, [r3, #0]
        sensors[i].total_reads      = 0;
 8002906:	7dfb      	ldrb	r3, [r7, #23]
 8002908:	4a4c      	ldr	r2, [pc, #304]	@ (8002a3c <Sensors_Init+0x2c8>)
 800290a:	218c      	movs	r1, #140	@ 0x8c
 800290c:	fb01 f303 	mul.w	r3, r1, r3
 8002910:	4413      	add	r3, r2
 8002912:	3380      	adds	r3, #128	@ 0x80
 8002914:	2200      	movs	r2, #0
 8002916:	601a      	str	r2, [r3, #0]
        sensors[i].failed_reads     = 0;
 8002918:	7dfb      	ldrb	r3, [r7, #23]
 800291a:	4a48      	ldr	r2, [pc, #288]	@ (8002a3c <Sensors_Init+0x2c8>)
 800291c:	218c      	movs	r1, #140	@ 0x8c
 800291e:	fb01 f303 	mul.w	r3, r1, r3
 8002922:	4413      	add	r3, r2
 8002924:	3384      	adds	r3, #132	@ 0x84
 8002926:	2200      	movs	r2, #0
 8002928:	601a      	str	r2, [r3, #0]
        sensors[i].read_error_count = 0;
 800292a:	7dfb      	ldrb	r3, [r7, #23]
 800292c:	4a43      	ldr	r2, [pc, #268]	@ (8002a3c <Sensors_Init+0x2c8>)
 800292e:	218c      	movs	r1, #140	@ 0x8c
 8002930:	fb01 f303 	mul.w	r3, r1, r3
 8002934:	4413      	add	r3, r2
 8002936:	3376      	adds	r3, #118	@ 0x76
 8002938:	2200      	movs	r2, #0
 800293a:	701a      	strb	r2, [r3, #0]
        sensors[i].last_read_time   = 0;
 800293c:	7dfb      	ldrb	r3, [r7, #23]
 800293e:	4a3f      	ldr	r2, [pc, #252]	@ (8002a3c <Sensors_Init+0x2c8>)
 8002940:	218c      	movs	r1, #140	@ 0x8c
 8002942:	fb01 f303 	mul.w	r3, r1, r3
 8002946:	4413      	add	r3, r2
 8002948:	3334      	adds	r3, #52	@ 0x34
 800294a:	2200      	movs	r2, #0
 800294c:	601a      	str	r2, [r3, #0]
        sensors[i].average_read_time_ms = 0.0f;
 800294e:	7dfb      	ldrb	r3, [r7, #23]
 8002950:	4a3a      	ldr	r2, [pc, #232]	@ (8002a3c <Sensors_Init+0x2c8>)
 8002952:	218c      	movs	r1, #140	@ 0x8c
 8002954:	fb01 f303 	mul.w	r3, r1, r3
 8002958:	4413      	add	r3, r2
 800295a:	3388      	adds	r3, #136	@ 0x88
 800295c:	f04f 0200 	mov.w	r2, #0
 8002960:	601a      	str	r2, [r3, #0]
    for (uint8_t i = 0; i < NUM_SENSORS; i++)
 8002962:	7dfb      	ldrb	r3, [r7, #23]
 8002964:	3301      	adds	r3, #1
 8002966:	75fb      	strb	r3, [r7, #23]
 8002968:	7dfb      	ldrb	r3, [r7, #23]
 800296a:	2b07      	cmp	r3, #7
 800296c:	f67f af0c 	bls.w	8002788 <Sensors_Init+0x14>
    }

    // Проверяем подключение датчиков с таймаутом
    for (uint8_t i = 0; i < ACTIVE_SENSORS; i++)
 8002970:	2300      	movs	r3, #0
 8002972:	75bb      	strb	r3, [r7, #22]
 8002974:	e08c      	b.n	8002a90 <Sensors_Init+0x31c>
    {
        uint32_t tickstart = HAL_GetTick();
 8002976:	f001 fc21 	bl	80041bc <HAL_GetTick>
 800297a:	6138      	str	r0, [r7, #16]

        // Простая проверка подключения через NOP
        uint8_t tx[2] = {0x00, 0x00};
 800297c:	2300      	movs	r3, #0
 800297e:	80bb      	strh	r3, [r7, #4]
        uint8_t rx[2] = {0xFF, 0xFF};
 8002980:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002984:	803b      	strh	r3, [r7, #0]

        HAL_GPIO_WritePin(sensors[i].cs_port, sensors[i].cs_pin, GPIO_PIN_RESET);
 8002986:	7dbb      	ldrb	r3, [r7, #22]
 8002988:	4a2c      	ldr	r2, [pc, #176]	@ (8002a3c <Sensors_Init+0x2c8>)
 800298a:	218c      	movs	r1, #140	@ 0x8c
 800298c:	fb01 f303 	mul.w	r3, r1, r3
 8002990:	4413      	add	r3, r2
 8002992:	3304      	adds	r3, #4
 8002994:	6818      	ldr	r0, [r3, #0]
 8002996:	7dbb      	ldrb	r3, [r7, #22]
 8002998:	4a28      	ldr	r2, [pc, #160]	@ (8002a3c <Sensors_Init+0x2c8>)
 800299a:	218c      	movs	r1, #140	@ 0x8c
 800299c:	fb01 f303 	mul.w	r3, r1, r3
 80029a0:	4413      	add	r3, r2
 80029a2:	3308      	adds	r3, #8
 80029a4:	881b      	ldrh	r3, [r3, #0]
 80029a6:	2200      	movs	r2, #0
 80029a8:	4619      	mov	r1, r3
 80029aa:	f004 f9b7 	bl	8006d1c <HAL_GPIO_WritePin>
        HAL_Delay(1);
 80029ae:	2001      	movs	r0, #1
 80029b0:	f001 fc10 	bl	80041d4 <HAL_Delay>

        HAL_StatusTypeDef status = HAL_SPI_TransmitReceive(sensors[i].spi, tx, rx, 2, 100); // Таймаут 100ms
 80029b4:	7dbb      	ldrb	r3, [r7, #22]
 80029b6:	4a21      	ldr	r2, [pc, #132]	@ (8002a3c <Sensors_Init+0x2c8>)
 80029b8:	218c      	movs	r1, #140	@ 0x8c
 80029ba:	fb01 f303 	mul.w	r3, r1, r3
 80029be:	4413      	add	r3, r2
 80029c0:	6818      	ldr	r0, [r3, #0]
 80029c2:	463a      	mov	r2, r7
 80029c4:	1d39      	adds	r1, r7, #4
 80029c6:	2364      	movs	r3, #100	@ 0x64
 80029c8:	9300      	str	r3, [sp, #0]
 80029ca:	2302      	movs	r3, #2
 80029cc:	f009 f81c 	bl	800ba08 <HAL_SPI_TransmitReceive>
 80029d0:	4603      	mov	r3, r0
 80029d2:	73fb      	strb	r3, [r7, #15]

        HAL_GPIO_WritePin(sensors[i].cs_port, sensors[i].cs_pin, GPIO_PIN_SET);
 80029d4:	7dbb      	ldrb	r3, [r7, #22]
 80029d6:	4a19      	ldr	r2, [pc, #100]	@ (8002a3c <Sensors_Init+0x2c8>)
 80029d8:	218c      	movs	r1, #140	@ 0x8c
 80029da:	fb01 f303 	mul.w	r3, r1, r3
 80029de:	4413      	add	r3, r2
 80029e0:	3304      	adds	r3, #4
 80029e2:	6818      	ldr	r0, [r3, #0]
 80029e4:	7dbb      	ldrb	r3, [r7, #22]
 80029e6:	4a15      	ldr	r2, [pc, #84]	@ (8002a3c <Sensors_Init+0x2c8>)
 80029e8:	218c      	movs	r1, #140	@ 0x8c
 80029ea:	fb01 f303 	mul.w	r3, r1, r3
 80029ee:	4413      	add	r3, r2
 80029f0:	3308      	adds	r3, #8
 80029f2:	881b      	ldrh	r3, [r3, #0]
 80029f4:	2201      	movs	r2, #1
 80029f6:	4619      	mov	r1, r3
 80029f8:	f004 f990 	bl	8006d1c <HAL_GPIO_WritePin>

        if (status == HAL_OK && !(rx[0] == 0xFF && rx[1] == 0xFF)) {
 80029fc:	7bfb      	ldrb	r3, [r7, #15]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d124      	bne.n	8002a4c <Sensors_Init+0x2d8>
 8002a02:	783b      	ldrb	r3, [r7, #0]
 8002a04:	2bff      	cmp	r3, #255	@ 0xff
 8002a06:	d102      	bne.n	8002a0e <Sensors_Init+0x29a>
 8002a08:	787b      	ldrb	r3, [r7, #1]
 8002a0a:	2bff      	cmp	r3, #255	@ 0xff
 8002a0c:	d01e      	beq.n	8002a4c <Sensors_Init+0x2d8>
            sensors[i].is_connected = 1;
 8002a0e:	7dbb      	ldrb	r3, [r7, #22]
 8002a10:	4a0a      	ldr	r2, [pc, #40]	@ (8002a3c <Sensors_Init+0x2c8>)
 8002a12:	218c      	movs	r1, #140	@ 0x8c
 8002a14:	fb01 f303 	mul.w	r3, r1, r3
 8002a18:	4413      	add	r3, r2
 8002a1a:	3374      	adds	r3, #116	@ 0x74
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	701a      	strb	r2, [r3, #0]
            Debug_Print(LOG_LEVEL_INFO, "Sensor %d detected\r\n", i);
 8002a20:	7dbb      	ldrb	r3, [r7, #22]
 8002a22:	461a      	mov	r2, r3
 8002a24:	4908      	ldr	r1, [pc, #32]	@ (8002a48 <Sensors_Init+0x2d4>)
 8002a26:	2002      	movs	r0, #2
 8002a28:	f7fe fa78 	bl	8000f1c <Debug_Print>
            ConfigureSensor(i);
 8002a2c:	7dbb      	ldrb	r3, [r7, #22]
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f7ff fe3e 	bl	80026b0 <ConfigureSensor>
 8002a34:	e01d      	b.n	8002a72 <Sensors_Init+0x2fe>
 8002a36:	bf00      	nop
 8002a38:	08018d80 	.word	0x08018d80
 8002a3c:	240008f8 	.word	0x240008f8
 8002a40:	24000d5c 	.word	0x24000d5c
 8002a44:	58020800 	.word	0x58020800
 8002a48:	08018da4 	.word	0x08018da4
        } else {
            sensors[i].is_connected = 0;
 8002a4c:	7dbb      	ldrb	r3, [r7, #22]
 8002a4e:	4a15      	ldr	r2, [pc, #84]	@ (8002aa4 <Sensors_Init+0x330>)
 8002a50:	218c      	movs	r1, #140	@ 0x8c
 8002a52:	fb01 f303 	mul.w	r3, r1, r3
 8002a56:	4413      	add	r3, r2
 8002a58:	3374      	adds	r3, #116	@ 0x74
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	701a      	strb	r2, [r3, #0]
            Debug_Print(LOG_LEVEL_WARNING, "Sensor %d not detected (status: %d, rx: %02X %02X)\r\n",
 8002a5e:	7dba      	ldrb	r2, [r7, #22]
 8002a60:	7bfb      	ldrb	r3, [r7, #15]
                       i, status, rx[0], rx[1]);
 8002a62:	7839      	ldrb	r1, [r7, #0]
 8002a64:	7878      	ldrb	r0, [r7, #1]
            Debug_Print(LOG_LEVEL_WARNING, "Sensor %d not detected (status: %d, rx: %02X %02X)\r\n",
 8002a66:	9001      	str	r0, [sp, #4]
 8002a68:	9100      	str	r1, [sp, #0]
 8002a6a:	490f      	ldr	r1, [pc, #60]	@ (8002aa8 <Sensors_Init+0x334>)
 8002a6c:	2001      	movs	r0, #1
 8002a6e:	f7fe fa55 	bl	8000f1c <Debug_Print>
        }

        uint32_t elapsed = HAL_GetTick() - tickstart;
 8002a72:	f001 fba3 	bl	80041bc <HAL_GetTick>
 8002a76:	4602      	mov	r2, r0
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	1ad3      	subs	r3, r2, r3
 8002a7c:	60bb      	str	r3, [r7, #8]
        Debug_Print(LOG_LEVEL_DEBUG, "Sensor %d init took %lu ms\r\n", i, elapsed);
 8002a7e:	7dba      	ldrb	r2, [r7, #22]
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	490a      	ldr	r1, [pc, #40]	@ (8002aac <Sensors_Init+0x338>)
 8002a84:	2003      	movs	r0, #3
 8002a86:	f7fe fa49 	bl	8000f1c <Debug_Print>
    for (uint8_t i = 0; i < ACTIVE_SENSORS; i++)
 8002a8a:	7dbb      	ldrb	r3, [r7, #22]
 8002a8c:	3301      	adds	r3, #1
 8002a8e:	75bb      	strb	r3, [r7, #22]
 8002a90:	7dbb      	ldrb	r3, [r7, #22]
 8002a92:	2b04      	cmp	r3, #4
 8002a94:	f67f af6f 	bls.w	8002976 <Sensors_Init+0x202>
    }

    // Загружаем калибровку из Flash
    Load_Calibration_From_Flash();
 8002a98:	f000 fa3c 	bl	8002f14 <Load_Calibration_From_Flash>
}
 8002a9c:	bf00      	nop
 8002a9e:	3718      	adds	r7, #24
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}
 8002aa4:	240008f8 	.word	0x240008f8
 8002aa8:	08018dbc 	.word	0x08018dbc
 8002aac:	08018df4 	.word	0x08018df4

08002ab0 <Read_Sensor>:
        HAL_GPIO_WritePin(sensors[i].cs_port, sensors[i].cs_pin, GPIO_PIN_SET);
    }
}

uint8_t Read_Sensor(uint8_t sensor_idx)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b08e      	sub	sp, #56	@ 0x38
 8002ab4:	af02      	add	r7, sp, #8
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	71fb      	strb	r3, [r7, #7]
    if (sensor_idx >= NUM_SENSORS)
 8002aba:	79fb      	ldrb	r3, [r7, #7]
 8002abc:	2b07      	cmp	r3, #7
 8002abe:	d901      	bls.n	8002ac4 <Read_Sensor+0x14>
        return 0;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	e100      	b.n	8002cc6 <Read_Sensor+0x216>

    MLX90393_t *sensor = &sensors[sensor_idx];
 8002ac4:	79fb      	ldrb	r3, [r7, #7]
 8002ac6:	228c      	movs	r2, #140	@ 0x8c
 8002ac8:	fb02 f303 	mul.w	r3, r2, r3
 8002acc:	4a80      	ldr	r2, [pc, #512]	@ (8002cd0 <Read_Sensor+0x220>)
 8002ace:	4413      	add	r3, r2
 8002ad0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (!sensor->is_connected)
 8002ad2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ad4:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d101      	bne.n	8002ae0 <Read_Sensor+0x30>
        return 0;
 8002adc:	2300      	movs	r3, #0
 8002ade:	e0f2      	b.n	8002cc6 <Read_Sensor+0x216>

    uint32_t t0 = HAL_GetTick();
 8002ae0:	f001 fb6c 	bl	80041bc <HAL_GetTick>
 8002ae4:	62b8      	str	r0, [r7, #40]	@ 0x28

    if (!mlx90393_reset(sensor))
 8002ae6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002ae8:	f7ff fc9a 	bl	8002420 <mlx90393_reset>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d110      	bne.n	8002b14 <Read_Sensor+0x64>
    {
        sensor->read_error_count++;
 8002af2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002af4:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 8002af8:	3301      	adds	r3, #1
 8002afa:	b2da      	uxtb	r2, r3
 8002afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002afe:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        sensor->failed_reads++;
 8002b02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b04:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b08:	1c5a      	adds	r2, r3, #1
 8002b0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b0c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        // Debug_Print(LOG_LEVEL_ERROR, "Reset failed for sensor %d", sensor_idx); // Удалено
        return 0;
 8002b10:	2300      	movs	r3, #0
 8002b12:	e0d8      	b.n	8002cc6 <Read_Sensor+0x216>
    }

    if (!mlx90393_exit(sensor))
 8002b14:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002b16:	f7ff fcc1 	bl	800249c <mlx90393_exit>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d110      	bne.n	8002b42 <Read_Sensor+0x92>
    {
        sensor->read_error_count++;
 8002b20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b22:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 8002b26:	3301      	adds	r3, #1
 8002b28:	b2da      	uxtb	r2, r3
 8002b2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b2c:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        sensor->failed_reads++;
 8002b30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b32:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b36:	1c5a      	adds	r2, r3, #1
 8002b38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b3a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        // Debug_Print(LOG_LEVEL_ERROR, "Exit failed for sensor %d", sensor_idx); // Удалено
        return 0;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	e0c1      	b.n	8002cc6 <Read_Sensor+0x216>
    }

    uint8_t status = 0;
 8002b42:	2300      	movs	r3, #0
 8002b44:	75fb      	strb	r3, [r7, #23]
    if (!mlx90393_start_sm_xyzT(sensor, &status))
 8002b46:	f107 0317 	add.w	r3, r7, #23
 8002b4a:	4619      	mov	r1, r3
 8002b4c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002b4e:	f7ff fce3 	bl	8002518 <mlx90393_start_sm_xyzT>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d110      	bne.n	8002b7a <Read_Sensor+0xca>
    {
        sensor->read_error_count++;
 8002b58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b5a:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 8002b5e:	3301      	adds	r3, #1
 8002b60:	b2da      	uxtb	r2, r3
 8002b62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b64:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        sensor->failed_reads++;
 8002b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b6e:	1c5a      	adds	r2, r3, #1
 8002b70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b72:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        // Debug_Print(LOG_LEVEL_ERROR, "Start measurement failed for sensor %d", sensor_idx); // Удалено
        return 0;
 8002b76:	2300      	movs	r3, #0
 8002b78:	e0a5      	b.n	8002cc6 <Read_Sensor+0x216>
    }

    int16_t traw = 0, xraw = 0, yraw = 0, zraw = 0;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	82bb      	strh	r3, [r7, #20]
 8002b7e:	2300      	movs	r3, #0
 8002b80:	827b      	strh	r3, [r7, #18]
 8002b82:	2300      	movs	r3, #0
 8002b84:	823b      	strh	r3, [r7, #16]
 8002b86:	2300      	movs	r3, #0
 8002b88:	81fb      	strh	r3, [r7, #14]
    if (!mlx90393_read_rm_xyzT(sensor, &traw, &xraw, &yraw, &zraw))
 8002b8a:	f107 0010 	add.w	r0, r7, #16
 8002b8e:	f107 0212 	add.w	r2, r7, #18
 8002b92:	f107 0114 	add.w	r1, r7, #20
 8002b96:	f107 030e 	add.w	r3, r7, #14
 8002b9a:	9300      	str	r3, [sp, #0]
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002ba0:	f7ff fd03 	bl	80025aa <mlx90393_read_rm_xyzT>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d110      	bne.n	8002bcc <Read_Sensor+0x11c>
    {
        sensor->read_error_count++;
 8002baa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bac:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 8002bb0:	3301      	adds	r3, #1
 8002bb2:	b2da      	uxtb	r2, r3
 8002bb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bb6:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        sensor->failed_reads++;
 8002bba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002bc0:	1c5a      	adds	r2, r3, #1
 8002bc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bc4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        // Debug_Print(LOG_LEVEL_ERROR, "Read measurement failed for sensor %d", sensor_idx); // Удалено
        return 0;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	e07c      	b.n	8002cc6 <Read_Sensor+0x216>
    }

    float lsb_xy = 0.751f;  // µT/LSB для X, Y (GAIN_SEL=0)
 8002bcc:	4b41      	ldr	r3, [pc, #260]	@ (8002cd4 <Read_Sensor+0x224>)
 8002bce:	627b      	str	r3, [r7, #36]	@ 0x24
    float lsb_z = 1.210f;   // µT/LSB для Z
 8002bd0:	4b41      	ldr	r3, [pc, #260]	@ (8002cd8 <Read_Sensor+0x228>)
 8002bd2:	623b      	str	r3, [r7, #32]

    sensor->magnetic_field[0] = xraw * lsb_xy;
 8002bd4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002bd8:	ee07 3a90 	vmov	s15, r3
 8002bdc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002be0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002be4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002be8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bea:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    sensor->magnetic_field[1] = yraw * lsb_xy;
 8002bee:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002bf2:	ee07 3a90 	vmov	s15, r3
 8002bf6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002bfa:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002bfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c04:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
    sensor->magnetic_field[2] = zraw * lsb_z;
 8002c08:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002c0c:	ee07 3a90 	vmov	s15, r3
 8002c10:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c14:	edd7 7a08 	vldr	s15, [r7, #32]
 8002c18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c1e:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
    sensor->temperature = ((float)traw - 46244.0f) / 45.2f + 25.0f;
 8002c22:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002c26:	ee07 3a90 	vmov	s15, r3
 8002c2a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c2e:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8002cdc <Read_Sensor+0x22c>
 8002c32:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8002c36:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8002ce0 <Read_Sensor+0x230>
 8002c3a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002c3e:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8002c42:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002c46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c48:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

    uint32_t t1 = HAL_GetTick();
 8002c4c:	f001 fab6 	bl	80041bc <HAL_GetTick>
 8002c50:	61f8      	str	r0, [r7, #28]
    sensor->last_read_time = t1;
 8002c52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c54:	69fa      	ldr	r2, [r7, #28]
 8002c56:	635a      	str	r2, [r3, #52]	@ 0x34
    sensor->total_reads++;
 8002c58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c5e:	1c5a      	adds	r2, r3, #1
 8002c60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c62:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    if (sensor->total_reads == 1)
 8002c66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d10a      	bne.n	8002c86 <Read_Sensor+0x1d6>
    {
        sensor->average_read_time_ms = (float)(t1 - t0);
 8002c70:	69fa      	ldr	r2, [r7, #28]
 8002c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	ee07 3a90 	vmov	s15, r3
 8002c7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c80:	edc3 7a22 	vstr	s15, [r3, #136]	@ 0x88
 8002c84:	e01e      	b.n	8002cc4 <Read_Sensor+0x214>
    }
    else
    {
        float prev = sensor->average_read_time_ms;
 8002c86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c8c:	61bb      	str	r3, [r7, #24]
        sensor->average_read_time_ms = prev + ((float)(t1 - t0) - prev) / (float)sensor->total_reads;
 8002c8e:	69fa      	ldr	r2, [r7, #28]
 8002c90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c92:	1ad3      	subs	r3, r2, r3
 8002c94:	ee07 3a90 	vmov	s15, r3
 8002c98:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002c9c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002ca0:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002ca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ca6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002caa:	ee07 3a90 	vmov	s15, r3
 8002cae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002cb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002cb6:	edd7 7a06 	vldr	s15, [r7, #24]
 8002cba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cc0:	edc3 7a22 	vstr	s15, [r3, #136]	@ 0x88
    }

    // Debug_Print(LOG_LEVEL_INFO, "Sensor %d: X=%.1f, Y=%.1f, Z=%.1f uT, T=%.1f C", sensor_idx, sensor->magnetic_field[0], sensor->magnetic_field[1], sensor->magnetic_field[2], sensor->temperature); // Удалено

    return 1;
 8002cc4:	2301      	movs	r3, #1
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3730      	adds	r7, #48	@ 0x30
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	240008f8 	.word	0x240008f8
 8002cd4:	3f404189 	.word	0x3f404189
 8002cd8:	3f9ae148 	.word	0x3f9ae148
 8002cdc:	4734a400 	.word	0x4734a400
 8002ce0:	4234cccd 	.word	0x4234cccd

08002ce4 <Calibrate_Sensors_Start>:
    }
    return ok;
}

void Calibrate_Sensors_Start(void)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b082      	sub	sp, #8
 8002ce8:	af00      	add	r7, sp, #0
    calibration_running = 1;
 8002cea:	4b30      	ldr	r3, [pc, #192]	@ (8002dac <Calibrate_Sensors_Start+0xc8>)
 8002cec:	2201      	movs	r2, #1
 8002cee:	701a      	strb	r2, [r3, #0]
    Debug_Print(LOG_LEVEL_INFO, "Starting sensor calibration..."); // Удалено
 8002cf0:	492f      	ldr	r1, [pc, #188]	@ (8002db0 <Calibrate_Sensors_Start+0xcc>)
 8002cf2:	2002      	movs	r0, #2
 8002cf4:	f7fe f912 	bl	8000f1c <Debug_Print>
    for (uint8_t i = 0; i < ACTIVE_SENSORS; i++) // Только активные
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	71fb      	strb	r3, [r7, #7]
 8002cfc:	e04a      	b.n	8002d94 <Calibrate_Sensors_Start+0xb0>
    {
        if (Read_Sensor(i))
 8002cfe:	79fb      	ldrb	r3, [r7, #7]
 8002d00:	4618      	mov	r0, r3
 8002d02:	f7ff fed5 	bl	8002ab0 <Read_Sensor>
 8002d06:	4603      	mov	r3, r0
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d040      	beq.n	8002d8e <Calibrate_Sensors_Start+0xaa>
        {
            for (int j = 0; j < 3; j++)
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	603b      	str	r3, [r7, #0]
 8002d10:	e031      	b.n	8002d76 <Calibrate_Sensors_Start+0x92>
            {
                sensors[i].offset[j] = -sensors[i].magnetic_field[j]; // Инвертируем для компенсации
 8002d12:	79fa      	ldrb	r2, [r7, #7]
 8002d14:	4927      	ldr	r1, [pc, #156]	@ (8002db4 <Calibrate_Sensors_Start+0xd0>)
 8002d16:	4613      	mov	r3, r2
 8002d18:	009b      	lsls	r3, r3, #2
 8002d1a:	4413      	add	r3, r2
 8002d1c:	00da      	lsls	r2, r3, #3
 8002d1e:	1ad2      	subs	r2, r2, r3
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	4413      	add	r3, r2
 8002d24:	3308      	adds	r3, #8
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	440b      	add	r3, r1
 8002d2a:	3304      	adds	r3, #4
 8002d2c:	edd3 7a00 	vldr	s15, [r3]
 8002d30:	79fa      	ldrb	r2, [r7, #7]
 8002d32:	eef1 7a67 	vneg.f32	s15, s15
 8002d36:	491f      	ldr	r1, [pc, #124]	@ (8002db4 <Calibrate_Sensors_Start+0xd0>)
 8002d38:	4613      	mov	r3, r2
 8002d3a:	009b      	lsls	r3, r3, #2
 8002d3c:	4413      	add	r3, r2
 8002d3e:	00da      	lsls	r2, r3, #3
 8002d40:	1ad2      	subs	r2, r2, r3
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	4413      	add	r3, r2
 8002d46:	330e      	adds	r3, #14
 8002d48:	009b      	lsls	r3, r3, #2
 8002d4a:	440b      	add	r3, r1
 8002d4c:	edc3 7a00 	vstr	s15, [r3]
                sensors[i].scale[j]  = 1.0f; // Пока только смещение
 8002d50:	79fa      	ldrb	r2, [r7, #7]
 8002d52:	4918      	ldr	r1, [pc, #96]	@ (8002db4 <Calibrate_Sensors_Start+0xd0>)
 8002d54:	4613      	mov	r3, r2
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	4413      	add	r3, r2
 8002d5a:	00da      	lsls	r2, r3, #3
 8002d5c:	1ad2      	subs	r2, r2, r3
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	4413      	add	r3, r2
 8002d62:	3310      	adds	r3, #16
 8002d64:	009b      	lsls	r3, r3, #2
 8002d66:	440b      	add	r3, r1
 8002d68:	3304      	adds	r3, #4
 8002d6a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002d6e:	601a      	str	r2, [r3, #0]
            for (int j = 0; j < 3; j++)
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	3301      	adds	r3, #1
 8002d74:	603b      	str	r3, [r7, #0]
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	2b02      	cmp	r3, #2
 8002d7a:	ddca      	ble.n	8002d12 <Calibrate_Sensors_Start+0x2e>
            }
            sensors[i].is_calibrated = 1;
 8002d7c:	79fb      	ldrb	r3, [r7, #7]
 8002d7e:	4a0d      	ldr	r2, [pc, #52]	@ (8002db4 <Calibrate_Sensors_Start+0xd0>)
 8002d80:	218c      	movs	r1, #140	@ 0x8c
 8002d82:	fb01 f303 	mul.w	r3, r1, r3
 8002d86:	4413      	add	r3, r2
 8002d88:	3375      	adds	r3, #117	@ 0x75
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < ACTIVE_SENSORS; i++) // Только активные
 8002d8e:	79fb      	ldrb	r3, [r7, #7]
 8002d90:	3301      	adds	r3, #1
 8002d92:	71fb      	strb	r3, [r7, #7]
 8002d94:	79fb      	ldrb	r3, [r7, #7]
 8002d96:	2b04      	cmp	r3, #4
 8002d98:	d9b1      	bls.n	8002cfe <Calibrate_Sensors_Start+0x1a>
        }
    }
    Debug_Print(LOG_LEVEL_INFO, "Calibration finished."); // Удалено
 8002d9a:	4907      	ldr	r1, [pc, #28]	@ (8002db8 <Calibrate_Sensors_Start+0xd4>)
 8002d9c:	2002      	movs	r0, #2
 8002d9e:	f7fe f8bd 	bl	8000f1c <Debug_Print>
}
 8002da2:	bf00      	nop
 8002da4:	3708      	adds	r7, #8
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	24000d58 	.word	0x24000d58
 8002db0:	08018e14 	.word	0x08018e14
 8002db4:	240008f8 	.word	0x240008f8
 8002db8:	08018e34 	.word	0x08018e34

08002dbc <calculate_calibration_checksum>:
{
    return calibration_running;
}

// --- Реализация функций сохранения и загрузки калибровки ---
uint32_t calculate_calibration_checksum(const CalibrationData_t *data) {
 8002dbc:	b480      	push	{r7}
 8002dbe:	b087      	sub	sp, #28
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
    uint32_t sum = 0;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	617b      	str	r3, [r7, #20]
    const uint8_t *bytes = (const uint8_t *)data;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	60fb      	str	r3, [r7, #12]
    size_t size = sizeof(CalibrationData_t) - sizeof(data->checksum);
 8002dcc:	23c8      	movs	r3, #200	@ 0xc8
 8002dce:	60bb      	str	r3, [r7, #8]

    for(size_t i = 0; i < size; ++i) {
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	613b      	str	r3, [r7, #16]
 8002dd4:	e00a      	b.n	8002dec <calculate_calibration_checksum+0x30>
        sum += bytes[i];
 8002dd6:	68fa      	ldr	r2, [r7, #12]
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	4413      	add	r3, r2
 8002ddc:	781b      	ldrb	r3, [r3, #0]
 8002dde:	461a      	mov	r2, r3
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	4413      	add	r3, r2
 8002de4:	617b      	str	r3, [r7, #20]
    for(size_t i = 0; i < size; ++i) {
 8002de6:	693b      	ldr	r3, [r7, #16]
 8002de8:	3301      	adds	r3, #1
 8002dea:	613b      	str	r3, [r7, #16]
 8002dec:	693a      	ldr	r2, [r7, #16]
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	429a      	cmp	r2, r3
 8002df2:	d3f0      	bcc.n	8002dd6 <calculate_calibration_checksum+0x1a>
    }
    return sum;
 8002df4:	697b      	ldr	r3, [r7, #20]
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	371c      	adds	r7, #28
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
	...

08002e04 <Save_Calibration_To_Flash>:

void Save_Calibration_To_Flash(void)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b0b6      	sub	sp, #216	@ 0xd8
 8002e08:	af00      	add	r7, sp, #0
    Debug_Print(LOG_LEVEL_INFO, "Saving calibration to flash...\r\n");
 8002e0a:	493e      	ldr	r1, [pc, #248]	@ (8002f04 <Save_Calibration_To_Flash+0x100>)
 8002e0c:	2002      	movs	r0, #2
 8002e0e:	f7fe f885 	bl	8000f1c <Debug_Print>

    CalibrationData_t cal_data;
    cal_data.signature = CALIBRATION_DATA_SIGNATURE;
 8002e12:	4b3d      	ldr	r3, [pc, #244]	@ (8002f08 <Save_Calibration_To_Flash+0x104>)
 8002e14:	603b      	str	r3, [r7, #0]
    cal_data.version = CALIBRATION_DATA_VERSION;
 8002e16:	2301      	movs	r3, #1
 8002e18:	607b      	str	r3, [r7, #4]

    for(int i = 0; i < NUM_SENSORS; i++) {
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8002e20:	e04c      	b.n	8002ebc <Save_Calibration_To_Flash+0xb8>
        for(int j = 0; j < 3; j++) {
 8002e22:	2300      	movs	r3, #0
 8002e24:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002e28:	e03f      	b.n	8002eaa <Save_Calibration_To_Flash+0xa6>
            cal_data.offsets[i][j] = sensors[i].offset[j];
 8002e2a:	4938      	ldr	r1, [pc, #224]	@ (8002f0c <Save_Calibration_To_Flash+0x108>)
 8002e2c:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8002e30:	4613      	mov	r3, r2
 8002e32:	009b      	lsls	r3, r3, #2
 8002e34:	4413      	add	r3, r2
 8002e36:	00da      	lsls	r2, r3, #3
 8002e38:	1ad2      	subs	r2, r2, r3
 8002e3a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002e3e:	4413      	add	r3, r2
 8002e40:	330e      	adds	r3, #14
 8002e42:	009b      	lsls	r3, r3, #2
 8002e44:	440b      	add	r3, r1
 8002e46:	6819      	ldr	r1, [r3, #0]
 8002e48:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8002e4c:	4613      	mov	r3, r2
 8002e4e:	005b      	lsls	r3, r3, #1
 8002e50:	4413      	add	r3, r2
 8002e52:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002e56:	4413      	add	r3, r2
 8002e58:	3302      	adds	r3, #2
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	33d8      	adds	r3, #216	@ 0xd8
 8002e5e:	443b      	add	r3, r7
 8002e60:	3bd8      	subs	r3, #216	@ 0xd8
 8002e62:	6019      	str	r1, [r3, #0]
            cal_data.scales[i][j] = sensors[i].scale[j];
 8002e64:	4929      	ldr	r1, [pc, #164]	@ (8002f0c <Save_Calibration_To_Flash+0x108>)
 8002e66:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8002e6a:	4613      	mov	r3, r2
 8002e6c:	009b      	lsls	r3, r3, #2
 8002e6e:	4413      	add	r3, r2
 8002e70:	00da      	lsls	r2, r3, #3
 8002e72:	1ad2      	subs	r2, r2, r3
 8002e74:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002e78:	4413      	add	r3, r2
 8002e7a:	3310      	adds	r3, #16
 8002e7c:	009b      	lsls	r3, r3, #2
 8002e7e:	440b      	add	r3, r1
 8002e80:	3304      	adds	r3, #4
 8002e82:	6819      	ldr	r1, [r3, #0]
 8002e84:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8002e88:	4613      	mov	r3, r2
 8002e8a:	005b      	lsls	r3, r3, #1
 8002e8c:	4413      	add	r3, r2
 8002e8e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002e92:	4413      	add	r3, r2
 8002e94:	331a      	adds	r3, #26
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	33d8      	adds	r3, #216	@ 0xd8
 8002e9a:	443b      	add	r3, r7
 8002e9c:	3bd8      	subs	r3, #216	@ 0xd8
 8002e9e:	6019      	str	r1, [r3, #0]
        for(int j = 0; j < 3; j++) {
 8002ea0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002ea4:	3301      	adds	r3, #1
 8002ea6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002eaa:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002eae:	2b02      	cmp	r3, #2
 8002eb0:	ddbb      	ble.n	8002e2a <Save_Calibration_To_Flash+0x26>
    for(int i = 0; i < NUM_SENSORS; i++) {
 8002eb2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002eb6:	3301      	adds	r3, #1
 8002eb8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8002ebc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002ec0:	2b07      	cmp	r3, #7
 8002ec2:	ddae      	ble.n	8002e22 <Save_Calibration_To_Flash+0x1e>
        }
    }

    cal_data.checksum = calculate_calibration_checksum(&cal_data);
 8002ec4:	463b      	mov	r3, r7
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f7ff ff78 	bl	8002dbc <calculate_calibration_checksum>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

    // --- РЕАЛИЗАЦИЯ СОХРАНЕНИЯ ---
    // Адрес в Flash, куда будем записывать
    uint32_t flash_addr = CALIBRATION_DATA_ADDR; // Определено в config.h
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc

    // 1. Стереть сектор (QSPI_Flash_EraseSector стирает 4KB)
    QSPI_Flash_EraseSector(flash_addr);
 8002ed8:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 8002edc:	f7ff f868 	bl	8001fb0 <QSPI_Flash_EraseSector>

    // 2. Записать данные
    QSPI_Flash_WriteBuffer(flash_addr, (uint8_t*)&cal_data, sizeof(CalibrationData_t));
 8002ee0:	463b      	mov	r3, r7
 8002ee2:	22cc      	movs	r2, #204	@ 0xcc
 8002ee4:	4619      	mov	r1, r3
 8002ee6:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 8002eea:	f7ff f91b 	bl	8002124 <QSPI_Flash_WriteBuffer>

    Debug_Print(LOG_LEVEL_INFO, "Calibration data saved to flash at address 0x%08lX.\r\n", flash_addr);
 8002eee:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8002ef2:	4907      	ldr	r1, [pc, #28]	@ (8002f10 <Save_Calibration_To_Flash+0x10c>)
 8002ef4:	2002      	movs	r0, #2
 8002ef6:	f7fe f811 	bl	8000f1c <Debug_Print>
}
 8002efa:	bf00      	nop
 8002efc:	37d8      	adds	r7, #216	@ 0xd8
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	08018e4c 	.word	0x08018e4c
 8002f08:	deadbeef 	.word	0xdeadbeef
 8002f0c:	240008f8 	.word	0x240008f8
 8002f10:	08018e70 	.word	0x08018e70

08002f14 <Load_Calibration_From_Flash>:

void Load_Calibration_From_Flash(void)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b0ba      	sub	sp, #232	@ 0xe8
 8002f18:	af00      	add	r7, sp, #0
    Debug_Print(LOG_LEVEL_INFO, "Loading calibration from flash...\r\n");
 8002f1a:	4962      	ldr	r1, [pc, #392]	@ (80030a4 <Load_Calibration_From_Flash+0x190>)
 8002f1c:	2002      	movs	r0, #2
 8002f1e:	f7fd fffd 	bl	8000f1c <Debug_Print>

    uint32_t flash_addr = CALIBRATION_DATA_ADDR;
 8002f22:	2300      	movs	r3, #0
 8002f24:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    CalibrationData_t cal_data;

    // Очищаем структуру перед чтением
    memset(&cal_data, 0, sizeof(CalibrationData_t));
 8002f28:	463b      	mov	r3, r7
 8002f2a:	22cc      	movs	r2, #204	@ 0xcc
 8002f2c:	2100      	movs	r1, #0
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f011 fb6a 	bl	8014608 <memset>

    // Читаем с таймаутом
    QSPI_Flash_ReadBuffer(flash_addr, (uint8_t*)&cal_data, sizeof(CalibrationData_t));
 8002f34:	463b      	mov	r3, r7
 8002f36:	22cc      	movs	r2, #204	@ 0xcc
 8002f38:	4619      	mov	r1, r3
 8002f3a:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 8002f3e:	f7ff f929 	bl	8002194 <QSPI_Flash_ReadBuffer>

    // Проверяем, что флеш не пустая (не все 0xFF)
    uint8_t is_empty = 1;
 8002f42:	2301      	movs	r3, #1
 8002f44:	f887 30e7 	strb.w	r3, [r7, #231]	@ 0xe7
    uint8_t *ptr = (uint8_t*)&cal_data;
 8002f48:	463b      	mov	r3, r7
 8002f4a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    for(int i = 0; i < sizeof(CalibrationData_t); i++) {
 8002f4e:	2300      	movs	r3, #0
 8002f50:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002f54:	e010      	b.n	8002f78 <Load_Calibration_From_Flash+0x64>
        if(ptr[i] != 0xFF) {
 8002f56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f5a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002f5e:	4413      	add	r3, r2
 8002f60:	781b      	ldrb	r3, [r3, #0]
 8002f62:	2bff      	cmp	r3, #255	@ 0xff
 8002f64:	d003      	beq.n	8002f6e <Load_Calibration_From_Flash+0x5a>
            is_empty = 0;
 8002f66:	2300      	movs	r3, #0
 8002f68:	f887 30e7 	strb.w	r3, [r7, #231]	@ 0xe7
            break;
 8002f6c:	e008      	b.n	8002f80 <Load_Calibration_From_Flash+0x6c>
    for(int i = 0; i < sizeof(CalibrationData_t); i++) {
 8002f6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f72:	3301      	adds	r3, #1
 8002f74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002f78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f7c:	2bcb      	cmp	r3, #203	@ 0xcb
 8002f7e:	d9ea      	bls.n	8002f56 <Load_Calibration_From_Flash+0x42>
        }
    }

    if(is_empty) {
 8002f80:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d004      	beq.n	8002f92 <Load_Calibration_From_Flash+0x7e>
        Debug_Print(LOG_LEVEL_INFO, "Flash is empty, no calibration data found.\r\n");
 8002f88:	4947      	ldr	r1, [pc, #284]	@ (80030a8 <Load_Calibration_From_Flash+0x194>)
 8002f8a:	2002      	movs	r0, #2
 8002f8c:	f7fd ffc6 	bl	8000f1c <Debug_Print>
        return;
 8002f90:	e084      	b.n	800309c <Load_Calibration_From_Flash+0x188>
    }

    if(cal_data.signature != CALIBRATION_DATA_SIGNATURE) {
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	4a45      	ldr	r2, [pc, #276]	@ (80030ac <Load_Calibration_From_Flash+0x198>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d006      	beq.n	8002fa8 <Load_Calibration_From_Flash+0x94>
        Debug_Print(LOG_LEVEL_WARNING, "Flash: Invalid signature (0x%08lX != 0x%08lX), skipping load.\r\n",
 8002f9a:	683a      	ldr	r2, [r7, #0]
 8002f9c:	4b43      	ldr	r3, [pc, #268]	@ (80030ac <Load_Calibration_From_Flash+0x198>)
 8002f9e:	4944      	ldr	r1, [pc, #272]	@ (80030b0 <Load_Calibration_From_Flash+0x19c>)
 8002fa0:	2001      	movs	r0, #1
 8002fa2:	f7fd ffbb 	bl	8000f1c <Debug_Print>
                   cal_data.signature, CALIBRATION_DATA_SIGNATURE);
        return;
 8002fa6:	e079      	b.n	800309c <Load_Calibration_From_Flash+0x188>
    }

    // 3. Проверить контрольную сумму
    uint32_t expected_checksum = calculate_calibration_checksum(&cal_data);
 8002fa8:	463b      	mov	r3, r7
 8002faa:	4618      	mov	r0, r3
 8002fac:	f7ff ff06 	bl	8002dbc <calculate_calibration_checksum>
 8002fb0:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if(cal_data.checksum != expected_checksum) {
 8002fb4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002fb8:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d008      	beq.n	8002fd2 <Load_Calibration_From_Flash+0xbe>
        Debug_Print(LOG_LEVEL_WARNING, "Flash: Checksum mismatch (0x%08lX != 0x%08lX), skipping load.\r\n", cal_data.checksum, expected_checksum);
 8002fc0:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002fc4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002fc8:	493a      	ldr	r1, [pc, #232]	@ (80030b4 <Load_Calibration_From_Flash+0x1a0>)
 8002fca:	2001      	movs	r0, #1
 8002fcc:	f7fd ffa6 	bl	8000f1c <Debug_Print>
        return;
 8002fd0:	e064      	b.n	800309c <Load_Calibration_From_Flash+0x188>
    }

    // 4. Если всё ок, скопировать offsets и scales в глобальный массив sensors
    for(int i = 0; i < NUM_SENSORS; i++) {
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8002fd8:	e056      	b.n	8003088 <Load_Calibration_From_Flash+0x174>
        for(int j = 0; j < 3; j++) {
 8002fda:	2300      	movs	r3, #0
 8002fdc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002fe0:	e03f      	b.n	8003062 <Load_Calibration_From_Flash+0x14e>
            sensors[i].offset[j] = cal_data.offsets[i][j];
 8002fe2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8002fe6:	4613      	mov	r3, r2
 8002fe8:	005b      	lsls	r3, r3, #1
 8002fea:	4413      	add	r3, r2
 8002fec:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 8002ff0:	4413      	add	r3, r2
 8002ff2:	3302      	adds	r3, #2
 8002ff4:	009b      	lsls	r3, r3, #2
 8002ff6:	33e8      	adds	r3, #232	@ 0xe8
 8002ff8:	443b      	add	r3, r7
 8002ffa:	3be8      	subs	r3, #232	@ 0xe8
 8002ffc:	6819      	ldr	r1, [r3, #0]
 8002ffe:	482e      	ldr	r0, [pc, #184]	@ (80030b8 <Load_Calibration_From_Flash+0x1a4>)
 8003000:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8003004:	4613      	mov	r3, r2
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	4413      	add	r3, r2
 800300a:	00da      	lsls	r2, r3, #3
 800300c:	1ad2      	subs	r2, r2, r3
 800300e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003012:	4413      	add	r3, r2
 8003014:	330e      	adds	r3, #14
 8003016:	009b      	lsls	r3, r3, #2
 8003018:	4403      	add	r3, r0
 800301a:	6019      	str	r1, [r3, #0]
            sensors[i].scale[j] = cal_data.scales[i][j];
 800301c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8003020:	4613      	mov	r3, r2
 8003022:	005b      	lsls	r3, r3, #1
 8003024:	4413      	add	r3, r2
 8003026:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 800302a:	4413      	add	r3, r2
 800302c:	331a      	adds	r3, #26
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	33e8      	adds	r3, #232	@ 0xe8
 8003032:	443b      	add	r3, r7
 8003034:	3be8      	subs	r3, #232	@ 0xe8
 8003036:	6819      	ldr	r1, [r3, #0]
 8003038:	481f      	ldr	r0, [pc, #124]	@ (80030b8 <Load_Calibration_From_Flash+0x1a4>)
 800303a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800303e:	4613      	mov	r3, r2
 8003040:	009b      	lsls	r3, r3, #2
 8003042:	4413      	add	r3, r2
 8003044:	00da      	lsls	r2, r3, #3
 8003046:	1ad2      	subs	r2, r2, r3
 8003048:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800304c:	4413      	add	r3, r2
 800304e:	3310      	adds	r3, #16
 8003050:	009b      	lsls	r3, r3, #2
 8003052:	4403      	add	r3, r0
 8003054:	3304      	adds	r3, #4
 8003056:	6019      	str	r1, [r3, #0]
        for(int j = 0; j < 3; j++) {
 8003058:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800305c:	3301      	adds	r3, #1
 800305e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003062:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003066:	2b02      	cmp	r3, #2
 8003068:	ddbb      	ble.n	8002fe2 <Load_Calibration_From_Flash+0xce>
        }
        sensors[i].is_calibrated = 1; // Помечаем как откалиброванный
 800306a:	4a13      	ldr	r2, [pc, #76]	@ (80030b8 <Load_Calibration_From_Flash+0x1a4>)
 800306c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003070:	218c      	movs	r1, #140	@ 0x8c
 8003072:	fb01 f303 	mul.w	r3, r1, r3
 8003076:	4413      	add	r3, r2
 8003078:	3375      	adds	r3, #117	@ 0x75
 800307a:	2201      	movs	r2, #1
 800307c:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < NUM_SENSORS; i++) {
 800307e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003082:	3301      	adds	r3, #1
 8003084:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003088:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800308c:	2b07      	cmp	r3, #7
 800308e:	dda4      	ble.n	8002fda <Load_Calibration_From_Flash+0xc6>
    }

    Debug_Print(LOG_LEVEL_INFO, "Calibration data loaded from flash at address 0x%08lX.\r\n", flash_addr);
 8003090:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8003094:	4909      	ldr	r1, [pc, #36]	@ (80030bc <Load_Calibration_From_Flash+0x1a8>)
 8003096:	2002      	movs	r0, #2
 8003098:	f7fd ff40 	bl	8000f1c <Debug_Print>
}
 800309c:	37e8      	adds	r7, #232	@ 0xe8
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	08018ea8 	.word	0x08018ea8
 80030a8:	08018ecc 	.word	0x08018ecc
 80030ac:	deadbeef 	.word	0xdeadbeef
 80030b0:	08018efc 	.word	0x08018efc
 80030b4:	08018f3c 	.word	0x08018f3c
 80030b8:	240008f8 	.word	0x240008f8
 80030bc:	08018f7c 	.word	0x08018f7c

080030c0 <Test_Sensor_Connection>:
    float bz = sensors[sensor_idx].magnetic_field[2];
    return sqrtf(bx * bx + by * by + bz * bz);
}

uint8_t Test_Sensor_Connection(uint8_t sensor_idx)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	4603      	mov	r3, r0
 80030c8:	71fb      	strb	r3, [r7, #7]
    if (sensor_idx >= NUM_SENSORS)
 80030ca:	79fb      	ldrb	r3, [r7, #7]
 80030cc:	2b07      	cmp	r3, #7
 80030ce:	d901      	bls.n	80030d4 <Test_Sensor_Connection+0x14>
        return 0;
 80030d0:	2300      	movs	r3, #0
 80030d2:	e00c      	b.n	80030ee <Test_Sensor_Connection+0x2e>
    return sensors[sensor_idx].is_connected ? 1 : 0;
 80030d4:	79fb      	ldrb	r3, [r7, #7]
 80030d6:	4a09      	ldr	r2, [pc, #36]	@ (80030fc <Test_Sensor_Connection+0x3c>)
 80030d8:	218c      	movs	r1, #140	@ 0x8c
 80030da:	fb01 f303 	mul.w	r3, r1, r3
 80030de:	4413      	add	r3, r2
 80030e0:	3374      	adds	r3, #116	@ 0x74
 80030e2:	781b      	ldrb	r3, [r3, #0]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	bf14      	ite	ne
 80030e8:	2301      	movne	r3, #1
 80030ea:	2300      	moveq	r3, #0
 80030ec:	b2db      	uxtb	r3, r3
}
 80030ee:	4618      	mov	r0, r3
 80030f0:	370c      	adds	r7, #12
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr
 80030fa:	bf00      	nop
 80030fc:	240008f8 	.word	0x240008f8

08003100 <Get_Sensor_Stats_String>:
        strncat(buffer, temp, buffer_size - strlen(buffer) - 1);
    }
}

void Get_Sensor_Stats_String(char *buffer, uint16_t buffer_size)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b086      	sub	sp, #24
 8003104:	af02      	add	r7, sp, #8
 8003106:	6078      	str	r0, [r7, #4]
 8003108:	460b      	mov	r3, r1
 800310a:	807b      	strh	r3, [r7, #2]
    int connected = 0;
 800310c:	2300      	movs	r3, #0
 800310e:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i < NUM_SENSORS; i++)
 8003110:	2300      	movs	r3, #0
 8003112:	60bb      	str	r3, [r7, #8]
 8003114:	e00f      	b.n	8003136 <Get_Sensor_Stats_String+0x36>
        if (sensors[i].is_connected)
 8003116:	4a0f      	ldr	r2, [pc, #60]	@ (8003154 <Get_Sensor_Stats_String+0x54>)
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	218c      	movs	r1, #140	@ 0x8c
 800311c:	fb01 f303 	mul.w	r3, r1, r3
 8003120:	4413      	add	r3, r2
 8003122:	3374      	adds	r3, #116	@ 0x74
 8003124:	781b      	ldrb	r3, [r3, #0]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d002      	beq.n	8003130 <Get_Sensor_Stats_String+0x30>
            connected++;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	3301      	adds	r3, #1
 800312e:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i < NUM_SENSORS; i++)
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	3301      	adds	r3, #1
 8003134:	60bb      	str	r3, [r7, #8]
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	2b07      	cmp	r3, #7
 800313a:	ddec      	ble.n	8003116 <Get_Sensor_Stats_String+0x16>
    snprintf(buffer, buffer_size,
 800313c:	8879      	ldrh	r1, [r7, #2]
 800313e:	2308      	movs	r3, #8
 8003140:	9300      	str	r3, [sp, #0]
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	4a04      	ldr	r2, [pc, #16]	@ (8003158 <Get_Sensor_Stats_String+0x58>)
 8003146:	6878      	ldr	r0, [r7, #4]
 8003148:	f011 f958 	bl	80143fc <sniprintf>
             "Sensors: %d/%d connected", connected, NUM_SENSORS);
}
 800314c:	bf00      	nop
 800314e:	3710      	adds	r7, #16
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}
 8003154:	240008f8 	.word	0x240008f8
 8003158:	08018fd4 	.word	0x08018fd4

0800315c <Quick_Read_Sensor>:
    return 1000.0f / sensors[sensor_idx].average_read_time_ms;
}

// --- НОВАЯ ФУНКЦИЯ ---
uint8_t Quick_Read_Sensor(uint8_t sensor_idx)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b082      	sub	sp, #8
 8003160:	af00      	add	r7, sp, #0
 8003162:	4603      	mov	r3, r0
 8003164:	71fb      	strb	r3, [r7, #7]
    return Read_Sensor(sensor_idx);
 8003166:	79fb      	ldrb	r3, [r7, #7]
 8003168:	4618      	mov	r0, r3
 800316a:	f7ff fca1 	bl	8002ab0 <Read_Sensor>
 800316e:	4603      	mov	r3, r0
}
 8003170:	4618      	mov	r0, r3
 8003172:	3708      	adds	r7, #8
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}

08003178 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800317c:	4b27      	ldr	r3, [pc, #156]	@ (800321c <MX_SPI1_Init+0xa4>)
 800317e:	4a28      	ldr	r2, [pc, #160]	@ (8003220 <MX_SPI1_Init+0xa8>)
 8003180:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003182:	4b26      	ldr	r3, [pc, #152]	@ (800321c <MX_SPI1_Init+0xa4>)
 8003184:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8003188:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800318a:	4b24      	ldr	r3, [pc, #144]	@ (800321c <MX_SPI1_Init+0xa4>)
 800318c:	2200      	movs	r2, #0
 800318e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003190:	4b22      	ldr	r3, [pc, #136]	@ (800321c <MX_SPI1_Init+0xa4>)
 8003192:	2207      	movs	r2, #7
 8003194:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003196:	4b21      	ldr	r3, [pc, #132]	@ (800321c <MX_SPI1_Init+0xa4>)
 8003198:	2200      	movs	r2, #0
 800319a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800319c:	4b1f      	ldr	r3, [pc, #124]	@ (800321c <MX_SPI1_Init+0xa4>)
 800319e:	2200      	movs	r2, #0
 80031a0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80031a2:	4b1e      	ldr	r3, [pc, #120]	@ (800321c <MX_SPI1_Init+0xa4>)
 80031a4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80031a8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80031aa:	4b1c      	ldr	r3, [pc, #112]	@ (800321c <MX_SPI1_Init+0xa4>)
 80031ac:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 80031b0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80031b2:	4b1a      	ldr	r3, [pc, #104]	@ (800321c <MX_SPI1_Init+0xa4>)
 80031b4:	2200      	movs	r2, #0
 80031b6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80031b8:	4b18      	ldr	r3, [pc, #96]	@ (800321c <MX_SPI1_Init+0xa4>)
 80031ba:	2200      	movs	r2, #0
 80031bc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80031be:	4b17      	ldr	r3, [pc, #92]	@ (800321c <MX_SPI1_Init+0xa4>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 80031c4:	4b15      	ldr	r3, [pc, #84]	@ (800321c <MX_SPI1_Init+0xa4>)
 80031c6:	2200      	movs	r2, #0
 80031c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80031ca:	4b14      	ldr	r3, [pc, #80]	@ (800321c <MX_SPI1_Init+0xa4>)
 80031cc:	2200      	movs	r2, #0
 80031ce:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80031d0:	4b12      	ldr	r3, [pc, #72]	@ (800321c <MX_SPI1_Init+0xa4>)
 80031d2:	2200      	movs	r2, #0
 80031d4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80031d6:	4b11      	ldr	r3, [pc, #68]	@ (800321c <MX_SPI1_Init+0xa4>)
 80031d8:	2200      	movs	r2, #0
 80031da:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80031dc:	4b0f      	ldr	r3, [pc, #60]	@ (800321c <MX_SPI1_Init+0xa4>)
 80031de:	2200      	movs	r2, #0
 80031e0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80031e2:	4b0e      	ldr	r3, [pc, #56]	@ (800321c <MX_SPI1_Init+0xa4>)
 80031e4:	2200      	movs	r2, #0
 80031e6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80031e8:	4b0c      	ldr	r3, [pc, #48]	@ (800321c <MX_SPI1_Init+0xa4>)
 80031ea:	2200      	movs	r2, #0
 80031ec:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80031ee:	4b0b      	ldr	r3, [pc, #44]	@ (800321c <MX_SPI1_Init+0xa4>)
 80031f0:	2200      	movs	r2, #0
 80031f2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80031f4:	4b09      	ldr	r3, [pc, #36]	@ (800321c <MX_SPI1_Init+0xa4>)
 80031f6:	2200      	movs	r2, #0
 80031f8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80031fa:	4b08      	ldr	r3, [pc, #32]	@ (800321c <MX_SPI1_Init+0xa4>)
 80031fc:	2200      	movs	r2, #0
 80031fe:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8003200:	4b06      	ldr	r3, [pc, #24]	@ (800321c <MX_SPI1_Init+0xa4>)
 8003202:	2200      	movs	r2, #0
 8003204:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003206:	4805      	ldr	r0, [pc, #20]	@ (800321c <MX_SPI1_Init+0xa4>)
 8003208:	f008 fada 	bl	800b7c0 <HAL_SPI_Init>
 800320c:	4603      	mov	r3, r0
 800320e:	2b00      	cmp	r3, #0
 8003210:	d001      	beq.n	8003216 <MX_SPI1_Init+0x9e>
  {
    Error_Handler();
 8003212:	f7fe fb05 	bl	8001820 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003216:	bf00      	nop
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	24000d5c 	.word	0x24000d5c
 8003220:	40013000 	.word	0x40013000

08003224 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b0bc      	sub	sp, #240	@ 0xf0
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800322c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003230:	2200      	movs	r2, #0
 8003232:	601a      	str	r2, [r3, #0]
 8003234:	605a      	str	r2, [r3, #4]
 8003236:	609a      	str	r2, [r3, #8]
 8003238:	60da      	str	r2, [r3, #12]
 800323a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800323c:	f107 0318 	add.w	r3, r7, #24
 8003240:	22c0      	movs	r2, #192	@ 0xc0
 8003242:	2100      	movs	r1, #0
 8003244:	4618      	mov	r0, r3
 8003246:	f011 f9df 	bl	8014608 <memset>
  if(spiHandle->Instance==SPI1)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a7d      	ldr	r2, [pc, #500]	@ (8003444 <HAL_SPI_MspInit+0x220>)
 8003250:	4293      	cmp	r3, r2
 8003252:	f040 80f2 	bne.w	800343a <HAL_SPI_MspInit+0x216>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8003256:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800325a:	f04f 0300 	mov.w	r3, #0
 800325e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8003262:	2300      	movs	r3, #0
 8003264:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003266:	f107 0318 	add.w	r3, r7, #24
 800326a:	4618      	mov	r0, r3
 800326c:	f006 fc7c 	bl	8009b68 <HAL_RCCEx_PeriphCLKConfig>
 8003270:	4603      	mov	r3, r0
 8003272:	2b00      	cmp	r3, #0
 8003274:	d001      	beq.n	800327a <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 8003276:	f7fe fad3 	bl	8001820 <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800327a:	4b73      	ldr	r3, [pc, #460]	@ (8003448 <HAL_SPI_MspInit+0x224>)
 800327c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003280:	4a71      	ldr	r2, [pc, #452]	@ (8003448 <HAL_SPI_MspInit+0x224>)
 8003282:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003286:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800328a:	4b6f      	ldr	r3, [pc, #444]	@ (8003448 <HAL_SPI_MspInit+0x224>)
 800328c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003290:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003294:	617b      	str	r3, [r7, #20]
 8003296:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003298:	4b6b      	ldr	r3, [pc, #428]	@ (8003448 <HAL_SPI_MspInit+0x224>)
 800329a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800329e:	4a6a      	ldr	r2, [pc, #424]	@ (8003448 <HAL_SPI_MspInit+0x224>)
 80032a0:	f043 0301 	orr.w	r3, r3, #1
 80032a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80032a8:	4b67      	ldr	r3, [pc, #412]	@ (8003448 <HAL_SPI_MspInit+0x224>)
 80032aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80032ae:	f003 0301 	and.w	r3, r3, #1
 80032b2:	613b      	str	r3, [r7, #16]
 80032b4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80032b6:	4b64      	ldr	r3, [pc, #400]	@ (8003448 <HAL_SPI_MspInit+0x224>)
 80032b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80032bc:	4a62      	ldr	r2, [pc, #392]	@ (8003448 <HAL_SPI_MspInit+0x224>)
 80032be:	f043 0308 	orr.w	r3, r3, #8
 80032c2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80032c6:	4b60      	ldr	r3, [pc, #384]	@ (8003448 <HAL_SPI_MspInit+0x224>)
 80032c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80032cc:	f003 0308 	and.w	r3, r3, #8
 80032d0:	60fb      	str	r3, [r7, #12]
 80032d2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032d4:	4b5c      	ldr	r3, [pc, #368]	@ (8003448 <HAL_SPI_MspInit+0x224>)
 80032d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80032da:	4a5b      	ldr	r2, [pc, #364]	@ (8003448 <HAL_SPI_MspInit+0x224>)
 80032dc:	f043 0302 	orr.w	r3, r3, #2
 80032e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80032e4:	4b58      	ldr	r3, [pc, #352]	@ (8003448 <HAL_SPI_MspInit+0x224>)
 80032e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80032ea:	f003 0302 	and.w	r3, r3, #2
 80032ee:	60bb      	str	r3, [r7, #8]
 80032f0:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PD7     ------> SPI1_MOSI
    PB4 (NJTRST)     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80032f2:	2320      	movs	r3, #32
 80032f4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032f8:	2302      	movs	r3, #2
 80032fa:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032fe:	2300      	movs	r3, #0
 8003300:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003304:	2300      	movs	r3, #0
 8003306:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800330a:	2305      	movs	r3, #5
 800330c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003310:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003314:	4619      	mov	r1, r3
 8003316:	484d      	ldr	r0, [pc, #308]	@ (800344c <HAL_SPI_MspInit+0x228>)
 8003318:	f003 fb50 	bl	80069bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800331c:	2380      	movs	r3, #128	@ 0x80
 800331e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003322:	2302      	movs	r3, #2
 8003324:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003328:	2300      	movs	r3, #0
 800332a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800332e:	2300      	movs	r3, #0
 8003330:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003334:	2305      	movs	r3, #5
 8003336:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800333a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800333e:	4619      	mov	r1, r3
 8003340:	4843      	ldr	r0, [pc, #268]	@ (8003450 <HAL_SPI_MspInit+0x22c>)
 8003342:	f003 fb3b 	bl	80069bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003346:	2310      	movs	r3, #16
 8003348:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800334c:	2302      	movs	r3, #2
 800334e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003352:	2300      	movs	r3, #0
 8003354:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003358:	2300      	movs	r3, #0
 800335a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800335e:	2305      	movs	r3, #5
 8003360:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003364:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003368:	4619      	mov	r1, r3
 800336a:	483a      	ldr	r0, [pc, #232]	@ (8003454 <HAL_SPI_MspInit+0x230>)
 800336c:	f003 fb26 	bl	80069bc <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream0;
 8003370:	4b39      	ldr	r3, [pc, #228]	@ (8003458 <HAL_SPI_MspInit+0x234>)
 8003372:	4a3a      	ldr	r2, [pc, #232]	@ (800345c <HAL_SPI_MspInit+0x238>)
 8003374:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8003376:	4b38      	ldr	r3, [pc, #224]	@ (8003458 <HAL_SPI_MspInit+0x234>)
 8003378:	2225      	movs	r2, #37	@ 0x25
 800337a:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800337c:	4b36      	ldr	r3, [pc, #216]	@ (8003458 <HAL_SPI_MspInit+0x234>)
 800337e:	2200      	movs	r2, #0
 8003380:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003382:	4b35      	ldr	r3, [pc, #212]	@ (8003458 <HAL_SPI_MspInit+0x234>)
 8003384:	2200      	movs	r2, #0
 8003386:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003388:	4b33      	ldr	r3, [pc, #204]	@ (8003458 <HAL_SPI_MspInit+0x234>)
 800338a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800338e:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003390:	4b31      	ldr	r3, [pc, #196]	@ (8003458 <HAL_SPI_MspInit+0x234>)
 8003392:	2200      	movs	r2, #0
 8003394:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003396:	4b30      	ldr	r3, [pc, #192]	@ (8003458 <HAL_SPI_MspInit+0x234>)
 8003398:	2200      	movs	r2, #0
 800339a:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 800339c:	4b2e      	ldr	r3, [pc, #184]	@ (8003458 <HAL_SPI_MspInit+0x234>)
 800339e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80033a2:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80033a4:	4b2c      	ldr	r3, [pc, #176]	@ (8003458 <HAL_SPI_MspInit+0x234>)
 80033a6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80033aa:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80033ac:	4b2a      	ldr	r3, [pc, #168]	@ (8003458 <HAL_SPI_MspInit+0x234>)
 80033ae:	2200      	movs	r2, #0
 80033b0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80033b2:	4829      	ldr	r0, [pc, #164]	@ (8003458 <HAL_SPI_MspInit+0x234>)
 80033b4:	f001 f8dc 	bl	8004570 <HAL_DMA_Init>
 80033b8:	4603      	mov	r3, r0
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d001      	beq.n	80033c2 <HAL_SPI_MspInit+0x19e>
    {
      Error_Handler();
 80033be:	f7fe fa2f 	bl	8001820 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	4a24      	ldr	r2, [pc, #144]	@ (8003458 <HAL_SPI_MspInit+0x234>)
 80033c6:	67da      	str	r2, [r3, #124]	@ 0x7c
 80033c8:	4a23      	ldr	r2, [pc, #140]	@ (8003458 <HAL_SPI_MspInit+0x234>)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Stream1;
 80033ce:	4b24      	ldr	r3, [pc, #144]	@ (8003460 <HAL_SPI_MspInit+0x23c>)
 80033d0:	4a24      	ldr	r2, [pc, #144]	@ (8003464 <HAL_SPI_MspInit+0x240>)
 80033d2:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 80033d4:	4b22      	ldr	r3, [pc, #136]	@ (8003460 <HAL_SPI_MspInit+0x23c>)
 80033d6:	2226      	movs	r2, #38	@ 0x26
 80033d8:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80033da:	4b21      	ldr	r3, [pc, #132]	@ (8003460 <HAL_SPI_MspInit+0x23c>)
 80033dc:	2240      	movs	r2, #64	@ 0x40
 80033de:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80033e0:	4b1f      	ldr	r3, [pc, #124]	@ (8003460 <HAL_SPI_MspInit+0x23c>)
 80033e2:	2200      	movs	r2, #0
 80033e4:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80033e6:	4b1e      	ldr	r3, [pc, #120]	@ (8003460 <HAL_SPI_MspInit+0x23c>)
 80033e8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80033ec:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80033ee:	4b1c      	ldr	r3, [pc, #112]	@ (8003460 <HAL_SPI_MspInit+0x23c>)
 80033f0:	2200      	movs	r2, #0
 80033f2:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80033f4:	4b1a      	ldr	r3, [pc, #104]	@ (8003460 <HAL_SPI_MspInit+0x23c>)
 80033f6:	2200      	movs	r2, #0
 80033f8:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80033fa:	4b19      	ldr	r3, [pc, #100]	@ (8003460 <HAL_SPI_MspInit+0x23c>)
 80033fc:	2200      	movs	r2, #0
 80033fe:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8003400:	4b17      	ldr	r3, [pc, #92]	@ (8003460 <HAL_SPI_MspInit+0x23c>)
 8003402:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003406:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003408:	4b15      	ldr	r3, [pc, #84]	@ (8003460 <HAL_SPI_MspInit+0x23c>)
 800340a:	2200      	movs	r2, #0
 800340c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800340e:	4814      	ldr	r0, [pc, #80]	@ (8003460 <HAL_SPI_MspInit+0x23c>)
 8003410:	f001 f8ae 	bl	8004570 <HAL_DMA_Init>
 8003414:	4603      	mov	r3, r0
 8003416:	2b00      	cmp	r3, #0
 8003418:	d001      	beq.n	800341e <HAL_SPI_MspInit+0x1fa>
    {
      Error_Handler();
 800341a:	f7fe fa01 	bl	8001820 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	4a0f      	ldr	r2, [pc, #60]	@ (8003460 <HAL_SPI_MspInit+0x23c>)
 8003422:	679a      	str	r2, [r3, #120]	@ 0x78
 8003424:	4a0e      	ldr	r2, [pc, #56]	@ (8003460 <HAL_SPI_MspInit+0x23c>)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800342a:	2200      	movs	r2, #0
 800342c:	2100      	movs	r1, #0
 800342e:	2023      	movs	r0, #35	@ 0x23
 8003430:	f000 fff1 	bl	8004416 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003434:	2023      	movs	r0, #35	@ 0x23
 8003436:	f001 f808 	bl	800444a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800343a:	bf00      	nop
 800343c:	37f0      	adds	r7, #240	@ 0xf0
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}
 8003442:	bf00      	nop
 8003444:	40013000 	.word	0x40013000
 8003448:	58024400 	.word	0x58024400
 800344c:	58020000 	.word	0x58020000
 8003450:	58020c00 	.word	0x58020c00
 8003454:	58020400 	.word	0x58020400
 8003458:	24000de4 	.word	0x24000de4
 800345c:	40020010 	.word	0x40020010
 8003460:	24000e5c 	.word	0x24000e5c
 8003464:	40020028 	.word	0x40020028

08003468 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003468:	b480      	push	{r7}
 800346a:	b083      	sub	sp, #12
 800346c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800346e:	4b0a      	ldr	r3, [pc, #40]	@ (8003498 <HAL_MspInit+0x30>)
 8003470:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003474:	4a08      	ldr	r2, [pc, #32]	@ (8003498 <HAL_MspInit+0x30>)
 8003476:	f043 0302 	orr.w	r3, r3, #2
 800347a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800347e:	4b06      	ldr	r3, [pc, #24]	@ (8003498 <HAL_MspInit+0x30>)
 8003480:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003484:	f003 0302 	and.w	r3, r3, #2
 8003488:	607b      	str	r3, [r7, #4]
 800348a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800348c:	bf00      	nop
 800348e:	370c      	adds	r7, #12
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr
 8003498:	58024400 	.word	0x58024400

0800349c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800349c:	b480      	push	{r7}
 800349e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80034a0:	bf00      	nop
 80034a2:	e7fd      	b.n	80034a0 <NMI_Handler+0x4>

080034a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80034a4:	b480      	push	{r7}
 80034a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80034a8:	bf00      	nop
 80034aa:	e7fd      	b.n	80034a8 <HardFault_Handler+0x4>

080034ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80034ac:	b480      	push	{r7}
 80034ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80034b0:	bf00      	nop
 80034b2:	e7fd      	b.n	80034b0 <MemManage_Handler+0x4>

080034b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80034b4:	b480      	push	{r7}
 80034b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80034b8:	bf00      	nop
 80034ba:	e7fd      	b.n	80034b8 <BusFault_Handler+0x4>

080034bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80034bc:	b480      	push	{r7}
 80034be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80034c0:	bf00      	nop
 80034c2:	e7fd      	b.n	80034c0 <UsageFault_Handler+0x4>

080034c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80034c4:	b480      	push	{r7}
 80034c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80034c8:	bf00      	nop
 80034ca:	46bd      	mov	sp, r7
 80034cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d0:	4770      	bx	lr

080034d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80034d2:	b480      	push	{r7}
 80034d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80034d6:	bf00      	nop
 80034d8:	46bd      	mov	sp, r7
 80034da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034de:	4770      	bx	lr

080034e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80034e0:	b480      	push	{r7}
 80034e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80034e4:	bf00      	nop
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr

080034ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80034ee:	b580      	push	{r7, lr}
 80034f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80034f2:	f000 fe4f 	bl	8004194 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80034f6:	bf00      	nop
 80034f8:	bd80      	pop	{r7, pc}
	...

080034fc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8003500:	4802      	ldr	r0, [pc, #8]	@ (800350c <DMA1_Stream0_IRQHandler+0x10>)
 8003502:	f002 f8f5 	bl	80056f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8003506:	bf00      	nop
 8003508:	bd80      	pop	{r7, pc}
 800350a:	bf00      	nop
 800350c:	24000de4 	.word	0x24000de4

08003510 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8003514:	4802      	ldr	r0, [pc, #8]	@ (8003520 <DMA1_Stream1_IRQHandler+0x10>)
 8003516:	f002 f8eb 	bl	80056f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800351a:	bf00      	nop
 800351c:	bd80      	pop	{r7, pc}
 800351e:	bf00      	nop
 8003520:	24000e5c 	.word	0x24000e5c

08003524 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8003528:	4802      	ldr	r0, [pc, #8]	@ (8003534 <SPI1_IRQHandler+0x10>)
 800352a:	f008 fda7 	bl	800c07c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800352e:	bf00      	nop
 8003530:	bd80      	pop	{r7, pc}
 8003532:	bf00      	nop
 8003534:	24000d5c 	.word	0x24000d5c

08003538 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800353c:	4802      	ldr	r0, [pc, #8]	@ (8003548 <USART2_IRQHandler+0x10>)
 800353e:	f009 ffb7 	bl	800d4b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003542:	bf00      	nop
 8003544:	bd80      	pop	{r7, pc}
 8003546:	bf00      	nop
 8003548:	24000fbc 	.word	0x24000fbc

0800354c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003550:	4802      	ldr	r0, [pc, #8]	@ (800355c <OTG_FS_IRQHandler+0x10>)
 8003552:	f003 fd3d 	bl	8006fd0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8003556:	bf00      	nop
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	240015c8 	.word	0x240015c8

08003560 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003560:	b480      	push	{r7}
 8003562:	af00      	add	r7, sp, #0
  return 1;
 8003564:	2301      	movs	r3, #1
}
 8003566:	4618      	mov	r0, r3
 8003568:	46bd      	mov	sp, r7
 800356a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356e:	4770      	bx	lr

08003570 <_kill>:

int _kill(int pid, int sig)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b082      	sub	sp, #8
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
 8003578:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800357a:	f011 f897 	bl	80146ac <__errno>
 800357e:	4603      	mov	r3, r0
 8003580:	2216      	movs	r2, #22
 8003582:	601a      	str	r2, [r3, #0]
  return -1;
 8003584:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003588:	4618      	mov	r0, r3
 800358a:	3708      	adds	r7, #8
 800358c:	46bd      	mov	sp, r7
 800358e:	bd80      	pop	{r7, pc}

08003590 <_exit>:

void _exit (int status)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b082      	sub	sp, #8
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003598:	f04f 31ff 	mov.w	r1, #4294967295
 800359c:	6878      	ldr	r0, [r7, #4]
 800359e:	f7ff ffe7 	bl	8003570 <_kill>
  while (1) {}    /* Make sure we hang here */
 80035a2:	bf00      	nop
 80035a4:	e7fd      	b.n	80035a2 <_exit+0x12>

080035a6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80035a6:	b580      	push	{r7, lr}
 80035a8:	b086      	sub	sp, #24
 80035aa:	af00      	add	r7, sp, #0
 80035ac:	60f8      	str	r0, [r7, #12]
 80035ae:	60b9      	str	r1, [r7, #8]
 80035b0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035b2:	2300      	movs	r3, #0
 80035b4:	617b      	str	r3, [r7, #20]
 80035b6:	e00a      	b.n	80035ce <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80035b8:	f3af 8000 	nop.w
 80035bc:	4601      	mov	r1, r0
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	1c5a      	adds	r2, r3, #1
 80035c2:	60ba      	str	r2, [r7, #8]
 80035c4:	b2ca      	uxtb	r2, r1
 80035c6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035c8:	697b      	ldr	r3, [r7, #20]
 80035ca:	3301      	adds	r3, #1
 80035cc:	617b      	str	r3, [r7, #20]
 80035ce:	697a      	ldr	r2, [r7, #20]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	429a      	cmp	r2, r3
 80035d4:	dbf0      	blt.n	80035b8 <_read+0x12>
  }

  return len;
 80035d6:	687b      	ldr	r3, [r7, #4]
}
 80035d8:	4618      	mov	r0, r3
 80035da:	3718      	adds	r7, #24
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}

080035e0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b086      	sub	sp, #24
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	60f8      	str	r0, [r7, #12]
 80035e8:	60b9      	str	r1, [r7, #8]
 80035ea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035ec:	2300      	movs	r3, #0
 80035ee:	617b      	str	r3, [r7, #20]
 80035f0:	e009      	b.n	8003606 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80035f2:	68bb      	ldr	r3, [r7, #8]
 80035f4:	1c5a      	adds	r2, r3, #1
 80035f6:	60ba      	str	r2, [r7, #8]
 80035f8:	781b      	ldrb	r3, [r3, #0]
 80035fa:	4618      	mov	r0, r3
 80035fc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	3301      	adds	r3, #1
 8003604:	617b      	str	r3, [r7, #20]
 8003606:	697a      	ldr	r2, [r7, #20]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	429a      	cmp	r2, r3
 800360c:	dbf1      	blt.n	80035f2 <_write+0x12>
  }
  return len;
 800360e:	687b      	ldr	r3, [r7, #4]
}
 8003610:	4618      	mov	r0, r3
 8003612:	3718      	adds	r7, #24
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}

08003618 <_close>:

int _close(int file)
{
 8003618:	b480      	push	{r7}
 800361a:	b083      	sub	sp, #12
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003620:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003624:	4618      	mov	r0, r3
 8003626:	370c      	adds	r7, #12
 8003628:	46bd      	mov	sp, r7
 800362a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362e:	4770      	bx	lr

08003630 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003630:	b480      	push	{r7}
 8003632:	b083      	sub	sp, #12
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
 8003638:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003640:	605a      	str	r2, [r3, #4]
  return 0;
 8003642:	2300      	movs	r3, #0
}
 8003644:	4618      	mov	r0, r3
 8003646:	370c      	adds	r7, #12
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr

08003650 <_isatty>:

int _isatty(int file)
{
 8003650:	b480      	push	{r7}
 8003652:	b083      	sub	sp, #12
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003658:	2301      	movs	r3, #1
}
 800365a:	4618      	mov	r0, r3
 800365c:	370c      	adds	r7, #12
 800365e:	46bd      	mov	sp, r7
 8003660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003664:	4770      	bx	lr

08003666 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003666:	b480      	push	{r7}
 8003668:	b085      	sub	sp, #20
 800366a:	af00      	add	r7, sp, #0
 800366c:	60f8      	str	r0, [r7, #12]
 800366e:	60b9      	str	r1, [r7, #8]
 8003670:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003672:	2300      	movs	r3, #0
}
 8003674:	4618      	mov	r0, r3
 8003676:	3714      	adds	r7, #20
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr

08003680 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b086      	sub	sp, #24
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003688:	4a14      	ldr	r2, [pc, #80]	@ (80036dc <_sbrk+0x5c>)
 800368a:	4b15      	ldr	r3, [pc, #84]	@ (80036e0 <_sbrk+0x60>)
 800368c:	1ad3      	subs	r3, r2, r3
 800368e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003694:	4b13      	ldr	r3, [pc, #76]	@ (80036e4 <_sbrk+0x64>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d102      	bne.n	80036a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800369c:	4b11      	ldr	r3, [pc, #68]	@ (80036e4 <_sbrk+0x64>)
 800369e:	4a12      	ldr	r2, [pc, #72]	@ (80036e8 <_sbrk+0x68>)
 80036a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80036a2:	4b10      	ldr	r3, [pc, #64]	@ (80036e4 <_sbrk+0x64>)
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	4413      	add	r3, r2
 80036aa:	693a      	ldr	r2, [r7, #16]
 80036ac:	429a      	cmp	r2, r3
 80036ae:	d207      	bcs.n	80036c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80036b0:	f010 fffc 	bl	80146ac <__errno>
 80036b4:	4603      	mov	r3, r0
 80036b6:	220c      	movs	r2, #12
 80036b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80036ba:	f04f 33ff 	mov.w	r3, #4294967295
 80036be:	e009      	b.n	80036d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80036c0:	4b08      	ldr	r3, [pc, #32]	@ (80036e4 <_sbrk+0x64>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80036c6:	4b07      	ldr	r3, [pc, #28]	@ (80036e4 <_sbrk+0x64>)
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	4413      	add	r3, r2
 80036ce:	4a05      	ldr	r2, [pc, #20]	@ (80036e4 <_sbrk+0x64>)
 80036d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80036d2:	68fb      	ldr	r3, [r7, #12]
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	3718      	adds	r7, #24
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}
 80036dc:	24080000 	.word	0x24080000
 80036e0:	00000400 	.word	0x00000400
 80036e4:	24000ed4 	.word	0x24000ed4
 80036e8:	24001c10 	.word	0x24001c10

080036ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80036ec:	b480      	push	{r7}
 80036ee:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80036f0:	4b43      	ldr	r3, [pc, #268]	@ (8003800 <SystemInit+0x114>)
 80036f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036f6:	4a42      	ldr	r2, [pc, #264]	@ (8003800 <SystemInit+0x114>)
 80036f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80036fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003700:	4b40      	ldr	r3, [pc, #256]	@ (8003804 <SystemInit+0x118>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f003 030f 	and.w	r3, r3, #15
 8003708:	2b06      	cmp	r3, #6
 800370a:	d807      	bhi.n	800371c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800370c:	4b3d      	ldr	r3, [pc, #244]	@ (8003804 <SystemInit+0x118>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f023 030f 	bic.w	r3, r3, #15
 8003714:	4a3b      	ldr	r2, [pc, #236]	@ (8003804 <SystemInit+0x118>)
 8003716:	f043 0307 	orr.w	r3, r3, #7
 800371a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800371c:	4b3a      	ldr	r3, [pc, #232]	@ (8003808 <SystemInit+0x11c>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4a39      	ldr	r2, [pc, #228]	@ (8003808 <SystemInit+0x11c>)
 8003722:	f043 0301 	orr.w	r3, r3, #1
 8003726:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003728:	4b37      	ldr	r3, [pc, #220]	@ (8003808 <SystemInit+0x11c>)
 800372a:	2200      	movs	r2, #0
 800372c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800372e:	4b36      	ldr	r3, [pc, #216]	@ (8003808 <SystemInit+0x11c>)
 8003730:	681a      	ldr	r2, [r3, #0]
 8003732:	4935      	ldr	r1, [pc, #212]	@ (8003808 <SystemInit+0x11c>)
 8003734:	4b35      	ldr	r3, [pc, #212]	@ (800380c <SystemInit+0x120>)
 8003736:	4013      	ands	r3, r2
 8003738:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800373a:	4b32      	ldr	r3, [pc, #200]	@ (8003804 <SystemInit+0x118>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f003 0308 	and.w	r3, r3, #8
 8003742:	2b00      	cmp	r3, #0
 8003744:	d007      	beq.n	8003756 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003746:	4b2f      	ldr	r3, [pc, #188]	@ (8003804 <SystemInit+0x118>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f023 030f 	bic.w	r3, r3, #15
 800374e:	4a2d      	ldr	r2, [pc, #180]	@ (8003804 <SystemInit+0x118>)
 8003750:	f043 0307 	orr.w	r3, r3, #7
 8003754:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8003756:	4b2c      	ldr	r3, [pc, #176]	@ (8003808 <SystemInit+0x11c>)
 8003758:	2200      	movs	r2, #0
 800375a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800375c:	4b2a      	ldr	r3, [pc, #168]	@ (8003808 <SystemInit+0x11c>)
 800375e:	2200      	movs	r2, #0
 8003760:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8003762:	4b29      	ldr	r3, [pc, #164]	@ (8003808 <SystemInit+0x11c>)
 8003764:	2200      	movs	r2, #0
 8003766:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8003768:	4b27      	ldr	r3, [pc, #156]	@ (8003808 <SystemInit+0x11c>)
 800376a:	4a29      	ldr	r2, [pc, #164]	@ (8003810 <SystemInit+0x124>)
 800376c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800376e:	4b26      	ldr	r3, [pc, #152]	@ (8003808 <SystemInit+0x11c>)
 8003770:	4a28      	ldr	r2, [pc, #160]	@ (8003814 <SystemInit+0x128>)
 8003772:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8003774:	4b24      	ldr	r3, [pc, #144]	@ (8003808 <SystemInit+0x11c>)
 8003776:	4a28      	ldr	r2, [pc, #160]	@ (8003818 <SystemInit+0x12c>)
 8003778:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800377a:	4b23      	ldr	r3, [pc, #140]	@ (8003808 <SystemInit+0x11c>)
 800377c:	2200      	movs	r2, #0
 800377e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8003780:	4b21      	ldr	r3, [pc, #132]	@ (8003808 <SystemInit+0x11c>)
 8003782:	4a25      	ldr	r2, [pc, #148]	@ (8003818 <SystemInit+0x12c>)
 8003784:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8003786:	4b20      	ldr	r3, [pc, #128]	@ (8003808 <SystemInit+0x11c>)
 8003788:	2200      	movs	r2, #0
 800378a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800378c:	4b1e      	ldr	r3, [pc, #120]	@ (8003808 <SystemInit+0x11c>)
 800378e:	4a22      	ldr	r2, [pc, #136]	@ (8003818 <SystemInit+0x12c>)
 8003790:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8003792:	4b1d      	ldr	r3, [pc, #116]	@ (8003808 <SystemInit+0x11c>)
 8003794:	2200      	movs	r2, #0
 8003796:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003798:	4b1b      	ldr	r3, [pc, #108]	@ (8003808 <SystemInit+0x11c>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a1a      	ldr	r2, [pc, #104]	@ (8003808 <SystemInit+0x11c>)
 800379e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037a2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80037a4:	4b18      	ldr	r3, [pc, #96]	@ (8003808 <SystemInit+0x11c>)
 80037a6:	2200      	movs	r2, #0
 80037a8:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80037aa:	4b1c      	ldr	r3, [pc, #112]	@ (800381c <SystemInit+0x130>)
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	4b1c      	ldr	r3, [pc, #112]	@ (8003820 <SystemInit+0x134>)
 80037b0:	4013      	ands	r3, r2
 80037b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80037b6:	d202      	bcs.n	80037be <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80037b8:	4b1a      	ldr	r3, [pc, #104]	@ (8003824 <SystemInit+0x138>)
 80037ba:	2201      	movs	r2, #1
 80037bc:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80037be:	4b12      	ldr	r3, [pc, #72]	@ (8003808 <SystemInit+0x11c>)
 80037c0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80037c4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d113      	bne.n	80037f4 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80037cc:	4b0e      	ldr	r3, [pc, #56]	@ (8003808 <SystemInit+0x11c>)
 80037ce:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80037d2:	4a0d      	ldr	r2, [pc, #52]	@ (8003808 <SystemInit+0x11c>)
 80037d4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80037d8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80037dc:	4b12      	ldr	r3, [pc, #72]	@ (8003828 <SystemInit+0x13c>)
 80037de:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80037e2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80037e4:	4b08      	ldr	r3, [pc, #32]	@ (8003808 <SystemInit+0x11c>)
 80037e6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80037ea:	4a07      	ldr	r2, [pc, #28]	@ (8003808 <SystemInit+0x11c>)
 80037ec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80037f0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80037f4:	bf00      	nop
 80037f6:	46bd      	mov	sp, r7
 80037f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fc:	4770      	bx	lr
 80037fe:	bf00      	nop
 8003800:	e000ed00 	.word	0xe000ed00
 8003804:	52002000 	.word	0x52002000
 8003808:	58024400 	.word	0x58024400
 800380c:	eaf6ed7f 	.word	0xeaf6ed7f
 8003810:	02020200 	.word	0x02020200
 8003814:	01ff0000 	.word	0x01ff0000
 8003818:	01010280 	.word	0x01010280
 800381c:	5c001000 	.word	0x5c001000
 8003820:	ffff0000 	.word	0xffff0000
 8003824:	51008108 	.word	0x51008108
 8003828:	52004000 	.word	0x52004000

0800382c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800382c:	b480      	push	{r7}
 800382e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8003830:	4b09      	ldr	r3, [pc, #36]	@ (8003858 <ExitRun0Mode+0x2c>)
 8003832:	68db      	ldr	r3, [r3, #12]
 8003834:	4a08      	ldr	r2, [pc, #32]	@ (8003858 <ExitRun0Mode+0x2c>)
 8003836:	f043 0302 	orr.w	r3, r3, #2
 800383a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800383c:	bf00      	nop
 800383e:	4b06      	ldr	r3, [pc, #24]	@ (8003858 <ExitRun0Mode+0x2c>)
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003846:	2b00      	cmp	r3, #0
 8003848:	d0f9      	beq.n	800383e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800384a:	bf00      	nop
 800384c:	bf00      	nop
 800384e:	46bd      	mov	sp, r7
 8003850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003854:	4770      	bx	lr
 8003856:	bf00      	nop
 8003858:	58024800 	.word	0x58024800

0800385c <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b096      	sub	sp, #88	@ 0x58
 8003860:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003862:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8003866:	2200      	movs	r2, #0
 8003868:	601a      	str	r2, [r3, #0]
 800386a:	605a      	str	r2, [r3, #4]
 800386c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800386e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003872:	2200      	movs	r2, #0
 8003874:	601a      	str	r2, [r3, #0]
 8003876:	605a      	str	r2, [r3, #4]
 8003878:	609a      	str	r2, [r3, #8]
 800387a:	60da      	str	r2, [r3, #12]
 800387c:	611a      	str	r2, [r3, #16]
 800387e:	615a      	str	r2, [r3, #20]
 8003880:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003882:	1d3b      	adds	r3, r7, #4
 8003884:	222c      	movs	r2, #44	@ 0x2c
 8003886:	2100      	movs	r1, #0
 8003888:	4618      	mov	r0, r3
 800388a:	f010 febd 	bl	8014608 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800388e:	4b4b      	ldr	r3, [pc, #300]	@ (80039bc <MX_TIM1_Init+0x160>)
 8003890:	4a4b      	ldr	r2, [pc, #300]	@ (80039c0 <MX_TIM1_Init+0x164>)
 8003892:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 399;
 8003894:	4b49      	ldr	r3, [pc, #292]	@ (80039bc <MX_TIM1_Init+0x160>)
 8003896:	f240 128f 	movw	r2, #399	@ 0x18f
 800389a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800389c:	4b47      	ldr	r3, [pc, #284]	@ (80039bc <MX_TIM1_Init+0x160>)
 800389e:	2200      	movs	r2, #0
 80038a0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 80038a2:	4b46      	ldr	r3, [pc, #280]	@ (80039bc <MX_TIM1_Init+0x160>)
 80038a4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80038a8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038aa:	4b44      	ldr	r3, [pc, #272]	@ (80039bc <MX_TIM1_Init+0x160>)
 80038ac:	2200      	movs	r2, #0
 80038ae:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80038b0:	4b42      	ldr	r3, [pc, #264]	@ (80039bc <MX_TIM1_Init+0x160>)
 80038b2:	2200      	movs	r2, #0
 80038b4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80038b6:	4b41      	ldr	r3, [pc, #260]	@ (80039bc <MX_TIM1_Init+0x160>)
 80038b8:	2280      	movs	r2, #128	@ 0x80
 80038ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80038bc:	483f      	ldr	r0, [pc, #252]	@ (80039bc <MX_TIM1_Init+0x160>)
 80038be:	f008 fee0 	bl	800c682 <HAL_TIM_PWM_Init>
 80038c2:	4603      	mov	r3, r0
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d001      	beq.n	80038cc <MX_TIM1_Init+0x70>
  {
    Error_Handler();
 80038c8:	f7fd ffaa 	bl	8001820 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038cc:	2300      	movs	r3, #0
 80038ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80038d0:	2300      	movs	r3, #0
 80038d2:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038d4:	2300      	movs	r3, #0
 80038d6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80038d8:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80038dc:	4619      	mov	r1, r3
 80038de:	4837      	ldr	r0, [pc, #220]	@ (80039bc <MX_TIM1_Init+0x160>)
 80038e0:	f009 fbb0 	bl	800d044 <HAL_TIMEx_MasterConfigSynchronization>
 80038e4:	4603      	mov	r3, r0
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d001      	beq.n	80038ee <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80038ea:	f7fd ff99 	bl	8001820 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80038ee:	2360      	movs	r3, #96	@ 0x60
 80038f0:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80038f2:	2300      	movs	r3, #0
 80038f4:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80038f6:	2300      	movs	r3, #0
 80038f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80038fa:	2300      	movs	r3, #0
 80038fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80038fe:	2300      	movs	r3, #0
 8003900:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003902:	2300      	movs	r3, #0
 8003904:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003906:	2300      	movs	r3, #0
 8003908:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800390a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800390e:	2200      	movs	r2, #0
 8003910:	4619      	mov	r1, r3
 8003912:	482a      	ldr	r0, [pc, #168]	@ (80039bc <MX_TIM1_Init+0x160>)
 8003914:	f008 ff0c 	bl	800c730 <HAL_TIM_PWM_ConfigChannel>
 8003918:	4603      	mov	r3, r0
 800391a:	2b00      	cmp	r3, #0
 800391c:	d001      	beq.n	8003922 <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 800391e:	f7fd ff7f 	bl	8001820 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003922:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003926:	2204      	movs	r2, #4
 8003928:	4619      	mov	r1, r3
 800392a:	4824      	ldr	r0, [pc, #144]	@ (80039bc <MX_TIM1_Init+0x160>)
 800392c:	f008 ff00 	bl	800c730 <HAL_TIM_PWM_ConfigChannel>
 8003930:	4603      	mov	r3, r0
 8003932:	2b00      	cmp	r3, #0
 8003934:	d001      	beq.n	800393a <MX_TIM1_Init+0xde>
  {
    Error_Handler();
 8003936:	f7fd ff73 	bl	8001820 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800393a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800393e:	2208      	movs	r2, #8
 8003940:	4619      	mov	r1, r3
 8003942:	481e      	ldr	r0, [pc, #120]	@ (80039bc <MX_TIM1_Init+0x160>)
 8003944:	f008 fef4 	bl	800c730 <HAL_TIM_PWM_ConfigChannel>
 8003948:	4603      	mov	r3, r0
 800394a:	2b00      	cmp	r3, #0
 800394c:	d001      	beq.n	8003952 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 800394e:	f7fd ff67 	bl	8001820 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003952:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003956:	220c      	movs	r2, #12
 8003958:	4619      	mov	r1, r3
 800395a:	4818      	ldr	r0, [pc, #96]	@ (80039bc <MX_TIM1_Init+0x160>)
 800395c:	f008 fee8 	bl	800c730 <HAL_TIM_PWM_ConfigChannel>
 8003960:	4603      	mov	r3, r0
 8003962:	2b00      	cmp	r3, #0
 8003964:	d001      	beq.n	800396a <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8003966:	f7fd ff5b 	bl	8001820 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800396a:	2300      	movs	r3, #0
 800396c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800396e:	2300      	movs	r3, #0
 8003970:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003972:	2300      	movs	r3, #0
 8003974:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003976:	2300      	movs	r3, #0
 8003978:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800397a:	2300      	movs	r3, #0
 800397c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800397e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003982:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003984:	2300      	movs	r3, #0
 8003986:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003988:	2300      	movs	r3, #0
 800398a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800398c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003990:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003992:	2300      	movs	r3, #0
 8003994:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003996:	2300      	movs	r3, #0
 8003998:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800399a:	1d3b      	adds	r3, r7, #4
 800399c:	4619      	mov	r1, r3
 800399e:	4807      	ldr	r0, [pc, #28]	@ (80039bc <MX_TIM1_Init+0x160>)
 80039a0:	f009 fbde 	bl	800d160 <HAL_TIMEx_ConfigBreakDeadTime>
 80039a4:	4603      	mov	r3, r0
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d001      	beq.n	80039ae <MX_TIM1_Init+0x152>
  {
    Error_Handler();
 80039aa:	f7fd ff39 	bl	8001820 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80039ae:	4803      	ldr	r0, [pc, #12]	@ (80039bc <MX_TIM1_Init+0x160>)
 80039b0:	f000 f94e 	bl	8003c50 <HAL_TIM_MspPostInit>

}
 80039b4:	bf00      	nop
 80039b6:	3758      	adds	r7, #88	@ 0x58
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	24000ed8 	.word	0x24000ed8
 80039c0:	40010000 	.word	0x40010000

080039c4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b08a      	sub	sp, #40	@ 0x28
 80039c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80039ca:	f107 031c 	add.w	r3, r7, #28
 80039ce:	2200      	movs	r2, #0
 80039d0:	601a      	str	r2, [r3, #0]
 80039d2:	605a      	str	r2, [r3, #4]
 80039d4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80039d6:	463b      	mov	r3, r7
 80039d8:	2200      	movs	r2, #0
 80039da:	601a      	str	r2, [r3, #0]
 80039dc:	605a      	str	r2, [r3, #4]
 80039de:	609a      	str	r2, [r3, #8]
 80039e0:	60da      	str	r2, [r3, #12]
 80039e2:	611a      	str	r2, [r3, #16]
 80039e4:	615a      	str	r2, [r3, #20]
 80039e6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80039e8:	4b33      	ldr	r3, [pc, #204]	@ (8003ab8 <MX_TIM2_Init+0xf4>)
 80039ea:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80039ee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 399;
 80039f0:	4b31      	ldr	r3, [pc, #196]	@ (8003ab8 <MX_TIM2_Init+0xf4>)
 80039f2:	f240 128f 	movw	r2, #399	@ 0x18f
 80039f6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039f8:	4b2f      	ldr	r3, [pc, #188]	@ (8003ab8 <MX_TIM2_Init+0xf4>)
 80039fa:	2200      	movs	r2, #0
 80039fc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80039fe:	4b2e      	ldr	r3, [pc, #184]	@ (8003ab8 <MX_TIM2_Init+0xf4>)
 8003a00:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003a04:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a06:	4b2c      	ldr	r3, [pc, #176]	@ (8003ab8 <MX_TIM2_Init+0xf4>)
 8003a08:	2200      	movs	r2, #0
 8003a0a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003a0c:	4b2a      	ldr	r3, [pc, #168]	@ (8003ab8 <MX_TIM2_Init+0xf4>)
 8003a0e:	2280      	movs	r2, #128	@ 0x80
 8003a10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003a12:	4829      	ldr	r0, [pc, #164]	@ (8003ab8 <MX_TIM2_Init+0xf4>)
 8003a14:	f008 fe35 	bl	800c682 <HAL_TIM_PWM_Init>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d001      	beq.n	8003a22 <MX_TIM2_Init+0x5e>
  {
    Error_Handler();
 8003a1e:	f7fd feff 	bl	8001820 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a22:	2300      	movs	r3, #0
 8003a24:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a26:	2300      	movs	r3, #0
 8003a28:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003a2a:	f107 031c 	add.w	r3, r7, #28
 8003a2e:	4619      	mov	r1, r3
 8003a30:	4821      	ldr	r0, [pc, #132]	@ (8003ab8 <MX_TIM2_Init+0xf4>)
 8003a32:	f009 fb07 	bl	800d044 <HAL_TIMEx_MasterConfigSynchronization>
 8003a36:	4603      	mov	r3, r0
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d001      	beq.n	8003a40 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8003a3c:	f7fd fef0 	bl	8001820 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003a40:	2360      	movs	r3, #96	@ 0x60
 8003a42:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003a44:	2300      	movs	r3, #0
 8003a46:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003a50:	463b      	mov	r3, r7
 8003a52:	2200      	movs	r2, #0
 8003a54:	4619      	mov	r1, r3
 8003a56:	4818      	ldr	r0, [pc, #96]	@ (8003ab8 <MX_TIM2_Init+0xf4>)
 8003a58:	f008 fe6a 	bl	800c730 <HAL_TIM_PWM_ConfigChannel>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d001      	beq.n	8003a66 <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8003a62:	f7fd fedd 	bl	8001820 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003a66:	463b      	mov	r3, r7
 8003a68:	2204      	movs	r2, #4
 8003a6a:	4619      	mov	r1, r3
 8003a6c:	4812      	ldr	r0, [pc, #72]	@ (8003ab8 <MX_TIM2_Init+0xf4>)
 8003a6e:	f008 fe5f 	bl	800c730 <HAL_TIM_PWM_ConfigChannel>
 8003a72:	4603      	mov	r3, r0
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d001      	beq.n	8003a7c <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 8003a78:	f7fd fed2 	bl	8001820 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003a7c:	463b      	mov	r3, r7
 8003a7e:	2208      	movs	r2, #8
 8003a80:	4619      	mov	r1, r3
 8003a82:	480d      	ldr	r0, [pc, #52]	@ (8003ab8 <MX_TIM2_Init+0xf4>)
 8003a84:	f008 fe54 	bl	800c730 <HAL_TIM_PWM_ConfigChannel>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d001      	beq.n	8003a92 <MX_TIM2_Init+0xce>
  {
    Error_Handler();
 8003a8e:	f7fd fec7 	bl	8001820 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003a92:	463b      	mov	r3, r7
 8003a94:	220c      	movs	r2, #12
 8003a96:	4619      	mov	r1, r3
 8003a98:	4807      	ldr	r0, [pc, #28]	@ (8003ab8 <MX_TIM2_Init+0xf4>)
 8003a9a:	f008 fe49 	bl	800c730 <HAL_TIM_PWM_ConfigChannel>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d001      	beq.n	8003aa8 <MX_TIM2_Init+0xe4>
  {
    Error_Handler();
 8003aa4:	f7fd febc 	bl	8001820 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003aa8:	4803      	ldr	r0, [pc, #12]	@ (8003ab8 <MX_TIM2_Init+0xf4>)
 8003aaa:	f000 f8d1 	bl	8003c50 <HAL_TIM_MspPostInit>

}
 8003aae:	bf00      	nop
 8003ab0:	3728      	adds	r7, #40	@ 0x28
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}
 8003ab6:	bf00      	nop
 8003ab8:	24000f24 	.word	0x24000f24

08003abc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b08a      	sub	sp, #40	@ 0x28
 8003ac0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ac2:	f107 031c 	add.w	r3, r7, #28
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	601a      	str	r2, [r3, #0]
 8003aca:	605a      	str	r2, [r3, #4]
 8003acc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003ace:	463b      	mov	r3, r7
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	601a      	str	r2, [r3, #0]
 8003ad4:	605a      	str	r2, [r3, #4]
 8003ad6:	609a      	str	r2, [r3, #8]
 8003ad8:	60da      	str	r2, [r3, #12]
 8003ada:	611a      	str	r2, [r3, #16]
 8003adc:	615a      	str	r2, [r3, #20]
 8003ade:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003ae0:	4b32      	ldr	r3, [pc, #200]	@ (8003bac <MX_TIM3_Init+0xf0>)
 8003ae2:	4a33      	ldr	r2, [pc, #204]	@ (8003bb0 <MX_TIM3_Init+0xf4>)
 8003ae4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 399;
 8003ae6:	4b31      	ldr	r3, [pc, #196]	@ (8003bac <MX_TIM3_Init+0xf0>)
 8003ae8:	f240 128f 	movw	r2, #399	@ 0x18f
 8003aec:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003aee:	4b2f      	ldr	r3, [pc, #188]	@ (8003bac <MX_TIM3_Init+0xf0>)
 8003af0:	2200      	movs	r2, #0
 8003af2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8003af4:	4b2d      	ldr	r3, [pc, #180]	@ (8003bac <MX_TIM3_Init+0xf0>)
 8003af6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003afa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003afc:	4b2b      	ldr	r3, [pc, #172]	@ (8003bac <MX_TIM3_Init+0xf0>)
 8003afe:	2200      	movs	r2, #0
 8003b00:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003b02:	4b2a      	ldr	r3, [pc, #168]	@ (8003bac <MX_TIM3_Init+0xf0>)
 8003b04:	2280      	movs	r2, #128	@ 0x80
 8003b06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003b08:	4828      	ldr	r0, [pc, #160]	@ (8003bac <MX_TIM3_Init+0xf0>)
 8003b0a:	f008 fdba 	bl	800c682 <HAL_TIM_PWM_Init>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d001      	beq.n	8003b18 <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 8003b14:	f7fd fe84 	bl	8001820 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003b20:	f107 031c 	add.w	r3, r7, #28
 8003b24:	4619      	mov	r1, r3
 8003b26:	4821      	ldr	r0, [pc, #132]	@ (8003bac <MX_TIM3_Init+0xf0>)
 8003b28:	f009 fa8c 	bl	800d044 <HAL_TIMEx_MasterConfigSynchronization>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d001      	beq.n	8003b36 <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 8003b32:	f7fd fe75 	bl	8001820 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003b36:	2360      	movs	r3, #96	@ 0x60
 8003b38:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003b42:	2300      	movs	r3, #0
 8003b44:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003b46:	463b      	mov	r3, r7
 8003b48:	2200      	movs	r2, #0
 8003b4a:	4619      	mov	r1, r3
 8003b4c:	4817      	ldr	r0, [pc, #92]	@ (8003bac <MX_TIM3_Init+0xf0>)
 8003b4e:	f008 fdef 	bl	800c730 <HAL_TIM_PWM_ConfigChannel>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d001      	beq.n	8003b5c <MX_TIM3_Init+0xa0>
  {
    Error_Handler();
 8003b58:	f7fd fe62 	bl	8001820 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003b5c:	463b      	mov	r3, r7
 8003b5e:	2204      	movs	r2, #4
 8003b60:	4619      	mov	r1, r3
 8003b62:	4812      	ldr	r0, [pc, #72]	@ (8003bac <MX_TIM3_Init+0xf0>)
 8003b64:	f008 fde4 	bl	800c730 <HAL_TIM_PWM_ConfigChannel>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d001      	beq.n	8003b72 <MX_TIM3_Init+0xb6>
  {
    Error_Handler();
 8003b6e:	f7fd fe57 	bl	8001820 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003b72:	463b      	mov	r3, r7
 8003b74:	2208      	movs	r2, #8
 8003b76:	4619      	mov	r1, r3
 8003b78:	480c      	ldr	r0, [pc, #48]	@ (8003bac <MX_TIM3_Init+0xf0>)
 8003b7a:	f008 fdd9 	bl	800c730 <HAL_TIM_PWM_ConfigChannel>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d001      	beq.n	8003b88 <MX_TIM3_Init+0xcc>
  {
    Error_Handler();
 8003b84:	f7fd fe4c 	bl	8001820 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003b88:	463b      	mov	r3, r7
 8003b8a:	220c      	movs	r2, #12
 8003b8c:	4619      	mov	r1, r3
 8003b8e:	4807      	ldr	r0, [pc, #28]	@ (8003bac <MX_TIM3_Init+0xf0>)
 8003b90:	f008 fdce 	bl	800c730 <HAL_TIM_PWM_ConfigChannel>
 8003b94:	4603      	mov	r3, r0
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d001      	beq.n	8003b9e <MX_TIM3_Init+0xe2>
  {
    Error_Handler();
 8003b9a:	f7fd fe41 	bl	8001820 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003b9e:	4803      	ldr	r0, [pc, #12]	@ (8003bac <MX_TIM3_Init+0xf0>)
 8003ba0:	f000 f856 	bl	8003c50 <HAL_TIM_MspPostInit>

}
 8003ba4:	bf00      	nop
 8003ba6:	3728      	adds	r7, #40	@ 0x28
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}
 8003bac:	24000f70 	.word	0x24000f70
 8003bb0:	40000400 	.word	0x40000400

08003bb4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b087      	sub	sp, #28
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a20      	ldr	r2, [pc, #128]	@ (8003c44 <HAL_TIM_PWM_MspInit+0x90>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d10f      	bne.n	8003be6 <HAL_TIM_PWM_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003bc6:	4b20      	ldr	r3, [pc, #128]	@ (8003c48 <HAL_TIM_PWM_MspInit+0x94>)
 8003bc8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003bcc:	4a1e      	ldr	r2, [pc, #120]	@ (8003c48 <HAL_TIM_PWM_MspInit+0x94>)
 8003bce:	f043 0301 	orr.w	r3, r3, #1
 8003bd2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003bd6:	4b1c      	ldr	r3, [pc, #112]	@ (8003c48 <HAL_TIM_PWM_MspInit+0x94>)
 8003bd8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003bdc:	f003 0301 	and.w	r3, r3, #1
 8003be0:	617b      	str	r3, [r7, #20]
 8003be2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003be4:	e028      	b.n	8003c38 <HAL_TIM_PWM_MspInit+0x84>
  else if(tim_pwmHandle->Instance==TIM2)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bee:	d10f      	bne.n	8003c10 <HAL_TIM_PWM_MspInit+0x5c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003bf0:	4b15      	ldr	r3, [pc, #84]	@ (8003c48 <HAL_TIM_PWM_MspInit+0x94>)
 8003bf2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003bf6:	4a14      	ldr	r2, [pc, #80]	@ (8003c48 <HAL_TIM_PWM_MspInit+0x94>)
 8003bf8:	f043 0301 	orr.w	r3, r3, #1
 8003bfc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003c00:	4b11      	ldr	r3, [pc, #68]	@ (8003c48 <HAL_TIM_PWM_MspInit+0x94>)
 8003c02:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003c06:	f003 0301 	and.w	r3, r3, #1
 8003c0a:	613b      	str	r3, [r7, #16]
 8003c0c:	693b      	ldr	r3, [r7, #16]
}
 8003c0e:	e013      	b.n	8003c38 <HAL_TIM_PWM_MspInit+0x84>
  else if(tim_pwmHandle->Instance==TIM3)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a0d      	ldr	r2, [pc, #52]	@ (8003c4c <HAL_TIM_PWM_MspInit+0x98>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d10e      	bne.n	8003c38 <HAL_TIM_PWM_MspInit+0x84>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003c1a:	4b0b      	ldr	r3, [pc, #44]	@ (8003c48 <HAL_TIM_PWM_MspInit+0x94>)
 8003c1c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003c20:	4a09      	ldr	r2, [pc, #36]	@ (8003c48 <HAL_TIM_PWM_MspInit+0x94>)
 8003c22:	f043 0302 	orr.w	r3, r3, #2
 8003c26:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003c2a:	4b07      	ldr	r3, [pc, #28]	@ (8003c48 <HAL_TIM_PWM_MspInit+0x94>)
 8003c2c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003c30:	f003 0302 	and.w	r3, r3, #2
 8003c34:	60fb      	str	r3, [r7, #12]
 8003c36:	68fb      	ldr	r3, [r7, #12]
}
 8003c38:	bf00      	nop
 8003c3a:	371c      	adds	r7, #28
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c42:	4770      	bx	lr
 8003c44:	40010000 	.word	0x40010000
 8003c48:	58024400 	.word	0x58024400
 8003c4c:	40000400 	.word	0x40000400

08003c50 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b08c      	sub	sp, #48	@ 0x30
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c58:	f107 031c 	add.w	r3, r7, #28
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	601a      	str	r2, [r3, #0]
 8003c60:	605a      	str	r2, [r3, #4]
 8003c62:	609a      	str	r2, [r3, #8]
 8003c64:	60da      	str	r2, [r3, #12]
 8003c66:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a47      	ldr	r2, [pc, #284]	@ (8003d8c <HAL_TIM_MspPostInit+0x13c>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d120      	bne.n	8003cb4 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003c72:	4b47      	ldr	r3, [pc, #284]	@ (8003d90 <HAL_TIM_MspPostInit+0x140>)
 8003c74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003c78:	4a45      	ldr	r2, [pc, #276]	@ (8003d90 <HAL_TIM_MspPostInit+0x140>)
 8003c7a:	f043 0310 	orr.w	r3, r3, #16
 8003c7e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003c82:	4b43      	ldr	r3, [pc, #268]	@ (8003d90 <HAL_TIM_MspPostInit+0x140>)
 8003c84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003c88:	f003 0310 	and.w	r3, r3, #16
 8003c8c:	61bb      	str	r3, [r7, #24]
 8003c8e:	69bb      	ldr	r3, [r7, #24]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 8003c90:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 8003c94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c96:	2302      	movs	r3, #2
 8003c98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003ca6:	f107 031c 	add.w	r3, r7, #28
 8003caa:	4619      	mov	r1, r3
 8003cac:	4839      	ldr	r0, [pc, #228]	@ (8003d94 <HAL_TIM_MspPostInit+0x144>)
 8003cae:	f002 fe85 	bl	80069bc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003cb2:	e067      	b.n	8003d84 <HAL_TIM_MspPostInit+0x134>
  else if(timHandle->Instance==TIM2)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cbc:	d11f      	bne.n	8003cfe <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cbe:	4b34      	ldr	r3, [pc, #208]	@ (8003d90 <HAL_TIM_MspPostInit+0x140>)
 8003cc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003cc4:	4a32      	ldr	r2, [pc, #200]	@ (8003d90 <HAL_TIM_MspPostInit+0x140>)
 8003cc6:	f043 0301 	orr.w	r3, r3, #1
 8003cca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003cce:	4b30      	ldr	r3, [pc, #192]	@ (8003d90 <HAL_TIM_MspPostInit+0x140>)
 8003cd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003cd4:	f003 0301 	and.w	r3, r3, #1
 8003cd8:	617b      	str	r3, [r7, #20]
 8003cda:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8003cdc:	230f      	movs	r3, #15
 8003cde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ce0:	2302      	movs	r3, #2
 8003ce2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003cec:	2301      	movs	r3, #1
 8003cee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cf0:	f107 031c 	add.w	r3, r7, #28
 8003cf4:	4619      	mov	r1, r3
 8003cf6:	4828      	ldr	r0, [pc, #160]	@ (8003d98 <HAL_TIM_MspPostInit+0x148>)
 8003cf8:	f002 fe60 	bl	80069bc <HAL_GPIO_Init>
}
 8003cfc:	e042      	b.n	8003d84 <HAL_TIM_MspPostInit+0x134>
  else if(timHandle->Instance==TIM3)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4a26      	ldr	r2, [pc, #152]	@ (8003d9c <HAL_TIM_MspPostInit+0x14c>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d13d      	bne.n	8003d84 <HAL_TIM_MspPostInit+0x134>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d08:	4b21      	ldr	r3, [pc, #132]	@ (8003d90 <HAL_TIM_MspPostInit+0x140>)
 8003d0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d0e:	4a20      	ldr	r2, [pc, #128]	@ (8003d90 <HAL_TIM_MspPostInit+0x140>)
 8003d10:	f043 0301 	orr.w	r3, r3, #1
 8003d14:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003d18:	4b1d      	ldr	r3, [pc, #116]	@ (8003d90 <HAL_TIM_MspPostInit+0x140>)
 8003d1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d1e:	f003 0301 	and.w	r3, r3, #1
 8003d22:	613b      	str	r3, [r7, #16]
 8003d24:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d26:	4b1a      	ldr	r3, [pc, #104]	@ (8003d90 <HAL_TIM_MspPostInit+0x140>)
 8003d28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d2c:	4a18      	ldr	r2, [pc, #96]	@ (8003d90 <HAL_TIM_MspPostInit+0x140>)
 8003d2e:	f043 0302 	orr.w	r3, r3, #2
 8003d32:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003d36:	4b16      	ldr	r3, [pc, #88]	@ (8003d90 <HAL_TIM_MspPostInit+0x140>)
 8003d38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d3c:	f003 0302 	and.w	r3, r3, #2
 8003d40:	60fb      	str	r3, [r7, #12]
 8003d42:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003d44:	23c0      	movs	r3, #192	@ 0xc0
 8003d46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d48:	2302      	movs	r3, #2
 8003d4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d50:	2300      	movs	r3, #0
 8003d52:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003d54:	2302      	movs	r3, #2
 8003d56:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d58:	f107 031c 	add.w	r3, r7, #28
 8003d5c:	4619      	mov	r1, r3
 8003d5e:	480e      	ldr	r0, [pc, #56]	@ (8003d98 <HAL_TIM_MspPostInit+0x148>)
 8003d60:	f002 fe2c 	bl	80069bc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003d64:	2303      	movs	r3, #3
 8003d66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d68:	2302      	movs	r3, #2
 8003d6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d70:	2300      	movs	r3, #0
 8003d72:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003d74:	2302      	movs	r3, #2
 8003d76:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d78:	f107 031c 	add.w	r3, r7, #28
 8003d7c:	4619      	mov	r1, r3
 8003d7e:	4808      	ldr	r0, [pc, #32]	@ (8003da0 <HAL_TIM_MspPostInit+0x150>)
 8003d80:	f002 fe1c 	bl	80069bc <HAL_GPIO_Init>
}
 8003d84:	bf00      	nop
 8003d86:	3730      	adds	r7, #48	@ 0x30
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd80      	pop	{r7, pc}
 8003d8c:	40010000 	.word	0x40010000
 8003d90:	58024400 	.word	0x58024400
 8003d94:	58021000 	.word	0x58021000
 8003d98:	58020000 	.word	0x58020000
 8003d9c:	40000400 	.word	0x40000400
 8003da0:	58020400 	.word	0x58020400

08003da4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003da8:	4b22      	ldr	r3, [pc, #136]	@ (8003e34 <MX_USART2_UART_Init+0x90>)
 8003daa:	4a23      	ldr	r2, [pc, #140]	@ (8003e38 <MX_USART2_UART_Init+0x94>)
 8003dac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003dae:	4b21      	ldr	r3, [pc, #132]	@ (8003e34 <MX_USART2_UART_Init+0x90>)
 8003db0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003db4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003db6:	4b1f      	ldr	r3, [pc, #124]	@ (8003e34 <MX_USART2_UART_Init+0x90>)
 8003db8:	2200      	movs	r2, #0
 8003dba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003dbc:	4b1d      	ldr	r3, [pc, #116]	@ (8003e34 <MX_USART2_UART_Init+0x90>)
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003dc2:	4b1c      	ldr	r3, [pc, #112]	@ (8003e34 <MX_USART2_UART_Init+0x90>)
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003dc8:	4b1a      	ldr	r3, [pc, #104]	@ (8003e34 <MX_USART2_UART_Init+0x90>)
 8003dca:	220c      	movs	r2, #12
 8003dcc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003dce:	4b19      	ldr	r3, [pc, #100]	@ (8003e34 <MX_USART2_UART_Init+0x90>)
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003dd4:	4b17      	ldr	r3, [pc, #92]	@ (8003e34 <MX_USART2_UART_Init+0x90>)
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003dda:	4b16      	ldr	r3, [pc, #88]	@ (8003e34 <MX_USART2_UART_Init+0x90>)
 8003ddc:	2200      	movs	r2, #0
 8003dde:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003de0:	4b14      	ldr	r3, [pc, #80]	@ (8003e34 <MX_USART2_UART_Init+0x90>)
 8003de2:	2200      	movs	r2, #0
 8003de4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003de6:	4b13      	ldr	r3, [pc, #76]	@ (8003e34 <MX_USART2_UART_Init+0x90>)
 8003de8:	2200      	movs	r2, #0
 8003dea:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003dec:	4811      	ldr	r0, [pc, #68]	@ (8003e34 <MX_USART2_UART_Init+0x90>)
 8003dee:	f009 fa35 	bl	800d25c <HAL_UART_Init>
 8003df2:	4603      	mov	r3, r0
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d001      	beq.n	8003dfc <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8003df8:	f7fd fd12 	bl	8001820 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003dfc:	2100      	movs	r1, #0
 8003dfe:	480d      	ldr	r0, [pc, #52]	@ (8003e34 <MX_USART2_UART_Init+0x90>)
 8003e00:	f00b fdab 	bl	800f95a <HAL_UARTEx_SetTxFifoThreshold>
 8003e04:	4603      	mov	r3, r0
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d001      	beq.n	8003e0e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8003e0a:	f7fd fd09 	bl	8001820 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003e0e:	2100      	movs	r1, #0
 8003e10:	4808      	ldr	r0, [pc, #32]	@ (8003e34 <MX_USART2_UART_Init+0x90>)
 8003e12:	f00b fde0 	bl	800f9d6 <HAL_UARTEx_SetRxFifoThreshold>
 8003e16:	4603      	mov	r3, r0
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d001      	beq.n	8003e20 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8003e1c:	f7fd fd00 	bl	8001820 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8003e20:	4804      	ldr	r0, [pc, #16]	@ (8003e34 <MX_USART2_UART_Init+0x90>)
 8003e22:	f00b fd61 	bl	800f8e8 <HAL_UARTEx_DisableFifoMode>
 8003e26:	4603      	mov	r3, r0
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d001      	beq.n	8003e30 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8003e2c:	f7fd fcf8 	bl	8001820 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003e30:	bf00      	nop
 8003e32:	bd80      	pop	{r7, pc}
 8003e34:	24000fbc 	.word	0x24000fbc
 8003e38:	40004400 	.word	0x40004400

08003e3c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003e40:	4b22      	ldr	r3, [pc, #136]	@ (8003ecc <MX_USART3_UART_Init+0x90>)
 8003e42:	4a23      	ldr	r2, [pc, #140]	@ (8003ed0 <MX_USART3_UART_Init+0x94>)
 8003e44:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003e46:	4b21      	ldr	r3, [pc, #132]	@ (8003ecc <MX_USART3_UART_Init+0x90>)
 8003e48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003e4c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003e4e:	4b1f      	ldr	r3, [pc, #124]	@ (8003ecc <MX_USART3_UART_Init+0x90>)
 8003e50:	2200      	movs	r2, #0
 8003e52:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003e54:	4b1d      	ldr	r3, [pc, #116]	@ (8003ecc <MX_USART3_UART_Init+0x90>)
 8003e56:	2200      	movs	r2, #0
 8003e58:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003e5a:	4b1c      	ldr	r3, [pc, #112]	@ (8003ecc <MX_USART3_UART_Init+0x90>)
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003e60:	4b1a      	ldr	r3, [pc, #104]	@ (8003ecc <MX_USART3_UART_Init+0x90>)
 8003e62:	220c      	movs	r2, #12
 8003e64:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003e66:	4b19      	ldr	r3, [pc, #100]	@ (8003ecc <MX_USART3_UART_Init+0x90>)
 8003e68:	2200      	movs	r2, #0
 8003e6a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003e6c:	4b17      	ldr	r3, [pc, #92]	@ (8003ecc <MX_USART3_UART_Init+0x90>)
 8003e6e:	2200      	movs	r2, #0
 8003e70:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003e72:	4b16      	ldr	r3, [pc, #88]	@ (8003ecc <MX_USART3_UART_Init+0x90>)
 8003e74:	2200      	movs	r2, #0
 8003e76:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003e78:	4b14      	ldr	r3, [pc, #80]	@ (8003ecc <MX_USART3_UART_Init+0x90>)
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003e7e:	4b13      	ldr	r3, [pc, #76]	@ (8003ecc <MX_USART3_UART_Init+0x90>)
 8003e80:	2200      	movs	r2, #0
 8003e82:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003e84:	4811      	ldr	r0, [pc, #68]	@ (8003ecc <MX_USART3_UART_Init+0x90>)
 8003e86:	f009 f9e9 	bl	800d25c <HAL_UART_Init>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d001      	beq.n	8003e94 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8003e90:	f7fd fcc6 	bl	8001820 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003e94:	2100      	movs	r1, #0
 8003e96:	480d      	ldr	r0, [pc, #52]	@ (8003ecc <MX_USART3_UART_Init+0x90>)
 8003e98:	f00b fd5f 	bl	800f95a <HAL_UARTEx_SetTxFifoThreshold>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d001      	beq.n	8003ea6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8003ea2:	f7fd fcbd 	bl	8001820 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003ea6:	2100      	movs	r1, #0
 8003ea8:	4808      	ldr	r0, [pc, #32]	@ (8003ecc <MX_USART3_UART_Init+0x90>)
 8003eaa:	f00b fd94 	bl	800f9d6 <HAL_UARTEx_SetRxFifoThreshold>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d001      	beq.n	8003eb8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8003eb4:	f7fd fcb4 	bl	8001820 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8003eb8:	4804      	ldr	r0, [pc, #16]	@ (8003ecc <MX_USART3_UART_Init+0x90>)
 8003eba:	f00b fd15 	bl	800f8e8 <HAL_UARTEx_DisableFifoMode>
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d001      	beq.n	8003ec8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8003ec4:	f7fd fcac 	bl	8001820 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003ec8:	bf00      	nop
 8003eca:	bd80      	pop	{r7, pc}
 8003ecc:	24001050 	.word	0x24001050
 8003ed0:	40004800 	.word	0x40004800

08003ed4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b0bc      	sub	sp, #240	@ 0xf0
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003edc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	601a      	str	r2, [r3, #0]
 8003ee4:	605a      	str	r2, [r3, #4]
 8003ee6:	609a      	str	r2, [r3, #8]
 8003ee8:	60da      	str	r2, [r3, #12]
 8003eea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003eec:	f107 0318 	add.w	r3, r7, #24
 8003ef0:	22c0      	movs	r2, #192	@ 0xc0
 8003ef2:	2100      	movs	r1, #0
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f010 fb87 	bl	8014608 <memset>
  if(uartHandle->Instance==USART2)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4a51      	ldr	r2, [pc, #324]	@ (8004044 <HAL_UART_MspInit+0x170>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d14e      	bne.n	8003fa2 <HAL_UART_MspInit+0xce>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003f04:	f04f 0202 	mov.w	r2, #2
 8003f08:	f04f 0300 	mov.w	r3, #0
 8003f0c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8003f10:	2300      	movs	r3, #0
 8003f12:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003f16:	f107 0318 	add.w	r3, r7, #24
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f005 fe24 	bl	8009b68 <HAL_RCCEx_PeriphCLKConfig>
 8003f20:	4603      	mov	r3, r0
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d001      	beq.n	8003f2a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8003f26:	f7fd fc7b 	bl	8001820 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003f2a:	4b47      	ldr	r3, [pc, #284]	@ (8004048 <HAL_UART_MspInit+0x174>)
 8003f2c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003f30:	4a45      	ldr	r2, [pc, #276]	@ (8004048 <HAL_UART_MspInit+0x174>)
 8003f32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f36:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003f3a:	4b43      	ldr	r3, [pc, #268]	@ (8004048 <HAL_UART_MspInit+0x174>)
 8003f3c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003f40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f44:	617b      	str	r3, [r7, #20]
 8003f46:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f48:	4b3f      	ldr	r3, [pc, #252]	@ (8004048 <HAL_UART_MspInit+0x174>)
 8003f4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003f4e:	4a3e      	ldr	r2, [pc, #248]	@ (8004048 <HAL_UART_MspInit+0x174>)
 8003f50:	f043 0308 	orr.w	r3, r3, #8
 8003f54:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003f58:	4b3b      	ldr	r3, [pc, #236]	@ (8004048 <HAL_UART_MspInit+0x174>)
 8003f5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003f5e:	f003 0308 	and.w	r3, r3, #8
 8003f62:	613b      	str	r3, [r7, #16]
 8003f64:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8003f66:	2360      	movs	r3, #96	@ 0x60
 8003f68:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f6c:	2302      	movs	r3, #2
 8003f6e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f72:	2300      	movs	r3, #0
 8003f74:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003f7e:	2307      	movs	r3, #7
 8003f80:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003f84:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003f88:	4619      	mov	r1, r3
 8003f8a:	4830      	ldr	r0, [pc, #192]	@ (800404c <HAL_UART_MspInit+0x178>)
 8003f8c:	f002 fd16 	bl	80069bc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003f90:	2200      	movs	r2, #0
 8003f92:	2100      	movs	r1, #0
 8003f94:	2026      	movs	r0, #38	@ 0x26
 8003f96:	f000 fa3e 	bl	8004416 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003f9a:	2026      	movs	r0, #38	@ 0x26
 8003f9c:	f000 fa55 	bl	800444a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003fa0:	e04b      	b.n	800403a <HAL_UART_MspInit+0x166>
  else if(uartHandle->Instance==USART3)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a2a      	ldr	r2, [pc, #168]	@ (8004050 <HAL_UART_MspInit+0x17c>)
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d146      	bne.n	800403a <HAL_UART_MspInit+0x166>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003fac:	f04f 0202 	mov.w	r2, #2
 8003fb0:	f04f 0300 	mov.w	r3, #0
 8003fb4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003fbe:	f107 0318 	add.w	r3, r7, #24
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	f005 fdd0 	bl	8009b68 <HAL_RCCEx_PeriphCLKConfig>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d001      	beq.n	8003fd2 <HAL_UART_MspInit+0xfe>
      Error_Handler();
 8003fce:	f7fd fc27 	bl	8001820 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003fd2:	4b1d      	ldr	r3, [pc, #116]	@ (8004048 <HAL_UART_MspInit+0x174>)
 8003fd4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003fd8:	4a1b      	ldr	r2, [pc, #108]	@ (8004048 <HAL_UART_MspInit+0x174>)
 8003fda:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003fde:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003fe2:	4b19      	ldr	r3, [pc, #100]	@ (8004048 <HAL_UART_MspInit+0x174>)
 8003fe4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003fe8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003fec:	60fb      	str	r3, [r7, #12]
 8003fee:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ff0:	4b15      	ldr	r3, [pc, #84]	@ (8004048 <HAL_UART_MspInit+0x174>)
 8003ff2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ff6:	4a14      	ldr	r2, [pc, #80]	@ (8004048 <HAL_UART_MspInit+0x174>)
 8003ff8:	f043 0302 	orr.w	r3, r3, #2
 8003ffc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004000:	4b11      	ldr	r3, [pc, #68]	@ (8004048 <HAL_UART_MspInit+0x174>)
 8004002:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004006:	f003 0302 	and.w	r3, r3, #2
 800400a:	60bb      	str	r3, [r7, #8]
 800400c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800400e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004012:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004016:	2302      	movs	r3, #2
 8004018:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800401c:	2300      	movs	r3, #0
 800401e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004022:	2300      	movs	r3, #0
 8004024:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004028:	2307      	movs	r3, #7
 800402a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800402e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8004032:	4619      	mov	r1, r3
 8004034:	4807      	ldr	r0, [pc, #28]	@ (8004054 <HAL_UART_MspInit+0x180>)
 8004036:	f002 fcc1 	bl	80069bc <HAL_GPIO_Init>
}
 800403a:	bf00      	nop
 800403c:	37f0      	adds	r7, #240	@ 0xf0
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}
 8004042:	bf00      	nop
 8004044:	40004400 	.word	0x40004400
 8004048:	58024400 	.word	0x58024400
 800404c:	58020c00 	.word	0x58020c00
 8004050:	40004800 	.word	0x40004800
 8004054:	58020400 	.word	0x58020400

08004058 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8004058:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8004094 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800405c:	f7ff fbe6 	bl	800382c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8004060:	f7ff fb44 	bl	80036ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004064:	480c      	ldr	r0, [pc, #48]	@ (8004098 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004066:	490d      	ldr	r1, [pc, #52]	@ (800409c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004068:	4a0d      	ldr	r2, [pc, #52]	@ (80040a0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800406a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800406c:	e002      	b.n	8004074 <LoopCopyDataInit>

0800406e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800406e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004070:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004072:	3304      	adds	r3, #4

08004074 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004074:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004076:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004078:	d3f9      	bcc.n	800406e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800407a:	4a0a      	ldr	r2, [pc, #40]	@ (80040a4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800407c:	4c0a      	ldr	r4, [pc, #40]	@ (80040a8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800407e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004080:	e001      	b.n	8004086 <LoopFillZerobss>

08004082 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004082:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004084:	3204      	adds	r2, #4

08004086 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004086:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004088:	d3fb      	bcc.n	8004082 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800408a:	f010 fb15 	bl	80146b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800408e:	f7fd fad5 	bl	800163c <main>
  bx  lr
 8004092:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004094:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8004098:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800409c:	24000350 	.word	0x24000350
  ldr r2, =_sidata
 80040a0:	080194d0 	.word	0x080194d0
  ldr r2, =_sbss
 80040a4:	24000350 	.word	0x24000350
  ldr r4, =_ebss
 80040a8:	24001c0c 	.word	0x24001c0c

080040ac <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80040ac:	e7fe      	b.n	80040ac <ADC3_IRQHandler>
	...

080040b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b082      	sub	sp, #8
 80040b4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80040b6:	2003      	movs	r0, #3
 80040b8:	f000 f9a2 	bl	8004400 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80040bc:	f005 fb7e 	bl	80097bc <HAL_RCC_GetSysClockFreq>
 80040c0:	4602      	mov	r2, r0
 80040c2:	4b15      	ldr	r3, [pc, #84]	@ (8004118 <HAL_Init+0x68>)
 80040c4:	699b      	ldr	r3, [r3, #24]
 80040c6:	0a1b      	lsrs	r3, r3, #8
 80040c8:	f003 030f 	and.w	r3, r3, #15
 80040cc:	4913      	ldr	r1, [pc, #76]	@ (800411c <HAL_Init+0x6c>)
 80040ce:	5ccb      	ldrb	r3, [r1, r3]
 80040d0:	f003 031f 	and.w	r3, r3, #31
 80040d4:	fa22 f303 	lsr.w	r3, r2, r3
 80040d8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80040da:	4b0f      	ldr	r3, [pc, #60]	@ (8004118 <HAL_Init+0x68>)
 80040dc:	699b      	ldr	r3, [r3, #24]
 80040de:	f003 030f 	and.w	r3, r3, #15
 80040e2:	4a0e      	ldr	r2, [pc, #56]	@ (800411c <HAL_Init+0x6c>)
 80040e4:	5cd3      	ldrb	r3, [r2, r3]
 80040e6:	f003 031f 	and.w	r3, r3, #31
 80040ea:	687a      	ldr	r2, [r7, #4]
 80040ec:	fa22 f303 	lsr.w	r3, r2, r3
 80040f0:	4a0b      	ldr	r2, [pc, #44]	@ (8004120 <HAL_Init+0x70>)
 80040f2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80040f4:	4a0b      	ldr	r2, [pc, #44]	@ (8004124 <HAL_Init+0x74>)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80040fa:	200f      	movs	r0, #15
 80040fc:	f000 f814 	bl	8004128 <HAL_InitTick>
 8004100:	4603      	mov	r3, r0
 8004102:	2b00      	cmp	r3, #0
 8004104:	d001      	beq.n	800410a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	e002      	b.n	8004110 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800410a:	f7ff f9ad 	bl	8003468 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800410e:	2300      	movs	r3, #0
}
 8004110:	4618      	mov	r0, r3
 8004112:	3708      	adds	r7, #8
 8004114:	46bd      	mov	sp, r7
 8004116:	bd80      	pop	{r7, pc}
 8004118:	58024400 	.word	0x58024400
 800411c:	08019044 	.word	0x08019044
 8004120:	24000068 	.word	0x24000068
 8004124:	24000064 	.word	0x24000064

08004128 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b082      	sub	sp, #8
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8004130:	4b15      	ldr	r3, [pc, #84]	@ (8004188 <HAL_InitTick+0x60>)
 8004132:	781b      	ldrb	r3, [r3, #0]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d101      	bne.n	800413c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8004138:	2301      	movs	r3, #1
 800413a:	e021      	b.n	8004180 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800413c:	4b13      	ldr	r3, [pc, #76]	@ (800418c <HAL_InitTick+0x64>)
 800413e:	681a      	ldr	r2, [r3, #0]
 8004140:	4b11      	ldr	r3, [pc, #68]	@ (8004188 <HAL_InitTick+0x60>)
 8004142:	781b      	ldrb	r3, [r3, #0]
 8004144:	4619      	mov	r1, r3
 8004146:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800414a:	fbb3 f3f1 	udiv	r3, r3, r1
 800414e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004152:	4618      	mov	r0, r3
 8004154:	f000 f987 	bl	8004466 <HAL_SYSTICK_Config>
 8004158:	4603      	mov	r3, r0
 800415a:	2b00      	cmp	r3, #0
 800415c:	d001      	beq.n	8004162 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800415e:	2301      	movs	r3, #1
 8004160:	e00e      	b.n	8004180 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2b0f      	cmp	r3, #15
 8004166:	d80a      	bhi.n	800417e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004168:	2200      	movs	r2, #0
 800416a:	6879      	ldr	r1, [r7, #4]
 800416c:	f04f 30ff 	mov.w	r0, #4294967295
 8004170:	f000 f951 	bl	8004416 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004174:	4a06      	ldr	r2, [pc, #24]	@ (8004190 <HAL_InitTick+0x68>)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800417a:	2300      	movs	r3, #0
 800417c:	e000      	b.n	8004180 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800417e:	2301      	movs	r3, #1
}
 8004180:	4618      	mov	r0, r3
 8004182:	3708      	adds	r7, #8
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}
 8004188:	24000070 	.word	0x24000070
 800418c:	24000064 	.word	0x24000064
 8004190:	2400006c 	.word	0x2400006c

08004194 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004194:	b480      	push	{r7}
 8004196:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004198:	4b06      	ldr	r3, [pc, #24]	@ (80041b4 <HAL_IncTick+0x20>)
 800419a:	781b      	ldrb	r3, [r3, #0]
 800419c:	461a      	mov	r2, r3
 800419e:	4b06      	ldr	r3, [pc, #24]	@ (80041b8 <HAL_IncTick+0x24>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4413      	add	r3, r2
 80041a4:	4a04      	ldr	r2, [pc, #16]	@ (80041b8 <HAL_IncTick+0x24>)
 80041a6:	6013      	str	r3, [r2, #0]
}
 80041a8:	bf00      	nop
 80041aa:	46bd      	mov	sp, r7
 80041ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b0:	4770      	bx	lr
 80041b2:	bf00      	nop
 80041b4:	24000070 	.word	0x24000070
 80041b8:	240010e4 	.word	0x240010e4

080041bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80041bc:	b480      	push	{r7}
 80041be:	af00      	add	r7, sp, #0
  return uwTick;
 80041c0:	4b03      	ldr	r3, [pc, #12]	@ (80041d0 <HAL_GetTick+0x14>)
 80041c2:	681b      	ldr	r3, [r3, #0]
}
 80041c4:	4618      	mov	r0, r3
 80041c6:	46bd      	mov	sp, r7
 80041c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041cc:	4770      	bx	lr
 80041ce:	bf00      	nop
 80041d0:	240010e4 	.word	0x240010e4

080041d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b084      	sub	sp, #16
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80041dc:	f7ff ffee 	bl	80041bc <HAL_GetTick>
 80041e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041ec:	d005      	beq.n	80041fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80041ee:	4b0a      	ldr	r3, [pc, #40]	@ (8004218 <HAL_Delay+0x44>)
 80041f0:	781b      	ldrb	r3, [r3, #0]
 80041f2:	461a      	mov	r2, r3
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	4413      	add	r3, r2
 80041f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80041fa:	bf00      	nop
 80041fc:	f7ff ffde 	bl	80041bc <HAL_GetTick>
 8004200:	4602      	mov	r2, r0
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	1ad3      	subs	r3, r2, r3
 8004206:	68fa      	ldr	r2, [r7, #12]
 8004208:	429a      	cmp	r2, r3
 800420a:	d8f7      	bhi.n	80041fc <HAL_Delay+0x28>
  {
  }
}
 800420c:	bf00      	nop
 800420e:	bf00      	nop
 8004210:	3710      	adds	r7, #16
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}
 8004216:	bf00      	nop
 8004218:	24000070 	.word	0x24000070

0800421c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800421c:	b480      	push	{r7}
 800421e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8004220:	4b03      	ldr	r3, [pc, #12]	@ (8004230 <HAL_GetREVID+0x14>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	0c1b      	lsrs	r3, r3, #16
}
 8004226:	4618      	mov	r0, r3
 8004228:	46bd      	mov	sp, r7
 800422a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422e:	4770      	bx	lr
 8004230:	5c001000 	.word	0x5c001000

08004234 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8004234:	b480      	push	{r7}
 8004236:	b083      	sub	sp, #12
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 800423e:	4b07      	ldr	r3, [pc, #28]	@ (800425c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8004240:	685a      	ldr	r2, [r3, #4]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	43db      	mvns	r3, r3
 8004246:	401a      	ands	r2, r3
 8004248:	4904      	ldr	r1, [pc, #16]	@ (800425c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	4313      	orrs	r3, r2
 800424e:	604b      	str	r3, [r1, #4]
}
 8004250:	bf00      	nop
 8004252:	370c      	adds	r7, #12
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	4770      	bx	lr
 800425c:	58000400 	.word	0x58000400

08004260 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004260:	b480      	push	{r7}
 8004262:	b085      	sub	sp, #20
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	f003 0307 	and.w	r3, r3, #7
 800426e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004270:	4b0b      	ldr	r3, [pc, #44]	@ (80042a0 <__NVIC_SetPriorityGrouping+0x40>)
 8004272:	68db      	ldr	r3, [r3, #12]
 8004274:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004276:	68ba      	ldr	r2, [r7, #8]
 8004278:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800427c:	4013      	ands	r3, r2
 800427e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004288:	4b06      	ldr	r3, [pc, #24]	@ (80042a4 <__NVIC_SetPriorityGrouping+0x44>)
 800428a:	4313      	orrs	r3, r2
 800428c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800428e:	4a04      	ldr	r2, [pc, #16]	@ (80042a0 <__NVIC_SetPriorityGrouping+0x40>)
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	60d3      	str	r3, [r2, #12]
}
 8004294:	bf00      	nop
 8004296:	3714      	adds	r7, #20
 8004298:	46bd      	mov	sp, r7
 800429a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429e:	4770      	bx	lr
 80042a0:	e000ed00 	.word	0xe000ed00
 80042a4:	05fa0000 	.word	0x05fa0000

080042a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80042a8:	b480      	push	{r7}
 80042aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80042ac:	4b04      	ldr	r3, [pc, #16]	@ (80042c0 <__NVIC_GetPriorityGrouping+0x18>)
 80042ae:	68db      	ldr	r3, [r3, #12]
 80042b0:	0a1b      	lsrs	r3, r3, #8
 80042b2:	f003 0307 	and.w	r3, r3, #7
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr
 80042c0:	e000ed00 	.word	0xe000ed00

080042c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042c4:	b480      	push	{r7}
 80042c6:	b083      	sub	sp, #12
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	4603      	mov	r3, r0
 80042cc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80042ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	db0b      	blt.n	80042ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80042d6:	88fb      	ldrh	r3, [r7, #6]
 80042d8:	f003 021f 	and.w	r2, r3, #31
 80042dc:	4907      	ldr	r1, [pc, #28]	@ (80042fc <__NVIC_EnableIRQ+0x38>)
 80042de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80042e2:	095b      	lsrs	r3, r3, #5
 80042e4:	2001      	movs	r0, #1
 80042e6:	fa00 f202 	lsl.w	r2, r0, r2
 80042ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80042ee:	bf00      	nop
 80042f0:	370c      	adds	r7, #12
 80042f2:	46bd      	mov	sp, r7
 80042f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f8:	4770      	bx	lr
 80042fa:	bf00      	nop
 80042fc:	e000e100 	.word	0xe000e100

08004300 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004300:	b480      	push	{r7}
 8004302:	b083      	sub	sp, #12
 8004304:	af00      	add	r7, sp, #0
 8004306:	4603      	mov	r3, r0
 8004308:	6039      	str	r1, [r7, #0]
 800430a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800430c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004310:	2b00      	cmp	r3, #0
 8004312:	db0a      	blt.n	800432a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	b2da      	uxtb	r2, r3
 8004318:	490c      	ldr	r1, [pc, #48]	@ (800434c <__NVIC_SetPriority+0x4c>)
 800431a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800431e:	0112      	lsls	r2, r2, #4
 8004320:	b2d2      	uxtb	r2, r2
 8004322:	440b      	add	r3, r1
 8004324:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004328:	e00a      	b.n	8004340 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	b2da      	uxtb	r2, r3
 800432e:	4908      	ldr	r1, [pc, #32]	@ (8004350 <__NVIC_SetPriority+0x50>)
 8004330:	88fb      	ldrh	r3, [r7, #6]
 8004332:	f003 030f 	and.w	r3, r3, #15
 8004336:	3b04      	subs	r3, #4
 8004338:	0112      	lsls	r2, r2, #4
 800433a:	b2d2      	uxtb	r2, r2
 800433c:	440b      	add	r3, r1
 800433e:	761a      	strb	r2, [r3, #24]
}
 8004340:	bf00      	nop
 8004342:	370c      	adds	r7, #12
 8004344:	46bd      	mov	sp, r7
 8004346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434a:	4770      	bx	lr
 800434c:	e000e100 	.word	0xe000e100
 8004350:	e000ed00 	.word	0xe000ed00

08004354 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004354:	b480      	push	{r7}
 8004356:	b089      	sub	sp, #36	@ 0x24
 8004358:	af00      	add	r7, sp, #0
 800435a:	60f8      	str	r0, [r7, #12]
 800435c:	60b9      	str	r1, [r7, #8]
 800435e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	f003 0307 	and.w	r3, r3, #7
 8004366:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004368:	69fb      	ldr	r3, [r7, #28]
 800436a:	f1c3 0307 	rsb	r3, r3, #7
 800436e:	2b04      	cmp	r3, #4
 8004370:	bf28      	it	cs
 8004372:	2304      	movcs	r3, #4
 8004374:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004376:	69fb      	ldr	r3, [r7, #28]
 8004378:	3304      	adds	r3, #4
 800437a:	2b06      	cmp	r3, #6
 800437c:	d902      	bls.n	8004384 <NVIC_EncodePriority+0x30>
 800437e:	69fb      	ldr	r3, [r7, #28]
 8004380:	3b03      	subs	r3, #3
 8004382:	e000      	b.n	8004386 <NVIC_EncodePriority+0x32>
 8004384:	2300      	movs	r3, #0
 8004386:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004388:	f04f 32ff 	mov.w	r2, #4294967295
 800438c:	69bb      	ldr	r3, [r7, #24]
 800438e:	fa02 f303 	lsl.w	r3, r2, r3
 8004392:	43da      	mvns	r2, r3
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	401a      	ands	r2, r3
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800439c:	f04f 31ff 	mov.w	r1, #4294967295
 80043a0:	697b      	ldr	r3, [r7, #20]
 80043a2:	fa01 f303 	lsl.w	r3, r1, r3
 80043a6:	43d9      	mvns	r1, r3
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043ac:	4313      	orrs	r3, r2
         );
}
 80043ae:	4618      	mov	r0, r3
 80043b0:	3724      	adds	r7, #36	@ 0x24
 80043b2:	46bd      	mov	sp, r7
 80043b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b8:	4770      	bx	lr
	...

080043bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b082      	sub	sp, #8
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	3b01      	subs	r3, #1
 80043c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80043cc:	d301      	bcc.n	80043d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80043ce:	2301      	movs	r3, #1
 80043d0:	e00f      	b.n	80043f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80043d2:	4a0a      	ldr	r2, [pc, #40]	@ (80043fc <SysTick_Config+0x40>)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	3b01      	subs	r3, #1
 80043d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80043da:	210f      	movs	r1, #15
 80043dc:	f04f 30ff 	mov.w	r0, #4294967295
 80043e0:	f7ff ff8e 	bl	8004300 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80043e4:	4b05      	ldr	r3, [pc, #20]	@ (80043fc <SysTick_Config+0x40>)
 80043e6:	2200      	movs	r2, #0
 80043e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80043ea:	4b04      	ldr	r3, [pc, #16]	@ (80043fc <SysTick_Config+0x40>)
 80043ec:	2207      	movs	r2, #7
 80043ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80043f0:	2300      	movs	r3, #0
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3708      	adds	r7, #8
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}
 80043fa:	bf00      	nop
 80043fc:	e000e010 	.word	0xe000e010

08004400 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b082      	sub	sp, #8
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004408:	6878      	ldr	r0, [r7, #4]
 800440a:	f7ff ff29 	bl	8004260 <__NVIC_SetPriorityGrouping>
}
 800440e:	bf00      	nop
 8004410:	3708      	adds	r7, #8
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}

08004416 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004416:	b580      	push	{r7, lr}
 8004418:	b086      	sub	sp, #24
 800441a:	af00      	add	r7, sp, #0
 800441c:	4603      	mov	r3, r0
 800441e:	60b9      	str	r1, [r7, #8]
 8004420:	607a      	str	r2, [r7, #4]
 8004422:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004424:	f7ff ff40 	bl	80042a8 <__NVIC_GetPriorityGrouping>
 8004428:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800442a:	687a      	ldr	r2, [r7, #4]
 800442c:	68b9      	ldr	r1, [r7, #8]
 800442e:	6978      	ldr	r0, [r7, #20]
 8004430:	f7ff ff90 	bl	8004354 <NVIC_EncodePriority>
 8004434:	4602      	mov	r2, r0
 8004436:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800443a:	4611      	mov	r1, r2
 800443c:	4618      	mov	r0, r3
 800443e:	f7ff ff5f 	bl	8004300 <__NVIC_SetPriority>
}
 8004442:	bf00      	nop
 8004444:	3718      	adds	r7, #24
 8004446:	46bd      	mov	sp, r7
 8004448:	bd80      	pop	{r7, pc}

0800444a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800444a:	b580      	push	{r7, lr}
 800444c:	b082      	sub	sp, #8
 800444e:	af00      	add	r7, sp, #0
 8004450:	4603      	mov	r3, r0
 8004452:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004454:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004458:	4618      	mov	r0, r3
 800445a:	f7ff ff33 	bl	80042c4 <__NVIC_EnableIRQ>
}
 800445e:	bf00      	nop
 8004460:	3708      	adds	r7, #8
 8004462:	46bd      	mov	sp, r7
 8004464:	bd80      	pop	{r7, pc}

08004466 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004466:	b580      	push	{r7, lr}
 8004468:	b082      	sub	sp, #8
 800446a:	af00      	add	r7, sp, #0
 800446c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800446e:	6878      	ldr	r0, [r7, #4]
 8004470:	f7ff ffa4 	bl	80043bc <SysTick_Config>
 8004474:	4603      	mov	r3, r0
}
 8004476:	4618      	mov	r0, r3
 8004478:	3708      	adds	r7, #8
 800447a:	46bd      	mov	sp, r7
 800447c:	bd80      	pop	{r7, pc}
	...

08004480 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8004480:	b480      	push	{r7}
 8004482:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8004484:	f3bf 8f5f 	dmb	sy
}
 8004488:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800448a:	4b07      	ldr	r3, [pc, #28]	@ (80044a8 <HAL_MPU_Disable+0x28>)
 800448c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800448e:	4a06      	ldr	r2, [pc, #24]	@ (80044a8 <HAL_MPU_Disable+0x28>)
 8004490:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004494:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8004496:	4b05      	ldr	r3, [pc, #20]	@ (80044ac <HAL_MPU_Disable+0x2c>)
 8004498:	2200      	movs	r2, #0
 800449a:	605a      	str	r2, [r3, #4]
}
 800449c:	bf00      	nop
 800449e:	46bd      	mov	sp, r7
 80044a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a4:	4770      	bx	lr
 80044a6:	bf00      	nop
 80044a8:	e000ed00 	.word	0xe000ed00
 80044ac:	e000ed90 	.word	0xe000ed90

080044b0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b083      	sub	sp, #12
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80044b8:	4a0b      	ldr	r2, [pc, #44]	@ (80044e8 <HAL_MPU_Enable+0x38>)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	f043 0301 	orr.w	r3, r3, #1
 80044c0:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80044c2:	4b0a      	ldr	r3, [pc, #40]	@ (80044ec <HAL_MPU_Enable+0x3c>)
 80044c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c6:	4a09      	ldr	r2, [pc, #36]	@ (80044ec <HAL_MPU_Enable+0x3c>)
 80044c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044cc:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80044ce:	f3bf 8f4f 	dsb	sy
}
 80044d2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80044d4:	f3bf 8f6f 	isb	sy
}
 80044d8:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80044da:	bf00      	nop
 80044dc:	370c      	adds	r7, #12
 80044de:	46bd      	mov	sp, r7
 80044e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e4:	4770      	bx	lr
 80044e6:	bf00      	nop
 80044e8:	e000ed90 	.word	0xe000ed90
 80044ec:	e000ed00 	.word	0xe000ed00

080044f0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b083      	sub	sp, #12
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	785a      	ldrb	r2, [r3, #1]
 80044fc:	4b1b      	ldr	r3, [pc, #108]	@ (800456c <HAL_MPU_ConfigRegion+0x7c>)
 80044fe:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8004500:	4b1a      	ldr	r3, [pc, #104]	@ (800456c <HAL_MPU_ConfigRegion+0x7c>)
 8004502:	691b      	ldr	r3, [r3, #16]
 8004504:	4a19      	ldr	r2, [pc, #100]	@ (800456c <HAL_MPU_ConfigRegion+0x7c>)
 8004506:	f023 0301 	bic.w	r3, r3, #1
 800450a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 800450c:	4a17      	ldr	r2, [pc, #92]	@ (800456c <HAL_MPU_ConfigRegion+0x7c>)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	7b1b      	ldrb	r3, [r3, #12]
 8004518:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	7adb      	ldrb	r3, [r3, #11]
 800451e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004520:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	7a9b      	ldrb	r3, [r3, #10]
 8004526:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004528:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	7b5b      	ldrb	r3, [r3, #13]
 800452e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004530:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	7b9b      	ldrb	r3, [r3, #14]
 8004536:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004538:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	7bdb      	ldrb	r3, [r3, #15]
 800453e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004540:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	7a5b      	ldrb	r3, [r3, #9]
 8004546:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004548:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	7a1b      	ldrb	r3, [r3, #8]
 800454e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004550:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8004552:	687a      	ldr	r2, [r7, #4]
 8004554:	7812      	ldrb	r2, [r2, #0]
 8004556:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004558:	4a04      	ldr	r2, [pc, #16]	@ (800456c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800455a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800455c:	6113      	str	r3, [r2, #16]
}
 800455e:	bf00      	nop
 8004560:	370c      	adds	r7, #12
 8004562:	46bd      	mov	sp, r7
 8004564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004568:	4770      	bx	lr
 800456a:	bf00      	nop
 800456c:	e000ed90 	.word	0xe000ed90

08004570 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b086      	sub	sp, #24
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8004578:	f7ff fe20 	bl	80041bc <HAL_GetTick>
 800457c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d101      	bne.n	8004588 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004584:	2301      	movs	r3, #1
 8004586:	e316      	b.n	8004bb6 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a66      	ldr	r2, [pc, #408]	@ (8004728 <HAL_DMA_Init+0x1b8>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d04a      	beq.n	8004628 <HAL_DMA_Init+0xb8>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a65      	ldr	r2, [pc, #404]	@ (800472c <HAL_DMA_Init+0x1bc>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d045      	beq.n	8004628 <HAL_DMA_Init+0xb8>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	4a63      	ldr	r2, [pc, #396]	@ (8004730 <HAL_DMA_Init+0x1c0>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d040      	beq.n	8004628 <HAL_DMA_Init+0xb8>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a62      	ldr	r2, [pc, #392]	@ (8004734 <HAL_DMA_Init+0x1c4>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d03b      	beq.n	8004628 <HAL_DMA_Init+0xb8>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a60      	ldr	r2, [pc, #384]	@ (8004738 <HAL_DMA_Init+0x1c8>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d036      	beq.n	8004628 <HAL_DMA_Init+0xb8>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4a5f      	ldr	r2, [pc, #380]	@ (800473c <HAL_DMA_Init+0x1cc>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d031      	beq.n	8004628 <HAL_DMA_Init+0xb8>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a5d      	ldr	r2, [pc, #372]	@ (8004740 <HAL_DMA_Init+0x1d0>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d02c      	beq.n	8004628 <HAL_DMA_Init+0xb8>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a5c      	ldr	r2, [pc, #368]	@ (8004744 <HAL_DMA_Init+0x1d4>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d027      	beq.n	8004628 <HAL_DMA_Init+0xb8>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a5a      	ldr	r2, [pc, #360]	@ (8004748 <HAL_DMA_Init+0x1d8>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d022      	beq.n	8004628 <HAL_DMA_Init+0xb8>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a59      	ldr	r2, [pc, #356]	@ (800474c <HAL_DMA_Init+0x1dc>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d01d      	beq.n	8004628 <HAL_DMA_Init+0xb8>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a57      	ldr	r2, [pc, #348]	@ (8004750 <HAL_DMA_Init+0x1e0>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d018      	beq.n	8004628 <HAL_DMA_Init+0xb8>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a56      	ldr	r2, [pc, #344]	@ (8004754 <HAL_DMA_Init+0x1e4>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d013      	beq.n	8004628 <HAL_DMA_Init+0xb8>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a54      	ldr	r2, [pc, #336]	@ (8004758 <HAL_DMA_Init+0x1e8>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d00e      	beq.n	8004628 <HAL_DMA_Init+0xb8>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a53      	ldr	r2, [pc, #332]	@ (800475c <HAL_DMA_Init+0x1ec>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d009      	beq.n	8004628 <HAL_DMA_Init+0xb8>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a51      	ldr	r2, [pc, #324]	@ (8004760 <HAL_DMA_Init+0x1f0>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d004      	beq.n	8004628 <HAL_DMA_Init+0xb8>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a50      	ldr	r2, [pc, #320]	@ (8004764 <HAL_DMA_Init+0x1f4>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d101      	bne.n	800462c <HAL_DMA_Init+0xbc>
 8004628:	2301      	movs	r3, #1
 800462a:	e000      	b.n	800462e <HAL_DMA_Init+0xbe>
 800462c:	2300      	movs	r3, #0
 800462e:	2b00      	cmp	r3, #0
 8004630:	f000 813b 	beq.w	80048aa <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2202      	movs	r2, #2
 8004638:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2200      	movs	r2, #0
 8004640:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a37      	ldr	r2, [pc, #220]	@ (8004728 <HAL_DMA_Init+0x1b8>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d04a      	beq.n	80046e4 <HAL_DMA_Init+0x174>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a36      	ldr	r2, [pc, #216]	@ (800472c <HAL_DMA_Init+0x1bc>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d045      	beq.n	80046e4 <HAL_DMA_Init+0x174>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a34      	ldr	r2, [pc, #208]	@ (8004730 <HAL_DMA_Init+0x1c0>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d040      	beq.n	80046e4 <HAL_DMA_Init+0x174>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a33      	ldr	r2, [pc, #204]	@ (8004734 <HAL_DMA_Init+0x1c4>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d03b      	beq.n	80046e4 <HAL_DMA_Init+0x174>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a31      	ldr	r2, [pc, #196]	@ (8004738 <HAL_DMA_Init+0x1c8>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d036      	beq.n	80046e4 <HAL_DMA_Init+0x174>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a30      	ldr	r2, [pc, #192]	@ (800473c <HAL_DMA_Init+0x1cc>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d031      	beq.n	80046e4 <HAL_DMA_Init+0x174>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a2e      	ldr	r2, [pc, #184]	@ (8004740 <HAL_DMA_Init+0x1d0>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d02c      	beq.n	80046e4 <HAL_DMA_Init+0x174>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a2d      	ldr	r2, [pc, #180]	@ (8004744 <HAL_DMA_Init+0x1d4>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d027      	beq.n	80046e4 <HAL_DMA_Init+0x174>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a2b      	ldr	r2, [pc, #172]	@ (8004748 <HAL_DMA_Init+0x1d8>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d022      	beq.n	80046e4 <HAL_DMA_Init+0x174>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a2a      	ldr	r2, [pc, #168]	@ (800474c <HAL_DMA_Init+0x1dc>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d01d      	beq.n	80046e4 <HAL_DMA_Init+0x174>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a28      	ldr	r2, [pc, #160]	@ (8004750 <HAL_DMA_Init+0x1e0>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d018      	beq.n	80046e4 <HAL_DMA_Init+0x174>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a27      	ldr	r2, [pc, #156]	@ (8004754 <HAL_DMA_Init+0x1e4>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d013      	beq.n	80046e4 <HAL_DMA_Init+0x174>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a25      	ldr	r2, [pc, #148]	@ (8004758 <HAL_DMA_Init+0x1e8>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d00e      	beq.n	80046e4 <HAL_DMA_Init+0x174>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a24      	ldr	r2, [pc, #144]	@ (800475c <HAL_DMA_Init+0x1ec>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d009      	beq.n	80046e4 <HAL_DMA_Init+0x174>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a22      	ldr	r2, [pc, #136]	@ (8004760 <HAL_DMA_Init+0x1f0>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d004      	beq.n	80046e4 <HAL_DMA_Init+0x174>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4a21      	ldr	r2, [pc, #132]	@ (8004764 <HAL_DMA_Init+0x1f4>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d108      	bne.n	80046f6 <HAL_DMA_Init+0x186>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	681a      	ldr	r2, [r3, #0]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f022 0201 	bic.w	r2, r2, #1
 80046f2:	601a      	str	r2, [r3, #0]
 80046f4:	e007      	b.n	8004706 <HAL_DMA_Init+0x196>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f022 0201 	bic.w	r2, r2, #1
 8004704:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004706:	e02f      	b.n	8004768 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004708:	f7ff fd58 	bl	80041bc <HAL_GetTick>
 800470c:	4602      	mov	r2, r0
 800470e:	693b      	ldr	r3, [r7, #16]
 8004710:	1ad3      	subs	r3, r2, r3
 8004712:	2b05      	cmp	r3, #5
 8004714:	d928      	bls.n	8004768 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2220      	movs	r2, #32
 800471a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2203      	movs	r2, #3
 8004720:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	e246      	b.n	8004bb6 <HAL_DMA_Init+0x646>
 8004728:	40020010 	.word	0x40020010
 800472c:	40020028 	.word	0x40020028
 8004730:	40020040 	.word	0x40020040
 8004734:	40020058 	.word	0x40020058
 8004738:	40020070 	.word	0x40020070
 800473c:	40020088 	.word	0x40020088
 8004740:	400200a0 	.word	0x400200a0
 8004744:	400200b8 	.word	0x400200b8
 8004748:	40020410 	.word	0x40020410
 800474c:	40020428 	.word	0x40020428
 8004750:	40020440 	.word	0x40020440
 8004754:	40020458 	.word	0x40020458
 8004758:	40020470 	.word	0x40020470
 800475c:	40020488 	.word	0x40020488
 8004760:	400204a0 	.word	0x400204a0
 8004764:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f003 0301 	and.w	r3, r3, #1
 8004772:	2b00      	cmp	r3, #0
 8004774:	d1c8      	bne.n	8004708 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800477e:	697a      	ldr	r2, [r7, #20]
 8004780:	4b83      	ldr	r3, [pc, #524]	@ (8004990 <HAL_DMA_Init+0x420>)
 8004782:	4013      	ands	r3, r2
 8004784:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800478e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	691b      	ldr	r3, [r3, #16]
 8004794:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800479a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	699b      	ldr	r3, [r3, #24]
 80047a0:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80047a6:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6a1b      	ldr	r3, [r3, #32]
 80047ac:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80047ae:	697a      	ldr	r2, [r7, #20]
 80047b0:	4313      	orrs	r3, r2
 80047b2:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047b8:	2b04      	cmp	r3, #4
 80047ba:	d107      	bne.n	80047cc <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047c4:	4313      	orrs	r3, r2
 80047c6:	697a      	ldr	r2, [r7, #20]
 80047c8:	4313      	orrs	r3, r2
 80047ca:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80047cc:	4b71      	ldr	r3, [pc, #452]	@ (8004994 <HAL_DMA_Init+0x424>)
 80047ce:	681a      	ldr	r2, [r3, #0]
 80047d0:	4b71      	ldr	r3, [pc, #452]	@ (8004998 <HAL_DMA_Init+0x428>)
 80047d2:	4013      	ands	r3, r2
 80047d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80047d8:	d328      	bcc.n	800482c <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	2b28      	cmp	r3, #40	@ 0x28
 80047e0:	d903      	bls.n	80047ea <HAL_DMA_Init+0x27a>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	2b2e      	cmp	r3, #46	@ 0x2e
 80047e8:	d917      	bls.n	800481a <HAL_DMA_Init+0x2aa>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	2b3e      	cmp	r3, #62	@ 0x3e
 80047f0:	d903      	bls.n	80047fa <HAL_DMA_Init+0x28a>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	2b42      	cmp	r3, #66	@ 0x42
 80047f8:	d90f      	bls.n	800481a <HAL_DMA_Init+0x2aa>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	2b46      	cmp	r3, #70	@ 0x46
 8004800:	d903      	bls.n	800480a <HAL_DMA_Init+0x29a>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	2b48      	cmp	r3, #72	@ 0x48
 8004808:	d907      	bls.n	800481a <HAL_DMA_Init+0x2aa>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	2b4e      	cmp	r3, #78	@ 0x4e
 8004810:	d905      	bls.n	800481e <HAL_DMA_Init+0x2ae>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	2b52      	cmp	r3, #82	@ 0x52
 8004818:	d801      	bhi.n	800481e <HAL_DMA_Init+0x2ae>
 800481a:	2301      	movs	r3, #1
 800481c:	e000      	b.n	8004820 <HAL_DMA_Init+0x2b0>
 800481e:	2300      	movs	r3, #0
 8004820:	2b00      	cmp	r3, #0
 8004822:	d003      	beq.n	800482c <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8004824:	697b      	ldr	r3, [r7, #20]
 8004826:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800482a:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	697a      	ldr	r2, [r7, #20]
 8004832:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	695b      	ldr	r3, [r3, #20]
 800483a:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	f023 0307 	bic.w	r3, r3, #7
 8004842:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004848:	697a      	ldr	r2, [r7, #20]
 800484a:	4313      	orrs	r3, r2
 800484c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004852:	2b04      	cmp	r3, #4
 8004854:	d117      	bne.n	8004886 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800485a:	697a      	ldr	r2, [r7, #20]
 800485c:	4313      	orrs	r3, r2
 800485e:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004864:	2b00      	cmp	r3, #0
 8004866:	d00e      	beq.n	8004886 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004868:	6878      	ldr	r0, [r7, #4]
 800486a:	f001 ff1d 	bl	80066a8 <DMA_CheckFifoParam>
 800486e:	4603      	mov	r3, r0
 8004870:	2b00      	cmp	r3, #0
 8004872:	d008      	beq.n	8004886 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2240      	movs	r2, #64	@ 0x40
 8004878:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2201      	movs	r2, #1
 800487e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	e197      	b.n	8004bb6 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	697a      	ldr	r2, [r7, #20]
 800488c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f001 fe58 	bl	8006544 <DMA_CalcBaseAndBitshift>
 8004894:	4603      	mov	r3, r0
 8004896:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800489c:	f003 031f 	and.w	r3, r3, #31
 80048a0:	223f      	movs	r2, #63	@ 0x3f
 80048a2:	409a      	lsls	r2, r3
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	609a      	str	r2, [r3, #8]
 80048a8:	e0cd      	b.n	8004a46 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4a3b      	ldr	r2, [pc, #236]	@ (800499c <HAL_DMA_Init+0x42c>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d022      	beq.n	80048fa <HAL_DMA_Init+0x38a>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a39      	ldr	r2, [pc, #228]	@ (80049a0 <HAL_DMA_Init+0x430>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d01d      	beq.n	80048fa <HAL_DMA_Init+0x38a>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a38      	ldr	r2, [pc, #224]	@ (80049a4 <HAL_DMA_Init+0x434>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d018      	beq.n	80048fa <HAL_DMA_Init+0x38a>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a36      	ldr	r2, [pc, #216]	@ (80049a8 <HAL_DMA_Init+0x438>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d013      	beq.n	80048fa <HAL_DMA_Init+0x38a>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a35      	ldr	r2, [pc, #212]	@ (80049ac <HAL_DMA_Init+0x43c>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d00e      	beq.n	80048fa <HAL_DMA_Init+0x38a>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a33      	ldr	r2, [pc, #204]	@ (80049b0 <HAL_DMA_Init+0x440>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d009      	beq.n	80048fa <HAL_DMA_Init+0x38a>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4a32      	ldr	r2, [pc, #200]	@ (80049b4 <HAL_DMA_Init+0x444>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d004      	beq.n	80048fa <HAL_DMA_Init+0x38a>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a30      	ldr	r2, [pc, #192]	@ (80049b8 <HAL_DMA_Init+0x448>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d101      	bne.n	80048fe <HAL_DMA_Init+0x38e>
 80048fa:	2301      	movs	r3, #1
 80048fc:	e000      	b.n	8004900 <HAL_DMA_Init+0x390>
 80048fe:	2300      	movs	r3, #0
 8004900:	2b00      	cmp	r3, #0
 8004902:	f000 8097 	beq.w	8004a34 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a24      	ldr	r2, [pc, #144]	@ (800499c <HAL_DMA_Init+0x42c>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d021      	beq.n	8004954 <HAL_DMA_Init+0x3e4>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a22      	ldr	r2, [pc, #136]	@ (80049a0 <HAL_DMA_Init+0x430>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d01c      	beq.n	8004954 <HAL_DMA_Init+0x3e4>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4a21      	ldr	r2, [pc, #132]	@ (80049a4 <HAL_DMA_Init+0x434>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d017      	beq.n	8004954 <HAL_DMA_Init+0x3e4>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a1f      	ldr	r2, [pc, #124]	@ (80049a8 <HAL_DMA_Init+0x438>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d012      	beq.n	8004954 <HAL_DMA_Init+0x3e4>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4a1e      	ldr	r2, [pc, #120]	@ (80049ac <HAL_DMA_Init+0x43c>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d00d      	beq.n	8004954 <HAL_DMA_Init+0x3e4>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4a1c      	ldr	r2, [pc, #112]	@ (80049b0 <HAL_DMA_Init+0x440>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d008      	beq.n	8004954 <HAL_DMA_Init+0x3e4>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4a1b      	ldr	r2, [pc, #108]	@ (80049b4 <HAL_DMA_Init+0x444>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d003      	beq.n	8004954 <HAL_DMA_Init+0x3e4>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4a19      	ldr	r2, [pc, #100]	@ (80049b8 <HAL_DMA_Init+0x448>)
 8004952:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2202      	movs	r2, #2
 8004958:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2200      	movs	r2, #0
 8004960:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800496c:	697a      	ldr	r2, [r7, #20]
 800496e:	4b13      	ldr	r3, [pc, #76]	@ (80049bc <HAL_DMA_Init+0x44c>)
 8004970:	4013      	ands	r3, r2
 8004972:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	689b      	ldr	r3, [r3, #8]
 8004978:	2b40      	cmp	r3, #64	@ 0x40
 800497a:	d021      	beq.n	80049c0 <HAL_DMA_Init+0x450>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	2b80      	cmp	r3, #128	@ 0x80
 8004982:	d102      	bne.n	800498a <HAL_DMA_Init+0x41a>
 8004984:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004988:	e01b      	b.n	80049c2 <HAL_DMA_Init+0x452>
 800498a:	2300      	movs	r3, #0
 800498c:	e019      	b.n	80049c2 <HAL_DMA_Init+0x452>
 800498e:	bf00      	nop
 8004990:	fe10803f 	.word	0xfe10803f
 8004994:	5c001000 	.word	0x5c001000
 8004998:	ffff0000 	.word	0xffff0000
 800499c:	58025408 	.word	0x58025408
 80049a0:	5802541c 	.word	0x5802541c
 80049a4:	58025430 	.word	0x58025430
 80049a8:	58025444 	.word	0x58025444
 80049ac:	58025458 	.word	0x58025458
 80049b0:	5802546c 	.word	0x5802546c
 80049b4:	58025480 	.word	0x58025480
 80049b8:	58025494 	.word	0x58025494
 80049bc:	fffe000f 	.word	0xfffe000f
 80049c0:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80049c2:	687a      	ldr	r2, [r7, #4]
 80049c4:	68d2      	ldr	r2, [r2, #12]
 80049c6:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80049c8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	691b      	ldr	r3, [r3, #16]
 80049ce:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80049d0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	695b      	ldr	r3, [r3, #20]
 80049d6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80049d8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	699b      	ldr	r3, [r3, #24]
 80049de:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80049e0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	69db      	ldr	r3, [r3, #28]
 80049e6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80049e8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6a1b      	ldr	r3, [r3, #32]
 80049ee:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80049f0:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80049f2:	697a      	ldr	r2, [r7, #20]
 80049f4:	4313      	orrs	r3, r2
 80049f6:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	697a      	ldr	r2, [r7, #20]
 80049fe:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	461a      	mov	r2, r3
 8004a06:	4b6e      	ldr	r3, [pc, #440]	@ (8004bc0 <HAL_DMA_Init+0x650>)
 8004a08:	4413      	add	r3, r2
 8004a0a:	4a6e      	ldr	r2, [pc, #440]	@ (8004bc4 <HAL_DMA_Init+0x654>)
 8004a0c:	fba2 2303 	umull	r2, r3, r2, r3
 8004a10:	091b      	lsrs	r3, r3, #4
 8004a12:	009a      	lsls	r2, r3, #2
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004a18:	6878      	ldr	r0, [r7, #4]
 8004a1a:	f001 fd93 	bl	8006544 <DMA_CalcBaseAndBitshift>
 8004a1e:	4603      	mov	r3, r0
 8004a20:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a26:	f003 031f 	and.w	r3, r3, #31
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	409a      	lsls	r2, r3
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	605a      	str	r2, [r3, #4]
 8004a32:	e008      	b.n	8004a46 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2240      	movs	r2, #64	@ 0x40
 8004a38:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2203      	movs	r2, #3
 8004a3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	e0b7      	b.n	8004bb6 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4a5f      	ldr	r2, [pc, #380]	@ (8004bc8 <HAL_DMA_Init+0x658>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d072      	beq.n	8004b36 <HAL_DMA_Init+0x5c6>
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4a5d      	ldr	r2, [pc, #372]	@ (8004bcc <HAL_DMA_Init+0x65c>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d06d      	beq.n	8004b36 <HAL_DMA_Init+0x5c6>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a5c      	ldr	r2, [pc, #368]	@ (8004bd0 <HAL_DMA_Init+0x660>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d068      	beq.n	8004b36 <HAL_DMA_Init+0x5c6>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4a5a      	ldr	r2, [pc, #360]	@ (8004bd4 <HAL_DMA_Init+0x664>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d063      	beq.n	8004b36 <HAL_DMA_Init+0x5c6>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4a59      	ldr	r2, [pc, #356]	@ (8004bd8 <HAL_DMA_Init+0x668>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d05e      	beq.n	8004b36 <HAL_DMA_Init+0x5c6>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a57      	ldr	r2, [pc, #348]	@ (8004bdc <HAL_DMA_Init+0x66c>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d059      	beq.n	8004b36 <HAL_DMA_Init+0x5c6>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a56      	ldr	r2, [pc, #344]	@ (8004be0 <HAL_DMA_Init+0x670>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d054      	beq.n	8004b36 <HAL_DMA_Init+0x5c6>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a54      	ldr	r2, [pc, #336]	@ (8004be4 <HAL_DMA_Init+0x674>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d04f      	beq.n	8004b36 <HAL_DMA_Init+0x5c6>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a53      	ldr	r2, [pc, #332]	@ (8004be8 <HAL_DMA_Init+0x678>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d04a      	beq.n	8004b36 <HAL_DMA_Init+0x5c6>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a51      	ldr	r2, [pc, #324]	@ (8004bec <HAL_DMA_Init+0x67c>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d045      	beq.n	8004b36 <HAL_DMA_Init+0x5c6>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a50      	ldr	r2, [pc, #320]	@ (8004bf0 <HAL_DMA_Init+0x680>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d040      	beq.n	8004b36 <HAL_DMA_Init+0x5c6>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a4e      	ldr	r2, [pc, #312]	@ (8004bf4 <HAL_DMA_Init+0x684>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d03b      	beq.n	8004b36 <HAL_DMA_Init+0x5c6>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a4d      	ldr	r2, [pc, #308]	@ (8004bf8 <HAL_DMA_Init+0x688>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d036      	beq.n	8004b36 <HAL_DMA_Init+0x5c6>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a4b      	ldr	r2, [pc, #300]	@ (8004bfc <HAL_DMA_Init+0x68c>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d031      	beq.n	8004b36 <HAL_DMA_Init+0x5c6>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a4a      	ldr	r2, [pc, #296]	@ (8004c00 <HAL_DMA_Init+0x690>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d02c      	beq.n	8004b36 <HAL_DMA_Init+0x5c6>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a48      	ldr	r2, [pc, #288]	@ (8004c04 <HAL_DMA_Init+0x694>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d027      	beq.n	8004b36 <HAL_DMA_Init+0x5c6>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a47      	ldr	r2, [pc, #284]	@ (8004c08 <HAL_DMA_Init+0x698>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d022      	beq.n	8004b36 <HAL_DMA_Init+0x5c6>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a45      	ldr	r2, [pc, #276]	@ (8004c0c <HAL_DMA_Init+0x69c>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d01d      	beq.n	8004b36 <HAL_DMA_Init+0x5c6>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a44      	ldr	r2, [pc, #272]	@ (8004c10 <HAL_DMA_Init+0x6a0>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d018      	beq.n	8004b36 <HAL_DMA_Init+0x5c6>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a42      	ldr	r2, [pc, #264]	@ (8004c14 <HAL_DMA_Init+0x6a4>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d013      	beq.n	8004b36 <HAL_DMA_Init+0x5c6>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4a41      	ldr	r2, [pc, #260]	@ (8004c18 <HAL_DMA_Init+0x6a8>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d00e      	beq.n	8004b36 <HAL_DMA_Init+0x5c6>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a3f      	ldr	r2, [pc, #252]	@ (8004c1c <HAL_DMA_Init+0x6ac>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d009      	beq.n	8004b36 <HAL_DMA_Init+0x5c6>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4a3e      	ldr	r2, [pc, #248]	@ (8004c20 <HAL_DMA_Init+0x6b0>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d004      	beq.n	8004b36 <HAL_DMA_Init+0x5c6>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a3c      	ldr	r2, [pc, #240]	@ (8004c24 <HAL_DMA_Init+0x6b4>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d101      	bne.n	8004b3a <HAL_DMA_Init+0x5ca>
 8004b36:	2301      	movs	r3, #1
 8004b38:	e000      	b.n	8004b3c <HAL_DMA_Init+0x5cc>
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d032      	beq.n	8004ba6 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004b40:	6878      	ldr	r0, [r7, #4]
 8004b42:	f001 fe2d 	bl	80067a0 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	689b      	ldr	r3, [r3, #8]
 8004b4a:	2b80      	cmp	r3, #128	@ 0x80
 8004b4c:	d102      	bne.n	8004b54 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2200      	movs	r2, #0
 8004b52:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	685a      	ldr	r2, [r3, #4]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b5c:	b2d2      	uxtb	r2, r2
 8004b5e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b64:	687a      	ldr	r2, [r7, #4]
 8004b66:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004b68:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d010      	beq.n	8004b94 <HAL_DMA_Init+0x624>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	2b08      	cmp	r3, #8
 8004b78:	d80c      	bhi.n	8004b94 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f001 feaa 	bl	80068d4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b84:	2200      	movs	r2, #0
 8004b86:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b8c:	687a      	ldr	r2, [r7, #4]
 8004b8e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004b90:	605a      	str	r2, [r3, #4]
 8004b92:	e008      	b.n	8004ba6 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2200      	movs	r2, #0
 8004b98:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004bb4:	2300      	movs	r3, #0
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3718      	adds	r7, #24
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
 8004bbe:	bf00      	nop
 8004bc0:	a7fdabf8 	.word	0xa7fdabf8
 8004bc4:	cccccccd 	.word	0xcccccccd
 8004bc8:	40020010 	.word	0x40020010
 8004bcc:	40020028 	.word	0x40020028
 8004bd0:	40020040 	.word	0x40020040
 8004bd4:	40020058 	.word	0x40020058
 8004bd8:	40020070 	.word	0x40020070
 8004bdc:	40020088 	.word	0x40020088
 8004be0:	400200a0 	.word	0x400200a0
 8004be4:	400200b8 	.word	0x400200b8
 8004be8:	40020410 	.word	0x40020410
 8004bec:	40020428 	.word	0x40020428
 8004bf0:	40020440 	.word	0x40020440
 8004bf4:	40020458 	.word	0x40020458
 8004bf8:	40020470 	.word	0x40020470
 8004bfc:	40020488 	.word	0x40020488
 8004c00:	400204a0 	.word	0x400204a0
 8004c04:	400204b8 	.word	0x400204b8
 8004c08:	58025408 	.word	0x58025408
 8004c0c:	5802541c 	.word	0x5802541c
 8004c10:	58025430 	.word	0x58025430
 8004c14:	58025444 	.word	0x58025444
 8004c18:	58025458 	.word	0x58025458
 8004c1c:	5802546c 	.word	0x5802546c
 8004c20:	58025480 	.word	0x58025480
 8004c24:	58025494 	.word	0x58025494

08004c28 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b086      	sub	sp, #24
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8004c30:	f7ff fac4 	bl	80041bc <HAL_GetTick>
 8004c34:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d101      	bne.n	8004c40 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8004c3c:	2301      	movs	r3, #1
 8004c3e:	e2dc      	b.n	80051fa <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004c46:	b2db      	uxtb	r3, r3
 8004c48:	2b02      	cmp	r3, #2
 8004c4a:	d008      	beq.n	8004c5e <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2280      	movs	r2, #128	@ 0x80
 8004c50:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2200      	movs	r2, #0
 8004c56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	e2cd      	b.n	80051fa <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a76      	ldr	r2, [pc, #472]	@ (8004e3c <HAL_DMA_Abort+0x214>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d04a      	beq.n	8004cfe <HAL_DMA_Abort+0xd6>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a74      	ldr	r2, [pc, #464]	@ (8004e40 <HAL_DMA_Abort+0x218>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d045      	beq.n	8004cfe <HAL_DMA_Abort+0xd6>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a73      	ldr	r2, [pc, #460]	@ (8004e44 <HAL_DMA_Abort+0x21c>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d040      	beq.n	8004cfe <HAL_DMA_Abort+0xd6>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a71      	ldr	r2, [pc, #452]	@ (8004e48 <HAL_DMA_Abort+0x220>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d03b      	beq.n	8004cfe <HAL_DMA_Abort+0xd6>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a70      	ldr	r2, [pc, #448]	@ (8004e4c <HAL_DMA_Abort+0x224>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d036      	beq.n	8004cfe <HAL_DMA_Abort+0xd6>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a6e      	ldr	r2, [pc, #440]	@ (8004e50 <HAL_DMA_Abort+0x228>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d031      	beq.n	8004cfe <HAL_DMA_Abort+0xd6>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a6d      	ldr	r2, [pc, #436]	@ (8004e54 <HAL_DMA_Abort+0x22c>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d02c      	beq.n	8004cfe <HAL_DMA_Abort+0xd6>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4a6b      	ldr	r2, [pc, #428]	@ (8004e58 <HAL_DMA_Abort+0x230>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d027      	beq.n	8004cfe <HAL_DMA_Abort+0xd6>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4a6a      	ldr	r2, [pc, #424]	@ (8004e5c <HAL_DMA_Abort+0x234>)
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d022      	beq.n	8004cfe <HAL_DMA_Abort+0xd6>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4a68      	ldr	r2, [pc, #416]	@ (8004e60 <HAL_DMA_Abort+0x238>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d01d      	beq.n	8004cfe <HAL_DMA_Abort+0xd6>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4a67      	ldr	r2, [pc, #412]	@ (8004e64 <HAL_DMA_Abort+0x23c>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d018      	beq.n	8004cfe <HAL_DMA_Abort+0xd6>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a65      	ldr	r2, [pc, #404]	@ (8004e68 <HAL_DMA_Abort+0x240>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d013      	beq.n	8004cfe <HAL_DMA_Abort+0xd6>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4a64      	ldr	r2, [pc, #400]	@ (8004e6c <HAL_DMA_Abort+0x244>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d00e      	beq.n	8004cfe <HAL_DMA_Abort+0xd6>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4a62      	ldr	r2, [pc, #392]	@ (8004e70 <HAL_DMA_Abort+0x248>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d009      	beq.n	8004cfe <HAL_DMA_Abort+0xd6>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4a61      	ldr	r2, [pc, #388]	@ (8004e74 <HAL_DMA_Abort+0x24c>)
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d004      	beq.n	8004cfe <HAL_DMA_Abort+0xd6>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4a5f      	ldr	r2, [pc, #380]	@ (8004e78 <HAL_DMA_Abort+0x250>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d101      	bne.n	8004d02 <HAL_DMA_Abort+0xda>
 8004cfe:	2301      	movs	r3, #1
 8004d00:	e000      	b.n	8004d04 <HAL_DMA_Abort+0xdc>
 8004d02:	2300      	movs	r3, #0
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d013      	beq.n	8004d30 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	681a      	ldr	r2, [r3, #0]
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f022 021e 	bic.w	r2, r2, #30
 8004d16:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	695a      	ldr	r2, [r3, #20]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004d26:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	617b      	str	r3, [r7, #20]
 8004d2e:	e00a      	b.n	8004d46 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	681a      	ldr	r2, [r3, #0]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f022 020e 	bic.w	r2, r2, #14
 8004d3e:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a3c      	ldr	r2, [pc, #240]	@ (8004e3c <HAL_DMA_Abort+0x214>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d072      	beq.n	8004e36 <HAL_DMA_Abort+0x20e>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a3a      	ldr	r2, [pc, #232]	@ (8004e40 <HAL_DMA_Abort+0x218>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d06d      	beq.n	8004e36 <HAL_DMA_Abort+0x20e>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4a39      	ldr	r2, [pc, #228]	@ (8004e44 <HAL_DMA_Abort+0x21c>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d068      	beq.n	8004e36 <HAL_DMA_Abort+0x20e>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a37      	ldr	r2, [pc, #220]	@ (8004e48 <HAL_DMA_Abort+0x220>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d063      	beq.n	8004e36 <HAL_DMA_Abort+0x20e>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a36      	ldr	r2, [pc, #216]	@ (8004e4c <HAL_DMA_Abort+0x224>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d05e      	beq.n	8004e36 <HAL_DMA_Abort+0x20e>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a34      	ldr	r2, [pc, #208]	@ (8004e50 <HAL_DMA_Abort+0x228>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d059      	beq.n	8004e36 <HAL_DMA_Abort+0x20e>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a33      	ldr	r2, [pc, #204]	@ (8004e54 <HAL_DMA_Abort+0x22c>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d054      	beq.n	8004e36 <HAL_DMA_Abort+0x20e>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a31      	ldr	r2, [pc, #196]	@ (8004e58 <HAL_DMA_Abort+0x230>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d04f      	beq.n	8004e36 <HAL_DMA_Abort+0x20e>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a30      	ldr	r2, [pc, #192]	@ (8004e5c <HAL_DMA_Abort+0x234>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d04a      	beq.n	8004e36 <HAL_DMA_Abort+0x20e>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a2e      	ldr	r2, [pc, #184]	@ (8004e60 <HAL_DMA_Abort+0x238>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d045      	beq.n	8004e36 <HAL_DMA_Abort+0x20e>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a2d      	ldr	r2, [pc, #180]	@ (8004e64 <HAL_DMA_Abort+0x23c>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d040      	beq.n	8004e36 <HAL_DMA_Abort+0x20e>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a2b      	ldr	r2, [pc, #172]	@ (8004e68 <HAL_DMA_Abort+0x240>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d03b      	beq.n	8004e36 <HAL_DMA_Abort+0x20e>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	4a2a      	ldr	r2, [pc, #168]	@ (8004e6c <HAL_DMA_Abort+0x244>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d036      	beq.n	8004e36 <HAL_DMA_Abort+0x20e>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4a28      	ldr	r2, [pc, #160]	@ (8004e70 <HAL_DMA_Abort+0x248>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d031      	beq.n	8004e36 <HAL_DMA_Abort+0x20e>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a27      	ldr	r2, [pc, #156]	@ (8004e74 <HAL_DMA_Abort+0x24c>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d02c      	beq.n	8004e36 <HAL_DMA_Abort+0x20e>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4a25      	ldr	r2, [pc, #148]	@ (8004e78 <HAL_DMA_Abort+0x250>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d027      	beq.n	8004e36 <HAL_DMA_Abort+0x20e>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a24      	ldr	r2, [pc, #144]	@ (8004e7c <HAL_DMA_Abort+0x254>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d022      	beq.n	8004e36 <HAL_DMA_Abort+0x20e>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a22      	ldr	r2, [pc, #136]	@ (8004e80 <HAL_DMA_Abort+0x258>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d01d      	beq.n	8004e36 <HAL_DMA_Abort+0x20e>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4a21      	ldr	r2, [pc, #132]	@ (8004e84 <HAL_DMA_Abort+0x25c>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d018      	beq.n	8004e36 <HAL_DMA_Abort+0x20e>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4a1f      	ldr	r2, [pc, #124]	@ (8004e88 <HAL_DMA_Abort+0x260>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d013      	beq.n	8004e36 <HAL_DMA_Abort+0x20e>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a1e      	ldr	r2, [pc, #120]	@ (8004e8c <HAL_DMA_Abort+0x264>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d00e      	beq.n	8004e36 <HAL_DMA_Abort+0x20e>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4a1c      	ldr	r2, [pc, #112]	@ (8004e90 <HAL_DMA_Abort+0x268>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d009      	beq.n	8004e36 <HAL_DMA_Abort+0x20e>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4a1b      	ldr	r2, [pc, #108]	@ (8004e94 <HAL_DMA_Abort+0x26c>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d004      	beq.n	8004e36 <HAL_DMA_Abort+0x20e>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a19      	ldr	r2, [pc, #100]	@ (8004e98 <HAL_DMA_Abort+0x270>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d132      	bne.n	8004e9c <HAL_DMA_Abort+0x274>
 8004e36:	2301      	movs	r3, #1
 8004e38:	e031      	b.n	8004e9e <HAL_DMA_Abort+0x276>
 8004e3a:	bf00      	nop
 8004e3c:	40020010 	.word	0x40020010
 8004e40:	40020028 	.word	0x40020028
 8004e44:	40020040 	.word	0x40020040
 8004e48:	40020058 	.word	0x40020058
 8004e4c:	40020070 	.word	0x40020070
 8004e50:	40020088 	.word	0x40020088
 8004e54:	400200a0 	.word	0x400200a0
 8004e58:	400200b8 	.word	0x400200b8
 8004e5c:	40020410 	.word	0x40020410
 8004e60:	40020428 	.word	0x40020428
 8004e64:	40020440 	.word	0x40020440
 8004e68:	40020458 	.word	0x40020458
 8004e6c:	40020470 	.word	0x40020470
 8004e70:	40020488 	.word	0x40020488
 8004e74:	400204a0 	.word	0x400204a0
 8004e78:	400204b8 	.word	0x400204b8
 8004e7c:	58025408 	.word	0x58025408
 8004e80:	5802541c 	.word	0x5802541c
 8004e84:	58025430 	.word	0x58025430
 8004e88:	58025444 	.word	0x58025444
 8004e8c:	58025458 	.word	0x58025458
 8004e90:	5802546c 	.word	0x5802546c
 8004e94:	58025480 	.word	0x58025480
 8004e98:	58025494 	.word	0x58025494
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d007      	beq.n	8004eb2 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ea6:	681a      	ldr	r2, [r3, #0]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004eac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004eb0:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a6d      	ldr	r2, [pc, #436]	@ (800506c <HAL_DMA_Abort+0x444>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d04a      	beq.n	8004f52 <HAL_DMA_Abort+0x32a>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a6b      	ldr	r2, [pc, #428]	@ (8005070 <HAL_DMA_Abort+0x448>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d045      	beq.n	8004f52 <HAL_DMA_Abort+0x32a>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a6a      	ldr	r2, [pc, #424]	@ (8005074 <HAL_DMA_Abort+0x44c>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d040      	beq.n	8004f52 <HAL_DMA_Abort+0x32a>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a68      	ldr	r2, [pc, #416]	@ (8005078 <HAL_DMA_Abort+0x450>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d03b      	beq.n	8004f52 <HAL_DMA_Abort+0x32a>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4a67      	ldr	r2, [pc, #412]	@ (800507c <HAL_DMA_Abort+0x454>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d036      	beq.n	8004f52 <HAL_DMA_Abort+0x32a>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a65      	ldr	r2, [pc, #404]	@ (8005080 <HAL_DMA_Abort+0x458>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d031      	beq.n	8004f52 <HAL_DMA_Abort+0x32a>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4a64      	ldr	r2, [pc, #400]	@ (8005084 <HAL_DMA_Abort+0x45c>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d02c      	beq.n	8004f52 <HAL_DMA_Abort+0x32a>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4a62      	ldr	r2, [pc, #392]	@ (8005088 <HAL_DMA_Abort+0x460>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d027      	beq.n	8004f52 <HAL_DMA_Abort+0x32a>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a61      	ldr	r2, [pc, #388]	@ (800508c <HAL_DMA_Abort+0x464>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d022      	beq.n	8004f52 <HAL_DMA_Abort+0x32a>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a5f      	ldr	r2, [pc, #380]	@ (8005090 <HAL_DMA_Abort+0x468>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d01d      	beq.n	8004f52 <HAL_DMA_Abort+0x32a>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a5e      	ldr	r2, [pc, #376]	@ (8005094 <HAL_DMA_Abort+0x46c>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d018      	beq.n	8004f52 <HAL_DMA_Abort+0x32a>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a5c      	ldr	r2, [pc, #368]	@ (8005098 <HAL_DMA_Abort+0x470>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d013      	beq.n	8004f52 <HAL_DMA_Abort+0x32a>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a5b      	ldr	r2, [pc, #364]	@ (800509c <HAL_DMA_Abort+0x474>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d00e      	beq.n	8004f52 <HAL_DMA_Abort+0x32a>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a59      	ldr	r2, [pc, #356]	@ (80050a0 <HAL_DMA_Abort+0x478>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d009      	beq.n	8004f52 <HAL_DMA_Abort+0x32a>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a58      	ldr	r2, [pc, #352]	@ (80050a4 <HAL_DMA_Abort+0x47c>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d004      	beq.n	8004f52 <HAL_DMA_Abort+0x32a>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a56      	ldr	r2, [pc, #344]	@ (80050a8 <HAL_DMA_Abort+0x480>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d108      	bne.n	8004f64 <HAL_DMA_Abort+0x33c>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f022 0201 	bic.w	r2, r2, #1
 8004f60:	601a      	str	r2, [r3, #0]
 8004f62:	e007      	b.n	8004f74 <HAL_DMA_Abort+0x34c>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	681a      	ldr	r2, [r3, #0]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f022 0201 	bic.w	r2, r2, #1
 8004f72:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8004f74:	e013      	b.n	8004f9e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004f76:	f7ff f921 	bl	80041bc <HAL_GetTick>
 8004f7a:	4602      	mov	r2, r0
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	1ad3      	subs	r3, r2, r3
 8004f80:	2b05      	cmp	r3, #5
 8004f82:	d90c      	bls.n	8004f9e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2220      	movs	r2, #32
 8004f88:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2203      	movs	r2, #3
 8004f8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2200      	movs	r2, #0
 8004f96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	e12d      	b.n	80051fa <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8004f9e:	697b      	ldr	r3, [r7, #20]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f003 0301 	and.w	r3, r3, #1
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d1e5      	bne.n	8004f76 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a2f      	ldr	r2, [pc, #188]	@ (800506c <HAL_DMA_Abort+0x444>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d04a      	beq.n	800504a <HAL_DMA_Abort+0x422>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a2d      	ldr	r2, [pc, #180]	@ (8005070 <HAL_DMA_Abort+0x448>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d045      	beq.n	800504a <HAL_DMA_Abort+0x422>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a2c      	ldr	r2, [pc, #176]	@ (8005074 <HAL_DMA_Abort+0x44c>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d040      	beq.n	800504a <HAL_DMA_Abort+0x422>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a2a      	ldr	r2, [pc, #168]	@ (8005078 <HAL_DMA_Abort+0x450>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d03b      	beq.n	800504a <HAL_DMA_Abort+0x422>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4a29      	ldr	r2, [pc, #164]	@ (800507c <HAL_DMA_Abort+0x454>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d036      	beq.n	800504a <HAL_DMA_Abort+0x422>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a27      	ldr	r2, [pc, #156]	@ (8005080 <HAL_DMA_Abort+0x458>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d031      	beq.n	800504a <HAL_DMA_Abort+0x422>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a26      	ldr	r2, [pc, #152]	@ (8005084 <HAL_DMA_Abort+0x45c>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d02c      	beq.n	800504a <HAL_DMA_Abort+0x422>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a24      	ldr	r2, [pc, #144]	@ (8005088 <HAL_DMA_Abort+0x460>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d027      	beq.n	800504a <HAL_DMA_Abort+0x422>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a23      	ldr	r2, [pc, #140]	@ (800508c <HAL_DMA_Abort+0x464>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d022      	beq.n	800504a <HAL_DMA_Abort+0x422>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a21      	ldr	r2, [pc, #132]	@ (8005090 <HAL_DMA_Abort+0x468>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d01d      	beq.n	800504a <HAL_DMA_Abort+0x422>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4a20      	ldr	r2, [pc, #128]	@ (8005094 <HAL_DMA_Abort+0x46c>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d018      	beq.n	800504a <HAL_DMA_Abort+0x422>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a1e      	ldr	r2, [pc, #120]	@ (8005098 <HAL_DMA_Abort+0x470>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d013      	beq.n	800504a <HAL_DMA_Abort+0x422>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a1d      	ldr	r2, [pc, #116]	@ (800509c <HAL_DMA_Abort+0x474>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d00e      	beq.n	800504a <HAL_DMA_Abort+0x422>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a1b      	ldr	r2, [pc, #108]	@ (80050a0 <HAL_DMA_Abort+0x478>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d009      	beq.n	800504a <HAL_DMA_Abort+0x422>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a1a      	ldr	r2, [pc, #104]	@ (80050a4 <HAL_DMA_Abort+0x47c>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d004      	beq.n	800504a <HAL_DMA_Abort+0x422>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a18      	ldr	r2, [pc, #96]	@ (80050a8 <HAL_DMA_Abort+0x480>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d101      	bne.n	800504e <HAL_DMA_Abort+0x426>
 800504a:	2301      	movs	r3, #1
 800504c:	e000      	b.n	8005050 <HAL_DMA_Abort+0x428>
 800504e:	2300      	movs	r3, #0
 8005050:	2b00      	cmp	r3, #0
 8005052:	d02b      	beq.n	80050ac <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005058:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800505e:	f003 031f 	and.w	r3, r3, #31
 8005062:	223f      	movs	r2, #63	@ 0x3f
 8005064:	409a      	lsls	r2, r3
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	609a      	str	r2, [r3, #8]
 800506a:	e02a      	b.n	80050c2 <HAL_DMA_Abort+0x49a>
 800506c:	40020010 	.word	0x40020010
 8005070:	40020028 	.word	0x40020028
 8005074:	40020040 	.word	0x40020040
 8005078:	40020058 	.word	0x40020058
 800507c:	40020070 	.word	0x40020070
 8005080:	40020088 	.word	0x40020088
 8005084:	400200a0 	.word	0x400200a0
 8005088:	400200b8 	.word	0x400200b8
 800508c:	40020410 	.word	0x40020410
 8005090:	40020428 	.word	0x40020428
 8005094:	40020440 	.word	0x40020440
 8005098:	40020458 	.word	0x40020458
 800509c:	40020470 	.word	0x40020470
 80050a0:	40020488 	.word	0x40020488
 80050a4:	400204a0 	.word	0x400204a0
 80050a8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050b0:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050b6:	f003 031f 	and.w	r3, r3, #31
 80050ba:	2201      	movs	r2, #1
 80050bc:	409a      	lsls	r2, r3
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4a4f      	ldr	r2, [pc, #316]	@ (8005204 <HAL_DMA_Abort+0x5dc>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d072      	beq.n	80051b2 <HAL_DMA_Abort+0x58a>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4a4d      	ldr	r2, [pc, #308]	@ (8005208 <HAL_DMA_Abort+0x5e0>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d06d      	beq.n	80051b2 <HAL_DMA_Abort+0x58a>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a4c      	ldr	r2, [pc, #304]	@ (800520c <HAL_DMA_Abort+0x5e4>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d068      	beq.n	80051b2 <HAL_DMA_Abort+0x58a>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a4a      	ldr	r2, [pc, #296]	@ (8005210 <HAL_DMA_Abort+0x5e8>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d063      	beq.n	80051b2 <HAL_DMA_Abort+0x58a>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4a49      	ldr	r2, [pc, #292]	@ (8005214 <HAL_DMA_Abort+0x5ec>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d05e      	beq.n	80051b2 <HAL_DMA_Abort+0x58a>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a47      	ldr	r2, [pc, #284]	@ (8005218 <HAL_DMA_Abort+0x5f0>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d059      	beq.n	80051b2 <HAL_DMA_Abort+0x58a>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a46      	ldr	r2, [pc, #280]	@ (800521c <HAL_DMA_Abort+0x5f4>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d054      	beq.n	80051b2 <HAL_DMA_Abort+0x58a>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a44      	ldr	r2, [pc, #272]	@ (8005220 <HAL_DMA_Abort+0x5f8>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d04f      	beq.n	80051b2 <HAL_DMA_Abort+0x58a>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a43      	ldr	r2, [pc, #268]	@ (8005224 <HAL_DMA_Abort+0x5fc>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d04a      	beq.n	80051b2 <HAL_DMA_Abort+0x58a>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a41      	ldr	r2, [pc, #260]	@ (8005228 <HAL_DMA_Abort+0x600>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d045      	beq.n	80051b2 <HAL_DMA_Abort+0x58a>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a40      	ldr	r2, [pc, #256]	@ (800522c <HAL_DMA_Abort+0x604>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d040      	beq.n	80051b2 <HAL_DMA_Abort+0x58a>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a3e      	ldr	r2, [pc, #248]	@ (8005230 <HAL_DMA_Abort+0x608>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d03b      	beq.n	80051b2 <HAL_DMA_Abort+0x58a>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4a3d      	ldr	r2, [pc, #244]	@ (8005234 <HAL_DMA_Abort+0x60c>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d036      	beq.n	80051b2 <HAL_DMA_Abort+0x58a>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a3b      	ldr	r2, [pc, #236]	@ (8005238 <HAL_DMA_Abort+0x610>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d031      	beq.n	80051b2 <HAL_DMA_Abort+0x58a>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a3a      	ldr	r2, [pc, #232]	@ (800523c <HAL_DMA_Abort+0x614>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d02c      	beq.n	80051b2 <HAL_DMA_Abort+0x58a>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	4a38      	ldr	r2, [pc, #224]	@ (8005240 <HAL_DMA_Abort+0x618>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d027      	beq.n	80051b2 <HAL_DMA_Abort+0x58a>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a37      	ldr	r2, [pc, #220]	@ (8005244 <HAL_DMA_Abort+0x61c>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d022      	beq.n	80051b2 <HAL_DMA_Abort+0x58a>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a35      	ldr	r2, [pc, #212]	@ (8005248 <HAL_DMA_Abort+0x620>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d01d      	beq.n	80051b2 <HAL_DMA_Abort+0x58a>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a34      	ldr	r2, [pc, #208]	@ (800524c <HAL_DMA_Abort+0x624>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d018      	beq.n	80051b2 <HAL_DMA_Abort+0x58a>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a32      	ldr	r2, [pc, #200]	@ (8005250 <HAL_DMA_Abort+0x628>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d013      	beq.n	80051b2 <HAL_DMA_Abort+0x58a>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a31      	ldr	r2, [pc, #196]	@ (8005254 <HAL_DMA_Abort+0x62c>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d00e      	beq.n	80051b2 <HAL_DMA_Abort+0x58a>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a2f      	ldr	r2, [pc, #188]	@ (8005258 <HAL_DMA_Abort+0x630>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d009      	beq.n	80051b2 <HAL_DMA_Abort+0x58a>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a2e      	ldr	r2, [pc, #184]	@ (800525c <HAL_DMA_Abort+0x634>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d004      	beq.n	80051b2 <HAL_DMA_Abort+0x58a>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a2c      	ldr	r2, [pc, #176]	@ (8005260 <HAL_DMA_Abort+0x638>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d101      	bne.n	80051b6 <HAL_DMA_Abort+0x58e>
 80051b2:	2301      	movs	r3, #1
 80051b4:	e000      	b.n	80051b8 <HAL_DMA_Abort+0x590>
 80051b6:	2300      	movs	r3, #0
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d015      	beq.n	80051e8 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80051c0:	687a      	ldr	r2, [r7, #4]
 80051c2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80051c4:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d00c      	beq.n	80051e8 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80051d2:	681a      	ldr	r2, [r3, #0]
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80051d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80051dc:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051e2:	687a      	ldr	r2, [r7, #4]
 80051e4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80051e6:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2201      	movs	r2, #1
 80051ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2200      	movs	r2, #0
 80051f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80051f8:	2300      	movs	r3, #0
}
 80051fa:	4618      	mov	r0, r3
 80051fc:	3718      	adds	r7, #24
 80051fe:	46bd      	mov	sp, r7
 8005200:	bd80      	pop	{r7, pc}
 8005202:	bf00      	nop
 8005204:	40020010 	.word	0x40020010
 8005208:	40020028 	.word	0x40020028
 800520c:	40020040 	.word	0x40020040
 8005210:	40020058 	.word	0x40020058
 8005214:	40020070 	.word	0x40020070
 8005218:	40020088 	.word	0x40020088
 800521c:	400200a0 	.word	0x400200a0
 8005220:	400200b8 	.word	0x400200b8
 8005224:	40020410 	.word	0x40020410
 8005228:	40020428 	.word	0x40020428
 800522c:	40020440 	.word	0x40020440
 8005230:	40020458 	.word	0x40020458
 8005234:	40020470 	.word	0x40020470
 8005238:	40020488 	.word	0x40020488
 800523c:	400204a0 	.word	0x400204a0
 8005240:	400204b8 	.word	0x400204b8
 8005244:	58025408 	.word	0x58025408
 8005248:	5802541c 	.word	0x5802541c
 800524c:	58025430 	.word	0x58025430
 8005250:	58025444 	.word	0x58025444
 8005254:	58025458 	.word	0x58025458
 8005258:	5802546c 	.word	0x5802546c
 800525c:	58025480 	.word	0x58025480
 8005260:	58025494 	.word	0x58025494

08005264 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b084      	sub	sp, #16
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d101      	bne.n	8005276 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	e237      	b.n	80056e6 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800527c:	b2db      	uxtb	r3, r3
 800527e:	2b02      	cmp	r3, #2
 8005280:	d004      	beq.n	800528c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2280      	movs	r2, #128	@ 0x80
 8005286:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005288:	2301      	movs	r3, #1
 800528a:	e22c      	b.n	80056e6 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4a5c      	ldr	r2, [pc, #368]	@ (8005404 <HAL_DMA_Abort_IT+0x1a0>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d04a      	beq.n	800532c <HAL_DMA_Abort_IT+0xc8>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4a5b      	ldr	r2, [pc, #364]	@ (8005408 <HAL_DMA_Abort_IT+0x1a4>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d045      	beq.n	800532c <HAL_DMA_Abort_IT+0xc8>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	4a59      	ldr	r2, [pc, #356]	@ (800540c <HAL_DMA_Abort_IT+0x1a8>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d040      	beq.n	800532c <HAL_DMA_Abort_IT+0xc8>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	4a58      	ldr	r2, [pc, #352]	@ (8005410 <HAL_DMA_Abort_IT+0x1ac>)
 80052b0:	4293      	cmp	r3, r2
 80052b2:	d03b      	beq.n	800532c <HAL_DMA_Abort_IT+0xc8>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4a56      	ldr	r2, [pc, #344]	@ (8005414 <HAL_DMA_Abort_IT+0x1b0>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d036      	beq.n	800532c <HAL_DMA_Abort_IT+0xc8>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	4a55      	ldr	r2, [pc, #340]	@ (8005418 <HAL_DMA_Abort_IT+0x1b4>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d031      	beq.n	800532c <HAL_DMA_Abort_IT+0xc8>
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4a53      	ldr	r2, [pc, #332]	@ (800541c <HAL_DMA_Abort_IT+0x1b8>)
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d02c      	beq.n	800532c <HAL_DMA_Abort_IT+0xc8>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	4a52      	ldr	r2, [pc, #328]	@ (8005420 <HAL_DMA_Abort_IT+0x1bc>)
 80052d8:	4293      	cmp	r3, r2
 80052da:	d027      	beq.n	800532c <HAL_DMA_Abort_IT+0xc8>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4a50      	ldr	r2, [pc, #320]	@ (8005424 <HAL_DMA_Abort_IT+0x1c0>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d022      	beq.n	800532c <HAL_DMA_Abort_IT+0xc8>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4a4f      	ldr	r2, [pc, #316]	@ (8005428 <HAL_DMA_Abort_IT+0x1c4>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d01d      	beq.n	800532c <HAL_DMA_Abort_IT+0xc8>
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	4a4d      	ldr	r2, [pc, #308]	@ (800542c <HAL_DMA_Abort_IT+0x1c8>)
 80052f6:	4293      	cmp	r3, r2
 80052f8:	d018      	beq.n	800532c <HAL_DMA_Abort_IT+0xc8>
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	4a4c      	ldr	r2, [pc, #304]	@ (8005430 <HAL_DMA_Abort_IT+0x1cc>)
 8005300:	4293      	cmp	r3, r2
 8005302:	d013      	beq.n	800532c <HAL_DMA_Abort_IT+0xc8>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	4a4a      	ldr	r2, [pc, #296]	@ (8005434 <HAL_DMA_Abort_IT+0x1d0>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d00e      	beq.n	800532c <HAL_DMA_Abort_IT+0xc8>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	4a49      	ldr	r2, [pc, #292]	@ (8005438 <HAL_DMA_Abort_IT+0x1d4>)
 8005314:	4293      	cmp	r3, r2
 8005316:	d009      	beq.n	800532c <HAL_DMA_Abort_IT+0xc8>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4a47      	ldr	r2, [pc, #284]	@ (800543c <HAL_DMA_Abort_IT+0x1d8>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d004      	beq.n	800532c <HAL_DMA_Abort_IT+0xc8>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4a46      	ldr	r2, [pc, #280]	@ (8005440 <HAL_DMA_Abort_IT+0x1dc>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d101      	bne.n	8005330 <HAL_DMA_Abort_IT+0xcc>
 800532c:	2301      	movs	r3, #1
 800532e:	e000      	b.n	8005332 <HAL_DMA_Abort_IT+0xce>
 8005330:	2300      	movs	r3, #0
 8005332:	2b00      	cmp	r3, #0
 8005334:	f000 8086 	beq.w	8005444 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2204      	movs	r2, #4
 800533c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4a2f      	ldr	r2, [pc, #188]	@ (8005404 <HAL_DMA_Abort_IT+0x1a0>)
 8005346:	4293      	cmp	r3, r2
 8005348:	d04a      	beq.n	80053e0 <HAL_DMA_Abort_IT+0x17c>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4a2e      	ldr	r2, [pc, #184]	@ (8005408 <HAL_DMA_Abort_IT+0x1a4>)
 8005350:	4293      	cmp	r3, r2
 8005352:	d045      	beq.n	80053e0 <HAL_DMA_Abort_IT+0x17c>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4a2c      	ldr	r2, [pc, #176]	@ (800540c <HAL_DMA_Abort_IT+0x1a8>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d040      	beq.n	80053e0 <HAL_DMA_Abort_IT+0x17c>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	4a2b      	ldr	r2, [pc, #172]	@ (8005410 <HAL_DMA_Abort_IT+0x1ac>)
 8005364:	4293      	cmp	r3, r2
 8005366:	d03b      	beq.n	80053e0 <HAL_DMA_Abort_IT+0x17c>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	4a29      	ldr	r2, [pc, #164]	@ (8005414 <HAL_DMA_Abort_IT+0x1b0>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d036      	beq.n	80053e0 <HAL_DMA_Abort_IT+0x17c>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4a28      	ldr	r2, [pc, #160]	@ (8005418 <HAL_DMA_Abort_IT+0x1b4>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d031      	beq.n	80053e0 <HAL_DMA_Abort_IT+0x17c>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	4a26      	ldr	r2, [pc, #152]	@ (800541c <HAL_DMA_Abort_IT+0x1b8>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d02c      	beq.n	80053e0 <HAL_DMA_Abort_IT+0x17c>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4a25      	ldr	r2, [pc, #148]	@ (8005420 <HAL_DMA_Abort_IT+0x1bc>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d027      	beq.n	80053e0 <HAL_DMA_Abort_IT+0x17c>
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4a23      	ldr	r2, [pc, #140]	@ (8005424 <HAL_DMA_Abort_IT+0x1c0>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d022      	beq.n	80053e0 <HAL_DMA_Abort_IT+0x17c>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	4a22      	ldr	r2, [pc, #136]	@ (8005428 <HAL_DMA_Abort_IT+0x1c4>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d01d      	beq.n	80053e0 <HAL_DMA_Abort_IT+0x17c>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4a20      	ldr	r2, [pc, #128]	@ (800542c <HAL_DMA_Abort_IT+0x1c8>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d018      	beq.n	80053e0 <HAL_DMA_Abort_IT+0x17c>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4a1f      	ldr	r2, [pc, #124]	@ (8005430 <HAL_DMA_Abort_IT+0x1cc>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d013      	beq.n	80053e0 <HAL_DMA_Abort_IT+0x17c>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4a1d      	ldr	r2, [pc, #116]	@ (8005434 <HAL_DMA_Abort_IT+0x1d0>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	d00e      	beq.n	80053e0 <HAL_DMA_Abort_IT+0x17c>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a1c      	ldr	r2, [pc, #112]	@ (8005438 <HAL_DMA_Abort_IT+0x1d4>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d009      	beq.n	80053e0 <HAL_DMA_Abort_IT+0x17c>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4a1a      	ldr	r2, [pc, #104]	@ (800543c <HAL_DMA_Abort_IT+0x1d8>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d004      	beq.n	80053e0 <HAL_DMA_Abort_IT+0x17c>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4a19      	ldr	r2, [pc, #100]	@ (8005440 <HAL_DMA_Abort_IT+0x1dc>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d108      	bne.n	80053f2 <HAL_DMA_Abort_IT+0x18e>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	681a      	ldr	r2, [r3, #0]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f022 0201 	bic.w	r2, r2, #1
 80053ee:	601a      	str	r2, [r3, #0]
 80053f0:	e178      	b.n	80056e4 <HAL_DMA_Abort_IT+0x480>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	681a      	ldr	r2, [r3, #0]
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f022 0201 	bic.w	r2, r2, #1
 8005400:	601a      	str	r2, [r3, #0]
 8005402:	e16f      	b.n	80056e4 <HAL_DMA_Abort_IT+0x480>
 8005404:	40020010 	.word	0x40020010
 8005408:	40020028 	.word	0x40020028
 800540c:	40020040 	.word	0x40020040
 8005410:	40020058 	.word	0x40020058
 8005414:	40020070 	.word	0x40020070
 8005418:	40020088 	.word	0x40020088
 800541c:	400200a0 	.word	0x400200a0
 8005420:	400200b8 	.word	0x400200b8
 8005424:	40020410 	.word	0x40020410
 8005428:	40020428 	.word	0x40020428
 800542c:	40020440 	.word	0x40020440
 8005430:	40020458 	.word	0x40020458
 8005434:	40020470 	.word	0x40020470
 8005438:	40020488 	.word	0x40020488
 800543c:	400204a0 	.word	0x400204a0
 8005440:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	681a      	ldr	r2, [r3, #0]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f022 020e 	bic.w	r2, r2, #14
 8005452:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4a6c      	ldr	r2, [pc, #432]	@ (800560c <HAL_DMA_Abort_IT+0x3a8>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d04a      	beq.n	80054f4 <HAL_DMA_Abort_IT+0x290>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4a6b      	ldr	r2, [pc, #428]	@ (8005610 <HAL_DMA_Abort_IT+0x3ac>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d045      	beq.n	80054f4 <HAL_DMA_Abort_IT+0x290>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4a69      	ldr	r2, [pc, #420]	@ (8005614 <HAL_DMA_Abort_IT+0x3b0>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d040      	beq.n	80054f4 <HAL_DMA_Abort_IT+0x290>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a68      	ldr	r2, [pc, #416]	@ (8005618 <HAL_DMA_Abort_IT+0x3b4>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d03b      	beq.n	80054f4 <HAL_DMA_Abort_IT+0x290>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a66      	ldr	r2, [pc, #408]	@ (800561c <HAL_DMA_Abort_IT+0x3b8>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d036      	beq.n	80054f4 <HAL_DMA_Abort_IT+0x290>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4a65      	ldr	r2, [pc, #404]	@ (8005620 <HAL_DMA_Abort_IT+0x3bc>)
 800548c:	4293      	cmp	r3, r2
 800548e:	d031      	beq.n	80054f4 <HAL_DMA_Abort_IT+0x290>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a63      	ldr	r2, [pc, #396]	@ (8005624 <HAL_DMA_Abort_IT+0x3c0>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d02c      	beq.n	80054f4 <HAL_DMA_Abort_IT+0x290>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4a62      	ldr	r2, [pc, #392]	@ (8005628 <HAL_DMA_Abort_IT+0x3c4>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d027      	beq.n	80054f4 <HAL_DMA_Abort_IT+0x290>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a60      	ldr	r2, [pc, #384]	@ (800562c <HAL_DMA_Abort_IT+0x3c8>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d022      	beq.n	80054f4 <HAL_DMA_Abort_IT+0x290>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	4a5f      	ldr	r2, [pc, #380]	@ (8005630 <HAL_DMA_Abort_IT+0x3cc>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d01d      	beq.n	80054f4 <HAL_DMA_Abort_IT+0x290>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a5d      	ldr	r2, [pc, #372]	@ (8005634 <HAL_DMA_Abort_IT+0x3d0>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d018      	beq.n	80054f4 <HAL_DMA_Abort_IT+0x290>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4a5c      	ldr	r2, [pc, #368]	@ (8005638 <HAL_DMA_Abort_IT+0x3d4>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d013      	beq.n	80054f4 <HAL_DMA_Abort_IT+0x290>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a5a      	ldr	r2, [pc, #360]	@ (800563c <HAL_DMA_Abort_IT+0x3d8>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d00e      	beq.n	80054f4 <HAL_DMA_Abort_IT+0x290>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4a59      	ldr	r2, [pc, #356]	@ (8005640 <HAL_DMA_Abort_IT+0x3dc>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d009      	beq.n	80054f4 <HAL_DMA_Abort_IT+0x290>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4a57      	ldr	r2, [pc, #348]	@ (8005644 <HAL_DMA_Abort_IT+0x3e0>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d004      	beq.n	80054f4 <HAL_DMA_Abort_IT+0x290>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	4a56      	ldr	r2, [pc, #344]	@ (8005648 <HAL_DMA_Abort_IT+0x3e4>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d108      	bne.n	8005506 <HAL_DMA_Abort_IT+0x2a2>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	681a      	ldr	r2, [r3, #0]
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f022 0201 	bic.w	r2, r2, #1
 8005502:	601a      	str	r2, [r3, #0]
 8005504:	e007      	b.n	8005516 <HAL_DMA_Abort_IT+0x2b2>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	681a      	ldr	r2, [r3, #0]
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f022 0201 	bic.w	r2, r2, #1
 8005514:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4a3c      	ldr	r2, [pc, #240]	@ (800560c <HAL_DMA_Abort_IT+0x3a8>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d072      	beq.n	8005606 <HAL_DMA_Abort_IT+0x3a2>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4a3a      	ldr	r2, [pc, #232]	@ (8005610 <HAL_DMA_Abort_IT+0x3ac>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d06d      	beq.n	8005606 <HAL_DMA_Abort_IT+0x3a2>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	4a39      	ldr	r2, [pc, #228]	@ (8005614 <HAL_DMA_Abort_IT+0x3b0>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d068      	beq.n	8005606 <HAL_DMA_Abort_IT+0x3a2>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a37      	ldr	r2, [pc, #220]	@ (8005618 <HAL_DMA_Abort_IT+0x3b4>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d063      	beq.n	8005606 <HAL_DMA_Abort_IT+0x3a2>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	4a36      	ldr	r2, [pc, #216]	@ (800561c <HAL_DMA_Abort_IT+0x3b8>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d05e      	beq.n	8005606 <HAL_DMA_Abort_IT+0x3a2>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a34      	ldr	r2, [pc, #208]	@ (8005620 <HAL_DMA_Abort_IT+0x3bc>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d059      	beq.n	8005606 <HAL_DMA_Abort_IT+0x3a2>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	4a33      	ldr	r2, [pc, #204]	@ (8005624 <HAL_DMA_Abort_IT+0x3c0>)
 8005558:	4293      	cmp	r3, r2
 800555a:	d054      	beq.n	8005606 <HAL_DMA_Abort_IT+0x3a2>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a31      	ldr	r2, [pc, #196]	@ (8005628 <HAL_DMA_Abort_IT+0x3c4>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d04f      	beq.n	8005606 <HAL_DMA_Abort_IT+0x3a2>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4a30      	ldr	r2, [pc, #192]	@ (800562c <HAL_DMA_Abort_IT+0x3c8>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d04a      	beq.n	8005606 <HAL_DMA_Abort_IT+0x3a2>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a2e      	ldr	r2, [pc, #184]	@ (8005630 <HAL_DMA_Abort_IT+0x3cc>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d045      	beq.n	8005606 <HAL_DMA_Abort_IT+0x3a2>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4a2d      	ldr	r2, [pc, #180]	@ (8005634 <HAL_DMA_Abort_IT+0x3d0>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d040      	beq.n	8005606 <HAL_DMA_Abort_IT+0x3a2>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a2b      	ldr	r2, [pc, #172]	@ (8005638 <HAL_DMA_Abort_IT+0x3d4>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d03b      	beq.n	8005606 <HAL_DMA_Abort_IT+0x3a2>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4a2a      	ldr	r2, [pc, #168]	@ (800563c <HAL_DMA_Abort_IT+0x3d8>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d036      	beq.n	8005606 <HAL_DMA_Abort_IT+0x3a2>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a28      	ldr	r2, [pc, #160]	@ (8005640 <HAL_DMA_Abort_IT+0x3dc>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d031      	beq.n	8005606 <HAL_DMA_Abort_IT+0x3a2>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a27      	ldr	r2, [pc, #156]	@ (8005644 <HAL_DMA_Abort_IT+0x3e0>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d02c      	beq.n	8005606 <HAL_DMA_Abort_IT+0x3a2>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4a25      	ldr	r2, [pc, #148]	@ (8005648 <HAL_DMA_Abort_IT+0x3e4>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d027      	beq.n	8005606 <HAL_DMA_Abort_IT+0x3a2>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4a24      	ldr	r2, [pc, #144]	@ (800564c <HAL_DMA_Abort_IT+0x3e8>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d022      	beq.n	8005606 <HAL_DMA_Abort_IT+0x3a2>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a22      	ldr	r2, [pc, #136]	@ (8005650 <HAL_DMA_Abort_IT+0x3ec>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d01d      	beq.n	8005606 <HAL_DMA_Abort_IT+0x3a2>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4a21      	ldr	r2, [pc, #132]	@ (8005654 <HAL_DMA_Abort_IT+0x3f0>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d018      	beq.n	8005606 <HAL_DMA_Abort_IT+0x3a2>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4a1f      	ldr	r2, [pc, #124]	@ (8005658 <HAL_DMA_Abort_IT+0x3f4>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d013      	beq.n	8005606 <HAL_DMA_Abort_IT+0x3a2>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a1e      	ldr	r2, [pc, #120]	@ (800565c <HAL_DMA_Abort_IT+0x3f8>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d00e      	beq.n	8005606 <HAL_DMA_Abort_IT+0x3a2>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a1c      	ldr	r2, [pc, #112]	@ (8005660 <HAL_DMA_Abort_IT+0x3fc>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d009      	beq.n	8005606 <HAL_DMA_Abort_IT+0x3a2>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4a1b      	ldr	r2, [pc, #108]	@ (8005664 <HAL_DMA_Abort_IT+0x400>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d004      	beq.n	8005606 <HAL_DMA_Abort_IT+0x3a2>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4a19      	ldr	r2, [pc, #100]	@ (8005668 <HAL_DMA_Abort_IT+0x404>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d132      	bne.n	800566c <HAL_DMA_Abort_IT+0x408>
 8005606:	2301      	movs	r3, #1
 8005608:	e031      	b.n	800566e <HAL_DMA_Abort_IT+0x40a>
 800560a:	bf00      	nop
 800560c:	40020010 	.word	0x40020010
 8005610:	40020028 	.word	0x40020028
 8005614:	40020040 	.word	0x40020040
 8005618:	40020058 	.word	0x40020058
 800561c:	40020070 	.word	0x40020070
 8005620:	40020088 	.word	0x40020088
 8005624:	400200a0 	.word	0x400200a0
 8005628:	400200b8 	.word	0x400200b8
 800562c:	40020410 	.word	0x40020410
 8005630:	40020428 	.word	0x40020428
 8005634:	40020440 	.word	0x40020440
 8005638:	40020458 	.word	0x40020458
 800563c:	40020470 	.word	0x40020470
 8005640:	40020488 	.word	0x40020488
 8005644:	400204a0 	.word	0x400204a0
 8005648:	400204b8 	.word	0x400204b8
 800564c:	58025408 	.word	0x58025408
 8005650:	5802541c 	.word	0x5802541c
 8005654:	58025430 	.word	0x58025430
 8005658:	58025444 	.word	0x58025444
 800565c:	58025458 	.word	0x58025458
 8005660:	5802546c 	.word	0x5802546c
 8005664:	58025480 	.word	0x58025480
 8005668:	58025494 	.word	0x58025494
 800566c:	2300      	movs	r3, #0
 800566e:	2b00      	cmp	r3, #0
 8005670:	d028      	beq.n	80056c4 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005676:	681a      	ldr	r2, [r3, #0]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800567c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005680:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005686:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800568c:	f003 031f 	and.w	r3, r3, #31
 8005690:	2201      	movs	r2, #1
 8005692:	409a      	lsls	r2, r3
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800569c:	687a      	ldr	r2, [r7, #4]
 800569e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80056a0:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d00c      	beq.n	80056c4 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056ae:	681a      	ldr	r2, [r3, #0]
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80056b8:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056be:	687a      	ldr	r2, [r7, #4]
 80056c0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80056c2:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2201      	movs	r2, #1
 80056c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2200      	movs	r2, #0
 80056d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d003      	beq.n	80056e4 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056e0:	6878      	ldr	r0, [r7, #4]
 80056e2:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80056e4:	2300      	movs	r3, #0
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	3710      	adds	r7, #16
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bd80      	pop	{r7, pc}
 80056ee:	bf00      	nop

080056f0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	b08a      	sub	sp, #40	@ 0x28
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80056f8:	2300      	movs	r3, #0
 80056fa:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80056fc:	4b67      	ldr	r3, [pc, #412]	@ (800589c <HAL_DMA_IRQHandler+0x1ac>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	4a67      	ldr	r2, [pc, #412]	@ (80058a0 <HAL_DMA_IRQHandler+0x1b0>)
 8005702:	fba2 2303 	umull	r2, r3, r2, r3
 8005706:	0a9b      	lsrs	r3, r3, #10
 8005708:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800570e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005714:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8005716:	6a3b      	ldr	r3, [r7, #32]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 800571c:	69fb      	ldr	r3, [r7, #28]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4a5f      	ldr	r2, [pc, #380]	@ (80058a4 <HAL_DMA_IRQHandler+0x1b4>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d04a      	beq.n	80057c2 <HAL_DMA_IRQHandler+0xd2>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4a5d      	ldr	r2, [pc, #372]	@ (80058a8 <HAL_DMA_IRQHandler+0x1b8>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d045      	beq.n	80057c2 <HAL_DMA_IRQHandler+0xd2>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	4a5c      	ldr	r2, [pc, #368]	@ (80058ac <HAL_DMA_IRQHandler+0x1bc>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d040      	beq.n	80057c2 <HAL_DMA_IRQHandler+0xd2>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4a5a      	ldr	r2, [pc, #360]	@ (80058b0 <HAL_DMA_IRQHandler+0x1c0>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d03b      	beq.n	80057c2 <HAL_DMA_IRQHandler+0xd2>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4a59      	ldr	r2, [pc, #356]	@ (80058b4 <HAL_DMA_IRQHandler+0x1c4>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d036      	beq.n	80057c2 <HAL_DMA_IRQHandler+0xd2>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a57      	ldr	r2, [pc, #348]	@ (80058b8 <HAL_DMA_IRQHandler+0x1c8>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d031      	beq.n	80057c2 <HAL_DMA_IRQHandler+0xd2>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4a56      	ldr	r2, [pc, #344]	@ (80058bc <HAL_DMA_IRQHandler+0x1cc>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d02c      	beq.n	80057c2 <HAL_DMA_IRQHandler+0xd2>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a54      	ldr	r2, [pc, #336]	@ (80058c0 <HAL_DMA_IRQHandler+0x1d0>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d027      	beq.n	80057c2 <HAL_DMA_IRQHandler+0xd2>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a53      	ldr	r2, [pc, #332]	@ (80058c4 <HAL_DMA_IRQHandler+0x1d4>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d022      	beq.n	80057c2 <HAL_DMA_IRQHandler+0xd2>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a51      	ldr	r2, [pc, #324]	@ (80058c8 <HAL_DMA_IRQHandler+0x1d8>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d01d      	beq.n	80057c2 <HAL_DMA_IRQHandler+0xd2>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4a50      	ldr	r2, [pc, #320]	@ (80058cc <HAL_DMA_IRQHandler+0x1dc>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d018      	beq.n	80057c2 <HAL_DMA_IRQHandler+0xd2>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4a4e      	ldr	r2, [pc, #312]	@ (80058d0 <HAL_DMA_IRQHandler+0x1e0>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d013      	beq.n	80057c2 <HAL_DMA_IRQHandler+0xd2>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	4a4d      	ldr	r2, [pc, #308]	@ (80058d4 <HAL_DMA_IRQHandler+0x1e4>)
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d00e      	beq.n	80057c2 <HAL_DMA_IRQHandler+0xd2>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a4b      	ldr	r2, [pc, #300]	@ (80058d8 <HAL_DMA_IRQHandler+0x1e8>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d009      	beq.n	80057c2 <HAL_DMA_IRQHandler+0xd2>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4a4a      	ldr	r2, [pc, #296]	@ (80058dc <HAL_DMA_IRQHandler+0x1ec>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d004      	beq.n	80057c2 <HAL_DMA_IRQHandler+0xd2>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4a48      	ldr	r2, [pc, #288]	@ (80058e0 <HAL_DMA_IRQHandler+0x1f0>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d101      	bne.n	80057c6 <HAL_DMA_IRQHandler+0xd6>
 80057c2:	2301      	movs	r3, #1
 80057c4:	e000      	b.n	80057c8 <HAL_DMA_IRQHandler+0xd8>
 80057c6:	2300      	movs	r3, #0
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	f000 842b 	beq.w	8006024 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057d2:	f003 031f 	and.w	r3, r3, #31
 80057d6:	2208      	movs	r2, #8
 80057d8:	409a      	lsls	r2, r3
 80057da:	69bb      	ldr	r3, [r7, #24]
 80057dc:	4013      	ands	r3, r2
 80057de:	2b00      	cmp	r3, #0
 80057e0:	f000 80a2 	beq.w	8005928 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4a2e      	ldr	r2, [pc, #184]	@ (80058a4 <HAL_DMA_IRQHandler+0x1b4>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d04a      	beq.n	8005884 <HAL_DMA_IRQHandler+0x194>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	4a2d      	ldr	r2, [pc, #180]	@ (80058a8 <HAL_DMA_IRQHandler+0x1b8>)
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d045      	beq.n	8005884 <HAL_DMA_IRQHandler+0x194>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a2b      	ldr	r2, [pc, #172]	@ (80058ac <HAL_DMA_IRQHandler+0x1bc>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d040      	beq.n	8005884 <HAL_DMA_IRQHandler+0x194>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	4a2a      	ldr	r2, [pc, #168]	@ (80058b0 <HAL_DMA_IRQHandler+0x1c0>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d03b      	beq.n	8005884 <HAL_DMA_IRQHandler+0x194>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4a28      	ldr	r2, [pc, #160]	@ (80058b4 <HAL_DMA_IRQHandler+0x1c4>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d036      	beq.n	8005884 <HAL_DMA_IRQHandler+0x194>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4a27      	ldr	r2, [pc, #156]	@ (80058b8 <HAL_DMA_IRQHandler+0x1c8>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d031      	beq.n	8005884 <HAL_DMA_IRQHandler+0x194>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a25      	ldr	r2, [pc, #148]	@ (80058bc <HAL_DMA_IRQHandler+0x1cc>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d02c      	beq.n	8005884 <HAL_DMA_IRQHandler+0x194>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a24      	ldr	r2, [pc, #144]	@ (80058c0 <HAL_DMA_IRQHandler+0x1d0>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d027      	beq.n	8005884 <HAL_DMA_IRQHandler+0x194>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4a22      	ldr	r2, [pc, #136]	@ (80058c4 <HAL_DMA_IRQHandler+0x1d4>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d022      	beq.n	8005884 <HAL_DMA_IRQHandler+0x194>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	4a21      	ldr	r2, [pc, #132]	@ (80058c8 <HAL_DMA_IRQHandler+0x1d8>)
 8005844:	4293      	cmp	r3, r2
 8005846:	d01d      	beq.n	8005884 <HAL_DMA_IRQHandler+0x194>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4a1f      	ldr	r2, [pc, #124]	@ (80058cc <HAL_DMA_IRQHandler+0x1dc>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d018      	beq.n	8005884 <HAL_DMA_IRQHandler+0x194>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a1e      	ldr	r2, [pc, #120]	@ (80058d0 <HAL_DMA_IRQHandler+0x1e0>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d013      	beq.n	8005884 <HAL_DMA_IRQHandler+0x194>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4a1c      	ldr	r2, [pc, #112]	@ (80058d4 <HAL_DMA_IRQHandler+0x1e4>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d00e      	beq.n	8005884 <HAL_DMA_IRQHandler+0x194>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4a1b      	ldr	r2, [pc, #108]	@ (80058d8 <HAL_DMA_IRQHandler+0x1e8>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d009      	beq.n	8005884 <HAL_DMA_IRQHandler+0x194>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4a19      	ldr	r2, [pc, #100]	@ (80058dc <HAL_DMA_IRQHandler+0x1ec>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d004      	beq.n	8005884 <HAL_DMA_IRQHandler+0x194>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4a18      	ldr	r2, [pc, #96]	@ (80058e0 <HAL_DMA_IRQHandler+0x1f0>)
 8005880:	4293      	cmp	r3, r2
 8005882:	d12f      	bne.n	80058e4 <HAL_DMA_IRQHandler+0x1f4>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f003 0304 	and.w	r3, r3, #4
 800588e:	2b00      	cmp	r3, #0
 8005890:	bf14      	ite	ne
 8005892:	2301      	movne	r3, #1
 8005894:	2300      	moveq	r3, #0
 8005896:	b2db      	uxtb	r3, r3
 8005898:	e02e      	b.n	80058f8 <HAL_DMA_IRQHandler+0x208>
 800589a:	bf00      	nop
 800589c:	24000064 	.word	0x24000064
 80058a0:	1b4e81b5 	.word	0x1b4e81b5
 80058a4:	40020010 	.word	0x40020010
 80058a8:	40020028 	.word	0x40020028
 80058ac:	40020040 	.word	0x40020040
 80058b0:	40020058 	.word	0x40020058
 80058b4:	40020070 	.word	0x40020070
 80058b8:	40020088 	.word	0x40020088
 80058bc:	400200a0 	.word	0x400200a0
 80058c0:	400200b8 	.word	0x400200b8
 80058c4:	40020410 	.word	0x40020410
 80058c8:	40020428 	.word	0x40020428
 80058cc:	40020440 	.word	0x40020440
 80058d0:	40020458 	.word	0x40020458
 80058d4:	40020470 	.word	0x40020470
 80058d8:	40020488 	.word	0x40020488
 80058dc:	400204a0 	.word	0x400204a0
 80058e0:	400204b8 	.word	0x400204b8
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f003 0308 	and.w	r3, r3, #8
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	bf14      	ite	ne
 80058f2:	2301      	movne	r3, #1
 80058f4:	2300      	moveq	r3, #0
 80058f6:	b2db      	uxtb	r3, r3
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d015      	beq.n	8005928 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	681a      	ldr	r2, [r3, #0]
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f022 0204 	bic.w	r2, r2, #4
 800590a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005910:	f003 031f 	and.w	r3, r3, #31
 8005914:	2208      	movs	r2, #8
 8005916:	409a      	lsls	r2, r3
 8005918:	6a3b      	ldr	r3, [r7, #32]
 800591a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005920:	f043 0201 	orr.w	r2, r3, #1
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800592c:	f003 031f 	and.w	r3, r3, #31
 8005930:	69ba      	ldr	r2, [r7, #24]
 8005932:	fa22 f303 	lsr.w	r3, r2, r3
 8005936:	f003 0301 	and.w	r3, r3, #1
 800593a:	2b00      	cmp	r3, #0
 800593c:	d06e      	beq.n	8005a1c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	4a69      	ldr	r2, [pc, #420]	@ (8005ae8 <HAL_DMA_IRQHandler+0x3f8>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d04a      	beq.n	80059de <HAL_DMA_IRQHandler+0x2ee>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a67      	ldr	r2, [pc, #412]	@ (8005aec <HAL_DMA_IRQHandler+0x3fc>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d045      	beq.n	80059de <HAL_DMA_IRQHandler+0x2ee>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4a66      	ldr	r2, [pc, #408]	@ (8005af0 <HAL_DMA_IRQHandler+0x400>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d040      	beq.n	80059de <HAL_DMA_IRQHandler+0x2ee>
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a64      	ldr	r2, [pc, #400]	@ (8005af4 <HAL_DMA_IRQHandler+0x404>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d03b      	beq.n	80059de <HAL_DMA_IRQHandler+0x2ee>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a63      	ldr	r2, [pc, #396]	@ (8005af8 <HAL_DMA_IRQHandler+0x408>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d036      	beq.n	80059de <HAL_DMA_IRQHandler+0x2ee>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a61      	ldr	r2, [pc, #388]	@ (8005afc <HAL_DMA_IRQHandler+0x40c>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d031      	beq.n	80059de <HAL_DMA_IRQHandler+0x2ee>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a60      	ldr	r2, [pc, #384]	@ (8005b00 <HAL_DMA_IRQHandler+0x410>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d02c      	beq.n	80059de <HAL_DMA_IRQHandler+0x2ee>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a5e      	ldr	r2, [pc, #376]	@ (8005b04 <HAL_DMA_IRQHandler+0x414>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d027      	beq.n	80059de <HAL_DMA_IRQHandler+0x2ee>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a5d      	ldr	r2, [pc, #372]	@ (8005b08 <HAL_DMA_IRQHandler+0x418>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d022      	beq.n	80059de <HAL_DMA_IRQHandler+0x2ee>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a5b      	ldr	r2, [pc, #364]	@ (8005b0c <HAL_DMA_IRQHandler+0x41c>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d01d      	beq.n	80059de <HAL_DMA_IRQHandler+0x2ee>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4a5a      	ldr	r2, [pc, #360]	@ (8005b10 <HAL_DMA_IRQHandler+0x420>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d018      	beq.n	80059de <HAL_DMA_IRQHandler+0x2ee>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a58      	ldr	r2, [pc, #352]	@ (8005b14 <HAL_DMA_IRQHandler+0x424>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d013      	beq.n	80059de <HAL_DMA_IRQHandler+0x2ee>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4a57      	ldr	r2, [pc, #348]	@ (8005b18 <HAL_DMA_IRQHandler+0x428>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d00e      	beq.n	80059de <HAL_DMA_IRQHandler+0x2ee>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a55      	ldr	r2, [pc, #340]	@ (8005b1c <HAL_DMA_IRQHandler+0x42c>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d009      	beq.n	80059de <HAL_DMA_IRQHandler+0x2ee>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a54      	ldr	r2, [pc, #336]	@ (8005b20 <HAL_DMA_IRQHandler+0x430>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d004      	beq.n	80059de <HAL_DMA_IRQHandler+0x2ee>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a52      	ldr	r2, [pc, #328]	@ (8005b24 <HAL_DMA_IRQHandler+0x434>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d10a      	bne.n	80059f4 <HAL_DMA_IRQHandler+0x304>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	695b      	ldr	r3, [r3, #20]
 80059e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	bf14      	ite	ne
 80059ec:	2301      	movne	r3, #1
 80059ee:	2300      	moveq	r3, #0
 80059f0:	b2db      	uxtb	r3, r3
 80059f2:	e003      	b.n	80059fc <HAL_DMA_IRQHandler+0x30c>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	2300      	movs	r3, #0
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d00d      	beq.n	8005a1c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a04:	f003 031f 	and.w	r3, r3, #31
 8005a08:	2201      	movs	r2, #1
 8005a0a:	409a      	lsls	r2, r3
 8005a0c:	6a3b      	ldr	r3, [r7, #32]
 8005a0e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a14:	f043 0202 	orr.w	r2, r3, #2
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a20:	f003 031f 	and.w	r3, r3, #31
 8005a24:	2204      	movs	r2, #4
 8005a26:	409a      	lsls	r2, r3
 8005a28:	69bb      	ldr	r3, [r7, #24]
 8005a2a:	4013      	ands	r3, r2
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	f000 808f 	beq.w	8005b50 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a2c      	ldr	r2, [pc, #176]	@ (8005ae8 <HAL_DMA_IRQHandler+0x3f8>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d04a      	beq.n	8005ad2 <HAL_DMA_IRQHandler+0x3e2>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a2a      	ldr	r2, [pc, #168]	@ (8005aec <HAL_DMA_IRQHandler+0x3fc>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d045      	beq.n	8005ad2 <HAL_DMA_IRQHandler+0x3e2>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a29      	ldr	r2, [pc, #164]	@ (8005af0 <HAL_DMA_IRQHandler+0x400>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d040      	beq.n	8005ad2 <HAL_DMA_IRQHandler+0x3e2>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	4a27      	ldr	r2, [pc, #156]	@ (8005af4 <HAL_DMA_IRQHandler+0x404>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d03b      	beq.n	8005ad2 <HAL_DMA_IRQHandler+0x3e2>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a26      	ldr	r2, [pc, #152]	@ (8005af8 <HAL_DMA_IRQHandler+0x408>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d036      	beq.n	8005ad2 <HAL_DMA_IRQHandler+0x3e2>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	4a24      	ldr	r2, [pc, #144]	@ (8005afc <HAL_DMA_IRQHandler+0x40c>)
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d031      	beq.n	8005ad2 <HAL_DMA_IRQHandler+0x3e2>
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4a23      	ldr	r2, [pc, #140]	@ (8005b00 <HAL_DMA_IRQHandler+0x410>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d02c      	beq.n	8005ad2 <HAL_DMA_IRQHandler+0x3e2>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4a21      	ldr	r2, [pc, #132]	@ (8005b04 <HAL_DMA_IRQHandler+0x414>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d027      	beq.n	8005ad2 <HAL_DMA_IRQHandler+0x3e2>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	4a20      	ldr	r2, [pc, #128]	@ (8005b08 <HAL_DMA_IRQHandler+0x418>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d022      	beq.n	8005ad2 <HAL_DMA_IRQHandler+0x3e2>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4a1e      	ldr	r2, [pc, #120]	@ (8005b0c <HAL_DMA_IRQHandler+0x41c>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d01d      	beq.n	8005ad2 <HAL_DMA_IRQHandler+0x3e2>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4a1d      	ldr	r2, [pc, #116]	@ (8005b10 <HAL_DMA_IRQHandler+0x420>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d018      	beq.n	8005ad2 <HAL_DMA_IRQHandler+0x3e2>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4a1b      	ldr	r2, [pc, #108]	@ (8005b14 <HAL_DMA_IRQHandler+0x424>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d013      	beq.n	8005ad2 <HAL_DMA_IRQHandler+0x3e2>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	4a1a      	ldr	r2, [pc, #104]	@ (8005b18 <HAL_DMA_IRQHandler+0x428>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d00e      	beq.n	8005ad2 <HAL_DMA_IRQHandler+0x3e2>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	4a18      	ldr	r2, [pc, #96]	@ (8005b1c <HAL_DMA_IRQHandler+0x42c>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d009      	beq.n	8005ad2 <HAL_DMA_IRQHandler+0x3e2>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	4a17      	ldr	r2, [pc, #92]	@ (8005b20 <HAL_DMA_IRQHandler+0x430>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d004      	beq.n	8005ad2 <HAL_DMA_IRQHandler+0x3e2>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	4a15      	ldr	r2, [pc, #84]	@ (8005b24 <HAL_DMA_IRQHandler+0x434>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d12a      	bne.n	8005b28 <HAL_DMA_IRQHandler+0x438>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f003 0302 	and.w	r3, r3, #2
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	bf14      	ite	ne
 8005ae0:	2301      	movne	r3, #1
 8005ae2:	2300      	moveq	r3, #0
 8005ae4:	b2db      	uxtb	r3, r3
 8005ae6:	e023      	b.n	8005b30 <HAL_DMA_IRQHandler+0x440>
 8005ae8:	40020010 	.word	0x40020010
 8005aec:	40020028 	.word	0x40020028
 8005af0:	40020040 	.word	0x40020040
 8005af4:	40020058 	.word	0x40020058
 8005af8:	40020070 	.word	0x40020070
 8005afc:	40020088 	.word	0x40020088
 8005b00:	400200a0 	.word	0x400200a0
 8005b04:	400200b8 	.word	0x400200b8
 8005b08:	40020410 	.word	0x40020410
 8005b0c:	40020428 	.word	0x40020428
 8005b10:	40020440 	.word	0x40020440
 8005b14:	40020458 	.word	0x40020458
 8005b18:	40020470 	.word	0x40020470
 8005b1c:	40020488 	.word	0x40020488
 8005b20:	400204a0 	.word	0x400204a0
 8005b24:	400204b8 	.word	0x400204b8
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	2300      	movs	r3, #0
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d00d      	beq.n	8005b50 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b38:	f003 031f 	and.w	r3, r3, #31
 8005b3c:	2204      	movs	r2, #4
 8005b3e:	409a      	lsls	r2, r3
 8005b40:	6a3b      	ldr	r3, [r7, #32]
 8005b42:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b48:	f043 0204 	orr.w	r2, r3, #4
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b54:	f003 031f 	and.w	r3, r3, #31
 8005b58:	2210      	movs	r2, #16
 8005b5a:	409a      	lsls	r2, r3
 8005b5c:	69bb      	ldr	r3, [r7, #24]
 8005b5e:	4013      	ands	r3, r2
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	f000 80a6 	beq.w	8005cb2 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a85      	ldr	r2, [pc, #532]	@ (8005d80 <HAL_DMA_IRQHandler+0x690>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d04a      	beq.n	8005c06 <HAL_DMA_IRQHandler+0x516>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a83      	ldr	r2, [pc, #524]	@ (8005d84 <HAL_DMA_IRQHandler+0x694>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d045      	beq.n	8005c06 <HAL_DMA_IRQHandler+0x516>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a82      	ldr	r2, [pc, #520]	@ (8005d88 <HAL_DMA_IRQHandler+0x698>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d040      	beq.n	8005c06 <HAL_DMA_IRQHandler+0x516>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4a80      	ldr	r2, [pc, #512]	@ (8005d8c <HAL_DMA_IRQHandler+0x69c>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d03b      	beq.n	8005c06 <HAL_DMA_IRQHandler+0x516>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	4a7f      	ldr	r2, [pc, #508]	@ (8005d90 <HAL_DMA_IRQHandler+0x6a0>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d036      	beq.n	8005c06 <HAL_DMA_IRQHandler+0x516>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4a7d      	ldr	r2, [pc, #500]	@ (8005d94 <HAL_DMA_IRQHandler+0x6a4>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d031      	beq.n	8005c06 <HAL_DMA_IRQHandler+0x516>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4a7c      	ldr	r2, [pc, #496]	@ (8005d98 <HAL_DMA_IRQHandler+0x6a8>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d02c      	beq.n	8005c06 <HAL_DMA_IRQHandler+0x516>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	4a7a      	ldr	r2, [pc, #488]	@ (8005d9c <HAL_DMA_IRQHandler+0x6ac>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d027      	beq.n	8005c06 <HAL_DMA_IRQHandler+0x516>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	4a79      	ldr	r2, [pc, #484]	@ (8005da0 <HAL_DMA_IRQHandler+0x6b0>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d022      	beq.n	8005c06 <HAL_DMA_IRQHandler+0x516>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a77      	ldr	r2, [pc, #476]	@ (8005da4 <HAL_DMA_IRQHandler+0x6b4>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d01d      	beq.n	8005c06 <HAL_DMA_IRQHandler+0x516>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	4a76      	ldr	r2, [pc, #472]	@ (8005da8 <HAL_DMA_IRQHandler+0x6b8>)
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d018      	beq.n	8005c06 <HAL_DMA_IRQHandler+0x516>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4a74      	ldr	r2, [pc, #464]	@ (8005dac <HAL_DMA_IRQHandler+0x6bc>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d013      	beq.n	8005c06 <HAL_DMA_IRQHandler+0x516>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4a73      	ldr	r2, [pc, #460]	@ (8005db0 <HAL_DMA_IRQHandler+0x6c0>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d00e      	beq.n	8005c06 <HAL_DMA_IRQHandler+0x516>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4a71      	ldr	r2, [pc, #452]	@ (8005db4 <HAL_DMA_IRQHandler+0x6c4>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d009      	beq.n	8005c06 <HAL_DMA_IRQHandler+0x516>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4a70      	ldr	r2, [pc, #448]	@ (8005db8 <HAL_DMA_IRQHandler+0x6c8>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d004      	beq.n	8005c06 <HAL_DMA_IRQHandler+0x516>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4a6e      	ldr	r2, [pc, #440]	@ (8005dbc <HAL_DMA_IRQHandler+0x6cc>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d10a      	bne.n	8005c1c <HAL_DMA_IRQHandler+0x52c>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f003 0308 	and.w	r3, r3, #8
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	bf14      	ite	ne
 8005c14:	2301      	movne	r3, #1
 8005c16:	2300      	moveq	r3, #0
 8005c18:	b2db      	uxtb	r3, r3
 8005c1a:	e009      	b.n	8005c30 <HAL_DMA_IRQHandler+0x540>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f003 0304 	and.w	r3, r3, #4
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	bf14      	ite	ne
 8005c2a:	2301      	movne	r3, #1
 8005c2c:	2300      	moveq	r3, #0
 8005c2e:	b2db      	uxtb	r3, r3
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d03e      	beq.n	8005cb2 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c38:	f003 031f 	and.w	r3, r3, #31
 8005c3c:	2210      	movs	r2, #16
 8005c3e:	409a      	lsls	r2, r3
 8005c40:	6a3b      	ldr	r3, [r7, #32]
 8005c42:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d018      	beq.n	8005c84 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d108      	bne.n	8005c72 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d024      	beq.n	8005cb2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c6c:	6878      	ldr	r0, [r7, #4]
 8005c6e:	4798      	blx	r3
 8005c70:	e01f      	b.n	8005cb2 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d01b      	beq.n	8005cb2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	4798      	blx	r3
 8005c82:	e016      	b.n	8005cb2 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d107      	bne.n	8005ca2 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	681a      	ldr	r2, [r3, #0]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f022 0208 	bic.w	r2, r2, #8
 8005ca0:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d003      	beq.n	8005cb2 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cae:	6878      	ldr	r0, [r7, #4]
 8005cb0:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cb6:	f003 031f 	and.w	r3, r3, #31
 8005cba:	2220      	movs	r2, #32
 8005cbc:	409a      	lsls	r2, r3
 8005cbe:	69bb      	ldr	r3, [r7, #24]
 8005cc0:	4013      	ands	r3, r2
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	f000 8110 	beq.w	8005ee8 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a2c      	ldr	r2, [pc, #176]	@ (8005d80 <HAL_DMA_IRQHandler+0x690>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d04a      	beq.n	8005d68 <HAL_DMA_IRQHandler+0x678>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a2b      	ldr	r2, [pc, #172]	@ (8005d84 <HAL_DMA_IRQHandler+0x694>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d045      	beq.n	8005d68 <HAL_DMA_IRQHandler+0x678>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a29      	ldr	r2, [pc, #164]	@ (8005d88 <HAL_DMA_IRQHandler+0x698>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d040      	beq.n	8005d68 <HAL_DMA_IRQHandler+0x678>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a28      	ldr	r2, [pc, #160]	@ (8005d8c <HAL_DMA_IRQHandler+0x69c>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d03b      	beq.n	8005d68 <HAL_DMA_IRQHandler+0x678>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a26      	ldr	r2, [pc, #152]	@ (8005d90 <HAL_DMA_IRQHandler+0x6a0>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d036      	beq.n	8005d68 <HAL_DMA_IRQHandler+0x678>
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4a25      	ldr	r2, [pc, #148]	@ (8005d94 <HAL_DMA_IRQHandler+0x6a4>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d031      	beq.n	8005d68 <HAL_DMA_IRQHandler+0x678>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	4a23      	ldr	r2, [pc, #140]	@ (8005d98 <HAL_DMA_IRQHandler+0x6a8>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d02c      	beq.n	8005d68 <HAL_DMA_IRQHandler+0x678>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4a22      	ldr	r2, [pc, #136]	@ (8005d9c <HAL_DMA_IRQHandler+0x6ac>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d027      	beq.n	8005d68 <HAL_DMA_IRQHandler+0x678>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4a20      	ldr	r2, [pc, #128]	@ (8005da0 <HAL_DMA_IRQHandler+0x6b0>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d022      	beq.n	8005d68 <HAL_DMA_IRQHandler+0x678>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4a1f      	ldr	r2, [pc, #124]	@ (8005da4 <HAL_DMA_IRQHandler+0x6b4>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d01d      	beq.n	8005d68 <HAL_DMA_IRQHandler+0x678>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a1d      	ldr	r2, [pc, #116]	@ (8005da8 <HAL_DMA_IRQHandler+0x6b8>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d018      	beq.n	8005d68 <HAL_DMA_IRQHandler+0x678>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a1c      	ldr	r2, [pc, #112]	@ (8005dac <HAL_DMA_IRQHandler+0x6bc>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d013      	beq.n	8005d68 <HAL_DMA_IRQHandler+0x678>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a1a      	ldr	r2, [pc, #104]	@ (8005db0 <HAL_DMA_IRQHandler+0x6c0>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d00e      	beq.n	8005d68 <HAL_DMA_IRQHandler+0x678>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a19      	ldr	r2, [pc, #100]	@ (8005db4 <HAL_DMA_IRQHandler+0x6c4>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d009      	beq.n	8005d68 <HAL_DMA_IRQHandler+0x678>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	4a17      	ldr	r2, [pc, #92]	@ (8005db8 <HAL_DMA_IRQHandler+0x6c8>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d004      	beq.n	8005d68 <HAL_DMA_IRQHandler+0x678>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4a16      	ldr	r2, [pc, #88]	@ (8005dbc <HAL_DMA_IRQHandler+0x6cc>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d12b      	bne.n	8005dc0 <HAL_DMA_IRQHandler+0x6d0>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f003 0310 	and.w	r3, r3, #16
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	bf14      	ite	ne
 8005d76:	2301      	movne	r3, #1
 8005d78:	2300      	moveq	r3, #0
 8005d7a:	b2db      	uxtb	r3, r3
 8005d7c:	e02a      	b.n	8005dd4 <HAL_DMA_IRQHandler+0x6e4>
 8005d7e:	bf00      	nop
 8005d80:	40020010 	.word	0x40020010
 8005d84:	40020028 	.word	0x40020028
 8005d88:	40020040 	.word	0x40020040
 8005d8c:	40020058 	.word	0x40020058
 8005d90:	40020070 	.word	0x40020070
 8005d94:	40020088 	.word	0x40020088
 8005d98:	400200a0 	.word	0x400200a0
 8005d9c:	400200b8 	.word	0x400200b8
 8005da0:	40020410 	.word	0x40020410
 8005da4:	40020428 	.word	0x40020428
 8005da8:	40020440 	.word	0x40020440
 8005dac:	40020458 	.word	0x40020458
 8005db0:	40020470 	.word	0x40020470
 8005db4:	40020488 	.word	0x40020488
 8005db8:	400204a0 	.word	0x400204a0
 8005dbc:	400204b8 	.word	0x400204b8
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f003 0302 	and.w	r3, r3, #2
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	bf14      	ite	ne
 8005dce:	2301      	movne	r3, #1
 8005dd0:	2300      	moveq	r3, #0
 8005dd2:	b2db      	uxtb	r3, r3
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	f000 8087 	beq.w	8005ee8 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005dde:	f003 031f 	and.w	r3, r3, #31
 8005de2:	2220      	movs	r2, #32
 8005de4:	409a      	lsls	r2, r3
 8005de6:	6a3b      	ldr	r3, [r7, #32]
 8005de8:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005df0:	b2db      	uxtb	r3, r3
 8005df2:	2b04      	cmp	r3, #4
 8005df4:	d139      	bne.n	8005e6a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	681a      	ldr	r2, [r3, #0]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f022 0216 	bic.w	r2, r2, #22
 8005e04:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	695a      	ldr	r2, [r3, #20]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005e14:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d103      	bne.n	8005e26 <HAL_DMA_IRQHandler+0x736>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d007      	beq.n	8005e36 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	681a      	ldr	r2, [r3, #0]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f022 0208 	bic.w	r2, r2, #8
 8005e34:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e3a:	f003 031f 	and.w	r3, r3, #31
 8005e3e:	223f      	movs	r2, #63	@ 0x3f
 8005e40:	409a      	lsls	r2, r3
 8005e42:	6a3b      	ldr	r3, [r7, #32]
 8005e44:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2201      	movs	r2, #1
 8005e4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2200      	movs	r2, #0
 8005e52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	f000 834a 	beq.w	80064f4 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e64:	6878      	ldr	r0, [r7, #4]
 8005e66:	4798      	blx	r3
          }
          return;
 8005e68:	e344      	b.n	80064f4 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d018      	beq.n	8005eaa <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d108      	bne.n	8005e98 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d02c      	beq.n	8005ee8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e92:	6878      	ldr	r0, [r7, #4]
 8005e94:	4798      	blx	r3
 8005e96:	e027      	b.n	8005ee8 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d023      	beq.n	8005ee8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ea4:	6878      	ldr	r0, [r7, #4]
 8005ea6:	4798      	blx	r3
 8005ea8:	e01e      	b.n	8005ee8 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d10f      	bne.n	8005ed8 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	681a      	ldr	r2, [r3, #0]
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f022 0210 	bic.w	r2, r2, #16
 8005ec6:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2201      	movs	r2, #1
 8005ecc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d003      	beq.n	8005ee8 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ee4:	6878      	ldr	r0, [r7, #4]
 8005ee6:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	f000 8306 	beq.w	80064fe <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ef6:	f003 0301 	and.w	r3, r3, #1
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	f000 8088 	beq.w	8006010 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2204      	movs	r2, #4
 8005f04:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4a7a      	ldr	r2, [pc, #488]	@ (80060f8 <HAL_DMA_IRQHandler+0xa08>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d04a      	beq.n	8005fa8 <HAL_DMA_IRQHandler+0x8b8>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4a79      	ldr	r2, [pc, #484]	@ (80060fc <HAL_DMA_IRQHandler+0xa0c>)
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d045      	beq.n	8005fa8 <HAL_DMA_IRQHandler+0x8b8>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a77      	ldr	r2, [pc, #476]	@ (8006100 <HAL_DMA_IRQHandler+0xa10>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d040      	beq.n	8005fa8 <HAL_DMA_IRQHandler+0x8b8>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	4a76      	ldr	r2, [pc, #472]	@ (8006104 <HAL_DMA_IRQHandler+0xa14>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d03b      	beq.n	8005fa8 <HAL_DMA_IRQHandler+0x8b8>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a74      	ldr	r2, [pc, #464]	@ (8006108 <HAL_DMA_IRQHandler+0xa18>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d036      	beq.n	8005fa8 <HAL_DMA_IRQHandler+0x8b8>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	4a73      	ldr	r2, [pc, #460]	@ (800610c <HAL_DMA_IRQHandler+0xa1c>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d031      	beq.n	8005fa8 <HAL_DMA_IRQHandler+0x8b8>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4a71      	ldr	r2, [pc, #452]	@ (8006110 <HAL_DMA_IRQHandler+0xa20>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d02c      	beq.n	8005fa8 <HAL_DMA_IRQHandler+0x8b8>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	4a70      	ldr	r2, [pc, #448]	@ (8006114 <HAL_DMA_IRQHandler+0xa24>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d027      	beq.n	8005fa8 <HAL_DMA_IRQHandler+0x8b8>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4a6e      	ldr	r2, [pc, #440]	@ (8006118 <HAL_DMA_IRQHandler+0xa28>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d022      	beq.n	8005fa8 <HAL_DMA_IRQHandler+0x8b8>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a6d      	ldr	r2, [pc, #436]	@ (800611c <HAL_DMA_IRQHandler+0xa2c>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d01d      	beq.n	8005fa8 <HAL_DMA_IRQHandler+0x8b8>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4a6b      	ldr	r2, [pc, #428]	@ (8006120 <HAL_DMA_IRQHandler+0xa30>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d018      	beq.n	8005fa8 <HAL_DMA_IRQHandler+0x8b8>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4a6a      	ldr	r2, [pc, #424]	@ (8006124 <HAL_DMA_IRQHandler+0xa34>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d013      	beq.n	8005fa8 <HAL_DMA_IRQHandler+0x8b8>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a68      	ldr	r2, [pc, #416]	@ (8006128 <HAL_DMA_IRQHandler+0xa38>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d00e      	beq.n	8005fa8 <HAL_DMA_IRQHandler+0x8b8>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	4a67      	ldr	r2, [pc, #412]	@ (800612c <HAL_DMA_IRQHandler+0xa3c>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d009      	beq.n	8005fa8 <HAL_DMA_IRQHandler+0x8b8>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a65      	ldr	r2, [pc, #404]	@ (8006130 <HAL_DMA_IRQHandler+0xa40>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d004      	beq.n	8005fa8 <HAL_DMA_IRQHandler+0x8b8>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4a64      	ldr	r2, [pc, #400]	@ (8006134 <HAL_DMA_IRQHandler+0xa44>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d108      	bne.n	8005fba <HAL_DMA_IRQHandler+0x8ca>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	681a      	ldr	r2, [r3, #0]
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f022 0201 	bic.w	r2, r2, #1
 8005fb6:	601a      	str	r2, [r3, #0]
 8005fb8:	e007      	b.n	8005fca <HAL_DMA_IRQHandler+0x8da>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	681a      	ldr	r2, [r3, #0]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f022 0201 	bic.w	r2, r2, #1
 8005fc8:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	3301      	adds	r3, #1
 8005fce:	60fb      	str	r3, [r7, #12]
 8005fd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fd2:	429a      	cmp	r2, r3
 8005fd4:	d307      	bcc.n	8005fe6 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f003 0301 	and.w	r3, r3, #1
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d1f2      	bne.n	8005fca <HAL_DMA_IRQHandler+0x8da>
 8005fe4:	e000      	b.n	8005fe8 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8005fe6:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f003 0301 	and.w	r3, r3, #1
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d004      	beq.n	8006000 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2203      	movs	r2, #3
 8005ffa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8005ffe:	e003      	b.n	8006008 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2201      	movs	r2, #1
 8006004:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2200      	movs	r2, #0
 800600c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006014:	2b00      	cmp	r3, #0
 8006016:	f000 8272 	beq.w	80064fe <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800601e:	6878      	ldr	r0, [r7, #4]
 8006020:	4798      	blx	r3
 8006022:	e26c      	b.n	80064fe <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a43      	ldr	r2, [pc, #268]	@ (8006138 <HAL_DMA_IRQHandler+0xa48>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d022      	beq.n	8006074 <HAL_DMA_IRQHandler+0x984>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4a42      	ldr	r2, [pc, #264]	@ (800613c <HAL_DMA_IRQHandler+0xa4c>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d01d      	beq.n	8006074 <HAL_DMA_IRQHandler+0x984>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4a40      	ldr	r2, [pc, #256]	@ (8006140 <HAL_DMA_IRQHandler+0xa50>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d018      	beq.n	8006074 <HAL_DMA_IRQHandler+0x984>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	4a3f      	ldr	r2, [pc, #252]	@ (8006144 <HAL_DMA_IRQHandler+0xa54>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d013      	beq.n	8006074 <HAL_DMA_IRQHandler+0x984>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a3d      	ldr	r2, [pc, #244]	@ (8006148 <HAL_DMA_IRQHandler+0xa58>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d00e      	beq.n	8006074 <HAL_DMA_IRQHandler+0x984>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	4a3c      	ldr	r2, [pc, #240]	@ (800614c <HAL_DMA_IRQHandler+0xa5c>)
 800605c:	4293      	cmp	r3, r2
 800605e:	d009      	beq.n	8006074 <HAL_DMA_IRQHandler+0x984>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	4a3a      	ldr	r2, [pc, #232]	@ (8006150 <HAL_DMA_IRQHandler+0xa60>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d004      	beq.n	8006074 <HAL_DMA_IRQHandler+0x984>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	4a39      	ldr	r2, [pc, #228]	@ (8006154 <HAL_DMA_IRQHandler+0xa64>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d101      	bne.n	8006078 <HAL_DMA_IRQHandler+0x988>
 8006074:	2301      	movs	r3, #1
 8006076:	e000      	b.n	800607a <HAL_DMA_IRQHandler+0x98a>
 8006078:	2300      	movs	r3, #0
 800607a:	2b00      	cmp	r3, #0
 800607c:	f000 823f 	beq.w	80064fe <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800608c:	f003 031f 	and.w	r3, r3, #31
 8006090:	2204      	movs	r2, #4
 8006092:	409a      	lsls	r2, r3
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	4013      	ands	r3, r2
 8006098:	2b00      	cmp	r3, #0
 800609a:	f000 80cd 	beq.w	8006238 <HAL_DMA_IRQHandler+0xb48>
 800609e:	693b      	ldr	r3, [r7, #16]
 80060a0:	f003 0304 	and.w	r3, r3, #4
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	f000 80c7 	beq.w	8006238 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060ae:	f003 031f 	and.w	r3, r3, #31
 80060b2:	2204      	movs	r2, #4
 80060b4:	409a      	lsls	r2, r3
 80060b6:	69fb      	ldr	r3, [r7, #28]
 80060b8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80060ba:	693b      	ldr	r3, [r7, #16]
 80060bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d049      	beq.n	8006158 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80060c4:	693b      	ldr	r3, [r7, #16]
 80060c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d109      	bne.n	80060e2 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	f000 8210 	beq.w	80064f8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060dc:	6878      	ldr	r0, [r7, #4]
 80060de:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80060e0:	e20a      	b.n	80064f8 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	f000 8206 	beq.w	80064f8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060f0:	6878      	ldr	r0, [r7, #4]
 80060f2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80060f4:	e200      	b.n	80064f8 <HAL_DMA_IRQHandler+0xe08>
 80060f6:	bf00      	nop
 80060f8:	40020010 	.word	0x40020010
 80060fc:	40020028 	.word	0x40020028
 8006100:	40020040 	.word	0x40020040
 8006104:	40020058 	.word	0x40020058
 8006108:	40020070 	.word	0x40020070
 800610c:	40020088 	.word	0x40020088
 8006110:	400200a0 	.word	0x400200a0
 8006114:	400200b8 	.word	0x400200b8
 8006118:	40020410 	.word	0x40020410
 800611c:	40020428 	.word	0x40020428
 8006120:	40020440 	.word	0x40020440
 8006124:	40020458 	.word	0x40020458
 8006128:	40020470 	.word	0x40020470
 800612c:	40020488 	.word	0x40020488
 8006130:	400204a0 	.word	0x400204a0
 8006134:	400204b8 	.word	0x400204b8
 8006138:	58025408 	.word	0x58025408
 800613c:	5802541c 	.word	0x5802541c
 8006140:	58025430 	.word	0x58025430
 8006144:	58025444 	.word	0x58025444
 8006148:	58025458 	.word	0x58025458
 800614c:	5802546c 	.word	0x5802546c
 8006150:	58025480 	.word	0x58025480
 8006154:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006158:	693b      	ldr	r3, [r7, #16]
 800615a:	f003 0320 	and.w	r3, r3, #32
 800615e:	2b00      	cmp	r3, #0
 8006160:	d160      	bne.n	8006224 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	4a7f      	ldr	r2, [pc, #508]	@ (8006364 <HAL_DMA_IRQHandler+0xc74>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d04a      	beq.n	8006202 <HAL_DMA_IRQHandler+0xb12>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a7d      	ldr	r2, [pc, #500]	@ (8006368 <HAL_DMA_IRQHandler+0xc78>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d045      	beq.n	8006202 <HAL_DMA_IRQHandler+0xb12>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	4a7c      	ldr	r2, [pc, #496]	@ (800636c <HAL_DMA_IRQHandler+0xc7c>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d040      	beq.n	8006202 <HAL_DMA_IRQHandler+0xb12>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4a7a      	ldr	r2, [pc, #488]	@ (8006370 <HAL_DMA_IRQHandler+0xc80>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d03b      	beq.n	8006202 <HAL_DMA_IRQHandler+0xb12>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a79      	ldr	r2, [pc, #484]	@ (8006374 <HAL_DMA_IRQHandler+0xc84>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d036      	beq.n	8006202 <HAL_DMA_IRQHandler+0xb12>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4a77      	ldr	r2, [pc, #476]	@ (8006378 <HAL_DMA_IRQHandler+0xc88>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d031      	beq.n	8006202 <HAL_DMA_IRQHandler+0xb12>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	4a76      	ldr	r2, [pc, #472]	@ (800637c <HAL_DMA_IRQHandler+0xc8c>)
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d02c      	beq.n	8006202 <HAL_DMA_IRQHandler+0xb12>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4a74      	ldr	r2, [pc, #464]	@ (8006380 <HAL_DMA_IRQHandler+0xc90>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d027      	beq.n	8006202 <HAL_DMA_IRQHandler+0xb12>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	4a73      	ldr	r2, [pc, #460]	@ (8006384 <HAL_DMA_IRQHandler+0xc94>)
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d022      	beq.n	8006202 <HAL_DMA_IRQHandler+0xb12>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4a71      	ldr	r2, [pc, #452]	@ (8006388 <HAL_DMA_IRQHandler+0xc98>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d01d      	beq.n	8006202 <HAL_DMA_IRQHandler+0xb12>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	4a70      	ldr	r2, [pc, #448]	@ (800638c <HAL_DMA_IRQHandler+0xc9c>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d018      	beq.n	8006202 <HAL_DMA_IRQHandler+0xb12>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4a6e      	ldr	r2, [pc, #440]	@ (8006390 <HAL_DMA_IRQHandler+0xca0>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d013      	beq.n	8006202 <HAL_DMA_IRQHandler+0xb12>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a6d      	ldr	r2, [pc, #436]	@ (8006394 <HAL_DMA_IRQHandler+0xca4>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d00e      	beq.n	8006202 <HAL_DMA_IRQHandler+0xb12>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a6b      	ldr	r2, [pc, #428]	@ (8006398 <HAL_DMA_IRQHandler+0xca8>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d009      	beq.n	8006202 <HAL_DMA_IRQHandler+0xb12>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a6a      	ldr	r2, [pc, #424]	@ (800639c <HAL_DMA_IRQHandler+0xcac>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d004      	beq.n	8006202 <HAL_DMA_IRQHandler+0xb12>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	4a68      	ldr	r2, [pc, #416]	@ (80063a0 <HAL_DMA_IRQHandler+0xcb0>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d108      	bne.n	8006214 <HAL_DMA_IRQHandler+0xb24>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	681a      	ldr	r2, [r3, #0]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f022 0208 	bic.w	r2, r2, #8
 8006210:	601a      	str	r2, [r3, #0]
 8006212:	e007      	b.n	8006224 <HAL_DMA_IRQHandler+0xb34>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	681a      	ldr	r2, [r3, #0]
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f022 0204 	bic.w	r2, r2, #4
 8006222:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006228:	2b00      	cmp	r3, #0
 800622a:	f000 8165 	beq.w	80064f8 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006236:	e15f      	b.n	80064f8 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800623c:	f003 031f 	and.w	r3, r3, #31
 8006240:	2202      	movs	r2, #2
 8006242:	409a      	lsls	r2, r3
 8006244:	697b      	ldr	r3, [r7, #20]
 8006246:	4013      	ands	r3, r2
 8006248:	2b00      	cmp	r3, #0
 800624a:	f000 80c5 	beq.w	80063d8 <HAL_DMA_IRQHandler+0xce8>
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	f003 0302 	and.w	r3, r3, #2
 8006254:	2b00      	cmp	r3, #0
 8006256:	f000 80bf 	beq.w	80063d8 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800625e:	f003 031f 	and.w	r3, r3, #31
 8006262:	2202      	movs	r2, #2
 8006264:	409a      	lsls	r2, r3
 8006266:	69fb      	ldr	r3, [r7, #28]
 8006268:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006270:	2b00      	cmp	r3, #0
 8006272:	d018      	beq.n	80062a6 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006274:	693b      	ldr	r3, [r7, #16]
 8006276:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800627a:	2b00      	cmp	r3, #0
 800627c:	d109      	bne.n	8006292 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006282:	2b00      	cmp	r3, #0
 8006284:	f000 813a 	beq.w	80064fc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800628c:	6878      	ldr	r0, [r7, #4]
 800628e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006290:	e134      	b.n	80064fc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006296:	2b00      	cmp	r3, #0
 8006298:	f000 8130 	beq.w	80064fc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062a0:	6878      	ldr	r0, [r7, #4]
 80062a2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80062a4:	e12a      	b.n	80064fc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80062a6:	693b      	ldr	r3, [r7, #16]
 80062a8:	f003 0320 	and.w	r3, r3, #32
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	f040 8089 	bne.w	80063c4 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	4a2b      	ldr	r2, [pc, #172]	@ (8006364 <HAL_DMA_IRQHandler+0xc74>)
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d04a      	beq.n	8006352 <HAL_DMA_IRQHandler+0xc62>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4a29      	ldr	r2, [pc, #164]	@ (8006368 <HAL_DMA_IRQHandler+0xc78>)
 80062c2:	4293      	cmp	r3, r2
 80062c4:	d045      	beq.n	8006352 <HAL_DMA_IRQHandler+0xc62>
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4a28      	ldr	r2, [pc, #160]	@ (800636c <HAL_DMA_IRQHandler+0xc7c>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d040      	beq.n	8006352 <HAL_DMA_IRQHandler+0xc62>
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4a26      	ldr	r2, [pc, #152]	@ (8006370 <HAL_DMA_IRQHandler+0xc80>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d03b      	beq.n	8006352 <HAL_DMA_IRQHandler+0xc62>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	4a25      	ldr	r2, [pc, #148]	@ (8006374 <HAL_DMA_IRQHandler+0xc84>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d036      	beq.n	8006352 <HAL_DMA_IRQHandler+0xc62>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	4a23      	ldr	r2, [pc, #140]	@ (8006378 <HAL_DMA_IRQHandler+0xc88>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d031      	beq.n	8006352 <HAL_DMA_IRQHandler+0xc62>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	4a22      	ldr	r2, [pc, #136]	@ (800637c <HAL_DMA_IRQHandler+0xc8c>)
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d02c      	beq.n	8006352 <HAL_DMA_IRQHandler+0xc62>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	4a20      	ldr	r2, [pc, #128]	@ (8006380 <HAL_DMA_IRQHandler+0xc90>)
 80062fe:	4293      	cmp	r3, r2
 8006300:	d027      	beq.n	8006352 <HAL_DMA_IRQHandler+0xc62>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	4a1f      	ldr	r2, [pc, #124]	@ (8006384 <HAL_DMA_IRQHandler+0xc94>)
 8006308:	4293      	cmp	r3, r2
 800630a:	d022      	beq.n	8006352 <HAL_DMA_IRQHandler+0xc62>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4a1d      	ldr	r2, [pc, #116]	@ (8006388 <HAL_DMA_IRQHandler+0xc98>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d01d      	beq.n	8006352 <HAL_DMA_IRQHandler+0xc62>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a1c      	ldr	r2, [pc, #112]	@ (800638c <HAL_DMA_IRQHandler+0xc9c>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d018      	beq.n	8006352 <HAL_DMA_IRQHandler+0xc62>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4a1a      	ldr	r2, [pc, #104]	@ (8006390 <HAL_DMA_IRQHandler+0xca0>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d013      	beq.n	8006352 <HAL_DMA_IRQHandler+0xc62>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	4a19      	ldr	r2, [pc, #100]	@ (8006394 <HAL_DMA_IRQHandler+0xca4>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d00e      	beq.n	8006352 <HAL_DMA_IRQHandler+0xc62>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4a17      	ldr	r2, [pc, #92]	@ (8006398 <HAL_DMA_IRQHandler+0xca8>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d009      	beq.n	8006352 <HAL_DMA_IRQHandler+0xc62>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4a16      	ldr	r2, [pc, #88]	@ (800639c <HAL_DMA_IRQHandler+0xcac>)
 8006344:	4293      	cmp	r3, r2
 8006346:	d004      	beq.n	8006352 <HAL_DMA_IRQHandler+0xc62>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4a14      	ldr	r2, [pc, #80]	@ (80063a0 <HAL_DMA_IRQHandler+0xcb0>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d128      	bne.n	80063a4 <HAL_DMA_IRQHandler+0xcb4>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	681a      	ldr	r2, [r3, #0]
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f022 0214 	bic.w	r2, r2, #20
 8006360:	601a      	str	r2, [r3, #0]
 8006362:	e027      	b.n	80063b4 <HAL_DMA_IRQHandler+0xcc4>
 8006364:	40020010 	.word	0x40020010
 8006368:	40020028 	.word	0x40020028
 800636c:	40020040 	.word	0x40020040
 8006370:	40020058 	.word	0x40020058
 8006374:	40020070 	.word	0x40020070
 8006378:	40020088 	.word	0x40020088
 800637c:	400200a0 	.word	0x400200a0
 8006380:	400200b8 	.word	0x400200b8
 8006384:	40020410 	.word	0x40020410
 8006388:	40020428 	.word	0x40020428
 800638c:	40020440 	.word	0x40020440
 8006390:	40020458 	.word	0x40020458
 8006394:	40020470 	.word	0x40020470
 8006398:	40020488 	.word	0x40020488
 800639c:	400204a0 	.word	0x400204a0
 80063a0:	400204b8 	.word	0x400204b8
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	681a      	ldr	r2, [r3, #0]
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f022 020a 	bic.w	r2, r2, #10
 80063b2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2201      	movs	r2, #1
 80063b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2200      	movs	r2, #0
 80063c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	f000 8097 	beq.w	80064fc <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80063d6:	e091      	b.n	80064fc <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063dc:	f003 031f 	and.w	r3, r3, #31
 80063e0:	2208      	movs	r2, #8
 80063e2:	409a      	lsls	r2, r3
 80063e4:	697b      	ldr	r3, [r7, #20]
 80063e6:	4013      	ands	r3, r2
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	f000 8088 	beq.w	80064fe <HAL_DMA_IRQHandler+0xe0e>
 80063ee:	693b      	ldr	r3, [r7, #16]
 80063f0:	f003 0308 	and.w	r3, r3, #8
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	f000 8082 	beq.w	80064fe <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4a41      	ldr	r2, [pc, #260]	@ (8006504 <HAL_DMA_IRQHandler+0xe14>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d04a      	beq.n	800649a <HAL_DMA_IRQHandler+0xdaa>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4a3f      	ldr	r2, [pc, #252]	@ (8006508 <HAL_DMA_IRQHandler+0xe18>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d045      	beq.n	800649a <HAL_DMA_IRQHandler+0xdaa>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	4a3e      	ldr	r2, [pc, #248]	@ (800650c <HAL_DMA_IRQHandler+0xe1c>)
 8006414:	4293      	cmp	r3, r2
 8006416:	d040      	beq.n	800649a <HAL_DMA_IRQHandler+0xdaa>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	4a3c      	ldr	r2, [pc, #240]	@ (8006510 <HAL_DMA_IRQHandler+0xe20>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d03b      	beq.n	800649a <HAL_DMA_IRQHandler+0xdaa>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	4a3b      	ldr	r2, [pc, #236]	@ (8006514 <HAL_DMA_IRQHandler+0xe24>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d036      	beq.n	800649a <HAL_DMA_IRQHandler+0xdaa>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4a39      	ldr	r2, [pc, #228]	@ (8006518 <HAL_DMA_IRQHandler+0xe28>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d031      	beq.n	800649a <HAL_DMA_IRQHandler+0xdaa>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	4a38      	ldr	r2, [pc, #224]	@ (800651c <HAL_DMA_IRQHandler+0xe2c>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d02c      	beq.n	800649a <HAL_DMA_IRQHandler+0xdaa>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4a36      	ldr	r2, [pc, #216]	@ (8006520 <HAL_DMA_IRQHandler+0xe30>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d027      	beq.n	800649a <HAL_DMA_IRQHandler+0xdaa>
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4a35      	ldr	r2, [pc, #212]	@ (8006524 <HAL_DMA_IRQHandler+0xe34>)
 8006450:	4293      	cmp	r3, r2
 8006452:	d022      	beq.n	800649a <HAL_DMA_IRQHandler+0xdaa>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4a33      	ldr	r2, [pc, #204]	@ (8006528 <HAL_DMA_IRQHandler+0xe38>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d01d      	beq.n	800649a <HAL_DMA_IRQHandler+0xdaa>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4a32      	ldr	r2, [pc, #200]	@ (800652c <HAL_DMA_IRQHandler+0xe3c>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d018      	beq.n	800649a <HAL_DMA_IRQHandler+0xdaa>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	4a30      	ldr	r2, [pc, #192]	@ (8006530 <HAL_DMA_IRQHandler+0xe40>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d013      	beq.n	800649a <HAL_DMA_IRQHandler+0xdaa>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4a2f      	ldr	r2, [pc, #188]	@ (8006534 <HAL_DMA_IRQHandler+0xe44>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d00e      	beq.n	800649a <HAL_DMA_IRQHandler+0xdaa>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	4a2d      	ldr	r2, [pc, #180]	@ (8006538 <HAL_DMA_IRQHandler+0xe48>)
 8006482:	4293      	cmp	r3, r2
 8006484:	d009      	beq.n	800649a <HAL_DMA_IRQHandler+0xdaa>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	4a2c      	ldr	r2, [pc, #176]	@ (800653c <HAL_DMA_IRQHandler+0xe4c>)
 800648c:	4293      	cmp	r3, r2
 800648e:	d004      	beq.n	800649a <HAL_DMA_IRQHandler+0xdaa>
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a2a      	ldr	r2, [pc, #168]	@ (8006540 <HAL_DMA_IRQHandler+0xe50>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d108      	bne.n	80064ac <HAL_DMA_IRQHandler+0xdbc>
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	681a      	ldr	r2, [r3, #0]
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f022 021c 	bic.w	r2, r2, #28
 80064a8:	601a      	str	r2, [r3, #0]
 80064aa:	e007      	b.n	80064bc <HAL_DMA_IRQHandler+0xdcc>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	681a      	ldr	r2, [r3, #0]
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f022 020e 	bic.w	r2, r2, #14
 80064ba:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064c0:	f003 031f 	and.w	r3, r3, #31
 80064c4:	2201      	movs	r2, #1
 80064c6:	409a      	lsls	r2, r3
 80064c8:	69fb      	ldr	r3, [r7, #28]
 80064ca:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2201      	movs	r2, #1
 80064d0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2201      	movs	r2, #1
 80064d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2200      	movs	r2, #0
 80064de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d009      	beq.n	80064fe <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064ee:	6878      	ldr	r0, [r7, #4]
 80064f0:	4798      	blx	r3
 80064f2:	e004      	b.n	80064fe <HAL_DMA_IRQHandler+0xe0e>
          return;
 80064f4:	bf00      	nop
 80064f6:	e002      	b.n	80064fe <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80064f8:	bf00      	nop
 80064fa:	e000      	b.n	80064fe <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80064fc:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80064fe:	3728      	adds	r7, #40	@ 0x28
 8006500:	46bd      	mov	sp, r7
 8006502:	bd80      	pop	{r7, pc}
 8006504:	40020010 	.word	0x40020010
 8006508:	40020028 	.word	0x40020028
 800650c:	40020040 	.word	0x40020040
 8006510:	40020058 	.word	0x40020058
 8006514:	40020070 	.word	0x40020070
 8006518:	40020088 	.word	0x40020088
 800651c:	400200a0 	.word	0x400200a0
 8006520:	400200b8 	.word	0x400200b8
 8006524:	40020410 	.word	0x40020410
 8006528:	40020428 	.word	0x40020428
 800652c:	40020440 	.word	0x40020440
 8006530:	40020458 	.word	0x40020458
 8006534:	40020470 	.word	0x40020470
 8006538:	40020488 	.word	0x40020488
 800653c:	400204a0 	.word	0x400204a0
 8006540:	400204b8 	.word	0x400204b8

08006544 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006544:	b480      	push	{r7}
 8006546:	b085      	sub	sp, #20
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4a42      	ldr	r2, [pc, #264]	@ (800665c <DMA_CalcBaseAndBitshift+0x118>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d04a      	beq.n	80065ec <DMA_CalcBaseAndBitshift+0xa8>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4a41      	ldr	r2, [pc, #260]	@ (8006660 <DMA_CalcBaseAndBitshift+0x11c>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d045      	beq.n	80065ec <DMA_CalcBaseAndBitshift+0xa8>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4a3f      	ldr	r2, [pc, #252]	@ (8006664 <DMA_CalcBaseAndBitshift+0x120>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d040      	beq.n	80065ec <DMA_CalcBaseAndBitshift+0xa8>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4a3e      	ldr	r2, [pc, #248]	@ (8006668 <DMA_CalcBaseAndBitshift+0x124>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d03b      	beq.n	80065ec <DMA_CalcBaseAndBitshift+0xa8>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	4a3c      	ldr	r2, [pc, #240]	@ (800666c <DMA_CalcBaseAndBitshift+0x128>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d036      	beq.n	80065ec <DMA_CalcBaseAndBitshift+0xa8>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4a3b      	ldr	r2, [pc, #236]	@ (8006670 <DMA_CalcBaseAndBitshift+0x12c>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d031      	beq.n	80065ec <DMA_CalcBaseAndBitshift+0xa8>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a39      	ldr	r2, [pc, #228]	@ (8006674 <DMA_CalcBaseAndBitshift+0x130>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d02c      	beq.n	80065ec <DMA_CalcBaseAndBitshift+0xa8>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4a38      	ldr	r2, [pc, #224]	@ (8006678 <DMA_CalcBaseAndBitshift+0x134>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d027      	beq.n	80065ec <DMA_CalcBaseAndBitshift+0xa8>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	4a36      	ldr	r2, [pc, #216]	@ (800667c <DMA_CalcBaseAndBitshift+0x138>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d022      	beq.n	80065ec <DMA_CalcBaseAndBitshift+0xa8>
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	4a35      	ldr	r2, [pc, #212]	@ (8006680 <DMA_CalcBaseAndBitshift+0x13c>)
 80065ac:	4293      	cmp	r3, r2
 80065ae:	d01d      	beq.n	80065ec <DMA_CalcBaseAndBitshift+0xa8>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4a33      	ldr	r2, [pc, #204]	@ (8006684 <DMA_CalcBaseAndBitshift+0x140>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d018      	beq.n	80065ec <DMA_CalcBaseAndBitshift+0xa8>
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	4a32      	ldr	r2, [pc, #200]	@ (8006688 <DMA_CalcBaseAndBitshift+0x144>)
 80065c0:	4293      	cmp	r3, r2
 80065c2:	d013      	beq.n	80065ec <DMA_CalcBaseAndBitshift+0xa8>
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	4a30      	ldr	r2, [pc, #192]	@ (800668c <DMA_CalcBaseAndBitshift+0x148>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d00e      	beq.n	80065ec <DMA_CalcBaseAndBitshift+0xa8>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	4a2f      	ldr	r2, [pc, #188]	@ (8006690 <DMA_CalcBaseAndBitshift+0x14c>)
 80065d4:	4293      	cmp	r3, r2
 80065d6:	d009      	beq.n	80065ec <DMA_CalcBaseAndBitshift+0xa8>
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	4a2d      	ldr	r2, [pc, #180]	@ (8006694 <DMA_CalcBaseAndBitshift+0x150>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d004      	beq.n	80065ec <DMA_CalcBaseAndBitshift+0xa8>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	4a2c      	ldr	r2, [pc, #176]	@ (8006698 <DMA_CalcBaseAndBitshift+0x154>)
 80065e8:	4293      	cmp	r3, r2
 80065ea:	d101      	bne.n	80065f0 <DMA_CalcBaseAndBitshift+0xac>
 80065ec:	2301      	movs	r3, #1
 80065ee:	e000      	b.n	80065f2 <DMA_CalcBaseAndBitshift+0xae>
 80065f0:	2300      	movs	r3, #0
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d024      	beq.n	8006640 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	b2db      	uxtb	r3, r3
 80065fc:	3b10      	subs	r3, #16
 80065fe:	4a27      	ldr	r2, [pc, #156]	@ (800669c <DMA_CalcBaseAndBitshift+0x158>)
 8006600:	fba2 2303 	umull	r2, r3, r2, r3
 8006604:	091b      	lsrs	r3, r3, #4
 8006606:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	f003 0307 	and.w	r3, r3, #7
 800660e:	4a24      	ldr	r2, [pc, #144]	@ (80066a0 <DMA_CalcBaseAndBitshift+0x15c>)
 8006610:	5cd3      	ldrb	r3, [r2, r3]
 8006612:	461a      	mov	r2, r3
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2b03      	cmp	r3, #3
 800661c:	d908      	bls.n	8006630 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	461a      	mov	r2, r3
 8006624:	4b1f      	ldr	r3, [pc, #124]	@ (80066a4 <DMA_CalcBaseAndBitshift+0x160>)
 8006626:	4013      	ands	r3, r2
 8006628:	1d1a      	adds	r2, r3, #4
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	659a      	str	r2, [r3, #88]	@ 0x58
 800662e:	e00d      	b.n	800664c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	461a      	mov	r2, r3
 8006636:	4b1b      	ldr	r3, [pc, #108]	@ (80066a4 <DMA_CalcBaseAndBitshift+0x160>)
 8006638:	4013      	ands	r3, r2
 800663a:	687a      	ldr	r2, [r7, #4]
 800663c:	6593      	str	r3, [r2, #88]	@ 0x58
 800663e:	e005      	b.n	800664c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006650:	4618      	mov	r0, r3
 8006652:	3714      	adds	r7, #20
 8006654:	46bd      	mov	sp, r7
 8006656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665a:	4770      	bx	lr
 800665c:	40020010 	.word	0x40020010
 8006660:	40020028 	.word	0x40020028
 8006664:	40020040 	.word	0x40020040
 8006668:	40020058 	.word	0x40020058
 800666c:	40020070 	.word	0x40020070
 8006670:	40020088 	.word	0x40020088
 8006674:	400200a0 	.word	0x400200a0
 8006678:	400200b8 	.word	0x400200b8
 800667c:	40020410 	.word	0x40020410
 8006680:	40020428 	.word	0x40020428
 8006684:	40020440 	.word	0x40020440
 8006688:	40020458 	.word	0x40020458
 800668c:	40020470 	.word	0x40020470
 8006690:	40020488 	.word	0x40020488
 8006694:	400204a0 	.word	0x400204a0
 8006698:	400204b8 	.word	0x400204b8
 800669c:	aaaaaaab 	.word	0xaaaaaaab
 80066a0:	08019054 	.word	0x08019054
 80066a4:	fffffc00 	.word	0xfffffc00

080066a8 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b085      	sub	sp, #20
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80066b0:	2300      	movs	r3, #0
 80066b2:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	699b      	ldr	r3, [r3, #24]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d120      	bne.n	80066fe <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066c0:	2b03      	cmp	r3, #3
 80066c2:	d858      	bhi.n	8006776 <DMA_CheckFifoParam+0xce>
 80066c4:	a201      	add	r2, pc, #4	@ (adr r2, 80066cc <DMA_CheckFifoParam+0x24>)
 80066c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066ca:	bf00      	nop
 80066cc:	080066dd 	.word	0x080066dd
 80066d0:	080066ef 	.word	0x080066ef
 80066d4:	080066dd 	.word	0x080066dd
 80066d8:	08006777 	.word	0x08006777
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066e0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d048      	beq.n	800677a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80066e8:	2301      	movs	r3, #1
 80066ea:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80066ec:	e045      	b.n	800677a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066f2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80066f6:	d142      	bne.n	800677e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80066f8:	2301      	movs	r3, #1
 80066fa:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80066fc:	e03f      	b.n	800677e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	699b      	ldr	r3, [r3, #24]
 8006702:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006706:	d123      	bne.n	8006750 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800670c:	2b03      	cmp	r3, #3
 800670e:	d838      	bhi.n	8006782 <DMA_CheckFifoParam+0xda>
 8006710:	a201      	add	r2, pc, #4	@ (adr r2, 8006718 <DMA_CheckFifoParam+0x70>)
 8006712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006716:	bf00      	nop
 8006718:	08006729 	.word	0x08006729
 800671c:	0800672f 	.word	0x0800672f
 8006720:	08006729 	.word	0x08006729
 8006724:	08006741 	.word	0x08006741
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8006728:	2301      	movs	r3, #1
 800672a:	73fb      	strb	r3, [r7, #15]
        break;
 800672c:	e030      	b.n	8006790 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006732:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006736:	2b00      	cmp	r3, #0
 8006738:	d025      	beq.n	8006786 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800673a:	2301      	movs	r3, #1
 800673c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800673e:	e022      	b.n	8006786 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006744:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006748:	d11f      	bne.n	800678a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800674a:	2301      	movs	r3, #1
 800674c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800674e:	e01c      	b.n	800678a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006754:	2b02      	cmp	r3, #2
 8006756:	d902      	bls.n	800675e <DMA_CheckFifoParam+0xb6>
 8006758:	2b03      	cmp	r3, #3
 800675a:	d003      	beq.n	8006764 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800675c:	e018      	b.n	8006790 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800675e:	2301      	movs	r3, #1
 8006760:	73fb      	strb	r3, [r7, #15]
        break;
 8006762:	e015      	b.n	8006790 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006768:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800676c:	2b00      	cmp	r3, #0
 800676e:	d00e      	beq.n	800678e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8006770:	2301      	movs	r3, #1
 8006772:	73fb      	strb	r3, [r7, #15]
    break;
 8006774:	e00b      	b.n	800678e <DMA_CheckFifoParam+0xe6>
        break;
 8006776:	bf00      	nop
 8006778:	e00a      	b.n	8006790 <DMA_CheckFifoParam+0xe8>
        break;
 800677a:	bf00      	nop
 800677c:	e008      	b.n	8006790 <DMA_CheckFifoParam+0xe8>
        break;
 800677e:	bf00      	nop
 8006780:	e006      	b.n	8006790 <DMA_CheckFifoParam+0xe8>
        break;
 8006782:	bf00      	nop
 8006784:	e004      	b.n	8006790 <DMA_CheckFifoParam+0xe8>
        break;
 8006786:	bf00      	nop
 8006788:	e002      	b.n	8006790 <DMA_CheckFifoParam+0xe8>
        break;
 800678a:	bf00      	nop
 800678c:	e000      	b.n	8006790 <DMA_CheckFifoParam+0xe8>
    break;
 800678e:	bf00      	nop
    }
  }

  return status;
 8006790:	7bfb      	ldrb	r3, [r7, #15]
}
 8006792:	4618      	mov	r0, r3
 8006794:	3714      	adds	r7, #20
 8006796:	46bd      	mov	sp, r7
 8006798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679c:	4770      	bx	lr
 800679e:	bf00      	nop

080067a0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80067a0:	b480      	push	{r7}
 80067a2:	b085      	sub	sp, #20
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4a38      	ldr	r2, [pc, #224]	@ (8006894 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d022      	beq.n	80067fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a36      	ldr	r2, [pc, #216]	@ (8006898 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d01d      	beq.n	80067fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a35      	ldr	r2, [pc, #212]	@ (800689c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d018      	beq.n	80067fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a33      	ldr	r2, [pc, #204]	@ (80068a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d013      	beq.n	80067fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a32      	ldr	r2, [pc, #200]	@ (80068a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d00e      	beq.n	80067fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a30      	ldr	r2, [pc, #192]	@ (80068a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d009      	beq.n	80067fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a2f      	ldr	r2, [pc, #188]	@ (80068ac <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d004      	beq.n	80067fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4a2d      	ldr	r2, [pc, #180]	@ (80068b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d101      	bne.n	8006802 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80067fe:	2301      	movs	r3, #1
 8006800:	e000      	b.n	8006804 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8006802:	2300      	movs	r3, #0
 8006804:	2b00      	cmp	r3, #0
 8006806:	d01a      	beq.n	800683e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	b2db      	uxtb	r3, r3
 800680e:	3b08      	subs	r3, #8
 8006810:	4a28      	ldr	r2, [pc, #160]	@ (80068b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8006812:	fba2 2303 	umull	r2, r3, r2, r3
 8006816:	091b      	lsrs	r3, r3, #4
 8006818:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800681a:	68fa      	ldr	r2, [r7, #12]
 800681c:	4b26      	ldr	r3, [pc, #152]	@ (80068b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800681e:	4413      	add	r3, r2
 8006820:	009b      	lsls	r3, r3, #2
 8006822:	461a      	mov	r2, r3
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	4a24      	ldr	r2, [pc, #144]	@ (80068bc <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800682c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	f003 031f 	and.w	r3, r3, #31
 8006834:	2201      	movs	r2, #1
 8006836:	409a      	lsls	r2, r3
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800683c:	e024      	b.n	8006888 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	b2db      	uxtb	r3, r3
 8006844:	3b10      	subs	r3, #16
 8006846:	4a1e      	ldr	r2, [pc, #120]	@ (80068c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8006848:	fba2 2303 	umull	r2, r3, r2, r3
 800684c:	091b      	lsrs	r3, r3, #4
 800684e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	4a1c      	ldr	r2, [pc, #112]	@ (80068c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d806      	bhi.n	8006866 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8006858:	68bb      	ldr	r3, [r7, #8]
 800685a:	4a1b      	ldr	r2, [pc, #108]	@ (80068c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d902      	bls.n	8006866 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	3308      	adds	r3, #8
 8006864:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8006866:	68fa      	ldr	r2, [r7, #12]
 8006868:	4b18      	ldr	r3, [pc, #96]	@ (80068cc <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800686a:	4413      	add	r3, r2
 800686c:	009b      	lsls	r3, r3, #2
 800686e:	461a      	mov	r2, r3
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	4a16      	ldr	r2, [pc, #88]	@ (80068d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8006878:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	f003 031f 	and.w	r3, r3, #31
 8006880:	2201      	movs	r2, #1
 8006882:	409a      	lsls	r2, r3
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006888:	bf00      	nop
 800688a:	3714      	adds	r7, #20
 800688c:	46bd      	mov	sp, r7
 800688e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006892:	4770      	bx	lr
 8006894:	58025408 	.word	0x58025408
 8006898:	5802541c 	.word	0x5802541c
 800689c:	58025430 	.word	0x58025430
 80068a0:	58025444 	.word	0x58025444
 80068a4:	58025458 	.word	0x58025458
 80068a8:	5802546c 	.word	0x5802546c
 80068ac:	58025480 	.word	0x58025480
 80068b0:	58025494 	.word	0x58025494
 80068b4:	cccccccd 	.word	0xcccccccd
 80068b8:	16009600 	.word	0x16009600
 80068bc:	58025880 	.word	0x58025880
 80068c0:	aaaaaaab 	.word	0xaaaaaaab
 80068c4:	400204b8 	.word	0x400204b8
 80068c8:	4002040f 	.word	0x4002040f
 80068cc:	10008200 	.word	0x10008200
 80068d0:	40020880 	.word	0x40020880

080068d4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80068d4:	b480      	push	{r7}
 80068d6:	b085      	sub	sp, #20
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	685b      	ldr	r3, [r3, #4]
 80068e0:	b2db      	uxtb	r3, r3
 80068e2:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d04a      	beq.n	8006980 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	2b08      	cmp	r3, #8
 80068ee:	d847      	bhi.n	8006980 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4a25      	ldr	r2, [pc, #148]	@ (800698c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d022      	beq.n	8006940 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	4a24      	ldr	r2, [pc, #144]	@ (8006990 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d01d      	beq.n	8006940 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	4a22      	ldr	r2, [pc, #136]	@ (8006994 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d018      	beq.n	8006940 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	4a21      	ldr	r2, [pc, #132]	@ (8006998 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8006914:	4293      	cmp	r3, r2
 8006916:	d013      	beq.n	8006940 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	4a1f      	ldr	r2, [pc, #124]	@ (800699c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800691e:	4293      	cmp	r3, r2
 8006920:	d00e      	beq.n	8006940 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4a1e      	ldr	r2, [pc, #120]	@ (80069a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8006928:	4293      	cmp	r3, r2
 800692a:	d009      	beq.n	8006940 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	4a1c      	ldr	r2, [pc, #112]	@ (80069a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d004      	beq.n	8006940 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	4a1b      	ldr	r2, [pc, #108]	@ (80069a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800693c:	4293      	cmp	r3, r2
 800693e:	d101      	bne.n	8006944 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8006940:	2301      	movs	r3, #1
 8006942:	e000      	b.n	8006946 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8006944:	2300      	movs	r3, #0
 8006946:	2b00      	cmp	r3, #0
 8006948:	d00a      	beq.n	8006960 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800694a:	68fa      	ldr	r2, [r7, #12]
 800694c:	4b17      	ldr	r3, [pc, #92]	@ (80069ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800694e:	4413      	add	r3, r2
 8006950:	009b      	lsls	r3, r3, #2
 8006952:	461a      	mov	r2, r3
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	4a15      	ldr	r2, [pc, #84]	@ (80069b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800695c:	671a      	str	r2, [r3, #112]	@ 0x70
 800695e:	e009      	b.n	8006974 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006960:	68fa      	ldr	r2, [r7, #12]
 8006962:	4b14      	ldr	r3, [pc, #80]	@ (80069b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8006964:	4413      	add	r3, r2
 8006966:	009b      	lsls	r3, r3, #2
 8006968:	461a      	mov	r2, r3
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	4a11      	ldr	r2, [pc, #68]	@ (80069b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8006972:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	3b01      	subs	r3, #1
 8006978:	2201      	movs	r2, #1
 800697a:	409a      	lsls	r2, r3
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8006980:	bf00      	nop
 8006982:	3714      	adds	r7, #20
 8006984:	46bd      	mov	sp, r7
 8006986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698a:	4770      	bx	lr
 800698c:	58025408 	.word	0x58025408
 8006990:	5802541c 	.word	0x5802541c
 8006994:	58025430 	.word	0x58025430
 8006998:	58025444 	.word	0x58025444
 800699c:	58025458 	.word	0x58025458
 80069a0:	5802546c 	.word	0x5802546c
 80069a4:	58025480 	.word	0x58025480
 80069a8:	58025494 	.word	0x58025494
 80069ac:	1600963f 	.word	0x1600963f
 80069b0:	58025940 	.word	0x58025940
 80069b4:	1000823f 	.word	0x1000823f
 80069b8:	40020940 	.word	0x40020940

080069bc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80069bc:	b480      	push	{r7}
 80069be:	b089      	sub	sp, #36	@ 0x24
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
 80069c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80069c6:	2300      	movs	r3, #0
 80069c8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80069ca:	4b89      	ldr	r3, [pc, #548]	@ (8006bf0 <HAL_GPIO_Init+0x234>)
 80069cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80069ce:	e194      	b.n	8006cfa <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	681a      	ldr	r2, [r3, #0]
 80069d4:	2101      	movs	r1, #1
 80069d6:	69fb      	ldr	r3, [r7, #28]
 80069d8:	fa01 f303 	lsl.w	r3, r1, r3
 80069dc:	4013      	ands	r3, r2
 80069de:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80069e0:	693b      	ldr	r3, [r7, #16]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	f000 8186 	beq.w	8006cf4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	685b      	ldr	r3, [r3, #4]
 80069ec:	f003 0303 	and.w	r3, r3, #3
 80069f0:	2b01      	cmp	r3, #1
 80069f2:	d005      	beq.n	8006a00 <HAL_GPIO_Init+0x44>
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	f003 0303 	and.w	r3, r3, #3
 80069fc:	2b02      	cmp	r3, #2
 80069fe:	d130      	bne.n	8006a62 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	689b      	ldr	r3, [r3, #8]
 8006a04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006a06:	69fb      	ldr	r3, [r7, #28]
 8006a08:	005b      	lsls	r3, r3, #1
 8006a0a:	2203      	movs	r2, #3
 8006a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a10:	43db      	mvns	r3, r3
 8006a12:	69ba      	ldr	r2, [r7, #24]
 8006a14:	4013      	ands	r3, r2
 8006a16:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	68da      	ldr	r2, [r3, #12]
 8006a1c:	69fb      	ldr	r3, [r7, #28]
 8006a1e:	005b      	lsls	r3, r3, #1
 8006a20:	fa02 f303 	lsl.w	r3, r2, r3
 8006a24:	69ba      	ldr	r2, [r7, #24]
 8006a26:	4313      	orrs	r3, r2
 8006a28:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	69ba      	ldr	r2, [r7, #24]
 8006a2e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	685b      	ldr	r3, [r3, #4]
 8006a34:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006a36:	2201      	movs	r2, #1
 8006a38:	69fb      	ldr	r3, [r7, #28]
 8006a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8006a3e:	43db      	mvns	r3, r3
 8006a40:	69ba      	ldr	r2, [r7, #24]
 8006a42:	4013      	ands	r3, r2
 8006a44:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	685b      	ldr	r3, [r3, #4]
 8006a4a:	091b      	lsrs	r3, r3, #4
 8006a4c:	f003 0201 	and.w	r2, r3, #1
 8006a50:	69fb      	ldr	r3, [r7, #28]
 8006a52:	fa02 f303 	lsl.w	r3, r2, r3
 8006a56:	69ba      	ldr	r2, [r7, #24]
 8006a58:	4313      	orrs	r3, r2
 8006a5a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	69ba      	ldr	r2, [r7, #24]
 8006a60:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	685b      	ldr	r3, [r3, #4]
 8006a66:	f003 0303 	and.w	r3, r3, #3
 8006a6a:	2b03      	cmp	r3, #3
 8006a6c:	d017      	beq.n	8006a9e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	68db      	ldr	r3, [r3, #12]
 8006a72:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006a74:	69fb      	ldr	r3, [r7, #28]
 8006a76:	005b      	lsls	r3, r3, #1
 8006a78:	2203      	movs	r2, #3
 8006a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8006a7e:	43db      	mvns	r3, r3
 8006a80:	69ba      	ldr	r2, [r7, #24]
 8006a82:	4013      	ands	r3, r2
 8006a84:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	689a      	ldr	r2, [r3, #8]
 8006a8a:	69fb      	ldr	r3, [r7, #28]
 8006a8c:	005b      	lsls	r3, r3, #1
 8006a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a92:	69ba      	ldr	r2, [r7, #24]
 8006a94:	4313      	orrs	r3, r2
 8006a96:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	69ba      	ldr	r2, [r7, #24]
 8006a9c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	685b      	ldr	r3, [r3, #4]
 8006aa2:	f003 0303 	and.w	r3, r3, #3
 8006aa6:	2b02      	cmp	r3, #2
 8006aa8:	d123      	bne.n	8006af2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006aaa:	69fb      	ldr	r3, [r7, #28]
 8006aac:	08da      	lsrs	r2, r3, #3
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	3208      	adds	r2, #8
 8006ab2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ab6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006ab8:	69fb      	ldr	r3, [r7, #28]
 8006aba:	f003 0307 	and.w	r3, r3, #7
 8006abe:	009b      	lsls	r3, r3, #2
 8006ac0:	220f      	movs	r2, #15
 8006ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8006ac6:	43db      	mvns	r3, r3
 8006ac8:	69ba      	ldr	r2, [r7, #24]
 8006aca:	4013      	ands	r3, r2
 8006acc:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	691a      	ldr	r2, [r3, #16]
 8006ad2:	69fb      	ldr	r3, [r7, #28]
 8006ad4:	f003 0307 	and.w	r3, r3, #7
 8006ad8:	009b      	lsls	r3, r3, #2
 8006ada:	fa02 f303 	lsl.w	r3, r2, r3
 8006ade:	69ba      	ldr	r2, [r7, #24]
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006ae4:	69fb      	ldr	r3, [r7, #28]
 8006ae6:	08da      	lsrs	r2, r3, #3
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	3208      	adds	r2, #8
 8006aec:	69b9      	ldr	r1, [r7, #24]
 8006aee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006af8:	69fb      	ldr	r3, [r7, #28]
 8006afa:	005b      	lsls	r3, r3, #1
 8006afc:	2203      	movs	r2, #3
 8006afe:	fa02 f303 	lsl.w	r3, r2, r3
 8006b02:	43db      	mvns	r3, r3
 8006b04:	69ba      	ldr	r2, [r7, #24]
 8006b06:	4013      	ands	r3, r2
 8006b08:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	685b      	ldr	r3, [r3, #4]
 8006b0e:	f003 0203 	and.w	r2, r3, #3
 8006b12:	69fb      	ldr	r3, [r7, #28]
 8006b14:	005b      	lsls	r3, r3, #1
 8006b16:	fa02 f303 	lsl.w	r3, r2, r3
 8006b1a:	69ba      	ldr	r2, [r7, #24]
 8006b1c:	4313      	orrs	r3, r2
 8006b1e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	69ba      	ldr	r2, [r7, #24]
 8006b24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	685b      	ldr	r3, [r3, #4]
 8006b2a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	f000 80e0 	beq.w	8006cf4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006b34:	4b2f      	ldr	r3, [pc, #188]	@ (8006bf4 <HAL_GPIO_Init+0x238>)
 8006b36:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006b3a:	4a2e      	ldr	r2, [pc, #184]	@ (8006bf4 <HAL_GPIO_Init+0x238>)
 8006b3c:	f043 0302 	orr.w	r3, r3, #2
 8006b40:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8006b44:	4b2b      	ldr	r3, [pc, #172]	@ (8006bf4 <HAL_GPIO_Init+0x238>)
 8006b46:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006b4a:	f003 0302 	and.w	r3, r3, #2
 8006b4e:	60fb      	str	r3, [r7, #12]
 8006b50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006b52:	4a29      	ldr	r2, [pc, #164]	@ (8006bf8 <HAL_GPIO_Init+0x23c>)
 8006b54:	69fb      	ldr	r3, [r7, #28]
 8006b56:	089b      	lsrs	r3, r3, #2
 8006b58:	3302      	adds	r3, #2
 8006b5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006b60:	69fb      	ldr	r3, [r7, #28]
 8006b62:	f003 0303 	and.w	r3, r3, #3
 8006b66:	009b      	lsls	r3, r3, #2
 8006b68:	220f      	movs	r2, #15
 8006b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8006b6e:	43db      	mvns	r3, r3
 8006b70:	69ba      	ldr	r2, [r7, #24]
 8006b72:	4013      	ands	r3, r2
 8006b74:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	4a20      	ldr	r2, [pc, #128]	@ (8006bfc <HAL_GPIO_Init+0x240>)
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d052      	beq.n	8006c24 <HAL_GPIO_Init+0x268>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	4a1f      	ldr	r2, [pc, #124]	@ (8006c00 <HAL_GPIO_Init+0x244>)
 8006b82:	4293      	cmp	r3, r2
 8006b84:	d031      	beq.n	8006bea <HAL_GPIO_Init+0x22e>
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	4a1e      	ldr	r2, [pc, #120]	@ (8006c04 <HAL_GPIO_Init+0x248>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d02b      	beq.n	8006be6 <HAL_GPIO_Init+0x22a>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	4a1d      	ldr	r2, [pc, #116]	@ (8006c08 <HAL_GPIO_Init+0x24c>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d025      	beq.n	8006be2 <HAL_GPIO_Init+0x226>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	4a1c      	ldr	r2, [pc, #112]	@ (8006c0c <HAL_GPIO_Init+0x250>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d01f      	beq.n	8006bde <HAL_GPIO_Init+0x222>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	4a1b      	ldr	r2, [pc, #108]	@ (8006c10 <HAL_GPIO_Init+0x254>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d019      	beq.n	8006bda <HAL_GPIO_Init+0x21e>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	4a1a      	ldr	r2, [pc, #104]	@ (8006c14 <HAL_GPIO_Init+0x258>)
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d013      	beq.n	8006bd6 <HAL_GPIO_Init+0x21a>
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	4a19      	ldr	r2, [pc, #100]	@ (8006c18 <HAL_GPIO_Init+0x25c>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d00d      	beq.n	8006bd2 <HAL_GPIO_Init+0x216>
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	4a18      	ldr	r2, [pc, #96]	@ (8006c1c <HAL_GPIO_Init+0x260>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d007      	beq.n	8006bce <HAL_GPIO_Init+0x212>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	4a17      	ldr	r2, [pc, #92]	@ (8006c20 <HAL_GPIO_Init+0x264>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d101      	bne.n	8006bca <HAL_GPIO_Init+0x20e>
 8006bc6:	2309      	movs	r3, #9
 8006bc8:	e02d      	b.n	8006c26 <HAL_GPIO_Init+0x26a>
 8006bca:	230a      	movs	r3, #10
 8006bcc:	e02b      	b.n	8006c26 <HAL_GPIO_Init+0x26a>
 8006bce:	2308      	movs	r3, #8
 8006bd0:	e029      	b.n	8006c26 <HAL_GPIO_Init+0x26a>
 8006bd2:	2307      	movs	r3, #7
 8006bd4:	e027      	b.n	8006c26 <HAL_GPIO_Init+0x26a>
 8006bd6:	2306      	movs	r3, #6
 8006bd8:	e025      	b.n	8006c26 <HAL_GPIO_Init+0x26a>
 8006bda:	2305      	movs	r3, #5
 8006bdc:	e023      	b.n	8006c26 <HAL_GPIO_Init+0x26a>
 8006bde:	2304      	movs	r3, #4
 8006be0:	e021      	b.n	8006c26 <HAL_GPIO_Init+0x26a>
 8006be2:	2303      	movs	r3, #3
 8006be4:	e01f      	b.n	8006c26 <HAL_GPIO_Init+0x26a>
 8006be6:	2302      	movs	r3, #2
 8006be8:	e01d      	b.n	8006c26 <HAL_GPIO_Init+0x26a>
 8006bea:	2301      	movs	r3, #1
 8006bec:	e01b      	b.n	8006c26 <HAL_GPIO_Init+0x26a>
 8006bee:	bf00      	nop
 8006bf0:	58000080 	.word	0x58000080
 8006bf4:	58024400 	.word	0x58024400
 8006bf8:	58000400 	.word	0x58000400
 8006bfc:	58020000 	.word	0x58020000
 8006c00:	58020400 	.word	0x58020400
 8006c04:	58020800 	.word	0x58020800
 8006c08:	58020c00 	.word	0x58020c00
 8006c0c:	58021000 	.word	0x58021000
 8006c10:	58021400 	.word	0x58021400
 8006c14:	58021800 	.word	0x58021800
 8006c18:	58021c00 	.word	0x58021c00
 8006c1c:	58022000 	.word	0x58022000
 8006c20:	58022400 	.word	0x58022400
 8006c24:	2300      	movs	r3, #0
 8006c26:	69fa      	ldr	r2, [r7, #28]
 8006c28:	f002 0203 	and.w	r2, r2, #3
 8006c2c:	0092      	lsls	r2, r2, #2
 8006c2e:	4093      	lsls	r3, r2
 8006c30:	69ba      	ldr	r2, [r7, #24]
 8006c32:	4313      	orrs	r3, r2
 8006c34:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006c36:	4938      	ldr	r1, [pc, #224]	@ (8006d18 <HAL_GPIO_Init+0x35c>)
 8006c38:	69fb      	ldr	r3, [r7, #28]
 8006c3a:	089b      	lsrs	r3, r3, #2
 8006c3c:	3302      	adds	r3, #2
 8006c3e:	69ba      	ldr	r2, [r7, #24]
 8006c40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006c44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006c4c:	693b      	ldr	r3, [r7, #16]
 8006c4e:	43db      	mvns	r3, r3
 8006c50:	69ba      	ldr	r2, [r7, #24]
 8006c52:	4013      	ands	r3, r2
 8006c54:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	685b      	ldr	r3, [r3, #4]
 8006c5a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d003      	beq.n	8006c6a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8006c62:	69ba      	ldr	r2, [r7, #24]
 8006c64:	693b      	ldr	r3, [r7, #16]
 8006c66:	4313      	orrs	r3, r2
 8006c68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8006c6a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006c6e:	69bb      	ldr	r3, [r7, #24]
 8006c70:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006c72:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006c76:	685b      	ldr	r3, [r3, #4]
 8006c78:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006c7a:	693b      	ldr	r3, [r7, #16]
 8006c7c:	43db      	mvns	r3, r3
 8006c7e:	69ba      	ldr	r2, [r7, #24]
 8006c80:	4013      	ands	r3, r2
 8006c82:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	685b      	ldr	r3, [r3, #4]
 8006c88:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d003      	beq.n	8006c98 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006c90:	69ba      	ldr	r2, [r7, #24]
 8006c92:	693b      	ldr	r3, [r7, #16]
 8006c94:	4313      	orrs	r3, r2
 8006c96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8006c98:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006c9c:	69bb      	ldr	r3, [r7, #24]
 8006c9e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8006ca0:	697b      	ldr	r3, [r7, #20]
 8006ca2:	685b      	ldr	r3, [r3, #4]
 8006ca4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006ca6:	693b      	ldr	r3, [r7, #16]
 8006ca8:	43db      	mvns	r3, r3
 8006caa:	69ba      	ldr	r2, [r7, #24]
 8006cac:	4013      	ands	r3, r2
 8006cae:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	685b      	ldr	r3, [r3, #4]
 8006cb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d003      	beq.n	8006cc4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8006cbc:	69ba      	ldr	r2, [r7, #24]
 8006cbe:	693b      	ldr	r3, [r7, #16]
 8006cc0:	4313      	orrs	r3, r2
 8006cc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8006cc4:	697b      	ldr	r3, [r7, #20]
 8006cc6:	69ba      	ldr	r2, [r7, #24]
 8006cc8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8006cca:	697b      	ldr	r3, [r7, #20]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006cd0:	693b      	ldr	r3, [r7, #16]
 8006cd2:	43db      	mvns	r3, r3
 8006cd4:	69ba      	ldr	r2, [r7, #24]
 8006cd6:	4013      	ands	r3, r2
 8006cd8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	685b      	ldr	r3, [r3, #4]
 8006cde:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d003      	beq.n	8006cee <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8006ce6:	69ba      	ldr	r2, [r7, #24]
 8006ce8:	693b      	ldr	r3, [r7, #16]
 8006cea:	4313      	orrs	r3, r2
 8006cec:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8006cee:	697b      	ldr	r3, [r7, #20]
 8006cf0:	69ba      	ldr	r2, [r7, #24]
 8006cf2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8006cf4:	69fb      	ldr	r3, [r7, #28]
 8006cf6:	3301      	adds	r3, #1
 8006cf8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	681a      	ldr	r2, [r3, #0]
 8006cfe:	69fb      	ldr	r3, [r7, #28]
 8006d00:	fa22 f303 	lsr.w	r3, r2, r3
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	f47f ae63 	bne.w	80069d0 <HAL_GPIO_Init+0x14>
  }
}
 8006d0a:	bf00      	nop
 8006d0c:	bf00      	nop
 8006d0e:	3724      	adds	r7, #36	@ 0x24
 8006d10:	46bd      	mov	sp, r7
 8006d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d16:	4770      	bx	lr
 8006d18:	58000400 	.word	0x58000400

08006d1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006d1c:	b480      	push	{r7}
 8006d1e:	b083      	sub	sp, #12
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
 8006d24:	460b      	mov	r3, r1
 8006d26:	807b      	strh	r3, [r7, #2]
 8006d28:	4613      	mov	r3, r2
 8006d2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006d2c:	787b      	ldrb	r3, [r7, #1]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d003      	beq.n	8006d3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006d32:	887a      	ldrh	r2, [r7, #2]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8006d38:	e003      	b.n	8006d42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8006d3a:	887b      	ldrh	r3, [r7, #2]
 8006d3c:	041a      	lsls	r2, r3, #16
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	619a      	str	r2, [r3, #24]
}
 8006d42:	bf00      	nop
 8006d44:	370c      	adds	r7, #12
 8006d46:	46bd      	mov	sp, r7
 8006d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4c:	4770      	bx	lr

08006d4e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006d4e:	b580      	push	{r7, lr}
 8006d50:	b086      	sub	sp, #24
 8006d52:	af02      	add	r7, sp, #8
 8006d54:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d101      	bne.n	8006d60 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	e0fe      	b.n	8006f5e <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8006d66:	b2db      	uxtb	r3, r3
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d106      	bne.n	8006d7a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006d74:	6878      	ldr	r0, [r7, #4]
 8006d76:	f00c f885 	bl	8012e84 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2203      	movs	r2, #3
 8006d7e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	4618      	mov	r0, r3
 8006d88:	f008 ffd7 	bl	800fd3a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	6818      	ldr	r0, [r3, #0]
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	7c1a      	ldrb	r2, [r3, #16]
 8006d94:	f88d 2000 	strb.w	r2, [sp]
 8006d98:	3304      	adds	r3, #4
 8006d9a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006d9c:	f008 fea8 	bl	800faf0 <USB_CoreInit>
 8006da0:	4603      	mov	r3, r0
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d005      	beq.n	8006db2 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	2202      	movs	r2, #2
 8006daa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006dae:	2301      	movs	r3, #1
 8006db0:	e0d5      	b.n	8006f5e <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	2100      	movs	r1, #0
 8006db8:	4618      	mov	r0, r3
 8006dba:	f008 ffcf 	bl	800fd5c <USB_SetCurrentMode>
 8006dbe:	4603      	mov	r3, r0
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d005      	beq.n	8006dd0 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2202      	movs	r2, #2
 8006dc8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006dcc:	2301      	movs	r3, #1
 8006dce:	e0c6      	b.n	8006f5e <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	73fb      	strb	r3, [r7, #15]
 8006dd4:	e04a      	b.n	8006e6c <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006dd6:	7bfa      	ldrb	r2, [r7, #15]
 8006dd8:	6879      	ldr	r1, [r7, #4]
 8006dda:	4613      	mov	r3, r2
 8006ddc:	00db      	lsls	r3, r3, #3
 8006dde:	4413      	add	r3, r2
 8006de0:	009b      	lsls	r3, r3, #2
 8006de2:	440b      	add	r3, r1
 8006de4:	3315      	adds	r3, #21
 8006de6:	2201      	movs	r2, #1
 8006de8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006dea:	7bfa      	ldrb	r2, [r7, #15]
 8006dec:	6879      	ldr	r1, [r7, #4]
 8006dee:	4613      	mov	r3, r2
 8006df0:	00db      	lsls	r3, r3, #3
 8006df2:	4413      	add	r3, r2
 8006df4:	009b      	lsls	r3, r3, #2
 8006df6:	440b      	add	r3, r1
 8006df8:	3314      	adds	r3, #20
 8006dfa:	7bfa      	ldrb	r2, [r7, #15]
 8006dfc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006dfe:	7bfa      	ldrb	r2, [r7, #15]
 8006e00:	7bfb      	ldrb	r3, [r7, #15]
 8006e02:	b298      	uxth	r0, r3
 8006e04:	6879      	ldr	r1, [r7, #4]
 8006e06:	4613      	mov	r3, r2
 8006e08:	00db      	lsls	r3, r3, #3
 8006e0a:	4413      	add	r3, r2
 8006e0c:	009b      	lsls	r3, r3, #2
 8006e0e:	440b      	add	r3, r1
 8006e10:	332e      	adds	r3, #46	@ 0x2e
 8006e12:	4602      	mov	r2, r0
 8006e14:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006e16:	7bfa      	ldrb	r2, [r7, #15]
 8006e18:	6879      	ldr	r1, [r7, #4]
 8006e1a:	4613      	mov	r3, r2
 8006e1c:	00db      	lsls	r3, r3, #3
 8006e1e:	4413      	add	r3, r2
 8006e20:	009b      	lsls	r3, r3, #2
 8006e22:	440b      	add	r3, r1
 8006e24:	3318      	adds	r3, #24
 8006e26:	2200      	movs	r2, #0
 8006e28:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006e2a:	7bfa      	ldrb	r2, [r7, #15]
 8006e2c:	6879      	ldr	r1, [r7, #4]
 8006e2e:	4613      	mov	r3, r2
 8006e30:	00db      	lsls	r3, r3, #3
 8006e32:	4413      	add	r3, r2
 8006e34:	009b      	lsls	r3, r3, #2
 8006e36:	440b      	add	r3, r1
 8006e38:	331c      	adds	r3, #28
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006e3e:	7bfa      	ldrb	r2, [r7, #15]
 8006e40:	6879      	ldr	r1, [r7, #4]
 8006e42:	4613      	mov	r3, r2
 8006e44:	00db      	lsls	r3, r3, #3
 8006e46:	4413      	add	r3, r2
 8006e48:	009b      	lsls	r3, r3, #2
 8006e4a:	440b      	add	r3, r1
 8006e4c:	3320      	adds	r3, #32
 8006e4e:	2200      	movs	r2, #0
 8006e50:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006e52:	7bfa      	ldrb	r2, [r7, #15]
 8006e54:	6879      	ldr	r1, [r7, #4]
 8006e56:	4613      	mov	r3, r2
 8006e58:	00db      	lsls	r3, r3, #3
 8006e5a:	4413      	add	r3, r2
 8006e5c:	009b      	lsls	r3, r3, #2
 8006e5e:	440b      	add	r3, r1
 8006e60:	3324      	adds	r3, #36	@ 0x24
 8006e62:	2200      	movs	r2, #0
 8006e64:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006e66:	7bfb      	ldrb	r3, [r7, #15]
 8006e68:	3301      	adds	r3, #1
 8006e6a:	73fb      	strb	r3, [r7, #15]
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	791b      	ldrb	r3, [r3, #4]
 8006e70:	7bfa      	ldrb	r2, [r7, #15]
 8006e72:	429a      	cmp	r2, r3
 8006e74:	d3af      	bcc.n	8006dd6 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006e76:	2300      	movs	r3, #0
 8006e78:	73fb      	strb	r3, [r7, #15]
 8006e7a:	e044      	b.n	8006f06 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006e7c:	7bfa      	ldrb	r2, [r7, #15]
 8006e7e:	6879      	ldr	r1, [r7, #4]
 8006e80:	4613      	mov	r3, r2
 8006e82:	00db      	lsls	r3, r3, #3
 8006e84:	4413      	add	r3, r2
 8006e86:	009b      	lsls	r3, r3, #2
 8006e88:	440b      	add	r3, r1
 8006e8a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8006e8e:	2200      	movs	r2, #0
 8006e90:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006e92:	7bfa      	ldrb	r2, [r7, #15]
 8006e94:	6879      	ldr	r1, [r7, #4]
 8006e96:	4613      	mov	r3, r2
 8006e98:	00db      	lsls	r3, r3, #3
 8006e9a:	4413      	add	r3, r2
 8006e9c:	009b      	lsls	r3, r3, #2
 8006e9e:	440b      	add	r3, r1
 8006ea0:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8006ea4:	7bfa      	ldrb	r2, [r7, #15]
 8006ea6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006ea8:	7bfa      	ldrb	r2, [r7, #15]
 8006eaa:	6879      	ldr	r1, [r7, #4]
 8006eac:	4613      	mov	r3, r2
 8006eae:	00db      	lsls	r3, r3, #3
 8006eb0:	4413      	add	r3, r2
 8006eb2:	009b      	lsls	r3, r3, #2
 8006eb4:	440b      	add	r3, r1
 8006eb6:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006eba:	2200      	movs	r2, #0
 8006ebc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006ebe:	7bfa      	ldrb	r2, [r7, #15]
 8006ec0:	6879      	ldr	r1, [r7, #4]
 8006ec2:	4613      	mov	r3, r2
 8006ec4:	00db      	lsls	r3, r3, #3
 8006ec6:	4413      	add	r3, r2
 8006ec8:	009b      	lsls	r3, r3, #2
 8006eca:	440b      	add	r3, r1
 8006ecc:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006ed4:	7bfa      	ldrb	r2, [r7, #15]
 8006ed6:	6879      	ldr	r1, [r7, #4]
 8006ed8:	4613      	mov	r3, r2
 8006eda:	00db      	lsls	r3, r3, #3
 8006edc:	4413      	add	r3, r2
 8006ede:	009b      	lsls	r3, r3, #2
 8006ee0:	440b      	add	r3, r1
 8006ee2:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006eea:	7bfa      	ldrb	r2, [r7, #15]
 8006eec:	6879      	ldr	r1, [r7, #4]
 8006eee:	4613      	mov	r3, r2
 8006ef0:	00db      	lsls	r3, r3, #3
 8006ef2:	4413      	add	r3, r2
 8006ef4:	009b      	lsls	r3, r3, #2
 8006ef6:	440b      	add	r3, r1
 8006ef8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006efc:	2200      	movs	r2, #0
 8006efe:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006f00:	7bfb      	ldrb	r3, [r7, #15]
 8006f02:	3301      	adds	r3, #1
 8006f04:	73fb      	strb	r3, [r7, #15]
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	791b      	ldrb	r3, [r3, #4]
 8006f0a:	7bfa      	ldrb	r2, [r7, #15]
 8006f0c:	429a      	cmp	r2, r3
 8006f0e:	d3b5      	bcc.n	8006e7c <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6818      	ldr	r0, [r3, #0]
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	7c1a      	ldrb	r2, [r3, #16]
 8006f18:	f88d 2000 	strb.w	r2, [sp]
 8006f1c:	3304      	adds	r3, #4
 8006f1e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006f20:	f008 ff68 	bl	800fdf4 <USB_DevInit>
 8006f24:	4603      	mov	r3, r0
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d005      	beq.n	8006f36 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2202      	movs	r2, #2
 8006f2e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006f32:	2301      	movs	r3, #1
 8006f34:	e013      	b.n	8006f5e <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2201      	movs	r2, #1
 8006f40:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	7b1b      	ldrb	r3, [r3, #12]
 8006f48:	2b01      	cmp	r3, #1
 8006f4a:	d102      	bne.n	8006f52 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8006f4c:	6878      	ldr	r0, [r7, #4]
 8006f4e:	f001 f957 	bl	8008200 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	4618      	mov	r0, r3
 8006f58:	f009 ffab 	bl	8010eb2 <USB_DevDisconnect>

  return HAL_OK;
 8006f5c:	2300      	movs	r3, #0
}
 8006f5e:	4618      	mov	r0, r3
 8006f60:	3710      	adds	r7, #16
 8006f62:	46bd      	mov	sp, r7
 8006f64:	bd80      	pop	{r7, pc}

08006f66 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8006f66:	b580      	push	{r7, lr}
 8006f68:	b084      	sub	sp, #16
 8006f6a:	af00      	add	r7, sp, #0
 8006f6c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006f7a:	2b01      	cmp	r3, #1
 8006f7c:	d101      	bne.n	8006f82 <HAL_PCD_Start+0x1c>
 8006f7e:	2302      	movs	r3, #2
 8006f80:	e022      	b.n	8006fc8 <HAL_PCD_Start+0x62>
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2201      	movs	r2, #1
 8006f86:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	68db      	ldr	r3, [r3, #12]
 8006f8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d009      	beq.n	8006faa <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8006f9a:	2b01      	cmp	r3, #1
 8006f9c:	d105      	bne.n	8006faa <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fa2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	4618      	mov	r0, r3
 8006fb0:	f008 feb2 	bl	800fd18 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	4618      	mov	r0, r3
 8006fba:	f009 ff59 	bl	8010e70 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006fc6:	2300      	movs	r3, #0
}
 8006fc8:	4618      	mov	r0, r3
 8006fca:	3710      	adds	r7, #16
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	bd80      	pop	{r7, pc}

08006fd0 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006fd0:	b590      	push	{r4, r7, lr}
 8006fd2:	b08d      	sub	sp, #52	@ 0x34
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fde:	6a3b      	ldr	r3, [r7, #32]
 8006fe0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	f00a f817 	bl	801101a <USB_GetMode>
 8006fec:	4603      	mov	r3, r0
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	f040 84b9 	bne.w	8007966 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	f009 ff7b 	bl	8010ef4 <USB_ReadInterrupts>
 8006ffe:	4603      	mov	r3, r0
 8007000:	2b00      	cmp	r3, #0
 8007002:	f000 84af 	beq.w	8007964 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8007006:	69fb      	ldr	r3, [r7, #28]
 8007008:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800700c:	689b      	ldr	r3, [r3, #8]
 800700e:	0a1b      	lsrs	r3, r3, #8
 8007010:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	4618      	mov	r0, r3
 8007020:	f009 ff68 	bl	8010ef4 <USB_ReadInterrupts>
 8007024:	4603      	mov	r3, r0
 8007026:	f003 0302 	and.w	r3, r3, #2
 800702a:	2b02      	cmp	r3, #2
 800702c:	d107      	bne.n	800703e <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	695a      	ldr	r2, [r3, #20]
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f002 0202 	and.w	r2, r2, #2
 800703c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	4618      	mov	r0, r3
 8007044:	f009 ff56 	bl	8010ef4 <USB_ReadInterrupts>
 8007048:	4603      	mov	r3, r0
 800704a:	f003 0310 	and.w	r3, r3, #16
 800704e:	2b10      	cmp	r3, #16
 8007050:	d161      	bne.n	8007116 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	699a      	ldr	r2, [r3, #24]
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f022 0210 	bic.w	r2, r2, #16
 8007060:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8007062:	6a3b      	ldr	r3, [r7, #32]
 8007064:	6a1b      	ldr	r3, [r3, #32]
 8007066:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8007068:	69bb      	ldr	r3, [r7, #24]
 800706a:	f003 020f 	and.w	r2, r3, #15
 800706e:	4613      	mov	r3, r2
 8007070:	00db      	lsls	r3, r3, #3
 8007072:	4413      	add	r3, r2
 8007074:	009b      	lsls	r3, r3, #2
 8007076:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800707a:	687a      	ldr	r2, [r7, #4]
 800707c:	4413      	add	r3, r2
 800707e:	3304      	adds	r3, #4
 8007080:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8007082:	69bb      	ldr	r3, [r7, #24]
 8007084:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8007088:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800708c:	d124      	bne.n	80070d8 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800708e:	69ba      	ldr	r2, [r7, #24]
 8007090:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8007094:	4013      	ands	r3, r2
 8007096:	2b00      	cmp	r3, #0
 8007098:	d035      	beq.n	8007106 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800709a:	697b      	ldr	r3, [r7, #20]
 800709c:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800709e:	69bb      	ldr	r3, [r7, #24]
 80070a0:	091b      	lsrs	r3, r3, #4
 80070a2:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80070a4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80070a8:	b29b      	uxth	r3, r3
 80070aa:	461a      	mov	r2, r3
 80070ac:	6a38      	ldr	r0, [r7, #32]
 80070ae:	f009 fd8d 	bl	8010bcc <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80070b2:	697b      	ldr	r3, [r7, #20]
 80070b4:	68da      	ldr	r2, [r3, #12]
 80070b6:	69bb      	ldr	r3, [r7, #24]
 80070b8:	091b      	lsrs	r3, r3, #4
 80070ba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80070be:	441a      	add	r2, r3
 80070c0:	697b      	ldr	r3, [r7, #20]
 80070c2:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80070c4:	697b      	ldr	r3, [r7, #20]
 80070c6:	695a      	ldr	r2, [r3, #20]
 80070c8:	69bb      	ldr	r3, [r7, #24]
 80070ca:	091b      	lsrs	r3, r3, #4
 80070cc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80070d0:	441a      	add	r2, r3
 80070d2:	697b      	ldr	r3, [r7, #20]
 80070d4:	615a      	str	r2, [r3, #20]
 80070d6:	e016      	b.n	8007106 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80070d8:	69bb      	ldr	r3, [r7, #24]
 80070da:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80070de:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80070e2:	d110      	bne.n	8007106 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80070ea:	2208      	movs	r2, #8
 80070ec:	4619      	mov	r1, r3
 80070ee:	6a38      	ldr	r0, [r7, #32]
 80070f0:	f009 fd6c 	bl	8010bcc <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80070f4:	697b      	ldr	r3, [r7, #20]
 80070f6:	695a      	ldr	r2, [r3, #20]
 80070f8:	69bb      	ldr	r3, [r7, #24]
 80070fa:	091b      	lsrs	r3, r3, #4
 80070fc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007100:	441a      	add	r2, r3
 8007102:	697b      	ldr	r3, [r7, #20]
 8007104:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	699a      	ldr	r2, [r3, #24]
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f042 0210 	orr.w	r2, r2, #16
 8007114:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	4618      	mov	r0, r3
 800711c:	f009 feea 	bl	8010ef4 <USB_ReadInterrupts>
 8007120:	4603      	mov	r3, r0
 8007122:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007126:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800712a:	f040 80a7 	bne.w	800727c <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800712e:	2300      	movs	r3, #0
 8007130:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	4618      	mov	r0, r3
 8007138:	f009 feef 	bl	8010f1a <USB_ReadDevAllOutEpInterrupt>
 800713c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800713e:	e099      	b.n	8007274 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8007140:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007142:	f003 0301 	and.w	r3, r3, #1
 8007146:	2b00      	cmp	r3, #0
 8007148:	f000 808e 	beq.w	8007268 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007152:	b2d2      	uxtb	r2, r2
 8007154:	4611      	mov	r1, r2
 8007156:	4618      	mov	r0, r3
 8007158:	f009 ff13 	bl	8010f82 <USB_ReadDevOutEPInterrupt>
 800715c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800715e:	693b      	ldr	r3, [r7, #16]
 8007160:	f003 0301 	and.w	r3, r3, #1
 8007164:	2b00      	cmp	r3, #0
 8007166:	d00c      	beq.n	8007182 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8007168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800716a:	015a      	lsls	r2, r3, #5
 800716c:	69fb      	ldr	r3, [r7, #28]
 800716e:	4413      	add	r3, r2
 8007170:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007174:	461a      	mov	r2, r3
 8007176:	2301      	movs	r3, #1
 8007178:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800717a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	f000 feb9 	bl	8007ef4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8007182:	693b      	ldr	r3, [r7, #16]
 8007184:	f003 0308 	and.w	r3, r3, #8
 8007188:	2b00      	cmp	r3, #0
 800718a:	d00c      	beq.n	80071a6 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800718c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800718e:	015a      	lsls	r2, r3, #5
 8007190:	69fb      	ldr	r3, [r7, #28]
 8007192:	4413      	add	r3, r2
 8007194:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007198:	461a      	mov	r2, r3
 800719a:	2308      	movs	r3, #8
 800719c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800719e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80071a0:	6878      	ldr	r0, [r7, #4]
 80071a2:	f000 ff8f 	bl	80080c4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80071a6:	693b      	ldr	r3, [r7, #16]
 80071a8:	f003 0310 	and.w	r3, r3, #16
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d008      	beq.n	80071c2 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80071b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071b2:	015a      	lsls	r2, r3, #5
 80071b4:	69fb      	ldr	r3, [r7, #28]
 80071b6:	4413      	add	r3, r2
 80071b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071bc:	461a      	mov	r2, r3
 80071be:	2310      	movs	r3, #16
 80071c0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80071c2:	693b      	ldr	r3, [r7, #16]
 80071c4:	f003 0302 	and.w	r3, r3, #2
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d030      	beq.n	800722e <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80071cc:	6a3b      	ldr	r3, [r7, #32]
 80071ce:	695b      	ldr	r3, [r3, #20]
 80071d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071d4:	2b80      	cmp	r3, #128	@ 0x80
 80071d6:	d109      	bne.n	80071ec <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80071d8:	69fb      	ldr	r3, [r7, #28]
 80071da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071de:	685b      	ldr	r3, [r3, #4]
 80071e0:	69fa      	ldr	r2, [r7, #28]
 80071e2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80071e6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80071ea:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80071ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071ee:	4613      	mov	r3, r2
 80071f0:	00db      	lsls	r3, r3, #3
 80071f2:	4413      	add	r3, r2
 80071f4:	009b      	lsls	r3, r3, #2
 80071f6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80071fa:	687a      	ldr	r2, [r7, #4]
 80071fc:	4413      	add	r3, r2
 80071fe:	3304      	adds	r3, #4
 8007200:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8007202:	697b      	ldr	r3, [r7, #20]
 8007204:	78db      	ldrb	r3, [r3, #3]
 8007206:	2b01      	cmp	r3, #1
 8007208:	d108      	bne.n	800721c <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800720a:	697b      	ldr	r3, [r7, #20]
 800720c:	2200      	movs	r2, #0
 800720e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8007210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007212:	b2db      	uxtb	r3, r3
 8007214:	4619      	mov	r1, r3
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	f00b ff6a 	bl	80130f0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800721c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800721e:	015a      	lsls	r2, r3, #5
 8007220:	69fb      	ldr	r3, [r7, #28]
 8007222:	4413      	add	r3, r2
 8007224:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007228:	461a      	mov	r2, r3
 800722a:	2302      	movs	r3, #2
 800722c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800722e:	693b      	ldr	r3, [r7, #16]
 8007230:	f003 0320 	and.w	r3, r3, #32
 8007234:	2b00      	cmp	r3, #0
 8007236:	d008      	beq.n	800724a <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800723a:	015a      	lsls	r2, r3, #5
 800723c:	69fb      	ldr	r3, [r7, #28]
 800723e:	4413      	add	r3, r2
 8007240:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007244:	461a      	mov	r2, r3
 8007246:	2320      	movs	r3, #32
 8007248:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007250:	2b00      	cmp	r3, #0
 8007252:	d009      	beq.n	8007268 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8007254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007256:	015a      	lsls	r2, r3, #5
 8007258:	69fb      	ldr	r3, [r7, #28]
 800725a:	4413      	add	r3, r2
 800725c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007260:	461a      	mov	r2, r3
 8007262:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007266:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8007268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800726a:	3301      	adds	r3, #1
 800726c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800726e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007270:	085b      	lsrs	r3, r3, #1
 8007272:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8007274:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007276:	2b00      	cmp	r3, #0
 8007278:	f47f af62 	bne.w	8007140 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4618      	mov	r0, r3
 8007282:	f009 fe37 	bl	8010ef4 <USB_ReadInterrupts>
 8007286:	4603      	mov	r3, r0
 8007288:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800728c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007290:	f040 80db 	bne.w	800744a <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4618      	mov	r0, r3
 800729a:	f009 fe58 	bl	8010f4e <USB_ReadDevAllInEpInterrupt>
 800729e:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80072a0:	2300      	movs	r3, #0
 80072a2:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80072a4:	e0cd      	b.n	8007442 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80072a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072a8:	f003 0301 	and.w	r3, r3, #1
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	f000 80c2 	beq.w	8007436 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80072b8:	b2d2      	uxtb	r2, r2
 80072ba:	4611      	mov	r1, r2
 80072bc:	4618      	mov	r0, r3
 80072be:	f009 fe7e 	bl	8010fbe <USB_ReadDevInEPInterrupt>
 80072c2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80072c4:	693b      	ldr	r3, [r7, #16]
 80072c6:	f003 0301 	and.w	r3, r3, #1
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d057      	beq.n	800737e <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80072ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072d0:	f003 030f 	and.w	r3, r3, #15
 80072d4:	2201      	movs	r2, #1
 80072d6:	fa02 f303 	lsl.w	r3, r2, r3
 80072da:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80072dc:	69fb      	ldr	r3, [r7, #28]
 80072de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	43db      	mvns	r3, r3
 80072e8:	69f9      	ldr	r1, [r7, #28]
 80072ea:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80072ee:	4013      	ands	r3, r2
 80072f0:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80072f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072f4:	015a      	lsls	r2, r3, #5
 80072f6:	69fb      	ldr	r3, [r7, #28]
 80072f8:	4413      	add	r3, r2
 80072fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072fe:	461a      	mov	r2, r3
 8007300:	2301      	movs	r3, #1
 8007302:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	799b      	ldrb	r3, [r3, #6]
 8007308:	2b01      	cmp	r3, #1
 800730a:	d132      	bne.n	8007372 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800730c:	6879      	ldr	r1, [r7, #4]
 800730e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007310:	4613      	mov	r3, r2
 8007312:	00db      	lsls	r3, r3, #3
 8007314:	4413      	add	r3, r2
 8007316:	009b      	lsls	r3, r3, #2
 8007318:	440b      	add	r3, r1
 800731a:	3320      	adds	r3, #32
 800731c:	6819      	ldr	r1, [r3, #0]
 800731e:	6878      	ldr	r0, [r7, #4]
 8007320:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007322:	4613      	mov	r3, r2
 8007324:	00db      	lsls	r3, r3, #3
 8007326:	4413      	add	r3, r2
 8007328:	009b      	lsls	r3, r3, #2
 800732a:	4403      	add	r3, r0
 800732c:	331c      	adds	r3, #28
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	4419      	add	r1, r3
 8007332:	6878      	ldr	r0, [r7, #4]
 8007334:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007336:	4613      	mov	r3, r2
 8007338:	00db      	lsls	r3, r3, #3
 800733a:	4413      	add	r3, r2
 800733c:	009b      	lsls	r3, r3, #2
 800733e:	4403      	add	r3, r0
 8007340:	3320      	adds	r3, #32
 8007342:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8007344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007346:	2b00      	cmp	r3, #0
 8007348:	d113      	bne.n	8007372 <HAL_PCD_IRQHandler+0x3a2>
 800734a:	6879      	ldr	r1, [r7, #4]
 800734c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800734e:	4613      	mov	r3, r2
 8007350:	00db      	lsls	r3, r3, #3
 8007352:	4413      	add	r3, r2
 8007354:	009b      	lsls	r3, r3, #2
 8007356:	440b      	add	r3, r1
 8007358:	3324      	adds	r3, #36	@ 0x24
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d108      	bne.n	8007372 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6818      	ldr	r0, [r3, #0]
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800736a:	461a      	mov	r2, r3
 800736c:	2101      	movs	r1, #1
 800736e:	f009 fe87 	bl	8011080 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8007372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007374:	b2db      	uxtb	r3, r3
 8007376:	4619      	mov	r1, r3
 8007378:	6878      	ldr	r0, [r7, #4]
 800737a:	f00b fe34 	bl	8012fe6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800737e:	693b      	ldr	r3, [r7, #16]
 8007380:	f003 0308 	and.w	r3, r3, #8
 8007384:	2b00      	cmp	r3, #0
 8007386:	d008      	beq.n	800739a <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8007388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800738a:	015a      	lsls	r2, r3, #5
 800738c:	69fb      	ldr	r3, [r7, #28]
 800738e:	4413      	add	r3, r2
 8007390:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007394:	461a      	mov	r2, r3
 8007396:	2308      	movs	r3, #8
 8007398:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800739a:	693b      	ldr	r3, [r7, #16]
 800739c:	f003 0310 	and.w	r3, r3, #16
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d008      	beq.n	80073b6 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80073a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073a6:	015a      	lsls	r2, r3, #5
 80073a8:	69fb      	ldr	r3, [r7, #28]
 80073aa:	4413      	add	r3, r2
 80073ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073b0:	461a      	mov	r2, r3
 80073b2:	2310      	movs	r3, #16
 80073b4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80073b6:	693b      	ldr	r3, [r7, #16]
 80073b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d008      	beq.n	80073d2 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80073c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073c2:	015a      	lsls	r2, r3, #5
 80073c4:	69fb      	ldr	r3, [r7, #28]
 80073c6:	4413      	add	r3, r2
 80073c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073cc:	461a      	mov	r2, r3
 80073ce:	2340      	movs	r3, #64	@ 0x40
 80073d0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80073d2:	693b      	ldr	r3, [r7, #16]
 80073d4:	f003 0302 	and.w	r3, r3, #2
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d023      	beq.n	8007424 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80073dc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80073de:	6a38      	ldr	r0, [r7, #32]
 80073e0:	f008 fe66 	bl	80100b0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80073e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073e6:	4613      	mov	r3, r2
 80073e8:	00db      	lsls	r3, r3, #3
 80073ea:	4413      	add	r3, r2
 80073ec:	009b      	lsls	r3, r3, #2
 80073ee:	3310      	adds	r3, #16
 80073f0:	687a      	ldr	r2, [r7, #4]
 80073f2:	4413      	add	r3, r2
 80073f4:	3304      	adds	r3, #4
 80073f6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80073f8:	697b      	ldr	r3, [r7, #20]
 80073fa:	78db      	ldrb	r3, [r3, #3]
 80073fc:	2b01      	cmp	r3, #1
 80073fe:	d108      	bne.n	8007412 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8007400:	697b      	ldr	r3, [r7, #20]
 8007402:	2200      	movs	r2, #0
 8007404:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8007406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007408:	b2db      	uxtb	r3, r3
 800740a:	4619      	mov	r1, r3
 800740c:	6878      	ldr	r0, [r7, #4]
 800740e:	f00b fe81 	bl	8013114 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8007412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007414:	015a      	lsls	r2, r3, #5
 8007416:	69fb      	ldr	r3, [r7, #28]
 8007418:	4413      	add	r3, r2
 800741a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800741e:	461a      	mov	r2, r3
 8007420:	2302      	movs	r3, #2
 8007422:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8007424:	693b      	ldr	r3, [r7, #16]
 8007426:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800742a:	2b00      	cmp	r3, #0
 800742c:	d003      	beq.n	8007436 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800742e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007430:	6878      	ldr	r0, [r7, #4]
 8007432:	f000 fcd2 	bl	8007dda <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8007436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007438:	3301      	adds	r3, #1
 800743a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800743c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800743e:	085b      	lsrs	r3, r3, #1
 8007440:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8007442:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007444:	2b00      	cmp	r3, #0
 8007446:	f47f af2e 	bne.w	80072a6 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	4618      	mov	r0, r3
 8007450:	f009 fd50 	bl	8010ef4 <USB_ReadInterrupts>
 8007454:	4603      	mov	r3, r0
 8007456:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800745a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800745e:	d122      	bne.n	80074a6 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007460:	69fb      	ldr	r3, [r7, #28]
 8007462:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007466:	685b      	ldr	r3, [r3, #4]
 8007468:	69fa      	ldr	r2, [r7, #28]
 800746a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800746e:	f023 0301 	bic.w	r3, r3, #1
 8007472:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800747a:	2b01      	cmp	r3, #1
 800747c:	d108      	bne.n	8007490 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2200      	movs	r2, #0
 8007482:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007486:	2100      	movs	r1, #0
 8007488:	6878      	ldr	r0, [r7, #4]
 800748a:	f000 fedd 	bl	8008248 <HAL_PCDEx_LPM_Callback>
 800748e:	e002      	b.n	8007496 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8007490:	6878      	ldr	r0, [r7, #4]
 8007492:	f00b fe1f 	bl	80130d4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	695a      	ldr	r2, [r3, #20]
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80074a4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	4618      	mov	r0, r3
 80074ac:	f009 fd22 	bl	8010ef4 <USB_ReadInterrupts>
 80074b0:	4603      	mov	r3, r0
 80074b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80074b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80074ba:	d112      	bne.n	80074e2 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80074bc:	69fb      	ldr	r3, [r7, #28]
 80074be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074c2:	689b      	ldr	r3, [r3, #8]
 80074c4:	f003 0301 	and.w	r3, r3, #1
 80074c8:	2b01      	cmp	r3, #1
 80074ca:	d102      	bne.n	80074d2 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80074cc:	6878      	ldr	r0, [r7, #4]
 80074ce:	f00b fddb 	bl	8013088 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	695a      	ldr	r2, [r3, #20]
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80074e0:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	4618      	mov	r0, r3
 80074e8:	f009 fd04 	bl	8010ef4 <USB_ReadInterrupts>
 80074ec:	4603      	mov	r3, r0
 80074ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80074f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80074f6:	d121      	bne.n	800753c <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	695a      	ldr	r2, [r3, #20]
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8007506:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800750e:	2b00      	cmp	r3, #0
 8007510:	d111      	bne.n	8007536 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2201      	movs	r2, #1
 8007516:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007520:	089b      	lsrs	r3, r3, #2
 8007522:	f003 020f 	and.w	r2, r3, #15
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800752c:	2101      	movs	r1, #1
 800752e:	6878      	ldr	r0, [r7, #4]
 8007530:	f000 fe8a 	bl	8008248 <HAL_PCDEx_LPM_Callback>
 8007534:	e002      	b.n	800753c <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8007536:	6878      	ldr	r0, [r7, #4]
 8007538:	f00b fda6 	bl	8013088 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	4618      	mov	r0, r3
 8007542:	f009 fcd7 	bl	8010ef4 <USB_ReadInterrupts>
 8007546:	4603      	mov	r3, r0
 8007548:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800754c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007550:	f040 80b7 	bne.w	80076c2 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007554:	69fb      	ldr	r3, [r7, #28]
 8007556:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800755a:	685b      	ldr	r3, [r3, #4]
 800755c:	69fa      	ldr	r2, [r7, #28]
 800755e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007562:	f023 0301 	bic.w	r3, r3, #1
 8007566:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	2110      	movs	r1, #16
 800756e:	4618      	mov	r0, r3
 8007570:	f008 fd9e 	bl	80100b0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007574:	2300      	movs	r3, #0
 8007576:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007578:	e046      	b.n	8007608 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800757a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800757c:	015a      	lsls	r2, r3, #5
 800757e:	69fb      	ldr	r3, [r7, #28]
 8007580:	4413      	add	r3, r2
 8007582:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007586:	461a      	mov	r2, r3
 8007588:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800758c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800758e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007590:	015a      	lsls	r2, r3, #5
 8007592:	69fb      	ldr	r3, [r7, #28]
 8007594:	4413      	add	r3, r2
 8007596:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800759e:	0151      	lsls	r1, r2, #5
 80075a0:	69fa      	ldr	r2, [r7, #28]
 80075a2:	440a      	add	r2, r1
 80075a4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80075a8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80075ac:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80075ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075b0:	015a      	lsls	r2, r3, #5
 80075b2:	69fb      	ldr	r3, [r7, #28]
 80075b4:	4413      	add	r3, r2
 80075b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075ba:	461a      	mov	r2, r3
 80075bc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80075c0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80075c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075c4:	015a      	lsls	r2, r3, #5
 80075c6:	69fb      	ldr	r3, [r7, #28]
 80075c8:	4413      	add	r3, r2
 80075ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80075d2:	0151      	lsls	r1, r2, #5
 80075d4:	69fa      	ldr	r2, [r7, #28]
 80075d6:	440a      	add	r2, r1
 80075d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80075dc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80075e0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80075e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075e4:	015a      	lsls	r2, r3, #5
 80075e6:	69fb      	ldr	r3, [r7, #28]
 80075e8:	4413      	add	r3, r2
 80075ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80075f2:	0151      	lsls	r1, r2, #5
 80075f4:	69fa      	ldr	r2, [r7, #28]
 80075f6:	440a      	add	r2, r1
 80075f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80075fc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007600:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007602:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007604:	3301      	adds	r3, #1
 8007606:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	791b      	ldrb	r3, [r3, #4]
 800760c:	461a      	mov	r2, r3
 800760e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007610:	4293      	cmp	r3, r2
 8007612:	d3b2      	bcc.n	800757a <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8007614:	69fb      	ldr	r3, [r7, #28]
 8007616:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800761a:	69db      	ldr	r3, [r3, #28]
 800761c:	69fa      	ldr	r2, [r7, #28]
 800761e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007622:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8007626:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	7bdb      	ldrb	r3, [r3, #15]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d016      	beq.n	800765e <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8007630:	69fb      	ldr	r3, [r7, #28]
 8007632:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007636:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800763a:	69fa      	ldr	r2, [r7, #28]
 800763c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007640:	f043 030b 	orr.w	r3, r3, #11
 8007644:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8007648:	69fb      	ldr	r3, [r7, #28]
 800764a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800764e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007650:	69fa      	ldr	r2, [r7, #28]
 8007652:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007656:	f043 030b 	orr.w	r3, r3, #11
 800765a:	6453      	str	r3, [r2, #68]	@ 0x44
 800765c:	e015      	b.n	800768a <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800765e:	69fb      	ldr	r3, [r7, #28]
 8007660:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007664:	695a      	ldr	r2, [r3, #20]
 8007666:	69fb      	ldr	r3, [r7, #28]
 8007668:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800766c:	4619      	mov	r1, r3
 800766e:	f242 032b 	movw	r3, #8235	@ 0x202b
 8007672:	4313      	orrs	r3, r2
 8007674:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8007676:	69fb      	ldr	r3, [r7, #28]
 8007678:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800767c:	691b      	ldr	r3, [r3, #16]
 800767e:	69fa      	ldr	r2, [r7, #28]
 8007680:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007684:	f043 030b 	orr.w	r3, r3, #11
 8007688:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800768a:	69fb      	ldr	r3, [r7, #28]
 800768c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	69fa      	ldr	r2, [r7, #28]
 8007694:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007698:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800769c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6818      	ldr	r0, [r3, #0]
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80076ac:	461a      	mov	r2, r3
 80076ae:	f009 fce7 	bl	8011080 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	695a      	ldr	r2, [r3, #20]
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80076c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	4618      	mov	r0, r3
 80076c8:	f009 fc14 	bl	8010ef4 <USB_ReadInterrupts>
 80076cc:	4603      	mov	r3, r0
 80076ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80076d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80076d6:	d123      	bne.n	8007720 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	4618      	mov	r0, r3
 80076de:	f009 fcab 	bl	8011038 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	4618      	mov	r0, r3
 80076e8:	f008 fd5b 	bl	80101a2 <USB_GetDevSpeed>
 80076ec:	4603      	mov	r3, r0
 80076ee:	461a      	mov	r2, r3
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681c      	ldr	r4, [r3, #0]
 80076f8:	f002 f9da 	bl	8009ab0 <HAL_RCC_GetHCLKFreq>
 80076fc:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007702:	461a      	mov	r2, r3
 8007704:	4620      	mov	r0, r4
 8007706:	f008 fa65 	bl	800fbd4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800770a:	6878      	ldr	r0, [r7, #4]
 800770c:	f00b fc93 	bl	8013036 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	695a      	ldr	r2, [r3, #20]
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800771e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	4618      	mov	r0, r3
 8007726:	f009 fbe5 	bl	8010ef4 <USB_ReadInterrupts>
 800772a:	4603      	mov	r3, r0
 800772c:	f003 0308 	and.w	r3, r3, #8
 8007730:	2b08      	cmp	r3, #8
 8007732:	d10a      	bne.n	800774a <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8007734:	6878      	ldr	r0, [r7, #4]
 8007736:	f00b fc70 	bl	801301a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	695a      	ldr	r2, [r3, #20]
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f002 0208 	and.w	r2, r2, #8
 8007748:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	4618      	mov	r0, r3
 8007750:	f009 fbd0 	bl	8010ef4 <USB_ReadInterrupts>
 8007754:	4603      	mov	r3, r0
 8007756:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800775a:	2b80      	cmp	r3, #128	@ 0x80
 800775c:	d123      	bne.n	80077a6 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800775e:	6a3b      	ldr	r3, [r7, #32]
 8007760:	699b      	ldr	r3, [r3, #24]
 8007762:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007766:	6a3b      	ldr	r3, [r7, #32]
 8007768:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800776a:	2301      	movs	r3, #1
 800776c:	627b      	str	r3, [r7, #36]	@ 0x24
 800776e:	e014      	b.n	800779a <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8007770:	6879      	ldr	r1, [r7, #4]
 8007772:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007774:	4613      	mov	r3, r2
 8007776:	00db      	lsls	r3, r3, #3
 8007778:	4413      	add	r3, r2
 800777a:	009b      	lsls	r3, r3, #2
 800777c:	440b      	add	r3, r1
 800777e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8007782:	781b      	ldrb	r3, [r3, #0]
 8007784:	2b01      	cmp	r3, #1
 8007786:	d105      	bne.n	8007794 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8007788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800778a:	b2db      	uxtb	r3, r3
 800778c:	4619      	mov	r1, r3
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	f000 faf2 	bl	8007d78 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007796:	3301      	adds	r3, #1
 8007798:	627b      	str	r3, [r7, #36]	@ 0x24
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	791b      	ldrb	r3, [r3, #4]
 800779e:	461a      	mov	r2, r3
 80077a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077a2:	4293      	cmp	r3, r2
 80077a4:	d3e4      	bcc.n	8007770 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	4618      	mov	r0, r3
 80077ac:	f009 fba2 	bl	8010ef4 <USB_ReadInterrupts>
 80077b0:	4603      	mov	r3, r0
 80077b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80077b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80077ba:	d13c      	bne.n	8007836 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80077bc:	2301      	movs	r3, #1
 80077be:	627b      	str	r3, [r7, #36]	@ 0x24
 80077c0:	e02b      	b.n	800781a <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80077c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077c4:	015a      	lsls	r2, r3, #5
 80077c6:	69fb      	ldr	r3, [r7, #28]
 80077c8:	4413      	add	r3, r2
 80077ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80077d2:	6879      	ldr	r1, [r7, #4]
 80077d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077d6:	4613      	mov	r3, r2
 80077d8:	00db      	lsls	r3, r3, #3
 80077da:	4413      	add	r3, r2
 80077dc:	009b      	lsls	r3, r3, #2
 80077de:	440b      	add	r3, r1
 80077e0:	3318      	adds	r3, #24
 80077e2:	781b      	ldrb	r3, [r3, #0]
 80077e4:	2b01      	cmp	r3, #1
 80077e6:	d115      	bne.n	8007814 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80077e8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	da12      	bge.n	8007814 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80077ee:	6879      	ldr	r1, [r7, #4]
 80077f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077f2:	4613      	mov	r3, r2
 80077f4:	00db      	lsls	r3, r3, #3
 80077f6:	4413      	add	r3, r2
 80077f8:	009b      	lsls	r3, r3, #2
 80077fa:	440b      	add	r3, r1
 80077fc:	3317      	adds	r3, #23
 80077fe:	2201      	movs	r2, #1
 8007800:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8007802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007804:	b2db      	uxtb	r3, r3
 8007806:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800780a:	b2db      	uxtb	r3, r3
 800780c:	4619      	mov	r1, r3
 800780e:	6878      	ldr	r0, [r7, #4]
 8007810:	f000 fab2 	bl	8007d78 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007816:	3301      	adds	r3, #1
 8007818:	627b      	str	r3, [r7, #36]	@ 0x24
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	791b      	ldrb	r3, [r3, #4]
 800781e:	461a      	mov	r2, r3
 8007820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007822:	4293      	cmp	r3, r2
 8007824:	d3cd      	bcc.n	80077c2 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	695a      	ldr	r2, [r3, #20]
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8007834:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	4618      	mov	r0, r3
 800783c:	f009 fb5a 	bl	8010ef4 <USB_ReadInterrupts>
 8007840:	4603      	mov	r3, r0
 8007842:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007846:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800784a:	d156      	bne.n	80078fa <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800784c:	2301      	movs	r3, #1
 800784e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007850:	e045      	b.n	80078de <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8007852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007854:	015a      	lsls	r2, r3, #5
 8007856:	69fb      	ldr	r3, [r7, #28]
 8007858:	4413      	add	r3, r2
 800785a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8007862:	6879      	ldr	r1, [r7, #4]
 8007864:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007866:	4613      	mov	r3, r2
 8007868:	00db      	lsls	r3, r3, #3
 800786a:	4413      	add	r3, r2
 800786c:	009b      	lsls	r3, r3, #2
 800786e:	440b      	add	r3, r1
 8007870:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8007874:	781b      	ldrb	r3, [r3, #0]
 8007876:	2b01      	cmp	r3, #1
 8007878:	d12e      	bne.n	80078d8 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800787a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800787c:	2b00      	cmp	r3, #0
 800787e:	da2b      	bge.n	80078d8 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8007880:	69bb      	ldr	r3, [r7, #24]
 8007882:	0c1a      	lsrs	r2, r3, #16
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800788a:	4053      	eors	r3, r2
 800788c:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8007890:	2b00      	cmp	r3, #0
 8007892:	d121      	bne.n	80078d8 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8007894:	6879      	ldr	r1, [r7, #4]
 8007896:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007898:	4613      	mov	r3, r2
 800789a:	00db      	lsls	r3, r3, #3
 800789c:	4413      	add	r3, r2
 800789e:	009b      	lsls	r3, r3, #2
 80078a0:	440b      	add	r3, r1
 80078a2:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80078a6:	2201      	movs	r2, #1
 80078a8:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80078aa:	6a3b      	ldr	r3, [r7, #32]
 80078ac:	699b      	ldr	r3, [r3, #24]
 80078ae:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80078b2:	6a3b      	ldr	r3, [r7, #32]
 80078b4:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80078b6:	6a3b      	ldr	r3, [r7, #32]
 80078b8:	695b      	ldr	r3, [r3, #20]
 80078ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d10a      	bne.n	80078d8 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80078c2:	69fb      	ldr	r3, [r7, #28]
 80078c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078c8:	685b      	ldr	r3, [r3, #4]
 80078ca:	69fa      	ldr	r2, [r7, #28]
 80078cc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80078d0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80078d4:	6053      	str	r3, [r2, #4]
            break;
 80078d6:	e008      	b.n	80078ea <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80078d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078da:	3301      	adds	r3, #1
 80078dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	791b      	ldrb	r3, [r3, #4]
 80078e2:	461a      	mov	r2, r3
 80078e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078e6:	4293      	cmp	r3, r2
 80078e8:	d3b3      	bcc.n	8007852 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	695a      	ldr	r2, [r3, #20]
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80078f8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	4618      	mov	r0, r3
 8007900:	f009 faf8 	bl	8010ef4 <USB_ReadInterrupts>
 8007904:	4603      	mov	r3, r0
 8007906:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800790a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800790e:	d10a      	bne.n	8007926 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8007910:	6878      	ldr	r0, [r7, #4]
 8007912:	f00b fc11 	bl	8013138 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	695a      	ldr	r2, [r3, #20]
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8007924:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	4618      	mov	r0, r3
 800792c:	f009 fae2 	bl	8010ef4 <USB_ReadInterrupts>
 8007930:	4603      	mov	r3, r0
 8007932:	f003 0304 	and.w	r3, r3, #4
 8007936:	2b04      	cmp	r3, #4
 8007938:	d115      	bne.n	8007966 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	685b      	ldr	r3, [r3, #4]
 8007940:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8007942:	69bb      	ldr	r3, [r7, #24]
 8007944:	f003 0304 	and.w	r3, r3, #4
 8007948:	2b00      	cmp	r3, #0
 800794a:	d002      	beq.n	8007952 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800794c:	6878      	ldr	r0, [r7, #4]
 800794e:	f00b fc01 	bl	8013154 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	6859      	ldr	r1, [r3, #4]
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	69ba      	ldr	r2, [r7, #24]
 800795e:	430a      	orrs	r2, r1
 8007960:	605a      	str	r2, [r3, #4]
 8007962:	e000      	b.n	8007966 <HAL_PCD_IRQHandler+0x996>
      return;
 8007964:	bf00      	nop
    }
  }
}
 8007966:	3734      	adds	r7, #52	@ 0x34
 8007968:	46bd      	mov	sp, r7
 800796a:	bd90      	pop	{r4, r7, pc}

0800796c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b082      	sub	sp, #8
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
 8007974:	460b      	mov	r3, r1
 8007976:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800797e:	2b01      	cmp	r3, #1
 8007980:	d101      	bne.n	8007986 <HAL_PCD_SetAddress+0x1a>
 8007982:	2302      	movs	r3, #2
 8007984:	e012      	b.n	80079ac <HAL_PCD_SetAddress+0x40>
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2201      	movs	r2, #1
 800798a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	78fa      	ldrb	r2, [r7, #3]
 8007992:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	78fa      	ldrb	r2, [r7, #3]
 800799a:	4611      	mov	r1, r2
 800799c:	4618      	mov	r0, r3
 800799e:	f009 fa41 	bl	8010e24 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2200      	movs	r2, #0
 80079a6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80079aa:	2300      	movs	r3, #0
}
 80079ac:	4618      	mov	r0, r3
 80079ae:	3708      	adds	r7, #8
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bd80      	pop	{r7, pc}

080079b4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80079b4:	b580      	push	{r7, lr}
 80079b6:	b084      	sub	sp, #16
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
 80079bc:	4608      	mov	r0, r1
 80079be:	4611      	mov	r1, r2
 80079c0:	461a      	mov	r2, r3
 80079c2:	4603      	mov	r3, r0
 80079c4:	70fb      	strb	r3, [r7, #3]
 80079c6:	460b      	mov	r3, r1
 80079c8:	803b      	strh	r3, [r7, #0]
 80079ca:	4613      	mov	r3, r2
 80079cc:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80079ce:	2300      	movs	r3, #0
 80079d0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80079d2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	da0f      	bge.n	80079fa <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80079da:	78fb      	ldrb	r3, [r7, #3]
 80079dc:	f003 020f 	and.w	r2, r3, #15
 80079e0:	4613      	mov	r3, r2
 80079e2:	00db      	lsls	r3, r3, #3
 80079e4:	4413      	add	r3, r2
 80079e6:	009b      	lsls	r3, r3, #2
 80079e8:	3310      	adds	r3, #16
 80079ea:	687a      	ldr	r2, [r7, #4]
 80079ec:	4413      	add	r3, r2
 80079ee:	3304      	adds	r3, #4
 80079f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	2201      	movs	r2, #1
 80079f6:	705a      	strb	r2, [r3, #1]
 80079f8:	e00f      	b.n	8007a1a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80079fa:	78fb      	ldrb	r3, [r7, #3]
 80079fc:	f003 020f 	and.w	r2, r3, #15
 8007a00:	4613      	mov	r3, r2
 8007a02:	00db      	lsls	r3, r3, #3
 8007a04:	4413      	add	r3, r2
 8007a06:	009b      	lsls	r3, r3, #2
 8007a08:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007a0c:	687a      	ldr	r2, [r7, #4]
 8007a0e:	4413      	add	r3, r2
 8007a10:	3304      	adds	r3, #4
 8007a12:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	2200      	movs	r2, #0
 8007a18:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8007a1a:	78fb      	ldrb	r3, [r7, #3]
 8007a1c:	f003 030f 	and.w	r3, r3, #15
 8007a20:	b2da      	uxtb	r2, r3
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8007a26:	883b      	ldrh	r3, [r7, #0]
 8007a28:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	78ba      	ldrb	r2, [r7, #2]
 8007a34:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	785b      	ldrb	r3, [r3, #1]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d004      	beq.n	8007a48 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	781b      	ldrb	r3, [r3, #0]
 8007a42:	461a      	mov	r2, r3
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8007a48:	78bb      	ldrb	r3, [r7, #2]
 8007a4a:	2b02      	cmp	r3, #2
 8007a4c:	d102      	bne.n	8007a54 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	2200      	movs	r2, #0
 8007a52:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007a5a:	2b01      	cmp	r3, #1
 8007a5c:	d101      	bne.n	8007a62 <HAL_PCD_EP_Open+0xae>
 8007a5e:	2302      	movs	r3, #2
 8007a60:	e00e      	b.n	8007a80 <HAL_PCD_EP_Open+0xcc>
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2201      	movs	r2, #1
 8007a66:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	68f9      	ldr	r1, [r7, #12]
 8007a70:	4618      	mov	r0, r3
 8007a72:	f008 fbbb 	bl	80101ec <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2200      	movs	r2, #0
 8007a7a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8007a7e:	7afb      	ldrb	r3, [r7, #11]
}
 8007a80:	4618      	mov	r0, r3
 8007a82:	3710      	adds	r7, #16
 8007a84:	46bd      	mov	sp, r7
 8007a86:	bd80      	pop	{r7, pc}

08007a88 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b084      	sub	sp, #16
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
 8007a90:	460b      	mov	r3, r1
 8007a92:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007a94:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	da0f      	bge.n	8007abc <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007a9c:	78fb      	ldrb	r3, [r7, #3]
 8007a9e:	f003 020f 	and.w	r2, r3, #15
 8007aa2:	4613      	mov	r3, r2
 8007aa4:	00db      	lsls	r3, r3, #3
 8007aa6:	4413      	add	r3, r2
 8007aa8:	009b      	lsls	r3, r3, #2
 8007aaa:	3310      	adds	r3, #16
 8007aac:	687a      	ldr	r2, [r7, #4]
 8007aae:	4413      	add	r3, r2
 8007ab0:	3304      	adds	r3, #4
 8007ab2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	2201      	movs	r2, #1
 8007ab8:	705a      	strb	r2, [r3, #1]
 8007aba:	e00f      	b.n	8007adc <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007abc:	78fb      	ldrb	r3, [r7, #3]
 8007abe:	f003 020f 	and.w	r2, r3, #15
 8007ac2:	4613      	mov	r3, r2
 8007ac4:	00db      	lsls	r3, r3, #3
 8007ac6:	4413      	add	r3, r2
 8007ac8:	009b      	lsls	r3, r3, #2
 8007aca:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007ace:	687a      	ldr	r2, [r7, #4]
 8007ad0:	4413      	add	r3, r2
 8007ad2:	3304      	adds	r3, #4
 8007ad4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	2200      	movs	r2, #0
 8007ada:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8007adc:	78fb      	ldrb	r3, [r7, #3]
 8007ade:	f003 030f 	and.w	r3, r3, #15
 8007ae2:	b2da      	uxtb	r2, r3
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007aee:	2b01      	cmp	r3, #1
 8007af0:	d101      	bne.n	8007af6 <HAL_PCD_EP_Close+0x6e>
 8007af2:	2302      	movs	r3, #2
 8007af4:	e00e      	b.n	8007b14 <HAL_PCD_EP_Close+0x8c>
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2201      	movs	r2, #1
 8007afa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	68f9      	ldr	r1, [r7, #12]
 8007b04:	4618      	mov	r0, r3
 8007b06:	f008 fbf9 	bl	80102fc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8007b12:	2300      	movs	r3, #0
}
 8007b14:	4618      	mov	r0, r3
 8007b16:	3710      	adds	r7, #16
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	bd80      	pop	{r7, pc}

08007b1c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b086      	sub	sp, #24
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	60f8      	str	r0, [r7, #12]
 8007b24:	607a      	str	r2, [r7, #4]
 8007b26:	603b      	str	r3, [r7, #0]
 8007b28:	460b      	mov	r3, r1
 8007b2a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007b2c:	7afb      	ldrb	r3, [r7, #11]
 8007b2e:	f003 020f 	and.w	r2, r3, #15
 8007b32:	4613      	mov	r3, r2
 8007b34:	00db      	lsls	r3, r3, #3
 8007b36:	4413      	add	r3, r2
 8007b38:	009b      	lsls	r3, r3, #2
 8007b3a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007b3e:	68fa      	ldr	r2, [r7, #12]
 8007b40:	4413      	add	r3, r2
 8007b42:	3304      	adds	r3, #4
 8007b44:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007b46:	697b      	ldr	r3, [r7, #20]
 8007b48:	687a      	ldr	r2, [r7, #4]
 8007b4a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8007b4c:	697b      	ldr	r3, [r7, #20]
 8007b4e:	683a      	ldr	r2, [r7, #0]
 8007b50:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8007b52:	697b      	ldr	r3, [r7, #20]
 8007b54:	2200      	movs	r2, #0
 8007b56:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8007b58:	697b      	ldr	r3, [r7, #20]
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007b5e:	7afb      	ldrb	r3, [r7, #11]
 8007b60:	f003 030f 	and.w	r3, r3, #15
 8007b64:	b2da      	uxtb	r2, r3
 8007b66:	697b      	ldr	r3, [r7, #20]
 8007b68:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	799b      	ldrb	r3, [r3, #6]
 8007b6e:	2b01      	cmp	r3, #1
 8007b70:	d102      	bne.n	8007b78 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007b72:	687a      	ldr	r2, [r7, #4]
 8007b74:	697b      	ldr	r3, [r7, #20]
 8007b76:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	6818      	ldr	r0, [r3, #0]
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	799b      	ldrb	r3, [r3, #6]
 8007b80:	461a      	mov	r2, r3
 8007b82:	6979      	ldr	r1, [r7, #20]
 8007b84:	f008 fc96 	bl	80104b4 <USB_EPStartXfer>

  return HAL_OK;
 8007b88:	2300      	movs	r3, #0
}
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	3718      	adds	r7, #24
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	bd80      	pop	{r7, pc}

08007b92 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007b92:	b580      	push	{r7, lr}
 8007b94:	b086      	sub	sp, #24
 8007b96:	af00      	add	r7, sp, #0
 8007b98:	60f8      	str	r0, [r7, #12]
 8007b9a:	607a      	str	r2, [r7, #4]
 8007b9c:	603b      	str	r3, [r7, #0]
 8007b9e:	460b      	mov	r3, r1
 8007ba0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007ba2:	7afb      	ldrb	r3, [r7, #11]
 8007ba4:	f003 020f 	and.w	r2, r3, #15
 8007ba8:	4613      	mov	r3, r2
 8007baa:	00db      	lsls	r3, r3, #3
 8007bac:	4413      	add	r3, r2
 8007bae:	009b      	lsls	r3, r3, #2
 8007bb0:	3310      	adds	r3, #16
 8007bb2:	68fa      	ldr	r2, [r7, #12]
 8007bb4:	4413      	add	r3, r2
 8007bb6:	3304      	adds	r3, #4
 8007bb8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007bba:	697b      	ldr	r3, [r7, #20]
 8007bbc:	687a      	ldr	r2, [r7, #4]
 8007bbe:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8007bc0:	697b      	ldr	r3, [r7, #20]
 8007bc2:	683a      	ldr	r2, [r7, #0]
 8007bc4:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8007bc6:	697b      	ldr	r3, [r7, #20]
 8007bc8:	2200      	movs	r2, #0
 8007bca:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8007bcc:	697b      	ldr	r3, [r7, #20]
 8007bce:	2201      	movs	r2, #1
 8007bd0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007bd2:	7afb      	ldrb	r3, [r7, #11]
 8007bd4:	f003 030f 	and.w	r3, r3, #15
 8007bd8:	b2da      	uxtb	r2, r3
 8007bda:	697b      	ldr	r3, [r7, #20]
 8007bdc:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	799b      	ldrb	r3, [r3, #6]
 8007be2:	2b01      	cmp	r3, #1
 8007be4:	d102      	bne.n	8007bec <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007be6:	687a      	ldr	r2, [r7, #4]
 8007be8:	697b      	ldr	r3, [r7, #20]
 8007bea:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	6818      	ldr	r0, [r3, #0]
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	799b      	ldrb	r3, [r3, #6]
 8007bf4:	461a      	mov	r2, r3
 8007bf6:	6979      	ldr	r1, [r7, #20]
 8007bf8:	f008 fc5c 	bl	80104b4 <USB_EPStartXfer>

  return HAL_OK;
 8007bfc:	2300      	movs	r3, #0
}
 8007bfe:	4618      	mov	r0, r3
 8007c00:	3718      	adds	r7, #24
 8007c02:	46bd      	mov	sp, r7
 8007c04:	bd80      	pop	{r7, pc}

08007c06 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007c06:	b580      	push	{r7, lr}
 8007c08:	b084      	sub	sp, #16
 8007c0a:	af00      	add	r7, sp, #0
 8007c0c:	6078      	str	r0, [r7, #4]
 8007c0e:	460b      	mov	r3, r1
 8007c10:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007c12:	78fb      	ldrb	r3, [r7, #3]
 8007c14:	f003 030f 	and.w	r3, r3, #15
 8007c18:	687a      	ldr	r2, [r7, #4]
 8007c1a:	7912      	ldrb	r2, [r2, #4]
 8007c1c:	4293      	cmp	r3, r2
 8007c1e:	d901      	bls.n	8007c24 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8007c20:	2301      	movs	r3, #1
 8007c22:	e04f      	b.n	8007cc4 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007c24:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	da0f      	bge.n	8007c4c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007c2c:	78fb      	ldrb	r3, [r7, #3]
 8007c2e:	f003 020f 	and.w	r2, r3, #15
 8007c32:	4613      	mov	r3, r2
 8007c34:	00db      	lsls	r3, r3, #3
 8007c36:	4413      	add	r3, r2
 8007c38:	009b      	lsls	r3, r3, #2
 8007c3a:	3310      	adds	r3, #16
 8007c3c:	687a      	ldr	r2, [r7, #4]
 8007c3e:	4413      	add	r3, r2
 8007c40:	3304      	adds	r3, #4
 8007c42:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	2201      	movs	r2, #1
 8007c48:	705a      	strb	r2, [r3, #1]
 8007c4a:	e00d      	b.n	8007c68 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007c4c:	78fa      	ldrb	r2, [r7, #3]
 8007c4e:	4613      	mov	r3, r2
 8007c50:	00db      	lsls	r3, r3, #3
 8007c52:	4413      	add	r3, r2
 8007c54:	009b      	lsls	r3, r3, #2
 8007c56:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007c5a:	687a      	ldr	r2, [r7, #4]
 8007c5c:	4413      	add	r3, r2
 8007c5e:	3304      	adds	r3, #4
 8007c60:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	2200      	movs	r2, #0
 8007c66:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	2201      	movs	r2, #1
 8007c6c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007c6e:	78fb      	ldrb	r3, [r7, #3]
 8007c70:	f003 030f 	and.w	r3, r3, #15
 8007c74:	b2da      	uxtb	r2, r3
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007c80:	2b01      	cmp	r3, #1
 8007c82:	d101      	bne.n	8007c88 <HAL_PCD_EP_SetStall+0x82>
 8007c84:	2302      	movs	r3, #2
 8007c86:	e01d      	b.n	8007cc4 <HAL_PCD_EP_SetStall+0xbe>
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	68f9      	ldr	r1, [r7, #12]
 8007c96:	4618      	mov	r0, r3
 8007c98:	f008 fff0 	bl	8010c7c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007c9c:	78fb      	ldrb	r3, [r7, #3]
 8007c9e:	f003 030f 	and.w	r3, r3, #15
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d109      	bne.n	8007cba <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	6818      	ldr	r0, [r3, #0]
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	7999      	ldrb	r1, [r3, #6]
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007cb4:	461a      	mov	r2, r3
 8007cb6:	f009 f9e3 	bl	8011080 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8007cc2:	2300      	movs	r3, #0
}
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	3710      	adds	r7, #16
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	bd80      	pop	{r7, pc}

08007ccc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b084      	sub	sp, #16
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
 8007cd4:	460b      	mov	r3, r1
 8007cd6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007cd8:	78fb      	ldrb	r3, [r7, #3]
 8007cda:	f003 030f 	and.w	r3, r3, #15
 8007cde:	687a      	ldr	r2, [r7, #4]
 8007ce0:	7912      	ldrb	r2, [r2, #4]
 8007ce2:	4293      	cmp	r3, r2
 8007ce4:	d901      	bls.n	8007cea <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	e042      	b.n	8007d70 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007cea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	da0f      	bge.n	8007d12 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007cf2:	78fb      	ldrb	r3, [r7, #3]
 8007cf4:	f003 020f 	and.w	r2, r3, #15
 8007cf8:	4613      	mov	r3, r2
 8007cfa:	00db      	lsls	r3, r3, #3
 8007cfc:	4413      	add	r3, r2
 8007cfe:	009b      	lsls	r3, r3, #2
 8007d00:	3310      	adds	r3, #16
 8007d02:	687a      	ldr	r2, [r7, #4]
 8007d04:	4413      	add	r3, r2
 8007d06:	3304      	adds	r3, #4
 8007d08:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	2201      	movs	r2, #1
 8007d0e:	705a      	strb	r2, [r3, #1]
 8007d10:	e00f      	b.n	8007d32 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007d12:	78fb      	ldrb	r3, [r7, #3]
 8007d14:	f003 020f 	and.w	r2, r3, #15
 8007d18:	4613      	mov	r3, r2
 8007d1a:	00db      	lsls	r3, r3, #3
 8007d1c:	4413      	add	r3, r2
 8007d1e:	009b      	lsls	r3, r3, #2
 8007d20:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007d24:	687a      	ldr	r2, [r7, #4]
 8007d26:	4413      	add	r3, r2
 8007d28:	3304      	adds	r3, #4
 8007d2a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	2200      	movs	r2, #0
 8007d36:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007d38:	78fb      	ldrb	r3, [r7, #3]
 8007d3a:	f003 030f 	and.w	r3, r3, #15
 8007d3e:	b2da      	uxtb	r2, r3
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007d4a:	2b01      	cmp	r3, #1
 8007d4c:	d101      	bne.n	8007d52 <HAL_PCD_EP_ClrStall+0x86>
 8007d4e:	2302      	movs	r3, #2
 8007d50:	e00e      	b.n	8007d70 <HAL_PCD_EP_ClrStall+0xa4>
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2201      	movs	r2, #1
 8007d56:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	68f9      	ldr	r1, [r7, #12]
 8007d60:	4618      	mov	r0, r3
 8007d62:	f008 fff9 	bl	8010d58 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	2200      	movs	r2, #0
 8007d6a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8007d6e:	2300      	movs	r3, #0
}
 8007d70:	4618      	mov	r0, r3
 8007d72:	3710      	adds	r7, #16
 8007d74:	46bd      	mov	sp, r7
 8007d76:	bd80      	pop	{r7, pc}

08007d78 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007d78:	b580      	push	{r7, lr}
 8007d7a:	b084      	sub	sp, #16
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	6078      	str	r0, [r7, #4]
 8007d80:	460b      	mov	r3, r1
 8007d82:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8007d84:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	da0c      	bge.n	8007da6 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007d8c:	78fb      	ldrb	r3, [r7, #3]
 8007d8e:	f003 020f 	and.w	r2, r3, #15
 8007d92:	4613      	mov	r3, r2
 8007d94:	00db      	lsls	r3, r3, #3
 8007d96:	4413      	add	r3, r2
 8007d98:	009b      	lsls	r3, r3, #2
 8007d9a:	3310      	adds	r3, #16
 8007d9c:	687a      	ldr	r2, [r7, #4]
 8007d9e:	4413      	add	r3, r2
 8007da0:	3304      	adds	r3, #4
 8007da2:	60fb      	str	r3, [r7, #12]
 8007da4:	e00c      	b.n	8007dc0 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007da6:	78fb      	ldrb	r3, [r7, #3]
 8007da8:	f003 020f 	and.w	r2, r3, #15
 8007dac:	4613      	mov	r3, r2
 8007dae:	00db      	lsls	r3, r3, #3
 8007db0:	4413      	add	r3, r2
 8007db2:	009b      	lsls	r3, r3, #2
 8007db4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007db8:	687a      	ldr	r2, [r7, #4]
 8007dba:	4413      	add	r3, r2
 8007dbc:	3304      	adds	r3, #4
 8007dbe:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	68f9      	ldr	r1, [r7, #12]
 8007dc6:	4618      	mov	r0, r3
 8007dc8:	f008 fe18 	bl	80109fc <USB_EPStopXfer>
 8007dcc:	4603      	mov	r3, r0
 8007dce:	72fb      	strb	r3, [r7, #11]

  return ret;
 8007dd0:	7afb      	ldrb	r3, [r7, #11]
}
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	3710      	adds	r7, #16
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bd80      	pop	{r7, pc}

08007dda <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007dda:	b580      	push	{r7, lr}
 8007ddc:	b08a      	sub	sp, #40	@ 0x28
 8007dde:	af02      	add	r7, sp, #8
 8007de0:	6078      	str	r0, [r7, #4]
 8007de2:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007dea:	697b      	ldr	r3, [r7, #20]
 8007dec:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8007dee:	683a      	ldr	r2, [r7, #0]
 8007df0:	4613      	mov	r3, r2
 8007df2:	00db      	lsls	r3, r3, #3
 8007df4:	4413      	add	r3, r2
 8007df6:	009b      	lsls	r3, r3, #2
 8007df8:	3310      	adds	r3, #16
 8007dfa:	687a      	ldr	r2, [r7, #4]
 8007dfc:	4413      	add	r3, r2
 8007dfe:	3304      	adds	r3, #4
 8007e00:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	695a      	ldr	r2, [r3, #20]
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	691b      	ldr	r3, [r3, #16]
 8007e0a:	429a      	cmp	r2, r3
 8007e0c:	d901      	bls.n	8007e12 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8007e0e:	2301      	movs	r3, #1
 8007e10:	e06b      	b.n	8007eea <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	691a      	ldr	r2, [r3, #16]
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	695b      	ldr	r3, [r3, #20]
 8007e1a:	1ad3      	subs	r3, r2, r3
 8007e1c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	689b      	ldr	r3, [r3, #8]
 8007e22:	69fa      	ldr	r2, [r7, #28]
 8007e24:	429a      	cmp	r2, r3
 8007e26:	d902      	bls.n	8007e2e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	689b      	ldr	r3, [r3, #8]
 8007e2c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8007e2e:	69fb      	ldr	r3, [r7, #28]
 8007e30:	3303      	adds	r3, #3
 8007e32:	089b      	lsrs	r3, r3, #2
 8007e34:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007e36:	e02a      	b.n	8007e8e <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	691a      	ldr	r2, [r3, #16]
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	695b      	ldr	r3, [r3, #20]
 8007e40:	1ad3      	subs	r3, r2, r3
 8007e42:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	689b      	ldr	r3, [r3, #8]
 8007e48:	69fa      	ldr	r2, [r7, #28]
 8007e4a:	429a      	cmp	r2, r3
 8007e4c:	d902      	bls.n	8007e54 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	689b      	ldr	r3, [r3, #8]
 8007e52:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8007e54:	69fb      	ldr	r3, [r7, #28]
 8007e56:	3303      	adds	r3, #3
 8007e58:	089b      	lsrs	r3, r3, #2
 8007e5a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	68d9      	ldr	r1, [r3, #12]
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	b2da      	uxtb	r2, r3
 8007e64:	69fb      	ldr	r3, [r7, #28]
 8007e66:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007e6c:	9300      	str	r3, [sp, #0]
 8007e6e:	4603      	mov	r3, r0
 8007e70:	6978      	ldr	r0, [r7, #20]
 8007e72:	f008 fe6d 	bl	8010b50 <USB_WritePacket>

    ep->xfer_buff  += len;
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	68da      	ldr	r2, [r3, #12]
 8007e7a:	69fb      	ldr	r3, [r7, #28]
 8007e7c:	441a      	add	r2, r3
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	695a      	ldr	r2, [r3, #20]
 8007e86:	69fb      	ldr	r3, [r7, #28]
 8007e88:	441a      	add	r2, r3
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	015a      	lsls	r2, r3, #5
 8007e92:	693b      	ldr	r3, [r7, #16]
 8007e94:	4413      	add	r3, r2
 8007e96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e9a:	699b      	ldr	r3, [r3, #24]
 8007e9c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007e9e:	69ba      	ldr	r2, [r7, #24]
 8007ea0:	429a      	cmp	r2, r3
 8007ea2:	d809      	bhi.n	8007eb8 <PCD_WriteEmptyTxFifo+0xde>
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	695a      	ldr	r2, [r3, #20]
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007eac:	429a      	cmp	r2, r3
 8007eae:	d203      	bcs.n	8007eb8 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	691b      	ldr	r3, [r3, #16]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d1bf      	bne.n	8007e38 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	691a      	ldr	r2, [r3, #16]
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	695b      	ldr	r3, [r3, #20]
 8007ec0:	429a      	cmp	r2, r3
 8007ec2:	d811      	bhi.n	8007ee8 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	f003 030f 	and.w	r3, r3, #15
 8007eca:	2201      	movs	r2, #1
 8007ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8007ed0:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007ed2:	693b      	ldr	r3, [r7, #16]
 8007ed4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ed8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007eda:	68bb      	ldr	r3, [r7, #8]
 8007edc:	43db      	mvns	r3, r3
 8007ede:	6939      	ldr	r1, [r7, #16]
 8007ee0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007ee4:	4013      	ands	r3, r2
 8007ee6:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8007ee8:	2300      	movs	r3, #0
}
 8007eea:	4618      	mov	r0, r3
 8007eec:	3720      	adds	r7, #32
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	bd80      	pop	{r7, pc}
	...

08007ef4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007ef4:	b580      	push	{r7, lr}
 8007ef6:	b088      	sub	sp, #32
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
 8007efc:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f04:	69fb      	ldr	r3, [r7, #28]
 8007f06:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007f08:	69fb      	ldr	r3, [r7, #28]
 8007f0a:	333c      	adds	r3, #60	@ 0x3c
 8007f0c:	3304      	adds	r3, #4
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	015a      	lsls	r2, r3, #5
 8007f16:	69bb      	ldr	r3, [r7, #24]
 8007f18:	4413      	add	r3, r2
 8007f1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f1e:	689b      	ldr	r3, [r3, #8]
 8007f20:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	799b      	ldrb	r3, [r3, #6]
 8007f26:	2b01      	cmp	r3, #1
 8007f28:	d17b      	bne.n	8008022 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8007f2a:	693b      	ldr	r3, [r7, #16]
 8007f2c:	f003 0308 	and.w	r3, r3, #8
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d015      	beq.n	8007f60 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007f34:	697b      	ldr	r3, [r7, #20]
 8007f36:	4a61      	ldr	r2, [pc, #388]	@ (80080bc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007f38:	4293      	cmp	r3, r2
 8007f3a:	f240 80b9 	bls.w	80080b0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007f3e:	693b      	ldr	r3, [r7, #16]
 8007f40:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	f000 80b3 	beq.w	80080b0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	015a      	lsls	r2, r3, #5
 8007f4e:	69bb      	ldr	r3, [r7, #24]
 8007f50:	4413      	add	r3, r2
 8007f52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f56:	461a      	mov	r2, r3
 8007f58:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f5c:	6093      	str	r3, [r2, #8]
 8007f5e:	e0a7      	b.n	80080b0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8007f60:	693b      	ldr	r3, [r7, #16]
 8007f62:	f003 0320 	and.w	r3, r3, #32
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d009      	beq.n	8007f7e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	015a      	lsls	r2, r3, #5
 8007f6e:	69bb      	ldr	r3, [r7, #24]
 8007f70:	4413      	add	r3, r2
 8007f72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f76:	461a      	mov	r2, r3
 8007f78:	2320      	movs	r3, #32
 8007f7a:	6093      	str	r3, [r2, #8]
 8007f7c:	e098      	b.n	80080b0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8007f7e:	693b      	ldr	r3, [r7, #16]
 8007f80:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	f040 8093 	bne.w	80080b0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007f8a:	697b      	ldr	r3, [r7, #20]
 8007f8c:	4a4b      	ldr	r2, [pc, #300]	@ (80080bc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007f8e:	4293      	cmp	r3, r2
 8007f90:	d90f      	bls.n	8007fb2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007f92:	693b      	ldr	r3, [r7, #16]
 8007f94:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d00a      	beq.n	8007fb2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007f9c:	683b      	ldr	r3, [r7, #0]
 8007f9e:	015a      	lsls	r2, r3, #5
 8007fa0:	69bb      	ldr	r3, [r7, #24]
 8007fa2:	4413      	add	r3, r2
 8007fa4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fa8:	461a      	mov	r2, r3
 8007faa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007fae:	6093      	str	r3, [r2, #8]
 8007fb0:	e07e      	b.n	80080b0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8007fb2:	683a      	ldr	r2, [r7, #0]
 8007fb4:	4613      	mov	r3, r2
 8007fb6:	00db      	lsls	r3, r3, #3
 8007fb8:	4413      	add	r3, r2
 8007fba:	009b      	lsls	r3, r3, #2
 8007fbc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007fc0:	687a      	ldr	r2, [r7, #4]
 8007fc2:	4413      	add	r3, r2
 8007fc4:	3304      	adds	r3, #4
 8007fc6:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	6a1a      	ldr	r2, [r3, #32]
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	0159      	lsls	r1, r3, #5
 8007fd0:	69bb      	ldr	r3, [r7, #24]
 8007fd2:	440b      	add	r3, r1
 8007fd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fd8:	691b      	ldr	r3, [r3, #16]
 8007fda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007fde:	1ad2      	subs	r2, r2, r3
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d114      	bne.n	8008014 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	691b      	ldr	r3, [r3, #16]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d109      	bne.n	8008006 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	6818      	ldr	r0, [r3, #0]
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007ffc:	461a      	mov	r2, r3
 8007ffe:	2101      	movs	r1, #1
 8008000:	f009 f83e 	bl	8011080 <USB_EP0_OutStart>
 8008004:	e006      	b.n	8008014 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	68da      	ldr	r2, [r3, #12]
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	695b      	ldr	r3, [r3, #20]
 800800e:	441a      	add	r2, r3
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	b2db      	uxtb	r3, r3
 8008018:	4619      	mov	r1, r3
 800801a:	6878      	ldr	r0, [r7, #4]
 800801c:	f00a ffc8 	bl	8012fb0 <HAL_PCD_DataOutStageCallback>
 8008020:	e046      	b.n	80080b0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8008022:	697b      	ldr	r3, [r7, #20]
 8008024:	4a26      	ldr	r2, [pc, #152]	@ (80080c0 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8008026:	4293      	cmp	r3, r2
 8008028:	d124      	bne.n	8008074 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800802a:	693b      	ldr	r3, [r7, #16]
 800802c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008030:	2b00      	cmp	r3, #0
 8008032:	d00a      	beq.n	800804a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	015a      	lsls	r2, r3, #5
 8008038:	69bb      	ldr	r3, [r7, #24]
 800803a:	4413      	add	r3, r2
 800803c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008040:	461a      	mov	r2, r3
 8008042:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008046:	6093      	str	r3, [r2, #8]
 8008048:	e032      	b.n	80080b0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800804a:	693b      	ldr	r3, [r7, #16]
 800804c:	f003 0320 	and.w	r3, r3, #32
 8008050:	2b00      	cmp	r3, #0
 8008052:	d008      	beq.n	8008066 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008054:	683b      	ldr	r3, [r7, #0]
 8008056:	015a      	lsls	r2, r3, #5
 8008058:	69bb      	ldr	r3, [r7, #24]
 800805a:	4413      	add	r3, r2
 800805c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008060:	461a      	mov	r2, r3
 8008062:	2320      	movs	r3, #32
 8008064:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008066:	683b      	ldr	r3, [r7, #0]
 8008068:	b2db      	uxtb	r3, r3
 800806a:	4619      	mov	r1, r3
 800806c:	6878      	ldr	r0, [r7, #4]
 800806e:	f00a ff9f 	bl	8012fb0 <HAL_PCD_DataOutStageCallback>
 8008072:	e01d      	b.n	80080b0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8008074:	683b      	ldr	r3, [r7, #0]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d114      	bne.n	80080a4 <PCD_EP_OutXfrComplete_int+0x1b0>
 800807a:	6879      	ldr	r1, [r7, #4]
 800807c:	683a      	ldr	r2, [r7, #0]
 800807e:	4613      	mov	r3, r2
 8008080:	00db      	lsls	r3, r3, #3
 8008082:	4413      	add	r3, r2
 8008084:	009b      	lsls	r3, r3, #2
 8008086:	440b      	add	r3, r1
 8008088:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d108      	bne.n	80080a4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	6818      	ldr	r0, [r3, #0]
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800809c:	461a      	mov	r2, r3
 800809e:	2100      	movs	r1, #0
 80080a0:	f008 ffee 	bl	8011080 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	b2db      	uxtb	r3, r3
 80080a8:	4619      	mov	r1, r3
 80080aa:	6878      	ldr	r0, [r7, #4]
 80080ac:	f00a ff80 	bl	8012fb0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80080b0:	2300      	movs	r3, #0
}
 80080b2:	4618      	mov	r0, r3
 80080b4:	3720      	adds	r7, #32
 80080b6:	46bd      	mov	sp, r7
 80080b8:	bd80      	pop	{r7, pc}
 80080ba:	bf00      	nop
 80080bc:	4f54300a 	.word	0x4f54300a
 80080c0:	4f54310a 	.word	0x4f54310a

080080c4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b086      	sub	sp, #24
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
 80080cc:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080d4:	697b      	ldr	r3, [r7, #20]
 80080d6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80080d8:	697b      	ldr	r3, [r7, #20]
 80080da:	333c      	adds	r3, #60	@ 0x3c
 80080dc:	3304      	adds	r3, #4
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	015a      	lsls	r2, r3, #5
 80080e6:	693b      	ldr	r3, [r7, #16]
 80080e8:	4413      	add	r3, r2
 80080ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080ee:	689b      	ldr	r3, [r3, #8]
 80080f0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	4a15      	ldr	r2, [pc, #84]	@ (800814c <PCD_EP_OutSetupPacket_int+0x88>)
 80080f6:	4293      	cmp	r3, r2
 80080f8:	d90e      	bls.n	8008118 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80080fa:	68bb      	ldr	r3, [r7, #8]
 80080fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008100:	2b00      	cmp	r3, #0
 8008102:	d009      	beq.n	8008118 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	015a      	lsls	r2, r3, #5
 8008108:	693b      	ldr	r3, [r7, #16]
 800810a:	4413      	add	r3, r2
 800810c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008110:	461a      	mov	r2, r3
 8008112:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008116:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8008118:	6878      	ldr	r0, [r7, #4]
 800811a:	f00a ff37 	bl	8012f8c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	4a0a      	ldr	r2, [pc, #40]	@ (800814c <PCD_EP_OutSetupPacket_int+0x88>)
 8008122:	4293      	cmp	r3, r2
 8008124:	d90c      	bls.n	8008140 <PCD_EP_OutSetupPacket_int+0x7c>
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	799b      	ldrb	r3, [r3, #6]
 800812a:	2b01      	cmp	r3, #1
 800812c:	d108      	bne.n	8008140 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6818      	ldr	r0, [r3, #0]
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008138:	461a      	mov	r2, r3
 800813a:	2101      	movs	r1, #1
 800813c:	f008 ffa0 	bl	8011080 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8008140:	2300      	movs	r3, #0
}
 8008142:	4618      	mov	r0, r3
 8008144:	3718      	adds	r7, #24
 8008146:	46bd      	mov	sp, r7
 8008148:	bd80      	pop	{r7, pc}
 800814a:	bf00      	nop
 800814c:	4f54300a 	.word	0x4f54300a

08008150 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8008150:	b480      	push	{r7}
 8008152:	b085      	sub	sp, #20
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
 8008158:	460b      	mov	r3, r1
 800815a:	70fb      	strb	r3, [r7, #3]
 800815c:	4613      	mov	r3, r2
 800815e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008166:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8008168:	78fb      	ldrb	r3, [r7, #3]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d107      	bne.n	800817e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800816e:	883b      	ldrh	r3, [r7, #0]
 8008170:	0419      	lsls	r1, r3, #16
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	68ba      	ldr	r2, [r7, #8]
 8008178:	430a      	orrs	r2, r1
 800817a:	629a      	str	r2, [r3, #40]	@ 0x28
 800817c:	e028      	b.n	80081d0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008184:	0c1b      	lsrs	r3, r3, #16
 8008186:	68ba      	ldr	r2, [r7, #8]
 8008188:	4413      	add	r3, r2
 800818a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800818c:	2300      	movs	r3, #0
 800818e:	73fb      	strb	r3, [r7, #15]
 8008190:	e00d      	b.n	80081ae <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681a      	ldr	r2, [r3, #0]
 8008196:	7bfb      	ldrb	r3, [r7, #15]
 8008198:	3340      	adds	r3, #64	@ 0x40
 800819a:	009b      	lsls	r3, r3, #2
 800819c:	4413      	add	r3, r2
 800819e:	685b      	ldr	r3, [r3, #4]
 80081a0:	0c1b      	lsrs	r3, r3, #16
 80081a2:	68ba      	ldr	r2, [r7, #8]
 80081a4:	4413      	add	r3, r2
 80081a6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80081a8:	7bfb      	ldrb	r3, [r7, #15]
 80081aa:	3301      	adds	r3, #1
 80081ac:	73fb      	strb	r3, [r7, #15]
 80081ae:	7bfa      	ldrb	r2, [r7, #15]
 80081b0:	78fb      	ldrb	r3, [r7, #3]
 80081b2:	3b01      	subs	r3, #1
 80081b4:	429a      	cmp	r2, r3
 80081b6:	d3ec      	bcc.n	8008192 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80081b8:	883b      	ldrh	r3, [r7, #0]
 80081ba:	0418      	lsls	r0, r3, #16
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	6819      	ldr	r1, [r3, #0]
 80081c0:	78fb      	ldrb	r3, [r7, #3]
 80081c2:	3b01      	subs	r3, #1
 80081c4:	68ba      	ldr	r2, [r7, #8]
 80081c6:	4302      	orrs	r2, r0
 80081c8:	3340      	adds	r3, #64	@ 0x40
 80081ca:	009b      	lsls	r3, r3, #2
 80081cc:	440b      	add	r3, r1
 80081ce:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80081d0:	2300      	movs	r3, #0
}
 80081d2:	4618      	mov	r0, r3
 80081d4:	3714      	adds	r7, #20
 80081d6:	46bd      	mov	sp, r7
 80081d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081dc:	4770      	bx	lr

080081de <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80081de:	b480      	push	{r7}
 80081e0:	b083      	sub	sp, #12
 80081e2:	af00      	add	r7, sp, #0
 80081e4:	6078      	str	r0, [r7, #4]
 80081e6:	460b      	mov	r3, r1
 80081e8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	887a      	ldrh	r2, [r7, #2]
 80081f0:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80081f2:	2300      	movs	r3, #0
}
 80081f4:	4618      	mov	r0, r3
 80081f6:	370c      	adds	r7, #12
 80081f8:	46bd      	mov	sp, r7
 80081fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fe:	4770      	bx	lr

08008200 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8008200:	b480      	push	{r7}
 8008202:	b085      	sub	sp, #20
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	2201      	movs	r2, #1
 8008212:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	2200      	movs	r2, #0
 800821a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	699b      	ldr	r3, [r3, #24]
 8008222:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800822e:	4b05      	ldr	r3, [pc, #20]	@ (8008244 <HAL_PCDEx_ActivateLPM+0x44>)
 8008230:	4313      	orrs	r3, r2
 8008232:	68fa      	ldr	r2, [r7, #12]
 8008234:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8008236:	2300      	movs	r3, #0
}
 8008238:	4618      	mov	r0, r3
 800823a:	3714      	adds	r7, #20
 800823c:	46bd      	mov	sp, r7
 800823e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008242:	4770      	bx	lr
 8008244:	10000003 	.word	0x10000003

08008248 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8008248:	b480      	push	{r7}
 800824a:	b083      	sub	sp, #12
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
 8008250:	460b      	mov	r3, r1
 8008252:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8008254:	bf00      	nop
 8008256:	370c      	adds	r7, #12
 8008258:	46bd      	mov	sp, r7
 800825a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825e:	4770      	bx	lr

08008260 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b084      	sub	sp, #16
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8008268:	4b19      	ldr	r3, [pc, #100]	@ (80082d0 <HAL_PWREx_ConfigSupply+0x70>)
 800826a:	68db      	ldr	r3, [r3, #12]
 800826c:	f003 0304 	and.w	r3, r3, #4
 8008270:	2b04      	cmp	r3, #4
 8008272:	d00a      	beq.n	800828a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8008274:	4b16      	ldr	r3, [pc, #88]	@ (80082d0 <HAL_PWREx_ConfigSupply+0x70>)
 8008276:	68db      	ldr	r3, [r3, #12]
 8008278:	f003 0307 	and.w	r3, r3, #7
 800827c:	687a      	ldr	r2, [r7, #4]
 800827e:	429a      	cmp	r2, r3
 8008280:	d001      	beq.n	8008286 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8008282:	2301      	movs	r3, #1
 8008284:	e01f      	b.n	80082c6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8008286:	2300      	movs	r3, #0
 8008288:	e01d      	b.n	80082c6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800828a:	4b11      	ldr	r3, [pc, #68]	@ (80082d0 <HAL_PWREx_ConfigSupply+0x70>)
 800828c:	68db      	ldr	r3, [r3, #12]
 800828e:	f023 0207 	bic.w	r2, r3, #7
 8008292:	490f      	ldr	r1, [pc, #60]	@ (80082d0 <HAL_PWREx_ConfigSupply+0x70>)
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	4313      	orrs	r3, r2
 8008298:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800829a:	f7fb ff8f 	bl	80041bc <HAL_GetTick>
 800829e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80082a0:	e009      	b.n	80082b6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80082a2:	f7fb ff8b 	bl	80041bc <HAL_GetTick>
 80082a6:	4602      	mov	r2, r0
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	1ad3      	subs	r3, r2, r3
 80082ac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80082b0:	d901      	bls.n	80082b6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80082b2:	2301      	movs	r3, #1
 80082b4:	e007      	b.n	80082c6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80082b6:	4b06      	ldr	r3, [pc, #24]	@ (80082d0 <HAL_PWREx_ConfigSupply+0x70>)
 80082b8:	685b      	ldr	r3, [r3, #4]
 80082ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80082be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80082c2:	d1ee      	bne.n	80082a2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80082c4:	2300      	movs	r3, #0
}
 80082c6:	4618      	mov	r0, r3
 80082c8:	3710      	adds	r7, #16
 80082ca:	46bd      	mov	sp, r7
 80082cc:	bd80      	pop	{r7, pc}
 80082ce:	bf00      	nop
 80082d0:	58024800 	.word	0x58024800

080082d4 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 80082d4:	b480      	push	{r7}
 80082d6:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 80082d8:	4b05      	ldr	r3, [pc, #20]	@ (80082f0 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80082da:	68db      	ldr	r3, [r3, #12]
 80082dc:	4a04      	ldr	r2, [pc, #16]	@ (80082f0 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80082de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80082e2:	60d3      	str	r3, [r2, #12]
}
 80082e4:	bf00      	nop
 80082e6:	46bd      	mov	sp, r7
 80082e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ec:	4770      	bx	lr
 80082ee:	bf00      	nop
 80082f0:	58024800 	.word	0x58024800

080082f4 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b086      	sub	sp, #24
 80082f8:	af02      	add	r7, sp, #8
 80082fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80082fc:	f7fb ff5e 	bl	80041bc <HAL_GetTick>
 8008300:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d101      	bne.n	800830c <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8008308:	2301      	movs	r3, #1
 800830a:	e05f      	b.n	80083cc <HAL_QSPI_Init+0xd8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008312:	b2db      	uxtb	r3, r3
 8008314:	2b00      	cmp	r3, #0
 8008316:	d107      	bne.n	8008328 <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8008318:	6878      	ldr	r0, [r7, #4]
 800831a:	f7f9 ffb7 	bl	800228c <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800831e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8008322:	6878      	ldr	r0, [r7, #4]
 8008324:	f000 fa5e 	bl	80087e4 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	689b      	ldr	r3, [r3, #8]
 8008336:	3b01      	subs	r3, #1
 8008338:	021a      	lsls	r2, r3, #8
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	430a      	orrs	r2, r1
 8008340:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008346:	9300      	str	r3, [sp, #0]
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	2200      	movs	r2, #0
 800834c:	2120      	movs	r1, #32
 800834e:	6878      	ldr	r0, [r7, #4]
 8008350:	f000 fa56 	bl	8008800 <QSPI_WaitFlagStateUntilTimeout>
 8008354:	4603      	mov	r3, r0
 8008356:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8008358:	7afb      	ldrb	r3, [r7, #11]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d135      	bne.n	80083ca <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	681a      	ldr	r2, [r3, #0]
 8008364:	4b1b      	ldr	r3, [pc, #108]	@ (80083d4 <HAL_QSPI_Init+0xe0>)
 8008366:	4013      	ands	r3, r2
 8008368:	687a      	ldr	r2, [r7, #4]
 800836a:	6852      	ldr	r2, [r2, #4]
 800836c:	0611      	lsls	r1, r2, #24
 800836e:	687a      	ldr	r2, [r7, #4]
 8008370:	68d2      	ldr	r2, [r2, #12]
 8008372:	4311      	orrs	r1, r2
 8008374:	687a      	ldr	r2, [r7, #4]
 8008376:	69d2      	ldr	r2, [r2, #28]
 8008378:	4311      	orrs	r1, r2
 800837a:	687a      	ldr	r2, [r7, #4]
 800837c:	6a12      	ldr	r2, [r2, #32]
 800837e:	4311      	orrs	r1, r2
 8008380:	687a      	ldr	r2, [r7, #4]
 8008382:	6812      	ldr	r2, [r2, #0]
 8008384:	430b      	orrs	r3, r1
 8008386:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	685a      	ldr	r2, [r3, #4]
 800838e:	4b12      	ldr	r3, [pc, #72]	@ (80083d8 <HAL_QSPI_Init+0xe4>)
 8008390:	4013      	ands	r3, r2
 8008392:	687a      	ldr	r2, [r7, #4]
 8008394:	6912      	ldr	r2, [r2, #16]
 8008396:	0411      	lsls	r1, r2, #16
 8008398:	687a      	ldr	r2, [r7, #4]
 800839a:	6952      	ldr	r2, [r2, #20]
 800839c:	4311      	orrs	r1, r2
 800839e:	687a      	ldr	r2, [r7, #4]
 80083a0:	6992      	ldr	r2, [r2, #24]
 80083a2:	4311      	orrs	r1, r2
 80083a4:	687a      	ldr	r2, [r7, #4]
 80083a6:	6812      	ldr	r2, [r2, #0]
 80083a8:	430b      	orrs	r3, r1
 80083aa:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	681a      	ldr	r2, [r3, #0]
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	f042 0201 	orr.w	r2, r2, #1
 80083ba:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2200      	movs	r2, #0
 80083c0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	2201      	movs	r2, #1
 80083c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 80083ca:	7afb      	ldrb	r3, [r7, #11]
}
 80083cc:	4618      	mov	r0, r3
 80083ce:	3710      	adds	r7, #16
 80083d0:	46bd      	mov	sp, r7
 80083d2:	bd80      	pop	{r7, pc}
 80083d4:	00ffff2f 	.word	0x00ffff2f
 80083d8:	ffe0f8fe 	.word	0xffe0f8fe

080083dc <HAL_QSPI_Command>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 80083dc:	b580      	push	{r7, lr}
 80083de:	b088      	sub	sp, #32
 80083e0:	af02      	add	r7, sp, #8
 80083e2:	60f8      	str	r0, [r7, #12]
 80083e4:	60b9      	str	r1, [r7, #8]
 80083e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80083e8:	f7fb fee8 	bl	80041bc <HAL_GetTick>
 80083ec:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80083f4:	b2db      	uxtb	r3, r3
 80083f6:	2b01      	cmp	r3, #1
 80083f8:	d101      	bne.n	80083fe <HAL_QSPI_Command+0x22>
 80083fa:	2302      	movs	r3, #2
 80083fc:	e048      	b.n	8008490 <HAL_QSPI_Command+0xb4>
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	2201      	movs	r2, #1
 8008402:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800840c:	b2db      	uxtb	r3, r3
 800840e:	2b01      	cmp	r3, #1
 8008410:	d137      	bne.n	8008482 <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	2200      	movs	r2, #0
 8008416:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	2202      	movs	r2, #2
 800841c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	9300      	str	r3, [sp, #0]
 8008424:	693b      	ldr	r3, [r7, #16]
 8008426:	2200      	movs	r2, #0
 8008428:	2120      	movs	r1, #32
 800842a:	68f8      	ldr	r0, [r7, #12]
 800842c:	f000 f9e8 	bl	8008800 <QSPI_WaitFlagStateUntilTimeout>
 8008430:	4603      	mov	r3, r0
 8008432:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8008434:	7dfb      	ldrb	r3, [r7, #23]
 8008436:	2b00      	cmp	r3, #0
 8008438:	d125      	bne.n	8008486 <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800843a:	2200      	movs	r2, #0
 800843c:	68b9      	ldr	r1, [r7, #8]
 800843e:	68f8      	ldr	r0, [r7, #12]
 8008440:	f000 fa15 	bl	800886e <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 8008444:	68bb      	ldr	r3, [r7, #8]
 8008446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008448:	2b00      	cmp	r3, #0
 800844a:	d115      	bne.n	8008478 <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	9300      	str	r3, [sp, #0]
 8008450:	693b      	ldr	r3, [r7, #16]
 8008452:	2201      	movs	r2, #1
 8008454:	2102      	movs	r1, #2
 8008456:	68f8      	ldr	r0, [r7, #12]
 8008458:	f000 f9d2 	bl	8008800 <QSPI_WaitFlagStateUntilTimeout>
 800845c:	4603      	mov	r3, r0
 800845e:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8008460:	7dfb      	ldrb	r3, [r7, #23]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d10f      	bne.n	8008486 <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	2202      	movs	r2, #2
 800846c:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	2201      	movs	r2, #1
 8008472:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008476:	e006      	b.n	8008486 <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	2201      	movs	r2, #1
 800847c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008480:	e001      	b.n	8008486 <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8008482:	2302      	movs	r3, #2
 8008484:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	2200      	movs	r2, #0
 800848a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 800848e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008490:	4618      	mov	r0, r3
 8008492:	3718      	adds	r7, #24
 8008494:	46bd      	mov	sp, r7
 8008496:	bd80      	pop	{r7, pc}

08008498 <HAL_QSPI_Transmit>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8008498:	b580      	push	{r7, lr}
 800849a:	b08a      	sub	sp, #40	@ 0x28
 800849c:	af02      	add	r7, sp, #8
 800849e:	60f8      	str	r0, [r7, #12]
 80084a0:	60b9      	str	r1, [r7, #8]
 80084a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80084a4:	2300      	movs	r3, #0
 80084a6:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 80084a8:	f7fb fe88 	bl	80041bc <HAL_GetTick>
 80084ac:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	3320      	adds	r3, #32
 80084b4:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80084bc:	b2db      	uxtb	r3, r3
 80084be:	2b01      	cmp	r3, #1
 80084c0:	d101      	bne.n	80084c6 <HAL_QSPI_Transmit+0x2e>
 80084c2:	2302      	movs	r3, #2
 80084c4:	e076      	b.n	80085b4 <HAL_QSPI_Transmit+0x11c>
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	2201      	movs	r2, #1
 80084ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80084d4:	b2db      	uxtb	r3, r3
 80084d6:	2b01      	cmp	r3, #1
 80084d8:	d165      	bne.n	80085a6 <HAL_QSPI_Transmit+0x10e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	2200      	movs	r2, #0
 80084de:	645a      	str	r2, [r3, #68]	@ 0x44

    if(pData != NULL )
 80084e0:	68bb      	ldr	r3, [r7, #8]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d056      	beq.n	8008594 <HAL_QSPI_Transmit+0xfc>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	2212      	movs	r2, #18
 80084ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	691b      	ldr	r3, [r3, #16]
 80084f4:	1c5a      	adds	r2, r3, #1
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	62da      	str	r2, [r3, #44]	@ 0x2c
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	691b      	ldr	r3, [r3, #16]
 8008500:	1c5a      	adds	r2, r3, #1
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	629a      	str	r2, [r3, #40]	@ 0x28
      hqspi->pTxBuffPtr = pData;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	68ba      	ldr	r2, [r7, #8]
 800850a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	695a      	ldr	r2, [r3, #20]
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 800851a:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 800851c:	e01b      	b.n	8008556 <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	9300      	str	r3, [sp, #0]
 8008522:	69bb      	ldr	r3, [r7, #24]
 8008524:	2201      	movs	r2, #1
 8008526:	2104      	movs	r1, #4
 8008528:	68f8      	ldr	r0, [r7, #12]
 800852a:	f000 f969 	bl	8008800 <QSPI_WaitFlagStateUntilTimeout>
 800852e:	4603      	mov	r3, r0
 8008530:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8008532:	7ffb      	ldrb	r3, [r7, #31]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d113      	bne.n	8008560 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800853c:	781a      	ldrb	r2, [r3, #0]
 800853e:	697b      	ldr	r3, [r7, #20]
 8008540:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008546:	1c5a      	adds	r2, r3, #1
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	625a      	str	r2, [r3, #36]	@ 0x24
        hqspi->TxXferCount--;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008550:	1e5a      	subs	r2, r3, #1
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	62da      	str	r2, [r3, #44]	@ 0x2c
      while(hqspi->TxXferCount > 0U)
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800855a:	2b00      	cmp	r3, #0
 800855c:	d1df      	bne.n	800851e <HAL_QSPI_Transmit+0x86>
 800855e:	e000      	b.n	8008562 <HAL_QSPI_Transmit+0xca>
          break;
 8008560:	bf00      	nop
      }

      if (status == HAL_OK)
 8008562:	7ffb      	ldrb	r3, [r7, #31]
 8008564:	2b00      	cmp	r3, #0
 8008566:	d110      	bne.n	800858a <HAL_QSPI_Transmit+0xf2>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	9300      	str	r3, [sp, #0]
 800856c:	69bb      	ldr	r3, [r7, #24]
 800856e:	2201      	movs	r2, #1
 8008570:	2102      	movs	r1, #2
 8008572:	68f8      	ldr	r0, [r7, #12]
 8008574:	f000 f944 	bl	8008800 <QSPI_WaitFlagStateUntilTimeout>
 8008578:	4603      	mov	r3, r0
 800857a:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 800857c:	7ffb      	ldrb	r3, [r7, #31]
 800857e:	2b00      	cmp	r3, #0
 8008580:	d103      	bne.n	800858a <HAL_QSPI_Transmit+0xf2>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	2202      	movs	r2, #2
 8008588:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	2201      	movs	r2, #1
 800858e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008592:	e00a      	b.n	80085aa <HAL_QSPI_Transmit+0x112>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008598:	f043 0208 	orr.w	r2, r3, #8
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	645a      	str	r2, [r3, #68]	@ 0x44
      status = HAL_ERROR;
 80085a0:	2301      	movs	r3, #1
 80085a2:	77fb      	strb	r3, [r7, #31]
 80085a4:	e001      	b.n	80085aa <HAL_QSPI_Transmit+0x112>
    }
  }
  else
  {
    status = HAL_BUSY;
 80085a6:	2302      	movs	r3, #2
 80085a8:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	2200      	movs	r2, #0
 80085ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return status;
 80085b2:	7ffb      	ldrb	r3, [r7, #31]
}
 80085b4:	4618      	mov	r0, r3
 80085b6:	3720      	adds	r7, #32
 80085b8:	46bd      	mov	sp, r7
 80085ba:	bd80      	pop	{r7, pc}

080085bc <HAL_QSPI_Receive>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 80085bc:	b580      	push	{r7, lr}
 80085be:	b08a      	sub	sp, #40	@ 0x28
 80085c0:	af02      	add	r7, sp, #8
 80085c2:	60f8      	str	r0, [r7, #12]
 80085c4:	60b9      	str	r1, [r7, #8]
 80085c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80085c8:	2300      	movs	r3, #0
 80085ca:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 80085cc:	f7fb fdf6 	bl	80041bc <HAL_GetTick>
 80085d0:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	699b      	ldr	r3, [r3, #24]
 80085d8:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	3320      	adds	r3, #32
 80085e0:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80085e8:	b2db      	uxtb	r3, r3
 80085ea:	2b01      	cmp	r3, #1
 80085ec:	d101      	bne.n	80085f2 <HAL_QSPI_Receive+0x36>
 80085ee:	2302      	movs	r3, #2
 80085f0:	e07d      	b.n	80086ee <HAL_QSPI_Receive+0x132>
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	2201      	movs	r2, #1
 80085f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008600:	b2db      	uxtb	r3, r3
 8008602:	2b01      	cmp	r3, #1
 8008604:	d16c      	bne.n	80086e0 <HAL_QSPI_Receive+0x124>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	2200      	movs	r2, #0
 800860a:	645a      	str	r2, [r3, #68]	@ 0x44

    if(pData != NULL )
 800860c:	68bb      	ldr	r3, [r7, #8]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d05d      	beq.n	80086ce <HAL_QSPI_Receive+0x112>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	2222      	movs	r2, #34	@ 0x22
 8008616:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	691b      	ldr	r3, [r3, #16]
 8008620:	1c5a      	adds	r2, r3, #1
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	639a      	str	r2, [r3, #56]	@ 0x38
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	691b      	ldr	r3, [r3, #16]
 800862c:	1c5a      	adds	r2, r3, #1
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	635a      	str	r2, [r3, #52]	@ 0x34
      hqspi->pRxBuffPtr = pData;
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	68ba      	ldr	r2, [r7, #8]
 8008636:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	695b      	ldr	r3, [r3, #20]
 800863e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800864a:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	697a      	ldr	r2, [r7, #20]
 8008652:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 8008654:	e01c      	b.n	8008690 <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	9300      	str	r3, [sp, #0]
 800865a:	69bb      	ldr	r3, [r7, #24]
 800865c:	2201      	movs	r2, #1
 800865e:	2106      	movs	r1, #6
 8008660:	68f8      	ldr	r0, [r7, #12]
 8008662:	f000 f8cd 	bl	8008800 <QSPI_WaitFlagStateUntilTimeout>
 8008666:	4603      	mov	r3, r0
 8008668:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 800866a:	7ffb      	ldrb	r3, [r7, #31]
 800866c:	2b00      	cmp	r3, #0
 800866e:	d114      	bne.n	800869a <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008674:	693a      	ldr	r2, [r7, #16]
 8008676:	7812      	ldrb	r2, [r2, #0]
 8008678:	b2d2      	uxtb	r2, r2
 800867a:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008680:	1c5a      	adds	r2, r3, #1
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	631a      	str	r2, [r3, #48]	@ 0x30
        hqspi->RxXferCount--;
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800868a:	1e5a      	subs	r2, r3, #1
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	639a      	str	r2, [r3, #56]	@ 0x38
      while(hqspi->RxXferCount > 0U)
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008694:	2b00      	cmp	r3, #0
 8008696:	d1de      	bne.n	8008656 <HAL_QSPI_Receive+0x9a>
 8008698:	e000      	b.n	800869c <HAL_QSPI_Receive+0xe0>
          break;
 800869a:	bf00      	nop
      }

      if (status == HAL_OK)
 800869c:	7ffb      	ldrb	r3, [r7, #31]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d110      	bne.n	80086c4 <HAL_QSPI_Receive+0x108>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	9300      	str	r3, [sp, #0]
 80086a6:	69bb      	ldr	r3, [r7, #24]
 80086a8:	2201      	movs	r2, #1
 80086aa:	2102      	movs	r1, #2
 80086ac:	68f8      	ldr	r0, [r7, #12]
 80086ae:	f000 f8a7 	bl	8008800 <QSPI_WaitFlagStateUntilTimeout>
 80086b2:	4603      	mov	r3, r0
 80086b4:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 80086b6:	7ffb      	ldrb	r3, [r7, #31]
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d103      	bne.n	80086c4 <HAL_QSPI_Receive+0x108>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	2202      	movs	r2, #2
 80086c2:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	2201      	movs	r2, #1
 80086c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80086cc:	e00a      	b.n	80086e4 <HAL_QSPI_Receive+0x128>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086d2:	f043 0208 	orr.w	r2, r3, #8
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	645a      	str	r2, [r3, #68]	@ 0x44
      status = HAL_ERROR;
 80086da:	2301      	movs	r3, #1
 80086dc:	77fb      	strb	r3, [r7, #31]
 80086de:	e001      	b.n	80086e4 <HAL_QSPI_Receive+0x128>
    }
  }
  else
  {
    status = HAL_BUSY;
 80086e0:	2302      	movs	r3, #2
 80086e2:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	2200      	movs	r2, #0
 80086e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return status;
 80086ec:	7ffb      	ldrb	r3, [r7, #31]
}
 80086ee:	4618      	mov	r0, r3
 80086f0:	3720      	adds	r7, #32
 80086f2:	46bd      	mov	sp, r7
 80086f4:	bd80      	pop	{r7, pc}

080086f6 <HAL_QSPI_AutoPolling>:
  * @param  Timeout Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 80086f6:	b580      	push	{r7, lr}
 80086f8:	b088      	sub	sp, #32
 80086fa:	af02      	add	r7, sp, #8
 80086fc:	60f8      	str	r0, [r7, #12]
 80086fe:	60b9      	str	r1, [r7, #8]
 8008700:	607a      	str	r2, [r7, #4]
 8008702:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8008704:	f7fb fd5a 	bl	80041bc <HAL_GetTick>
 8008708:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008710:	b2db      	uxtb	r3, r3
 8008712:	2b01      	cmp	r3, #1
 8008714:	d101      	bne.n	800871a <HAL_QSPI_AutoPolling+0x24>
 8008716:	2302      	movs	r3, #2
 8008718:	e060      	b.n	80087dc <HAL_QSPI_AutoPolling+0xe6>
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	2201      	movs	r2, #1
 800871e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008728:	b2db      	uxtb	r3, r3
 800872a:	2b01      	cmp	r3, #1
 800872c:	d14f      	bne.n	80087ce <HAL_QSPI_AutoPolling+0xd8>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	2200      	movs	r2, #0
 8008732:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	2242      	movs	r2, #66	@ 0x42
 8008738:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 800873c:	683b      	ldr	r3, [r7, #0]
 800873e:	9300      	str	r3, [sp, #0]
 8008740:	693b      	ldr	r3, [r7, #16]
 8008742:	2200      	movs	r2, #0
 8008744:	2120      	movs	r1, #32
 8008746:	68f8      	ldr	r0, [r7, #12]
 8008748:	f000 f85a 	bl	8008800 <QSPI_WaitFlagStateUntilTimeout>
 800874c:	4603      	mov	r3, r0
 800874e:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8008750:	7dfb      	ldrb	r3, [r7, #23]
 8008752:	2b00      	cmp	r3, #0
 8008754:	d13d      	bne.n	80087d2 <HAL_QSPI_AutoPolling+0xdc>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	687a      	ldr	r2, [r7, #4]
 800875c:	6812      	ldr	r2, [r2, #0]
 800875e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	687a      	ldr	r2, [r7, #4]
 8008766:	6852      	ldr	r2, [r2, #4]
 8008768:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	687a      	ldr	r2, [r7, #4]
 8008770:	6892      	ldr	r2, [r2, #8]
 8008772:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Configure QSPI: CR register with Match mode and Automatic stop enabled
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	691b      	ldr	r3, [r3, #16]
 8008782:	431a      	orrs	r2, r3
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 800878c:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));

      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	68da      	ldr	r2, [r3, #12]
 8008792:	68bb      	ldr	r3, [r7, #8]
 8008794:	629a      	str	r2, [r3, #40]	@ 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 8008796:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800879a:	68b9      	ldr	r1, [r7, #8]
 800879c:	68f8      	ldr	r0, [r7, #12]
 800879e:	f000 f866 	bl	800886e <QSPI_Config>

      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 80087a2:	683b      	ldr	r3, [r7, #0]
 80087a4:	9300      	str	r3, [sp, #0]
 80087a6:	693b      	ldr	r3, [r7, #16]
 80087a8:	2201      	movs	r2, #1
 80087aa:	2108      	movs	r1, #8
 80087ac:	68f8      	ldr	r0, [r7, #12]
 80087ae:	f000 f827 	bl	8008800 <QSPI_WaitFlagStateUntilTimeout>
 80087b2:	4603      	mov	r3, r0
 80087b4:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 80087b6:	7dfb      	ldrb	r3, [r7, #23]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d10a      	bne.n	80087d2 <HAL_QSPI_AutoPolling+0xdc>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	2208      	movs	r2, #8
 80087c2:	60da      	str	r2, [r3, #12]

        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	2201      	movs	r2, #1
 80087c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80087cc:	e001      	b.n	80087d2 <HAL_QSPI_AutoPolling+0xdc>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 80087ce:	2302      	movs	r3, #2
 80087d0:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	2200      	movs	r2, #0
 80087d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 80087da:	7dfb      	ldrb	r3, [r7, #23]
}
 80087dc:	4618      	mov	r0, r3
 80087de:	3718      	adds	r7, #24
 80087e0:	46bd      	mov	sp, r7
 80087e2:	bd80      	pop	{r7, pc}

080087e4 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80087e4:	b480      	push	{r7}
 80087e6:	b083      	sub	sp, #12
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	6078      	str	r0, [r7, #4]
 80087ec:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	683a      	ldr	r2, [r7, #0]
 80087f2:	649a      	str	r2, [r3, #72]	@ 0x48
}
 80087f4:	bf00      	nop
 80087f6:	370c      	adds	r7, #12
 80087f8:	46bd      	mov	sp, r7
 80087fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fe:	4770      	bx	lr

08008800 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8008800:	b580      	push	{r7, lr}
 8008802:	b084      	sub	sp, #16
 8008804:	af00      	add	r7, sp, #0
 8008806:	60f8      	str	r0, [r7, #12]
 8008808:	60b9      	str	r1, [r7, #8]
 800880a:	603b      	str	r3, [r7, #0]
 800880c:	4613      	mov	r3, r2
 800880e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8008810:	e01a      	b.n	8008848 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008812:	69bb      	ldr	r3, [r7, #24]
 8008814:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008818:	d016      	beq.n	8008848 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800881a:	f7fb fccf 	bl	80041bc <HAL_GetTick>
 800881e:	4602      	mov	r2, r0
 8008820:	683b      	ldr	r3, [r7, #0]
 8008822:	1ad3      	subs	r3, r2, r3
 8008824:	69ba      	ldr	r2, [r7, #24]
 8008826:	429a      	cmp	r2, r3
 8008828:	d302      	bcc.n	8008830 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800882a:	69bb      	ldr	r3, [r7, #24]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d10b      	bne.n	8008848 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	2204      	movs	r2, #4
 8008834:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800883c:	f043 0201 	orr.w	r2, r3, #1
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 8008844:	2301      	movs	r3, #1
 8008846:	e00e      	b.n	8008866 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	689a      	ldr	r2, [r3, #8]
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	4013      	ands	r3, r2
 8008852:	2b00      	cmp	r3, #0
 8008854:	bf14      	ite	ne
 8008856:	2301      	movne	r3, #1
 8008858:	2300      	moveq	r3, #0
 800885a:	b2db      	uxtb	r3, r3
 800885c:	461a      	mov	r2, r3
 800885e:	79fb      	ldrb	r3, [r7, #7]
 8008860:	429a      	cmp	r2, r3
 8008862:	d1d6      	bne.n	8008812 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008864:	2300      	movs	r3, #0
}
 8008866:	4618      	mov	r0, r3
 8008868:	3710      	adds	r7, #16
 800886a:	46bd      	mov	sp, r7
 800886c:	bd80      	pop	{r7, pc}

0800886e <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 800886e:	b480      	push	{r7}
 8008870:	b085      	sub	sp, #20
 8008872:	af00      	add	r7, sp, #0
 8008874:	60f8      	str	r0, [r7, #12]
 8008876:	60b9      	str	r1, [r7, #8]
 8008878:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 800887a:	68bb      	ldr	r3, [r7, #8]
 800887c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800887e:	2b00      	cmp	r3, #0
 8008880:	d009      	beq.n	8008896 <QSPI_Config+0x28>
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8008888:	d005      	beq.n	8008896 <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 800888a:	68bb      	ldr	r3, [r7, #8]
 800888c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	3a01      	subs	r2, #1
 8008894:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 8008896:	68bb      	ldr	r3, [r7, #8]
 8008898:	699b      	ldr	r3, [r3, #24]
 800889a:	2b00      	cmp	r3, #0
 800889c:	f000 80c1 	beq.w	8008a22 <QSPI_Config+0x1b4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 80088a0:	68bb      	ldr	r3, [r7, #8]
 80088a2:	6a1b      	ldr	r3, [r3, #32]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d063      	beq.n	8008970 <QSPI_Config+0x102>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	68ba      	ldr	r2, [r7, #8]
 80088ae:	6892      	ldr	r2, [r2, #8]
 80088b0:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80088b2:	68bb      	ldr	r3, [r7, #8]
 80088b4:	69db      	ldr	r3, [r3, #28]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d031      	beq.n	800891e <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80088ba:	68bb      	ldr	r3, [r7, #8]
 80088bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088be:	68bb      	ldr	r3, [r7, #8]
 80088c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088c2:	431a      	orrs	r2, r3
 80088c4:	68bb      	ldr	r3, [r7, #8]
 80088c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80088c8:	431a      	orrs	r2, r3
 80088ca:	68bb      	ldr	r3, [r7, #8]
 80088cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088ce:	431a      	orrs	r2, r3
 80088d0:	68bb      	ldr	r3, [r7, #8]
 80088d2:	695b      	ldr	r3, [r3, #20]
 80088d4:	049b      	lsls	r3, r3, #18
 80088d6:	431a      	orrs	r2, r3
 80088d8:	68bb      	ldr	r3, [r7, #8]
 80088da:	691b      	ldr	r3, [r3, #16]
 80088dc:	431a      	orrs	r2, r3
 80088de:	68bb      	ldr	r3, [r7, #8]
 80088e0:	6a1b      	ldr	r3, [r3, #32]
 80088e2:	431a      	orrs	r2, r3
 80088e4:	68bb      	ldr	r3, [r7, #8]
 80088e6:	68db      	ldr	r3, [r3, #12]
 80088e8:	431a      	orrs	r2, r3
 80088ea:	68bb      	ldr	r3, [r7, #8]
 80088ec:	69db      	ldr	r3, [r3, #28]
 80088ee:	431a      	orrs	r2, r3
 80088f0:	68bb      	ldr	r3, [r7, #8]
 80088f2:	699b      	ldr	r3, [r3, #24]
 80088f4:	431a      	orrs	r2, r3
 80088f6:	68bb      	ldr	r3, [r7, #8]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	ea42 0103 	orr.w	r1, r2, r3
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	687a      	ldr	r2, [r7, #4]
 8008904:	430a      	orrs	r2, r1
 8008906:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800890e:	f000 813f 	beq.w	8008b90 <QSPI_Config+0x322>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	68ba      	ldr	r2, [r7, #8]
 8008918:	6852      	ldr	r2, [r2, #4]
 800891a:	619a      	str	r2, [r3, #24]
          CLEAR_REG(hqspi->Instance->AR);
        }
      }
    }
  }
}
 800891c:	e138      	b.n	8008b90 <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800891e:	68bb      	ldr	r3, [r7, #8]
 8008920:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008922:	68bb      	ldr	r3, [r7, #8]
 8008924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008926:	431a      	orrs	r2, r3
 8008928:	68bb      	ldr	r3, [r7, #8]
 800892a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800892c:	431a      	orrs	r2, r3
 800892e:	68bb      	ldr	r3, [r7, #8]
 8008930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008932:	431a      	orrs	r2, r3
 8008934:	68bb      	ldr	r3, [r7, #8]
 8008936:	695b      	ldr	r3, [r3, #20]
 8008938:	049b      	lsls	r3, r3, #18
 800893a:	431a      	orrs	r2, r3
 800893c:	68bb      	ldr	r3, [r7, #8]
 800893e:	691b      	ldr	r3, [r3, #16]
 8008940:	431a      	orrs	r2, r3
 8008942:	68bb      	ldr	r3, [r7, #8]
 8008944:	6a1b      	ldr	r3, [r3, #32]
 8008946:	431a      	orrs	r2, r3
 8008948:	68bb      	ldr	r3, [r7, #8]
 800894a:	69db      	ldr	r3, [r3, #28]
 800894c:	431a      	orrs	r2, r3
 800894e:	68bb      	ldr	r3, [r7, #8]
 8008950:	699b      	ldr	r3, [r3, #24]
 8008952:	431a      	orrs	r2, r3
 8008954:	68bb      	ldr	r3, [r7, #8]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	ea42 0103 	orr.w	r1, r2, r3
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	687a      	ldr	r2, [r7, #4]
 8008962:	430a      	orrs	r2, r1
 8008964:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	2200      	movs	r2, #0
 800896c:	619a      	str	r2, [r3, #24]
}
 800896e:	e10f      	b.n	8008b90 <QSPI_Config+0x322>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8008970:	68bb      	ldr	r3, [r7, #8]
 8008972:	69db      	ldr	r3, [r3, #28]
 8008974:	2b00      	cmp	r3, #0
 8008976:	d02e      	beq.n	80089d6 <QSPI_Config+0x168>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8008978:	68bb      	ldr	r3, [r7, #8]
 800897a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800897c:	68bb      	ldr	r3, [r7, #8]
 800897e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008980:	431a      	orrs	r2, r3
 8008982:	68bb      	ldr	r3, [r7, #8]
 8008984:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008986:	431a      	orrs	r2, r3
 8008988:	68bb      	ldr	r3, [r7, #8]
 800898a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800898c:	431a      	orrs	r2, r3
 800898e:	68bb      	ldr	r3, [r7, #8]
 8008990:	695b      	ldr	r3, [r3, #20]
 8008992:	049b      	lsls	r3, r3, #18
 8008994:	431a      	orrs	r2, r3
 8008996:	68bb      	ldr	r3, [r7, #8]
 8008998:	6a1b      	ldr	r3, [r3, #32]
 800899a:	431a      	orrs	r2, r3
 800899c:	68bb      	ldr	r3, [r7, #8]
 800899e:	68db      	ldr	r3, [r3, #12]
 80089a0:	431a      	orrs	r2, r3
 80089a2:	68bb      	ldr	r3, [r7, #8]
 80089a4:	69db      	ldr	r3, [r3, #28]
 80089a6:	431a      	orrs	r2, r3
 80089a8:	68bb      	ldr	r3, [r7, #8]
 80089aa:	699b      	ldr	r3, [r3, #24]
 80089ac:	431a      	orrs	r2, r3
 80089ae:	68bb      	ldr	r3, [r7, #8]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	ea42 0103 	orr.w	r1, r2, r3
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	687a      	ldr	r2, [r7, #4]
 80089bc:	430a      	orrs	r2, r1
 80089be:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80089c6:	f000 80e3 	beq.w	8008b90 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	68ba      	ldr	r2, [r7, #8]
 80089d0:	6852      	ldr	r2, [r2, #4]
 80089d2:	619a      	str	r2, [r3, #24]
}
 80089d4:	e0dc      	b.n	8008b90 <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80089d6:	68bb      	ldr	r3, [r7, #8]
 80089d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089da:	68bb      	ldr	r3, [r7, #8]
 80089dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089de:	431a      	orrs	r2, r3
 80089e0:	68bb      	ldr	r3, [r7, #8]
 80089e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089e4:	431a      	orrs	r2, r3
 80089e6:	68bb      	ldr	r3, [r7, #8]
 80089e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089ea:	431a      	orrs	r2, r3
 80089ec:	68bb      	ldr	r3, [r7, #8]
 80089ee:	695b      	ldr	r3, [r3, #20]
 80089f0:	049b      	lsls	r3, r3, #18
 80089f2:	431a      	orrs	r2, r3
 80089f4:	68bb      	ldr	r3, [r7, #8]
 80089f6:	6a1b      	ldr	r3, [r3, #32]
 80089f8:	431a      	orrs	r2, r3
 80089fa:	68bb      	ldr	r3, [r7, #8]
 80089fc:	69db      	ldr	r3, [r3, #28]
 80089fe:	431a      	orrs	r2, r3
 8008a00:	68bb      	ldr	r3, [r7, #8]
 8008a02:	699b      	ldr	r3, [r3, #24]
 8008a04:	431a      	orrs	r2, r3
 8008a06:	68bb      	ldr	r3, [r7, #8]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	ea42 0103 	orr.w	r1, r2, r3
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	687a      	ldr	r2, [r7, #4]
 8008a14:	430a      	orrs	r2, r1
 8008a16:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	619a      	str	r2, [r3, #24]
}
 8008a20:	e0b6      	b.n	8008b90 <QSPI_Config+0x322>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8008a22:	68bb      	ldr	r3, [r7, #8]
 8008a24:	6a1b      	ldr	r3, [r3, #32]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d05d      	beq.n	8008ae6 <QSPI_Config+0x278>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	68ba      	ldr	r2, [r7, #8]
 8008a30:	6892      	ldr	r2, [r2, #8]
 8008a32:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8008a34:	68bb      	ldr	r3, [r7, #8]
 8008a36:	69db      	ldr	r3, [r3, #28]
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d02e      	beq.n	8008a9a <QSPI_Config+0x22c>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8008a3c:	68bb      	ldr	r3, [r7, #8]
 8008a3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a40:	68bb      	ldr	r3, [r7, #8]
 8008a42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a44:	431a      	orrs	r2, r3
 8008a46:	68bb      	ldr	r3, [r7, #8]
 8008a48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a4a:	431a      	orrs	r2, r3
 8008a4c:	68bb      	ldr	r3, [r7, #8]
 8008a4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a50:	431a      	orrs	r2, r3
 8008a52:	68bb      	ldr	r3, [r7, #8]
 8008a54:	695b      	ldr	r3, [r3, #20]
 8008a56:	049b      	lsls	r3, r3, #18
 8008a58:	431a      	orrs	r2, r3
 8008a5a:	68bb      	ldr	r3, [r7, #8]
 8008a5c:	691b      	ldr	r3, [r3, #16]
 8008a5e:	431a      	orrs	r2, r3
 8008a60:	68bb      	ldr	r3, [r7, #8]
 8008a62:	6a1b      	ldr	r3, [r3, #32]
 8008a64:	431a      	orrs	r2, r3
 8008a66:	68bb      	ldr	r3, [r7, #8]
 8008a68:	68db      	ldr	r3, [r3, #12]
 8008a6a:	431a      	orrs	r2, r3
 8008a6c:	68bb      	ldr	r3, [r7, #8]
 8008a6e:	69db      	ldr	r3, [r3, #28]
 8008a70:	431a      	orrs	r2, r3
 8008a72:	68bb      	ldr	r3, [r7, #8]
 8008a74:	699b      	ldr	r3, [r3, #24]
 8008a76:	ea42 0103 	orr.w	r1, r2, r3
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	687a      	ldr	r2, [r7, #4]
 8008a80:	430a      	orrs	r2, r1
 8008a82:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8008a8a:	f000 8081 	beq.w	8008b90 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	68ba      	ldr	r2, [r7, #8]
 8008a94:	6852      	ldr	r2, [r2, #4]
 8008a96:	619a      	str	r2, [r3, #24]
}
 8008a98:	e07a      	b.n	8008b90 <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8008a9a:	68bb      	ldr	r3, [r7, #8]
 8008a9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a9e:	68bb      	ldr	r3, [r7, #8]
 8008aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008aa2:	431a      	orrs	r2, r3
 8008aa4:	68bb      	ldr	r3, [r7, #8]
 8008aa6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008aa8:	431a      	orrs	r2, r3
 8008aaa:	68bb      	ldr	r3, [r7, #8]
 8008aac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008aae:	431a      	orrs	r2, r3
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	695b      	ldr	r3, [r3, #20]
 8008ab4:	049b      	lsls	r3, r3, #18
 8008ab6:	431a      	orrs	r2, r3
 8008ab8:	68bb      	ldr	r3, [r7, #8]
 8008aba:	691b      	ldr	r3, [r3, #16]
 8008abc:	431a      	orrs	r2, r3
 8008abe:	68bb      	ldr	r3, [r7, #8]
 8008ac0:	6a1b      	ldr	r3, [r3, #32]
 8008ac2:	431a      	orrs	r2, r3
 8008ac4:	68bb      	ldr	r3, [r7, #8]
 8008ac6:	69db      	ldr	r3, [r3, #28]
 8008ac8:	431a      	orrs	r2, r3
 8008aca:	68bb      	ldr	r3, [r7, #8]
 8008acc:	699b      	ldr	r3, [r3, #24]
 8008ace:	ea42 0103 	orr.w	r1, r2, r3
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	687a      	ldr	r2, [r7, #4]
 8008ad8:	430a      	orrs	r2, r1
 8008ada:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	619a      	str	r2, [r3, #24]
}
 8008ae4:	e054      	b.n	8008b90 <QSPI_Config+0x322>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8008ae6:	68bb      	ldr	r3, [r7, #8]
 8008ae8:	69db      	ldr	r3, [r3, #28]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d02a      	beq.n	8008b44 <QSPI_Config+0x2d6>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8008aee:	68bb      	ldr	r3, [r7, #8]
 8008af0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008af6:	431a      	orrs	r2, r3
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008afc:	431a      	orrs	r2, r3
 8008afe:	68bb      	ldr	r3, [r7, #8]
 8008b00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b02:	431a      	orrs	r2, r3
 8008b04:	68bb      	ldr	r3, [r7, #8]
 8008b06:	695b      	ldr	r3, [r3, #20]
 8008b08:	049b      	lsls	r3, r3, #18
 8008b0a:	431a      	orrs	r2, r3
 8008b0c:	68bb      	ldr	r3, [r7, #8]
 8008b0e:	6a1b      	ldr	r3, [r3, #32]
 8008b10:	431a      	orrs	r2, r3
 8008b12:	68bb      	ldr	r3, [r7, #8]
 8008b14:	68db      	ldr	r3, [r3, #12]
 8008b16:	431a      	orrs	r2, r3
 8008b18:	68bb      	ldr	r3, [r7, #8]
 8008b1a:	69db      	ldr	r3, [r3, #28]
 8008b1c:	431a      	orrs	r2, r3
 8008b1e:	68bb      	ldr	r3, [r7, #8]
 8008b20:	699b      	ldr	r3, [r3, #24]
 8008b22:	ea42 0103 	orr.w	r1, r2, r3
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	687a      	ldr	r2, [r7, #4]
 8008b2c:	430a      	orrs	r2, r1
 8008b2e:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8008b36:	d02b      	beq.n	8008b90 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	68ba      	ldr	r2, [r7, #8]
 8008b3e:	6852      	ldr	r2, [r2, #4]
 8008b40:	619a      	str	r2, [r3, #24]
}
 8008b42:	e025      	b.n	8008b90 <QSPI_Config+0x322>
        if (cmd->DataMode != QSPI_DATA_NONE)
 8008b44:	68bb      	ldr	r3, [r7, #8]
 8008b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d021      	beq.n	8008b90 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8008b4c:	68bb      	ldr	r3, [r7, #8]
 8008b4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b50:	68bb      	ldr	r3, [r7, #8]
 8008b52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b54:	431a      	orrs	r2, r3
 8008b56:	68bb      	ldr	r3, [r7, #8]
 8008b58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b5a:	431a      	orrs	r2, r3
 8008b5c:	68bb      	ldr	r3, [r7, #8]
 8008b5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b60:	431a      	orrs	r2, r3
 8008b62:	68bb      	ldr	r3, [r7, #8]
 8008b64:	695b      	ldr	r3, [r3, #20]
 8008b66:	049b      	lsls	r3, r3, #18
 8008b68:	431a      	orrs	r2, r3
 8008b6a:	68bb      	ldr	r3, [r7, #8]
 8008b6c:	6a1b      	ldr	r3, [r3, #32]
 8008b6e:	431a      	orrs	r2, r3
 8008b70:	68bb      	ldr	r3, [r7, #8]
 8008b72:	69db      	ldr	r3, [r3, #28]
 8008b74:	431a      	orrs	r2, r3
 8008b76:	68bb      	ldr	r3, [r7, #8]
 8008b78:	699b      	ldr	r3, [r3, #24]
 8008b7a:	ea42 0103 	orr.w	r1, r2, r3
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	687a      	ldr	r2, [r7, #4]
 8008b84:	430a      	orrs	r2, r1
 8008b86:	615a      	str	r2, [r3, #20]
          CLEAR_REG(hqspi->Instance->AR);
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	619a      	str	r2, [r3, #24]
}
 8008b90:	bf00      	nop
 8008b92:	3714      	adds	r7, #20
 8008b94:	46bd      	mov	sp, r7
 8008b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9a:	4770      	bx	lr

08008b9c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008b9c:	b580      	push	{r7, lr}
 8008b9e:	b08c      	sub	sp, #48	@ 0x30
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d102      	bne.n	8008bb0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8008baa:	2301      	movs	r3, #1
 8008bac:	f000 bc48 	b.w	8009440 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	f003 0301 	and.w	r3, r3, #1
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	f000 8088 	beq.w	8008cce <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008bbe:	4b99      	ldr	r3, [pc, #612]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008bc0:	691b      	ldr	r3, [r3, #16]
 8008bc2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008bc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008bc8:	4b96      	ldr	r3, [pc, #600]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bcc:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8008bce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bd0:	2b10      	cmp	r3, #16
 8008bd2:	d007      	beq.n	8008be4 <HAL_RCC_OscConfig+0x48>
 8008bd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bd6:	2b18      	cmp	r3, #24
 8008bd8:	d111      	bne.n	8008bfe <HAL_RCC_OscConfig+0x62>
 8008bda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bdc:	f003 0303 	and.w	r3, r3, #3
 8008be0:	2b02      	cmp	r3, #2
 8008be2:	d10c      	bne.n	8008bfe <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008be4:	4b8f      	ldr	r3, [pc, #572]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d06d      	beq.n	8008ccc <HAL_RCC_OscConfig+0x130>
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	685b      	ldr	r3, [r3, #4]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d169      	bne.n	8008ccc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	f000 bc21 	b.w	8009440 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	685b      	ldr	r3, [r3, #4]
 8008c02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008c06:	d106      	bne.n	8008c16 <HAL_RCC_OscConfig+0x7a>
 8008c08:	4b86      	ldr	r3, [pc, #536]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	4a85      	ldr	r2, [pc, #532]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008c0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008c12:	6013      	str	r3, [r2, #0]
 8008c14:	e02e      	b.n	8008c74 <HAL_RCC_OscConfig+0xd8>
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	685b      	ldr	r3, [r3, #4]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d10c      	bne.n	8008c38 <HAL_RCC_OscConfig+0x9c>
 8008c1e:	4b81      	ldr	r3, [pc, #516]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	4a80      	ldr	r2, [pc, #512]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008c24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008c28:	6013      	str	r3, [r2, #0]
 8008c2a:	4b7e      	ldr	r3, [pc, #504]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	4a7d      	ldr	r2, [pc, #500]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008c30:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008c34:	6013      	str	r3, [r2, #0]
 8008c36:	e01d      	b.n	8008c74 <HAL_RCC_OscConfig+0xd8>
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	685b      	ldr	r3, [r3, #4]
 8008c3c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008c40:	d10c      	bne.n	8008c5c <HAL_RCC_OscConfig+0xc0>
 8008c42:	4b78      	ldr	r3, [pc, #480]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	4a77      	ldr	r2, [pc, #476]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008c48:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008c4c:	6013      	str	r3, [r2, #0]
 8008c4e:	4b75      	ldr	r3, [pc, #468]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	4a74      	ldr	r2, [pc, #464]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008c54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008c58:	6013      	str	r3, [r2, #0]
 8008c5a:	e00b      	b.n	8008c74 <HAL_RCC_OscConfig+0xd8>
 8008c5c:	4b71      	ldr	r3, [pc, #452]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	4a70      	ldr	r2, [pc, #448]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008c62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008c66:	6013      	str	r3, [r2, #0]
 8008c68:	4b6e      	ldr	r3, [pc, #440]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	4a6d      	ldr	r2, [pc, #436]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008c6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008c72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	685b      	ldr	r3, [r3, #4]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d013      	beq.n	8008ca4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c7c:	f7fb fa9e 	bl	80041bc <HAL_GetTick>
 8008c80:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008c82:	e008      	b.n	8008c96 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008c84:	f7fb fa9a 	bl	80041bc <HAL_GetTick>
 8008c88:	4602      	mov	r2, r0
 8008c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c8c:	1ad3      	subs	r3, r2, r3
 8008c8e:	2b64      	cmp	r3, #100	@ 0x64
 8008c90:	d901      	bls.n	8008c96 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008c92:	2303      	movs	r3, #3
 8008c94:	e3d4      	b.n	8009440 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008c96:	4b63      	ldr	r3, [pc, #396]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d0f0      	beq.n	8008c84 <HAL_RCC_OscConfig+0xe8>
 8008ca2:	e014      	b.n	8008cce <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ca4:	f7fb fa8a 	bl	80041bc <HAL_GetTick>
 8008ca8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008caa:	e008      	b.n	8008cbe <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008cac:	f7fb fa86 	bl	80041bc <HAL_GetTick>
 8008cb0:	4602      	mov	r2, r0
 8008cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cb4:	1ad3      	subs	r3, r2, r3
 8008cb6:	2b64      	cmp	r3, #100	@ 0x64
 8008cb8:	d901      	bls.n	8008cbe <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8008cba:	2303      	movs	r3, #3
 8008cbc:	e3c0      	b.n	8009440 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008cbe:	4b59      	ldr	r3, [pc, #356]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d1f0      	bne.n	8008cac <HAL_RCC_OscConfig+0x110>
 8008cca:	e000      	b.n	8008cce <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008ccc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	f003 0302 	and.w	r3, r3, #2
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	f000 80ca 	beq.w	8008e70 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008cdc:	4b51      	ldr	r3, [pc, #324]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008cde:	691b      	ldr	r3, [r3, #16]
 8008ce0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008ce4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008ce6:	4b4f      	ldr	r3, [pc, #316]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008ce8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cea:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8008cec:	6a3b      	ldr	r3, [r7, #32]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d007      	beq.n	8008d02 <HAL_RCC_OscConfig+0x166>
 8008cf2:	6a3b      	ldr	r3, [r7, #32]
 8008cf4:	2b18      	cmp	r3, #24
 8008cf6:	d156      	bne.n	8008da6 <HAL_RCC_OscConfig+0x20a>
 8008cf8:	69fb      	ldr	r3, [r7, #28]
 8008cfa:	f003 0303 	and.w	r3, r3, #3
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d151      	bne.n	8008da6 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008d02:	4b48      	ldr	r3, [pc, #288]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	f003 0304 	and.w	r3, r3, #4
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d005      	beq.n	8008d1a <HAL_RCC_OscConfig+0x17e>
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	68db      	ldr	r3, [r3, #12]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d101      	bne.n	8008d1a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8008d16:	2301      	movs	r3, #1
 8008d18:	e392      	b.n	8009440 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008d1a:	4b42      	ldr	r3, [pc, #264]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f023 0219 	bic.w	r2, r3, #25
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	68db      	ldr	r3, [r3, #12]
 8008d26:	493f      	ldr	r1, [pc, #252]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008d28:	4313      	orrs	r3, r2
 8008d2a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d2c:	f7fb fa46 	bl	80041bc <HAL_GetTick>
 8008d30:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008d32:	e008      	b.n	8008d46 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008d34:	f7fb fa42 	bl	80041bc <HAL_GetTick>
 8008d38:	4602      	mov	r2, r0
 8008d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d3c:	1ad3      	subs	r3, r2, r3
 8008d3e:	2b02      	cmp	r3, #2
 8008d40:	d901      	bls.n	8008d46 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8008d42:	2303      	movs	r3, #3
 8008d44:	e37c      	b.n	8009440 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008d46:	4b37      	ldr	r3, [pc, #220]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	f003 0304 	and.w	r3, r3, #4
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d0f0      	beq.n	8008d34 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008d52:	f7fb fa63 	bl	800421c <HAL_GetREVID>
 8008d56:	4603      	mov	r3, r0
 8008d58:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008d5c:	4293      	cmp	r3, r2
 8008d5e:	d817      	bhi.n	8008d90 <HAL_RCC_OscConfig+0x1f4>
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	691b      	ldr	r3, [r3, #16]
 8008d64:	2b40      	cmp	r3, #64	@ 0x40
 8008d66:	d108      	bne.n	8008d7a <HAL_RCC_OscConfig+0x1de>
 8008d68:	4b2e      	ldr	r3, [pc, #184]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008d6a:	685b      	ldr	r3, [r3, #4]
 8008d6c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8008d70:	4a2c      	ldr	r2, [pc, #176]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008d72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008d76:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008d78:	e07a      	b.n	8008e70 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008d7a:	4b2a      	ldr	r3, [pc, #168]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008d7c:	685b      	ldr	r3, [r3, #4]
 8008d7e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	691b      	ldr	r3, [r3, #16]
 8008d86:	031b      	lsls	r3, r3, #12
 8008d88:	4926      	ldr	r1, [pc, #152]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008d8a:	4313      	orrs	r3, r2
 8008d8c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008d8e:	e06f      	b.n	8008e70 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008d90:	4b24      	ldr	r3, [pc, #144]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008d92:	685b      	ldr	r3, [r3, #4]
 8008d94:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	691b      	ldr	r3, [r3, #16]
 8008d9c:	061b      	lsls	r3, r3, #24
 8008d9e:	4921      	ldr	r1, [pc, #132]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008da0:	4313      	orrs	r3, r2
 8008da2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008da4:	e064      	b.n	8008e70 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	68db      	ldr	r3, [r3, #12]
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d047      	beq.n	8008e3e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008dae:	4b1d      	ldr	r3, [pc, #116]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f023 0219 	bic.w	r2, r3, #25
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	68db      	ldr	r3, [r3, #12]
 8008dba:	491a      	ldr	r1, [pc, #104]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008dbc:	4313      	orrs	r3, r2
 8008dbe:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008dc0:	f7fb f9fc 	bl	80041bc <HAL_GetTick>
 8008dc4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008dc6:	e008      	b.n	8008dda <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008dc8:	f7fb f9f8 	bl	80041bc <HAL_GetTick>
 8008dcc:	4602      	mov	r2, r0
 8008dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dd0:	1ad3      	subs	r3, r2, r3
 8008dd2:	2b02      	cmp	r3, #2
 8008dd4:	d901      	bls.n	8008dda <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8008dd6:	2303      	movs	r3, #3
 8008dd8:	e332      	b.n	8009440 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008dda:	4b12      	ldr	r3, [pc, #72]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	f003 0304 	and.w	r3, r3, #4
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d0f0      	beq.n	8008dc8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008de6:	f7fb fa19 	bl	800421c <HAL_GetREVID>
 8008dea:	4603      	mov	r3, r0
 8008dec:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008df0:	4293      	cmp	r3, r2
 8008df2:	d819      	bhi.n	8008e28 <HAL_RCC_OscConfig+0x28c>
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	691b      	ldr	r3, [r3, #16]
 8008df8:	2b40      	cmp	r3, #64	@ 0x40
 8008dfa:	d108      	bne.n	8008e0e <HAL_RCC_OscConfig+0x272>
 8008dfc:	4b09      	ldr	r3, [pc, #36]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008dfe:	685b      	ldr	r3, [r3, #4]
 8008e00:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8008e04:	4a07      	ldr	r2, [pc, #28]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008e06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008e0a:	6053      	str	r3, [r2, #4]
 8008e0c:	e030      	b.n	8008e70 <HAL_RCC_OscConfig+0x2d4>
 8008e0e:	4b05      	ldr	r3, [pc, #20]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008e10:	685b      	ldr	r3, [r3, #4]
 8008e12:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	691b      	ldr	r3, [r3, #16]
 8008e1a:	031b      	lsls	r3, r3, #12
 8008e1c:	4901      	ldr	r1, [pc, #4]	@ (8008e24 <HAL_RCC_OscConfig+0x288>)
 8008e1e:	4313      	orrs	r3, r2
 8008e20:	604b      	str	r3, [r1, #4]
 8008e22:	e025      	b.n	8008e70 <HAL_RCC_OscConfig+0x2d4>
 8008e24:	58024400 	.word	0x58024400
 8008e28:	4b9a      	ldr	r3, [pc, #616]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 8008e2a:	685b      	ldr	r3, [r3, #4]
 8008e2c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	691b      	ldr	r3, [r3, #16]
 8008e34:	061b      	lsls	r3, r3, #24
 8008e36:	4997      	ldr	r1, [pc, #604]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 8008e38:	4313      	orrs	r3, r2
 8008e3a:	604b      	str	r3, [r1, #4]
 8008e3c:	e018      	b.n	8008e70 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008e3e:	4b95      	ldr	r3, [pc, #596]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	4a94      	ldr	r2, [pc, #592]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 8008e44:	f023 0301 	bic.w	r3, r3, #1
 8008e48:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e4a:	f7fb f9b7 	bl	80041bc <HAL_GetTick>
 8008e4e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008e50:	e008      	b.n	8008e64 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008e52:	f7fb f9b3 	bl	80041bc <HAL_GetTick>
 8008e56:	4602      	mov	r2, r0
 8008e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e5a:	1ad3      	subs	r3, r2, r3
 8008e5c:	2b02      	cmp	r3, #2
 8008e5e:	d901      	bls.n	8008e64 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8008e60:	2303      	movs	r3, #3
 8008e62:	e2ed      	b.n	8009440 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008e64:	4b8b      	ldr	r3, [pc, #556]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	f003 0304 	and.w	r3, r3, #4
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d1f0      	bne.n	8008e52 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	f003 0310 	and.w	r3, r3, #16
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	f000 80a9 	beq.w	8008fd0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008e7e:	4b85      	ldr	r3, [pc, #532]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 8008e80:	691b      	ldr	r3, [r3, #16]
 8008e82:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008e86:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008e88:	4b82      	ldr	r3, [pc, #520]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 8008e8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e8c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8008e8e:	69bb      	ldr	r3, [r7, #24]
 8008e90:	2b08      	cmp	r3, #8
 8008e92:	d007      	beq.n	8008ea4 <HAL_RCC_OscConfig+0x308>
 8008e94:	69bb      	ldr	r3, [r7, #24]
 8008e96:	2b18      	cmp	r3, #24
 8008e98:	d13a      	bne.n	8008f10 <HAL_RCC_OscConfig+0x374>
 8008e9a:	697b      	ldr	r3, [r7, #20]
 8008e9c:	f003 0303 	and.w	r3, r3, #3
 8008ea0:	2b01      	cmp	r3, #1
 8008ea2:	d135      	bne.n	8008f10 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008ea4:	4b7b      	ldr	r3, [pc, #492]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d005      	beq.n	8008ebc <HAL_RCC_OscConfig+0x320>
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	69db      	ldr	r3, [r3, #28]
 8008eb4:	2b80      	cmp	r3, #128	@ 0x80
 8008eb6:	d001      	beq.n	8008ebc <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8008eb8:	2301      	movs	r3, #1
 8008eba:	e2c1      	b.n	8009440 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008ebc:	f7fb f9ae 	bl	800421c <HAL_GetREVID>
 8008ec0:	4603      	mov	r3, r0
 8008ec2:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008ec6:	4293      	cmp	r3, r2
 8008ec8:	d817      	bhi.n	8008efa <HAL_RCC_OscConfig+0x35e>
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	6a1b      	ldr	r3, [r3, #32]
 8008ece:	2b20      	cmp	r3, #32
 8008ed0:	d108      	bne.n	8008ee4 <HAL_RCC_OscConfig+0x348>
 8008ed2:	4b70      	ldr	r3, [pc, #448]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 8008ed4:	685b      	ldr	r3, [r3, #4]
 8008ed6:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8008eda:	4a6e      	ldr	r2, [pc, #440]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 8008edc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008ee0:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008ee2:	e075      	b.n	8008fd0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008ee4:	4b6b      	ldr	r3, [pc, #428]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 8008ee6:	685b      	ldr	r3, [r3, #4]
 8008ee8:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	6a1b      	ldr	r3, [r3, #32]
 8008ef0:	069b      	lsls	r3, r3, #26
 8008ef2:	4968      	ldr	r1, [pc, #416]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 8008ef4:	4313      	orrs	r3, r2
 8008ef6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008ef8:	e06a      	b.n	8008fd0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008efa:	4b66      	ldr	r3, [pc, #408]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 8008efc:	68db      	ldr	r3, [r3, #12]
 8008efe:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	6a1b      	ldr	r3, [r3, #32]
 8008f06:	061b      	lsls	r3, r3, #24
 8008f08:	4962      	ldr	r1, [pc, #392]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 8008f0a:	4313      	orrs	r3, r2
 8008f0c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008f0e:	e05f      	b.n	8008fd0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	69db      	ldr	r3, [r3, #28]
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d042      	beq.n	8008f9e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8008f18:	4b5e      	ldr	r3, [pc, #376]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	4a5d      	ldr	r2, [pc, #372]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 8008f1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f24:	f7fb f94a 	bl	80041bc <HAL_GetTick>
 8008f28:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008f2a:	e008      	b.n	8008f3e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008f2c:	f7fb f946 	bl	80041bc <HAL_GetTick>
 8008f30:	4602      	mov	r2, r0
 8008f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f34:	1ad3      	subs	r3, r2, r3
 8008f36:	2b02      	cmp	r3, #2
 8008f38:	d901      	bls.n	8008f3e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8008f3a:	2303      	movs	r3, #3
 8008f3c:	e280      	b.n	8009440 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008f3e:	4b55      	ldr	r3, [pc, #340]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d0f0      	beq.n	8008f2c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008f4a:	f7fb f967 	bl	800421c <HAL_GetREVID>
 8008f4e:	4603      	mov	r3, r0
 8008f50:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008f54:	4293      	cmp	r3, r2
 8008f56:	d817      	bhi.n	8008f88 <HAL_RCC_OscConfig+0x3ec>
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	6a1b      	ldr	r3, [r3, #32]
 8008f5c:	2b20      	cmp	r3, #32
 8008f5e:	d108      	bne.n	8008f72 <HAL_RCC_OscConfig+0x3d6>
 8008f60:	4b4c      	ldr	r3, [pc, #304]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 8008f62:	685b      	ldr	r3, [r3, #4]
 8008f64:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8008f68:	4a4a      	ldr	r2, [pc, #296]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 8008f6a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008f6e:	6053      	str	r3, [r2, #4]
 8008f70:	e02e      	b.n	8008fd0 <HAL_RCC_OscConfig+0x434>
 8008f72:	4b48      	ldr	r3, [pc, #288]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 8008f74:	685b      	ldr	r3, [r3, #4]
 8008f76:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	6a1b      	ldr	r3, [r3, #32]
 8008f7e:	069b      	lsls	r3, r3, #26
 8008f80:	4944      	ldr	r1, [pc, #272]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 8008f82:	4313      	orrs	r3, r2
 8008f84:	604b      	str	r3, [r1, #4]
 8008f86:	e023      	b.n	8008fd0 <HAL_RCC_OscConfig+0x434>
 8008f88:	4b42      	ldr	r3, [pc, #264]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 8008f8a:	68db      	ldr	r3, [r3, #12]
 8008f8c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	6a1b      	ldr	r3, [r3, #32]
 8008f94:	061b      	lsls	r3, r3, #24
 8008f96:	493f      	ldr	r1, [pc, #252]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 8008f98:	4313      	orrs	r3, r2
 8008f9a:	60cb      	str	r3, [r1, #12]
 8008f9c:	e018      	b.n	8008fd0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8008f9e:	4b3d      	ldr	r3, [pc, #244]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	4a3c      	ldr	r2, [pc, #240]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 8008fa4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008fa8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008faa:	f7fb f907 	bl	80041bc <HAL_GetTick>
 8008fae:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008fb0:	e008      	b.n	8008fc4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008fb2:	f7fb f903 	bl	80041bc <HAL_GetTick>
 8008fb6:	4602      	mov	r2, r0
 8008fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fba:	1ad3      	subs	r3, r2, r3
 8008fbc:	2b02      	cmp	r3, #2
 8008fbe:	d901      	bls.n	8008fc4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008fc0:	2303      	movs	r3, #3
 8008fc2:	e23d      	b.n	8009440 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008fc4:	4b33      	ldr	r3, [pc, #204]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d1f0      	bne.n	8008fb2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	f003 0308 	and.w	r3, r3, #8
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d036      	beq.n	800904a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	695b      	ldr	r3, [r3, #20]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d019      	beq.n	8009018 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008fe4:	4b2b      	ldr	r3, [pc, #172]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 8008fe6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008fe8:	4a2a      	ldr	r2, [pc, #168]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 8008fea:	f043 0301 	orr.w	r3, r3, #1
 8008fee:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ff0:	f7fb f8e4 	bl	80041bc <HAL_GetTick>
 8008ff4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008ff6:	e008      	b.n	800900a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008ff8:	f7fb f8e0 	bl	80041bc <HAL_GetTick>
 8008ffc:	4602      	mov	r2, r0
 8008ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009000:	1ad3      	subs	r3, r2, r3
 8009002:	2b02      	cmp	r3, #2
 8009004:	d901      	bls.n	800900a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8009006:	2303      	movs	r3, #3
 8009008:	e21a      	b.n	8009440 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800900a:	4b22      	ldr	r3, [pc, #136]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 800900c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800900e:	f003 0302 	and.w	r3, r3, #2
 8009012:	2b00      	cmp	r3, #0
 8009014:	d0f0      	beq.n	8008ff8 <HAL_RCC_OscConfig+0x45c>
 8009016:	e018      	b.n	800904a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009018:	4b1e      	ldr	r3, [pc, #120]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 800901a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800901c:	4a1d      	ldr	r2, [pc, #116]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 800901e:	f023 0301 	bic.w	r3, r3, #1
 8009022:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009024:	f7fb f8ca 	bl	80041bc <HAL_GetTick>
 8009028:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800902a:	e008      	b.n	800903e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800902c:	f7fb f8c6 	bl	80041bc <HAL_GetTick>
 8009030:	4602      	mov	r2, r0
 8009032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009034:	1ad3      	subs	r3, r2, r3
 8009036:	2b02      	cmp	r3, #2
 8009038:	d901      	bls.n	800903e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800903a:	2303      	movs	r3, #3
 800903c:	e200      	b.n	8009440 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800903e:	4b15      	ldr	r3, [pc, #84]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 8009040:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009042:	f003 0302 	and.w	r3, r3, #2
 8009046:	2b00      	cmp	r3, #0
 8009048:	d1f0      	bne.n	800902c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	f003 0320 	and.w	r3, r3, #32
 8009052:	2b00      	cmp	r3, #0
 8009054:	d039      	beq.n	80090ca <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	699b      	ldr	r3, [r3, #24]
 800905a:	2b00      	cmp	r3, #0
 800905c:	d01c      	beq.n	8009098 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800905e:	4b0d      	ldr	r3, [pc, #52]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	4a0c      	ldr	r2, [pc, #48]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 8009064:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8009068:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800906a:	f7fb f8a7 	bl	80041bc <HAL_GetTick>
 800906e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009070:	e008      	b.n	8009084 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009072:	f7fb f8a3 	bl	80041bc <HAL_GetTick>
 8009076:	4602      	mov	r2, r0
 8009078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800907a:	1ad3      	subs	r3, r2, r3
 800907c:	2b02      	cmp	r3, #2
 800907e:	d901      	bls.n	8009084 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8009080:	2303      	movs	r3, #3
 8009082:	e1dd      	b.n	8009440 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009084:	4b03      	ldr	r3, [pc, #12]	@ (8009094 <HAL_RCC_OscConfig+0x4f8>)
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800908c:	2b00      	cmp	r3, #0
 800908e:	d0f0      	beq.n	8009072 <HAL_RCC_OscConfig+0x4d6>
 8009090:	e01b      	b.n	80090ca <HAL_RCC_OscConfig+0x52e>
 8009092:	bf00      	nop
 8009094:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009098:	4b9b      	ldr	r3, [pc, #620]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	4a9a      	ldr	r2, [pc, #616]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 800909e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80090a2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80090a4:	f7fb f88a 	bl	80041bc <HAL_GetTick>
 80090a8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80090aa:	e008      	b.n	80090be <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80090ac:	f7fb f886 	bl	80041bc <HAL_GetTick>
 80090b0:	4602      	mov	r2, r0
 80090b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090b4:	1ad3      	subs	r3, r2, r3
 80090b6:	2b02      	cmp	r3, #2
 80090b8:	d901      	bls.n	80090be <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80090ba:	2303      	movs	r3, #3
 80090bc:	e1c0      	b.n	8009440 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80090be:	4b92      	ldr	r3, [pc, #584]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d1f0      	bne.n	80090ac <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	f003 0304 	and.w	r3, r3, #4
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	f000 8081 	beq.w	80091da <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80090d8:	4b8c      	ldr	r3, [pc, #560]	@ (800930c <HAL_RCC_OscConfig+0x770>)
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	4a8b      	ldr	r2, [pc, #556]	@ (800930c <HAL_RCC_OscConfig+0x770>)
 80090de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80090e2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80090e4:	f7fb f86a 	bl	80041bc <HAL_GetTick>
 80090e8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80090ea:	e008      	b.n	80090fe <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80090ec:	f7fb f866 	bl	80041bc <HAL_GetTick>
 80090f0:	4602      	mov	r2, r0
 80090f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090f4:	1ad3      	subs	r3, r2, r3
 80090f6:	2b64      	cmp	r3, #100	@ 0x64
 80090f8:	d901      	bls.n	80090fe <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80090fa:	2303      	movs	r3, #3
 80090fc:	e1a0      	b.n	8009440 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80090fe:	4b83      	ldr	r3, [pc, #524]	@ (800930c <HAL_RCC_OscConfig+0x770>)
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009106:	2b00      	cmp	r3, #0
 8009108:	d0f0      	beq.n	80090ec <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	689b      	ldr	r3, [r3, #8]
 800910e:	2b01      	cmp	r3, #1
 8009110:	d106      	bne.n	8009120 <HAL_RCC_OscConfig+0x584>
 8009112:	4b7d      	ldr	r3, [pc, #500]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 8009114:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009116:	4a7c      	ldr	r2, [pc, #496]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 8009118:	f043 0301 	orr.w	r3, r3, #1
 800911c:	6713      	str	r3, [r2, #112]	@ 0x70
 800911e:	e02d      	b.n	800917c <HAL_RCC_OscConfig+0x5e0>
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	689b      	ldr	r3, [r3, #8]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d10c      	bne.n	8009142 <HAL_RCC_OscConfig+0x5a6>
 8009128:	4b77      	ldr	r3, [pc, #476]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 800912a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800912c:	4a76      	ldr	r2, [pc, #472]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 800912e:	f023 0301 	bic.w	r3, r3, #1
 8009132:	6713      	str	r3, [r2, #112]	@ 0x70
 8009134:	4b74      	ldr	r3, [pc, #464]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 8009136:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009138:	4a73      	ldr	r2, [pc, #460]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 800913a:	f023 0304 	bic.w	r3, r3, #4
 800913e:	6713      	str	r3, [r2, #112]	@ 0x70
 8009140:	e01c      	b.n	800917c <HAL_RCC_OscConfig+0x5e0>
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	689b      	ldr	r3, [r3, #8]
 8009146:	2b05      	cmp	r3, #5
 8009148:	d10c      	bne.n	8009164 <HAL_RCC_OscConfig+0x5c8>
 800914a:	4b6f      	ldr	r3, [pc, #444]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 800914c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800914e:	4a6e      	ldr	r2, [pc, #440]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 8009150:	f043 0304 	orr.w	r3, r3, #4
 8009154:	6713      	str	r3, [r2, #112]	@ 0x70
 8009156:	4b6c      	ldr	r3, [pc, #432]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 8009158:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800915a:	4a6b      	ldr	r2, [pc, #428]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 800915c:	f043 0301 	orr.w	r3, r3, #1
 8009160:	6713      	str	r3, [r2, #112]	@ 0x70
 8009162:	e00b      	b.n	800917c <HAL_RCC_OscConfig+0x5e0>
 8009164:	4b68      	ldr	r3, [pc, #416]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 8009166:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009168:	4a67      	ldr	r2, [pc, #412]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 800916a:	f023 0301 	bic.w	r3, r3, #1
 800916e:	6713      	str	r3, [r2, #112]	@ 0x70
 8009170:	4b65      	ldr	r3, [pc, #404]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 8009172:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009174:	4a64      	ldr	r2, [pc, #400]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 8009176:	f023 0304 	bic.w	r3, r3, #4
 800917a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	689b      	ldr	r3, [r3, #8]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d015      	beq.n	80091b0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009184:	f7fb f81a 	bl	80041bc <HAL_GetTick>
 8009188:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800918a:	e00a      	b.n	80091a2 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800918c:	f7fb f816 	bl	80041bc <HAL_GetTick>
 8009190:	4602      	mov	r2, r0
 8009192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009194:	1ad3      	subs	r3, r2, r3
 8009196:	f241 3288 	movw	r2, #5000	@ 0x1388
 800919a:	4293      	cmp	r3, r2
 800919c:	d901      	bls.n	80091a2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800919e:	2303      	movs	r3, #3
 80091a0:	e14e      	b.n	8009440 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80091a2:	4b59      	ldr	r3, [pc, #356]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 80091a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80091a6:	f003 0302 	and.w	r3, r3, #2
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d0ee      	beq.n	800918c <HAL_RCC_OscConfig+0x5f0>
 80091ae:	e014      	b.n	80091da <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80091b0:	f7fb f804 	bl	80041bc <HAL_GetTick>
 80091b4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80091b6:	e00a      	b.n	80091ce <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80091b8:	f7fb f800 	bl	80041bc <HAL_GetTick>
 80091bc:	4602      	mov	r2, r0
 80091be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091c0:	1ad3      	subs	r3, r2, r3
 80091c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80091c6:	4293      	cmp	r3, r2
 80091c8:	d901      	bls.n	80091ce <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80091ca:	2303      	movs	r3, #3
 80091cc:	e138      	b.n	8009440 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80091ce:	4b4e      	ldr	r3, [pc, #312]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 80091d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80091d2:	f003 0302 	and.w	r3, r3, #2
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d1ee      	bne.n	80091b8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091de:	2b00      	cmp	r3, #0
 80091e0:	f000 812d 	beq.w	800943e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80091e4:	4b48      	ldr	r3, [pc, #288]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 80091e6:	691b      	ldr	r3, [r3, #16]
 80091e8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80091ec:	2b18      	cmp	r3, #24
 80091ee:	f000 80bd 	beq.w	800936c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091f6:	2b02      	cmp	r3, #2
 80091f8:	f040 809e 	bne.w	8009338 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80091fc:	4b42      	ldr	r3, [pc, #264]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	4a41      	ldr	r2, [pc, #260]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 8009202:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009206:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009208:	f7fa ffd8 	bl	80041bc <HAL_GetTick>
 800920c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800920e:	e008      	b.n	8009222 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009210:	f7fa ffd4 	bl	80041bc <HAL_GetTick>
 8009214:	4602      	mov	r2, r0
 8009216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009218:	1ad3      	subs	r3, r2, r3
 800921a:	2b02      	cmp	r3, #2
 800921c:	d901      	bls.n	8009222 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800921e:	2303      	movs	r3, #3
 8009220:	e10e      	b.n	8009440 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009222:	4b39      	ldr	r3, [pc, #228]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800922a:	2b00      	cmp	r3, #0
 800922c:	d1f0      	bne.n	8009210 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800922e:	4b36      	ldr	r3, [pc, #216]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 8009230:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009232:	4b37      	ldr	r3, [pc, #220]	@ (8009310 <HAL_RCC_OscConfig+0x774>)
 8009234:	4013      	ands	r3, r2
 8009236:	687a      	ldr	r2, [r7, #4]
 8009238:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800923a:	687a      	ldr	r2, [r7, #4]
 800923c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800923e:	0112      	lsls	r2, r2, #4
 8009240:	430a      	orrs	r2, r1
 8009242:	4931      	ldr	r1, [pc, #196]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 8009244:	4313      	orrs	r3, r2
 8009246:	628b      	str	r3, [r1, #40]	@ 0x28
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800924c:	3b01      	subs	r3, #1
 800924e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009256:	3b01      	subs	r3, #1
 8009258:	025b      	lsls	r3, r3, #9
 800925a:	b29b      	uxth	r3, r3
 800925c:	431a      	orrs	r2, r3
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009262:	3b01      	subs	r3, #1
 8009264:	041b      	lsls	r3, r3, #16
 8009266:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800926a:	431a      	orrs	r2, r3
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009270:	3b01      	subs	r3, #1
 8009272:	061b      	lsls	r3, r3, #24
 8009274:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009278:	4923      	ldr	r1, [pc, #140]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 800927a:	4313      	orrs	r3, r2
 800927c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800927e:	4b22      	ldr	r3, [pc, #136]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 8009280:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009282:	4a21      	ldr	r2, [pc, #132]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 8009284:	f023 0301 	bic.w	r3, r3, #1
 8009288:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800928a:	4b1f      	ldr	r3, [pc, #124]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 800928c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800928e:	4b21      	ldr	r3, [pc, #132]	@ (8009314 <HAL_RCC_OscConfig+0x778>)
 8009290:	4013      	ands	r3, r2
 8009292:	687a      	ldr	r2, [r7, #4]
 8009294:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8009296:	00d2      	lsls	r2, r2, #3
 8009298:	491b      	ldr	r1, [pc, #108]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 800929a:	4313      	orrs	r3, r2
 800929c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800929e:	4b1a      	ldr	r3, [pc, #104]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 80092a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092a2:	f023 020c 	bic.w	r2, r3, #12
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092aa:	4917      	ldr	r1, [pc, #92]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 80092ac:	4313      	orrs	r3, r2
 80092ae:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80092b0:	4b15      	ldr	r3, [pc, #84]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 80092b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092b4:	f023 0202 	bic.w	r2, r3, #2
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092bc:	4912      	ldr	r1, [pc, #72]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 80092be:	4313      	orrs	r3, r2
 80092c0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80092c2:	4b11      	ldr	r3, [pc, #68]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 80092c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092c6:	4a10      	ldr	r2, [pc, #64]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 80092c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80092cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80092ce:	4b0e      	ldr	r3, [pc, #56]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 80092d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092d2:	4a0d      	ldr	r2, [pc, #52]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 80092d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80092d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80092da:	4b0b      	ldr	r3, [pc, #44]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 80092dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092de:	4a0a      	ldr	r2, [pc, #40]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 80092e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80092e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80092e6:	4b08      	ldr	r3, [pc, #32]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 80092e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092ea:	4a07      	ldr	r2, [pc, #28]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 80092ec:	f043 0301 	orr.w	r3, r3, #1
 80092f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80092f2:	4b05      	ldr	r3, [pc, #20]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	4a04      	ldr	r2, [pc, #16]	@ (8009308 <HAL_RCC_OscConfig+0x76c>)
 80092f8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80092fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80092fe:	f7fa ff5d 	bl	80041bc <HAL_GetTick>
 8009302:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009304:	e011      	b.n	800932a <HAL_RCC_OscConfig+0x78e>
 8009306:	bf00      	nop
 8009308:	58024400 	.word	0x58024400
 800930c:	58024800 	.word	0x58024800
 8009310:	fffffc0c 	.word	0xfffffc0c
 8009314:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009318:	f7fa ff50 	bl	80041bc <HAL_GetTick>
 800931c:	4602      	mov	r2, r0
 800931e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009320:	1ad3      	subs	r3, r2, r3
 8009322:	2b02      	cmp	r3, #2
 8009324:	d901      	bls.n	800932a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8009326:	2303      	movs	r3, #3
 8009328:	e08a      	b.n	8009440 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800932a:	4b47      	ldr	r3, [pc, #284]	@ (8009448 <HAL_RCC_OscConfig+0x8ac>)
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009332:	2b00      	cmp	r3, #0
 8009334:	d0f0      	beq.n	8009318 <HAL_RCC_OscConfig+0x77c>
 8009336:	e082      	b.n	800943e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009338:	4b43      	ldr	r3, [pc, #268]	@ (8009448 <HAL_RCC_OscConfig+0x8ac>)
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	4a42      	ldr	r2, [pc, #264]	@ (8009448 <HAL_RCC_OscConfig+0x8ac>)
 800933e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009342:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009344:	f7fa ff3a 	bl	80041bc <HAL_GetTick>
 8009348:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800934a:	e008      	b.n	800935e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800934c:	f7fa ff36 	bl	80041bc <HAL_GetTick>
 8009350:	4602      	mov	r2, r0
 8009352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009354:	1ad3      	subs	r3, r2, r3
 8009356:	2b02      	cmp	r3, #2
 8009358:	d901      	bls.n	800935e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800935a:	2303      	movs	r3, #3
 800935c:	e070      	b.n	8009440 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800935e:	4b3a      	ldr	r3, [pc, #232]	@ (8009448 <HAL_RCC_OscConfig+0x8ac>)
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009366:	2b00      	cmp	r3, #0
 8009368:	d1f0      	bne.n	800934c <HAL_RCC_OscConfig+0x7b0>
 800936a:	e068      	b.n	800943e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800936c:	4b36      	ldr	r3, [pc, #216]	@ (8009448 <HAL_RCC_OscConfig+0x8ac>)
 800936e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009370:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8009372:	4b35      	ldr	r3, [pc, #212]	@ (8009448 <HAL_RCC_OscConfig+0x8ac>)
 8009374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009376:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800937c:	2b01      	cmp	r3, #1
 800937e:	d031      	beq.n	80093e4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009380:	693b      	ldr	r3, [r7, #16]
 8009382:	f003 0203 	and.w	r2, r3, #3
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800938a:	429a      	cmp	r2, r3
 800938c:	d12a      	bne.n	80093e4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800938e:	693b      	ldr	r3, [r7, #16]
 8009390:	091b      	lsrs	r3, r3, #4
 8009392:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800939a:	429a      	cmp	r2, r3
 800939c:	d122      	bne.n	80093e4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093a8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80093aa:	429a      	cmp	r2, r3
 80093ac:	d11a      	bne.n	80093e4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	0a5b      	lsrs	r3, r3, #9
 80093b2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80093ba:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80093bc:	429a      	cmp	r2, r3
 80093be:	d111      	bne.n	80093e4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	0c1b      	lsrs	r3, r3, #16
 80093c4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093cc:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80093ce:	429a      	cmp	r2, r3
 80093d0:	d108      	bne.n	80093e4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	0e1b      	lsrs	r3, r3, #24
 80093d6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093de:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80093e0:	429a      	cmp	r2, r3
 80093e2:	d001      	beq.n	80093e8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80093e4:	2301      	movs	r3, #1
 80093e6:	e02b      	b.n	8009440 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80093e8:	4b17      	ldr	r3, [pc, #92]	@ (8009448 <HAL_RCC_OscConfig+0x8ac>)
 80093ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80093ec:	08db      	lsrs	r3, r3, #3
 80093ee:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80093f2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80093f8:	693a      	ldr	r2, [r7, #16]
 80093fa:	429a      	cmp	r2, r3
 80093fc:	d01f      	beq.n	800943e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80093fe:	4b12      	ldr	r3, [pc, #72]	@ (8009448 <HAL_RCC_OscConfig+0x8ac>)
 8009400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009402:	4a11      	ldr	r2, [pc, #68]	@ (8009448 <HAL_RCC_OscConfig+0x8ac>)
 8009404:	f023 0301 	bic.w	r3, r3, #1
 8009408:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800940a:	f7fa fed7 	bl	80041bc <HAL_GetTick>
 800940e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8009410:	bf00      	nop
 8009412:	f7fa fed3 	bl	80041bc <HAL_GetTick>
 8009416:	4602      	mov	r2, r0
 8009418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800941a:	4293      	cmp	r3, r2
 800941c:	d0f9      	beq.n	8009412 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800941e:	4b0a      	ldr	r3, [pc, #40]	@ (8009448 <HAL_RCC_OscConfig+0x8ac>)
 8009420:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009422:	4b0a      	ldr	r3, [pc, #40]	@ (800944c <HAL_RCC_OscConfig+0x8b0>)
 8009424:	4013      	ands	r3, r2
 8009426:	687a      	ldr	r2, [r7, #4]
 8009428:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800942a:	00d2      	lsls	r2, r2, #3
 800942c:	4906      	ldr	r1, [pc, #24]	@ (8009448 <HAL_RCC_OscConfig+0x8ac>)
 800942e:	4313      	orrs	r3, r2
 8009430:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8009432:	4b05      	ldr	r3, [pc, #20]	@ (8009448 <HAL_RCC_OscConfig+0x8ac>)
 8009434:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009436:	4a04      	ldr	r2, [pc, #16]	@ (8009448 <HAL_RCC_OscConfig+0x8ac>)
 8009438:	f043 0301 	orr.w	r3, r3, #1
 800943c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800943e:	2300      	movs	r3, #0
}
 8009440:	4618      	mov	r0, r3
 8009442:	3730      	adds	r7, #48	@ 0x30
 8009444:	46bd      	mov	sp, r7
 8009446:	bd80      	pop	{r7, pc}
 8009448:	58024400 	.word	0x58024400
 800944c:	ffff0007 	.word	0xffff0007

08009450 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009450:	b580      	push	{r7, lr}
 8009452:	b086      	sub	sp, #24
 8009454:	af00      	add	r7, sp, #0
 8009456:	6078      	str	r0, [r7, #4]
 8009458:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	2b00      	cmp	r3, #0
 800945e:	d101      	bne.n	8009464 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009460:	2301      	movs	r3, #1
 8009462:	e19c      	b.n	800979e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009464:	4b8a      	ldr	r3, [pc, #552]	@ (8009690 <HAL_RCC_ClockConfig+0x240>)
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	f003 030f 	and.w	r3, r3, #15
 800946c:	683a      	ldr	r2, [r7, #0]
 800946e:	429a      	cmp	r2, r3
 8009470:	d910      	bls.n	8009494 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009472:	4b87      	ldr	r3, [pc, #540]	@ (8009690 <HAL_RCC_ClockConfig+0x240>)
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	f023 020f 	bic.w	r2, r3, #15
 800947a:	4985      	ldr	r1, [pc, #532]	@ (8009690 <HAL_RCC_ClockConfig+0x240>)
 800947c:	683b      	ldr	r3, [r7, #0]
 800947e:	4313      	orrs	r3, r2
 8009480:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009482:	4b83      	ldr	r3, [pc, #524]	@ (8009690 <HAL_RCC_ClockConfig+0x240>)
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	f003 030f 	and.w	r3, r3, #15
 800948a:	683a      	ldr	r2, [r7, #0]
 800948c:	429a      	cmp	r2, r3
 800948e:	d001      	beq.n	8009494 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8009490:	2301      	movs	r3, #1
 8009492:	e184      	b.n	800979e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	f003 0304 	and.w	r3, r3, #4
 800949c:	2b00      	cmp	r3, #0
 800949e:	d010      	beq.n	80094c2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	691a      	ldr	r2, [r3, #16]
 80094a4:	4b7b      	ldr	r3, [pc, #492]	@ (8009694 <HAL_RCC_ClockConfig+0x244>)
 80094a6:	699b      	ldr	r3, [r3, #24]
 80094a8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80094ac:	429a      	cmp	r2, r3
 80094ae:	d908      	bls.n	80094c2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80094b0:	4b78      	ldr	r3, [pc, #480]	@ (8009694 <HAL_RCC_ClockConfig+0x244>)
 80094b2:	699b      	ldr	r3, [r3, #24]
 80094b4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	691b      	ldr	r3, [r3, #16]
 80094bc:	4975      	ldr	r1, [pc, #468]	@ (8009694 <HAL_RCC_ClockConfig+0x244>)
 80094be:	4313      	orrs	r3, r2
 80094c0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	f003 0308 	and.w	r3, r3, #8
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d010      	beq.n	80094f0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	695a      	ldr	r2, [r3, #20]
 80094d2:	4b70      	ldr	r3, [pc, #448]	@ (8009694 <HAL_RCC_ClockConfig+0x244>)
 80094d4:	69db      	ldr	r3, [r3, #28]
 80094d6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80094da:	429a      	cmp	r2, r3
 80094dc:	d908      	bls.n	80094f0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80094de:	4b6d      	ldr	r3, [pc, #436]	@ (8009694 <HAL_RCC_ClockConfig+0x244>)
 80094e0:	69db      	ldr	r3, [r3, #28]
 80094e2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	695b      	ldr	r3, [r3, #20]
 80094ea:	496a      	ldr	r1, [pc, #424]	@ (8009694 <HAL_RCC_ClockConfig+0x244>)
 80094ec:	4313      	orrs	r3, r2
 80094ee:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	f003 0310 	and.w	r3, r3, #16
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d010      	beq.n	800951e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	699a      	ldr	r2, [r3, #24]
 8009500:	4b64      	ldr	r3, [pc, #400]	@ (8009694 <HAL_RCC_ClockConfig+0x244>)
 8009502:	69db      	ldr	r3, [r3, #28]
 8009504:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009508:	429a      	cmp	r2, r3
 800950a:	d908      	bls.n	800951e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800950c:	4b61      	ldr	r3, [pc, #388]	@ (8009694 <HAL_RCC_ClockConfig+0x244>)
 800950e:	69db      	ldr	r3, [r3, #28]
 8009510:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	699b      	ldr	r3, [r3, #24]
 8009518:	495e      	ldr	r1, [pc, #376]	@ (8009694 <HAL_RCC_ClockConfig+0x244>)
 800951a:	4313      	orrs	r3, r2
 800951c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	f003 0320 	and.w	r3, r3, #32
 8009526:	2b00      	cmp	r3, #0
 8009528:	d010      	beq.n	800954c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	69da      	ldr	r2, [r3, #28]
 800952e:	4b59      	ldr	r3, [pc, #356]	@ (8009694 <HAL_RCC_ClockConfig+0x244>)
 8009530:	6a1b      	ldr	r3, [r3, #32]
 8009532:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009536:	429a      	cmp	r2, r3
 8009538:	d908      	bls.n	800954c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800953a:	4b56      	ldr	r3, [pc, #344]	@ (8009694 <HAL_RCC_ClockConfig+0x244>)
 800953c:	6a1b      	ldr	r3, [r3, #32]
 800953e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	69db      	ldr	r3, [r3, #28]
 8009546:	4953      	ldr	r1, [pc, #332]	@ (8009694 <HAL_RCC_ClockConfig+0x244>)
 8009548:	4313      	orrs	r3, r2
 800954a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	f003 0302 	and.w	r3, r3, #2
 8009554:	2b00      	cmp	r3, #0
 8009556:	d010      	beq.n	800957a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	68da      	ldr	r2, [r3, #12]
 800955c:	4b4d      	ldr	r3, [pc, #308]	@ (8009694 <HAL_RCC_ClockConfig+0x244>)
 800955e:	699b      	ldr	r3, [r3, #24]
 8009560:	f003 030f 	and.w	r3, r3, #15
 8009564:	429a      	cmp	r2, r3
 8009566:	d908      	bls.n	800957a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009568:	4b4a      	ldr	r3, [pc, #296]	@ (8009694 <HAL_RCC_ClockConfig+0x244>)
 800956a:	699b      	ldr	r3, [r3, #24]
 800956c:	f023 020f 	bic.w	r2, r3, #15
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	68db      	ldr	r3, [r3, #12]
 8009574:	4947      	ldr	r1, [pc, #284]	@ (8009694 <HAL_RCC_ClockConfig+0x244>)
 8009576:	4313      	orrs	r3, r2
 8009578:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	f003 0301 	and.w	r3, r3, #1
 8009582:	2b00      	cmp	r3, #0
 8009584:	d055      	beq.n	8009632 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8009586:	4b43      	ldr	r3, [pc, #268]	@ (8009694 <HAL_RCC_ClockConfig+0x244>)
 8009588:	699b      	ldr	r3, [r3, #24]
 800958a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	689b      	ldr	r3, [r3, #8]
 8009592:	4940      	ldr	r1, [pc, #256]	@ (8009694 <HAL_RCC_ClockConfig+0x244>)
 8009594:	4313      	orrs	r3, r2
 8009596:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	685b      	ldr	r3, [r3, #4]
 800959c:	2b02      	cmp	r3, #2
 800959e:	d107      	bne.n	80095b0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80095a0:	4b3c      	ldr	r3, [pc, #240]	@ (8009694 <HAL_RCC_ClockConfig+0x244>)
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d121      	bne.n	80095f0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80095ac:	2301      	movs	r3, #1
 80095ae:	e0f6      	b.n	800979e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	685b      	ldr	r3, [r3, #4]
 80095b4:	2b03      	cmp	r3, #3
 80095b6:	d107      	bne.n	80095c8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80095b8:	4b36      	ldr	r3, [pc, #216]	@ (8009694 <HAL_RCC_ClockConfig+0x244>)
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d115      	bne.n	80095f0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80095c4:	2301      	movs	r3, #1
 80095c6:	e0ea      	b.n	800979e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	685b      	ldr	r3, [r3, #4]
 80095cc:	2b01      	cmp	r3, #1
 80095ce:	d107      	bne.n	80095e0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80095d0:	4b30      	ldr	r3, [pc, #192]	@ (8009694 <HAL_RCC_ClockConfig+0x244>)
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d109      	bne.n	80095f0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80095dc:	2301      	movs	r3, #1
 80095de:	e0de      	b.n	800979e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80095e0:	4b2c      	ldr	r3, [pc, #176]	@ (8009694 <HAL_RCC_ClockConfig+0x244>)
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	f003 0304 	and.w	r3, r3, #4
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d101      	bne.n	80095f0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80095ec:	2301      	movs	r3, #1
 80095ee:	e0d6      	b.n	800979e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80095f0:	4b28      	ldr	r3, [pc, #160]	@ (8009694 <HAL_RCC_ClockConfig+0x244>)
 80095f2:	691b      	ldr	r3, [r3, #16]
 80095f4:	f023 0207 	bic.w	r2, r3, #7
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	685b      	ldr	r3, [r3, #4]
 80095fc:	4925      	ldr	r1, [pc, #148]	@ (8009694 <HAL_RCC_ClockConfig+0x244>)
 80095fe:	4313      	orrs	r3, r2
 8009600:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009602:	f7fa fddb 	bl	80041bc <HAL_GetTick>
 8009606:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009608:	e00a      	b.n	8009620 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800960a:	f7fa fdd7 	bl	80041bc <HAL_GetTick>
 800960e:	4602      	mov	r2, r0
 8009610:	697b      	ldr	r3, [r7, #20]
 8009612:	1ad3      	subs	r3, r2, r3
 8009614:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009618:	4293      	cmp	r3, r2
 800961a:	d901      	bls.n	8009620 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800961c:	2303      	movs	r3, #3
 800961e:	e0be      	b.n	800979e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009620:	4b1c      	ldr	r3, [pc, #112]	@ (8009694 <HAL_RCC_ClockConfig+0x244>)
 8009622:	691b      	ldr	r3, [r3, #16]
 8009624:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	685b      	ldr	r3, [r3, #4]
 800962c:	00db      	lsls	r3, r3, #3
 800962e:	429a      	cmp	r2, r3
 8009630:	d1eb      	bne.n	800960a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	f003 0302 	and.w	r3, r3, #2
 800963a:	2b00      	cmp	r3, #0
 800963c:	d010      	beq.n	8009660 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	68da      	ldr	r2, [r3, #12]
 8009642:	4b14      	ldr	r3, [pc, #80]	@ (8009694 <HAL_RCC_ClockConfig+0x244>)
 8009644:	699b      	ldr	r3, [r3, #24]
 8009646:	f003 030f 	and.w	r3, r3, #15
 800964a:	429a      	cmp	r2, r3
 800964c:	d208      	bcs.n	8009660 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800964e:	4b11      	ldr	r3, [pc, #68]	@ (8009694 <HAL_RCC_ClockConfig+0x244>)
 8009650:	699b      	ldr	r3, [r3, #24]
 8009652:	f023 020f 	bic.w	r2, r3, #15
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	68db      	ldr	r3, [r3, #12]
 800965a:	490e      	ldr	r1, [pc, #56]	@ (8009694 <HAL_RCC_ClockConfig+0x244>)
 800965c:	4313      	orrs	r3, r2
 800965e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009660:	4b0b      	ldr	r3, [pc, #44]	@ (8009690 <HAL_RCC_ClockConfig+0x240>)
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	f003 030f 	and.w	r3, r3, #15
 8009668:	683a      	ldr	r2, [r7, #0]
 800966a:	429a      	cmp	r2, r3
 800966c:	d214      	bcs.n	8009698 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800966e:	4b08      	ldr	r3, [pc, #32]	@ (8009690 <HAL_RCC_ClockConfig+0x240>)
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	f023 020f 	bic.w	r2, r3, #15
 8009676:	4906      	ldr	r1, [pc, #24]	@ (8009690 <HAL_RCC_ClockConfig+0x240>)
 8009678:	683b      	ldr	r3, [r7, #0]
 800967a:	4313      	orrs	r3, r2
 800967c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800967e:	4b04      	ldr	r3, [pc, #16]	@ (8009690 <HAL_RCC_ClockConfig+0x240>)
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	f003 030f 	and.w	r3, r3, #15
 8009686:	683a      	ldr	r2, [r7, #0]
 8009688:	429a      	cmp	r2, r3
 800968a:	d005      	beq.n	8009698 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800968c:	2301      	movs	r3, #1
 800968e:	e086      	b.n	800979e <HAL_RCC_ClockConfig+0x34e>
 8009690:	52002000 	.word	0x52002000
 8009694:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	f003 0304 	and.w	r3, r3, #4
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d010      	beq.n	80096c6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	691a      	ldr	r2, [r3, #16]
 80096a8:	4b3f      	ldr	r3, [pc, #252]	@ (80097a8 <HAL_RCC_ClockConfig+0x358>)
 80096aa:	699b      	ldr	r3, [r3, #24]
 80096ac:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80096b0:	429a      	cmp	r2, r3
 80096b2:	d208      	bcs.n	80096c6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80096b4:	4b3c      	ldr	r3, [pc, #240]	@ (80097a8 <HAL_RCC_ClockConfig+0x358>)
 80096b6:	699b      	ldr	r3, [r3, #24]
 80096b8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	691b      	ldr	r3, [r3, #16]
 80096c0:	4939      	ldr	r1, [pc, #228]	@ (80097a8 <HAL_RCC_ClockConfig+0x358>)
 80096c2:	4313      	orrs	r3, r2
 80096c4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	f003 0308 	and.w	r3, r3, #8
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d010      	beq.n	80096f4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	695a      	ldr	r2, [r3, #20]
 80096d6:	4b34      	ldr	r3, [pc, #208]	@ (80097a8 <HAL_RCC_ClockConfig+0x358>)
 80096d8:	69db      	ldr	r3, [r3, #28]
 80096da:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80096de:	429a      	cmp	r2, r3
 80096e0:	d208      	bcs.n	80096f4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80096e2:	4b31      	ldr	r3, [pc, #196]	@ (80097a8 <HAL_RCC_ClockConfig+0x358>)
 80096e4:	69db      	ldr	r3, [r3, #28]
 80096e6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	695b      	ldr	r3, [r3, #20]
 80096ee:	492e      	ldr	r1, [pc, #184]	@ (80097a8 <HAL_RCC_ClockConfig+0x358>)
 80096f0:	4313      	orrs	r3, r2
 80096f2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	f003 0310 	and.w	r3, r3, #16
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d010      	beq.n	8009722 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	699a      	ldr	r2, [r3, #24]
 8009704:	4b28      	ldr	r3, [pc, #160]	@ (80097a8 <HAL_RCC_ClockConfig+0x358>)
 8009706:	69db      	ldr	r3, [r3, #28]
 8009708:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800970c:	429a      	cmp	r2, r3
 800970e:	d208      	bcs.n	8009722 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009710:	4b25      	ldr	r3, [pc, #148]	@ (80097a8 <HAL_RCC_ClockConfig+0x358>)
 8009712:	69db      	ldr	r3, [r3, #28]
 8009714:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	699b      	ldr	r3, [r3, #24]
 800971c:	4922      	ldr	r1, [pc, #136]	@ (80097a8 <HAL_RCC_ClockConfig+0x358>)
 800971e:	4313      	orrs	r3, r2
 8009720:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	f003 0320 	and.w	r3, r3, #32
 800972a:	2b00      	cmp	r3, #0
 800972c:	d010      	beq.n	8009750 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	69da      	ldr	r2, [r3, #28]
 8009732:	4b1d      	ldr	r3, [pc, #116]	@ (80097a8 <HAL_RCC_ClockConfig+0x358>)
 8009734:	6a1b      	ldr	r3, [r3, #32]
 8009736:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800973a:	429a      	cmp	r2, r3
 800973c:	d208      	bcs.n	8009750 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800973e:	4b1a      	ldr	r3, [pc, #104]	@ (80097a8 <HAL_RCC_ClockConfig+0x358>)
 8009740:	6a1b      	ldr	r3, [r3, #32]
 8009742:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	69db      	ldr	r3, [r3, #28]
 800974a:	4917      	ldr	r1, [pc, #92]	@ (80097a8 <HAL_RCC_ClockConfig+0x358>)
 800974c:	4313      	orrs	r3, r2
 800974e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8009750:	f000 f834 	bl	80097bc <HAL_RCC_GetSysClockFreq>
 8009754:	4602      	mov	r2, r0
 8009756:	4b14      	ldr	r3, [pc, #80]	@ (80097a8 <HAL_RCC_ClockConfig+0x358>)
 8009758:	699b      	ldr	r3, [r3, #24]
 800975a:	0a1b      	lsrs	r3, r3, #8
 800975c:	f003 030f 	and.w	r3, r3, #15
 8009760:	4912      	ldr	r1, [pc, #72]	@ (80097ac <HAL_RCC_ClockConfig+0x35c>)
 8009762:	5ccb      	ldrb	r3, [r1, r3]
 8009764:	f003 031f 	and.w	r3, r3, #31
 8009768:	fa22 f303 	lsr.w	r3, r2, r3
 800976c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800976e:	4b0e      	ldr	r3, [pc, #56]	@ (80097a8 <HAL_RCC_ClockConfig+0x358>)
 8009770:	699b      	ldr	r3, [r3, #24]
 8009772:	f003 030f 	and.w	r3, r3, #15
 8009776:	4a0d      	ldr	r2, [pc, #52]	@ (80097ac <HAL_RCC_ClockConfig+0x35c>)
 8009778:	5cd3      	ldrb	r3, [r2, r3]
 800977a:	f003 031f 	and.w	r3, r3, #31
 800977e:	693a      	ldr	r2, [r7, #16]
 8009780:	fa22 f303 	lsr.w	r3, r2, r3
 8009784:	4a0a      	ldr	r2, [pc, #40]	@ (80097b0 <HAL_RCC_ClockConfig+0x360>)
 8009786:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8009788:	4a0a      	ldr	r2, [pc, #40]	@ (80097b4 <HAL_RCC_ClockConfig+0x364>)
 800978a:	693b      	ldr	r3, [r7, #16]
 800978c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800978e:	4b0a      	ldr	r3, [pc, #40]	@ (80097b8 <HAL_RCC_ClockConfig+0x368>)
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	4618      	mov	r0, r3
 8009794:	f7fa fcc8 	bl	8004128 <HAL_InitTick>
 8009798:	4603      	mov	r3, r0
 800979a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800979c:	7bfb      	ldrb	r3, [r7, #15]
}
 800979e:	4618      	mov	r0, r3
 80097a0:	3718      	adds	r7, #24
 80097a2:	46bd      	mov	sp, r7
 80097a4:	bd80      	pop	{r7, pc}
 80097a6:	bf00      	nop
 80097a8:	58024400 	.word	0x58024400
 80097ac:	08019044 	.word	0x08019044
 80097b0:	24000068 	.word	0x24000068
 80097b4:	24000064 	.word	0x24000064
 80097b8:	2400006c 	.word	0x2400006c

080097bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80097bc:	b480      	push	{r7}
 80097be:	b089      	sub	sp, #36	@ 0x24
 80097c0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80097c2:	4bb3      	ldr	r3, [pc, #716]	@ (8009a90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80097c4:	691b      	ldr	r3, [r3, #16]
 80097c6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80097ca:	2b18      	cmp	r3, #24
 80097cc:	f200 8155 	bhi.w	8009a7a <HAL_RCC_GetSysClockFreq+0x2be>
 80097d0:	a201      	add	r2, pc, #4	@ (adr r2, 80097d8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80097d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097d6:	bf00      	nop
 80097d8:	0800983d 	.word	0x0800983d
 80097dc:	08009a7b 	.word	0x08009a7b
 80097e0:	08009a7b 	.word	0x08009a7b
 80097e4:	08009a7b 	.word	0x08009a7b
 80097e8:	08009a7b 	.word	0x08009a7b
 80097ec:	08009a7b 	.word	0x08009a7b
 80097f0:	08009a7b 	.word	0x08009a7b
 80097f4:	08009a7b 	.word	0x08009a7b
 80097f8:	08009863 	.word	0x08009863
 80097fc:	08009a7b 	.word	0x08009a7b
 8009800:	08009a7b 	.word	0x08009a7b
 8009804:	08009a7b 	.word	0x08009a7b
 8009808:	08009a7b 	.word	0x08009a7b
 800980c:	08009a7b 	.word	0x08009a7b
 8009810:	08009a7b 	.word	0x08009a7b
 8009814:	08009a7b 	.word	0x08009a7b
 8009818:	08009869 	.word	0x08009869
 800981c:	08009a7b 	.word	0x08009a7b
 8009820:	08009a7b 	.word	0x08009a7b
 8009824:	08009a7b 	.word	0x08009a7b
 8009828:	08009a7b 	.word	0x08009a7b
 800982c:	08009a7b 	.word	0x08009a7b
 8009830:	08009a7b 	.word	0x08009a7b
 8009834:	08009a7b 	.word	0x08009a7b
 8009838:	0800986f 	.word	0x0800986f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800983c:	4b94      	ldr	r3, [pc, #592]	@ (8009a90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	f003 0320 	and.w	r3, r3, #32
 8009844:	2b00      	cmp	r3, #0
 8009846:	d009      	beq.n	800985c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009848:	4b91      	ldr	r3, [pc, #580]	@ (8009a90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	08db      	lsrs	r3, r3, #3
 800984e:	f003 0303 	and.w	r3, r3, #3
 8009852:	4a90      	ldr	r2, [pc, #576]	@ (8009a94 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009854:	fa22 f303 	lsr.w	r3, r2, r3
 8009858:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800985a:	e111      	b.n	8009a80 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800985c:	4b8d      	ldr	r3, [pc, #564]	@ (8009a94 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800985e:	61bb      	str	r3, [r7, #24]
      break;
 8009860:	e10e      	b.n	8009a80 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8009862:	4b8d      	ldr	r3, [pc, #564]	@ (8009a98 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009864:	61bb      	str	r3, [r7, #24]
      break;
 8009866:	e10b      	b.n	8009a80 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8009868:	4b8c      	ldr	r3, [pc, #560]	@ (8009a9c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800986a:	61bb      	str	r3, [r7, #24]
      break;
 800986c:	e108      	b.n	8009a80 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800986e:	4b88      	ldr	r3, [pc, #544]	@ (8009a90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009872:	f003 0303 	and.w	r3, r3, #3
 8009876:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8009878:	4b85      	ldr	r3, [pc, #532]	@ (8009a90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800987a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800987c:	091b      	lsrs	r3, r3, #4
 800987e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009882:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8009884:	4b82      	ldr	r3, [pc, #520]	@ (8009a90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009888:	f003 0301 	and.w	r3, r3, #1
 800988c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800988e:	4b80      	ldr	r3, [pc, #512]	@ (8009a90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009890:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009892:	08db      	lsrs	r3, r3, #3
 8009894:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009898:	68fa      	ldr	r2, [r7, #12]
 800989a:	fb02 f303 	mul.w	r3, r2, r3
 800989e:	ee07 3a90 	vmov	s15, r3
 80098a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80098a6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80098aa:	693b      	ldr	r3, [r7, #16]
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	f000 80e1 	beq.w	8009a74 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80098b2:	697b      	ldr	r3, [r7, #20]
 80098b4:	2b02      	cmp	r3, #2
 80098b6:	f000 8083 	beq.w	80099c0 <HAL_RCC_GetSysClockFreq+0x204>
 80098ba:	697b      	ldr	r3, [r7, #20]
 80098bc:	2b02      	cmp	r3, #2
 80098be:	f200 80a1 	bhi.w	8009a04 <HAL_RCC_GetSysClockFreq+0x248>
 80098c2:	697b      	ldr	r3, [r7, #20]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d003      	beq.n	80098d0 <HAL_RCC_GetSysClockFreq+0x114>
 80098c8:	697b      	ldr	r3, [r7, #20]
 80098ca:	2b01      	cmp	r3, #1
 80098cc:	d056      	beq.n	800997c <HAL_RCC_GetSysClockFreq+0x1c0>
 80098ce:	e099      	b.n	8009a04 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80098d0:	4b6f      	ldr	r3, [pc, #444]	@ (8009a90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	f003 0320 	and.w	r3, r3, #32
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d02d      	beq.n	8009938 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80098dc:	4b6c      	ldr	r3, [pc, #432]	@ (8009a90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	08db      	lsrs	r3, r3, #3
 80098e2:	f003 0303 	and.w	r3, r3, #3
 80098e6:	4a6b      	ldr	r2, [pc, #428]	@ (8009a94 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80098e8:	fa22 f303 	lsr.w	r3, r2, r3
 80098ec:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	ee07 3a90 	vmov	s15, r3
 80098f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80098f8:	693b      	ldr	r3, [r7, #16]
 80098fa:	ee07 3a90 	vmov	s15, r3
 80098fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009902:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009906:	4b62      	ldr	r3, [pc, #392]	@ (8009a90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800990a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800990e:	ee07 3a90 	vmov	s15, r3
 8009912:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009916:	ed97 6a02 	vldr	s12, [r7, #8]
 800991a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8009aa0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800991e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009922:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009926:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800992a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800992e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009932:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8009936:	e087      	b.n	8009a48 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009938:	693b      	ldr	r3, [r7, #16]
 800993a:	ee07 3a90 	vmov	s15, r3
 800993e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009942:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8009aa4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8009946:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800994a:	4b51      	ldr	r3, [pc, #324]	@ (8009a90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800994c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800994e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009952:	ee07 3a90 	vmov	s15, r3
 8009956:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800995a:	ed97 6a02 	vldr	s12, [r7, #8]
 800995e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8009aa0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009962:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009966:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800996a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800996e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009972:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009976:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800997a:	e065      	b.n	8009a48 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800997c:	693b      	ldr	r3, [r7, #16]
 800997e:	ee07 3a90 	vmov	s15, r3
 8009982:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009986:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8009aa8 <HAL_RCC_GetSysClockFreq+0x2ec>
 800998a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800998e:	4b40      	ldr	r3, [pc, #256]	@ (8009a90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009992:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009996:	ee07 3a90 	vmov	s15, r3
 800999a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800999e:	ed97 6a02 	vldr	s12, [r7, #8]
 80099a2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8009aa0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80099a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80099aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80099ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80099b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80099b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80099ba:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80099be:	e043      	b.n	8009a48 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80099c0:	693b      	ldr	r3, [r7, #16]
 80099c2:	ee07 3a90 	vmov	s15, r3
 80099c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80099ca:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8009aac <HAL_RCC_GetSysClockFreq+0x2f0>
 80099ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80099d2:	4b2f      	ldr	r3, [pc, #188]	@ (8009a90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80099d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80099da:	ee07 3a90 	vmov	s15, r3
 80099de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80099e2:	ed97 6a02 	vldr	s12, [r7, #8]
 80099e6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8009aa0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80099ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80099ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80099f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80099f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80099fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80099fe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009a02:	e021      	b.n	8009a48 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009a04:	693b      	ldr	r3, [r7, #16]
 8009a06:	ee07 3a90 	vmov	s15, r3
 8009a0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009a0e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8009aa8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8009a12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009a16:	4b1e      	ldr	r3, [pc, #120]	@ (8009a90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a1e:	ee07 3a90 	vmov	s15, r3
 8009a22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009a26:	ed97 6a02 	vldr	s12, [r7, #8]
 8009a2a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8009aa0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009a2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009a32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009a36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009a3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009a3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009a42:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009a46:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8009a48:	4b11      	ldr	r3, [pc, #68]	@ (8009a90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009a4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a4c:	0a5b      	lsrs	r3, r3, #9
 8009a4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009a52:	3301      	adds	r3, #1
 8009a54:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8009a56:	683b      	ldr	r3, [r7, #0]
 8009a58:	ee07 3a90 	vmov	s15, r3
 8009a5c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009a60:	edd7 6a07 	vldr	s13, [r7, #28]
 8009a64:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009a68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009a6c:	ee17 3a90 	vmov	r3, s15
 8009a70:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8009a72:	e005      	b.n	8009a80 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8009a74:	2300      	movs	r3, #0
 8009a76:	61bb      	str	r3, [r7, #24]
      break;
 8009a78:	e002      	b.n	8009a80 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8009a7a:	4b07      	ldr	r3, [pc, #28]	@ (8009a98 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009a7c:	61bb      	str	r3, [r7, #24]
      break;
 8009a7e:	bf00      	nop
  }

  return sysclockfreq;
 8009a80:	69bb      	ldr	r3, [r7, #24]
}
 8009a82:	4618      	mov	r0, r3
 8009a84:	3724      	adds	r7, #36	@ 0x24
 8009a86:	46bd      	mov	sp, r7
 8009a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a8c:	4770      	bx	lr
 8009a8e:	bf00      	nop
 8009a90:	58024400 	.word	0x58024400
 8009a94:	03d09000 	.word	0x03d09000
 8009a98:	003d0900 	.word	0x003d0900
 8009a9c:	017d7840 	.word	0x017d7840
 8009aa0:	46000000 	.word	0x46000000
 8009aa4:	4c742400 	.word	0x4c742400
 8009aa8:	4a742400 	.word	0x4a742400
 8009aac:	4bbebc20 	.word	0x4bbebc20

08009ab0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	b082      	sub	sp, #8
 8009ab4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8009ab6:	f7ff fe81 	bl	80097bc <HAL_RCC_GetSysClockFreq>
 8009aba:	4602      	mov	r2, r0
 8009abc:	4b10      	ldr	r3, [pc, #64]	@ (8009b00 <HAL_RCC_GetHCLKFreq+0x50>)
 8009abe:	699b      	ldr	r3, [r3, #24]
 8009ac0:	0a1b      	lsrs	r3, r3, #8
 8009ac2:	f003 030f 	and.w	r3, r3, #15
 8009ac6:	490f      	ldr	r1, [pc, #60]	@ (8009b04 <HAL_RCC_GetHCLKFreq+0x54>)
 8009ac8:	5ccb      	ldrb	r3, [r1, r3]
 8009aca:	f003 031f 	and.w	r3, r3, #31
 8009ace:	fa22 f303 	lsr.w	r3, r2, r3
 8009ad2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8009ad4:	4b0a      	ldr	r3, [pc, #40]	@ (8009b00 <HAL_RCC_GetHCLKFreq+0x50>)
 8009ad6:	699b      	ldr	r3, [r3, #24]
 8009ad8:	f003 030f 	and.w	r3, r3, #15
 8009adc:	4a09      	ldr	r2, [pc, #36]	@ (8009b04 <HAL_RCC_GetHCLKFreq+0x54>)
 8009ade:	5cd3      	ldrb	r3, [r2, r3]
 8009ae0:	f003 031f 	and.w	r3, r3, #31
 8009ae4:	687a      	ldr	r2, [r7, #4]
 8009ae6:	fa22 f303 	lsr.w	r3, r2, r3
 8009aea:	4a07      	ldr	r2, [pc, #28]	@ (8009b08 <HAL_RCC_GetHCLKFreq+0x58>)
 8009aec:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8009aee:	4a07      	ldr	r2, [pc, #28]	@ (8009b0c <HAL_RCC_GetHCLKFreq+0x5c>)
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8009af4:	4b04      	ldr	r3, [pc, #16]	@ (8009b08 <HAL_RCC_GetHCLKFreq+0x58>)
 8009af6:	681b      	ldr	r3, [r3, #0]
}
 8009af8:	4618      	mov	r0, r3
 8009afa:	3708      	adds	r7, #8
 8009afc:	46bd      	mov	sp, r7
 8009afe:	bd80      	pop	{r7, pc}
 8009b00:	58024400 	.word	0x58024400
 8009b04:	08019044 	.word	0x08019044
 8009b08:	24000068 	.word	0x24000068
 8009b0c:	24000064 	.word	0x24000064

08009b10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8009b14:	f7ff ffcc 	bl	8009ab0 <HAL_RCC_GetHCLKFreq>
 8009b18:	4602      	mov	r2, r0
 8009b1a:	4b06      	ldr	r3, [pc, #24]	@ (8009b34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009b1c:	69db      	ldr	r3, [r3, #28]
 8009b1e:	091b      	lsrs	r3, r3, #4
 8009b20:	f003 0307 	and.w	r3, r3, #7
 8009b24:	4904      	ldr	r1, [pc, #16]	@ (8009b38 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009b26:	5ccb      	ldrb	r3, [r1, r3]
 8009b28:	f003 031f 	and.w	r3, r3, #31
 8009b2c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8009b30:	4618      	mov	r0, r3
 8009b32:	bd80      	pop	{r7, pc}
 8009b34:	58024400 	.word	0x58024400
 8009b38:	08019044 	.word	0x08019044

08009b3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009b3c:	b580      	push	{r7, lr}
 8009b3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8009b40:	f7ff ffb6 	bl	8009ab0 <HAL_RCC_GetHCLKFreq>
 8009b44:	4602      	mov	r2, r0
 8009b46:	4b06      	ldr	r3, [pc, #24]	@ (8009b60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009b48:	69db      	ldr	r3, [r3, #28]
 8009b4a:	0a1b      	lsrs	r3, r3, #8
 8009b4c:	f003 0307 	and.w	r3, r3, #7
 8009b50:	4904      	ldr	r1, [pc, #16]	@ (8009b64 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009b52:	5ccb      	ldrb	r3, [r1, r3]
 8009b54:	f003 031f 	and.w	r3, r3, #31
 8009b58:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8009b5c:	4618      	mov	r0, r3
 8009b5e:	bd80      	pop	{r7, pc}
 8009b60:	58024400 	.word	0x58024400
 8009b64:	08019044 	.word	0x08019044

08009b68 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009b68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009b6c:	b0ca      	sub	sp, #296	@ 0x128
 8009b6e:	af00      	add	r7, sp, #0
 8009b70:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009b74:	2300      	movs	r3, #0
 8009b76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009b7a:	2300      	movs	r3, #0
 8009b7c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8009b80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b88:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8009b8c:	2500      	movs	r5, #0
 8009b8e:	ea54 0305 	orrs.w	r3, r4, r5
 8009b92:	d049      	beq.n	8009c28 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8009b94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b98:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009b9a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009b9e:	d02f      	beq.n	8009c00 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8009ba0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009ba4:	d828      	bhi.n	8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8009ba6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009baa:	d01a      	beq.n	8009be2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8009bac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009bb0:	d822      	bhi.n	8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d003      	beq.n	8009bbe <HAL_RCCEx_PeriphCLKConfig+0x56>
 8009bb6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009bba:	d007      	beq.n	8009bcc <HAL_RCCEx_PeriphCLKConfig+0x64>
 8009bbc:	e01c      	b.n	8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009bbe:	4bb8      	ldr	r3, [pc, #736]	@ (8009ea0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bc2:	4ab7      	ldr	r2, [pc, #732]	@ (8009ea0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009bc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009bc8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8009bca:	e01a      	b.n	8009c02 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009bcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bd0:	3308      	adds	r3, #8
 8009bd2:	2102      	movs	r1, #2
 8009bd4:	4618      	mov	r0, r3
 8009bd6:	f001 fc8f 	bl	800b4f8 <RCCEx_PLL2_Config>
 8009bda:	4603      	mov	r3, r0
 8009bdc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8009be0:	e00f      	b.n	8009c02 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009be2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009be6:	3328      	adds	r3, #40	@ 0x28
 8009be8:	2102      	movs	r1, #2
 8009bea:	4618      	mov	r0, r3
 8009bec:	f001 fd36 	bl	800b65c <RCCEx_PLL3_Config>
 8009bf0:	4603      	mov	r3, r0
 8009bf2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8009bf6:	e004      	b.n	8009c02 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009bf8:	2301      	movs	r3, #1
 8009bfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009bfe:	e000      	b.n	8009c02 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8009c00:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009c02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d10a      	bne.n	8009c20 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8009c0a:	4ba5      	ldr	r3, [pc, #660]	@ (8009ea0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009c0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009c0e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009c12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c16:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009c18:	4aa1      	ldr	r2, [pc, #644]	@ (8009ea0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009c1a:	430b      	orrs	r3, r1
 8009c1c:	6513      	str	r3, [r2, #80]	@ 0x50
 8009c1e:	e003      	b.n	8009c28 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c24:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009c28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c30:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8009c34:	f04f 0900 	mov.w	r9, #0
 8009c38:	ea58 0309 	orrs.w	r3, r8, r9
 8009c3c:	d047      	beq.n	8009cce <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8009c3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c44:	2b04      	cmp	r3, #4
 8009c46:	d82a      	bhi.n	8009c9e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8009c48:	a201      	add	r2, pc, #4	@ (adr r2, 8009c50 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8009c4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c4e:	bf00      	nop
 8009c50:	08009c65 	.word	0x08009c65
 8009c54:	08009c73 	.word	0x08009c73
 8009c58:	08009c89 	.word	0x08009c89
 8009c5c:	08009ca7 	.word	0x08009ca7
 8009c60:	08009ca7 	.word	0x08009ca7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009c64:	4b8e      	ldr	r3, [pc, #568]	@ (8009ea0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009c66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c68:	4a8d      	ldr	r2, [pc, #564]	@ (8009ea0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009c6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009c6e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009c70:	e01a      	b.n	8009ca8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009c72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c76:	3308      	adds	r3, #8
 8009c78:	2100      	movs	r1, #0
 8009c7a:	4618      	mov	r0, r3
 8009c7c:	f001 fc3c 	bl	800b4f8 <RCCEx_PLL2_Config>
 8009c80:	4603      	mov	r3, r0
 8009c82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009c86:	e00f      	b.n	8009ca8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009c88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c8c:	3328      	adds	r3, #40	@ 0x28
 8009c8e:	2100      	movs	r1, #0
 8009c90:	4618      	mov	r0, r3
 8009c92:	f001 fce3 	bl	800b65c <RCCEx_PLL3_Config>
 8009c96:	4603      	mov	r3, r0
 8009c98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009c9c:	e004      	b.n	8009ca8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009c9e:	2301      	movs	r3, #1
 8009ca0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009ca4:	e000      	b.n	8009ca8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8009ca6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009ca8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d10a      	bne.n	8009cc6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009cb0:	4b7b      	ldr	r3, [pc, #492]	@ (8009ea0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009cb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009cb4:	f023 0107 	bic.w	r1, r3, #7
 8009cb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009cbe:	4a78      	ldr	r2, [pc, #480]	@ (8009ea0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009cc0:	430b      	orrs	r3, r1
 8009cc2:	6513      	str	r3, [r2, #80]	@ 0x50
 8009cc4:	e003      	b.n	8009cce <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009cc6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009cca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8009cce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cd6:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8009cda:	f04f 0b00 	mov.w	fp, #0
 8009cde:	ea5a 030b 	orrs.w	r3, sl, fp
 8009ce2:	d04c      	beq.n	8009d7e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8009ce4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ce8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009cea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009cee:	d030      	beq.n	8009d52 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8009cf0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009cf4:	d829      	bhi.n	8009d4a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8009cf6:	2bc0      	cmp	r3, #192	@ 0xc0
 8009cf8:	d02d      	beq.n	8009d56 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8009cfa:	2bc0      	cmp	r3, #192	@ 0xc0
 8009cfc:	d825      	bhi.n	8009d4a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8009cfe:	2b80      	cmp	r3, #128	@ 0x80
 8009d00:	d018      	beq.n	8009d34 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8009d02:	2b80      	cmp	r3, #128	@ 0x80
 8009d04:	d821      	bhi.n	8009d4a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d002      	beq.n	8009d10 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8009d0a:	2b40      	cmp	r3, #64	@ 0x40
 8009d0c:	d007      	beq.n	8009d1e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8009d0e:	e01c      	b.n	8009d4a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009d10:	4b63      	ldr	r3, [pc, #396]	@ (8009ea0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d14:	4a62      	ldr	r2, [pc, #392]	@ (8009ea0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009d16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009d1a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8009d1c:	e01c      	b.n	8009d58 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009d1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d22:	3308      	adds	r3, #8
 8009d24:	2100      	movs	r1, #0
 8009d26:	4618      	mov	r0, r3
 8009d28:	f001 fbe6 	bl	800b4f8 <RCCEx_PLL2_Config>
 8009d2c:	4603      	mov	r3, r0
 8009d2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8009d32:	e011      	b.n	8009d58 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009d34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d38:	3328      	adds	r3, #40	@ 0x28
 8009d3a:	2100      	movs	r1, #0
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	f001 fc8d 	bl	800b65c <RCCEx_PLL3_Config>
 8009d42:	4603      	mov	r3, r0
 8009d44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8009d48:	e006      	b.n	8009d58 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009d4a:	2301      	movs	r3, #1
 8009d4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009d50:	e002      	b.n	8009d58 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8009d52:	bf00      	nop
 8009d54:	e000      	b.n	8009d58 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8009d56:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009d58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d10a      	bne.n	8009d76 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8009d60:	4b4f      	ldr	r3, [pc, #316]	@ (8009ea0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009d62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009d64:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8009d68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d6e:	4a4c      	ldr	r2, [pc, #304]	@ (8009ea0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009d70:	430b      	orrs	r3, r1
 8009d72:	6513      	str	r3, [r2, #80]	@ 0x50
 8009d74:	e003      	b.n	8009d7e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8009d7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d86:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8009d8a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8009d8e:	2300      	movs	r3, #0
 8009d90:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8009d94:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8009d98:	460b      	mov	r3, r1
 8009d9a:	4313      	orrs	r3, r2
 8009d9c:	d053      	beq.n	8009e46 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8009d9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009da2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009da6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009daa:	d035      	beq.n	8009e18 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8009dac:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009db0:	d82e      	bhi.n	8009e10 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8009db2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009db6:	d031      	beq.n	8009e1c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8009db8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009dbc:	d828      	bhi.n	8009e10 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8009dbe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009dc2:	d01a      	beq.n	8009dfa <HAL_RCCEx_PeriphCLKConfig+0x292>
 8009dc4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009dc8:	d822      	bhi.n	8009e10 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d003      	beq.n	8009dd6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8009dce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009dd2:	d007      	beq.n	8009de4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8009dd4:	e01c      	b.n	8009e10 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009dd6:	4b32      	ldr	r3, [pc, #200]	@ (8009ea0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009dd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dda:	4a31      	ldr	r2, [pc, #196]	@ (8009ea0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009ddc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009de0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009de2:	e01c      	b.n	8009e1e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009de4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009de8:	3308      	adds	r3, #8
 8009dea:	2100      	movs	r1, #0
 8009dec:	4618      	mov	r0, r3
 8009dee:	f001 fb83 	bl	800b4f8 <RCCEx_PLL2_Config>
 8009df2:	4603      	mov	r3, r0
 8009df4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8009df8:	e011      	b.n	8009e1e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009dfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dfe:	3328      	adds	r3, #40	@ 0x28
 8009e00:	2100      	movs	r1, #0
 8009e02:	4618      	mov	r0, r3
 8009e04:	f001 fc2a 	bl	800b65c <RCCEx_PLL3_Config>
 8009e08:	4603      	mov	r3, r0
 8009e0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009e0e:	e006      	b.n	8009e1e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8009e10:	2301      	movs	r3, #1
 8009e12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009e16:	e002      	b.n	8009e1e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8009e18:	bf00      	nop
 8009e1a:	e000      	b.n	8009e1e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8009e1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009e1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d10b      	bne.n	8009e3e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8009e26:	4b1e      	ldr	r3, [pc, #120]	@ (8009ea0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009e28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e2a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8009e2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e32:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009e36:	4a1a      	ldr	r2, [pc, #104]	@ (8009ea0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009e38:	430b      	orrs	r3, r1
 8009e3a:	6593      	str	r3, [r2, #88]	@ 0x58
 8009e3c:	e003      	b.n	8009e46 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009e42:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8009e46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e4e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8009e52:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8009e56:	2300      	movs	r3, #0
 8009e58:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8009e5c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8009e60:	460b      	mov	r3, r1
 8009e62:	4313      	orrs	r3, r2
 8009e64:	d056      	beq.n	8009f14 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8009e66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e6a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009e6e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009e72:	d038      	beq.n	8009ee6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8009e74:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009e78:	d831      	bhi.n	8009ede <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009e7a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009e7e:	d034      	beq.n	8009eea <HAL_RCCEx_PeriphCLKConfig+0x382>
 8009e80:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009e84:	d82b      	bhi.n	8009ede <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009e86:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009e8a:	d01d      	beq.n	8009ec8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8009e8c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009e90:	d825      	bhi.n	8009ede <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d006      	beq.n	8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8009e96:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009e9a:	d00a      	beq.n	8009eb2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8009e9c:	e01f      	b.n	8009ede <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009e9e:	bf00      	nop
 8009ea0:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009ea4:	4ba2      	ldr	r3, [pc, #648]	@ (800a130 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ea8:	4aa1      	ldr	r2, [pc, #644]	@ (800a130 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009eaa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009eae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009eb0:	e01c      	b.n	8009eec <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009eb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009eb6:	3308      	adds	r3, #8
 8009eb8:	2100      	movs	r1, #0
 8009eba:	4618      	mov	r0, r3
 8009ebc:	f001 fb1c 	bl	800b4f8 <RCCEx_PLL2_Config>
 8009ec0:	4603      	mov	r3, r0
 8009ec2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8009ec6:	e011      	b.n	8009eec <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009ec8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ecc:	3328      	adds	r3, #40	@ 0x28
 8009ece:	2100      	movs	r1, #0
 8009ed0:	4618      	mov	r0, r3
 8009ed2:	f001 fbc3 	bl	800b65c <RCCEx_PLL3_Config>
 8009ed6:	4603      	mov	r3, r0
 8009ed8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009edc:	e006      	b.n	8009eec <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8009ede:	2301      	movs	r3, #1
 8009ee0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009ee4:	e002      	b.n	8009eec <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8009ee6:	bf00      	nop
 8009ee8:	e000      	b.n	8009eec <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8009eea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009eec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d10b      	bne.n	8009f0c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8009ef4:	4b8e      	ldr	r3, [pc, #568]	@ (800a130 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009ef6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ef8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8009efc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f00:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009f04:	4a8a      	ldr	r2, [pc, #552]	@ (800a130 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009f06:	430b      	orrs	r3, r1
 8009f08:	6593      	str	r3, [r2, #88]	@ 0x58
 8009f0a:	e003      	b.n	8009f14 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f10:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8009f14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f1c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8009f20:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8009f24:	2300      	movs	r3, #0
 8009f26:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8009f2a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8009f2e:	460b      	mov	r3, r1
 8009f30:	4313      	orrs	r3, r2
 8009f32:	d03a      	beq.n	8009faa <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8009f34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f3a:	2b30      	cmp	r3, #48	@ 0x30
 8009f3c:	d01f      	beq.n	8009f7e <HAL_RCCEx_PeriphCLKConfig+0x416>
 8009f3e:	2b30      	cmp	r3, #48	@ 0x30
 8009f40:	d819      	bhi.n	8009f76 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8009f42:	2b20      	cmp	r3, #32
 8009f44:	d00c      	beq.n	8009f60 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8009f46:	2b20      	cmp	r3, #32
 8009f48:	d815      	bhi.n	8009f76 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d019      	beq.n	8009f82 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8009f4e:	2b10      	cmp	r3, #16
 8009f50:	d111      	bne.n	8009f76 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009f52:	4b77      	ldr	r3, [pc, #476]	@ (800a130 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009f54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f56:	4a76      	ldr	r2, [pc, #472]	@ (800a130 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009f58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009f5c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8009f5e:	e011      	b.n	8009f84 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009f60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f64:	3308      	adds	r3, #8
 8009f66:	2102      	movs	r1, #2
 8009f68:	4618      	mov	r0, r3
 8009f6a:	f001 fac5 	bl	800b4f8 <RCCEx_PLL2_Config>
 8009f6e:	4603      	mov	r3, r0
 8009f70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8009f74:	e006      	b.n	8009f84 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009f76:	2301      	movs	r3, #1
 8009f78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009f7c:	e002      	b.n	8009f84 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8009f7e:	bf00      	nop
 8009f80:	e000      	b.n	8009f84 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8009f82:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009f84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d10a      	bne.n	8009fa2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009f8c:	4b68      	ldr	r3, [pc, #416]	@ (800a130 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009f8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f90:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8009f94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f9a:	4a65      	ldr	r2, [pc, #404]	@ (800a130 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009f9c:	430b      	orrs	r3, r1
 8009f9e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009fa0:	e003      	b.n	8009faa <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009fa2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009fa6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8009faa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fb2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8009fb6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8009fba:	2300      	movs	r3, #0
 8009fbc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8009fc0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8009fc4:	460b      	mov	r3, r1
 8009fc6:	4313      	orrs	r3, r2
 8009fc8:	d051      	beq.n	800a06e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8009fca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009fd0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009fd4:	d035      	beq.n	800a042 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8009fd6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009fda:	d82e      	bhi.n	800a03a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009fdc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009fe0:	d031      	beq.n	800a046 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8009fe2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009fe6:	d828      	bhi.n	800a03a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009fe8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009fec:	d01a      	beq.n	800a024 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8009fee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009ff2:	d822      	bhi.n	800a03a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d003      	beq.n	800a000 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8009ff8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009ffc:	d007      	beq.n	800a00e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8009ffe:	e01c      	b.n	800a03a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a000:	4b4b      	ldr	r3, [pc, #300]	@ (800a130 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a004:	4a4a      	ldr	r2, [pc, #296]	@ (800a130 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a006:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a00a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800a00c:	e01c      	b.n	800a048 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a00e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a012:	3308      	adds	r3, #8
 800a014:	2100      	movs	r1, #0
 800a016:	4618      	mov	r0, r3
 800a018:	f001 fa6e 	bl	800b4f8 <RCCEx_PLL2_Config>
 800a01c:	4603      	mov	r3, r0
 800a01e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800a022:	e011      	b.n	800a048 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a024:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a028:	3328      	adds	r3, #40	@ 0x28
 800a02a:	2100      	movs	r1, #0
 800a02c:	4618      	mov	r0, r3
 800a02e:	f001 fb15 	bl	800b65c <RCCEx_PLL3_Config>
 800a032:	4603      	mov	r3, r0
 800a034:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800a038:	e006      	b.n	800a048 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a03a:	2301      	movs	r3, #1
 800a03c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a040:	e002      	b.n	800a048 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800a042:	bf00      	nop
 800a044:	e000      	b.n	800a048 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800a046:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a048:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d10a      	bne.n	800a066 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800a050:	4b37      	ldr	r3, [pc, #220]	@ (800a130 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a052:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a054:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800a058:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a05c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a05e:	4a34      	ldr	r2, [pc, #208]	@ (800a130 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a060:	430b      	orrs	r3, r1
 800a062:	6513      	str	r3, [r2, #80]	@ 0x50
 800a064:	e003      	b.n	800a06e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a066:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a06a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800a06e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a072:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a076:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800a07a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a07e:	2300      	movs	r3, #0
 800a080:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800a084:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800a088:	460b      	mov	r3, r1
 800a08a:	4313      	orrs	r3, r2
 800a08c:	d056      	beq.n	800a13c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800a08e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a092:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a094:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a098:	d033      	beq.n	800a102 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800a09a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a09e:	d82c      	bhi.n	800a0fa <HAL_RCCEx_PeriphCLKConfig+0x592>
 800a0a0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a0a4:	d02f      	beq.n	800a106 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800a0a6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a0aa:	d826      	bhi.n	800a0fa <HAL_RCCEx_PeriphCLKConfig+0x592>
 800a0ac:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a0b0:	d02b      	beq.n	800a10a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800a0b2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a0b6:	d820      	bhi.n	800a0fa <HAL_RCCEx_PeriphCLKConfig+0x592>
 800a0b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a0bc:	d012      	beq.n	800a0e4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800a0be:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a0c2:	d81a      	bhi.n	800a0fa <HAL_RCCEx_PeriphCLKConfig+0x592>
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d022      	beq.n	800a10e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800a0c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a0cc:	d115      	bne.n	800a0fa <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a0ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0d2:	3308      	adds	r3, #8
 800a0d4:	2101      	movs	r1, #1
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	f001 fa0e 	bl	800b4f8 <RCCEx_PLL2_Config>
 800a0dc:	4603      	mov	r3, r0
 800a0de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800a0e2:	e015      	b.n	800a110 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a0e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0e8:	3328      	adds	r3, #40	@ 0x28
 800a0ea:	2101      	movs	r1, #1
 800a0ec:	4618      	mov	r0, r3
 800a0ee:	f001 fab5 	bl	800b65c <RCCEx_PLL3_Config>
 800a0f2:	4603      	mov	r3, r0
 800a0f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800a0f8:	e00a      	b.n	800a110 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a0fa:	2301      	movs	r3, #1
 800a0fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a100:	e006      	b.n	800a110 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800a102:	bf00      	nop
 800a104:	e004      	b.n	800a110 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800a106:	bf00      	nop
 800a108:	e002      	b.n	800a110 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800a10a:	bf00      	nop
 800a10c:	e000      	b.n	800a110 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800a10e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a110:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a114:	2b00      	cmp	r3, #0
 800a116:	d10d      	bne.n	800a134 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800a118:	4b05      	ldr	r3, [pc, #20]	@ (800a130 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a11a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a11c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800a120:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a124:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a126:	4a02      	ldr	r2, [pc, #8]	@ (800a130 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a128:	430b      	orrs	r3, r1
 800a12a:	6513      	str	r3, [r2, #80]	@ 0x50
 800a12c:	e006      	b.n	800a13c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800a12e:	bf00      	nop
 800a130:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a134:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a138:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800a13c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a140:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a144:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800a148:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a14c:	2300      	movs	r3, #0
 800a14e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a152:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800a156:	460b      	mov	r3, r1
 800a158:	4313      	orrs	r3, r2
 800a15a:	d055      	beq.n	800a208 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800a15c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a160:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800a164:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a168:	d033      	beq.n	800a1d2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800a16a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a16e:	d82c      	bhi.n	800a1ca <HAL_RCCEx_PeriphCLKConfig+0x662>
 800a170:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a174:	d02f      	beq.n	800a1d6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800a176:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a17a:	d826      	bhi.n	800a1ca <HAL_RCCEx_PeriphCLKConfig+0x662>
 800a17c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a180:	d02b      	beq.n	800a1da <HAL_RCCEx_PeriphCLKConfig+0x672>
 800a182:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a186:	d820      	bhi.n	800a1ca <HAL_RCCEx_PeriphCLKConfig+0x662>
 800a188:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a18c:	d012      	beq.n	800a1b4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800a18e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a192:	d81a      	bhi.n	800a1ca <HAL_RCCEx_PeriphCLKConfig+0x662>
 800a194:	2b00      	cmp	r3, #0
 800a196:	d022      	beq.n	800a1de <HAL_RCCEx_PeriphCLKConfig+0x676>
 800a198:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a19c:	d115      	bne.n	800a1ca <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a19e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1a2:	3308      	adds	r3, #8
 800a1a4:	2101      	movs	r1, #1
 800a1a6:	4618      	mov	r0, r3
 800a1a8:	f001 f9a6 	bl	800b4f8 <RCCEx_PLL2_Config>
 800a1ac:	4603      	mov	r3, r0
 800a1ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800a1b2:	e015      	b.n	800a1e0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a1b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1b8:	3328      	adds	r3, #40	@ 0x28
 800a1ba:	2101      	movs	r1, #1
 800a1bc:	4618      	mov	r0, r3
 800a1be:	f001 fa4d 	bl	800b65c <RCCEx_PLL3_Config>
 800a1c2:	4603      	mov	r3, r0
 800a1c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800a1c8:	e00a      	b.n	800a1e0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800a1ca:	2301      	movs	r3, #1
 800a1cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a1d0:	e006      	b.n	800a1e0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800a1d2:	bf00      	nop
 800a1d4:	e004      	b.n	800a1e0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800a1d6:	bf00      	nop
 800a1d8:	e002      	b.n	800a1e0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800a1da:	bf00      	nop
 800a1dc:	e000      	b.n	800a1e0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800a1de:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a1e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d10b      	bne.n	800a200 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800a1e8:	4ba3      	ldr	r3, [pc, #652]	@ (800a478 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a1ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a1ec:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800a1f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1f4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800a1f8:	4a9f      	ldr	r2, [pc, #636]	@ (800a478 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a1fa:	430b      	orrs	r3, r1
 800a1fc:	6593      	str	r3, [r2, #88]	@ 0x58
 800a1fe:	e003      	b.n	800a208 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a200:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a204:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a208:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a20c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a210:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800a214:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a218:	2300      	movs	r3, #0
 800a21a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800a21e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a222:	460b      	mov	r3, r1
 800a224:	4313      	orrs	r3, r2
 800a226:	d037      	beq.n	800a298 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800a228:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a22c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a22e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a232:	d00e      	beq.n	800a252 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800a234:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a238:	d816      	bhi.n	800a268 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d018      	beq.n	800a270 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800a23e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a242:	d111      	bne.n	800a268 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a244:	4b8c      	ldr	r3, [pc, #560]	@ (800a478 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a248:	4a8b      	ldr	r2, [pc, #556]	@ (800a478 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a24a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a24e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800a250:	e00f      	b.n	800a272 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a252:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a256:	3308      	adds	r3, #8
 800a258:	2101      	movs	r1, #1
 800a25a:	4618      	mov	r0, r3
 800a25c:	f001 f94c 	bl	800b4f8 <RCCEx_PLL2_Config>
 800a260:	4603      	mov	r3, r0
 800a262:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800a266:	e004      	b.n	800a272 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a268:	2301      	movs	r3, #1
 800a26a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a26e:	e000      	b.n	800a272 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800a270:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a272:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a276:	2b00      	cmp	r3, #0
 800a278:	d10a      	bne.n	800a290 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a27a:	4b7f      	ldr	r3, [pc, #508]	@ (800a478 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a27c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a27e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800a282:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a286:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a288:	4a7b      	ldr	r2, [pc, #492]	@ (800a478 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a28a:	430b      	orrs	r3, r1
 800a28c:	6513      	str	r3, [r2, #80]	@ 0x50
 800a28e:	e003      	b.n	800a298 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a290:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a294:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800a298:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a29c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2a0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800a2a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a2a8:	2300      	movs	r3, #0
 800a2aa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800a2ae:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800a2b2:	460b      	mov	r3, r1
 800a2b4:	4313      	orrs	r3, r2
 800a2b6:	d039      	beq.n	800a32c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800a2b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a2be:	2b03      	cmp	r3, #3
 800a2c0:	d81c      	bhi.n	800a2fc <HAL_RCCEx_PeriphCLKConfig+0x794>
 800a2c2:	a201      	add	r2, pc, #4	@ (adr r2, 800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800a2c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2c8:	0800a305 	.word	0x0800a305
 800a2cc:	0800a2d9 	.word	0x0800a2d9
 800a2d0:	0800a2e7 	.word	0x0800a2e7
 800a2d4:	0800a305 	.word	0x0800a305
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a2d8:	4b67      	ldr	r3, [pc, #412]	@ (800a478 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a2da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2dc:	4a66      	ldr	r2, [pc, #408]	@ (800a478 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a2de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a2e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800a2e4:	e00f      	b.n	800a306 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a2e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2ea:	3308      	adds	r3, #8
 800a2ec:	2102      	movs	r1, #2
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	f001 f902 	bl	800b4f8 <RCCEx_PLL2_Config>
 800a2f4:	4603      	mov	r3, r0
 800a2f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800a2fa:	e004      	b.n	800a306 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800a2fc:	2301      	movs	r3, #1
 800a2fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a302:	e000      	b.n	800a306 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800a304:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a306:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d10a      	bne.n	800a324 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800a30e:	4b5a      	ldr	r3, [pc, #360]	@ (800a478 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a310:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a312:	f023 0103 	bic.w	r1, r3, #3
 800a316:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a31a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a31c:	4a56      	ldr	r2, [pc, #344]	@ (800a478 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a31e:	430b      	orrs	r3, r1
 800a320:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a322:	e003      	b.n	800a32c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a324:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a328:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a32c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a330:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a334:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800a338:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a33c:	2300      	movs	r3, #0
 800a33e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a342:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800a346:	460b      	mov	r3, r1
 800a348:	4313      	orrs	r3, r2
 800a34a:	f000 809f 	beq.w	800a48c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a34e:	4b4b      	ldr	r3, [pc, #300]	@ (800a47c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	4a4a      	ldr	r2, [pc, #296]	@ (800a47c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800a354:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a358:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a35a:	f7f9 ff2f 	bl	80041bc <HAL_GetTick>
 800a35e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a362:	e00b      	b.n	800a37c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a364:	f7f9 ff2a 	bl	80041bc <HAL_GetTick>
 800a368:	4602      	mov	r2, r0
 800a36a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800a36e:	1ad3      	subs	r3, r2, r3
 800a370:	2b64      	cmp	r3, #100	@ 0x64
 800a372:	d903      	bls.n	800a37c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800a374:	2303      	movs	r3, #3
 800a376:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a37a:	e005      	b.n	800a388 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a37c:	4b3f      	ldr	r3, [pc, #252]	@ (800a47c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a384:	2b00      	cmp	r3, #0
 800a386:	d0ed      	beq.n	800a364 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800a388:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d179      	bne.n	800a484 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800a390:	4b39      	ldr	r3, [pc, #228]	@ (800a478 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a392:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800a394:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a398:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a39c:	4053      	eors	r3, r2
 800a39e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d015      	beq.n	800a3d2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a3a6:	4b34      	ldr	r3, [pc, #208]	@ (800a478 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a3a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a3aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a3ae:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a3b2:	4b31      	ldr	r3, [pc, #196]	@ (800a478 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a3b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a3b6:	4a30      	ldr	r2, [pc, #192]	@ (800a478 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a3b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a3bc:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a3be:	4b2e      	ldr	r3, [pc, #184]	@ (800a478 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a3c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a3c2:	4a2d      	ldr	r2, [pc, #180]	@ (800a478 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a3c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a3c8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800a3ca:	4a2b      	ldr	r2, [pc, #172]	@ (800a478 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a3cc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800a3d0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800a3d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3d6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a3da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a3de:	d118      	bne.n	800a412 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a3e0:	f7f9 feec 	bl	80041bc <HAL_GetTick>
 800a3e4:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a3e8:	e00d      	b.n	800a406 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a3ea:	f7f9 fee7 	bl	80041bc <HAL_GetTick>
 800a3ee:	4602      	mov	r2, r0
 800a3f0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800a3f4:	1ad2      	subs	r2, r2, r3
 800a3f6:	f241 3388 	movw	r3, #5000	@ 0x1388
 800a3fa:	429a      	cmp	r2, r3
 800a3fc:	d903      	bls.n	800a406 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800a3fe:	2303      	movs	r3, #3
 800a400:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800a404:	e005      	b.n	800a412 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a406:	4b1c      	ldr	r3, [pc, #112]	@ (800a478 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a408:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a40a:	f003 0302 	and.w	r3, r3, #2
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d0eb      	beq.n	800a3ea <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800a412:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a416:	2b00      	cmp	r3, #0
 800a418:	d129      	bne.n	800a46e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a41a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a41e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a422:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a426:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a42a:	d10e      	bne.n	800a44a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800a42c:	4b12      	ldr	r3, [pc, #72]	@ (800a478 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a42e:	691b      	ldr	r3, [r3, #16]
 800a430:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800a434:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a438:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a43c:	091a      	lsrs	r2, r3, #4
 800a43e:	4b10      	ldr	r3, [pc, #64]	@ (800a480 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800a440:	4013      	ands	r3, r2
 800a442:	4a0d      	ldr	r2, [pc, #52]	@ (800a478 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a444:	430b      	orrs	r3, r1
 800a446:	6113      	str	r3, [r2, #16]
 800a448:	e005      	b.n	800a456 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800a44a:	4b0b      	ldr	r3, [pc, #44]	@ (800a478 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a44c:	691b      	ldr	r3, [r3, #16]
 800a44e:	4a0a      	ldr	r2, [pc, #40]	@ (800a478 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a450:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800a454:	6113      	str	r3, [r2, #16]
 800a456:	4b08      	ldr	r3, [pc, #32]	@ (800a478 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a458:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800a45a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a45e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a462:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a466:	4a04      	ldr	r2, [pc, #16]	@ (800a478 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a468:	430b      	orrs	r3, r1
 800a46a:	6713      	str	r3, [r2, #112]	@ 0x70
 800a46c:	e00e      	b.n	800a48c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a46e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a472:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800a476:	e009      	b.n	800a48c <HAL_RCCEx_PeriphCLKConfig+0x924>
 800a478:	58024400 	.word	0x58024400
 800a47c:	58024800 	.word	0x58024800
 800a480:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a484:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a488:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800a48c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a490:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a494:	f002 0301 	and.w	r3, r2, #1
 800a498:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a49c:	2300      	movs	r3, #0
 800a49e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a4a2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800a4a6:	460b      	mov	r3, r1
 800a4a8:	4313      	orrs	r3, r2
 800a4aa:	f000 8089 	beq.w	800a5c0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800a4ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a4b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a4b4:	2b28      	cmp	r3, #40	@ 0x28
 800a4b6:	d86b      	bhi.n	800a590 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800a4b8:	a201      	add	r2, pc, #4	@ (adr r2, 800a4c0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800a4ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4be:	bf00      	nop
 800a4c0:	0800a599 	.word	0x0800a599
 800a4c4:	0800a591 	.word	0x0800a591
 800a4c8:	0800a591 	.word	0x0800a591
 800a4cc:	0800a591 	.word	0x0800a591
 800a4d0:	0800a591 	.word	0x0800a591
 800a4d4:	0800a591 	.word	0x0800a591
 800a4d8:	0800a591 	.word	0x0800a591
 800a4dc:	0800a591 	.word	0x0800a591
 800a4e0:	0800a565 	.word	0x0800a565
 800a4e4:	0800a591 	.word	0x0800a591
 800a4e8:	0800a591 	.word	0x0800a591
 800a4ec:	0800a591 	.word	0x0800a591
 800a4f0:	0800a591 	.word	0x0800a591
 800a4f4:	0800a591 	.word	0x0800a591
 800a4f8:	0800a591 	.word	0x0800a591
 800a4fc:	0800a591 	.word	0x0800a591
 800a500:	0800a57b 	.word	0x0800a57b
 800a504:	0800a591 	.word	0x0800a591
 800a508:	0800a591 	.word	0x0800a591
 800a50c:	0800a591 	.word	0x0800a591
 800a510:	0800a591 	.word	0x0800a591
 800a514:	0800a591 	.word	0x0800a591
 800a518:	0800a591 	.word	0x0800a591
 800a51c:	0800a591 	.word	0x0800a591
 800a520:	0800a599 	.word	0x0800a599
 800a524:	0800a591 	.word	0x0800a591
 800a528:	0800a591 	.word	0x0800a591
 800a52c:	0800a591 	.word	0x0800a591
 800a530:	0800a591 	.word	0x0800a591
 800a534:	0800a591 	.word	0x0800a591
 800a538:	0800a591 	.word	0x0800a591
 800a53c:	0800a591 	.word	0x0800a591
 800a540:	0800a599 	.word	0x0800a599
 800a544:	0800a591 	.word	0x0800a591
 800a548:	0800a591 	.word	0x0800a591
 800a54c:	0800a591 	.word	0x0800a591
 800a550:	0800a591 	.word	0x0800a591
 800a554:	0800a591 	.word	0x0800a591
 800a558:	0800a591 	.word	0x0800a591
 800a55c:	0800a591 	.word	0x0800a591
 800a560:	0800a599 	.word	0x0800a599
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a564:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a568:	3308      	adds	r3, #8
 800a56a:	2101      	movs	r1, #1
 800a56c:	4618      	mov	r0, r3
 800a56e:	f000 ffc3 	bl	800b4f8 <RCCEx_PLL2_Config>
 800a572:	4603      	mov	r3, r0
 800a574:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800a578:	e00f      	b.n	800a59a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a57a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a57e:	3328      	adds	r3, #40	@ 0x28
 800a580:	2101      	movs	r1, #1
 800a582:	4618      	mov	r0, r3
 800a584:	f001 f86a 	bl	800b65c <RCCEx_PLL3_Config>
 800a588:	4603      	mov	r3, r0
 800a58a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800a58e:	e004      	b.n	800a59a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a590:	2301      	movs	r3, #1
 800a592:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a596:	e000      	b.n	800a59a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800a598:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a59a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d10a      	bne.n	800a5b8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800a5a2:	4bbf      	ldr	r3, [pc, #764]	@ (800a8a0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a5a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a5a6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800a5aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5ae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a5b0:	4abb      	ldr	r2, [pc, #748]	@ (800a8a0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a5b2:	430b      	orrs	r3, r1
 800a5b4:	6553      	str	r3, [r2, #84]	@ 0x54
 800a5b6:	e003      	b.n	800a5c0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a5b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a5bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800a5c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5c8:	f002 0302 	and.w	r3, r2, #2
 800a5cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a5d0:	2300      	movs	r3, #0
 800a5d2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800a5d6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800a5da:	460b      	mov	r3, r1
 800a5dc:	4313      	orrs	r3, r2
 800a5de:	d041      	beq.n	800a664 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800a5e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a5e6:	2b05      	cmp	r3, #5
 800a5e8:	d824      	bhi.n	800a634 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800a5ea:	a201      	add	r2, pc, #4	@ (adr r2, 800a5f0 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800a5ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5f0:	0800a63d 	.word	0x0800a63d
 800a5f4:	0800a609 	.word	0x0800a609
 800a5f8:	0800a61f 	.word	0x0800a61f
 800a5fc:	0800a63d 	.word	0x0800a63d
 800a600:	0800a63d 	.word	0x0800a63d
 800a604:	0800a63d 	.word	0x0800a63d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a608:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a60c:	3308      	adds	r3, #8
 800a60e:	2101      	movs	r1, #1
 800a610:	4618      	mov	r0, r3
 800a612:	f000 ff71 	bl	800b4f8 <RCCEx_PLL2_Config>
 800a616:	4603      	mov	r3, r0
 800a618:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800a61c:	e00f      	b.n	800a63e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a61e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a622:	3328      	adds	r3, #40	@ 0x28
 800a624:	2101      	movs	r1, #1
 800a626:	4618      	mov	r0, r3
 800a628:	f001 f818 	bl	800b65c <RCCEx_PLL3_Config>
 800a62c:	4603      	mov	r3, r0
 800a62e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800a632:	e004      	b.n	800a63e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a634:	2301      	movs	r3, #1
 800a636:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a63a:	e000      	b.n	800a63e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800a63c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a63e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a642:	2b00      	cmp	r3, #0
 800a644:	d10a      	bne.n	800a65c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800a646:	4b96      	ldr	r3, [pc, #600]	@ (800a8a0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a648:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a64a:	f023 0107 	bic.w	r1, r3, #7
 800a64e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a652:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a654:	4a92      	ldr	r2, [pc, #584]	@ (800a8a0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a656:	430b      	orrs	r3, r1
 800a658:	6553      	str	r3, [r2, #84]	@ 0x54
 800a65a:	e003      	b.n	800a664 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a65c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a660:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a664:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a66c:	f002 0304 	and.w	r3, r2, #4
 800a670:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a674:	2300      	movs	r3, #0
 800a676:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a67a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800a67e:	460b      	mov	r3, r1
 800a680:	4313      	orrs	r3, r2
 800a682:	d044      	beq.n	800a70e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800a684:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a688:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a68c:	2b05      	cmp	r3, #5
 800a68e:	d825      	bhi.n	800a6dc <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800a690:	a201      	add	r2, pc, #4	@ (adr r2, 800a698 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800a692:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a696:	bf00      	nop
 800a698:	0800a6e5 	.word	0x0800a6e5
 800a69c:	0800a6b1 	.word	0x0800a6b1
 800a6a0:	0800a6c7 	.word	0x0800a6c7
 800a6a4:	0800a6e5 	.word	0x0800a6e5
 800a6a8:	0800a6e5 	.word	0x0800a6e5
 800a6ac:	0800a6e5 	.word	0x0800a6e5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a6b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a6b4:	3308      	adds	r3, #8
 800a6b6:	2101      	movs	r1, #1
 800a6b8:	4618      	mov	r0, r3
 800a6ba:	f000 ff1d 	bl	800b4f8 <RCCEx_PLL2_Config>
 800a6be:	4603      	mov	r3, r0
 800a6c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800a6c4:	e00f      	b.n	800a6e6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a6c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a6ca:	3328      	adds	r3, #40	@ 0x28
 800a6cc:	2101      	movs	r1, #1
 800a6ce:	4618      	mov	r0, r3
 800a6d0:	f000 ffc4 	bl	800b65c <RCCEx_PLL3_Config>
 800a6d4:	4603      	mov	r3, r0
 800a6d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800a6da:	e004      	b.n	800a6e6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a6dc:	2301      	movs	r3, #1
 800a6de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a6e2:	e000      	b.n	800a6e6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800a6e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a6e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d10b      	bne.n	800a706 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a6ee:	4b6c      	ldr	r3, [pc, #432]	@ (800a8a0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a6f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6f2:	f023 0107 	bic.w	r1, r3, #7
 800a6f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a6fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a6fe:	4a68      	ldr	r2, [pc, #416]	@ (800a8a0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a700:	430b      	orrs	r3, r1
 800a702:	6593      	str	r3, [r2, #88]	@ 0x58
 800a704:	e003      	b.n	800a70e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a706:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a70a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a70e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a712:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a716:	f002 0320 	and.w	r3, r2, #32
 800a71a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a71e:	2300      	movs	r3, #0
 800a720:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a724:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a728:	460b      	mov	r3, r1
 800a72a:	4313      	orrs	r3, r2
 800a72c:	d055      	beq.n	800a7da <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800a72e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a732:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a736:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a73a:	d033      	beq.n	800a7a4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800a73c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a740:	d82c      	bhi.n	800a79c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a742:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a746:	d02f      	beq.n	800a7a8 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800a748:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a74c:	d826      	bhi.n	800a79c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a74e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a752:	d02b      	beq.n	800a7ac <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800a754:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a758:	d820      	bhi.n	800a79c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a75a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a75e:	d012      	beq.n	800a786 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800a760:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a764:	d81a      	bhi.n	800a79c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a766:	2b00      	cmp	r3, #0
 800a768:	d022      	beq.n	800a7b0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800a76a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a76e:	d115      	bne.n	800a79c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a770:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a774:	3308      	adds	r3, #8
 800a776:	2100      	movs	r1, #0
 800a778:	4618      	mov	r0, r3
 800a77a:	f000 febd 	bl	800b4f8 <RCCEx_PLL2_Config>
 800a77e:	4603      	mov	r3, r0
 800a780:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800a784:	e015      	b.n	800a7b2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a786:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a78a:	3328      	adds	r3, #40	@ 0x28
 800a78c:	2102      	movs	r1, #2
 800a78e:	4618      	mov	r0, r3
 800a790:	f000 ff64 	bl	800b65c <RCCEx_PLL3_Config>
 800a794:	4603      	mov	r3, r0
 800a796:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800a79a:	e00a      	b.n	800a7b2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a79c:	2301      	movs	r3, #1
 800a79e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a7a2:	e006      	b.n	800a7b2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a7a4:	bf00      	nop
 800a7a6:	e004      	b.n	800a7b2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a7a8:	bf00      	nop
 800a7aa:	e002      	b.n	800a7b2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a7ac:	bf00      	nop
 800a7ae:	e000      	b.n	800a7b2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a7b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a7b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d10b      	bne.n	800a7d2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a7ba:	4b39      	ldr	r3, [pc, #228]	@ (800a8a0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a7bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a7be:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800a7c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a7c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a7ca:	4a35      	ldr	r2, [pc, #212]	@ (800a8a0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a7cc:	430b      	orrs	r3, r1
 800a7ce:	6553      	str	r3, [r2, #84]	@ 0x54
 800a7d0:	e003      	b.n	800a7da <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a7d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a7d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800a7da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a7de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7e2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800a7e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a7ea:	2300      	movs	r3, #0
 800a7ec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a7f0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800a7f4:	460b      	mov	r3, r1
 800a7f6:	4313      	orrs	r3, r2
 800a7f8:	d058      	beq.n	800a8ac <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800a7fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a7fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a802:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800a806:	d033      	beq.n	800a870 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800a808:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800a80c:	d82c      	bhi.n	800a868 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a80e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a812:	d02f      	beq.n	800a874 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800a814:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a818:	d826      	bhi.n	800a868 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a81a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a81e:	d02b      	beq.n	800a878 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800a820:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a824:	d820      	bhi.n	800a868 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a826:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a82a:	d012      	beq.n	800a852 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800a82c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a830:	d81a      	bhi.n	800a868 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a832:	2b00      	cmp	r3, #0
 800a834:	d022      	beq.n	800a87c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800a836:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a83a:	d115      	bne.n	800a868 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a83c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a840:	3308      	adds	r3, #8
 800a842:	2100      	movs	r1, #0
 800a844:	4618      	mov	r0, r3
 800a846:	f000 fe57 	bl	800b4f8 <RCCEx_PLL2_Config>
 800a84a:	4603      	mov	r3, r0
 800a84c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800a850:	e015      	b.n	800a87e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a856:	3328      	adds	r3, #40	@ 0x28
 800a858:	2102      	movs	r1, #2
 800a85a:	4618      	mov	r0, r3
 800a85c:	f000 fefe 	bl	800b65c <RCCEx_PLL3_Config>
 800a860:	4603      	mov	r3, r0
 800a862:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800a866:	e00a      	b.n	800a87e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a868:	2301      	movs	r3, #1
 800a86a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a86e:	e006      	b.n	800a87e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a870:	bf00      	nop
 800a872:	e004      	b.n	800a87e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a874:	bf00      	nop
 800a876:	e002      	b.n	800a87e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a878:	bf00      	nop
 800a87a:	e000      	b.n	800a87e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a87c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a87e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a882:	2b00      	cmp	r3, #0
 800a884:	d10e      	bne.n	800a8a4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a886:	4b06      	ldr	r3, [pc, #24]	@ (800a8a0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a888:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a88a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800a88e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a892:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a896:	4a02      	ldr	r2, [pc, #8]	@ (800a8a0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a898:	430b      	orrs	r3, r1
 800a89a:	6593      	str	r3, [r2, #88]	@ 0x58
 800a89c:	e006      	b.n	800a8ac <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800a89e:	bf00      	nop
 800a8a0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a8a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a8a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800a8ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a8b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8b4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800a8b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a8bc:	2300      	movs	r3, #0
 800a8be:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a8c2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800a8c6:	460b      	mov	r3, r1
 800a8c8:	4313      	orrs	r3, r2
 800a8ca:	d055      	beq.n	800a978 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800a8cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a8d0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a8d4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800a8d8:	d033      	beq.n	800a942 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800a8da:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800a8de:	d82c      	bhi.n	800a93a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a8e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a8e4:	d02f      	beq.n	800a946 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800a8e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a8ea:	d826      	bhi.n	800a93a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a8ec:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800a8f0:	d02b      	beq.n	800a94a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800a8f2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800a8f6:	d820      	bhi.n	800a93a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a8f8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a8fc:	d012      	beq.n	800a924 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800a8fe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a902:	d81a      	bhi.n	800a93a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a904:	2b00      	cmp	r3, #0
 800a906:	d022      	beq.n	800a94e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800a908:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a90c:	d115      	bne.n	800a93a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a90e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a912:	3308      	adds	r3, #8
 800a914:	2100      	movs	r1, #0
 800a916:	4618      	mov	r0, r3
 800a918:	f000 fdee 	bl	800b4f8 <RCCEx_PLL2_Config>
 800a91c:	4603      	mov	r3, r0
 800a91e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a922:	e015      	b.n	800a950 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a924:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a928:	3328      	adds	r3, #40	@ 0x28
 800a92a:	2102      	movs	r1, #2
 800a92c:	4618      	mov	r0, r3
 800a92e:	f000 fe95 	bl	800b65c <RCCEx_PLL3_Config>
 800a932:	4603      	mov	r3, r0
 800a934:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a938:	e00a      	b.n	800a950 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a93a:	2301      	movs	r3, #1
 800a93c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a940:	e006      	b.n	800a950 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a942:	bf00      	nop
 800a944:	e004      	b.n	800a950 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a946:	bf00      	nop
 800a948:	e002      	b.n	800a950 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a94a:	bf00      	nop
 800a94c:	e000      	b.n	800a950 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a94e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a950:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a954:	2b00      	cmp	r3, #0
 800a956:	d10b      	bne.n	800a970 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800a958:	4ba1      	ldr	r3, [pc, #644]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a95a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a95c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800a960:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a964:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a968:	4a9d      	ldr	r2, [pc, #628]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a96a:	430b      	orrs	r3, r1
 800a96c:	6593      	str	r3, [r2, #88]	@ 0x58
 800a96e:	e003      	b.n	800a978 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a970:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a974:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800a978:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a97c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a980:	f002 0308 	and.w	r3, r2, #8
 800a984:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a988:	2300      	movs	r3, #0
 800a98a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a98e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800a992:	460b      	mov	r3, r1
 800a994:	4313      	orrs	r3, r2
 800a996:	d01e      	beq.n	800a9d6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800a998:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a99c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a9a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a9a4:	d10c      	bne.n	800a9c0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a9a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a9aa:	3328      	adds	r3, #40	@ 0x28
 800a9ac:	2102      	movs	r1, #2
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	f000 fe54 	bl	800b65c <RCCEx_PLL3_Config>
 800a9b4:	4603      	mov	r3, r0
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d002      	beq.n	800a9c0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800a9ba:	2301      	movs	r3, #1
 800a9bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800a9c0:	4b87      	ldr	r3, [pc, #540]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a9c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a9c4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a9c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a9cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a9d0:	4a83      	ldr	r2, [pc, #524]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a9d2:	430b      	orrs	r3, r1
 800a9d4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a9d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a9da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9de:	f002 0310 	and.w	r3, r2, #16
 800a9e2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a9e6:	2300      	movs	r3, #0
 800a9e8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a9ec:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800a9f0:	460b      	mov	r3, r1
 800a9f2:	4313      	orrs	r3, r2
 800a9f4:	d01e      	beq.n	800aa34 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800a9f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a9fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a9fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aa02:	d10c      	bne.n	800aa1e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800aa04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa08:	3328      	adds	r3, #40	@ 0x28
 800aa0a:	2102      	movs	r1, #2
 800aa0c:	4618      	mov	r0, r3
 800aa0e:	f000 fe25 	bl	800b65c <RCCEx_PLL3_Config>
 800aa12:	4603      	mov	r3, r0
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d002      	beq.n	800aa1e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800aa18:	2301      	movs	r3, #1
 800aa1a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800aa1e:	4b70      	ldr	r3, [pc, #448]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800aa20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa22:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800aa26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa2a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800aa2e:	4a6c      	ldr	r2, [pc, #432]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800aa30:	430b      	orrs	r3, r1
 800aa32:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800aa34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa3c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800aa40:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800aa44:	2300      	movs	r3, #0
 800aa46:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800aa4a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800aa4e:	460b      	mov	r3, r1
 800aa50:	4313      	orrs	r3, r2
 800aa52:	d03e      	beq.n	800aad2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800aa54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa58:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800aa5c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aa60:	d022      	beq.n	800aaa8 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800aa62:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aa66:	d81b      	bhi.n	800aaa0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d003      	beq.n	800aa74 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800aa6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aa70:	d00b      	beq.n	800aa8a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800aa72:	e015      	b.n	800aaa0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800aa74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa78:	3308      	adds	r3, #8
 800aa7a:	2100      	movs	r1, #0
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	f000 fd3b 	bl	800b4f8 <RCCEx_PLL2_Config>
 800aa82:	4603      	mov	r3, r0
 800aa84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800aa88:	e00f      	b.n	800aaaa <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800aa8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa8e:	3328      	adds	r3, #40	@ 0x28
 800aa90:	2102      	movs	r1, #2
 800aa92:	4618      	mov	r0, r3
 800aa94:	f000 fde2 	bl	800b65c <RCCEx_PLL3_Config>
 800aa98:	4603      	mov	r3, r0
 800aa9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800aa9e:	e004      	b.n	800aaaa <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800aaa0:	2301      	movs	r3, #1
 800aaa2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800aaa6:	e000      	b.n	800aaaa <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800aaa8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aaaa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d10b      	bne.n	800aaca <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800aab2:	4b4b      	ldr	r3, [pc, #300]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800aab4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aab6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800aaba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aabe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800aac2:	4a47      	ldr	r2, [pc, #284]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800aac4:	430b      	orrs	r3, r1
 800aac6:	6593      	str	r3, [r2, #88]	@ 0x58
 800aac8:	e003      	b.n	800aad2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aaca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aace:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800aad2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aada:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800aade:	67bb      	str	r3, [r7, #120]	@ 0x78
 800aae0:	2300      	movs	r3, #0
 800aae2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800aae4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800aae8:	460b      	mov	r3, r1
 800aaea:	4313      	orrs	r3, r2
 800aaec:	d03b      	beq.n	800ab66 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800aaee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aaf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aaf6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800aafa:	d01f      	beq.n	800ab3c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800aafc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800ab00:	d818      	bhi.n	800ab34 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800ab02:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ab06:	d003      	beq.n	800ab10 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800ab08:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ab0c:	d007      	beq.n	800ab1e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800ab0e:	e011      	b.n	800ab34 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ab10:	4b33      	ldr	r3, [pc, #204]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ab12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab14:	4a32      	ldr	r2, [pc, #200]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ab16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ab1a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800ab1c:	e00f      	b.n	800ab3e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ab1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab22:	3328      	adds	r3, #40	@ 0x28
 800ab24:	2101      	movs	r1, #1
 800ab26:	4618      	mov	r0, r3
 800ab28:	f000 fd98 	bl	800b65c <RCCEx_PLL3_Config>
 800ab2c:	4603      	mov	r3, r0
 800ab2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800ab32:	e004      	b.n	800ab3e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ab34:	2301      	movs	r3, #1
 800ab36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ab3a:	e000      	b.n	800ab3e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800ab3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ab3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d10b      	bne.n	800ab5e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800ab46:	4b26      	ldr	r3, [pc, #152]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ab48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab4a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800ab4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab56:	4a22      	ldr	r2, [pc, #136]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ab58:	430b      	orrs	r3, r1
 800ab5a:	6553      	str	r3, [r2, #84]	@ 0x54
 800ab5c:	e003      	b.n	800ab66 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ab62:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800ab66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab6e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800ab72:	673b      	str	r3, [r7, #112]	@ 0x70
 800ab74:	2300      	movs	r3, #0
 800ab76:	677b      	str	r3, [r7, #116]	@ 0x74
 800ab78:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800ab7c:	460b      	mov	r3, r1
 800ab7e:	4313      	orrs	r3, r2
 800ab80:	d034      	beq.n	800abec <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800ab82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d003      	beq.n	800ab94 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800ab8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ab90:	d007      	beq.n	800aba2 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800ab92:	e011      	b.n	800abb8 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ab94:	4b12      	ldr	r3, [pc, #72]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ab96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab98:	4a11      	ldr	r2, [pc, #68]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ab9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ab9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800aba0:	e00e      	b.n	800abc0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800aba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aba6:	3308      	adds	r3, #8
 800aba8:	2102      	movs	r1, #2
 800abaa:	4618      	mov	r0, r3
 800abac:	f000 fca4 	bl	800b4f8 <RCCEx_PLL2_Config>
 800abb0:	4603      	mov	r3, r0
 800abb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800abb6:	e003      	b.n	800abc0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800abb8:	2301      	movs	r3, #1
 800abba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800abbe:	bf00      	nop
    }

    if (ret == HAL_OK)
 800abc0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d10d      	bne.n	800abe4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800abc8:	4b05      	ldr	r3, [pc, #20]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800abca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800abcc:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800abd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800abd4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800abd6:	4a02      	ldr	r2, [pc, #8]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800abd8:	430b      	orrs	r3, r1
 800abda:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800abdc:	e006      	b.n	800abec <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800abde:	bf00      	nop
 800abe0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800abe4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800abe8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800abec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800abf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abf4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800abf8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800abfa:	2300      	movs	r3, #0
 800abfc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800abfe:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800ac02:	460b      	mov	r3, r1
 800ac04:	4313      	orrs	r3, r2
 800ac06:	d00c      	beq.n	800ac22 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800ac08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac0c:	3328      	adds	r3, #40	@ 0x28
 800ac0e:	2102      	movs	r1, #2
 800ac10:	4618      	mov	r0, r3
 800ac12:	f000 fd23 	bl	800b65c <RCCEx_PLL3_Config>
 800ac16:	4603      	mov	r3, r0
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d002      	beq.n	800ac22 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800ac1c:	2301      	movs	r3, #1
 800ac1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800ac22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac2a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800ac2e:	663b      	str	r3, [r7, #96]	@ 0x60
 800ac30:	2300      	movs	r3, #0
 800ac32:	667b      	str	r3, [r7, #100]	@ 0x64
 800ac34:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800ac38:	460b      	mov	r3, r1
 800ac3a:	4313      	orrs	r3, r2
 800ac3c:	d038      	beq.n	800acb0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800ac3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ac46:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ac4a:	d018      	beq.n	800ac7e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800ac4c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ac50:	d811      	bhi.n	800ac76 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800ac52:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ac56:	d014      	beq.n	800ac82 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800ac58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ac5c:	d80b      	bhi.n	800ac76 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d011      	beq.n	800ac86 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800ac62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ac66:	d106      	bne.n	800ac76 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ac68:	4bc3      	ldr	r3, [pc, #780]	@ (800af78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ac6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac6c:	4ac2      	ldr	r2, [pc, #776]	@ (800af78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ac6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ac72:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800ac74:	e008      	b.n	800ac88 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ac76:	2301      	movs	r3, #1
 800ac78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ac7c:	e004      	b.n	800ac88 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800ac7e:	bf00      	nop
 800ac80:	e002      	b.n	800ac88 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800ac82:	bf00      	nop
 800ac84:	e000      	b.n	800ac88 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800ac86:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ac88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d10b      	bne.n	800aca8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800ac90:	4bb9      	ldr	r3, [pc, #740]	@ (800af78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ac92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac94:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800ac98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aca0:	4ab5      	ldr	r2, [pc, #724]	@ (800af78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800aca2:	430b      	orrs	r3, r1
 800aca4:	6553      	str	r3, [r2, #84]	@ 0x54
 800aca6:	e003      	b.n	800acb0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aca8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800acac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800acb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800acb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acb8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800acbc:	65bb      	str	r3, [r7, #88]	@ 0x58
 800acbe:	2300      	movs	r3, #0
 800acc0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800acc2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800acc6:	460b      	mov	r3, r1
 800acc8:	4313      	orrs	r3, r2
 800acca:	d009      	beq.n	800ace0 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800accc:	4baa      	ldr	r3, [pc, #680]	@ (800af78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800acce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800acd0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800acd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800acd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800acda:	4aa7      	ldr	r2, [pc, #668]	@ (800af78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800acdc:	430b      	orrs	r3, r1
 800acde:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800ace0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ace4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ace8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800acec:	653b      	str	r3, [r7, #80]	@ 0x50
 800acee:	2300      	movs	r3, #0
 800acf0:	657b      	str	r3, [r7, #84]	@ 0x54
 800acf2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800acf6:	460b      	mov	r3, r1
 800acf8:	4313      	orrs	r3, r2
 800acfa:	d00a      	beq.n	800ad12 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800acfc:	4b9e      	ldr	r3, [pc, #632]	@ (800af78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800acfe:	691b      	ldr	r3, [r3, #16]
 800ad00:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800ad04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad08:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800ad0c:	4a9a      	ldr	r2, [pc, #616]	@ (800af78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ad0e:	430b      	orrs	r3, r1
 800ad10:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800ad12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad1a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800ad1e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ad20:	2300      	movs	r3, #0
 800ad22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ad24:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800ad28:	460b      	mov	r3, r1
 800ad2a:	4313      	orrs	r3, r2
 800ad2c:	d009      	beq.n	800ad42 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800ad2e:	4b92      	ldr	r3, [pc, #584]	@ (800af78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ad30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad32:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800ad36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ad3c:	4a8e      	ldr	r2, [pc, #568]	@ (800af78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ad3e:	430b      	orrs	r3, r1
 800ad40:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800ad42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad4a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800ad4e:	643b      	str	r3, [r7, #64]	@ 0x40
 800ad50:	2300      	movs	r3, #0
 800ad52:	647b      	str	r3, [r7, #68]	@ 0x44
 800ad54:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800ad58:	460b      	mov	r3, r1
 800ad5a:	4313      	orrs	r3, r2
 800ad5c:	d00e      	beq.n	800ad7c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800ad5e:	4b86      	ldr	r3, [pc, #536]	@ (800af78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ad60:	691b      	ldr	r3, [r3, #16]
 800ad62:	4a85      	ldr	r2, [pc, #532]	@ (800af78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ad64:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800ad68:	6113      	str	r3, [r2, #16]
 800ad6a:	4b83      	ldr	r3, [pc, #524]	@ (800af78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ad6c:	6919      	ldr	r1, [r3, #16]
 800ad6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad72:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800ad76:	4a80      	ldr	r2, [pc, #512]	@ (800af78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ad78:	430b      	orrs	r3, r1
 800ad7a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800ad7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad84:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800ad88:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ad8a:	2300      	movs	r3, #0
 800ad8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ad8e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800ad92:	460b      	mov	r3, r1
 800ad94:	4313      	orrs	r3, r2
 800ad96:	d009      	beq.n	800adac <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800ad98:	4b77      	ldr	r3, [pc, #476]	@ (800af78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ad9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ad9c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800ada0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ada4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ada6:	4a74      	ldr	r2, [pc, #464]	@ (800af78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ada8:	430b      	orrs	r3, r1
 800adaa:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800adac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800adb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adb4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800adb8:	633b      	str	r3, [r7, #48]	@ 0x30
 800adba:	2300      	movs	r3, #0
 800adbc:	637b      	str	r3, [r7, #52]	@ 0x34
 800adbe:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800adc2:	460b      	mov	r3, r1
 800adc4:	4313      	orrs	r3, r2
 800adc6:	d00a      	beq.n	800adde <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800adc8:	4b6b      	ldr	r3, [pc, #428]	@ (800af78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800adca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800adcc:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800add0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800add4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800add8:	4a67      	ldr	r2, [pc, #412]	@ (800af78 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800adda:	430b      	orrs	r3, r1
 800addc:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800adde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ade2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ade6:	2100      	movs	r1, #0
 800ade8:	62b9      	str	r1, [r7, #40]	@ 0x28
 800adea:	f003 0301 	and.w	r3, r3, #1
 800adee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800adf0:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800adf4:	460b      	mov	r3, r1
 800adf6:	4313      	orrs	r3, r2
 800adf8:	d011      	beq.n	800ae1e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800adfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800adfe:	3308      	adds	r3, #8
 800ae00:	2100      	movs	r1, #0
 800ae02:	4618      	mov	r0, r3
 800ae04:	f000 fb78 	bl	800b4f8 <RCCEx_PLL2_Config>
 800ae08:	4603      	mov	r3, r0
 800ae0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800ae0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d003      	beq.n	800ae1e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ae1a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800ae1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae26:	2100      	movs	r1, #0
 800ae28:	6239      	str	r1, [r7, #32]
 800ae2a:	f003 0302 	and.w	r3, r3, #2
 800ae2e:	627b      	str	r3, [r7, #36]	@ 0x24
 800ae30:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800ae34:	460b      	mov	r3, r1
 800ae36:	4313      	orrs	r3, r2
 800ae38:	d011      	beq.n	800ae5e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ae3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae3e:	3308      	adds	r3, #8
 800ae40:	2101      	movs	r1, #1
 800ae42:	4618      	mov	r0, r3
 800ae44:	f000 fb58 	bl	800b4f8 <RCCEx_PLL2_Config>
 800ae48:	4603      	mov	r3, r0
 800ae4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800ae4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d003      	beq.n	800ae5e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ae5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800ae5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae66:	2100      	movs	r1, #0
 800ae68:	61b9      	str	r1, [r7, #24]
 800ae6a:	f003 0304 	and.w	r3, r3, #4
 800ae6e:	61fb      	str	r3, [r7, #28]
 800ae70:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800ae74:	460b      	mov	r3, r1
 800ae76:	4313      	orrs	r3, r2
 800ae78:	d011      	beq.n	800ae9e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ae7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae7e:	3308      	adds	r3, #8
 800ae80:	2102      	movs	r1, #2
 800ae82:	4618      	mov	r0, r3
 800ae84:	f000 fb38 	bl	800b4f8 <RCCEx_PLL2_Config>
 800ae88:	4603      	mov	r3, r0
 800ae8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800ae8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d003      	beq.n	800ae9e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ae9a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800ae9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aea6:	2100      	movs	r1, #0
 800aea8:	6139      	str	r1, [r7, #16]
 800aeaa:	f003 0308 	and.w	r3, r3, #8
 800aeae:	617b      	str	r3, [r7, #20]
 800aeb0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800aeb4:	460b      	mov	r3, r1
 800aeb6:	4313      	orrs	r3, r2
 800aeb8:	d011      	beq.n	800aede <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800aeba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aebe:	3328      	adds	r3, #40	@ 0x28
 800aec0:	2100      	movs	r1, #0
 800aec2:	4618      	mov	r0, r3
 800aec4:	f000 fbca 	bl	800b65c <RCCEx_PLL3_Config>
 800aec8:	4603      	mov	r3, r0
 800aeca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800aece:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d003      	beq.n	800aede <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aed6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aeda:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800aede:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aee6:	2100      	movs	r1, #0
 800aee8:	60b9      	str	r1, [r7, #8]
 800aeea:	f003 0310 	and.w	r3, r3, #16
 800aeee:	60fb      	str	r3, [r7, #12]
 800aef0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800aef4:	460b      	mov	r3, r1
 800aef6:	4313      	orrs	r3, r2
 800aef8:	d011      	beq.n	800af1e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800aefa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aefe:	3328      	adds	r3, #40	@ 0x28
 800af00:	2101      	movs	r1, #1
 800af02:	4618      	mov	r0, r3
 800af04:	f000 fbaa 	bl	800b65c <RCCEx_PLL3_Config>
 800af08:	4603      	mov	r3, r0
 800af0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800af0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800af12:	2b00      	cmp	r3, #0
 800af14:	d003      	beq.n	800af1e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800af16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800af1a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800af1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800af22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af26:	2100      	movs	r1, #0
 800af28:	6039      	str	r1, [r7, #0]
 800af2a:	f003 0320 	and.w	r3, r3, #32
 800af2e:	607b      	str	r3, [r7, #4]
 800af30:	e9d7 1200 	ldrd	r1, r2, [r7]
 800af34:	460b      	mov	r3, r1
 800af36:	4313      	orrs	r3, r2
 800af38:	d011      	beq.n	800af5e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800af3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800af3e:	3328      	adds	r3, #40	@ 0x28
 800af40:	2102      	movs	r1, #2
 800af42:	4618      	mov	r0, r3
 800af44:	f000 fb8a 	bl	800b65c <RCCEx_PLL3_Config>
 800af48:	4603      	mov	r3, r0
 800af4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800af4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800af52:	2b00      	cmp	r3, #0
 800af54:	d003      	beq.n	800af5e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800af56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800af5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800af5e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800af62:	2b00      	cmp	r3, #0
 800af64:	d101      	bne.n	800af6a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800af66:	2300      	movs	r3, #0
 800af68:	e000      	b.n	800af6c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800af6a:	2301      	movs	r3, #1
}
 800af6c:	4618      	mov	r0, r3
 800af6e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800af72:	46bd      	mov	sp, r7
 800af74:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800af78:	58024400 	.word	0x58024400

0800af7c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800af7c:	b580      	push	{r7, lr}
 800af7e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800af80:	f7fe fd96 	bl	8009ab0 <HAL_RCC_GetHCLKFreq>
 800af84:	4602      	mov	r2, r0
 800af86:	4b06      	ldr	r3, [pc, #24]	@ (800afa0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800af88:	6a1b      	ldr	r3, [r3, #32]
 800af8a:	091b      	lsrs	r3, r3, #4
 800af8c:	f003 0307 	and.w	r3, r3, #7
 800af90:	4904      	ldr	r1, [pc, #16]	@ (800afa4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800af92:	5ccb      	ldrb	r3, [r1, r3]
 800af94:	f003 031f 	and.w	r3, r3, #31
 800af98:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800af9c:	4618      	mov	r0, r3
 800af9e:	bd80      	pop	{r7, pc}
 800afa0:	58024400 	.word	0x58024400
 800afa4:	08019044 	.word	0x08019044

0800afa8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800afa8:	b480      	push	{r7}
 800afaa:	b089      	sub	sp, #36	@ 0x24
 800afac:	af00      	add	r7, sp, #0
 800afae:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800afb0:	4ba1      	ldr	r3, [pc, #644]	@ (800b238 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800afb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afb4:	f003 0303 	and.w	r3, r3, #3
 800afb8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800afba:	4b9f      	ldr	r3, [pc, #636]	@ (800b238 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800afbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afbe:	0b1b      	lsrs	r3, r3, #12
 800afc0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800afc4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800afc6:	4b9c      	ldr	r3, [pc, #624]	@ (800b238 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800afc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afca:	091b      	lsrs	r3, r3, #4
 800afcc:	f003 0301 	and.w	r3, r3, #1
 800afd0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800afd2:	4b99      	ldr	r3, [pc, #612]	@ (800b238 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800afd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800afd6:	08db      	lsrs	r3, r3, #3
 800afd8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800afdc:	693a      	ldr	r2, [r7, #16]
 800afde:	fb02 f303 	mul.w	r3, r2, r3
 800afe2:	ee07 3a90 	vmov	s15, r3
 800afe6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800afea:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800afee:	697b      	ldr	r3, [r7, #20]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	f000 8111 	beq.w	800b218 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800aff6:	69bb      	ldr	r3, [r7, #24]
 800aff8:	2b02      	cmp	r3, #2
 800affa:	f000 8083 	beq.w	800b104 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800affe:	69bb      	ldr	r3, [r7, #24]
 800b000:	2b02      	cmp	r3, #2
 800b002:	f200 80a1 	bhi.w	800b148 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800b006:	69bb      	ldr	r3, [r7, #24]
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d003      	beq.n	800b014 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800b00c:	69bb      	ldr	r3, [r7, #24]
 800b00e:	2b01      	cmp	r3, #1
 800b010:	d056      	beq.n	800b0c0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800b012:	e099      	b.n	800b148 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b014:	4b88      	ldr	r3, [pc, #544]	@ (800b238 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	f003 0320 	and.w	r3, r3, #32
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d02d      	beq.n	800b07c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b020:	4b85      	ldr	r3, [pc, #532]	@ (800b238 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	08db      	lsrs	r3, r3, #3
 800b026:	f003 0303 	and.w	r3, r3, #3
 800b02a:	4a84      	ldr	r2, [pc, #528]	@ (800b23c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800b02c:	fa22 f303 	lsr.w	r3, r2, r3
 800b030:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b032:	68bb      	ldr	r3, [r7, #8]
 800b034:	ee07 3a90 	vmov	s15, r3
 800b038:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b03c:	697b      	ldr	r3, [r7, #20]
 800b03e:	ee07 3a90 	vmov	s15, r3
 800b042:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b046:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b04a:	4b7b      	ldr	r3, [pc, #492]	@ (800b238 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b04c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b04e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b052:	ee07 3a90 	vmov	s15, r3
 800b056:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b05a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b05e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b240 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b062:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b066:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b06a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b06e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b072:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b076:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b07a:	e087      	b.n	800b18c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b07c:	697b      	ldr	r3, [r7, #20]
 800b07e:	ee07 3a90 	vmov	s15, r3
 800b082:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b086:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b244 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800b08a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b08e:	4b6a      	ldr	r3, [pc, #424]	@ (800b238 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b090:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b092:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b096:	ee07 3a90 	vmov	s15, r3
 800b09a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b09e:	ed97 6a03 	vldr	s12, [r7, #12]
 800b0a2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b240 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b0a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b0aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b0ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b0b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b0b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b0ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b0be:	e065      	b.n	800b18c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b0c0:	697b      	ldr	r3, [r7, #20]
 800b0c2:	ee07 3a90 	vmov	s15, r3
 800b0c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b0ca:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b248 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b0ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b0d2:	4b59      	ldr	r3, [pc, #356]	@ (800b238 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b0d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b0d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b0da:	ee07 3a90 	vmov	s15, r3
 800b0de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b0e2:	ed97 6a03 	vldr	s12, [r7, #12]
 800b0e6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b240 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b0ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b0ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b0f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b0f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b0fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b0fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b102:	e043      	b.n	800b18c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b104:	697b      	ldr	r3, [r7, #20]
 800b106:	ee07 3a90 	vmov	s15, r3
 800b10a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b10e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b24c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800b112:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b116:	4b48      	ldr	r3, [pc, #288]	@ (800b238 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b118:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b11a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b11e:	ee07 3a90 	vmov	s15, r3
 800b122:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b126:	ed97 6a03 	vldr	s12, [r7, #12]
 800b12a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b240 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b12e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b132:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b136:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b13a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b13e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b142:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b146:	e021      	b.n	800b18c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b148:	697b      	ldr	r3, [r7, #20]
 800b14a:	ee07 3a90 	vmov	s15, r3
 800b14e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b152:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b248 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b156:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b15a:	4b37      	ldr	r3, [pc, #220]	@ (800b238 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b15c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b15e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b162:	ee07 3a90 	vmov	s15, r3
 800b166:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b16a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b16e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b240 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b172:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b176:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b17a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b17e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b182:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b186:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b18a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800b18c:	4b2a      	ldr	r3, [pc, #168]	@ (800b238 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b18e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b190:	0a5b      	lsrs	r3, r3, #9
 800b192:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b196:	ee07 3a90 	vmov	s15, r3
 800b19a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b19e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b1a2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b1a6:	edd7 6a07 	vldr	s13, [r7, #28]
 800b1aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b1ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b1b2:	ee17 2a90 	vmov	r2, s15
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800b1ba:	4b1f      	ldr	r3, [pc, #124]	@ (800b238 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b1bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b1be:	0c1b      	lsrs	r3, r3, #16
 800b1c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b1c4:	ee07 3a90 	vmov	s15, r3
 800b1c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b1cc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b1d0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b1d4:	edd7 6a07 	vldr	s13, [r7, #28]
 800b1d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b1dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b1e0:	ee17 2a90 	vmov	r2, s15
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800b1e8:	4b13      	ldr	r3, [pc, #76]	@ (800b238 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b1ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b1ec:	0e1b      	lsrs	r3, r3, #24
 800b1ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b1f2:	ee07 3a90 	vmov	s15, r3
 800b1f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b1fa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b1fe:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b202:	edd7 6a07 	vldr	s13, [r7, #28]
 800b206:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b20a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b20e:	ee17 2a90 	vmov	r2, s15
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800b216:	e008      	b.n	800b22a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	2200      	movs	r2, #0
 800b21c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	2200      	movs	r2, #0
 800b222:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	2200      	movs	r2, #0
 800b228:	609a      	str	r2, [r3, #8]
}
 800b22a:	bf00      	nop
 800b22c:	3724      	adds	r7, #36	@ 0x24
 800b22e:	46bd      	mov	sp, r7
 800b230:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b234:	4770      	bx	lr
 800b236:	bf00      	nop
 800b238:	58024400 	.word	0x58024400
 800b23c:	03d09000 	.word	0x03d09000
 800b240:	46000000 	.word	0x46000000
 800b244:	4c742400 	.word	0x4c742400
 800b248:	4a742400 	.word	0x4a742400
 800b24c:	4bbebc20 	.word	0x4bbebc20

0800b250 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800b250:	b480      	push	{r7}
 800b252:	b089      	sub	sp, #36	@ 0x24
 800b254:	af00      	add	r7, sp, #0
 800b256:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b258:	4ba1      	ldr	r3, [pc, #644]	@ (800b4e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b25a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b25c:	f003 0303 	and.w	r3, r3, #3
 800b260:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800b262:	4b9f      	ldr	r3, [pc, #636]	@ (800b4e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b264:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b266:	0d1b      	lsrs	r3, r3, #20
 800b268:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b26c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800b26e:	4b9c      	ldr	r3, [pc, #624]	@ (800b4e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b272:	0a1b      	lsrs	r3, r3, #8
 800b274:	f003 0301 	and.w	r3, r3, #1
 800b278:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800b27a:	4b99      	ldr	r3, [pc, #612]	@ (800b4e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b27c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b27e:	08db      	lsrs	r3, r3, #3
 800b280:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b284:	693a      	ldr	r2, [r7, #16]
 800b286:	fb02 f303 	mul.w	r3, r2, r3
 800b28a:	ee07 3a90 	vmov	s15, r3
 800b28e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b292:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800b296:	697b      	ldr	r3, [r7, #20]
 800b298:	2b00      	cmp	r3, #0
 800b29a:	f000 8111 	beq.w	800b4c0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800b29e:	69bb      	ldr	r3, [r7, #24]
 800b2a0:	2b02      	cmp	r3, #2
 800b2a2:	f000 8083 	beq.w	800b3ac <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800b2a6:	69bb      	ldr	r3, [r7, #24]
 800b2a8:	2b02      	cmp	r3, #2
 800b2aa:	f200 80a1 	bhi.w	800b3f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800b2ae:	69bb      	ldr	r3, [r7, #24]
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d003      	beq.n	800b2bc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800b2b4:	69bb      	ldr	r3, [r7, #24]
 800b2b6:	2b01      	cmp	r3, #1
 800b2b8:	d056      	beq.n	800b368 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800b2ba:	e099      	b.n	800b3f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b2bc:	4b88      	ldr	r3, [pc, #544]	@ (800b4e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	f003 0320 	and.w	r3, r3, #32
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d02d      	beq.n	800b324 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b2c8:	4b85      	ldr	r3, [pc, #532]	@ (800b4e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	08db      	lsrs	r3, r3, #3
 800b2ce:	f003 0303 	and.w	r3, r3, #3
 800b2d2:	4a84      	ldr	r2, [pc, #528]	@ (800b4e4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800b2d4:	fa22 f303 	lsr.w	r3, r2, r3
 800b2d8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b2da:	68bb      	ldr	r3, [r7, #8]
 800b2dc:	ee07 3a90 	vmov	s15, r3
 800b2e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b2e4:	697b      	ldr	r3, [r7, #20]
 800b2e6:	ee07 3a90 	vmov	s15, r3
 800b2ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b2f2:	4b7b      	ldr	r3, [pc, #492]	@ (800b4e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b2f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b2fa:	ee07 3a90 	vmov	s15, r3
 800b2fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b302:	ed97 6a03 	vldr	s12, [r7, #12]
 800b306:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b4e8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b30a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b30e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b312:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b316:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b31a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b31e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b322:	e087      	b.n	800b434 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b324:	697b      	ldr	r3, [r7, #20]
 800b326:	ee07 3a90 	vmov	s15, r3
 800b32a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b32e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b4ec <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800b332:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b336:	4b6a      	ldr	r3, [pc, #424]	@ (800b4e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b33a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b33e:	ee07 3a90 	vmov	s15, r3
 800b342:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b346:	ed97 6a03 	vldr	s12, [r7, #12]
 800b34a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b4e8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b34e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b352:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b356:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b35a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b35e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b362:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b366:	e065      	b.n	800b434 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b368:	697b      	ldr	r3, [r7, #20]
 800b36a:	ee07 3a90 	vmov	s15, r3
 800b36e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b372:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b4f0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b376:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b37a:	4b59      	ldr	r3, [pc, #356]	@ (800b4e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b37c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b37e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b382:	ee07 3a90 	vmov	s15, r3
 800b386:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b38a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b38e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b4e8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b392:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b396:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b39a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b39e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b3a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b3a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b3aa:	e043      	b.n	800b434 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b3ac:	697b      	ldr	r3, [r7, #20]
 800b3ae:	ee07 3a90 	vmov	s15, r3
 800b3b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b3b6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b4f4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800b3ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b3be:	4b48      	ldr	r3, [pc, #288]	@ (800b4e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b3c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b3c6:	ee07 3a90 	vmov	s15, r3
 800b3ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b3ce:	ed97 6a03 	vldr	s12, [r7, #12]
 800b3d2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b4e8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b3d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b3da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b3de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b3e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b3e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b3ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b3ee:	e021      	b.n	800b434 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b3f0:	697b      	ldr	r3, [r7, #20]
 800b3f2:	ee07 3a90 	vmov	s15, r3
 800b3f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b3fa:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b4f0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b3fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b402:	4b37      	ldr	r3, [pc, #220]	@ (800b4e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b406:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b40a:	ee07 3a90 	vmov	s15, r3
 800b40e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b412:	ed97 6a03 	vldr	s12, [r7, #12]
 800b416:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b4e8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b41a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b41e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b422:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b426:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b42a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b42e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b432:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800b434:	4b2a      	ldr	r3, [pc, #168]	@ (800b4e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b438:	0a5b      	lsrs	r3, r3, #9
 800b43a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b43e:	ee07 3a90 	vmov	s15, r3
 800b442:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b446:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b44a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b44e:	edd7 6a07 	vldr	s13, [r7, #28]
 800b452:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b456:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b45a:	ee17 2a90 	vmov	r2, s15
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800b462:	4b1f      	ldr	r3, [pc, #124]	@ (800b4e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b466:	0c1b      	lsrs	r3, r3, #16
 800b468:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b46c:	ee07 3a90 	vmov	s15, r3
 800b470:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b474:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b478:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b47c:	edd7 6a07 	vldr	s13, [r7, #28]
 800b480:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b484:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b488:	ee17 2a90 	vmov	r2, s15
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800b490:	4b13      	ldr	r3, [pc, #76]	@ (800b4e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b492:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b494:	0e1b      	lsrs	r3, r3, #24
 800b496:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b49a:	ee07 3a90 	vmov	s15, r3
 800b49e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b4a6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b4aa:	edd7 6a07 	vldr	s13, [r7, #28]
 800b4ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b4b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b4b6:	ee17 2a90 	vmov	r2, s15
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800b4be:	e008      	b.n	800b4d2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	2200      	movs	r2, #0
 800b4c4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	2200      	movs	r2, #0
 800b4ca:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	2200      	movs	r2, #0
 800b4d0:	609a      	str	r2, [r3, #8]
}
 800b4d2:	bf00      	nop
 800b4d4:	3724      	adds	r7, #36	@ 0x24
 800b4d6:	46bd      	mov	sp, r7
 800b4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4dc:	4770      	bx	lr
 800b4de:	bf00      	nop
 800b4e0:	58024400 	.word	0x58024400
 800b4e4:	03d09000 	.word	0x03d09000
 800b4e8:	46000000 	.word	0x46000000
 800b4ec:	4c742400 	.word	0x4c742400
 800b4f0:	4a742400 	.word	0x4a742400
 800b4f4:	4bbebc20 	.word	0x4bbebc20

0800b4f8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800b4f8:	b580      	push	{r7, lr}
 800b4fa:	b084      	sub	sp, #16
 800b4fc:	af00      	add	r7, sp, #0
 800b4fe:	6078      	str	r0, [r7, #4]
 800b500:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b502:	2300      	movs	r3, #0
 800b504:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b506:	4b53      	ldr	r3, [pc, #332]	@ (800b654 <RCCEx_PLL2_Config+0x15c>)
 800b508:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b50a:	f003 0303 	and.w	r3, r3, #3
 800b50e:	2b03      	cmp	r3, #3
 800b510:	d101      	bne.n	800b516 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800b512:	2301      	movs	r3, #1
 800b514:	e099      	b.n	800b64a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800b516:	4b4f      	ldr	r3, [pc, #316]	@ (800b654 <RCCEx_PLL2_Config+0x15c>)
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	4a4e      	ldr	r2, [pc, #312]	@ (800b654 <RCCEx_PLL2_Config+0x15c>)
 800b51c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b520:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b522:	f7f8 fe4b 	bl	80041bc <HAL_GetTick>
 800b526:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b528:	e008      	b.n	800b53c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b52a:	f7f8 fe47 	bl	80041bc <HAL_GetTick>
 800b52e:	4602      	mov	r2, r0
 800b530:	68bb      	ldr	r3, [r7, #8]
 800b532:	1ad3      	subs	r3, r2, r3
 800b534:	2b02      	cmp	r3, #2
 800b536:	d901      	bls.n	800b53c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b538:	2303      	movs	r3, #3
 800b53a:	e086      	b.n	800b64a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b53c:	4b45      	ldr	r3, [pc, #276]	@ (800b654 <RCCEx_PLL2_Config+0x15c>)
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b544:	2b00      	cmp	r3, #0
 800b546:	d1f0      	bne.n	800b52a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800b548:	4b42      	ldr	r3, [pc, #264]	@ (800b654 <RCCEx_PLL2_Config+0x15c>)
 800b54a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b54c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	031b      	lsls	r3, r3, #12
 800b556:	493f      	ldr	r1, [pc, #252]	@ (800b654 <RCCEx_PLL2_Config+0x15c>)
 800b558:	4313      	orrs	r3, r2
 800b55a:	628b      	str	r3, [r1, #40]	@ 0x28
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	685b      	ldr	r3, [r3, #4]
 800b560:	3b01      	subs	r3, #1
 800b562:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	689b      	ldr	r3, [r3, #8]
 800b56a:	3b01      	subs	r3, #1
 800b56c:	025b      	lsls	r3, r3, #9
 800b56e:	b29b      	uxth	r3, r3
 800b570:	431a      	orrs	r2, r3
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	68db      	ldr	r3, [r3, #12]
 800b576:	3b01      	subs	r3, #1
 800b578:	041b      	lsls	r3, r3, #16
 800b57a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b57e:	431a      	orrs	r2, r3
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	691b      	ldr	r3, [r3, #16]
 800b584:	3b01      	subs	r3, #1
 800b586:	061b      	lsls	r3, r3, #24
 800b588:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b58c:	4931      	ldr	r1, [pc, #196]	@ (800b654 <RCCEx_PLL2_Config+0x15c>)
 800b58e:	4313      	orrs	r3, r2
 800b590:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800b592:	4b30      	ldr	r3, [pc, #192]	@ (800b654 <RCCEx_PLL2_Config+0x15c>)
 800b594:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b596:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	695b      	ldr	r3, [r3, #20]
 800b59e:	492d      	ldr	r1, [pc, #180]	@ (800b654 <RCCEx_PLL2_Config+0x15c>)
 800b5a0:	4313      	orrs	r3, r2
 800b5a2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800b5a4:	4b2b      	ldr	r3, [pc, #172]	@ (800b654 <RCCEx_PLL2_Config+0x15c>)
 800b5a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5a8:	f023 0220 	bic.w	r2, r3, #32
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	699b      	ldr	r3, [r3, #24]
 800b5b0:	4928      	ldr	r1, [pc, #160]	@ (800b654 <RCCEx_PLL2_Config+0x15c>)
 800b5b2:	4313      	orrs	r3, r2
 800b5b4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800b5b6:	4b27      	ldr	r3, [pc, #156]	@ (800b654 <RCCEx_PLL2_Config+0x15c>)
 800b5b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5ba:	4a26      	ldr	r2, [pc, #152]	@ (800b654 <RCCEx_PLL2_Config+0x15c>)
 800b5bc:	f023 0310 	bic.w	r3, r3, #16
 800b5c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800b5c2:	4b24      	ldr	r3, [pc, #144]	@ (800b654 <RCCEx_PLL2_Config+0x15c>)
 800b5c4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b5c6:	4b24      	ldr	r3, [pc, #144]	@ (800b658 <RCCEx_PLL2_Config+0x160>)
 800b5c8:	4013      	ands	r3, r2
 800b5ca:	687a      	ldr	r2, [r7, #4]
 800b5cc:	69d2      	ldr	r2, [r2, #28]
 800b5ce:	00d2      	lsls	r2, r2, #3
 800b5d0:	4920      	ldr	r1, [pc, #128]	@ (800b654 <RCCEx_PLL2_Config+0x15c>)
 800b5d2:	4313      	orrs	r3, r2
 800b5d4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800b5d6:	4b1f      	ldr	r3, [pc, #124]	@ (800b654 <RCCEx_PLL2_Config+0x15c>)
 800b5d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5da:	4a1e      	ldr	r2, [pc, #120]	@ (800b654 <RCCEx_PLL2_Config+0x15c>)
 800b5dc:	f043 0310 	orr.w	r3, r3, #16
 800b5e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b5e2:	683b      	ldr	r3, [r7, #0]
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d106      	bne.n	800b5f6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800b5e8:	4b1a      	ldr	r3, [pc, #104]	@ (800b654 <RCCEx_PLL2_Config+0x15c>)
 800b5ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5ec:	4a19      	ldr	r2, [pc, #100]	@ (800b654 <RCCEx_PLL2_Config+0x15c>)
 800b5ee:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b5f2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b5f4:	e00f      	b.n	800b616 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b5f6:	683b      	ldr	r3, [r7, #0]
 800b5f8:	2b01      	cmp	r3, #1
 800b5fa:	d106      	bne.n	800b60a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800b5fc:	4b15      	ldr	r3, [pc, #84]	@ (800b654 <RCCEx_PLL2_Config+0x15c>)
 800b5fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b600:	4a14      	ldr	r2, [pc, #80]	@ (800b654 <RCCEx_PLL2_Config+0x15c>)
 800b602:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b606:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b608:	e005      	b.n	800b616 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800b60a:	4b12      	ldr	r3, [pc, #72]	@ (800b654 <RCCEx_PLL2_Config+0x15c>)
 800b60c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b60e:	4a11      	ldr	r2, [pc, #68]	@ (800b654 <RCCEx_PLL2_Config+0x15c>)
 800b610:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b614:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800b616:	4b0f      	ldr	r3, [pc, #60]	@ (800b654 <RCCEx_PLL2_Config+0x15c>)
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	4a0e      	ldr	r2, [pc, #56]	@ (800b654 <RCCEx_PLL2_Config+0x15c>)
 800b61c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b620:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b622:	f7f8 fdcb 	bl	80041bc <HAL_GetTick>
 800b626:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b628:	e008      	b.n	800b63c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b62a:	f7f8 fdc7 	bl	80041bc <HAL_GetTick>
 800b62e:	4602      	mov	r2, r0
 800b630:	68bb      	ldr	r3, [r7, #8]
 800b632:	1ad3      	subs	r3, r2, r3
 800b634:	2b02      	cmp	r3, #2
 800b636:	d901      	bls.n	800b63c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b638:	2303      	movs	r3, #3
 800b63a:	e006      	b.n	800b64a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b63c:	4b05      	ldr	r3, [pc, #20]	@ (800b654 <RCCEx_PLL2_Config+0x15c>)
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b644:	2b00      	cmp	r3, #0
 800b646:	d0f0      	beq.n	800b62a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800b648:	7bfb      	ldrb	r3, [r7, #15]
}
 800b64a:	4618      	mov	r0, r3
 800b64c:	3710      	adds	r7, #16
 800b64e:	46bd      	mov	sp, r7
 800b650:	bd80      	pop	{r7, pc}
 800b652:	bf00      	nop
 800b654:	58024400 	.word	0x58024400
 800b658:	ffff0007 	.word	0xffff0007

0800b65c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800b65c:	b580      	push	{r7, lr}
 800b65e:	b084      	sub	sp, #16
 800b660:	af00      	add	r7, sp, #0
 800b662:	6078      	str	r0, [r7, #4]
 800b664:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b666:	2300      	movs	r3, #0
 800b668:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b66a:	4b53      	ldr	r3, [pc, #332]	@ (800b7b8 <RCCEx_PLL3_Config+0x15c>)
 800b66c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b66e:	f003 0303 	and.w	r3, r3, #3
 800b672:	2b03      	cmp	r3, #3
 800b674:	d101      	bne.n	800b67a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800b676:	2301      	movs	r3, #1
 800b678:	e099      	b.n	800b7ae <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800b67a:	4b4f      	ldr	r3, [pc, #316]	@ (800b7b8 <RCCEx_PLL3_Config+0x15c>)
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	4a4e      	ldr	r2, [pc, #312]	@ (800b7b8 <RCCEx_PLL3_Config+0x15c>)
 800b680:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b684:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b686:	f7f8 fd99 	bl	80041bc <HAL_GetTick>
 800b68a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b68c:	e008      	b.n	800b6a0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b68e:	f7f8 fd95 	bl	80041bc <HAL_GetTick>
 800b692:	4602      	mov	r2, r0
 800b694:	68bb      	ldr	r3, [r7, #8]
 800b696:	1ad3      	subs	r3, r2, r3
 800b698:	2b02      	cmp	r3, #2
 800b69a:	d901      	bls.n	800b6a0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b69c:	2303      	movs	r3, #3
 800b69e:	e086      	b.n	800b7ae <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b6a0:	4b45      	ldr	r3, [pc, #276]	@ (800b7b8 <RCCEx_PLL3_Config+0x15c>)
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d1f0      	bne.n	800b68e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800b6ac:	4b42      	ldr	r3, [pc, #264]	@ (800b7b8 <RCCEx_PLL3_Config+0x15c>)
 800b6ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b6b0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	051b      	lsls	r3, r3, #20
 800b6ba:	493f      	ldr	r1, [pc, #252]	@ (800b7b8 <RCCEx_PLL3_Config+0x15c>)
 800b6bc:	4313      	orrs	r3, r2
 800b6be:	628b      	str	r3, [r1, #40]	@ 0x28
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	685b      	ldr	r3, [r3, #4]
 800b6c4:	3b01      	subs	r3, #1
 800b6c6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	689b      	ldr	r3, [r3, #8]
 800b6ce:	3b01      	subs	r3, #1
 800b6d0:	025b      	lsls	r3, r3, #9
 800b6d2:	b29b      	uxth	r3, r3
 800b6d4:	431a      	orrs	r2, r3
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	68db      	ldr	r3, [r3, #12]
 800b6da:	3b01      	subs	r3, #1
 800b6dc:	041b      	lsls	r3, r3, #16
 800b6de:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b6e2:	431a      	orrs	r2, r3
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	691b      	ldr	r3, [r3, #16]
 800b6e8:	3b01      	subs	r3, #1
 800b6ea:	061b      	lsls	r3, r3, #24
 800b6ec:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b6f0:	4931      	ldr	r1, [pc, #196]	@ (800b7b8 <RCCEx_PLL3_Config+0x15c>)
 800b6f2:	4313      	orrs	r3, r2
 800b6f4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800b6f6:	4b30      	ldr	r3, [pc, #192]	@ (800b7b8 <RCCEx_PLL3_Config+0x15c>)
 800b6f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6fa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	695b      	ldr	r3, [r3, #20]
 800b702:	492d      	ldr	r1, [pc, #180]	@ (800b7b8 <RCCEx_PLL3_Config+0x15c>)
 800b704:	4313      	orrs	r3, r2
 800b706:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800b708:	4b2b      	ldr	r3, [pc, #172]	@ (800b7b8 <RCCEx_PLL3_Config+0x15c>)
 800b70a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b70c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	699b      	ldr	r3, [r3, #24]
 800b714:	4928      	ldr	r1, [pc, #160]	@ (800b7b8 <RCCEx_PLL3_Config+0x15c>)
 800b716:	4313      	orrs	r3, r2
 800b718:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800b71a:	4b27      	ldr	r3, [pc, #156]	@ (800b7b8 <RCCEx_PLL3_Config+0x15c>)
 800b71c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b71e:	4a26      	ldr	r2, [pc, #152]	@ (800b7b8 <RCCEx_PLL3_Config+0x15c>)
 800b720:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b724:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800b726:	4b24      	ldr	r3, [pc, #144]	@ (800b7b8 <RCCEx_PLL3_Config+0x15c>)
 800b728:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b72a:	4b24      	ldr	r3, [pc, #144]	@ (800b7bc <RCCEx_PLL3_Config+0x160>)
 800b72c:	4013      	ands	r3, r2
 800b72e:	687a      	ldr	r2, [r7, #4]
 800b730:	69d2      	ldr	r2, [r2, #28]
 800b732:	00d2      	lsls	r2, r2, #3
 800b734:	4920      	ldr	r1, [pc, #128]	@ (800b7b8 <RCCEx_PLL3_Config+0x15c>)
 800b736:	4313      	orrs	r3, r2
 800b738:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800b73a:	4b1f      	ldr	r3, [pc, #124]	@ (800b7b8 <RCCEx_PLL3_Config+0x15c>)
 800b73c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b73e:	4a1e      	ldr	r2, [pc, #120]	@ (800b7b8 <RCCEx_PLL3_Config+0x15c>)
 800b740:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b744:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b746:	683b      	ldr	r3, [r7, #0]
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d106      	bne.n	800b75a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800b74c:	4b1a      	ldr	r3, [pc, #104]	@ (800b7b8 <RCCEx_PLL3_Config+0x15c>)
 800b74e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b750:	4a19      	ldr	r2, [pc, #100]	@ (800b7b8 <RCCEx_PLL3_Config+0x15c>)
 800b752:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800b756:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b758:	e00f      	b.n	800b77a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b75a:	683b      	ldr	r3, [r7, #0]
 800b75c:	2b01      	cmp	r3, #1
 800b75e:	d106      	bne.n	800b76e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800b760:	4b15      	ldr	r3, [pc, #84]	@ (800b7b8 <RCCEx_PLL3_Config+0x15c>)
 800b762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b764:	4a14      	ldr	r2, [pc, #80]	@ (800b7b8 <RCCEx_PLL3_Config+0x15c>)
 800b766:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800b76a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b76c:	e005      	b.n	800b77a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800b76e:	4b12      	ldr	r3, [pc, #72]	@ (800b7b8 <RCCEx_PLL3_Config+0x15c>)
 800b770:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b772:	4a11      	ldr	r2, [pc, #68]	@ (800b7b8 <RCCEx_PLL3_Config+0x15c>)
 800b774:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b778:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800b77a:	4b0f      	ldr	r3, [pc, #60]	@ (800b7b8 <RCCEx_PLL3_Config+0x15c>)
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	4a0e      	ldr	r2, [pc, #56]	@ (800b7b8 <RCCEx_PLL3_Config+0x15c>)
 800b780:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b784:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b786:	f7f8 fd19 	bl	80041bc <HAL_GetTick>
 800b78a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b78c:	e008      	b.n	800b7a0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b78e:	f7f8 fd15 	bl	80041bc <HAL_GetTick>
 800b792:	4602      	mov	r2, r0
 800b794:	68bb      	ldr	r3, [r7, #8]
 800b796:	1ad3      	subs	r3, r2, r3
 800b798:	2b02      	cmp	r3, #2
 800b79a:	d901      	bls.n	800b7a0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b79c:	2303      	movs	r3, #3
 800b79e:	e006      	b.n	800b7ae <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b7a0:	4b05      	ldr	r3, [pc, #20]	@ (800b7b8 <RCCEx_PLL3_Config+0x15c>)
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d0f0      	beq.n	800b78e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800b7ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7ae:	4618      	mov	r0, r3
 800b7b0:	3710      	adds	r7, #16
 800b7b2:	46bd      	mov	sp, r7
 800b7b4:	bd80      	pop	{r7, pc}
 800b7b6:	bf00      	nop
 800b7b8:	58024400 	.word	0x58024400
 800b7bc:	ffff0007 	.word	0xffff0007

0800b7c0 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b7c0:	b580      	push	{r7, lr}
 800b7c2:	b084      	sub	sp, #16
 800b7c4:	af00      	add	r7, sp, #0
 800b7c6:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d101      	bne.n	800b7d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b7ce:	2301      	movs	r3, #1
 800b7d0:	e10f      	b.n	800b9f2 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	2200      	movs	r2, #0
 800b7d6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	4a87      	ldr	r2, [pc, #540]	@ (800b9fc <HAL_SPI_Init+0x23c>)
 800b7de:	4293      	cmp	r3, r2
 800b7e0:	d00f      	beq.n	800b802 <HAL_SPI_Init+0x42>
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	4a86      	ldr	r2, [pc, #536]	@ (800ba00 <HAL_SPI_Init+0x240>)
 800b7e8:	4293      	cmp	r3, r2
 800b7ea:	d00a      	beq.n	800b802 <HAL_SPI_Init+0x42>
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	4a84      	ldr	r2, [pc, #528]	@ (800ba04 <HAL_SPI_Init+0x244>)
 800b7f2:	4293      	cmp	r3, r2
 800b7f4:	d005      	beq.n	800b802 <HAL_SPI_Init+0x42>
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	68db      	ldr	r3, [r3, #12]
 800b7fa:	2b0f      	cmp	r3, #15
 800b7fc:	d901      	bls.n	800b802 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800b7fe:	2301      	movs	r3, #1
 800b800:	e0f7      	b.n	800b9f2 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800b802:	6878      	ldr	r0, [r7, #4]
 800b804:	f000 ff22 	bl	800c64c <SPI_GetPacketSize>
 800b808:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	4a7b      	ldr	r2, [pc, #492]	@ (800b9fc <HAL_SPI_Init+0x23c>)
 800b810:	4293      	cmp	r3, r2
 800b812:	d00c      	beq.n	800b82e <HAL_SPI_Init+0x6e>
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	4a79      	ldr	r2, [pc, #484]	@ (800ba00 <HAL_SPI_Init+0x240>)
 800b81a:	4293      	cmp	r3, r2
 800b81c:	d007      	beq.n	800b82e <HAL_SPI_Init+0x6e>
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	4a78      	ldr	r2, [pc, #480]	@ (800ba04 <HAL_SPI_Init+0x244>)
 800b824:	4293      	cmp	r3, r2
 800b826:	d002      	beq.n	800b82e <HAL_SPI_Init+0x6e>
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	2b08      	cmp	r3, #8
 800b82c:	d811      	bhi.n	800b852 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800b832:	4a72      	ldr	r2, [pc, #456]	@ (800b9fc <HAL_SPI_Init+0x23c>)
 800b834:	4293      	cmp	r3, r2
 800b836:	d009      	beq.n	800b84c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	4a70      	ldr	r2, [pc, #448]	@ (800ba00 <HAL_SPI_Init+0x240>)
 800b83e:	4293      	cmp	r3, r2
 800b840:	d004      	beq.n	800b84c <HAL_SPI_Init+0x8c>
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	4a6f      	ldr	r2, [pc, #444]	@ (800ba04 <HAL_SPI_Init+0x244>)
 800b848:	4293      	cmp	r3, r2
 800b84a:	d104      	bne.n	800b856 <HAL_SPI_Init+0x96>
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	2b10      	cmp	r3, #16
 800b850:	d901      	bls.n	800b856 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800b852:	2301      	movs	r3, #1
 800b854:	e0cd      	b.n	800b9f2 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800b85c:	b2db      	uxtb	r3, r3
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d106      	bne.n	800b870 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	2200      	movs	r2, #0
 800b866:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b86a:	6878      	ldr	r0, [r7, #4]
 800b86c:	f7f7 fcda 	bl	8003224 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	2202      	movs	r2, #2
 800b874:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	681a      	ldr	r2, [r3, #0]
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	f022 0201 	bic.w	r2, r2, #1
 800b886:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	689b      	ldr	r3, [r3, #8]
 800b88e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800b892:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	699b      	ldr	r3, [r3, #24]
 800b898:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b89c:	d119      	bne.n	800b8d2 <HAL_SPI_Init+0x112>
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	685b      	ldr	r3, [r3, #4]
 800b8a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b8a6:	d103      	bne.n	800b8b0 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d008      	beq.n	800b8c2 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d10c      	bne.n	800b8d2 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800b8bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b8c0:	d107      	bne.n	800b8d2 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	681a      	ldr	r2, [r3, #0]
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b8d0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	685b      	ldr	r3, [r3, #4]
 800b8d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d00f      	beq.n	800b8fe <HAL_SPI_Init+0x13e>
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	68db      	ldr	r3, [r3, #12]
 800b8e2:	2b06      	cmp	r3, #6
 800b8e4:	d90b      	bls.n	800b8fe <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	430a      	orrs	r2, r1
 800b8fa:	601a      	str	r2, [r3, #0]
 800b8fc:	e007      	b.n	800b90e <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	681a      	ldr	r2, [r3, #0]
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b90c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	69da      	ldr	r2, [r3, #28]
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b916:	431a      	orrs	r2, r3
 800b918:	68bb      	ldr	r3, [r7, #8]
 800b91a:	431a      	orrs	r2, r3
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b920:	ea42 0103 	orr.w	r1, r2, r3
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	68da      	ldr	r2, [r3, #12]
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	430a      	orrs	r2, r1
 800b92e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b938:	431a      	orrs	r2, r3
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b93e:	431a      	orrs	r2, r3
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	699b      	ldr	r3, [r3, #24]
 800b944:	431a      	orrs	r2, r3
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	691b      	ldr	r3, [r3, #16]
 800b94a:	431a      	orrs	r2, r3
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	695b      	ldr	r3, [r3, #20]
 800b950:	431a      	orrs	r2, r3
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	6a1b      	ldr	r3, [r3, #32]
 800b956:	431a      	orrs	r2, r3
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	685b      	ldr	r3, [r3, #4]
 800b95c:	431a      	orrs	r2, r3
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b962:	431a      	orrs	r2, r3
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	689b      	ldr	r3, [r3, #8]
 800b968:	431a      	orrs	r2, r3
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b96e:	ea42 0103 	orr.w	r1, r2, r3
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	430a      	orrs	r2, r1
 800b97c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	685b      	ldr	r3, [r3, #4]
 800b982:	2b00      	cmp	r3, #0
 800b984:	d113      	bne.n	800b9ae <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	689b      	ldr	r3, [r3, #8]
 800b98c:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b998:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	689b      	ldr	r3, [r3, #8]
 800b9a0:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b9ac:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	f022 0201 	bic.w	r2, r2, #1
 800b9bc:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	685b      	ldr	r3, [r3, #4]
 800b9c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d00a      	beq.n	800b9e0 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	68db      	ldr	r3, [r3, #12]
 800b9d0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	430a      	orrs	r2, r1
 800b9de:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	2200      	movs	r2, #0
 800b9e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	2201      	movs	r2, #1
 800b9ec:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800b9f0:	2300      	movs	r3, #0
}
 800b9f2:	4618      	mov	r0, r3
 800b9f4:	3710      	adds	r7, #16
 800b9f6:	46bd      	mov	sp, r7
 800b9f8:	bd80      	pop	{r7, pc}
 800b9fa:	bf00      	nop
 800b9fc:	40013000 	.word	0x40013000
 800ba00:	40003800 	.word	0x40003800
 800ba04:	40003c00 	.word	0x40003c00

0800ba08 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800ba08:	b580      	push	{r7, lr}
 800ba0a:	b08e      	sub	sp, #56	@ 0x38
 800ba0c:	af02      	add	r7, sp, #8
 800ba0e:	60f8      	str	r0, [r7, #12]
 800ba10:	60b9      	str	r1, [r7, #8]
 800ba12:	607a      	str	r2, [r7, #4]
 800ba14:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	3320      	adds	r3, #32
 800ba1c:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	3330      	adds	r3, #48	@ 0x30
 800ba24:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba2a:	095b      	lsrs	r3, r3, #5
 800ba2c:	b29b      	uxth	r3, r3
 800ba2e:	3301      	adds	r3, #1
 800ba30:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ba32:	f7f8 fbc3 	bl	80041bc <HAL_GetTick>
 800ba36:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 800ba38:	887b      	ldrh	r3, [r7, #2]
 800ba3a:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 800ba3c:	887b      	ldrh	r3, [r7, #2]
 800ba3e:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800ba46:	b2db      	uxtb	r3, r3
 800ba48:	2b01      	cmp	r3, #1
 800ba4a:	d001      	beq.n	800ba50 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 800ba4c:	2302      	movs	r3, #2
 800ba4e:	e310      	b.n	800c072 <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800ba50:	68bb      	ldr	r3, [r7, #8]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d005      	beq.n	800ba62 <HAL_SPI_TransmitReceive+0x5a>
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d002      	beq.n	800ba62 <HAL_SPI_TransmitReceive+0x5a>
 800ba5c:	887b      	ldrh	r3, [r7, #2]
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d101      	bne.n	800ba66 <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 800ba62:	2301      	movs	r3, #1
 800ba64:	e305      	b.n	800c072 <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800ba6c:	2b01      	cmp	r3, #1
 800ba6e:	d101      	bne.n	800ba74 <HAL_SPI_TransmitReceive+0x6c>
 800ba70:	2302      	movs	r3, #2
 800ba72:	e2fe      	b.n	800c072 <HAL_SPI_TransmitReceive+0x66a>
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	2201      	movs	r2, #1
 800ba78:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	2205      	movs	r2, #5
 800ba80:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	2200      	movs	r2, #0
 800ba88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	687a      	ldr	r2, [r7, #4]
 800ba90:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	887a      	ldrh	r2, [r7, #2]
 800ba96:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	887a      	ldrh	r2, [r7, #2]
 800ba9e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	68ba      	ldr	r2, [r7, #8]
 800baa6:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	887a      	ldrh	r2, [r7, #2]
 800baac:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	887a      	ldrh	r2, [r7, #2]
 800bab4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	2200      	movs	r2, #0
 800babc:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	2200      	movs	r2, #0
 800bac2:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	68da      	ldr	r2, [r3, #12]
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800bad2:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	4a70      	ldr	r2, [pc, #448]	@ (800bc9c <HAL_SPI_TransmitReceive+0x294>)
 800bada:	4293      	cmp	r3, r2
 800badc:	d009      	beq.n	800baf2 <HAL_SPI_TransmitReceive+0xea>
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	4a6f      	ldr	r2, [pc, #444]	@ (800bca0 <HAL_SPI_TransmitReceive+0x298>)
 800bae4:	4293      	cmp	r3, r2
 800bae6:	d004      	beq.n	800baf2 <HAL_SPI_TransmitReceive+0xea>
 800bae8:	68fb      	ldr	r3, [r7, #12]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	4a6d      	ldr	r2, [pc, #436]	@ (800bca4 <HAL_SPI_TransmitReceive+0x29c>)
 800baee:	4293      	cmp	r3, r2
 800baf0:	d102      	bne.n	800baf8 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 800baf2:	2310      	movs	r3, #16
 800baf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800baf6:	e001      	b.n	800bafc <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 800baf8:	2308      	movs	r3, #8
 800bafa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	685a      	ldr	r2, [r3, #4]
 800bb02:	4b69      	ldr	r3, [pc, #420]	@ (800bca8 <HAL_SPI_TransmitReceive+0x2a0>)
 800bb04:	4013      	ands	r3, r2
 800bb06:	8879      	ldrh	r1, [r7, #2]
 800bb08:	68fa      	ldr	r2, [r7, #12]
 800bb0a:	6812      	ldr	r2, [r2, #0]
 800bb0c:	430b      	orrs	r3, r1
 800bb0e:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	681a      	ldr	r2, [r3, #0]
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	f042 0201 	orr.w	r2, r2, #1
 800bb1e:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	685b      	ldr	r3, [r3, #4]
 800bb24:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800bb28:	d107      	bne.n	800bb3a <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	681a      	ldr	r2, [r3, #0]
 800bb30:	68fb      	ldr	r3, [r7, #12]
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800bb38:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	68db      	ldr	r3, [r3, #12]
 800bb3e:	2b0f      	cmp	r3, #15
 800bb40:	f240 80a2 	bls.w	800bc88 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 800bb44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb46:	089b      	lsrs	r3, r3, #2
 800bb48:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800bb4a:	e094      	b.n	800bc76 <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	695b      	ldr	r3, [r3, #20]
 800bb52:	f003 0302 	and.w	r3, r3, #2
 800bb56:	2b02      	cmp	r3, #2
 800bb58:	d120      	bne.n	800bb9c <HAL_SPI_TransmitReceive+0x194>
 800bb5a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d01d      	beq.n	800bb9c <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800bb60:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800bb62:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800bb64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb66:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800bb68:	429a      	cmp	r2, r3
 800bb6a:	d217      	bcs.n	800bb9c <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	6812      	ldr	r2, [r2, #0]
 800bb76:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bb7c:	1d1a      	adds	r2, r3, #4
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bb88:	b29b      	uxth	r3, r3
 800bb8a:	3b01      	subs	r3, #1
 800bb8c:	b29a      	uxth	r2, r3
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bb9a:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800bb9c:	68fb      	ldr	r3, [r7, #12]
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	695b      	ldr	r3, [r3, #20]
 800bba2:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800bba4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d065      	beq.n	800bc76 <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	695b      	ldr	r3, [r3, #20]
 800bbb0:	f003 0301 	and.w	r3, r3, #1
 800bbb4:	2b01      	cmp	r3, #1
 800bbb6:	d118      	bne.n	800bbea <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	681a      	ldr	r2, [r3, #0]
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bbc0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800bbc2:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bbc8:	1d1a      	adds	r2, r3, #4
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bbd4:	b29b      	uxth	r3, r3
 800bbd6:	3b01      	subs	r3, #1
 800bbd8:	b29a      	uxth	r2, r3
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bbe6:	853b      	strh	r3, [r7, #40]	@ 0x28
 800bbe8:	e045      	b.n	800bc76 <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800bbea:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800bbec:	8bfb      	ldrh	r3, [r7, #30]
 800bbee:	429a      	cmp	r2, r3
 800bbf0:	d21d      	bcs.n	800bc2e <HAL_SPI_TransmitReceive+0x226>
 800bbf2:	697b      	ldr	r3, [r7, #20]
 800bbf4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d018      	beq.n	800bc2e <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	681a      	ldr	r2, [r3, #0]
 800bc00:	68fb      	ldr	r3, [r7, #12]
 800bc02:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bc04:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800bc06:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bc0c:	1d1a      	adds	r2, r3, #4
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bc18:	b29b      	uxth	r3, r3
 800bc1a:	3b01      	subs	r3, #1
 800bc1c:	b29a      	uxth	r2, r3
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bc2a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800bc2c:	e023      	b.n	800bc76 <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bc2e:	f7f8 fac5 	bl	80041bc <HAL_GetTick>
 800bc32:	4602      	mov	r2, r0
 800bc34:	69bb      	ldr	r3, [r7, #24]
 800bc36:	1ad3      	subs	r3, r2, r3
 800bc38:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bc3a:	429a      	cmp	r2, r3
 800bc3c:	d803      	bhi.n	800bc46 <HAL_SPI_TransmitReceive+0x23e>
 800bc3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc40:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc44:	d102      	bne.n	800bc4c <HAL_SPI_TransmitReceive+0x244>
 800bc46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d114      	bne.n	800bc76 <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800bc4c:	68f8      	ldr	r0, [r7, #12]
 800bc4e:	f000 fc2f 	bl	800c4b0 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bc58:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800bc62:	68fb      	ldr	r3, [r7, #12]
 800bc64:	2201      	movs	r2, #1
 800bc66:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	2200      	movs	r2, #0
 800bc6e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800bc72:	2303      	movs	r3, #3
 800bc74:	e1fd      	b.n	800c072 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800bc76:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	f47f af67 	bne.w	800bb4c <HAL_SPI_TransmitReceive+0x144>
 800bc7e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	f47f af63 	bne.w	800bb4c <HAL_SPI_TransmitReceive+0x144>
 800bc86:	e1ce      	b.n	800c026 <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	68db      	ldr	r3, [r3, #12]
 800bc8c:	2b07      	cmp	r3, #7
 800bc8e:	f240 81c2 	bls.w	800c016 <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 800bc92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc94:	085b      	lsrs	r3, r3, #1
 800bc96:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800bc98:	e0c9      	b.n	800be2e <HAL_SPI_TransmitReceive+0x426>
 800bc9a:	bf00      	nop
 800bc9c:	40013000 	.word	0x40013000
 800bca0:	40003800 	.word	0x40003800
 800bca4:	40003c00 	.word	0x40003c00
 800bca8:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	695b      	ldr	r3, [r3, #20]
 800bcb2:	f003 0302 	and.w	r3, r3, #2
 800bcb6:	2b02      	cmp	r3, #2
 800bcb8:	d11f      	bne.n	800bcfa <HAL_SPI_TransmitReceive+0x2f2>
 800bcba:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d01c      	beq.n	800bcfa <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800bcc0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800bcc2:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800bcc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bcc6:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800bcc8:	429a      	cmp	r2, r3
 800bcca:	d216      	bcs.n	800bcfa <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bcd0:	881a      	ldrh	r2, [r3, #0]
 800bcd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcd4:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bcd6:	68fb      	ldr	r3, [r7, #12]
 800bcd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bcda:	1c9a      	adds	r2, r3, #2
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bce6:	b29b      	uxth	r3, r3
 800bce8:	3b01      	subs	r3, #1
 800bcea:	b29a      	uxth	r2, r3
 800bcec:	68fb      	ldr	r3, [r7, #12]
 800bcee:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bcf8:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	695b      	ldr	r3, [r3, #20]
 800bd00:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800bd02:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	f000 8092 	beq.w	800be2e <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	695b      	ldr	r3, [r3, #20]
 800bd10:	f003 0301 	and.w	r3, r3, #1
 800bd14:	2b01      	cmp	r3, #1
 800bd16:	d118      	bne.n	800bd4a <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bd1c:	6a3a      	ldr	r2, [r7, #32]
 800bd1e:	8812      	ldrh	r2, [r2, #0]
 800bd20:	b292      	uxth	r2, r2
 800bd22:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bd28:	1c9a      	adds	r2, r3, #2
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bd34:	b29b      	uxth	r3, r3
 800bd36:	3b01      	subs	r3, #1
 800bd38:	b29a      	uxth	r2, r3
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bd46:	853b      	strh	r3, [r7, #40]	@ 0x28
 800bd48:	e071      	b.n	800be2e <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800bd4a:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800bd4c:	8bfb      	ldrh	r3, [r7, #30]
 800bd4e:	429a      	cmp	r2, r3
 800bd50:	d228      	bcs.n	800bda4 <HAL_SPI_TransmitReceive+0x39c>
 800bd52:	697b      	ldr	r3, [r7, #20]
 800bd54:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d023      	beq.n	800bda4 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bd60:	6a3a      	ldr	r2, [r7, #32]
 800bd62:	8812      	ldrh	r2, [r2, #0]
 800bd64:	b292      	uxth	r2, r2
 800bd66:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bd6c:	1c9a      	adds	r2, r3, #2
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800bd72:	68fb      	ldr	r3, [r7, #12]
 800bd74:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bd76:	6a3a      	ldr	r2, [r7, #32]
 800bd78:	8812      	ldrh	r2, [r2, #0]
 800bd7a:	b292      	uxth	r2, r2
 800bd7c:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bd82:	1c9a      	adds	r2, r3, #2
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bd8e:	b29b      	uxth	r3, r3
 800bd90:	3b02      	subs	r3, #2
 800bd92:	b29a      	uxth	r2, r3
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bda0:	853b      	strh	r3, [r7, #40]	@ 0x28
 800bda2:	e044      	b.n	800be2e <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800bda4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800bda6:	2b01      	cmp	r3, #1
 800bda8:	d11d      	bne.n	800bde6 <HAL_SPI_TransmitReceive+0x3de>
 800bdaa:	697b      	ldr	r3, [r7, #20]
 800bdac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d018      	beq.n	800bde6 <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bdb8:	6a3a      	ldr	r2, [r7, #32]
 800bdba:	8812      	ldrh	r2, [r2, #0]
 800bdbc:	b292      	uxth	r2, r2
 800bdbe:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bdc4:	1c9a      	adds	r2, r3, #2
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bdd0:	b29b      	uxth	r3, r3
 800bdd2:	3b01      	subs	r3, #1
 800bdd4:	b29a      	uxth	r2, r3
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bde2:	853b      	strh	r3, [r7, #40]	@ 0x28
 800bde4:	e023      	b.n	800be2e <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bde6:	f7f8 f9e9 	bl	80041bc <HAL_GetTick>
 800bdea:	4602      	mov	r2, r0
 800bdec:	69bb      	ldr	r3, [r7, #24]
 800bdee:	1ad3      	subs	r3, r2, r3
 800bdf0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bdf2:	429a      	cmp	r2, r3
 800bdf4:	d803      	bhi.n	800bdfe <HAL_SPI_TransmitReceive+0x3f6>
 800bdf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdfc:	d102      	bne.n	800be04 <HAL_SPI_TransmitReceive+0x3fc>
 800bdfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be00:	2b00      	cmp	r3, #0
 800be02:	d114      	bne.n	800be2e <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800be04:	68f8      	ldr	r0, [r7, #12]
 800be06:	f000 fb53 	bl	800c4b0 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be10:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800be1a:	68fb      	ldr	r3, [r7, #12]
 800be1c:	2201      	movs	r2, #1
 800be1e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	2200      	movs	r2, #0
 800be26:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800be2a:	2303      	movs	r3, #3
 800be2c:	e121      	b.n	800c072 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800be2e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800be30:	2b00      	cmp	r3, #0
 800be32:	f47f af3b 	bne.w	800bcac <HAL_SPI_TransmitReceive+0x2a4>
 800be36:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800be38:	2b00      	cmp	r3, #0
 800be3a:	f47f af37 	bne.w	800bcac <HAL_SPI_TransmitReceive+0x2a4>
 800be3e:	e0f2      	b.n	800c026 <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	695b      	ldr	r3, [r3, #20]
 800be46:	f003 0302 	and.w	r3, r3, #2
 800be4a:	2b02      	cmp	r3, #2
 800be4c:	d121      	bne.n	800be92 <HAL_SPI_TransmitReceive+0x48a>
 800be4e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800be50:	2b00      	cmp	r3, #0
 800be52:	d01e      	beq.n	800be92 <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800be54:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800be56:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800be58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be5a:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800be5c:	429a      	cmp	r2, r3
 800be5e:	d218      	bcs.n	800be92 <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	3320      	adds	r3, #32
 800be6a:	7812      	ldrb	r2, [r2, #0]
 800be6c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800be72:	1c5a      	adds	r2, r3, #1
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800be7e:	b29b      	uxth	r3, r3
 800be80:	3b01      	subs	r3, #1
 800be82:	b29a      	uxth	r2, r3
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800be90:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	695b      	ldr	r3, [r3, #20]
 800be98:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800be9a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	f000 80ba 	beq.w	800c016 <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	695b      	ldr	r3, [r3, #20]
 800bea8:	f003 0301 	and.w	r3, r3, #1
 800beac:	2b01      	cmp	r3, #1
 800beae:	d11b      	bne.n	800bee8 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bebc:	7812      	ldrb	r2, [r2, #0]
 800bebe:	b2d2      	uxtb	r2, r2
 800bec0:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bec6:	1c5a      	adds	r2, r3, #1
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bed2:	b29b      	uxth	r3, r3
 800bed4:	3b01      	subs	r3, #1
 800bed6:	b29a      	uxth	r2, r3
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bee4:	853b      	strh	r3, [r7, #40]	@ 0x28
 800bee6:	e096      	b.n	800c016 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800bee8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800beea:	8bfb      	ldrh	r3, [r7, #30]
 800beec:	429a      	cmp	r2, r3
 800beee:	d24a      	bcs.n	800bf86 <HAL_SPI_TransmitReceive+0x57e>
 800bef0:	697b      	ldr	r3, [r7, #20]
 800bef2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d045      	beq.n	800bf86 <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bf06:	7812      	ldrb	r2, [r2, #0]
 800bf08:	b2d2      	uxtb	r2, r2
 800bf0a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bf10:	1c5a      	adds	r2, r3, #1
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bf22:	7812      	ldrb	r2, [r2, #0]
 800bf24:	b2d2      	uxtb	r2, r2
 800bf26:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bf2c:	1c5a      	adds	r2, r3, #1
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bf3e:	7812      	ldrb	r2, [r2, #0]
 800bf40:	b2d2      	uxtb	r2, r2
 800bf42:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bf48:	1c5a      	adds	r2, r3, #1
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bf56:	68fb      	ldr	r3, [r7, #12]
 800bf58:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bf5a:	7812      	ldrb	r2, [r2, #0]
 800bf5c:	b2d2      	uxtb	r2, r2
 800bf5e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bf64:	1c5a      	adds	r2, r3, #1
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bf70:	b29b      	uxth	r3, r3
 800bf72:	3b04      	subs	r3, #4
 800bf74:	b29a      	uxth	r2, r3
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bf82:	853b      	strh	r3, [r7, #40]	@ 0x28
 800bf84:	e047      	b.n	800c016 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800bf86:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800bf88:	2b03      	cmp	r3, #3
 800bf8a:	d820      	bhi.n	800bfce <HAL_SPI_TransmitReceive+0x5c6>
 800bf8c:	697b      	ldr	r3, [r7, #20]
 800bf8e:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d01b      	beq.n	800bfce <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bf9e:	68fb      	ldr	r3, [r7, #12]
 800bfa0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bfa2:	7812      	ldrb	r2, [r2, #0]
 800bfa4:	b2d2      	uxtb	r2, r2
 800bfa6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bfac:	1c5a      	adds	r2, r3, #1
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bfb8:	b29b      	uxth	r3, r3
 800bfba:	3b01      	subs	r3, #1
 800bfbc:	b29a      	uxth	r2, r3
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bfca:	853b      	strh	r3, [r7, #40]	@ 0x28
 800bfcc:	e023      	b.n	800c016 <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bfce:	f7f8 f8f5 	bl	80041bc <HAL_GetTick>
 800bfd2:	4602      	mov	r2, r0
 800bfd4:	69bb      	ldr	r3, [r7, #24]
 800bfd6:	1ad3      	subs	r3, r2, r3
 800bfd8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bfda:	429a      	cmp	r2, r3
 800bfdc:	d803      	bhi.n	800bfe6 <HAL_SPI_TransmitReceive+0x5de>
 800bfde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfe0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bfe4:	d102      	bne.n	800bfec <HAL_SPI_TransmitReceive+0x5e4>
 800bfe6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d114      	bne.n	800c016 <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800bfec:	68f8      	ldr	r0, [r7, #12]
 800bfee:	f000 fa5f 	bl	800c4b0 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800bff2:	68fb      	ldr	r3, [r7, #12]
 800bff4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bff8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800bffc:	68fb      	ldr	r3, [r7, #12]
 800bffe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	2201      	movs	r2, #1
 800c006:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	2200      	movs	r2, #0
 800c00e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800c012:	2303      	movs	r3, #3
 800c014:	e02d      	b.n	800c072 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800c016:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800c018:	2b00      	cmp	r3, #0
 800c01a:	f47f af11 	bne.w	800be40 <HAL_SPI_TransmitReceive+0x438>
 800c01e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c020:	2b00      	cmp	r3, #0
 800c022:	f47f af0d 	bne.w	800be40 <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800c026:	69bb      	ldr	r3, [r7, #24]
 800c028:	9300      	str	r3, [sp, #0]
 800c02a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c02c:	2200      	movs	r2, #0
 800c02e:	2108      	movs	r1, #8
 800c030:	68f8      	ldr	r0, [r7, #12]
 800c032:	f000 fadd 	bl	800c5f0 <SPI_WaitOnFlagUntilTimeout>
 800c036:	4603      	mov	r3, r0
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d007      	beq.n	800c04c <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c042:	f043 0220 	orr.w	r2, r3, #32
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800c04c:	68f8      	ldr	r0, [r7, #12]
 800c04e:	f000 fa2f 	bl	800c4b0 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	2201      	movs	r2, #1
 800c056:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	2200      	movs	r2, #0
 800c05e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d001      	beq.n	800c070 <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 800c06c:	2301      	movs	r3, #1
 800c06e:	e000      	b.n	800c072 <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 800c070:	2300      	movs	r3, #0
  }
}
 800c072:	4618      	mov	r0, r3
 800c074:	3730      	adds	r7, #48	@ 0x30
 800c076:	46bd      	mov	sp, r7
 800c078:	bd80      	pop	{r7, pc}
 800c07a:	bf00      	nop

0800c07c <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800c07c:	b580      	push	{r7, lr}
 800c07e:	b08a      	sub	sp, #40	@ 0x28
 800c080:	af00      	add	r7, sp, #0
 800c082:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	691b      	ldr	r3, [r3, #16]
 800c08a:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	695b      	ldr	r3, [r3, #20]
 800c092:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 800c094:	6a3a      	ldr	r2, [r7, #32]
 800c096:	69fb      	ldr	r3, [r7, #28]
 800c098:	4013      	ands	r3, r2
 800c09a:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	689b      	ldr	r3, [r3, #8]
 800c0a2:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 800c0a4:	2300      	movs	r3, #0
 800c0a6:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800c0ae:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	3330      	adds	r3, #48	@ 0x30
 800c0b6:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800c0b8:	69fb      	ldr	r3, [r7, #28]
 800c0ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d010      	beq.n	800c0e4 <HAL_SPI_IRQHandler+0x68>
 800c0c2:	6a3b      	ldr	r3, [r7, #32]
 800c0c4:	f003 0308 	and.w	r3, r3, #8
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d00b      	beq.n	800c0e4 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	699a      	ldr	r2, [r3, #24]
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c0da:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 800c0dc:	6878      	ldr	r0, [r7, #4]
 800c0de:	f000 f9c3 	bl	800c468 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800c0e2:	e192      	b.n	800c40a <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800c0e4:	69bb      	ldr	r3, [r7, #24]
 800c0e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d113      	bne.n	800c116 <HAL_SPI_IRQHandler+0x9a>
 800c0ee:	69bb      	ldr	r3, [r7, #24]
 800c0f0:	f003 0320 	and.w	r3, r3, #32
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d10e      	bne.n	800c116 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 800c0f8:	69bb      	ldr	r3, [r7, #24]
 800c0fa:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d009      	beq.n	800c116 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c106:	6878      	ldr	r0, [r7, #4]
 800c108:	4798      	blx	r3
    hspi->RxISR(hspi);
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c10e:	6878      	ldr	r0, [r7, #4]
 800c110:	4798      	blx	r3
    handled = 1UL;
 800c112:	2301      	movs	r3, #1
 800c114:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800c116:	69bb      	ldr	r3, [r7, #24]
 800c118:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d10f      	bne.n	800c140 <HAL_SPI_IRQHandler+0xc4>
 800c120:	69bb      	ldr	r3, [r7, #24]
 800c122:	f003 0301 	and.w	r3, r3, #1
 800c126:	2b00      	cmp	r3, #0
 800c128:	d00a      	beq.n	800c140 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800c12a:	69bb      	ldr	r3, [r7, #24]
 800c12c:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800c130:	2b00      	cmp	r3, #0
 800c132:	d105      	bne.n	800c140 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c138:	6878      	ldr	r0, [r7, #4]
 800c13a:	4798      	blx	r3
    handled = 1UL;
 800c13c:	2301      	movs	r3, #1
 800c13e:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800c140:	69bb      	ldr	r3, [r7, #24]
 800c142:	f003 0320 	and.w	r3, r3, #32
 800c146:	2b00      	cmp	r3, #0
 800c148:	d10f      	bne.n	800c16a <HAL_SPI_IRQHandler+0xee>
 800c14a:	69bb      	ldr	r3, [r7, #24]
 800c14c:	f003 0302 	and.w	r3, r3, #2
 800c150:	2b00      	cmp	r3, #0
 800c152:	d00a      	beq.n	800c16a <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800c154:	69bb      	ldr	r3, [r7, #24]
 800c156:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d105      	bne.n	800c16a <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c162:	6878      	ldr	r0, [r7, #4]
 800c164:	4798      	blx	r3
    handled = 1UL;
 800c166:	2301      	movs	r3, #1
 800c168:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 800c16a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	f040 8147 	bne.w	800c400 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800c172:	69bb      	ldr	r3, [r7, #24]
 800c174:	f003 0308 	and.w	r3, r3, #8
 800c178:	2b00      	cmp	r3, #0
 800c17a:	f000 808b 	beq.w	800c294 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	699a      	ldr	r2, [r3, #24]
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	f042 0208 	orr.w	r2, r2, #8
 800c18c:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	699a      	ldr	r2, [r3, #24]
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	f042 0210 	orr.w	r2, r2, #16
 800c19c:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	699a      	ldr	r2, [r3, #24]
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c1ac:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	691a      	ldr	r2, [r3, #16]
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	f022 0208 	bic.w	r2, r2, #8
 800c1bc:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	689b      	ldr	r3, [r3, #8]
 800c1c4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d13d      	bne.n	800c248 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 800c1cc:	e036      	b.n	800c23c <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	68db      	ldr	r3, [r3, #12]
 800c1d2:	2b0f      	cmp	r3, #15
 800c1d4:	d90b      	bls.n	800c1ee <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	681a      	ldr	r2, [r3, #0]
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c1de:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800c1e0:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c1e6:	1d1a      	adds	r2, r3, #4
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	665a      	str	r2, [r3, #100]	@ 0x64
 800c1ec:	e01d      	b.n	800c22a <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	68db      	ldr	r3, [r3, #12]
 800c1f2:	2b07      	cmp	r3, #7
 800c1f4:	d90b      	bls.n	800c20e <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c1fa:	68fa      	ldr	r2, [r7, #12]
 800c1fc:	8812      	ldrh	r2, [r2, #0]
 800c1fe:	b292      	uxth	r2, r2
 800c200:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c206:	1c9a      	adds	r2, r3, #2
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	665a      	str	r2, [r3, #100]	@ 0x64
 800c20c:	e00d      	b.n	800c22a <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c21a:	7812      	ldrb	r2, [r2, #0]
 800c21c:	b2d2      	uxtb	r2, r2
 800c21e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c224:	1c5a      	adds	r2, r3, #1
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c230:	b29b      	uxth	r3, r3
 800c232:	3b01      	subs	r3, #1
 800c234:	b29a      	uxth	r2, r3
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c242:	b29b      	uxth	r3, r3
 800c244:	2b00      	cmp	r3, #0
 800c246:	d1c2      	bne.n	800c1ce <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 800c248:	6878      	ldr	r0, [r7, #4]
 800c24a:	f000 f931 	bl	800c4b0 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	2201      	movs	r2, #1
 800c252:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d003      	beq.n	800c268 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800c260:	6878      	ldr	r0, [r7, #4]
 800c262:	f000 f8f7 	bl	800c454 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800c266:	e0d0      	b.n	800c40a <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800c268:	7cfb      	ldrb	r3, [r7, #19]
 800c26a:	2b05      	cmp	r3, #5
 800c26c:	d103      	bne.n	800c276 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 800c26e:	6878      	ldr	r0, [r7, #4]
 800c270:	f000 f8e6 	bl	800c440 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 800c274:	e0c6      	b.n	800c404 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800c276:	7cfb      	ldrb	r3, [r7, #19]
 800c278:	2b04      	cmp	r3, #4
 800c27a:	d103      	bne.n	800c284 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 800c27c:	6878      	ldr	r0, [r7, #4]
 800c27e:	f000 f8d5 	bl	800c42c <HAL_SPI_RxCpltCallback>
    return;
 800c282:	e0bf      	b.n	800c404 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800c284:	7cfb      	ldrb	r3, [r7, #19]
 800c286:	2b03      	cmp	r3, #3
 800c288:	f040 80bc 	bne.w	800c404 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 800c28c:	6878      	ldr	r0, [r7, #4]
 800c28e:	f000 f8c3 	bl	800c418 <HAL_SPI_TxCpltCallback>
    return;
 800c292:	e0b7      	b.n	800c404 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800c294:	69bb      	ldr	r3, [r7, #24]
 800c296:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	f000 80b5 	beq.w	800c40a <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800c2a0:	69bb      	ldr	r3, [r7, #24]
 800c2a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d00f      	beq.n	800c2ca <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c2b0:	f043 0204 	orr.w	r2, r3, #4
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	699a      	ldr	r2, [r3, #24]
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c2c8:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800c2ca:	69bb      	ldr	r3, [r7, #24]
 800c2cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d00f      	beq.n	800c2f4 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c2da:	f043 0201 	orr.w	r2, r3, #1
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	699a      	ldr	r2, [r3, #24]
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c2f2:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800c2f4:	69bb      	ldr	r3, [r7, #24]
 800c2f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d00f      	beq.n	800c31e <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c304:	f043 0208 	orr.w	r2, r3, #8
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	699a      	ldr	r2, [r3, #24]
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c31c:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800c31e:	69bb      	ldr	r3, [r7, #24]
 800c320:	f003 0320 	and.w	r3, r3, #32
 800c324:	2b00      	cmp	r3, #0
 800c326:	d00f      	beq.n	800c348 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c32e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	699a      	ldr	r2, [r3, #24]
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	f042 0220 	orr.w	r2, r2, #32
 800c346:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d05a      	beq.n	800c408 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	681a      	ldr	r2, [r3, #0]
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	f022 0201 	bic.w	r2, r2, #1
 800c360:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	6919      	ldr	r1, [r3, #16]
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	681a      	ldr	r2, [r3, #0]
 800c36c:	4b28      	ldr	r3, [pc, #160]	@ (800c410 <HAL_SPI_IRQHandler+0x394>)
 800c36e:	400b      	ands	r3, r1
 800c370:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800c372:	697b      	ldr	r3, [r7, #20]
 800c374:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800c378:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800c37c:	d138      	bne.n	800c3f0 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	689a      	ldr	r2, [r3, #8]
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800c38c:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c392:	2b00      	cmp	r3, #0
 800c394:	d013      	beq.n	800c3be <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c39a:	4a1e      	ldr	r2, [pc, #120]	@ (800c414 <HAL_SPI_IRQHandler+0x398>)
 800c39c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c3a2:	4618      	mov	r0, r3
 800c3a4:	f7f8 ff5e 	bl	8005264 <HAL_DMA_Abort_IT>
 800c3a8:	4603      	mov	r3, r0
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d007      	beq.n	800c3be <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c3b4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d020      	beq.n	800c408 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c3ca:	4a12      	ldr	r2, [pc, #72]	@ (800c414 <HAL_SPI_IRQHandler+0x398>)
 800c3cc:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c3d2:	4618      	mov	r0, r3
 800c3d4:	f7f8 ff46 	bl	8005264 <HAL_DMA_Abort_IT>
 800c3d8:	4603      	mov	r3, r0
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	d014      	beq.n	800c408 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c3e4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800c3ee:	e00b      	b.n	800c408 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	2201      	movs	r2, #1
 800c3f4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 800c3f8:	6878      	ldr	r0, [r7, #4]
 800c3fa:	f000 f82b 	bl	800c454 <HAL_SPI_ErrorCallback>
    return;
 800c3fe:	e003      	b.n	800c408 <HAL_SPI_IRQHandler+0x38c>
    return;
 800c400:	bf00      	nop
 800c402:	e002      	b.n	800c40a <HAL_SPI_IRQHandler+0x38e>
    return;
 800c404:	bf00      	nop
 800c406:	e000      	b.n	800c40a <HAL_SPI_IRQHandler+0x38e>
    return;
 800c408:	bf00      	nop
  }
}
 800c40a:	3728      	adds	r7, #40	@ 0x28
 800c40c:	46bd      	mov	sp, r7
 800c40e:	bd80      	pop	{r7, pc}
 800c410:	fffffc94 	.word	0xfffffc94
 800c414:	0800c47d 	.word	0x0800c47d

0800c418 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800c418:	b480      	push	{r7}
 800c41a:	b083      	sub	sp, #12
 800c41c:	af00      	add	r7, sp, #0
 800c41e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800c420:	bf00      	nop
 800c422:	370c      	adds	r7, #12
 800c424:	46bd      	mov	sp, r7
 800c426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c42a:	4770      	bx	lr

0800c42c <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800c42c:	b480      	push	{r7}
 800c42e:	b083      	sub	sp, #12
 800c430:	af00      	add	r7, sp, #0
 800c432:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800c434:	bf00      	nop
 800c436:	370c      	adds	r7, #12
 800c438:	46bd      	mov	sp, r7
 800c43a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c43e:	4770      	bx	lr

0800c440 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800c440:	b480      	push	{r7}
 800c442:	b083      	sub	sp, #12
 800c444:	af00      	add	r7, sp, #0
 800c446:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800c448:	bf00      	nop
 800c44a:	370c      	adds	r7, #12
 800c44c:	46bd      	mov	sp, r7
 800c44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c452:	4770      	bx	lr

0800c454 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800c454:	b480      	push	{r7}
 800c456:	b083      	sub	sp, #12
 800c458:	af00      	add	r7, sp, #0
 800c45a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800c45c:	bf00      	nop
 800c45e:	370c      	adds	r7, #12
 800c460:	46bd      	mov	sp, r7
 800c462:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c466:	4770      	bx	lr

0800c468 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800c468:	b480      	push	{r7}
 800c46a:	b083      	sub	sp, #12
 800c46c:	af00      	add	r7, sp, #0
 800c46e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 800c470:	bf00      	nop
 800c472:	370c      	adds	r7, #12
 800c474:	46bd      	mov	sp, r7
 800c476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c47a:	4770      	bx	lr

0800c47c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c47c:	b580      	push	{r7, lr}
 800c47e:	b084      	sub	sp, #16
 800c480:	af00      	add	r7, sp, #0
 800c482:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c488:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	2200      	movs	r2, #0
 800c48e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	2200      	movs	r2, #0
 800c496:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800c49a:	68fb      	ldr	r3, [r7, #12]
 800c49c:	2201      	movs	r2, #1
 800c49e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800c4a2:	68f8      	ldr	r0, [r7, #12]
 800c4a4:	f7ff ffd6 	bl	800c454 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c4a8:	bf00      	nop
 800c4aa:	3710      	adds	r7, #16
 800c4ac:	46bd      	mov	sp, r7
 800c4ae:	bd80      	pop	{r7, pc}

0800c4b0 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800c4b0:	b480      	push	{r7}
 800c4b2:	b085      	sub	sp, #20
 800c4b4:	af00      	add	r7, sp, #0
 800c4b6:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	695b      	ldr	r3, [r3, #20]
 800c4be:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	699a      	ldr	r2, [r3, #24]
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	f042 0208 	orr.w	r2, r2, #8
 800c4ce:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	699a      	ldr	r2, [r3, #24]
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	f042 0210 	orr.w	r2, r2, #16
 800c4de:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	681a      	ldr	r2, [r3, #0]
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	f022 0201 	bic.w	r2, r2, #1
 800c4ee:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	6919      	ldr	r1, [r3, #16]
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	681a      	ldr	r2, [r3, #0]
 800c4fa:	4b3c      	ldr	r3, [pc, #240]	@ (800c5ec <SPI_CloseTransfer+0x13c>)
 800c4fc:	400b      	ands	r3, r1
 800c4fe:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	689a      	ldr	r2, [r3, #8]
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800c50e:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800c516:	b2db      	uxtb	r3, r3
 800c518:	2b04      	cmp	r3, #4
 800c51a:	d014      	beq.n	800c546 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	f003 0320 	and.w	r3, r3, #32
 800c522:	2b00      	cmp	r3, #0
 800c524:	d00f      	beq.n	800c546 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c52c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	699a      	ldr	r2, [r3, #24]
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	f042 0220 	orr.w	r2, r2, #32
 800c544:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800c54c:	b2db      	uxtb	r3, r3
 800c54e:	2b03      	cmp	r3, #3
 800c550:	d014      	beq.n	800c57c <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d00f      	beq.n	800c57c <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c562:	f043 0204 	orr.w	r2, r3, #4
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	699a      	ldr	r2, [r3, #24]
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c57a:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c582:	2b00      	cmp	r3, #0
 800c584:	d00f      	beq.n	800c5a6 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c58c:	f043 0201 	orr.w	r2, r3, #1
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	699a      	ldr	r2, [r3, #24]
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c5a4:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800c5a6:	68fb      	ldr	r3, [r7, #12]
 800c5a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d00f      	beq.n	800c5d0 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c5b6:	f043 0208 	orr.w	r2, r3, #8
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	699a      	ldr	r2, [r3, #24]
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c5ce:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	2200      	movs	r2, #0
 800c5d4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	2200      	movs	r2, #0
 800c5dc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800c5e0:	bf00      	nop
 800c5e2:	3714      	adds	r7, #20
 800c5e4:	46bd      	mov	sp, r7
 800c5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ea:	4770      	bx	lr
 800c5ec:	fffffc90 	.word	0xfffffc90

0800c5f0 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800c5f0:	b580      	push	{r7, lr}
 800c5f2:	b084      	sub	sp, #16
 800c5f4:	af00      	add	r7, sp, #0
 800c5f6:	60f8      	str	r0, [r7, #12]
 800c5f8:	60b9      	str	r1, [r7, #8]
 800c5fa:	603b      	str	r3, [r7, #0]
 800c5fc:	4613      	mov	r3, r2
 800c5fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800c600:	e010      	b.n	800c624 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c602:	f7f7 fddb 	bl	80041bc <HAL_GetTick>
 800c606:	4602      	mov	r2, r0
 800c608:	69bb      	ldr	r3, [r7, #24]
 800c60a:	1ad3      	subs	r3, r2, r3
 800c60c:	683a      	ldr	r2, [r7, #0]
 800c60e:	429a      	cmp	r2, r3
 800c610:	d803      	bhi.n	800c61a <SPI_WaitOnFlagUntilTimeout+0x2a>
 800c612:	683b      	ldr	r3, [r7, #0]
 800c614:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c618:	d102      	bne.n	800c620 <SPI_WaitOnFlagUntilTimeout+0x30>
 800c61a:	683b      	ldr	r3, [r7, #0]
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d101      	bne.n	800c624 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800c620:	2303      	movs	r3, #3
 800c622:	e00f      	b.n	800c644 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800c624:	68fb      	ldr	r3, [r7, #12]
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	695a      	ldr	r2, [r3, #20]
 800c62a:	68bb      	ldr	r3, [r7, #8]
 800c62c:	4013      	ands	r3, r2
 800c62e:	68ba      	ldr	r2, [r7, #8]
 800c630:	429a      	cmp	r2, r3
 800c632:	bf0c      	ite	eq
 800c634:	2301      	moveq	r3, #1
 800c636:	2300      	movne	r3, #0
 800c638:	b2db      	uxtb	r3, r3
 800c63a:	461a      	mov	r2, r3
 800c63c:	79fb      	ldrb	r3, [r7, #7]
 800c63e:	429a      	cmp	r2, r3
 800c640:	d0df      	beq.n	800c602 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800c642:	2300      	movs	r3, #0
}
 800c644:	4618      	mov	r0, r3
 800c646:	3710      	adds	r7, #16
 800c648:	46bd      	mov	sp, r7
 800c64a:	bd80      	pop	{r7, pc}

0800c64c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800c64c:	b480      	push	{r7}
 800c64e:	b085      	sub	sp, #20
 800c650:	af00      	add	r7, sp, #0
 800c652:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c658:	095b      	lsrs	r3, r3, #5
 800c65a:	3301      	adds	r3, #1
 800c65c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	68db      	ldr	r3, [r3, #12]
 800c662:	3301      	adds	r3, #1
 800c664:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800c666:	68bb      	ldr	r3, [r7, #8]
 800c668:	3307      	adds	r3, #7
 800c66a:	08db      	lsrs	r3, r3, #3
 800c66c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800c66e:	68bb      	ldr	r3, [r7, #8]
 800c670:	68fa      	ldr	r2, [r7, #12]
 800c672:	fb02 f303 	mul.w	r3, r2, r3
}
 800c676:	4618      	mov	r0, r3
 800c678:	3714      	adds	r7, #20
 800c67a:	46bd      	mov	sp, r7
 800c67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c680:	4770      	bx	lr

0800c682 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c682:	b580      	push	{r7, lr}
 800c684:	b082      	sub	sp, #8
 800c686:	af00      	add	r7, sp, #0
 800c688:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d101      	bne.n	800c694 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c690:	2301      	movs	r3, #1
 800c692:	e049      	b.n	800c728 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c69a:	b2db      	uxtb	r3, r3
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d106      	bne.n	800c6ae <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	2200      	movs	r2, #0
 800c6a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c6a8:	6878      	ldr	r0, [r7, #4]
 800c6aa:	f7f7 fa83 	bl	8003bb4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	2202      	movs	r2, #2
 800c6b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	681a      	ldr	r2, [r3, #0]
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	3304      	adds	r3, #4
 800c6be:	4619      	mov	r1, r3
 800c6c0:	4610      	mov	r0, r2
 800c6c2:	f000 f949 	bl	800c958 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	2201      	movs	r2, #1
 800c6ca:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	2201      	movs	r2, #1
 800c6d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	2201      	movs	r2, #1
 800c6da:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	2201      	movs	r2, #1
 800c6e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	2201      	movs	r2, #1
 800c6ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	2201      	movs	r2, #1
 800c6f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	2201      	movs	r2, #1
 800c6fa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	2201      	movs	r2, #1
 800c702:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	2201      	movs	r2, #1
 800c70a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	2201      	movs	r2, #1
 800c712:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	2201      	movs	r2, #1
 800c71a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	2201      	movs	r2, #1
 800c722:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c726:	2300      	movs	r3, #0
}
 800c728:	4618      	mov	r0, r3
 800c72a:	3708      	adds	r7, #8
 800c72c:	46bd      	mov	sp, r7
 800c72e:	bd80      	pop	{r7, pc}

0800c730 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c730:	b580      	push	{r7, lr}
 800c732:	b086      	sub	sp, #24
 800c734:	af00      	add	r7, sp, #0
 800c736:	60f8      	str	r0, [r7, #12]
 800c738:	60b9      	str	r1, [r7, #8]
 800c73a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c73c:	2300      	movs	r3, #0
 800c73e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c746:	2b01      	cmp	r3, #1
 800c748:	d101      	bne.n	800c74e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800c74a:	2302      	movs	r3, #2
 800c74c:	e0ff      	b.n	800c94e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800c74e:	68fb      	ldr	r3, [r7, #12]
 800c750:	2201      	movs	r2, #1
 800c752:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	2b14      	cmp	r3, #20
 800c75a:	f200 80f0 	bhi.w	800c93e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800c75e:	a201      	add	r2, pc, #4	@ (adr r2, 800c764 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800c760:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c764:	0800c7b9 	.word	0x0800c7b9
 800c768:	0800c93f 	.word	0x0800c93f
 800c76c:	0800c93f 	.word	0x0800c93f
 800c770:	0800c93f 	.word	0x0800c93f
 800c774:	0800c7f9 	.word	0x0800c7f9
 800c778:	0800c93f 	.word	0x0800c93f
 800c77c:	0800c93f 	.word	0x0800c93f
 800c780:	0800c93f 	.word	0x0800c93f
 800c784:	0800c83b 	.word	0x0800c83b
 800c788:	0800c93f 	.word	0x0800c93f
 800c78c:	0800c93f 	.word	0x0800c93f
 800c790:	0800c93f 	.word	0x0800c93f
 800c794:	0800c87b 	.word	0x0800c87b
 800c798:	0800c93f 	.word	0x0800c93f
 800c79c:	0800c93f 	.word	0x0800c93f
 800c7a0:	0800c93f 	.word	0x0800c93f
 800c7a4:	0800c8bd 	.word	0x0800c8bd
 800c7a8:	0800c93f 	.word	0x0800c93f
 800c7ac:	0800c93f 	.word	0x0800c93f
 800c7b0:	0800c93f 	.word	0x0800c93f
 800c7b4:	0800c8fd 	.word	0x0800c8fd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	68b9      	ldr	r1, [r7, #8]
 800c7be:	4618      	mov	r0, r3
 800c7c0:	f000 f96a 	bl	800ca98 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	699a      	ldr	r2, [r3, #24]
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	f042 0208 	orr.w	r2, r2, #8
 800c7d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	699a      	ldr	r2, [r3, #24]
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	f022 0204 	bic.w	r2, r2, #4
 800c7e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	6999      	ldr	r1, [r3, #24]
 800c7ea:	68bb      	ldr	r3, [r7, #8]
 800c7ec:	691a      	ldr	r2, [r3, #16]
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	430a      	orrs	r2, r1
 800c7f4:	619a      	str	r2, [r3, #24]
      break;
 800c7f6:	e0a5      	b.n	800c944 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	68b9      	ldr	r1, [r7, #8]
 800c7fe:	4618      	mov	r0, r3
 800c800:	f000 f9da 	bl	800cbb8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	699a      	ldr	r2, [r3, #24]
 800c80a:	68fb      	ldr	r3, [r7, #12]
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c812:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	699a      	ldr	r2, [r3, #24]
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c822:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	6999      	ldr	r1, [r3, #24]
 800c82a:	68bb      	ldr	r3, [r7, #8]
 800c82c:	691b      	ldr	r3, [r3, #16]
 800c82e:	021a      	lsls	r2, r3, #8
 800c830:	68fb      	ldr	r3, [r7, #12]
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	430a      	orrs	r2, r1
 800c836:	619a      	str	r2, [r3, #24]
      break;
 800c838:	e084      	b.n	800c944 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	68b9      	ldr	r1, [r7, #8]
 800c840:	4618      	mov	r0, r3
 800c842:	f000 fa43 	bl	800cccc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	69da      	ldr	r2, [r3, #28]
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	f042 0208 	orr.w	r2, r2, #8
 800c854:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	69da      	ldr	r2, [r3, #28]
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	f022 0204 	bic.w	r2, r2, #4
 800c864:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	69d9      	ldr	r1, [r3, #28]
 800c86c:	68bb      	ldr	r3, [r7, #8]
 800c86e:	691a      	ldr	r2, [r3, #16]
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	430a      	orrs	r2, r1
 800c876:	61da      	str	r2, [r3, #28]
      break;
 800c878:	e064      	b.n	800c944 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	68b9      	ldr	r1, [r7, #8]
 800c880:	4618      	mov	r0, r3
 800c882:	f000 faab 	bl	800cddc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	681b      	ldr	r3, [r3, #0]
 800c88a:	69da      	ldr	r2, [r3, #28]
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c894:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	69da      	ldr	r2, [r3, #28]
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	681b      	ldr	r3, [r3, #0]
 800c8a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c8a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	69d9      	ldr	r1, [r3, #28]
 800c8ac:	68bb      	ldr	r3, [r7, #8]
 800c8ae:	691b      	ldr	r3, [r3, #16]
 800c8b0:	021a      	lsls	r2, r3, #8
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	681b      	ldr	r3, [r3, #0]
 800c8b6:	430a      	orrs	r2, r1
 800c8b8:	61da      	str	r2, [r3, #28]
      break;
 800c8ba:	e043      	b.n	800c944 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	681b      	ldr	r3, [r3, #0]
 800c8c0:	68b9      	ldr	r1, [r7, #8]
 800c8c2:	4618      	mov	r0, r3
 800c8c4:	f000 faf4 	bl	800ceb0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	f042 0208 	orr.w	r2, r2, #8
 800c8d6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	f022 0204 	bic.w	r2, r2, #4
 800c8e6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800c8e8:	68fb      	ldr	r3, [r7, #12]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c8ee:	68bb      	ldr	r3, [r7, #8]
 800c8f0:	691a      	ldr	r2, [r3, #16]
 800c8f2:	68fb      	ldr	r3, [r7, #12]
 800c8f4:	681b      	ldr	r3, [r3, #0]
 800c8f6:	430a      	orrs	r2, r1
 800c8f8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c8fa:	e023      	b.n	800c944 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	68b9      	ldr	r1, [r7, #8]
 800c902:	4618      	mov	r0, r3
 800c904:	f000 fb38 	bl	800cf78 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c916:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c926:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	681b      	ldr	r3, [r3, #0]
 800c92c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c92e:	68bb      	ldr	r3, [r7, #8]
 800c930:	691b      	ldr	r3, [r3, #16]
 800c932:	021a      	lsls	r2, r3, #8
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	681b      	ldr	r3, [r3, #0]
 800c938:	430a      	orrs	r2, r1
 800c93a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c93c:	e002      	b.n	800c944 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800c93e:	2301      	movs	r3, #1
 800c940:	75fb      	strb	r3, [r7, #23]
      break;
 800c942:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	2200      	movs	r2, #0
 800c948:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c94c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c94e:	4618      	mov	r0, r3
 800c950:	3718      	adds	r7, #24
 800c952:	46bd      	mov	sp, r7
 800c954:	bd80      	pop	{r7, pc}
 800c956:	bf00      	nop

0800c958 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c958:	b480      	push	{r7}
 800c95a:	b085      	sub	sp, #20
 800c95c:	af00      	add	r7, sp, #0
 800c95e:	6078      	str	r0, [r7, #4]
 800c960:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	681b      	ldr	r3, [r3, #0]
 800c966:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	4a43      	ldr	r2, [pc, #268]	@ (800ca78 <TIM_Base_SetConfig+0x120>)
 800c96c:	4293      	cmp	r3, r2
 800c96e:	d013      	beq.n	800c998 <TIM_Base_SetConfig+0x40>
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c976:	d00f      	beq.n	800c998 <TIM_Base_SetConfig+0x40>
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	4a40      	ldr	r2, [pc, #256]	@ (800ca7c <TIM_Base_SetConfig+0x124>)
 800c97c:	4293      	cmp	r3, r2
 800c97e:	d00b      	beq.n	800c998 <TIM_Base_SetConfig+0x40>
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	4a3f      	ldr	r2, [pc, #252]	@ (800ca80 <TIM_Base_SetConfig+0x128>)
 800c984:	4293      	cmp	r3, r2
 800c986:	d007      	beq.n	800c998 <TIM_Base_SetConfig+0x40>
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	4a3e      	ldr	r2, [pc, #248]	@ (800ca84 <TIM_Base_SetConfig+0x12c>)
 800c98c:	4293      	cmp	r3, r2
 800c98e:	d003      	beq.n	800c998 <TIM_Base_SetConfig+0x40>
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	4a3d      	ldr	r2, [pc, #244]	@ (800ca88 <TIM_Base_SetConfig+0x130>)
 800c994:	4293      	cmp	r3, r2
 800c996:	d108      	bne.n	800c9aa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c99e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c9a0:	683b      	ldr	r3, [r7, #0]
 800c9a2:	685b      	ldr	r3, [r3, #4]
 800c9a4:	68fa      	ldr	r2, [r7, #12]
 800c9a6:	4313      	orrs	r3, r2
 800c9a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	4a32      	ldr	r2, [pc, #200]	@ (800ca78 <TIM_Base_SetConfig+0x120>)
 800c9ae:	4293      	cmp	r3, r2
 800c9b0:	d01f      	beq.n	800c9f2 <TIM_Base_SetConfig+0x9a>
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c9b8:	d01b      	beq.n	800c9f2 <TIM_Base_SetConfig+0x9a>
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	4a2f      	ldr	r2, [pc, #188]	@ (800ca7c <TIM_Base_SetConfig+0x124>)
 800c9be:	4293      	cmp	r3, r2
 800c9c0:	d017      	beq.n	800c9f2 <TIM_Base_SetConfig+0x9a>
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	4a2e      	ldr	r2, [pc, #184]	@ (800ca80 <TIM_Base_SetConfig+0x128>)
 800c9c6:	4293      	cmp	r3, r2
 800c9c8:	d013      	beq.n	800c9f2 <TIM_Base_SetConfig+0x9a>
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	4a2d      	ldr	r2, [pc, #180]	@ (800ca84 <TIM_Base_SetConfig+0x12c>)
 800c9ce:	4293      	cmp	r3, r2
 800c9d0:	d00f      	beq.n	800c9f2 <TIM_Base_SetConfig+0x9a>
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	4a2c      	ldr	r2, [pc, #176]	@ (800ca88 <TIM_Base_SetConfig+0x130>)
 800c9d6:	4293      	cmp	r3, r2
 800c9d8:	d00b      	beq.n	800c9f2 <TIM_Base_SetConfig+0x9a>
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	4a2b      	ldr	r2, [pc, #172]	@ (800ca8c <TIM_Base_SetConfig+0x134>)
 800c9de:	4293      	cmp	r3, r2
 800c9e0:	d007      	beq.n	800c9f2 <TIM_Base_SetConfig+0x9a>
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	4a2a      	ldr	r2, [pc, #168]	@ (800ca90 <TIM_Base_SetConfig+0x138>)
 800c9e6:	4293      	cmp	r3, r2
 800c9e8:	d003      	beq.n	800c9f2 <TIM_Base_SetConfig+0x9a>
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	4a29      	ldr	r2, [pc, #164]	@ (800ca94 <TIM_Base_SetConfig+0x13c>)
 800c9ee:	4293      	cmp	r3, r2
 800c9f0:	d108      	bne.n	800ca04 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c9f2:	68fb      	ldr	r3, [r7, #12]
 800c9f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c9f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c9fa:	683b      	ldr	r3, [r7, #0]
 800c9fc:	68db      	ldr	r3, [r3, #12]
 800c9fe:	68fa      	ldr	r2, [r7, #12]
 800ca00:	4313      	orrs	r3, r2
 800ca02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ca0a:	683b      	ldr	r3, [r7, #0]
 800ca0c:	695b      	ldr	r3, [r3, #20]
 800ca0e:	4313      	orrs	r3, r2
 800ca10:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ca12:	683b      	ldr	r3, [r7, #0]
 800ca14:	689a      	ldr	r2, [r3, #8]
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ca1a:	683b      	ldr	r3, [r7, #0]
 800ca1c:	681a      	ldr	r2, [r3, #0]
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	4a14      	ldr	r2, [pc, #80]	@ (800ca78 <TIM_Base_SetConfig+0x120>)
 800ca26:	4293      	cmp	r3, r2
 800ca28:	d00f      	beq.n	800ca4a <TIM_Base_SetConfig+0xf2>
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	4a16      	ldr	r2, [pc, #88]	@ (800ca88 <TIM_Base_SetConfig+0x130>)
 800ca2e:	4293      	cmp	r3, r2
 800ca30:	d00b      	beq.n	800ca4a <TIM_Base_SetConfig+0xf2>
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	4a15      	ldr	r2, [pc, #84]	@ (800ca8c <TIM_Base_SetConfig+0x134>)
 800ca36:	4293      	cmp	r3, r2
 800ca38:	d007      	beq.n	800ca4a <TIM_Base_SetConfig+0xf2>
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	4a14      	ldr	r2, [pc, #80]	@ (800ca90 <TIM_Base_SetConfig+0x138>)
 800ca3e:	4293      	cmp	r3, r2
 800ca40:	d003      	beq.n	800ca4a <TIM_Base_SetConfig+0xf2>
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	4a13      	ldr	r2, [pc, #76]	@ (800ca94 <TIM_Base_SetConfig+0x13c>)
 800ca46:	4293      	cmp	r3, r2
 800ca48:	d103      	bne.n	800ca52 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ca4a:	683b      	ldr	r3, [r7, #0]
 800ca4c:	691a      	ldr	r2, [r3, #16]
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	f043 0204 	orr.w	r2, r3, #4
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	2201      	movs	r2, #1
 800ca62:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	68fa      	ldr	r2, [r7, #12]
 800ca68:	601a      	str	r2, [r3, #0]
}
 800ca6a:	bf00      	nop
 800ca6c:	3714      	adds	r7, #20
 800ca6e:	46bd      	mov	sp, r7
 800ca70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca74:	4770      	bx	lr
 800ca76:	bf00      	nop
 800ca78:	40010000 	.word	0x40010000
 800ca7c:	40000400 	.word	0x40000400
 800ca80:	40000800 	.word	0x40000800
 800ca84:	40000c00 	.word	0x40000c00
 800ca88:	40010400 	.word	0x40010400
 800ca8c:	40014000 	.word	0x40014000
 800ca90:	40014400 	.word	0x40014400
 800ca94:	40014800 	.word	0x40014800

0800ca98 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ca98:	b480      	push	{r7}
 800ca9a:	b087      	sub	sp, #28
 800ca9c:	af00      	add	r7, sp, #0
 800ca9e:	6078      	str	r0, [r7, #4]
 800caa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	6a1b      	ldr	r3, [r3, #32]
 800caa6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	6a1b      	ldr	r3, [r3, #32]
 800caac:	f023 0201 	bic.w	r2, r3, #1
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	685b      	ldr	r3, [r3, #4]
 800cab8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	699b      	ldr	r3, [r3, #24]
 800cabe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800cac0:	68fa      	ldr	r2, [r7, #12]
 800cac2:	4b37      	ldr	r3, [pc, #220]	@ (800cba0 <TIM_OC1_SetConfig+0x108>)
 800cac4:	4013      	ands	r3, r2
 800cac6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800cac8:	68fb      	ldr	r3, [r7, #12]
 800caca:	f023 0303 	bic.w	r3, r3, #3
 800cace:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cad0:	683b      	ldr	r3, [r7, #0]
 800cad2:	681b      	ldr	r3, [r3, #0]
 800cad4:	68fa      	ldr	r2, [r7, #12]
 800cad6:	4313      	orrs	r3, r2
 800cad8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800cada:	697b      	ldr	r3, [r7, #20]
 800cadc:	f023 0302 	bic.w	r3, r3, #2
 800cae0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800cae2:	683b      	ldr	r3, [r7, #0]
 800cae4:	689b      	ldr	r3, [r3, #8]
 800cae6:	697a      	ldr	r2, [r7, #20]
 800cae8:	4313      	orrs	r3, r2
 800caea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	4a2d      	ldr	r2, [pc, #180]	@ (800cba4 <TIM_OC1_SetConfig+0x10c>)
 800caf0:	4293      	cmp	r3, r2
 800caf2:	d00f      	beq.n	800cb14 <TIM_OC1_SetConfig+0x7c>
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	4a2c      	ldr	r2, [pc, #176]	@ (800cba8 <TIM_OC1_SetConfig+0x110>)
 800caf8:	4293      	cmp	r3, r2
 800cafa:	d00b      	beq.n	800cb14 <TIM_OC1_SetConfig+0x7c>
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	4a2b      	ldr	r2, [pc, #172]	@ (800cbac <TIM_OC1_SetConfig+0x114>)
 800cb00:	4293      	cmp	r3, r2
 800cb02:	d007      	beq.n	800cb14 <TIM_OC1_SetConfig+0x7c>
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	4a2a      	ldr	r2, [pc, #168]	@ (800cbb0 <TIM_OC1_SetConfig+0x118>)
 800cb08:	4293      	cmp	r3, r2
 800cb0a:	d003      	beq.n	800cb14 <TIM_OC1_SetConfig+0x7c>
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	4a29      	ldr	r2, [pc, #164]	@ (800cbb4 <TIM_OC1_SetConfig+0x11c>)
 800cb10:	4293      	cmp	r3, r2
 800cb12:	d10c      	bne.n	800cb2e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800cb14:	697b      	ldr	r3, [r7, #20]
 800cb16:	f023 0308 	bic.w	r3, r3, #8
 800cb1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800cb1c:	683b      	ldr	r3, [r7, #0]
 800cb1e:	68db      	ldr	r3, [r3, #12]
 800cb20:	697a      	ldr	r2, [r7, #20]
 800cb22:	4313      	orrs	r3, r2
 800cb24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800cb26:	697b      	ldr	r3, [r7, #20]
 800cb28:	f023 0304 	bic.w	r3, r3, #4
 800cb2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	4a1c      	ldr	r2, [pc, #112]	@ (800cba4 <TIM_OC1_SetConfig+0x10c>)
 800cb32:	4293      	cmp	r3, r2
 800cb34:	d00f      	beq.n	800cb56 <TIM_OC1_SetConfig+0xbe>
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	4a1b      	ldr	r2, [pc, #108]	@ (800cba8 <TIM_OC1_SetConfig+0x110>)
 800cb3a:	4293      	cmp	r3, r2
 800cb3c:	d00b      	beq.n	800cb56 <TIM_OC1_SetConfig+0xbe>
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	4a1a      	ldr	r2, [pc, #104]	@ (800cbac <TIM_OC1_SetConfig+0x114>)
 800cb42:	4293      	cmp	r3, r2
 800cb44:	d007      	beq.n	800cb56 <TIM_OC1_SetConfig+0xbe>
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	4a19      	ldr	r2, [pc, #100]	@ (800cbb0 <TIM_OC1_SetConfig+0x118>)
 800cb4a:	4293      	cmp	r3, r2
 800cb4c:	d003      	beq.n	800cb56 <TIM_OC1_SetConfig+0xbe>
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	4a18      	ldr	r2, [pc, #96]	@ (800cbb4 <TIM_OC1_SetConfig+0x11c>)
 800cb52:	4293      	cmp	r3, r2
 800cb54:	d111      	bne.n	800cb7a <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800cb56:	693b      	ldr	r3, [r7, #16]
 800cb58:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cb5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800cb5e:	693b      	ldr	r3, [r7, #16]
 800cb60:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800cb64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800cb66:	683b      	ldr	r3, [r7, #0]
 800cb68:	695b      	ldr	r3, [r3, #20]
 800cb6a:	693a      	ldr	r2, [r7, #16]
 800cb6c:	4313      	orrs	r3, r2
 800cb6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800cb70:	683b      	ldr	r3, [r7, #0]
 800cb72:	699b      	ldr	r3, [r3, #24]
 800cb74:	693a      	ldr	r2, [r7, #16]
 800cb76:	4313      	orrs	r3, r2
 800cb78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	693a      	ldr	r2, [r7, #16]
 800cb7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	68fa      	ldr	r2, [r7, #12]
 800cb84:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800cb86:	683b      	ldr	r3, [r7, #0]
 800cb88:	685a      	ldr	r2, [r3, #4]
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	697a      	ldr	r2, [r7, #20]
 800cb92:	621a      	str	r2, [r3, #32]
}
 800cb94:	bf00      	nop
 800cb96:	371c      	adds	r7, #28
 800cb98:	46bd      	mov	sp, r7
 800cb9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb9e:	4770      	bx	lr
 800cba0:	fffeff8f 	.word	0xfffeff8f
 800cba4:	40010000 	.word	0x40010000
 800cba8:	40010400 	.word	0x40010400
 800cbac:	40014000 	.word	0x40014000
 800cbb0:	40014400 	.word	0x40014400
 800cbb4:	40014800 	.word	0x40014800

0800cbb8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cbb8:	b480      	push	{r7}
 800cbba:	b087      	sub	sp, #28
 800cbbc:	af00      	add	r7, sp, #0
 800cbbe:	6078      	str	r0, [r7, #4]
 800cbc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	6a1b      	ldr	r3, [r3, #32]
 800cbc6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	6a1b      	ldr	r3, [r3, #32]
 800cbcc:	f023 0210 	bic.w	r2, r3, #16
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	685b      	ldr	r3, [r3, #4]
 800cbd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	699b      	ldr	r3, [r3, #24]
 800cbde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800cbe0:	68fa      	ldr	r2, [r7, #12]
 800cbe2:	4b34      	ldr	r3, [pc, #208]	@ (800ccb4 <TIM_OC2_SetConfig+0xfc>)
 800cbe4:	4013      	ands	r3, r2
 800cbe6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800cbe8:	68fb      	ldr	r3, [r7, #12]
 800cbea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cbee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cbf0:	683b      	ldr	r3, [r7, #0]
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	021b      	lsls	r3, r3, #8
 800cbf6:	68fa      	ldr	r2, [r7, #12]
 800cbf8:	4313      	orrs	r3, r2
 800cbfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800cbfc:	697b      	ldr	r3, [r7, #20]
 800cbfe:	f023 0320 	bic.w	r3, r3, #32
 800cc02:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800cc04:	683b      	ldr	r3, [r7, #0]
 800cc06:	689b      	ldr	r3, [r3, #8]
 800cc08:	011b      	lsls	r3, r3, #4
 800cc0a:	697a      	ldr	r2, [r7, #20]
 800cc0c:	4313      	orrs	r3, r2
 800cc0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	4a29      	ldr	r2, [pc, #164]	@ (800ccb8 <TIM_OC2_SetConfig+0x100>)
 800cc14:	4293      	cmp	r3, r2
 800cc16:	d003      	beq.n	800cc20 <TIM_OC2_SetConfig+0x68>
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	4a28      	ldr	r2, [pc, #160]	@ (800ccbc <TIM_OC2_SetConfig+0x104>)
 800cc1c:	4293      	cmp	r3, r2
 800cc1e:	d10d      	bne.n	800cc3c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800cc20:	697b      	ldr	r3, [r7, #20]
 800cc22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cc26:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800cc28:	683b      	ldr	r3, [r7, #0]
 800cc2a:	68db      	ldr	r3, [r3, #12]
 800cc2c:	011b      	lsls	r3, r3, #4
 800cc2e:	697a      	ldr	r2, [r7, #20]
 800cc30:	4313      	orrs	r3, r2
 800cc32:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800cc34:	697b      	ldr	r3, [r7, #20]
 800cc36:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cc3a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	4a1e      	ldr	r2, [pc, #120]	@ (800ccb8 <TIM_OC2_SetConfig+0x100>)
 800cc40:	4293      	cmp	r3, r2
 800cc42:	d00f      	beq.n	800cc64 <TIM_OC2_SetConfig+0xac>
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	4a1d      	ldr	r2, [pc, #116]	@ (800ccbc <TIM_OC2_SetConfig+0x104>)
 800cc48:	4293      	cmp	r3, r2
 800cc4a:	d00b      	beq.n	800cc64 <TIM_OC2_SetConfig+0xac>
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	4a1c      	ldr	r2, [pc, #112]	@ (800ccc0 <TIM_OC2_SetConfig+0x108>)
 800cc50:	4293      	cmp	r3, r2
 800cc52:	d007      	beq.n	800cc64 <TIM_OC2_SetConfig+0xac>
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	4a1b      	ldr	r2, [pc, #108]	@ (800ccc4 <TIM_OC2_SetConfig+0x10c>)
 800cc58:	4293      	cmp	r3, r2
 800cc5a:	d003      	beq.n	800cc64 <TIM_OC2_SetConfig+0xac>
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	4a1a      	ldr	r2, [pc, #104]	@ (800ccc8 <TIM_OC2_SetConfig+0x110>)
 800cc60:	4293      	cmp	r3, r2
 800cc62:	d113      	bne.n	800cc8c <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800cc64:	693b      	ldr	r3, [r7, #16]
 800cc66:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800cc6a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800cc6c:	693b      	ldr	r3, [r7, #16]
 800cc6e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800cc72:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800cc74:	683b      	ldr	r3, [r7, #0]
 800cc76:	695b      	ldr	r3, [r3, #20]
 800cc78:	009b      	lsls	r3, r3, #2
 800cc7a:	693a      	ldr	r2, [r7, #16]
 800cc7c:	4313      	orrs	r3, r2
 800cc7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800cc80:	683b      	ldr	r3, [r7, #0]
 800cc82:	699b      	ldr	r3, [r3, #24]
 800cc84:	009b      	lsls	r3, r3, #2
 800cc86:	693a      	ldr	r2, [r7, #16]
 800cc88:	4313      	orrs	r3, r2
 800cc8a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	693a      	ldr	r2, [r7, #16]
 800cc90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	68fa      	ldr	r2, [r7, #12]
 800cc96:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800cc98:	683b      	ldr	r3, [r7, #0]
 800cc9a:	685a      	ldr	r2, [r3, #4]
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	697a      	ldr	r2, [r7, #20]
 800cca4:	621a      	str	r2, [r3, #32]
}
 800cca6:	bf00      	nop
 800cca8:	371c      	adds	r7, #28
 800ccaa:	46bd      	mov	sp, r7
 800ccac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccb0:	4770      	bx	lr
 800ccb2:	bf00      	nop
 800ccb4:	feff8fff 	.word	0xfeff8fff
 800ccb8:	40010000 	.word	0x40010000
 800ccbc:	40010400 	.word	0x40010400
 800ccc0:	40014000 	.word	0x40014000
 800ccc4:	40014400 	.word	0x40014400
 800ccc8:	40014800 	.word	0x40014800

0800cccc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cccc:	b480      	push	{r7}
 800ccce:	b087      	sub	sp, #28
 800ccd0:	af00      	add	r7, sp, #0
 800ccd2:	6078      	str	r0, [r7, #4]
 800ccd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	6a1b      	ldr	r3, [r3, #32]
 800ccda:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	6a1b      	ldr	r3, [r3, #32]
 800cce0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	685b      	ldr	r3, [r3, #4]
 800ccec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	69db      	ldr	r3, [r3, #28]
 800ccf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ccf4:	68fa      	ldr	r2, [r7, #12]
 800ccf6:	4b33      	ldr	r3, [pc, #204]	@ (800cdc4 <TIM_OC3_SetConfig+0xf8>)
 800ccf8:	4013      	ands	r3, r2
 800ccfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	f023 0303 	bic.w	r3, r3, #3
 800cd02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cd04:	683b      	ldr	r3, [r7, #0]
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	68fa      	ldr	r2, [r7, #12]
 800cd0a:	4313      	orrs	r3, r2
 800cd0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800cd0e:	697b      	ldr	r3, [r7, #20]
 800cd10:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800cd14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800cd16:	683b      	ldr	r3, [r7, #0]
 800cd18:	689b      	ldr	r3, [r3, #8]
 800cd1a:	021b      	lsls	r3, r3, #8
 800cd1c:	697a      	ldr	r2, [r7, #20]
 800cd1e:	4313      	orrs	r3, r2
 800cd20:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	4a28      	ldr	r2, [pc, #160]	@ (800cdc8 <TIM_OC3_SetConfig+0xfc>)
 800cd26:	4293      	cmp	r3, r2
 800cd28:	d003      	beq.n	800cd32 <TIM_OC3_SetConfig+0x66>
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	4a27      	ldr	r2, [pc, #156]	@ (800cdcc <TIM_OC3_SetConfig+0x100>)
 800cd2e:	4293      	cmp	r3, r2
 800cd30:	d10d      	bne.n	800cd4e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800cd32:	697b      	ldr	r3, [r7, #20]
 800cd34:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800cd38:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800cd3a:	683b      	ldr	r3, [r7, #0]
 800cd3c:	68db      	ldr	r3, [r3, #12]
 800cd3e:	021b      	lsls	r3, r3, #8
 800cd40:	697a      	ldr	r2, [r7, #20]
 800cd42:	4313      	orrs	r3, r2
 800cd44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800cd46:	697b      	ldr	r3, [r7, #20]
 800cd48:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800cd4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	4a1d      	ldr	r2, [pc, #116]	@ (800cdc8 <TIM_OC3_SetConfig+0xfc>)
 800cd52:	4293      	cmp	r3, r2
 800cd54:	d00f      	beq.n	800cd76 <TIM_OC3_SetConfig+0xaa>
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	4a1c      	ldr	r2, [pc, #112]	@ (800cdcc <TIM_OC3_SetConfig+0x100>)
 800cd5a:	4293      	cmp	r3, r2
 800cd5c:	d00b      	beq.n	800cd76 <TIM_OC3_SetConfig+0xaa>
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	4a1b      	ldr	r2, [pc, #108]	@ (800cdd0 <TIM_OC3_SetConfig+0x104>)
 800cd62:	4293      	cmp	r3, r2
 800cd64:	d007      	beq.n	800cd76 <TIM_OC3_SetConfig+0xaa>
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	4a1a      	ldr	r2, [pc, #104]	@ (800cdd4 <TIM_OC3_SetConfig+0x108>)
 800cd6a:	4293      	cmp	r3, r2
 800cd6c:	d003      	beq.n	800cd76 <TIM_OC3_SetConfig+0xaa>
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	4a19      	ldr	r2, [pc, #100]	@ (800cdd8 <TIM_OC3_SetConfig+0x10c>)
 800cd72:	4293      	cmp	r3, r2
 800cd74:	d113      	bne.n	800cd9e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800cd76:	693b      	ldr	r3, [r7, #16]
 800cd78:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cd7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800cd7e:	693b      	ldr	r3, [r7, #16]
 800cd80:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800cd84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800cd86:	683b      	ldr	r3, [r7, #0]
 800cd88:	695b      	ldr	r3, [r3, #20]
 800cd8a:	011b      	lsls	r3, r3, #4
 800cd8c:	693a      	ldr	r2, [r7, #16]
 800cd8e:	4313      	orrs	r3, r2
 800cd90:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800cd92:	683b      	ldr	r3, [r7, #0]
 800cd94:	699b      	ldr	r3, [r3, #24]
 800cd96:	011b      	lsls	r3, r3, #4
 800cd98:	693a      	ldr	r2, [r7, #16]
 800cd9a:	4313      	orrs	r3, r2
 800cd9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	693a      	ldr	r2, [r7, #16]
 800cda2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	68fa      	ldr	r2, [r7, #12]
 800cda8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800cdaa:	683b      	ldr	r3, [r7, #0]
 800cdac:	685a      	ldr	r2, [r3, #4]
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	697a      	ldr	r2, [r7, #20]
 800cdb6:	621a      	str	r2, [r3, #32]
}
 800cdb8:	bf00      	nop
 800cdba:	371c      	adds	r7, #28
 800cdbc:	46bd      	mov	sp, r7
 800cdbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdc2:	4770      	bx	lr
 800cdc4:	fffeff8f 	.word	0xfffeff8f
 800cdc8:	40010000 	.word	0x40010000
 800cdcc:	40010400 	.word	0x40010400
 800cdd0:	40014000 	.word	0x40014000
 800cdd4:	40014400 	.word	0x40014400
 800cdd8:	40014800 	.word	0x40014800

0800cddc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cddc:	b480      	push	{r7}
 800cdde:	b087      	sub	sp, #28
 800cde0:	af00      	add	r7, sp, #0
 800cde2:	6078      	str	r0, [r7, #4]
 800cde4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	6a1b      	ldr	r3, [r3, #32]
 800cdea:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	6a1b      	ldr	r3, [r3, #32]
 800cdf0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	685b      	ldr	r3, [r3, #4]
 800cdfc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	69db      	ldr	r3, [r3, #28]
 800ce02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ce04:	68fa      	ldr	r2, [r7, #12]
 800ce06:	4b24      	ldr	r3, [pc, #144]	@ (800ce98 <TIM_OC4_SetConfig+0xbc>)
 800ce08:	4013      	ands	r3, r2
 800ce0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ce12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ce14:	683b      	ldr	r3, [r7, #0]
 800ce16:	681b      	ldr	r3, [r3, #0]
 800ce18:	021b      	lsls	r3, r3, #8
 800ce1a:	68fa      	ldr	r2, [r7, #12]
 800ce1c:	4313      	orrs	r3, r2
 800ce1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ce20:	693b      	ldr	r3, [r7, #16]
 800ce22:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ce26:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ce28:	683b      	ldr	r3, [r7, #0]
 800ce2a:	689b      	ldr	r3, [r3, #8]
 800ce2c:	031b      	lsls	r3, r3, #12
 800ce2e:	693a      	ldr	r2, [r7, #16]
 800ce30:	4313      	orrs	r3, r2
 800ce32:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	4a19      	ldr	r2, [pc, #100]	@ (800ce9c <TIM_OC4_SetConfig+0xc0>)
 800ce38:	4293      	cmp	r3, r2
 800ce3a:	d00f      	beq.n	800ce5c <TIM_OC4_SetConfig+0x80>
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	4a18      	ldr	r2, [pc, #96]	@ (800cea0 <TIM_OC4_SetConfig+0xc4>)
 800ce40:	4293      	cmp	r3, r2
 800ce42:	d00b      	beq.n	800ce5c <TIM_OC4_SetConfig+0x80>
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	4a17      	ldr	r2, [pc, #92]	@ (800cea4 <TIM_OC4_SetConfig+0xc8>)
 800ce48:	4293      	cmp	r3, r2
 800ce4a:	d007      	beq.n	800ce5c <TIM_OC4_SetConfig+0x80>
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	4a16      	ldr	r2, [pc, #88]	@ (800cea8 <TIM_OC4_SetConfig+0xcc>)
 800ce50:	4293      	cmp	r3, r2
 800ce52:	d003      	beq.n	800ce5c <TIM_OC4_SetConfig+0x80>
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	4a15      	ldr	r2, [pc, #84]	@ (800ceac <TIM_OC4_SetConfig+0xd0>)
 800ce58:	4293      	cmp	r3, r2
 800ce5a:	d109      	bne.n	800ce70 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ce5c:	697b      	ldr	r3, [r7, #20]
 800ce5e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ce62:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ce64:	683b      	ldr	r3, [r7, #0]
 800ce66:	695b      	ldr	r3, [r3, #20]
 800ce68:	019b      	lsls	r3, r3, #6
 800ce6a:	697a      	ldr	r2, [r7, #20]
 800ce6c:	4313      	orrs	r3, r2
 800ce6e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	697a      	ldr	r2, [r7, #20]
 800ce74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	68fa      	ldr	r2, [r7, #12]
 800ce7a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ce7c:	683b      	ldr	r3, [r7, #0]
 800ce7e:	685a      	ldr	r2, [r3, #4]
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	693a      	ldr	r2, [r7, #16]
 800ce88:	621a      	str	r2, [r3, #32]
}
 800ce8a:	bf00      	nop
 800ce8c:	371c      	adds	r7, #28
 800ce8e:	46bd      	mov	sp, r7
 800ce90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce94:	4770      	bx	lr
 800ce96:	bf00      	nop
 800ce98:	feff8fff 	.word	0xfeff8fff
 800ce9c:	40010000 	.word	0x40010000
 800cea0:	40010400 	.word	0x40010400
 800cea4:	40014000 	.word	0x40014000
 800cea8:	40014400 	.word	0x40014400
 800ceac:	40014800 	.word	0x40014800

0800ceb0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ceb0:	b480      	push	{r7}
 800ceb2:	b087      	sub	sp, #28
 800ceb4:	af00      	add	r7, sp, #0
 800ceb6:	6078      	str	r0, [r7, #4]
 800ceb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	6a1b      	ldr	r3, [r3, #32]
 800cebe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	6a1b      	ldr	r3, [r3, #32]
 800cec4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	685b      	ldr	r3, [r3, #4]
 800ced0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ced6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ced8:	68fa      	ldr	r2, [r7, #12]
 800ceda:	4b21      	ldr	r3, [pc, #132]	@ (800cf60 <TIM_OC5_SetConfig+0xb0>)
 800cedc:	4013      	ands	r3, r2
 800cede:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cee0:	683b      	ldr	r3, [r7, #0]
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	68fa      	ldr	r2, [r7, #12]
 800cee6:	4313      	orrs	r3, r2
 800cee8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ceea:	693b      	ldr	r3, [r7, #16]
 800ceec:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800cef0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800cef2:	683b      	ldr	r3, [r7, #0]
 800cef4:	689b      	ldr	r3, [r3, #8]
 800cef6:	041b      	lsls	r3, r3, #16
 800cef8:	693a      	ldr	r2, [r7, #16]
 800cefa:	4313      	orrs	r3, r2
 800cefc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	4a18      	ldr	r2, [pc, #96]	@ (800cf64 <TIM_OC5_SetConfig+0xb4>)
 800cf02:	4293      	cmp	r3, r2
 800cf04:	d00f      	beq.n	800cf26 <TIM_OC5_SetConfig+0x76>
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	4a17      	ldr	r2, [pc, #92]	@ (800cf68 <TIM_OC5_SetConfig+0xb8>)
 800cf0a:	4293      	cmp	r3, r2
 800cf0c:	d00b      	beq.n	800cf26 <TIM_OC5_SetConfig+0x76>
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	4a16      	ldr	r2, [pc, #88]	@ (800cf6c <TIM_OC5_SetConfig+0xbc>)
 800cf12:	4293      	cmp	r3, r2
 800cf14:	d007      	beq.n	800cf26 <TIM_OC5_SetConfig+0x76>
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	4a15      	ldr	r2, [pc, #84]	@ (800cf70 <TIM_OC5_SetConfig+0xc0>)
 800cf1a:	4293      	cmp	r3, r2
 800cf1c:	d003      	beq.n	800cf26 <TIM_OC5_SetConfig+0x76>
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	4a14      	ldr	r2, [pc, #80]	@ (800cf74 <TIM_OC5_SetConfig+0xc4>)
 800cf22:	4293      	cmp	r3, r2
 800cf24:	d109      	bne.n	800cf3a <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800cf26:	697b      	ldr	r3, [r7, #20]
 800cf28:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cf2c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800cf2e:	683b      	ldr	r3, [r7, #0]
 800cf30:	695b      	ldr	r3, [r3, #20]
 800cf32:	021b      	lsls	r3, r3, #8
 800cf34:	697a      	ldr	r2, [r7, #20]
 800cf36:	4313      	orrs	r3, r2
 800cf38:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	697a      	ldr	r2, [r7, #20]
 800cf3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	68fa      	ldr	r2, [r7, #12]
 800cf44:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800cf46:	683b      	ldr	r3, [r7, #0]
 800cf48:	685a      	ldr	r2, [r3, #4]
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	693a      	ldr	r2, [r7, #16]
 800cf52:	621a      	str	r2, [r3, #32]
}
 800cf54:	bf00      	nop
 800cf56:	371c      	adds	r7, #28
 800cf58:	46bd      	mov	sp, r7
 800cf5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf5e:	4770      	bx	lr
 800cf60:	fffeff8f 	.word	0xfffeff8f
 800cf64:	40010000 	.word	0x40010000
 800cf68:	40010400 	.word	0x40010400
 800cf6c:	40014000 	.word	0x40014000
 800cf70:	40014400 	.word	0x40014400
 800cf74:	40014800 	.word	0x40014800

0800cf78 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800cf78:	b480      	push	{r7}
 800cf7a:	b087      	sub	sp, #28
 800cf7c:	af00      	add	r7, sp, #0
 800cf7e:	6078      	str	r0, [r7, #4]
 800cf80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	6a1b      	ldr	r3, [r3, #32]
 800cf86:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	6a1b      	ldr	r3, [r3, #32]
 800cf8c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	685b      	ldr	r3, [r3, #4]
 800cf98:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cf9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800cfa0:	68fa      	ldr	r2, [r7, #12]
 800cfa2:	4b22      	ldr	r3, [pc, #136]	@ (800d02c <TIM_OC6_SetConfig+0xb4>)
 800cfa4:	4013      	ands	r3, r2
 800cfa6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cfa8:	683b      	ldr	r3, [r7, #0]
 800cfaa:	681b      	ldr	r3, [r3, #0]
 800cfac:	021b      	lsls	r3, r3, #8
 800cfae:	68fa      	ldr	r2, [r7, #12]
 800cfb0:	4313      	orrs	r3, r2
 800cfb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800cfb4:	693b      	ldr	r3, [r7, #16]
 800cfb6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800cfba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800cfbc:	683b      	ldr	r3, [r7, #0]
 800cfbe:	689b      	ldr	r3, [r3, #8]
 800cfc0:	051b      	lsls	r3, r3, #20
 800cfc2:	693a      	ldr	r2, [r7, #16]
 800cfc4:	4313      	orrs	r3, r2
 800cfc6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	4a19      	ldr	r2, [pc, #100]	@ (800d030 <TIM_OC6_SetConfig+0xb8>)
 800cfcc:	4293      	cmp	r3, r2
 800cfce:	d00f      	beq.n	800cff0 <TIM_OC6_SetConfig+0x78>
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	4a18      	ldr	r2, [pc, #96]	@ (800d034 <TIM_OC6_SetConfig+0xbc>)
 800cfd4:	4293      	cmp	r3, r2
 800cfd6:	d00b      	beq.n	800cff0 <TIM_OC6_SetConfig+0x78>
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	4a17      	ldr	r2, [pc, #92]	@ (800d038 <TIM_OC6_SetConfig+0xc0>)
 800cfdc:	4293      	cmp	r3, r2
 800cfde:	d007      	beq.n	800cff0 <TIM_OC6_SetConfig+0x78>
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	4a16      	ldr	r2, [pc, #88]	@ (800d03c <TIM_OC6_SetConfig+0xc4>)
 800cfe4:	4293      	cmp	r3, r2
 800cfe6:	d003      	beq.n	800cff0 <TIM_OC6_SetConfig+0x78>
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	4a15      	ldr	r2, [pc, #84]	@ (800d040 <TIM_OC6_SetConfig+0xc8>)
 800cfec:	4293      	cmp	r3, r2
 800cfee:	d109      	bne.n	800d004 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800cff0:	697b      	ldr	r3, [r7, #20]
 800cff2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800cff6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800cff8:	683b      	ldr	r3, [r7, #0]
 800cffa:	695b      	ldr	r3, [r3, #20]
 800cffc:	029b      	lsls	r3, r3, #10
 800cffe:	697a      	ldr	r2, [r7, #20]
 800d000:	4313      	orrs	r3, r2
 800d002:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	697a      	ldr	r2, [r7, #20]
 800d008:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	68fa      	ldr	r2, [r7, #12]
 800d00e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800d010:	683b      	ldr	r3, [r7, #0]
 800d012:	685a      	ldr	r2, [r3, #4]
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	693a      	ldr	r2, [r7, #16]
 800d01c:	621a      	str	r2, [r3, #32]
}
 800d01e:	bf00      	nop
 800d020:	371c      	adds	r7, #28
 800d022:	46bd      	mov	sp, r7
 800d024:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d028:	4770      	bx	lr
 800d02a:	bf00      	nop
 800d02c:	feff8fff 	.word	0xfeff8fff
 800d030:	40010000 	.word	0x40010000
 800d034:	40010400 	.word	0x40010400
 800d038:	40014000 	.word	0x40014000
 800d03c:	40014400 	.word	0x40014400
 800d040:	40014800 	.word	0x40014800

0800d044 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d044:	b480      	push	{r7}
 800d046:	b085      	sub	sp, #20
 800d048:	af00      	add	r7, sp, #0
 800d04a:	6078      	str	r0, [r7, #4]
 800d04c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d054:	2b01      	cmp	r3, #1
 800d056:	d101      	bne.n	800d05c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d058:	2302      	movs	r3, #2
 800d05a:	e06d      	b.n	800d138 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	2201      	movs	r2, #1
 800d060:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	2202      	movs	r2, #2
 800d068:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	685b      	ldr	r3, [r3, #4]
 800d072:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	689b      	ldr	r3, [r3, #8]
 800d07a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	4a30      	ldr	r2, [pc, #192]	@ (800d144 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d082:	4293      	cmp	r3, r2
 800d084:	d004      	beq.n	800d090 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	4a2f      	ldr	r2, [pc, #188]	@ (800d148 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d08c:	4293      	cmp	r3, r2
 800d08e:	d108      	bne.n	800d0a2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800d096:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d098:	683b      	ldr	r3, [r7, #0]
 800d09a:	685b      	ldr	r3, [r3, #4]
 800d09c:	68fa      	ldr	r2, [r7, #12]
 800d09e:	4313      	orrs	r3, r2
 800d0a0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d0a2:	68fb      	ldr	r3, [r7, #12]
 800d0a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d0a8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d0aa:	683b      	ldr	r3, [r7, #0]
 800d0ac:	681b      	ldr	r3, [r3, #0]
 800d0ae:	68fa      	ldr	r2, [r7, #12]
 800d0b0:	4313      	orrs	r3, r2
 800d0b2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	68fa      	ldr	r2, [r7, #12]
 800d0ba:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	4a20      	ldr	r2, [pc, #128]	@ (800d144 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d0c2:	4293      	cmp	r3, r2
 800d0c4:	d022      	beq.n	800d10c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d0ce:	d01d      	beq.n	800d10c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	681b      	ldr	r3, [r3, #0]
 800d0d4:	4a1d      	ldr	r2, [pc, #116]	@ (800d14c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800d0d6:	4293      	cmp	r3, r2
 800d0d8:	d018      	beq.n	800d10c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	4a1c      	ldr	r2, [pc, #112]	@ (800d150 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800d0e0:	4293      	cmp	r3, r2
 800d0e2:	d013      	beq.n	800d10c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	4a1a      	ldr	r2, [pc, #104]	@ (800d154 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d0ea:	4293      	cmp	r3, r2
 800d0ec:	d00e      	beq.n	800d10c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	4a15      	ldr	r2, [pc, #84]	@ (800d148 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d0f4:	4293      	cmp	r3, r2
 800d0f6:	d009      	beq.n	800d10c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	681b      	ldr	r3, [r3, #0]
 800d0fc:	4a16      	ldr	r2, [pc, #88]	@ (800d158 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d0fe:	4293      	cmp	r3, r2
 800d100:	d004      	beq.n	800d10c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	4a15      	ldr	r2, [pc, #84]	@ (800d15c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d108:	4293      	cmp	r3, r2
 800d10a:	d10c      	bne.n	800d126 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d10c:	68bb      	ldr	r3, [r7, #8]
 800d10e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d112:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d114:	683b      	ldr	r3, [r7, #0]
 800d116:	689b      	ldr	r3, [r3, #8]
 800d118:	68ba      	ldr	r2, [r7, #8]
 800d11a:	4313      	orrs	r3, r2
 800d11c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	68ba      	ldr	r2, [r7, #8]
 800d124:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	2201      	movs	r2, #1
 800d12a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	2200      	movs	r2, #0
 800d132:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d136:	2300      	movs	r3, #0
}
 800d138:	4618      	mov	r0, r3
 800d13a:	3714      	adds	r7, #20
 800d13c:	46bd      	mov	sp, r7
 800d13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d142:	4770      	bx	lr
 800d144:	40010000 	.word	0x40010000
 800d148:	40010400 	.word	0x40010400
 800d14c:	40000400 	.word	0x40000400
 800d150:	40000800 	.word	0x40000800
 800d154:	40000c00 	.word	0x40000c00
 800d158:	40001800 	.word	0x40001800
 800d15c:	40014000 	.word	0x40014000

0800d160 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d160:	b480      	push	{r7}
 800d162:	b085      	sub	sp, #20
 800d164:	af00      	add	r7, sp, #0
 800d166:	6078      	str	r0, [r7, #4]
 800d168:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d16a:	2300      	movs	r3, #0
 800d16c:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d174:	2b01      	cmp	r3, #1
 800d176:	d101      	bne.n	800d17c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d178:	2302      	movs	r3, #2
 800d17a:	e065      	b.n	800d248 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	2201      	movs	r2, #1
 800d180:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800d18a:	683b      	ldr	r3, [r7, #0]
 800d18c:	68db      	ldr	r3, [r3, #12]
 800d18e:	4313      	orrs	r3, r2
 800d190:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d192:	68fb      	ldr	r3, [r7, #12]
 800d194:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800d198:	683b      	ldr	r3, [r7, #0]
 800d19a:	689b      	ldr	r3, [r3, #8]
 800d19c:	4313      	orrs	r3, r2
 800d19e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d1a0:	68fb      	ldr	r3, [r7, #12]
 800d1a2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800d1a6:	683b      	ldr	r3, [r7, #0]
 800d1a8:	685b      	ldr	r3, [r3, #4]
 800d1aa:	4313      	orrs	r3, r2
 800d1ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d1ae:	68fb      	ldr	r3, [r7, #12]
 800d1b0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800d1b4:	683b      	ldr	r3, [r7, #0]
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	4313      	orrs	r3, r2
 800d1ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d1c2:	683b      	ldr	r3, [r7, #0]
 800d1c4:	691b      	ldr	r3, [r3, #16]
 800d1c6:	4313      	orrs	r3, r2
 800d1c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d1ca:	68fb      	ldr	r3, [r7, #12]
 800d1cc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800d1d0:	683b      	ldr	r3, [r7, #0]
 800d1d2:	695b      	ldr	r3, [r3, #20]
 800d1d4:	4313      	orrs	r3, r2
 800d1d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d1d8:	68fb      	ldr	r3, [r7, #12]
 800d1da:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800d1de:	683b      	ldr	r3, [r7, #0]
 800d1e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d1e2:	4313      	orrs	r3, r2
 800d1e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800d1e6:	68fb      	ldr	r3, [r7, #12]
 800d1e8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800d1ec:	683b      	ldr	r3, [r7, #0]
 800d1ee:	699b      	ldr	r3, [r3, #24]
 800d1f0:	041b      	lsls	r3, r3, #16
 800d1f2:	4313      	orrs	r3, r2
 800d1f4:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	4a16      	ldr	r2, [pc, #88]	@ (800d254 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800d1fc:	4293      	cmp	r3, r2
 800d1fe:	d004      	beq.n	800d20a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	681b      	ldr	r3, [r3, #0]
 800d204:	4a14      	ldr	r2, [pc, #80]	@ (800d258 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800d206:	4293      	cmp	r3, r2
 800d208:	d115      	bne.n	800d236 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800d20a:	68fb      	ldr	r3, [r7, #12]
 800d20c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800d210:	683b      	ldr	r3, [r7, #0]
 800d212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d214:	051b      	lsls	r3, r3, #20
 800d216:	4313      	orrs	r3, r2
 800d218:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800d21a:	68fb      	ldr	r3, [r7, #12]
 800d21c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800d220:	683b      	ldr	r3, [r7, #0]
 800d222:	69db      	ldr	r3, [r3, #28]
 800d224:	4313      	orrs	r3, r2
 800d226:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800d22e:	683b      	ldr	r3, [r7, #0]
 800d230:	6a1b      	ldr	r3, [r3, #32]
 800d232:	4313      	orrs	r3, r2
 800d234:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	681b      	ldr	r3, [r3, #0]
 800d23a:	68fa      	ldr	r2, [r7, #12]
 800d23c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	2200      	movs	r2, #0
 800d242:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d246:	2300      	movs	r3, #0
}
 800d248:	4618      	mov	r0, r3
 800d24a:	3714      	adds	r7, #20
 800d24c:	46bd      	mov	sp, r7
 800d24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d252:	4770      	bx	lr
 800d254:	40010000 	.word	0x40010000
 800d258:	40010400 	.word	0x40010400

0800d25c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d25c:	b580      	push	{r7, lr}
 800d25e:	b082      	sub	sp, #8
 800d260:	af00      	add	r7, sp, #0
 800d262:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	2b00      	cmp	r3, #0
 800d268:	d101      	bne.n	800d26e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d26a:	2301      	movs	r3, #1
 800d26c:	e042      	b.n	800d2f4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d274:	2b00      	cmp	r3, #0
 800d276:	d106      	bne.n	800d286 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	2200      	movs	r2, #0
 800d27c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d280:	6878      	ldr	r0, [r7, #4]
 800d282:	f7f6 fe27 	bl	8003ed4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	2224      	movs	r2, #36	@ 0x24
 800d28a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	681a      	ldr	r2, [r3, #0]
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	f022 0201 	bic.w	r2, r2, #1
 800d29c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d002      	beq.n	800d2ac <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800d2a6:	6878      	ldr	r0, [r7, #4]
 800d2a8:	f001 fa60 	bl	800e76c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d2ac:	6878      	ldr	r0, [r7, #4]
 800d2ae:	f000 fcf5 	bl	800dc9c <UART_SetConfig>
 800d2b2:	4603      	mov	r3, r0
 800d2b4:	2b01      	cmp	r3, #1
 800d2b6:	d101      	bne.n	800d2bc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800d2b8:	2301      	movs	r3, #1
 800d2ba:	e01b      	b.n	800d2f4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	681b      	ldr	r3, [r3, #0]
 800d2c0:	685a      	ldr	r2, [r3, #4]
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	681b      	ldr	r3, [r3, #0]
 800d2c6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800d2ca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	689a      	ldr	r2, [r3, #8]
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800d2da:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	681a      	ldr	r2, [r3, #0]
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	f042 0201 	orr.w	r2, r2, #1
 800d2ea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d2ec:	6878      	ldr	r0, [r7, #4]
 800d2ee:	f001 fadf 	bl	800e8b0 <UART_CheckIdleState>
 800d2f2:	4603      	mov	r3, r0
}
 800d2f4:	4618      	mov	r0, r3
 800d2f6:	3708      	adds	r7, #8
 800d2f8:	46bd      	mov	sp, r7
 800d2fa:	bd80      	pop	{r7, pc}

0800d2fc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d2fc:	b580      	push	{r7, lr}
 800d2fe:	b08a      	sub	sp, #40	@ 0x28
 800d300:	af02      	add	r7, sp, #8
 800d302:	60f8      	str	r0, [r7, #12]
 800d304:	60b9      	str	r1, [r7, #8]
 800d306:	603b      	str	r3, [r7, #0]
 800d308:	4613      	mov	r3, r2
 800d30a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d312:	2b20      	cmp	r3, #32
 800d314:	d17b      	bne.n	800d40e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800d316:	68bb      	ldr	r3, [r7, #8]
 800d318:	2b00      	cmp	r3, #0
 800d31a:	d002      	beq.n	800d322 <HAL_UART_Transmit+0x26>
 800d31c:	88fb      	ldrh	r3, [r7, #6]
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d101      	bne.n	800d326 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800d322:	2301      	movs	r3, #1
 800d324:	e074      	b.n	800d410 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	2200      	movs	r2, #0
 800d32a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	2221      	movs	r2, #33	@ 0x21
 800d332:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d336:	f7f6 ff41 	bl	80041bc <HAL_GetTick>
 800d33a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	88fa      	ldrh	r2, [r7, #6]
 800d340:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	88fa      	ldrh	r2, [r7, #6]
 800d348:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	689b      	ldr	r3, [r3, #8]
 800d350:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d354:	d108      	bne.n	800d368 <HAL_UART_Transmit+0x6c>
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	691b      	ldr	r3, [r3, #16]
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	d104      	bne.n	800d368 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800d35e:	2300      	movs	r3, #0
 800d360:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800d362:	68bb      	ldr	r3, [r7, #8]
 800d364:	61bb      	str	r3, [r7, #24]
 800d366:	e003      	b.n	800d370 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800d368:	68bb      	ldr	r3, [r7, #8]
 800d36a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d36c:	2300      	movs	r3, #0
 800d36e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800d370:	e030      	b.n	800d3d4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d372:	683b      	ldr	r3, [r7, #0]
 800d374:	9300      	str	r3, [sp, #0]
 800d376:	697b      	ldr	r3, [r7, #20]
 800d378:	2200      	movs	r2, #0
 800d37a:	2180      	movs	r1, #128	@ 0x80
 800d37c:	68f8      	ldr	r0, [r7, #12]
 800d37e:	f001 fb41 	bl	800ea04 <UART_WaitOnFlagUntilTimeout>
 800d382:	4603      	mov	r3, r0
 800d384:	2b00      	cmp	r3, #0
 800d386:	d005      	beq.n	800d394 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800d388:	68fb      	ldr	r3, [r7, #12]
 800d38a:	2220      	movs	r2, #32
 800d38c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800d390:	2303      	movs	r3, #3
 800d392:	e03d      	b.n	800d410 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800d394:	69fb      	ldr	r3, [r7, #28]
 800d396:	2b00      	cmp	r3, #0
 800d398:	d10b      	bne.n	800d3b2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800d39a:	69bb      	ldr	r3, [r7, #24]
 800d39c:	881b      	ldrh	r3, [r3, #0]
 800d39e:	461a      	mov	r2, r3
 800d3a0:	68fb      	ldr	r3, [r7, #12]
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d3a8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800d3aa:	69bb      	ldr	r3, [r7, #24]
 800d3ac:	3302      	adds	r3, #2
 800d3ae:	61bb      	str	r3, [r7, #24]
 800d3b0:	e007      	b.n	800d3c2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800d3b2:	69fb      	ldr	r3, [r7, #28]
 800d3b4:	781a      	ldrb	r2, [r3, #0]
 800d3b6:	68fb      	ldr	r3, [r7, #12]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800d3bc:	69fb      	ldr	r3, [r7, #28]
 800d3be:	3301      	adds	r3, #1
 800d3c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800d3c8:	b29b      	uxth	r3, r3
 800d3ca:	3b01      	subs	r3, #1
 800d3cc:	b29a      	uxth	r2, r3
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800d3d4:	68fb      	ldr	r3, [r7, #12]
 800d3d6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800d3da:	b29b      	uxth	r3, r3
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	d1c8      	bne.n	800d372 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800d3e0:	683b      	ldr	r3, [r7, #0]
 800d3e2:	9300      	str	r3, [sp, #0]
 800d3e4:	697b      	ldr	r3, [r7, #20]
 800d3e6:	2200      	movs	r2, #0
 800d3e8:	2140      	movs	r1, #64	@ 0x40
 800d3ea:	68f8      	ldr	r0, [r7, #12]
 800d3ec:	f001 fb0a 	bl	800ea04 <UART_WaitOnFlagUntilTimeout>
 800d3f0:	4603      	mov	r3, r0
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	d005      	beq.n	800d402 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	2220      	movs	r2, #32
 800d3fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800d3fe:	2303      	movs	r3, #3
 800d400:	e006      	b.n	800d410 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	2220      	movs	r2, #32
 800d406:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800d40a:	2300      	movs	r3, #0
 800d40c:	e000      	b.n	800d410 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800d40e:	2302      	movs	r3, #2
  }
}
 800d410:	4618      	mov	r0, r3
 800d412:	3720      	adds	r7, #32
 800d414:	46bd      	mov	sp, r7
 800d416:	bd80      	pop	{r7, pc}

0800d418 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d418:	b580      	push	{r7, lr}
 800d41a:	b08a      	sub	sp, #40	@ 0x28
 800d41c:	af00      	add	r7, sp, #0
 800d41e:	60f8      	str	r0, [r7, #12]
 800d420:	60b9      	str	r1, [r7, #8]
 800d422:	4613      	mov	r3, r2
 800d424:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d426:	68fb      	ldr	r3, [r7, #12]
 800d428:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d42c:	2b20      	cmp	r3, #32
 800d42e:	d137      	bne.n	800d4a0 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800d430:	68bb      	ldr	r3, [r7, #8]
 800d432:	2b00      	cmp	r3, #0
 800d434:	d002      	beq.n	800d43c <HAL_UART_Receive_IT+0x24>
 800d436:	88fb      	ldrh	r3, [r7, #6]
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d101      	bne.n	800d440 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800d43c:	2301      	movs	r3, #1
 800d43e:	e030      	b.n	800d4a2 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d440:	68fb      	ldr	r3, [r7, #12]
 800d442:	2200      	movs	r2, #0
 800d444:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d446:	68fb      	ldr	r3, [r7, #12]
 800d448:	681b      	ldr	r3, [r3, #0]
 800d44a:	4a18      	ldr	r2, [pc, #96]	@ (800d4ac <HAL_UART_Receive_IT+0x94>)
 800d44c:	4293      	cmp	r3, r2
 800d44e:	d01f      	beq.n	800d490 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	685b      	ldr	r3, [r3, #4]
 800d456:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d018      	beq.n	800d490 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d464:	697b      	ldr	r3, [r7, #20]
 800d466:	e853 3f00 	ldrex	r3, [r3]
 800d46a:	613b      	str	r3, [r7, #16]
   return(result);
 800d46c:	693b      	ldr	r3, [r7, #16]
 800d46e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800d472:	627b      	str	r3, [r7, #36]	@ 0x24
 800d474:	68fb      	ldr	r3, [r7, #12]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	461a      	mov	r2, r3
 800d47a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d47c:	623b      	str	r3, [r7, #32]
 800d47e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d480:	69f9      	ldr	r1, [r7, #28]
 800d482:	6a3a      	ldr	r2, [r7, #32]
 800d484:	e841 2300 	strex	r3, r2, [r1]
 800d488:	61bb      	str	r3, [r7, #24]
   return(result);
 800d48a:	69bb      	ldr	r3, [r7, #24]
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	d1e6      	bne.n	800d45e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800d490:	88fb      	ldrh	r3, [r7, #6]
 800d492:	461a      	mov	r2, r3
 800d494:	68b9      	ldr	r1, [r7, #8]
 800d496:	68f8      	ldr	r0, [r7, #12]
 800d498:	f001 fb22 	bl	800eae0 <UART_Start_Receive_IT>
 800d49c:	4603      	mov	r3, r0
 800d49e:	e000      	b.n	800d4a2 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800d4a0:	2302      	movs	r3, #2
  }
}
 800d4a2:	4618      	mov	r0, r3
 800d4a4:	3728      	adds	r7, #40	@ 0x28
 800d4a6:	46bd      	mov	sp, r7
 800d4a8:	bd80      	pop	{r7, pc}
 800d4aa:	bf00      	nop
 800d4ac:	58000c00 	.word	0x58000c00

0800d4b0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d4b0:	b580      	push	{r7, lr}
 800d4b2:	b0ba      	sub	sp, #232	@ 0xe8
 800d4b4:	af00      	add	r7, sp, #0
 800d4b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	69db      	ldr	r3, [r3, #28]
 800d4be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	681b      	ldr	r3, [r3, #0]
 800d4c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	689b      	ldr	r3, [r3, #8]
 800d4d2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800d4d6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800d4da:	f640 030f 	movw	r3, #2063	@ 0x80f
 800d4de:	4013      	ands	r3, r2
 800d4e0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800d4e4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	d11b      	bne.n	800d524 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d4ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d4f0:	f003 0320 	and.w	r3, r3, #32
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d015      	beq.n	800d524 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d4f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d4fc:	f003 0320 	and.w	r3, r3, #32
 800d500:	2b00      	cmp	r3, #0
 800d502:	d105      	bne.n	800d510 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d504:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d508:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	d009      	beq.n	800d524 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d514:	2b00      	cmp	r3, #0
 800d516:	f000 8393 	beq.w	800dc40 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d51e:	6878      	ldr	r0, [r7, #4]
 800d520:	4798      	blx	r3
      }
      return;
 800d522:	e38d      	b.n	800dc40 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800d524:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d528:	2b00      	cmp	r3, #0
 800d52a:	f000 8123 	beq.w	800d774 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800d52e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800d532:	4b8d      	ldr	r3, [pc, #564]	@ (800d768 <HAL_UART_IRQHandler+0x2b8>)
 800d534:	4013      	ands	r3, r2
 800d536:	2b00      	cmp	r3, #0
 800d538:	d106      	bne.n	800d548 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800d53a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800d53e:	4b8b      	ldr	r3, [pc, #556]	@ (800d76c <HAL_UART_IRQHandler+0x2bc>)
 800d540:	4013      	ands	r3, r2
 800d542:	2b00      	cmp	r3, #0
 800d544:	f000 8116 	beq.w	800d774 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d548:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d54c:	f003 0301 	and.w	r3, r3, #1
 800d550:	2b00      	cmp	r3, #0
 800d552:	d011      	beq.n	800d578 <HAL_UART_IRQHandler+0xc8>
 800d554:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d558:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	d00b      	beq.n	800d578 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	2201      	movs	r2, #1
 800d566:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d56e:	f043 0201 	orr.w	r2, r3, #1
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d578:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d57c:	f003 0302 	and.w	r3, r3, #2
 800d580:	2b00      	cmp	r3, #0
 800d582:	d011      	beq.n	800d5a8 <HAL_UART_IRQHandler+0xf8>
 800d584:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d588:	f003 0301 	and.w	r3, r3, #1
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d00b      	beq.n	800d5a8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	2202      	movs	r2, #2
 800d596:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d59e:	f043 0204 	orr.w	r2, r3, #4
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d5a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d5ac:	f003 0304 	and.w	r3, r3, #4
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	d011      	beq.n	800d5d8 <HAL_UART_IRQHandler+0x128>
 800d5b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d5b8:	f003 0301 	and.w	r3, r3, #1
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	d00b      	beq.n	800d5d8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	2204      	movs	r2, #4
 800d5c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d5ce:	f043 0202 	orr.w	r2, r3, #2
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800d5d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d5dc:	f003 0308 	and.w	r3, r3, #8
 800d5e0:	2b00      	cmp	r3, #0
 800d5e2:	d017      	beq.n	800d614 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d5e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d5e8:	f003 0320 	and.w	r3, r3, #32
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d105      	bne.n	800d5fc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800d5f0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800d5f4:	4b5c      	ldr	r3, [pc, #368]	@ (800d768 <HAL_UART_IRQHandler+0x2b8>)
 800d5f6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d00b      	beq.n	800d614 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	2208      	movs	r2, #8
 800d602:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d60a:	f043 0208 	orr.w	r2, r3, #8
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800d614:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d618:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d61c:	2b00      	cmp	r3, #0
 800d61e:	d012      	beq.n	800d646 <HAL_UART_IRQHandler+0x196>
 800d620:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d624:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800d628:	2b00      	cmp	r3, #0
 800d62a:	d00c      	beq.n	800d646 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d634:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d63c:	f043 0220 	orr.w	r2, r3, #32
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	f000 82f9 	beq.w	800dc44 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d652:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d656:	f003 0320 	and.w	r3, r3, #32
 800d65a:	2b00      	cmp	r3, #0
 800d65c:	d013      	beq.n	800d686 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d65e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d662:	f003 0320 	and.w	r3, r3, #32
 800d666:	2b00      	cmp	r3, #0
 800d668:	d105      	bne.n	800d676 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d66a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d66e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d672:	2b00      	cmp	r3, #0
 800d674:	d007      	beq.n	800d686 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d003      	beq.n	800d686 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d682:	6878      	ldr	r0, [r7, #4]
 800d684:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d68c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	681b      	ldr	r3, [r3, #0]
 800d694:	689b      	ldr	r3, [r3, #8]
 800d696:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d69a:	2b40      	cmp	r3, #64	@ 0x40
 800d69c:	d005      	beq.n	800d6aa <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800d69e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800d6a2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d054      	beq.n	800d754 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800d6aa:	6878      	ldr	r0, [r7, #4]
 800d6ac:	f001 fb3a 	bl	800ed24 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	681b      	ldr	r3, [r3, #0]
 800d6b4:	689b      	ldr	r3, [r3, #8]
 800d6b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d6ba:	2b40      	cmp	r3, #64	@ 0x40
 800d6bc:	d146      	bne.n	800d74c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	681b      	ldr	r3, [r3, #0]
 800d6c2:	3308      	adds	r3, #8
 800d6c4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d6cc:	e853 3f00 	ldrex	r3, [r3]
 800d6d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800d6d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d6d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d6dc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	681b      	ldr	r3, [r3, #0]
 800d6e4:	3308      	adds	r3, #8
 800d6e6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800d6ea:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800d6ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6f2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800d6f6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800d6fa:	e841 2300 	strex	r3, r2, [r1]
 800d6fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800d702:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d706:	2b00      	cmp	r3, #0
 800d708:	d1d9      	bne.n	800d6be <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d710:	2b00      	cmp	r3, #0
 800d712:	d017      	beq.n	800d744 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d71a:	4a15      	ldr	r2, [pc, #84]	@ (800d770 <HAL_UART_IRQHandler+0x2c0>)
 800d71c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d724:	4618      	mov	r0, r3
 800d726:	f7f7 fd9d 	bl	8005264 <HAL_DMA_Abort_IT>
 800d72a:	4603      	mov	r3, r0
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d019      	beq.n	800d764 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d736:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d738:	687a      	ldr	r2, [r7, #4]
 800d73a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800d73e:	4610      	mov	r0, r2
 800d740:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d742:	e00f      	b.n	800d764 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800d744:	6878      	ldr	r0, [r7, #4]
 800d746:	f000 fa93 	bl	800dc70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d74a:	e00b      	b.n	800d764 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d74c:	6878      	ldr	r0, [r7, #4]
 800d74e:	f000 fa8f 	bl	800dc70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d752:	e007      	b.n	800d764 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800d754:	6878      	ldr	r0, [r7, #4]
 800d756:	f000 fa8b 	bl	800dc70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	2200      	movs	r2, #0
 800d75e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800d762:	e26f      	b.n	800dc44 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d764:	bf00      	nop
    return;
 800d766:	e26d      	b.n	800dc44 <HAL_UART_IRQHandler+0x794>
 800d768:	10000001 	.word	0x10000001
 800d76c:	04000120 	.word	0x04000120
 800d770:	0800edf1 	.word	0x0800edf1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d778:	2b01      	cmp	r3, #1
 800d77a:	f040 8203 	bne.w	800db84 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800d77e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d782:	f003 0310 	and.w	r3, r3, #16
 800d786:	2b00      	cmp	r3, #0
 800d788:	f000 81fc 	beq.w	800db84 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800d78c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d790:	f003 0310 	and.w	r3, r3, #16
 800d794:	2b00      	cmp	r3, #0
 800d796:	f000 81f5 	beq.w	800db84 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	2210      	movs	r2, #16
 800d7a0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	689b      	ldr	r3, [r3, #8]
 800d7a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d7ac:	2b40      	cmp	r3, #64	@ 0x40
 800d7ae:	f040 816d 	bne.w	800da8c <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	4aa4      	ldr	r2, [pc, #656]	@ (800da4c <HAL_UART_IRQHandler+0x59c>)
 800d7bc:	4293      	cmp	r3, r2
 800d7be:	d068      	beq.n	800d892 <HAL_UART_IRQHandler+0x3e2>
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d7c6:	681b      	ldr	r3, [r3, #0]
 800d7c8:	4aa1      	ldr	r2, [pc, #644]	@ (800da50 <HAL_UART_IRQHandler+0x5a0>)
 800d7ca:	4293      	cmp	r3, r2
 800d7cc:	d061      	beq.n	800d892 <HAL_UART_IRQHandler+0x3e2>
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d7d4:	681b      	ldr	r3, [r3, #0]
 800d7d6:	4a9f      	ldr	r2, [pc, #636]	@ (800da54 <HAL_UART_IRQHandler+0x5a4>)
 800d7d8:	4293      	cmp	r3, r2
 800d7da:	d05a      	beq.n	800d892 <HAL_UART_IRQHandler+0x3e2>
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	4a9c      	ldr	r2, [pc, #624]	@ (800da58 <HAL_UART_IRQHandler+0x5a8>)
 800d7e6:	4293      	cmp	r3, r2
 800d7e8:	d053      	beq.n	800d892 <HAL_UART_IRQHandler+0x3e2>
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d7f0:	681b      	ldr	r3, [r3, #0]
 800d7f2:	4a9a      	ldr	r2, [pc, #616]	@ (800da5c <HAL_UART_IRQHandler+0x5ac>)
 800d7f4:	4293      	cmp	r3, r2
 800d7f6:	d04c      	beq.n	800d892 <HAL_UART_IRQHandler+0x3e2>
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d7fe:	681b      	ldr	r3, [r3, #0]
 800d800:	4a97      	ldr	r2, [pc, #604]	@ (800da60 <HAL_UART_IRQHandler+0x5b0>)
 800d802:	4293      	cmp	r3, r2
 800d804:	d045      	beq.n	800d892 <HAL_UART_IRQHandler+0x3e2>
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d80c:	681b      	ldr	r3, [r3, #0]
 800d80e:	4a95      	ldr	r2, [pc, #596]	@ (800da64 <HAL_UART_IRQHandler+0x5b4>)
 800d810:	4293      	cmp	r3, r2
 800d812:	d03e      	beq.n	800d892 <HAL_UART_IRQHandler+0x3e2>
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	4a92      	ldr	r2, [pc, #584]	@ (800da68 <HAL_UART_IRQHandler+0x5b8>)
 800d81e:	4293      	cmp	r3, r2
 800d820:	d037      	beq.n	800d892 <HAL_UART_IRQHandler+0x3e2>
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	4a90      	ldr	r2, [pc, #576]	@ (800da6c <HAL_UART_IRQHandler+0x5bc>)
 800d82c:	4293      	cmp	r3, r2
 800d82e:	d030      	beq.n	800d892 <HAL_UART_IRQHandler+0x3e2>
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d836:	681b      	ldr	r3, [r3, #0]
 800d838:	4a8d      	ldr	r2, [pc, #564]	@ (800da70 <HAL_UART_IRQHandler+0x5c0>)
 800d83a:	4293      	cmp	r3, r2
 800d83c:	d029      	beq.n	800d892 <HAL_UART_IRQHandler+0x3e2>
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d844:	681b      	ldr	r3, [r3, #0]
 800d846:	4a8b      	ldr	r2, [pc, #556]	@ (800da74 <HAL_UART_IRQHandler+0x5c4>)
 800d848:	4293      	cmp	r3, r2
 800d84a:	d022      	beq.n	800d892 <HAL_UART_IRQHandler+0x3e2>
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d852:	681b      	ldr	r3, [r3, #0]
 800d854:	4a88      	ldr	r2, [pc, #544]	@ (800da78 <HAL_UART_IRQHandler+0x5c8>)
 800d856:	4293      	cmp	r3, r2
 800d858:	d01b      	beq.n	800d892 <HAL_UART_IRQHandler+0x3e2>
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	4a86      	ldr	r2, [pc, #536]	@ (800da7c <HAL_UART_IRQHandler+0x5cc>)
 800d864:	4293      	cmp	r3, r2
 800d866:	d014      	beq.n	800d892 <HAL_UART_IRQHandler+0x3e2>
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	4a83      	ldr	r2, [pc, #524]	@ (800da80 <HAL_UART_IRQHandler+0x5d0>)
 800d872:	4293      	cmp	r3, r2
 800d874:	d00d      	beq.n	800d892 <HAL_UART_IRQHandler+0x3e2>
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d87c:	681b      	ldr	r3, [r3, #0]
 800d87e:	4a81      	ldr	r2, [pc, #516]	@ (800da84 <HAL_UART_IRQHandler+0x5d4>)
 800d880:	4293      	cmp	r3, r2
 800d882:	d006      	beq.n	800d892 <HAL_UART_IRQHandler+0x3e2>
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	4a7e      	ldr	r2, [pc, #504]	@ (800da88 <HAL_UART_IRQHandler+0x5d8>)
 800d88e:	4293      	cmp	r3, r2
 800d890:	d106      	bne.n	800d8a0 <HAL_UART_IRQHandler+0x3f0>
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d898:	681b      	ldr	r3, [r3, #0]
 800d89a:	685b      	ldr	r3, [r3, #4]
 800d89c:	b29b      	uxth	r3, r3
 800d89e:	e005      	b.n	800d8ac <HAL_UART_IRQHandler+0x3fc>
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d8a6:	681b      	ldr	r3, [r3, #0]
 800d8a8:	685b      	ldr	r3, [r3, #4]
 800d8aa:	b29b      	uxth	r3, r3
 800d8ac:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800d8b0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	f000 80ad 	beq.w	800da14 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d8c0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d8c4:	429a      	cmp	r2, r3
 800d8c6:	f080 80a5 	bcs.w	800da14 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d8d0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d8da:	69db      	ldr	r3, [r3, #28]
 800d8dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d8e0:	f000 8087 	beq.w	800d9f2 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d8f0:	e853 3f00 	ldrex	r3, [r3]
 800d8f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800d8f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d8fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d900:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	681b      	ldr	r3, [r3, #0]
 800d908:	461a      	mov	r2, r3
 800d90a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800d90e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d912:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d916:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800d91a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800d91e:	e841 2300 	strex	r3, r2, [r1]
 800d922:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800d926:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d92a:	2b00      	cmp	r3, #0
 800d92c:	d1da      	bne.n	800d8e4 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	681b      	ldr	r3, [r3, #0]
 800d932:	3308      	adds	r3, #8
 800d934:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d936:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d938:	e853 3f00 	ldrex	r3, [r3]
 800d93c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800d93e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d940:	f023 0301 	bic.w	r3, r3, #1
 800d944:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	681b      	ldr	r3, [r3, #0]
 800d94c:	3308      	adds	r3, #8
 800d94e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800d952:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800d956:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d958:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800d95a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d95e:	e841 2300 	strex	r3, r2, [r1]
 800d962:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800d964:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d966:	2b00      	cmp	r3, #0
 800d968:	d1e1      	bne.n	800d92e <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	3308      	adds	r3, #8
 800d970:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d972:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d974:	e853 3f00 	ldrex	r3, [r3]
 800d978:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800d97a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d97c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d980:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	681b      	ldr	r3, [r3, #0]
 800d988:	3308      	adds	r3, #8
 800d98a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800d98e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d990:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d992:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d994:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d996:	e841 2300 	strex	r3, r2, [r1]
 800d99a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800d99c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	d1e3      	bne.n	800d96a <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	2220      	movs	r2, #32
 800d9a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	2200      	movs	r2, #0
 800d9ae:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	681b      	ldr	r3, [r3, #0]
 800d9b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d9b8:	e853 3f00 	ldrex	r3, [r3]
 800d9bc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d9be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d9c0:	f023 0310 	bic.w	r3, r3, #16
 800d9c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	681b      	ldr	r3, [r3, #0]
 800d9cc:	461a      	mov	r2, r3
 800d9ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d9d2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d9d4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9d6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d9d8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d9da:	e841 2300 	strex	r3, r2, [r1]
 800d9de:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d9e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	d1e4      	bne.n	800d9b0 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d9ec:	4618      	mov	r0, r3
 800d9ee:	f7f7 f91b 	bl	8004c28 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	2202      	movs	r2, #2
 800d9f6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800da04:	b29b      	uxth	r3, r3
 800da06:	1ad3      	subs	r3, r2, r3
 800da08:	b29b      	uxth	r3, r3
 800da0a:	4619      	mov	r1, r3
 800da0c:	6878      	ldr	r0, [r7, #4]
 800da0e:	f000 f939 	bl	800dc84 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800da12:	e119      	b.n	800dc48 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800da1a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800da1e:	429a      	cmp	r2, r3
 800da20:	f040 8112 	bne.w	800dc48 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800da2a:	69db      	ldr	r3, [r3, #28]
 800da2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800da30:	f040 810a 	bne.w	800dc48 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	2202      	movs	r2, #2
 800da38:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800da40:	4619      	mov	r1, r3
 800da42:	6878      	ldr	r0, [r7, #4]
 800da44:	f000 f91e 	bl	800dc84 <HAL_UARTEx_RxEventCallback>
      return;
 800da48:	e0fe      	b.n	800dc48 <HAL_UART_IRQHandler+0x798>
 800da4a:	bf00      	nop
 800da4c:	40020010 	.word	0x40020010
 800da50:	40020028 	.word	0x40020028
 800da54:	40020040 	.word	0x40020040
 800da58:	40020058 	.word	0x40020058
 800da5c:	40020070 	.word	0x40020070
 800da60:	40020088 	.word	0x40020088
 800da64:	400200a0 	.word	0x400200a0
 800da68:	400200b8 	.word	0x400200b8
 800da6c:	40020410 	.word	0x40020410
 800da70:	40020428 	.word	0x40020428
 800da74:	40020440 	.word	0x40020440
 800da78:	40020458 	.word	0x40020458
 800da7c:	40020470 	.word	0x40020470
 800da80:	40020488 	.word	0x40020488
 800da84:	400204a0 	.word	0x400204a0
 800da88:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800da98:	b29b      	uxth	r3, r3
 800da9a:	1ad3      	subs	r3, r2, r3
 800da9c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800daa6:	b29b      	uxth	r3, r3
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	f000 80cf 	beq.w	800dc4c <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800daae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	f000 80ca 	beq.w	800dc4c <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	681b      	ldr	r3, [r3, #0]
 800dabc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dabe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dac0:	e853 3f00 	ldrex	r3, [r3]
 800dac4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800dac6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dac8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800dacc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	461a      	mov	r2, r3
 800dad6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800dada:	647b      	str	r3, [r7, #68]	@ 0x44
 800dadc:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dade:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800dae0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800dae2:	e841 2300 	strex	r3, r2, [r1]
 800dae6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800dae8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800daea:	2b00      	cmp	r3, #0
 800daec:	d1e4      	bne.n	800dab8 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	3308      	adds	r3, #8
 800daf4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800daf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800daf8:	e853 3f00 	ldrex	r3, [r3]
 800dafc:	623b      	str	r3, [r7, #32]
   return(result);
 800dafe:	6a3a      	ldr	r2, [r7, #32]
 800db00:	4b55      	ldr	r3, [pc, #340]	@ (800dc58 <HAL_UART_IRQHandler+0x7a8>)
 800db02:	4013      	ands	r3, r2
 800db04:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	681b      	ldr	r3, [r3, #0]
 800db0c:	3308      	adds	r3, #8
 800db0e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800db12:	633a      	str	r2, [r7, #48]	@ 0x30
 800db14:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db16:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800db18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800db1a:	e841 2300 	strex	r3, r2, [r1]
 800db1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800db20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db22:	2b00      	cmp	r3, #0
 800db24:	d1e3      	bne.n	800daee <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	2220      	movs	r2, #32
 800db2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	2200      	movs	r2, #0
 800db32:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	2200      	movs	r2, #0
 800db38:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	681b      	ldr	r3, [r3, #0]
 800db3e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db40:	693b      	ldr	r3, [r7, #16]
 800db42:	e853 3f00 	ldrex	r3, [r3]
 800db46:	60fb      	str	r3, [r7, #12]
   return(result);
 800db48:	68fb      	ldr	r3, [r7, #12]
 800db4a:	f023 0310 	bic.w	r3, r3, #16
 800db4e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	681b      	ldr	r3, [r3, #0]
 800db56:	461a      	mov	r2, r3
 800db58:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800db5c:	61fb      	str	r3, [r7, #28]
 800db5e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db60:	69b9      	ldr	r1, [r7, #24]
 800db62:	69fa      	ldr	r2, [r7, #28]
 800db64:	e841 2300 	strex	r3, r2, [r1]
 800db68:	617b      	str	r3, [r7, #20]
   return(result);
 800db6a:	697b      	ldr	r3, [r7, #20]
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	d1e4      	bne.n	800db3a <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	2202      	movs	r2, #2
 800db74:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800db76:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800db7a:	4619      	mov	r1, r3
 800db7c:	6878      	ldr	r0, [r7, #4]
 800db7e:	f000 f881 	bl	800dc84 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800db82:	e063      	b.n	800dc4c <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800db84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800db88:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d00e      	beq.n	800dbae <HAL_UART_IRQHandler+0x6fe>
 800db90:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800db94:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800db98:	2b00      	cmp	r3, #0
 800db9a:	d008      	beq.n	800dbae <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	681b      	ldr	r3, [r3, #0]
 800dba0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800dba4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800dba6:	6878      	ldr	r0, [r7, #4]
 800dba8:	f001 fe80 	bl	800f8ac <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800dbac:	e051      	b.n	800dc52 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800dbae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dbb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dbb6:	2b00      	cmp	r3, #0
 800dbb8:	d014      	beq.n	800dbe4 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800dbba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dbbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	d105      	bne.n	800dbd2 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800dbc6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dbca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d008      	beq.n	800dbe4 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d03a      	beq.n	800dc50 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800dbde:	6878      	ldr	r0, [r7, #4]
 800dbe0:	4798      	blx	r3
    }
    return;
 800dbe2:	e035      	b.n	800dc50 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800dbe4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dbe8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d009      	beq.n	800dc04 <HAL_UART_IRQHandler+0x754>
 800dbf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dbf4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d003      	beq.n	800dc04 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800dbfc:	6878      	ldr	r0, [r7, #4]
 800dbfe:	f001 f909 	bl	800ee14 <UART_EndTransmit_IT>
    return;
 800dc02:	e026      	b.n	800dc52 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800dc04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dc08:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d009      	beq.n	800dc24 <HAL_UART_IRQHandler+0x774>
 800dc10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dc14:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d003      	beq.n	800dc24 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800dc1c:	6878      	ldr	r0, [r7, #4]
 800dc1e:	f001 fe59 	bl	800f8d4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800dc22:	e016      	b.n	800dc52 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800dc24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dc28:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	d010      	beq.n	800dc52 <HAL_UART_IRQHandler+0x7a2>
 800dc30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dc34:	2b00      	cmp	r3, #0
 800dc36:	da0c      	bge.n	800dc52 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800dc38:	6878      	ldr	r0, [r7, #4]
 800dc3a:	f001 fe41 	bl	800f8c0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800dc3e:	e008      	b.n	800dc52 <HAL_UART_IRQHandler+0x7a2>
      return;
 800dc40:	bf00      	nop
 800dc42:	e006      	b.n	800dc52 <HAL_UART_IRQHandler+0x7a2>
    return;
 800dc44:	bf00      	nop
 800dc46:	e004      	b.n	800dc52 <HAL_UART_IRQHandler+0x7a2>
      return;
 800dc48:	bf00      	nop
 800dc4a:	e002      	b.n	800dc52 <HAL_UART_IRQHandler+0x7a2>
      return;
 800dc4c:	bf00      	nop
 800dc4e:	e000      	b.n	800dc52 <HAL_UART_IRQHandler+0x7a2>
    return;
 800dc50:	bf00      	nop
  }
}
 800dc52:	37e8      	adds	r7, #232	@ 0xe8
 800dc54:	46bd      	mov	sp, r7
 800dc56:	bd80      	pop	{r7, pc}
 800dc58:	effffffe 	.word	0xeffffffe

0800dc5c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800dc5c:	b480      	push	{r7}
 800dc5e:	b083      	sub	sp, #12
 800dc60:	af00      	add	r7, sp, #0
 800dc62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800dc64:	bf00      	nop
 800dc66:	370c      	adds	r7, #12
 800dc68:	46bd      	mov	sp, r7
 800dc6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc6e:	4770      	bx	lr

0800dc70 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800dc70:	b480      	push	{r7}
 800dc72:	b083      	sub	sp, #12
 800dc74:	af00      	add	r7, sp, #0
 800dc76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800dc78:	bf00      	nop
 800dc7a:	370c      	adds	r7, #12
 800dc7c:	46bd      	mov	sp, r7
 800dc7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc82:	4770      	bx	lr

0800dc84 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800dc84:	b480      	push	{r7}
 800dc86:	b083      	sub	sp, #12
 800dc88:	af00      	add	r7, sp, #0
 800dc8a:	6078      	str	r0, [r7, #4]
 800dc8c:	460b      	mov	r3, r1
 800dc8e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800dc90:	bf00      	nop
 800dc92:	370c      	adds	r7, #12
 800dc94:	46bd      	mov	sp, r7
 800dc96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc9a:	4770      	bx	lr

0800dc9c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800dc9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800dca0:	b092      	sub	sp, #72	@ 0x48
 800dca2:	af00      	add	r7, sp, #0
 800dca4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800dca6:	2300      	movs	r3, #0
 800dca8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800dcac:	697b      	ldr	r3, [r7, #20]
 800dcae:	689a      	ldr	r2, [r3, #8]
 800dcb0:	697b      	ldr	r3, [r7, #20]
 800dcb2:	691b      	ldr	r3, [r3, #16]
 800dcb4:	431a      	orrs	r2, r3
 800dcb6:	697b      	ldr	r3, [r7, #20]
 800dcb8:	695b      	ldr	r3, [r3, #20]
 800dcba:	431a      	orrs	r2, r3
 800dcbc:	697b      	ldr	r3, [r7, #20]
 800dcbe:	69db      	ldr	r3, [r3, #28]
 800dcc0:	4313      	orrs	r3, r2
 800dcc2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800dcc4:	697b      	ldr	r3, [r7, #20]
 800dcc6:	681b      	ldr	r3, [r3, #0]
 800dcc8:	681a      	ldr	r2, [r3, #0]
 800dcca:	4bbe      	ldr	r3, [pc, #760]	@ (800dfc4 <UART_SetConfig+0x328>)
 800dccc:	4013      	ands	r3, r2
 800dcce:	697a      	ldr	r2, [r7, #20]
 800dcd0:	6812      	ldr	r2, [r2, #0]
 800dcd2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800dcd4:	430b      	orrs	r3, r1
 800dcd6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800dcd8:	697b      	ldr	r3, [r7, #20]
 800dcda:	681b      	ldr	r3, [r3, #0]
 800dcdc:	685b      	ldr	r3, [r3, #4]
 800dcde:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800dce2:	697b      	ldr	r3, [r7, #20]
 800dce4:	68da      	ldr	r2, [r3, #12]
 800dce6:	697b      	ldr	r3, [r7, #20]
 800dce8:	681b      	ldr	r3, [r3, #0]
 800dcea:	430a      	orrs	r2, r1
 800dcec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800dcee:	697b      	ldr	r3, [r7, #20]
 800dcf0:	699b      	ldr	r3, [r3, #24]
 800dcf2:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800dcf4:	697b      	ldr	r3, [r7, #20]
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	4ab3      	ldr	r2, [pc, #716]	@ (800dfc8 <UART_SetConfig+0x32c>)
 800dcfa:	4293      	cmp	r3, r2
 800dcfc:	d004      	beq.n	800dd08 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800dcfe:	697b      	ldr	r3, [r7, #20]
 800dd00:	6a1b      	ldr	r3, [r3, #32]
 800dd02:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800dd04:	4313      	orrs	r3, r2
 800dd06:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800dd08:	697b      	ldr	r3, [r7, #20]
 800dd0a:	681b      	ldr	r3, [r3, #0]
 800dd0c:	689a      	ldr	r2, [r3, #8]
 800dd0e:	4baf      	ldr	r3, [pc, #700]	@ (800dfcc <UART_SetConfig+0x330>)
 800dd10:	4013      	ands	r3, r2
 800dd12:	697a      	ldr	r2, [r7, #20]
 800dd14:	6812      	ldr	r2, [r2, #0]
 800dd16:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800dd18:	430b      	orrs	r3, r1
 800dd1a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800dd1c:	697b      	ldr	r3, [r7, #20]
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd22:	f023 010f 	bic.w	r1, r3, #15
 800dd26:	697b      	ldr	r3, [r7, #20]
 800dd28:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800dd2a:	697b      	ldr	r3, [r7, #20]
 800dd2c:	681b      	ldr	r3, [r3, #0]
 800dd2e:	430a      	orrs	r2, r1
 800dd30:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800dd32:	697b      	ldr	r3, [r7, #20]
 800dd34:	681b      	ldr	r3, [r3, #0]
 800dd36:	4aa6      	ldr	r2, [pc, #664]	@ (800dfd0 <UART_SetConfig+0x334>)
 800dd38:	4293      	cmp	r3, r2
 800dd3a:	d177      	bne.n	800de2c <UART_SetConfig+0x190>
 800dd3c:	4ba5      	ldr	r3, [pc, #660]	@ (800dfd4 <UART_SetConfig+0x338>)
 800dd3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dd40:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800dd44:	2b28      	cmp	r3, #40	@ 0x28
 800dd46:	d86d      	bhi.n	800de24 <UART_SetConfig+0x188>
 800dd48:	a201      	add	r2, pc, #4	@ (adr r2, 800dd50 <UART_SetConfig+0xb4>)
 800dd4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd4e:	bf00      	nop
 800dd50:	0800ddf5 	.word	0x0800ddf5
 800dd54:	0800de25 	.word	0x0800de25
 800dd58:	0800de25 	.word	0x0800de25
 800dd5c:	0800de25 	.word	0x0800de25
 800dd60:	0800de25 	.word	0x0800de25
 800dd64:	0800de25 	.word	0x0800de25
 800dd68:	0800de25 	.word	0x0800de25
 800dd6c:	0800de25 	.word	0x0800de25
 800dd70:	0800ddfd 	.word	0x0800ddfd
 800dd74:	0800de25 	.word	0x0800de25
 800dd78:	0800de25 	.word	0x0800de25
 800dd7c:	0800de25 	.word	0x0800de25
 800dd80:	0800de25 	.word	0x0800de25
 800dd84:	0800de25 	.word	0x0800de25
 800dd88:	0800de25 	.word	0x0800de25
 800dd8c:	0800de25 	.word	0x0800de25
 800dd90:	0800de05 	.word	0x0800de05
 800dd94:	0800de25 	.word	0x0800de25
 800dd98:	0800de25 	.word	0x0800de25
 800dd9c:	0800de25 	.word	0x0800de25
 800dda0:	0800de25 	.word	0x0800de25
 800dda4:	0800de25 	.word	0x0800de25
 800dda8:	0800de25 	.word	0x0800de25
 800ddac:	0800de25 	.word	0x0800de25
 800ddb0:	0800de0d 	.word	0x0800de0d
 800ddb4:	0800de25 	.word	0x0800de25
 800ddb8:	0800de25 	.word	0x0800de25
 800ddbc:	0800de25 	.word	0x0800de25
 800ddc0:	0800de25 	.word	0x0800de25
 800ddc4:	0800de25 	.word	0x0800de25
 800ddc8:	0800de25 	.word	0x0800de25
 800ddcc:	0800de25 	.word	0x0800de25
 800ddd0:	0800de15 	.word	0x0800de15
 800ddd4:	0800de25 	.word	0x0800de25
 800ddd8:	0800de25 	.word	0x0800de25
 800dddc:	0800de25 	.word	0x0800de25
 800dde0:	0800de25 	.word	0x0800de25
 800dde4:	0800de25 	.word	0x0800de25
 800dde8:	0800de25 	.word	0x0800de25
 800ddec:	0800de25 	.word	0x0800de25
 800ddf0:	0800de1d 	.word	0x0800de1d
 800ddf4:	2301      	movs	r3, #1
 800ddf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ddfa:	e222      	b.n	800e242 <UART_SetConfig+0x5a6>
 800ddfc:	2304      	movs	r3, #4
 800ddfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800de02:	e21e      	b.n	800e242 <UART_SetConfig+0x5a6>
 800de04:	2308      	movs	r3, #8
 800de06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800de0a:	e21a      	b.n	800e242 <UART_SetConfig+0x5a6>
 800de0c:	2310      	movs	r3, #16
 800de0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800de12:	e216      	b.n	800e242 <UART_SetConfig+0x5a6>
 800de14:	2320      	movs	r3, #32
 800de16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800de1a:	e212      	b.n	800e242 <UART_SetConfig+0x5a6>
 800de1c:	2340      	movs	r3, #64	@ 0x40
 800de1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800de22:	e20e      	b.n	800e242 <UART_SetConfig+0x5a6>
 800de24:	2380      	movs	r3, #128	@ 0x80
 800de26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800de2a:	e20a      	b.n	800e242 <UART_SetConfig+0x5a6>
 800de2c:	697b      	ldr	r3, [r7, #20]
 800de2e:	681b      	ldr	r3, [r3, #0]
 800de30:	4a69      	ldr	r2, [pc, #420]	@ (800dfd8 <UART_SetConfig+0x33c>)
 800de32:	4293      	cmp	r3, r2
 800de34:	d130      	bne.n	800de98 <UART_SetConfig+0x1fc>
 800de36:	4b67      	ldr	r3, [pc, #412]	@ (800dfd4 <UART_SetConfig+0x338>)
 800de38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800de3a:	f003 0307 	and.w	r3, r3, #7
 800de3e:	2b05      	cmp	r3, #5
 800de40:	d826      	bhi.n	800de90 <UART_SetConfig+0x1f4>
 800de42:	a201      	add	r2, pc, #4	@ (adr r2, 800de48 <UART_SetConfig+0x1ac>)
 800de44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de48:	0800de61 	.word	0x0800de61
 800de4c:	0800de69 	.word	0x0800de69
 800de50:	0800de71 	.word	0x0800de71
 800de54:	0800de79 	.word	0x0800de79
 800de58:	0800de81 	.word	0x0800de81
 800de5c:	0800de89 	.word	0x0800de89
 800de60:	2300      	movs	r3, #0
 800de62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800de66:	e1ec      	b.n	800e242 <UART_SetConfig+0x5a6>
 800de68:	2304      	movs	r3, #4
 800de6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800de6e:	e1e8      	b.n	800e242 <UART_SetConfig+0x5a6>
 800de70:	2308      	movs	r3, #8
 800de72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800de76:	e1e4      	b.n	800e242 <UART_SetConfig+0x5a6>
 800de78:	2310      	movs	r3, #16
 800de7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800de7e:	e1e0      	b.n	800e242 <UART_SetConfig+0x5a6>
 800de80:	2320      	movs	r3, #32
 800de82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800de86:	e1dc      	b.n	800e242 <UART_SetConfig+0x5a6>
 800de88:	2340      	movs	r3, #64	@ 0x40
 800de8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800de8e:	e1d8      	b.n	800e242 <UART_SetConfig+0x5a6>
 800de90:	2380      	movs	r3, #128	@ 0x80
 800de92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800de96:	e1d4      	b.n	800e242 <UART_SetConfig+0x5a6>
 800de98:	697b      	ldr	r3, [r7, #20]
 800de9a:	681b      	ldr	r3, [r3, #0]
 800de9c:	4a4f      	ldr	r2, [pc, #316]	@ (800dfdc <UART_SetConfig+0x340>)
 800de9e:	4293      	cmp	r3, r2
 800dea0:	d130      	bne.n	800df04 <UART_SetConfig+0x268>
 800dea2:	4b4c      	ldr	r3, [pc, #304]	@ (800dfd4 <UART_SetConfig+0x338>)
 800dea4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dea6:	f003 0307 	and.w	r3, r3, #7
 800deaa:	2b05      	cmp	r3, #5
 800deac:	d826      	bhi.n	800defc <UART_SetConfig+0x260>
 800deae:	a201      	add	r2, pc, #4	@ (adr r2, 800deb4 <UART_SetConfig+0x218>)
 800deb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800deb4:	0800decd 	.word	0x0800decd
 800deb8:	0800ded5 	.word	0x0800ded5
 800debc:	0800dedd 	.word	0x0800dedd
 800dec0:	0800dee5 	.word	0x0800dee5
 800dec4:	0800deed 	.word	0x0800deed
 800dec8:	0800def5 	.word	0x0800def5
 800decc:	2300      	movs	r3, #0
 800dece:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ded2:	e1b6      	b.n	800e242 <UART_SetConfig+0x5a6>
 800ded4:	2304      	movs	r3, #4
 800ded6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800deda:	e1b2      	b.n	800e242 <UART_SetConfig+0x5a6>
 800dedc:	2308      	movs	r3, #8
 800dede:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dee2:	e1ae      	b.n	800e242 <UART_SetConfig+0x5a6>
 800dee4:	2310      	movs	r3, #16
 800dee6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800deea:	e1aa      	b.n	800e242 <UART_SetConfig+0x5a6>
 800deec:	2320      	movs	r3, #32
 800deee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800def2:	e1a6      	b.n	800e242 <UART_SetConfig+0x5a6>
 800def4:	2340      	movs	r3, #64	@ 0x40
 800def6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800defa:	e1a2      	b.n	800e242 <UART_SetConfig+0x5a6>
 800defc:	2380      	movs	r3, #128	@ 0x80
 800defe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800df02:	e19e      	b.n	800e242 <UART_SetConfig+0x5a6>
 800df04:	697b      	ldr	r3, [r7, #20]
 800df06:	681b      	ldr	r3, [r3, #0]
 800df08:	4a35      	ldr	r2, [pc, #212]	@ (800dfe0 <UART_SetConfig+0x344>)
 800df0a:	4293      	cmp	r3, r2
 800df0c:	d130      	bne.n	800df70 <UART_SetConfig+0x2d4>
 800df0e:	4b31      	ldr	r3, [pc, #196]	@ (800dfd4 <UART_SetConfig+0x338>)
 800df10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800df12:	f003 0307 	and.w	r3, r3, #7
 800df16:	2b05      	cmp	r3, #5
 800df18:	d826      	bhi.n	800df68 <UART_SetConfig+0x2cc>
 800df1a:	a201      	add	r2, pc, #4	@ (adr r2, 800df20 <UART_SetConfig+0x284>)
 800df1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df20:	0800df39 	.word	0x0800df39
 800df24:	0800df41 	.word	0x0800df41
 800df28:	0800df49 	.word	0x0800df49
 800df2c:	0800df51 	.word	0x0800df51
 800df30:	0800df59 	.word	0x0800df59
 800df34:	0800df61 	.word	0x0800df61
 800df38:	2300      	movs	r3, #0
 800df3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800df3e:	e180      	b.n	800e242 <UART_SetConfig+0x5a6>
 800df40:	2304      	movs	r3, #4
 800df42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800df46:	e17c      	b.n	800e242 <UART_SetConfig+0x5a6>
 800df48:	2308      	movs	r3, #8
 800df4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800df4e:	e178      	b.n	800e242 <UART_SetConfig+0x5a6>
 800df50:	2310      	movs	r3, #16
 800df52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800df56:	e174      	b.n	800e242 <UART_SetConfig+0x5a6>
 800df58:	2320      	movs	r3, #32
 800df5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800df5e:	e170      	b.n	800e242 <UART_SetConfig+0x5a6>
 800df60:	2340      	movs	r3, #64	@ 0x40
 800df62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800df66:	e16c      	b.n	800e242 <UART_SetConfig+0x5a6>
 800df68:	2380      	movs	r3, #128	@ 0x80
 800df6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800df6e:	e168      	b.n	800e242 <UART_SetConfig+0x5a6>
 800df70:	697b      	ldr	r3, [r7, #20]
 800df72:	681b      	ldr	r3, [r3, #0]
 800df74:	4a1b      	ldr	r2, [pc, #108]	@ (800dfe4 <UART_SetConfig+0x348>)
 800df76:	4293      	cmp	r3, r2
 800df78:	d142      	bne.n	800e000 <UART_SetConfig+0x364>
 800df7a:	4b16      	ldr	r3, [pc, #88]	@ (800dfd4 <UART_SetConfig+0x338>)
 800df7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800df7e:	f003 0307 	and.w	r3, r3, #7
 800df82:	2b05      	cmp	r3, #5
 800df84:	d838      	bhi.n	800dff8 <UART_SetConfig+0x35c>
 800df86:	a201      	add	r2, pc, #4	@ (adr r2, 800df8c <UART_SetConfig+0x2f0>)
 800df88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df8c:	0800dfa5 	.word	0x0800dfa5
 800df90:	0800dfad 	.word	0x0800dfad
 800df94:	0800dfb5 	.word	0x0800dfb5
 800df98:	0800dfbd 	.word	0x0800dfbd
 800df9c:	0800dfe9 	.word	0x0800dfe9
 800dfa0:	0800dff1 	.word	0x0800dff1
 800dfa4:	2300      	movs	r3, #0
 800dfa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dfaa:	e14a      	b.n	800e242 <UART_SetConfig+0x5a6>
 800dfac:	2304      	movs	r3, #4
 800dfae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dfb2:	e146      	b.n	800e242 <UART_SetConfig+0x5a6>
 800dfb4:	2308      	movs	r3, #8
 800dfb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dfba:	e142      	b.n	800e242 <UART_SetConfig+0x5a6>
 800dfbc:	2310      	movs	r3, #16
 800dfbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dfc2:	e13e      	b.n	800e242 <UART_SetConfig+0x5a6>
 800dfc4:	cfff69f3 	.word	0xcfff69f3
 800dfc8:	58000c00 	.word	0x58000c00
 800dfcc:	11fff4ff 	.word	0x11fff4ff
 800dfd0:	40011000 	.word	0x40011000
 800dfd4:	58024400 	.word	0x58024400
 800dfd8:	40004400 	.word	0x40004400
 800dfdc:	40004800 	.word	0x40004800
 800dfe0:	40004c00 	.word	0x40004c00
 800dfe4:	40005000 	.word	0x40005000
 800dfe8:	2320      	movs	r3, #32
 800dfea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dfee:	e128      	b.n	800e242 <UART_SetConfig+0x5a6>
 800dff0:	2340      	movs	r3, #64	@ 0x40
 800dff2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dff6:	e124      	b.n	800e242 <UART_SetConfig+0x5a6>
 800dff8:	2380      	movs	r3, #128	@ 0x80
 800dffa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dffe:	e120      	b.n	800e242 <UART_SetConfig+0x5a6>
 800e000:	697b      	ldr	r3, [r7, #20]
 800e002:	681b      	ldr	r3, [r3, #0]
 800e004:	4acb      	ldr	r2, [pc, #812]	@ (800e334 <UART_SetConfig+0x698>)
 800e006:	4293      	cmp	r3, r2
 800e008:	d176      	bne.n	800e0f8 <UART_SetConfig+0x45c>
 800e00a:	4bcb      	ldr	r3, [pc, #812]	@ (800e338 <UART_SetConfig+0x69c>)
 800e00c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e00e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e012:	2b28      	cmp	r3, #40	@ 0x28
 800e014:	d86c      	bhi.n	800e0f0 <UART_SetConfig+0x454>
 800e016:	a201      	add	r2, pc, #4	@ (adr r2, 800e01c <UART_SetConfig+0x380>)
 800e018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e01c:	0800e0c1 	.word	0x0800e0c1
 800e020:	0800e0f1 	.word	0x0800e0f1
 800e024:	0800e0f1 	.word	0x0800e0f1
 800e028:	0800e0f1 	.word	0x0800e0f1
 800e02c:	0800e0f1 	.word	0x0800e0f1
 800e030:	0800e0f1 	.word	0x0800e0f1
 800e034:	0800e0f1 	.word	0x0800e0f1
 800e038:	0800e0f1 	.word	0x0800e0f1
 800e03c:	0800e0c9 	.word	0x0800e0c9
 800e040:	0800e0f1 	.word	0x0800e0f1
 800e044:	0800e0f1 	.word	0x0800e0f1
 800e048:	0800e0f1 	.word	0x0800e0f1
 800e04c:	0800e0f1 	.word	0x0800e0f1
 800e050:	0800e0f1 	.word	0x0800e0f1
 800e054:	0800e0f1 	.word	0x0800e0f1
 800e058:	0800e0f1 	.word	0x0800e0f1
 800e05c:	0800e0d1 	.word	0x0800e0d1
 800e060:	0800e0f1 	.word	0x0800e0f1
 800e064:	0800e0f1 	.word	0x0800e0f1
 800e068:	0800e0f1 	.word	0x0800e0f1
 800e06c:	0800e0f1 	.word	0x0800e0f1
 800e070:	0800e0f1 	.word	0x0800e0f1
 800e074:	0800e0f1 	.word	0x0800e0f1
 800e078:	0800e0f1 	.word	0x0800e0f1
 800e07c:	0800e0d9 	.word	0x0800e0d9
 800e080:	0800e0f1 	.word	0x0800e0f1
 800e084:	0800e0f1 	.word	0x0800e0f1
 800e088:	0800e0f1 	.word	0x0800e0f1
 800e08c:	0800e0f1 	.word	0x0800e0f1
 800e090:	0800e0f1 	.word	0x0800e0f1
 800e094:	0800e0f1 	.word	0x0800e0f1
 800e098:	0800e0f1 	.word	0x0800e0f1
 800e09c:	0800e0e1 	.word	0x0800e0e1
 800e0a0:	0800e0f1 	.word	0x0800e0f1
 800e0a4:	0800e0f1 	.word	0x0800e0f1
 800e0a8:	0800e0f1 	.word	0x0800e0f1
 800e0ac:	0800e0f1 	.word	0x0800e0f1
 800e0b0:	0800e0f1 	.word	0x0800e0f1
 800e0b4:	0800e0f1 	.word	0x0800e0f1
 800e0b8:	0800e0f1 	.word	0x0800e0f1
 800e0bc:	0800e0e9 	.word	0x0800e0e9
 800e0c0:	2301      	movs	r3, #1
 800e0c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e0c6:	e0bc      	b.n	800e242 <UART_SetConfig+0x5a6>
 800e0c8:	2304      	movs	r3, #4
 800e0ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e0ce:	e0b8      	b.n	800e242 <UART_SetConfig+0x5a6>
 800e0d0:	2308      	movs	r3, #8
 800e0d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e0d6:	e0b4      	b.n	800e242 <UART_SetConfig+0x5a6>
 800e0d8:	2310      	movs	r3, #16
 800e0da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e0de:	e0b0      	b.n	800e242 <UART_SetConfig+0x5a6>
 800e0e0:	2320      	movs	r3, #32
 800e0e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e0e6:	e0ac      	b.n	800e242 <UART_SetConfig+0x5a6>
 800e0e8:	2340      	movs	r3, #64	@ 0x40
 800e0ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e0ee:	e0a8      	b.n	800e242 <UART_SetConfig+0x5a6>
 800e0f0:	2380      	movs	r3, #128	@ 0x80
 800e0f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e0f6:	e0a4      	b.n	800e242 <UART_SetConfig+0x5a6>
 800e0f8:	697b      	ldr	r3, [r7, #20]
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	4a8f      	ldr	r2, [pc, #572]	@ (800e33c <UART_SetConfig+0x6a0>)
 800e0fe:	4293      	cmp	r3, r2
 800e100:	d130      	bne.n	800e164 <UART_SetConfig+0x4c8>
 800e102:	4b8d      	ldr	r3, [pc, #564]	@ (800e338 <UART_SetConfig+0x69c>)
 800e104:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e106:	f003 0307 	and.w	r3, r3, #7
 800e10a:	2b05      	cmp	r3, #5
 800e10c:	d826      	bhi.n	800e15c <UART_SetConfig+0x4c0>
 800e10e:	a201      	add	r2, pc, #4	@ (adr r2, 800e114 <UART_SetConfig+0x478>)
 800e110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e114:	0800e12d 	.word	0x0800e12d
 800e118:	0800e135 	.word	0x0800e135
 800e11c:	0800e13d 	.word	0x0800e13d
 800e120:	0800e145 	.word	0x0800e145
 800e124:	0800e14d 	.word	0x0800e14d
 800e128:	0800e155 	.word	0x0800e155
 800e12c:	2300      	movs	r3, #0
 800e12e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e132:	e086      	b.n	800e242 <UART_SetConfig+0x5a6>
 800e134:	2304      	movs	r3, #4
 800e136:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e13a:	e082      	b.n	800e242 <UART_SetConfig+0x5a6>
 800e13c:	2308      	movs	r3, #8
 800e13e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e142:	e07e      	b.n	800e242 <UART_SetConfig+0x5a6>
 800e144:	2310      	movs	r3, #16
 800e146:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e14a:	e07a      	b.n	800e242 <UART_SetConfig+0x5a6>
 800e14c:	2320      	movs	r3, #32
 800e14e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e152:	e076      	b.n	800e242 <UART_SetConfig+0x5a6>
 800e154:	2340      	movs	r3, #64	@ 0x40
 800e156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e15a:	e072      	b.n	800e242 <UART_SetConfig+0x5a6>
 800e15c:	2380      	movs	r3, #128	@ 0x80
 800e15e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e162:	e06e      	b.n	800e242 <UART_SetConfig+0x5a6>
 800e164:	697b      	ldr	r3, [r7, #20]
 800e166:	681b      	ldr	r3, [r3, #0]
 800e168:	4a75      	ldr	r2, [pc, #468]	@ (800e340 <UART_SetConfig+0x6a4>)
 800e16a:	4293      	cmp	r3, r2
 800e16c:	d130      	bne.n	800e1d0 <UART_SetConfig+0x534>
 800e16e:	4b72      	ldr	r3, [pc, #456]	@ (800e338 <UART_SetConfig+0x69c>)
 800e170:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e172:	f003 0307 	and.w	r3, r3, #7
 800e176:	2b05      	cmp	r3, #5
 800e178:	d826      	bhi.n	800e1c8 <UART_SetConfig+0x52c>
 800e17a:	a201      	add	r2, pc, #4	@ (adr r2, 800e180 <UART_SetConfig+0x4e4>)
 800e17c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e180:	0800e199 	.word	0x0800e199
 800e184:	0800e1a1 	.word	0x0800e1a1
 800e188:	0800e1a9 	.word	0x0800e1a9
 800e18c:	0800e1b1 	.word	0x0800e1b1
 800e190:	0800e1b9 	.word	0x0800e1b9
 800e194:	0800e1c1 	.word	0x0800e1c1
 800e198:	2300      	movs	r3, #0
 800e19a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e19e:	e050      	b.n	800e242 <UART_SetConfig+0x5a6>
 800e1a0:	2304      	movs	r3, #4
 800e1a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e1a6:	e04c      	b.n	800e242 <UART_SetConfig+0x5a6>
 800e1a8:	2308      	movs	r3, #8
 800e1aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e1ae:	e048      	b.n	800e242 <UART_SetConfig+0x5a6>
 800e1b0:	2310      	movs	r3, #16
 800e1b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e1b6:	e044      	b.n	800e242 <UART_SetConfig+0x5a6>
 800e1b8:	2320      	movs	r3, #32
 800e1ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e1be:	e040      	b.n	800e242 <UART_SetConfig+0x5a6>
 800e1c0:	2340      	movs	r3, #64	@ 0x40
 800e1c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e1c6:	e03c      	b.n	800e242 <UART_SetConfig+0x5a6>
 800e1c8:	2380      	movs	r3, #128	@ 0x80
 800e1ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e1ce:	e038      	b.n	800e242 <UART_SetConfig+0x5a6>
 800e1d0:	697b      	ldr	r3, [r7, #20]
 800e1d2:	681b      	ldr	r3, [r3, #0]
 800e1d4:	4a5b      	ldr	r2, [pc, #364]	@ (800e344 <UART_SetConfig+0x6a8>)
 800e1d6:	4293      	cmp	r3, r2
 800e1d8:	d130      	bne.n	800e23c <UART_SetConfig+0x5a0>
 800e1da:	4b57      	ldr	r3, [pc, #348]	@ (800e338 <UART_SetConfig+0x69c>)
 800e1dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e1de:	f003 0307 	and.w	r3, r3, #7
 800e1e2:	2b05      	cmp	r3, #5
 800e1e4:	d826      	bhi.n	800e234 <UART_SetConfig+0x598>
 800e1e6:	a201      	add	r2, pc, #4	@ (adr r2, 800e1ec <UART_SetConfig+0x550>)
 800e1e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1ec:	0800e205 	.word	0x0800e205
 800e1f0:	0800e20d 	.word	0x0800e20d
 800e1f4:	0800e215 	.word	0x0800e215
 800e1f8:	0800e21d 	.word	0x0800e21d
 800e1fc:	0800e225 	.word	0x0800e225
 800e200:	0800e22d 	.word	0x0800e22d
 800e204:	2302      	movs	r3, #2
 800e206:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e20a:	e01a      	b.n	800e242 <UART_SetConfig+0x5a6>
 800e20c:	2304      	movs	r3, #4
 800e20e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e212:	e016      	b.n	800e242 <UART_SetConfig+0x5a6>
 800e214:	2308      	movs	r3, #8
 800e216:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e21a:	e012      	b.n	800e242 <UART_SetConfig+0x5a6>
 800e21c:	2310      	movs	r3, #16
 800e21e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e222:	e00e      	b.n	800e242 <UART_SetConfig+0x5a6>
 800e224:	2320      	movs	r3, #32
 800e226:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e22a:	e00a      	b.n	800e242 <UART_SetConfig+0x5a6>
 800e22c:	2340      	movs	r3, #64	@ 0x40
 800e22e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e232:	e006      	b.n	800e242 <UART_SetConfig+0x5a6>
 800e234:	2380      	movs	r3, #128	@ 0x80
 800e236:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e23a:	e002      	b.n	800e242 <UART_SetConfig+0x5a6>
 800e23c:	2380      	movs	r3, #128	@ 0x80
 800e23e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e242:	697b      	ldr	r3, [r7, #20]
 800e244:	681b      	ldr	r3, [r3, #0]
 800e246:	4a3f      	ldr	r2, [pc, #252]	@ (800e344 <UART_SetConfig+0x6a8>)
 800e248:	4293      	cmp	r3, r2
 800e24a:	f040 80f8 	bne.w	800e43e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e24e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800e252:	2b20      	cmp	r3, #32
 800e254:	dc46      	bgt.n	800e2e4 <UART_SetConfig+0x648>
 800e256:	2b02      	cmp	r3, #2
 800e258:	f2c0 8082 	blt.w	800e360 <UART_SetConfig+0x6c4>
 800e25c:	3b02      	subs	r3, #2
 800e25e:	2b1e      	cmp	r3, #30
 800e260:	d87e      	bhi.n	800e360 <UART_SetConfig+0x6c4>
 800e262:	a201      	add	r2, pc, #4	@ (adr r2, 800e268 <UART_SetConfig+0x5cc>)
 800e264:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e268:	0800e2eb 	.word	0x0800e2eb
 800e26c:	0800e361 	.word	0x0800e361
 800e270:	0800e2f3 	.word	0x0800e2f3
 800e274:	0800e361 	.word	0x0800e361
 800e278:	0800e361 	.word	0x0800e361
 800e27c:	0800e361 	.word	0x0800e361
 800e280:	0800e303 	.word	0x0800e303
 800e284:	0800e361 	.word	0x0800e361
 800e288:	0800e361 	.word	0x0800e361
 800e28c:	0800e361 	.word	0x0800e361
 800e290:	0800e361 	.word	0x0800e361
 800e294:	0800e361 	.word	0x0800e361
 800e298:	0800e361 	.word	0x0800e361
 800e29c:	0800e361 	.word	0x0800e361
 800e2a0:	0800e313 	.word	0x0800e313
 800e2a4:	0800e361 	.word	0x0800e361
 800e2a8:	0800e361 	.word	0x0800e361
 800e2ac:	0800e361 	.word	0x0800e361
 800e2b0:	0800e361 	.word	0x0800e361
 800e2b4:	0800e361 	.word	0x0800e361
 800e2b8:	0800e361 	.word	0x0800e361
 800e2bc:	0800e361 	.word	0x0800e361
 800e2c0:	0800e361 	.word	0x0800e361
 800e2c4:	0800e361 	.word	0x0800e361
 800e2c8:	0800e361 	.word	0x0800e361
 800e2cc:	0800e361 	.word	0x0800e361
 800e2d0:	0800e361 	.word	0x0800e361
 800e2d4:	0800e361 	.word	0x0800e361
 800e2d8:	0800e361 	.word	0x0800e361
 800e2dc:	0800e361 	.word	0x0800e361
 800e2e0:	0800e353 	.word	0x0800e353
 800e2e4:	2b40      	cmp	r3, #64	@ 0x40
 800e2e6:	d037      	beq.n	800e358 <UART_SetConfig+0x6bc>
 800e2e8:	e03a      	b.n	800e360 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800e2ea:	f7fc fe47 	bl	800af7c <HAL_RCCEx_GetD3PCLK1Freq>
 800e2ee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800e2f0:	e03c      	b.n	800e36c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e2f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e2f6:	4618      	mov	r0, r3
 800e2f8:	f7fc fe56 	bl	800afa8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e2fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e300:	e034      	b.n	800e36c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e302:	f107 0318 	add.w	r3, r7, #24
 800e306:	4618      	mov	r0, r3
 800e308:	f7fc ffa2 	bl	800b250 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e30c:	69fb      	ldr	r3, [r7, #28]
 800e30e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e310:	e02c      	b.n	800e36c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e312:	4b09      	ldr	r3, [pc, #36]	@ (800e338 <UART_SetConfig+0x69c>)
 800e314:	681b      	ldr	r3, [r3, #0]
 800e316:	f003 0320 	and.w	r3, r3, #32
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	d016      	beq.n	800e34c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e31e:	4b06      	ldr	r3, [pc, #24]	@ (800e338 <UART_SetConfig+0x69c>)
 800e320:	681b      	ldr	r3, [r3, #0]
 800e322:	08db      	lsrs	r3, r3, #3
 800e324:	f003 0303 	and.w	r3, r3, #3
 800e328:	4a07      	ldr	r2, [pc, #28]	@ (800e348 <UART_SetConfig+0x6ac>)
 800e32a:	fa22 f303 	lsr.w	r3, r2, r3
 800e32e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800e330:	e01c      	b.n	800e36c <UART_SetConfig+0x6d0>
 800e332:	bf00      	nop
 800e334:	40011400 	.word	0x40011400
 800e338:	58024400 	.word	0x58024400
 800e33c:	40007800 	.word	0x40007800
 800e340:	40007c00 	.word	0x40007c00
 800e344:	58000c00 	.word	0x58000c00
 800e348:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800e34c:	4b9d      	ldr	r3, [pc, #628]	@ (800e5c4 <UART_SetConfig+0x928>)
 800e34e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e350:	e00c      	b.n	800e36c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800e352:	4b9d      	ldr	r3, [pc, #628]	@ (800e5c8 <UART_SetConfig+0x92c>)
 800e354:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e356:	e009      	b.n	800e36c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e358:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e35c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e35e:	e005      	b.n	800e36c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800e360:	2300      	movs	r3, #0
 800e362:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800e364:	2301      	movs	r3, #1
 800e366:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800e36a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e36c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e36e:	2b00      	cmp	r3, #0
 800e370:	f000 81de 	beq.w	800e730 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e374:	697b      	ldr	r3, [r7, #20]
 800e376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e378:	4a94      	ldr	r2, [pc, #592]	@ (800e5cc <UART_SetConfig+0x930>)
 800e37a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e37e:	461a      	mov	r2, r3
 800e380:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e382:	fbb3 f3f2 	udiv	r3, r3, r2
 800e386:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e388:	697b      	ldr	r3, [r7, #20]
 800e38a:	685a      	ldr	r2, [r3, #4]
 800e38c:	4613      	mov	r3, r2
 800e38e:	005b      	lsls	r3, r3, #1
 800e390:	4413      	add	r3, r2
 800e392:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e394:	429a      	cmp	r2, r3
 800e396:	d305      	bcc.n	800e3a4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800e398:	697b      	ldr	r3, [r7, #20]
 800e39a:	685b      	ldr	r3, [r3, #4]
 800e39c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e39e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e3a0:	429a      	cmp	r2, r3
 800e3a2:	d903      	bls.n	800e3ac <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800e3a4:	2301      	movs	r3, #1
 800e3a6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800e3aa:	e1c1      	b.n	800e730 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e3ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e3ae:	2200      	movs	r2, #0
 800e3b0:	60bb      	str	r3, [r7, #8]
 800e3b2:	60fa      	str	r2, [r7, #12]
 800e3b4:	697b      	ldr	r3, [r7, #20]
 800e3b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e3b8:	4a84      	ldr	r2, [pc, #528]	@ (800e5cc <UART_SetConfig+0x930>)
 800e3ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e3be:	b29b      	uxth	r3, r3
 800e3c0:	2200      	movs	r2, #0
 800e3c2:	603b      	str	r3, [r7, #0]
 800e3c4:	607a      	str	r2, [r7, #4]
 800e3c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e3ca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800e3ce:	f7f2 f9ab 	bl	8000728 <__aeabi_uldivmod>
 800e3d2:	4602      	mov	r2, r0
 800e3d4:	460b      	mov	r3, r1
 800e3d6:	4610      	mov	r0, r2
 800e3d8:	4619      	mov	r1, r3
 800e3da:	f04f 0200 	mov.w	r2, #0
 800e3de:	f04f 0300 	mov.w	r3, #0
 800e3e2:	020b      	lsls	r3, r1, #8
 800e3e4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800e3e8:	0202      	lsls	r2, r0, #8
 800e3ea:	6979      	ldr	r1, [r7, #20]
 800e3ec:	6849      	ldr	r1, [r1, #4]
 800e3ee:	0849      	lsrs	r1, r1, #1
 800e3f0:	2000      	movs	r0, #0
 800e3f2:	460c      	mov	r4, r1
 800e3f4:	4605      	mov	r5, r0
 800e3f6:	eb12 0804 	adds.w	r8, r2, r4
 800e3fa:	eb43 0905 	adc.w	r9, r3, r5
 800e3fe:	697b      	ldr	r3, [r7, #20]
 800e400:	685b      	ldr	r3, [r3, #4]
 800e402:	2200      	movs	r2, #0
 800e404:	469a      	mov	sl, r3
 800e406:	4693      	mov	fp, r2
 800e408:	4652      	mov	r2, sl
 800e40a:	465b      	mov	r3, fp
 800e40c:	4640      	mov	r0, r8
 800e40e:	4649      	mov	r1, r9
 800e410:	f7f2 f98a 	bl	8000728 <__aeabi_uldivmod>
 800e414:	4602      	mov	r2, r0
 800e416:	460b      	mov	r3, r1
 800e418:	4613      	mov	r3, r2
 800e41a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e41c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e41e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e422:	d308      	bcc.n	800e436 <UART_SetConfig+0x79a>
 800e424:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e426:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e42a:	d204      	bcs.n	800e436 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800e42c:	697b      	ldr	r3, [r7, #20]
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e432:	60da      	str	r2, [r3, #12]
 800e434:	e17c      	b.n	800e730 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800e436:	2301      	movs	r3, #1
 800e438:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800e43c:	e178      	b.n	800e730 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e43e:	697b      	ldr	r3, [r7, #20]
 800e440:	69db      	ldr	r3, [r3, #28]
 800e442:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e446:	f040 80c5 	bne.w	800e5d4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800e44a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800e44e:	2b20      	cmp	r3, #32
 800e450:	dc48      	bgt.n	800e4e4 <UART_SetConfig+0x848>
 800e452:	2b00      	cmp	r3, #0
 800e454:	db7b      	blt.n	800e54e <UART_SetConfig+0x8b2>
 800e456:	2b20      	cmp	r3, #32
 800e458:	d879      	bhi.n	800e54e <UART_SetConfig+0x8b2>
 800e45a:	a201      	add	r2, pc, #4	@ (adr r2, 800e460 <UART_SetConfig+0x7c4>)
 800e45c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e460:	0800e4eb 	.word	0x0800e4eb
 800e464:	0800e4f3 	.word	0x0800e4f3
 800e468:	0800e54f 	.word	0x0800e54f
 800e46c:	0800e54f 	.word	0x0800e54f
 800e470:	0800e4fb 	.word	0x0800e4fb
 800e474:	0800e54f 	.word	0x0800e54f
 800e478:	0800e54f 	.word	0x0800e54f
 800e47c:	0800e54f 	.word	0x0800e54f
 800e480:	0800e50b 	.word	0x0800e50b
 800e484:	0800e54f 	.word	0x0800e54f
 800e488:	0800e54f 	.word	0x0800e54f
 800e48c:	0800e54f 	.word	0x0800e54f
 800e490:	0800e54f 	.word	0x0800e54f
 800e494:	0800e54f 	.word	0x0800e54f
 800e498:	0800e54f 	.word	0x0800e54f
 800e49c:	0800e54f 	.word	0x0800e54f
 800e4a0:	0800e51b 	.word	0x0800e51b
 800e4a4:	0800e54f 	.word	0x0800e54f
 800e4a8:	0800e54f 	.word	0x0800e54f
 800e4ac:	0800e54f 	.word	0x0800e54f
 800e4b0:	0800e54f 	.word	0x0800e54f
 800e4b4:	0800e54f 	.word	0x0800e54f
 800e4b8:	0800e54f 	.word	0x0800e54f
 800e4bc:	0800e54f 	.word	0x0800e54f
 800e4c0:	0800e54f 	.word	0x0800e54f
 800e4c4:	0800e54f 	.word	0x0800e54f
 800e4c8:	0800e54f 	.word	0x0800e54f
 800e4cc:	0800e54f 	.word	0x0800e54f
 800e4d0:	0800e54f 	.word	0x0800e54f
 800e4d4:	0800e54f 	.word	0x0800e54f
 800e4d8:	0800e54f 	.word	0x0800e54f
 800e4dc:	0800e54f 	.word	0x0800e54f
 800e4e0:	0800e541 	.word	0x0800e541
 800e4e4:	2b40      	cmp	r3, #64	@ 0x40
 800e4e6:	d02e      	beq.n	800e546 <UART_SetConfig+0x8aa>
 800e4e8:	e031      	b.n	800e54e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e4ea:	f7fb fb11 	bl	8009b10 <HAL_RCC_GetPCLK1Freq>
 800e4ee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800e4f0:	e033      	b.n	800e55a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e4f2:	f7fb fb23 	bl	8009b3c <HAL_RCC_GetPCLK2Freq>
 800e4f6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800e4f8:	e02f      	b.n	800e55a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e4fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e4fe:	4618      	mov	r0, r3
 800e500:	f7fc fd52 	bl	800afa8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e504:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e506:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e508:	e027      	b.n	800e55a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e50a:	f107 0318 	add.w	r3, r7, #24
 800e50e:	4618      	mov	r0, r3
 800e510:	f7fc fe9e 	bl	800b250 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e514:	69fb      	ldr	r3, [r7, #28]
 800e516:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e518:	e01f      	b.n	800e55a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e51a:	4b2d      	ldr	r3, [pc, #180]	@ (800e5d0 <UART_SetConfig+0x934>)
 800e51c:	681b      	ldr	r3, [r3, #0]
 800e51e:	f003 0320 	and.w	r3, r3, #32
 800e522:	2b00      	cmp	r3, #0
 800e524:	d009      	beq.n	800e53a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e526:	4b2a      	ldr	r3, [pc, #168]	@ (800e5d0 <UART_SetConfig+0x934>)
 800e528:	681b      	ldr	r3, [r3, #0]
 800e52a:	08db      	lsrs	r3, r3, #3
 800e52c:	f003 0303 	and.w	r3, r3, #3
 800e530:	4a24      	ldr	r2, [pc, #144]	@ (800e5c4 <UART_SetConfig+0x928>)
 800e532:	fa22 f303 	lsr.w	r3, r2, r3
 800e536:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800e538:	e00f      	b.n	800e55a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800e53a:	4b22      	ldr	r3, [pc, #136]	@ (800e5c4 <UART_SetConfig+0x928>)
 800e53c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e53e:	e00c      	b.n	800e55a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800e540:	4b21      	ldr	r3, [pc, #132]	@ (800e5c8 <UART_SetConfig+0x92c>)
 800e542:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e544:	e009      	b.n	800e55a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e546:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e54a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e54c:	e005      	b.n	800e55a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800e54e:	2300      	movs	r3, #0
 800e550:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800e552:	2301      	movs	r3, #1
 800e554:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800e558:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e55a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	f000 80e7 	beq.w	800e730 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e562:	697b      	ldr	r3, [r7, #20]
 800e564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e566:	4a19      	ldr	r2, [pc, #100]	@ (800e5cc <UART_SetConfig+0x930>)
 800e568:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e56c:	461a      	mov	r2, r3
 800e56e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e570:	fbb3 f3f2 	udiv	r3, r3, r2
 800e574:	005a      	lsls	r2, r3, #1
 800e576:	697b      	ldr	r3, [r7, #20]
 800e578:	685b      	ldr	r3, [r3, #4]
 800e57a:	085b      	lsrs	r3, r3, #1
 800e57c:	441a      	add	r2, r3
 800e57e:	697b      	ldr	r3, [r7, #20]
 800e580:	685b      	ldr	r3, [r3, #4]
 800e582:	fbb2 f3f3 	udiv	r3, r2, r3
 800e586:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e588:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e58a:	2b0f      	cmp	r3, #15
 800e58c:	d916      	bls.n	800e5bc <UART_SetConfig+0x920>
 800e58e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e590:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e594:	d212      	bcs.n	800e5bc <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e598:	b29b      	uxth	r3, r3
 800e59a:	f023 030f 	bic.w	r3, r3, #15
 800e59e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e5a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5a2:	085b      	lsrs	r3, r3, #1
 800e5a4:	b29b      	uxth	r3, r3
 800e5a6:	f003 0307 	and.w	r3, r3, #7
 800e5aa:	b29a      	uxth	r2, r3
 800e5ac:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e5ae:	4313      	orrs	r3, r2
 800e5b0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800e5b2:	697b      	ldr	r3, [r7, #20]
 800e5b4:	681b      	ldr	r3, [r3, #0]
 800e5b6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800e5b8:	60da      	str	r2, [r3, #12]
 800e5ba:	e0b9      	b.n	800e730 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800e5bc:	2301      	movs	r3, #1
 800e5be:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800e5c2:	e0b5      	b.n	800e730 <UART_SetConfig+0xa94>
 800e5c4:	03d09000 	.word	0x03d09000
 800e5c8:	003d0900 	.word	0x003d0900
 800e5cc:	0801905c 	.word	0x0801905c
 800e5d0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800e5d4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800e5d8:	2b20      	cmp	r3, #32
 800e5da:	dc49      	bgt.n	800e670 <UART_SetConfig+0x9d4>
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	db7c      	blt.n	800e6da <UART_SetConfig+0xa3e>
 800e5e0:	2b20      	cmp	r3, #32
 800e5e2:	d87a      	bhi.n	800e6da <UART_SetConfig+0xa3e>
 800e5e4:	a201      	add	r2, pc, #4	@ (adr r2, 800e5ec <UART_SetConfig+0x950>)
 800e5e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5ea:	bf00      	nop
 800e5ec:	0800e677 	.word	0x0800e677
 800e5f0:	0800e67f 	.word	0x0800e67f
 800e5f4:	0800e6db 	.word	0x0800e6db
 800e5f8:	0800e6db 	.word	0x0800e6db
 800e5fc:	0800e687 	.word	0x0800e687
 800e600:	0800e6db 	.word	0x0800e6db
 800e604:	0800e6db 	.word	0x0800e6db
 800e608:	0800e6db 	.word	0x0800e6db
 800e60c:	0800e697 	.word	0x0800e697
 800e610:	0800e6db 	.word	0x0800e6db
 800e614:	0800e6db 	.word	0x0800e6db
 800e618:	0800e6db 	.word	0x0800e6db
 800e61c:	0800e6db 	.word	0x0800e6db
 800e620:	0800e6db 	.word	0x0800e6db
 800e624:	0800e6db 	.word	0x0800e6db
 800e628:	0800e6db 	.word	0x0800e6db
 800e62c:	0800e6a7 	.word	0x0800e6a7
 800e630:	0800e6db 	.word	0x0800e6db
 800e634:	0800e6db 	.word	0x0800e6db
 800e638:	0800e6db 	.word	0x0800e6db
 800e63c:	0800e6db 	.word	0x0800e6db
 800e640:	0800e6db 	.word	0x0800e6db
 800e644:	0800e6db 	.word	0x0800e6db
 800e648:	0800e6db 	.word	0x0800e6db
 800e64c:	0800e6db 	.word	0x0800e6db
 800e650:	0800e6db 	.word	0x0800e6db
 800e654:	0800e6db 	.word	0x0800e6db
 800e658:	0800e6db 	.word	0x0800e6db
 800e65c:	0800e6db 	.word	0x0800e6db
 800e660:	0800e6db 	.word	0x0800e6db
 800e664:	0800e6db 	.word	0x0800e6db
 800e668:	0800e6db 	.word	0x0800e6db
 800e66c:	0800e6cd 	.word	0x0800e6cd
 800e670:	2b40      	cmp	r3, #64	@ 0x40
 800e672:	d02e      	beq.n	800e6d2 <UART_SetConfig+0xa36>
 800e674:	e031      	b.n	800e6da <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e676:	f7fb fa4b 	bl	8009b10 <HAL_RCC_GetPCLK1Freq>
 800e67a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800e67c:	e033      	b.n	800e6e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e67e:	f7fb fa5d 	bl	8009b3c <HAL_RCC_GetPCLK2Freq>
 800e682:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800e684:	e02f      	b.n	800e6e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e686:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e68a:	4618      	mov	r0, r3
 800e68c:	f7fc fc8c 	bl	800afa8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e690:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e692:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e694:	e027      	b.n	800e6e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e696:	f107 0318 	add.w	r3, r7, #24
 800e69a:	4618      	mov	r0, r3
 800e69c:	f7fc fdd8 	bl	800b250 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e6a0:	69fb      	ldr	r3, [r7, #28]
 800e6a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e6a4:	e01f      	b.n	800e6e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e6a6:	4b2d      	ldr	r3, [pc, #180]	@ (800e75c <UART_SetConfig+0xac0>)
 800e6a8:	681b      	ldr	r3, [r3, #0]
 800e6aa:	f003 0320 	and.w	r3, r3, #32
 800e6ae:	2b00      	cmp	r3, #0
 800e6b0:	d009      	beq.n	800e6c6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e6b2:	4b2a      	ldr	r3, [pc, #168]	@ (800e75c <UART_SetConfig+0xac0>)
 800e6b4:	681b      	ldr	r3, [r3, #0]
 800e6b6:	08db      	lsrs	r3, r3, #3
 800e6b8:	f003 0303 	and.w	r3, r3, #3
 800e6bc:	4a28      	ldr	r2, [pc, #160]	@ (800e760 <UART_SetConfig+0xac4>)
 800e6be:	fa22 f303 	lsr.w	r3, r2, r3
 800e6c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800e6c4:	e00f      	b.n	800e6e6 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800e6c6:	4b26      	ldr	r3, [pc, #152]	@ (800e760 <UART_SetConfig+0xac4>)
 800e6c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e6ca:	e00c      	b.n	800e6e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800e6cc:	4b25      	ldr	r3, [pc, #148]	@ (800e764 <UART_SetConfig+0xac8>)
 800e6ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e6d0:	e009      	b.n	800e6e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e6d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e6d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e6d8:	e005      	b.n	800e6e6 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800e6da:	2300      	movs	r3, #0
 800e6dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800e6de:	2301      	movs	r3, #1
 800e6e0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800e6e4:	bf00      	nop
    }

    if (pclk != 0U)
 800e6e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	d021      	beq.n	800e730 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e6ec:	697b      	ldr	r3, [r7, #20]
 800e6ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e6f0:	4a1d      	ldr	r2, [pc, #116]	@ (800e768 <UART_SetConfig+0xacc>)
 800e6f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e6f6:	461a      	mov	r2, r3
 800e6f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e6fa:	fbb3 f2f2 	udiv	r2, r3, r2
 800e6fe:	697b      	ldr	r3, [r7, #20]
 800e700:	685b      	ldr	r3, [r3, #4]
 800e702:	085b      	lsrs	r3, r3, #1
 800e704:	441a      	add	r2, r3
 800e706:	697b      	ldr	r3, [r7, #20]
 800e708:	685b      	ldr	r3, [r3, #4]
 800e70a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e70e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e712:	2b0f      	cmp	r3, #15
 800e714:	d909      	bls.n	800e72a <UART_SetConfig+0xa8e>
 800e716:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e718:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e71c:	d205      	bcs.n	800e72a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800e71e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e720:	b29a      	uxth	r2, r3
 800e722:	697b      	ldr	r3, [r7, #20]
 800e724:	681b      	ldr	r3, [r3, #0]
 800e726:	60da      	str	r2, [r3, #12]
 800e728:	e002      	b.n	800e730 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800e72a:	2301      	movs	r3, #1
 800e72c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800e730:	697b      	ldr	r3, [r7, #20]
 800e732:	2201      	movs	r2, #1
 800e734:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800e738:	697b      	ldr	r3, [r7, #20]
 800e73a:	2201      	movs	r2, #1
 800e73c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e740:	697b      	ldr	r3, [r7, #20]
 800e742:	2200      	movs	r2, #0
 800e744:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800e746:	697b      	ldr	r3, [r7, #20]
 800e748:	2200      	movs	r2, #0
 800e74a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800e74c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800e750:	4618      	mov	r0, r3
 800e752:	3748      	adds	r7, #72	@ 0x48
 800e754:	46bd      	mov	sp, r7
 800e756:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e75a:	bf00      	nop
 800e75c:	58024400 	.word	0x58024400
 800e760:	03d09000 	.word	0x03d09000
 800e764:	003d0900 	.word	0x003d0900
 800e768:	0801905c 	.word	0x0801905c

0800e76c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e76c:	b480      	push	{r7}
 800e76e:	b083      	sub	sp, #12
 800e770:	af00      	add	r7, sp, #0
 800e772:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e778:	f003 0308 	and.w	r3, r3, #8
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	d00a      	beq.n	800e796 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	681b      	ldr	r3, [r3, #0]
 800e784:	685b      	ldr	r3, [r3, #4]
 800e786:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	681b      	ldr	r3, [r3, #0]
 800e792:	430a      	orrs	r2, r1
 800e794:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e79a:	f003 0301 	and.w	r3, r3, #1
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d00a      	beq.n	800e7b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	681b      	ldr	r3, [r3, #0]
 800e7a6:	685b      	ldr	r3, [r3, #4]
 800e7a8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	681b      	ldr	r3, [r3, #0]
 800e7b4:	430a      	orrs	r2, r1
 800e7b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e7bc:	f003 0302 	and.w	r3, r3, #2
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	d00a      	beq.n	800e7da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	681b      	ldr	r3, [r3, #0]
 800e7c8:	685b      	ldr	r3, [r3, #4]
 800e7ca:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	681b      	ldr	r3, [r3, #0]
 800e7d6:	430a      	orrs	r2, r1
 800e7d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e7de:	f003 0304 	and.w	r3, r3, #4
 800e7e2:	2b00      	cmp	r3, #0
 800e7e4:	d00a      	beq.n	800e7fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	681b      	ldr	r3, [r3, #0]
 800e7ea:	685b      	ldr	r3, [r3, #4]
 800e7ec:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	681b      	ldr	r3, [r3, #0]
 800e7f8:	430a      	orrs	r2, r1
 800e7fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e800:	f003 0310 	and.w	r3, r3, #16
 800e804:	2b00      	cmp	r3, #0
 800e806:	d00a      	beq.n	800e81e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	681b      	ldr	r3, [r3, #0]
 800e80c:	689b      	ldr	r3, [r3, #8]
 800e80e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	681b      	ldr	r3, [r3, #0]
 800e81a:	430a      	orrs	r2, r1
 800e81c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e822:	f003 0320 	and.w	r3, r3, #32
 800e826:	2b00      	cmp	r3, #0
 800e828:	d00a      	beq.n	800e840 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	681b      	ldr	r3, [r3, #0]
 800e82e:	689b      	ldr	r3, [r3, #8]
 800e830:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	681b      	ldr	r3, [r3, #0]
 800e83c:	430a      	orrs	r2, r1
 800e83e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e844:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e848:	2b00      	cmp	r3, #0
 800e84a:	d01a      	beq.n	800e882 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	685b      	ldr	r3, [r3, #4]
 800e852:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	681b      	ldr	r3, [r3, #0]
 800e85e:	430a      	orrs	r2, r1
 800e860:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e866:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e86a:	d10a      	bne.n	800e882 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	681b      	ldr	r3, [r3, #0]
 800e870:	685b      	ldr	r3, [r3, #4]
 800e872:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	681b      	ldr	r3, [r3, #0]
 800e87e:	430a      	orrs	r2, r1
 800e880:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e886:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e88a:	2b00      	cmp	r3, #0
 800e88c:	d00a      	beq.n	800e8a4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	685b      	ldr	r3, [r3, #4]
 800e894:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	681b      	ldr	r3, [r3, #0]
 800e8a0:	430a      	orrs	r2, r1
 800e8a2:	605a      	str	r2, [r3, #4]
  }
}
 800e8a4:	bf00      	nop
 800e8a6:	370c      	adds	r7, #12
 800e8a8:	46bd      	mov	sp, r7
 800e8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8ae:	4770      	bx	lr

0800e8b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e8b0:	b580      	push	{r7, lr}
 800e8b2:	b098      	sub	sp, #96	@ 0x60
 800e8b4:	af02      	add	r7, sp, #8
 800e8b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	2200      	movs	r2, #0
 800e8bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e8c0:	f7f5 fc7c 	bl	80041bc <HAL_GetTick>
 800e8c4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	681b      	ldr	r3, [r3, #0]
 800e8ca:	681b      	ldr	r3, [r3, #0]
 800e8cc:	f003 0308 	and.w	r3, r3, #8
 800e8d0:	2b08      	cmp	r3, #8
 800e8d2:	d12f      	bne.n	800e934 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e8d4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800e8d8:	9300      	str	r3, [sp, #0]
 800e8da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e8dc:	2200      	movs	r2, #0
 800e8de:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800e8e2:	6878      	ldr	r0, [r7, #4]
 800e8e4:	f000 f88e 	bl	800ea04 <UART_WaitOnFlagUntilTimeout>
 800e8e8:	4603      	mov	r3, r0
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	d022      	beq.n	800e934 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	681b      	ldr	r3, [r3, #0]
 800e8f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e8f6:	e853 3f00 	ldrex	r3, [r3]
 800e8fa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e8fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e8fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e902:	653b      	str	r3, [r7, #80]	@ 0x50
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	681b      	ldr	r3, [r3, #0]
 800e908:	461a      	mov	r2, r3
 800e90a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e90c:	647b      	str	r3, [r7, #68]	@ 0x44
 800e90e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e910:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e912:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e914:	e841 2300 	strex	r3, r2, [r1]
 800e918:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e91a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e91c:	2b00      	cmp	r3, #0
 800e91e:	d1e6      	bne.n	800e8ee <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	2220      	movs	r2, #32
 800e924:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	2200      	movs	r2, #0
 800e92c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e930:	2303      	movs	r3, #3
 800e932:	e063      	b.n	800e9fc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	681b      	ldr	r3, [r3, #0]
 800e938:	681b      	ldr	r3, [r3, #0]
 800e93a:	f003 0304 	and.w	r3, r3, #4
 800e93e:	2b04      	cmp	r3, #4
 800e940:	d149      	bne.n	800e9d6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e942:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800e946:	9300      	str	r3, [sp, #0]
 800e948:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e94a:	2200      	movs	r2, #0
 800e94c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800e950:	6878      	ldr	r0, [r7, #4]
 800e952:	f000 f857 	bl	800ea04 <UART_WaitOnFlagUntilTimeout>
 800e956:	4603      	mov	r3, r0
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d03c      	beq.n	800e9d6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	681b      	ldr	r3, [r3, #0]
 800e960:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e964:	e853 3f00 	ldrex	r3, [r3]
 800e968:	623b      	str	r3, [r7, #32]
   return(result);
 800e96a:	6a3b      	ldr	r3, [r7, #32]
 800e96c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e970:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	681b      	ldr	r3, [r3, #0]
 800e976:	461a      	mov	r2, r3
 800e978:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e97a:	633b      	str	r3, [r7, #48]	@ 0x30
 800e97c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e97e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e980:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e982:	e841 2300 	strex	r3, r2, [r1]
 800e986:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e988:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	d1e6      	bne.n	800e95c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	681b      	ldr	r3, [r3, #0]
 800e992:	3308      	adds	r3, #8
 800e994:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e996:	693b      	ldr	r3, [r7, #16]
 800e998:	e853 3f00 	ldrex	r3, [r3]
 800e99c:	60fb      	str	r3, [r7, #12]
   return(result);
 800e99e:	68fb      	ldr	r3, [r7, #12]
 800e9a0:	f023 0301 	bic.w	r3, r3, #1
 800e9a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	681b      	ldr	r3, [r3, #0]
 800e9aa:	3308      	adds	r3, #8
 800e9ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e9ae:	61fa      	str	r2, [r7, #28]
 800e9b0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9b2:	69b9      	ldr	r1, [r7, #24]
 800e9b4:	69fa      	ldr	r2, [r7, #28]
 800e9b6:	e841 2300 	strex	r3, r2, [r1]
 800e9ba:	617b      	str	r3, [r7, #20]
   return(result);
 800e9bc:	697b      	ldr	r3, [r7, #20]
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	d1e5      	bne.n	800e98e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	2220      	movs	r2, #32
 800e9c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	2200      	movs	r2, #0
 800e9ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e9d2:	2303      	movs	r3, #3
 800e9d4:	e012      	b.n	800e9fc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	2220      	movs	r2, #32
 800e9da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	2220      	movs	r2, #32
 800e9e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	2200      	movs	r2, #0
 800e9ea:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	2200      	movs	r2, #0
 800e9f0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	2200      	movs	r2, #0
 800e9f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e9fa:	2300      	movs	r3, #0
}
 800e9fc:	4618      	mov	r0, r3
 800e9fe:	3758      	adds	r7, #88	@ 0x58
 800ea00:	46bd      	mov	sp, r7
 800ea02:	bd80      	pop	{r7, pc}

0800ea04 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ea04:	b580      	push	{r7, lr}
 800ea06:	b084      	sub	sp, #16
 800ea08:	af00      	add	r7, sp, #0
 800ea0a:	60f8      	str	r0, [r7, #12]
 800ea0c:	60b9      	str	r1, [r7, #8]
 800ea0e:	603b      	str	r3, [r7, #0]
 800ea10:	4613      	mov	r3, r2
 800ea12:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ea14:	e04f      	b.n	800eab6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ea16:	69bb      	ldr	r3, [r7, #24]
 800ea18:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea1c:	d04b      	beq.n	800eab6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ea1e:	f7f5 fbcd 	bl	80041bc <HAL_GetTick>
 800ea22:	4602      	mov	r2, r0
 800ea24:	683b      	ldr	r3, [r7, #0]
 800ea26:	1ad3      	subs	r3, r2, r3
 800ea28:	69ba      	ldr	r2, [r7, #24]
 800ea2a:	429a      	cmp	r2, r3
 800ea2c:	d302      	bcc.n	800ea34 <UART_WaitOnFlagUntilTimeout+0x30>
 800ea2e:	69bb      	ldr	r3, [r7, #24]
 800ea30:	2b00      	cmp	r3, #0
 800ea32:	d101      	bne.n	800ea38 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ea34:	2303      	movs	r3, #3
 800ea36:	e04e      	b.n	800ead6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ea38:	68fb      	ldr	r3, [r7, #12]
 800ea3a:	681b      	ldr	r3, [r3, #0]
 800ea3c:	681b      	ldr	r3, [r3, #0]
 800ea3e:	f003 0304 	and.w	r3, r3, #4
 800ea42:	2b00      	cmp	r3, #0
 800ea44:	d037      	beq.n	800eab6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ea46:	68bb      	ldr	r3, [r7, #8]
 800ea48:	2b80      	cmp	r3, #128	@ 0x80
 800ea4a:	d034      	beq.n	800eab6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ea4c:	68bb      	ldr	r3, [r7, #8]
 800ea4e:	2b40      	cmp	r3, #64	@ 0x40
 800ea50:	d031      	beq.n	800eab6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ea52:	68fb      	ldr	r3, [r7, #12]
 800ea54:	681b      	ldr	r3, [r3, #0]
 800ea56:	69db      	ldr	r3, [r3, #28]
 800ea58:	f003 0308 	and.w	r3, r3, #8
 800ea5c:	2b08      	cmp	r3, #8
 800ea5e:	d110      	bne.n	800ea82 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ea60:	68fb      	ldr	r3, [r7, #12]
 800ea62:	681b      	ldr	r3, [r3, #0]
 800ea64:	2208      	movs	r2, #8
 800ea66:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ea68:	68f8      	ldr	r0, [r7, #12]
 800ea6a:	f000 f95b 	bl	800ed24 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ea6e:	68fb      	ldr	r3, [r7, #12]
 800ea70:	2208      	movs	r2, #8
 800ea72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ea76:	68fb      	ldr	r3, [r7, #12]
 800ea78:	2200      	movs	r2, #0
 800ea7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800ea7e:	2301      	movs	r3, #1
 800ea80:	e029      	b.n	800ead6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ea82:	68fb      	ldr	r3, [r7, #12]
 800ea84:	681b      	ldr	r3, [r3, #0]
 800ea86:	69db      	ldr	r3, [r3, #28]
 800ea88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ea8c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ea90:	d111      	bne.n	800eab6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ea92:	68fb      	ldr	r3, [r7, #12]
 800ea94:	681b      	ldr	r3, [r3, #0]
 800ea96:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ea9a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ea9c:	68f8      	ldr	r0, [r7, #12]
 800ea9e:	f000 f941 	bl	800ed24 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800eaa2:	68fb      	ldr	r3, [r7, #12]
 800eaa4:	2220      	movs	r2, #32
 800eaa6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800eaaa:	68fb      	ldr	r3, [r7, #12]
 800eaac:	2200      	movs	r2, #0
 800eaae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800eab2:	2303      	movs	r3, #3
 800eab4:	e00f      	b.n	800ead6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800eab6:	68fb      	ldr	r3, [r7, #12]
 800eab8:	681b      	ldr	r3, [r3, #0]
 800eaba:	69da      	ldr	r2, [r3, #28]
 800eabc:	68bb      	ldr	r3, [r7, #8]
 800eabe:	4013      	ands	r3, r2
 800eac0:	68ba      	ldr	r2, [r7, #8]
 800eac2:	429a      	cmp	r2, r3
 800eac4:	bf0c      	ite	eq
 800eac6:	2301      	moveq	r3, #1
 800eac8:	2300      	movne	r3, #0
 800eaca:	b2db      	uxtb	r3, r3
 800eacc:	461a      	mov	r2, r3
 800eace:	79fb      	ldrb	r3, [r7, #7]
 800ead0:	429a      	cmp	r2, r3
 800ead2:	d0a0      	beq.n	800ea16 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ead4:	2300      	movs	r3, #0
}
 800ead6:	4618      	mov	r0, r3
 800ead8:	3710      	adds	r7, #16
 800eada:	46bd      	mov	sp, r7
 800eadc:	bd80      	pop	{r7, pc}
	...

0800eae0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800eae0:	b480      	push	{r7}
 800eae2:	b0a3      	sub	sp, #140	@ 0x8c
 800eae4:	af00      	add	r7, sp, #0
 800eae6:	60f8      	str	r0, [r7, #12]
 800eae8:	60b9      	str	r1, [r7, #8]
 800eaea:	4613      	mov	r3, r2
 800eaec:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800eaee:	68fb      	ldr	r3, [r7, #12]
 800eaf0:	68ba      	ldr	r2, [r7, #8]
 800eaf2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800eaf4:	68fb      	ldr	r3, [r7, #12]
 800eaf6:	88fa      	ldrh	r2, [r7, #6]
 800eaf8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800eafc:	68fb      	ldr	r3, [r7, #12]
 800eafe:	88fa      	ldrh	r2, [r7, #6]
 800eb00:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800eb04:	68fb      	ldr	r3, [r7, #12]
 800eb06:	2200      	movs	r2, #0
 800eb08:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800eb0a:	68fb      	ldr	r3, [r7, #12]
 800eb0c:	689b      	ldr	r3, [r3, #8]
 800eb0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800eb12:	d10e      	bne.n	800eb32 <UART_Start_Receive_IT+0x52>
 800eb14:	68fb      	ldr	r3, [r7, #12]
 800eb16:	691b      	ldr	r3, [r3, #16]
 800eb18:	2b00      	cmp	r3, #0
 800eb1a:	d105      	bne.n	800eb28 <UART_Start_Receive_IT+0x48>
 800eb1c:	68fb      	ldr	r3, [r7, #12]
 800eb1e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800eb22:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800eb26:	e02d      	b.n	800eb84 <UART_Start_Receive_IT+0xa4>
 800eb28:	68fb      	ldr	r3, [r7, #12]
 800eb2a:	22ff      	movs	r2, #255	@ 0xff
 800eb2c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800eb30:	e028      	b.n	800eb84 <UART_Start_Receive_IT+0xa4>
 800eb32:	68fb      	ldr	r3, [r7, #12]
 800eb34:	689b      	ldr	r3, [r3, #8]
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	d10d      	bne.n	800eb56 <UART_Start_Receive_IT+0x76>
 800eb3a:	68fb      	ldr	r3, [r7, #12]
 800eb3c:	691b      	ldr	r3, [r3, #16]
 800eb3e:	2b00      	cmp	r3, #0
 800eb40:	d104      	bne.n	800eb4c <UART_Start_Receive_IT+0x6c>
 800eb42:	68fb      	ldr	r3, [r7, #12]
 800eb44:	22ff      	movs	r2, #255	@ 0xff
 800eb46:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800eb4a:	e01b      	b.n	800eb84 <UART_Start_Receive_IT+0xa4>
 800eb4c:	68fb      	ldr	r3, [r7, #12]
 800eb4e:	227f      	movs	r2, #127	@ 0x7f
 800eb50:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800eb54:	e016      	b.n	800eb84 <UART_Start_Receive_IT+0xa4>
 800eb56:	68fb      	ldr	r3, [r7, #12]
 800eb58:	689b      	ldr	r3, [r3, #8]
 800eb5a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800eb5e:	d10d      	bne.n	800eb7c <UART_Start_Receive_IT+0x9c>
 800eb60:	68fb      	ldr	r3, [r7, #12]
 800eb62:	691b      	ldr	r3, [r3, #16]
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	d104      	bne.n	800eb72 <UART_Start_Receive_IT+0x92>
 800eb68:	68fb      	ldr	r3, [r7, #12]
 800eb6a:	227f      	movs	r2, #127	@ 0x7f
 800eb6c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800eb70:	e008      	b.n	800eb84 <UART_Start_Receive_IT+0xa4>
 800eb72:	68fb      	ldr	r3, [r7, #12]
 800eb74:	223f      	movs	r2, #63	@ 0x3f
 800eb76:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800eb7a:	e003      	b.n	800eb84 <UART_Start_Receive_IT+0xa4>
 800eb7c:	68fb      	ldr	r3, [r7, #12]
 800eb7e:	2200      	movs	r2, #0
 800eb80:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800eb84:	68fb      	ldr	r3, [r7, #12]
 800eb86:	2200      	movs	r2, #0
 800eb88:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800eb8c:	68fb      	ldr	r3, [r7, #12]
 800eb8e:	2222      	movs	r2, #34	@ 0x22
 800eb90:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800eb94:	68fb      	ldr	r3, [r7, #12]
 800eb96:	681b      	ldr	r3, [r3, #0]
 800eb98:	3308      	adds	r3, #8
 800eb9a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb9c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800eb9e:	e853 3f00 	ldrex	r3, [r3]
 800eba2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800eba4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800eba6:	f043 0301 	orr.w	r3, r3, #1
 800ebaa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ebae:	68fb      	ldr	r3, [r7, #12]
 800ebb0:	681b      	ldr	r3, [r3, #0]
 800ebb2:	3308      	adds	r3, #8
 800ebb4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800ebb8:	673a      	str	r2, [r7, #112]	@ 0x70
 800ebba:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ebbc:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800ebbe:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800ebc0:	e841 2300 	strex	r3, r2, [r1]
 800ebc4:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800ebc6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ebc8:	2b00      	cmp	r3, #0
 800ebca:	d1e3      	bne.n	800eb94 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800ebcc:	68fb      	ldr	r3, [r7, #12]
 800ebce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ebd0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ebd4:	d14f      	bne.n	800ec76 <UART_Start_Receive_IT+0x196>
 800ebd6:	68fb      	ldr	r3, [r7, #12]
 800ebd8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ebdc:	88fa      	ldrh	r2, [r7, #6]
 800ebde:	429a      	cmp	r2, r3
 800ebe0:	d349      	bcc.n	800ec76 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ebe2:	68fb      	ldr	r3, [r7, #12]
 800ebe4:	689b      	ldr	r3, [r3, #8]
 800ebe6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ebea:	d107      	bne.n	800ebfc <UART_Start_Receive_IT+0x11c>
 800ebec:	68fb      	ldr	r3, [r7, #12]
 800ebee:	691b      	ldr	r3, [r3, #16]
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	d103      	bne.n	800ebfc <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800ebf4:	68fb      	ldr	r3, [r7, #12]
 800ebf6:	4a47      	ldr	r2, [pc, #284]	@ (800ed14 <UART_Start_Receive_IT+0x234>)
 800ebf8:	675a      	str	r2, [r3, #116]	@ 0x74
 800ebfa:	e002      	b.n	800ec02 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800ebfc:	68fb      	ldr	r3, [r7, #12]
 800ebfe:	4a46      	ldr	r2, [pc, #280]	@ (800ed18 <UART_Start_Receive_IT+0x238>)
 800ec00:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800ec02:	68fb      	ldr	r3, [r7, #12]
 800ec04:	691b      	ldr	r3, [r3, #16]
 800ec06:	2b00      	cmp	r3, #0
 800ec08:	d01a      	beq.n	800ec40 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ec0a:	68fb      	ldr	r3, [r7, #12]
 800ec0c:	681b      	ldr	r3, [r3, #0]
 800ec0e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ec12:	e853 3f00 	ldrex	r3, [r3]
 800ec16:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800ec18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ec1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ec1e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ec22:	68fb      	ldr	r3, [r7, #12]
 800ec24:	681b      	ldr	r3, [r3, #0]
 800ec26:	461a      	mov	r2, r3
 800ec28:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ec2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ec2e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec30:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800ec32:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800ec34:	e841 2300 	strex	r3, r2, [r1]
 800ec38:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800ec3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ec3c:	2b00      	cmp	r3, #0
 800ec3e:	d1e4      	bne.n	800ec0a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ec40:	68fb      	ldr	r3, [r7, #12]
 800ec42:	681b      	ldr	r3, [r3, #0]
 800ec44:	3308      	adds	r3, #8
 800ec46:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ec4a:	e853 3f00 	ldrex	r3, [r3]
 800ec4e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ec50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ec56:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ec58:	68fb      	ldr	r3, [r7, #12]
 800ec5a:	681b      	ldr	r3, [r3, #0]
 800ec5c:	3308      	adds	r3, #8
 800ec5e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800ec60:	64ba      	str	r2, [r7, #72]	@ 0x48
 800ec62:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec64:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ec66:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ec68:	e841 2300 	strex	r3, r2, [r1]
 800ec6c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800ec6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ec70:	2b00      	cmp	r3, #0
 800ec72:	d1e5      	bne.n	800ec40 <UART_Start_Receive_IT+0x160>
 800ec74:	e046      	b.n	800ed04 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ec76:	68fb      	ldr	r3, [r7, #12]
 800ec78:	689b      	ldr	r3, [r3, #8]
 800ec7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ec7e:	d107      	bne.n	800ec90 <UART_Start_Receive_IT+0x1b0>
 800ec80:	68fb      	ldr	r3, [r7, #12]
 800ec82:	691b      	ldr	r3, [r3, #16]
 800ec84:	2b00      	cmp	r3, #0
 800ec86:	d103      	bne.n	800ec90 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800ec88:	68fb      	ldr	r3, [r7, #12]
 800ec8a:	4a24      	ldr	r2, [pc, #144]	@ (800ed1c <UART_Start_Receive_IT+0x23c>)
 800ec8c:	675a      	str	r2, [r3, #116]	@ 0x74
 800ec8e:	e002      	b.n	800ec96 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800ec90:	68fb      	ldr	r3, [r7, #12]
 800ec92:	4a23      	ldr	r2, [pc, #140]	@ (800ed20 <UART_Start_Receive_IT+0x240>)
 800ec94:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800ec96:	68fb      	ldr	r3, [r7, #12]
 800ec98:	691b      	ldr	r3, [r3, #16]
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	d019      	beq.n	800ecd2 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800ec9e:	68fb      	ldr	r3, [r7, #12]
 800eca0:	681b      	ldr	r3, [r3, #0]
 800eca2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eca4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eca6:	e853 3f00 	ldrex	r3, [r3]
 800ecaa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ecac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecae:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800ecb2:	677b      	str	r3, [r7, #116]	@ 0x74
 800ecb4:	68fb      	ldr	r3, [r7, #12]
 800ecb6:	681b      	ldr	r3, [r3, #0]
 800ecb8:	461a      	mov	r2, r3
 800ecba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ecbc:	637b      	str	r3, [r7, #52]	@ 0x34
 800ecbe:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ecc0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ecc2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ecc4:	e841 2300 	strex	r3, r2, [r1]
 800ecc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800ecca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	d1e6      	bne.n	800ec9e <UART_Start_Receive_IT+0x1be>
 800ecd0:	e018      	b.n	800ed04 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ecd2:	68fb      	ldr	r3, [r7, #12]
 800ecd4:	681b      	ldr	r3, [r3, #0]
 800ecd6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ecd8:	697b      	ldr	r3, [r7, #20]
 800ecda:	e853 3f00 	ldrex	r3, [r3]
 800ecde:	613b      	str	r3, [r7, #16]
   return(result);
 800ece0:	693b      	ldr	r3, [r7, #16]
 800ece2:	f043 0320 	orr.w	r3, r3, #32
 800ece6:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ece8:	68fb      	ldr	r3, [r7, #12]
 800ecea:	681b      	ldr	r3, [r3, #0]
 800ecec:	461a      	mov	r2, r3
 800ecee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ecf0:	623b      	str	r3, [r7, #32]
 800ecf2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ecf4:	69f9      	ldr	r1, [r7, #28]
 800ecf6:	6a3a      	ldr	r2, [r7, #32]
 800ecf8:	e841 2300 	strex	r3, r2, [r1]
 800ecfc:	61bb      	str	r3, [r7, #24]
   return(result);
 800ecfe:	69bb      	ldr	r3, [r7, #24]
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	d1e6      	bne.n	800ecd2 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800ed04:	2300      	movs	r3, #0
}
 800ed06:	4618      	mov	r0, r3
 800ed08:	378c      	adds	r7, #140	@ 0x8c
 800ed0a:	46bd      	mov	sp, r7
 800ed0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed10:	4770      	bx	lr
 800ed12:	bf00      	nop
 800ed14:	0800f541 	.word	0x0800f541
 800ed18:	0800f1dd 	.word	0x0800f1dd
 800ed1c:	0800f025 	.word	0x0800f025
 800ed20:	0800ee6d 	.word	0x0800ee6d

0800ed24 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ed24:	b480      	push	{r7}
 800ed26:	b095      	sub	sp, #84	@ 0x54
 800ed28:	af00      	add	r7, sp, #0
 800ed2a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	681b      	ldr	r3, [r3, #0]
 800ed30:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed34:	e853 3f00 	ldrex	r3, [r3]
 800ed38:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ed3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed3c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ed40:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	681b      	ldr	r3, [r3, #0]
 800ed46:	461a      	mov	r2, r3
 800ed48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ed4a:	643b      	str	r3, [r7, #64]	@ 0x40
 800ed4c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed4e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ed50:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ed52:	e841 2300 	strex	r3, r2, [r1]
 800ed56:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ed58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed5a:	2b00      	cmp	r3, #0
 800ed5c:	d1e6      	bne.n	800ed2c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ed5e:	687b      	ldr	r3, [r7, #4]
 800ed60:	681b      	ldr	r3, [r3, #0]
 800ed62:	3308      	adds	r3, #8
 800ed64:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed66:	6a3b      	ldr	r3, [r7, #32]
 800ed68:	e853 3f00 	ldrex	r3, [r3]
 800ed6c:	61fb      	str	r3, [r7, #28]
   return(result);
 800ed6e:	69fa      	ldr	r2, [r7, #28]
 800ed70:	4b1e      	ldr	r3, [pc, #120]	@ (800edec <UART_EndRxTransfer+0xc8>)
 800ed72:	4013      	ands	r3, r2
 800ed74:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	681b      	ldr	r3, [r3, #0]
 800ed7a:	3308      	adds	r3, #8
 800ed7c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ed7e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ed80:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed82:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ed84:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ed86:	e841 2300 	strex	r3, r2, [r1]
 800ed8a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ed8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed8e:	2b00      	cmp	r3, #0
 800ed90:	d1e5      	bne.n	800ed5e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ed92:	687b      	ldr	r3, [r7, #4]
 800ed94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ed96:	2b01      	cmp	r3, #1
 800ed98:	d118      	bne.n	800edcc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	681b      	ldr	r3, [r3, #0]
 800ed9e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eda0:	68fb      	ldr	r3, [r7, #12]
 800eda2:	e853 3f00 	ldrex	r3, [r3]
 800eda6:	60bb      	str	r3, [r7, #8]
   return(result);
 800eda8:	68bb      	ldr	r3, [r7, #8]
 800edaa:	f023 0310 	bic.w	r3, r3, #16
 800edae:	647b      	str	r3, [r7, #68]	@ 0x44
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	681b      	ldr	r3, [r3, #0]
 800edb4:	461a      	mov	r2, r3
 800edb6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800edb8:	61bb      	str	r3, [r7, #24]
 800edba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800edbc:	6979      	ldr	r1, [r7, #20]
 800edbe:	69ba      	ldr	r2, [r7, #24]
 800edc0:	e841 2300 	strex	r3, r2, [r1]
 800edc4:	613b      	str	r3, [r7, #16]
   return(result);
 800edc6:	693b      	ldr	r3, [r7, #16]
 800edc8:	2b00      	cmp	r3, #0
 800edca:	d1e6      	bne.n	800ed9a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	2220      	movs	r2, #32
 800edd0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	2200      	movs	r2, #0
 800edd8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	2200      	movs	r2, #0
 800edde:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800ede0:	bf00      	nop
 800ede2:	3754      	adds	r7, #84	@ 0x54
 800ede4:	46bd      	mov	sp, r7
 800ede6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edea:	4770      	bx	lr
 800edec:	effffffe 	.word	0xeffffffe

0800edf0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800edf0:	b580      	push	{r7, lr}
 800edf2:	b084      	sub	sp, #16
 800edf4:	af00      	add	r7, sp, #0
 800edf6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800edfc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800edfe:	68fb      	ldr	r3, [r7, #12]
 800ee00:	2200      	movs	r2, #0
 800ee02:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ee06:	68f8      	ldr	r0, [r7, #12]
 800ee08:	f7fe ff32 	bl	800dc70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ee0c:	bf00      	nop
 800ee0e:	3710      	adds	r7, #16
 800ee10:	46bd      	mov	sp, r7
 800ee12:	bd80      	pop	{r7, pc}

0800ee14 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ee14:	b580      	push	{r7, lr}
 800ee16:	b088      	sub	sp, #32
 800ee18:	af00      	add	r7, sp, #0
 800ee1a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	681b      	ldr	r3, [r3, #0]
 800ee20:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee22:	68fb      	ldr	r3, [r7, #12]
 800ee24:	e853 3f00 	ldrex	r3, [r3]
 800ee28:	60bb      	str	r3, [r7, #8]
   return(result);
 800ee2a:	68bb      	ldr	r3, [r7, #8]
 800ee2c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ee30:	61fb      	str	r3, [r7, #28]
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	681b      	ldr	r3, [r3, #0]
 800ee36:	461a      	mov	r2, r3
 800ee38:	69fb      	ldr	r3, [r7, #28]
 800ee3a:	61bb      	str	r3, [r7, #24]
 800ee3c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee3e:	6979      	ldr	r1, [r7, #20]
 800ee40:	69ba      	ldr	r2, [r7, #24]
 800ee42:	e841 2300 	strex	r3, r2, [r1]
 800ee46:	613b      	str	r3, [r7, #16]
   return(result);
 800ee48:	693b      	ldr	r3, [r7, #16]
 800ee4a:	2b00      	cmp	r3, #0
 800ee4c:	d1e6      	bne.n	800ee1c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	2220      	movs	r2, #32
 800ee52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	2200      	movs	r2, #0
 800ee5a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ee5c:	6878      	ldr	r0, [r7, #4]
 800ee5e:	f7fe fefd 	bl	800dc5c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ee62:	bf00      	nop
 800ee64:	3720      	adds	r7, #32
 800ee66:	46bd      	mov	sp, r7
 800ee68:	bd80      	pop	{r7, pc}
	...

0800ee6c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800ee6c:	b580      	push	{r7, lr}
 800ee6e:	b09c      	sub	sp, #112	@ 0x70
 800ee70:	af00      	add	r7, sp, #0
 800ee72:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ee7a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ee84:	2b22      	cmp	r3, #34	@ 0x22
 800ee86:	f040 80be 	bne.w	800f006 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	681b      	ldr	r3, [r3, #0]
 800ee8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ee90:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800ee94:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800ee98:	b2d9      	uxtb	r1, r3
 800ee9a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800ee9e:	b2da      	uxtb	r2, r3
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eea4:	400a      	ands	r2, r1
 800eea6:	b2d2      	uxtb	r2, r2
 800eea8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800eeaa:	687b      	ldr	r3, [r7, #4]
 800eeac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eeae:	1c5a      	adds	r2, r3, #1
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800eeba:	b29b      	uxth	r3, r3
 800eebc:	3b01      	subs	r3, #1
 800eebe:	b29a      	uxth	r2, r3
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800eecc:	b29b      	uxth	r3, r3
 800eece:	2b00      	cmp	r3, #0
 800eed0:	f040 80a1 	bne.w	800f016 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	681b      	ldr	r3, [r3, #0]
 800eed8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eeda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800eedc:	e853 3f00 	ldrex	r3, [r3]
 800eee0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800eee2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800eee4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800eee8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	681b      	ldr	r3, [r3, #0]
 800eeee:	461a      	mov	r2, r3
 800eef0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800eef2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800eef4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eef6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800eef8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800eefa:	e841 2300 	strex	r3, r2, [r1]
 800eefe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ef00:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ef02:	2b00      	cmp	r3, #0
 800ef04:	d1e6      	bne.n	800eed4 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	681b      	ldr	r3, [r3, #0]
 800ef0a:	3308      	adds	r3, #8
 800ef0c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef10:	e853 3f00 	ldrex	r3, [r3]
 800ef14:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ef16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ef18:	f023 0301 	bic.w	r3, r3, #1
 800ef1c:	667b      	str	r3, [r7, #100]	@ 0x64
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	681b      	ldr	r3, [r3, #0]
 800ef22:	3308      	adds	r3, #8
 800ef24:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ef26:	647a      	str	r2, [r7, #68]	@ 0x44
 800ef28:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef2a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ef2c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ef2e:	e841 2300 	strex	r3, r2, [r1]
 800ef32:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ef34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d1e5      	bne.n	800ef06 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	2220      	movs	r2, #32
 800ef3e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ef42:	687b      	ldr	r3, [r7, #4]
 800ef44:	2200      	movs	r2, #0
 800ef46:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	2200      	movs	r2, #0
 800ef4c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	681b      	ldr	r3, [r3, #0]
 800ef52:	4a33      	ldr	r2, [pc, #204]	@ (800f020 <UART_RxISR_8BIT+0x1b4>)
 800ef54:	4293      	cmp	r3, r2
 800ef56:	d01f      	beq.n	800ef98 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	681b      	ldr	r3, [r3, #0]
 800ef5c:	685b      	ldr	r3, [r3, #4]
 800ef5e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	d018      	beq.n	800ef98 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	681b      	ldr	r3, [r3, #0]
 800ef6a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef6e:	e853 3f00 	ldrex	r3, [r3]
 800ef72:	623b      	str	r3, [r7, #32]
   return(result);
 800ef74:	6a3b      	ldr	r3, [r7, #32]
 800ef76:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ef7a:	663b      	str	r3, [r7, #96]	@ 0x60
 800ef7c:	687b      	ldr	r3, [r7, #4]
 800ef7e:	681b      	ldr	r3, [r3, #0]
 800ef80:	461a      	mov	r2, r3
 800ef82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ef84:	633b      	str	r3, [r7, #48]	@ 0x30
 800ef86:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef88:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ef8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ef8c:	e841 2300 	strex	r3, r2, [r1]
 800ef90:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ef92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef94:	2b00      	cmp	r3, #0
 800ef96:	d1e6      	bne.n	800ef66 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ef9c:	2b01      	cmp	r3, #1
 800ef9e:	d12e      	bne.n	800effe <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	2200      	movs	r2, #0
 800efa4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	681b      	ldr	r3, [r3, #0]
 800efaa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800efac:	693b      	ldr	r3, [r7, #16]
 800efae:	e853 3f00 	ldrex	r3, [r3]
 800efb2:	60fb      	str	r3, [r7, #12]
   return(result);
 800efb4:	68fb      	ldr	r3, [r7, #12]
 800efb6:	f023 0310 	bic.w	r3, r3, #16
 800efba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	681b      	ldr	r3, [r3, #0]
 800efc0:	461a      	mov	r2, r3
 800efc2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800efc4:	61fb      	str	r3, [r7, #28]
 800efc6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800efc8:	69b9      	ldr	r1, [r7, #24]
 800efca:	69fa      	ldr	r2, [r7, #28]
 800efcc:	e841 2300 	strex	r3, r2, [r1]
 800efd0:	617b      	str	r3, [r7, #20]
   return(result);
 800efd2:	697b      	ldr	r3, [r7, #20]
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	d1e6      	bne.n	800efa6 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	681b      	ldr	r3, [r3, #0]
 800efdc:	69db      	ldr	r3, [r3, #28]
 800efde:	f003 0310 	and.w	r3, r3, #16
 800efe2:	2b10      	cmp	r3, #16
 800efe4:	d103      	bne.n	800efee <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	681b      	ldr	r3, [r3, #0]
 800efea:	2210      	movs	r2, #16
 800efec:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800eff4:	4619      	mov	r1, r3
 800eff6:	6878      	ldr	r0, [r7, #4]
 800eff8:	f7fe fe44 	bl	800dc84 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800effc:	e00b      	b.n	800f016 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800effe:	6878      	ldr	r0, [r7, #4]
 800f000:	f7f2 fc1c 	bl	800183c <HAL_UART_RxCpltCallback>
}
 800f004:	e007      	b.n	800f016 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	681b      	ldr	r3, [r3, #0]
 800f00a:	699a      	ldr	r2, [r3, #24]
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	681b      	ldr	r3, [r3, #0]
 800f010:	f042 0208 	orr.w	r2, r2, #8
 800f014:	619a      	str	r2, [r3, #24]
}
 800f016:	bf00      	nop
 800f018:	3770      	adds	r7, #112	@ 0x70
 800f01a:	46bd      	mov	sp, r7
 800f01c:	bd80      	pop	{r7, pc}
 800f01e:	bf00      	nop
 800f020:	58000c00 	.word	0x58000c00

0800f024 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800f024:	b580      	push	{r7, lr}
 800f026:	b09c      	sub	sp, #112	@ 0x70
 800f028:	af00      	add	r7, sp, #0
 800f02a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800f032:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f03c:	2b22      	cmp	r3, #34	@ 0x22
 800f03e:	f040 80be 	bne.w	800f1be <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	681b      	ldr	r3, [r3, #0]
 800f046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f048:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f050:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800f052:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800f056:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800f05a:	4013      	ands	r3, r2
 800f05c:	b29a      	uxth	r2, r3
 800f05e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f060:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f066:	1c9a      	adds	r2, r3, #2
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800f06c:	687b      	ldr	r3, [r7, #4]
 800f06e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f072:	b29b      	uxth	r3, r3
 800f074:	3b01      	subs	r3, #1
 800f076:	b29a      	uxth	r2, r3
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f084:	b29b      	uxth	r3, r3
 800f086:	2b00      	cmp	r3, #0
 800f088:	f040 80a1 	bne.w	800f1ce <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	681b      	ldr	r3, [r3, #0]
 800f090:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f092:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f094:	e853 3f00 	ldrex	r3, [r3]
 800f098:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800f09a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f09c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f0a0:	667b      	str	r3, [r7, #100]	@ 0x64
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	681b      	ldr	r3, [r3, #0]
 800f0a6:	461a      	mov	r2, r3
 800f0a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f0aa:	657b      	str	r3, [r7, #84]	@ 0x54
 800f0ac:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f0ae:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f0b0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f0b2:	e841 2300 	strex	r3, r2, [r1]
 800f0b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800f0b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f0ba:	2b00      	cmp	r3, #0
 800f0bc:	d1e6      	bne.n	800f08c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	681b      	ldr	r3, [r3, #0]
 800f0c2:	3308      	adds	r3, #8
 800f0c4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f0c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f0c8:	e853 3f00 	ldrex	r3, [r3]
 800f0cc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f0ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0d0:	f023 0301 	bic.w	r3, r3, #1
 800f0d4:	663b      	str	r3, [r7, #96]	@ 0x60
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	681b      	ldr	r3, [r3, #0]
 800f0da:	3308      	adds	r3, #8
 800f0dc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800f0de:	643a      	str	r2, [r7, #64]	@ 0x40
 800f0e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f0e2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f0e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f0e6:	e841 2300 	strex	r3, r2, [r1]
 800f0ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f0ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f0ee:	2b00      	cmp	r3, #0
 800f0f0:	d1e5      	bne.n	800f0be <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f0f2:	687b      	ldr	r3, [r7, #4]
 800f0f4:	2220      	movs	r2, #32
 800f0f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	2200      	movs	r2, #0
 800f0fe:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	2200      	movs	r2, #0
 800f104:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	681b      	ldr	r3, [r3, #0]
 800f10a:	4a33      	ldr	r2, [pc, #204]	@ (800f1d8 <UART_RxISR_16BIT+0x1b4>)
 800f10c:	4293      	cmp	r3, r2
 800f10e:	d01f      	beq.n	800f150 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	681b      	ldr	r3, [r3, #0]
 800f114:	685b      	ldr	r3, [r3, #4]
 800f116:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f11a:	2b00      	cmp	r3, #0
 800f11c:	d018      	beq.n	800f150 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	681b      	ldr	r3, [r3, #0]
 800f122:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f124:	6a3b      	ldr	r3, [r7, #32]
 800f126:	e853 3f00 	ldrex	r3, [r3]
 800f12a:	61fb      	str	r3, [r7, #28]
   return(result);
 800f12c:	69fb      	ldr	r3, [r7, #28]
 800f12e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800f132:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f134:	687b      	ldr	r3, [r7, #4]
 800f136:	681b      	ldr	r3, [r3, #0]
 800f138:	461a      	mov	r2, r3
 800f13a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f13c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f13e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f140:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f142:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f144:	e841 2300 	strex	r3, r2, [r1]
 800f148:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f14a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f14c:	2b00      	cmp	r3, #0
 800f14e:	d1e6      	bne.n	800f11e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f150:	687b      	ldr	r3, [r7, #4]
 800f152:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f154:	2b01      	cmp	r3, #1
 800f156:	d12e      	bne.n	800f1b6 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	2200      	movs	r2, #0
 800f15c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f15e:	687b      	ldr	r3, [r7, #4]
 800f160:	681b      	ldr	r3, [r3, #0]
 800f162:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f164:	68fb      	ldr	r3, [r7, #12]
 800f166:	e853 3f00 	ldrex	r3, [r3]
 800f16a:	60bb      	str	r3, [r7, #8]
   return(result);
 800f16c:	68bb      	ldr	r3, [r7, #8]
 800f16e:	f023 0310 	bic.w	r3, r3, #16
 800f172:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	681b      	ldr	r3, [r3, #0]
 800f178:	461a      	mov	r2, r3
 800f17a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f17c:	61bb      	str	r3, [r7, #24]
 800f17e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f180:	6979      	ldr	r1, [r7, #20]
 800f182:	69ba      	ldr	r2, [r7, #24]
 800f184:	e841 2300 	strex	r3, r2, [r1]
 800f188:	613b      	str	r3, [r7, #16]
   return(result);
 800f18a:	693b      	ldr	r3, [r7, #16]
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d1e6      	bne.n	800f15e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	681b      	ldr	r3, [r3, #0]
 800f194:	69db      	ldr	r3, [r3, #28]
 800f196:	f003 0310 	and.w	r3, r3, #16
 800f19a:	2b10      	cmp	r3, #16
 800f19c:	d103      	bne.n	800f1a6 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	2210      	movs	r2, #16
 800f1a4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f1ac:	4619      	mov	r1, r3
 800f1ae:	6878      	ldr	r0, [r7, #4]
 800f1b0:	f7fe fd68 	bl	800dc84 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f1b4:	e00b      	b.n	800f1ce <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800f1b6:	6878      	ldr	r0, [r7, #4]
 800f1b8:	f7f2 fb40 	bl	800183c <HAL_UART_RxCpltCallback>
}
 800f1bc:	e007      	b.n	800f1ce <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f1be:	687b      	ldr	r3, [r7, #4]
 800f1c0:	681b      	ldr	r3, [r3, #0]
 800f1c2:	699a      	ldr	r2, [r3, #24]
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	681b      	ldr	r3, [r3, #0]
 800f1c8:	f042 0208 	orr.w	r2, r2, #8
 800f1cc:	619a      	str	r2, [r3, #24]
}
 800f1ce:	bf00      	nop
 800f1d0:	3770      	adds	r7, #112	@ 0x70
 800f1d2:	46bd      	mov	sp, r7
 800f1d4:	bd80      	pop	{r7, pc}
 800f1d6:	bf00      	nop
 800f1d8:	58000c00 	.word	0x58000c00

0800f1dc <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800f1dc:	b580      	push	{r7, lr}
 800f1de:	b0ac      	sub	sp, #176	@ 0xb0
 800f1e0:	af00      	add	r7, sp, #0
 800f1e2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800f1e4:	687b      	ldr	r3, [r7, #4]
 800f1e6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800f1ea:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	681b      	ldr	r3, [r3, #0]
 800f1f2:	69db      	ldr	r3, [r3, #28]
 800f1f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	681b      	ldr	r3, [r3, #0]
 800f1fc:	681b      	ldr	r3, [r3, #0]
 800f1fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	681b      	ldr	r3, [r3, #0]
 800f206:	689b      	ldr	r3, [r3, #8]
 800f208:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f212:	2b22      	cmp	r3, #34	@ 0x22
 800f214:	f040 8181 	bne.w	800f51a <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800f21e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800f222:	e124      	b.n	800f46e <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	681b      	ldr	r3, [r3, #0]
 800f228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f22a:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800f22e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800f232:	b2d9      	uxtb	r1, r3
 800f234:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800f238:	b2da      	uxtb	r2, r3
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f23e:	400a      	ands	r2, r1
 800f240:	b2d2      	uxtb	r2, r2
 800f242:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f248:	1c5a      	adds	r2, r3, #1
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f254:	b29b      	uxth	r3, r3
 800f256:	3b01      	subs	r3, #1
 800f258:	b29a      	uxth	r2, r3
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	681b      	ldr	r3, [r3, #0]
 800f264:	69db      	ldr	r3, [r3, #28]
 800f266:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800f26a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f26e:	f003 0307 	and.w	r3, r3, #7
 800f272:	2b00      	cmp	r3, #0
 800f274:	d053      	beq.n	800f31e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f276:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f27a:	f003 0301 	and.w	r3, r3, #1
 800f27e:	2b00      	cmp	r3, #0
 800f280:	d011      	beq.n	800f2a6 <UART_RxISR_8BIT_FIFOEN+0xca>
 800f282:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f286:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	d00b      	beq.n	800f2a6 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f28e:	687b      	ldr	r3, [r7, #4]
 800f290:	681b      	ldr	r3, [r3, #0]
 800f292:	2201      	movs	r2, #1
 800f294:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f29c:	f043 0201 	orr.w	r2, r3, #1
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f2a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f2aa:	f003 0302 	and.w	r3, r3, #2
 800f2ae:	2b00      	cmp	r3, #0
 800f2b0:	d011      	beq.n	800f2d6 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800f2b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f2b6:	f003 0301 	and.w	r3, r3, #1
 800f2ba:	2b00      	cmp	r3, #0
 800f2bc:	d00b      	beq.n	800f2d6 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	681b      	ldr	r3, [r3, #0]
 800f2c2:	2202      	movs	r2, #2
 800f2c4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f2cc:	f043 0204 	orr.w	r2, r3, #4
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f2d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f2da:	f003 0304 	and.w	r3, r3, #4
 800f2de:	2b00      	cmp	r3, #0
 800f2e0:	d011      	beq.n	800f306 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800f2e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f2e6:	f003 0301 	and.w	r3, r3, #1
 800f2ea:	2b00      	cmp	r3, #0
 800f2ec:	d00b      	beq.n	800f306 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	681b      	ldr	r3, [r3, #0]
 800f2f2:	2204      	movs	r2, #4
 800f2f4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f2fc:	f043 0202 	orr.w	r2, r3, #2
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f306:	687b      	ldr	r3, [r7, #4]
 800f308:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f30c:	2b00      	cmp	r3, #0
 800f30e:	d006      	beq.n	800f31e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f310:	6878      	ldr	r0, [r7, #4]
 800f312:	f7fe fcad 	bl	800dc70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f316:	687b      	ldr	r3, [r7, #4]
 800f318:	2200      	movs	r2, #0
 800f31a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f324:	b29b      	uxth	r3, r3
 800f326:	2b00      	cmp	r3, #0
 800f328:	f040 80a1 	bne.w	800f46e <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	681b      	ldr	r3, [r3, #0]
 800f330:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f332:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f334:	e853 3f00 	ldrex	r3, [r3]
 800f338:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800f33a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f33c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f340:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	681b      	ldr	r3, [r3, #0]
 800f348:	461a      	mov	r2, r3
 800f34a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f34e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f350:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f352:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800f354:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800f356:	e841 2300 	strex	r3, r2, [r1]
 800f35a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800f35c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f35e:	2b00      	cmp	r3, #0
 800f360:	d1e4      	bne.n	800f32c <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	681b      	ldr	r3, [r3, #0]
 800f366:	3308      	adds	r3, #8
 800f368:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f36a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f36c:	e853 3f00 	ldrex	r3, [r3]
 800f370:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800f372:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f374:	4b6f      	ldr	r3, [pc, #444]	@ (800f534 <UART_RxISR_8BIT_FIFOEN+0x358>)
 800f376:	4013      	ands	r3, r2
 800f378:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	681b      	ldr	r3, [r3, #0]
 800f380:	3308      	adds	r3, #8
 800f382:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800f386:	66ba      	str	r2, [r7, #104]	@ 0x68
 800f388:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f38a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800f38c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800f38e:	e841 2300 	strex	r3, r2, [r1]
 800f392:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800f394:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f396:	2b00      	cmp	r3, #0
 800f398:	d1e3      	bne.n	800f362 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	2220      	movs	r2, #32
 800f39e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	2200      	movs	r2, #0
 800f3a6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	2200      	movs	r2, #0
 800f3ac:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	681b      	ldr	r3, [r3, #0]
 800f3b2:	4a61      	ldr	r2, [pc, #388]	@ (800f538 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800f3b4:	4293      	cmp	r3, r2
 800f3b6:	d021      	beq.n	800f3fc <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	681b      	ldr	r3, [r3, #0]
 800f3bc:	685b      	ldr	r3, [r3, #4]
 800f3be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f3c2:	2b00      	cmp	r3, #0
 800f3c4:	d01a      	beq.n	800f3fc <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	681b      	ldr	r3, [r3, #0]
 800f3ca:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f3cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f3ce:	e853 3f00 	ldrex	r3, [r3]
 800f3d2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800f3d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f3d6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800f3da:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	681b      	ldr	r3, [r3, #0]
 800f3e2:	461a      	mov	r2, r3
 800f3e4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800f3e8:	657b      	str	r3, [r7, #84]	@ 0x54
 800f3ea:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f3ec:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f3ee:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f3f0:	e841 2300 	strex	r3, r2, [r1]
 800f3f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800f3f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	d1e4      	bne.n	800f3c6 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f400:	2b01      	cmp	r3, #1
 800f402:	d130      	bne.n	800f466 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	2200      	movs	r2, #0
 800f408:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	681b      	ldr	r3, [r3, #0]
 800f40e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f410:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f412:	e853 3f00 	ldrex	r3, [r3]
 800f416:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f41a:	f023 0310 	bic.w	r3, r3, #16
 800f41e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	681b      	ldr	r3, [r3, #0]
 800f426:	461a      	mov	r2, r3
 800f428:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f42c:	643b      	str	r3, [r7, #64]	@ 0x40
 800f42e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f430:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f432:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f434:	e841 2300 	strex	r3, r2, [r1]
 800f438:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f43a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f43c:	2b00      	cmp	r3, #0
 800f43e:	d1e4      	bne.n	800f40a <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800f440:	687b      	ldr	r3, [r7, #4]
 800f442:	681b      	ldr	r3, [r3, #0]
 800f444:	69db      	ldr	r3, [r3, #28]
 800f446:	f003 0310 	and.w	r3, r3, #16
 800f44a:	2b10      	cmp	r3, #16
 800f44c:	d103      	bne.n	800f456 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	2210      	movs	r2, #16
 800f454:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f45c:	4619      	mov	r1, r3
 800f45e:	6878      	ldr	r0, [r7, #4]
 800f460:	f7fe fc10 	bl	800dc84 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800f464:	e00e      	b.n	800f484 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 800f466:	6878      	ldr	r0, [r7, #4]
 800f468:	f7f2 f9e8 	bl	800183c <HAL_UART_RxCpltCallback>
        break;
 800f46c:	e00a      	b.n	800f484 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800f46e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800f472:	2b00      	cmp	r3, #0
 800f474:	d006      	beq.n	800f484 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 800f476:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f47a:	f003 0320 	and.w	r3, r3, #32
 800f47e:	2b00      	cmp	r3, #0
 800f480:	f47f aed0 	bne.w	800f224 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f48a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800f48e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f492:	2b00      	cmp	r3, #0
 800f494:	d049      	beq.n	800f52a <UART_RxISR_8BIT_FIFOEN+0x34e>
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800f49c:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800f4a0:	429a      	cmp	r2, r3
 800f4a2:	d242      	bcs.n	800f52a <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	681b      	ldr	r3, [r3, #0]
 800f4a8:	3308      	adds	r3, #8
 800f4aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4ac:	6a3b      	ldr	r3, [r7, #32]
 800f4ae:	e853 3f00 	ldrex	r3, [r3]
 800f4b2:	61fb      	str	r3, [r7, #28]
   return(result);
 800f4b4:	69fb      	ldr	r3, [r7, #28]
 800f4b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f4ba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	681b      	ldr	r3, [r3, #0]
 800f4c2:	3308      	adds	r3, #8
 800f4c4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800f4c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f4ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f4ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f4d0:	e841 2300 	strex	r3, r2, [r1]
 800f4d4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f4d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f4d8:	2b00      	cmp	r3, #0
 800f4da:	d1e3      	bne.n	800f4a4 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	4a17      	ldr	r2, [pc, #92]	@ (800f53c <UART_RxISR_8BIT_FIFOEN+0x360>)
 800f4e0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	681b      	ldr	r3, [r3, #0]
 800f4e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4e8:	68fb      	ldr	r3, [r7, #12]
 800f4ea:	e853 3f00 	ldrex	r3, [r3]
 800f4ee:	60bb      	str	r3, [r7, #8]
   return(result);
 800f4f0:	68bb      	ldr	r3, [r7, #8]
 800f4f2:	f043 0320 	orr.w	r3, r3, #32
 800f4f6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	681b      	ldr	r3, [r3, #0]
 800f4fe:	461a      	mov	r2, r3
 800f500:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f504:	61bb      	str	r3, [r7, #24]
 800f506:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f508:	6979      	ldr	r1, [r7, #20]
 800f50a:	69ba      	ldr	r2, [r7, #24]
 800f50c:	e841 2300 	strex	r3, r2, [r1]
 800f510:	613b      	str	r3, [r7, #16]
   return(result);
 800f512:	693b      	ldr	r3, [r7, #16]
 800f514:	2b00      	cmp	r3, #0
 800f516:	d1e4      	bne.n	800f4e2 <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f518:	e007      	b.n	800f52a <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	681b      	ldr	r3, [r3, #0]
 800f51e:	699a      	ldr	r2, [r3, #24]
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	681b      	ldr	r3, [r3, #0]
 800f524:	f042 0208 	orr.w	r2, r2, #8
 800f528:	619a      	str	r2, [r3, #24]
}
 800f52a:	bf00      	nop
 800f52c:	37b0      	adds	r7, #176	@ 0xb0
 800f52e:	46bd      	mov	sp, r7
 800f530:	bd80      	pop	{r7, pc}
 800f532:	bf00      	nop
 800f534:	effffffe 	.word	0xeffffffe
 800f538:	58000c00 	.word	0x58000c00
 800f53c:	0800ee6d 	.word	0x0800ee6d

0800f540 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800f540:	b580      	push	{r7, lr}
 800f542:	b0ae      	sub	sp, #184	@ 0xb8
 800f544:	af00      	add	r7, sp, #0
 800f546:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800f54e:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	681b      	ldr	r3, [r3, #0]
 800f556:	69db      	ldr	r3, [r3, #28]
 800f558:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	681b      	ldr	r3, [r3, #0]
 800f560:	681b      	ldr	r3, [r3, #0]
 800f562:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	681b      	ldr	r3, [r3, #0]
 800f56a:	689b      	ldr	r3, [r3, #8]
 800f56c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f576:	2b22      	cmp	r3, #34	@ 0x22
 800f578:	f040 8185 	bne.w	800f886 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800f582:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800f586:	e128      	b.n	800f7da <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	681b      	ldr	r3, [r3, #0]
 800f58c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f58e:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f596:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800f59a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800f59e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800f5a2:	4013      	ands	r3, r2
 800f5a4:	b29a      	uxth	r2, r3
 800f5a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f5aa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f5b0:	1c9a      	adds	r2, r3, #2
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f5bc:	b29b      	uxth	r3, r3
 800f5be:	3b01      	subs	r3, #1
 800f5c0:	b29a      	uxth	r2, r3
 800f5c2:	687b      	ldr	r3, [r7, #4]
 800f5c4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	681b      	ldr	r3, [r3, #0]
 800f5cc:	69db      	ldr	r3, [r3, #28]
 800f5ce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800f5d2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f5d6:	f003 0307 	and.w	r3, r3, #7
 800f5da:	2b00      	cmp	r3, #0
 800f5dc:	d053      	beq.n	800f686 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f5de:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f5e2:	f003 0301 	and.w	r3, r3, #1
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	d011      	beq.n	800f60e <UART_RxISR_16BIT_FIFOEN+0xce>
 800f5ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f5ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f5f2:	2b00      	cmp	r3, #0
 800f5f4:	d00b      	beq.n	800f60e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	681b      	ldr	r3, [r3, #0]
 800f5fa:	2201      	movs	r2, #1
 800f5fc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f604:	f043 0201 	orr.w	r2, r3, #1
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f60e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f612:	f003 0302 	and.w	r3, r3, #2
 800f616:	2b00      	cmp	r3, #0
 800f618:	d011      	beq.n	800f63e <UART_RxISR_16BIT_FIFOEN+0xfe>
 800f61a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f61e:	f003 0301 	and.w	r3, r3, #1
 800f622:	2b00      	cmp	r3, #0
 800f624:	d00b      	beq.n	800f63e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	681b      	ldr	r3, [r3, #0]
 800f62a:	2202      	movs	r2, #2
 800f62c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f62e:	687b      	ldr	r3, [r7, #4]
 800f630:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f634:	f043 0204 	orr.w	r2, r3, #4
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f63e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f642:	f003 0304 	and.w	r3, r3, #4
 800f646:	2b00      	cmp	r3, #0
 800f648:	d011      	beq.n	800f66e <UART_RxISR_16BIT_FIFOEN+0x12e>
 800f64a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f64e:	f003 0301 	and.w	r3, r3, #1
 800f652:	2b00      	cmp	r3, #0
 800f654:	d00b      	beq.n	800f66e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	681b      	ldr	r3, [r3, #0]
 800f65a:	2204      	movs	r2, #4
 800f65c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f664:	f043 0202 	orr.w	r2, r3, #2
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f674:	2b00      	cmp	r3, #0
 800f676:	d006      	beq.n	800f686 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f678:	6878      	ldr	r0, [r7, #4]
 800f67a:	f7fe faf9 	bl	800dc70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	2200      	movs	r2, #0
 800f682:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f68c:	b29b      	uxth	r3, r3
 800f68e:	2b00      	cmp	r3, #0
 800f690:	f040 80a3 	bne.w	800f7da <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	681b      	ldr	r3, [r3, #0]
 800f698:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f69a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f69c:	e853 3f00 	ldrex	r3, [r3]
 800f6a0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800f6a2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f6a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f6a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f6ac:	687b      	ldr	r3, [r7, #4]
 800f6ae:	681b      	ldr	r3, [r3, #0]
 800f6b0:	461a      	mov	r2, r3
 800f6b2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f6b6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800f6ba:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6bc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800f6be:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800f6c2:	e841 2300 	strex	r3, r2, [r1]
 800f6c6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800f6c8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f6ca:	2b00      	cmp	r3, #0
 800f6cc:	d1e2      	bne.n	800f694 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	681b      	ldr	r3, [r3, #0]
 800f6d2:	3308      	adds	r3, #8
 800f6d4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f6d8:	e853 3f00 	ldrex	r3, [r3]
 800f6dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800f6de:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800f6e0:	4b6f      	ldr	r3, [pc, #444]	@ (800f8a0 <UART_RxISR_16BIT_FIFOEN+0x360>)
 800f6e2:	4013      	ands	r3, r2
 800f6e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	681b      	ldr	r3, [r3, #0]
 800f6ec:	3308      	adds	r3, #8
 800f6ee:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800f6f2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800f6f4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6f6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800f6f8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800f6fa:	e841 2300 	strex	r3, r2, [r1]
 800f6fe:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800f700:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f702:	2b00      	cmp	r3, #0
 800f704:	d1e3      	bne.n	800f6ce <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	2220      	movs	r2, #32
 800f70a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	2200      	movs	r2, #0
 800f712:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	2200      	movs	r2, #0
 800f718:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	681b      	ldr	r3, [r3, #0]
 800f71e:	4a61      	ldr	r2, [pc, #388]	@ (800f8a4 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800f720:	4293      	cmp	r3, r2
 800f722:	d021      	beq.n	800f768 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	681b      	ldr	r3, [r3, #0]
 800f728:	685b      	ldr	r3, [r3, #4]
 800f72a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f72e:	2b00      	cmp	r3, #0
 800f730:	d01a      	beq.n	800f768 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	681b      	ldr	r3, [r3, #0]
 800f736:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f738:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f73a:	e853 3f00 	ldrex	r3, [r3]
 800f73e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800f740:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f742:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800f746:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	681b      	ldr	r3, [r3, #0]
 800f74e:	461a      	mov	r2, r3
 800f750:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f754:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f756:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f758:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f75a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f75c:	e841 2300 	strex	r3, r2, [r1]
 800f760:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800f762:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f764:	2b00      	cmp	r3, #0
 800f766:	d1e4      	bne.n	800f732 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f76c:	2b01      	cmp	r3, #1
 800f76e:	d130      	bne.n	800f7d2 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	2200      	movs	r2, #0
 800f774:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	681b      	ldr	r3, [r3, #0]
 800f77a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f77c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f77e:	e853 3f00 	ldrex	r3, [r3]
 800f782:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f784:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f786:	f023 0310 	bic.w	r3, r3, #16
 800f78a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	681b      	ldr	r3, [r3, #0]
 800f792:	461a      	mov	r2, r3
 800f794:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800f798:	647b      	str	r3, [r7, #68]	@ 0x44
 800f79a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f79c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f79e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f7a0:	e841 2300 	strex	r3, r2, [r1]
 800f7a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f7a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	d1e4      	bne.n	800f776 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	681b      	ldr	r3, [r3, #0]
 800f7b0:	69db      	ldr	r3, [r3, #28]
 800f7b2:	f003 0310 	and.w	r3, r3, #16
 800f7b6:	2b10      	cmp	r3, #16
 800f7b8:	d103      	bne.n	800f7c2 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f7ba:	687b      	ldr	r3, [r7, #4]
 800f7bc:	681b      	ldr	r3, [r3, #0]
 800f7be:	2210      	movs	r2, #16
 800f7c0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f7c8:	4619      	mov	r1, r3
 800f7ca:	6878      	ldr	r0, [r7, #4]
 800f7cc:	f7fe fa5a 	bl	800dc84 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800f7d0:	e00e      	b.n	800f7f0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 800f7d2:	6878      	ldr	r0, [r7, #4]
 800f7d4:	f7f2 f832 	bl	800183c <HAL_UART_RxCpltCallback>
        break;
 800f7d8:	e00a      	b.n	800f7f0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800f7da:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800f7de:	2b00      	cmp	r3, #0
 800f7e0:	d006      	beq.n	800f7f0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 800f7e2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f7e6:	f003 0320 	and.w	r3, r3, #32
 800f7ea:	2b00      	cmp	r3, #0
 800f7ec:	f47f aecc 	bne.w	800f588 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f7f6:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800f7fa:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800f7fe:	2b00      	cmp	r3, #0
 800f800:	d049      	beq.n	800f896 <UART_RxISR_16BIT_FIFOEN+0x356>
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800f808:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800f80c:	429a      	cmp	r2, r3
 800f80e:	d242      	bcs.n	800f896 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	681b      	ldr	r3, [r3, #0]
 800f814:	3308      	adds	r3, #8
 800f816:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f81a:	e853 3f00 	ldrex	r3, [r3]
 800f81e:	623b      	str	r3, [r7, #32]
   return(result);
 800f820:	6a3b      	ldr	r3, [r7, #32]
 800f822:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f826:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	681b      	ldr	r3, [r3, #0]
 800f82e:	3308      	adds	r3, #8
 800f830:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800f834:	633a      	str	r2, [r7, #48]	@ 0x30
 800f836:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f838:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f83a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f83c:	e841 2300 	strex	r3, r2, [r1]
 800f840:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f844:	2b00      	cmp	r3, #0
 800f846:	d1e3      	bne.n	800f810 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800f848:	687b      	ldr	r3, [r7, #4]
 800f84a:	4a17      	ldr	r2, [pc, #92]	@ (800f8a8 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800f84c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	681b      	ldr	r3, [r3, #0]
 800f852:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f854:	693b      	ldr	r3, [r7, #16]
 800f856:	e853 3f00 	ldrex	r3, [r3]
 800f85a:	60fb      	str	r3, [r7, #12]
   return(result);
 800f85c:	68fb      	ldr	r3, [r7, #12]
 800f85e:	f043 0320 	orr.w	r3, r3, #32
 800f862:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f866:	687b      	ldr	r3, [r7, #4]
 800f868:	681b      	ldr	r3, [r3, #0]
 800f86a:	461a      	mov	r2, r3
 800f86c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f870:	61fb      	str	r3, [r7, #28]
 800f872:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f874:	69b9      	ldr	r1, [r7, #24]
 800f876:	69fa      	ldr	r2, [r7, #28]
 800f878:	e841 2300 	strex	r3, r2, [r1]
 800f87c:	617b      	str	r3, [r7, #20]
   return(result);
 800f87e:	697b      	ldr	r3, [r7, #20]
 800f880:	2b00      	cmp	r3, #0
 800f882:	d1e4      	bne.n	800f84e <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f884:	e007      	b.n	800f896 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	681b      	ldr	r3, [r3, #0]
 800f88a:	699a      	ldr	r2, [r3, #24]
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	681b      	ldr	r3, [r3, #0]
 800f890:	f042 0208 	orr.w	r2, r2, #8
 800f894:	619a      	str	r2, [r3, #24]
}
 800f896:	bf00      	nop
 800f898:	37b8      	adds	r7, #184	@ 0xb8
 800f89a:	46bd      	mov	sp, r7
 800f89c:	bd80      	pop	{r7, pc}
 800f89e:	bf00      	nop
 800f8a0:	effffffe 	.word	0xeffffffe
 800f8a4:	58000c00 	.word	0x58000c00
 800f8a8:	0800f025 	.word	0x0800f025

0800f8ac <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800f8ac:	b480      	push	{r7}
 800f8ae:	b083      	sub	sp, #12
 800f8b0:	af00      	add	r7, sp, #0
 800f8b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800f8b4:	bf00      	nop
 800f8b6:	370c      	adds	r7, #12
 800f8b8:	46bd      	mov	sp, r7
 800f8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8be:	4770      	bx	lr

0800f8c0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800f8c0:	b480      	push	{r7}
 800f8c2:	b083      	sub	sp, #12
 800f8c4:	af00      	add	r7, sp, #0
 800f8c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800f8c8:	bf00      	nop
 800f8ca:	370c      	adds	r7, #12
 800f8cc:	46bd      	mov	sp, r7
 800f8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8d2:	4770      	bx	lr

0800f8d4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800f8d4:	b480      	push	{r7}
 800f8d6:	b083      	sub	sp, #12
 800f8d8:	af00      	add	r7, sp, #0
 800f8da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800f8dc:	bf00      	nop
 800f8de:	370c      	adds	r7, #12
 800f8e0:	46bd      	mov	sp, r7
 800f8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8e6:	4770      	bx	lr

0800f8e8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800f8e8:	b480      	push	{r7}
 800f8ea:	b085      	sub	sp, #20
 800f8ec:	af00      	add	r7, sp, #0
 800f8ee:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f8f6:	2b01      	cmp	r3, #1
 800f8f8:	d101      	bne.n	800f8fe <HAL_UARTEx_DisableFifoMode+0x16>
 800f8fa:	2302      	movs	r3, #2
 800f8fc:	e027      	b.n	800f94e <HAL_UARTEx_DisableFifoMode+0x66>
 800f8fe:	687b      	ldr	r3, [r7, #4]
 800f900:	2201      	movs	r2, #1
 800f902:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	2224      	movs	r2, #36	@ 0x24
 800f90a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	681b      	ldr	r3, [r3, #0]
 800f912:	681b      	ldr	r3, [r3, #0]
 800f914:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	681b      	ldr	r3, [r3, #0]
 800f91a:	681a      	ldr	r2, [r3, #0]
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	681b      	ldr	r3, [r3, #0]
 800f920:	f022 0201 	bic.w	r2, r2, #1
 800f924:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800f926:	68fb      	ldr	r3, [r7, #12]
 800f928:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800f92c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	2200      	movs	r2, #0
 800f932:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	681b      	ldr	r3, [r3, #0]
 800f938:	68fa      	ldr	r2, [r7, #12]
 800f93a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f93c:	687b      	ldr	r3, [r7, #4]
 800f93e:	2220      	movs	r2, #32
 800f940:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	2200      	movs	r2, #0
 800f948:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f94c:	2300      	movs	r3, #0
}
 800f94e:	4618      	mov	r0, r3
 800f950:	3714      	adds	r7, #20
 800f952:	46bd      	mov	sp, r7
 800f954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f958:	4770      	bx	lr

0800f95a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f95a:	b580      	push	{r7, lr}
 800f95c:	b084      	sub	sp, #16
 800f95e:	af00      	add	r7, sp, #0
 800f960:	6078      	str	r0, [r7, #4]
 800f962:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f964:	687b      	ldr	r3, [r7, #4]
 800f966:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f96a:	2b01      	cmp	r3, #1
 800f96c:	d101      	bne.n	800f972 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800f96e:	2302      	movs	r3, #2
 800f970:	e02d      	b.n	800f9ce <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	2201      	movs	r2, #1
 800f976:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	2224      	movs	r2, #36	@ 0x24
 800f97e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	681b      	ldr	r3, [r3, #0]
 800f986:	681b      	ldr	r3, [r3, #0]
 800f988:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	681b      	ldr	r3, [r3, #0]
 800f98e:	681a      	ldr	r2, [r3, #0]
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	681b      	ldr	r3, [r3, #0]
 800f994:	f022 0201 	bic.w	r2, r2, #1
 800f998:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	681b      	ldr	r3, [r3, #0]
 800f99e:	689b      	ldr	r3, [r3, #8]
 800f9a0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	681b      	ldr	r3, [r3, #0]
 800f9a8:	683a      	ldr	r2, [r7, #0]
 800f9aa:	430a      	orrs	r2, r1
 800f9ac:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f9ae:	6878      	ldr	r0, [r7, #4]
 800f9b0:	f000 f850 	bl	800fa54 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	681b      	ldr	r3, [r3, #0]
 800f9b8:	68fa      	ldr	r2, [r7, #12]
 800f9ba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	2220      	movs	r2, #32
 800f9c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	2200      	movs	r2, #0
 800f9c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f9cc:	2300      	movs	r3, #0
}
 800f9ce:	4618      	mov	r0, r3
 800f9d0:	3710      	adds	r7, #16
 800f9d2:	46bd      	mov	sp, r7
 800f9d4:	bd80      	pop	{r7, pc}

0800f9d6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f9d6:	b580      	push	{r7, lr}
 800f9d8:	b084      	sub	sp, #16
 800f9da:	af00      	add	r7, sp, #0
 800f9dc:	6078      	str	r0, [r7, #4]
 800f9de:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f9e6:	2b01      	cmp	r3, #1
 800f9e8:	d101      	bne.n	800f9ee <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800f9ea:	2302      	movs	r3, #2
 800f9ec:	e02d      	b.n	800fa4a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	2201      	movs	r2, #1
 800f9f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	2224      	movs	r2, #36	@ 0x24
 800f9fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	681b      	ldr	r3, [r3, #0]
 800fa02:	681b      	ldr	r3, [r3, #0]
 800fa04:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	681b      	ldr	r3, [r3, #0]
 800fa0a:	681a      	ldr	r2, [r3, #0]
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	681b      	ldr	r3, [r3, #0]
 800fa10:	f022 0201 	bic.w	r2, r2, #1
 800fa14:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	681b      	ldr	r3, [r3, #0]
 800fa1a:	689b      	ldr	r3, [r3, #8]
 800fa1c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	681b      	ldr	r3, [r3, #0]
 800fa24:	683a      	ldr	r2, [r7, #0]
 800fa26:	430a      	orrs	r2, r1
 800fa28:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800fa2a:	6878      	ldr	r0, [r7, #4]
 800fa2c:	f000 f812 	bl	800fa54 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	681b      	ldr	r3, [r3, #0]
 800fa34:	68fa      	ldr	r2, [r7, #12]
 800fa36:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fa38:	687b      	ldr	r3, [r7, #4]
 800fa3a:	2220      	movs	r2, #32
 800fa3c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	2200      	movs	r2, #0
 800fa44:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fa48:	2300      	movs	r3, #0
}
 800fa4a:	4618      	mov	r0, r3
 800fa4c:	3710      	adds	r7, #16
 800fa4e:	46bd      	mov	sp, r7
 800fa50:	bd80      	pop	{r7, pc}
	...

0800fa54 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800fa54:	b480      	push	{r7}
 800fa56:	b085      	sub	sp, #20
 800fa58:	af00      	add	r7, sp, #0
 800fa5a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800fa5c:	687b      	ldr	r3, [r7, #4]
 800fa5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fa60:	2b00      	cmp	r3, #0
 800fa62:	d108      	bne.n	800fa76 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	2201      	movs	r2, #1
 800fa68:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	2201      	movs	r2, #1
 800fa70:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800fa74:	e031      	b.n	800fada <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800fa76:	2310      	movs	r3, #16
 800fa78:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800fa7a:	2310      	movs	r3, #16
 800fa7c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800fa7e:	687b      	ldr	r3, [r7, #4]
 800fa80:	681b      	ldr	r3, [r3, #0]
 800fa82:	689b      	ldr	r3, [r3, #8]
 800fa84:	0e5b      	lsrs	r3, r3, #25
 800fa86:	b2db      	uxtb	r3, r3
 800fa88:	f003 0307 	and.w	r3, r3, #7
 800fa8c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	681b      	ldr	r3, [r3, #0]
 800fa92:	689b      	ldr	r3, [r3, #8]
 800fa94:	0f5b      	lsrs	r3, r3, #29
 800fa96:	b2db      	uxtb	r3, r3
 800fa98:	f003 0307 	and.w	r3, r3, #7
 800fa9c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800fa9e:	7bbb      	ldrb	r3, [r7, #14]
 800faa0:	7b3a      	ldrb	r2, [r7, #12]
 800faa2:	4911      	ldr	r1, [pc, #68]	@ (800fae8 <UARTEx_SetNbDataToProcess+0x94>)
 800faa4:	5c8a      	ldrb	r2, [r1, r2]
 800faa6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800faaa:	7b3a      	ldrb	r2, [r7, #12]
 800faac:	490f      	ldr	r1, [pc, #60]	@ (800faec <UARTEx_SetNbDataToProcess+0x98>)
 800faae:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800fab0:	fb93 f3f2 	sdiv	r3, r3, r2
 800fab4:	b29a      	uxth	r2, r3
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800fabc:	7bfb      	ldrb	r3, [r7, #15]
 800fabe:	7b7a      	ldrb	r2, [r7, #13]
 800fac0:	4909      	ldr	r1, [pc, #36]	@ (800fae8 <UARTEx_SetNbDataToProcess+0x94>)
 800fac2:	5c8a      	ldrb	r2, [r1, r2]
 800fac4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800fac8:	7b7a      	ldrb	r2, [r7, #13]
 800faca:	4908      	ldr	r1, [pc, #32]	@ (800faec <UARTEx_SetNbDataToProcess+0x98>)
 800facc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800face:	fb93 f3f2 	sdiv	r3, r3, r2
 800fad2:	b29a      	uxth	r2, r3
 800fad4:	687b      	ldr	r3, [r7, #4]
 800fad6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800fada:	bf00      	nop
 800fadc:	3714      	adds	r7, #20
 800fade:	46bd      	mov	sp, r7
 800fae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fae4:	4770      	bx	lr
 800fae6:	bf00      	nop
 800fae8:	08019074 	.word	0x08019074
 800faec:	0801907c 	.word	0x0801907c

0800faf0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800faf0:	b084      	sub	sp, #16
 800faf2:	b580      	push	{r7, lr}
 800faf4:	b084      	sub	sp, #16
 800faf6:	af00      	add	r7, sp, #0
 800faf8:	6078      	str	r0, [r7, #4]
 800fafa:	f107 001c 	add.w	r0, r7, #28
 800fafe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800fb02:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800fb06:	2b01      	cmp	r3, #1
 800fb08:	d121      	bne.n	800fb4e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fb0e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800fb12:	687b      	ldr	r3, [r7, #4]
 800fb14:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	68da      	ldr	r2, [r3, #12]
 800fb1a:	4b2c      	ldr	r3, [pc, #176]	@ (800fbcc <USB_CoreInit+0xdc>)
 800fb1c:	4013      	ands	r3, r2
 800fb1e:	687a      	ldr	r2, [r7, #4]
 800fb20:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800fb22:	687b      	ldr	r3, [r7, #4]
 800fb24:	68db      	ldr	r3, [r3, #12]
 800fb26:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800fb2e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800fb32:	2b01      	cmp	r3, #1
 800fb34:	d105      	bne.n	800fb42 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800fb36:	687b      	ldr	r3, [r7, #4]
 800fb38:	68db      	ldr	r3, [r3, #12]
 800fb3a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800fb42:	6878      	ldr	r0, [r7, #4]
 800fb44:	f001 fafa 	bl	801113c <USB_CoreReset>
 800fb48:	4603      	mov	r3, r0
 800fb4a:	73fb      	strb	r3, [r7, #15]
 800fb4c:	e01b      	b.n	800fb86 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	68db      	ldr	r3, [r3, #12]
 800fb52:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800fb56:	687b      	ldr	r3, [r7, #4]
 800fb58:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800fb5a:	6878      	ldr	r0, [r7, #4]
 800fb5c:	f001 faee 	bl	801113c <USB_CoreReset>
 800fb60:	4603      	mov	r3, r0
 800fb62:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800fb64:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	d106      	bne.n	800fb7a <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fb70:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	639a      	str	r2, [r3, #56]	@ 0x38
 800fb78:	e005      	b.n	800fb86 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800fb7a:	687b      	ldr	r3, [r7, #4]
 800fb7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fb7e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800fb82:	687b      	ldr	r3, [r7, #4]
 800fb84:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800fb86:	7fbb      	ldrb	r3, [r7, #30]
 800fb88:	2b01      	cmp	r3, #1
 800fb8a:	d116      	bne.n	800fbba <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800fb8c:	687b      	ldr	r3, [r7, #4]
 800fb8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fb90:	b29a      	uxth	r2, r3
 800fb92:	687b      	ldr	r3, [r7, #4]
 800fb94:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800fb96:	687b      	ldr	r3, [r7, #4]
 800fb98:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800fb9a:	4b0d      	ldr	r3, [pc, #52]	@ (800fbd0 <USB_CoreInit+0xe0>)
 800fb9c:	4313      	orrs	r3, r2
 800fb9e:	687a      	ldr	r2, [r7, #4]
 800fba0:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	689b      	ldr	r3, [r3, #8]
 800fba6:	f043 0206 	orr.w	r2, r3, #6
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800fbae:	687b      	ldr	r3, [r7, #4]
 800fbb0:	689b      	ldr	r3, [r3, #8]
 800fbb2:	f043 0220 	orr.w	r2, r3, #32
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800fbba:	7bfb      	ldrb	r3, [r7, #15]
}
 800fbbc:	4618      	mov	r0, r3
 800fbbe:	3710      	adds	r7, #16
 800fbc0:	46bd      	mov	sp, r7
 800fbc2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800fbc6:	b004      	add	sp, #16
 800fbc8:	4770      	bx	lr
 800fbca:	bf00      	nop
 800fbcc:	ffbdffbf 	.word	0xffbdffbf
 800fbd0:	03ee0000 	.word	0x03ee0000

0800fbd4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800fbd4:	b480      	push	{r7}
 800fbd6:	b087      	sub	sp, #28
 800fbd8:	af00      	add	r7, sp, #0
 800fbda:	60f8      	str	r0, [r7, #12]
 800fbdc:	60b9      	str	r1, [r7, #8]
 800fbde:	4613      	mov	r3, r2
 800fbe0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800fbe2:	79fb      	ldrb	r3, [r7, #7]
 800fbe4:	2b02      	cmp	r3, #2
 800fbe6:	d165      	bne.n	800fcb4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800fbe8:	68bb      	ldr	r3, [r7, #8]
 800fbea:	4a41      	ldr	r2, [pc, #260]	@ (800fcf0 <USB_SetTurnaroundTime+0x11c>)
 800fbec:	4293      	cmp	r3, r2
 800fbee:	d906      	bls.n	800fbfe <USB_SetTurnaroundTime+0x2a>
 800fbf0:	68bb      	ldr	r3, [r7, #8]
 800fbf2:	4a40      	ldr	r2, [pc, #256]	@ (800fcf4 <USB_SetTurnaroundTime+0x120>)
 800fbf4:	4293      	cmp	r3, r2
 800fbf6:	d202      	bcs.n	800fbfe <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800fbf8:	230f      	movs	r3, #15
 800fbfa:	617b      	str	r3, [r7, #20]
 800fbfc:	e062      	b.n	800fcc4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800fbfe:	68bb      	ldr	r3, [r7, #8]
 800fc00:	4a3c      	ldr	r2, [pc, #240]	@ (800fcf4 <USB_SetTurnaroundTime+0x120>)
 800fc02:	4293      	cmp	r3, r2
 800fc04:	d306      	bcc.n	800fc14 <USB_SetTurnaroundTime+0x40>
 800fc06:	68bb      	ldr	r3, [r7, #8]
 800fc08:	4a3b      	ldr	r2, [pc, #236]	@ (800fcf8 <USB_SetTurnaroundTime+0x124>)
 800fc0a:	4293      	cmp	r3, r2
 800fc0c:	d202      	bcs.n	800fc14 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800fc0e:	230e      	movs	r3, #14
 800fc10:	617b      	str	r3, [r7, #20]
 800fc12:	e057      	b.n	800fcc4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800fc14:	68bb      	ldr	r3, [r7, #8]
 800fc16:	4a38      	ldr	r2, [pc, #224]	@ (800fcf8 <USB_SetTurnaroundTime+0x124>)
 800fc18:	4293      	cmp	r3, r2
 800fc1a:	d306      	bcc.n	800fc2a <USB_SetTurnaroundTime+0x56>
 800fc1c:	68bb      	ldr	r3, [r7, #8]
 800fc1e:	4a37      	ldr	r2, [pc, #220]	@ (800fcfc <USB_SetTurnaroundTime+0x128>)
 800fc20:	4293      	cmp	r3, r2
 800fc22:	d202      	bcs.n	800fc2a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800fc24:	230d      	movs	r3, #13
 800fc26:	617b      	str	r3, [r7, #20]
 800fc28:	e04c      	b.n	800fcc4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800fc2a:	68bb      	ldr	r3, [r7, #8]
 800fc2c:	4a33      	ldr	r2, [pc, #204]	@ (800fcfc <USB_SetTurnaroundTime+0x128>)
 800fc2e:	4293      	cmp	r3, r2
 800fc30:	d306      	bcc.n	800fc40 <USB_SetTurnaroundTime+0x6c>
 800fc32:	68bb      	ldr	r3, [r7, #8]
 800fc34:	4a32      	ldr	r2, [pc, #200]	@ (800fd00 <USB_SetTurnaroundTime+0x12c>)
 800fc36:	4293      	cmp	r3, r2
 800fc38:	d802      	bhi.n	800fc40 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800fc3a:	230c      	movs	r3, #12
 800fc3c:	617b      	str	r3, [r7, #20]
 800fc3e:	e041      	b.n	800fcc4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800fc40:	68bb      	ldr	r3, [r7, #8]
 800fc42:	4a2f      	ldr	r2, [pc, #188]	@ (800fd00 <USB_SetTurnaroundTime+0x12c>)
 800fc44:	4293      	cmp	r3, r2
 800fc46:	d906      	bls.n	800fc56 <USB_SetTurnaroundTime+0x82>
 800fc48:	68bb      	ldr	r3, [r7, #8]
 800fc4a:	4a2e      	ldr	r2, [pc, #184]	@ (800fd04 <USB_SetTurnaroundTime+0x130>)
 800fc4c:	4293      	cmp	r3, r2
 800fc4e:	d802      	bhi.n	800fc56 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800fc50:	230b      	movs	r3, #11
 800fc52:	617b      	str	r3, [r7, #20]
 800fc54:	e036      	b.n	800fcc4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800fc56:	68bb      	ldr	r3, [r7, #8]
 800fc58:	4a2a      	ldr	r2, [pc, #168]	@ (800fd04 <USB_SetTurnaroundTime+0x130>)
 800fc5a:	4293      	cmp	r3, r2
 800fc5c:	d906      	bls.n	800fc6c <USB_SetTurnaroundTime+0x98>
 800fc5e:	68bb      	ldr	r3, [r7, #8]
 800fc60:	4a29      	ldr	r2, [pc, #164]	@ (800fd08 <USB_SetTurnaroundTime+0x134>)
 800fc62:	4293      	cmp	r3, r2
 800fc64:	d802      	bhi.n	800fc6c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800fc66:	230a      	movs	r3, #10
 800fc68:	617b      	str	r3, [r7, #20]
 800fc6a:	e02b      	b.n	800fcc4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800fc6c:	68bb      	ldr	r3, [r7, #8]
 800fc6e:	4a26      	ldr	r2, [pc, #152]	@ (800fd08 <USB_SetTurnaroundTime+0x134>)
 800fc70:	4293      	cmp	r3, r2
 800fc72:	d906      	bls.n	800fc82 <USB_SetTurnaroundTime+0xae>
 800fc74:	68bb      	ldr	r3, [r7, #8]
 800fc76:	4a25      	ldr	r2, [pc, #148]	@ (800fd0c <USB_SetTurnaroundTime+0x138>)
 800fc78:	4293      	cmp	r3, r2
 800fc7a:	d202      	bcs.n	800fc82 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800fc7c:	2309      	movs	r3, #9
 800fc7e:	617b      	str	r3, [r7, #20]
 800fc80:	e020      	b.n	800fcc4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800fc82:	68bb      	ldr	r3, [r7, #8]
 800fc84:	4a21      	ldr	r2, [pc, #132]	@ (800fd0c <USB_SetTurnaroundTime+0x138>)
 800fc86:	4293      	cmp	r3, r2
 800fc88:	d306      	bcc.n	800fc98 <USB_SetTurnaroundTime+0xc4>
 800fc8a:	68bb      	ldr	r3, [r7, #8]
 800fc8c:	4a20      	ldr	r2, [pc, #128]	@ (800fd10 <USB_SetTurnaroundTime+0x13c>)
 800fc8e:	4293      	cmp	r3, r2
 800fc90:	d802      	bhi.n	800fc98 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800fc92:	2308      	movs	r3, #8
 800fc94:	617b      	str	r3, [r7, #20]
 800fc96:	e015      	b.n	800fcc4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800fc98:	68bb      	ldr	r3, [r7, #8]
 800fc9a:	4a1d      	ldr	r2, [pc, #116]	@ (800fd10 <USB_SetTurnaroundTime+0x13c>)
 800fc9c:	4293      	cmp	r3, r2
 800fc9e:	d906      	bls.n	800fcae <USB_SetTurnaroundTime+0xda>
 800fca0:	68bb      	ldr	r3, [r7, #8]
 800fca2:	4a1c      	ldr	r2, [pc, #112]	@ (800fd14 <USB_SetTurnaroundTime+0x140>)
 800fca4:	4293      	cmp	r3, r2
 800fca6:	d202      	bcs.n	800fcae <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800fca8:	2307      	movs	r3, #7
 800fcaa:	617b      	str	r3, [r7, #20]
 800fcac:	e00a      	b.n	800fcc4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800fcae:	2306      	movs	r3, #6
 800fcb0:	617b      	str	r3, [r7, #20]
 800fcb2:	e007      	b.n	800fcc4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800fcb4:	79fb      	ldrb	r3, [r7, #7]
 800fcb6:	2b00      	cmp	r3, #0
 800fcb8:	d102      	bne.n	800fcc0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800fcba:	2309      	movs	r3, #9
 800fcbc:	617b      	str	r3, [r7, #20]
 800fcbe:	e001      	b.n	800fcc4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800fcc0:	2309      	movs	r3, #9
 800fcc2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800fcc4:	68fb      	ldr	r3, [r7, #12]
 800fcc6:	68db      	ldr	r3, [r3, #12]
 800fcc8:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800fccc:	68fb      	ldr	r3, [r7, #12]
 800fcce:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800fcd0:	68fb      	ldr	r3, [r7, #12]
 800fcd2:	68da      	ldr	r2, [r3, #12]
 800fcd4:	697b      	ldr	r3, [r7, #20]
 800fcd6:	029b      	lsls	r3, r3, #10
 800fcd8:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800fcdc:	431a      	orrs	r2, r3
 800fcde:	68fb      	ldr	r3, [r7, #12]
 800fce0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800fce2:	2300      	movs	r3, #0
}
 800fce4:	4618      	mov	r0, r3
 800fce6:	371c      	adds	r7, #28
 800fce8:	46bd      	mov	sp, r7
 800fcea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcee:	4770      	bx	lr
 800fcf0:	00d8acbf 	.word	0x00d8acbf
 800fcf4:	00e4e1c0 	.word	0x00e4e1c0
 800fcf8:	00f42400 	.word	0x00f42400
 800fcfc:	01067380 	.word	0x01067380
 800fd00:	011a499f 	.word	0x011a499f
 800fd04:	01312cff 	.word	0x01312cff
 800fd08:	014ca43f 	.word	0x014ca43f
 800fd0c:	016e3600 	.word	0x016e3600
 800fd10:	01a6ab1f 	.word	0x01a6ab1f
 800fd14:	01e84800 	.word	0x01e84800

0800fd18 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800fd18:	b480      	push	{r7}
 800fd1a:	b083      	sub	sp, #12
 800fd1c:	af00      	add	r7, sp, #0
 800fd1e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	689b      	ldr	r3, [r3, #8]
 800fd24:	f043 0201 	orr.w	r2, r3, #1
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800fd2c:	2300      	movs	r3, #0
}
 800fd2e:	4618      	mov	r0, r3
 800fd30:	370c      	adds	r7, #12
 800fd32:	46bd      	mov	sp, r7
 800fd34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd38:	4770      	bx	lr

0800fd3a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800fd3a:	b480      	push	{r7}
 800fd3c:	b083      	sub	sp, #12
 800fd3e:	af00      	add	r7, sp, #0
 800fd40:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	689b      	ldr	r3, [r3, #8]
 800fd46:	f023 0201 	bic.w	r2, r3, #1
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800fd4e:	2300      	movs	r3, #0
}
 800fd50:	4618      	mov	r0, r3
 800fd52:	370c      	adds	r7, #12
 800fd54:	46bd      	mov	sp, r7
 800fd56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd5a:	4770      	bx	lr

0800fd5c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800fd5c:	b580      	push	{r7, lr}
 800fd5e:	b084      	sub	sp, #16
 800fd60:	af00      	add	r7, sp, #0
 800fd62:	6078      	str	r0, [r7, #4]
 800fd64:	460b      	mov	r3, r1
 800fd66:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800fd68:	2300      	movs	r3, #0
 800fd6a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	68db      	ldr	r3, [r3, #12]
 800fd70:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800fd78:	78fb      	ldrb	r3, [r7, #3]
 800fd7a:	2b01      	cmp	r3, #1
 800fd7c:	d115      	bne.n	800fdaa <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	68db      	ldr	r3, [r3, #12]
 800fd82:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800fd86:	687b      	ldr	r3, [r7, #4]
 800fd88:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800fd8a:	200a      	movs	r0, #10
 800fd8c:	f7f4 fa22 	bl	80041d4 <HAL_Delay>
      ms += 10U;
 800fd90:	68fb      	ldr	r3, [r7, #12]
 800fd92:	330a      	adds	r3, #10
 800fd94:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800fd96:	6878      	ldr	r0, [r7, #4]
 800fd98:	f001 f93f 	bl	801101a <USB_GetMode>
 800fd9c:	4603      	mov	r3, r0
 800fd9e:	2b01      	cmp	r3, #1
 800fda0:	d01e      	beq.n	800fde0 <USB_SetCurrentMode+0x84>
 800fda2:	68fb      	ldr	r3, [r7, #12]
 800fda4:	2bc7      	cmp	r3, #199	@ 0xc7
 800fda6:	d9f0      	bls.n	800fd8a <USB_SetCurrentMode+0x2e>
 800fda8:	e01a      	b.n	800fde0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800fdaa:	78fb      	ldrb	r3, [r7, #3]
 800fdac:	2b00      	cmp	r3, #0
 800fdae:	d115      	bne.n	800fddc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800fdb0:	687b      	ldr	r3, [r7, #4]
 800fdb2:	68db      	ldr	r3, [r3, #12]
 800fdb4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800fdb8:	687b      	ldr	r3, [r7, #4]
 800fdba:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800fdbc:	200a      	movs	r0, #10
 800fdbe:	f7f4 fa09 	bl	80041d4 <HAL_Delay>
      ms += 10U;
 800fdc2:	68fb      	ldr	r3, [r7, #12]
 800fdc4:	330a      	adds	r3, #10
 800fdc6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800fdc8:	6878      	ldr	r0, [r7, #4]
 800fdca:	f001 f926 	bl	801101a <USB_GetMode>
 800fdce:	4603      	mov	r3, r0
 800fdd0:	2b00      	cmp	r3, #0
 800fdd2:	d005      	beq.n	800fde0 <USB_SetCurrentMode+0x84>
 800fdd4:	68fb      	ldr	r3, [r7, #12]
 800fdd6:	2bc7      	cmp	r3, #199	@ 0xc7
 800fdd8:	d9f0      	bls.n	800fdbc <USB_SetCurrentMode+0x60>
 800fdda:	e001      	b.n	800fde0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800fddc:	2301      	movs	r3, #1
 800fdde:	e005      	b.n	800fdec <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800fde0:	68fb      	ldr	r3, [r7, #12]
 800fde2:	2bc8      	cmp	r3, #200	@ 0xc8
 800fde4:	d101      	bne.n	800fdea <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800fde6:	2301      	movs	r3, #1
 800fde8:	e000      	b.n	800fdec <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800fdea:	2300      	movs	r3, #0
}
 800fdec:	4618      	mov	r0, r3
 800fdee:	3710      	adds	r7, #16
 800fdf0:	46bd      	mov	sp, r7
 800fdf2:	bd80      	pop	{r7, pc}

0800fdf4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800fdf4:	b084      	sub	sp, #16
 800fdf6:	b580      	push	{r7, lr}
 800fdf8:	b086      	sub	sp, #24
 800fdfa:	af00      	add	r7, sp, #0
 800fdfc:	6078      	str	r0, [r7, #4]
 800fdfe:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800fe02:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800fe06:	2300      	movs	r3, #0
 800fe08:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800fe0e:	2300      	movs	r3, #0
 800fe10:	613b      	str	r3, [r7, #16]
 800fe12:	e009      	b.n	800fe28 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800fe14:	687a      	ldr	r2, [r7, #4]
 800fe16:	693b      	ldr	r3, [r7, #16]
 800fe18:	3340      	adds	r3, #64	@ 0x40
 800fe1a:	009b      	lsls	r3, r3, #2
 800fe1c:	4413      	add	r3, r2
 800fe1e:	2200      	movs	r2, #0
 800fe20:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800fe22:	693b      	ldr	r3, [r7, #16]
 800fe24:	3301      	adds	r3, #1
 800fe26:	613b      	str	r3, [r7, #16]
 800fe28:	693b      	ldr	r3, [r7, #16]
 800fe2a:	2b0e      	cmp	r3, #14
 800fe2c:	d9f2      	bls.n	800fe14 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800fe2e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800fe32:	2b00      	cmp	r3, #0
 800fe34:	d11c      	bne.n	800fe70 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800fe36:	68fb      	ldr	r3, [r7, #12]
 800fe38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fe3c:	685b      	ldr	r3, [r3, #4]
 800fe3e:	68fa      	ldr	r2, [r7, #12]
 800fe40:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800fe44:	f043 0302 	orr.w	r3, r3, #2
 800fe48:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe4e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	681b      	ldr	r3, [r3, #0]
 800fe5a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	681b      	ldr	r3, [r3, #0]
 800fe66:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800fe6a:	687b      	ldr	r3, [r7, #4]
 800fe6c:	601a      	str	r2, [r3, #0]
 800fe6e:	e005      	b.n	800fe7c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe74:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800fe7c:	68fb      	ldr	r3, [r7, #12]
 800fe7e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800fe82:	461a      	mov	r2, r3
 800fe84:	2300      	movs	r3, #0
 800fe86:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800fe88:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800fe8c:	2b01      	cmp	r3, #1
 800fe8e:	d10d      	bne.n	800feac <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800fe90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800fe94:	2b00      	cmp	r3, #0
 800fe96:	d104      	bne.n	800fea2 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800fe98:	2100      	movs	r1, #0
 800fe9a:	6878      	ldr	r0, [r7, #4]
 800fe9c:	f000 f968 	bl	8010170 <USB_SetDevSpeed>
 800fea0:	e008      	b.n	800feb4 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800fea2:	2101      	movs	r1, #1
 800fea4:	6878      	ldr	r0, [r7, #4]
 800fea6:	f000 f963 	bl	8010170 <USB_SetDevSpeed>
 800feaa:	e003      	b.n	800feb4 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800feac:	2103      	movs	r1, #3
 800feae:	6878      	ldr	r0, [r7, #4]
 800feb0:	f000 f95e 	bl	8010170 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800feb4:	2110      	movs	r1, #16
 800feb6:	6878      	ldr	r0, [r7, #4]
 800feb8:	f000 f8fa 	bl	80100b0 <USB_FlushTxFifo>
 800febc:	4603      	mov	r3, r0
 800febe:	2b00      	cmp	r3, #0
 800fec0:	d001      	beq.n	800fec6 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800fec2:	2301      	movs	r3, #1
 800fec4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800fec6:	6878      	ldr	r0, [r7, #4]
 800fec8:	f000 f924 	bl	8010114 <USB_FlushRxFifo>
 800fecc:	4603      	mov	r3, r0
 800fece:	2b00      	cmp	r3, #0
 800fed0:	d001      	beq.n	800fed6 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800fed2:	2301      	movs	r3, #1
 800fed4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800fed6:	68fb      	ldr	r3, [r7, #12]
 800fed8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fedc:	461a      	mov	r2, r3
 800fede:	2300      	movs	r3, #0
 800fee0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800fee2:	68fb      	ldr	r3, [r7, #12]
 800fee4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fee8:	461a      	mov	r2, r3
 800feea:	2300      	movs	r3, #0
 800feec:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800feee:	68fb      	ldr	r3, [r7, #12]
 800fef0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fef4:	461a      	mov	r2, r3
 800fef6:	2300      	movs	r3, #0
 800fef8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800fefa:	2300      	movs	r3, #0
 800fefc:	613b      	str	r3, [r7, #16]
 800fefe:	e043      	b.n	800ff88 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ff00:	693b      	ldr	r3, [r7, #16]
 800ff02:	015a      	lsls	r2, r3, #5
 800ff04:	68fb      	ldr	r3, [r7, #12]
 800ff06:	4413      	add	r3, r2
 800ff08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ff0c:	681b      	ldr	r3, [r3, #0]
 800ff0e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ff12:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ff16:	d118      	bne.n	800ff4a <USB_DevInit+0x156>
    {
      if (i == 0U)
 800ff18:	693b      	ldr	r3, [r7, #16]
 800ff1a:	2b00      	cmp	r3, #0
 800ff1c:	d10a      	bne.n	800ff34 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800ff1e:	693b      	ldr	r3, [r7, #16]
 800ff20:	015a      	lsls	r2, r3, #5
 800ff22:	68fb      	ldr	r3, [r7, #12]
 800ff24:	4413      	add	r3, r2
 800ff26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ff2a:	461a      	mov	r2, r3
 800ff2c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800ff30:	6013      	str	r3, [r2, #0]
 800ff32:	e013      	b.n	800ff5c <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800ff34:	693b      	ldr	r3, [r7, #16]
 800ff36:	015a      	lsls	r2, r3, #5
 800ff38:	68fb      	ldr	r3, [r7, #12]
 800ff3a:	4413      	add	r3, r2
 800ff3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ff40:	461a      	mov	r2, r3
 800ff42:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800ff46:	6013      	str	r3, [r2, #0]
 800ff48:	e008      	b.n	800ff5c <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800ff4a:	693b      	ldr	r3, [r7, #16]
 800ff4c:	015a      	lsls	r2, r3, #5
 800ff4e:	68fb      	ldr	r3, [r7, #12]
 800ff50:	4413      	add	r3, r2
 800ff52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ff56:	461a      	mov	r2, r3
 800ff58:	2300      	movs	r3, #0
 800ff5a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800ff5c:	693b      	ldr	r3, [r7, #16]
 800ff5e:	015a      	lsls	r2, r3, #5
 800ff60:	68fb      	ldr	r3, [r7, #12]
 800ff62:	4413      	add	r3, r2
 800ff64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ff68:	461a      	mov	r2, r3
 800ff6a:	2300      	movs	r3, #0
 800ff6c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800ff6e:	693b      	ldr	r3, [r7, #16]
 800ff70:	015a      	lsls	r2, r3, #5
 800ff72:	68fb      	ldr	r3, [r7, #12]
 800ff74:	4413      	add	r3, r2
 800ff76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ff7a:	461a      	mov	r2, r3
 800ff7c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800ff80:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ff82:	693b      	ldr	r3, [r7, #16]
 800ff84:	3301      	adds	r3, #1
 800ff86:	613b      	str	r3, [r7, #16]
 800ff88:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ff8c:	461a      	mov	r2, r3
 800ff8e:	693b      	ldr	r3, [r7, #16]
 800ff90:	4293      	cmp	r3, r2
 800ff92:	d3b5      	bcc.n	800ff00 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ff94:	2300      	movs	r3, #0
 800ff96:	613b      	str	r3, [r7, #16]
 800ff98:	e043      	b.n	8010022 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ff9a:	693b      	ldr	r3, [r7, #16]
 800ff9c:	015a      	lsls	r2, r3, #5
 800ff9e:	68fb      	ldr	r3, [r7, #12]
 800ffa0:	4413      	add	r3, r2
 800ffa2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ffa6:	681b      	ldr	r3, [r3, #0]
 800ffa8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ffac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ffb0:	d118      	bne.n	800ffe4 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800ffb2:	693b      	ldr	r3, [r7, #16]
 800ffb4:	2b00      	cmp	r3, #0
 800ffb6:	d10a      	bne.n	800ffce <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800ffb8:	693b      	ldr	r3, [r7, #16]
 800ffba:	015a      	lsls	r2, r3, #5
 800ffbc:	68fb      	ldr	r3, [r7, #12]
 800ffbe:	4413      	add	r3, r2
 800ffc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ffc4:	461a      	mov	r2, r3
 800ffc6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800ffca:	6013      	str	r3, [r2, #0]
 800ffcc:	e013      	b.n	800fff6 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800ffce:	693b      	ldr	r3, [r7, #16]
 800ffd0:	015a      	lsls	r2, r3, #5
 800ffd2:	68fb      	ldr	r3, [r7, #12]
 800ffd4:	4413      	add	r3, r2
 800ffd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ffda:	461a      	mov	r2, r3
 800ffdc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800ffe0:	6013      	str	r3, [r2, #0]
 800ffe2:	e008      	b.n	800fff6 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800ffe4:	693b      	ldr	r3, [r7, #16]
 800ffe6:	015a      	lsls	r2, r3, #5
 800ffe8:	68fb      	ldr	r3, [r7, #12]
 800ffea:	4413      	add	r3, r2
 800ffec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fff0:	461a      	mov	r2, r3
 800fff2:	2300      	movs	r3, #0
 800fff4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800fff6:	693b      	ldr	r3, [r7, #16]
 800fff8:	015a      	lsls	r2, r3, #5
 800fffa:	68fb      	ldr	r3, [r7, #12]
 800fffc:	4413      	add	r3, r2
 800fffe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010002:	461a      	mov	r2, r3
 8010004:	2300      	movs	r3, #0
 8010006:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8010008:	693b      	ldr	r3, [r7, #16]
 801000a:	015a      	lsls	r2, r3, #5
 801000c:	68fb      	ldr	r3, [r7, #12]
 801000e:	4413      	add	r3, r2
 8010010:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010014:	461a      	mov	r2, r3
 8010016:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 801001a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 801001c:	693b      	ldr	r3, [r7, #16]
 801001e:	3301      	adds	r3, #1
 8010020:	613b      	str	r3, [r7, #16]
 8010022:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8010026:	461a      	mov	r2, r3
 8010028:	693b      	ldr	r3, [r7, #16]
 801002a:	4293      	cmp	r3, r2
 801002c:	d3b5      	bcc.n	800ff9a <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 801002e:	68fb      	ldr	r3, [r7, #12]
 8010030:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010034:	691b      	ldr	r3, [r3, #16]
 8010036:	68fa      	ldr	r2, [r7, #12]
 8010038:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801003c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010040:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8010042:	687b      	ldr	r3, [r7, #4]
 8010044:	2200      	movs	r2, #0
 8010046:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 801004e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8010050:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8010054:	2b00      	cmp	r3, #0
 8010056:	d105      	bne.n	8010064 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	699b      	ldr	r3, [r3, #24]
 801005c:	f043 0210 	orr.w	r2, r3, #16
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8010064:	687b      	ldr	r3, [r7, #4]
 8010066:	699a      	ldr	r2, [r3, #24]
 8010068:	4b0f      	ldr	r3, [pc, #60]	@ (80100a8 <USB_DevInit+0x2b4>)
 801006a:	4313      	orrs	r3, r2
 801006c:	687a      	ldr	r2, [r7, #4]
 801006e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8010070:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8010074:	2b00      	cmp	r3, #0
 8010076:	d005      	beq.n	8010084 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	699b      	ldr	r3, [r3, #24]
 801007c:	f043 0208 	orr.w	r2, r3, #8
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8010084:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8010088:	2b01      	cmp	r3, #1
 801008a:	d105      	bne.n	8010098 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	699a      	ldr	r2, [r3, #24]
 8010090:	4b06      	ldr	r3, [pc, #24]	@ (80100ac <USB_DevInit+0x2b8>)
 8010092:	4313      	orrs	r3, r2
 8010094:	687a      	ldr	r2, [r7, #4]
 8010096:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8010098:	7dfb      	ldrb	r3, [r7, #23]
}
 801009a:	4618      	mov	r0, r3
 801009c:	3718      	adds	r7, #24
 801009e:	46bd      	mov	sp, r7
 80100a0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80100a4:	b004      	add	sp, #16
 80100a6:	4770      	bx	lr
 80100a8:	803c3800 	.word	0x803c3800
 80100ac:	40000004 	.word	0x40000004

080100b0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80100b0:	b480      	push	{r7}
 80100b2:	b085      	sub	sp, #20
 80100b4:	af00      	add	r7, sp, #0
 80100b6:	6078      	str	r0, [r7, #4]
 80100b8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80100ba:	2300      	movs	r3, #0
 80100bc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80100be:	68fb      	ldr	r3, [r7, #12]
 80100c0:	3301      	adds	r3, #1
 80100c2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80100c4:	68fb      	ldr	r3, [r7, #12]
 80100c6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80100ca:	d901      	bls.n	80100d0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80100cc:	2303      	movs	r3, #3
 80100ce:	e01b      	b.n	8010108 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80100d0:	687b      	ldr	r3, [r7, #4]
 80100d2:	691b      	ldr	r3, [r3, #16]
 80100d4:	2b00      	cmp	r3, #0
 80100d6:	daf2      	bge.n	80100be <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80100d8:	2300      	movs	r3, #0
 80100da:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80100dc:	683b      	ldr	r3, [r7, #0]
 80100de:	019b      	lsls	r3, r3, #6
 80100e0:	f043 0220 	orr.w	r2, r3, #32
 80100e4:	687b      	ldr	r3, [r7, #4]
 80100e6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80100e8:	68fb      	ldr	r3, [r7, #12]
 80100ea:	3301      	adds	r3, #1
 80100ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80100ee:	68fb      	ldr	r3, [r7, #12]
 80100f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80100f4:	d901      	bls.n	80100fa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80100f6:	2303      	movs	r3, #3
 80100f8:	e006      	b.n	8010108 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80100fa:	687b      	ldr	r3, [r7, #4]
 80100fc:	691b      	ldr	r3, [r3, #16]
 80100fe:	f003 0320 	and.w	r3, r3, #32
 8010102:	2b20      	cmp	r3, #32
 8010104:	d0f0      	beq.n	80100e8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8010106:	2300      	movs	r3, #0
}
 8010108:	4618      	mov	r0, r3
 801010a:	3714      	adds	r7, #20
 801010c:	46bd      	mov	sp, r7
 801010e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010112:	4770      	bx	lr

08010114 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8010114:	b480      	push	{r7}
 8010116:	b085      	sub	sp, #20
 8010118:	af00      	add	r7, sp, #0
 801011a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 801011c:	2300      	movs	r3, #0
 801011e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8010120:	68fb      	ldr	r3, [r7, #12]
 8010122:	3301      	adds	r3, #1
 8010124:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010126:	68fb      	ldr	r3, [r7, #12]
 8010128:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801012c:	d901      	bls.n	8010132 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 801012e:	2303      	movs	r3, #3
 8010130:	e018      	b.n	8010164 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	691b      	ldr	r3, [r3, #16]
 8010136:	2b00      	cmp	r3, #0
 8010138:	daf2      	bge.n	8010120 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 801013a:	2300      	movs	r3, #0
 801013c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	2210      	movs	r2, #16
 8010142:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8010144:	68fb      	ldr	r3, [r7, #12]
 8010146:	3301      	adds	r3, #1
 8010148:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801014a:	68fb      	ldr	r3, [r7, #12]
 801014c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010150:	d901      	bls.n	8010156 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8010152:	2303      	movs	r3, #3
 8010154:	e006      	b.n	8010164 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8010156:	687b      	ldr	r3, [r7, #4]
 8010158:	691b      	ldr	r3, [r3, #16]
 801015a:	f003 0310 	and.w	r3, r3, #16
 801015e:	2b10      	cmp	r3, #16
 8010160:	d0f0      	beq.n	8010144 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8010162:	2300      	movs	r3, #0
}
 8010164:	4618      	mov	r0, r3
 8010166:	3714      	adds	r7, #20
 8010168:	46bd      	mov	sp, r7
 801016a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801016e:	4770      	bx	lr

08010170 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8010170:	b480      	push	{r7}
 8010172:	b085      	sub	sp, #20
 8010174:	af00      	add	r7, sp, #0
 8010176:	6078      	str	r0, [r7, #4]
 8010178:	460b      	mov	r3, r1
 801017a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801017c:	687b      	ldr	r3, [r7, #4]
 801017e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8010180:	68fb      	ldr	r3, [r7, #12]
 8010182:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010186:	681a      	ldr	r2, [r3, #0]
 8010188:	78fb      	ldrb	r3, [r7, #3]
 801018a:	68f9      	ldr	r1, [r7, #12]
 801018c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010190:	4313      	orrs	r3, r2
 8010192:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8010194:	2300      	movs	r3, #0
}
 8010196:	4618      	mov	r0, r3
 8010198:	3714      	adds	r7, #20
 801019a:	46bd      	mov	sp, r7
 801019c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101a0:	4770      	bx	lr

080101a2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80101a2:	b480      	push	{r7}
 80101a4:	b087      	sub	sp, #28
 80101a6:	af00      	add	r7, sp, #0
 80101a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80101aa:	687b      	ldr	r3, [r7, #4]
 80101ac:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80101ae:	693b      	ldr	r3, [r7, #16]
 80101b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80101b4:	689b      	ldr	r3, [r3, #8]
 80101b6:	f003 0306 	and.w	r3, r3, #6
 80101ba:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80101bc:	68fb      	ldr	r3, [r7, #12]
 80101be:	2b00      	cmp	r3, #0
 80101c0:	d102      	bne.n	80101c8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80101c2:	2300      	movs	r3, #0
 80101c4:	75fb      	strb	r3, [r7, #23]
 80101c6:	e00a      	b.n	80101de <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80101c8:	68fb      	ldr	r3, [r7, #12]
 80101ca:	2b02      	cmp	r3, #2
 80101cc:	d002      	beq.n	80101d4 <USB_GetDevSpeed+0x32>
 80101ce:	68fb      	ldr	r3, [r7, #12]
 80101d0:	2b06      	cmp	r3, #6
 80101d2:	d102      	bne.n	80101da <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80101d4:	2302      	movs	r3, #2
 80101d6:	75fb      	strb	r3, [r7, #23]
 80101d8:	e001      	b.n	80101de <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80101da:	230f      	movs	r3, #15
 80101dc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80101de:	7dfb      	ldrb	r3, [r7, #23]
}
 80101e0:	4618      	mov	r0, r3
 80101e2:	371c      	adds	r7, #28
 80101e4:	46bd      	mov	sp, r7
 80101e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101ea:	4770      	bx	lr

080101ec <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80101ec:	b480      	push	{r7}
 80101ee:	b085      	sub	sp, #20
 80101f0:	af00      	add	r7, sp, #0
 80101f2:	6078      	str	r0, [r7, #4]
 80101f4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80101f6:	687b      	ldr	r3, [r7, #4]
 80101f8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80101fa:	683b      	ldr	r3, [r7, #0]
 80101fc:	781b      	ldrb	r3, [r3, #0]
 80101fe:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8010200:	683b      	ldr	r3, [r7, #0]
 8010202:	785b      	ldrb	r3, [r3, #1]
 8010204:	2b01      	cmp	r3, #1
 8010206:	d139      	bne.n	801027c <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8010208:	68fb      	ldr	r3, [r7, #12]
 801020a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801020e:	69da      	ldr	r2, [r3, #28]
 8010210:	683b      	ldr	r3, [r7, #0]
 8010212:	781b      	ldrb	r3, [r3, #0]
 8010214:	f003 030f 	and.w	r3, r3, #15
 8010218:	2101      	movs	r1, #1
 801021a:	fa01 f303 	lsl.w	r3, r1, r3
 801021e:	b29b      	uxth	r3, r3
 8010220:	68f9      	ldr	r1, [r7, #12]
 8010222:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010226:	4313      	orrs	r3, r2
 8010228:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 801022a:	68bb      	ldr	r3, [r7, #8]
 801022c:	015a      	lsls	r2, r3, #5
 801022e:	68fb      	ldr	r3, [r7, #12]
 8010230:	4413      	add	r3, r2
 8010232:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010236:	681b      	ldr	r3, [r3, #0]
 8010238:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801023c:	2b00      	cmp	r3, #0
 801023e:	d153      	bne.n	80102e8 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8010240:	68bb      	ldr	r3, [r7, #8]
 8010242:	015a      	lsls	r2, r3, #5
 8010244:	68fb      	ldr	r3, [r7, #12]
 8010246:	4413      	add	r3, r2
 8010248:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801024c:	681a      	ldr	r2, [r3, #0]
 801024e:	683b      	ldr	r3, [r7, #0]
 8010250:	689b      	ldr	r3, [r3, #8]
 8010252:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8010256:	683b      	ldr	r3, [r7, #0]
 8010258:	791b      	ldrb	r3, [r3, #4]
 801025a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 801025c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 801025e:	68bb      	ldr	r3, [r7, #8]
 8010260:	059b      	lsls	r3, r3, #22
 8010262:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8010264:	431a      	orrs	r2, r3
 8010266:	68bb      	ldr	r3, [r7, #8]
 8010268:	0159      	lsls	r1, r3, #5
 801026a:	68fb      	ldr	r3, [r7, #12]
 801026c:	440b      	add	r3, r1
 801026e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010272:	4619      	mov	r1, r3
 8010274:	4b20      	ldr	r3, [pc, #128]	@ (80102f8 <USB_ActivateEndpoint+0x10c>)
 8010276:	4313      	orrs	r3, r2
 8010278:	600b      	str	r3, [r1, #0]
 801027a:	e035      	b.n	80102e8 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 801027c:	68fb      	ldr	r3, [r7, #12]
 801027e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010282:	69da      	ldr	r2, [r3, #28]
 8010284:	683b      	ldr	r3, [r7, #0]
 8010286:	781b      	ldrb	r3, [r3, #0]
 8010288:	f003 030f 	and.w	r3, r3, #15
 801028c:	2101      	movs	r1, #1
 801028e:	fa01 f303 	lsl.w	r3, r1, r3
 8010292:	041b      	lsls	r3, r3, #16
 8010294:	68f9      	ldr	r1, [r7, #12]
 8010296:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801029a:	4313      	orrs	r3, r2
 801029c:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 801029e:	68bb      	ldr	r3, [r7, #8]
 80102a0:	015a      	lsls	r2, r3, #5
 80102a2:	68fb      	ldr	r3, [r7, #12]
 80102a4:	4413      	add	r3, r2
 80102a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80102aa:	681b      	ldr	r3, [r3, #0]
 80102ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80102b0:	2b00      	cmp	r3, #0
 80102b2:	d119      	bne.n	80102e8 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80102b4:	68bb      	ldr	r3, [r7, #8]
 80102b6:	015a      	lsls	r2, r3, #5
 80102b8:	68fb      	ldr	r3, [r7, #12]
 80102ba:	4413      	add	r3, r2
 80102bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80102c0:	681a      	ldr	r2, [r3, #0]
 80102c2:	683b      	ldr	r3, [r7, #0]
 80102c4:	689b      	ldr	r3, [r3, #8]
 80102c6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80102ca:	683b      	ldr	r3, [r7, #0]
 80102cc:	791b      	ldrb	r3, [r3, #4]
 80102ce:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80102d0:	430b      	orrs	r3, r1
 80102d2:	431a      	orrs	r2, r3
 80102d4:	68bb      	ldr	r3, [r7, #8]
 80102d6:	0159      	lsls	r1, r3, #5
 80102d8:	68fb      	ldr	r3, [r7, #12]
 80102da:	440b      	add	r3, r1
 80102dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80102e0:	4619      	mov	r1, r3
 80102e2:	4b05      	ldr	r3, [pc, #20]	@ (80102f8 <USB_ActivateEndpoint+0x10c>)
 80102e4:	4313      	orrs	r3, r2
 80102e6:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80102e8:	2300      	movs	r3, #0
}
 80102ea:	4618      	mov	r0, r3
 80102ec:	3714      	adds	r7, #20
 80102ee:	46bd      	mov	sp, r7
 80102f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102f4:	4770      	bx	lr
 80102f6:	bf00      	nop
 80102f8:	10008000 	.word	0x10008000

080102fc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80102fc:	b480      	push	{r7}
 80102fe:	b085      	sub	sp, #20
 8010300:	af00      	add	r7, sp, #0
 8010302:	6078      	str	r0, [r7, #4]
 8010304:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801030a:	683b      	ldr	r3, [r7, #0]
 801030c:	781b      	ldrb	r3, [r3, #0]
 801030e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8010310:	683b      	ldr	r3, [r7, #0]
 8010312:	785b      	ldrb	r3, [r3, #1]
 8010314:	2b01      	cmp	r3, #1
 8010316:	d161      	bne.n	80103dc <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8010318:	68bb      	ldr	r3, [r7, #8]
 801031a:	015a      	lsls	r2, r3, #5
 801031c:	68fb      	ldr	r3, [r7, #12]
 801031e:	4413      	add	r3, r2
 8010320:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010324:	681b      	ldr	r3, [r3, #0]
 8010326:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801032a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801032e:	d11f      	bne.n	8010370 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8010330:	68bb      	ldr	r3, [r7, #8]
 8010332:	015a      	lsls	r2, r3, #5
 8010334:	68fb      	ldr	r3, [r7, #12]
 8010336:	4413      	add	r3, r2
 8010338:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801033c:	681b      	ldr	r3, [r3, #0]
 801033e:	68ba      	ldr	r2, [r7, #8]
 8010340:	0151      	lsls	r1, r2, #5
 8010342:	68fa      	ldr	r2, [r7, #12]
 8010344:	440a      	add	r2, r1
 8010346:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801034a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801034e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8010350:	68bb      	ldr	r3, [r7, #8]
 8010352:	015a      	lsls	r2, r3, #5
 8010354:	68fb      	ldr	r3, [r7, #12]
 8010356:	4413      	add	r3, r2
 8010358:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801035c:	681b      	ldr	r3, [r3, #0]
 801035e:	68ba      	ldr	r2, [r7, #8]
 8010360:	0151      	lsls	r1, r2, #5
 8010362:	68fa      	ldr	r2, [r7, #12]
 8010364:	440a      	add	r2, r1
 8010366:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801036a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801036e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8010370:	68fb      	ldr	r3, [r7, #12]
 8010372:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010376:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010378:	683b      	ldr	r3, [r7, #0]
 801037a:	781b      	ldrb	r3, [r3, #0]
 801037c:	f003 030f 	and.w	r3, r3, #15
 8010380:	2101      	movs	r1, #1
 8010382:	fa01 f303 	lsl.w	r3, r1, r3
 8010386:	b29b      	uxth	r3, r3
 8010388:	43db      	mvns	r3, r3
 801038a:	68f9      	ldr	r1, [r7, #12]
 801038c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010390:	4013      	ands	r3, r2
 8010392:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8010394:	68fb      	ldr	r3, [r7, #12]
 8010396:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801039a:	69da      	ldr	r2, [r3, #28]
 801039c:	683b      	ldr	r3, [r7, #0]
 801039e:	781b      	ldrb	r3, [r3, #0]
 80103a0:	f003 030f 	and.w	r3, r3, #15
 80103a4:	2101      	movs	r1, #1
 80103a6:	fa01 f303 	lsl.w	r3, r1, r3
 80103aa:	b29b      	uxth	r3, r3
 80103ac:	43db      	mvns	r3, r3
 80103ae:	68f9      	ldr	r1, [r7, #12]
 80103b0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80103b4:	4013      	ands	r3, r2
 80103b6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80103b8:	68bb      	ldr	r3, [r7, #8]
 80103ba:	015a      	lsls	r2, r3, #5
 80103bc:	68fb      	ldr	r3, [r7, #12]
 80103be:	4413      	add	r3, r2
 80103c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80103c4:	681a      	ldr	r2, [r3, #0]
 80103c6:	68bb      	ldr	r3, [r7, #8]
 80103c8:	0159      	lsls	r1, r3, #5
 80103ca:	68fb      	ldr	r3, [r7, #12]
 80103cc:	440b      	add	r3, r1
 80103ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80103d2:	4619      	mov	r1, r3
 80103d4:	4b35      	ldr	r3, [pc, #212]	@ (80104ac <USB_DeactivateEndpoint+0x1b0>)
 80103d6:	4013      	ands	r3, r2
 80103d8:	600b      	str	r3, [r1, #0]
 80103da:	e060      	b.n	801049e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80103dc:	68bb      	ldr	r3, [r7, #8]
 80103de:	015a      	lsls	r2, r3, #5
 80103e0:	68fb      	ldr	r3, [r7, #12]
 80103e2:	4413      	add	r3, r2
 80103e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80103e8:	681b      	ldr	r3, [r3, #0]
 80103ea:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80103ee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80103f2:	d11f      	bne.n	8010434 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80103f4:	68bb      	ldr	r3, [r7, #8]
 80103f6:	015a      	lsls	r2, r3, #5
 80103f8:	68fb      	ldr	r3, [r7, #12]
 80103fa:	4413      	add	r3, r2
 80103fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010400:	681b      	ldr	r3, [r3, #0]
 8010402:	68ba      	ldr	r2, [r7, #8]
 8010404:	0151      	lsls	r1, r2, #5
 8010406:	68fa      	ldr	r2, [r7, #12]
 8010408:	440a      	add	r2, r1
 801040a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801040e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8010412:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8010414:	68bb      	ldr	r3, [r7, #8]
 8010416:	015a      	lsls	r2, r3, #5
 8010418:	68fb      	ldr	r3, [r7, #12]
 801041a:	4413      	add	r3, r2
 801041c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010420:	681b      	ldr	r3, [r3, #0]
 8010422:	68ba      	ldr	r2, [r7, #8]
 8010424:	0151      	lsls	r1, r2, #5
 8010426:	68fa      	ldr	r2, [r7, #12]
 8010428:	440a      	add	r2, r1
 801042a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801042e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010432:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8010434:	68fb      	ldr	r3, [r7, #12]
 8010436:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801043a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801043c:	683b      	ldr	r3, [r7, #0]
 801043e:	781b      	ldrb	r3, [r3, #0]
 8010440:	f003 030f 	and.w	r3, r3, #15
 8010444:	2101      	movs	r1, #1
 8010446:	fa01 f303 	lsl.w	r3, r1, r3
 801044a:	041b      	lsls	r3, r3, #16
 801044c:	43db      	mvns	r3, r3
 801044e:	68f9      	ldr	r1, [r7, #12]
 8010450:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010454:	4013      	ands	r3, r2
 8010456:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8010458:	68fb      	ldr	r3, [r7, #12]
 801045a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801045e:	69da      	ldr	r2, [r3, #28]
 8010460:	683b      	ldr	r3, [r7, #0]
 8010462:	781b      	ldrb	r3, [r3, #0]
 8010464:	f003 030f 	and.w	r3, r3, #15
 8010468:	2101      	movs	r1, #1
 801046a:	fa01 f303 	lsl.w	r3, r1, r3
 801046e:	041b      	lsls	r3, r3, #16
 8010470:	43db      	mvns	r3, r3
 8010472:	68f9      	ldr	r1, [r7, #12]
 8010474:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010478:	4013      	ands	r3, r2
 801047a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 801047c:	68bb      	ldr	r3, [r7, #8]
 801047e:	015a      	lsls	r2, r3, #5
 8010480:	68fb      	ldr	r3, [r7, #12]
 8010482:	4413      	add	r3, r2
 8010484:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010488:	681a      	ldr	r2, [r3, #0]
 801048a:	68bb      	ldr	r3, [r7, #8]
 801048c:	0159      	lsls	r1, r3, #5
 801048e:	68fb      	ldr	r3, [r7, #12]
 8010490:	440b      	add	r3, r1
 8010492:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010496:	4619      	mov	r1, r3
 8010498:	4b05      	ldr	r3, [pc, #20]	@ (80104b0 <USB_DeactivateEndpoint+0x1b4>)
 801049a:	4013      	ands	r3, r2
 801049c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 801049e:	2300      	movs	r3, #0
}
 80104a0:	4618      	mov	r0, r3
 80104a2:	3714      	adds	r7, #20
 80104a4:	46bd      	mov	sp, r7
 80104a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104aa:	4770      	bx	lr
 80104ac:	ec337800 	.word	0xec337800
 80104b0:	eff37800 	.word	0xeff37800

080104b4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80104b4:	b580      	push	{r7, lr}
 80104b6:	b08a      	sub	sp, #40	@ 0x28
 80104b8:	af02      	add	r7, sp, #8
 80104ba:	60f8      	str	r0, [r7, #12]
 80104bc:	60b9      	str	r1, [r7, #8]
 80104be:	4613      	mov	r3, r2
 80104c0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80104c2:	68fb      	ldr	r3, [r7, #12]
 80104c4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80104c6:	68bb      	ldr	r3, [r7, #8]
 80104c8:	781b      	ldrb	r3, [r3, #0]
 80104ca:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80104cc:	68bb      	ldr	r3, [r7, #8]
 80104ce:	785b      	ldrb	r3, [r3, #1]
 80104d0:	2b01      	cmp	r3, #1
 80104d2:	f040 8185 	bne.w	80107e0 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80104d6:	68bb      	ldr	r3, [r7, #8]
 80104d8:	691b      	ldr	r3, [r3, #16]
 80104da:	2b00      	cmp	r3, #0
 80104dc:	d132      	bne.n	8010544 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80104de:	69bb      	ldr	r3, [r7, #24]
 80104e0:	015a      	lsls	r2, r3, #5
 80104e2:	69fb      	ldr	r3, [r7, #28]
 80104e4:	4413      	add	r3, r2
 80104e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80104ea:	691a      	ldr	r2, [r3, #16]
 80104ec:	69bb      	ldr	r3, [r7, #24]
 80104ee:	0159      	lsls	r1, r3, #5
 80104f0:	69fb      	ldr	r3, [r7, #28]
 80104f2:	440b      	add	r3, r1
 80104f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80104f8:	4619      	mov	r1, r3
 80104fa:	4ba7      	ldr	r3, [pc, #668]	@ (8010798 <USB_EPStartXfer+0x2e4>)
 80104fc:	4013      	ands	r3, r2
 80104fe:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8010500:	69bb      	ldr	r3, [r7, #24]
 8010502:	015a      	lsls	r2, r3, #5
 8010504:	69fb      	ldr	r3, [r7, #28]
 8010506:	4413      	add	r3, r2
 8010508:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801050c:	691b      	ldr	r3, [r3, #16]
 801050e:	69ba      	ldr	r2, [r7, #24]
 8010510:	0151      	lsls	r1, r2, #5
 8010512:	69fa      	ldr	r2, [r7, #28]
 8010514:	440a      	add	r2, r1
 8010516:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801051a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801051e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8010520:	69bb      	ldr	r3, [r7, #24]
 8010522:	015a      	lsls	r2, r3, #5
 8010524:	69fb      	ldr	r3, [r7, #28]
 8010526:	4413      	add	r3, r2
 8010528:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801052c:	691a      	ldr	r2, [r3, #16]
 801052e:	69bb      	ldr	r3, [r7, #24]
 8010530:	0159      	lsls	r1, r3, #5
 8010532:	69fb      	ldr	r3, [r7, #28]
 8010534:	440b      	add	r3, r1
 8010536:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801053a:	4619      	mov	r1, r3
 801053c:	4b97      	ldr	r3, [pc, #604]	@ (801079c <USB_EPStartXfer+0x2e8>)
 801053e:	4013      	ands	r3, r2
 8010540:	610b      	str	r3, [r1, #16]
 8010542:	e097      	b.n	8010674 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8010544:	69bb      	ldr	r3, [r7, #24]
 8010546:	015a      	lsls	r2, r3, #5
 8010548:	69fb      	ldr	r3, [r7, #28]
 801054a:	4413      	add	r3, r2
 801054c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010550:	691a      	ldr	r2, [r3, #16]
 8010552:	69bb      	ldr	r3, [r7, #24]
 8010554:	0159      	lsls	r1, r3, #5
 8010556:	69fb      	ldr	r3, [r7, #28]
 8010558:	440b      	add	r3, r1
 801055a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801055e:	4619      	mov	r1, r3
 8010560:	4b8e      	ldr	r3, [pc, #568]	@ (801079c <USB_EPStartXfer+0x2e8>)
 8010562:	4013      	ands	r3, r2
 8010564:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8010566:	69bb      	ldr	r3, [r7, #24]
 8010568:	015a      	lsls	r2, r3, #5
 801056a:	69fb      	ldr	r3, [r7, #28]
 801056c:	4413      	add	r3, r2
 801056e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010572:	691a      	ldr	r2, [r3, #16]
 8010574:	69bb      	ldr	r3, [r7, #24]
 8010576:	0159      	lsls	r1, r3, #5
 8010578:	69fb      	ldr	r3, [r7, #28]
 801057a:	440b      	add	r3, r1
 801057c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010580:	4619      	mov	r1, r3
 8010582:	4b85      	ldr	r3, [pc, #532]	@ (8010798 <USB_EPStartXfer+0x2e4>)
 8010584:	4013      	ands	r3, r2
 8010586:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8010588:	69bb      	ldr	r3, [r7, #24]
 801058a:	2b00      	cmp	r3, #0
 801058c:	d11a      	bne.n	80105c4 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 801058e:	68bb      	ldr	r3, [r7, #8]
 8010590:	691a      	ldr	r2, [r3, #16]
 8010592:	68bb      	ldr	r3, [r7, #8]
 8010594:	689b      	ldr	r3, [r3, #8]
 8010596:	429a      	cmp	r2, r3
 8010598:	d903      	bls.n	80105a2 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 801059a:	68bb      	ldr	r3, [r7, #8]
 801059c:	689a      	ldr	r2, [r3, #8]
 801059e:	68bb      	ldr	r3, [r7, #8]
 80105a0:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80105a2:	69bb      	ldr	r3, [r7, #24]
 80105a4:	015a      	lsls	r2, r3, #5
 80105a6:	69fb      	ldr	r3, [r7, #28]
 80105a8:	4413      	add	r3, r2
 80105aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80105ae:	691b      	ldr	r3, [r3, #16]
 80105b0:	69ba      	ldr	r2, [r7, #24]
 80105b2:	0151      	lsls	r1, r2, #5
 80105b4:	69fa      	ldr	r2, [r7, #28]
 80105b6:	440a      	add	r2, r1
 80105b8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80105bc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80105c0:	6113      	str	r3, [r2, #16]
 80105c2:	e044      	b.n	801064e <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80105c4:	68bb      	ldr	r3, [r7, #8]
 80105c6:	691a      	ldr	r2, [r3, #16]
 80105c8:	68bb      	ldr	r3, [r7, #8]
 80105ca:	689b      	ldr	r3, [r3, #8]
 80105cc:	4413      	add	r3, r2
 80105ce:	1e5a      	subs	r2, r3, #1
 80105d0:	68bb      	ldr	r3, [r7, #8]
 80105d2:	689b      	ldr	r3, [r3, #8]
 80105d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80105d8:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80105da:	69bb      	ldr	r3, [r7, #24]
 80105dc:	015a      	lsls	r2, r3, #5
 80105de:	69fb      	ldr	r3, [r7, #28]
 80105e0:	4413      	add	r3, r2
 80105e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80105e6:	691a      	ldr	r2, [r3, #16]
 80105e8:	8afb      	ldrh	r3, [r7, #22]
 80105ea:	04d9      	lsls	r1, r3, #19
 80105ec:	4b6c      	ldr	r3, [pc, #432]	@ (80107a0 <USB_EPStartXfer+0x2ec>)
 80105ee:	400b      	ands	r3, r1
 80105f0:	69b9      	ldr	r1, [r7, #24]
 80105f2:	0148      	lsls	r0, r1, #5
 80105f4:	69f9      	ldr	r1, [r7, #28]
 80105f6:	4401      	add	r1, r0
 80105f8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80105fc:	4313      	orrs	r3, r2
 80105fe:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8010600:	68bb      	ldr	r3, [r7, #8]
 8010602:	791b      	ldrb	r3, [r3, #4]
 8010604:	2b01      	cmp	r3, #1
 8010606:	d122      	bne.n	801064e <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8010608:	69bb      	ldr	r3, [r7, #24]
 801060a:	015a      	lsls	r2, r3, #5
 801060c:	69fb      	ldr	r3, [r7, #28]
 801060e:	4413      	add	r3, r2
 8010610:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010614:	691b      	ldr	r3, [r3, #16]
 8010616:	69ba      	ldr	r2, [r7, #24]
 8010618:	0151      	lsls	r1, r2, #5
 801061a:	69fa      	ldr	r2, [r7, #28]
 801061c:	440a      	add	r2, r1
 801061e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010622:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8010626:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8010628:	69bb      	ldr	r3, [r7, #24]
 801062a:	015a      	lsls	r2, r3, #5
 801062c:	69fb      	ldr	r3, [r7, #28]
 801062e:	4413      	add	r3, r2
 8010630:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010634:	691a      	ldr	r2, [r3, #16]
 8010636:	8afb      	ldrh	r3, [r7, #22]
 8010638:	075b      	lsls	r3, r3, #29
 801063a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 801063e:	69b9      	ldr	r1, [r7, #24]
 8010640:	0148      	lsls	r0, r1, #5
 8010642:	69f9      	ldr	r1, [r7, #28]
 8010644:	4401      	add	r1, r0
 8010646:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 801064a:	4313      	orrs	r3, r2
 801064c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 801064e:	69bb      	ldr	r3, [r7, #24]
 8010650:	015a      	lsls	r2, r3, #5
 8010652:	69fb      	ldr	r3, [r7, #28]
 8010654:	4413      	add	r3, r2
 8010656:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801065a:	691a      	ldr	r2, [r3, #16]
 801065c:	68bb      	ldr	r3, [r7, #8]
 801065e:	691b      	ldr	r3, [r3, #16]
 8010660:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010664:	69b9      	ldr	r1, [r7, #24]
 8010666:	0148      	lsls	r0, r1, #5
 8010668:	69f9      	ldr	r1, [r7, #28]
 801066a:	4401      	add	r1, r0
 801066c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8010670:	4313      	orrs	r3, r2
 8010672:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8010674:	79fb      	ldrb	r3, [r7, #7]
 8010676:	2b01      	cmp	r3, #1
 8010678:	d14b      	bne.n	8010712 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 801067a:	68bb      	ldr	r3, [r7, #8]
 801067c:	69db      	ldr	r3, [r3, #28]
 801067e:	2b00      	cmp	r3, #0
 8010680:	d009      	beq.n	8010696 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8010682:	69bb      	ldr	r3, [r7, #24]
 8010684:	015a      	lsls	r2, r3, #5
 8010686:	69fb      	ldr	r3, [r7, #28]
 8010688:	4413      	add	r3, r2
 801068a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801068e:	461a      	mov	r2, r3
 8010690:	68bb      	ldr	r3, [r7, #8]
 8010692:	69db      	ldr	r3, [r3, #28]
 8010694:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8010696:	68bb      	ldr	r3, [r7, #8]
 8010698:	791b      	ldrb	r3, [r3, #4]
 801069a:	2b01      	cmp	r3, #1
 801069c:	d128      	bne.n	80106f0 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801069e:	69fb      	ldr	r3, [r7, #28]
 80106a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80106a4:	689b      	ldr	r3, [r3, #8]
 80106a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80106aa:	2b00      	cmp	r3, #0
 80106ac:	d110      	bne.n	80106d0 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80106ae:	69bb      	ldr	r3, [r7, #24]
 80106b0:	015a      	lsls	r2, r3, #5
 80106b2:	69fb      	ldr	r3, [r7, #28]
 80106b4:	4413      	add	r3, r2
 80106b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80106ba:	681b      	ldr	r3, [r3, #0]
 80106bc:	69ba      	ldr	r2, [r7, #24]
 80106be:	0151      	lsls	r1, r2, #5
 80106c0:	69fa      	ldr	r2, [r7, #28]
 80106c2:	440a      	add	r2, r1
 80106c4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80106c8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80106cc:	6013      	str	r3, [r2, #0]
 80106ce:	e00f      	b.n	80106f0 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80106d0:	69bb      	ldr	r3, [r7, #24]
 80106d2:	015a      	lsls	r2, r3, #5
 80106d4:	69fb      	ldr	r3, [r7, #28]
 80106d6:	4413      	add	r3, r2
 80106d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80106dc:	681b      	ldr	r3, [r3, #0]
 80106de:	69ba      	ldr	r2, [r7, #24]
 80106e0:	0151      	lsls	r1, r2, #5
 80106e2:	69fa      	ldr	r2, [r7, #28]
 80106e4:	440a      	add	r2, r1
 80106e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80106ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80106ee:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80106f0:	69bb      	ldr	r3, [r7, #24]
 80106f2:	015a      	lsls	r2, r3, #5
 80106f4:	69fb      	ldr	r3, [r7, #28]
 80106f6:	4413      	add	r3, r2
 80106f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80106fc:	681b      	ldr	r3, [r3, #0]
 80106fe:	69ba      	ldr	r2, [r7, #24]
 8010700:	0151      	lsls	r1, r2, #5
 8010702:	69fa      	ldr	r2, [r7, #28]
 8010704:	440a      	add	r2, r1
 8010706:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801070a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 801070e:	6013      	str	r3, [r2, #0]
 8010710:	e169      	b.n	80109e6 <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8010712:	69bb      	ldr	r3, [r7, #24]
 8010714:	015a      	lsls	r2, r3, #5
 8010716:	69fb      	ldr	r3, [r7, #28]
 8010718:	4413      	add	r3, r2
 801071a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801071e:	681b      	ldr	r3, [r3, #0]
 8010720:	69ba      	ldr	r2, [r7, #24]
 8010722:	0151      	lsls	r1, r2, #5
 8010724:	69fa      	ldr	r2, [r7, #28]
 8010726:	440a      	add	r2, r1
 8010728:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801072c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8010730:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8010732:	68bb      	ldr	r3, [r7, #8]
 8010734:	791b      	ldrb	r3, [r3, #4]
 8010736:	2b01      	cmp	r3, #1
 8010738:	d015      	beq.n	8010766 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 801073a:	68bb      	ldr	r3, [r7, #8]
 801073c:	691b      	ldr	r3, [r3, #16]
 801073e:	2b00      	cmp	r3, #0
 8010740:	f000 8151 	beq.w	80109e6 <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8010744:	69fb      	ldr	r3, [r7, #28]
 8010746:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801074a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801074c:	68bb      	ldr	r3, [r7, #8]
 801074e:	781b      	ldrb	r3, [r3, #0]
 8010750:	f003 030f 	and.w	r3, r3, #15
 8010754:	2101      	movs	r1, #1
 8010756:	fa01 f303 	lsl.w	r3, r1, r3
 801075a:	69f9      	ldr	r1, [r7, #28]
 801075c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010760:	4313      	orrs	r3, r2
 8010762:	634b      	str	r3, [r1, #52]	@ 0x34
 8010764:	e13f      	b.n	80109e6 <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8010766:	69fb      	ldr	r3, [r7, #28]
 8010768:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801076c:	689b      	ldr	r3, [r3, #8]
 801076e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010772:	2b00      	cmp	r3, #0
 8010774:	d116      	bne.n	80107a4 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8010776:	69bb      	ldr	r3, [r7, #24]
 8010778:	015a      	lsls	r2, r3, #5
 801077a:	69fb      	ldr	r3, [r7, #28]
 801077c:	4413      	add	r3, r2
 801077e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010782:	681b      	ldr	r3, [r3, #0]
 8010784:	69ba      	ldr	r2, [r7, #24]
 8010786:	0151      	lsls	r1, r2, #5
 8010788:	69fa      	ldr	r2, [r7, #28]
 801078a:	440a      	add	r2, r1
 801078c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010790:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8010794:	6013      	str	r3, [r2, #0]
 8010796:	e015      	b.n	80107c4 <USB_EPStartXfer+0x310>
 8010798:	e007ffff 	.word	0xe007ffff
 801079c:	fff80000 	.word	0xfff80000
 80107a0:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80107a4:	69bb      	ldr	r3, [r7, #24]
 80107a6:	015a      	lsls	r2, r3, #5
 80107a8:	69fb      	ldr	r3, [r7, #28]
 80107aa:	4413      	add	r3, r2
 80107ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80107b0:	681b      	ldr	r3, [r3, #0]
 80107b2:	69ba      	ldr	r2, [r7, #24]
 80107b4:	0151      	lsls	r1, r2, #5
 80107b6:	69fa      	ldr	r2, [r7, #28]
 80107b8:	440a      	add	r2, r1
 80107ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80107be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80107c2:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80107c4:	68bb      	ldr	r3, [r7, #8]
 80107c6:	68d9      	ldr	r1, [r3, #12]
 80107c8:	68bb      	ldr	r3, [r7, #8]
 80107ca:	781a      	ldrb	r2, [r3, #0]
 80107cc:	68bb      	ldr	r3, [r7, #8]
 80107ce:	691b      	ldr	r3, [r3, #16]
 80107d0:	b298      	uxth	r0, r3
 80107d2:	79fb      	ldrb	r3, [r7, #7]
 80107d4:	9300      	str	r3, [sp, #0]
 80107d6:	4603      	mov	r3, r0
 80107d8:	68f8      	ldr	r0, [r7, #12]
 80107da:	f000 f9b9 	bl	8010b50 <USB_WritePacket>
 80107de:	e102      	b.n	80109e6 <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80107e0:	69bb      	ldr	r3, [r7, #24]
 80107e2:	015a      	lsls	r2, r3, #5
 80107e4:	69fb      	ldr	r3, [r7, #28]
 80107e6:	4413      	add	r3, r2
 80107e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80107ec:	691a      	ldr	r2, [r3, #16]
 80107ee:	69bb      	ldr	r3, [r7, #24]
 80107f0:	0159      	lsls	r1, r3, #5
 80107f2:	69fb      	ldr	r3, [r7, #28]
 80107f4:	440b      	add	r3, r1
 80107f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80107fa:	4619      	mov	r1, r3
 80107fc:	4b7c      	ldr	r3, [pc, #496]	@ (80109f0 <USB_EPStartXfer+0x53c>)
 80107fe:	4013      	ands	r3, r2
 8010800:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8010802:	69bb      	ldr	r3, [r7, #24]
 8010804:	015a      	lsls	r2, r3, #5
 8010806:	69fb      	ldr	r3, [r7, #28]
 8010808:	4413      	add	r3, r2
 801080a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801080e:	691a      	ldr	r2, [r3, #16]
 8010810:	69bb      	ldr	r3, [r7, #24]
 8010812:	0159      	lsls	r1, r3, #5
 8010814:	69fb      	ldr	r3, [r7, #28]
 8010816:	440b      	add	r3, r1
 8010818:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801081c:	4619      	mov	r1, r3
 801081e:	4b75      	ldr	r3, [pc, #468]	@ (80109f4 <USB_EPStartXfer+0x540>)
 8010820:	4013      	ands	r3, r2
 8010822:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8010824:	69bb      	ldr	r3, [r7, #24]
 8010826:	2b00      	cmp	r3, #0
 8010828:	d12f      	bne.n	801088a <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 801082a:	68bb      	ldr	r3, [r7, #8]
 801082c:	691b      	ldr	r3, [r3, #16]
 801082e:	2b00      	cmp	r3, #0
 8010830:	d003      	beq.n	801083a <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 8010832:	68bb      	ldr	r3, [r7, #8]
 8010834:	689a      	ldr	r2, [r3, #8]
 8010836:	68bb      	ldr	r3, [r7, #8]
 8010838:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 801083a:	68bb      	ldr	r3, [r7, #8]
 801083c:	689a      	ldr	r2, [r3, #8]
 801083e:	68bb      	ldr	r3, [r7, #8]
 8010840:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8010842:	69bb      	ldr	r3, [r7, #24]
 8010844:	015a      	lsls	r2, r3, #5
 8010846:	69fb      	ldr	r3, [r7, #28]
 8010848:	4413      	add	r3, r2
 801084a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801084e:	691a      	ldr	r2, [r3, #16]
 8010850:	68bb      	ldr	r3, [r7, #8]
 8010852:	6a1b      	ldr	r3, [r3, #32]
 8010854:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010858:	69b9      	ldr	r1, [r7, #24]
 801085a:	0148      	lsls	r0, r1, #5
 801085c:	69f9      	ldr	r1, [r7, #28]
 801085e:	4401      	add	r1, r0
 8010860:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8010864:	4313      	orrs	r3, r2
 8010866:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8010868:	69bb      	ldr	r3, [r7, #24]
 801086a:	015a      	lsls	r2, r3, #5
 801086c:	69fb      	ldr	r3, [r7, #28]
 801086e:	4413      	add	r3, r2
 8010870:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010874:	691b      	ldr	r3, [r3, #16]
 8010876:	69ba      	ldr	r2, [r7, #24]
 8010878:	0151      	lsls	r1, r2, #5
 801087a:	69fa      	ldr	r2, [r7, #28]
 801087c:	440a      	add	r2, r1
 801087e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8010882:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8010886:	6113      	str	r3, [r2, #16]
 8010888:	e05f      	b.n	801094a <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 801088a:	68bb      	ldr	r3, [r7, #8]
 801088c:	691b      	ldr	r3, [r3, #16]
 801088e:	2b00      	cmp	r3, #0
 8010890:	d123      	bne.n	80108da <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8010892:	69bb      	ldr	r3, [r7, #24]
 8010894:	015a      	lsls	r2, r3, #5
 8010896:	69fb      	ldr	r3, [r7, #28]
 8010898:	4413      	add	r3, r2
 801089a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801089e:	691a      	ldr	r2, [r3, #16]
 80108a0:	68bb      	ldr	r3, [r7, #8]
 80108a2:	689b      	ldr	r3, [r3, #8]
 80108a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80108a8:	69b9      	ldr	r1, [r7, #24]
 80108aa:	0148      	lsls	r0, r1, #5
 80108ac:	69f9      	ldr	r1, [r7, #28]
 80108ae:	4401      	add	r1, r0
 80108b0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80108b4:	4313      	orrs	r3, r2
 80108b6:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80108b8:	69bb      	ldr	r3, [r7, #24]
 80108ba:	015a      	lsls	r2, r3, #5
 80108bc:	69fb      	ldr	r3, [r7, #28]
 80108be:	4413      	add	r3, r2
 80108c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80108c4:	691b      	ldr	r3, [r3, #16]
 80108c6:	69ba      	ldr	r2, [r7, #24]
 80108c8:	0151      	lsls	r1, r2, #5
 80108ca:	69fa      	ldr	r2, [r7, #28]
 80108cc:	440a      	add	r2, r1
 80108ce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80108d2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80108d6:	6113      	str	r3, [r2, #16]
 80108d8:	e037      	b.n	801094a <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80108da:	68bb      	ldr	r3, [r7, #8]
 80108dc:	691a      	ldr	r2, [r3, #16]
 80108de:	68bb      	ldr	r3, [r7, #8]
 80108e0:	689b      	ldr	r3, [r3, #8]
 80108e2:	4413      	add	r3, r2
 80108e4:	1e5a      	subs	r2, r3, #1
 80108e6:	68bb      	ldr	r3, [r7, #8]
 80108e8:	689b      	ldr	r3, [r3, #8]
 80108ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80108ee:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80108f0:	68bb      	ldr	r3, [r7, #8]
 80108f2:	689b      	ldr	r3, [r3, #8]
 80108f4:	8afa      	ldrh	r2, [r7, #22]
 80108f6:	fb03 f202 	mul.w	r2, r3, r2
 80108fa:	68bb      	ldr	r3, [r7, #8]
 80108fc:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80108fe:	69bb      	ldr	r3, [r7, #24]
 8010900:	015a      	lsls	r2, r3, #5
 8010902:	69fb      	ldr	r3, [r7, #28]
 8010904:	4413      	add	r3, r2
 8010906:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801090a:	691a      	ldr	r2, [r3, #16]
 801090c:	8afb      	ldrh	r3, [r7, #22]
 801090e:	04d9      	lsls	r1, r3, #19
 8010910:	4b39      	ldr	r3, [pc, #228]	@ (80109f8 <USB_EPStartXfer+0x544>)
 8010912:	400b      	ands	r3, r1
 8010914:	69b9      	ldr	r1, [r7, #24]
 8010916:	0148      	lsls	r0, r1, #5
 8010918:	69f9      	ldr	r1, [r7, #28]
 801091a:	4401      	add	r1, r0
 801091c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8010920:	4313      	orrs	r3, r2
 8010922:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8010924:	69bb      	ldr	r3, [r7, #24]
 8010926:	015a      	lsls	r2, r3, #5
 8010928:	69fb      	ldr	r3, [r7, #28]
 801092a:	4413      	add	r3, r2
 801092c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010930:	691a      	ldr	r2, [r3, #16]
 8010932:	68bb      	ldr	r3, [r7, #8]
 8010934:	6a1b      	ldr	r3, [r3, #32]
 8010936:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801093a:	69b9      	ldr	r1, [r7, #24]
 801093c:	0148      	lsls	r0, r1, #5
 801093e:	69f9      	ldr	r1, [r7, #28]
 8010940:	4401      	add	r1, r0
 8010942:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8010946:	4313      	orrs	r3, r2
 8010948:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 801094a:	79fb      	ldrb	r3, [r7, #7]
 801094c:	2b01      	cmp	r3, #1
 801094e:	d10d      	bne.n	801096c <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8010950:	68bb      	ldr	r3, [r7, #8]
 8010952:	68db      	ldr	r3, [r3, #12]
 8010954:	2b00      	cmp	r3, #0
 8010956:	d009      	beq.n	801096c <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8010958:	68bb      	ldr	r3, [r7, #8]
 801095a:	68d9      	ldr	r1, [r3, #12]
 801095c:	69bb      	ldr	r3, [r7, #24]
 801095e:	015a      	lsls	r2, r3, #5
 8010960:	69fb      	ldr	r3, [r7, #28]
 8010962:	4413      	add	r3, r2
 8010964:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010968:	460a      	mov	r2, r1
 801096a:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 801096c:	68bb      	ldr	r3, [r7, #8]
 801096e:	791b      	ldrb	r3, [r3, #4]
 8010970:	2b01      	cmp	r3, #1
 8010972:	d128      	bne.n	80109c6 <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8010974:	69fb      	ldr	r3, [r7, #28]
 8010976:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801097a:	689b      	ldr	r3, [r3, #8]
 801097c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010980:	2b00      	cmp	r3, #0
 8010982:	d110      	bne.n	80109a6 <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8010984:	69bb      	ldr	r3, [r7, #24]
 8010986:	015a      	lsls	r2, r3, #5
 8010988:	69fb      	ldr	r3, [r7, #28]
 801098a:	4413      	add	r3, r2
 801098c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010990:	681b      	ldr	r3, [r3, #0]
 8010992:	69ba      	ldr	r2, [r7, #24]
 8010994:	0151      	lsls	r1, r2, #5
 8010996:	69fa      	ldr	r2, [r7, #28]
 8010998:	440a      	add	r2, r1
 801099a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801099e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80109a2:	6013      	str	r3, [r2, #0]
 80109a4:	e00f      	b.n	80109c6 <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80109a6:	69bb      	ldr	r3, [r7, #24]
 80109a8:	015a      	lsls	r2, r3, #5
 80109aa:	69fb      	ldr	r3, [r7, #28]
 80109ac:	4413      	add	r3, r2
 80109ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80109b2:	681b      	ldr	r3, [r3, #0]
 80109b4:	69ba      	ldr	r2, [r7, #24]
 80109b6:	0151      	lsls	r1, r2, #5
 80109b8:	69fa      	ldr	r2, [r7, #28]
 80109ba:	440a      	add	r2, r1
 80109bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80109c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80109c4:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80109c6:	69bb      	ldr	r3, [r7, #24]
 80109c8:	015a      	lsls	r2, r3, #5
 80109ca:	69fb      	ldr	r3, [r7, #28]
 80109cc:	4413      	add	r3, r2
 80109ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80109d2:	681b      	ldr	r3, [r3, #0]
 80109d4:	69ba      	ldr	r2, [r7, #24]
 80109d6:	0151      	lsls	r1, r2, #5
 80109d8:	69fa      	ldr	r2, [r7, #28]
 80109da:	440a      	add	r2, r1
 80109dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80109e0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80109e4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80109e6:	2300      	movs	r3, #0
}
 80109e8:	4618      	mov	r0, r3
 80109ea:	3720      	adds	r7, #32
 80109ec:	46bd      	mov	sp, r7
 80109ee:	bd80      	pop	{r7, pc}
 80109f0:	fff80000 	.word	0xfff80000
 80109f4:	e007ffff 	.word	0xe007ffff
 80109f8:	1ff80000 	.word	0x1ff80000

080109fc <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80109fc:	b480      	push	{r7}
 80109fe:	b087      	sub	sp, #28
 8010a00:	af00      	add	r7, sp, #0
 8010a02:	6078      	str	r0, [r7, #4]
 8010a04:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8010a06:	2300      	movs	r3, #0
 8010a08:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8010a0a:	2300      	movs	r3, #0
 8010a0c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010a0e:	687b      	ldr	r3, [r7, #4]
 8010a10:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8010a12:	683b      	ldr	r3, [r7, #0]
 8010a14:	785b      	ldrb	r3, [r3, #1]
 8010a16:	2b01      	cmp	r3, #1
 8010a18:	d14a      	bne.n	8010ab0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8010a1a:	683b      	ldr	r3, [r7, #0]
 8010a1c:	781b      	ldrb	r3, [r3, #0]
 8010a1e:	015a      	lsls	r2, r3, #5
 8010a20:	693b      	ldr	r3, [r7, #16]
 8010a22:	4413      	add	r3, r2
 8010a24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010a28:	681b      	ldr	r3, [r3, #0]
 8010a2a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8010a2e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8010a32:	f040 8086 	bne.w	8010b42 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8010a36:	683b      	ldr	r3, [r7, #0]
 8010a38:	781b      	ldrb	r3, [r3, #0]
 8010a3a:	015a      	lsls	r2, r3, #5
 8010a3c:	693b      	ldr	r3, [r7, #16]
 8010a3e:	4413      	add	r3, r2
 8010a40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010a44:	681b      	ldr	r3, [r3, #0]
 8010a46:	683a      	ldr	r2, [r7, #0]
 8010a48:	7812      	ldrb	r2, [r2, #0]
 8010a4a:	0151      	lsls	r1, r2, #5
 8010a4c:	693a      	ldr	r2, [r7, #16]
 8010a4e:	440a      	add	r2, r1
 8010a50:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010a54:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8010a58:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8010a5a:	683b      	ldr	r3, [r7, #0]
 8010a5c:	781b      	ldrb	r3, [r3, #0]
 8010a5e:	015a      	lsls	r2, r3, #5
 8010a60:	693b      	ldr	r3, [r7, #16]
 8010a62:	4413      	add	r3, r2
 8010a64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010a68:	681b      	ldr	r3, [r3, #0]
 8010a6a:	683a      	ldr	r2, [r7, #0]
 8010a6c:	7812      	ldrb	r2, [r2, #0]
 8010a6e:	0151      	lsls	r1, r2, #5
 8010a70:	693a      	ldr	r2, [r7, #16]
 8010a72:	440a      	add	r2, r1
 8010a74:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010a78:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010a7c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8010a7e:	68fb      	ldr	r3, [r7, #12]
 8010a80:	3301      	adds	r3, #1
 8010a82:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8010a84:	68fb      	ldr	r3, [r7, #12]
 8010a86:	f242 7210 	movw	r2, #10000	@ 0x2710
 8010a8a:	4293      	cmp	r3, r2
 8010a8c:	d902      	bls.n	8010a94 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8010a8e:	2301      	movs	r3, #1
 8010a90:	75fb      	strb	r3, [r7, #23]
          break;
 8010a92:	e056      	b.n	8010b42 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8010a94:	683b      	ldr	r3, [r7, #0]
 8010a96:	781b      	ldrb	r3, [r3, #0]
 8010a98:	015a      	lsls	r2, r3, #5
 8010a9a:	693b      	ldr	r3, [r7, #16]
 8010a9c:	4413      	add	r3, r2
 8010a9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010aa2:	681b      	ldr	r3, [r3, #0]
 8010aa4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8010aa8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8010aac:	d0e7      	beq.n	8010a7e <USB_EPStopXfer+0x82>
 8010aae:	e048      	b.n	8010b42 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8010ab0:	683b      	ldr	r3, [r7, #0]
 8010ab2:	781b      	ldrb	r3, [r3, #0]
 8010ab4:	015a      	lsls	r2, r3, #5
 8010ab6:	693b      	ldr	r3, [r7, #16]
 8010ab8:	4413      	add	r3, r2
 8010aba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010abe:	681b      	ldr	r3, [r3, #0]
 8010ac0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8010ac4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8010ac8:	d13b      	bne.n	8010b42 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8010aca:	683b      	ldr	r3, [r7, #0]
 8010acc:	781b      	ldrb	r3, [r3, #0]
 8010ace:	015a      	lsls	r2, r3, #5
 8010ad0:	693b      	ldr	r3, [r7, #16]
 8010ad2:	4413      	add	r3, r2
 8010ad4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010ad8:	681b      	ldr	r3, [r3, #0]
 8010ada:	683a      	ldr	r2, [r7, #0]
 8010adc:	7812      	ldrb	r2, [r2, #0]
 8010ade:	0151      	lsls	r1, r2, #5
 8010ae0:	693a      	ldr	r2, [r7, #16]
 8010ae2:	440a      	add	r2, r1
 8010ae4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8010ae8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8010aec:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8010aee:	683b      	ldr	r3, [r7, #0]
 8010af0:	781b      	ldrb	r3, [r3, #0]
 8010af2:	015a      	lsls	r2, r3, #5
 8010af4:	693b      	ldr	r3, [r7, #16]
 8010af6:	4413      	add	r3, r2
 8010af8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010afc:	681b      	ldr	r3, [r3, #0]
 8010afe:	683a      	ldr	r2, [r7, #0]
 8010b00:	7812      	ldrb	r2, [r2, #0]
 8010b02:	0151      	lsls	r1, r2, #5
 8010b04:	693a      	ldr	r2, [r7, #16]
 8010b06:	440a      	add	r2, r1
 8010b08:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8010b0c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010b10:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8010b12:	68fb      	ldr	r3, [r7, #12]
 8010b14:	3301      	adds	r3, #1
 8010b16:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8010b18:	68fb      	ldr	r3, [r7, #12]
 8010b1a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8010b1e:	4293      	cmp	r3, r2
 8010b20:	d902      	bls.n	8010b28 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8010b22:	2301      	movs	r3, #1
 8010b24:	75fb      	strb	r3, [r7, #23]
          break;
 8010b26:	e00c      	b.n	8010b42 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8010b28:	683b      	ldr	r3, [r7, #0]
 8010b2a:	781b      	ldrb	r3, [r3, #0]
 8010b2c:	015a      	lsls	r2, r3, #5
 8010b2e:	693b      	ldr	r3, [r7, #16]
 8010b30:	4413      	add	r3, r2
 8010b32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010b36:	681b      	ldr	r3, [r3, #0]
 8010b38:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8010b3c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8010b40:	d0e7      	beq.n	8010b12 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8010b42:	7dfb      	ldrb	r3, [r7, #23]
}
 8010b44:	4618      	mov	r0, r3
 8010b46:	371c      	adds	r7, #28
 8010b48:	46bd      	mov	sp, r7
 8010b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b4e:	4770      	bx	lr

08010b50 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8010b50:	b480      	push	{r7}
 8010b52:	b089      	sub	sp, #36	@ 0x24
 8010b54:	af00      	add	r7, sp, #0
 8010b56:	60f8      	str	r0, [r7, #12]
 8010b58:	60b9      	str	r1, [r7, #8]
 8010b5a:	4611      	mov	r1, r2
 8010b5c:	461a      	mov	r2, r3
 8010b5e:	460b      	mov	r3, r1
 8010b60:	71fb      	strb	r3, [r7, #7]
 8010b62:	4613      	mov	r3, r2
 8010b64:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010b66:	68fb      	ldr	r3, [r7, #12]
 8010b68:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8010b6a:	68bb      	ldr	r3, [r7, #8]
 8010b6c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8010b6e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8010b72:	2b00      	cmp	r3, #0
 8010b74:	d123      	bne.n	8010bbe <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8010b76:	88bb      	ldrh	r3, [r7, #4]
 8010b78:	3303      	adds	r3, #3
 8010b7a:	089b      	lsrs	r3, r3, #2
 8010b7c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8010b7e:	2300      	movs	r3, #0
 8010b80:	61bb      	str	r3, [r7, #24]
 8010b82:	e018      	b.n	8010bb6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8010b84:	79fb      	ldrb	r3, [r7, #7]
 8010b86:	031a      	lsls	r2, r3, #12
 8010b88:	697b      	ldr	r3, [r7, #20]
 8010b8a:	4413      	add	r3, r2
 8010b8c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8010b90:	461a      	mov	r2, r3
 8010b92:	69fb      	ldr	r3, [r7, #28]
 8010b94:	681b      	ldr	r3, [r3, #0]
 8010b96:	6013      	str	r3, [r2, #0]
      pSrc++;
 8010b98:	69fb      	ldr	r3, [r7, #28]
 8010b9a:	3301      	adds	r3, #1
 8010b9c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8010b9e:	69fb      	ldr	r3, [r7, #28]
 8010ba0:	3301      	adds	r3, #1
 8010ba2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8010ba4:	69fb      	ldr	r3, [r7, #28]
 8010ba6:	3301      	adds	r3, #1
 8010ba8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8010baa:	69fb      	ldr	r3, [r7, #28]
 8010bac:	3301      	adds	r3, #1
 8010bae:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8010bb0:	69bb      	ldr	r3, [r7, #24]
 8010bb2:	3301      	adds	r3, #1
 8010bb4:	61bb      	str	r3, [r7, #24]
 8010bb6:	69ba      	ldr	r2, [r7, #24]
 8010bb8:	693b      	ldr	r3, [r7, #16]
 8010bba:	429a      	cmp	r2, r3
 8010bbc:	d3e2      	bcc.n	8010b84 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8010bbe:	2300      	movs	r3, #0
}
 8010bc0:	4618      	mov	r0, r3
 8010bc2:	3724      	adds	r7, #36	@ 0x24
 8010bc4:	46bd      	mov	sp, r7
 8010bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bca:	4770      	bx	lr

08010bcc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8010bcc:	b480      	push	{r7}
 8010bce:	b08b      	sub	sp, #44	@ 0x2c
 8010bd0:	af00      	add	r7, sp, #0
 8010bd2:	60f8      	str	r0, [r7, #12]
 8010bd4:	60b9      	str	r1, [r7, #8]
 8010bd6:	4613      	mov	r3, r2
 8010bd8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010bda:	68fb      	ldr	r3, [r7, #12]
 8010bdc:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8010bde:	68bb      	ldr	r3, [r7, #8]
 8010be0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8010be2:	88fb      	ldrh	r3, [r7, #6]
 8010be4:	089b      	lsrs	r3, r3, #2
 8010be6:	b29b      	uxth	r3, r3
 8010be8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8010bea:	88fb      	ldrh	r3, [r7, #6]
 8010bec:	f003 0303 	and.w	r3, r3, #3
 8010bf0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8010bf2:	2300      	movs	r3, #0
 8010bf4:	623b      	str	r3, [r7, #32]
 8010bf6:	e014      	b.n	8010c22 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8010bf8:	69bb      	ldr	r3, [r7, #24]
 8010bfa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8010bfe:	681a      	ldr	r2, [r3, #0]
 8010c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c02:	601a      	str	r2, [r3, #0]
    pDest++;
 8010c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c06:	3301      	adds	r3, #1
 8010c08:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8010c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c0c:	3301      	adds	r3, #1
 8010c0e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8010c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c12:	3301      	adds	r3, #1
 8010c14:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8010c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c18:	3301      	adds	r3, #1
 8010c1a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8010c1c:	6a3b      	ldr	r3, [r7, #32]
 8010c1e:	3301      	adds	r3, #1
 8010c20:	623b      	str	r3, [r7, #32]
 8010c22:	6a3a      	ldr	r2, [r7, #32]
 8010c24:	697b      	ldr	r3, [r7, #20]
 8010c26:	429a      	cmp	r2, r3
 8010c28:	d3e6      	bcc.n	8010bf8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8010c2a:	8bfb      	ldrh	r3, [r7, #30]
 8010c2c:	2b00      	cmp	r3, #0
 8010c2e:	d01e      	beq.n	8010c6e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8010c30:	2300      	movs	r3, #0
 8010c32:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8010c34:	69bb      	ldr	r3, [r7, #24]
 8010c36:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8010c3a:	461a      	mov	r2, r3
 8010c3c:	f107 0310 	add.w	r3, r7, #16
 8010c40:	6812      	ldr	r2, [r2, #0]
 8010c42:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8010c44:	693a      	ldr	r2, [r7, #16]
 8010c46:	6a3b      	ldr	r3, [r7, #32]
 8010c48:	b2db      	uxtb	r3, r3
 8010c4a:	00db      	lsls	r3, r3, #3
 8010c4c:	fa22 f303 	lsr.w	r3, r2, r3
 8010c50:	b2da      	uxtb	r2, r3
 8010c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c54:	701a      	strb	r2, [r3, #0]
      i++;
 8010c56:	6a3b      	ldr	r3, [r7, #32]
 8010c58:	3301      	adds	r3, #1
 8010c5a:	623b      	str	r3, [r7, #32]
      pDest++;
 8010c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c5e:	3301      	adds	r3, #1
 8010c60:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8010c62:	8bfb      	ldrh	r3, [r7, #30]
 8010c64:	3b01      	subs	r3, #1
 8010c66:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8010c68:	8bfb      	ldrh	r3, [r7, #30]
 8010c6a:	2b00      	cmp	r3, #0
 8010c6c:	d1ea      	bne.n	8010c44 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8010c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8010c70:	4618      	mov	r0, r3
 8010c72:	372c      	adds	r7, #44	@ 0x2c
 8010c74:	46bd      	mov	sp, r7
 8010c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c7a:	4770      	bx	lr

08010c7c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8010c7c:	b480      	push	{r7}
 8010c7e:	b085      	sub	sp, #20
 8010c80:	af00      	add	r7, sp, #0
 8010c82:	6078      	str	r0, [r7, #4]
 8010c84:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010c86:	687b      	ldr	r3, [r7, #4]
 8010c88:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8010c8a:	683b      	ldr	r3, [r7, #0]
 8010c8c:	781b      	ldrb	r3, [r3, #0]
 8010c8e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8010c90:	683b      	ldr	r3, [r7, #0]
 8010c92:	785b      	ldrb	r3, [r3, #1]
 8010c94:	2b01      	cmp	r3, #1
 8010c96:	d12c      	bne.n	8010cf2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8010c98:	68bb      	ldr	r3, [r7, #8]
 8010c9a:	015a      	lsls	r2, r3, #5
 8010c9c:	68fb      	ldr	r3, [r7, #12]
 8010c9e:	4413      	add	r3, r2
 8010ca0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010ca4:	681b      	ldr	r3, [r3, #0]
 8010ca6:	2b00      	cmp	r3, #0
 8010ca8:	db12      	blt.n	8010cd0 <USB_EPSetStall+0x54>
 8010caa:	68bb      	ldr	r3, [r7, #8]
 8010cac:	2b00      	cmp	r3, #0
 8010cae:	d00f      	beq.n	8010cd0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8010cb0:	68bb      	ldr	r3, [r7, #8]
 8010cb2:	015a      	lsls	r2, r3, #5
 8010cb4:	68fb      	ldr	r3, [r7, #12]
 8010cb6:	4413      	add	r3, r2
 8010cb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010cbc:	681b      	ldr	r3, [r3, #0]
 8010cbe:	68ba      	ldr	r2, [r7, #8]
 8010cc0:	0151      	lsls	r1, r2, #5
 8010cc2:	68fa      	ldr	r2, [r7, #12]
 8010cc4:	440a      	add	r2, r1
 8010cc6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010cca:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8010cce:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8010cd0:	68bb      	ldr	r3, [r7, #8]
 8010cd2:	015a      	lsls	r2, r3, #5
 8010cd4:	68fb      	ldr	r3, [r7, #12]
 8010cd6:	4413      	add	r3, r2
 8010cd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010cdc:	681b      	ldr	r3, [r3, #0]
 8010cde:	68ba      	ldr	r2, [r7, #8]
 8010ce0:	0151      	lsls	r1, r2, #5
 8010ce2:	68fa      	ldr	r2, [r7, #12]
 8010ce4:	440a      	add	r2, r1
 8010ce6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010cea:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8010cee:	6013      	str	r3, [r2, #0]
 8010cf0:	e02b      	b.n	8010d4a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8010cf2:	68bb      	ldr	r3, [r7, #8]
 8010cf4:	015a      	lsls	r2, r3, #5
 8010cf6:	68fb      	ldr	r3, [r7, #12]
 8010cf8:	4413      	add	r3, r2
 8010cfa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010cfe:	681b      	ldr	r3, [r3, #0]
 8010d00:	2b00      	cmp	r3, #0
 8010d02:	db12      	blt.n	8010d2a <USB_EPSetStall+0xae>
 8010d04:	68bb      	ldr	r3, [r7, #8]
 8010d06:	2b00      	cmp	r3, #0
 8010d08:	d00f      	beq.n	8010d2a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8010d0a:	68bb      	ldr	r3, [r7, #8]
 8010d0c:	015a      	lsls	r2, r3, #5
 8010d0e:	68fb      	ldr	r3, [r7, #12]
 8010d10:	4413      	add	r3, r2
 8010d12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010d16:	681b      	ldr	r3, [r3, #0]
 8010d18:	68ba      	ldr	r2, [r7, #8]
 8010d1a:	0151      	lsls	r1, r2, #5
 8010d1c:	68fa      	ldr	r2, [r7, #12]
 8010d1e:	440a      	add	r2, r1
 8010d20:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8010d24:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8010d28:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8010d2a:	68bb      	ldr	r3, [r7, #8]
 8010d2c:	015a      	lsls	r2, r3, #5
 8010d2e:	68fb      	ldr	r3, [r7, #12]
 8010d30:	4413      	add	r3, r2
 8010d32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010d36:	681b      	ldr	r3, [r3, #0]
 8010d38:	68ba      	ldr	r2, [r7, #8]
 8010d3a:	0151      	lsls	r1, r2, #5
 8010d3c:	68fa      	ldr	r2, [r7, #12]
 8010d3e:	440a      	add	r2, r1
 8010d40:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8010d44:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8010d48:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8010d4a:	2300      	movs	r3, #0
}
 8010d4c:	4618      	mov	r0, r3
 8010d4e:	3714      	adds	r7, #20
 8010d50:	46bd      	mov	sp, r7
 8010d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d56:	4770      	bx	lr

08010d58 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8010d58:	b480      	push	{r7}
 8010d5a:	b085      	sub	sp, #20
 8010d5c:	af00      	add	r7, sp, #0
 8010d5e:	6078      	str	r0, [r7, #4]
 8010d60:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8010d66:	683b      	ldr	r3, [r7, #0]
 8010d68:	781b      	ldrb	r3, [r3, #0]
 8010d6a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8010d6c:	683b      	ldr	r3, [r7, #0]
 8010d6e:	785b      	ldrb	r3, [r3, #1]
 8010d70:	2b01      	cmp	r3, #1
 8010d72:	d128      	bne.n	8010dc6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8010d74:	68bb      	ldr	r3, [r7, #8]
 8010d76:	015a      	lsls	r2, r3, #5
 8010d78:	68fb      	ldr	r3, [r7, #12]
 8010d7a:	4413      	add	r3, r2
 8010d7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010d80:	681b      	ldr	r3, [r3, #0]
 8010d82:	68ba      	ldr	r2, [r7, #8]
 8010d84:	0151      	lsls	r1, r2, #5
 8010d86:	68fa      	ldr	r2, [r7, #12]
 8010d88:	440a      	add	r2, r1
 8010d8a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010d8e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8010d92:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8010d94:	683b      	ldr	r3, [r7, #0]
 8010d96:	791b      	ldrb	r3, [r3, #4]
 8010d98:	2b03      	cmp	r3, #3
 8010d9a:	d003      	beq.n	8010da4 <USB_EPClearStall+0x4c>
 8010d9c:	683b      	ldr	r3, [r7, #0]
 8010d9e:	791b      	ldrb	r3, [r3, #4]
 8010da0:	2b02      	cmp	r3, #2
 8010da2:	d138      	bne.n	8010e16 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8010da4:	68bb      	ldr	r3, [r7, #8]
 8010da6:	015a      	lsls	r2, r3, #5
 8010da8:	68fb      	ldr	r3, [r7, #12]
 8010daa:	4413      	add	r3, r2
 8010dac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010db0:	681b      	ldr	r3, [r3, #0]
 8010db2:	68ba      	ldr	r2, [r7, #8]
 8010db4:	0151      	lsls	r1, r2, #5
 8010db6:	68fa      	ldr	r2, [r7, #12]
 8010db8:	440a      	add	r2, r1
 8010dba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010dbe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8010dc2:	6013      	str	r3, [r2, #0]
 8010dc4:	e027      	b.n	8010e16 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8010dc6:	68bb      	ldr	r3, [r7, #8]
 8010dc8:	015a      	lsls	r2, r3, #5
 8010dca:	68fb      	ldr	r3, [r7, #12]
 8010dcc:	4413      	add	r3, r2
 8010dce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010dd2:	681b      	ldr	r3, [r3, #0]
 8010dd4:	68ba      	ldr	r2, [r7, #8]
 8010dd6:	0151      	lsls	r1, r2, #5
 8010dd8:	68fa      	ldr	r2, [r7, #12]
 8010dda:	440a      	add	r2, r1
 8010ddc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8010de0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8010de4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8010de6:	683b      	ldr	r3, [r7, #0]
 8010de8:	791b      	ldrb	r3, [r3, #4]
 8010dea:	2b03      	cmp	r3, #3
 8010dec:	d003      	beq.n	8010df6 <USB_EPClearStall+0x9e>
 8010dee:	683b      	ldr	r3, [r7, #0]
 8010df0:	791b      	ldrb	r3, [r3, #4]
 8010df2:	2b02      	cmp	r3, #2
 8010df4:	d10f      	bne.n	8010e16 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8010df6:	68bb      	ldr	r3, [r7, #8]
 8010df8:	015a      	lsls	r2, r3, #5
 8010dfa:	68fb      	ldr	r3, [r7, #12]
 8010dfc:	4413      	add	r3, r2
 8010dfe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010e02:	681b      	ldr	r3, [r3, #0]
 8010e04:	68ba      	ldr	r2, [r7, #8]
 8010e06:	0151      	lsls	r1, r2, #5
 8010e08:	68fa      	ldr	r2, [r7, #12]
 8010e0a:	440a      	add	r2, r1
 8010e0c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8010e10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8010e14:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8010e16:	2300      	movs	r3, #0
}
 8010e18:	4618      	mov	r0, r3
 8010e1a:	3714      	adds	r7, #20
 8010e1c:	46bd      	mov	sp, r7
 8010e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e22:	4770      	bx	lr

08010e24 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8010e24:	b480      	push	{r7}
 8010e26:	b085      	sub	sp, #20
 8010e28:	af00      	add	r7, sp, #0
 8010e2a:	6078      	str	r0, [r7, #4]
 8010e2c:	460b      	mov	r3, r1
 8010e2e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010e30:	687b      	ldr	r3, [r7, #4]
 8010e32:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8010e34:	68fb      	ldr	r3, [r7, #12]
 8010e36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010e3a:	681b      	ldr	r3, [r3, #0]
 8010e3c:	68fa      	ldr	r2, [r7, #12]
 8010e3e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8010e42:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8010e46:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8010e48:	68fb      	ldr	r3, [r7, #12]
 8010e4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010e4e:	681a      	ldr	r2, [r3, #0]
 8010e50:	78fb      	ldrb	r3, [r7, #3]
 8010e52:	011b      	lsls	r3, r3, #4
 8010e54:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8010e58:	68f9      	ldr	r1, [r7, #12]
 8010e5a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010e5e:	4313      	orrs	r3, r2
 8010e60:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8010e62:	2300      	movs	r3, #0
}
 8010e64:	4618      	mov	r0, r3
 8010e66:	3714      	adds	r7, #20
 8010e68:	46bd      	mov	sp, r7
 8010e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e6e:	4770      	bx	lr

08010e70 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8010e70:	b480      	push	{r7}
 8010e72:	b085      	sub	sp, #20
 8010e74:	af00      	add	r7, sp, #0
 8010e76:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010e78:	687b      	ldr	r3, [r7, #4]
 8010e7a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8010e7c:	68fb      	ldr	r3, [r7, #12]
 8010e7e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8010e82:	681b      	ldr	r3, [r3, #0]
 8010e84:	68fa      	ldr	r2, [r7, #12]
 8010e86:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8010e8a:	f023 0303 	bic.w	r3, r3, #3
 8010e8e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8010e90:	68fb      	ldr	r3, [r7, #12]
 8010e92:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010e96:	685b      	ldr	r3, [r3, #4]
 8010e98:	68fa      	ldr	r2, [r7, #12]
 8010e9a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8010e9e:	f023 0302 	bic.w	r3, r3, #2
 8010ea2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8010ea4:	2300      	movs	r3, #0
}
 8010ea6:	4618      	mov	r0, r3
 8010ea8:	3714      	adds	r7, #20
 8010eaa:	46bd      	mov	sp, r7
 8010eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010eb0:	4770      	bx	lr

08010eb2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8010eb2:	b480      	push	{r7}
 8010eb4:	b085      	sub	sp, #20
 8010eb6:	af00      	add	r7, sp, #0
 8010eb8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8010ebe:	68fb      	ldr	r3, [r7, #12]
 8010ec0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8010ec4:	681b      	ldr	r3, [r3, #0]
 8010ec6:	68fa      	ldr	r2, [r7, #12]
 8010ec8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8010ecc:	f023 0303 	bic.w	r3, r3, #3
 8010ed0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8010ed2:	68fb      	ldr	r3, [r7, #12]
 8010ed4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010ed8:	685b      	ldr	r3, [r3, #4]
 8010eda:	68fa      	ldr	r2, [r7, #12]
 8010edc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8010ee0:	f043 0302 	orr.w	r3, r3, #2
 8010ee4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8010ee6:	2300      	movs	r3, #0
}
 8010ee8:	4618      	mov	r0, r3
 8010eea:	3714      	adds	r7, #20
 8010eec:	46bd      	mov	sp, r7
 8010eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ef2:	4770      	bx	lr

08010ef4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8010ef4:	b480      	push	{r7}
 8010ef6:	b085      	sub	sp, #20
 8010ef8:	af00      	add	r7, sp, #0
 8010efa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8010efc:	687b      	ldr	r3, [r7, #4]
 8010efe:	695b      	ldr	r3, [r3, #20]
 8010f00:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8010f02:	687b      	ldr	r3, [r7, #4]
 8010f04:	699b      	ldr	r3, [r3, #24]
 8010f06:	68fa      	ldr	r2, [r7, #12]
 8010f08:	4013      	ands	r3, r2
 8010f0a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8010f0c:	68fb      	ldr	r3, [r7, #12]
}
 8010f0e:	4618      	mov	r0, r3
 8010f10:	3714      	adds	r7, #20
 8010f12:	46bd      	mov	sp, r7
 8010f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f18:	4770      	bx	lr

08010f1a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8010f1a:	b480      	push	{r7}
 8010f1c:	b085      	sub	sp, #20
 8010f1e:	af00      	add	r7, sp, #0
 8010f20:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010f22:	687b      	ldr	r3, [r7, #4]
 8010f24:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8010f26:	68fb      	ldr	r3, [r7, #12]
 8010f28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010f2c:	699b      	ldr	r3, [r3, #24]
 8010f2e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8010f30:	68fb      	ldr	r3, [r7, #12]
 8010f32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010f36:	69db      	ldr	r3, [r3, #28]
 8010f38:	68ba      	ldr	r2, [r7, #8]
 8010f3a:	4013      	ands	r3, r2
 8010f3c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8010f3e:	68bb      	ldr	r3, [r7, #8]
 8010f40:	0c1b      	lsrs	r3, r3, #16
}
 8010f42:	4618      	mov	r0, r3
 8010f44:	3714      	adds	r7, #20
 8010f46:	46bd      	mov	sp, r7
 8010f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f4c:	4770      	bx	lr

08010f4e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8010f4e:	b480      	push	{r7}
 8010f50:	b085      	sub	sp, #20
 8010f52:	af00      	add	r7, sp, #0
 8010f54:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010f56:	687b      	ldr	r3, [r7, #4]
 8010f58:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8010f5a:	68fb      	ldr	r3, [r7, #12]
 8010f5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010f60:	699b      	ldr	r3, [r3, #24]
 8010f62:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8010f64:	68fb      	ldr	r3, [r7, #12]
 8010f66:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010f6a:	69db      	ldr	r3, [r3, #28]
 8010f6c:	68ba      	ldr	r2, [r7, #8]
 8010f6e:	4013      	ands	r3, r2
 8010f70:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8010f72:	68bb      	ldr	r3, [r7, #8]
 8010f74:	b29b      	uxth	r3, r3
}
 8010f76:	4618      	mov	r0, r3
 8010f78:	3714      	adds	r7, #20
 8010f7a:	46bd      	mov	sp, r7
 8010f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f80:	4770      	bx	lr

08010f82 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8010f82:	b480      	push	{r7}
 8010f84:	b085      	sub	sp, #20
 8010f86:	af00      	add	r7, sp, #0
 8010f88:	6078      	str	r0, [r7, #4]
 8010f8a:	460b      	mov	r3, r1
 8010f8c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8010f92:	78fb      	ldrb	r3, [r7, #3]
 8010f94:	015a      	lsls	r2, r3, #5
 8010f96:	68fb      	ldr	r3, [r7, #12]
 8010f98:	4413      	add	r3, r2
 8010f9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010f9e:	689b      	ldr	r3, [r3, #8]
 8010fa0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8010fa2:	68fb      	ldr	r3, [r7, #12]
 8010fa4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010fa8:	695b      	ldr	r3, [r3, #20]
 8010faa:	68ba      	ldr	r2, [r7, #8]
 8010fac:	4013      	ands	r3, r2
 8010fae:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8010fb0:	68bb      	ldr	r3, [r7, #8]
}
 8010fb2:	4618      	mov	r0, r3
 8010fb4:	3714      	adds	r7, #20
 8010fb6:	46bd      	mov	sp, r7
 8010fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fbc:	4770      	bx	lr

08010fbe <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8010fbe:	b480      	push	{r7}
 8010fc0:	b087      	sub	sp, #28
 8010fc2:	af00      	add	r7, sp, #0
 8010fc4:	6078      	str	r0, [r7, #4]
 8010fc6:	460b      	mov	r3, r1
 8010fc8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010fca:	687b      	ldr	r3, [r7, #4]
 8010fcc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8010fce:	697b      	ldr	r3, [r7, #20]
 8010fd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010fd4:	691b      	ldr	r3, [r3, #16]
 8010fd6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8010fd8:	697b      	ldr	r3, [r7, #20]
 8010fda:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010fde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010fe0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8010fe2:	78fb      	ldrb	r3, [r7, #3]
 8010fe4:	f003 030f 	and.w	r3, r3, #15
 8010fe8:	68fa      	ldr	r2, [r7, #12]
 8010fea:	fa22 f303 	lsr.w	r3, r2, r3
 8010fee:	01db      	lsls	r3, r3, #7
 8010ff0:	b2db      	uxtb	r3, r3
 8010ff2:	693a      	ldr	r2, [r7, #16]
 8010ff4:	4313      	orrs	r3, r2
 8010ff6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8010ff8:	78fb      	ldrb	r3, [r7, #3]
 8010ffa:	015a      	lsls	r2, r3, #5
 8010ffc:	697b      	ldr	r3, [r7, #20]
 8010ffe:	4413      	add	r3, r2
 8011000:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011004:	689b      	ldr	r3, [r3, #8]
 8011006:	693a      	ldr	r2, [r7, #16]
 8011008:	4013      	ands	r3, r2
 801100a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 801100c:	68bb      	ldr	r3, [r7, #8]
}
 801100e:	4618      	mov	r0, r3
 8011010:	371c      	adds	r7, #28
 8011012:	46bd      	mov	sp, r7
 8011014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011018:	4770      	bx	lr

0801101a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 801101a:	b480      	push	{r7}
 801101c:	b083      	sub	sp, #12
 801101e:	af00      	add	r7, sp, #0
 8011020:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8011022:	687b      	ldr	r3, [r7, #4]
 8011024:	695b      	ldr	r3, [r3, #20]
 8011026:	f003 0301 	and.w	r3, r3, #1
}
 801102a:	4618      	mov	r0, r3
 801102c:	370c      	adds	r7, #12
 801102e:	46bd      	mov	sp, r7
 8011030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011034:	4770      	bx	lr
	...

08011038 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8011038:	b480      	push	{r7}
 801103a:	b085      	sub	sp, #20
 801103c:	af00      	add	r7, sp, #0
 801103e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011040:	687b      	ldr	r3, [r7, #4]
 8011042:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8011044:	68fb      	ldr	r3, [r7, #12]
 8011046:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801104a:	681a      	ldr	r2, [r3, #0]
 801104c:	68fb      	ldr	r3, [r7, #12]
 801104e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011052:	4619      	mov	r1, r3
 8011054:	4b09      	ldr	r3, [pc, #36]	@ (801107c <USB_ActivateSetup+0x44>)
 8011056:	4013      	ands	r3, r2
 8011058:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 801105a:	68fb      	ldr	r3, [r7, #12]
 801105c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011060:	685b      	ldr	r3, [r3, #4]
 8011062:	68fa      	ldr	r2, [r7, #12]
 8011064:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8011068:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801106c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801106e:	2300      	movs	r3, #0
}
 8011070:	4618      	mov	r0, r3
 8011072:	3714      	adds	r7, #20
 8011074:	46bd      	mov	sp, r7
 8011076:	f85d 7b04 	ldr.w	r7, [sp], #4
 801107a:	4770      	bx	lr
 801107c:	fffff800 	.word	0xfffff800

08011080 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8011080:	b480      	push	{r7}
 8011082:	b087      	sub	sp, #28
 8011084:	af00      	add	r7, sp, #0
 8011086:	60f8      	str	r0, [r7, #12]
 8011088:	460b      	mov	r3, r1
 801108a:	607a      	str	r2, [r7, #4]
 801108c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801108e:	68fb      	ldr	r3, [r7, #12]
 8011090:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8011092:	68fb      	ldr	r3, [r7, #12]
 8011094:	333c      	adds	r3, #60	@ 0x3c
 8011096:	3304      	adds	r3, #4
 8011098:	681b      	ldr	r3, [r3, #0]
 801109a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 801109c:	693b      	ldr	r3, [r7, #16]
 801109e:	4a26      	ldr	r2, [pc, #152]	@ (8011138 <USB_EP0_OutStart+0xb8>)
 80110a0:	4293      	cmp	r3, r2
 80110a2:	d90a      	bls.n	80110ba <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80110a4:	697b      	ldr	r3, [r7, #20]
 80110a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80110aa:	681b      	ldr	r3, [r3, #0]
 80110ac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80110b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80110b4:	d101      	bne.n	80110ba <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80110b6:	2300      	movs	r3, #0
 80110b8:	e037      	b.n	801112a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80110ba:	697b      	ldr	r3, [r7, #20]
 80110bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80110c0:	461a      	mov	r2, r3
 80110c2:	2300      	movs	r3, #0
 80110c4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80110c6:	697b      	ldr	r3, [r7, #20]
 80110c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80110cc:	691b      	ldr	r3, [r3, #16]
 80110ce:	697a      	ldr	r2, [r7, #20]
 80110d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80110d4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80110d8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80110da:	697b      	ldr	r3, [r7, #20]
 80110dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80110e0:	691b      	ldr	r3, [r3, #16]
 80110e2:	697a      	ldr	r2, [r7, #20]
 80110e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80110e8:	f043 0318 	orr.w	r3, r3, #24
 80110ec:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80110ee:	697b      	ldr	r3, [r7, #20]
 80110f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80110f4:	691b      	ldr	r3, [r3, #16]
 80110f6:	697a      	ldr	r2, [r7, #20]
 80110f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80110fc:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8011100:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8011102:	7afb      	ldrb	r3, [r7, #11]
 8011104:	2b01      	cmp	r3, #1
 8011106:	d10f      	bne.n	8011128 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8011108:	697b      	ldr	r3, [r7, #20]
 801110a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801110e:	461a      	mov	r2, r3
 8011110:	687b      	ldr	r3, [r7, #4]
 8011112:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8011114:	697b      	ldr	r3, [r7, #20]
 8011116:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801111a:	681b      	ldr	r3, [r3, #0]
 801111c:	697a      	ldr	r2, [r7, #20]
 801111e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011122:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8011126:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8011128:	2300      	movs	r3, #0
}
 801112a:	4618      	mov	r0, r3
 801112c:	371c      	adds	r7, #28
 801112e:	46bd      	mov	sp, r7
 8011130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011134:	4770      	bx	lr
 8011136:	bf00      	nop
 8011138:	4f54300a 	.word	0x4f54300a

0801113c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 801113c:	b480      	push	{r7}
 801113e:	b085      	sub	sp, #20
 8011140:	af00      	add	r7, sp, #0
 8011142:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8011144:	2300      	movs	r3, #0
 8011146:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8011148:	68fb      	ldr	r3, [r7, #12]
 801114a:	3301      	adds	r3, #1
 801114c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801114e:	68fb      	ldr	r3, [r7, #12]
 8011150:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011154:	d901      	bls.n	801115a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8011156:	2303      	movs	r3, #3
 8011158:	e01b      	b.n	8011192 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801115a:	687b      	ldr	r3, [r7, #4]
 801115c:	691b      	ldr	r3, [r3, #16]
 801115e:	2b00      	cmp	r3, #0
 8011160:	daf2      	bge.n	8011148 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8011162:	2300      	movs	r3, #0
 8011164:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8011166:	687b      	ldr	r3, [r7, #4]
 8011168:	691b      	ldr	r3, [r3, #16]
 801116a:	f043 0201 	orr.w	r2, r3, #1
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8011172:	68fb      	ldr	r3, [r7, #12]
 8011174:	3301      	adds	r3, #1
 8011176:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011178:	68fb      	ldr	r3, [r7, #12]
 801117a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801117e:	d901      	bls.n	8011184 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8011180:	2303      	movs	r3, #3
 8011182:	e006      	b.n	8011192 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8011184:	687b      	ldr	r3, [r7, #4]
 8011186:	691b      	ldr	r3, [r3, #16]
 8011188:	f003 0301 	and.w	r3, r3, #1
 801118c:	2b01      	cmp	r3, #1
 801118e:	d0f0      	beq.n	8011172 <USB_CoreReset+0x36>

  return HAL_OK;
 8011190:	2300      	movs	r3, #0
}
 8011192:	4618      	mov	r0, r3
 8011194:	3714      	adds	r7, #20
 8011196:	46bd      	mov	sp, r7
 8011198:	f85d 7b04 	ldr.w	r7, [sp], #4
 801119c:	4770      	bx	lr
	...

080111a0 <USBD_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80111a0:	b580      	push	{r7, lr}
 80111a2:	b084      	sub	sp, #16
 80111a4:	af00      	add	r7, sp, #0
 80111a6:	6078      	str	r0, [r7, #4]
 80111a8:	460b      	mov	r3, r1
 80111aa:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  USBD_HID_HandleTypeDef *hhid;

  hhid = (USBD_HID_HandleTypeDef *)USBD_malloc(sizeof(USBD_HID_HandleTypeDef));
 80111ac:	2010      	movs	r0, #16
 80111ae:	f002 f95b 	bl	8013468 <USBD_static_malloc>
 80111b2:	60f8      	str	r0, [r7, #12]

  if (hhid == NULL)
 80111b4:	68fb      	ldr	r3, [r7, #12]
 80111b6:	2b00      	cmp	r3, #0
 80111b8:	d109      	bne.n	80111ce <USBD_HID_Init+0x2e>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80111ba:	687b      	ldr	r3, [r7, #4]
 80111bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80111c0:	687b      	ldr	r3, [r7, #4]
 80111c2:	32b0      	adds	r2, #176	@ 0xb0
 80111c4:	2100      	movs	r1, #0
 80111c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80111ca:	2302      	movs	r3, #2
 80111cc:	e048      	b.n	8011260 <USBD_HID_Init+0xc0>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hhid;
 80111ce:	687b      	ldr	r3, [r7, #4]
 80111d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80111d4:	687b      	ldr	r3, [r7, #4]
 80111d6:	32b0      	adds	r2, #176	@ 0xb0
 80111d8:	68f9      	ldr	r1, [r7, #12]
 80111da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80111de:	687b      	ldr	r3, [r7, #4]
 80111e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80111e4:	687b      	ldr	r3, [r7, #4]
 80111e6:	32b0      	adds	r2, #176	@ 0xb0
 80111e8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80111ec:	687b      	ldr	r3, [r7, #4]
 80111ee:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80111f2:	687b      	ldr	r3, [r7, #4]
 80111f4:	7c1b      	ldrb	r3, [r3, #16]
 80111f6:	2b00      	cmp	r3, #0
 80111f8:	d10d      	bne.n	8011216 <USBD_HID_Init+0x76>
  {
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_HS_BINTERVAL;
 80111fa:	4b1b      	ldr	r3, [pc, #108]	@ (8011268 <USBD_HID_Init+0xc8>)
 80111fc:	781b      	ldrb	r3, [r3, #0]
 80111fe:	f003 020f 	and.w	r2, r3, #15
 8011202:	6879      	ldr	r1, [r7, #4]
 8011204:	4613      	mov	r3, r2
 8011206:	009b      	lsls	r3, r3, #2
 8011208:	4413      	add	r3, r2
 801120a:	009b      	lsls	r3, r3, #2
 801120c:	440b      	add	r3, r1
 801120e:	3326      	adds	r3, #38	@ 0x26
 8011210:	2207      	movs	r2, #7
 8011212:	801a      	strh	r2, [r3, #0]
 8011214:	e00c      	b.n	8011230 <USBD_HID_Init+0x90>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_FS_BINTERVAL;
 8011216:	4b14      	ldr	r3, [pc, #80]	@ (8011268 <USBD_HID_Init+0xc8>)
 8011218:	781b      	ldrb	r3, [r3, #0]
 801121a:	f003 020f 	and.w	r2, r3, #15
 801121e:	6879      	ldr	r1, [r7, #4]
 8011220:	4613      	mov	r3, r2
 8011222:	009b      	lsls	r3, r3, #2
 8011224:	4413      	add	r3, r2
 8011226:	009b      	lsls	r3, r3, #2
 8011228:	440b      	add	r3, r1
 801122a:	3326      	adds	r3, #38	@ 0x26
 801122c:	220a      	movs	r2, #10
 801122e:	801a      	strh	r2, [r3, #0]
  }

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, HIDInEpAdd, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 8011230:	4b0d      	ldr	r3, [pc, #52]	@ (8011268 <USBD_HID_Init+0xc8>)
 8011232:	7819      	ldrb	r1, [r3, #0]
 8011234:	2304      	movs	r3, #4
 8011236:	2203      	movs	r2, #3
 8011238:	6878      	ldr	r0, [r7, #4]
 801123a:	f002 f804 	bl	8013246 <USBD_LL_OpenEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 1U;
 801123e:	4b0a      	ldr	r3, [pc, #40]	@ (8011268 <USBD_HID_Init+0xc8>)
 8011240:	781b      	ldrb	r3, [r3, #0]
 8011242:	f003 020f 	and.w	r2, r3, #15
 8011246:	6879      	ldr	r1, [r7, #4]
 8011248:	4613      	mov	r3, r2
 801124a:	009b      	lsls	r3, r3, #2
 801124c:	4413      	add	r3, r2
 801124e:	009b      	lsls	r3, r3, #2
 8011250:	440b      	add	r3, r1
 8011252:	3324      	adds	r3, #36	@ 0x24
 8011254:	2201      	movs	r2, #1
 8011256:	801a      	strh	r2, [r3, #0]

  hhid->state = USBD_HID_IDLE;
 8011258:	68fb      	ldr	r3, [r7, #12]
 801125a:	2200      	movs	r2, #0
 801125c:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 801125e:	2300      	movs	r3, #0
}
 8011260:	4618      	mov	r0, r3
 8011262:	3710      	adds	r7, #16
 8011264:	46bd      	mov	sp, r7
 8011266:	bd80      	pop	{r7, pc}
 8011268:	24000132 	.word	0x24000132

0801126c <USBD_HID_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801126c:	b580      	push	{r7, lr}
 801126e:	b082      	sub	sp, #8
 8011270:	af00      	add	r7, sp, #0
 8011272:	6078      	str	r0, [r7, #4]
 8011274:	460b      	mov	r3, r1
 8011276:	70fb      	strb	r3, [r7, #3]
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close HID EPs */
  (void)USBD_LL_CloseEP(pdev, HIDInEpAdd);
 8011278:	4b1f      	ldr	r3, [pc, #124]	@ (80112f8 <USBD_HID_DeInit+0x8c>)
 801127a:	781b      	ldrb	r3, [r3, #0]
 801127c:	4619      	mov	r1, r3
 801127e:	6878      	ldr	r0, [r7, #4]
 8011280:	f002 f807 	bl	8013292 <USBD_LL_CloseEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 0U;
 8011284:	4b1c      	ldr	r3, [pc, #112]	@ (80112f8 <USBD_HID_DeInit+0x8c>)
 8011286:	781b      	ldrb	r3, [r3, #0]
 8011288:	f003 020f 	and.w	r2, r3, #15
 801128c:	6879      	ldr	r1, [r7, #4]
 801128e:	4613      	mov	r3, r2
 8011290:	009b      	lsls	r3, r3, #2
 8011292:	4413      	add	r3, r2
 8011294:	009b      	lsls	r3, r3, #2
 8011296:	440b      	add	r3, r1
 8011298:	3324      	adds	r3, #36	@ 0x24
 801129a:	2200      	movs	r2, #0
 801129c:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = 0U;
 801129e:	4b16      	ldr	r3, [pc, #88]	@ (80112f8 <USBD_HID_DeInit+0x8c>)
 80112a0:	781b      	ldrb	r3, [r3, #0]
 80112a2:	f003 020f 	and.w	r2, r3, #15
 80112a6:	6879      	ldr	r1, [r7, #4]
 80112a8:	4613      	mov	r3, r2
 80112aa:	009b      	lsls	r3, r3, #2
 80112ac:	4413      	add	r3, r2
 80112ae:	009b      	lsls	r3, r3, #2
 80112b0:	440b      	add	r3, r1
 80112b2:	3326      	adds	r3, #38	@ 0x26
 80112b4:	2200      	movs	r2, #0
 80112b6:	801a      	strh	r2, [r3, #0]

  /* Free allocated memory */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80112b8:	687b      	ldr	r3, [r7, #4]
 80112ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80112be:	687b      	ldr	r3, [r7, #4]
 80112c0:	32b0      	adds	r2, #176	@ 0xb0
 80112c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80112c6:	2b00      	cmp	r3, #0
 80112c8:	d011      	beq.n	80112ee <USBD_HID_DeInit+0x82>
  {
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80112ca:	687b      	ldr	r3, [r7, #4]
 80112cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80112d0:	687b      	ldr	r3, [r7, #4]
 80112d2:	32b0      	adds	r2, #176	@ 0xb0
 80112d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80112d8:	4618      	mov	r0, r3
 80112da:	f002 f8d3 	bl	8013484 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80112de:	687b      	ldr	r3, [r7, #4]
 80112e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80112e4:	687b      	ldr	r3, [r7, #4]
 80112e6:	32b0      	adds	r2, #176	@ 0xb0
 80112e8:	2100      	movs	r1, #0
 80112ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return (uint8_t)USBD_OK;
 80112ee:	2300      	movs	r3, #0
}
 80112f0:	4618      	mov	r0, r3
 80112f2:	3708      	adds	r7, #8
 80112f4:	46bd      	mov	sp, r7
 80112f6:	bd80      	pop	{r7, pc}
 80112f8:	24000132 	.word	0x24000132

080112fc <USBD_HID_Setup>:
  * @param  pdev: instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_HID_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80112fc:	b580      	push	{r7, lr}
 80112fe:	b086      	sub	sp, #24
 8011300:	af00      	add	r7, sp, #0
 8011302:	6078      	str	r0, [r7, #4]
 8011304:	6039      	str	r1, [r7, #0]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011306:	687b      	ldr	r3, [r7, #4]
 8011308:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801130c:	687b      	ldr	r3, [r7, #4]
 801130e:	32b0      	adds	r2, #176	@ 0xb0
 8011310:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011314:	60fb      	str	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 8011316:	2300      	movs	r3, #0
 8011318:	75fb      	strb	r3, [r7, #23]
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 801131a:	2300      	movs	r3, #0
 801131c:	817b      	strh	r3, [r7, #10]

  if (hhid == NULL)
 801131e:	68fb      	ldr	r3, [r7, #12]
 8011320:	2b00      	cmp	r3, #0
 8011322:	d101      	bne.n	8011328 <USBD_HID_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 8011324:	2303      	movs	r3, #3
 8011326:	e0e8      	b.n	80114fa <USBD_HID_Setup+0x1fe>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011328:	683b      	ldr	r3, [r7, #0]
 801132a:	781b      	ldrb	r3, [r3, #0]
 801132c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8011330:	2b00      	cmp	r3, #0
 8011332:	d046      	beq.n	80113c2 <USBD_HID_Setup+0xc6>
 8011334:	2b20      	cmp	r3, #32
 8011336:	f040 80d8 	bne.w	80114ea <USBD_HID_Setup+0x1ee>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 801133a:	683b      	ldr	r3, [r7, #0]
 801133c:	785b      	ldrb	r3, [r3, #1]
 801133e:	3b02      	subs	r3, #2
 8011340:	2b09      	cmp	r3, #9
 8011342:	d836      	bhi.n	80113b2 <USBD_HID_Setup+0xb6>
 8011344:	a201      	add	r2, pc, #4	@ (adr r2, 801134c <USBD_HID_Setup+0x50>)
 8011346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801134a:	bf00      	nop
 801134c:	080113a3 	.word	0x080113a3
 8011350:	08011383 	.word	0x08011383
 8011354:	080113b3 	.word	0x080113b3
 8011358:	080113b3 	.word	0x080113b3
 801135c:	080113b3 	.word	0x080113b3
 8011360:	080113b3 	.word	0x080113b3
 8011364:	080113b3 	.word	0x080113b3
 8011368:	080113b3 	.word	0x080113b3
 801136c:	08011391 	.word	0x08011391
 8011370:	08011375 	.word	0x08011375
      {
        case USBD_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 8011374:	683b      	ldr	r3, [r7, #0]
 8011376:	885b      	ldrh	r3, [r3, #2]
 8011378:	b2db      	uxtb	r3, r3
 801137a:	461a      	mov	r2, r3
 801137c:	68fb      	ldr	r3, [r7, #12]
 801137e:	601a      	str	r2, [r3, #0]
          break;
 8011380:	e01e      	b.n	80113c0 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_GET_PROTOCOL:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 8011382:	68fb      	ldr	r3, [r7, #12]
 8011384:	2201      	movs	r2, #1
 8011386:	4619      	mov	r1, r3
 8011388:	6878      	ldr	r0, [r7, #4]
 801138a:	f001 fbdf 	bl	8012b4c <USBD_CtlSendData>
          break;
 801138e:	e017      	b.n	80113c0 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 8011390:	683b      	ldr	r3, [r7, #0]
 8011392:	885b      	ldrh	r3, [r3, #2]
 8011394:	0a1b      	lsrs	r3, r3, #8
 8011396:	b29b      	uxth	r3, r3
 8011398:	b2db      	uxtb	r3, r3
 801139a:	461a      	mov	r2, r3
 801139c:	68fb      	ldr	r3, [r7, #12]
 801139e:	605a      	str	r2, [r3, #4]
          break;
 80113a0:	e00e      	b.n	80113c0 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_GET_IDLE:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 80113a2:	68fb      	ldr	r3, [r7, #12]
 80113a4:	3304      	adds	r3, #4
 80113a6:	2201      	movs	r2, #1
 80113a8:	4619      	mov	r1, r3
 80113aa:	6878      	ldr	r0, [r7, #4]
 80113ac:	f001 fbce 	bl	8012b4c <USBD_CtlSendData>
          break;
 80113b0:	e006      	b.n	80113c0 <USBD_HID_Setup+0xc4>

        default:
          USBD_CtlError(pdev, req);
 80113b2:	6839      	ldr	r1, [r7, #0]
 80113b4:	6878      	ldr	r0, [r7, #4]
 80113b6:	f001 fb4c 	bl	8012a52 <USBD_CtlError>
          ret = USBD_FAIL;
 80113ba:	2303      	movs	r3, #3
 80113bc:	75fb      	strb	r3, [r7, #23]
          break;
 80113be:	bf00      	nop
      }
      break;
 80113c0:	e09a      	b.n	80114f8 <USBD_HID_Setup+0x1fc>
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80113c2:	683b      	ldr	r3, [r7, #0]
 80113c4:	785b      	ldrb	r3, [r3, #1]
 80113c6:	2b0b      	cmp	r3, #11
 80113c8:	f200 8086 	bhi.w	80114d8 <USBD_HID_Setup+0x1dc>
 80113cc:	a201      	add	r2, pc, #4	@ (adr r2, 80113d4 <USBD_HID_Setup+0xd8>)
 80113ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80113d2:	bf00      	nop
 80113d4:	08011405 	.word	0x08011405
 80113d8:	080114e7 	.word	0x080114e7
 80113dc:	080114d9 	.word	0x080114d9
 80113e0:	080114d9 	.word	0x080114d9
 80113e4:	080114d9 	.word	0x080114d9
 80113e8:	080114d9 	.word	0x080114d9
 80113ec:	0801142f 	.word	0x0801142f
 80113f0:	080114d9 	.word	0x080114d9
 80113f4:	080114d9 	.word	0x080114d9
 80113f8:	080114d9 	.word	0x080114d9
 80113fc:	08011487 	.word	0x08011487
 8011400:	080114b1 	.word	0x080114b1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011404:	687b      	ldr	r3, [r7, #4]
 8011406:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801140a:	b2db      	uxtb	r3, r3
 801140c:	2b03      	cmp	r3, #3
 801140e:	d107      	bne.n	8011420 <USBD_HID_Setup+0x124>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8011410:	f107 030a 	add.w	r3, r7, #10
 8011414:	2202      	movs	r2, #2
 8011416:	4619      	mov	r1, r3
 8011418:	6878      	ldr	r0, [r7, #4]
 801141a:	f001 fb97 	bl	8012b4c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801141e:	e063      	b.n	80114e8 <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 8011420:	6839      	ldr	r1, [r7, #0]
 8011422:	6878      	ldr	r0, [r7, #4]
 8011424:	f001 fb15 	bl	8012a52 <USBD_CtlError>
            ret = USBD_FAIL;
 8011428:	2303      	movs	r3, #3
 801142a:	75fb      	strb	r3, [r7, #23]
          break;
 801142c:	e05c      	b.n	80114e8 <USBD_HID_Setup+0x1ec>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == HID_REPORT_DESC)
 801142e:	683b      	ldr	r3, [r7, #0]
 8011430:	885b      	ldrh	r3, [r3, #2]
 8011432:	0a1b      	lsrs	r3, r3, #8
 8011434:	b29b      	uxth	r3, r3
 8011436:	2b22      	cmp	r3, #34	@ 0x22
 8011438:	d108      	bne.n	801144c <USBD_HID_Setup+0x150>
          {
            len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 801143a:	683b      	ldr	r3, [r7, #0]
 801143c:	88db      	ldrh	r3, [r3, #6]
 801143e:	2b4a      	cmp	r3, #74	@ 0x4a
 8011440:	bf28      	it	cs
 8011442:	234a      	movcs	r3, #74	@ 0x4a
 8011444:	82bb      	strh	r3, [r7, #20]
            pbuf = HID_MOUSE_ReportDesc;
 8011446:	4b2f      	ldr	r3, [pc, #188]	@ (8011504 <USBD_HID_Setup+0x208>)
 8011448:	613b      	str	r3, [r7, #16]
 801144a:	e015      	b.n	8011478 <USBD_HID_Setup+0x17c>
          }
          else if ((req->wValue >> 8) == HID_DESCRIPTOR_TYPE)
 801144c:	683b      	ldr	r3, [r7, #0]
 801144e:	885b      	ldrh	r3, [r3, #2]
 8011450:	0a1b      	lsrs	r3, r3, #8
 8011452:	b29b      	uxth	r3, r3
 8011454:	2b21      	cmp	r3, #33	@ 0x21
 8011456:	d108      	bne.n	801146a <USBD_HID_Setup+0x16e>
          {
            pbuf = USBD_HID_Desc;
 8011458:	4b2b      	ldr	r3, [pc, #172]	@ (8011508 <USBD_HID_Setup+0x20c>)
 801145a:	613b      	str	r3, [r7, #16]
            len = MIN(USB_HID_DESC_SIZ, req->wLength);
 801145c:	683b      	ldr	r3, [r7, #0]
 801145e:	88db      	ldrh	r3, [r3, #6]
 8011460:	2b09      	cmp	r3, #9
 8011462:	bf28      	it	cs
 8011464:	2309      	movcs	r3, #9
 8011466:	82bb      	strh	r3, [r7, #20]
 8011468:	e006      	b.n	8011478 <USBD_HID_Setup+0x17c>
          }
          else
          {
            USBD_CtlError(pdev, req);
 801146a:	6839      	ldr	r1, [r7, #0]
 801146c:	6878      	ldr	r0, [r7, #4]
 801146e:	f001 faf0 	bl	8012a52 <USBD_CtlError>
            ret = USBD_FAIL;
 8011472:	2303      	movs	r3, #3
 8011474:	75fb      	strb	r3, [r7, #23]
            break;
 8011476:	e037      	b.n	80114e8 <USBD_HID_Setup+0x1ec>
          }
          (void)USBD_CtlSendData(pdev, pbuf, len);
 8011478:	8abb      	ldrh	r3, [r7, #20]
 801147a:	461a      	mov	r2, r3
 801147c:	6939      	ldr	r1, [r7, #16]
 801147e:	6878      	ldr	r0, [r7, #4]
 8011480:	f001 fb64 	bl	8012b4c <USBD_CtlSendData>
          break;
 8011484:	e030      	b.n	80114e8 <USBD_HID_Setup+0x1ec>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011486:	687b      	ldr	r3, [r7, #4]
 8011488:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801148c:	b2db      	uxtb	r3, r3
 801148e:	2b03      	cmp	r3, #3
 8011490:	d107      	bne.n	80114a2 <USBD_HID_Setup+0x1a6>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 8011492:	68fb      	ldr	r3, [r7, #12]
 8011494:	3308      	adds	r3, #8
 8011496:	2201      	movs	r2, #1
 8011498:	4619      	mov	r1, r3
 801149a:	6878      	ldr	r0, [r7, #4]
 801149c:	f001 fb56 	bl	8012b4c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80114a0:	e022      	b.n	80114e8 <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 80114a2:	6839      	ldr	r1, [r7, #0]
 80114a4:	6878      	ldr	r0, [r7, #4]
 80114a6:	f001 fad4 	bl	8012a52 <USBD_CtlError>
            ret = USBD_FAIL;
 80114aa:	2303      	movs	r3, #3
 80114ac:	75fb      	strb	r3, [r7, #23]
          break;
 80114ae:	e01b      	b.n	80114e8 <USBD_HID_Setup+0x1ec>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80114b0:	687b      	ldr	r3, [r7, #4]
 80114b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80114b6:	b2db      	uxtb	r3, r3
 80114b8:	2b03      	cmp	r3, #3
 80114ba:	d106      	bne.n	80114ca <USBD_HID_Setup+0x1ce>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 80114bc:	683b      	ldr	r3, [r7, #0]
 80114be:	885b      	ldrh	r3, [r3, #2]
 80114c0:	b2db      	uxtb	r3, r3
 80114c2:	461a      	mov	r2, r3
 80114c4:	68fb      	ldr	r3, [r7, #12]
 80114c6:	609a      	str	r2, [r3, #8]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80114c8:	e00e      	b.n	80114e8 <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 80114ca:	6839      	ldr	r1, [r7, #0]
 80114cc:	6878      	ldr	r0, [r7, #4]
 80114ce:	f001 fac0 	bl	8012a52 <USBD_CtlError>
            ret = USBD_FAIL;
 80114d2:	2303      	movs	r3, #3
 80114d4:	75fb      	strb	r3, [r7, #23]
          break;
 80114d6:	e007      	b.n	80114e8 <USBD_HID_Setup+0x1ec>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80114d8:	6839      	ldr	r1, [r7, #0]
 80114da:	6878      	ldr	r0, [r7, #4]
 80114dc:	f001 fab9 	bl	8012a52 <USBD_CtlError>
          ret = USBD_FAIL;
 80114e0:	2303      	movs	r3, #3
 80114e2:	75fb      	strb	r3, [r7, #23]
          break;
 80114e4:	e000      	b.n	80114e8 <USBD_HID_Setup+0x1ec>
          break;
 80114e6:	bf00      	nop
      }
      break;
 80114e8:	e006      	b.n	80114f8 <USBD_HID_Setup+0x1fc>

    default:
      USBD_CtlError(pdev, req);
 80114ea:	6839      	ldr	r1, [r7, #0]
 80114ec:	6878      	ldr	r0, [r7, #4]
 80114ee:	f001 fab0 	bl	8012a52 <USBD_CtlError>
      ret = USBD_FAIL;
 80114f2:	2303      	movs	r3, #3
 80114f4:	75fb      	strb	r3, [r7, #23]
      break;
 80114f6:	bf00      	nop
  }

  return (uint8_t)ret;
 80114f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80114fa:	4618      	mov	r0, r3
 80114fc:	3718      	adds	r7, #24
 80114fe:	46bd      	mov	sp, r7
 8011500:	bd80      	pop	{r7, pc}
 8011502:	bf00      	nop
 8011504:	240000e8 	.word	0x240000e8
 8011508:	240000d0 	.word	0x240000d0

0801150c <USBD_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetFSCfgDesc(uint16_t *length)
{
 801150c:	b580      	push	{r7, lr}
 801150e:	b084      	sub	sp, #16
 8011510:	af00      	add	r7, sp, #0
 8011512:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 8011514:	2181      	movs	r1, #129	@ 0x81
 8011516:	4809      	ldr	r0, [pc, #36]	@ (801153c <USBD_HID_GetFSCfgDesc+0x30>)
 8011518:	f000 fc3b 	bl	8011d92 <USBD_GetEpDesc>
 801151c:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 801151e:	68fb      	ldr	r3, [r7, #12]
 8011520:	2b00      	cmp	r3, #0
 8011522:	d002      	beq.n	801152a <USBD_HID_GetFSCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 8011524:	68fb      	ldr	r3, [r7, #12]
 8011526:	220a      	movs	r2, #10
 8011528:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 801152a:	687b      	ldr	r3, [r7, #4]
 801152c:	2222      	movs	r2, #34	@ 0x22
 801152e:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 8011530:	4b02      	ldr	r3, [pc, #8]	@ (801153c <USBD_HID_GetFSCfgDesc+0x30>)
}
 8011532:	4618      	mov	r0, r3
 8011534:	3710      	adds	r7, #16
 8011536:	46bd      	mov	sp, r7
 8011538:	bd80      	pop	{r7, pc}
 801153a:	bf00      	nop
 801153c:	240000ac 	.word	0x240000ac

08011540 <USBD_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetHSCfgDesc(uint16_t *length)
{
 8011540:	b580      	push	{r7, lr}
 8011542:	b084      	sub	sp, #16
 8011544:	af00      	add	r7, sp, #0
 8011546:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 8011548:	2181      	movs	r1, #129	@ 0x81
 801154a:	4809      	ldr	r0, [pc, #36]	@ (8011570 <USBD_HID_GetHSCfgDesc+0x30>)
 801154c:	f000 fc21 	bl	8011d92 <USBD_GetEpDesc>
 8011550:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 8011552:	68fb      	ldr	r3, [r7, #12]
 8011554:	2b00      	cmp	r3, #0
 8011556:	d002      	beq.n	801155e <USBD_HID_GetHSCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_HS_BINTERVAL;
 8011558:	68fb      	ldr	r3, [r7, #12]
 801155a:	2207      	movs	r2, #7
 801155c:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 801155e:	687b      	ldr	r3, [r7, #4]
 8011560:	2222      	movs	r2, #34	@ 0x22
 8011562:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 8011564:	4b02      	ldr	r3, [pc, #8]	@ (8011570 <USBD_HID_GetHSCfgDesc+0x30>)
}
 8011566:	4618      	mov	r0, r3
 8011568:	3710      	adds	r7, #16
 801156a:	46bd      	mov	sp, r7
 801156c:	bd80      	pop	{r7, pc}
 801156e:	bf00      	nop
 8011570:	240000ac 	.word	0x240000ac

08011574 <USBD_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8011574:	b580      	push	{r7, lr}
 8011576:	b084      	sub	sp, #16
 8011578:	af00      	add	r7, sp, #0
 801157a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 801157c:	2181      	movs	r1, #129	@ 0x81
 801157e:	4809      	ldr	r0, [pc, #36]	@ (80115a4 <USBD_HID_GetOtherSpeedCfgDesc+0x30>)
 8011580:	f000 fc07 	bl	8011d92 <USBD_GetEpDesc>
 8011584:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 8011586:	68fb      	ldr	r3, [r7, #12]
 8011588:	2b00      	cmp	r3, #0
 801158a:	d002      	beq.n	8011592 <USBD_HID_GetOtherSpeedCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 801158c:	68fb      	ldr	r3, [r7, #12]
 801158e:	220a      	movs	r2, #10
 8011590:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 8011592:	687b      	ldr	r3, [r7, #4]
 8011594:	2222      	movs	r2, #34	@ 0x22
 8011596:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 8011598:	4b02      	ldr	r3, [pc, #8]	@ (80115a4 <USBD_HID_GetOtherSpeedCfgDesc+0x30>)
}
 801159a:	4618      	mov	r0, r3
 801159c:	3710      	adds	r7, #16
 801159e:	46bd      	mov	sp, r7
 80115a0:	bd80      	pop	{r7, pc}
 80115a2:	bf00      	nop
 80115a4:	240000ac 	.word	0x240000ac

080115a8 <USBD_HID_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80115a8:	b480      	push	{r7}
 80115aa:	b083      	sub	sp, #12
 80115ac:	af00      	add	r7, sp, #0
 80115ae:	6078      	str	r0, [r7, #4]
 80115b0:	460b      	mov	r3, r1
 80115b2:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId])->state = USBD_HID_IDLE;
 80115b4:	687b      	ldr	r3, [r7, #4]
 80115b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80115ba:	687b      	ldr	r3, [r7, #4]
 80115bc:	32b0      	adds	r2, #176	@ 0xb0
 80115be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80115c2:	2200      	movs	r2, #0
 80115c4:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 80115c6:	2300      	movs	r3, #0
}
 80115c8:	4618      	mov	r0, r3
 80115ca:	370c      	adds	r7, #12
 80115cc:	46bd      	mov	sp, r7
 80115ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115d2:	4770      	bx	lr

080115d4 <USBD_HID_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 80115d4:	b480      	push	{r7}
 80115d6:	b083      	sub	sp, #12
 80115d8:	af00      	add	r7, sp, #0
 80115da:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_DeviceQualifierDesc);
 80115dc:	687b      	ldr	r3, [r7, #4]
 80115de:	220a      	movs	r2, #10
 80115e0:	801a      	strh	r2, [r3, #0]

  return USBD_HID_DeviceQualifierDesc;
 80115e2:	4b03      	ldr	r3, [pc, #12]	@ (80115f0 <USBD_HID_GetDeviceQualifierDesc+0x1c>)
}
 80115e4:	4618      	mov	r0, r3
 80115e6:	370c      	adds	r7, #12
 80115e8:	46bd      	mov	sp, r7
 80115ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115ee:	4770      	bx	lr
 80115f0:	240000dc 	.word	0x240000dc

080115f4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80115f4:	b580      	push	{r7, lr}
 80115f6:	b086      	sub	sp, #24
 80115f8:	af00      	add	r7, sp, #0
 80115fa:	60f8      	str	r0, [r7, #12]
 80115fc:	60b9      	str	r1, [r7, #8]
 80115fe:	4613      	mov	r3, r2
 8011600:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8011602:	68fb      	ldr	r3, [r7, #12]
 8011604:	2b00      	cmp	r3, #0
 8011606:	d101      	bne.n	801160c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8011608:	2303      	movs	r3, #3
 801160a:	e01f      	b.n	801164c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 801160c:	68fb      	ldr	r3, [r7, #12]
 801160e:	2200      	movs	r2, #0
 8011610:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8011614:	68fb      	ldr	r3, [r7, #12]
 8011616:	2200      	movs	r2, #0
 8011618:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 801161c:	68fb      	ldr	r3, [r7, #12]
 801161e:	2200      	movs	r2, #0
 8011620:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8011624:	68bb      	ldr	r3, [r7, #8]
 8011626:	2b00      	cmp	r3, #0
 8011628:	d003      	beq.n	8011632 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 801162a:	68fb      	ldr	r3, [r7, #12]
 801162c:	68ba      	ldr	r2, [r7, #8]
 801162e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011632:	68fb      	ldr	r3, [r7, #12]
 8011634:	2201      	movs	r2, #1
 8011636:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 801163a:	68fb      	ldr	r3, [r7, #12]
 801163c:	79fa      	ldrb	r2, [r7, #7]
 801163e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8011640:	68f8      	ldr	r0, [r7, #12]
 8011642:	f001 fd95 	bl	8013170 <USBD_LL_Init>
 8011646:	4603      	mov	r3, r0
 8011648:	75fb      	strb	r3, [r7, #23]

  return ret;
 801164a:	7dfb      	ldrb	r3, [r7, #23]
}
 801164c:	4618      	mov	r0, r3
 801164e:	3718      	adds	r7, #24
 8011650:	46bd      	mov	sp, r7
 8011652:	bd80      	pop	{r7, pc}

08011654 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8011654:	b580      	push	{r7, lr}
 8011656:	b084      	sub	sp, #16
 8011658:	af00      	add	r7, sp, #0
 801165a:	6078      	str	r0, [r7, #4]
 801165c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801165e:	2300      	movs	r3, #0
 8011660:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8011662:	683b      	ldr	r3, [r7, #0]
 8011664:	2b00      	cmp	r3, #0
 8011666:	d101      	bne.n	801166c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8011668:	2303      	movs	r3, #3
 801166a:	e025      	b.n	80116b8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 801166c:	687b      	ldr	r3, [r7, #4]
 801166e:	683a      	ldr	r2, [r7, #0]
 8011670:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8011674:	687b      	ldr	r3, [r7, #4]
 8011676:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	32ae      	adds	r2, #174	@ 0xae
 801167e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011682:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011684:	2b00      	cmp	r3, #0
 8011686:	d00f      	beq.n	80116a8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801168e:	687b      	ldr	r3, [r7, #4]
 8011690:	32ae      	adds	r2, #174	@ 0xae
 8011692:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011696:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011698:	f107 020e 	add.w	r2, r7, #14
 801169c:	4610      	mov	r0, r2
 801169e:	4798      	blx	r3
 80116a0:	4602      	mov	r2, r0
 80116a2:	687b      	ldr	r3, [r7, #4]
 80116a4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80116a8:	687b      	ldr	r3, [r7, #4]
 80116aa:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80116ae:	1c5a      	adds	r2, r3, #1
 80116b0:	687b      	ldr	r3, [r7, #4]
 80116b2:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80116b6:	2300      	movs	r3, #0
}
 80116b8:	4618      	mov	r0, r3
 80116ba:	3710      	adds	r7, #16
 80116bc:	46bd      	mov	sp, r7
 80116be:	bd80      	pop	{r7, pc}

080116c0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80116c0:	b580      	push	{r7, lr}
 80116c2:	b082      	sub	sp, #8
 80116c4:	af00      	add	r7, sp, #0
 80116c6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80116c8:	6878      	ldr	r0, [r7, #4]
 80116ca:	f001 fda1 	bl	8013210 <USBD_LL_Start>
 80116ce:	4603      	mov	r3, r0
}
 80116d0:	4618      	mov	r0, r3
 80116d2:	3708      	adds	r7, #8
 80116d4:	46bd      	mov	sp, r7
 80116d6:	bd80      	pop	{r7, pc}

080116d8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80116d8:	b480      	push	{r7}
 80116da:	b083      	sub	sp, #12
 80116dc:	af00      	add	r7, sp, #0
 80116de:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80116e0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80116e2:	4618      	mov	r0, r3
 80116e4:	370c      	adds	r7, #12
 80116e6:	46bd      	mov	sp, r7
 80116e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116ec:	4770      	bx	lr

080116ee <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80116ee:	b580      	push	{r7, lr}
 80116f0:	b084      	sub	sp, #16
 80116f2:	af00      	add	r7, sp, #0
 80116f4:	6078      	str	r0, [r7, #4]
 80116f6:	460b      	mov	r3, r1
 80116f8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80116fa:	2300      	movs	r3, #0
 80116fc:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80116fe:	687b      	ldr	r3, [r7, #4]
 8011700:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011704:	2b00      	cmp	r3, #0
 8011706:	d009      	beq.n	801171c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8011708:	687b      	ldr	r3, [r7, #4]
 801170a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801170e:	681b      	ldr	r3, [r3, #0]
 8011710:	78fa      	ldrb	r2, [r7, #3]
 8011712:	4611      	mov	r1, r2
 8011714:	6878      	ldr	r0, [r7, #4]
 8011716:	4798      	blx	r3
 8011718:	4603      	mov	r3, r0
 801171a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801171c:	7bfb      	ldrb	r3, [r7, #15]
}
 801171e:	4618      	mov	r0, r3
 8011720:	3710      	adds	r7, #16
 8011722:	46bd      	mov	sp, r7
 8011724:	bd80      	pop	{r7, pc}

08011726 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011726:	b580      	push	{r7, lr}
 8011728:	b084      	sub	sp, #16
 801172a:	af00      	add	r7, sp, #0
 801172c:	6078      	str	r0, [r7, #4]
 801172e:	460b      	mov	r3, r1
 8011730:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8011732:	2300      	movs	r3, #0
 8011734:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8011736:	687b      	ldr	r3, [r7, #4]
 8011738:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801173c:	685b      	ldr	r3, [r3, #4]
 801173e:	78fa      	ldrb	r2, [r7, #3]
 8011740:	4611      	mov	r1, r2
 8011742:	6878      	ldr	r0, [r7, #4]
 8011744:	4798      	blx	r3
 8011746:	4603      	mov	r3, r0
 8011748:	2b00      	cmp	r3, #0
 801174a:	d001      	beq.n	8011750 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 801174c:	2303      	movs	r3, #3
 801174e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8011750:	7bfb      	ldrb	r3, [r7, #15]
}
 8011752:	4618      	mov	r0, r3
 8011754:	3710      	adds	r7, #16
 8011756:	46bd      	mov	sp, r7
 8011758:	bd80      	pop	{r7, pc}

0801175a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801175a:	b580      	push	{r7, lr}
 801175c:	b084      	sub	sp, #16
 801175e:	af00      	add	r7, sp, #0
 8011760:	6078      	str	r0, [r7, #4]
 8011762:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8011764:	687b      	ldr	r3, [r7, #4]
 8011766:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801176a:	6839      	ldr	r1, [r7, #0]
 801176c:	4618      	mov	r0, r3
 801176e:	f001 f936 	bl	80129de <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8011772:	687b      	ldr	r3, [r7, #4]
 8011774:	2201      	movs	r2, #1
 8011776:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 801177a:	687b      	ldr	r3, [r7, #4]
 801177c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8011780:	461a      	mov	r2, r3
 8011782:	687b      	ldr	r3, [r7, #4]
 8011784:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801178e:	f003 031f 	and.w	r3, r3, #31
 8011792:	2b02      	cmp	r3, #2
 8011794:	d01a      	beq.n	80117cc <USBD_LL_SetupStage+0x72>
 8011796:	2b02      	cmp	r3, #2
 8011798:	d822      	bhi.n	80117e0 <USBD_LL_SetupStage+0x86>
 801179a:	2b00      	cmp	r3, #0
 801179c:	d002      	beq.n	80117a4 <USBD_LL_SetupStage+0x4a>
 801179e:	2b01      	cmp	r3, #1
 80117a0:	d00a      	beq.n	80117b8 <USBD_LL_SetupStage+0x5e>
 80117a2:	e01d      	b.n	80117e0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80117a4:	687b      	ldr	r3, [r7, #4]
 80117a6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80117aa:	4619      	mov	r1, r3
 80117ac:	6878      	ldr	r0, [r7, #4]
 80117ae:	f000 fb63 	bl	8011e78 <USBD_StdDevReq>
 80117b2:	4603      	mov	r3, r0
 80117b4:	73fb      	strb	r3, [r7, #15]
      break;
 80117b6:	e020      	b.n	80117fa <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80117b8:	687b      	ldr	r3, [r7, #4]
 80117ba:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80117be:	4619      	mov	r1, r3
 80117c0:	6878      	ldr	r0, [r7, #4]
 80117c2:	f000 fbcb 	bl	8011f5c <USBD_StdItfReq>
 80117c6:	4603      	mov	r3, r0
 80117c8:	73fb      	strb	r3, [r7, #15]
      break;
 80117ca:	e016      	b.n	80117fa <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80117cc:	687b      	ldr	r3, [r7, #4]
 80117ce:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80117d2:	4619      	mov	r1, r3
 80117d4:	6878      	ldr	r0, [r7, #4]
 80117d6:	f000 fc2d 	bl	8012034 <USBD_StdEPReq>
 80117da:	4603      	mov	r3, r0
 80117dc:	73fb      	strb	r3, [r7, #15]
      break;
 80117de:	e00c      	b.n	80117fa <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80117e0:	687b      	ldr	r3, [r7, #4]
 80117e2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80117e6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80117ea:	b2db      	uxtb	r3, r3
 80117ec:	4619      	mov	r1, r3
 80117ee:	6878      	ldr	r0, [r7, #4]
 80117f0:	f001 fd6e 	bl	80132d0 <USBD_LL_StallEP>
 80117f4:	4603      	mov	r3, r0
 80117f6:	73fb      	strb	r3, [r7, #15]
      break;
 80117f8:	bf00      	nop
  }

  return ret;
 80117fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80117fc:	4618      	mov	r0, r3
 80117fe:	3710      	adds	r7, #16
 8011800:	46bd      	mov	sp, r7
 8011802:	bd80      	pop	{r7, pc}

08011804 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8011804:	b580      	push	{r7, lr}
 8011806:	b086      	sub	sp, #24
 8011808:	af00      	add	r7, sp, #0
 801180a:	60f8      	str	r0, [r7, #12]
 801180c:	460b      	mov	r3, r1
 801180e:	607a      	str	r2, [r7, #4]
 8011810:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8011812:	2300      	movs	r3, #0
 8011814:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8011816:	7afb      	ldrb	r3, [r7, #11]
 8011818:	2b00      	cmp	r3, #0
 801181a:	d16e      	bne.n	80118fa <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 801181c:	68fb      	ldr	r3, [r7, #12]
 801181e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8011822:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8011824:	68fb      	ldr	r3, [r7, #12]
 8011826:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 801182a:	2b03      	cmp	r3, #3
 801182c:	f040 8098 	bne.w	8011960 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8011830:	693b      	ldr	r3, [r7, #16]
 8011832:	689a      	ldr	r2, [r3, #8]
 8011834:	693b      	ldr	r3, [r7, #16]
 8011836:	68db      	ldr	r3, [r3, #12]
 8011838:	429a      	cmp	r2, r3
 801183a:	d913      	bls.n	8011864 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 801183c:	693b      	ldr	r3, [r7, #16]
 801183e:	689a      	ldr	r2, [r3, #8]
 8011840:	693b      	ldr	r3, [r7, #16]
 8011842:	68db      	ldr	r3, [r3, #12]
 8011844:	1ad2      	subs	r2, r2, r3
 8011846:	693b      	ldr	r3, [r7, #16]
 8011848:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 801184a:	693b      	ldr	r3, [r7, #16]
 801184c:	68da      	ldr	r2, [r3, #12]
 801184e:	693b      	ldr	r3, [r7, #16]
 8011850:	689b      	ldr	r3, [r3, #8]
 8011852:	4293      	cmp	r3, r2
 8011854:	bf28      	it	cs
 8011856:	4613      	movcs	r3, r2
 8011858:	461a      	mov	r2, r3
 801185a:	6879      	ldr	r1, [r7, #4]
 801185c:	68f8      	ldr	r0, [r7, #12]
 801185e:	f001 f9a1 	bl	8012ba4 <USBD_CtlContinueRx>
 8011862:	e07d      	b.n	8011960 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8011864:	68fb      	ldr	r3, [r7, #12]
 8011866:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801186a:	f003 031f 	and.w	r3, r3, #31
 801186e:	2b02      	cmp	r3, #2
 8011870:	d014      	beq.n	801189c <USBD_LL_DataOutStage+0x98>
 8011872:	2b02      	cmp	r3, #2
 8011874:	d81d      	bhi.n	80118b2 <USBD_LL_DataOutStage+0xae>
 8011876:	2b00      	cmp	r3, #0
 8011878:	d002      	beq.n	8011880 <USBD_LL_DataOutStage+0x7c>
 801187a:	2b01      	cmp	r3, #1
 801187c:	d003      	beq.n	8011886 <USBD_LL_DataOutStage+0x82>
 801187e:	e018      	b.n	80118b2 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8011880:	2300      	movs	r3, #0
 8011882:	75bb      	strb	r3, [r7, #22]
            break;
 8011884:	e018      	b.n	80118b8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8011886:	68fb      	ldr	r3, [r7, #12]
 8011888:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 801188c:	b2db      	uxtb	r3, r3
 801188e:	4619      	mov	r1, r3
 8011890:	68f8      	ldr	r0, [r7, #12]
 8011892:	f000 fa64 	bl	8011d5e <USBD_CoreFindIF>
 8011896:	4603      	mov	r3, r0
 8011898:	75bb      	strb	r3, [r7, #22]
            break;
 801189a:	e00d      	b.n	80118b8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 801189c:	68fb      	ldr	r3, [r7, #12]
 801189e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80118a2:	b2db      	uxtb	r3, r3
 80118a4:	4619      	mov	r1, r3
 80118a6:	68f8      	ldr	r0, [r7, #12]
 80118a8:	f000 fa66 	bl	8011d78 <USBD_CoreFindEP>
 80118ac:	4603      	mov	r3, r0
 80118ae:	75bb      	strb	r3, [r7, #22]
            break;
 80118b0:	e002      	b.n	80118b8 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80118b2:	2300      	movs	r3, #0
 80118b4:	75bb      	strb	r3, [r7, #22]
            break;
 80118b6:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80118b8:	7dbb      	ldrb	r3, [r7, #22]
 80118ba:	2b00      	cmp	r3, #0
 80118bc:	d119      	bne.n	80118f2 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80118be:	68fb      	ldr	r3, [r7, #12]
 80118c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80118c4:	b2db      	uxtb	r3, r3
 80118c6:	2b03      	cmp	r3, #3
 80118c8:	d113      	bne.n	80118f2 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80118ca:	7dba      	ldrb	r2, [r7, #22]
 80118cc:	68fb      	ldr	r3, [r7, #12]
 80118ce:	32ae      	adds	r2, #174	@ 0xae
 80118d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80118d4:	691b      	ldr	r3, [r3, #16]
 80118d6:	2b00      	cmp	r3, #0
 80118d8:	d00b      	beq.n	80118f2 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80118da:	7dba      	ldrb	r2, [r7, #22]
 80118dc:	68fb      	ldr	r3, [r7, #12]
 80118de:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80118e2:	7dba      	ldrb	r2, [r7, #22]
 80118e4:	68fb      	ldr	r3, [r7, #12]
 80118e6:	32ae      	adds	r2, #174	@ 0xae
 80118e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80118ec:	691b      	ldr	r3, [r3, #16]
 80118ee:	68f8      	ldr	r0, [r7, #12]
 80118f0:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80118f2:	68f8      	ldr	r0, [r7, #12]
 80118f4:	f001 f967 	bl	8012bc6 <USBD_CtlSendStatus>
 80118f8:	e032      	b.n	8011960 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80118fa:	7afb      	ldrb	r3, [r7, #11]
 80118fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011900:	b2db      	uxtb	r3, r3
 8011902:	4619      	mov	r1, r3
 8011904:	68f8      	ldr	r0, [r7, #12]
 8011906:	f000 fa37 	bl	8011d78 <USBD_CoreFindEP>
 801190a:	4603      	mov	r3, r0
 801190c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801190e:	7dbb      	ldrb	r3, [r7, #22]
 8011910:	2bff      	cmp	r3, #255	@ 0xff
 8011912:	d025      	beq.n	8011960 <USBD_LL_DataOutStage+0x15c>
 8011914:	7dbb      	ldrb	r3, [r7, #22]
 8011916:	2b00      	cmp	r3, #0
 8011918:	d122      	bne.n	8011960 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801191a:	68fb      	ldr	r3, [r7, #12]
 801191c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011920:	b2db      	uxtb	r3, r3
 8011922:	2b03      	cmp	r3, #3
 8011924:	d117      	bne.n	8011956 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8011926:	7dba      	ldrb	r2, [r7, #22]
 8011928:	68fb      	ldr	r3, [r7, #12]
 801192a:	32ae      	adds	r2, #174	@ 0xae
 801192c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011930:	699b      	ldr	r3, [r3, #24]
 8011932:	2b00      	cmp	r3, #0
 8011934:	d00f      	beq.n	8011956 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8011936:	7dba      	ldrb	r2, [r7, #22]
 8011938:	68fb      	ldr	r3, [r7, #12]
 801193a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 801193e:	7dba      	ldrb	r2, [r7, #22]
 8011940:	68fb      	ldr	r3, [r7, #12]
 8011942:	32ae      	adds	r2, #174	@ 0xae
 8011944:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011948:	699b      	ldr	r3, [r3, #24]
 801194a:	7afa      	ldrb	r2, [r7, #11]
 801194c:	4611      	mov	r1, r2
 801194e:	68f8      	ldr	r0, [r7, #12]
 8011950:	4798      	blx	r3
 8011952:	4603      	mov	r3, r0
 8011954:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8011956:	7dfb      	ldrb	r3, [r7, #23]
 8011958:	2b00      	cmp	r3, #0
 801195a:	d001      	beq.n	8011960 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 801195c:	7dfb      	ldrb	r3, [r7, #23]
 801195e:	e000      	b.n	8011962 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8011960:	2300      	movs	r3, #0
}
 8011962:	4618      	mov	r0, r3
 8011964:	3718      	adds	r7, #24
 8011966:	46bd      	mov	sp, r7
 8011968:	bd80      	pop	{r7, pc}

0801196a <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 801196a:	b580      	push	{r7, lr}
 801196c:	b086      	sub	sp, #24
 801196e:	af00      	add	r7, sp, #0
 8011970:	60f8      	str	r0, [r7, #12]
 8011972:	460b      	mov	r3, r1
 8011974:	607a      	str	r2, [r7, #4]
 8011976:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8011978:	7afb      	ldrb	r3, [r7, #11]
 801197a:	2b00      	cmp	r3, #0
 801197c:	d16f      	bne.n	8011a5e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 801197e:	68fb      	ldr	r3, [r7, #12]
 8011980:	3314      	adds	r3, #20
 8011982:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8011984:	68fb      	ldr	r3, [r7, #12]
 8011986:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 801198a:	2b02      	cmp	r3, #2
 801198c:	d15a      	bne.n	8011a44 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 801198e:	693b      	ldr	r3, [r7, #16]
 8011990:	689a      	ldr	r2, [r3, #8]
 8011992:	693b      	ldr	r3, [r7, #16]
 8011994:	68db      	ldr	r3, [r3, #12]
 8011996:	429a      	cmp	r2, r3
 8011998:	d914      	bls.n	80119c4 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 801199a:	693b      	ldr	r3, [r7, #16]
 801199c:	689a      	ldr	r2, [r3, #8]
 801199e:	693b      	ldr	r3, [r7, #16]
 80119a0:	68db      	ldr	r3, [r3, #12]
 80119a2:	1ad2      	subs	r2, r2, r3
 80119a4:	693b      	ldr	r3, [r7, #16]
 80119a6:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80119a8:	693b      	ldr	r3, [r7, #16]
 80119aa:	689b      	ldr	r3, [r3, #8]
 80119ac:	461a      	mov	r2, r3
 80119ae:	6879      	ldr	r1, [r7, #4]
 80119b0:	68f8      	ldr	r0, [r7, #12]
 80119b2:	f001 f8e6 	bl	8012b82 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80119b6:	2300      	movs	r3, #0
 80119b8:	2200      	movs	r2, #0
 80119ba:	2100      	movs	r1, #0
 80119bc:	68f8      	ldr	r0, [r7, #12]
 80119be:	f001 fd31 	bl	8013424 <USBD_LL_PrepareReceive>
 80119c2:	e03f      	b.n	8011a44 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80119c4:	693b      	ldr	r3, [r7, #16]
 80119c6:	68da      	ldr	r2, [r3, #12]
 80119c8:	693b      	ldr	r3, [r7, #16]
 80119ca:	689b      	ldr	r3, [r3, #8]
 80119cc:	429a      	cmp	r2, r3
 80119ce:	d11c      	bne.n	8011a0a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80119d0:	693b      	ldr	r3, [r7, #16]
 80119d2:	685a      	ldr	r2, [r3, #4]
 80119d4:	693b      	ldr	r3, [r7, #16]
 80119d6:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80119d8:	429a      	cmp	r2, r3
 80119da:	d316      	bcc.n	8011a0a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80119dc:	693b      	ldr	r3, [r7, #16]
 80119de:	685a      	ldr	r2, [r3, #4]
 80119e0:	68fb      	ldr	r3, [r7, #12]
 80119e2:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80119e6:	429a      	cmp	r2, r3
 80119e8:	d20f      	bcs.n	8011a0a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80119ea:	2200      	movs	r2, #0
 80119ec:	2100      	movs	r1, #0
 80119ee:	68f8      	ldr	r0, [r7, #12]
 80119f0:	f001 f8c7 	bl	8012b82 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80119f4:	68fb      	ldr	r3, [r7, #12]
 80119f6:	2200      	movs	r2, #0
 80119f8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80119fc:	2300      	movs	r3, #0
 80119fe:	2200      	movs	r2, #0
 8011a00:	2100      	movs	r1, #0
 8011a02:	68f8      	ldr	r0, [r7, #12]
 8011a04:	f001 fd0e 	bl	8013424 <USBD_LL_PrepareReceive>
 8011a08:	e01c      	b.n	8011a44 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011a0a:	68fb      	ldr	r3, [r7, #12]
 8011a0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011a10:	b2db      	uxtb	r3, r3
 8011a12:	2b03      	cmp	r3, #3
 8011a14:	d10f      	bne.n	8011a36 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8011a16:	68fb      	ldr	r3, [r7, #12]
 8011a18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011a1c:	68db      	ldr	r3, [r3, #12]
 8011a1e:	2b00      	cmp	r3, #0
 8011a20:	d009      	beq.n	8011a36 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8011a22:	68fb      	ldr	r3, [r7, #12]
 8011a24:	2200      	movs	r2, #0
 8011a26:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8011a2a:	68fb      	ldr	r3, [r7, #12]
 8011a2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011a30:	68db      	ldr	r3, [r3, #12]
 8011a32:	68f8      	ldr	r0, [r7, #12]
 8011a34:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8011a36:	2180      	movs	r1, #128	@ 0x80
 8011a38:	68f8      	ldr	r0, [r7, #12]
 8011a3a:	f001 fc49 	bl	80132d0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8011a3e:	68f8      	ldr	r0, [r7, #12]
 8011a40:	f001 f8d4 	bl	8012bec <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8011a44:	68fb      	ldr	r3, [r7, #12]
 8011a46:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8011a4a:	2b00      	cmp	r3, #0
 8011a4c:	d03a      	beq.n	8011ac4 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8011a4e:	68f8      	ldr	r0, [r7, #12]
 8011a50:	f7ff fe42 	bl	80116d8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8011a54:	68fb      	ldr	r3, [r7, #12]
 8011a56:	2200      	movs	r2, #0
 8011a58:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8011a5c:	e032      	b.n	8011ac4 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8011a5e:	7afb      	ldrb	r3, [r7, #11]
 8011a60:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8011a64:	b2db      	uxtb	r3, r3
 8011a66:	4619      	mov	r1, r3
 8011a68:	68f8      	ldr	r0, [r7, #12]
 8011a6a:	f000 f985 	bl	8011d78 <USBD_CoreFindEP>
 8011a6e:	4603      	mov	r3, r0
 8011a70:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8011a72:	7dfb      	ldrb	r3, [r7, #23]
 8011a74:	2bff      	cmp	r3, #255	@ 0xff
 8011a76:	d025      	beq.n	8011ac4 <USBD_LL_DataInStage+0x15a>
 8011a78:	7dfb      	ldrb	r3, [r7, #23]
 8011a7a:	2b00      	cmp	r3, #0
 8011a7c:	d122      	bne.n	8011ac4 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011a7e:	68fb      	ldr	r3, [r7, #12]
 8011a80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011a84:	b2db      	uxtb	r3, r3
 8011a86:	2b03      	cmp	r3, #3
 8011a88:	d11c      	bne.n	8011ac4 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8011a8a:	7dfa      	ldrb	r2, [r7, #23]
 8011a8c:	68fb      	ldr	r3, [r7, #12]
 8011a8e:	32ae      	adds	r2, #174	@ 0xae
 8011a90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011a94:	695b      	ldr	r3, [r3, #20]
 8011a96:	2b00      	cmp	r3, #0
 8011a98:	d014      	beq.n	8011ac4 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8011a9a:	7dfa      	ldrb	r2, [r7, #23]
 8011a9c:	68fb      	ldr	r3, [r7, #12]
 8011a9e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8011aa2:	7dfa      	ldrb	r2, [r7, #23]
 8011aa4:	68fb      	ldr	r3, [r7, #12]
 8011aa6:	32ae      	adds	r2, #174	@ 0xae
 8011aa8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011aac:	695b      	ldr	r3, [r3, #20]
 8011aae:	7afa      	ldrb	r2, [r7, #11]
 8011ab0:	4611      	mov	r1, r2
 8011ab2:	68f8      	ldr	r0, [r7, #12]
 8011ab4:	4798      	blx	r3
 8011ab6:	4603      	mov	r3, r0
 8011ab8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8011aba:	7dbb      	ldrb	r3, [r7, #22]
 8011abc:	2b00      	cmp	r3, #0
 8011abe:	d001      	beq.n	8011ac4 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8011ac0:	7dbb      	ldrb	r3, [r7, #22]
 8011ac2:	e000      	b.n	8011ac6 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8011ac4:	2300      	movs	r3, #0
}
 8011ac6:	4618      	mov	r0, r3
 8011ac8:	3718      	adds	r7, #24
 8011aca:	46bd      	mov	sp, r7
 8011acc:	bd80      	pop	{r7, pc}

08011ace <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8011ace:	b580      	push	{r7, lr}
 8011ad0:	b084      	sub	sp, #16
 8011ad2:	af00      	add	r7, sp, #0
 8011ad4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8011ad6:	2300      	movs	r3, #0
 8011ad8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011ada:	687b      	ldr	r3, [r7, #4]
 8011adc:	2201      	movs	r2, #1
 8011ade:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8011ae2:	687b      	ldr	r3, [r7, #4]
 8011ae4:	2200      	movs	r2, #0
 8011ae6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8011aea:	687b      	ldr	r3, [r7, #4]
 8011aec:	2200      	movs	r2, #0
 8011aee:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8011af0:	687b      	ldr	r3, [r7, #4]
 8011af2:	2200      	movs	r2, #0
 8011af4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8011af8:	687b      	ldr	r3, [r7, #4]
 8011afa:	2200      	movs	r2, #0
 8011afc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8011b00:	687b      	ldr	r3, [r7, #4]
 8011b02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011b06:	2b00      	cmp	r3, #0
 8011b08:	d014      	beq.n	8011b34 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8011b0a:	687b      	ldr	r3, [r7, #4]
 8011b0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011b10:	685b      	ldr	r3, [r3, #4]
 8011b12:	2b00      	cmp	r3, #0
 8011b14:	d00e      	beq.n	8011b34 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8011b16:	687b      	ldr	r3, [r7, #4]
 8011b18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011b1c:	685b      	ldr	r3, [r3, #4]
 8011b1e:	687a      	ldr	r2, [r7, #4]
 8011b20:	6852      	ldr	r2, [r2, #4]
 8011b22:	b2d2      	uxtb	r2, r2
 8011b24:	4611      	mov	r1, r2
 8011b26:	6878      	ldr	r0, [r7, #4]
 8011b28:	4798      	blx	r3
 8011b2a:	4603      	mov	r3, r0
 8011b2c:	2b00      	cmp	r3, #0
 8011b2e:	d001      	beq.n	8011b34 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8011b30:	2303      	movs	r3, #3
 8011b32:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8011b34:	2340      	movs	r3, #64	@ 0x40
 8011b36:	2200      	movs	r2, #0
 8011b38:	2100      	movs	r1, #0
 8011b3a:	6878      	ldr	r0, [r7, #4]
 8011b3c:	f001 fb83 	bl	8013246 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8011b40:	687b      	ldr	r3, [r7, #4]
 8011b42:	2201      	movs	r2, #1
 8011b44:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8011b48:	687b      	ldr	r3, [r7, #4]
 8011b4a:	2240      	movs	r2, #64	@ 0x40
 8011b4c:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8011b50:	2340      	movs	r3, #64	@ 0x40
 8011b52:	2200      	movs	r2, #0
 8011b54:	2180      	movs	r1, #128	@ 0x80
 8011b56:	6878      	ldr	r0, [r7, #4]
 8011b58:	f001 fb75 	bl	8013246 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8011b5c:	687b      	ldr	r3, [r7, #4]
 8011b5e:	2201      	movs	r2, #1
 8011b60:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8011b62:	687b      	ldr	r3, [r7, #4]
 8011b64:	2240      	movs	r2, #64	@ 0x40
 8011b66:	621a      	str	r2, [r3, #32]

  return ret;
 8011b68:	7bfb      	ldrb	r3, [r7, #15]
}
 8011b6a:	4618      	mov	r0, r3
 8011b6c:	3710      	adds	r7, #16
 8011b6e:	46bd      	mov	sp, r7
 8011b70:	bd80      	pop	{r7, pc}

08011b72 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8011b72:	b480      	push	{r7}
 8011b74:	b083      	sub	sp, #12
 8011b76:	af00      	add	r7, sp, #0
 8011b78:	6078      	str	r0, [r7, #4]
 8011b7a:	460b      	mov	r3, r1
 8011b7c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8011b7e:	687b      	ldr	r3, [r7, #4]
 8011b80:	78fa      	ldrb	r2, [r7, #3]
 8011b82:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8011b84:	2300      	movs	r3, #0
}
 8011b86:	4618      	mov	r0, r3
 8011b88:	370c      	adds	r7, #12
 8011b8a:	46bd      	mov	sp, r7
 8011b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b90:	4770      	bx	lr

08011b92 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8011b92:	b480      	push	{r7}
 8011b94:	b083      	sub	sp, #12
 8011b96:	af00      	add	r7, sp, #0
 8011b98:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8011b9a:	687b      	ldr	r3, [r7, #4]
 8011b9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011ba0:	b2db      	uxtb	r3, r3
 8011ba2:	2b04      	cmp	r3, #4
 8011ba4:	d006      	beq.n	8011bb4 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8011ba6:	687b      	ldr	r3, [r7, #4]
 8011ba8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011bac:	b2da      	uxtb	r2, r3
 8011bae:	687b      	ldr	r3, [r7, #4]
 8011bb0:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8011bb4:	687b      	ldr	r3, [r7, #4]
 8011bb6:	2204      	movs	r2, #4
 8011bb8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8011bbc:	2300      	movs	r3, #0
}
 8011bbe:	4618      	mov	r0, r3
 8011bc0:	370c      	adds	r7, #12
 8011bc2:	46bd      	mov	sp, r7
 8011bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bc8:	4770      	bx	lr

08011bca <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8011bca:	b480      	push	{r7}
 8011bcc:	b083      	sub	sp, #12
 8011bce:	af00      	add	r7, sp, #0
 8011bd0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8011bd2:	687b      	ldr	r3, [r7, #4]
 8011bd4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011bd8:	b2db      	uxtb	r3, r3
 8011bda:	2b04      	cmp	r3, #4
 8011bdc:	d106      	bne.n	8011bec <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8011bde:	687b      	ldr	r3, [r7, #4]
 8011be0:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8011be4:	b2da      	uxtb	r2, r3
 8011be6:	687b      	ldr	r3, [r7, #4]
 8011be8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8011bec:	2300      	movs	r3, #0
}
 8011bee:	4618      	mov	r0, r3
 8011bf0:	370c      	adds	r7, #12
 8011bf2:	46bd      	mov	sp, r7
 8011bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bf8:	4770      	bx	lr

08011bfa <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8011bfa:	b580      	push	{r7, lr}
 8011bfc:	b082      	sub	sp, #8
 8011bfe:	af00      	add	r7, sp, #0
 8011c00:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011c02:	687b      	ldr	r3, [r7, #4]
 8011c04:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011c08:	b2db      	uxtb	r3, r3
 8011c0a:	2b03      	cmp	r3, #3
 8011c0c:	d110      	bne.n	8011c30 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8011c0e:	687b      	ldr	r3, [r7, #4]
 8011c10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011c14:	2b00      	cmp	r3, #0
 8011c16:	d00b      	beq.n	8011c30 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8011c18:	687b      	ldr	r3, [r7, #4]
 8011c1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011c1e:	69db      	ldr	r3, [r3, #28]
 8011c20:	2b00      	cmp	r3, #0
 8011c22:	d005      	beq.n	8011c30 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8011c24:	687b      	ldr	r3, [r7, #4]
 8011c26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011c2a:	69db      	ldr	r3, [r3, #28]
 8011c2c:	6878      	ldr	r0, [r7, #4]
 8011c2e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8011c30:	2300      	movs	r3, #0
}
 8011c32:	4618      	mov	r0, r3
 8011c34:	3708      	adds	r7, #8
 8011c36:	46bd      	mov	sp, r7
 8011c38:	bd80      	pop	{r7, pc}

08011c3a <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8011c3a:	b580      	push	{r7, lr}
 8011c3c:	b082      	sub	sp, #8
 8011c3e:	af00      	add	r7, sp, #0
 8011c40:	6078      	str	r0, [r7, #4]
 8011c42:	460b      	mov	r3, r1
 8011c44:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8011c46:	687b      	ldr	r3, [r7, #4]
 8011c48:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011c4c:	687b      	ldr	r3, [r7, #4]
 8011c4e:	32ae      	adds	r2, #174	@ 0xae
 8011c50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011c54:	2b00      	cmp	r3, #0
 8011c56:	d101      	bne.n	8011c5c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8011c58:	2303      	movs	r3, #3
 8011c5a:	e01c      	b.n	8011c96 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011c5c:	687b      	ldr	r3, [r7, #4]
 8011c5e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011c62:	b2db      	uxtb	r3, r3
 8011c64:	2b03      	cmp	r3, #3
 8011c66:	d115      	bne.n	8011c94 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8011c68:	687b      	ldr	r3, [r7, #4]
 8011c6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011c6e:	687b      	ldr	r3, [r7, #4]
 8011c70:	32ae      	adds	r2, #174	@ 0xae
 8011c72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011c76:	6a1b      	ldr	r3, [r3, #32]
 8011c78:	2b00      	cmp	r3, #0
 8011c7a:	d00b      	beq.n	8011c94 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8011c7c:	687b      	ldr	r3, [r7, #4]
 8011c7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011c82:	687b      	ldr	r3, [r7, #4]
 8011c84:	32ae      	adds	r2, #174	@ 0xae
 8011c86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011c8a:	6a1b      	ldr	r3, [r3, #32]
 8011c8c:	78fa      	ldrb	r2, [r7, #3]
 8011c8e:	4611      	mov	r1, r2
 8011c90:	6878      	ldr	r0, [r7, #4]
 8011c92:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8011c94:	2300      	movs	r3, #0
}
 8011c96:	4618      	mov	r0, r3
 8011c98:	3708      	adds	r7, #8
 8011c9a:	46bd      	mov	sp, r7
 8011c9c:	bd80      	pop	{r7, pc}

08011c9e <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8011c9e:	b580      	push	{r7, lr}
 8011ca0:	b082      	sub	sp, #8
 8011ca2:	af00      	add	r7, sp, #0
 8011ca4:	6078      	str	r0, [r7, #4]
 8011ca6:	460b      	mov	r3, r1
 8011ca8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8011caa:	687b      	ldr	r3, [r7, #4]
 8011cac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011cb0:	687b      	ldr	r3, [r7, #4]
 8011cb2:	32ae      	adds	r2, #174	@ 0xae
 8011cb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011cb8:	2b00      	cmp	r3, #0
 8011cba:	d101      	bne.n	8011cc0 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8011cbc:	2303      	movs	r3, #3
 8011cbe:	e01c      	b.n	8011cfa <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011cc6:	b2db      	uxtb	r3, r3
 8011cc8:	2b03      	cmp	r3, #3
 8011cca:	d115      	bne.n	8011cf8 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8011ccc:	687b      	ldr	r3, [r7, #4]
 8011cce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011cd2:	687b      	ldr	r3, [r7, #4]
 8011cd4:	32ae      	adds	r2, #174	@ 0xae
 8011cd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011cdc:	2b00      	cmp	r3, #0
 8011cde:	d00b      	beq.n	8011cf8 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8011ce0:	687b      	ldr	r3, [r7, #4]
 8011ce2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	32ae      	adds	r2, #174	@ 0xae
 8011cea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011cf0:	78fa      	ldrb	r2, [r7, #3]
 8011cf2:	4611      	mov	r1, r2
 8011cf4:	6878      	ldr	r0, [r7, #4]
 8011cf6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8011cf8:	2300      	movs	r3, #0
}
 8011cfa:	4618      	mov	r0, r3
 8011cfc:	3708      	adds	r7, #8
 8011cfe:	46bd      	mov	sp, r7
 8011d00:	bd80      	pop	{r7, pc}

08011d02 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8011d02:	b480      	push	{r7}
 8011d04:	b083      	sub	sp, #12
 8011d06:	af00      	add	r7, sp, #0
 8011d08:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8011d0a:	2300      	movs	r3, #0
}
 8011d0c:	4618      	mov	r0, r3
 8011d0e:	370c      	adds	r7, #12
 8011d10:	46bd      	mov	sp, r7
 8011d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d16:	4770      	bx	lr

08011d18 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8011d18:	b580      	push	{r7, lr}
 8011d1a:	b084      	sub	sp, #16
 8011d1c:	af00      	add	r7, sp, #0
 8011d1e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8011d20:	2300      	movs	r3, #0
 8011d22:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011d24:	687b      	ldr	r3, [r7, #4]
 8011d26:	2201      	movs	r2, #1
 8011d28:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8011d2c:	687b      	ldr	r3, [r7, #4]
 8011d2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011d32:	2b00      	cmp	r3, #0
 8011d34:	d00e      	beq.n	8011d54 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8011d36:	687b      	ldr	r3, [r7, #4]
 8011d38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011d3c:	685b      	ldr	r3, [r3, #4]
 8011d3e:	687a      	ldr	r2, [r7, #4]
 8011d40:	6852      	ldr	r2, [r2, #4]
 8011d42:	b2d2      	uxtb	r2, r2
 8011d44:	4611      	mov	r1, r2
 8011d46:	6878      	ldr	r0, [r7, #4]
 8011d48:	4798      	blx	r3
 8011d4a:	4603      	mov	r3, r0
 8011d4c:	2b00      	cmp	r3, #0
 8011d4e:	d001      	beq.n	8011d54 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8011d50:	2303      	movs	r3, #3
 8011d52:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8011d54:	7bfb      	ldrb	r3, [r7, #15]
}
 8011d56:	4618      	mov	r0, r3
 8011d58:	3710      	adds	r7, #16
 8011d5a:	46bd      	mov	sp, r7
 8011d5c:	bd80      	pop	{r7, pc}

08011d5e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8011d5e:	b480      	push	{r7}
 8011d60:	b083      	sub	sp, #12
 8011d62:	af00      	add	r7, sp, #0
 8011d64:	6078      	str	r0, [r7, #4]
 8011d66:	460b      	mov	r3, r1
 8011d68:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8011d6a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8011d6c:	4618      	mov	r0, r3
 8011d6e:	370c      	adds	r7, #12
 8011d70:	46bd      	mov	sp, r7
 8011d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d76:	4770      	bx	lr

08011d78 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8011d78:	b480      	push	{r7}
 8011d7a:	b083      	sub	sp, #12
 8011d7c:	af00      	add	r7, sp, #0
 8011d7e:	6078      	str	r0, [r7, #4]
 8011d80:	460b      	mov	r3, r1
 8011d82:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8011d84:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8011d86:	4618      	mov	r0, r3
 8011d88:	370c      	adds	r7, #12
 8011d8a:	46bd      	mov	sp, r7
 8011d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d90:	4770      	bx	lr

08011d92 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8011d92:	b580      	push	{r7, lr}
 8011d94:	b086      	sub	sp, #24
 8011d96:	af00      	add	r7, sp, #0
 8011d98:	6078      	str	r0, [r7, #4]
 8011d9a:	460b      	mov	r3, r1
 8011d9c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8011d9e:	687b      	ldr	r3, [r7, #4]
 8011da0:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8011da2:	687b      	ldr	r3, [r7, #4]
 8011da4:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8011da6:	2300      	movs	r3, #0
 8011da8:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8011daa:	68fb      	ldr	r3, [r7, #12]
 8011dac:	885b      	ldrh	r3, [r3, #2]
 8011dae:	b29b      	uxth	r3, r3
 8011db0:	68fa      	ldr	r2, [r7, #12]
 8011db2:	7812      	ldrb	r2, [r2, #0]
 8011db4:	4293      	cmp	r3, r2
 8011db6:	d91f      	bls.n	8011df8 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8011db8:	68fb      	ldr	r3, [r7, #12]
 8011dba:	781b      	ldrb	r3, [r3, #0]
 8011dbc:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8011dbe:	e013      	b.n	8011de8 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8011dc0:	f107 030a 	add.w	r3, r7, #10
 8011dc4:	4619      	mov	r1, r3
 8011dc6:	6978      	ldr	r0, [r7, #20]
 8011dc8:	f000 f81b 	bl	8011e02 <USBD_GetNextDesc>
 8011dcc:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8011dce:	697b      	ldr	r3, [r7, #20]
 8011dd0:	785b      	ldrb	r3, [r3, #1]
 8011dd2:	2b05      	cmp	r3, #5
 8011dd4:	d108      	bne.n	8011de8 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8011dd6:	697b      	ldr	r3, [r7, #20]
 8011dd8:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8011dda:	693b      	ldr	r3, [r7, #16]
 8011ddc:	789b      	ldrb	r3, [r3, #2]
 8011dde:	78fa      	ldrb	r2, [r7, #3]
 8011de0:	429a      	cmp	r2, r3
 8011de2:	d008      	beq.n	8011df6 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8011de4:	2300      	movs	r3, #0
 8011de6:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8011de8:	68fb      	ldr	r3, [r7, #12]
 8011dea:	885b      	ldrh	r3, [r3, #2]
 8011dec:	b29a      	uxth	r2, r3
 8011dee:	897b      	ldrh	r3, [r7, #10]
 8011df0:	429a      	cmp	r2, r3
 8011df2:	d8e5      	bhi.n	8011dc0 <USBD_GetEpDesc+0x2e>
 8011df4:	e000      	b.n	8011df8 <USBD_GetEpDesc+0x66>
          break;
 8011df6:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8011df8:	693b      	ldr	r3, [r7, #16]
}
 8011dfa:	4618      	mov	r0, r3
 8011dfc:	3718      	adds	r7, #24
 8011dfe:	46bd      	mov	sp, r7
 8011e00:	bd80      	pop	{r7, pc}

08011e02 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8011e02:	b480      	push	{r7}
 8011e04:	b085      	sub	sp, #20
 8011e06:	af00      	add	r7, sp, #0
 8011e08:	6078      	str	r0, [r7, #4]
 8011e0a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8011e0c:	687b      	ldr	r3, [r7, #4]
 8011e0e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8011e10:	683b      	ldr	r3, [r7, #0]
 8011e12:	881b      	ldrh	r3, [r3, #0]
 8011e14:	68fa      	ldr	r2, [r7, #12]
 8011e16:	7812      	ldrb	r2, [r2, #0]
 8011e18:	4413      	add	r3, r2
 8011e1a:	b29a      	uxth	r2, r3
 8011e1c:	683b      	ldr	r3, [r7, #0]
 8011e1e:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8011e20:	68fb      	ldr	r3, [r7, #12]
 8011e22:	781b      	ldrb	r3, [r3, #0]
 8011e24:	461a      	mov	r2, r3
 8011e26:	687b      	ldr	r3, [r7, #4]
 8011e28:	4413      	add	r3, r2
 8011e2a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8011e2c:	68fb      	ldr	r3, [r7, #12]
}
 8011e2e:	4618      	mov	r0, r3
 8011e30:	3714      	adds	r7, #20
 8011e32:	46bd      	mov	sp, r7
 8011e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e38:	4770      	bx	lr

08011e3a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8011e3a:	b480      	push	{r7}
 8011e3c:	b087      	sub	sp, #28
 8011e3e:	af00      	add	r7, sp, #0
 8011e40:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8011e42:	687b      	ldr	r3, [r7, #4]
 8011e44:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8011e46:	697b      	ldr	r3, [r7, #20]
 8011e48:	781b      	ldrb	r3, [r3, #0]
 8011e4a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8011e4c:	697b      	ldr	r3, [r7, #20]
 8011e4e:	3301      	adds	r3, #1
 8011e50:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8011e52:	697b      	ldr	r3, [r7, #20]
 8011e54:	781b      	ldrb	r3, [r3, #0]
 8011e56:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8011e58:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8011e5c:	021b      	lsls	r3, r3, #8
 8011e5e:	b21a      	sxth	r2, r3
 8011e60:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8011e64:	4313      	orrs	r3, r2
 8011e66:	b21b      	sxth	r3, r3
 8011e68:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8011e6a:	89fb      	ldrh	r3, [r7, #14]
}
 8011e6c:	4618      	mov	r0, r3
 8011e6e:	371c      	adds	r7, #28
 8011e70:	46bd      	mov	sp, r7
 8011e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e76:	4770      	bx	lr

08011e78 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011e78:	b580      	push	{r7, lr}
 8011e7a:	b084      	sub	sp, #16
 8011e7c:	af00      	add	r7, sp, #0
 8011e7e:	6078      	str	r0, [r7, #4]
 8011e80:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011e82:	2300      	movs	r3, #0
 8011e84:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011e86:	683b      	ldr	r3, [r7, #0]
 8011e88:	781b      	ldrb	r3, [r3, #0]
 8011e8a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8011e8e:	2b40      	cmp	r3, #64	@ 0x40
 8011e90:	d005      	beq.n	8011e9e <USBD_StdDevReq+0x26>
 8011e92:	2b40      	cmp	r3, #64	@ 0x40
 8011e94:	d857      	bhi.n	8011f46 <USBD_StdDevReq+0xce>
 8011e96:	2b00      	cmp	r3, #0
 8011e98:	d00f      	beq.n	8011eba <USBD_StdDevReq+0x42>
 8011e9a:	2b20      	cmp	r3, #32
 8011e9c:	d153      	bne.n	8011f46 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8011e9e:	687b      	ldr	r3, [r7, #4]
 8011ea0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011ea4:	687b      	ldr	r3, [r7, #4]
 8011ea6:	32ae      	adds	r2, #174	@ 0xae
 8011ea8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011eac:	689b      	ldr	r3, [r3, #8]
 8011eae:	6839      	ldr	r1, [r7, #0]
 8011eb0:	6878      	ldr	r0, [r7, #4]
 8011eb2:	4798      	blx	r3
 8011eb4:	4603      	mov	r3, r0
 8011eb6:	73fb      	strb	r3, [r7, #15]
      break;
 8011eb8:	e04a      	b.n	8011f50 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8011eba:	683b      	ldr	r3, [r7, #0]
 8011ebc:	785b      	ldrb	r3, [r3, #1]
 8011ebe:	2b09      	cmp	r3, #9
 8011ec0:	d83b      	bhi.n	8011f3a <USBD_StdDevReq+0xc2>
 8011ec2:	a201      	add	r2, pc, #4	@ (adr r2, 8011ec8 <USBD_StdDevReq+0x50>)
 8011ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011ec8:	08011f1d 	.word	0x08011f1d
 8011ecc:	08011f31 	.word	0x08011f31
 8011ed0:	08011f3b 	.word	0x08011f3b
 8011ed4:	08011f27 	.word	0x08011f27
 8011ed8:	08011f3b 	.word	0x08011f3b
 8011edc:	08011efb 	.word	0x08011efb
 8011ee0:	08011ef1 	.word	0x08011ef1
 8011ee4:	08011f3b 	.word	0x08011f3b
 8011ee8:	08011f13 	.word	0x08011f13
 8011eec:	08011f05 	.word	0x08011f05
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8011ef0:	6839      	ldr	r1, [r7, #0]
 8011ef2:	6878      	ldr	r0, [r7, #4]
 8011ef4:	f000 fa3c 	bl	8012370 <USBD_GetDescriptor>
          break;
 8011ef8:	e024      	b.n	8011f44 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8011efa:	6839      	ldr	r1, [r7, #0]
 8011efc:	6878      	ldr	r0, [r7, #4]
 8011efe:	f000 fbcb 	bl	8012698 <USBD_SetAddress>
          break;
 8011f02:	e01f      	b.n	8011f44 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8011f04:	6839      	ldr	r1, [r7, #0]
 8011f06:	6878      	ldr	r0, [r7, #4]
 8011f08:	f000 fc0a 	bl	8012720 <USBD_SetConfig>
 8011f0c:	4603      	mov	r3, r0
 8011f0e:	73fb      	strb	r3, [r7, #15]
          break;
 8011f10:	e018      	b.n	8011f44 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8011f12:	6839      	ldr	r1, [r7, #0]
 8011f14:	6878      	ldr	r0, [r7, #4]
 8011f16:	f000 fcad 	bl	8012874 <USBD_GetConfig>
          break;
 8011f1a:	e013      	b.n	8011f44 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8011f1c:	6839      	ldr	r1, [r7, #0]
 8011f1e:	6878      	ldr	r0, [r7, #4]
 8011f20:	f000 fcde 	bl	80128e0 <USBD_GetStatus>
          break;
 8011f24:	e00e      	b.n	8011f44 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8011f26:	6839      	ldr	r1, [r7, #0]
 8011f28:	6878      	ldr	r0, [r7, #4]
 8011f2a:	f000 fd0d 	bl	8012948 <USBD_SetFeature>
          break;
 8011f2e:	e009      	b.n	8011f44 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8011f30:	6839      	ldr	r1, [r7, #0]
 8011f32:	6878      	ldr	r0, [r7, #4]
 8011f34:	f000 fd31 	bl	801299a <USBD_ClrFeature>
          break;
 8011f38:	e004      	b.n	8011f44 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8011f3a:	6839      	ldr	r1, [r7, #0]
 8011f3c:	6878      	ldr	r0, [r7, #4]
 8011f3e:	f000 fd88 	bl	8012a52 <USBD_CtlError>
          break;
 8011f42:	bf00      	nop
      }
      break;
 8011f44:	e004      	b.n	8011f50 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8011f46:	6839      	ldr	r1, [r7, #0]
 8011f48:	6878      	ldr	r0, [r7, #4]
 8011f4a:	f000 fd82 	bl	8012a52 <USBD_CtlError>
      break;
 8011f4e:	bf00      	nop
  }

  return ret;
 8011f50:	7bfb      	ldrb	r3, [r7, #15]
}
 8011f52:	4618      	mov	r0, r3
 8011f54:	3710      	adds	r7, #16
 8011f56:	46bd      	mov	sp, r7
 8011f58:	bd80      	pop	{r7, pc}
 8011f5a:	bf00      	nop

08011f5c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011f5c:	b580      	push	{r7, lr}
 8011f5e:	b084      	sub	sp, #16
 8011f60:	af00      	add	r7, sp, #0
 8011f62:	6078      	str	r0, [r7, #4]
 8011f64:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011f66:	2300      	movs	r3, #0
 8011f68:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011f6a:	683b      	ldr	r3, [r7, #0]
 8011f6c:	781b      	ldrb	r3, [r3, #0]
 8011f6e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8011f72:	2b40      	cmp	r3, #64	@ 0x40
 8011f74:	d005      	beq.n	8011f82 <USBD_StdItfReq+0x26>
 8011f76:	2b40      	cmp	r3, #64	@ 0x40
 8011f78:	d852      	bhi.n	8012020 <USBD_StdItfReq+0xc4>
 8011f7a:	2b00      	cmp	r3, #0
 8011f7c:	d001      	beq.n	8011f82 <USBD_StdItfReq+0x26>
 8011f7e:	2b20      	cmp	r3, #32
 8011f80:	d14e      	bne.n	8012020 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8011f82:	687b      	ldr	r3, [r7, #4]
 8011f84:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011f88:	b2db      	uxtb	r3, r3
 8011f8a:	3b01      	subs	r3, #1
 8011f8c:	2b02      	cmp	r3, #2
 8011f8e:	d840      	bhi.n	8012012 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8011f90:	683b      	ldr	r3, [r7, #0]
 8011f92:	889b      	ldrh	r3, [r3, #4]
 8011f94:	b2db      	uxtb	r3, r3
 8011f96:	2b01      	cmp	r3, #1
 8011f98:	d836      	bhi.n	8012008 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8011f9a:	683b      	ldr	r3, [r7, #0]
 8011f9c:	889b      	ldrh	r3, [r3, #4]
 8011f9e:	b2db      	uxtb	r3, r3
 8011fa0:	4619      	mov	r1, r3
 8011fa2:	6878      	ldr	r0, [r7, #4]
 8011fa4:	f7ff fedb 	bl	8011d5e <USBD_CoreFindIF>
 8011fa8:	4603      	mov	r3, r0
 8011faa:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8011fac:	7bbb      	ldrb	r3, [r7, #14]
 8011fae:	2bff      	cmp	r3, #255	@ 0xff
 8011fb0:	d01d      	beq.n	8011fee <USBD_StdItfReq+0x92>
 8011fb2:	7bbb      	ldrb	r3, [r7, #14]
 8011fb4:	2b00      	cmp	r3, #0
 8011fb6:	d11a      	bne.n	8011fee <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8011fb8:	7bba      	ldrb	r2, [r7, #14]
 8011fba:	687b      	ldr	r3, [r7, #4]
 8011fbc:	32ae      	adds	r2, #174	@ 0xae
 8011fbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011fc2:	689b      	ldr	r3, [r3, #8]
 8011fc4:	2b00      	cmp	r3, #0
 8011fc6:	d00f      	beq.n	8011fe8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8011fc8:	7bba      	ldrb	r2, [r7, #14]
 8011fca:	687b      	ldr	r3, [r7, #4]
 8011fcc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8011fd0:	7bba      	ldrb	r2, [r7, #14]
 8011fd2:	687b      	ldr	r3, [r7, #4]
 8011fd4:	32ae      	adds	r2, #174	@ 0xae
 8011fd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011fda:	689b      	ldr	r3, [r3, #8]
 8011fdc:	6839      	ldr	r1, [r7, #0]
 8011fde:	6878      	ldr	r0, [r7, #4]
 8011fe0:	4798      	blx	r3
 8011fe2:	4603      	mov	r3, r0
 8011fe4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8011fe6:	e004      	b.n	8011ff2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8011fe8:	2303      	movs	r3, #3
 8011fea:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8011fec:	e001      	b.n	8011ff2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8011fee:	2303      	movs	r3, #3
 8011ff0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8011ff2:	683b      	ldr	r3, [r7, #0]
 8011ff4:	88db      	ldrh	r3, [r3, #6]
 8011ff6:	2b00      	cmp	r3, #0
 8011ff8:	d110      	bne.n	801201c <USBD_StdItfReq+0xc0>
 8011ffa:	7bfb      	ldrb	r3, [r7, #15]
 8011ffc:	2b00      	cmp	r3, #0
 8011ffe:	d10d      	bne.n	801201c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8012000:	6878      	ldr	r0, [r7, #4]
 8012002:	f000 fde0 	bl	8012bc6 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8012006:	e009      	b.n	801201c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8012008:	6839      	ldr	r1, [r7, #0]
 801200a:	6878      	ldr	r0, [r7, #4]
 801200c:	f000 fd21 	bl	8012a52 <USBD_CtlError>
          break;
 8012010:	e004      	b.n	801201c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8012012:	6839      	ldr	r1, [r7, #0]
 8012014:	6878      	ldr	r0, [r7, #4]
 8012016:	f000 fd1c 	bl	8012a52 <USBD_CtlError>
          break;
 801201a:	e000      	b.n	801201e <USBD_StdItfReq+0xc2>
          break;
 801201c:	bf00      	nop
      }
      break;
 801201e:	e004      	b.n	801202a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8012020:	6839      	ldr	r1, [r7, #0]
 8012022:	6878      	ldr	r0, [r7, #4]
 8012024:	f000 fd15 	bl	8012a52 <USBD_CtlError>
      break;
 8012028:	bf00      	nop
  }

  return ret;
 801202a:	7bfb      	ldrb	r3, [r7, #15]
}
 801202c:	4618      	mov	r0, r3
 801202e:	3710      	adds	r7, #16
 8012030:	46bd      	mov	sp, r7
 8012032:	bd80      	pop	{r7, pc}

08012034 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012034:	b580      	push	{r7, lr}
 8012036:	b084      	sub	sp, #16
 8012038:	af00      	add	r7, sp, #0
 801203a:	6078      	str	r0, [r7, #4]
 801203c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 801203e:	2300      	movs	r3, #0
 8012040:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8012042:	683b      	ldr	r3, [r7, #0]
 8012044:	889b      	ldrh	r3, [r3, #4]
 8012046:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012048:	683b      	ldr	r3, [r7, #0]
 801204a:	781b      	ldrb	r3, [r3, #0]
 801204c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012050:	2b40      	cmp	r3, #64	@ 0x40
 8012052:	d007      	beq.n	8012064 <USBD_StdEPReq+0x30>
 8012054:	2b40      	cmp	r3, #64	@ 0x40
 8012056:	f200 817f 	bhi.w	8012358 <USBD_StdEPReq+0x324>
 801205a:	2b00      	cmp	r3, #0
 801205c:	d02a      	beq.n	80120b4 <USBD_StdEPReq+0x80>
 801205e:	2b20      	cmp	r3, #32
 8012060:	f040 817a 	bne.w	8012358 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8012064:	7bbb      	ldrb	r3, [r7, #14]
 8012066:	4619      	mov	r1, r3
 8012068:	6878      	ldr	r0, [r7, #4]
 801206a:	f7ff fe85 	bl	8011d78 <USBD_CoreFindEP>
 801206e:	4603      	mov	r3, r0
 8012070:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8012072:	7b7b      	ldrb	r3, [r7, #13]
 8012074:	2bff      	cmp	r3, #255	@ 0xff
 8012076:	f000 8174 	beq.w	8012362 <USBD_StdEPReq+0x32e>
 801207a:	7b7b      	ldrb	r3, [r7, #13]
 801207c:	2b00      	cmp	r3, #0
 801207e:	f040 8170 	bne.w	8012362 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8012082:	7b7a      	ldrb	r2, [r7, #13]
 8012084:	687b      	ldr	r3, [r7, #4]
 8012086:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 801208a:	7b7a      	ldrb	r2, [r7, #13]
 801208c:	687b      	ldr	r3, [r7, #4]
 801208e:	32ae      	adds	r2, #174	@ 0xae
 8012090:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012094:	689b      	ldr	r3, [r3, #8]
 8012096:	2b00      	cmp	r3, #0
 8012098:	f000 8163 	beq.w	8012362 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 801209c:	7b7a      	ldrb	r2, [r7, #13]
 801209e:	687b      	ldr	r3, [r7, #4]
 80120a0:	32ae      	adds	r2, #174	@ 0xae
 80120a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80120a6:	689b      	ldr	r3, [r3, #8]
 80120a8:	6839      	ldr	r1, [r7, #0]
 80120aa:	6878      	ldr	r0, [r7, #4]
 80120ac:	4798      	blx	r3
 80120ae:	4603      	mov	r3, r0
 80120b0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80120b2:	e156      	b.n	8012362 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80120b4:	683b      	ldr	r3, [r7, #0]
 80120b6:	785b      	ldrb	r3, [r3, #1]
 80120b8:	2b03      	cmp	r3, #3
 80120ba:	d008      	beq.n	80120ce <USBD_StdEPReq+0x9a>
 80120bc:	2b03      	cmp	r3, #3
 80120be:	f300 8145 	bgt.w	801234c <USBD_StdEPReq+0x318>
 80120c2:	2b00      	cmp	r3, #0
 80120c4:	f000 809b 	beq.w	80121fe <USBD_StdEPReq+0x1ca>
 80120c8:	2b01      	cmp	r3, #1
 80120ca:	d03c      	beq.n	8012146 <USBD_StdEPReq+0x112>
 80120cc:	e13e      	b.n	801234c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80120ce:	687b      	ldr	r3, [r7, #4]
 80120d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80120d4:	b2db      	uxtb	r3, r3
 80120d6:	2b02      	cmp	r3, #2
 80120d8:	d002      	beq.n	80120e0 <USBD_StdEPReq+0xac>
 80120da:	2b03      	cmp	r3, #3
 80120dc:	d016      	beq.n	801210c <USBD_StdEPReq+0xd8>
 80120de:	e02c      	b.n	801213a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80120e0:	7bbb      	ldrb	r3, [r7, #14]
 80120e2:	2b00      	cmp	r3, #0
 80120e4:	d00d      	beq.n	8012102 <USBD_StdEPReq+0xce>
 80120e6:	7bbb      	ldrb	r3, [r7, #14]
 80120e8:	2b80      	cmp	r3, #128	@ 0x80
 80120ea:	d00a      	beq.n	8012102 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80120ec:	7bbb      	ldrb	r3, [r7, #14]
 80120ee:	4619      	mov	r1, r3
 80120f0:	6878      	ldr	r0, [r7, #4]
 80120f2:	f001 f8ed 	bl	80132d0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80120f6:	2180      	movs	r1, #128	@ 0x80
 80120f8:	6878      	ldr	r0, [r7, #4]
 80120fa:	f001 f8e9 	bl	80132d0 <USBD_LL_StallEP>
 80120fe:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8012100:	e020      	b.n	8012144 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8012102:	6839      	ldr	r1, [r7, #0]
 8012104:	6878      	ldr	r0, [r7, #4]
 8012106:	f000 fca4 	bl	8012a52 <USBD_CtlError>
              break;
 801210a:	e01b      	b.n	8012144 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 801210c:	683b      	ldr	r3, [r7, #0]
 801210e:	885b      	ldrh	r3, [r3, #2]
 8012110:	2b00      	cmp	r3, #0
 8012112:	d10e      	bne.n	8012132 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8012114:	7bbb      	ldrb	r3, [r7, #14]
 8012116:	2b00      	cmp	r3, #0
 8012118:	d00b      	beq.n	8012132 <USBD_StdEPReq+0xfe>
 801211a:	7bbb      	ldrb	r3, [r7, #14]
 801211c:	2b80      	cmp	r3, #128	@ 0x80
 801211e:	d008      	beq.n	8012132 <USBD_StdEPReq+0xfe>
 8012120:	683b      	ldr	r3, [r7, #0]
 8012122:	88db      	ldrh	r3, [r3, #6]
 8012124:	2b00      	cmp	r3, #0
 8012126:	d104      	bne.n	8012132 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8012128:	7bbb      	ldrb	r3, [r7, #14]
 801212a:	4619      	mov	r1, r3
 801212c:	6878      	ldr	r0, [r7, #4]
 801212e:	f001 f8cf 	bl	80132d0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8012132:	6878      	ldr	r0, [r7, #4]
 8012134:	f000 fd47 	bl	8012bc6 <USBD_CtlSendStatus>

              break;
 8012138:	e004      	b.n	8012144 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 801213a:	6839      	ldr	r1, [r7, #0]
 801213c:	6878      	ldr	r0, [r7, #4]
 801213e:	f000 fc88 	bl	8012a52 <USBD_CtlError>
              break;
 8012142:	bf00      	nop
          }
          break;
 8012144:	e107      	b.n	8012356 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8012146:	687b      	ldr	r3, [r7, #4]
 8012148:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801214c:	b2db      	uxtb	r3, r3
 801214e:	2b02      	cmp	r3, #2
 8012150:	d002      	beq.n	8012158 <USBD_StdEPReq+0x124>
 8012152:	2b03      	cmp	r3, #3
 8012154:	d016      	beq.n	8012184 <USBD_StdEPReq+0x150>
 8012156:	e04b      	b.n	80121f0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8012158:	7bbb      	ldrb	r3, [r7, #14]
 801215a:	2b00      	cmp	r3, #0
 801215c:	d00d      	beq.n	801217a <USBD_StdEPReq+0x146>
 801215e:	7bbb      	ldrb	r3, [r7, #14]
 8012160:	2b80      	cmp	r3, #128	@ 0x80
 8012162:	d00a      	beq.n	801217a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8012164:	7bbb      	ldrb	r3, [r7, #14]
 8012166:	4619      	mov	r1, r3
 8012168:	6878      	ldr	r0, [r7, #4]
 801216a:	f001 f8b1 	bl	80132d0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801216e:	2180      	movs	r1, #128	@ 0x80
 8012170:	6878      	ldr	r0, [r7, #4]
 8012172:	f001 f8ad 	bl	80132d0 <USBD_LL_StallEP>
 8012176:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8012178:	e040      	b.n	80121fc <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 801217a:	6839      	ldr	r1, [r7, #0]
 801217c:	6878      	ldr	r0, [r7, #4]
 801217e:	f000 fc68 	bl	8012a52 <USBD_CtlError>
              break;
 8012182:	e03b      	b.n	80121fc <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8012184:	683b      	ldr	r3, [r7, #0]
 8012186:	885b      	ldrh	r3, [r3, #2]
 8012188:	2b00      	cmp	r3, #0
 801218a:	d136      	bne.n	80121fa <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 801218c:	7bbb      	ldrb	r3, [r7, #14]
 801218e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012192:	2b00      	cmp	r3, #0
 8012194:	d004      	beq.n	80121a0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8012196:	7bbb      	ldrb	r3, [r7, #14]
 8012198:	4619      	mov	r1, r3
 801219a:	6878      	ldr	r0, [r7, #4]
 801219c:	f001 f8b7 	bl	801330e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80121a0:	6878      	ldr	r0, [r7, #4]
 80121a2:	f000 fd10 	bl	8012bc6 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80121a6:	7bbb      	ldrb	r3, [r7, #14]
 80121a8:	4619      	mov	r1, r3
 80121aa:	6878      	ldr	r0, [r7, #4]
 80121ac:	f7ff fde4 	bl	8011d78 <USBD_CoreFindEP>
 80121b0:	4603      	mov	r3, r0
 80121b2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80121b4:	7b7b      	ldrb	r3, [r7, #13]
 80121b6:	2bff      	cmp	r3, #255	@ 0xff
 80121b8:	d01f      	beq.n	80121fa <USBD_StdEPReq+0x1c6>
 80121ba:	7b7b      	ldrb	r3, [r7, #13]
 80121bc:	2b00      	cmp	r3, #0
 80121be:	d11c      	bne.n	80121fa <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80121c0:	7b7a      	ldrb	r2, [r7, #13]
 80121c2:	687b      	ldr	r3, [r7, #4]
 80121c4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80121c8:	7b7a      	ldrb	r2, [r7, #13]
 80121ca:	687b      	ldr	r3, [r7, #4]
 80121cc:	32ae      	adds	r2, #174	@ 0xae
 80121ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80121d2:	689b      	ldr	r3, [r3, #8]
 80121d4:	2b00      	cmp	r3, #0
 80121d6:	d010      	beq.n	80121fa <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80121d8:	7b7a      	ldrb	r2, [r7, #13]
 80121da:	687b      	ldr	r3, [r7, #4]
 80121dc:	32ae      	adds	r2, #174	@ 0xae
 80121de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80121e2:	689b      	ldr	r3, [r3, #8]
 80121e4:	6839      	ldr	r1, [r7, #0]
 80121e6:	6878      	ldr	r0, [r7, #4]
 80121e8:	4798      	blx	r3
 80121ea:	4603      	mov	r3, r0
 80121ec:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80121ee:	e004      	b.n	80121fa <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80121f0:	6839      	ldr	r1, [r7, #0]
 80121f2:	6878      	ldr	r0, [r7, #4]
 80121f4:	f000 fc2d 	bl	8012a52 <USBD_CtlError>
              break;
 80121f8:	e000      	b.n	80121fc <USBD_StdEPReq+0x1c8>
              break;
 80121fa:	bf00      	nop
          }
          break;
 80121fc:	e0ab      	b.n	8012356 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80121fe:	687b      	ldr	r3, [r7, #4]
 8012200:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012204:	b2db      	uxtb	r3, r3
 8012206:	2b02      	cmp	r3, #2
 8012208:	d002      	beq.n	8012210 <USBD_StdEPReq+0x1dc>
 801220a:	2b03      	cmp	r3, #3
 801220c:	d032      	beq.n	8012274 <USBD_StdEPReq+0x240>
 801220e:	e097      	b.n	8012340 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8012210:	7bbb      	ldrb	r3, [r7, #14]
 8012212:	2b00      	cmp	r3, #0
 8012214:	d007      	beq.n	8012226 <USBD_StdEPReq+0x1f2>
 8012216:	7bbb      	ldrb	r3, [r7, #14]
 8012218:	2b80      	cmp	r3, #128	@ 0x80
 801221a:	d004      	beq.n	8012226 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 801221c:	6839      	ldr	r1, [r7, #0]
 801221e:	6878      	ldr	r0, [r7, #4]
 8012220:	f000 fc17 	bl	8012a52 <USBD_CtlError>
                break;
 8012224:	e091      	b.n	801234a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012226:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801222a:	2b00      	cmp	r3, #0
 801222c:	da0b      	bge.n	8012246 <USBD_StdEPReq+0x212>
 801222e:	7bbb      	ldrb	r3, [r7, #14]
 8012230:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8012234:	4613      	mov	r3, r2
 8012236:	009b      	lsls	r3, r3, #2
 8012238:	4413      	add	r3, r2
 801223a:	009b      	lsls	r3, r3, #2
 801223c:	3310      	adds	r3, #16
 801223e:	687a      	ldr	r2, [r7, #4]
 8012240:	4413      	add	r3, r2
 8012242:	3304      	adds	r3, #4
 8012244:	e00b      	b.n	801225e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8012246:	7bbb      	ldrb	r3, [r7, #14]
 8012248:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801224c:	4613      	mov	r3, r2
 801224e:	009b      	lsls	r3, r3, #2
 8012250:	4413      	add	r3, r2
 8012252:	009b      	lsls	r3, r3, #2
 8012254:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8012258:	687a      	ldr	r2, [r7, #4]
 801225a:	4413      	add	r3, r2
 801225c:	3304      	adds	r3, #4
 801225e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8012260:	68bb      	ldr	r3, [r7, #8]
 8012262:	2200      	movs	r2, #0
 8012264:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8012266:	68bb      	ldr	r3, [r7, #8]
 8012268:	2202      	movs	r2, #2
 801226a:	4619      	mov	r1, r3
 801226c:	6878      	ldr	r0, [r7, #4]
 801226e:	f000 fc6d 	bl	8012b4c <USBD_CtlSendData>
              break;
 8012272:	e06a      	b.n	801234a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8012274:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012278:	2b00      	cmp	r3, #0
 801227a:	da11      	bge.n	80122a0 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 801227c:	7bbb      	ldrb	r3, [r7, #14]
 801227e:	f003 020f 	and.w	r2, r3, #15
 8012282:	6879      	ldr	r1, [r7, #4]
 8012284:	4613      	mov	r3, r2
 8012286:	009b      	lsls	r3, r3, #2
 8012288:	4413      	add	r3, r2
 801228a:	009b      	lsls	r3, r3, #2
 801228c:	440b      	add	r3, r1
 801228e:	3324      	adds	r3, #36	@ 0x24
 8012290:	881b      	ldrh	r3, [r3, #0]
 8012292:	2b00      	cmp	r3, #0
 8012294:	d117      	bne.n	80122c6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8012296:	6839      	ldr	r1, [r7, #0]
 8012298:	6878      	ldr	r0, [r7, #4]
 801229a:	f000 fbda 	bl	8012a52 <USBD_CtlError>
                  break;
 801229e:	e054      	b.n	801234a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80122a0:	7bbb      	ldrb	r3, [r7, #14]
 80122a2:	f003 020f 	and.w	r2, r3, #15
 80122a6:	6879      	ldr	r1, [r7, #4]
 80122a8:	4613      	mov	r3, r2
 80122aa:	009b      	lsls	r3, r3, #2
 80122ac:	4413      	add	r3, r2
 80122ae:	009b      	lsls	r3, r3, #2
 80122b0:	440b      	add	r3, r1
 80122b2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80122b6:	881b      	ldrh	r3, [r3, #0]
 80122b8:	2b00      	cmp	r3, #0
 80122ba:	d104      	bne.n	80122c6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80122bc:	6839      	ldr	r1, [r7, #0]
 80122be:	6878      	ldr	r0, [r7, #4]
 80122c0:	f000 fbc7 	bl	8012a52 <USBD_CtlError>
                  break;
 80122c4:	e041      	b.n	801234a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80122c6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80122ca:	2b00      	cmp	r3, #0
 80122cc:	da0b      	bge.n	80122e6 <USBD_StdEPReq+0x2b2>
 80122ce:	7bbb      	ldrb	r3, [r7, #14]
 80122d0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80122d4:	4613      	mov	r3, r2
 80122d6:	009b      	lsls	r3, r3, #2
 80122d8:	4413      	add	r3, r2
 80122da:	009b      	lsls	r3, r3, #2
 80122dc:	3310      	adds	r3, #16
 80122de:	687a      	ldr	r2, [r7, #4]
 80122e0:	4413      	add	r3, r2
 80122e2:	3304      	adds	r3, #4
 80122e4:	e00b      	b.n	80122fe <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80122e6:	7bbb      	ldrb	r3, [r7, #14]
 80122e8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80122ec:	4613      	mov	r3, r2
 80122ee:	009b      	lsls	r3, r3, #2
 80122f0:	4413      	add	r3, r2
 80122f2:	009b      	lsls	r3, r3, #2
 80122f4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80122f8:	687a      	ldr	r2, [r7, #4]
 80122fa:	4413      	add	r3, r2
 80122fc:	3304      	adds	r3, #4
 80122fe:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8012300:	7bbb      	ldrb	r3, [r7, #14]
 8012302:	2b00      	cmp	r3, #0
 8012304:	d002      	beq.n	801230c <USBD_StdEPReq+0x2d8>
 8012306:	7bbb      	ldrb	r3, [r7, #14]
 8012308:	2b80      	cmp	r3, #128	@ 0x80
 801230a:	d103      	bne.n	8012314 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 801230c:	68bb      	ldr	r3, [r7, #8]
 801230e:	2200      	movs	r2, #0
 8012310:	601a      	str	r2, [r3, #0]
 8012312:	e00e      	b.n	8012332 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8012314:	7bbb      	ldrb	r3, [r7, #14]
 8012316:	4619      	mov	r1, r3
 8012318:	6878      	ldr	r0, [r7, #4]
 801231a:	f001 f817 	bl	801334c <USBD_LL_IsStallEP>
 801231e:	4603      	mov	r3, r0
 8012320:	2b00      	cmp	r3, #0
 8012322:	d003      	beq.n	801232c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8012324:	68bb      	ldr	r3, [r7, #8]
 8012326:	2201      	movs	r2, #1
 8012328:	601a      	str	r2, [r3, #0]
 801232a:	e002      	b.n	8012332 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 801232c:	68bb      	ldr	r3, [r7, #8]
 801232e:	2200      	movs	r2, #0
 8012330:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8012332:	68bb      	ldr	r3, [r7, #8]
 8012334:	2202      	movs	r2, #2
 8012336:	4619      	mov	r1, r3
 8012338:	6878      	ldr	r0, [r7, #4]
 801233a:	f000 fc07 	bl	8012b4c <USBD_CtlSendData>
              break;
 801233e:	e004      	b.n	801234a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8012340:	6839      	ldr	r1, [r7, #0]
 8012342:	6878      	ldr	r0, [r7, #4]
 8012344:	f000 fb85 	bl	8012a52 <USBD_CtlError>
              break;
 8012348:	bf00      	nop
          }
          break;
 801234a:	e004      	b.n	8012356 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 801234c:	6839      	ldr	r1, [r7, #0]
 801234e:	6878      	ldr	r0, [r7, #4]
 8012350:	f000 fb7f 	bl	8012a52 <USBD_CtlError>
          break;
 8012354:	bf00      	nop
      }
      break;
 8012356:	e005      	b.n	8012364 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8012358:	6839      	ldr	r1, [r7, #0]
 801235a:	6878      	ldr	r0, [r7, #4]
 801235c:	f000 fb79 	bl	8012a52 <USBD_CtlError>
      break;
 8012360:	e000      	b.n	8012364 <USBD_StdEPReq+0x330>
      break;
 8012362:	bf00      	nop
  }

  return ret;
 8012364:	7bfb      	ldrb	r3, [r7, #15]
}
 8012366:	4618      	mov	r0, r3
 8012368:	3710      	adds	r7, #16
 801236a:	46bd      	mov	sp, r7
 801236c:	bd80      	pop	{r7, pc}
	...

08012370 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012370:	b580      	push	{r7, lr}
 8012372:	b084      	sub	sp, #16
 8012374:	af00      	add	r7, sp, #0
 8012376:	6078      	str	r0, [r7, #4]
 8012378:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801237a:	2300      	movs	r3, #0
 801237c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 801237e:	2300      	movs	r3, #0
 8012380:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8012382:	2300      	movs	r3, #0
 8012384:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8012386:	683b      	ldr	r3, [r7, #0]
 8012388:	885b      	ldrh	r3, [r3, #2]
 801238a:	0a1b      	lsrs	r3, r3, #8
 801238c:	b29b      	uxth	r3, r3
 801238e:	3b01      	subs	r3, #1
 8012390:	2b0e      	cmp	r3, #14
 8012392:	f200 8152 	bhi.w	801263a <USBD_GetDescriptor+0x2ca>
 8012396:	a201      	add	r2, pc, #4	@ (adr r2, 801239c <USBD_GetDescriptor+0x2c>)
 8012398:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801239c:	0801240d 	.word	0x0801240d
 80123a0:	08012425 	.word	0x08012425
 80123a4:	08012465 	.word	0x08012465
 80123a8:	0801263b 	.word	0x0801263b
 80123ac:	0801263b 	.word	0x0801263b
 80123b0:	080125db 	.word	0x080125db
 80123b4:	08012607 	.word	0x08012607
 80123b8:	0801263b 	.word	0x0801263b
 80123bc:	0801263b 	.word	0x0801263b
 80123c0:	0801263b 	.word	0x0801263b
 80123c4:	0801263b 	.word	0x0801263b
 80123c8:	0801263b 	.word	0x0801263b
 80123cc:	0801263b 	.word	0x0801263b
 80123d0:	0801263b 	.word	0x0801263b
 80123d4:	080123d9 	.word	0x080123d9
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80123d8:	687b      	ldr	r3, [r7, #4]
 80123da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80123de:	69db      	ldr	r3, [r3, #28]
 80123e0:	2b00      	cmp	r3, #0
 80123e2:	d00b      	beq.n	80123fc <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80123e4:	687b      	ldr	r3, [r7, #4]
 80123e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80123ea:	69db      	ldr	r3, [r3, #28]
 80123ec:	687a      	ldr	r2, [r7, #4]
 80123ee:	7c12      	ldrb	r2, [r2, #16]
 80123f0:	f107 0108 	add.w	r1, r7, #8
 80123f4:	4610      	mov	r0, r2
 80123f6:	4798      	blx	r3
 80123f8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80123fa:	e126      	b.n	801264a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80123fc:	6839      	ldr	r1, [r7, #0]
 80123fe:	6878      	ldr	r0, [r7, #4]
 8012400:	f000 fb27 	bl	8012a52 <USBD_CtlError>
        err++;
 8012404:	7afb      	ldrb	r3, [r7, #11]
 8012406:	3301      	adds	r3, #1
 8012408:	72fb      	strb	r3, [r7, #11]
      break;
 801240a:	e11e      	b.n	801264a <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 801240c:	687b      	ldr	r3, [r7, #4]
 801240e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012412:	681b      	ldr	r3, [r3, #0]
 8012414:	687a      	ldr	r2, [r7, #4]
 8012416:	7c12      	ldrb	r2, [r2, #16]
 8012418:	f107 0108 	add.w	r1, r7, #8
 801241c:	4610      	mov	r0, r2
 801241e:	4798      	blx	r3
 8012420:	60f8      	str	r0, [r7, #12]
      break;
 8012422:	e112      	b.n	801264a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012424:	687b      	ldr	r3, [r7, #4]
 8012426:	7c1b      	ldrb	r3, [r3, #16]
 8012428:	2b00      	cmp	r3, #0
 801242a:	d10d      	bne.n	8012448 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 801242c:	687b      	ldr	r3, [r7, #4]
 801242e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012434:	f107 0208 	add.w	r2, r7, #8
 8012438:	4610      	mov	r0, r2
 801243a:	4798      	blx	r3
 801243c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801243e:	68fb      	ldr	r3, [r7, #12]
 8012440:	3301      	adds	r3, #1
 8012442:	2202      	movs	r2, #2
 8012444:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8012446:	e100      	b.n	801264a <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8012448:	687b      	ldr	r3, [r7, #4]
 801244a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801244e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012450:	f107 0208 	add.w	r2, r7, #8
 8012454:	4610      	mov	r0, r2
 8012456:	4798      	blx	r3
 8012458:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801245a:	68fb      	ldr	r3, [r7, #12]
 801245c:	3301      	adds	r3, #1
 801245e:	2202      	movs	r2, #2
 8012460:	701a      	strb	r2, [r3, #0]
      break;
 8012462:	e0f2      	b.n	801264a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8012464:	683b      	ldr	r3, [r7, #0]
 8012466:	885b      	ldrh	r3, [r3, #2]
 8012468:	b2db      	uxtb	r3, r3
 801246a:	2b05      	cmp	r3, #5
 801246c:	f200 80ac 	bhi.w	80125c8 <USBD_GetDescriptor+0x258>
 8012470:	a201      	add	r2, pc, #4	@ (adr r2, 8012478 <USBD_GetDescriptor+0x108>)
 8012472:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012476:	bf00      	nop
 8012478:	08012491 	.word	0x08012491
 801247c:	080124c5 	.word	0x080124c5
 8012480:	080124f9 	.word	0x080124f9
 8012484:	0801252d 	.word	0x0801252d
 8012488:	08012561 	.word	0x08012561
 801248c:	08012595 	.word	0x08012595
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8012490:	687b      	ldr	r3, [r7, #4]
 8012492:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012496:	685b      	ldr	r3, [r3, #4]
 8012498:	2b00      	cmp	r3, #0
 801249a:	d00b      	beq.n	80124b4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 801249c:	687b      	ldr	r3, [r7, #4]
 801249e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80124a2:	685b      	ldr	r3, [r3, #4]
 80124a4:	687a      	ldr	r2, [r7, #4]
 80124a6:	7c12      	ldrb	r2, [r2, #16]
 80124a8:	f107 0108 	add.w	r1, r7, #8
 80124ac:	4610      	mov	r0, r2
 80124ae:	4798      	blx	r3
 80124b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80124b2:	e091      	b.n	80125d8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80124b4:	6839      	ldr	r1, [r7, #0]
 80124b6:	6878      	ldr	r0, [r7, #4]
 80124b8:	f000 facb 	bl	8012a52 <USBD_CtlError>
            err++;
 80124bc:	7afb      	ldrb	r3, [r7, #11]
 80124be:	3301      	adds	r3, #1
 80124c0:	72fb      	strb	r3, [r7, #11]
          break;
 80124c2:	e089      	b.n	80125d8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80124c4:	687b      	ldr	r3, [r7, #4]
 80124c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80124ca:	689b      	ldr	r3, [r3, #8]
 80124cc:	2b00      	cmp	r3, #0
 80124ce:	d00b      	beq.n	80124e8 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80124d0:	687b      	ldr	r3, [r7, #4]
 80124d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80124d6:	689b      	ldr	r3, [r3, #8]
 80124d8:	687a      	ldr	r2, [r7, #4]
 80124da:	7c12      	ldrb	r2, [r2, #16]
 80124dc:	f107 0108 	add.w	r1, r7, #8
 80124e0:	4610      	mov	r0, r2
 80124e2:	4798      	blx	r3
 80124e4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80124e6:	e077      	b.n	80125d8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80124e8:	6839      	ldr	r1, [r7, #0]
 80124ea:	6878      	ldr	r0, [r7, #4]
 80124ec:	f000 fab1 	bl	8012a52 <USBD_CtlError>
            err++;
 80124f0:	7afb      	ldrb	r3, [r7, #11]
 80124f2:	3301      	adds	r3, #1
 80124f4:	72fb      	strb	r3, [r7, #11]
          break;
 80124f6:	e06f      	b.n	80125d8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80124f8:	687b      	ldr	r3, [r7, #4]
 80124fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80124fe:	68db      	ldr	r3, [r3, #12]
 8012500:	2b00      	cmp	r3, #0
 8012502:	d00b      	beq.n	801251c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8012504:	687b      	ldr	r3, [r7, #4]
 8012506:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801250a:	68db      	ldr	r3, [r3, #12]
 801250c:	687a      	ldr	r2, [r7, #4]
 801250e:	7c12      	ldrb	r2, [r2, #16]
 8012510:	f107 0108 	add.w	r1, r7, #8
 8012514:	4610      	mov	r0, r2
 8012516:	4798      	blx	r3
 8012518:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801251a:	e05d      	b.n	80125d8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801251c:	6839      	ldr	r1, [r7, #0]
 801251e:	6878      	ldr	r0, [r7, #4]
 8012520:	f000 fa97 	bl	8012a52 <USBD_CtlError>
            err++;
 8012524:	7afb      	ldrb	r3, [r7, #11]
 8012526:	3301      	adds	r3, #1
 8012528:	72fb      	strb	r3, [r7, #11]
          break;
 801252a:	e055      	b.n	80125d8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 801252c:	687b      	ldr	r3, [r7, #4]
 801252e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012532:	691b      	ldr	r3, [r3, #16]
 8012534:	2b00      	cmp	r3, #0
 8012536:	d00b      	beq.n	8012550 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8012538:	687b      	ldr	r3, [r7, #4]
 801253a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801253e:	691b      	ldr	r3, [r3, #16]
 8012540:	687a      	ldr	r2, [r7, #4]
 8012542:	7c12      	ldrb	r2, [r2, #16]
 8012544:	f107 0108 	add.w	r1, r7, #8
 8012548:	4610      	mov	r0, r2
 801254a:	4798      	blx	r3
 801254c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801254e:	e043      	b.n	80125d8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012550:	6839      	ldr	r1, [r7, #0]
 8012552:	6878      	ldr	r0, [r7, #4]
 8012554:	f000 fa7d 	bl	8012a52 <USBD_CtlError>
            err++;
 8012558:	7afb      	ldrb	r3, [r7, #11]
 801255a:	3301      	adds	r3, #1
 801255c:	72fb      	strb	r3, [r7, #11]
          break;
 801255e:	e03b      	b.n	80125d8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8012560:	687b      	ldr	r3, [r7, #4]
 8012562:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012566:	695b      	ldr	r3, [r3, #20]
 8012568:	2b00      	cmp	r3, #0
 801256a:	d00b      	beq.n	8012584 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 801256c:	687b      	ldr	r3, [r7, #4]
 801256e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012572:	695b      	ldr	r3, [r3, #20]
 8012574:	687a      	ldr	r2, [r7, #4]
 8012576:	7c12      	ldrb	r2, [r2, #16]
 8012578:	f107 0108 	add.w	r1, r7, #8
 801257c:	4610      	mov	r0, r2
 801257e:	4798      	blx	r3
 8012580:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012582:	e029      	b.n	80125d8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012584:	6839      	ldr	r1, [r7, #0]
 8012586:	6878      	ldr	r0, [r7, #4]
 8012588:	f000 fa63 	bl	8012a52 <USBD_CtlError>
            err++;
 801258c:	7afb      	ldrb	r3, [r7, #11]
 801258e:	3301      	adds	r3, #1
 8012590:	72fb      	strb	r3, [r7, #11]
          break;
 8012592:	e021      	b.n	80125d8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8012594:	687b      	ldr	r3, [r7, #4]
 8012596:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801259a:	699b      	ldr	r3, [r3, #24]
 801259c:	2b00      	cmp	r3, #0
 801259e:	d00b      	beq.n	80125b8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80125a0:	687b      	ldr	r3, [r7, #4]
 80125a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80125a6:	699b      	ldr	r3, [r3, #24]
 80125a8:	687a      	ldr	r2, [r7, #4]
 80125aa:	7c12      	ldrb	r2, [r2, #16]
 80125ac:	f107 0108 	add.w	r1, r7, #8
 80125b0:	4610      	mov	r0, r2
 80125b2:	4798      	blx	r3
 80125b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80125b6:	e00f      	b.n	80125d8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80125b8:	6839      	ldr	r1, [r7, #0]
 80125ba:	6878      	ldr	r0, [r7, #4]
 80125bc:	f000 fa49 	bl	8012a52 <USBD_CtlError>
            err++;
 80125c0:	7afb      	ldrb	r3, [r7, #11]
 80125c2:	3301      	adds	r3, #1
 80125c4:	72fb      	strb	r3, [r7, #11]
          break;
 80125c6:	e007      	b.n	80125d8 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80125c8:	6839      	ldr	r1, [r7, #0]
 80125ca:	6878      	ldr	r0, [r7, #4]
 80125cc:	f000 fa41 	bl	8012a52 <USBD_CtlError>
          err++;
 80125d0:	7afb      	ldrb	r3, [r7, #11]
 80125d2:	3301      	adds	r3, #1
 80125d4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80125d6:	bf00      	nop
      }
      break;
 80125d8:	e037      	b.n	801264a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80125da:	687b      	ldr	r3, [r7, #4]
 80125dc:	7c1b      	ldrb	r3, [r3, #16]
 80125de:	2b00      	cmp	r3, #0
 80125e0:	d109      	bne.n	80125f6 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80125e2:	687b      	ldr	r3, [r7, #4]
 80125e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80125e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80125ea:	f107 0208 	add.w	r2, r7, #8
 80125ee:	4610      	mov	r0, r2
 80125f0:	4798      	blx	r3
 80125f2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80125f4:	e029      	b.n	801264a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80125f6:	6839      	ldr	r1, [r7, #0]
 80125f8:	6878      	ldr	r0, [r7, #4]
 80125fa:	f000 fa2a 	bl	8012a52 <USBD_CtlError>
        err++;
 80125fe:	7afb      	ldrb	r3, [r7, #11]
 8012600:	3301      	adds	r3, #1
 8012602:	72fb      	strb	r3, [r7, #11]
      break;
 8012604:	e021      	b.n	801264a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012606:	687b      	ldr	r3, [r7, #4]
 8012608:	7c1b      	ldrb	r3, [r3, #16]
 801260a:	2b00      	cmp	r3, #0
 801260c:	d10d      	bne.n	801262a <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 801260e:	687b      	ldr	r3, [r7, #4]
 8012610:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012616:	f107 0208 	add.w	r2, r7, #8
 801261a:	4610      	mov	r0, r2
 801261c:	4798      	blx	r3
 801261e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8012620:	68fb      	ldr	r3, [r7, #12]
 8012622:	3301      	adds	r3, #1
 8012624:	2207      	movs	r2, #7
 8012626:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8012628:	e00f      	b.n	801264a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801262a:	6839      	ldr	r1, [r7, #0]
 801262c:	6878      	ldr	r0, [r7, #4]
 801262e:	f000 fa10 	bl	8012a52 <USBD_CtlError>
        err++;
 8012632:	7afb      	ldrb	r3, [r7, #11]
 8012634:	3301      	adds	r3, #1
 8012636:	72fb      	strb	r3, [r7, #11]
      break;
 8012638:	e007      	b.n	801264a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 801263a:	6839      	ldr	r1, [r7, #0]
 801263c:	6878      	ldr	r0, [r7, #4]
 801263e:	f000 fa08 	bl	8012a52 <USBD_CtlError>
      err++;
 8012642:	7afb      	ldrb	r3, [r7, #11]
 8012644:	3301      	adds	r3, #1
 8012646:	72fb      	strb	r3, [r7, #11]
      break;
 8012648:	bf00      	nop
  }

  if (err != 0U)
 801264a:	7afb      	ldrb	r3, [r7, #11]
 801264c:	2b00      	cmp	r3, #0
 801264e:	d11e      	bne.n	801268e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8012650:	683b      	ldr	r3, [r7, #0]
 8012652:	88db      	ldrh	r3, [r3, #6]
 8012654:	2b00      	cmp	r3, #0
 8012656:	d016      	beq.n	8012686 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8012658:	893b      	ldrh	r3, [r7, #8]
 801265a:	2b00      	cmp	r3, #0
 801265c:	d00e      	beq.n	801267c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 801265e:	683b      	ldr	r3, [r7, #0]
 8012660:	88da      	ldrh	r2, [r3, #6]
 8012662:	893b      	ldrh	r3, [r7, #8]
 8012664:	4293      	cmp	r3, r2
 8012666:	bf28      	it	cs
 8012668:	4613      	movcs	r3, r2
 801266a:	b29b      	uxth	r3, r3
 801266c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801266e:	893b      	ldrh	r3, [r7, #8]
 8012670:	461a      	mov	r2, r3
 8012672:	68f9      	ldr	r1, [r7, #12]
 8012674:	6878      	ldr	r0, [r7, #4]
 8012676:	f000 fa69 	bl	8012b4c <USBD_CtlSendData>
 801267a:	e009      	b.n	8012690 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 801267c:	6839      	ldr	r1, [r7, #0]
 801267e:	6878      	ldr	r0, [r7, #4]
 8012680:	f000 f9e7 	bl	8012a52 <USBD_CtlError>
 8012684:	e004      	b.n	8012690 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8012686:	6878      	ldr	r0, [r7, #4]
 8012688:	f000 fa9d 	bl	8012bc6 <USBD_CtlSendStatus>
 801268c:	e000      	b.n	8012690 <USBD_GetDescriptor+0x320>
    return;
 801268e:	bf00      	nop
  }
}
 8012690:	3710      	adds	r7, #16
 8012692:	46bd      	mov	sp, r7
 8012694:	bd80      	pop	{r7, pc}
 8012696:	bf00      	nop

08012698 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012698:	b580      	push	{r7, lr}
 801269a:	b084      	sub	sp, #16
 801269c:	af00      	add	r7, sp, #0
 801269e:	6078      	str	r0, [r7, #4]
 80126a0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80126a2:	683b      	ldr	r3, [r7, #0]
 80126a4:	889b      	ldrh	r3, [r3, #4]
 80126a6:	2b00      	cmp	r3, #0
 80126a8:	d131      	bne.n	801270e <USBD_SetAddress+0x76>
 80126aa:	683b      	ldr	r3, [r7, #0]
 80126ac:	88db      	ldrh	r3, [r3, #6]
 80126ae:	2b00      	cmp	r3, #0
 80126b0:	d12d      	bne.n	801270e <USBD_SetAddress+0x76>
 80126b2:	683b      	ldr	r3, [r7, #0]
 80126b4:	885b      	ldrh	r3, [r3, #2]
 80126b6:	2b7f      	cmp	r3, #127	@ 0x7f
 80126b8:	d829      	bhi.n	801270e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80126ba:	683b      	ldr	r3, [r7, #0]
 80126bc:	885b      	ldrh	r3, [r3, #2]
 80126be:	b2db      	uxtb	r3, r3
 80126c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80126c4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80126c6:	687b      	ldr	r3, [r7, #4]
 80126c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80126cc:	b2db      	uxtb	r3, r3
 80126ce:	2b03      	cmp	r3, #3
 80126d0:	d104      	bne.n	80126dc <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80126d2:	6839      	ldr	r1, [r7, #0]
 80126d4:	6878      	ldr	r0, [r7, #4]
 80126d6:	f000 f9bc 	bl	8012a52 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80126da:	e01d      	b.n	8012718 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80126dc:	687b      	ldr	r3, [r7, #4]
 80126de:	7bfa      	ldrb	r2, [r7, #15]
 80126e0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80126e4:	7bfb      	ldrb	r3, [r7, #15]
 80126e6:	4619      	mov	r1, r3
 80126e8:	6878      	ldr	r0, [r7, #4]
 80126ea:	f000 fe5b 	bl	80133a4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80126ee:	6878      	ldr	r0, [r7, #4]
 80126f0:	f000 fa69 	bl	8012bc6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80126f4:	7bfb      	ldrb	r3, [r7, #15]
 80126f6:	2b00      	cmp	r3, #0
 80126f8:	d004      	beq.n	8012704 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80126fa:	687b      	ldr	r3, [r7, #4]
 80126fc:	2202      	movs	r2, #2
 80126fe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012702:	e009      	b.n	8012718 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8012704:	687b      	ldr	r3, [r7, #4]
 8012706:	2201      	movs	r2, #1
 8012708:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801270c:	e004      	b.n	8012718 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801270e:	6839      	ldr	r1, [r7, #0]
 8012710:	6878      	ldr	r0, [r7, #4]
 8012712:	f000 f99e 	bl	8012a52 <USBD_CtlError>
  }
}
 8012716:	bf00      	nop
 8012718:	bf00      	nop
 801271a:	3710      	adds	r7, #16
 801271c:	46bd      	mov	sp, r7
 801271e:	bd80      	pop	{r7, pc}

08012720 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012720:	b580      	push	{r7, lr}
 8012722:	b084      	sub	sp, #16
 8012724:	af00      	add	r7, sp, #0
 8012726:	6078      	str	r0, [r7, #4]
 8012728:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801272a:	2300      	movs	r3, #0
 801272c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801272e:	683b      	ldr	r3, [r7, #0]
 8012730:	885b      	ldrh	r3, [r3, #2]
 8012732:	b2da      	uxtb	r2, r3
 8012734:	4b4e      	ldr	r3, [pc, #312]	@ (8012870 <USBD_SetConfig+0x150>)
 8012736:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8012738:	4b4d      	ldr	r3, [pc, #308]	@ (8012870 <USBD_SetConfig+0x150>)
 801273a:	781b      	ldrb	r3, [r3, #0]
 801273c:	2b01      	cmp	r3, #1
 801273e:	d905      	bls.n	801274c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8012740:	6839      	ldr	r1, [r7, #0]
 8012742:	6878      	ldr	r0, [r7, #4]
 8012744:	f000 f985 	bl	8012a52 <USBD_CtlError>
    return USBD_FAIL;
 8012748:	2303      	movs	r3, #3
 801274a:	e08c      	b.n	8012866 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 801274c:	687b      	ldr	r3, [r7, #4]
 801274e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012752:	b2db      	uxtb	r3, r3
 8012754:	2b02      	cmp	r3, #2
 8012756:	d002      	beq.n	801275e <USBD_SetConfig+0x3e>
 8012758:	2b03      	cmp	r3, #3
 801275a:	d029      	beq.n	80127b0 <USBD_SetConfig+0x90>
 801275c:	e075      	b.n	801284a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 801275e:	4b44      	ldr	r3, [pc, #272]	@ (8012870 <USBD_SetConfig+0x150>)
 8012760:	781b      	ldrb	r3, [r3, #0]
 8012762:	2b00      	cmp	r3, #0
 8012764:	d020      	beq.n	80127a8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8012766:	4b42      	ldr	r3, [pc, #264]	@ (8012870 <USBD_SetConfig+0x150>)
 8012768:	781b      	ldrb	r3, [r3, #0]
 801276a:	461a      	mov	r2, r3
 801276c:	687b      	ldr	r3, [r7, #4]
 801276e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8012770:	4b3f      	ldr	r3, [pc, #252]	@ (8012870 <USBD_SetConfig+0x150>)
 8012772:	781b      	ldrb	r3, [r3, #0]
 8012774:	4619      	mov	r1, r3
 8012776:	6878      	ldr	r0, [r7, #4]
 8012778:	f7fe ffb9 	bl	80116ee <USBD_SetClassConfig>
 801277c:	4603      	mov	r3, r0
 801277e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8012780:	7bfb      	ldrb	r3, [r7, #15]
 8012782:	2b00      	cmp	r3, #0
 8012784:	d008      	beq.n	8012798 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8012786:	6839      	ldr	r1, [r7, #0]
 8012788:	6878      	ldr	r0, [r7, #4]
 801278a:	f000 f962 	bl	8012a52 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801278e:	687b      	ldr	r3, [r7, #4]
 8012790:	2202      	movs	r2, #2
 8012792:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8012796:	e065      	b.n	8012864 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8012798:	6878      	ldr	r0, [r7, #4]
 801279a:	f000 fa14 	bl	8012bc6 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 801279e:	687b      	ldr	r3, [r7, #4]
 80127a0:	2203      	movs	r2, #3
 80127a2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80127a6:	e05d      	b.n	8012864 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80127a8:	6878      	ldr	r0, [r7, #4]
 80127aa:	f000 fa0c 	bl	8012bc6 <USBD_CtlSendStatus>
      break;
 80127ae:	e059      	b.n	8012864 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80127b0:	4b2f      	ldr	r3, [pc, #188]	@ (8012870 <USBD_SetConfig+0x150>)
 80127b2:	781b      	ldrb	r3, [r3, #0]
 80127b4:	2b00      	cmp	r3, #0
 80127b6:	d112      	bne.n	80127de <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80127b8:	687b      	ldr	r3, [r7, #4]
 80127ba:	2202      	movs	r2, #2
 80127bc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80127c0:	4b2b      	ldr	r3, [pc, #172]	@ (8012870 <USBD_SetConfig+0x150>)
 80127c2:	781b      	ldrb	r3, [r3, #0]
 80127c4:	461a      	mov	r2, r3
 80127c6:	687b      	ldr	r3, [r7, #4]
 80127c8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80127ca:	4b29      	ldr	r3, [pc, #164]	@ (8012870 <USBD_SetConfig+0x150>)
 80127cc:	781b      	ldrb	r3, [r3, #0]
 80127ce:	4619      	mov	r1, r3
 80127d0:	6878      	ldr	r0, [r7, #4]
 80127d2:	f7fe ffa8 	bl	8011726 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80127d6:	6878      	ldr	r0, [r7, #4]
 80127d8:	f000 f9f5 	bl	8012bc6 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80127dc:	e042      	b.n	8012864 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80127de:	4b24      	ldr	r3, [pc, #144]	@ (8012870 <USBD_SetConfig+0x150>)
 80127e0:	781b      	ldrb	r3, [r3, #0]
 80127e2:	461a      	mov	r2, r3
 80127e4:	687b      	ldr	r3, [r7, #4]
 80127e6:	685b      	ldr	r3, [r3, #4]
 80127e8:	429a      	cmp	r2, r3
 80127ea:	d02a      	beq.n	8012842 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80127ec:	687b      	ldr	r3, [r7, #4]
 80127ee:	685b      	ldr	r3, [r3, #4]
 80127f0:	b2db      	uxtb	r3, r3
 80127f2:	4619      	mov	r1, r3
 80127f4:	6878      	ldr	r0, [r7, #4]
 80127f6:	f7fe ff96 	bl	8011726 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80127fa:	4b1d      	ldr	r3, [pc, #116]	@ (8012870 <USBD_SetConfig+0x150>)
 80127fc:	781b      	ldrb	r3, [r3, #0]
 80127fe:	461a      	mov	r2, r3
 8012800:	687b      	ldr	r3, [r7, #4]
 8012802:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8012804:	4b1a      	ldr	r3, [pc, #104]	@ (8012870 <USBD_SetConfig+0x150>)
 8012806:	781b      	ldrb	r3, [r3, #0]
 8012808:	4619      	mov	r1, r3
 801280a:	6878      	ldr	r0, [r7, #4]
 801280c:	f7fe ff6f 	bl	80116ee <USBD_SetClassConfig>
 8012810:	4603      	mov	r3, r0
 8012812:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8012814:	7bfb      	ldrb	r3, [r7, #15]
 8012816:	2b00      	cmp	r3, #0
 8012818:	d00f      	beq.n	801283a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 801281a:	6839      	ldr	r1, [r7, #0]
 801281c:	6878      	ldr	r0, [r7, #4]
 801281e:	f000 f918 	bl	8012a52 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8012822:	687b      	ldr	r3, [r7, #4]
 8012824:	685b      	ldr	r3, [r3, #4]
 8012826:	b2db      	uxtb	r3, r3
 8012828:	4619      	mov	r1, r3
 801282a:	6878      	ldr	r0, [r7, #4]
 801282c:	f7fe ff7b 	bl	8011726 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8012830:	687b      	ldr	r3, [r7, #4]
 8012832:	2202      	movs	r2, #2
 8012834:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8012838:	e014      	b.n	8012864 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801283a:	6878      	ldr	r0, [r7, #4]
 801283c:	f000 f9c3 	bl	8012bc6 <USBD_CtlSendStatus>
      break;
 8012840:	e010      	b.n	8012864 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8012842:	6878      	ldr	r0, [r7, #4]
 8012844:	f000 f9bf 	bl	8012bc6 <USBD_CtlSendStatus>
      break;
 8012848:	e00c      	b.n	8012864 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 801284a:	6839      	ldr	r1, [r7, #0]
 801284c:	6878      	ldr	r0, [r7, #4]
 801284e:	f000 f900 	bl	8012a52 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8012852:	4b07      	ldr	r3, [pc, #28]	@ (8012870 <USBD_SetConfig+0x150>)
 8012854:	781b      	ldrb	r3, [r3, #0]
 8012856:	4619      	mov	r1, r3
 8012858:	6878      	ldr	r0, [r7, #4]
 801285a:	f7fe ff64 	bl	8011726 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 801285e:	2303      	movs	r3, #3
 8012860:	73fb      	strb	r3, [r7, #15]
      break;
 8012862:	bf00      	nop
  }

  return ret;
 8012864:	7bfb      	ldrb	r3, [r7, #15]
}
 8012866:	4618      	mov	r0, r3
 8012868:	3710      	adds	r7, #16
 801286a:	46bd      	mov	sp, r7
 801286c:	bd80      	pop	{r7, pc}
 801286e:	bf00      	nop
 8012870:	240010e8 	.word	0x240010e8

08012874 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012874:	b580      	push	{r7, lr}
 8012876:	b082      	sub	sp, #8
 8012878:	af00      	add	r7, sp, #0
 801287a:	6078      	str	r0, [r7, #4]
 801287c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801287e:	683b      	ldr	r3, [r7, #0]
 8012880:	88db      	ldrh	r3, [r3, #6]
 8012882:	2b01      	cmp	r3, #1
 8012884:	d004      	beq.n	8012890 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8012886:	6839      	ldr	r1, [r7, #0]
 8012888:	6878      	ldr	r0, [r7, #4]
 801288a:	f000 f8e2 	bl	8012a52 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 801288e:	e023      	b.n	80128d8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8012890:	687b      	ldr	r3, [r7, #4]
 8012892:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012896:	b2db      	uxtb	r3, r3
 8012898:	2b02      	cmp	r3, #2
 801289a:	dc02      	bgt.n	80128a2 <USBD_GetConfig+0x2e>
 801289c:	2b00      	cmp	r3, #0
 801289e:	dc03      	bgt.n	80128a8 <USBD_GetConfig+0x34>
 80128a0:	e015      	b.n	80128ce <USBD_GetConfig+0x5a>
 80128a2:	2b03      	cmp	r3, #3
 80128a4:	d00b      	beq.n	80128be <USBD_GetConfig+0x4a>
 80128a6:	e012      	b.n	80128ce <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80128a8:	687b      	ldr	r3, [r7, #4]
 80128aa:	2200      	movs	r2, #0
 80128ac:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80128ae:	687b      	ldr	r3, [r7, #4]
 80128b0:	3308      	adds	r3, #8
 80128b2:	2201      	movs	r2, #1
 80128b4:	4619      	mov	r1, r3
 80128b6:	6878      	ldr	r0, [r7, #4]
 80128b8:	f000 f948 	bl	8012b4c <USBD_CtlSendData>
        break;
 80128bc:	e00c      	b.n	80128d8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80128be:	687b      	ldr	r3, [r7, #4]
 80128c0:	3304      	adds	r3, #4
 80128c2:	2201      	movs	r2, #1
 80128c4:	4619      	mov	r1, r3
 80128c6:	6878      	ldr	r0, [r7, #4]
 80128c8:	f000 f940 	bl	8012b4c <USBD_CtlSendData>
        break;
 80128cc:	e004      	b.n	80128d8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80128ce:	6839      	ldr	r1, [r7, #0]
 80128d0:	6878      	ldr	r0, [r7, #4]
 80128d2:	f000 f8be 	bl	8012a52 <USBD_CtlError>
        break;
 80128d6:	bf00      	nop
}
 80128d8:	bf00      	nop
 80128da:	3708      	adds	r7, #8
 80128dc:	46bd      	mov	sp, r7
 80128de:	bd80      	pop	{r7, pc}

080128e0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80128e0:	b580      	push	{r7, lr}
 80128e2:	b082      	sub	sp, #8
 80128e4:	af00      	add	r7, sp, #0
 80128e6:	6078      	str	r0, [r7, #4]
 80128e8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80128ea:	687b      	ldr	r3, [r7, #4]
 80128ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80128f0:	b2db      	uxtb	r3, r3
 80128f2:	3b01      	subs	r3, #1
 80128f4:	2b02      	cmp	r3, #2
 80128f6:	d81e      	bhi.n	8012936 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80128f8:	683b      	ldr	r3, [r7, #0]
 80128fa:	88db      	ldrh	r3, [r3, #6]
 80128fc:	2b02      	cmp	r3, #2
 80128fe:	d004      	beq.n	801290a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8012900:	6839      	ldr	r1, [r7, #0]
 8012902:	6878      	ldr	r0, [r7, #4]
 8012904:	f000 f8a5 	bl	8012a52 <USBD_CtlError>
        break;
 8012908:	e01a      	b.n	8012940 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801290a:	687b      	ldr	r3, [r7, #4]
 801290c:	2201      	movs	r2, #1
 801290e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8012910:	687b      	ldr	r3, [r7, #4]
 8012912:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8012916:	2b00      	cmp	r3, #0
 8012918:	d005      	beq.n	8012926 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801291a:	687b      	ldr	r3, [r7, #4]
 801291c:	68db      	ldr	r3, [r3, #12]
 801291e:	f043 0202 	orr.w	r2, r3, #2
 8012922:	687b      	ldr	r3, [r7, #4]
 8012924:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8012926:	687b      	ldr	r3, [r7, #4]
 8012928:	330c      	adds	r3, #12
 801292a:	2202      	movs	r2, #2
 801292c:	4619      	mov	r1, r3
 801292e:	6878      	ldr	r0, [r7, #4]
 8012930:	f000 f90c 	bl	8012b4c <USBD_CtlSendData>
      break;
 8012934:	e004      	b.n	8012940 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8012936:	6839      	ldr	r1, [r7, #0]
 8012938:	6878      	ldr	r0, [r7, #4]
 801293a:	f000 f88a 	bl	8012a52 <USBD_CtlError>
      break;
 801293e:	bf00      	nop
  }
}
 8012940:	bf00      	nop
 8012942:	3708      	adds	r7, #8
 8012944:	46bd      	mov	sp, r7
 8012946:	bd80      	pop	{r7, pc}

08012948 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012948:	b580      	push	{r7, lr}
 801294a:	b082      	sub	sp, #8
 801294c:	af00      	add	r7, sp, #0
 801294e:	6078      	str	r0, [r7, #4]
 8012950:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8012952:	683b      	ldr	r3, [r7, #0]
 8012954:	885b      	ldrh	r3, [r3, #2]
 8012956:	2b01      	cmp	r3, #1
 8012958:	d107      	bne.n	801296a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 801295a:	687b      	ldr	r3, [r7, #4]
 801295c:	2201      	movs	r2, #1
 801295e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8012962:	6878      	ldr	r0, [r7, #4]
 8012964:	f000 f92f 	bl	8012bc6 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8012968:	e013      	b.n	8012992 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 801296a:	683b      	ldr	r3, [r7, #0]
 801296c:	885b      	ldrh	r3, [r3, #2]
 801296e:	2b02      	cmp	r3, #2
 8012970:	d10b      	bne.n	801298a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8012972:	683b      	ldr	r3, [r7, #0]
 8012974:	889b      	ldrh	r3, [r3, #4]
 8012976:	0a1b      	lsrs	r3, r3, #8
 8012978:	b29b      	uxth	r3, r3
 801297a:	b2da      	uxtb	r2, r3
 801297c:	687b      	ldr	r3, [r7, #4]
 801297e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8012982:	6878      	ldr	r0, [r7, #4]
 8012984:	f000 f91f 	bl	8012bc6 <USBD_CtlSendStatus>
}
 8012988:	e003      	b.n	8012992 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 801298a:	6839      	ldr	r1, [r7, #0]
 801298c:	6878      	ldr	r0, [r7, #4]
 801298e:	f000 f860 	bl	8012a52 <USBD_CtlError>
}
 8012992:	bf00      	nop
 8012994:	3708      	adds	r7, #8
 8012996:	46bd      	mov	sp, r7
 8012998:	bd80      	pop	{r7, pc}

0801299a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801299a:	b580      	push	{r7, lr}
 801299c:	b082      	sub	sp, #8
 801299e:	af00      	add	r7, sp, #0
 80129a0:	6078      	str	r0, [r7, #4]
 80129a2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80129a4:	687b      	ldr	r3, [r7, #4]
 80129a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80129aa:	b2db      	uxtb	r3, r3
 80129ac:	3b01      	subs	r3, #1
 80129ae:	2b02      	cmp	r3, #2
 80129b0:	d80b      	bhi.n	80129ca <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80129b2:	683b      	ldr	r3, [r7, #0]
 80129b4:	885b      	ldrh	r3, [r3, #2]
 80129b6:	2b01      	cmp	r3, #1
 80129b8:	d10c      	bne.n	80129d4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80129ba:	687b      	ldr	r3, [r7, #4]
 80129bc:	2200      	movs	r2, #0
 80129be:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80129c2:	6878      	ldr	r0, [r7, #4]
 80129c4:	f000 f8ff 	bl	8012bc6 <USBD_CtlSendStatus>
      }
      break;
 80129c8:	e004      	b.n	80129d4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80129ca:	6839      	ldr	r1, [r7, #0]
 80129cc:	6878      	ldr	r0, [r7, #4]
 80129ce:	f000 f840 	bl	8012a52 <USBD_CtlError>
      break;
 80129d2:	e000      	b.n	80129d6 <USBD_ClrFeature+0x3c>
      break;
 80129d4:	bf00      	nop
  }
}
 80129d6:	bf00      	nop
 80129d8:	3708      	adds	r7, #8
 80129da:	46bd      	mov	sp, r7
 80129dc:	bd80      	pop	{r7, pc}

080129de <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80129de:	b580      	push	{r7, lr}
 80129e0:	b084      	sub	sp, #16
 80129e2:	af00      	add	r7, sp, #0
 80129e4:	6078      	str	r0, [r7, #4]
 80129e6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80129e8:	683b      	ldr	r3, [r7, #0]
 80129ea:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80129ec:	68fb      	ldr	r3, [r7, #12]
 80129ee:	781a      	ldrb	r2, [r3, #0]
 80129f0:	687b      	ldr	r3, [r7, #4]
 80129f2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80129f4:	68fb      	ldr	r3, [r7, #12]
 80129f6:	3301      	adds	r3, #1
 80129f8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80129fa:	68fb      	ldr	r3, [r7, #12]
 80129fc:	781a      	ldrb	r2, [r3, #0]
 80129fe:	687b      	ldr	r3, [r7, #4]
 8012a00:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8012a02:	68fb      	ldr	r3, [r7, #12]
 8012a04:	3301      	adds	r3, #1
 8012a06:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8012a08:	68f8      	ldr	r0, [r7, #12]
 8012a0a:	f7ff fa16 	bl	8011e3a <SWAPBYTE>
 8012a0e:	4603      	mov	r3, r0
 8012a10:	461a      	mov	r2, r3
 8012a12:	687b      	ldr	r3, [r7, #4]
 8012a14:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8012a16:	68fb      	ldr	r3, [r7, #12]
 8012a18:	3301      	adds	r3, #1
 8012a1a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8012a1c:	68fb      	ldr	r3, [r7, #12]
 8012a1e:	3301      	adds	r3, #1
 8012a20:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8012a22:	68f8      	ldr	r0, [r7, #12]
 8012a24:	f7ff fa09 	bl	8011e3a <SWAPBYTE>
 8012a28:	4603      	mov	r3, r0
 8012a2a:	461a      	mov	r2, r3
 8012a2c:	687b      	ldr	r3, [r7, #4]
 8012a2e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8012a30:	68fb      	ldr	r3, [r7, #12]
 8012a32:	3301      	adds	r3, #1
 8012a34:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8012a36:	68fb      	ldr	r3, [r7, #12]
 8012a38:	3301      	adds	r3, #1
 8012a3a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8012a3c:	68f8      	ldr	r0, [r7, #12]
 8012a3e:	f7ff f9fc 	bl	8011e3a <SWAPBYTE>
 8012a42:	4603      	mov	r3, r0
 8012a44:	461a      	mov	r2, r3
 8012a46:	687b      	ldr	r3, [r7, #4]
 8012a48:	80da      	strh	r2, [r3, #6]
}
 8012a4a:	bf00      	nop
 8012a4c:	3710      	adds	r7, #16
 8012a4e:	46bd      	mov	sp, r7
 8012a50:	bd80      	pop	{r7, pc}

08012a52 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012a52:	b580      	push	{r7, lr}
 8012a54:	b082      	sub	sp, #8
 8012a56:	af00      	add	r7, sp, #0
 8012a58:	6078      	str	r0, [r7, #4]
 8012a5a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8012a5c:	2180      	movs	r1, #128	@ 0x80
 8012a5e:	6878      	ldr	r0, [r7, #4]
 8012a60:	f000 fc36 	bl	80132d0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8012a64:	2100      	movs	r1, #0
 8012a66:	6878      	ldr	r0, [r7, #4]
 8012a68:	f000 fc32 	bl	80132d0 <USBD_LL_StallEP>
}
 8012a6c:	bf00      	nop
 8012a6e:	3708      	adds	r7, #8
 8012a70:	46bd      	mov	sp, r7
 8012a72:	bd80      	pop	{r7, pc}

08012a74 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8012a74:	b580      	push	{r7, lr}
 8012a76:	b086      	sub	sp, #24
 8012a78:	af00      	add	r7, sp, #0
 8012a7a:	60f8      	str	r0, [r7, #12]
 8012a7c:	60b9      	str	r1, [r7, #8]
 8012a7e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8012a80:	2300      	movs	r3, #0
 8012a82:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8012a84:	68fb      	ldr	r3, [r7, #12]
 8012a86:	2b00      	cmp	r3, #0
 8012a88:	d042      	beq.n	8012b10 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8012a8a:	68fb      	ldr	r3, [r7, #12]
 8012a8c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8012a8e:	6938      	ldr	r0, [r7, #16]
 8012a90:	f000 f842 	bl	8012b18 <USBD_GetLen>
 8012a94:	4603      	mov	r3, r0
 8012a96:	3301      	adds	r3, #1
 8012a98:	005b      	lsls	r3, r3, #1
 8012a9a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012a9e:	d808      	bhi.n	8012ab2 <USBD_GetString+0x3e>
 8012aa0:	6938      	ldr	r0, [r7, #16]
 8012aa2:	f000 f839 	bl	8012b18 <USBD_GetLen>
 8012aa6:	4603      	mov	r3, r0
 8012aa8:	3301      	adds	r3, #1
 8012aaa:	b29b      	uxth	r3, r3
 8012aac:	005b      	lsls	r3, r3, #1
 8012aae:	b29a      	uxth	r2, r3
 8012ab0:	e001      	b.n	8012ab6 <USBD_GetString+0x42>
 8012ab2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012ab6:	687b      	ldr	r3, [r7, #4]
 8012ab8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8012aba:	7dfb      	ldrb	r3, [r7, #23]
 8012abc:	68ba      	ldr	r2, [r7, #8]
 8012abe:	4413      	add	r3, r2
 8012ac0:	687a      	ldr	r2, [r7, #4]
 8012ac2:	7812      	ldrb	r2, [r2, #0]
 8012ac4:	701a      	strb	r2, [r3, #0]
  idx++;
 8012ac6:	7dfb      	ldrb	r3, [r7, #23]
 8012ac8:	3301      	adds	r3, #1
 8012aca:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8012acc:	7dfb      	ldrb	r3, [r7, #23]
 8012ace:	68ba      	ldr	r2, [r7, #8]
 8012ad0:	4413      	add	r3, r2
 8012ad2:	2203      	movs	r2, #3
 8012ad4:	701a      	strb	r2, [r3, #0]
  idx++;
 8012ad6:	7dfb      	ldrb	r3, [r7, #23]
 8012ad8:	3301      	adds	r3, #1
 8012ada:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8012adc:	e013      	b.n	8012b06 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8012ade:	7dfb      	ldrb	r3, [r7, #23]
 8012ae0:	68ba      	ldr	r2, [r7, #8]
 8012ae2:	4413      	add	r3, r2
 8012ae4:	693a      	ldr	r2, [r7, #16]
 8012ae6:	7812      	ldrb	r2, [r2, #0]
 8012ae8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8012aea:	693b      	ldr	r3, [r7, #16]
 8012aec:	3301      	adds	r3, #1
 8012aee:	613b      	str	r3, [r7, #16]
    idx++;
 8012af0:	7dfb      	ldrb	r3, [r7, #23]
 8012af2:	3301      	adds	r3, #1
 8012af4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8012af6:	7dfb      	ldrb	r3, [r7, #23]
 8012af8:	68ba      	ldr	r2, [r7, #8]
 8012afa:	4413      	add	r3, r2
 8012afc:	2200      	movs	r2, #0
 8012afe:	701a      	strb	r2, [r3, #0]
    idx++;
 8012b00:	7dfb      	ldrb	r3, [r7, #23]
 8012b02:	3301      	adds	r3, #1
 8012b04:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8012b06:	693b      	ldr	r3, [r7, #16]
 8012b08:	781b      	ldrb	r3, [r3, #0]
 8012b0a:	2b00      	cmp	r3, #0
 8012b0c:	d1e7      	bne.n	8012ade <USBD_GetString+0x6a>
 8012b0e:	e000      	b.n	8012b12 <USBD_GetString+0x9e>
    return;
 8012b10:	bf00      	nop
  }
}
 8012b12:	3718      	adds	r7, #24
 8012b14:	46bd      	mov	sp, r7
 8012b16:	bd80      	pop	{r7, pc}

08012b18 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8012b18:	b480      	push	{r7}
 8012b1a:	b085      	sub	sp, #20
 8012b1c:	af00      	add	r7, sp, #0
 8012b1e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8012b20:	2300      	movs	r3, #0
 8012b22:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8012b24:	687b      	ldr	r3, [r7, #4]
 8012b26:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8012b28:	e005      	b.n	8012b36 <USBD_GetLen+0x1e>
  {
    len++;
 8012b2a:	7bfb      	ldrb	r3, [r7, #15]
 8012b2c:	3301      	adds	r3, #1
 8012b2e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8012b30:	68bb      	ldr	r3, [r7, #8]
 8012b32:	3301      	adds	r3, #1
 8012b34:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8012b36:	68bb      	ldr	r3, [r7, #8]
 8012b38:	781b      	ldrb	r3, [r3, #0]
 8012b3a:	2b00      	cmp	r3, #0
 8012b3c:	d1f5      	bne.n	8012b2a <USBD_GetLen+0x12>
  }

  return len;
 8012b3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012b40:	4618      	mov	r0, r3
 8012b42:	3714      	adds	r7, #20
 8012b44:	46bd      	mov	sp, r7
 8012b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b4a:	4770      	bx	lr

08012b4c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8012b4c:	b580      	push	{r7, lr}
 8012b4e:	b084      	sub	sp, #16
 8012b50:	af00      	add	r7, sp, #0
 8012b52:	60f8      	str	r0, [r7, #12]
 8012b54:	60b9      	str	r1, [r7, #8]
 8012b56:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8012b58:	68fb      	ldr	r3, [r7, #12]
 8012b5a:	2202      	movs	r2, #2
 8012b5c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8012b60:	68fb      	ldr	r3, [r7, #12]
 8012b62:	687a      	ldr	r2, [r7, #4]
 8012b64:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8012b66:	68fb      	ldr	r3, [r7, #12]
 8012b68:	687a      	ldr	r2, [r7, #4]
 8012b6a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8012b6c:	687b      	ldr	r3, [r7, #4]
 8012b6e:	68ba      	ldr	r2, [r7, #8]
 8012b70:	2100      	movs	r1, #0
 8012b72:	68f8      	ldr	r0, [r7, #12]
 8012b74:	f000 fc35 	bl	80133e2 <USBD_LL_Transmit>

  return USBD_OK;
 8012b78:	2300      	movs	r3, #0
}
 8012b7a:	4618      	mov	r0, r3
 8012b7c:	3710      	adds	r7, #16
 8012b7e:	46bd      	mov	sp, r7
 8012b80:	bd80      	pop	{r7, pc}

08012b82 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8012b82:	b580      	push	{r7, lr}
 8012b84:	b084      	sub	sp, #16
 8012b86:	af00      	add	r7, sp, #0
 8012b88:	60f8      	str	r0, [r7, #12]
 8012b8a:	60b9      	str	r1, [r7, #8]
 8012b8c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8012b8e:	687b      	ldr	r3, [r7, #4]
 8012b90:	68ba      	ldr	r2, [r7, #8]
 8012b92:	2100      	movs	r1, #0
 8012b94:	68f8      	ldr	r0, [r7, #12]
 8012b96:	f000 fc24 	bl	80133e2 <USBD_LL_Transmit>

  return USBD_OK;
 8012b9a:	2300      	movs	r3, #0
}
 8012b9c:	4618      	mov	r0, r3
 8012b9e:	3710      	adds	r7, #16
 8012ba0:	46bd      	mov	sp, r7
 8012ba2:	bd80      	pop	{r7, pc}

08012ba4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8012ba4:	b580      	push	{r7, lr}
 8012ba6:	b084      	sub	sp, #16
 8012ba8:	af00      	add	r7, sp, #0
 8012baa:	60f8      	str	r0, [r7, #12]
 8012bac:	60b9      	str	r1, [r7, #8]
 8012bae:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8012bb0:	687b      	ldr	r3, [r7, #4]
 8012bb2:	68ba      	ldr	r2, [r7, #8]
 8012bb4:	2100      	movs	r1, #0
 8012bb6:	68f8      	ldr	r0, [r7, #12]
 8012bb8:	f000 fc34 	bl	8013424 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012bbc:	2300      	movs	r3, #0
}
 8012bbe:	4618      	mov	r0, r3
 8012bc0:	3710      	adds	r7, #16
 8012bc2:	46bd      	mov	sp, r7
 8012bc4:	bd80      	pop	{r7, pc}

08012bc6 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8012bc6:	b580      	push	{r7, lr}
 8012bc8:	b082      	sub	sp, #8
 8012bca:	af00      	add	r7, sp, #0
 8012bcc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8012bce:	687b      	ldr	r3, [r7, #4]
 8012bd0:	2204      	movs	r2, #4
 8012bd2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8012bd6:	2300      	movs	r3, #0
 8012bd8:	2200      	movs	r2, #0
 8012bda:	2100      	movs	r1, #0
 8012bdc:	6878      	ldr	r0, [r7, #4]
 8012bde:	f000 fc00 	bl	80133e2 <USBD_LL_Transmit>

  return USBD_OK;
 8012be2:	2300      	movs	r3, #0
}
 8012be4:	4618      	mov	r0, r3
 8012be6:	3708      	adds	r7, #8
 8012be8:	46bd      	mov	sp, r7
 8012bea:	bd80      	pop	{r7, pc}

08012bec <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8012bec:	b580      	push	{r7, lr}
 8012bee:	b082      	sub	sp, #8
 8012bf0:	af00      	add	r7, sp, #0
 8012bf2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8012bf4:	687b      	ldr	r3, [r7, #4]
 8012bf6:	2205      	movs	r2, #5
 8012bf8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012bfc:	2300      	movs	r3, #0
 8012bfe:	2200      	movs	r2, #0
 8012c00:	2100      	movs	r1, #0
 8012c02:	6878      	ldr	r0, [r7, #4]
 8012c04:	f000 fc0e 	bl	8013424 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012c08:	2300      	movs	r3, #0
}
 8012c0a:	4618      	mov	r0, r3
 8012c0c:	3708      	adds	r7, #8
 8012c0e:	46bd      	mov	sp, r7
 8012c10:	bd80      	pop	{r7, pc}
	...

08012c14 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8012c14:	b580      	push	{r7, lr}
 8012c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8012c18:	2200      	movs	r2, #0
 8012c1a:	490f      	ldr	r1, [pc, #60]	@ (8012c58 <MX_USB_DEVICE_Init+0x44>)
 8012c1c:	480f      	ldr	r0, [pc, #60]	@ (8012c5c <MX_USB_DEVICE_Init+0x48>)
 8012c1e:	f7fe fce9 	bl	80115f4 <USBD_Init>
 8012c22:	4603      	mov	r3, r0
 8012c24:	2b00      	cmp	r3, #0
 8012c26:	d001      	beq.n	8012c2c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8012c28:	f7ee fdfa 	bl	8001820 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_HID) != USBD_OK)
 8012c2c:	490c      	ldr	r1, [pc, #48]	@ (8012c60 <MX_USB_DEVICE_Init+0x4c>)
 8012c2e:	480b      	ldr	r0, [pc, #44]	@ (8012c5c <MX_USB_DEVICE_Init+0x48>)
 8012c30:	f7fe fd10 	bl	8011654 <USBD_RegisterClass>
 8012c34:	4603      	mov	r3, r0
 8012c36:	2b00      	cmp	r3, #0
 8012c38:	d001      	beq.n	8012c3e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8012c3a:	f7ee fdf1 	bl	8001820 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8012c3e:	4807      	ldr	r0, [pc, #28]	@ (8012c5c <MX_USB_DEVICE_Init+0x48>)
 8012c40:	f7fe fd3e 	bl	80116c0 <USBD_Start>
 8012c44:	4603      	mov	r3, r0
 8012c46:	2b00      	cmp	r3, #0
 8012c48:	d001      	beq.n	8012c4e <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 8012c4a:	f7ee fde9 	bl	8001820 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8012c4e:	f7f5 fb41 	bl	80082d4 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8012c52:	bf00      	nop
 8012c54:	bd80      	pop	{r7, pc}
 8012c56:	bf00      	nop
 8012c58:	24000134 	.word	0x24000134
 8012c5c:	240010ec 	.word	0x240010ec
 8012c60:	24000074 	.word	0x24000074

08012c64 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012c64:	b480      	push	{r7}
 8012c66:	b083      	sub	sp, #12
 8012c68:	af00      	add	r7, sp, #0
 8012c6a:	4603      	mov	r3, r0
 8012c6c:	6039      	str	r1, [r7, #0]
 8012c6e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8012c70:	683b      	ldr	r3, [r7, #0]
 8012c72:	2212      	movs	r2, #18
 8012c74:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8012c76:	4b03      	ldr	r3, [pc, #12]	@ (8012c84 <USBD_FS_DeviceDescriptor+0x20>)
}
 8012c78:	4618      	mov	r0, r3
 8012c7a:	370c      	adds	r7, #12
 8012c7c:	46bd      	mov	sp, r7
 8012c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c82:	4770      	bx	lr
 8012c84:	24000154 	.word	0x24000154

08012c88 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012c88:	b480      	push	{r7}
 8012c8a:	b083      	sub	sp, #12
 8012c8c:	af00      	add	r7, sp, #0
 8012c8e:	4603      	mov	r3, r0
 8012c90:	6039      	str	r1, [r7, #0]
 8012c92:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8012c94:	683b      	ldr	r3, [r7, #0]
 8012c96:	2204      	movs	r2, #4
 8012c98:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8012c9a:	4b03      	ldr	r3, [pc, #12]	@ (8012ca8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8012c9c:	4618      	mov	r0, r3
 8012c9e:	370c      	adds	r7, #12
 8012ca0:	46bd      	mov	sp, r7
 8012ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ca6:	4770      	bx	lr
 8012ca8:	24000168 	.word	0x24000168

08012cac <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012cac:	b580      	push	{r7, lr}
 8012cae:	b082      	sub	sp, #8
 8012cb0:	af00      	add	r7, sp, #0
 8012cb2:	4603      	mov	r3, r0
 8012cb4:	6039      	str	r1, [r7, #0]
 8012cb6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8012cb8:	79fb      	ldrb	r3, [r7, #7]
 8012cba:	2b00      	cmp	r3, #0
 8012cbc:	d105      	bne.n	8012cca <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8012cbe:	683a      	ldr	r2, [r7, #0]
 8012cc0:	4907      	ldr	r1, [pc, #28]	@ (8012ce0 <USBD_FS_ProductStrDescriptor+0x34>)
 8012cc2:	4808      	ldr	r0, [pc, #32]	@ (8012ce4 <USBD_FS_ProductStrDescriptor+0x38>)
 8012cc4:	f7ff fed6 	bl	8012a74 <USBD_GetString>
 8012cc8:	e004      	b.n	8012cd4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8012cca:	683a      	ldr	r2, [r7, #0]
 8012ccc:	4904      	ldr	r1, [pc, #16]	@ (8012ce0 <USBD_FS_ProductStrDescriptor+0x34>)
 8012cce:	4805      	ldr	r0, [pc, #20]	@ (8012ce4 <USBD_FS_ProductStrDescriptor+0x38>)
 8012cd0:	f7ff fed0 	bl	8012a74 <USBD_GetString>
  }
  return USBD_StrDesc;
 8012cd4:	4b02      	ldr	r3, [pc, #8]	@ (8012ce0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8012cd6:	4618      	mov	r0, r3
 8012cd8:	3708      	adds	r7, #8
 8012cda:	46bd      	mov	sp, r7
 8012cdc:	bd80      	pop	{r7, pc}
 8012cde:	bf00      	nop
 8012ce0:	240013c8 	.word	0x240013c8
 8012ce4:	08018ff0 	.word	0x08018ff0

08012ce8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012ce8:	b580      	push	{r7, lr}
 8012cea:	b082      	sub	sp, #8
 8012cec:	af00      	add	r7, sp, #0
 8012cee:	4603      	mov	r3, r0
 8012cf0:	6039      	str	r1, [r7, #0]
 8012cf2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8012cf4:	683a      	ldr	r2, [r7, #0]
 8012cf6:	4904      	ldr	r1, [pc, #16]	@ (8012d08 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8012cf8:	4804      	ldr	r0, [pc, #16]	@ (8012d0c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8012cfa:	f7ff febb 	bl	8012a74 <USBD_GetString>
  return USBD_StrDesc;
 8012cfe:	4b02      	ldr	r3, [pc, #8]	@ (8012d08 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8012d00:	4618      	mov	r0, r3
 8012d02:	3708      	adds	r7, #8
 8012d04:	46bd      	mov	sp, r7
 8012d06:	bd80      	pop	{r7, pc}
 8012d08:	240013c8 	.word	0x240013c8
 8012d0c:	08019008 	.word	0x08019008

08012d10 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012d10:	b580      	push	{r7, lr}
 8012d12:	b082      	sub	sp, #8
 8012d14:	af00      	add	r7, sp, #0
 8012d16:	4603      	mov	r3, r0
 8012d18:	6039      	str	r1, [r7, #0]
 8012d1a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8012d1c:	683b      	ldr	r3, [r7, #0]
 8012d1e:	221a      	movs	r2, #26
 8012d20:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8012d22:	f000 f843 	bl	8012dac <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8012d26:	4b02      	ldr	r3, [pc, #8]	@ (8012d30 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8012d28:	4618      	mov	r0, r3
 8012d2a:	3708      	adds	r7, #8
 8012d2c:	46bd      	mov	sp, r7
 8012d2e:	bd80      	pop	{r7, pc}
 8012d30:	2400016c 	.word	0x2400016c

08012d34 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012d34:	b580      	push	{r7, lr}
 8012d36:	b082      	sub	sp, #8
 8012d38:	af00      	add	r7, sp, #0
 8012d3a:	4603      	mov	r3, r0
 8012d3c:	6039      	str	r1, [r7, #0]
 8012d3e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8012d40:	79fb      	ldrb	r3, [r7, #7]
 8012d42:	2b00      	cmp	r3, #0
 8012d44:	d105      	bne.n	8012d52 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8012d46:	683a      	ldr	r2, [r7, #0]
 8012d48:	4907      	ldr	r1, [pc, #28]	@ (8012d68 <USBD_FS_ConfigStrDescriptor+0x34>)
 8012d4a:	4808      	ldr	r0, [pc, #32]	@ (8012d6c <USBD_FS_ConfigStrDescriptor+0x38>)
 8012d4c:	f7ff fe92 	bl	8012a74 <USBD_GetString>
 8012d50:	e004      	b.n	8012d5c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8012d52:	683a      	ldr	r2, [r7, #0]
 8012d54:	4904      	ldr	r1, [pc, #16]	@ (8012d68 <USBD_FS_ConfigStrDescriptor+0x34>)
 8012d56:	4805      	ldr	r0, [pc, #20]	@ (8012d6c <USBD_FS_ConfigStrDescriptor+0x38>)
 8012d58:	f7ff fe8c 	bl	8012a74 <USBD_GetString>
  }
  return USBD_StrDesc;
 8012d5c:	4b02      	ldr	r3, [pc, #8]	@ (8012d68 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8012d5e:	4618      	mov	r0, r3
 8012d60:	3708      	adds	r7, #8
 8012d62:	46bd      	mov	sp, r7
 8012d64:	bd80      	pop	{r7, pc}
 8012d66:	bf00      	nop
 8012d68:	240013c8 	.word	0x240013c8
 8012d6c:	0801901c 	.word	0x0801901c

08012d70 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012d70:	b580      	push	{r7, lr}
 8012d72:	b082      	sub	sp, #8
 8012d74:	af00      	add	r7, sp, #0
 8012d76:	4603      	mov	r3, r0
 8012d78:	6039      	str	r1, [r7, #0]
 8012d7a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8012d7c:	79fb      	ldrb	r3, [r7, #7]
 8012d7e:	2b00      	cmp	r3, #0
 8012d80:	d105      	bne.n	8012d8e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8012d82:	683a      	ldr	r2, [r7, #0]
 8012d84:	4907      	ldr	r1, [pc, #28]	@ (8012da4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8012d86:	4808      	ldr	r0, [pc, #32]	@ (8012da8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012d88:	f7ff fe74 	bl	8012a74 <USBD_GetString>
 8012d8c:	e004      	b.n	8012d98 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8012d8e:	683a      	ldr	r2, [r7, #0]
 8012d90:	4904      	ldr	r1, [pc, #16]	@ (8012da4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8012d92:	4805      	ldr	r0, [pc, #20]	@ (8012da8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012d94:	f7ff fe6e 	bl	8012a74 <USBD_GetString>
  }
  return USBD_StrDesc;
 8012d98:	4b02      	ldr	r3, [pc, #8]	@ (8012da4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8012d9a:	4618      	mov	r0, r3
 8012d9c:	3708      	adds	r7, #8
 8012d9e:	46bd      	mov	sp, r7
 8012da0:	bd80      	pop	{r7, pc}
 8012da2:	bf00      	nop
 8012da4:	240013c8 	.word	0x240013c8
 8012da8:	08019028 	.word	0x08019028

08012dac <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8012dac:	b580      	push	{r7, lr}
 8012dae:	b084      	sub	sp, #16
 8012db0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8012db2:	4b0f      	ldr	r3, [pc, #60]	@ (8012df0 <Get_SerialNum+0x44>)
 8012db4:	681b      	ldr	r3, [r3, #0]
 8012db6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8012db8:	4b0e      	ldr	r3, [pc, #56]	@ (8012df4 <Get_SerialNum+0x48>)
 8012dba:	681b      	ldr	r3, [r3, #0]
 8012dbc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8012dbe:	4b0e      	ldr	r3, [pc, #56]	@ (8012df8 <Get_SerialNum+0x4c>)
 8012dc0:	681b      	ldr	r3, [r3, #0]
 8012dc2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8012dc4:	68fa      	ldr	r2, [r7, #12]
 8012dc6:	687b      	ldr	r3, [r7, #4]
 8012dc8:	4413      	add	r3, r2
 8012dca:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8012dcc:	68fb      	ldr	r3, [r7, #12]
 8012dce:	2b00      	cmp	r3, #0
 8012dd0:	d009      	beq.n	8012de6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8012dd2:	2208      	movs	r2, #8
 8012dd4:	4909      	ldr	r1, [pc, #36]	@ (8012dfc <Get_SerialNum+0x50>)
 8012dd6:	68f8      	ldr	r0, [r7, #12]
 8012dd8:	f000 f814 	bl	8012e04 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8012ddc:	2204      	movs	r2, #4
 8012dde:	4908      	ldr	r1, [pc, #32]	@ (8012e00 <Get_SerialNum+0x54>)
 8012de0:	68b8      	ldr	r0, [r7, #8]
 8012de2:	f000 f80f 	bl	8012e04 <IntToUnicode>
  }
}
 8012de6:	bf00      	nop
 8012de8:	3710      	adds	r7, #16
 8012dea:	46bd      	mov	sp, r7
 8012dec:	bd80      	pop	{r7, pc}
 8012dee:	bf00      	nop
 8012df0:	1ff1e800 	.word	0x1ff1e800
 8012df4:	1ff1e804 	.word	0x1ff1e804
 8012df8:	1ff1e808 	.word	0x1ff1e808
 8012dfc:	2400016e 	.word	0x2400016e
 8012e00:	2400017e 	.word	0x2400017e

08012e04 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8012e04:	b480      	push	{r7}
 8012e06:	b087      	sub	sp, #28
 8012e08:	af00      	add	r7, sp, #0
 8012e0a:	60f8      	str	r0, [r7, #12]
 8012e0c:	60b9      	str	r1, [r7, #8]
 8012e0e:	4613      	mov	r3, r2
 8012e10:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8012e12:	2300      	movs	r3, #0
 8012e14:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8012e16:	2300      	movs	r3, #0
 8012e18:	75fb      	strb	r3, [r7, #23]
 8012e1a:	e027      	b.n	8012e6c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8012e1c:	68fb      	ldr	r3, [r7, #12]
 8012e1e:	0f1b      	lsrs	r3, r3, #28
 8012e20:	2b09      	cmp	r3, #9
 8012e22:	d80b      	bhi.n	8012e3c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8012e24:	68fb      	ldr	r3, [r7, #12]
 8012e26:	0f1b      	lsrs	r3, r3, #28
 8012e28:	b2da      	uxtb	r2, r3
 8012e2a:	7dfb      	ldrb	r3, [r7, #23]
 8012e2c:	005b      	lsls	r3, r3, #1
 8012e2e:	4619      	mov	r1, r3
 8012e30:	68bb      	ldr	r3, [r7, #8]
 8012e32:	440b      	add	r3, r1
 8012e34:	3230      	adds	r2, #48	@ 0x30
 8012e36:	b2d2      	uxtb	r2, r2
 8012e38:	701a      	strb	r2, [r3, #0]
 8012e3a:	e00a      	b.n	8012e52 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8012e3c:	68fb      	ldr	r3, [r7, #12]
 8012e3e:	0f1b      	lsrs	r3, r3, #28
 8012e40:	b2da      	uxtb	r2, r3
 8012e42:	7dfb      	ldrb	r3, [r7, #23]
 8012e44:	005b      	lsls	r3, r3, #1
 8012e46:	4619      	mov	r1, r3
 8012e48:	68bb      	ldr	r3, [r7, #8]
 8012e4a:	440b      	add	r3, r1
 8012e4c:	3237      	adds	r2, #55	@ 0x37
 8012e4e:	b2d2      	uxtb	r2, r2
 8012e50:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8012e52:	68fb      	ldr	r3, [r7, #12]
 8012e54:	011b      	lsls	r3, r3, #4
 8012e56:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8012e58:	7dfb      	ldrb	r3, [r7, #23]
 8012e5a:	005b      	lsls	r3, r3, #1
 8012e5c:	3301      	adds	r3, #1
 8012e5e:	68ba      	ldr	r2, [r7, #8]
 8012e60:	4413      	add	r3, r2
 8012e62:	2200      	movs	r2, #0
 8012e64:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8012e66:	7dfb      	ldrb	r3, [r7, #23]
 8012e68:	3301      	adds	r3, #1
 8012e6a:	75fb      	strb	r3, [r7, #23]
 8012e6c:	7dfa      	ldrb	r2, [r7, #23]
 8012e6e:	79fb      	ldrb	r3, [r7, #7]
 8012e70:	429a      	cmp	r2, r3
 8012e72:	d3d3      	bcc.n	8012e1c <IntToUnicode+0x18>
  }
}
 8012e74:	bf00      	nop
 8012e76:	bf00      	nop
 8012e78:	371c      	adds	r7, #28
 8012e7a:	46bd      	mov	sp, r7
 8012e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e80:	4770      	bx	lr
	...

08012e84 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8012e84:	b580      	push	{r7, lr}
 8012e86:	b0ba      	sub	sp, #232	@ 0xe8
 8012e88:	af00      	add	r7, sp, #0
 8012e8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012e8c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8012e90:	2200      	movs	r2, #0
 8012e92:	601a      	str	r2, [r3, #0]
 8012e94:	605a      	str	r2, [r3, #4]
 8012e96:	609a      	str	r2, [r3, #8]
 8012e98:	60da      	str	r2, [r3, #12]
 8012e9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8012e9c:	f107 0310 	add.w	r3, r7, #16
 8012ea0:	22c0      	movs	r2, #192	@ 0xc0
 8012ea2:	2100      	movs	r1, #0
 8012ea4:	4618      	mov	r0, r3
 8012ea6:	f001 fbaf 	bl	8014608 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8012eaa:	687b      	ldr	r3, [r7, #4]
 8012eac:	681b      	ldr	r3, [r3, #0]
 8012eae:	4a34      	ldr	r2, [pc, #208]	@ (8012f80 <HAL_PCD_MspInit+0xfc>)
 8012eb0:	4293      	cmp	r3, r2
 8012eb2:	d160      	bne.n	8012f76 <HAL_PCD_MspInit+0xf2>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8012eb4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8012eb8:	f04f 0300 	mov.w	r3, #0
 8012ebc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL3.PLL3M = 2;
 8012ec0:	2302      	movs	r3, #2
 8012ec2:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL3.PLL3N = 12;
 8012ec4:	230c      	movs	r3, #12
 8012ec6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 8012ec8:	2302      	movs	r3, #2
 8012eca:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInitStruct.PLL3.PLL3Q = 3;
 8012ecc:	2303      	movs	r3, #3
 8012ece:	647b      	str	r3, [r7, #68]	@ 0x44
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 8012ed0:	2302      	movs	r3, #2
 8012ed2:	64bb      	str	r3, [r7, #72]	@ 0x48
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 8012ed4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8012ed8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8012eda:	2300      	movs	r3, #0
 8012edc:	657b      	str	r3, [r7, #84]	@ 0x54
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 8012ede:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8012ee2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8012ee6:	f107 0310 	add.w	r3, r7, #16
 8012eea:	4618      	mov	r0, r3
 8012eec:	f7f6 fe3c 	bl	8009b68 <HAL_RCCEx_PeriphCLKConfig>
 8012ef0:	4603      	mov	r3, r0
 8012ef2:	2b00      	cmp	r3, #0
 8012ef4:	d001      	beq.n	8012efa <HAL_PCD_MspInit+0x76>
    {
      Error_Handler();
 8012ef6:	f7ee fc93 	bl	8001820 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8012efa:	f7f5 f9eb 	bl	80082d4 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8012efe:	4b21      	ldr	r3, [pc, #132]	@ (8012f84 <HAL_PCD_MspInit+0x100>)
 8012f00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8012f04:	4a1f      	ldr	r2, [pc, #124]	@ (8012f84 <HAL_PCD_MspInit+0x100>)
 8012f06:	f043 0301 	orr.w	r3, r3, #1
 8012f0a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8012f0e:	4b1d      	ldr	r3, [pc, #116]	@ (8012f84 <HAL_PCD_MspInit+0x100>)
 8012f10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8012f14:	f003 0301 	and.w	r3, r3, #1
 8012f18:	60fb      	str	r3, [r7, #12]
 8012f1a:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8012f1c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8012f20:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012f24:	2302      	movs	r3, #2
 8012f26:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012f2a:	2300      	movs	r3, #0
 8012f2c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8012f30:	2300      	movs	r3, #0
 8012f32:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8012f36:	230a      	movs	r3, #10
 8012f38:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012f3c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8012f40:	4619      	mov	r1, r3
 8012f42:	4811      	ldr	r0, [pc, #68]	@ (8012f88 <HAL_PCD_MspInit+0x104>)
 8012f44:	f7f3 fd3a 	bl	80069bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8012f48:	4b0e      	ldr	r3, [pc, #56]	@ (8012f84 <HAL_PCD_MspInit+0x100>)
 8012f4a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8012f4e:	4a0d      	ldr	r2, [pc, #52]	@ (8012f84 <HAL_PCD_MspInit+0x100>)
 8012f50:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8012f54:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8012f58:	4b0a      	ldr	r3, [pc, #40]	@ (8012f84 <HAL_PCD_MspInit+0x100>)
 8012f5a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8012f5e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8012f62:	60bb      	str	r3, [r7, #8]
 8012f64:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8012f66:	2200      	movs	r2, #0
 8012f68:	2100      	movs	r1, #0
 8012f6a:	2065      	movs	r0, #101	@ 0x65
 8012f6c:	f7f1 fa53 	bl	8004416 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8012f70:	2065      	movs	r0, #101	@ 0x65
 8012f72:	f7f1 fa6a 	bl	800444a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8012f76:	bf00      	nop
 8012f78:	37e8      	adds	r7, #232	@ 0xe8
 8012f7a:	46bd      	mov	sp, r7
 8012f7c:	bd80      	pop	{r7, pc}
 8012f7e:	bf00      	nop
 8012f80:	40080000 	.word	0x40080000
 8012f84:	58024400 	.word	0x58024400
 8012f88:	58020000 	.word	0x58020000

08012f8c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012f8c:	b580      	push	{r7, lr}
 8012f8e:	b082      	sub	sp, #8
 8012f90:	af00      	add	r7, sp, #0
 8012f92:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8012f94:	687b      	ldr	r3, [r7, #4]
 8012f96:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8012f9a:	687b      	ldr	r3, [r7, #4]
 8012f9c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8012fa0:	4619      	mov	r1, r3
 8012fa2:	4610      	mov	r0, r2
 8012fa4:	f7fe fbd9 	bl	801175a <USBD_LL_SetupStage>
}
 8012fa8:	bf00      	nop
 8012faa:	3708      	adds	r7, #8
 8012fac:	46bd      	mov	sp, r7
 8012fae:	bd80      	pop	{r7, pc}

08012fb0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012fb0:	b580      	push	{r7, lr}
 8012fb2:	b082      	sub	sp, #8
 8012fb4:	af00      	add	r7, sp, #0
 8012fb6:	6078      	str	r0, [r7, #4]
 8012fb8:	460b      	mov	r3, r1
 8012fba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8012fbc:	687b      	ldr	r3, [r7, #4]
 8012fbe:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8012fc2:	78fa      	ldrb	r2, [r7, #3]
 8012fc4:	6879      	ldr	r1, [r7, #4]
 8012fc6:	4613      	mov	r3, r2
 8012fc8:	00db      	lsls	r3, r3, #3
 8012fca:	4413      	add	r3, r2
 8012fcc:	009b      	lsls	r3, r3, #2
 8012fce:	440b      	add	r3, r1
 8012fd0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8012fd4:	681a      	ldr	r2, [r3, #0]
 8012fd6:	78fb      	ldrb	r3, [r7, #3]
 8012fd8:	4619      	mov	r1, r3
 8012fda:	f7fe fc13 	bl	8011804 <USBD_LL_DataOutStage>
}
 8012fde:	bf00      	nop
 8012fe0:	3708      	adds	r7, #8
 8012fe2:	46bd      	mov	sp, r7
 8012fe4:	bd80      	pop	{r7, pc}

08012fe6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012fe6:	b580      	push	{r7, lr}
 8012fe8:	b082      	sub	sp, #8
 8012fea:	af00      	add	r7, sp, #0
 8012fec:	6078      	str	r0, [r7, #4]
 8012fee:	460b      	mov	r3, r1
 8012ff0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8012ff2:	687b      	ldr	r3, [r7, #4]
 8012ff4:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8012ff8:	78fa      	ldrb	r2, [r7, #3]
 8012ffa:	6879      	ldr	r1, [r7, #4]
 8012ffc:	4613      	mov	r3, r2
 8012ffe:	00db      	lsls	r3, r3, #3
 8013000:	4413      	add	r3, r2
 8013002:	009b      	lsls	r3, r3, #2
 8013004:	440b      	add	r3, r1
 8013006:	3320      	adds	r3, #32
 8013008:	681a      	ldr	r2, [r3, #0]
 801300a:	78fb      	ldrb	r3, [r7, #3]
 801300c:	4619      	mov	r1, r3
 801300e:	f7fe fcac 	bl	801196a <USBD_LL_DataInStage>
}
 8013012:	bf00      	nop
 8013014:	3708      	adds	r7, #8
 8013016:	46bd      	mov	sp, r7
 8013018:	bd80      	pop	{r7, pc}

0801301a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801301a:	b580      	push	{r7, lr}
 801301c:	b082      	sub	sp, #8
 801301e:	af00      	add	r7, sp, #0
 8013020:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8013022:	687b      	ldr	r3, [r7, #4]
 8013024:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8013028:	4618      	mov	r0, r3
 801302a:	f7fe fde6 	bl	8011bfa <USBD_LL_SOF>
}
 801302e:	bf00      	nop
 8013030:	3708      	adds	r7, #8
 8013032:	46bd      	mov	sp, r7
 8013034:	bd80      	pop	{r7, pc}

08013036 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013036:	b580      	push	{r7, lr}
 8013038:	b084      	sub	sp, #16
 801303a:	af00      	add	r7, sp, #0
 801303c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801303e:	2301      	movs	r3, #1
 8013040:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8013042:	687b      	ldr	r3, [r7, #4]
 8013044:	79db      	ldrb	r3, [r3, #7]
 8013046:	2b00      	cmp	r3, #0
 8013048:	d102      	bne.n	8013050 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801304a:	2300      	movs	r3, #0
 801304c:	73fb      	strb	r3, [r7, #15]
 801304e:	e008      	b.n	8013062 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8013050:	687b      	ldr	r3, [r7, #4]
 8013052:	79db      	ldrb	r3, [r3, #7]
 8013054:	2b02      	cmp	r3, #2
 8013056:	d102      	bne.n	801305e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8013058:	2301      	movs	r3, #1
 801305a:	73fb      	strb	r3, [r7, #15]
 801305c:	e001      	b.n	8013062 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 801305e:	f7ee fbdf 	bl	8001820 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8013062:	687b      	ldr	r3, [r7, #4]
 8013064:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8013068:	7bfa      	ldrb	r2, [r7, #15]
 801306a:	4611      	mov	r1, r2
 801306c:	4618      	mov	r0, r3
 801306e:	f7fe fd80 	bl	8011b72 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8013072:	687b      	ldr	r3, [r7, #4]
 8013074:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8013078:	4618      	mov	r0, r3
 801307a:	f7fe fd28 	bl	8011ace <USBD_LL_Reset>
}
 801307e:	bf00      	nop
 8013080:	3710      	adds	r7, #16
 8013082:	46bd      	mov	sp, r7
 8013084:	bd80      	pop	{r7, pc}
	...

08013088 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013088:	b580      	push	{r7, lr}
 801308a:	b082      	sub	sp, #8
 801308c:	af00      	add	r7, sp, #0
 801308e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8013090:	687b      	ldr	r3, [r7, #4]
 8013092:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8013096:	4618      	mov	r0, r3
 8013098:	f7fe fd7b 	bl	8011b92 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801309c:	687b      	ldr	r3, [r7, #4]
 801309e:	681b      	ldr	r3, [r3, #0]
 80130a0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80130a4:	681b      	ldr	r3, [r3, #0]
 80130a6:	687a      	ldr	r2, [r7, #4]
 80130a8:	6812      	ldr	r2, [r2, #0]
 80130aa:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80130ae:	f043 0301 	orr.w	r3, r3, #1
 80130b2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80130b4:	687b      	ldr	r3, [r7, #4]
 80130b6:	7adb      	ldrb	r3, [r3, #11]
 80130b8:	2b00      	cmp	r3, #0
 80130ba:	d005      	beq.n	80130c8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80130bc:	4b04      	ldr	r3, [pc, #16]	@ (80130d0 <HAL_PCD_SuspendCallback+0x48>)
 80130be:	691b      	ldr	r3, [r3, #16]
 80130c0:	4a03      	ldr	r2, [pc, #12]	@ (80130d0 <HAL_PCD_SuspendCallback+0x48>)
 80130c2:	f043 0306 	orr.w	r3, r3, #6
 80130c6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80130c8:	bf00      	nop
 80130ca:	3708      	adds	r7, #8
 80130cc:	46bd      	mov	sp, r7
 80130ce:	bd80      	pop	{r7, pc}
 80130d0:	e000ed00 	.word	0xe000ed00

080130d4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80130d4:	b580      	push	{r7, lr}
 80130d6:	b082      	sub	sp, #8
 80130d8:	af00      	add	r7, sp, #0
 80130da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80130dc:	687b      	ldr	r3, [r7, #4]
 80130de:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80130e2:	4618      	mov	r0, r3
 80130e4:	f7fe fd71 	bl	8011bca <USBD_LL_Resume>
}
 80130e8:	bf00      	nop
 80130ea:	3708      	adds	r7, #8
 80130ec:	46bd      	mov	sp, r7
 80130ee:	bd80      	pop	{r7, pc}

080130f0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80130f0:	b580      	push	{r7, lr}
 80130f2:	b082      	sub	sp, #8
 80130f4:	af00      	add	r7, sp, #0
 80130f6:	6078      	str	r0, [r7, #4]
 80130f8:	460b      	mov	r3, r1
 80130fa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80130fc:	687b      	ldr	r3, [r7, #4]
 80130fe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8013102:	78fa      	ldrb	r2, [r7, #3]
 8013104:	4611      	mov	r1, r2
 8013106:	4618      	mov	r0, r3
 8013108:	f7fe fdc9 	bl	8011c9e <USBD_LL_IsoOUTIncomplete>
}
 801310c:	bf00      	nop
 801310e:	3708      	adds	r7, #8
 8013110:	46bd      	mov	sp, r7
 8013112:	bd80      	pop	{r7, pc}

08013114 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013114:	b580      	push	{r7, lr}
 8013116:	b082      	sub	sp, #8
 8013118:	af00      	add	r7, sp, #0
 801311a:	6078      	str	r0, [r7, #4]
 801311c:	460b      	mov	r3, r1
 801311e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8013120:	687b      	ldr	r3, [r7, #4]
 8013122:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8013126:	78fa      	ldrb	r2, [r7, #3]
 8013128:	4611      	mov	r1, r2
 801312a:	4618      	mov	r0, r3
 801312c:	f7fe fd85 	bl	8011c3a <USBD_LL_IsoINIncomplete>
}
 8013130:	bf00      	nop
 8013132:	3708      	adds	r7, #8
 8013134:	46bd      	mov	sp, r7
 8013136:	bd80      	pop	{r7, pc}

08013138 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013138:	b580      	push	{r7, lr}
 801313a:	b082      	sub	sp, #8
 801313c:	af00      	add	r7, sp, #0
 801313e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8013140:	687b      	ldr	r3, [r7, #4]
 8013142:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8013146:	4618      	mov	r0, r3
 8013148:	f7fe fddb 	bl	8011d02 <USBD_LL_DevConnected>
}
 801314c:	bf00      	nop
 801314e:	3708      	adds	r7, #8
 8013150:	46bd      	mov	sp, r7
 8013152:	bd80      	pop	{r7, pc}

08013154 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013154:	b580      	push	{r7, lr}
 8013156:	b082      	sub	sp, #8
 8013158:	af00      	add	r7, sp, #0
 801315a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 801315c:	687b      	ldr	r3, [r7, #4]
 801315e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8013162:	4618      	mov	r0, r3
 8013164:	f7fe fdd8 	bl	8011d18 <USBD_LL_DevDisconnected>
}
 8013168:	bf00      	nop
 801316a:	3708      	adds	r7, #8
 801316c:	46bd      	mov	sp, r7
 801316e:	bd80      	pop	{r7, pc}

08013170 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8013170:	b580      	push	{r7, lr}
 8013172:	b082      	sub	sp, #8
 8013174:	af00      	add	r7, sp, #0
 8013176:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8013178:	687b      	ldr	r3, [r7, #4]
 801317a:	781b      	ldrb	r3, [r3, #0]
 801317c:	2b00      	cmp	r3, #0
 801317e:	d13e      	bne.n	80131fe <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8013180:	4a21      	ldr	r2, [pc, #132]	@ (8013208 <USBD_LL_Init+0x98>)
 8013182:	687b      	ldr	r3, [r7, #4]
 8013184:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8013188:	687b      	ldr	r3, [r7, #4]
 801318a:	4a1f      	ldr	r2, [pc, #124]	@ (8013208 <USBD_LL_Init+0x98>)
 801318c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8013190:	4b1d      	ldr	r3, [pc, #116]	@ (8013208 <USBD_LL_Init+0x98>)
 8013192:	4a1e      	ldr	r2, [pc, #120]	@ (801320c <USBD_LL_Init+0x9c>)
 8013194:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8013196:	4b1c      	ldr	r3, [pc, #112]	@ (8013208 <USBD_LL_Init+0x98>)
 8013198:	2209      	movs	r2, #9
 801319a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 801319c:	4b1a      	ldr	r3, [pc, #104]	@ (8013208 <USBD_LL_Init+0x98>)
 801319e:	2202      	movs	r2, #2
 80131a0:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80131a2:	4b19      	ldr	r3, [pc, #100]	@ (8013208 <USBD_LL_Init+0x98>)
 80131a4:	2200      	movs	r2, #0
 80131a6:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80131a8:	4b17      	ldr	r3, [pc, #92]	@ (8013208 <USBD_LL_Init+0x98>)
 80131aa:	2202      	movs	r2, #2
 80131ac:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80131ae:	4b16      	ldr	r3, [pc, #88]	@ (8013208 <USBD_LL_Init+0x98>)
 80131b0:	2200      	movs	r2, #0
 80131b2:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80131b4:	4b14      	ldr	r3, [pc, #80]	@ (8013208 <USBD_LL_Init+0x98>)
 80131b6:	2200      	movs	r2, #0
 80131b8:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80131ba:	4b13      	ldr	r3, [pc, #76]	@ (8013208 <USBD_LL_Init+0x98>)
 80131bc:	2200      	movs	r2, #0
 80131be:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80131c0:	4b11      	ldr	r3, [pc, #68]	@ (8013208 <USBD_LL_Init+0x98>)
 80131c2:	2200      	movs	r2, #0
 80131c4:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80131c6:	4b10      	ldr	r3, [pc, #64]	@ (8013208 <USBD_LL_Init+0x98>)
 80131c8:	2200      	movs	r2, #0
 80131ca:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80131cc:	4b0e      	ldr	r3, [pc, #56]	@ (8013208 <USBD_LL_Init+0x98>)
 80131ce:	2200      	movs	r2, #0
 80131d0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80131d2:	480d      	ldr	r0, [pc, #52]	@ (8013208 <USBD_LL_Init+0x98>)
 80131d4:	f7f3 fdbb 	bl	8006d4e <HAL_PCD_Init>
 80131d8:	4603      	mov	r3, r0
 80131da:	2b00      	cmp	r3, #0
 80131dc:	d001      	beq.n	80131e2 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 80131de:	f7ee fb1f 	bl	8001820 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80131e2:	2180      	movs	r1, #128	@ 0x80
 80131e4:	4808      	ldr	r0, [pc, #32]	@ (8013208 <USBD_LL_Init+0x98>)
 80131e6:	f7f4 fffa 	bl	80081de <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80131ea:	2240      	movs	r2, #64	@ 0x40
 80131ec:	2100      	movs	r1, #0
 80131ee:	4806      	ldr	r0, [pc, #24]	@ (8013208 <USBD_LL_Init+0x98>)
 80131f0:	f7f4 ffae 	bl	8008150 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80131f4:	2280      	movs	r2, #128	@ 0x80
 80131f6:	2101      	movs	r1, #1
 80131f8:	4803      	ldr	r0, [pc, #12]	@ (8013208 <USBD_LL_Init+0x98>)
 80131fa:	f7f4 ffa9 	bl	8008150 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 80131fe:	2300      	movs	r3, #0
}
 8013200:	4618      	mov	r0, r3
 8013202:	3708      	adds	r7, #8
 8013204:	46bd      	mov	sp, r7
 8013206:	bd80      	pop	{r7, pc}
 8013208:	240015c8 	.word	0x240015c8
 801320c:	40080000 	.word	0x40080000

08013210 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8013210:	b580      	push	{r7, lr}
 8013212:	b084      	sub	sp, #16
 8013214:	af00      	add	r7, sp, #0
 8013216:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013218:	2300      	movs	r3, #0
 801321a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801321c:	2300      	movs	r3, #0
 801321e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8013220:	687b      	ldr	r3, [r7, #4]
 8013222:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8013226:	4618      	mov	r0, r3
 8013228:	f7f3 fe9d 	bl	8006f66 <HAL_PCD_Start>
 801322c:	4603      	mov	r3, r0
 801322e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013230:	7bfb      	ldrb	r3, [r7, #15]
 8013232:	4618      	mov	r0, r3
 8013234:	f000 f930 	bl	8013498 <USBD_Get_USB_Status>
 8013238:	4603      	mov	r3, r0
 801323a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801323c:	7bbb      	ldrb	r3, [r7, #14]
}
 801323e:	4618      	mov	r0, r3
 8013240:	3710      	adds	r7, #16
 8013242:	46bd      	mov	sp, r7
 8013244:	bd80      	pop	{r7, pc}

08013246 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8013246:	b580      	push	{r7, lr}
 8013248:	b084      	sub	sp, #16
 801324a:	af00      	add	r7, sp, #0
 801324c:	6078      	str	r0, [r7, #4]
 801324e:	4608      	mov	r0, r1
 8013250:	4611      	mov	r1, r2
 8013252:	461a      	mov	r2, r3
 8013254:	4603      	mov	r3, r0
 8013256:	70fb      	strb	r3, [r7, #3]
 8013258:	460b      	mov	r3, r1
 801325a:	70bb      	strb	r3, [r7, #2]
 801325c:	4613      	mov	r3, r2
 801325e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013260:	2300      	movs	r3, #0
 8013262:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013264:	2300      	movs	r3, #0
 8013266:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8013268:	687b      	ldr	r3, [r7, #4]
 801326a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801326e:	78bb      	ldrb	r3, [r7, #2]
 8013270:	883a      	ldrh	r2, [r7, #0]
 8013272:	78f9      	ldrb	r1, [r7, #3]
 8013274:	f7f4 fb9e 	bl	80079b4 <HAL_PCD_EP_Open>
 8013278:	4603      	mov	r3, r0
 801327a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801327c:	7bfb      	ldrb	r3, [r7, #15]
 801327e:	4618      	mov	r0, r3
 8013280:	f000 f90a 	bl	8013498 <USBD_Get_USB_Status>
 8013284:	4603      	mov	r3, r0
 8013286:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013288:	7bbb      	ldrb	r3, [r7, #14]
}
 801328a:	4618      	mov	r0, r3
 801328c:	3710      	adds	r7, #16
 801328e:	46bd      	mov	sp, r7
 8013290:	bd80      	pop	{r7, pc}

08013292 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013292:	b580      	push	{r7, lr}
 8013294:	b084      	sub	sp, #16
 8013296:	af00      	add	r7, sp, #0
 8013298:	6078      	str	r0, [r7, #4]
 801329a:	460b      	mov	r3, r1
 801329c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801329e:	2300      	movs	r3, #0
 80132a0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80132a2:	2300      	movs	r3, #0
 80132a4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80132a6:	687b      	ldr	r3, [r7, #4]
 80132a8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80132ac:	78fa      	ldrb	r2, [r7, #3]
 80132ae:	4611      	mov	r1, r2
 80132b0:	4618      	mov	r0, r3
 80132b2:	f7f4 fbe9 	bl	8007a88 <HAL_PCD_EP_Close>
 80132b6:	4603      	mov	r3, r0
 80132b8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80132ba:	7bfb      	ldrb	r3, [r7, #15]
 80132bc:	4618      	mov	r0, r3
 80132be:	f000 f8eb 	bl	8013498 <USBD_Get_USB_Status>
 80132c2:	4603      	mov	r3, r0
 80132c4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80132c6:	7bbb      	ldrb	r3, [r7, #14]
}
 80132c8:	4618      	mov	r0, r3
 80132ca:	3710      	adds	r7, #16
 80132cc:	46bd      	mov	sp, r7
 80132ce:	bd80      	pop	{r7, pc}

080132d0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80132d0:	b580      	push	{r7, lr}
 80132d2:	b084      	sub	sp, #16
 80132d4:	af00      	add	r7, sp, #0
 80132d6:	6078      	str	r0, [r7, #4]
 80132d8:	460b      	mov	r3, r1
 80132da:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80132dc:	2300      	movs	r3, #0
 80132de:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80132e0:	2300      	movs	r3, #0
 80132e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80132e4:	687b      	ldr	r3, [r7, #4]
 80132e6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80132ea:	78fa      	ldrb	r2, [r7, #3]
 80132ec:	4611      	mov	r1, r2
 80132ee:	4618      	mov	r0, r3
 80132f0:	f7f4 fc89 	bl	8007c06 <HAL_PCD_EP_SetStall>
 80132f4:	4603      	mov	r3, r0
 80132f6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80132f8:	7bfb      	ldrb	r3, [r7, #15]
 80132fa:	4618      	mov	r0, r3
 80132fc:	f000 f8cc 	bl	8013498 <USBD_Get_USB_Status>
 8013300:	4603      	mov	r3, r0
 8013302:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013304:	7bbb      	ldrb	r3, [r7, #14]
}
 8013306:	4618      	mov	r0, r3
 8013308:	3710      	adds	r7, #16
 801330a:	46bd      	mov	sp, r7
 801330c:	bd80      	pop	{r7, pc}

0801330e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801330e:	b580      	push	{r7, lr}
 8013310:	b084      	sub	sp, #16
 8013312:	af00      	add	r7, sp, #0
 8013314:	6078      	str	r0, [r7, #4]
 8013316:	460b      	mov	r3, r1
 8013318:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801331a:	2300      	movs	r3, #0
 801331c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801331e:	2300      	movs	r3, #0
 8013320:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8013322:	687b      	ldr	r3, [r7, #4]
 8013324:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8013328:	78fa      	ldrb	r2, [r7, #3]
 801332a:	4611      	mov	r1, r2
 801332c:	4618      	mov	r0, r3
 801332e:	f7f4 fccd 	bl	8007ccc <HAL_PCD_EP_ClrStall>
 8013332:	4603      	mov	r3, r0
 8013334:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013336:	7bfb      	ldrb	r3, [r7, #15]
 8013338:	4618      	mov	r0, r3
 801333a:	f000 f8ad 	bl	8013498 <USBD_Get_USB_Status>
 801333e:	4603      	mov	r3, r0
 8013340:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013342:	7bbb      	ldrb	r3, [r7, #14]
}
 8013344:	4618      	mov	r0, r3
 8013346:	3710      	adds	r7, #16
 8013348:	46bd      	mov	sp, r7
 801334a:	bd80      	pop	{r7, pc}

0801334c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801334c:	b480      	push	{r7}
 801334e:	b085      	sub	sp, #20
 8013350:	af00      	add	r7, sp, #0
 8013352:	6078      	str	r0, [r7, #4]
 8013354:	460b      	mov	r3, r1
 8013356:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8013358:	687b      	ldr	r3, [r7, #4]
 801335a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801335e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8013360:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8013364:	2b00      	cmp	r3, #0
 8013366:	da0b      	bge.n	8013380 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8013368:	78fb      	ldrb	r3, [r7, #3]
 801336a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801336e:	68f9      	ldr	r1, [r7, #12]
 8013370:	4613      	mov	r3, r2
 8013372:	00db      	lsls	r3, r3, #3
 8013374:	4413      	add	r3, r2
 8013376:	009b      	lsls	r3, r3, #2
 8013378:	440b      	add	r3, r1
 801337a:	3316      	adds	r3, #22
 801337c:	781b      	ldrb	r3, [r3, #0]
 801337e:	e00b      	b.n	8013398 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8013380:	78fb      	ldrb	r3, [r7, #3]
 8013382:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8013386:	68f9      	ldr	r1, [r7, #12]
 8013388:	4613      	mov	r3, r2
 801338a:	00db      	lsls	r3, r3, #3
 801338c:	4413      	add	r3, r2
 801338e:	009b      	lsls	r3, r3, #2
 8013390:	440b      	add	r3, r1
 8013392:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8013396:	781b      	ldrb	r3, [r3, #0]
  }
}
 8013398:	4618      	mov	r0, r3
 801339a:	3714      	adds	r7, #20
 801339c:	46bd      	mov	sp, r7
 801339e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133a2:	4770      	bx	lr

080133a4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80133a4:	b580      	push	{r7, lr}
 80133a6:	b084      	sub	sp, #16
 80133a8:	af00      	add	r7, sp, #0
 80133aa:	6078      	str	r0, [r7, #4]
 80133ac:	460b      	mov	r3, r1
 80133ae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80133b0:	2300      	movs	r3, #0
 80133b2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80133b4:	2300      	movs	r3, #0
 80133b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80133b8:	687b      	ldr	r3, [r7, #4]
 80133ba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80133be:	78fa      	ldrb	r2, [r7, #3]
 80133c0:	4611      	mov	r1, r2
 80133c2:	4618      	mov	r0, r3
 80133c4:	f7f4 fad2 	bl	800796c <HAL_PCD_SetAddress>
 80133c8:	4603      	mov	r3, r0
 80133ca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80133cc:	7bfb      	ldrb	r3, [r7, #15]
 80133ce:	4618      	mov	r0, r3
 80133d0:	f000 f862 	bl	8013498 <USBD_Get_USB_Status>
 80133d4:	4603      	mov	r3, r0
 80133d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80133d8:	7bbb      	ldrb	r3, [r7, #14]
}
 80133da:	4618      	mov	r0, r3
 80133dc:	3710      	adds	r7, #16
 80133de:	46bd      	mov	sp, r7
 80133e0:	bd80      	pop	{r7, pc}

080133e2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80133e2:	b580      	push	{r7, lr}
 80133e4:	b086      	sub	sp, #24
 80133e6:	af00      	add	r7, sp, #0
 80133e8:	60f8      	str	r0, [r7, #12]
 80133ea:	607a      	str	r2, [r7, #4]
 80133ec:	603b      	str	r3, [r7, #0]
 80133ee:	460b      	mov	r3, r1
 80133f0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80133f2:	2300      	movs	r3, #0
 80133f4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80133f6:	2300      	movs	r3, #0
 80133f8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80133fa:	68fb      	ldr	r3, [r7, #12]
 80133fc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8013400:	7af9      	ldrb	r1, [r7, #11]
 8013402:	683b      	ldr	r3, [r7, #0]
 8013404:	687a      	ldr	r2, [r7, #4]
 8013406:	f7f4 fbc4 	bl	8007b92 <HAL_PCD_EP_Transmit>
 801340a:	4603      	mov	r3, r0
 801340c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801340e:	7dfb      	ldrb	r3, [r7, #23]
 8013410:	4618      	mov	r0, r3
 8013412:	f000 f841 	bl	8013498 <USBD_Get_USB_Status>
 8013416:	4603      	mov	r3, r0
 8013418:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801341a:	7dbb      	ldrb	r3, [r7, #22]
}
 801341c:	4618      	mov	r0, r3
 801341e:	3718      	adds	r7, #24
 8013420:	46bd      	mov	sp, r7
 8013422:	bd80      	pop	{r7, pc}

08013424 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8013424:	b580      	push	{r7, lr}
 8013426:	b086      	sub	sp, #24
 8013428:	af00      	add	r7, sp, #0
 801342a:	60f8      	str	r0, [r7, #12]
 801342c:	607a      	str	r2, [r7, #4]
 801342e:	603b      	str	r3, [r7, #0]
 8013430:	460b      	mov	r3, r1
 8013432:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013434:	2300      	movs	r3, #0
 8013436:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013438:	2300      	movs	r3, #0
 801343a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801343c:	68fb      	ldr	r3, [r7, #12]
 801343e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8013442:	7af9      	ldrb	r1, [r7, #11]
 8013444:	683b      	ldr	r3, [r7, #0]
 8013446:	687a      	ldr	r2, [r7, #4]
 8013448:	f7f4 fb68 	bl	8007b1c <HAL_PCD_EP_Receive>
 801344c:	4603      	mov	r3, r0
 801344e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013450:	7dfb      	ldrb	r3, [r7, #23]
 8013452:	4618      	mov	r0, r3
 8013454:	f000 f820 	bl	8013498 <USBD_Get_USB_Status>
 8013458:	4603      	mov	r3, r0
 801345a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801345c:	7dbb      	ldrb	r3, [r7, #22]
}
 801345e:	4618      	mov	r0, r3
 8013460:	3718      	adds	r7, #24
 8013462:	46bd      	mov	sp, r7
 8013464:	bd80      	pop	{r7, pc}
	...

08013468 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8013468:	b480      	push	{r7}
 801346a:	b083      	sub	sp, #12
 801346c:	af00      	add	r7, sp, #0
 801346e:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_HID_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8013470:	4b03      	ldr	r3, [pc, #12]	@ (8013480 <USBD_static_malloc+0x18>)
}
 8013472:	4618      	mov	r0, r3
 8013474:	370c      	adds	r7, #12
 8013476:	46bd      	mov	sp, r7
 8013478:	f85d 7b04 	ldr.w	r7, [sp], #4
 801347c:	4770      	bx	lr
 801347e:	bf00      	nop
 8013480:	24001aac 	.word	0x24001aac

08013484 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8013484:	b480      	push	{r7}
 8013486:	b083      	sub	sp, #12
 8013488:	af00      	add	r7, sp, #0
 801348a:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 801348c:	bf00      	nop
 801348e:	370c      	adds	r7, #12
 8013490:	46bd      	mov	sp, r7
 8013492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013496:	4770      	bx	lr

08013498 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8013498:	b480      	push	{r7}
 801349a:	b085      	sub	sp, #20
 801349c:	af00      	add	r7, sp, #0
 801349e:	4603      	mov	r3, r0
 80134a0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80134a2:	2300      	movs	r3, #0
 80134a4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80134a6:	79fb      	ldrb	r3, [r7, #7]
 80134a8:	2b03      	cmp	r3, #3
 80134aa:	d817      	bhi.n	80134dc <USBD_Get_USB_Status+0x44>
 80134ac:	a201      	add	r2, pc, #4	@ (adr r2, 80134b4 <USBD_Get_USB_Status+0x1c>)
 80134ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80134b2:	bf00      	nop
 80134b4:	080134c5 	.word	0x080134c5
 80134b8:	080134cb 	.word	0x080134cb
 80134bc:	080134d1 	.word	0x080134d1
 80134c0:	080134d7 	.word	0x080134d7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80134c4:	2300      	movs	r3, #0
 80134c6:	73fb      	strb	r3, [r7, #15]
    break;
 80134c8:	e00b      	b.n	80134e2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80134ca:	2303      	movs	r3, #3
 80134cc:	73fb      	strb	r3, [r7, #15]
    break;
 80134ce:	e008      	b.n	80134e2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80134d0:	2301      	movs	r3, #1
 80134d2:	73fb      	strb	r3, [r7, #15]
    break;
 80134d4:	e005      	b.n	80134e2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80134d6:	2303      	movs	r3, #3
 80134d8:	73fb      	strb	r3, [r7, #15]
    break;
 80134da:	e002      	b.n	80134e2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80134dc:	2303      	movs	r3, #3
 80134de:	73fb      	strb	r3, [r7, #15]
    break;
 80134e0:	bf00      	nop
  }
  return usb_status;
 80134e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80134e4:	4618      	mov	r0, r3
 80134e6:	3714      	adds	r7, #20
 80134e8:	46bd      	mov	sp, r7
 80134ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134ee:	4770      	bx	lr

080134f0 <atoi>:
 80134f0:	220a      	movs	r2, #10
 80134f2:	2100      	movs	r1, #0
 80134f4:	f000 b87c 	b.w	80135f0 <strtol>

080134f8 <_strtol_l.isra.0>:
 80134f8:	2b24      	cmp	r3, #36	@ 0x24
 80134fa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80134fe:	4686      	mov	lr, r0
 8013500:	4690      	mov	r8, r2
 8013502:	d801      	bhi.n	8013508 <_strtol_l.isra.0+0x10>
 8013504:	2b01      	cmp	r3, #1
 8013506:	d106      	bne.n	8013516 <_strtol_l.isra.0+0x1e>
 8013508:	f001 f8d0 	bl	80146ac <__errno>
 801350c:	2316      	movs	r3, #22
 801350e:	6003      	str	r3, [r0, #0]
 8013510:	2000      	movs	r0, #0
 8013512:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013516:	4834      	ldr	r0, [pc, #208]	@ (80135e8 <_strtol_l.isra.0+0xf0>)
 8013518:	460d      	mov	r5, r1
 801351a:	462a      	mov	r2, r5
 801351c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013520:	5d06      	ldrb	r6, [r0, r4]
 8013522:	f016 0608 	ands.w	r6, r6, #8
 8013526:	d1f8      	bne.n	801351a <_strtol_l.isra.0+0x22>
 8013528:	2c2d      	cmp	r4, #45	@ 0x2d
 801352a:	d110      	bne.n	801354e <_strtol_l.isra.0+0x56>
 801352c:	782c      	ldrb	r4, [r5, #0]
 801352e:	2601      	movs	r6, #1
 8013530:	1c95      	adds	r5, r2, #2
 8013532:	f033 0210 	bics.w	r2, r3, #16
 8013536:	d115      	bne.n	8013564 <_strtol_l.isra.0+0x6c>
 8013538:	2c30      	cmp	r4, #48	@ 0x30
 801353a:	d10d      	bne.n	8013558 <_strtol_l.isra.0+0x60>
 801353c:	782a      	ldrb	r2, [r5, #0]
 801353e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8013542:	2a58      	cmp	r2, #88	@ 0x58
 8013544:	d108      	bne.n	8013558 <_strtol_l.isra.0+0x60>
 8013546:	786c      	ldrb	r4, [r5, #1]
 8013548:	3502      	adds	r5, #2
 801354a:	2310      	movs	r3, #16
 801354c:	e00a      	b.n	8013564 <_strtol_l.isra.0+0x6c>
 801354e:	2c2b      	cmp	r4, #43	@ 0x2b
 8013550:	bf04      	itt	eq
 8013552:	782c      	ldrbeq	r4, [r5, #0]
 8013554:	1c95      	addeq	r5, r2, #2
 8013556:	e7ec      	b.n	8013532 <_strtol_l.isra.0+0x3a>
 8013558:	2b00      	cmp	r3, #0
 801355a:	d1f6      	bne.n	801354a <_strtol_l.isra.0+0x52>
 801355c:	2c30      	cmp	r4, #48	@ 0x30
 801355e:	bf14      	ite	ne
 8013560:	230a      	movne	r3, #10
 8013562:	2308      	moveq	r3, #8
 8013564:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8013568:	f10c 3cff 	add.w	ip, ip, #4294967295
 801356c:	2200      	movs	r2, #0
 801356e:	fbbc f9f3 	udiv	r9, ip, r3
 8013572:	4610      	mov	r0, r2
 8013574:	fb03 ca19 	mls	sl, r3, r9, ip
 8013578:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801357c:	2f09      	cmp	r7, #9
 801357e:	d80f      	bhi.n	80135a0 <_strtol_l.isra.0+0xa8>
 8013580:	463c      	mov	r4, r7
 8013582:	42a3      	cmp	r3, r4
 8013584:	dd1b      	ble.n	80135be <_strtol_l.isra.0+0xc6>
 8013586:	1c57      	adds	r7, r2, #1
 8013588:	d007      	beq.n	801359a <_strtol_l.isra.0+0xa2>
 801358a:	4581      	cmp	r9, r0
 801358c:	d314      	bcc.n	80135b8 <_strtol_l.isra.0+0xc0>
 801358e:	d101      	bne.n	8013594 <_strtol_l.isra.0+0x9c>
 8013590:	45a2      	cmp	sl, r4
 8013592:	db11      	blt.n	80135b8 <_strtol_l.isra.0+0xc0>
 8013594:	fb00 4003 	mla	r0, r0, r3, r4
 8013598:	2201      	movs	r2, #1
 801359a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801359e:	e7eb      	b.n	8013578 <_strtol_l.isra.0+0x80>
 80135a0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80135a4:	2f19      	cmp	r7, #25
 80135a6:	d801      	bhi.n	80135ac <_strtol_l.isra.0+0xb4>
 80135a8:	3c37      	subs	r4, #55	@ 0x37
 80135aa:	e7ea      	b.n	8013582 <_strtol_l.isra.0+0x8a>
 80135ac:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80135b0:	2f19      	cmp	r7, #25
 80135b2:	d804      	bhi.n	80135be <_strtol_l.isra.0+0xc6>
 80135b4:	3c57      	subs	r4, #87	@ 0x57
 80135b6:	e7e4      	b.n	8013582 <_strtol_l.isra.0+0x8a>
 80135b8:	f04f 32ff 	mov.w	r2, #4294967295
 80135bc:	e7ed      	b.n	801359a <_strtol_l.isra.0+0xa2>
 80135be:	1c53      	adds	r3, r2, #1
 80135c0:	d108      	bne.n	80135d4 <_strtol_l.isra.0+0xdc>
 80135c2:	2322      	movs	r3, #34	@ 0x22
 80135c4:	f8ce 3000 	str.w	r3, [lr]
 80135c8:	4660      	mov	r0, ip
 80135ca:	f1b8 0f00 	cmp.w	r8, #0
 80135ce:	d0a0      	beq.n	8013512 <_strtol_l.isra.0+0x1a>
 80135d0:	1e69      	subs	r1, r5, #1
 80135d2:	e006      	b.n	80135e2 <_strtol_l.isra.0+0xea>
 80135d4:	b106      	cbz	r6, 80135d8 <_strtol_l.isra.0+0xe0>
 80135d6:	4240      	negs	r0, r0
 80135d8:	f1b8 0f00 	cmp.w	r8, #0
 80135dc:	d099      	beq.n	8013512 <_strtol_l.isra.0+0x1a>
 80135de:	2a00      	cmp	r2, #0
 80135e0:	d1f6      	bne.n	80135d0 <_strtol_l.isra.0+0xd8>
 80135e2:	f8c8 1000 	str.w	r1, [r8]
 80135e6:	e794      	b.n	8013512 <_strtol_l.isra.0+0x1a>
 80135e8:	08019085 	.word	0x08019085

080135ec <_strtol_r>:
 80135ec:	f7ff bf84 	b.w	80134f8 <_strtol_l.isra.0>

080135f0 <strtol>:
 80135f0:	4613      	mov	r3, r2
 80135f2:	460a      	mov	r2, r1
 80135f4:	4601      	mov	r1, r0
 80135f6:	4802      	ldr	r0, [pc, #8]	@ (8013600 <strtol+0x10>)
 80135f8:	6800      	ldr	r0, [r0, #0]
 80135fa:	f7ff bf7d 	b.w	80134f8 <_strtol_l.isra.0>
 80135fe:	bf00      	nop
 8013600:	24000194 	.word	0x24000194

08013604 <__cvt>:
 8013604:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013606:	ed2d 8b02 	vpush	{d8}
 801360a:	eeb0 8b40 	vmov.f64	d8, d0
 801360e:	b085      	sub	sp, #20
 8013610:	4617      	mov	r7, r2
 8013612:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8013614:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8013616:	ee18 2a90 	vmov	r2, s17
 801361a:	f025 0520 	bic.w	r5, r5, #32
 801361e:	2a00      	cmp	r2, #0
 8013620:	bfb6      	itet	lt
 8013622:	222d      	movlt	r2, #45	@ 0x2d
 8013624:	2200      	movge	r2, #0
 8013626:	eeb1 8b40 	vneglt.f64	d8, d0
 801362a:	2d46      	cmp	r5, #70	@ 0x46
 801362c:	460c      	mov	r4, r1
 801362e:	701a      	strb	r2, [r3, #0]
 8013630:	d004      	beq.n	801363c <__cvt+0x38>
 8013632:	2d45      	cmp	r5, #69	@ 0x45
 8013634:	d100      	bne.n	8013638 <__cvt+0x34>
 8013636:	3401      	adds	r4, #1
 8013638:	2102      	movs	r1, #2
 801363a:	e000      	b.n	801363e <__cvt+0x3a>
 801363c:	2103      	movs	r1, #3
 801363e:	ab03      	add	r3, sp, #12
 8013640:	9301      	str	r3, [sp, #4]
 8013642:	ab02      	add	r3, sp, #8
 8013644:	9300      	str	r3, [sp, #0]
 8013646:	4622      	mov	r2, r4
 8013648:	4633      	mov	r3, r6
 801364a:	eeb0 0b48 	vmov.f64	d0, d8
 801364e:	f001 f8eb 	bl	8014828 <_dtoa_r>
 8013652:	2d47      	cmp	r5, #71	@ 0x47
 8013654:	d114      	bne.n	8013680 <__cvt+0x7c>
 8013656:	07fb      	lsls	r3, r7, #31
 8013658:	d50a      	bpl.n	8013670 <__cvt+0x6c>
 801365a:	1902      	adds	r2, r0, r4
 801365c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8013660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013664:	bf08      	it	eq
 8013666:	9203      	streq	r2, [sp, #12]
 8013668:	2130      	movs	r1, #48	@ 0x30
 801366a:	9b03      	ldr	r3, [sp, #12]
 801366c:	4293      	cmp	r3, r2
 801366e:	d319      	bcc.n	80136a4 <__cvt+0xa0>
 8013670:	9b03      	ldr	r3, [sp, #12]
 8013672:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013674:	1a1b      	subs	r3, r3, r0
 8013676:	6013      	str	r3, [r2, #0]
 8013678:	b005      	add	sp, #20
 801367a:	ecbd 8b02 	vpop	{d8}
 801367e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013680:	2d46      	cmp	r5, #70	@ 0x46
 8013682:	eb00 0204 	add.w	r2, r0, r4
 8013686:	d1e9      	bne.n	801365c <__cvt+0x58>
 8013688:	7803      	ldrb	r3, [r0, #0]
 801368a:	2b30      	cmp	r3, #48	@ 0x30
 801368c:	d107      	bne.n	801369e <__cvt+0x9a>
 801368e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8013692:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013696:	bf1c      	itt	ne
 8013698:	f1c4 0401 	rsbne	r4, r4, #1
 801369c:	6034      	strne	r4, [r6, #0]
 801369e:	6833      	ldr	r3, [r6, #0]
 80136a0:	441a      	add	r2, r3
 80136a2:	e7db      	b.n	801365c <__cvt+0x58>
 80136a4:	1c5c      	adds	r4, r3, #1
 80136a6:	9403      	str	r4, [sp, #12]
 80136a8:	7019      	strb	r1, [r3, #0]
 80136aa:	e7de      	b.n	801366a <__cvt+0x66>

080136ac <__exponent>:
 80136ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80136ae:	2900      	cmp	r1, #0
 80136b0:	bfba      	itte	lt
 80136b2:	4249      	neglt	r1, r1
 80136b4:	232d      	movlt	r3, #45	@ 0x2d
 80136b6:	232b      	movge	r3, #43	@ 0x2b
 80136b8:	2909      	cmp	r1, #9
 80136ba:	7002      	strb	r2, [r0, #0]
 80136bc:	7043      	strb	r3, [r0, #1]
 80136be:	dd29      	ble.n	8013714 <__exponent+0x68>
 80136c0:	f10d 0307 	add.w	r3, sp, #7
 80136c4:	461d      	mov	r5, r3
 80136c6:	270a      	movs	r7, #10
 80136c8:	461a      	mov	r2, r3
 80136ca:	fbb1 f6f7 	udiv	r6, r1, r7
 80136ce:	fb07 1416 	mls	r4, r7, r6, r1
 80136d2:	3430      	adds	r4, #48	@ 0x30
 80136d4:	f802 4c01 	strb.w	r4, [r2, #-1]
 80136d8:	460c      	mov	r4, r1
 80136da:	2c63      	cmp	r4, #99	@ 0x63
 80136dc:	f103 33ff 	add.w	r3, r3, #4294967295
 80136e0:	4631      	mov	r1, r6
 80136e2:	dcf1      	bgt.n	80136c8 <__exponent+0x1c>
 80136e4:	3130      	adds	r1, #48	@ 0x30
 80136e6:	1e94      	subs	r4, r2, #2
 80136e8:	f803 1c01 	strb.w	r1, [r3, #-1]
 80136ec:	1c41      	adds	r1, r0, #1
 80136ee:	4623      	mov	r3, r4
 80136f0:	42ab      	cmp	r3, r5
 80136f2:	d30a      	bcc.n	801370a <__exponent+0x5e>
 80136f4:	f10d 0309 	add.w	r3, sp, #9
 80136f8:	1a9b      	subs	r3, r3, r2
 80136fa:	42ac      	cmp	r4, r5
 80136fc:	bf88      	it	hi
 80136fe:	2300      	movhi	r3, #0
 8013700:	3302      	adds	r3, #2
 8013702:	4403      	add	r3, r0
 8013704:	1a18      	subs	r0, r3, r0
 8013706:	b003      	add	sp, #12
 8013708:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801370a:	f813 6b01 	ldrb.w	r6, [r3], #1
 801370e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8013712:	e7ed      	b.n	80136f0 <__exponent+0x44>
 8013714:	2330      	movs	r3, #48	@ 0x30
 8013716:	3130      	adds	r1, #48	@ 0x30
 8013718:	7083      	strb	r3, [r0, #2]
 801371a:	70c1      	strb	r1, [r0, #3]
 801371c:	1d03      	adds	r3, r0, #4
 801371e:	e7f1      	b.n	8013704 <__exponent+0x58>

08013720 <_printf_float>:
 8013720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013724:	b08d      	sub	sp, #52	@ 0x34
 8013726:	460c      	mov	r4, r1
 8013728:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801372c:	4616      	mov	r6, r2
 801372e:	461f      	mov	r7, r3
 8013730:	4605      	mov	r5, r0
 8013732:	f000 ff71 	bl	8014618 <_localeconv_r>
 8013736:	f8d0 b000 	ldr.w	fp, [r0]
 801373a:	4658      	mov	r0, fp
 801373c:	f7ec fe30 	bl	80003a0 <strlen>
 8013740:	2300      	movs	r3, #0
 8013742:	930a      	str	r3, [sp, #40]	@ 0x28
 8013744:	f8d8 3000 	ldr.w	r3, [r8]
 8013748:	f894 9018 	ldrb.w	r9, [r4, #24]
 801374c:	6822      	ldr	r2, [r4, #0]
 801374e:	9005      	str	r0, [sp, #20]
 8013750:	3307      	adds	r3, #7
 8013752:	f023 0307 	bic.w	r3, r3, #7
 8013756:	f103 0108 	add.w	r1, r3, #8
 801375a:	f8c8 1000 	str.w	r1, [r8]
 801375e:	ed93 0b00 	vldr	d0, [r3]
 8013762:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 80139c0 <_printf_float+0x2a0>
 8013766:	eeb0 7bc0 	vabs.f64	d7, d0
 801376a:	eeb4 7b46 	vcmp.f64	d7, d6
 801376e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013772:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8013776:	dd24      	ble.n	80137c2 <_printf_float+0xa2>
 8013778:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801377c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013780:	d502      	bpl.n	8013788 <_printf_float+0x68>
 8013782:	232d      	movs	r3, #45	@ 0x2d
 8013784:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013788:	498f      	ldr	r1, [pc, #572]	@ (80139c8 <_printf_float+0x2a8>)
 801378a:	4b90      	ldr	r3, [pc, #576]	@ (80139cc <_printf_float+0x2ac>)
 801378c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8013790:	bf8c      	ite	hi
 8013792:	4688      	movhi	r8, r1
 8013794:	4698      	movls	r8, r3
 8013796:	f022 0204 	bic.w	r2, r2, #4
 801379a:	2303      	movs	r3, #3
 801379c:	6123      	str	r3, [r4, #16]
 801379e:	6022      	str	r2, [r4, #0]
 80137a0:	f04f 0a00 	mov.w	sl, #0
 80137a4:	9700      	str	r7, [sp, #0]
 80137a6:	4633      	mov	r3, r6
 80137a8:	aa0b      	add	r2, sp, #44	@ 0x2c
 80137aa:	4621      	mov	r1, r4
 80137ac:	4628      	mov	r0, r5
 80137ae:	f000 f9d1 	bl	8013b54 <_printf_common>
 80137b2:	3001      	adds	r0, #1
 80137b4:	f040 8089 	bne.w	80138ca <_printf_float+0x1aa>
 80137b8:	f04f 30ff 	mov.w	r0, #4294967295
 80137bc:	b00d      	add	sp, #52	@ 0x34
 80137be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80137c2:	eeb4 0b40 	vcmp.f64	d0, d0
 80137c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80137ca:	d709      	bvc.n	80137e0 <_printf_float+0xc0>
 80137cc:	ee10 3a90 	vmov	r3, s1
 80137d0:	2b00      	cmp	r3, #0
 80137d2:	bfbc      	itt	lt
 80137d4:	232d      	movlt	r3, #45	@ 0x2d
 80137d6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80137da:	497d      	ldr	r1, [pc, #500]	@ (80139d0 <_printf_float+0x2b0>)
 80137dc:	4b7d      	ldr	r3, [pc, #500]	@ (80139d4 <_printf_float+0x2b4>)
 80137de:	e7d5      	b.n	801378c <_printf_float+0x6c>
 80137e0:	6863      	ldr	r3, [r4, #4]
 80137e2:	1c59      	adds	r1, r3, #1
 80137e4:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 80137e8:	d139      	bne.n	801385e <_printf_float+0x13e>
 80137ea:	2306      	movs	r3, #6
 80137ec:	6063      	str	r3, [r4, #4]
 80137ee:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80137f2:	2300      	movs	r3, #0
 80137f4:	6022      	str	r2, [r4, #0]
 80137f6:	9303      	str	r3, [sp, #12]
 80137f8:	ab0a      	add	r3, sp, #40	@ 0x28
 80137fa:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80137fe:	ab09      	add	r3, sp, #36	@ 0x24
 8013800:	9300      	str	r3, [sp, #0]
 8013802:	6861      	ldr	r1, [r4, #4]
 8013804:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8013808:	4628      	mov	r0, r5
 801380a:	f7ff fefb 	bl	8013604 <__cvt>
 801380e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8013812:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013814:	4680      	mov	r8, r0
 8013816:	d129      	bne.n	801386c <_printf_float+0x14c>
 8013818:	1cc8      	adds	r0, r1, #3
 801381a:	db02      	blt.n	8013822 <_printf_float+0x102>
 801381c:	6863      	ldr	r3, [r4, #4]
 801381e:	4299      	cmp	r1, r3
 8013820:	dd41      	ble.n	80138a6 <_printf_float+0x186>
 8013822:	f1a9 0902 	sub.w	r9, r9, #2
 8013826:	fa5f f989 	uxtb.w	r9, r9
 801382a:	3901      	subs	r1, #1
 801382c:	464a      	mov	r2, r9
 801382e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8013832:	9109      	str	r1, [sp, #36]	@ 0x24
 8013834:	f7ff ff3a 	bl	80136ac <__exponent>
 8013838:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801383a:	1813      	adds	r3, r2, r0
 801383c:	2a01      	cmp	r2, #1
 801383e:	4682      	mov	sl, r0
 8013840:	6123      	str	r3, [r4, #16]
 8013842:	dc02      	bgt.n	801384a <_printf_float+0x12a>
 8013844:	6822      	ldr	r2, [r4, #0]
 8013846:	07d2      	lsls	r2, r2, #31
 8013848:	d501      	bpl.n	801384e <_printf_float+0x12e>
 801384a:	3301      	adds	r3, #1
 801384c:	6123      	str	r3, [r4, #16]
 801384e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8013852:	2b00      	cmp	r3, #0
 8013854:	d0a6      	beq.n	80137a4 <_printf_float+0x84>
 8013856:	232d      	movs	r3, #45	@ 0x2d
 8013858:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801385c:	e7a2      	b.n	80137a4 <_printf_float+0x84>
 801385e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8013862:	d1c4      	bne.n	80137ee <_printf_float+0xce>
 8013864:	2b00      	cmp	r3, #0
 8013866:	d1c2      	bne.n	80137ee <_printf_float+0xce>
 8013868:	2301      	movs	r3, #1
 801386a:	e7bf      	b.n	80137ec <_printf_float+0xcc>
 801386c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8013870:	d9db      	bls.n	801382a <_printf_float+0x10a>
 8013872:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8013876:	d118      	bne.n	80138aa <_printf_float+0x18a>
 8013878:	2900      	cmp	r1, #0
 801387a:	6863      	ldr	r3, [r4, #4]
 801387c:	dd0b      	ble.n	8013896 <_printf_float+0x176>
 801387e:	6121      	str	r1, [r4, #16]
 8013880:	b913      	cbnz	r3, 8013888 <_printf_float+0x168>
 8013882:	6822      	ldr	r2, [r4, #0]
 8013884:	07d0      	lsls	r0, r2, #31
 8013886:	d502      	bpl.n	801388e <_printf_float+0x16e>
 8013888:	3301      	adds	r3, #1
 801388a:	440b      	add	r3, r1
 801388c:	6123      	str	r3, [r4, #16]
 801388e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8013890:	f04f 0a00 	mov.w	sl, #0
 8013894:	e7db      	b.n	801384e <_printf_float+0x12e>
 8013896:	b913      	cbnz	r3, 801389e <_printf_float+0x17e>
 8013898:	6822      	ldr	r2, [r4, #0]
 801389a:	07d2      	lsls	r2, r2, #31
 801389c:	d501      	bpl.n	80138a2 <_printf_float+0x182>
 801389e:	3302      	adds	r3, #2
 80138a0:	e7f4      	b.n	801388c <_printf_float+0x16c>
 80138a2:	2301      	movs	r3, #1
 80138a4:	e7f2      	b.n	801388c <_printf_float+0x16c>
 80138a6:	f04f 0967 	mov.w	r9, #103	@ 0x67
 80138aa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80138ac:	4299      	cmp	r1, r3
 80138ae:	db05      	blt.n	80138bc <_printf_float+0x19c>
 80138b0:	6823      	ldr	r3, [r4, #0]
 80138b2:	6121      	str	r1, [r4, #16]
 80138b4:	07d8      	lsls	r0, r3, #31
 80138b6:	d5ea      	bpl.n	801388e <_printf_float+0x16e>
 80138b8:	1c4b      	adds	r3, r1, #1
 80138ba:	e7e7      	b.n	801388c <_printf_float+0x16c>
 80138bc:	2900      	cmp	r1, #0
 80138be:	bfd4      	ite	le
 80138c0:	f1c1 0202 	rsble	r2, r1, #2
 80138c4:	2201      	movgt	r2, #1
 80138c6:	4413      	add	r3, r2
 80138c8:	e7e0      	b.n	801388c <_printf_float+0x16c>
 80138ca:	6823      	ldr	r3, [r4, #0]
 80138cc:	055a      	lsls	r2, r3, #21
 80138ce:	d407      	bmi.n	80138e0 <_printf_float+0x1c0>
 80138d0:	6923      	ldr	r3, [r4, #16]
 80138d2:	4642      	mov	r2, r8
 80138d4:	4631      	mov	r1, r6
 80138d6:	4628      	mov	r0, r5
 80138d8:	47b8      	blx	r7
 80138da:	3001      	adds	r0, #1
 80138dc:	d12a      	bne.n	8013934 <_printf_float+0x214>
 80138de:	e76b      	b.n	80137b8 <_printf_float+0x98>
 80138e0:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80138e4:	f240 80e0 	bls.w	8013aa8 <_printf_float+0x388>
 80138e8:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80138ec:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80138f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80138f4:	d133      	bne.n	801395e <_printf_float+0x23e>
 80138f6:	4a38      	ldr	r2, [pc, #224]	@ (80139d8 <_printf_float+0x2b8>)
 80138f8:	2301      	movs	r3, #1
 80138fa:	4631      	mov	r1, r6
 80138fc:	4628      	mov	r0, r5
 80138fe:	47b8      	blx	r7
 8013900:	3001      	adds	r0, #1
 8013902:	f43f af59 	beq.w	80137b8 <_printf_float+0x98>
 8013906:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801390a:	4543      	cmp	r3, r8
 801390c:	db02      	blt.n	8013914 <_printf_float+0x1f4>
 801390e:	6823      	ldr	r3, [r4, #0]
 8013910:	07d8      	lsls	r0, r3, #31
 8013912:	d50f      	bpl.n	8013934 <_printf_float+0x214>
 8013914:	9b05      	ldr	r3, [sp, #20]
 8013916:	465a      	mov	r2, fp
 8013918:	4631      	mov	r1, r6
 801391a:	4628      	mov	r0, r5
 801391c:	47b8      	blx	r7
 801391e:	3001      	adds	r0, #1
 8013920:	f43f af4a 	beq.w	80137b8 <_printf_float+0x98>
 8013924:	f04f 0900 	mov.w	r9, #0
 8013928:	f108 38ff 	add.w	r8, r8, #4294967295
 801392c:	f104 0a1a 	add.w	sl, r4, #26
 8013930:	45c8      	cmp	r8, r9
 8013932:	dc09      	bgt.n	8013948 <_printf_float+0x228>
 8013934:	6823      	ldr	r3, [r4, #0]
 8013936:	079b      	lsls	r3, r3, #30
 8013938:	f100 8107 	bmi.w	8013b4a <_printf_float+0x42a>
 801393c:	68e0      	ldr	r0, [r4, #12]
 801393e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013940:	4298      	cmp	r0, r3
 8013942:	bfb8      	it	lt
 8013944:	4618      	movlt	r0, r3
 8013946:	e739      	b.n	80137bc <_printf_float+0x9c>
 8013948:	2301      	movs	r3, #1
 801394a:	4652      	mov	r2, sl
 801394c:	4631      	mov	r1, r6
 801394e:	4628      	mov	r0, r5
 8013950:	47b8      	blx	r7
 8013952:	3001      	adds	r0, #1
 8013954:	f43f af30 	beq.w	80137b8 <_printf_float+0x98>
 8013958:	f109 0901 	add.w	r9, r9, #1
 801395c:	e7e8      	b.n	8013930 <_printf_float+0x210>
 801395e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013960:	2b00      	cmp	r3, #0
 8013962:	dc3b      	bgt.n	80139dc <_printf_float+0x2bc>
 8013964:	4a1c      	ldr	r2, [pc, #112]	@ (80139d8 <_printf_float+0x2b8>)
 8013966:	2301      	movs	r3, #1
 8013968:	4631      	mov	r1, r6
 801396a:	4628      	mov	r0, r5
 801396c:	47b8      	blx	r7
 801396e:	3001      	adds	r0, #1
 8013970:	f43f af22 	beq.w	80137b8 <_printf_float+0x98>
 8013974:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8013978:	ea59 0303 	orrs.w	r3, r9, r3
 801397c:	d102      	bne.n	8013984 <_printf_float+0x264>
 801397e:	6823      	ldr	r3, [r4, #0]
 8013980:	07d9      	lsls	r1, r3, #31
 8013982:	d5d7      	bpl.n	8013934 <_printf_float+0x214>
 8013984:	9b05      	ldr	r3, [sp, #20]
 8013986:	465a      	mov	r2, fp
 8013988:	4631      	mov	r1, r6
 801398a:	4628      	mov	r0, r5
 801398c:	47b8      	blx	r7
 801398e:	3001      	adds	r0, #1
 8013990:	f43f af12 	beq.w	80137b8 <_printf_float+0x98>
 8013994:	f04f 0a00 	mov.w	sl, #0
 8013998:	f104 0b1a 	add.w	fp, r4, #26
 801399c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801399e:	425b      	negs	r3, r3
 80139a0:	4553      	cmp	r3, sl
 80139a2:	dc01      	bgt.n	80139a8 <_printf_float+0x288>
 80139a4:	464b      	mov	r3, r9
 80139a6:	e794      	b.n	80138d2 <_printf_float+0x1b2>
 80139a8:	2301      	movs	r3, #1
 80139aa:	465a      	mov	r2, fp
 80139ac:	4631      	mov	r1, r6
 80139ae:	4628      	mov	r0, r5
 80139b0:	47b8      	blx	r7
 80139b2:	3001      	adds	r0, #1
 80139b4:	f43f af00 	beq.w	80137b8 <_printf_float+0x98>
 80139b8:	f10a 0a01 	add.w	sl, sl, #1
 80139bc:	e7ee      	b.n	801399c <_printf_float+0x27c>
 80139be:	bf00      	nop
 80139c0:	ffffffff 	.word	0xffffffff
 80139c4:	7fefffff 	.word	0x7fefffff
 80139c8:	08019189 	.word	0x08019189
 80139cc:	08019185 	.word	0x08019185
 80139d0:	08019191 	.word	0x08019191
 80139d4:	0801918d 	.word	0x0801918d
 80139d8:	080192cb 	.word	0x080192cb
 80139dc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80139de:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80139e2:	4553      	cmp	r3, sl
 80139e4:	bfa8      	it	ge
 80139e6:	4653      	movge	r3, sl
 80139e8:	2b00      	cmp	r3, #0
 80139ea:	4699      	mov	r9, r3
 80139ec:	dc37      	bgt.n	8013a5e <_printf_float+0x33e>
 80139ee:	2300      	movs	r3, #0
 80139f0:	9307      	str	r3, [sp, #28]
 80139f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80139f6:	f104 021a 	add.w	r2, r4, #26
 80139fa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80139fc:	9907      	ldr	r1, [sp, #28]
 80139fe:	9306      	str	r3, [sp, #24]
 8013a00:	eba3 0309 	sub.w	r3, r3, r9
 8013a04:	428b      	cmp	r3, r1
 8013a06:	dc31      	bgt.n	8013a6c <_printf_float+0x34c>
 8013a08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013a0a:	459a      	cmp	sl, r3
 8013a0c:	dc3b      	bgt.n	8013a86 <_printf_float+0x366>
 8013a0e:	6823      	ldr	r3, [r4, #0]
 8013a10:	07da      	lsls	r2, r3, #31
 8013a12:	d438      	bmi.n	8013a86 <_printf_float+0x366>
 8013a14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013a16:	ebaa 0903 	sub.w	r9, sl, r3
 8013a1a:	9b06      	ldr	r3, [sp, #24]
 8013a1c:	ebaa 0303 	sub.w	r3, sl, r3
 8013a20:	4599      	cmp	r9, r3
 8013a22:	bfa8      	it	ge
 8013a24:	4699      	movge	r9, r3
 8013a26:	f1b9 0f00 	cmp.w	r9, #0
 8013a2a:	dc34      	bgt.n	8013a96 <_printf_float+0x376>
 8013a2c:	f04f 0800 	mov.w	r8, #0
 8013a30:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013a34:	f104 0b1a 	add.w	fp, r4, #26
 8013a38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013a3a:	ebaa 0303 	sub.w	r3, sl, r3
 8013a3e:	eba3 0309 	sub.w	r3, r3, r9
 8013a42:	4543      	cmp	r3, r8
 8013a44:	f77f af76 	ble.w	8013934 <_printf_float+0x214>
 8013a48:	2301      	movs	r3, #1
 8013a4a:	465a      	mov	r2, fp
 8013a4c:	4631      	mov	r1, r6
 8013a4e:	4628      	mov	r0, r5
 8013a50:	47b8      	blx	r7
 8013a52:	3001      	adds	r0, #1
 8013a54:	f43f aeb0 	beq.w	80137b8 <_printf_float+0x98>
 8013a58:	f108 0801 	add.w	r8, r8, #1
 8013a5c:	e7ec      	b.n	8013a38 <_printf_float+0x318>
 8013a5e:	4642      	mov	r2, r8
 8013a60:	4631      	mov	r1, r6
 8013a62:	4628      	mov	r0, r5
 8013a64:	47b8      	blx	r7
 8013a66:	3001      	adds	r0, #1
 8013a68:	d1c1      	bne.n	80139ee <_printf_float+0x2ce>
 8013a6a:	e6a5      	b.n	80137b8 <_printf_float+0x98>
 8013a6c:	2301      	movs	r3, #1
 8013a6e:	4631      	mov	r1, r6
 8013a70:	4628      	mov	r0, r5
 8013a72:	9206      	str	r2, [sp, #24]
 8013a74:	47b8      	blx	r7
 8013a76:	3001      	adds	r0, #1
 8013a78:	f43f ae9e 	beq.w	80137b8 <_printf_float+0x98>
 8013a7c:	9b07      	ldr	r3, [sp, #28]
 8013a7e:	9a06      	ldr	r2, [sp, #24]
 8013a80:	3301      	adds	r3, #1
 8013a82:	9307      	str	r3, [sp, #28]
 8013a84:	e7b9      	b.n	80139fa <_printf_float+0x2da>
 8013a86:	9b05      	ldr	r3, [sp, #20]
 8013a88:	465a      	mov	r2, fp
 8013a8a:	4631      	mov	r1, r6
 8013a8c:	4628      	mov	r0, r5
 8013a8e:	47b8      	blx	r7
 8013a90:	3001      	adds	r0, #1
 8013a92:	d1bf      	bne.n	8013a14 <_printf_float+0x2f4>
 8013a94:	e690      	b.n	80137b8 <_printf_float+0x98>
 8013a96:	9a06      	ldr	r2, [sp, #24]
 8013a98:	464b      	mov	r3, r9
 8013a9a:	4442      	add	r2, r8
 8013a9c:	4631      	mov	r1, r6
 8013a9e:	4628      	mov	r0, r5
 8013aa0:	47b8      	blx	r7
 8013aa2:	3001      	adds	r0, #1
 8013aa4:	d1c2      	bne.n	8013a2c <_printf_float+0x30c>
 8013aa6:	e687      	b.n	80137b8 <_printf_float+0x98>
 8013aa8:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8013aac:	f1b9 0f01 	cmp.w	r9, #1
 8013ab0:	dc01      	bgt.n	8013ab6 <_printf_float+0x396>
 8013ab2:	07db      	lsls	r3, r3, #31
 8013ab4:	d536      	bpl.n	8013b24 <_printf_float+0x404>
 8013ab6:	2301      	movs	r3, #1
 8013ab8:	4642      	mov	r2, r8
 8013aba:	4631      	mov	r1, r6
 8013abc:	4628      	mov	r0, r5
 8013abe:	47b8      	blx	r7
 8013ac0:	3001      	adds	r0, #1
 8013ac2:	f43f ae79 	beq.w	80137b8 <_printf_float+0x98>
 8013ac6:	9b05      	ldr	r3, [sp, #20]
 8013ac8:	465a      	mov	r2, fp
 8013aca:	4631      	mov	r1, r6
 8013acc:	4628      	mov	r0, r5
 8013ace:	47b8      	blx	r7
 8013ad0:	3001      	adds	r0, #1
 8013ad2:	f43f ae71 	beq.w	80137b8 <_printf_float+0x98>
 8013ad6:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8013ada:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8013ade:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013ae2:	f109 39ff 	add.w	r9, r9, #4294967295
 8013ae6:	d018      	beq.n	8013b1a <_printf_float+0x3fa>
 8013ae8:	464b      	mov	r3, r9
 8013aea:	f108 0201 	add.w	r2, r8, #1
 8013aee:	4631      	mov	r1, r6
 8013af0:	4628      	mov	r0, r5
 8013af2:	47b8      	blx	r7
 8013af4:	3001      	adds	r0, #1
 8013af6:	d10c      	bne.n	8013b12 <_printf_float+0x3f2>
 8013af8:	e65e      	b.n	80137b8 <_printf_float+0x98>
 8013afa:	2301      	movs	r3, #1
 8013afc:	465a      	mov	r2, fp
 8013afe:	4631      	mov	r1, r6
 8013b00:	4628      	mov	r0, r5
 8013b02:	47b8      	blx	r7
 8013b04:	3001      	adds	r0, #1
 8013b06:	f43f ae57 	beq.w	80137b8 <_printf_float+0x98>
 8013b0a:	f108 0801 	add.w	r8, r8, #1
 8013b0e:	45c8      	cmp	r8, r9
 8013b10:	dbf3      	blt.n	8013afa <_printf_float+0x3da>
 8013b12:	4653      	mov	r3, sl
 8013b14:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8013b18:	e6dc      	b.n	80138d4 <_printf_float+0x1b4>
 8013b1a:	f04f 0800 	mov.w	r8, #0
 8013b1e:	f104 0b1a 	add.w	fp, r4, #26
 8013b22:	e7f4      	b.n	8013b0e <_printf_float+0x3ee>
 8013b24:	2301      	movs	r3, #1
 8013b26:	4642      	mov	r2, r8
 8013b28:	e7e1      	b.n	8013aee <_printf_float+0x3ce>
 8013b2a:	2301      	movs	r3, #1
 8013b2c:	464a      	mov	r2, r9
 8013b2e:	4631      	mov	r1, r6
 8013b30:	4628      	mov	r0, r5
 8013b32:	47b8      	blx	r7
 8013b34:	3001      	adds	r0, #1
 8013b36:	f43f ae3f 	beq.w	80137b8 <_printf_float+0x98>
 8013b3a:	f108 0801 	add.w	r8, r8, #1
 8013b3e:	68e3      	ldr	r3, [r4, #12]
 8013b40:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8013b42:	1a5b      	subs	r3, r3, r1
 8013b44:	4543      	cmp	r3, r8
 8013b46:	dcf0      	bgt.n	8013b2a <_printf_float+0x40a>
 8013b48:	e6f8      	b.n	801393c <_printf_float+0x21c>
 8013b4a:	f04f 0800 	mov.w	r8, #0
 8013b4e:	f104 0919 	add.w	r9, r4, #25
 8013b52:	e7f4      	b.n	8013b3e <_printf_float+0x41e>

08013b54 <_printf_common>:
 8013b54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013b58:	4616      	mov	r6, r2
 8013b5a:	4698      	mov	r8, r3
 8013b5c:	688a      	ldr	r2, [r1, #8]
 8013b5e:	690b      	ldr	r3, [r1, #16]
 8013b60:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8013b64:	4293      	cmp	r3, r2
 8013b66:	bfb8      	it	lt
 8013b68:	4613      	movlt	r3, r2
 8013b6a:	6033      	str	r3, [r6, #0]
 8013b6c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8013b70:	4607      	mov	r7, r0
 8013b72:	460c      	mov	r4, r1
 8013b74:	b10a      	cbz	r2, 8013b7a <_printf_common+0x26>
 8013b76:	3301      	adds	r3, #1
 8013b78:	6033      	str	r3, [r6, #0]
 8013b7a:	6823      	ldr	r3, [r4, #0]
 8013b7c:	0699      	lsls	r1, r3, #26
 8013b7e:	bf42      	ittt	mi
 8013b80:	6833      	ldrmi	r3, [r6, #0]
 8013b82:	3302      	addmi	r3, #2
 8013b84:	6033      	strmi	r3, [r6, #0]
 8013b86:	6825      	ldr	r5, [r4, #0]
 8013b88:	f015 0506 	ands.w	r5, r5, #6
 8013b8c:	d106      	bne.n	8013b9c <_printf_common+0x48>
 8013b8e:	f104 0a19 	add.w	sl, r4, #25
 8013b92:	68e3      	ldr	r3, [r4, #12]
 8013b94:	6832      	ldr	r2, [r6, #0]
 8013b96:	1a9b      	subs	r3, r3, r2
 8013b98:	42ab      	cmp	r3, r5
 8013b9a:	dc26      	bgt.n	8013bea <_printf_common+0x96>
 8013b9c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8013ba0:	6822      	ldr	r2, [r4, #0]
 8013ba2:	3b00      	subs	r3, #0
 8013ba4:	bf18      	it	ne
 8013ba6:	2301      	movne	r3, #1
 8013ba8:	0692      	lsls	r2, r2, #26
 8013baa:	d42b      	bmi.n	8013c04 <_printf_common+0xb0>
 8013bac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8013bb0:	4641      	mov	r1, r8
 8013bb2:	4638      	mov	r0, r7
 8013bb4:	47c8      	blx	r9
 8013bb6:	3001      	adds	r0, #1
 8013bb8:	d01e      	beq.n	8013bf8 <_printf_common+0xa4>
 8013bba:	6823      	ldr	r3, [r4, #0]
 8013bbc:	6922      	ldr	r2, [r4, #16]
 8013bbe:	f003 0306 	and.w	r3, r3, #6
 8013bc2:	2b04      	cmp	r3, #4
 8013bc4:	bf02      	ittt	eq
 8013bc6:	68e5      	ldreq	r5, [r4, #12]
 8013bc8:	6833      	ldreq	r3, [r6, #0]
 8013bca:	1aed      	subeq	r5, r5, r3
 8013bcc:	68a3      	ldr	r3, [r4, #8]
 8013bce:	bf0c      	ite	eq
 8013bd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013bd4:	2500      	movne	r5, #0
 8013bd6:	4293      	cmp	r3, r2
 8013bd8:	bfc4      	itt	gt
 8013bda:	1a9b      	subgt	r3, r3, r2
 8013bdc:	18ed      	addgt	r5, r5, r3
 8013bde:	2600      	movs	r6, #0
 8013be0:	341a      	adds	r4, #26
 8013be2:	42b5      	cmp	r5, r6
 8013be4:	d11a      	bne.n	8013c1c <_printf_common+0xc8>
 8013be6:	2000      	movs	r0, #0
 8013be8:	e008      	b.n	8013bfc <_printf_common+0xa8>
 8013bea:	2301      	movs	r3, #1
 8013bec:	4652      	mov	r2, sl
 8013bee:	4641      	mov	r1, r8
 8013bf0:	4638      	mov	r0, r7
 8013bf2:	47c8      	blx	r9
 8013bf4:	3001      	adds	r0, #1
 8013bf6:	d103      	bne.n	8013c00 <_printf_common+0xac>
 8013bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8013bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013c00:	3501      	adds	r5, #1
 8013c02:	e7c6      	b.n	8013b92 <_printf_common+0x3e>
 8013c04:	18e1      	adds	r1, r4, r3
 8013c06:	1c5a      	adds	r2, r3, #1
 8013c08:	2030      	movs	r0, #48	@ 0x30
 8013c0a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8013c0e:	4422      	add	r2, r4
 8013c10:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8013c14:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8013c18:	3302      	adds	r3, #2
 8013c1a:	e7c7      	b.n	8013bac <_printf_common+0x58>
 8013c1c:	2301      	movs	r3, #1
 8013c1e:	4622      	mov	r2, r4
 8013c20:	4641      	mov	r1, r8
 8013c22:	4638      	mov	r0, r7
 8013c24:	47c8      	blx	r9
 8013c26:	3001      	adds	r0, #1
 8013c28:	d0e6      	beq.n	8013bf8 <_printf_common+0xa4>
 8013c2a:	3601      	adds	r6, #1
 8013c2c:	e7d9      	b.n	8013be2 <_printf_common+0x8e>
	...

08013c30 <_printf_i>:
 8013c30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013c34:	7e0f      	ldrb	r7, [r1, #24]
 8013c36:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8013c38:	2f78      	cmp	r7, #120	@ 0x78
 8013c3a:	4691      	mov	r9, r2
 8013c3c:	4680      	mov	r8, r0
 8013c3e:	460c      	mov	r4, r1
 8013c40:	469a      	mov	sl, r3
 8013c42:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8013c46:	d807      	bhi.n	8013c58 <_printf_i+0x28>
 8013c48:	2f62      	cmp	r7, #98	@ 0x62
 8013c4a:	d80a      	bhi.n	8013c62 <_printf_i+0x32>
 8013c4c:	2f00      	cmp	r7, #0
 8013c4e:	f000 80d1 	beq.w	8013df4 <_printf_i+0x1c4>
 8013c52:	2f58      	cmp	r7, #88	@ 0x58
 8013c54:	f000 80b8 	beq.w	8013dc8 <_printf_i+0x198>
 8013c58:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013c5c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8013c60:	e03a      	b.n	8013cd8 <_printf_i+0xa8>
 8013c62:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8013c66:	2b15      	cmp	r3, #21
 8013c68:	d8f6      	bhi.n	8013c58 <_printf_i+0x28>
 8013c6a:	a101      	add	r1, pc, #4	@ (adr r1, 8013c70 <_printf_i+0x40>)
 8013c6c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8013c70:	08013cc9 	.word	0x08013cc9
 8013c74:	08013cdd 	.word	0x08013cdd
 8013c78:	08013c59 	.word	0x08013c59
 8013c7c:	08013c59 	.word	0x08013c59
 8013c80:	08013c59 	.word	0x08013c59
 8013c84:	08013c59 	.word	0x08013c59
 8013c88:	08013cdd 	.word	0x08013cdd
 8013c8c:	08013c59 	.word	0x08013c59
 8013c90:	08013c59 	.word	0x08013c59
 8013c94:	08013c59 	.word	0x08013c59
 8013c98:	08013c59 	.word	0x08013c59
 8013c9c:	08013ddb 	.word	0x08013ddb
 8013ca0:	08013d07 	.word	0x08013d07
 8013ca4:	08013d95 	.word	0x08013d95
 8013ca8:	08013c59 	.word	0x08013c59
 8013cac:	08013c59 	.word	0x08013c59
 8013cb0:	08013dfd 	.word	0x08013dfd
 8013cb4:	08013c59 	.word	0x08013c59
 8013cb8:	08013d07 	.word	0x08013d07
 8013cbc:	08013c59 	.word	0x08013c59
 8013cc0:	08013c59 	.word	0x08013c59
 8013cc4:	08013d9d 	.word	0x08013d9d
 8013cc8:	6833      	ldr	r3, [r6, #0]
 8013cca:	1d1a      	adds	r2, r3, #4
 8013ccc:	681b      	ldr	r3, [r3, #0]
 8013cce:	6032      	str	r2, [r6, #0]
 8013cd0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013cd4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8013cd8:	2301      	movs	r3, #1
 8013cda:	e09c      	b.n	8013e16 <_printf_i+0x1e6>
 8013cdc:	6833      	ldr	r3, [r6, #0]
 8013cde:	6820      	ldr	r0, [r4, #0]
 8013ce0:	1d19      	adds	r1, r3, #4
 8013ce2:	6031      	str	r1, [r6, #0]
 8013ce4:	0606      	lsls	r6, r0, #24
 8013ce6:	d501      	bpl.n	8013cec <_printf_i+0xbc>
 8013ce8:	681d      	ldr	r5, [r3, #0]
 8013cea:	e003      	b.n	8013cf4 <_printf_i+0xc4>
 8013cec:	0645      	lsls	r5, r0, #25
 8013cee:	d5fb      	bpl.n	8013ce8 <_printf_i+0xb8>
 8013cf0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8013cf4:	2d00      	cmp	r5, #0
 8013cf6:	da03      	bge.n	8013d00 <_printf_i+0xd0>
 8013cf8:	232d      	movs	r3, #45	@ 0x2d
 8013cfa:	426d      	negs	r5, r5
 8013cfc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013d00:	4858      	ldr	r0, [pc, #352]	@ (8013e64 <_printf_i+0x234>)
 8013d02:	230a      	movs	r3, #10
 8013d04:	e011      	b.n	8013d2a <_printf_i+0xfa>
 8013d06:	6821      	ldr	r1, [r4, #0]
 8013d08:	6833      	ldr	r3, [r6, #0]
 8013d0a:	0608      	lsls	r0, r1, #24
 8013d0c:	f853 5b04 	ldr.w	r5, [r3], #4
 8013d10:	d402      	bmi.n	8013d18 <_printf_i+0xe8>
 8013d12:	0649      	lsls	r1, r1, #25
 8013d14:	bf48      	it	mi
 8013d16:	b2ad      	uxthmi	r5, r5
 8013d18:	2f6f      	cmp	r7, #111	@ 0x6f
 8013d1a:	4852      	ldr	r0, [pc, #328]	@ (8013e64 <_printf_i+0x234>)
 8013d1c:	6033      	str	r3, [r6, #0]
 8013d1e:	bf14      	ite	ne
 8013d20:	230a      	movne	r3, #10
 8013d22:	2308      	moveq	r3, #8
 8013d24:	2100      	movs	r1, #0
 8013d26:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8013d2a:	6866      	ldr	r6, [r4, #4]
 8013d2c:	60a6      	str	r6, [r4, #8]
 8013d2e:	2e00      	cmp	r6, #0
 8013d30:	db05      	blt.n	8013d3e <_printf_i+0x10e>
 8013d32:	6821      	ldr	r1, [r4, #0]
 8013d34:	432e      	orrs	r6, r5
 8013d36:	f021 0104 	bic.w	r1, r1, #4
 8013d3a:	6021      	str	r1, [r4, #0]
 8013d3c:	d04b      	beq.n	8013dd6 <_printf_i+0x1a6>
 8013d3e:	4616      	mov	r6, r2
 8013d40:	fbb5 f1f3 	udiv	r1, r5, r3
 8013d44:	fb03 5711 	mls	r7, r3, r1, r5
 8013d48:	5dc7      	ldrb	r7, [r0, r7]
 8013d4a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8013d4e:	462f      	mov	r7, r5
 8013d50:	42bb      	cmp	r3, r7
 8013d52:	460d      	mov	r5, r1
 8013d54:	d9f4      	bls.n	8013d40 <_printf_i+0x110>
 8013d56:	2b08      	cmp	r3, #8
 8013d58:	d10b      	bne.n	8013d72 <_printf_i+0x142>
 8013d5a:	6823      	ldr	r3, [r4, #0]
 8013d5c:	07df      	lsls	r7, r3, #31
 8013d5e:	d508      	bpl.n	8013d72 <_printf_i+0x142>
 8013d60:	6923      	ldr	r3, [r4, #16]
 8013d62:	6861      	ldr	r1, [r4, #4]
 8013d64:	4299      	cmp	r1, r3
 8013d66:	bfde      	ittt	le
 8013d68:	2330      	movle	r3, #48	@ 0x30
 8013d6a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8013d6e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8013d72:	1b92      	subs	r2, r2, r6
 8013d74:	6122      	str	r2, [r4, #16]
 8013d76:	f8cd a000 	str.w	sl, [sp]
 8013d7a:	464b      	mov	r3, r9
 8013d7c:	aa03      	add	r2, sp, #12
 8013d7e:	4621      	mov	r1, r4
 8013d80:	4640      	mov	r0, r8
 8013d82:	f7ff fee7 	bl	8013b54 <_printf_common>
 8013d86:	3001      	adds	r0, #1
 8013d88:	d14a      	bne.n	8013e20 <_printf_i+0x1f0>
 8013d8a:	f04f 30ff 	mov.w	r0, #4294967295
 8013d8e:	b004      	add	sp, #16
 8013d90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013d94:	6823      	ldr	r3, [r4, #0]
 8013d96:	f043 0320 	orr.w	r3, r3, #32
 8013d9a:	6023      	str	r3, [r4, #0]
 8013d9c:	4832      	ldr	r0, [pc, #200]	@ (8013e68 <_printf_i+0x238>)
 8013d9e:	2778      	movs	r7, #120	@ 0x78
 8013da0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8013da4:	6823      	ldr	r3, [r4, #0]
 8013da6:	6831      	ldr	r1, [r6, #0]
 8013da8:	061f      	lsls	r7, r3, #24
 8013daa:	f851 5b04 	ldr.w	r5, [r1], #4
 8013dae:	d402      	bmi.n	8013db6 <_printf_i+0x186>
 8013db0:	065f      	lsls	r7, r3, #25
 8013db2:	bf48      	it	mi
 8013db4:	b2ad      	uxthmi	r5, r5
 8013db6:	6031      	str	r1, [r6, #0]
 8013db8:	07d9      	lsls	r1, r3, #31
 8013dba:	bf44      	itt	mi
 8013dbc:	f043 0320 	orrmi.w	r3, r3, #32
 8013dc0:	6023      	strmi	r3, [r4, #0]
 8013dc2:	b11d      	cbz	r5, 8013dcc <_printf_i+0x19c>
 8013dc4:	2310      	movs	r3, #16
 8013dc6:	e7ad      	b.n	8013d24 <_printf_i+0xf4>
 8013dc8:	4826      	ldr	r0, [pc, #152]	@ (8013e64 <_printf_i+0x234>)
 8013dca:	e7e9      	b.n	8013da0 <_printf_i+0x170>
 8013dcc:	6823      	ldr	r3, [r4, #0]
 8013dce:	f023 0320 	bic.w	r3, r3, #32
 8013dd2:	6023      	str	r3, [r4, #0]
 8013dd4:	e7f6      	b.n	8013dc4 <_printf_i+0x194>
 8013dd6:	4616      	mov	r6, r2
 8013dd8:	e7bd      	b.n	8013d56 <_printf_i+0x126>
 8013dda:	6833      	ldr	r3, [r6, #0]
 8013ddc:	6825      	ldr	r5, [r4, #0]
 8013dde:	6961      	ldr	r1, [r4, #20]
 8013de0:	1d18      	adds	r0, r3, #4
 8013de2:	6030      	str	r0, [r6, #0]
 8013de4:	062e      	lsls	r6, r5, #24
 8013de6:	681b      	ldr	r3, [r3, #0]
 8013de8:	d501      	bpl.n	8013dee <_printf_i+0x1be>
 8013dea:	6019      	str	r1, [r3, #0]
 8013dec:	e002      	b.n	8013df4 <_printf_i+0x1c4>
 8013dee:	0668      	lsls	r0, r5, #25
 8013df0:	d5fb      	bpl.n	8013dea <_printf_i+0x1ba>
 8013df2:	8019      	strh	r1, [r3, #0]
 8013df4:	2300      	movs	r3, #0
 8013df6:	6123      	str	r3, [r4, #16]
 8013df8:	4616      	mov	r6, r2
 8013dfa:	e7bc      	b.n	8013d76 <_printf_i+0x146>
 8013dfc:	6833      	ldr	r3, [r6, #0]
 8013dfe:	1d1a      	adds	r2, r3, #4
 8013e00:	6032      	str	r2, [r6, #0]
 8013e02:	681e      	ldr	r6, [r3, #0]
 8013e04:	6862      	ldr	r2, [r4, #4]
 8013e06:	2100      	movs	r1, #0
 8013e08:	4630      	mov	r0, r6
 8013e0a:	f7ec fa79 	bl	8000300 <memchr>
 8013e0e:	b108      	cbz	r0, 8013e14 <_printf_i+0x1e4>
 8013e10:	1b80      	subs	r0, r0, r6
 8013e12:	6060      	str	r0, [r4, #4]
 8013e14:	6863      	ldr	r3, [r4, #4]
 8013e16:	6123      	str	r3, [r4, #16]
 8013e18:	2300      	movs	r3, #0
 8013e1a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013e1e:	e7aa      	b.n	8013d76 <_printf_i+0x146>
 8013e20:	6923      	ldr	r3, [r4, #16]
 8013e22:	4632      	mov	r2, r6
 8013e24:	4649      	mov	r1, r9
 8013e26:	4640      	mov	r0, r8
 8013e28:	47d0      	blx	sl
 8013e2a:	3001      	adds	r0, #1
 8013e2c:	d0ad      	beq.n	8013d8a <_printf_i+0x15a>
 8013e2e:	6823      	ldr	r3, [r4, #0]
 8013e30:	079b      	lsls	r3, r3, #30
 8013e32:	d413      	bmi.n	8013e5c <_printf_i+0x22c>
 8013e34:	68e0      	ldr	r0, [r4, #12]
 8013e36:	9b03      	ldr	r3, [sp, #12]
 8013e38:	4298      	cmp	r0, r3
 8013e3a:	bfb8      	it	lt
 8013e3c:	4618      	movlt	r0, r3
 8013e3e:	e7a6      	b.n	8013d8e <_printf_i+0x15e>
 8013e40:	2301      	movs	r3, #1
 8013e42:	4632      	mov	r2, r6
 8013e44:	4649      	mov	r1, r9
 8013e46:	4640      	mov	r0, r8
 8013e48:	47d0      	blx	sl
 8013e4a:	3001      	adds	r0, #1
 8013e4c:	d09d      	beq.n	8013d8a <_printf_i+0x15a>
 8013e4e:	3501      	adds	r5, #1
 8013e50:	68e3      	ldr	r3, [r4, #12]
 8013e52:	9903      	ldr	r1, [sp, #12]
 8013e54:	1a5b      	subs	r3, r3, r1
 8013e56:	42ab      	cmp	r3, r5
 8013e58:	dcf2      	bgt.n	8013e40 <_printf_i+0x210>
 8013e5a:	e7eb      	b.n	8013e34 <_printf_i+0x204>
 8013e5c:	2500      	movs	r5, #0
 8013e5e:	f104 0619 	add.w	r6, r4, #25
 8013e62:	e7f5      	b.n	8013e50 <_printf_i+0x220>
 8013e64:	08019195 	.word	0x08019195
 8013e68:	080191a6 	.word	0x080191a6

08013e6c <_scanf_float>:
 8013e6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013e70:	b087      	sub	sp, #28
 8013e72:	4691      	mov	r9, r2
 8013e74:	9303      	str	r3, [sp, #12]
 8013e76:	688b      	ldr	r3, [r1, #8]
 8013e78:	1e5a      	subs	r2, r3, #1
 8013e7a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8013e7e:	bf81      	itttt	hi
 8013e80:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8013e84:	eb03 0b05 	addhi.w	fp, r3, r5
 8013e88:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8013e8c:	608b      	strhi	r3, [r1, #8]
 8013e8e:	680b      	ldr	r3, [r1, #0]
 8013e90:	460a      	mov	r2, r1
 8013e92:	f04f 0500 	mov.w	r5, #0
 8013e96:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8013e9a:	f842 3b1c 	str.w	r3, [r2], #28
 8013e9e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8013ea2:	4680      	mov	r8, r0
 8013ea4:	460c      	mov	r4, r1
 8013ea6:	bf98      	it	ls
 8013ea8:	f04f 0b00 	movls.w	fp, #0
 8013eac:	9201      	str	r2, [sp, #4]
 8013eae:	4616      	mov	r6, r2
 8013eb0:	46aa      	mov	sl, r5
 8013eb2:	462f      	mov	r7, r5
 8013eb4:	9502      	str	r5, [sp, #8]
 8013eb6:	68a2      	ldr	r2, [r4, #8]
 8013eb8:	b15a      	cbz	r2, 8013ed2 <_scanf_float+0x66>
 8013eba:	f8d9 3000 	ldr.w	r3, [r9]
 8013ebe:	781b      	ldrb	r3, [r3, #0]
 8013ec0:	2b4e      	cmp	r3, #78	@ 0x4e
 8013ec2:	d863      	bhi.n	8013f8c <_scanf_float+0x120>
 8013ec4:	2b40      	cmp	r3, #64	@ 0x40
 8013ec6:	d83b      	bhi.n	8013f40 <_scanf_float+0xd4>
 8013ec8:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8013ecc:	b2c8      	uxtb	r0, r1
 8013ece:	280e      	cmp	r0, #14
 8013ed0:	d939      	bls.n	8013f46 <_scanf_float+0xda>
 8013ed2:	b11f      	cbz	r7, 8013edc <_scanf_float+0x70>
 8013ed4:	6823      	ldr	r3, [r4, #0]
 8013ed6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8013eda:	6023      	str	r3, [r4, #0]
 8013edc:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013ee0:	f1ba 0f01 	cmp.w	sl, #1
 8013ee4:	f200 8114 	bhi.w	8014110 <_scanf_float+0x2a4>
 8013ee8:	9b01      	ldr	r3, [sp, #4]
 8013eea:	429e      	cmp	r6, r3
 8013eec:	f200 8105 	bhi.w	80140fa <_scanf_float+0x28e>
 8013ef0:	2001      	movs	r0, #1
 8013ef2:	b007      	add	sp, #28
 8013ef4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013ef8:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8013efc:	2a0d      	cmp	r2, #13
 8013efe:	d8e8      	bhi.n	8013ed2 <_scanf_float+0x66>
 8013f00:	a101      	add	r1, pc, #4	@ (adr r1, 8013f08 <_scanf_float+0x9c>)
 8013f02:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8013f06:	bf00      	nop
 8013f08:	08014051 	.word	0x08014051
 8013f0c:	08013ed3 	.word	0x08013ed3
 8013f10:	08013ed3 	.word	0x08013ed3
 8013f14:	08013ed3 	.word	0x08013ed3
 8013f18:	080140ad 	.word	0x080140ad
 8013f1c:	08014087 	.word	0x08014087
 8013f20:	08013ed3 	.word	0x08013ed3
 8013f24:	08013ed3 	.word	0x08013ed3
 8013f28:	0801405f 	.word	0x0801405f
 8013f2c:	08013ed3 	.word	0x08013ed3
 8013f30:	08013ed3 	.word	0x08013ed3
 8013f34:	08013ed3 	.word	0x08013ed3
 8013f38:	08013ed3 	.word	0x08013ed3
 8013f3c:	0801401b 	.word	0x0801401b
 8013f40:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8013f44:	e7da      	b.n	8013efc <_scanf_float+0x90>
 8013f46:	290e      	cmp	r1, #14
 8013f48:	d8c3      	bhi.n	8013ed2 <_scanf_float+0x66>
 8013f4a:	a001      	add	r0, pc, #4	@ (adr r0, 8013f50 <_scanf_float+0xe4>)
 8013f4c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8013f50:	0801400b 	.word	0x0801400b
 8013f54:	08013ed3 	.word	0x08013ed3
 8013f58:	0801400b 	.word	0x0801400b
 8013f5c:	0801409b 	.word	0x0801409b
 8013f60:	08013ed3 	.word	0x08013ed3
 8013f64:	08013fad 	.word	0x08013fad
 8013f68:	08013ff1 	.word	0x08013ff1
 8013f6c:	08013ff1 	.word	0x08013ff1
 8013f70:	08013ff1 	.word	0x08013ff1
 8013f74:	08013ff1 	.word	0x08013ff1
 8013f78:	08013ff1 	.word	0x08013ff1
 8013f7c:	08013ff1 	.word	0x08013ff1
 8013f80:	08013ff1 	.word	0x08013ff1
 8013f84:	08013ff1 	.word	0x08013ff1
 8013f88:	08013ff1 	.word	0x08013ff1
 8013f8c:	2b6e      	cmp	r3, #110	@ 0x6e
 8013f8e:	d809      	bhi.n	8013fa4 <_scanf_float+0x138>
 8013f90:	2b60      	cmp	r3, #96	@ 0x60
 8013f92:	d8b1      	bhi.n	8013ef8 <_scanf_float+0x8c>
 8013f94:	2b54      	cmp	r3, #84	@ 0x54
 8013f96:	d07b      	beq.n	8014090 <_scanf_float+0x224>
 8013f98:	2b59      	cmp	r3, #89	@ 0x59
 8013f9a:	d19a      	bne.n	8013ed2 <_scanf_float+0x66>
 8013f9c:	2d07      	cmp	r5, #7
 8013f9e:	d198      	bne.n	8013ed2 <_scanf_float+0x66>
 8013fa0:	2508      	movs	r5, #8
 8013fa2:	e02f      	b.n	8014004 <_scanf_float+0x198>
 8013fa4:	2b74      	cmp	r3, #116	@ 0x74
 8013fa6:	d073      	beq.n	8014090 <_scanf_float+0x224>
 8013fa8:	2b79      	cmp	r3, #121	@ 0x79
 8013faa:	e7f6      	b.n	8013f9a <_scanf_float+0x12e>
 8013fac:	6821      	ldr	r1, [r4, #0]
 8013fae:	05c8      	lsls	r0, r1, #23
 8013fb0:	d51e      	bpl.n	8013ff0 <_scanf_float+0x184>
 8013fb2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8013fb6:	6021      	str	r1, [r4, #0]
 8013fb8:	3701      	adds	r7, #1
 8013fba:	f1bb 0f00 	cmp.w	fp, #0
 8013fbe:	d003      	beq.n	8013fc8 <_scanf_float+0x15c>
 8013fc0:	3201      	adds	r2, #1
 8013fc2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8013fc6:	60a2      	str	r2, [r4, #8]
 8013fc8:	68a3      	ldr	r3, [r4, #8]
 8013fca:	3b01      	subs	r3, #1
 8013fcc:	60a3      	str	r3, [r4, #8]
 8013fce:	6923      	ldr	r3, [r4, #16]
 8013fd0:	3301      	adds	r3, #1
 8013fd2:	6123      	str	r3, [r4, #16]
 8013fd4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8013fd8:	3b01      	subs	r3, #1
 8013fda:	2b00      	cmp	r3, #0
 8013fdc:	f8c9 3004 	str.w	r3, [r9, #4]
 8013fe0:	f340 8082 	ble.w	80140e8 <_scanf_float+0x27c>
 8013fe4:	f8d9 3000 	ldr.w	r3, [r9]
 8013fe8:	3301      	adds	r3, #1
 8013fea:	f8c9 3000 	str.w	r3, [r9]
 8013fee:	e762      	b.n	8013eb6 <_scanf_float+0x4a>
 8013ff0:	eb1a 0105 	adds.w	r1, sl, r5
 8013ff4:	f47f af6d 	bne.w	8013ed2 <_scanf_float+0x66>
 8013ff8:	6822      	ldr	r2, [r4, #0]
 8013ffa:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8013ffe:	6022      	str	r2, [r4, #0]
 8014000:	460d      	mov	r5, r1
 8014002:	468a      	mov	sl, r1
 8014004:	f806 3b01 	strb.w	r3, [r6], #1
 8014008:	e7de      	b.n	8013fc8 <_scanf_float+0x15c>
 801400a:	6822      	ldr	r2, [r4, #0]
 801400c:	0610      	lsls	r0, r2, #24
 801400e:	f57f af60 	bpl.w	8013ed2 <_scanf_float+0x66>
 8014012:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8014016:	6022      	str	r2, [r4, #0]
 8014018:	e7f4      	b.n	8014004 <_scanf_float+0x198>
 801401a:	f1ba 0f00 	cmp.w	sl, #0
 801401e:	d10c      	bne.n	801403a <_scanf_float+0x1ce>
 8014020:	b977      	cbnz	r7, 8014040 <_scanf_float+0x1d4>
 8014022:	6822      	ldr	r2, [r4, #0]
 8014024:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8014028:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801402c:	d108      	bne.n	8014040 <_scanf_float+0x1d4>
 801402e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8014032:	6022      	str	r2, [r4, #0]
 8014034:	f04f 0a01 	mov.w	sl, #1
 8014038:	e7e4      	b.n	8014004 <_scanf_float+0x198>
 801403a:	f1ba 0f02 	cmp.w	sl, #2
 801403e:	d050      	beq.n	80140e2 <_scanf_float+0x276>
 8014040:	2d01      	cmp	r5, #1
 8014042:	d002      	beq.n	801404a <_scanf_float+0x1de>
 8014044:	2d04      	cmp	r5, #4
 8014046:	f47f af44 	bne.w	8013ed2 <_scanf_float+0x66>
 801404a:	3501      	adds	r5, #1
 801404c:	b2ed      	uxtb	r5, r5
 801404e:	e7d9      	b.n	8014004 <_scanf_float+0x198>
 8014050:	f1ba 0f01 	cmp.w	sl, #1
 8014054:	f47f af3d 	bne.w	8013ed2 <_scanf_float+0x66>
 8014058:	f04f 0a02 	mov.w	sl, #2
 801405c:	e7d2      	b.n	8014004 <_scanf_float+0x198>
 801405e:	b975      	cbnz	r5, 801407e <_scanf_float+0x212>
 8014060:	2f00      	cmp	r7, #0
 8014062:	f47f af37 	bne.w	8013ed4 <_scanf_float+0x68>
 8014066:	6822      	ldr	r2, [r4, #0]
 8014068:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801406c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8014070:	f040 80fc 	bne.w	801426c <_scanf_float+0x400>
 8014074:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8014078:	6022      	str	r2, [r4, #0]
 801407a:	2501      	movs	r5, #1
 801407c:	e7c2      	b.n	8014004 <_scanf_float+0x198>
 801407e:	2d03      	cmp	r5, #3
 8014080:	d0e3      	beq.n	801404a <_scanf_float+0x1de>
 8014082:	2d05      	cmp	r5, #5
 8014084:	e7df      	b.n	8014046 <_scanf_float+0x1da>
 8014086:	2d02      	cmp	r5, #2
 8014088:	f47f af23 	bne.w	8013ed2 <_scanf_float+0x66>
 801408c:	2503      	movs	r5, #3
 801408e:	e7b9      	b.n	8014004 <_scanf_float+0x198>
 8014090:	2d06      	cmp	r5, #6
 8014092:	f47f af1e 	bne.w	8013ed2 <_scanf_float+0x66>
 8014096:	2507      	movs	r5, #7
 8014098:	e7b4      	b.n	8014004 <_scanf_float+0x198>
 801409a:	6822      	ldr	r2, [r4, #0]
 801409c:	0591      	lsls	r1, r2, #22
 801409e:	f57f af18 	bpl.w	8013ed2 <_scanf_float+0x66>
 80140a2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80140a6:	6022      	str	r2, [r4, #0]
 80140a8:	9702      	str	r7, [sp, #8]
 80140aa:	e7ab      	b.n	8014004 <_scanf_float+0x198>
 80140ac:	6822      	ldr	r2, [r4, #0]
 80140ae:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80140b2:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80140b6:	d005      	beq.n	80140c4 <_scanf_float+0x258>
 80140b8:	0550      	lsls	r0, r2, #21
 80140ba:	f57f af0a 	bpl.w	8013ed2 <_scanf_float+0x66>
 80140be:	2f00      	cmp	r7, #0
 80140c0:	f000 80d4 	beq.w	801426c <_scanf_float+0x400>
 80140c4:	0591      	lsls	r1, r2, #22
 80140c6:	bf58      	it	pl
 80140c8:	9902      	ldrpl	r1, [sp, #8]
 80140ca:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80140ce:	bf58      	it	pl
 80140d0:	1a79      	subpl	r1, r7, r1
 80140d2:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80140d6:	bf58      	it	pl
 80140d8:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80140dc:	6022      	str	r2, [r4, #0]
 80140de:	2700      	movs	r7, #0
 80140e0:	e790      	b.n	8014004 <_scanf_float+0x198>
 80140e2:	f04f 0a03 	mov.w	sl, #3
 80140e6:	e78d      	b.n	8014004 <_scanf_float+0x198>
 80140e8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80140ec:	4649      	mov	r1, r9
 80140ee:	4640      	mov	r0, r8
 80140f0:	4798      	blx	r3
 80140f2:	2800      	cmp	r0, #0
 80140f4:	f43f aedf 	beq.w	8013eb6 <_scanf_float+0x4a>
 80140f8:	e6eb      	b.n	8013ed2 <_scanf_float+0x66>
 80140fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80140fe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8014102:	464a      	mov	r2, r9
 8014104:	4640      	mov	r0, r8
 8014106:	4798      	blx	r3
 8014108:	6923      	ldr	r3, [r4, #16]
 801410a:	3b01      	subs	r3, #1
 801410c:	6123      	str	r3, [r4, #16]
 801410e:	e6eb      	b.n	8013ee8 <_scanf_float+0x7c>
 8014110:	1e6b      	subs	r3, r5, #1
 8014112:	2b06      	cmp	r3, #6
 8014114:	d824      	bhi.n	8014160 <_scanf_float+0x2f4>
 8014116:	2d02      	cmp	r5, #2
 8014118:	d836      	bhi.n	8014188 <_scanf_float+0x31c>
 801411a:	9b01      	ldr	r3, [sp, #4]
 801411c:	429e      	cmp	r6, r3
 801411e:	f67f aee7 	bls.w	8013ef0 <_scanf_float+0x84>
 8014122:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014126:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801412a:	464a      	mov	r2, r9
 801412c:	4640      	mov	r0, r8
 801412e:	4798      	blx	r3
 8014130:	6923      	ldr	r3, [r4, #16]
 8014132:	3b01      	subs	r3, #1
 8014134:	6123      	str	r3, [r4, #16]
 8014136:	e7f0      	b.n	801411a <_scanf_float+0x2ae>
 8014138:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801413c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8014140:	464a      	mov	r2, r9
 8014142:	4640      	mov	r0, r8
 8014144:	4798      	blx	r3
 8014146:	6923      	ldr	r3, [r4, #16]
 8014148:	3b01      	subs	r3, #1
 801414a:	6123      	str	r3, [r4, #16]
 801414c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014150:	fa5f fa8a 	uxtb.w	sl, sl
 8014154:	f1ba 0f02 	cmp.w	sl, #2
 8014158:	d1ee      	bne.n	8014138 <_scanf_float+0x2cc>
 801415a:	3d03      	subs	r5, #3
 801415c:	b2ed      	uxtb	r5, r5
 801415e:	1b76      	subs	r6, r6, r5
 8014160:	6823      	ldr	r3, [r4, #0]
 8014162:	05da      	lsls	r2, r3, #23
 8014164:	d530      	bpl.n	80141c8 <_scanf_float+0x35c>
 8014166:	055b      	lsls	r3, r3, #21
 8014168:	d511      	bpl.n	801418e <_scanf_float+0x322>
 801416a:	9b01      	ldr	r3, [sp, #4]
 801416c:	429e      	cmp	r6, r3
 801416e:	f67f aebf 	bls.w	8013ef0 <_scanf_float+0x84>
 8014172:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014176:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801417a:	464a      	mov	r2, r9
 801417c:	4640      	mov	r0, r8
 801417e:	4798      	blx	r3
 8014180:	6923      	ldr	r3, [r4, #16]
 8014182:	3b01      	subs	r3, #1
 8014184:	6123      	str	r3, [r4, #16]
 8014186:	e7f0      	b.n	801416a <_scanf_float+0x2fe>
 8014188:	46aa      	mov	sl, r5
 801418a:	46b3      	mov	fp, r6
 801418c:	e7de      	b.n	801414c <_scanf_float+0x2e0>
 801418e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8014192:	6923      	ldr	r3, [r4, #16]
 8014194:	2965      	cmp	r1, #101	@ 0x65
 8014196:	f103 33ff 	add.w	r3, r3, #4294967295
 801419a:	f106 35ff 	add.w	r5, r6, #4294967295
 801419e:	6123      	str	r3, [r4, #16]
 80141a0:	d00c      	beq.n	80141bc <_scanf_float+0x350>
 80141a2:	2945      	cmp	r1, #69	@ 0x45
 80141a4:	d00a      	beq.n	80141bc <_scanf_float+0x350>
 80141a6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80141aa:	464a      	mov	r2, r9
 80141ac:	4640      	mov	r0, r8
 80141ae:	4798      	blx	r3
 80141b0:	6923      	ldr	r3, [r4, #16]
 80141b2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80141b6:	3b01      	subs	r3, #1
 80141b8:	1eb5      	subs	r5, r6, #2
 80141ba:	6123      	str	r3, [r4, #16]
 80141bc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80141c0:	464a      	mov	r2, r9
 80141c2:	4640      	mov	r0, r8
 80141c4:	4798      	blx	r3
 80141c6:	462e      	mov	r6, r5
 80141c8:	6822      	ldr	r2, [r4, #0]
 80141ca:	f012 0210 	ands.w	r2, r2, #16
 80141ce:	d001      	beq.n	80141d4 <_scanf_float+0x368>
 80141d0:	2000      	movs	r0, #0
 80141d2:	e68e      	b.n	8013ef2 <_scanf_float+0x86>
 80141d4:	7032      	strb	r2, [r6, #0]
 80141d6:	6823      	ldr	r3, [r4, #0]
 80141d8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80141dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80141e0:	d123      	bne.n	801422a <_scanf_float+0x3be>
 80141e2:	9b02      	ldr	r3, [sp, #8]
 80141e4:	429f      	cmp	r7, r3
 80141e6:	d00a      	beq.n	80141fe <_scanf_float+0x392>
 80141e8:	1bda      	subs	r2, r3, r7
 80141ea:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80141ee:	429e      	cmp	r6, r3
 80141f0:	bf28      	it	cs
 80141f2:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80141f6:	491e      	ldr	r1, [pc, #120]	@ (8014270 <_scanf_float+0x404>)
 80141f8:	4630      	mov	r0, r6
 80141fa:	f000 f935 	bl	8014468 <siprintf>
 80141fe:	9901      	ldr	r1, [sp, #4]
 8014200:	2200      	movs	r2, #0
 8014202:	4640      	mov	r0, r8
 8014204:	f002 fbca 	bl	801699c <_strtod_r>
 8014208:	9b03      	ldr	r3, [sp, #12]
 801420a:	6821      	ldr	r1, [r4, #0]
 801420c:	681b      	ldr	r3, [r3, #0]
 801420e:	f011 0f02 	tst.w	r1, #2
 8014212:	f103 0204 	add.w	r2, r3, #4
 8014216:	d015      	beq.n	8014244 <_scanf_float+0x3d8>
 8014218:	9903      	ldr	r1, [sp, #12]
 801421a:	600a      	str	r2, [r1, #0]
 801421c:	681b      	ldr	r3, [r3, #0]
 801421e:	ed83 0b00 	vstr	d0, [r3]
 8014222:	68e3      	ldr	r3, [r4, #12]
 8014224:	3301      	adds	r3, #1
 8014226:	60e3      	str	r3, [r4, #12]
 8014228:	e7d2      	b.n	80141d0 <_scanf_float+0x364>
 801422a:	9b04      	ldr	r3, [sp, #16]
 801422c:	2b00      	cmp	r3, #0
 801422e:	d0e6      	beq.n	80141fe <_scanf_float+0x392>
 8014230:	9905      	ldr	r1, [sp, #20]
 8014232:	230a      	movs	r3, #10
 8014234:	3101      	adds	r1, #1
 8014236:	4640      	mov	r0, r8
 8014238:	f7ff f9d8 	bl	80135ec <_strtol_r>
 801423c:	9b04      	ldr	r3, [sp, #16]
 801423e:	9e05      	ldr	r6, [sp, #20]
 8014240:	1ac2      	subs	r2, r0, r3
 8014242:	e7d2      	b.n	80141ea <_scanf_float+0x37e>
 8014244:	f011 0f04 	tst.w	r1, #4
 8014248:	9903      	ldr	r1, [sp, #12]
 801424a:	600a      	str	r2, [r1, #0]
 801424c:	d1e6      	bne.n	801421c <_scanf_float+0x3b0>
 801424e:	eeb4 0b40 	vcmp.f64	d0, d0
 8014252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014256:	681d      	ldr	r5, [r3, #0]
 8014258:	d705      	bvc.n	8014266 <_scanf_float+0x3fa>
 801425a:	4806      	ldr	r0, [pc, #24]	@ (8014274 <_scanf_float+0x408>)
 801425c:	f000 fa54 	bl	8014708 <nanf>
 8014260:	ed85 0a00 	vstr	s0, [r5]
 8014264:	e7dd      	b.n	8014222 <_scanf_float+0x3b6>
 8014266:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801426a:	e7f9      	b.n	8014260 <_scanf_float+0x3f4>
 801426c:	2700      	movs	r7, #0
 801426e:	e635      	b.n	8013edc <_scanf_float+0x70>
 8014270:	080191b7 	.word	0x080191b7
 8014274:	08019313 	.word	0x08019313

08014278 <std>:
 8014278:	2300      	movs	r3, #0
 801427a:	b510      	push	{r4, lr}
 801427c:	4604      	mov	r4, r0
 801427e:	e9c0 3300 	strd	r3, r3, [r0]
 8014282:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8014286:	6083      	str	r3, [r0, #8]
 8014288:	8181      	strh	r1, [r0, #12]
 801428a:	6643      	str	r3, [r0, #100]	@ 0x64
 801428c:	81c2      	strh	r2, [r0, #14]
 801428e:	6183      	str	r3, [r0, #24]
 8014290:	4619      	mov	r1, r3
 8014292:	2208      	movs	r2, #8
 8014294:	305c      	adds	r0, #92	@ 0x5c
 8014296:	f000 f9b7 	bl	8014608 <memset>
 801429a:	4b0d      	ldr	r3, [pc, #52]	@ (80142d0 <std+0x58>)
 801429c:	6263      	str	r3, [r4, #36]	@ 0x24
 801429e:	4b0d      	ldr	r3, [pc, #52]	@ (80142d4 <std+0x5c>)
 80142a0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80142a2:	4b0d      	ldr	r3, [pc, #52]	@ (80142d8 <std+0x60>)
 80142a4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80142a6:	4b0d      	ldr	r3, [pc, #52]	@ (80142dc <std+0x64>)
 80142a8:	6323      	str	r3, [r4, #48]	@ 0x30
 80142aa:	4b0d      	ldr	r3, [pc, #52]	@ (80142e0 <std+0x68>)
 80142ac:	6224      	str	r4, [r4, #32]
 80142ae:	429c      	cmp	r4, r3
 80142b0:	d006      	beq.n	80142c0 <std+0x48>
 80142b2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80142b6:	4294      	cmp	r4, r2
 80142b8:	d002      	beq.n	80142c0 <std+0x48>
 80142ba:	33d0      	adds	r3, #208	@ 0xd0
 80142bc:	429c      	cmp	r4, r3
 80142be:	d105      	bne.n	80142cc <std+0x54>
 80142c0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80142c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80142c8:	f000 ba1a 	b.w	8014700 <__retarget_lock_init_recursive>
 80142cc:	bd10      	pop	{r4, pc}
 80142ce:	bf00      	nop
 80142d0:	08014505 	.word	0x08014505
 80142d4:	0801452b 	.word	0x0801452b
 80142d8:	08014563 	.word	0x08014563
 80142dc:	08014587 	.word	0x08014587
 80142e0:	24001ac0 	.word	0x24001ac0

080142e4 <stdio_exit_handler>:
 80142e4:	4a02      	ldr	r2, [pc, #8]	@ (80142f0 <stdio_exit_handler+0xc>)
 80142e6:	4903      	ldr	r1, [pc, #12]	@ (80142f4 <stdio_exit_handler+0x10>)
 80142e8:	4803      	ldr	r0, [pc, #12]	@ (80142f8 <stdio_exit_handler+0x14>)
 80142ea:	f000 b869 	b.w	80143c0 <_fwalk_sglue>
 80142ee:	bf00      	nop
 80142f0:	24000188 	.word	0x24000188
 80142f4:	0801739d 	.word	0x0801739d
 80142f8:	24000198 	.word	0x24000198

080142fc <cleanup_stdio>:
 80142fc:	6841      	ldr	r1, [r0, #4]
 80142fe:	4b0c      	ldr	r3, [pc, #48]	@ (8014330 <cleanup_stdio+0x34>)
 8014300:	4299      	cmp	r1, r3
 8014302:	b510      	push	{r4, lr}
 8014304:	4604      	mov	r4, r0
 8014306:	d001      	beq.n	801430c <cleanup_stdio+0x10>
 8014308:	f003 f848 	bl	801739c <_fflush_r>
 801430c:	68a1      	ldr	r1, [r4, #8]
 801430e:	4b09      	ldr	r3, [pc, #36]	@ (8014334 <cleanup_stdio+0x38>)
 8014310:	4299      	cmp	r1, r3
 8014312:	d002      	beq.n	801431a <cleanup_stdio+0x1e>
 8014314:	4620      	mov	r0, r4
 8014316:	f003 f841 	bl	801739c <_fflush_r>
 801431a:	68e1      	ldr	r1, [r4, #12]
 801431c:	4b06      	ldr	r3, [pc, #24]	@ (8014338 <cleanup_stdio+0x3c>)
 801431e:	4299      	cmp	r1, r3
 8014320:	d004      	beq.n	801432c <cleanup_stdio+0x30>
 8014322:	4620      	mov	r0, r4
 8014324:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014328:	f003 b838 	b.w	801739c <_fflush_r>
 801432c:	bd10      	pop	{r4, pc}
 801432e:	bf00      	nop
 8014330:	24001ac0 	.word	0x24001ac0
 8014334:	24001b28 	.word	0x24001b28
 8014338:	24001b90 	.word	0x24001b90

0801433c <global_stdio_init.part.0>:
 801433c:	b510      	push	{r4, lr}
 801433e:	4b0b      	ldr	r3, [pc, #44]	@ (801436c <global_stdio_init.part.0+0x30>)
 8014340:	4c0b      	ldr	r4, [pc, #44]	@ (8014370 <global_stdio_init.part.0+0x34>)
 8014342:	4a0c      	ldr	r2, [pc, #48]	@ (8014374 <global_stdio_init.part.0+0x38>)
 8014344:	601a      	str	r2, [r3, #0]
 8014346:	4620      	mov	r0, r4
 8014348:	2200      	movs	r2, #0
 801434a:	2104      	movs	r1, #4
 801434c:	f7ff ff94 	bl	8014278 <std>
 8014350:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8014354:	2201      	movs	r2, #1
 8014356:	2109      	movs	r1, #9
 8014358:	f7ff ff8e 	bl	8014278 <std>
 801435c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8014360:	2202      	movs	r2, #2
 8014362:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014366:	2112      	movs	r1, #18
 8014368:	f7ff bf86 	b.w	8014278 <std>
 801436c:	24001bf8 	.word	0x24001bf8
 8014370:	24001ac0 	.word	0x24001ac0
 8014374:	080142e5 	.word	0x080142e5

08014378 <__sfp_lock_acquire>:
 8014378:	4801      	ldr	r0, [pc, #4]	@ (8014380 <__sfp_lock_acquire+0x8>)
 801437a:	f000 b9c2 	b.w	8014702 <__retarget_lock_acquire_recursive>
 801437e:	bf00      	nop
 8014380:	24001c01 	.word	0x24001c01

08014384 <__sfp_lock_release>:
 8014384:	4801      	ldr	r0, [pc, #4]	@ (801438c <__sfp_lock_release+0x8>)
 8014386:	f000 b9bd 	b.w	8014704 <__retarget_lock_release_recursive>
 801438a:	bf00      	nop
 801438c:	24001c01 	.word	0x24001c01

08014390 <__sinit>:
 8014390:	b510      	push	{r4, lr}
 8014392:	4604      	mov	r4, r0
 8014394:	f7ff fff0 	bl	8014378 <__sfp_lock_acquire>
 8014398:	6a23      	ldr	r3, [r4, #32]
 801439a:	b11b      	cbz	r3, 80143a4 <__sinit+0x14>
 801439c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80143a0:	f7ff bff0 	b.w	8014384 <__sfp_lock_release>
 80143a4:	4b04      	ldr	r3, [pc, #16]	@ (80143b8 <__sinit+0x28>)
 80143a6:	6223      	str	r3, [r4, #32]
 80143a8:	4b04      	ldr	r3, [pc, #16]	@ (80143bc <__sinit+0x2c>)
 80143aa:	681b      	ldr	r3, [r3, #0]
 80143ac:	2b00      	cmp	r3, #0
 80143ae:	d1f5      	bne.n	801439c <__sinit+0xc>
 80143b0:	f7ff ffc4 	bl	801433c <global_stdio_init.part.0>
 80143b4:	e7f2      	b.n	801439c <__sinit+0xc>
 80143b6:	bf00      	nop
 80143b8:	080142fd 	.word	0x080142fd
 80143bc:	24001bf8 	.word	0x24001bf8

080143c0 <_fwalk_sglue>:
 80143c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80143c4:	4607      	mov	r7, r0
 80143c6:	4688      	mov	r8, r1
 80143c8:	4614      	mov	r4, r2
 80143ca:	2600      	movs	r6, #0
 80143cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80143d0:	f1b9 0901 	subs.w	r9, r9, #1
 80143d4:	d505      	bpl.n	80143e2 <_fwalk_sglue+0x22>
 80143d6:	6824      	ldr	r4, [r4, #0]
 80143d8:	2c00      	cmp	r4, #0
 80143da:	d1f7      	bne.n	80143cc <_fwalk_sglue+0xc>
 80143dc:	4630      	mov	r0, r6
 80143de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80143e2:	89ab      	ldrh	r3, [r5, #12]
 80143e4:	2b01      	cmp	r3, #1
 80143e6:	d907      	bls.n	80143f8 <_fwalk_sglue+0x38>
 80143e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80143ec:	3301      	adds	r3, #1
 80143ee:	d003      	beq.n	80143f8 <_fwalk_sglue+0x38>
 80143f0:	4629      	mov	r1, r5
 80143f2:	4638      	mov	r0, r7
 80143f4:	47c0      	blx	r8
 80143f6:	4306      	orrs	r6, r0
 80143f8:	3568      	adds	r5, #104	@ 0x68
 80143fa:	e7e9      	b.n	80143d0 <_fwalk_sglue+0x10>

080143fc <sniprintf>:
 80143fc:	b40c      	push	{r2, r3}
 80143fe:	b530      	push	{r4, r5, lr}
 8014400:	4b18      	ldr	r3, [pc, #96]	@ (8014464 <sniprintf+0x68>)
 8014402:	1e0c      	subs	r4, r1, #0
 8014404:	681d      	ldr	r5, [r3, #0]
 8014406:	b09d      	sub	sp, #116	@ 0x74
 8014408:	da08      	bge.n	801441c <sniprintf+0x20>
 801440a:	238b      	movs	r3, #139	@ 0x8b
 801440c:	602b      	str	r3, [r5, #0]
 801440e:	f04f 30ff 	mov.w	r0, #4294967295
 8014412:	b01d      	add	sp, #116	@ 0x74
 8014414:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014418:	b002      	add	sp, #8
 801441a:	4770      	bx	lr
 801441c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8014420:	f8ad 3014 	strh.w	r3, [sp, #20]
 8014424:	f04f 0300 	mov.w	r3, #0
 8014428:	931b      	str	r3, [sp, #108]	@ 0x6c
 801442a:	bf14      	ite	ne
 801442c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8014430:	4623      	moveq	r3, r4
 8014432:	9304      	str	r3, [sp, #16]
 8014434:	9307      	str	r3, [sp, #28]
 8014436:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801443a:	9002      	str	r0, [sp, #8]
 801443c:	9006      	str	r0, [sp, #24]
 801443e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8014442:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8014444:	ab21      	add	r3, sp, #132	@ 0x84
 8014446:	a902      	add	r1, sp, #8
 8014448:	4628      	mov	r0, r5
 801444a:	9301      	str	r3, [sp, #4]
 801444c:	f002 fb08 	bl	8016a60 <_svfiprintf_r>
 8014450:	1c43      	adds	r3, r0, #1
 8014452:	bfbc      	itt	lt
 8014454:	238b      	movlt	r3, #139	@ 0x8b
 8014456:	602b      	strlt	r3, [r5, #0]
 8014458:	2c00      	cmp	r4, #0
 801445a:	d0da      	beq.n	8014412 <sniprintf+0x16>
 801445c:	9b02      	ldr	r3, [sp, #8]
 801445e:	2200      	movs	r2, #0
 8014460:	701a      	strb	r2, [r3, #0]
 8014462:	e7d6      	b.n	8014412 <sniprintf+0x16>
 8014464:	24000194 	.word	0x24000194

08014468 <siprintf>:
 8014468:	b40e      	push	{r1, r2, r3}
 801446a:	b510      	push	{r4, lr}
 801446c:	b09d      	sub	sp, #116	@ 0x74
 801446e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8014470:	9002      	str	r0, [sp, #8]
 8014472:	9006      	str	r0, [sp, #24]
 8014474:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8014478:	480a      	ldr	r0, [pc, #40]	@ (80144a4 <siprintf+0x3c>)
 801447a:	9107      	str	r1, [sp, #28]
 801447c:	9104      	str	r1, [sp, #16]
 801447e:	490a      	ldr	r1, [pc, #40]	@ (80144a8 <siprintf+0x40>)
 8014480:	f853 2b04 	ldr.w	r2, [r3], #4
 8014484:	9105      	str	r1, [sp, #20]
 8014486:	2400      	movs	r4, #0
 8014488:	a902      	add	r1, sp, #8
 801448a:	6800      	ldr	r0, [r0, #0]
 801448c:	9301      	str	r3, [sp, #4]
 801448e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8014490:	f002 fae6 	bl	8016a60 <_svfiprintf_r>
 8014494:	9b02      	ldr	r3, [sp, #8]
 8014496:	701c      	strb	r4, [r3, #0]
 8014498:	b01d      	add	sp, #116	@ 0x74
 801449a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801449e:	b003      	add	sp, #12
 80144a0:	4770      	bx	lr
 80144a2:	bf00      	nop
 80144a4:	24000194 	.word	0x24000194
 80144a8:	ffff0208 	.word	0xffff0208

080144ac <siscanf>:
 80144ac:	b40e      	push	{r1, r2, r3}
 80144ae:	b570      	push	{r4, r5, r6, lr}
 80144b0:	b09d      	sub	sp, #116	@ 0x74
 80144b2:	ac21      	add	r4, sp, #132	@ 0x84
 80144b4:	2500      	movs	r5, #0
 80144b6:	f44f 7201 	mov.w	r2, #516	@ 0x204
 80144ba:	f854 6b04 	ldr.w	r6, [r4], #4
 80144be:	f8ad 2014 	strh.w	r2, [sp, #20]
 80144c2:	951b      	str	r5, [sp, #108]	@ 0x6c
 80144c4:	9002      	str	r0, [sp, #8]
 80144c6:	9006      	str	r0, [sp, #24]
 80144c8:	f7eb ff6a 	bl	80003a0 <strlen>
 80144cc:	4b0b      	ldr	r3, [pc, #44]	@ (80144fc <siscanf+0x50>)
 80144ce:	9003      	str	r0, [sp, #12]
 80144d0:	9007      	str	r0, [sp, #28]
 80144d2:	480b      	ldr	r0, [pc, #44]	@ (8014500 <siscanf+0x54>)
 80144d4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80144d6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80144da:	f8ad 3016 	strh.w	r3, [sp, #22]
 80144de:	4632      	mov	r2, r6
 80144e0:	4623      	mov	r3, r4
 80144e2:	a902      	add	r1, sp, #8
 80144e4:	6800      	ldr	r0, [r0, #0]
 80144e6:	950f      	str	r5, [sp, #60]	@ 0x3c
 80144e8:	9514      	str	r5, [sp, #80]	@ 0x50
 80144ea:	9401      	str	r4, [sp, #4]
 80144ec:	f002 fc0e 	bl	8016d0c <__ssvfiscanf_r>
 80144f0:	b01d      	add	sp, #116	@ 0x74
 80144f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80144f6:	b003      	add	sp, #12
 80144f8:	4770      	bx	lr
 80144fa:	bf00      	nop
 80144fc:	08014527 	.word	0x08014527
 8014500:	24000194 	.word	0x24000194

08014504 <__sread>:
 8014504:	b510      	push	{r4, lr}
 8014506:	460c      	mov	r4, r1
 8014508:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801450c:	f000 f8aa 	bl	8014664 <_read_r>
 8014510:	2800      	cmp	r0, #0
 8014512:	bfab      	itete	ge
 8014514:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8014516:	89a3      	ldrhlt	r3, [r4, #12]
 8014518:	181b      	addge	r3, r3, r0
 801451a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801451e:	bfac      	ite	ge
 8014520:	6563      	strge	r3, [r4, #84]	@ 0x54
 8014522:	81a3      	strhlt	r3, [r4, #12]
 8014524:	bd10      	pop	{r4, pc}

08014526 <__seofread>:
 8014526:	2000      	movs	r0, #0
 8014528:	4770      	bx	lr

0801452a <__swrite>:
 801452a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801452e:	461f      	mov	r7, r3
 8014530:	898b      	ldrh	r3, [r1, #12]
 8014532:	05db      	lsls	r3, r3, #23
 8014534:	4605      	mov	r5, r0
 8014536:	460c      	mov	r4, r1
 8014538:	4616      	mov	r6, r2
 801453a:	d505      	bpl.n	8014548 <__swrite+0x1e>
 801453c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014540:	2302      	movs	r3, #2
 8014542:	2200      	movs	r2, #0
 8014544:	f000 f87c 	bl	8014640 <_lseek_r>
 8014548:	89a3      	ldrh	r3, [r4, #12]
 801454a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801454e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8014552:	81a3      	strh	r3, [r4, #12]
 8014554:	4632      	mov	r2, r6
 8014556:	463b      	mov	r3, r7
 8014558:	4628      	mov	r0, r5
 801455a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801455e:	f000 b893 	b.w	8014688 <_write_r>

08014562 <__sseek>:
 8014562:	b510      	push	{r4, lr}
 8014564:	460c      	mov	r4, r1
 8014566:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801456a:	f000 f869 	bl	8014640 <_lseek_r>
 801456e:	1c43      	adds	r3, r0, #1
 8014570:	89a3      	ldrh	r3, [r4, #12]
 8014572:	bf15      	itete	ne
 8014574:	6560      	strne	r0, [r4, #84]	@ 0x54
 8014576:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801457a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801457e:	81a3      	strheq	r3, [r4, #12]
 8014580:	bf18      	it	ne
 8014582:	81a3      	strhne	r3, [r4, #12]
 8014584:	bd10      	pop	{r4, pc}

08014586 <__sclose>:
 8014586:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801458a:	f000 b849 	b.w	8014620 <_close_r>

0801458e <_vsniprintf_r>:
 801458e:	b530      	push	{r4, r5, lr}
 8014590:	4614      	mov	r4, r2
 8014592:	2c00      	cmp	r4, #0
 8014594:	b09b      	sub	sp, #108	@ 0x6c
 8014596:	4605      	mov	r5, r0
 8014598:	461a      	mov	r2, r3
 801459a:	da05      	bge.n	80145a8 <_vsniprintf_r+0x1a>
 801459c:	238b      	movs	r3, #139	@ 0x8b
 801459e:	6003      	str	r3, [r0, #0]
 80145a0:	f04f 30ff 	mov.w	r0, #4294967295
 80145a4:	b01b      	add	sp, #108	@ 0x6c
 80145a6:	bd30      	pop	{r4, r5, pc}
 80145a8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80145ac:	f8ad 300c 	strh.w	r3, [sp, #12]
 80145b0:	f04f 0300 	mov.w	r3, #0
 80145b4:	9319      	str	r3, [sp, #100]	@ 0x64
 80145b6:	bf14      	ite	ne
 80145b8:	f104 33ff 	addne.w	r3, r4, #4294967295
 80145bc:	4623      	moveq	r3, r4
 80145be:	9302      	str	r3, [sp, #8]
 80145c0:	9305      	str	r3, [sp, #20]
 80145c2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80145c6:	9100      	str	r1, [sp, #0]
 80145c8:	9104      	str	r1, [sp, #16]
 80145ca:	f8ad 300e 	strh.w	r3, [sp, #14]
 80145ce:	4669      	mov	r1, sp
 80145d0:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80145d2:	f002 fa45 	bl	8016a60 <_svfiprintf_r>
 80145d6:	1c43      	adds	r3, r0, #1
 80145d8:	bfbc      	itt	lt
 80145da:	238b      	movlt	r3, #139	@ 0x8b
 80145dc:	602b      	strlt	r3, [r5, #0]
 80145de:	2c00      	cmp	r4, #0
 80145e0:	d0e0      	beq.n	80145a4 <_vsniprintf_r+0x16>
 80145e2:	9b00      	ldr	r3, [sp, #0]
 80145e4:	2200      	movs	r2, #0
 80145e6:	701a      	strb	r2, [r3, #0]
 80145e8:	e7dc      	b.n	80145a4 <_vsniprintf_r+0x16>
	...

080145ec <vsniprintf>:
 80145ec:	b507      	push	{r0, r1, r2, lr}
 80145ee:	9300      	str	r3, [sp, #0]
 80145f0:	4613      	mov	r3, r2
 80145f2:	460a      	mov	r2, r1
 80145f4:	4601      	mov	r1, r0
 80145f6:	4803      	ldr	r0, [pc, #12]	@ (8014604 <vsniprintf+0x18>)
 80145f8:	6800      	ldr	r0, [r0, #0]
 80145fa:	f7ff ffc8 	bl	801458e <_vsniprintf_r>
 80145fe:	b003      	add	sp, #12
 8014600:	f85d fb04 	ldr.w	pc, [sp], #4
 8014604:	24000194 	.word	0x24000194

08014608 <memset>:
 8014608:	4402      	add	r2, r0
 801460a:	4603      	mov	r3, r0
 801460c:	4293      	cmp	r3, r2
 801460e:	d100      	bne.n	8014612 <memset+0xa>
 8014610:	4770      	bx	lr
 8014612:	f803 1b01 	strb.w	r1, [r3], #1
 8014616:	e7f9      	b.n	801460c <memset+0x4>

08014618 <_localeconv_r>:
 8014618:	4800      	ldr	r0, [pc, #0]	@ (801461c <_localeconv_r+0x4>)
 801461a:	4770      	bx	lr
 801461c:	240002d4 	.word	0x240002d4

08014620 <_close_r>:
 8014620:	b538      	push	{r3, r4, r5, lr}
 8014622:	4d06      	ldr	r5, [pc, #24]	@ (801463c <_close_r+0x1c>)
 8014624:	2300      	movs	r3, #0
 8014626:	4604      	mov	r4, r0
 8014628:	4608      	mov	r0, r1
 801462a:	602b      	str	r3, [r5, #0]
 801462c:	f7ee fff4 	bl	8003618 <_close>
 8014630:	1c43      	adds	r3, r0, #1
 8014632:	d102      	bne.n	801463a <_close_r+0x1a>
 8014634:	682b      	ldr	r3, [r5, #0]
 8014636:	b103      	cbz	r3, 801463a <_close_r+0x1a>
 8014638:	6023      	str	r3, [r4, #0]
 801463a:	bd38      	pop	{r3, r4, r5, pc}
 801463c:	24001bfc 	.word	0x24001bfc

08014640 <_lseek_r>:
 8014640:	b538      	push	{r3, r4, r5, lr}
 8014642:	4d07      	ldr	r5, [pc, #28]	@ (8014660 <_lseek_r+0x20>)
 8014644:	4604      	mov	r4, r0
 8014646:	4608      	mov	r0, r1
 8014648:	4611      	mov	r1, r2
 801464a:	2200      	movs	r2, #0
 801464c:	602a      	str	r2, [r5, #0]
 801464e:	461a      	mov	r2, r3
 8014650:	f7ef f809 	bl	8003666 <_lseek>
 8014654:	1c43      	adds	r3, r0, #1
 8014656:	d102      	bne.n	801465e <_lseek_r+0x1e>
 8014658:	682b      	ldr	r3, [r5, #0]
 801465a:	b103      	cbz	r3, 801465e <_lseek_r+0x1e>
 801465c:	6023      	str	r3, [r4, #0]
 801465e:	bd38      	pop	{r3, r4, r5, pc}
 8014660:	24001bfc 	.word	0x24001bfc

08014664 <_read_r>:
 8014664:	b538      	push	{r3, r4, r5, lr}
 8014666:	4d07      	ldr	r5, [pc, #28]	@ (8014684 <_read_r+0x20>)
 8014668:	4604      	mov	r4, r0
 801466a:	4608      	mov	r0, r1
 801466c:	4611      	mov	r1, r2
 801466e:	2200      	movs	r2, #0
 8014670:	602a      	str	r2, [r5, #0]
 8014672:	461a      	mov	r2, r3
 8014674:	f7ee ff97 	bl	80035a6 <_read>
 8014678:	1c43      	adds	r3, r0, #1
 801467a:	d102      	bne.n	8014682 <_read_r+0x1e>
 801467c:	682b      	ldr	r3, [r5, #0]
 801467e:	b103      	cbz	r3, 8014682 <_read_r+0x1e>
 8014680:	6023      	str	r3, [r4, #0]
 8014682:	bd38      	pop	{r3, r4, r5, pc}
 8014684:	24001bfc 	.word	0x24001bfc

08014688 <_write_r>:
 8014688:	b538      	push	{r3, r4, r5, lr}
 801468a:	4d07      	ldr	r5, [pc, #28]	@ (80146a8 <_write_r+0x20>)
 801468c:	4604      	mov	r4, r0
 801468e:	4608      	mov	r0, r1
 8014690:	4611      	mov	r1, r2
 8014692:	2200      	movs	r2, #0
 8014694:	602a      	str	r2, [r5, #0]
 8014696:	461a      	mov	r2, r3
 8014698:	f7ee ffa2 	bl	80035e0 <_write>
 801469c:	1c43      	adds	r3, r0, #1
 801469e:	d102      	bne.n	80146a6 <_write_r+0x1e>
 80146a0:	682b      	ldr	r3, [r5, #0]
 80146a2:	b103      	cbz	r3, 80146a6 <_write_r+0x1e>
 80146a4:	6023      	str	r3, [r4, #0]
 80146a6:	bd38      	pop	{r3, r4, r5, pc}
 80146a8:	24001bfc 	.word	0x24001bfc

080146ac <__errno>:
 80146ac:	4b01      	ldr	r3, [pc, #4]	@ (80146b4 <__errno+0x8>)
 80146ae:	6818      	ldr	r0, [r3, #0]
 80146b0:	4770      	bx	lr
 80146b2:	bf00      	nop
 80146b4:	24000194 	.word	0x24000194

080146b8 <__libc_init_array>:
 80146b8:	b570      	push	{r4, r5, r6, lr}
 80146ba:	4d0d      	ldr	r5, [pc, #52]	@ (80146f0 <__libc_init_array+0x38>)
 80146bc:	4c0d      	ldr	r4, [pc, #52]	@ (80146f4 <__libc_init_array+0x3c>)
 80146be:	1b64      	subs	r4, r4, r5
 80146c0:	10a4      	asrs	r4, r4, #2
 80146c2:	2600      	movs	r6, #0
 80146c4:	42a6      	cmp	r6, r4
 80146c6:	d109      	bne.n	80146dc <__libc_init_array+0x24>
 80146c8:	4d0b      	ldr	r5, [pc, #44]	@ (80146f8 <__libc_init_array+0x40>)
 80146ca:	4c0c      	ldr	r4, [pc, #48]	@ (80146fc <__libc_init_array+0x44>)
 80146cc:	f003 fe3c 	bl	8018348 <_init>
 80146d0:	1b64      	subs	r4, r4, r5
 80146d2:	10a4      	asrs	r4, r4, #2
 80146d4:	2600      	movs	r6, #0
 80146d6:	42a6      	cmp	r6, r4
 80146d8:	d105      	bne.n	80146e6 <__libc_init_array+0x2e>
 80146da:	bd70      	pop	{r4, r5, r6, pc}
 80146dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80146e0:	4798      	blx	r3
 80146e2:	3601      	adds	r6, #1
 80146e4:	e7ee      	b.n	80146c4 <__libc_init_array+0xc>
 80146e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80146ea:	4798      	blx	r3
 80146ec:	3601      	adds	r6, #1
 80146ee:	e7f2      	b.n	80146d6 <__libc_init_array+0x1e>
 80146f0:	080194c8 	.word	0x080194c8
 80146f4:	080194c8 	.word	0x080194c8
 80146f8:	080194c8 	.word	0x080194c8
 80146fc:	080194cc 	.word	0x080194cc

08014700 <__retarget_lock_init_recursive>:
 8014700:	4770      	bx	lr

08014702 <__retarget_lock_acquire_recursive>:
 8014702:	4770      	bx	lr

08014704 <__retarget_lock_release_recursive>:
 8014704:	4770      	bx	lr
	...

08014708 <nanf>:
 8014708:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8014710 <nanf+0x8>
 801470c:	4770      	bx	lr
 801470e:	bf00      	nop
 8014710:	7fc00000 	.word	0x7fc00000

08014714 <quorem>:
 8014714:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014718:	6903      	ldr	r3, [r0, #16]
 801471a:	690c      	ldr	r4, [r1, #16]
 801471c:	42a3      	cmp	r3, r4
 801471e:	4607      	mov	r7, r0
 8014720:	db7e      	blt.n	8014820 <quorem+0x10c>
 8014722:	3c01      	subs	r4, #1
 8014724:	f101 0814 	add.w	r8, r1, #20
 8014728:	00a3      	lsls	r3, r4, #2
 801472a:	f100 0514 	add.w	r5, r0, #20
 801472e:	9300      	str	r3, [sp, #0]
 8014730:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014734:	9301      	str	r3, [sp, #4]
 8014736:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801473a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801473e:	3301      	adds	r3, #1
 8014740:	429a      	cmp	r2, r3
 8014742:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8014746:	fbb2 f6f3 	udiv	r6, r2, r3
 801474a:	d32e      	bcc.n	80147aa <quorem+0x96>
 801474c:	f04f 0a00 	mov.w	sl, #0
 8014750:	46c4      	mov	ip, r8
 8014752:	46ae      	mov	lr, r5
 8014754:	46d3      	mov	fp, sl
 8014756:	f85c 3b04 	ldr.w	r3, [ip], #4
 801475a:	b298      	uxth	r0, r3
 801475c:	fb06 a000 	mla	r0, r6, r0, sl
 8014760:	0c02      	lsrs	r2, r0, #16
 8014762:	0c1b      	lsrs	r3, r3, #16
 8014764:	fb06 2303 	mla	r3, r6, r3, r2
 8014768:	f8de 2000 	ldr.w	r2, [lr]
 801476c:	b280      	uxth	r0, r0
 801476e:	b292      	uxth	r2, r2
 8014770:	1a12      	subs	r2, r2, r0
 8014772:	445a      	add	r2, fp
 8014774:	f8de 0000 	ldr.w	r0, [lr]
 8014778:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801477c:	b29b      	uxth	r3, r3
 801477e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8014782:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8014786:	b292      	uxth	r2, r2
 8014788:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801478c:	45e1      	cmp	r9, ip
 801478e:	f84e 2b04 	str.w	r2, [lr], #4
 8014792:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8014796:	d2de      	bcs.n	8014756 <quorem+0x42>
 8014798:	9b00      	ldr	r3, [sp, #0]
 801479a:	58eb      	ldr	r3, [r5, r3]
 801479c:	b92b      	cbnz	r3, 80147aa <quorem+0x96>
 801479e:	9b01      	ldr	r3, [sp, #4]
 80147a0:	3b04      	subs	r3, #4
 80147a2:	429d      	cmp	r5, r3
 80147a4:	461a      	mov	r2, r3
 80147a6:	d32f      	bcc.n	8014808 <quorem+0xf4>
 80147a8:	613c      	str	r4, [r7, #16]
 80147aa:	4638      	mov	r0, r7
 80147ac:	f001 f956 	bl	8015a5c <__mcmp>
 80147b0:	2800      	cmp	r0, #0
 80147b2:	db25      	blt.n	8014800 <quorem+0xec>
 80147b4:	4629      	mov	r1, r5
 80147b6:	2000      	movs	r0, #0
 80147b8:	f858 2b04 	ldr.w	r2, [r8], #4
 80147bc:	f8d1 c000 	ldr.w	ip, [r1]
 80147c0:	fa1f fe82 	uxth.w	lr, r2
 80147c4:	fa1f f38c 	uxth.w	r3, ip
 80147c8:	eba3 030e 	sub.w	r3, r3, lr
 80147cc:	4403      	add	r3, r0
 80147ce:	0c12      	lsrs	r2, r2, #16
 80147d0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80147d4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80147d8:	b29b      	uxth	r3, r3
 80147da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80147de:	45c1      	cmp	r9, r8
 80147e0:	f841 3b04 	str.w	r3, [r1], #4
 80147e4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80147e8:	d2e6      	bcs.n	80147b8 <quorem+0xa4>
 80147ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80147ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80147f2:	b922      	cbnz	r2, 80147fe <quorem+0xea>
 80147f4:	3b04      	subs	r3, #4
 80147f6:	429d      	cmp	r5, r3
 80147f8:	461a      	mov	r2, r3
 80147fa:	d30b      	bcc.n	8014814 <quorem+0x100>
 80147fc:	613c      	str	r4, [r7, #16]
 80147fe:	3601      	adds	r6, #1
 8014800:	4630      	mov	r0, r6
 8014802:	b003      	add	sp, #12
 8014804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014808:	6812      	ldr	r2, [r2, #0]
 801480a:	3b04      	subs	r3, #4
 801480c:	2a00      	cmp	r2, #0
 801480e:	d1cb      	bne.n	80147a8 <quorem+0x94>
 8014810:	3c01      	subs	r4, #1
 8014812:	e7c6      	b.n	80147a2 <quorem+0x8e>
 8014814:	6812      	ldr	r2, [r2, #0]
 8014816:	3b04      	subs	r3, #4
 8014818:	2a00      	cmp	r2, #0
 801481a:	d1ef      	bne.n	80147fc <quorem+0xe8>
 801481c:	3c01      	subs	r4, #1
 801481e:	e7ea      	b.n	80147f6 <quorem+0xe2>
 8014820:	2000      	movs	r0, #0
 8014822:	e7ee      	b.n	8014802 <quorem+0xee>
 8014824:	0000      	movs	r0, r0
	...

08014828 <_dtoa_r>:
 8014828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801482c:	ed2d 8b02 	vpush	{d8}
 8014830:	69c7      	ldr	r7, [r0, #28]
 8014832:	b091      	sub	sp, #68	@ 0x44
 8014834:	ed8d 0b02 	vstr	d0, [sp, #8]
 8014838:	ec55 4b10 	vmov	r4, r5, d0
 801483c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 801483e:	9107      	str	r1, [sp, #28]
 8014840:	4681      	mov	r9, r0
 8014842:	9209      	str	r2, [sp, #36]	@ 0x24
 8014844:	930d      	str	r3, [sp, #52]	@ 0x34
 8014846:	b97f      	cbnz	r7, 8014868 <_dtoa_r+0x40>
 8014848:	2010      	movs	r0, #16
 801484a:	f000 fd95 	bl	8015378 <malloc>
 801484e:	4602      	mov	r2, r0
 8014850:	f8c9 001c 	str.w	r0, [r9, #28]
 8014854:	b920      	cbnz	r0, 8014860 <_dtoa_r+0x38>
 8014856:	4ba0      	ldr	r3, [pc, #640]	@ (8014ad8 <_dtoa_r+0x2b0>)
 8014858:	21ef      	movs	r1, #239	@ 0xef
 801485a:	48a0      	ldr	r0, [pc, #640]	@ (8014adc <_dtoa_r+0x2b4>)
 801485c:	f002 fe8c 	bl	8017578 <__assert_func>
 8014860:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8014864:	6007      	str	r7, [r0, #0]
 8014866:	60c7      	str	r7, [r0, #12]
 8014868:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801486c:	6819      	ldr	r1, [r3, #0]
 801486e:	b159      	cbz	r1, 8014888 <_dtoa_r+0x60>
 8014870:	685a      	ldr	r2, [r3, #4]
 8014872:	604a      	str	r2, [r1, #4]
 8014874:	2301      	movs	r3, #1
 8014876:	4093      	lsls	r3, r2
 8014878:	608b      	str	r3, [r1, #8]
 801487a:	4648      	mov	r0, r9
 801487c:	f000 fe72 	bl	8015564 <_Bfree>
 8014880:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8014884:	2200      	movs	r2, #0
 8014886:	601a      	str	r2, [r3, #0]
 8014888:	1e2b      	subs	r3, r5, #0
 801488a:	bfbb      	ittet	lt
 801488c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8014890:	9303      	strlt	r3, [sp, #12]
 8014892:	2300      	movge	r3, #0
 8014894:	2201      	movlt	r2, #1
 8014896:	bfac      	ite	ge
 8014898:	6033      	strge	r3, [r6, #0]
 801489a:	6032      	strlt	r2, [r6, #0]
 801489c:	4b90      	ldr	r3, [pc, #576]	@ (8014ae0 <_dtoa_r+0x2b8>)
 801489e:	9e03      	ldr	r6, [sp, #12]
 80148a0:	43b3      	bics	r3, r6
 80148a2:	d110      	bne.n	80148c6 <_dtoa_r+0x9e>
 80148a4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80148a6:	f242 730f 	movw	r3, #9999	@ 0x270f
 80148aa:	6013      	str	r3, [r2, #0]
 80148ac:	f3c6 0313 	ubfx	r3, r6, #0, #20
 80148b0:	4323      	orrs	r3, r4
 80148b2:	f000 84e6 	beq.w	8015282 <_dtoa_r+0xa5a>
 80148b6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80148b8:	4f8a      	ldr	r7, [pc, #552]	@ (8014ae4 <_dtoa_r+0x2bc>)
 80148ba:	2b00      	cmp	r3, #0
 80148bc:	f000 84e8 	beq.w	8015290 <_dtoa_r+0xa68>
 80148c0:	1cfb      	adds	r3, r7, #3
 80148c2:	f000 bce3 	b.w	801528c <_dtoa_r+0xa64>
 80148c6:	ed9d 8b02 	vldr	d8, [sp, #8]
 80148ca:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80148ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80148d2:	d10a      	bne.n	80148ea <_dtoa_r+0xc2>
 80148d4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80148d6:	2301      	movs	r3, #1
 80148d8:	6013      	str	r3, [r2, #0]
 80148da:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80148dc:	b113      	cbz	r3, 80148e4 <_dtoa_r+0xbc>
 80148de:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80148e0:	4b81      	ldr	r3, [pc, #516]	@ (8014ae8 <_dtoa_r+0x2c0>)
 80148e2:	6013      	str	r3, [r2, #0]
 80148e4:	4f81      	ldr	r7, [pc, #516]	@ (8014aec <_dtoa_r+0x2c4>)
 80148e6:	f000 bcd3 	b.w	8015290 <_dtoa_r+0xa68>
 80148ea:	aa0e      	add	r2, sp, #56	@ 0x38
 80148ec:	a90f      	add	r1, sp, #60	@ 0x3c
 80148ee:	4648      	mov	r0, r9
 80148f0:	eeb0 0b48 	vmov.f64	d0, d8
 80148f4:	f001 f9d2 	bl	8015c9c <__d2b>
 80148f8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 80148fc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80148fe:	9001      	str	r0, [sp, #4]
 8014900:	2b00      	cmp	r3, #0
 8014902:	d045      	beq.n	8014990 <_dtoa_r+0x168>
 8014904:	eeb0 7b48 	vmov.f64	d7, d8
 8014908:	ee18 1a90 	vmov	r1, s17
 801490c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8014910:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8014914:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8014918:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801491c:	2500      	movs	r5, #0
 801491e:	ee07 1a90 	vmov	s15, r1
 8014922:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8014926:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8014ac0 <_dtoa_r+0x298>
 801492a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801492e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8014ac8 <_dtoa_r+0x2a0>
 8014932:	eea7 6b05 	vfma.f64	d6, d7, d5
 8014936:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8014ad0 <_dtoa_r+0x2a8>
 801493a:	ee07 3a90 	vmov	s15, r3
 801493e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8014942:	eeb0 7b46 	vmov.f64	d7, d6
 8014946:	eea4 7b05 	vfma.f64	d7, d4, d5
 801494a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801494e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8014952:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014956:	ee16 8a90 	vmov	r8, s13
 801495a:	d508      	bpl.n	801496e <_dtoa_r+0x146>
 801495c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8014960:	eeb4 6b47 	vcmp.f64	d6, d7
 8014964:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014968:	bf18      	it	ne
 801496a:	f108 38ff 	addne.w	r8, r8, #4294967295
 801496e:	f1b8 0f16 	cmp.w	r8, #22
 8014972:	d82b      	bhi.n	80149cc <_dtoa_r+0x1a4>
 8014974:	495e      	ldr	r1, [pc, #376]	@ (8014af0 <_dtoa_r+0x2c8>)
 8014976:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801497a:	ed91 7b00 	vldr	d7, [r1]
 801497e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8014982:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014986:	d501      	bpl.n	801498c <_dtoa_r+0x164>
 8014988:	f108 38ff 	add.w	r8, r8, #4294967295
 801498c:	2100      	movs	r1, #0
 801498e:	e01e      	b.n	80149ce <_dtoa_r+0x1a6>
 8014990:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014992:	4413      	add	r3, r2
 8014994:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8014998:	2920      	cmp	r1, #32
 801499a:	bfc1      	itttt	gt
 801499c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 80149a0:	408e      	lslgt	r6, r1
 80149a2:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 80149a6:	fa24 f101 	lsrgt.w	r1, r4, r1
 80149aa:	bfd6      	itet	le
 80149ac:	f1c1 0120 	rsble	r1, r1, #32
 80149b0:	4331      	orrgt	r1, r6
 80149b2:	fa04 f101 	lslle.w	r1, r4, r1
 80149b6:	ee07 1a90 	vmov	s15, r1
 80149ba:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80149be:	3b01      	subs	r3, #1
 80149c0:	ee17 1a90 	vmov	r1, s15
 80149c4:	2501      	movs	r5, #1
 80149c6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 80149ca:	e7a8      	b.n	801491e <_dtoa_r+0xf6>
 80149cc:	2101      	movs	r1, #1
 80149ce:	1ad2      	subs	r2, r2, r3
 80149d0:	1e53      	subs	r3, r2, #1
 80149d2:	9306      	str	r3, [sp, #24]
 80149d4:	bf45      	ittet	mi
 80149d6:	f1c2 0301 	rsbmi	r3, r2, #1
 80149da:	9304      	strmi	r3, [sp, #16]
 80149dc:	2300      	movpl	r3, #0
 80149de:	2300      	movmi	r3, #0
 80149e0:	bf4c      	ite	mi
 80149e2:	9306      	strmi	r3, [sp, #24]
 80149e4:	9304      	strpl	r3, [sp, #16]
 80149e6:	f1b8 0f00 	cmp.w	r8, #0
 80149ea:	910c      	str	r1, [sp, #48]	@ 0x30
 80149ec:	db18      	blt.n	8014a20 <_dtoa_r+0x1f8>
 80149ee:	9b06      	ldr	r3, [sp, #24]
 80149f0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80149f4:	4443      	add	r3, r8
 80149f6:	9306      	str	r3, [sp, #24]
 80149f8:	2300      	movs	r3, #0
 80149fa:	9a07      	ldr	r2, [sp, #28]
 80149fc:	2a09      	cmp	r2, #9
 80149fe:	d845      	bhi.n	8014a8c <_dtoa_r+0x264>
 8014a00:	2a05      	cmp	r2, #5
 8014a02:	bfc4      	itt	gt
 8014a04:	3a04      	subgt	r2, #4
 8014a06:	9207      	strgt	r2, [sp, #28]
 8014a08:	9a07      	ldr	r2, [sp, #28]
 8014a0a:	f1a2 0202 	sub.w	r2, r2, #2
 8014a0e:	bfcc      	ite	gt
 8014a10:	2400      	movgt	r4, #0
 8014a12:	2401      	movle	r4, #1
 8014a14:	2a03      	cmp	r2, #3
 8014a16:	d844      	bhi.n	8014aa2 <_dtoa_r+0x27a>
 8014a18:	e8df f002 	tbb	[pc, r2]
 8014a1c:	0b173634 	.word	0x0b173634
 8014a20:	9b04      	ldr	r3, [sp, #16]
 8014a22:	2200      	movs	r2, #0
 8014a24:	eba3 0308 	sub.w	r3, r3, r8
 8014a28:	9304      	str	r3, [sp, #16]
 8014a2a:	920a      	str	r2, [sp, #40]	@ 0x28
 8014a2c:	f1c8 0300 	rsb	r3, r8, #0
 8014a30:	e7e3      	b.n	80149fa <_dtoa_r+0x1d2>
 8014a32:	2201      	movs	r2, #1
 8014a34:	9208      	str	r2, [sp, #32]
 8014a36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014a38:	eb08 0b02 	add.w	fp, r8, r2
 8014a3c:	f10b 0a01 	add.w	sl, fp, #1
 8014a40:	4652      	mov	r2, sl
 8014a42:	2a01      	cmp	r2, #1
 8014a44:	bfb8      	it	lt
 8014a46:	2201      	movlt	r2, #1
 8014a48:	e006      	b.n	8014a58 <_dtoa_r+0x230>
 8014a4a:	2201      	movs	r2, #1
 8014a4c:	9208      	str	r2, [sp, #32]
 8014a4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014a50:	2a00      	cmp	r2, #0
 8014a52:	dd29      	ble.n	8014aa8 <_dtoa_r+0x280>
 8014a54:	4693      	mov	fp, r2
 8014a56:	4692      	mov	sl, r2
 8014a58:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8014a5c:	2100      	movs	r1, #0
 8014a5e:	2004      	movs	r0, #4
 8014a60:	f100 0614 	add.w	r6, r0, #20
 8014a64:	4296      	cmp	r6, r2
 8014a66:	d926      	bls.n	8014ab6 <_dtoa_r+0x28e>
 8014a68:	6079      	str	r1, [r7, #4]
 8014a6a:	4648      	mov	r0, r9
 8014a6c:	9305      	str	r3, [sp, #20]
 8014a6e:	f000 fd39 	bl	80154e4 <_Balloc>
 8014a72:	9b05      	ldr	r3, [sp, #20]
 8014a74:	4607      	mov	r7, r0
 8014a76:	2800      	cmp	r0, #0
 8014a78:	d13e      	bne.n	8014af8 <_dtoa_r+0x2d0>
 8014a7a:	4b1e      	ldr	r3, [pc, #120]	@ (8014af4 <_dtoa_r+0x2cc>)
 8014a7c:	4602      	mov	r2, r0
 8014a7e:	f240 11af 	movw	r1, #431	@ 0x1af
 8014a82:	e6ea      	b.n	801485a <_dtoa_r+0x32>
 8014a84:	2200      	movs	r2, #0
 8014a86:	e7e1      	b.n	8014a4c <_dtoa_r+0x224>
 8014a88:	2200      	movs	r2, #0
 8014a8a:	e7d3      	b.n	8014a34 <_dtoa_r+0x20c>
 8014a8c:	2401      	movs	r4, #1
 8014a8e:	2200      	movs	r2, #0
 8014a90:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8014a94:	f04f 3bff 	mov.w	fp, #4294967295
 8014a98:	2100      	movs	r1, #0
 8014a9a:	46da      	mov	sl, fp
 8014a9c:	2212      	movs	r2, #18
 8014a9e:	9109      	str	r1, [sp, #36]	@ 0x24
 8014aa0:	e7da      	b.n	8014a58 <_dtoa_r+0x230>
 8014aa2:	2201      	movs	r2, #1
 8014aa4:	9208      	str	r2, [sp, #32]
 8014aa6:	e7f5      	b.n	8014a94 <_dtoa_r+0x26c>
 8014aa8:	f04f 0b01 	mov.w	fp, #1
 8014aac:	46da      	mov	sl, fp
 8014aae:	465a      	mov	r2, fp
 8014ab0:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8014ab4:	e7d0      	b.n	8014a58 <_dtoa_r+0x230>
 8014ab6:	3101      	adds	r1, #1
 8014ab8:	0040      	lsls	r0, r0, #1
 8014aba:	e7d1      	b.n	8014a60 <_dtoa_r+0x238>
 8014abc:	f3af 8000 	nop.w
 8014ac0:	636f4361 	.word	0x636f4361
 8014ac4:	3fd287a7 	.word	0x3fd287a7
 8014ac8:	8b60c8b3 	.word	0x8b60c8b3
 8014acc:	3fc68a28 	.word	0x3fc68a28
 8014ad0:	509f79fb 	.word	0x509f79fb
 8014ad4:	3fd34413 	.word	0x3fd34413
 8014ad8:	080191c9 	.word	0x080191c9
 8014adc:	080191e0 	.word	0x080191e0
 8014ae0:	7ff00000 	.word	0x7ff00000
 8014ae4:	080191c5 	.word	0x080191c5
 8014ae8:	080192cc 	.word	0x080192cc
 8014aec:	080192cb 	.word	0x080192cb
 8014af0:	080193a8 	.word	0x080193a8
 8014af4:	08019238 	.word	0x08019238
 8014af8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8014afc:	f1ba 0f0e 	cmp.w	sl, #14
 8014b00:	6010      	str	r0, [r2, #0]
 8014b02:	d86e      	bhi.n	8014be2 <_dtoa_r+0x3ba>
 8014b04:	2c00      	cmp	r4, #0
 8014b06:	d06c      	beq.n	8014be2 <_dtoa_r+0x3ba>
 8014b08:	f1b8 0f00 	cmp.w	r8, #0
 8014b0c:	f340 80b4 	ble.w	8014c78 <_dtoa_r+0x450>
 8014b10:	4ac8      	ldr	r2, [pc, #800]	@ (8014e34 <_dtoa_r+0x60c>)
 8014b12:	f008 010f 	and.w	r1, r8, #15
 8014b16:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8014b1a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8014b1e:	ed92 7b00 	vldr	d7, [r2]
 8014b22:	ea4f 1128 	mov.w	r1, r8, asr #4
 8014b26:	f000 809b 	beq.w	8014c60 <_dtoa_r+0x438>
 8014b2a:	4ac3      	ldr	r2, [pc, #780]	@ (8014e38 <_dtoa_r+0x610>)
 8014b2c:	ed92 6b08 	vldr	d6, [r2, #32]
 8014b30:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8014b34:	ed8d 6b02 	vstr	d6, [sp, #8]
 8014b38:	f001 010f 	and.w	r1, r1, #15
 8014b3c:	2203      	movs	r2, #3
 8014b3e:	48be      	ldr	r0, [pc, #760]	@ (8014e38 <_dtoa_r+0x610>)
 8014b40:	2900      	cmp	r1, #0
 8014b42:	f040 808f 	bne.w	8014c64 <_dtoa_r+0x43c>
 8014b46:	ed9d 6b02 	vldr	d6, [sp, #8]
 8014b4a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8014b4e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014b52:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8014b54:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014b58:	2900      	cmp	r1, #0
 8014b5a:	f000 80b3 	beq.w	8014cc4 <_dtoa_r+0x49c>
 8014b5e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8014b62:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8014b66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b6a:	f140 80ab 	bpl.w	8014cc4 <_dtoa_r+0x49c>
 8014b6e:	f1ba 0f00 	cmp.w	sl, #0
 8014b72:	f000 80a7 	beq.w	8014cc4 <_dtoa_r+0x49c>
 8014b76:	f1bb 0f00 	cmp.w	fp, #0
 8014b7a:	dd30      	ble.n	8014bde <_dtoa_r+0x3b6>
 8014b7c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8014b80:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014b84:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014b88:	f108 31ff 	add.w	r1, r8, #4294967295
 8014b8c:	9105      	str	r1, [sp, #20]
 8014b8e:	3201      	adds	r2, #1
 8014b90:	465c      	mov	r4, fp
 8014b92:	ed9d 6b02 	vldr	d6, [sp, #8]
 8014b96:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8014b9a:	ee07 2a90 	vmov	s15, r2
 8014b9e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8014ba2:	eea7 5b06 	vfma.f64	d5, d7, d6
 8014ba6:	ee15 2a90 	vmov	r2, s11
 8014baa:	ec51 0b15 	vmov	r0, r1, d5
 8014bae:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8014bb2:	2c00      	cmp	r4, #0
 8014bb4:	f040 808a 	bne.w	8014ccc <_dtoa_r+0x4a4>
 8014bb8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8014bbc:	ee36 6b47 	vsub.f64	d6, d6, d7
 8014bc0:	ec41 0b17 	vmov	d7, r0, r1
 8014bc4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8014bc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014bcc:	f300 826a 	bgt.w	80150a4 <_dtoa_r+0x87c>
 8014bd0:	eeb1 7b47 	vneg.f64	d7, d7
 8014bd4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8014bd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014bdc:	d423      	bmi.n	8014c26 <_dtoa_r+0x3fe>
 8014bde:	ed8d 8b02 	vstr	d8, [sp, #8]
 8014be2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8014be4:	2a00      	cmp	r2, #0
 8014be6:	f2c0 8129 	blt.w	8014e3c <_dtoa_r+0x614>
 8014bea:	f1b8 0f0e 	cmp.w	r8, #14
 8014bee:	f300 8125 	bgt.w	8014e3c <_dtoa_r+0x614>
 8014bf2:	4b90      	ldr	r3, [pc, #576]	@ (8014e34 <_dtoa_r+0x60c>)
 8014bf4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8014bf8:	ed93 6b00 	vldr	d6, [r3]
 8014bfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014bfe:	2b00      	cmp	r3, #0
 8014c00:	f280 80c8 	bge.w	8014d94 <_dtoa_r+0x56c>
 8014c04:	f1ba 0f00 	cmp.w	sl, #0
 8014c08:	f300 80c4 	bgt.w	8014d94 <_dtoa_r+0x56c>
 8014c0c:	d10b      	bne.n	8014c26 <_dtoa_r+0x3fe>
 8014c0e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8014c12:	ee26 6b07 	vmul.f64	d6, d6, d7
 8014c16:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014c1a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8014c1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014c22:	f2c0 823c 	blt.w	801509e <_dtoa_r+0x876>
 8014c26:	2400      	movs	r4, #0
 8014c28:	4625      	mov	r5, r4
 8014c2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014c2c:	43db      	mvns	r3, r3
 8014c2e:	9305      	str	r3, [sp, #20]
 8014c30:	463e      	mov	r6, r7
 8014c32:	f04f 0800 	mov.w	r8, #0
 8014c36:	4621      	mov	r1, r4
 8014c38:	4648      	mov	r0, r9
 8014c3a:	f000 fc93 	bl	8015564 <_Bfree>
 8014c3e:	2d00      	cmp	r5, #0
 8014c40:	f000 80a2 	beq.w	8014d88 <_dtoa_r+0x560>
 8014c44:	f1b8 0f00 	cmp.w	r8, #0
 8014c48:	d005      	beq.n	8014c56 <_dtoa_r+0x42e>
 8014c4a:	45a8      	cmp	r8, r5
 8014c4c:	d003      	beq.n	8014c56 <_dtoa_r+0x42e>
 8014c4e:	4641      	mov	r1, r8
 8014c50:	4648      	mov	r0, r9
 8014c52:	f000 fc87 	bl	8015564 <_Bfree>
 8014c56:	4629      	mov	r1, r5
 8014c58:	4648      	mov	r0, r9
 8014c5a:	f000 fc83 	bl	8015564 <_Bfree>
 8014c5e:	e093      	b.n	8014d88 <_dtoa_r+0x560>
 8014c60:	2202      	movs	r2, #2
 8014c62:	e76c      	b.n	8014b3e <_dtoa_r+0x316>
 8014c64:	07cc      	lsls	r4, r1, #31
 8014c66:	d504      	bpl.n	8014c72 <_dtoa_r+0x44a>
 8014c68:	ed90 6b00 	vldr	d6, [r0]
 8014c6c:	3201      	adds	r2, #1
 8014c6e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014c72:	1049      	asrs	r1, r1, #1
 8014c74:	3008      	adds	r0, #8
 8014c76:	e763      	b.n	8014b40 <_dtoa_r+0x318>
 8014c78:	d022      	beq.n	8014cc0 <_dtoa_r+0x498>
 8014c7a:	f1c8 0100 	rsb	r1, r8, #0
 8014c7e:	4a6d      	ldr	r2, [pc, #436]	@ (8014e34 <_dtoa_r+0x60c>)
 8014c80:	f001 000f 	and.w	r0, r1, #15
 8014c84:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8014c88:	ed92 7b00 	vldr	d7, [r2]
 8014c8c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8014c90:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014c94:	4868      	ldr	r0, [pc, #416]	@ (8014e38 <_dtoa_r+0x610>)
 8014c96:	1109      	asrs	r1, r1, #4
 8014c98:	2400      	movs	r4, #0
 8014c9a:	2202      	movs	r2, #2
 8014c9c:	b929      	cbnz	r1, 8014caa <_dtoa_r+0x482>
 8014c9e:	2c00      	cmp	r4, #0
 8014ca0:	f43f af57 	beq.w	8014b52 <_dtoa_r+0x32a>
 8014ca4:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014ca8:	e753      	b.n	8014b52 <_dtoa_r+0x32a>
 8014caa:	07ce      	lsls	r6, r1, #31
 8014cac:	d505      	bpl.n	8014cba <_dtoa_r+0x492>
 8014cae:	ed90 6b00 	vldr	d6, [r0]
 8014cb2:	3201      	adds	r2, #1
 8014cb4:	2401      	movs	r4, #1
 8014cb6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014cba:	1049      	asrs	r1, r1, #1
 8014cbc:	3008      	adds	r0, #8
 8014cbe:	e7ed      	b.n	8014c9c <_dtoa_r+0x474>
 8014cc0:	2202      	movs	r2, #2
 8014cc2:	e746      	b.n	8014b52 <_dtoa_r+0x32a>
 8014cc4:	f8cd 8014 	str.w	r8, [sp, #20]
 8014cc8:	4654      	mov	r4, sl
 8014cca:	e762      	b.n	8014b92 <_dtoa_r+0x36a>
 8014ccc:	4a59      	ldr	r2, [pc, #356]	@ (8014e34 <_dtoa_r+0x60c>)
 8014cce:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8014cd2:	ed12 4b02 	vldr	d4, [r2, #-8]
 8014cd6:	9a08      	ldr	r2, [sp, #32]
 8014cd8:	ec41 0b17 	vmov	d7, r0, r1
 8014cdc:	443c      	add	r4, r7
 8014cde:	b34a      	cbz	r2, 8014d34 <_dtoa_r+0x50c>
 8014ce0:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8014ce4:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8014ce8:	463e      	mov	r6, r7
 8014cea:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8014cee:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8014cf2:	ee35 7b47 	vsub.f64	d7, d5, d7
 8014cf6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8014cfa:	ee14 2a90 	vmov	r2, s9
 8014cfe:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8014d02:	3230      	adds	r2, #48	@ 0x30
 8014d04:	ee36 6b45 	vsub.f64	d6, d6, d5
 8014d08:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8014d0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014d10:	f806 2b01 	strb.w	r2, [r6], #1
 8014d14:	d438      	bmi.n	8014d88 <_dtoa_r+0x560>
 8014d16:	ee32 5b46 	vsub.f64	d5, d2, d6
 8014d1a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8014d1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014d22:	d46e      	bmi.n	8014e02 <_dtoa_r+0x5da>
 8014d24:	42a6      	cmp	r6, r4
 8014d26:	f43f af5a 	beq.w	8014bde <_dtoa_r+0x3b6>
 8014d2a:	ee27 7b03 	vmul.f64	d7, d7, d3
 8014d2e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8014d32:	e7e0      	b.n	8014cf6 <_dtoa_r+0x4ce>
 8014d34:	4621      	mov	r1, r4
 8014d36:	463e      	mov	r6, r7
 8014d38:	ee27 7b04 	vmul.f64	d7, d7, d4
 8014d3c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8014d40:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8014d44:	ee14 2a90 	vmov	r2, s9
 8014d48:	3230      	adds	r2, #48	@ 0x30
 8014d4a:	f806 2b01 	strb.w	r2, [r6], #1
 8014d4e:	42a6      	cmp	r6, r4
 8014d50:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8014d54:	ee36 6b45 	vsub.f64	d6, d6, d5
 8014d58:	d119      	bne.n	8014d8e <_dtoa_r+0x566>
 8014d5a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8014d5e:	ee37 4b05 	vadd.f64	d4, d7, d5
 8014d62:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8014d66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014d6a:	dc4a      	bgt.n	8014e02 <_dtoa_r+0x5da>
 8014d6c:	ee35 5b47 	vsub.f64	d5, d5, d7
 8014d70:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8014d74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014d78:	f57f af31 	bpl.w	8014bde <_dtoa_r+0x3b6>
 8014d7c:	460e      	mov	r6, r1
 8014d7e:	3901      	subs	r1, #1
 8014d80:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8014d84:	2b30      	cmp	r3, #48	@ 0x30
 8014d86:	d0f9      	beq.n	8014d7c <_dtoa_r+0x554>
 8014d88:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8014d8c:	e027      	b.n	8014dde <_dtoa_r+0x5b6>
 8014d8e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8014d92:	e7d5      	b.n	8014d40 <_dtoa_r+0x518>
 8014d94:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014d98:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8014d9c:	463e      	mov	r6, r7
 8014d9e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8014da2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8014da6:	ee15 3a10 	vmov	r3, s10
 8014daa:	3330      	adds	r3, #48	@ 0x30
 8014dac:	f806 3b01 	strb.w	r3, [r6], #1
 8014db0:	1bf3      	subs	r3, r6, r7
 8014db2:	459a      	cmp	sl, r3
 8014db4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8014db8:	eea3 7b46 	vfms.f64	d7, d3, d6
 8014dbc:	d132      	bne.n	8014e24 <_dtoa_r+0x5fc>
 8014dbe:	ee37 7b07 	vadd.f64	d7, d7, d7
 8014dc2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8014dc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014dca:	dc18      	bgt.n	8014dfe <_dtoa_r+0x5d6>
 8014dcc:	eeb4 7b46 	vcmp.f64	d7, d6
 8014dd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014dd4:	d103      	bne.n	8014dde <_dtoa_r+0x5b6>
 8014dd6:	ee15 3a10 	vmov	r3, s10
 8014dda:	07db      	lsls	r3, r3, #31
 8014ddc:	d40f      	bmi.n	8014dfe <_dtoa_r+0x5d6>
 8014dde:	9901      	ldr	r1, [sp, #4]
 8014de0:	4648      	mov	r0, r9
 8014de2:	f000 fbbf 	bl	8015564 <_Bfree>
 8014de6:	2300      	movs	r3, #0
 8014de8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014dea:	7033      	strb	r3, [r6, #0]
 8014dec:	f108 0301 	add.w	r3, r8, #1
 8014df0:	6013      	str	r3, [r2, #0]
 8014df2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8014df4:	2b00      	cmp	r3, #0
 8014df6:	f000 824b 	beq.w	8015290 <_dtoa_r+0xa68>
 8014dfa:	601e      	str	r6, [r3, #0]
 8014dfc:	e248      	b.n	8015290 <_dtoa_r+0xa68>
 8014dfe:	f8cd 8014 	str.w	r8, [sp, #20]
 8014e02:	4633      	mov	r3, r6
 8014e04:	461e      	mov	r6, r3
 8014e06:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014e0a:	2a39      	cmp	r2, #57	@ 0x39
 8014e0c:	d106      	bne.n	8014e1c <_dtoa_r+0x5f4>
 8014e0e:	429f      	cmp	r7, r3
 8014e10:	d1f8      	bne.n	8014e04 <_dtoa_r+0x5dc>
 8014e12:	9a05      	ldr	r2, [sp, #20]
 8014e14:	3201      	adds	r2, #1
 8014e16:	9205      	str	r2, [sp, #20]
 8014e18:	2230      	movs	r2, #48	@ 0x30
 8014e1a:	703a      	strb	r2, [r7, #0]
 8014e1c:	781a      	ldrb	r2, [r3, #0]
 8014e1e:	3201      	adds	r2, #1
 8014e20:	701a      	strb	r2, [r3, #0]
 8014e22:	e7b1      	b.n	8014d88 <_dtoa_r+0x560>
 8014e24:	ee27 7b04 	vmul.f64	d7, d7, d4
 8014e28:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8014e2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014e30:	d1b5      	bne.n	8014d9e <_dtoa_r+0x576>
 8014e32:	e7d4      	b.n	8014dde <_dtoa_r+0x5b6>
 8014e34:	080193a8 	.word	0x080193a8
 8014e38:	08019380 	.word	0x08019380
 8014e3c:	9908      	ldr	r1, [sp, #32]
 8014e3e:	2900      	cmp	r1, #0
 8014e40:	f000 80e9 	beq.w	8015016 <_dtoa_r+0x7ee>
 8014e44:	9907      	ldr	r1, [sp, #28]
 8014e46:	2901      	cmp	r1, #1
 8014e48:	f300 80cb 	bgt.w	8014fe2 <_dtoa_r+0x7ba>
 8014e4c:	2d00      	cmp	r5, #0
 8014e4e:	f000 80c4 	beq.w	8014fda <_dtoa_r+0x7b2>
 8014e52:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8014e56:	9e04      	ldr	r6, [sp, #16]
 8014e58:	461c      	mov	r4, r3
 8014e5a:	9305      	str	r3, [sp, #20]
 8014e5c:	9b04      	ldr	r3, [sp, #16]
 8014e5e:	4413      	add	r3, r2
 8014e60:	9304      	str	r3, [sp, #16]
 8014e62:	9b06      	ldr	r3, [sp, #24]
 8014e64:	2101      	movs	r1, #1
 8014e66:	4413      	add	r3, r2
 8014e68:	4648      	mov	r0, r9
 8014e6a:	9306      	str	r3, [sp, #24]
 8014e6c:	f000 fc78 	bl	8015760 <__i2b>
 8014e70:	9b05      	ldr	r3, [sp, #20]
 8014e72:	4605      	mov	r5, r0
 8014e74:	b166      	cbz	r6, 8014e90 <_dtoa_r+0x668>
 8014e76:	9a06      	ldr	r2, [sp, #24]
 8014e78:	2a00      	cmp	r2, #0
 8014e7a:	dd09      	ble.n	8014e90 <_dtoa_r+0x668>
 8014e7c:	42b2      	cmp	r2, r6
 8014e7e:	9904      	ldr	r1, [sp, #16]
 8014e80:	bfa8      	it	ge
 8014e82:	4632      	movge	r2, r6
 8014e84:	1a89      	subs	r1, r1, r2
 8014e86:	9104      	str	r1, [sp, #16]
 8014e88:	9906      	ldr	r1, [sp, #24]
 8014e8a:	1ab6      	subs	r6, r6, r2
 8014e8c:	1a8a      	subs	r2, r1, r2
 8014e8e:	9206      	str	r2, [sp, #24]
 8014e90:	b30b      	cbz	r3, 8014ed6 <_dtoa_r+0x6ae>
 8014e92:	9a08      	ldr	r2, [sp, #32]
 8014e94:	2a00      	cmp	r2, #0
 8014e96:	f000 80c5 	beq.w	8015024 <_dtoa_r+0x7fc>
 8014e9a:	2c00      	cmp	r4, #0
 8014e9c:	f000 80bf 	beq.w	801501e <_dtoa_r+0x7f6>
 8014ea0:	4629      	mov	r1, r5
 8014ea2:	4622      	mov	r2, r4
 8014ea4:	4648      	mov	r0, r9
 8014ea6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014ea8:	f000 fd12 	bl	80158d0 <__pow5mult>
 8014eac:	9a01      	ldr	r2, [sp, #4]
 8014eae:	4601      	mov	r1, r0
 8014eb0:	4605      	mov	r5, r0
 8014eb2:	4648      	mov	r0, r9
 8014eb4:	f000 fc6a 	bl	801578c <__multiply>
 8014eb8:	9901      	ldr	r1, [sp, #4]
 8014eba:	9005      	str	r0, [sp, #20]
 8014ebc:	4648      	mov	r0, r9
 8014ebe:	f000 fb51 	bl	8015564 <_Bfree>
 8014ec2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014ec4:	1b1b      	subs	r3, r3, r4
 8014ec6:	f000 80b0 	beq.w	801502a <_dtoa_r+0x802>
 8014eca:	9905      	ldr	r1, [sp, #20]
 8014ecc:	461a      	mov	r2, r3
 8014ece:	4648      	mov	r0, r9
 8014ed0:	f000 fcfe 	bl	80158d0 <__pow5mult>
 8014ed4:	9001      	str	r0, [sp, #4]
 8014ed6:	2101      	movs	r1, #1
 8014ed8:	4648      	mov	r0, r9
 8014eda:	f000 fc41 	bl	8015760 <__i2b>
 8014ede:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014ee0:	4604      	mov	r4, r0
 8014ee2:	2b00      	cmp	r3, #0
 8014ee4:	f000 81da 	beq.w	801529c <_dtoa_r+0xa74>
 8014ee8:	461a      	mov	r2, r3
 8014eea:	4601      	mov	r1, r0
 8014eec:	4648      	mov	r0, r9
 8014eee:	f000 fcef 	bl	80158d0 <__pow5mult>
 8014ef2:	9b07      	ldr	r3, [sp, #28]
 8014ef4:	2b01      	cmp	r3, #1
 8014ef6:	4604      	mov	r4, r0
 8014ef8:	f300 80a0 	bgt.w	801503c <_dtoa_r+0x814>
 8014efc:	9b02      	ldr	r3, [sp, #8]
 8014efe:	2b00      	cmp	r3, #0
 8014f00:	f040 8096 	bne.w	8015030 <_dtoa_r+0x808>
 8014f04:	9b03      	ldr	r3, [sp, #12]
 8014f06:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8014f0a:	2a00      	cmp	r2, #0
 8014f0c:	f040 8092 	bne.w	8015034 <_dtoa_r+0x80c>
 8014f10:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8014f14:	0d12      	lsrs	r2, r2, #20
 8014f16:	0512      	lsls	r2, r2, #20
 8014f18:	2a00      	cmp	r2, #0
 8014f1a:	f000 808d 	beq.w	8015038 <_dtoa_r+0x810>
 8014f1e:	9b04      	ldr	r3, [sp, #16]
 8014f20:	3301      	adds	r3, #1
 8014f22:	9304      	str	r3, [sp, #16]
 8014f24:	9b06      	ldr	r3, [sp, #24]
 8014f26:	3301      	adds	r3, #1
 8014f28:	9306      	str	r3, [sp, #24]
 8014f2a:	2301      	movs	r3, #1
 8014f2c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014f2e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014f30:	2b00      	cmp	r3, #0
 8014f32:	f000 81b9 	beq.w	80152a8 <_dtoa_r+0xa80>
 8014f36:	6922      	ldr	r2, [r4, #16]
 8014f38:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8014f3c:	6910      	ldr	r0, [r2, #16]
 8014f3e:	f000 fbc3 	bl	80156c8 <__hi0bits>
 8014f42:	f1c0 0020 	rsb	r0, r0, #32
 8014f46:	9b06      	ldr	r3, [sp, #24]
 8014f48:	4418      	add	r0, r3
 8014f4a:	f010 001f 	ands.w	r0, r0, #31
 8014f4e:	f000 8081 	beq.w	8015054 <_dtoa_r+0x82c>
 8014f52:	f1c0 0220 	rsb	r2, r0, #32
 8014f56:	2a04      	cmp	r2, #4
 8014f58:	dd73      	ble.n	8015042 <_dtoa_r+0x81a>
 8014f5a:	9b04      	ldr	r3, [sp, #16]
 8014f5c:	f1c0 001c 	rsb	r0, r0, #28
 8014f60:	4403      	add	r3, r0
 8014f62:	9304      	str	r3, [sp, #16]
 8014f64:	9b06      	ldr	r3, [sp, #24]
 8014f66:	4406      	add	r6, r0
 8014f68:	4403      	add	r3, r0
 8014f6a:	9306      	str	r3, [sp, #24]
 8014f6c:	9b04      	ldr	r3, [sp, #16]
 8014f6e:	2b00      	cmp	r3, #0
 8014f70:	dd05      	ble.n	8014f7e <_dtoa_r+0x756>
 8014f72:	9901      	ldr	r1, [sp, #4]
 8014f74:	461a      	mov	r2, r3
 8014f76:	4648      	mov	r0, r9
 8014f78:	f000 fd04 	bl	8015984 <__lshift>
 8014f7c:	9001      	str	r0, [sp, #4]
 8014f7e:	9b06      	ldr	r3, [sp, #24]
 8014f80:	2b00      	cmp	r3, #0
 8014f82:	dd05      	ble.n	8014f90 <_dtoa_r+0x768>
 8014f84:	4621      	mov	r1, r4
 8014f86:	461a      	mov	r2, r3
 8014f88:	4648      	mov	r0, r9
 8014f8a:	f000 fcfb 	bl	8015984 <__lshift>
 8014f8e:	4604      	mov	r4, r0
 8014f90:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014f92:	2b00      	cmp	r3, #0
 8014f94:	d060      	beq.n	8015058 <_dtoa_r+0x830>
 8014f96:	9801      	ldr	r0, [sp, #4]
 8014f98:	4621      	mov	r1, r4
 8014f9a:	f000 fd5f 	bl	8015a5c <__mcmp>
 8014f9e:	2800      	cmp	r0, #0
 8014fa0:	da5a      	bge.n	8015058 <_dtoa_r+0x830>
 8014fa2:	f108 33ff 	add.w	r3, r8, #4294967295
 8014fa6:	9305      	str	r3, [sp, #20]
 8014fa8:	9901      	ldr	r1, [sp, #4]
 8014faa:	2300      	movs	r3, #0
 8014fac:	220a      	movs	r2, #10
 8014fae:	4648      	mov	r0, r9
 8014fb0:	f000 fafa 	bl	80155a8 <__multadd>
 8014fb4:	9b08      	ldr	r3, [sp, #32]
 8014fb6:	9001      	str	r0, [sp, #4]
 8014fb8:	2b00      	cmp	r3, #0
 8014fba:	f000 8177 	beq.w	80152ac <_dtoa_r+0xa84>
 8014fbe:	4629      	mov	r1, r5
 8014fc0:	2300      	movs	r3, #0
 8014fc2:	220a      	movs	r2, #10
 8014fc4:	4648      	mov	r0, r9
 8014fc6:	f000 faef 	bl	80155a8 <__multadd>
 8014fca:	f1bb 0f00 	cmp.w	fp, #0
 8014fce:	4605      	mov	r5, r0
 8014fd0:	dc6e      	bgt.n	80150b0 <_dtoa_r+0x888>
 8014fd2:	9b07      	ldr	r3, [sp, #28]
 8014fd4:	2b02      	cmp	r3, #2
 8014fd6:	dc48      	bgt.n	801506a <_dtoa_r+0x842>
 8014fd8:	e06a      	b.n	80150b0 <_dtoa_r+0x888>
 8014fda:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014fdc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8014fe0:	e739      	b.n	8014e56 <_dtoa_r+0x62e>
 8014fe2:	f10a 34ff 	add.w	r4, sl, #4294967295
 8014fe6:	42a3      	cmp	r3, r4
 8014fe8:	db07      	blt.n	8014ffa <_dtoa_r+0x7d2>
 8014fea:	f1ba 0f00 	cmp.w	sl, #0
 8014fee:	eba3 0404 	sub.w	r4, r3, r4
 8014ff2:	db0b      	blt.n	801500c <_dtoa_r+0x7e4>
 8014ff4:	9e04      	ldr	r6, [sp, #16]
 8014ff6:	4652      	mov	r2, sl
 8014ff8:	e72f      	b.n	8014e5a <_dtoa_r+0x632>
 8014ffa:	1ae2      	subs	r2, r4, r3
 8014ffc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014ffe:	9e04      	ldr	r6, [sp, #16]
 8015000:	4413      	add	r3, r2
 8015002:	930a      	str	r3, [sp, #40]	@ 0x28
 8015004:	4652      	mov	r2, sl
 8015006:	4623      	mov	r3, r4
 8015008:	2400      	movs	r4, #0
 801500a:	e726      	b.n	8014e5a <_dtoa_r+0x632>
 801500c:	9a04      	ldr	r2, [sp, #16]
 801500e:	eba2 060a 	sub.w	r6, r2, sl
 8015012:	2200      	movs	r2, #0
 8015014:	e721      	b.n	8014e5a <_dtoa_r+0x632>
 8015016:	9e04      	ldr	r6, [sp, #16]
 8015018:	9d08      	ldr	r5, [sp, #32]
 801501a:	461c      	mov	r4, r3
 801501c:	e72a      	b.n	8014e74 <_dtoa_r+0x64c>
 801501e:	9a01      	ldr	r2, [sp, #4]
 8015020:	9205      	str	r2, [sp, #20]
 8015022:	e752      	b.n	8014eca <_dtoa_r+0x6a2>
 8015024:	9901      	ldr	r1, [sp, #4]
 8015026:	461a      	mov	r2, r3
 8015028:	e751      	b.n	8014ece <_dtoa_r+0x6a6>
 801502a:	9b05      	ldr	r3, [sp, #20]
 801502c:	9301      	str	r3, [sp, #4]
 801502e:	e752      	b.n	8014ed6 <_dtoa_r+0x6ae>
 8015030:	2300      	movs	r3, #0
 8015032:	e77b      	b.n	8014f2c <_dtoa_r+0x704>
 8015034:	9b02      	ldr	r3, [sp, #8]
 8015036:	e779      	b.n	8014f2c <_dtoa_r+0x704>
 8015038:	920b      	str	r2, [sp, #44]	@ 0x2c
 801503a:	e778      	b.n	8014f2e <_dtoa_r+0x706>
 801503c:	2300      	movs	r3, #0
 801503e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8015040:	e779      	b.n	8014f36 <_dtoa_r+0x70e>
 8015042:	d093      	beq.n	8014f6c <_dtoa_r+0x744>
 8015044:	9b04      	ldr	r3, [sp, #16]
 8015046:	321c      	adds	r2, #28
 8015048:	4413      	add	r3, r2
 801504a:	9304      	str	r3, [sp, #16]
 801504c:	9b06      	ldr	r3, [sp, #24]
 801504e:	4416      	add	r6, r2
 8015050:	4413      	add	r3, r2
 8015052:	e78a      	b.n	8014f6a <_dtoa_r+0x742>
 8015054:	4602      	mov	r2, r0
 8015056:	e7f5      	b.n	8015044 <_dtoa_r+0x81c>
 8015058:	f1ba 0f00 	cmp.w	sl, #0
 801505c:	f8cd 8014 	str.w	r8, [sp, #20]
 8015060:	46d3      	mov	fp, sl
 8015062:	dc21      	bgt.n	80150a8 <_dtoa_r+0x880>
 8015064:	9b07      	ldr	r3, [sp, #28]
 8015066:	2b02      	cmp	r3, #2
 8015068:	dd1e      	ble.n	80150a8 <_dtoa_r+0x880>
 801506a:	f1bb 0f00 	cmp.w	fp, #0
 801506e:	f47f addc 	bne.w	8014c2a <_dtoa_r+0x402>
 8015072:	4621      	mov	r1, r4
 8015074:	465b      	mov	r3, fp
 8015076:	2205      	movs	r2, #5
 8015078:	4648      	mov	r0, r9
 801507a:	f000 fa95 	bl	80155a8 <__multadd>
 801507e:	4601      	mov	r1, r0
 8015080:	4604      	mov	r4, r0
 8015082:	9801      	ldr	r0, [sp, #4]
 8015084:	f000 fcea 	bl	8015a5c <__mcmp>
 8015088:	2800      	cmp	r0, #0
 801508a:	f77f adce 	ble.w	8014c2a <_dtoa_r+0x402>
 801508e:	463e      	mov	r6, r7
 8015090:	2331      	movs	r3, #49	@ 0x31
 8015092:	f806 3b01 	strb.w	r3, [r6], #1
 8015096:	9b05      	ldr	r3, [sp, #20]
 8015098:	3301      	adds	r3, #1
 801509a:	9305      	str	r3, [sp, #20]
 801509c:	e5c9      	b.n	8014c32 <_dtoa_r+0x40a>
 801509e:	f8cd 8014 	str.w	r8, [sp, #20]
 80150a2:	4654      	mov	r4, sl
 80150a4:	4625      	mov	r5, r4
 80150a6:	e7f2      	b.n	801508e <_dtoa_r+0x866>
 80150a8:	9b08      	ldr	r3, [sp, #32]
 80150aa:	2b00      	cmp	r3, #0
 80150ac:	f000 8102 	beq.w	80152b4 <_dtoa_r+0xa8c>
 80150b0:	2e00      	cmp	r6, #0
 80150b2:	dd05      	ble.n	80150c0 <_dtoa_r+0x898>
 80150b4:	4629      	mov	r1, r5
 80150b6:	4632      	mov	r2, r6
 80150b8:	4648      	mov	r0, r9
 80150ba:	f000 fc63 	bl	8015984 <__lshift>
 80150be:	4605      	mov	r5, r0
 80150c0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80150c2:	2b00      	cmp	r3, #0
 80150c4:	d058      	beq.n	8015178 <_dtoa_r+0x950>
 80150c6:	6869      	ldr	r1, [r5, #4]
 80150c8:	4648      	mov	r0, r9
 80150ca:	f000 fa0b 	bl	80154e4 <_Balloc>
 80150ce:	4606      	mov	r6, r0
 80150d0:	b928      	cbnz	r0, 80150de <_dtoa_r+0x8b6>
 80150d2:	4b82      	ldr	r3, [pc, #520]	@ (80152dc <_dtoa_r+0xab4>)
 80150d4:	4602      	mov	r2, r0
 80150d6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80150da:	f7ff bbbe 	b.w	801485a <_dtoa_r+0x32>
 80150de:	692a      	ldr	r2, [r5, #16]
 80150e0:	3202      	adds	r2, #2
 80150e2:	0092      	lsls	r2, r2, #2
 80150e4:	f105 010c 	add.w	r1, r5, #12
 80150e8:	300c      	adds	r0, #12
 80150ea:	f002 fa2f 	bl	801754c <memcpy>
 80150ee:	2201      	movs	r2, #1
 80150f0:	4631      	mov	r1, r6
 80150f2:	4648      	mov	r0, r9
 80150f4:	f000 fc46 	bl	8015984 <__lshift>
 80150f8:	1c7b      	adds	r3, r7, #1
 80150fa:	9304      	str	r3, [sp, #16]
 80150fc:	eb07 030b 	add.w	r3, r7, fp
 8015100:	9309      	str	r3, [sp, #36]	@ 0x24
 8015102:	9b02      	ldr	r3, [sp, #8]
 8015104:	f003 0301 	and.w	r3, r3, #1
 8015108:	46a8      	mov	r8, r5
 801510a:	9308      	str	r3, [sp, #32]
 801510c:	4605      	mov	r5, r0
 801510e:	9b04      	ldr	r3, [sp, #16]
 8015110:	9801      	ldr	r0, [sp, #4]
 8015112:	4621      	mov	r1, r4
 8015114:	f103 3bff 	add.w	fp, r3, #4294967295
 8015118:	f7ff fafc 	bl	8014714 <quorem>
 801511c:	4641      	mov	r1, r8
 801511e:	9002      	str	r0, [sp, #8]
 8015120:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8015124:	9801      	ldr	r0, [sp, #4]
 8015126:	f000 fc99 	bl	8015a5c <__mcmp>
 801512a:	462a      	mov	r2, r5
 801512c:	9006      	str	r0, [sp, #24]
 801512e:	4621      	mov	r1, r4
 8015130:	4648      	mov	r0, r9
 8015132:	f000 fcaf 	bl	8015a94 <__mdiff>
 8015136:	68c2      	ldr	r2, [r0, #12]
 8015138:	4606      	mov	r6, r0
 801513a:	b9fa      	cbnz	r2, 801517c <_dtoa_r+0x954>
 801513c:	4601      	mov	r1, r0
 801513e:	9801      	ldr	r0, [sp, #4]
 8015140:	f000 fc8c 	bl	8015a5c <__mcmp>
 8015144:	4602      	mov	r2, r0
 8015146:	4631      	mov	r1, r6
 8015148:	4648      	mov	r0, r9
 801514a:	920a      	str	r2, [sp, #40]	@ 0x28
 801514c:	f000 fa0a 	bl	8015564 <_Bfree>
 8015150:	9b07      	ldr	r3, [sp, #28]
 8015152:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8015154:	9e04      	ldr	r6, [sp, #16]
 8015156:	ea42 0103 	orr.w	r1, r2, r3
 801515a:	9b08      	ldr	r3, [sp, #32]
 801515c:	4319      	orrs	r1, r3
 801515e:	d10f      	bne.n	8015180 <_dtoa_r+0x958>
 8015160:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8015164:	d028      	beq.n	80151b8 <_dtoa_r+0x990>
 8015166:	9b06      	ldr	r3, [sp, #24]
 8015168:	2b00      	cmp	r3, #0
 801516a:	dd02      	ble.n	8015172 <_dtoa_r+0x94a>
 801516c:	9b02      	ldr	r3, [sp, #8]
 801516e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8015172:	f88b a000 	strb.w	sl, [fp]
 8015176:	e55e      	b.n	8014c36 <_dtoa_r+0x40e>
 8015178:	4628      	mov	r0, r5
 801517a:	e7bd      	b.n	80150f8 <_dtoa_r+0x8d0>
 801517c:	2201      	movs	r2, #1
 801517e:	e7e2      	b.n	8015146 <_dtoa_r+0x91e>
 8015180:	9b06      	ldr	r3, [sp, #24]
 8015182:	2b00      	cmp	r3, #0
 8015184:	db04      	blt.n	8015190 <_dtoa_r+0x968>
 8015186:	9907      	ldr	r1, [sp, #28]
 8015188:	430b      	orrs	r3, r1
 801518a:	9908      	ldr	r1, [sp, #32]
 801518c:	430b      	orrs	r3, r1
 801518e:	d120      	bne.n	80151d2 <_dtoa_r+0x9aa>
 8015190:	2a00      	cmp	r2, #0
 8015192:	ddee      	ble.n	8015172 <_dtoa_r+0x94a>
 8015194:	9901      	ldr	r1, [sp, #4]
 8015196:	2201      	movs	r2, #1
 8015198:	4648      	mov	r0, r9
 801519a:	f000 fbf3 	bl	8015984 <__lshift>
 801519e:	4621      	mov	r1, r4
 80151a0:	9001      	str	r0, [sp, #4]
 80151a2:	f000 fc5b 	bl	8015a5c <__mcmp>
 80151a6:	2800      	cmp	r0, #0
 80151a8:	dc03      	bgt.n	80151b2 <_dtoa_r+0x98a>
 80151aa:	d1e2      	bne.n	8015172 <_dtoa_r+0x94a>
 80151ac:	f01a 0f01 	tst.w	sl, #1
 80151b0:	d0df      	beq.n	8015172 <_dtoa_r+0x94a>
 80151b2:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80151b6:	d1d9      	bne.n	801516c <_dtoa_r+0x944>
 80151b8:	2339      	movs	r3, #57	@ 0x39
 80151ba:	f88b 3000 	strb.w	r3, [fp]
 80151be:	4633      	mov	r3, r6
 80151c0:	461e      	mov	r6, r3
 80151c2:	3b01      	subs	r3, #1
 80151c4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80151c8:	2a39      	cmp	r2, #57	@ 0x39
 80151ca:	d052      	beq.n	8015272 <_dtoa_r+0xa4a>
 80151cc:	3201      	adds	r2, #1
 80151ce:	701a      	strb	r2, [r3, #0]
 80151d0:	e531      	b.n	8014c36 <_dtoa_r+0x40e>
 80151d2:	2a00      	cmp	r2, #0
 80151d4:	dd07      	ble.n	80151e6 <_dtoa_r+0x9be>
 80151d6:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80151da:	d0ed      	beq.n	80151b8 <_dtoa_r+0x990>
 80151dc:	f10a 0301 	add.w	r3, sl, #1
 80151e0:	f88b 3000 	strb.w	r3, [fp]
 80151e4:	e527      	b.n	8014c36 <_dtoa_r+0x40e>
 80151e6:	9b04      	ldr	r3, [sp, #16]
 80151e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80151ea:	f803 ac01 	strb.w	sl, [r3, #-1]
 80151ee:	4293      	cmp	r3, r2
 80151f0:	d029      	beq.n	8015246 <_dtoa_r+0xa1e>
 80151f2:	9901      	ldr	r1, [sp, #4]
 80151f4:	2300      	movs	r3, #0
 80151f6:	220a      	movs	r2, #10
 80151f8:	4648      	mov	r0, r9
 80151fa:	f000 f9d5 	bl	80155a8 <__multadd>
 80151fe:	45a8      	cmp	r8, r5
 8015200:	9001      	str	r0, [sp, #4]
 8015202:	f04f 0300 	mov.w	r3, #0
 8015206:	f04f 020a 	mov.w	r2, #10
 801520a:	4641      	mov	r1, r8
 801520c:	4648      	mov	r0, r9
 801520e:	d107      	bne.n	8015220 <_dtoa_r+0x9f8>
 8015210:	f000 f9ca 	bl	80155a8 <__multadd>
 8015214:	4680      	mov	r8, r0
 8015216:	4605      	mov	r5, r0
 8015218:	9b04      	ldr	r3, [sp, #16]
 801521a:	3301      	adds	r3, #1
 801521c:	9304      	str	r3, [sp, #16]
 801521e:	e776      	b.n	801510e <_dtoa_r+0x8e6>
 8015220:	f000 f9c2 	bl	80155a8 <__multadd>
 8015224:	4629      	mov	r1, r5
 8015226:	4680      	mov	r8, r0
 8015228:	2300      	movs	r3, #0
 801522a:	220a      	movs	r2, #10
 801522c:	4648      	mov	r0, r9
 801522e:	f000 f9bb 	bl	80155a8 <__multadd>
 8015232:	4605      	mov	r5, r0
 8015234:	e7f0      	b.n	8015218 <_dtoa_r+0x9f0>
 8015236:	f1bb 0f00 	cmp.w	fp, #0
 801523a:	bfcc      	ite	gt
 801523c:	465e      	movgt	r6, fp
 801523e:	2601      	movle	r6, #1
 8015240:	443e      	add	r6, r7
 8015242:	f04f 0800 	mov.w	r8, #0
 8015246:	9901      	ldr	r1, [sp, #4]
 8015248:	2201      	movs	r2, #1
 801524a:	4648      	mov	r0, r9
 801524c:	f000 fb9a 	bl	8015984 <__lshift>
 8015250:	4621      	mov	r1, r4
 8015252:	9001      	str	r0, [sp, #4]
 8015254:	f000 fc02 	bl	8015a5c <__mcmp>
 8015258:	2800      	cmp	r0, #0
 801525a:	dcb0      	bgt.n	80151be <_dtoa_r+0x996>
 801525c:	d102      	bne.n	8015264 <_dtoa_r+0xa3c>
 801525e:	f01a 0f01 	tst.w	sl, #1
 8015262:	d1ac      	bne.n	80151be <_dtoa_r+0x996>
 8015264:	4633      	mov	r3, r6
 8015266:	461e      	mov	r6, r3
 8015268:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801526c:	2a30      	cmp	r2, #48	@ 0x30
 801526e:	d0fa      	beq.n	8015266 <_dtoa_r+0xa3e>
 8015270:	e4e1      	b.n	8014c36 <_dtoa_r+0x40e>
 8015272:	429f      	cmp	r7, r3
 8015274:	d1a4      	bne.n	80151c0 <_dtoa_r+0x998>
 8015276:	9b05      	ldr	r3, [sp, #20]
 8015278:	3301      	adds	r3, #1
 801527a:	9305      	str	r3, [sp, #20]
 801527c:	2331      	movs	r3, #49	@ 0x31
 801527e:	703b      	strb	r3, [r7, #0]
 8015280:	e4d9      	b.n	8014c36 <_dtoa_r+0x40e>
 8015282:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8015284:	4f16      	ldr	r7, [pc, #88]	@ (80152e0 <_dtoa_r+0xab8>)
 8015286:	b11b      	cbz	r3, 8015290 <_dtoa_r+0xa68>
 8015288:	f107 0308 	add.w	r3, r7, #8
 801528c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801528e:	6013      	str	r3, [r2, #0]
 8015290:	4638      	mov	r0, r7
 8015292:	b011      	add	sp, #68	@ 0x44
 8015294:	ecbd 8b02 	vpop	{d8}
 8015298:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801529c:	9b07      	ldr	r3, [sp, #28]
 801529e:	2b01      	cmp	r3, #1
 80152a0:	f77f ae2c 	ble.w	8014efc <_dtoa_r+0x6d4>
 80152a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80152a6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80152a8:	2001      	movs	r0, #1
 80152aa:	e64c      	b.n	8014f46 <_dtoa_r+0x71e>
 80152ac:	f1bb 0f00 	cmp.w	fp, #0
 80152b0:	f77f aed8 	ble.w	8015064 <_dtoa_r+0x83c>
 80152b4:	463e      	mov	r6, r7
 80152b6:	9801      	ldr	r0, [sp, #4]
 80152b8:	4621      	mov	r1, r4
 80152ba:	f7ff fa2b 	bl	8014714 <quorem>
 80152be:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80152c2:	f806 ab01 	strb.w	sl, [r6], #1
 80152c6:	1bf2      	subs	r2, r6, r7
 80152c8:	4593      	cmp	fp, r2
 80152ca:	ddb4      	ble.n	8015236 <_dtoa_r+0xa0e>
 80152cc:	9901      	ldr	r1, [sp, #4]
 80152ce:	2300      	movs	r3, #0
 80152d0:	220a      	movs	r2, #10
 80152d2:	4648      	mov	r0, r9
 80152d4:	f000 f968 	bl	80155a8 <__multadd>
 80152d8:	9001      	str	r0, [sp, #4]
 80152da:	e7ec      	b.n	80152b6 <_dtoa_r+0xa8e>
 80152dc:	08019238 	.word	0x08019238
 80152e0:	080191bc 	.word	0x080191bc

080152e4 <_free_r>:
 80152e4:	b538      	push	{r3, r4, r5, lr}
 80152e6:	4605      	mov	r5, r0
 80152e8:	2900      	cmp	r1, #0
 80152ea:	d041      	beq.n	8015370 <_free_r+0x8c>
 80152ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80152f0:	1f0c      	subs	r4, r1, #4
 80152f2:	2b00      	cmp	r3, #0
 80152f4:	bfb8      	it	lt
 80152f6:	18e4      	addlt	r4, r4, r3
 80152f8:	f000 f8e8 	bl	80154cc <__malloc_lock>
 80152fc:	4a1d      	ldr	r2, [pc, #116]	@ (8015374 <_free_r+0x90>)
 80152fe:	6813      	ldr	r3, [r2, #0]
 8015300:	b933      	cbnz	r3, 8015310 <_free_r+0x2c>
 8015302:	6063      	str	r3, [r4, #4]
 8015304:	6014      	str	r4, [r2, #0]
 8015306:	4628      	mov	r0, r5
 8015308:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801530c:	f000 b8e4 	b.w	80154d8 <__malloc_unlock>
 8015310:	42a3      	cmp	r3, r4
 8015312:	d908      	bls.n	8015326 <_free_r+0x42>
 8015314:	6820      	ldr	r0, [r4, #0]
 8015316:	1821      	adds	r1, r4, r0
 8015318:	428b      	cmp	r3, r1
 801531a:	bf01      	itttt	eq
 801531c:	6819      	ldreq	r1, [r3, #0]
 801531e:	685b      	ldreq	r3, [r3, #4]
 8015320:	1809      	addeq	r1, r1, r0
 8015322:	6021      	streq	r1, [r4, #0]
 8015324:	e7ed      	b.n	8015302 <_free_r+0x1e>
 8015326:	461a      	mov	r2, r3
 8015328:	685b      	ldr	r3, [r3, #4]
 801532a:	b10b      	cbz	r3, 8015330 <_free_r+0x4c>
 801532c:	42a3      	cmp	r3, r4
 801532e:	d9fa      	bls.n	8015326 <_free_r+0x42>
 8015330:	6811      	ldr	r1, [r2, #0]
 8015332:	1850      	adds	r0, r2, r1
 8015334:	42a0      	cmp	r0, r4
 8015336:	d10b      	bne.n	8015350 <_free_r+0x6c>
 8015338:	6820      	ldr	r0, [r4, #0]
 801533a:	4401      	add	r1, r0
 801533c:	1850      	adds	r0, r2, r1
 801533e:	4283      	cmp	r3, r0
 8015340:	6011      	str	r1, [r2, #0]
 8015342:	d1e0      	bne.n	8015306 <_free_r+0x22>
 8015344:	6818      	ldr	r0, [r3, #0]
 8015346:	685b      	ldr	r3, [r3, #4]
 8015348:	6053      	str	r3, [r2, #4]
 801534a:	4408      	add	r0, r1
 801534c:	6010      	str	r0, [r2, #0]
 801534e:	e7da      	b.n	8015306 <_free_r+0x22>
 8015350:	d902      	bls.n	8015358 <_free_r+0x74>
 8015352:	230c      	movs	r3, #12
 8015354:	602b      	str	r3, [r5, #0]
 8015356:	e7d6      	b.n	8015306 <_free_r+0x22>
 8015358:	6820      	ldr	r0, [r4, #0]
 801535a:	1821      	adds	r1, r4, r0
 801535c:	428b      	cmp	r3, r1
 801535e:	bf04      	itt	eq
 8015360:	6819      	ldreq	r1, [r3, #0]
 8015362:	685b      	ldreq	r3, [r3, #4]
 8015364:	6063      	str	r3, [r4, #4]
 8015366:	bf04      	itt	eq
 8015368:	1809      	addeq	r1, r1, r0
 801536a:	6021      	streq	r1, [r4, #0]
 801536c:	6054      	str	r4, [r2, #4]
 801536e:	e7ca      	b.n	8015306 <_free_r+0x22>
 8015370:	bd38      	pop	{r3, r4, r5, pc}
 8015372:	bf00      	nop
 8015374:	24001c08 	.word	0x24001c08

08015378 <malloc>:
 8015378:	4b02      	ldr	r3, [pc, #8]	@ (8015384 <malloc+0xc>)
 801537a:	4601      	mov	r1, r0
 801537c:	6818      	ldr	r0, [r3, #0]
 801537e:	f000 b825 	b.w	80153cc <_malloc_r>
 8015382:	bf00      	nop
 8015384:	24000194 	.word	0x24000194

08015388 <sbrk_aligned>:
 8015388:	b570      	push	{r4, r5, r6, lr}
 801538a:	4e0f      	ldr	r6, [pc, #60]	@ (80153c8 <sbrk_aligned+0x40>)
 801538c:	460c      	mov	r4, r1
 801538e:	6831      	ldr	r1, [r6, #0]
 8015390:	4605      	mov	r5, r0
 8015392:	b911      	cbnz	r1, 801539a <sbrk_aligned+0x12>
 8015394:	f002 f8ca 	bl	801752c <_sbrk_r>
 8015398:	6030      	str	r0, [r6, #0]
 801539a:	4621      	mov	r1, r4
 801539c:	4628      	mov	r0, r5
 801539e:	f002 f8c5 	bl	801752c <_sbrk_r>
 80153a2:	1c43      	adds	r3, r0, #1
 80153a4:	d103      	bne.n	80153ae <sbrk_aligned+0x26>
 80153a6:	f04f 34ff 	mov.w	r4, #4294967295
 80153aa:	4620      	mov	r0, r4
 80153ac:	bd70      	pop	{r4, r5, r6, pc}
 80153ae:	1cc4      	adds	r4, r0, #3
 80153b0:	f024 0403 	bic.w	r4, r4, #3
 80153b4:	42a0      	cmp	r0, r4
 80153b6:	d0f8      	beq.n	80153aa <sbrk_aligned+0x22>
 80153b8:	1a21      	subs	r1, r4, r0
 80153ba:	4628      	mov	r0, r5
 80153bc:	f002 f8b6 	bl	801752c <_sbrk_r>
 80153c0:	3001      	adds	r0, #1
 80153c2:	d1f2      	bne.n	80153aa <sbrk_aligned+0x22>
 80153c4:	e7ef      	b.n	80153a6 <sbrk_aligned+0x1e>
 80153c6:	bf00      	nop
 80153c8:	24001c04 	.word	0x24001c04

080153cc <_malloc_r>:
 80153cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80153d0:	1ccd      	adds	r5, r1, #3
 80153d2:	f025 0503 	bic.w	r5, r5, #3
 80153d6:	3508      	adds	r5, #8
 80153d8:	2d0c      	cmp	r5, #12
 80153da:	bf38      	it	cc
 80153dc:	250c      	movcc	r5, #12
 80153de:	2d00      	cmp	r5, #0
 80153e0:	4606      	mov	r6, r0
 80153e2:	db01      	blt.n	80153e8 <_malloc_r+0x1c>
 80153e4:	42a9      	cmp	r1, r5
 80153e6:	d904      	bls.n	80153f2 <_malloc_r+0x26>
 80153e8:	230c      	movs	r3, #12
 80153ea:	6033      	str	r3, [r6, #0]
 80153ec:	2000      	movs	r0, #0
 80153ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80153f2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80154c8 <_malloc_r+0xfc>
 80153f6:	f000 f869 	bl	80154cc <__malloc_lock>
 80153fa:	f8d8 3000 	ldr.w	r3, [r8]
 80153fe:	461c      	mov	r4, r3
 8015400:	bb44      	cbnz	r4, 8015454 <_malloc_r+0x88>
 8015402:	4629      	mov	r1, r5
 8015404:	4630      	mov	r0, r6
 8015406:	f7ff ffbf 	bl	8015388 <sbrk_aligned>
 801540a:	1c43      	adds	r3, r0, #1
 801540c:	4604      	mov	r4, r0
 801540e:	d158      	bne.n	80154c2 <_malloc_r+0xf6>
 8015410:	f8d8 4000 	ldr.w	r4, [r8]
 8015414:	4627      	mov	r7, r4
 8015416:	2f00      	cmp	r7, #0
 8015418:	d143      	bne.n	80154a2 <_malloc_r+0xd6>
 801541a:	2c00      	cmp	r4, #0
 801541c:	d04b      	beq.n	80154b6 <_malloc_r+0xea>
 801541e:	6823      	ldr	r3, [r4, #0]
 8015420:	4639      	mov	r1, r7
 8015422:	4630      	mov	r0, r6
 8015424:	eb04 0903 	add.w	r9, r4, r3
 8015428:	f002 f880 	bl	801752c <_sbrk_r>
 801542c:	4581      	cmp	r9, r0
 801542e:	d142      	bne.n	80154b6 <_malloc_r+0xea>
 8015430:	6821      	ldr	r1, [r4, #0]
 8015432:	1a6d      	subs	r5, r5, r1
 8015434:	4629      	mov	r1, r5
 8015436:	4630      	mov	r0, r6
 8015438:	f7ff ffa6 	bl	8015388 <sbrk_aligned>
 801543c:	3001      	adds	r0, #1
 801543e:	d03a      	beq.n	80154b6 <_malloc_r+0xea>
 8015440:	6823      	ldr	r3, [r4, #0]
 8015442:	442b      	add	r3, r5
 8015444:	6023      	str	r3, [r4, #0]
 8015446:	f8d8 3000 	ldr.w	r3, [r8]
 801544a:	685a      	ldr	r2, [r3, #4]
 801544c:	bb62      	cbnz	r2, 80154a8 <_malloc_r+0xdc>
 801544e:	f8c8 7000 	str.w	r7, [r8]
 8015452:	e00f      	b.n	8015474 <_malloc_r+0xa8>
 8015454:	6822      	ldr	r2, [r4, #0]
 8015456:	1b52      	subs	r2, r2, r5
 8015458:	d420      	bmi.n	801549c <_malloc_r+0xd0>
 801545a:	2a0b      	cmp	r2, #11
 801545c:	d917      	bls.n	801548e <_malloc_r+0xc2>
 801545e:	1961      	adds	r1, r4, r5
 8015460:	42a3      	cmp	r3, r4
 8015462:	6025      	str	r5, [r4, #0]
 8015464:	bf18      	it	ne
 8015466:	6059      	strne	r1, [r3, #4]
 8015468:	6863      	ldr	r3, [r4, #4]
 801546a:	bf08      	it	eq
 801546c:	f8c8 1000 	streq.w	r1, [r8]
 8015470:	5162      	str	r2, [r4, r5]
 8015472:	604b      	str	r3, [r1, #4]
 8015474:	4630      	mov	r0, r6
 8015476:	f000 f82f 	bl	80154d8 <__malloc_unlock>
 801547a:	f104 000b 	add.w	r0, r4, #11
 801547e:	1d23      	adds	r3, r4, #4
 8015480:	f020 0007 	bic.w	r0, r0, #7
 8015484:	1ac2      	subs	r2, r0, r3
 8015486:	bf1c      	itt	ne
 8015488:	1a1b      	subne	r3, r3, r0
 801548a:	50a3      	strne	r3, [r4, r2]
 801548c:	e7af      	b.n	80153ee <_malloc_r+0x22>
 801548e:	6862      	ldr	r2, [r4, #4]
 8015490:	42a3      	cmp	r3, r4
 8015492:	bf0c      	ite	eq
 8015494:	f8c8 2000 	streq.w	r2, [r8]
 8015498:	605a      	strne	r2, [r3, #4]
 801549a:	e7eb      	b.n	8015474 <_malloc_r+0xa8>
 801549c:	4623      	mov	r3, r4
 801549e:	6864      	ldr	r4, [r4, #4]
 80154a0:	e7ae      	b.n	8015400 <_malloc_r+0x34>
 80154a2:	463c      	mov	r4, r7
 80154a4:	687f      	ldr	r7, [r7, #4]
 80154a6:	e7b6      	b.n	8015416 <_malloc_r+0x4a>
 80154a8:	461a      	mov	r2, r3
 80154aa:	685b      	ldr	r3, [r3, #4]
 80154ac:	42a3      	cmp	r3, r4
 80154ae:	d1fb      	bne.n	80154a8 <_malloc_r+0xdc>
 80154b0:	2300      	movs	r3, #0
 80154b2:	6053      	str	r3, [r2, #4]
 80154b4:	e7de      	b.n	8015474 <_malloc_r+0xa8>
 80154b6:	230c      	movs	r3, #12
 80154b8:	6033      	str	r3, [r6, #0]
 80154ba:	4630      	mov	r0, r6
 80154bc:	f000 f80c 	bl	80154d8 <__malloc_unlock>
 80154c0:	e794      	b.n	80153ec <_malloc_r+0x20>
 80154c2:	6005      	str	r5, [r0, #0]
 80154c4:	e7d6      	b.n	8015474 <_malloc_r+0xa8>
 80154c6:	bf00      	nop
 80154c8:	24001c08 	.word	0x24001c08

080154cc <__malloc_lock>:
 80154cc:	4801      	ldr	r0, [pc, #4]	@ (80154d4 <__malloc_lock+0x8>)
 80154ce:	f7ff b918 	b.w	8014702 <__retarget_lock_acquire_recursive>
 80154d2:	bf00      	nop
 80154d4:	24001c00 	.word	0x24001c00

080154d8 <__malloc_unlock>:
 80154d8:	4801      	ldr	r0, [pc, #4]	@ (80154e0 <__malloc_unlock+0x8>)
 80154da:	f7ff b913 	b.w	8014704 <__retarget_lock_release_recursive>
 80154de:	bf00      	nop
 80154e0:	24001c00 	.word	0x24001c00

080154e4 <_Balloc>:
 80154e4:	b570      	push	{r4, r5, r6, lr}
 80154e6:	69c6      	ldr	r6, [r0, #28]
 80154e8:	4604      	mov	r4, r0
 80154ea:	460d      	mov	r5, r1
 80154ec:	b976      	cbnz	r6, 801550c <_Balloc+0x28>
 80154ee:	2010      	movs	r0, #16
 80154f0:	f7ff ff42 	bl	8015378 <malloc>
 80154f4:	4602      	mov	r2, r0
 80154f6:	61e0      	str	r0, [r4, #28]
 80154f8:	b920      	cbnz	r0, 8015504 <_Balloc+0x20>
 80154fa:	4b18      	ldr	r3, [pc, #96]	@ (801555c <_Balloc+0x78>)
 80154fc:	4818      	ldr	r0, [pc, #96]	@ (8015560 <_Balloc+0x7c>)
 80154fe:	216b      	movs	r1, #107	@ 0x6b
 8015500:	f002 f83a 	bl	8017578 <__assert_func>
 8015504:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015508:	6006      	str	r6, [r0, #0]
 801550a:	60c6      	str	r6, [r0, #12]
 801550c:	69e6      	ldr	r6, [r4, #28]
 801550e:	68f3      	ldr	r3, [r6, #12]
 8015510:	b183      	cbz	r3, 8015534 <_Balloc+0x50>
 8015512:	69e3      	ldr	r3, [r4, #28]
 8015514:	68db      	ldr	r3, [r3, #12]
 8015516:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801551a:	b9b8      	cbnz	r0, 801554c <_Balloc+0x68>
 801551c:	2101      	movs	r1, #1
 801551e:	fa01 f605 	lsl.w	r6, r1, r5
 8015522:	1d72      	adds	r2, r6, #5
 8015524:	0092      	lsls	r2, r2, #2
 8015526:	4620      	mov	r0, r4
 8015528:	f002 f844 	bl	80175b4 <_calloc_r>
 801552c:	b160      	cbz	r0, 8015548 <_Balloc+0x64>
 801552e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8015532:	e00e      	b.n	8015552 <_Balloc+0x6e>
 8015534:	2221      	movs	r2, #33	@ 0x21
 8015536:	2104      	movs	r1, #4
 8015538:	4620      	mov	r0, r4
 801553a:	f002 f83b 	bl	80175b4 <_calloc_r>
 801553e:	69e3      	ldr	r3, [r4, #28]
 8015540:	60f0      	str	r0, [r6, #12]
 8015542:	68db      	ldr	r3, [r3, #12]
 8015544:	2b00      	cmp	r3, #0
 8015546:	d1e4      	bne.n	8015512 <_Balloc+0x2e>
 8015548:	2000      	movs	r0, #0
 801554a:	bd70      	pop	{r4, r5, r6, pc}
 801554c:	6802      	ldr	r2, [r0, #0]
 801554e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015552:	2300      	movs	r3, #0
 8015554:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015558:	e7f7      	b.n	801554a <_Balloc+0x66>
 801555a:	bf00      	nop
 801555c:	080191c9 	.word	0x080191c9
 8015560:	08019249 	.word	0x08019249

08015564 <_Bfree>:
 8015564:	b570      	push	{r4, r5, r6, lr}
 8015566:	69c6      	ldr	r6, [r0, #28]
 8015568:	4605      	mov	r5, r0
 801556a:	460c      	mov	r4, r1
 801556c:	b976      	cbnz	r6, 801558c <_Bfree+0x28>
 801556e:	2010      	movs	r0, #16
 8015570:	f7ff ff02 	bl	8015378 <malloc>
 8015574:	4602      	mov	r2, r0
 8015576:	61e8      	str	r0, [r5, #28]
 8015578:	b920      	cbnz	r0, 8015584 <_Bfree+0x20>
 801557a:	4b09      	ldr	r3, [pc, #36]	@ (80155a0 <_Bfree+0x3c>)
 801557c:	4809      	ldr	r0, [pc, #36]	@ (80155a4 <_Bfree+0x40>)
 801557e:	218f      	movs	r1, #143	@ 0x8f
 8015580:	f001 fffa 	bl	8017578 <__assert_func>
 8015584:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015588:	6006      	str	r6, [r0, #0]
 801558a:	60c6      	str	r6, [r0, #12]
 801558c:	b13c      	cbz	r4, 801559e <_Bfree+0x3a>
 801558e:	69eb      	ldr	r3, [r5, #28]
 8015590:	6862      	ldr	r2, [r4, #4]
 8015592:	68db      	ldr	r3, [r3, #12]
 8015594:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015598:	6021      	str	r1, [r4, #0]
 801559a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801559e:	bd70      	pop	{r4, r5, r6, pc}
 80155a0:	080191c9 	.word	0x080191c9
 80155a4:	08019249 	.word	0x08019249

080155a8 <__multadd>:
 80155a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80155ac:	690d      	ldr	r5, [r1, #16]
 80155ae:	4607      	mov	r7, r0
 80155b0:	460c      	mov	r4, r1
 80155b2:	461e      	mov	r6, r3
 80155b4:	f101 0c14 	add.w	ip, r1, #20
 80155b8:	2000      	movs	r0, #0
 80155ba:	f8dc 3000 	ldr.w	r3, [ip]
 80155be:	b299      	uxth	r1, r3
 80155c0:	fb02 6101 	mla	r1, r2, r1, r6
 80155c4:	0c1e      	lsrs	r6, r3, #16
 80155c6:	0c0b      	lsrs	r3, r1, #16
 80155c8:	fb02 3306 	mla	r3, r2, r6, r3
 80155cc:	b289      	uxth	r1, r1
 80155ce:	3001      	adds	r0, #1
 80155d0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80155d4:	4285      	cmp	r5, r0
 80155d6:	f84c 1b04 	str.w	r1, [ip], #4
 80155da:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80155de:	dcec      	bgt.n	80155ba <__multadd+0x12>
 80155e0:	b30e      	cbz	r6, 8015626 <__multadd+0x7e>
 80155e2:	68a3      	ldr	r3, [r4, #8]
 80155e4:	42ab      	cmp	r3, r5
 80155e6:	dc19      	bgt.n	801561c <__multadd+0x74>
 80155e8:	6861      	ldr	r1, [r4, #4]
 80155ea:	4638      	mov	r0, r7
 80155ec:	3101      	adds	r1, #1
 80155ee:	f7ff ff79 	bl	80154e4 <_Balloc>
 80155f2:	4680      	mov	r8, r0
 80155f4:	b928      	cbnz	r0, 8015602 <__multadd+0x5a>
 80155f6:	4602      	mov	r2, r0
 80155f8:	4b0c      	ldr	r3, [pc, #48]	@ (801562c <__multadd+0x84>)
 80155fa:	480d      	ldr	r0, [pc, #52]	@ (8015630 <__multadd+0x88>)
 80155fc:	21ba      	movs	r1, #186	@ 0xba
 80155fe:	f001 ffbb 	bl	8017578 <__assert_func>
 8015602:	6922      	ldr	r2, [r4, #16]
 8015604:	3202      	adds	r2, #2
 8015606:	f104 010c 	add.w	r1, r4, #12
 801560a:	0092      	lsls	r2, r2, #2
 801560c:	300c      	adds	r0, #12
 801560e:	f001 ff9d 	bl	801754c <memcpy>
 8015612:	4621      	mov	r1, r4
 8015614:	4638      	mov	r0, r7
 8015616:	f7ff ffa5 	bl	8015564 <_Bfree>
 801561a:	4644      	mov	r4, r8
 801561c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015620:	3501      	adds	r5, #1
 8015622:	615e      	str	r6, [r3, #20]
 8015624:	6125      	str	r5, [r4, #16]
 8015626:	4620      	mov	r0, r4
 8015628:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801562c:	08019238 	.word	0x08019238
 8015630:	08019249 	.word	0x08019249

08015634 <__s2b>:
 8015634:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015638:	460c      	mov	r4, r1
 801563a:	4615      	mov	r5, r2
 801563c:	461f      	mov	r7, r3
 801563e:	2209      	movs	r2, #9
 8015640:	3308      	adds	r3, #8
 8015642:	4606      	mov	r6, r0
 8015644:	fb93 f3f2 	sdiv	r3, r3, r2
 8015648:	2100      	movs	r1, #0
 801564a:	2201      	movs	r2, #1
 801564c:	429a      	cmp	r2, r3
 801564e:	db09      	blt.n	8015664 <__s2b+0x30>
 8015650:	4630      	mov	r0, r6
 8015652:	f7ff ff47 	bl	80154e4 <_Balloc>
 8015656:	b940      	cbnz	r0, 801566a <__s2b+0x36>
 8015658:	4602      	mov	r2, r0
 801565a:	4b19      	ldr	r3, [pc, #100]	@ (80156c0 <__s2b+0x8c>)
 801565c:	4819      	ldr	r0, [pc, #100]	@ (80156c4 <__s2b+0x90>)
 801565e:	21d3      	movs	r1, #211	@ 0xd3
 8015660:	f001 ff8a 	bl	8017578 <__assert_func>
 8015664:	0052      	lsls	r2, r2, #1
 8015666:	3101      	adds	r1, #1
 8015668:	e7f0      	b.n	801564c <__s2b+0x18>
 801566a:	9b08      	ldr	r3, [sp, #32]
 801566c:	6143      	str	r3, [r0, #20]
 801566e:	2d09      	cmp	r5, #9
 8015670:	f04f 0301 	mov.w	r3, #1
 8015674:	6103      	str	r3, [r0, #16]
 8015676:	dd16      	ble.n	80156a6 <__s2b+0x72>
 8015678:	f104 0909 	add.w	r9, r4, #9
 801567c:	46c8      	mov	r8, r9
 801567e:	442c      	add	r4, r5
 8015680:	f818 3b01 	ldrb.w	r3, [r8], #1
 8015684:	4601      	mov	r1, r0
 8015686:	3b30      	subs	r3, #48	@ 0x30
 8015688:	220a      	movs	r2, #10
 801568a:	4630      	mov	r0, r6
 801568c:	f7ff ff8c 	bl	80155a8 <__multadd>
 8015690:	45a0      	cmp	r8, r4
 8015692:	d1f5      	bne.n	8015680 <__s2b+0x4c>
 8015694:	f1a5 0408 	sub.w	r4, r5, #8
 8015698:	444c      	add	r4, r9
 801569a:	1b2d      	subs	r5, r5, r4
 801569c:	1963      	adds	r3, r4, r5
 801569e:	42bb      	cmp	r3, r7
 80156a0:	db04      	blt.n	80156ac <__s2b+0x78>
 80156a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80156a6:	340a      	adds	r4, #10
 80156a8:	2509      	movs	r5, #9
 80156aa:	e7f6      	b.n	801569a <__s2b+0x66>
 80156ac:	f814 3b01 	ldrb.w	r3, [r4], #1
 80156b0:	4601      	mov	r1, r0
 80156b2:	3b30      	subs	r3, #48	@ 0x30
 80156b4:	220a      	movs	r2, #10
 80156b6:	4630      	mov	r0, r6
 80156b8:	f7ff ff76 	bl	80155a8 <__multadd>
 80156bc:	e7ee      	b.n	801569c <__s2b+0x68>
 80156be:	bf00      	nop
 80156c0:	08019238 	.word	0x08019238
 80156c4:	08019249 	.word	0x08019249

080156c8 <__hi0bits>:
 80156c8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80156cc:	4603      	mov	r3, r0
 80156ce:	bf36      	itet	cc
 80156d0:	0403      	lslcc	r3, r0, #16
 80156d2:	2000      	movcs	r0, #0
 80156d4:	2010      	movcc	r0, #16
 80156d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80156da:	bf3c      	itt	cc
 80156dc:	021b      	lslcc	r3, r3, #8
 80156de:	3008      	addcc	r0, #8
 80156e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80156e4:	bf3c      	itt	cc
 80156e6:	011b      	lslcc	r3, r3, #4
 80156e8:	3004      	addcc	r0, #4
 80156ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80156ee:	bf3c      	itt	cc
 80156f0:	009b      	lslcc	r3, r3, #2
 80156f2:	3002      	addcc	r0, #2
 80156f4:	2b00      	cmp	r3, #0
 80156f6:	db05      	blt.n	8015704 <__hi0bits+0x3c>
 80156f8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80156fc:	f100 0001 	add.w	r0, r0, #1
 8015700:	bf08      	it	eq
 8015702:	2020      	moveq	r0, #32
 8015704:	4770      	bx	lr

08015706 <__lo0bits>:
 8015706:	6803      	ldr	r3, [r0, #0]
 8015708:	4602      	mov	r2, r0
 801570a:	f013 0007 	ands.w	r0, r3, #7
 801570e:	d00b      	beq.n	8015728 <__lo0bits+0x22>
 8015710:	07d9      	lsls	r1, r3, #31
 8015712:	d421      	bmi.n	8015758 <__lo0bits+0x52>
 8015714:	0798      	lsls	r0, r3, #30
 8015716:	bf49      	itett	mi
 8015718:	085b      	lsrmi	r3, r3, #1
 801571a:	089b      	lsrpl	r3, r3, #2
 801571c:	2001      	movmi	r0, #1
 801571e:	6013      	strmi	r3, [r2, #0]
 8015720:	bf5c      	itt	pl
 8015722:	6013      	strpl	r3, [r2, #0]
 8015724:	2002      	movpl	r0, #2
 8015726:	4770      	bx	lr
 8015728:	b299      	uxth	r1, r3
 801572a:	b909      	cbnz	r1, 8015730 <__lo0bits+0x2a>
 801572c:	0c1b      	lsrs	r3, r3, #16
 801572e:	2010      	movs	r0, #16
 8015730:	b2d9      	uxtb	r1, r3
 8015732:	b909      	cbnz	r1, 8015738 <__lo0bits+0x32>
 8015734:	3008      	adds	r0, #8
 8015736:	0a1b      	lsrs	r3, r3, #8
 8015738:	0719      	lsls	r1, r3, #28
 801573a:	bf04      	itt	eq
 801573c:	091b      	lsreq	r3, r3, #4
 801573e:	3004      	addeq	r0, #4
 8015740:	0799      	lsls	r1, r3, #30
 8015742:	bf04      	itt	eq
 8015744:	089b      	lsreq	r3, r3, #2
 8015746:	3002      	addeq	r0, #2
 8015748:	07d9      	lsls	r1, r3, #31
 801574a:	d403      	bmi.n	8015754 <__lo0bits+0x4e>
 801574c:	085b      	lsrs	r3, r3, #1
 801574e:	f100 0001 	add.w	r0, r0, #1
 8015752:	d003      	beq.n	801575c <__lo0bits+0x56>
 8015754:	6013      	str	r3, [r2, #0]
 8015756:	4770      	bx	lr
 8015758:	2000      	movs	r0, #0
 801575a:	4770      	bx	lr
 801575c:	2020      	movs	r0, #32
 801575e:	4770      	bx	lr

08015760 <__i2b>:
 8015760:	b510      	push	{r4, lr}
 8015762:	460c      	mov	r4, r1
 8015764:	2101      	movs	r1, #1
 8015766:	f7ff febd 	bl	80154e4 <_Balloc>
 801576a:	4602      	mov	r2, r0
 801576c:	b928      	cbnz	r0, 801577a <__i2b+0x1a>
 801576e:	4b05      	ldr	r3, [pc, #20]	@ (8015784 <__i2b+0x24>)
 8015770:	4805      	ldr	r0, [pc, #20]	@ (8015788 <__i2b+0x28>)
 8015772:	f240 1145 	movw	r1, #325	@ 0x145
 8015776:	f001 feff 	bl	8017578 <__assert_func>
 801577a:	2301      	movs	r3, #1
 801577c:	6144      	str	r4, [r0, #20]
 801577e:	6103      	str	r3, [r0, #16]
 8015780:	bd10      	pop	{r4, pc}
 8015782:	bf00      	nop
 8015784:	08019238 	.word	0x08019238
 8015788:	08019249 	.word	0x08019249

0801578c <__multiply>:
 801578c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015790:	4617      	mov	r7, r2
 8015792:	690a      	ldr	r2, [r1, #16]
 8015794:	693b      	ldr	r3, [r7, #16]
 8015796:	429a      	cmp	r2, r3
 8015798:	bfa8      	it	ge
 801579a:	463b      	movge	r3, r7
 801579c:	4689      	mov	r9, r1
 801579e:	bfa4      	itt	ge
 80157a0:	460f      	movge	r7, r1
 80157a2:	4699      	movge	r9, r3
 80157a4:	693d      	ldr	r5, [r7, #16]
 80157a6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80157aa:	68bb      	ldr	r3, [r7, #8]
 80157ac:	6879      	ldr	r1, [r7, #4]
 80157ae:	eb05 060a 	add.w	r6, r5, sl
 80157b2:	42b3      	cmp	r3, r6
 80157b4:	b085      	sub	sp, #20
 80157b6:	bfb8      	it	lt
 80157b8:	3101      	addlt	r1, #1
 80157ba:	f7ff fe93 	bl	80154e4 <_Balloc>
 80157be:	b930      	cbnz	r0, 80157ce <__multiply+0x42>
 80157c0:	4602      	mov	r2, r0
 80157c2:	4b41      	ldr	r3, [pc, #260]	@ (80158c8 <__multiply+0x13c>)
 80157c4:	4841      	ldr	r0, [pc, #260]	@ (80158cc <__multiply+0x140>)
 80157c6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80157ca:	f001 fed5 	bl	8017578 <__assert_func>
 80157ce:	f100 0414 	add.w	r4, r0, #20
 80157d2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80157d6:	4623      	mov	r3, r4
 80157d8:	2200      	movs	r2, #0
 80157da:	4573      	cmp	r3, lr
 80157dc:	d320      	bcc.n	8015820 <__multiply+0x94>
 80157de:	f107 0814 	add.w	r8, r7, #20
 80157e2:	f109 0114 	add.w	r1, r9, #20
 80157e6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80157ea:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80157ee:	9302      	str	r3, [sp, #8]
 80157f0:	1beb      	subs	r3, r5, r7
 80157f2:	3b15      	subs	r3, #21
 80157f4:	f023 0303 	bic.w	r3, r3, #3
 80157f8:	3304      	adds	r3, #4
 80157fa:	3715      	adds	r7, #21
 80157fc:	42bd      	cmp	r5, r7
 80157fe:	bf38      	it	cc
 8015800:	2304      	movcc	r3, #4
 8015802:	9301      	str	r3, [sp, #4]
 8015804:	9b02      	ldr	r3, [sp, #8]
 8015806:	9103      	str	r1, [sp, #12]
 8015808:	428b      	cmp	r3, r1
 801580a:	d80c      	bhi.n	8015826 <__multiply+0x9a>
 801580c:	2e00      	cmp	r6, #0
 801580e:	dd03      	ble.n	8015818 <__multiply+0x8c>
 8015810:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8015814:	2b00      	cmp	r3, #0
 8015816:	d055      	beq.n	80158c4 <__multiply+0x138>
 8015818:	6106      	str	r6, [r0, #16]
 801581a:	b005      	add	sp, #20
 801581c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015820:	f843 2b04 	str.w	r2, [r3], #4
 8015824:	e7d9      	b.n	80157da <__multiply+0x4e>
 8015826:	f8b1 a000 	ldrh.w	sl, [r1]
 801582a:	f1ba 0f00 	cmp.w	sl, #0
 801582e:	d01f      	beq.n	8015870 <__multiply+0xe4>
 8015830:	46c4      	mov	ip, r8
 8015832:	46a1      	mov	r9, r4
 8015834:	2700      	movs	r7, #0
 8015836:	f85c 2b04 	ldr.w	r2, [ip], #4
 801583a:	f8d9 3000 	ldr.w	r3, [r9]
 801583e:	fa1f fb82 	uxth.w	fp, r2
 8015842:	b29b      	uxth	r3, r3
 8015844:	fb0a 330b 	mla	r3, sl, fp, r3
 8015848:	443b      	add	r3, r7
 801584a:	f8d9 7000 	ldr.w	r7, [r9]
 801584e:	0c12      	lsrs	r2, r2, #16
 8015850:	0c3f      	lsrs	r7, r7, #16
 8015852:	fb0a 7202 	mla	r2, sl, r2, r7
 8015856:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801585a:	b29b      	uxth	r3, r3
 801585c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015860:	4565      	cmp	r5, ip
 8015862:	f849 3b04 	str.w	r3, [r9], #4
 8015866:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801586a:	d8e4      	bhi.n	8015836 <__multiply+0xaa>
 801586c:	9b01      	ldr	r3, [sp, #4]
 801586e:	50e7      	str	r7, [r4, r3]
 8015870:	9b03      	ldr	r3, [sp, #12]
 8015872:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8015876:	3104      	adds	r1, #4
 8015878:	f1b9 0f00 	cmp.w	r9, #0
 801587c:	d020      	beq.n	80158c0 <__multiply+0x134>
 801587e:	6823      	ldr	r3, [r4, #0]
 8015880:	4647      	mov	r7, r8
 8015882:	46a4      	mov	ip, r4
 8015884:	f04f 0a00 	mov.w	sl, #0
 8015888:	f8b7 b000 	ldrh.w	fp, [r7]
 801588c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8015890:	fb09 220b 	mla	r2, r9, fp, r2
 8015894:	4452      	add	r2, sl
 8015896:	b29b      	uxth	r3, r3
 8015898:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801589c:	f84c 3b04 	str.w	r3, [ip], #4
 80158a0:	f857 3b04 	ldr.w	r3, [r7], #4
 80158a4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80158a8:	f8bc 3000 	ldrh.w	r3, [ip]
 80158ac:	fb09 330a 	mla	r3, r9, sl, r3
 80158b0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80158b4:	42bd      	cmp	r5, r7
 80158b6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80158ba:	d8e5      	bhi.n	8015888 <__multiply+0xfc>
 80158bc:	9a01      	ldr	r2, [sp, #4]
 80158be:	50a3      	str	r3, [r4, r2]
 80158c0:	3404      	adds	r4, #4
 80158c2:	e79f      	b.n	8015804 <__multiply+0x78>
 80158c4:	3e01      	subs	r6, #1
 80158c6:	e7a1      	b.n	801580c <__multiply+0x80>
 80158c8:	08019238 	.word	0x08019238
 80158cc:	08019249 	.word	0x08019249

080158d0 <__pow5mult>:
 80158d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80158d4:	4615      	mov	r5, r2
 80158d6:	f012 0203 	ands.w	r2, r2, #3
 80158da:	4607      	mov	r7, r0
 80158dc:	460e      	mov	r6, r1
 80158de:	d007      	beq.n	80158f0 <__pow5mult+0x20>
 80158e0:	4c25      	ldr	r4, [pc, #148]	@ (8015978 <__pow5mult+0xa8>)
 80158e2:	3a01      	subs	r2, #1
 80158e4:	2300      	movs	r3, #0
 80158e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80158ea:	f7ff fe5d 	bl	80155a8 <__multadd>
 80158ee:	4606      	mov	r6, r0
 80158f0:	10ad      	asrs	r5, r5, #2
 80158f2:	d03d      	beq.n	8015970 <__pow5mult+0xa0>
 80158f4:	69fc      	ldr	r4, [r7, #28]
 80158f6:	b97c      	cbnz	r4, 8015918 <__pow5mult+0x48>
 80158f8:	2010      	movs	r0, #16
 80158fa:	f7ff fd3d 	bl	8015378 <malloc>
 80158fe:	4602      	mov	r2, r0
 8015900:	61f8      	str	r0, [r7, #28]
 8015902:	b928      	cbnz	r0, 8015910 <__pow5mult+0x40>
 8015904:	4b1d      	ldr	r3, [pc, #116]	@ (801597c <__pow5mult+0xac>)
 8015906:	481e      	ldr	r0, [pc, #120]	@ (8015980 <__pow5mult+0xb0>)
 8015908:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801590c:	f001 fe34 	bl	8017578 <__assert_func>
 8015910:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015914:	6004      	str	r4, [r0, #0]
 8015916:	60c4      	str	r4, [r0, #12]
 8015918:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801591c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015920:	b94c      	cbnz	r4, 8015936 <__pow5mult+0x66>
 8015922:	f240 2171 	movw	r1, #625	@ 0x271
 8015926:	4638      	mov	r0, r7
 8015928:	f7ff ff1a 	bl	8015760 <__i2b>
 801592c:	2300      	movs	r3, #0
 801592e:	f8c8 0008 	str.w	r0, [r8, #8]
 8015932:	4604      	mov	r4, r0
 8015934:	6003      	str	r3, [r0, #0]
 8015936:	f04f 0900 	mov.w	r9, #0
 801593a:	07eb      	lsls	r3, r5, #31
 801593c:	d50a      	bpl.n	8015954 <__pow5mult+0x84>
 801593e:	4631      	mov	r1, r6
 8015940:	4622      	mov	r2, r4
 8015942:	4638      	mov	r0, r7
 8015944:	f7ff ff22 	bl	801578c <__multiply>
 8015948:	4631      	mov	r1, r6
 801594a:	4680      	mov	r8, r0
 801594c:	4638      	mov	r0, r7
 801594e:	f7ff fe09 	bl	8015564 <_Bfree>
 8015952:	4646      	mov	r6, r8
 8015954:	106d      	asrs	r5, r5, #1
 8015956:	d00b      	beq.n	8015970 <__pow5mult+0xa0>
 8015958:	6820      	ldr	r0, [r4, #0]
 801595a:	b938      	cbnz	r0, 801596c <__pow5mult+0x9c>
 801595c:	4622      	mov	r2, r4
 801595e:	4621      	mov	r1, r4
 8015960:	4638      	mov	r0, r7
 8015962:	f7ff ff13 	bl	801578c <__multiply>
 8015966:	6020      	str	r0, [r4, #0]
 8015968:	f8c0 9000 	str.w	r9, [r0]
 801596c:	4604      	mov	r4, r0
 801596e:	e7e4      	b.n	801593a <__pow5mult+0x6a>
 8015970:	4630      	mov	r0, r6
 8015972:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015976:	bf00      	nop
 8015978:	08019374 	.word	0x08019374
 801597c:	080191c9 	.word	0x080191c9
 8015980:	08019249 	.word	0x08019249

08015984 <__lshift>:
 8015984:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015988:	460c      	mov	r4, r1
 801598a:	6849      	ldr	r1, [r1, #4]
 801598c:	6923      	ldr	r3, [r4, #16]
 801598e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8015992:	68a3      	ldr	r3, [r4, #8]
 8015994:	4607      	mov	r7, r0
 8015996:	4691      	mov	r9, r2
 8015998:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801599c:	f108 0601 	add.w	r6, r8, #1
 80159a0:	42b3      	cmp	r3, r6
 80159a2:	db0b      	blt.n	80159bc <__lshift+0x38>
 80159a4:	4638      	mov	r0, r7
 80159a6:	f7ff fd9d 	bl	80154e4 <_Balloc>
 80159aa:	4605      	mov	r5, r0
 80159ac:	b948      	cbnz	r0, 80159c2 <__lshift+0x3e>
 80159ae:	4602      	mov	r2, r0
 80159b0:	4b28      	ldr	r3, [pc, #160]	@ (8015a54 <__lshift+0xd0>)
 80159b2:	4829      	ldr	r0, [pc, #164]	@ (8015a58 <__lshift+0xd4>)
 80159b4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80159b8:	f001 fdde 	bl	8017578 <__assert_func>
 80159bc:	3101      	adds	r1, #1
 80159be:	005b      	lsls	r3, r3, #1
 80159c0:	e7ee      	b.n	80159a0 <__lshift+0x1c>
 80159c2:	2300      	movs	r3, #0
 80159c4:	f100 0114 	add.w	r1, r0, #20
 80159c8:	f100 0210 	add.w	r2, r0, #16
 80159cc:	4618      	mov	r0, r3
 80159ce:	4553      	cmp	r3, sl
 80159d0:	db33      	blt.n	8015a3a <__lshift+0xb6>
 80159d2:	6920      	ldr	r0, [r4, #16]
 80159d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80159d8:	f104 0314 	add.w	r3, r4, #20
 80159dc:	f019 091f 	ands.w	r9, r9, #31
 80159e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80159e4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80159e8:	d02b      	beq.n	8015a42 <__lshift+0xbe>
 80159ea:	f1c9 0e20 	rsb	lr, r9, #32
 80159ee:	468a      	mov	sl, r1
 80159f0:	2200      	movs	r2, #0
 80159f2:	6818      	ldr	r0, [r3, #0]
 80159f4:	fa00 f009 	lsl.w	r0, r0, r9
 80159f8:	4310      	orrs	r0, r2
 80159fa:	f84a 0b04 	str.w	r0, [sl], #4
 80159fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8015a02:	459c      	cmp	ip, r3
 8015a04:	fa22 f20e 	lsr.w	r2, r2, lr
 8015a08:	d8f3      	bhi.n	80159f2 <__lshift+0x6e>
 8015a0a:	ebac 0304 	sub.w	r3, ip, r4
 8015a0e:	3b15      	subs	r3, #21
 8015a10:	f023 0303 	bic.w	r3, r3, #3
 8015a14:	3304      	adds	r3, #4
 8015a16:	f104 0015 	add.w	r0, r4, #21
 8015a1a:	4560      	cmp	r0, ip
 8015a1c:	bf88      	it	hi
 8015a1e:	2304      	movhi	r3, #4
 8015a20:	50ca      	str	r2, [r1, r3]
 8015a22:	b10a      	cbz	r2, 8015a28 <__lshift+0xa4>
 8015a24:	f108 0602 	add.w	r6, r8, #2
 8015a28:	3e01      	subs	r6, #1
 8015a2a:	4638      	mov	r0, r7
 8015a2c:	612e      	str	r6, [r5, #16]
 8015a2e:	4621      	mov	r1, r4
 8015a30:	f7ff fd98 	bl	8015564 <_Bfree>
 8015a34:	4628      	mov	r0, r5
 8015a36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015a3a:	f842 0f04 	str.w	r0, [r2, #4]!
 8015a3e:	3301      	adds	r3, #1
 8015a40:	e7c5      	b.n	80159ce <__lshift+0x4a>
 8015a42:	3904      	subs	r1, #4
 8015a44:	f853 2b04 	ldr.w	r2, [r3], #4
 8015a48:	f841 2f04 	str.w	r2, [r1, #4]!
 8015a4c:	459c      	cmp	ip, r3
 8015a4e:	d8f9      	bhi.n	8015a44 <__lshift+0xc0>
 8015a50:	e7ea      	b.n	8015a28 <__lshift+0xa4>
 8015a52:	bf00      	nop
 8015a54:	08019238 	.word	0x08019238
 8015a58:	08019249 	.word	0x08019249

08015a5c <__mcmp>:
 8015a5c:	690a      	ldr	r2, [r1, #16]
 8015a5e:	4603      	mov	r3, r0
 8015a60:	6900      	ldr	r0, [r0, #16]
 8015a62:	1a80      	subs	r0, r0, r2
 8015a64:	b530      	push	{r4, r5, lr}
 8015a66:	d10e      	bne.n	8015a86 <__mcmp+0x2a>
 8015a68:	3314      	adds	r3, #20
 8015a6a:	3114      	adds	r1, #20
 8015a6c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8015a70:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8015a74:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8015a78:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8015a7c:	4295      	cmp	r5, r2
 8015a7e:	d003      	beq.n	8015a88 <__mcmp+0x2c>
 8015a80:	d205      	bcs.n	8015a8e <__mcmp+0x32>
 8015a82:	f04f 30ff 	mov.w	r0, #4294967295
 8015a86:	bd30      	pop	{r4, r5, pc}
 8015a88:	42a3      	cmp	r3, r4
 8015a8a:	d3f3      	bcc.n	8015a74 <__mcmp+0x18>
 8015a8c:	e7fb      	b.n	8015a86 <__mcmp+0x2a>
 8015a8e:	2001      	movs	r0, #1
 8015a90:	e7f9      	b.n	8015a86 <__mcmp+0x2a>
	...

08015a94 <__mdiff>:
 8015a94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015a98:	4689      	mov	r9, r1
 8015a9a:	4606      	mov	r6, r0
 8015a9c:	4611      	mov	r1, r2
 8015a9e:	4648      	mov	r0, r9
 8015aa0:	4614      	mov	r4, r2
 8015aa2:	f7ff ffdb 	bl	8015a5c <__mcmp>
 8015aa6:	1e05      	subs	r5, r0, #0
 8015aa8:	d112      	bne.n	8015ad0 <__mdiff+0x3c>
 8015aaa:	4629      	mov	r1, r5
 8015aac:	4630      	mov	r0, r6
 8015aae:	f7ff fd19 	bl	80154e4 <_Balloc>
 8015ab2:	4602      	mov	r2, r0
 8015ab4:	b928      	cbnz	r0, 8015ac2 <__mdiff+0x2e>
 8015ab6:	4b3f      	ldr	r3, [pc, #252]	@ (8015bb4 <__mdiff+0x120>)
 8015ab8:	f240 2137 	movw	r1, #567	@ 0x237
 8015abc:	483e      	ldr	r0, [pc, #248]	@ (8015bb8 <__mdiff+0x124>)
 8015abe:	f001 fd5b 	bl	8017578 <__assert_func>
 8015ac2:	2301      	movs	r3, #1
 8015ac4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8015ac8:	4610      	mov	r0, r2
 8015aca:	b003      	add	sp, #12
 8015acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015ad0:	bfbc      	itt	lt
 8015ad2:	464b      	movlt	r3, r9
 8015ad4:	46a1      	movlt	r9, r4
 8015ad6:	4630      	mov	r0, r6
 8015ad8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8015adc:	bfba      	itte	lt
 8015ade:	461c      	movlt	r4, r3
 8015ae0:	2501      	movlt	r5, #1
 8015ae2:	2500      	movge	r5, #0
 8015ae4:	f7ff fcfe 	bl	80154e4 <_Balloc>
 8015ae8:	4602      	mov	r2, r0
 8015aea:	b918      	cbnz	r0, 8015af4 <__mdiff+0x60>
 8015aec:	4b31      	ldr	r3, [pc, #196]	@ (8015bb4 <__mdiff+0x120>)
 8015aee:	f240 2145 	movw	r1, #581	@ 0x245
 8015af2:	e7e3      	b.n	8015abc <__mdiff+0x28>
 8015af4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8015af8:	6926      	ldr	r6, [r4, #16]
 8015afa:	60c5      	str	r5, [r0, #12]
 8015afc:	f109 0310 	add.w	r3, r9, #16
 8015b00:	f109 0514 	add.w	r5, r9, #20
 8015b04:	f104 0e14 	add.w	lr, r4, #20
 8015b08:	f100 0b14 	add.w	fp, r0, #20
 8015b0c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8015b10:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8015b14:	9301      	str	r3, [sp, #4]
 8015b16:	46d9      	mov	r9, fp
 8015b18:	f04f 0c00 	mov.w	ip, #0
 8015b1c:	9b01      	ldr	r3, [sp, #4]
 8015b1e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8015b22:	f853 af04 	ldr.w	sl, [r3, #4]!
 8015b26:	9301      	str	r3, [sp, #4]
 8015b28:	fa1f f38a 	uxth.w	r3, sl
 8015b2c:	4619      	mov	r1, r3
 8015b2e:	b283      	uxth	r3, r0
 8015b30:	1acb      	subs	r3, r1, r3
 8015b32:	0c00      	lsrs	r0, r0, #16
 8015b34:	4463      	add	r3, ip
 8015b36:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8015b3a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8015b3e:	b29b      	uxth	r3, r3
 8015b40:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8015b44:	4576      	cmp	r6, lr
 8015b46:	f849 3b04 	str.w	r3, [r9], #4
 8015b4a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8015b4e:	d8e5      	bhi.n	8015b1c <__mdiff+0x88>
 8015b50:	1b33      	subs	r3, r6, r4
 8015b52:	3b15      	subs	r3, #21
 8015b54:	f023 0303 	bic.w	r3, r3, #3
 8015b58:	3415      	adds	r4, #21
 8015b5a:	3304      	adds	r3, #4
 8015b5c:	42a6      	cmp	r6, r4
 8015b5e:	bf38      	it	cc
 8015b60:	2304      	movcc	r3, #4
 8015b62:	441d      	add	r5, r3
 8015b64:	445b      	add	r3, fp
 8015b66:	461e      	mov	r6, r3
 8015b68:	462c      	mov	r4, r5
 8015b6a:	4544      	cmp	r4, r8
 8015b6c:	d30e      	bcc.n	8015b8c <__mdiff+0xf8>
 8015b6e:	f108 0103 	add.w	r1, r8, #3
 8015b72:	1b49      	subs	r1, r1, r5
 8015b74:	f021 0103 	bic.w	r1, r1, #3
 8015b78:	3d03      	subs	r5, #3
 8015b7a:	45a8      	cmp	r8, r5
 8015b7c:	bf38      	it	cc
 8015b7e:	2100      	movcc	r1, #0
 8015b80:	440b      	add	r3, r1
 8015b82:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015b86:	b191      	cbz	r1, 8015bae <__mdiff+0x11a>
 8015b88:	6117      	str	r7, [r2, #16]
 8015b8a:	e79d      	b.n	8015ac8 <__mdiff+0x34>
 8015b8c:	f854 1b04 	ldr.w	r1, [r4], #4
 8015b90:	46e6      	mov	lr, ip
 8015b92:	0c08      	lsrs	r0, r1, #16
 8015b94:	fa1c fc81 	uxtah	ip, ip, r1
 8015b98:	4471      	add	r1, lr
 8015b9a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8015b9e:	b289      	uxth	r1, r1
 8015ba0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8015ba4:	f846 1b04 	str.w	r1, [r6], #4
 8015ba8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8015bac:	e7dd      	b.n	8015b6a <__mdiff+0xd6>
 8015bae:	3f01      	subs	r7, #1
 8015bb0:	e7e7      	b.n	8015b82 <__mdiff+0xee>
 8015bb2:	bf00      	nop
 8015bb4:	08019238 	.word	0x08019238
 8015bb8:	08019249 	.word	0x08019249

08015bbc <__ulp>:
 8015bbc:	b082      	sub	sp, #8
 8015bbe:	ed8d 0b00 	vstr	d0, [sp]
 8015bc2:	9a01      	ldr	r2, [sp, #4]
 8015bc4:	4b0f      	ldr	r3, [pc, #60]	@ (8015c04 <__ulp+0x48>)
 8015bc6:	4013      	ands	r3, r2
 8015bc8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8015bcc:	2b00      	cmp	r3, #0
 8015bce:	dc08      	bgt.n	8015be2 <__ulp+0x26>
 8015bd0:	425b      	negs	r3, r3
 8015bd2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8015bd6:	ea4f 5223 	mov.w	r2, r3, asr #20
 8015bda:	da04      	bge.n	8015be6 <__ulp+0x2a>
 8015bdc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8015be0:	4113      	asrs	r3, r2
 8015be2:	2200      	movs	r2, #0
 8015be4:	e008      	b.n	8015bf8 <__ulp+0x3c>
 8015be6:	f1a2 0314 	sub.w	r3, r2, #20
 8015bea:	2b1e      	cmp	r3, #30
 8015bec:	bfda      	itte	le
 8015bee:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8015bf2:	40da      	lsrle	r2, r3
 8015bf4:	2201      	movgt	r2, #1
 8015bf6:	2300      	movs	r3, #0
 8015bf8:	4619      	mov	r1, r3
 8015bfa:	4610      	mov	r0, r2
 8015bfc:	ec41 0b10 	vmov	d0, r0, r1
 8015c00:	b002      	add	sp, #8
 8015c02:	4770      	bx	lr
 8015c04:	7ff00000 	.word	0x7ff00000

08015c08 <__b2d>:
 8015c08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015c0c:	6906      	ldr	r6, [r0, #16]
 8015c0e:	f100 0814 	add.w	r8, r0, #20
 8015c12:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8015c16:	1f37      	subs	r7, r6, #4
 8015c18:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8015c1c:	4610      	mov	r0, r2
 8015c1e:	f7ff fd53 	bl	80156c8 <__hi0bits>
 8015c22:	f1c0 0320 	rsb	r3, r0, #32
 8015c26:	280a      	cmp	r0, #10
 8015c28:	600b      	str	r3, [r1, #0]
 8015c2a:	491b      	ldr	r1, [pc, #108]	@ (8015c98 <__b2d+0x90>)
 8015c2c:	dc15      	bgt.n	8015c5a <__b2d+0x52>
 8015c2e:	f1c0 0c0b 	rsb	ip, r0, #11
 8015c32:	fa22 f30c 	lsr.w	r3, r2, ip
 8015c36:	45b8      	cmp	r8, r7
 8015c38:	ea43 0501 	orr.w	r5, r3, r1
 8015c3c:	bf34      	ite	cc
 8015c3e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8015c42:	2300      	movcs	r3, #0
 8015c44:	3015      	adds	r0, #21
 8015c46:	fa02 f000 	lsl.w	r0, r2, r0
 8015c4a:	fa23 f30c 	lsr.w	r3, r3, ip
 8015c4e:	4303      	orrs	r3, r0
 8015c50:	461c      	mov	r4, r3
 8015c52:	ec45 4b10 	vmov	d0, r4, r5
 8015c56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015c5a:	45b8      	cmp	r8, r7
 8015c5c:	bf3a      	itte	cc
 8015c5e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8015c62:	f1a6 0708 	subcc.w	r7, r6, #8
 8015c66:	2300      	movcs	r3, #0
 8015c68:	380b      	subs	r0, #11
 8015c6a:	d012      	beq.n	8015c92 <__b2d+0x8a>
 8015c6c:	f1c0 0120 	rsb	r1, r0, #32
 8015c70:	fa23 f401 	lsr.w	r4, r3, r1
 8015c74:	4082      	lsls	r2, r0
 8015c76:	4322      	orrs	r2, r4
 8015c78:	4547      	cmp	r7, r8
 8015c7a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8015c7e:	bf8c      	ite	hi
 8015c80:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8015c84:	2200      	movls	r2, #0
 8015c86:	4083      	lsls	r3, r0
 8015c88:	40ca      	lsrs	r2, r1
 8015c8a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8015c8e:	4313      	orrs	r3, r2
 8015c90:	e7de      	b.n	8015c50 <__b2d+0x48>
 8015c92:	ea42 0501 	orr.w	r5, r2, r1
 8015c96:	e7db      	b.n	8015c50 <__b2d+0x48>
 8015c98:	3ff00000 	.word	0x3ff00000

08015c9c <__d2b>:
 8015c9c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015ca0:	460f      	mov	r7, r1
 8015ca2:	2101      	movs	r1, #1
 8015ca4:	ec59 8b10 	vmov	r8, r9, d0
 8015ca8:	4616      	mov	r6, r2
 8015caa:	f7ff fc1b 	bl	80154e4 <_Balloc>
 8015cae:	4604      	mov	r4, r0
 8015cb0:	b930      	cbnz	r0, 8015cc0 <__d2b+0x24>
 8015cb2:	4602      	mov	r2, r0
 8015cb4:	4b23      	ldr	r3, [pc, #140]	@ (8015d44 <__d2b+0xa8>)
 8015cb6:	4824      	ldr	r0, [pc, #144]	@ (8015d48 <__d2b+0xac>)
 8015cb8:	f240 310f 	movw	r1, #783	@ 0x30f
 8015cbc:	f001 fc5c 	bl	8017578 <__assert_func>
 8015cc0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8015cc4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015cc8:	b10d      	cbz	r5, 8015cce <__d2b+0x32>
 8015cca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8015cce:	9301      	str	r3, [sp, #4]
 8015cd0:	f1b8 0300 	subs.w	r3, r8, #0
 8015cd4:	d023      	beq.n	8015d1e <__d2b+0x82>
 8015cd6:	4668      	mov	r0, sp
 8015cd8:	9300      	str	r3, [sp, #0]
 8015cda:	f7ff fd14 	bl	8015706 <__lo0bits>
 8015cde:	e9dd 1200 	ldrd	r1, r2, [sp]
 8015ce2:	b1d0      	cbz	r0, 8015d1a <__d2b+0x7e>
 8015ce4:	f1c0 0320 	rsb	r3, r0, #32
 8015ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8015cec:	430b      	orrs	r3, r1
 8015cee:	40c2      	lsrs	r2, r0
 8015cf0:	6163      	str	r3, [r4, #20]
 8015cf2:	9201      	str	r2, [sp, #4]
 8015cf4:	9b01      	ldr	r3, [sp, #4]
 8015cf6:	61a3      	str	r3, [r4, #24]
 8015cf8:	2b00      	cmp	r3, #0
 8015cfa:	bf0c      	ite	eq
 8015cfc:	2201      	moveq	r2, #1
 8015cfe:	2202      	movne	r2, #2
 8015d00:	6122      	str	r2, [r4, #16]
 8015d02:	b1a5      	cbz	r5, 8015d2e <__d2b+0x92>
 8015d04:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8015d08:	4405      	add	r5, r0
 8015d0a:	603d      	str	r5, [r7, #0]
 8015d0c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8015d10:	6030      	str	r0, [r6, #0]
 8015d12:	4620      	mov	r0, r4
 8015d14:	b003      	add	sp, #12
 8015d16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015d1a:	6161      	str	r1, [r4, #20]
 8015d1c:	e7ea      	b.n	8015cf4 <__d2b+0x58>
 8015d1e:	a801      	add	r0, sp, #4
 8015d20:	f7ff fcf1 	bl	8015706 <__lo0bits>
 8015d24:	9b01      	ldr	r3, [sp, #4]
 8015d26:	6163      	str	r3, [r4, #20]
 8015d28:	3020      	adds	r0, #32
 8015d2a:	2201      	movs	r2, #1
 8015d2c:	e7e8      	b.n	8015d00 <__d2b+0x64>
 8015d2e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8015d32:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8015d36:	6038      	str	r0, [r7, #0]
 8015d38:	6918      	ldr	r0, [r3, #16]
 8015d3a:	f7ff fcc5 	bl	80156c8 <__hi0bits>
 8015d3e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8015d42:	e7e5      	b.n	8015d10 <__d2b+0x74>
 8015d44:	08019238 	.word	0x08019238
 8015d48:	08019249 	.word	0x08019249

08015d4c <__ratio>:
 8015d4c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015d50:	4688      	mov	r8, r1
 8015d52:	4669      	mov	r1, sp
 8015d54:	4681      	mov	r9, r0
 8015d56:	f7ff ff57 	bl	8015c08 <__b2d>
 8015d5a:	a901      	add	r1, sp, #4
 8015d5c:	4640      	mov	r0, r8
 8015d5e:	ec55 4b10 	vmov	r4, r5, d0
 8015d62:	f7ff ff51 	bl	8015c08 <__b2d>
 8015d66:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8015d6a:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8015d6e:	1ad2      	subs	r2, r2, r3
 8015d70:	e9dd 3100 	ldrd	r3, r1, [sp]
 8015d74:	1a5b      	subs	r3, r3, r1
 8015d76:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8015d7a:	ec57 6b10 	vmov	r6, r7, d0
 8015d7e:	2b00      	cmp	r3, #0
 8015d80:	bfd6      	itet	le
 8015d82:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8015d86:	462a      	movgt	r2, r5
 8015d88:	463a      	movle	r2, r7
 8015d8a:	46ab      	mov	fp, r5
 8015d8c:	46a2      	mov	sl, r4
 8015d8e:	bfce      	itee	gt
 8015d90:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8015d94:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8015d98:	ee00 3a90 	vmovle	s1, r3
 8015d9c:	ec4b ab17 	vmov	d7, sl, fp
 8015da0:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8015da4:	b003      	add	sp, #12
 8015da6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015daa <__copybits>:
 8015daa:	3901      	subs	r1, #1
 8015dac:	b570      	push	{r4, r5, r6, lr}
 8015dae:	1149      	asrs	r1, r1, #5
 8015db0:	6914      	ldr	r4, [r2, #16]
 8015db2:	3101      	adds	r1, #1
 8015db4:	f102 0314 	add.w	r3, r2, #20
 8015db8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8015dbc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8015dc0:	1f05      	subs	r5, r0, #4
 8015dc2:	42a3      	cmp	r3, r4
 8015dc4:	d30c      	bcc.n	8015de0 <__copybits+0x36>
 8015dc6:	1aa3      	subs	r3, r4, r2
 8015dc8:	3b11      	subs	r3, #17
 8015dca:	f023 0303 	bic.w	r3, r3, #3
 8015dce:	3211      	adds	r2, #17
 8015dd0:	42a2      	cmp	r2, r4
 8015dd2:	bf88      	it	hi
 8015dd4:	2300      	movhi	r3, #0
 8015dd6:	4418      	add	r0, r3
 8015dd8:	2300      	movs	r3, #0
 8015dda:	4288      	cmp	r0, r1
 8015ddc:	d305      	bcc.n	8015dea <__copybits+0x40>
 8015dde:	bd70      	pop	{r4, r5, r6, pc}
 8015de0:	f853 6b04 	ldr.w	r6, [r3], #4
 8015de4:	f845 6f04 	str.w	r6, [r5, #4]!
 8015de8:	e7eb      	b.n	8015dc2 <__copybits+0x18>
 8015dea:	f840 3b04 	str.w	r3, [r0], #4
 8015dee:	e7f4      	b.n	8015dda <__copybits+0x30>

08015df0 <__any_on>:
 8015df0:	f100 0214 	add.w	r2, r0, #20
 8015df4:	6900      	ldr	r0, [r0, #16]
 8015df6:	114b      	asrs	r3, r1, #5
 8015df8:	4298      	cmp	r0, r3
 8015dfa:	b510      	push	{r4, lr}
 8015dfc:	db11      	blt.n	8015e22 <__any_on+0x32>
 8015dfe:	dd0a      	ble.n	8015e16 <__any_on+0x26>
 8015e00:	f011 011f 	ands.w	r1, r1, #31
 8015e04:	d007      	beq.n	8015e16 <__any_on+0x26>
 8015e06:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8015e0a:	fa24 f001 	lsr.w	r0, r4, r1
 8015e0e:	fa00 f101 	lsl.w	r1, r0, r1
 8015e12:	428c      	cmp	r4, r1
 8015e14:	d10b      	bne.n	8015e2e <__any_on+0x3e>
 8015e16:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8015e1a:	4293      	cmp	r3, r2
 8015e1c:	d803      	bhi.n	8015e26 <__any_on+0x36>
 8015e1e:	2000      	movs	r0, #0
 8015e20:	bd10      	pop	{r4, pc}
 8015e22:	4603      	mov	r3, r0
 8015e24:	e7f7      	b.n	8015e16 <__any_on+0x26>
 8015e26:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015e2a:	2900      	cmp	r1, #0
 8015e2c:	d0f5      	beq.n	8015e1a <__any_on+0x2a>
 8015e2e:	2001      	movs	r0, #1
 8015e30:	e7f6      	b.n	8015e20 <__any_on+0x30>

08015e32 <sulp>:
 8015e32:	b570      	push	{r4, r5, r6, lr}
 8015e34:	4604      	mov	r4, r0
 8015e36:	460d      	mov	r5, r1
 8015e38:	4616      	mov	r6, r2
 8015e3a:	ec45 4b10 	vmov	d0, r4, r5
 8015e3e:	f7ff febd 	bl	8015bbc <__ulp>
 8015e42:	b17e      	cbz	r6, 8015e64 <sulp+0x32>
 8015e44:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8015e48:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8015e4c:	2b00      	cmp	r3, #0
 8015e4e:	dd09      	ble.n	8015e64 <sulp+0x32>
 8015e50:	051b      	lsls	r3, r3, #20
 8015e52:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 8015e56:	2000      	movs	r0, #0
 8015e58:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8015e5c:	ec41 0b17 	vmov	d7, r0, r1
 8015e60:	ee20 0b07 	vmul.f64	d0, d0, d7
 8015e64:	bd70      	pop	{r4, r5, r6, pc}
	...

08015e68 <_strtod_l>:
 8015e68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015e6c:	ed2d 8b0a 	vpush	{d8-d12}
 8015e70:	b097      	sub	sp, #92	@ 0x5c
 8015e72:	4688      	mov	r8, r1
 8015e74:	920e      	str	r2, [sp, #56]	@ 0x38
 8015e76:	2200      	movs	r2, #0
 8015e78:	9212      	str	r2, [sp, #72]	@ 0x48
 8015e7a:	9005      	str	r0, [sp, #20]
 8015e7c:	f04f 0a00 	mov.w	sl, #0
 8015e80:	f04f 0b00 	mov.w	fp, #0
 8015e84:	460a      	mov	r2, r1
 8015e86:	9211      	str	r2, [sp, #68]	@ 0x44
 8015e88:	7811      	ldrb	r1, [r2, #0]
 8015e8a:	292b      	cmp	r1, #43	@ 0x2b
 8015e8c:	d04c      	beq.n	8015f28 <_strtod_l+0xc0>
 8015e8e:	d839      	bhi.n	8015f04 <_strtod_l+0x9c>
 8015e90:	290d      	cmp	r1, #13
 8015e92:	d833      	bhi.n	8015efc <_strtod_l+0x94>
 8015e94:	2908      	cmp	r1, #8
 8015e96:	d833      	bhi.n	8015f00 <_strtod_l+0x98>
 8015e98:	2900      	cmp	r1, #0
 8015e9a:	d03c      	beq.n	8015f16 <_strtod_l+0xae>
 8015e9c:	2200      	movs	r2, #0
 8015e9e:	9208      	str	r2, [sp, #32]
 8015ea0:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8015ea2:	782a      	ldrb	r2, [r5, #0]
 8015ea4:	2a30      	cmp	r2, #48	@ 0x30
 8015ea6:	f040 80b7 	bne.w	8016018 <_strtod_l+0x1b0>
 8015eaa:	786a      	ldrb	r2, [r5, #1]
 8015eac:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8015eb0:	2a58      	cmp	r2, #88	@ 0x58
 8015eb2:	d170      	bne.n	8015f96 <_strtod_l+0x12e>
 8015eb4:	9302      	str	r3, [sp, #8]
 8015eb6:	9b08      	ldr	r3, [sp, #32]
 8015eb8:	9301      	str	r3, [sp, #4]
 8015eba:	ab12      	add	r3, sp, #72	@ 0x48
 8015ebc:	9300      	str	r3, [sp, #0]
 8015ebe:	4a90      	ldr	r2, [pc, #576]	@ (8016100 <_strtod_l+0x298>)
 8015ec0:	9805      	ldr	r0, [sp, #20]
 8015ec2:	ab13      	add	r3, sp, #76	@ 0x4c
 8015ec4:	a911      	add	r1, sp, #68	@ 0x44
 8015ec6:	f001 fbf1 	bl	80176ac <__gethex>
 8015eca:	f010 060f 	ands.w	r6, r0, #15
 8015ece:	4604      	mov	r4, r0
 8015ed0:	d005      	beq.n	8015ede <_strtod_l+0x76>
 8015ed2:	2e06      	cmp	r6, #6
 8015ed4:	d12a      	bne.n	8015f2c <_strtod_l+0xc4>
 8015ed6:	3501      	adds	r5, #1
 8015ed8:	2300      	movs	r3, #0
 8015eda:	9511      	str	r5, [sp, #68]	@ 0x44
 8015edc:	9308      	str	r3, [sp, #32]
 8015ede:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015ee0:	2b00      	cmp	r3, #0
 8015ee2:	f040 8537 	bne.w	8016954 <_strtod_l+0xaec>
 8015ee6:	9b08      	ldr	r3, [sp, #32]
 8015ee8:	ec4b ab10 	vmov	d0, sl, fp
 8015eec:	b1cb      	cbz	r3, 8015f22 <_strtod_l+0xba>
 8015eee:	eeb1 0b40 	vneg.f64	d0, d0
 8015ef2:	b017      	add	sp, #92	@ 0x5c
 8015ef4:	ecbd 8b0a 	vpop	{d8-d12}
 8015ef8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015efc:	2920      	cmp	r1, #32
 8015efe:	d1cd      	bne.n	8015e9c <_strtod_l+0x34>
 8015f00:	3201      	adds	r2, #1
 8015f02:	e7c0      	b.n	8015e86 <_strtod_l+0x1e>
 8015f04:	292d      	cmp	r1, #45	@ 0x2d
 8015f06:	d1c9      	bne.n	8015e9c <_strtod_l+0x34>
 8015f08:	2101      	movs	r1, #1
 8015f0a:	9108      	str	r1, [sp, #32]
 8015f0c:	1c51      	adds	r1, r2, #1
 8015f0e:	9111      	str	r1, [sp, #68]	@ 0x44
 8015f10:	7852      	ldrb	r2, [r2, #1]
 8015f12:	2a00      	cmp	r2, #0
 8015f14:	d1c4      	bne.n	8015ea0 <_strtod_l+0x38>
 8015f16:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015f18:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8015f1c:	2b00      	cmp	r3, #0
 8015f1e:	f040 8517 	bne.w	8016950 <_strtod_l+0xae8>
 8015f22:	ec4b ab10 	vmov	d0, sl, fp
 8015f26:	e7e4      	b.n	8015ef2 <_strtod_l+0x8a>
 8015f28:	2100      	movs	r1, #0
 8015f2a:	e7ee      	b.n	8015f0a <_strtod_l+0xa2>
 8015f2c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8015f2e:	b13a      	cbz	r2, 8015f40 <_strtod_l+0xd8>
 8015f30:	2135      	movs	r1, #53	@ 0x35
 8015f32:	a814      	add	r0, sp, #80	@ 0x50
 8015f34:	f7ff ff39 	bl	8015daa <__copybits>
 8015f38:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8015f3a:	9805      	ldr	r0, [sp, #20]
 8015f3c:	f7ff fb12 	bl	8015564 <_Bfree>
 8015f40:	1e73      	subs	r3, r6, #1
 8015f42:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8015f44:	2b04      	cmp	r3, #4
 8015f46:	d806      	bhi.n	8015f56 <_strtod_l+0xee>
 8015f48:	e8df f003 	tbb	[pc, r3]
 8015f4c:	201d0314 	.word	0x201d0314
 8015f50:	14          	.byte	0x14
 8015f51:	00          	.byte	0x00
 8015f52:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 8015f56:	05e3      	lsls	r3, r4, #23
 8015f58:	bf48      	it	mi
 8015f5a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8015f5e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8015f62:	0d1b      	lsrs	r3, r3, #20
 8015f64:	051b      	lsls	r3, r3, #20
 8015f66:	2b00      	cmp	r3, #0
 8015f68:	d1b9      	bne.n	8015ede <_strtod_l+0x76>
 8015f6a:	f7fe fb9f 	bl	80146ac <__errno>
 8015f6e:	2322      	movs	r3, #34	@ 0x22
 8015f70:	6003      	str	r3, [r0, #0]
 8015f72:	e7b4      	b.n	8015ede <_strtod_l+0x76>
 8015f74:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 8015f78:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8015f7c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8015f80:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8015f84:	e7e7      	b.n	8015f56 <_strtod_l+0xee>
 8015f86:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8016108 <_strtod_l+0x2a0>
 8015f8a:	e7e4      	b.n	8015f56 <_strtod_l+0xee>
 8015f8c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8015f90:	f04f 3aff 	mov.w	sl, #4294967295
 8015f94:	e7df      	b.n	8015f56 <_strtod_l+0xee>
 8015f96:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8015f98:	1c5a      	adds	r2, r3, #1
 8015f9a:	9211      	str	r2, [sp, #68]	@ 0x44
 8015f9c:	785b      	ldrb	r3, [r3, #1]
 8015f9e:	2b30      	cmp	r3, #48	@ 0x30
 8015fa0:	d0f9      	beq.n	8015f96 <_strtod_l+0x12e>
 8015fa2:	2b00      	cmp	r3, #0
 8015fa4:	d09b      	beq.n	8015ede <_strtod_l+0x76>
 8015fa6:	2301      	movs	r3, #1
 8015fa8:	9307      	str	r3, [sp, #28]
 8015faa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8015fac:	930a      	str	r3, [sp, #40]	@ 0x28
 8015fae:	2300      	movs	r3, #0
 8015fb0:	9306      	str	r3, [sp, #24]
 8015fb2:	4699      	mov	r9, r3
 8015fb4:	461d      	mov	r5, r3
 8015fb6:	220a      	movs	r2, #10
 8015fb8:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8015fba:	7804      	ldrb	r4, [r0, #0]
 8015fbc:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 8015fc0:	b2d9      	uxtb	r1, r3
 8015fc2:	2909      	cmp	r1, #9
 8015fc4:	d92a      	bls.n	801601c <_strtod_l+0x1b4>
 8015fc6:	494f      	ldr	r1, [pc, #316]	@ (8016104 <_strtod_l+0x29c>)
 8015fc8:	2201      	movs	r2, #1
 8015fca:	f001 fa9c 	bl	8017506 <strncmp>
 8015fce:	b398      	cbz	r0, 8016038 <_strtod_l+0x1d0>
 8015fd0:	2000      	movs	r0, #0
 8015fd2:	4622      	mov	r2, r4
 8015fd4:	462b      	mov	r3, r5
 8015fd6:	4607      	mov	r7, r0
 8015fd8:	4601      	mov	r1, r0
 8015fda:	2a65      	cmp	r2, #101	@ 0x65
 8015fdc:	d001      	beq.n	8015fe2 <_strtod_l+0x17a>
 8015fde:	2a45      	cmp	r2, #69	@ 0x45
 8015fe0:	d118      	bne.n	8016014 <_strtod_l+0x1ac>
 8015fe2:	b91b      	cbnz	r3, 8015fec <_strtod_l+0x184>
 8015fe4:	9b07      	ldr	r3, [sp, #28]
 8015fe6:	4303      	orrs	r3, r0
 8015fe8:	d095      	beq.n	8015f16 <_strtod_l+0xae>
 8015fea:	2300      	movs	r3, #0
 8015fec:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 8015ff0:	f108 0201 	add.w	r2, r8, #1
 8015ff4:	9211      	str	r2, [sp, #68]	@ 0x44
 8015ff6:	f898 2001 	ldrb.w	r2, [r8, #1]
 8015ffa:	2a2b      	cmp	r2, #43	@ 0x2b
 8015ffc:	d074      	beq.n	80160e8 <_strtod_l+0x280>
 8015ffe:	2a2d      	cmp	r2, #45	@ 0x2d
 8016000:	d07a      	beq.n	80160f8 <_strtod_l+0x290>
 8016002:	f04f 0e00 	mov.w	lr, #0
 8016006:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 801600a:	2c09      	cmp	r4, #9
 801600c:	f240 8082 	bls.w	8016114 <_strtod_l+0x2ac>
 8016010:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8016014:	2400      	movs	r4, #0
 8016016:	e09d      	b.n	8016154 <_strtod_l+0x2ec>
 8016018:	2300      	movs	r3, #0
 801601a:	e7c5      	b.n	8015fa8 <_strtod_l+0x140>
 801601c:	2d08      	cmp	r5, #8
 801601e:	bfc8      	it	gt
 8016020:	9906      	ldrgt	r1, [sp, #24]
 8016022:	f100 0001 	add.w	r0, r0, #1
 8016026:	bfca      	itet	gt
 8016028:	fb02 3301 	mlagt	r3, r2, r1, r3
 801602c:	fb02 3909 	mlale	r9, r2, r9, r3
 8016030:	9306      	strgt	r3, [sp, #24]
 8016032:	3501      	adds	r5, #1
 8016034:	9011      	str	r0, [sp, #68]	@ 0x44
 8016036:	e7bf      	b.n	8015fb8 <_strtod_l+0x150>
 8016038:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801603a:	1c5a      	adds	r2, r3, #1
 801603c:	9211      	str	r2, [sp, #68]	@ 0x44
 801603e:	785a      	ldrb	r2, [r3, #1]
 8016040:	b3bd      	cbz	r5, 80160b2 <_strtod_l+0x24a>
 8016042:	4607      	mov	r7, r0
 8016044:	462b      	mov	r3, r5
 8016046:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801604a:	2909      	cmp	r1, #9
 801604c:	d912      	bls.n	8016074 <_strtod_l+0x20c>
 801604e:	2101      	movs	r1, #1
 8016050:	e7c3      	b.n	8015fda <_strtod_l+0x172>
 8016052:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8016054:	1c5a      	adds	r2, r3, #1
 8016056:	9211      	str	r2, [sp, #68]	@ 0x44
 8016058:	785a      	ldrb	r2, [r3, #1]
 801605a:	3001      	adds	r0, #1
 801605c:	2a30      	cmp	r2, #48	@ 0x30
 801605e:	d0f8      	beq.n	8016052 <_strtod_l+0x1ea>
 8016060:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8016064:	2b08      	cmp	r3, #8
 8016066:	f200 847a 	bhi.w	801695e <_strtod_l+0xaf6>
 801606a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801606c:	930a      	str	r3, [sp, #40]	@ 0x28
 801606e:	4607      	mov	r7, r0
 8016070:	2000      	movs	r0, #0
 8016072:	4603      	mov	r3, r0
 8016074:	3a30      	subs	r2, #48	@ 0x30
 8016076:	f100 0101 	add.w	r1, r0, #1
 801607a:	d014      	beq.n	80160a6 <_strtod_l+0x23e>
 801607c:	440f      	add	r7, r1
 801607e:	469c      	mov	ip, r3
 8016080:	f04f 0e0a 	mov.w	lr, #10
 8016084:	f10c 0401 	add.w	r4, ip, #1
 8016088:	1ae6      	subs	r6, r4, r3
 801608a:	42b1      	cmp	r1, r6
 801608c:	dc13      	bgt.n	80160b6 <_strtod_l+0x24e>
 801608e:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8016092:	1819      	adds	r1, r3, r0
 8016094:	2908      	cmp	r1, #8
 8016096:	f103 0301 	add.w	r3, r3, #1
 801609a:	4403      	add	r3, r0
 801609c:	dc19      	bgt.n	80160d2 <_strtod_l+0x26a>
 801609e:	210a      	movs	r1, #10
 80160a0:	fb01 2909 	mla	r9, r1, r9, r2
 80160a4:	2100      	movs	r1, #0
 80160a6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80160a8:	1c50      	adds	r0, r2, #1
 80160aa:	9011      	str	r0, [sp, #68]	@ 0x44
 80160ac:	7852      	ldrb	r2, [r2, #1]
 80160ae:	4608      	mov	r0, r1
 80160b0:	e7c9      	b.n	8016046 <_strtod_l+0x1de>
 80160b2:	4628      	mov	r0, r5
 80160b4:	e7d2      	b.n	801605c <_strtod_l+0x1f4>
 80160b6:	f1bc 0f08 	cmp.w	ip, #8
 80160ba:	dc03      	bgt.n	80160c4 <_strtod_l+0x25c>
 80160bc:	fb0e f909 	mul.w	r9, lr, r9
 80160c0:	46a4      	mov	ip, r4
 80160c2:	e7df      	b.n	8016084 <_strtod_l+0x21c>
 80160c4:	2c10      	cmp	r4, #16
 80160c6:	bfde      	ittt	le
 80160c8:	9e06      	ldrle	r6, [sp, #24]
 80160ca:	fb0e f606 	mulle.w	r6, lr, r6
 80160ce:	9606      	strle	r6, [sp, #24]
 80160d0:	e7f6      	b.n	80160c0 <_strtod_l+0x258>
 80160d2:	290f      	cmp	r1, #15
 80160d4:	bfdf      	itttt	le
 80160d6:	9806      	ldrle	r0, [sp, #24]
 80160d8:	210a      	movle	r1, #10
 80160da:	fb01 2200 	mlale	r2, r1, r0, r2
 80160de:	9206      	strle	r2, [sp, #24]
 80160e0:	e7e0      	b.n	80160a4 <_strtod_l+0x23c>
 80160e2:	2700      	movs	r7, #0
 80160e4:	2101      	movs	r1, #1
 80160e6:	e77d      	b.n	8015fe4 <_strtod_l+0x17c>
 80160e8:	f04f 0e00 	mov.w	lr, #0
 80160ec:	f108 0202 	add.w	r2, r8, #2
 80160f0:	9211      	str	r2, [sp, #68]	@ 0x44
 80160f2:	f898 2002 	ldrb.w	r2, [r8, #2]
 80160f6:	e786      	b.n	8016006 <_strtod_l+0x19e>
 80160f8:	f04f 0e01 	mov.w	lr, #1
 80160fc:	e7f6      	b.n	80160ec <_strtod_l+0x284>
 80160fe:	bf00      	nop
 8016100:	08019484 	.word	0x08019484
 8016104:	080192a2 	.word	0x080192a2
 8016108:	7ff00000 	.word	0x7ff00000
 801610c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801610e:	1c54      	adds	r4, r2, #1
 8016110:	9411      	str	r4, [sp, #68]	@ 0x44
 8016112:	7852      	ldrb	r2, [r2, #1]
 8016114:	2a30      	cmp	r2, #48	@ 0x30
 8016116:	d0f9      	beq.n	801610c <_strtod_l+0x2a4>
 8016118:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 801611c:	2c08      	cmp	r4, #8
 801611e:	f63f af79 	bhi.w	8016014 <_strtod_l+0x1ac>
 8016122:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 8016126:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8016128:	9209      	str	r2, [sp, #36]	@ 0x24
 801612a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801612c:	1c54      	adds	r4, r2, #1
 801612e:	9411      	str	r4, [sp, #68]	@ 0x44
 8016130:	7852      	ldrb	r2, [r2, #1]
 8016132:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 8016136:	2e09      	cmp	r6, #9
 8016138:	d937      	bls.n	80161aa <_strtod_l+0x342>
 801613a:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 801613c:	1ba4      	subs	r4, r4, r6
 801613e:	2c08      	cmp	r4, #8
 8016140:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 8016144:	dc02      	bgt.n	801614c <_strtod_l+0x2e4>
 8016146:	4564      	cmp	r4, ip
 8016148:	bfa8      	it	ge
 801614a:	4664      	movge	r4, ip
 801614c:	f1be 0f00 	cmp.w	lr, #0
 8016150:	d000      	beq.n	8016154 <_strtod_l+0x2ec>
 8016152:	4264      	negs	r4, r4
 8016154:	2b00      	cmp	r3, #0
 8016156:	d14d      	bne.n	80161f4 <_strtod_l+0x38c>
 8016158:	9b07      	ldr	r3, [sp, #28]
 801615a:	4318      	orrs	r0, r3
 801615c:	f47f aebf 	bne.w	8015ede <_strtod_l+0x76>
 8016160:	2900      	cmp	r1, #0
 8016162:	f47f aed8 	bne.w	8015f16 <_strtod_l+0xae>
 8016166:	2a69      	cmp	r2, #105	@ 0x69
 8016168:	d027      	beq.n	80161ba <_strtod_l+0x352>
 801616a:	dc24      	bgt.n	80161b6 <_strtod_l+0x34e>
 801616c:	2a49      	cmp	r2, #73	@ 0x49
 801616e:	d024      	beq.n	80161ba <_strtod_l+0x352>
 8016170:	2a4e      	cmp	r2, #78	@ 0x4e
 8016172:	f47f aed0 	bne.w	8015f16 <_strtod_l+0xae>
 8016176:	4997      	ldr	r1, [pc, #604]	@ (80163d4 <_strtod_l+0x56c>)
 8016178:	a811      	add	r0, sp, #68	@ 0x44
 801617a:	f001 fcb9 	bl	8017af0 <__match>
 801617e:	2800      	cmp	r0, #0
 8016180:	f43f aec9 	beq.w	8015f16 <_strtod_l+0xae>
 8016184:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8016186:	781b      	ldrb	r3, [r3, #0]
 8016188:	2b28      	cmp	r3, #40	@ 0x28
 801618a:	d12d      	bne.n	80161e8 <_strtod_l+0x380>
 801618c:	4992      	ldr	r1, [pc, #584]	@ (80163d8 <_strtod_l+0x570>)
 801618e:	aa14      	add	r2, sp, #80	@ 0x50
 8016190:	a811      	add	r0, sp, #68	@ 0x44
 8016192:	f001 fcc1 	bl	8017b18 <__hexnan>
 8016196:	2805      	cmp	r0, #5
 8016198:	d126      	bne.n	80161e8 <_strtod_l+0x380>
 801619a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801619c:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 80161a0:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80161a4:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80161a8:	e699      	b.n	8015ede <_strtod_l+0x76>
 80161aa:	240a      	movs	r4, #10
 80161ac:	fb04 2c0c 	mla	ip, r4, ip, r2
 80161b0:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 80161b4:	e7b9      	b.n	801612a <_strtod_l+0x2c2>
 80161b6:	2a6e      	cmp	r2, #110	@ 0x6e
 80161b8:	e7db      	b.n	8016172 <_strtod_l+0x30a>
 80161ba:	4988      	ldr	r1, [pc, #544]	@ (80163dc <_strtod_l+0x574>)
 80161bc:	a811      	add	r0, sp, #68	@ 0x44
 80161be:	f001 fc97 	bl	8017af0 <__match>
 80161c2:	2800      	cmp	r0, #0
 80161c4:	f43f aea7 	beq.w	8015f16 <_strtod_l+0xae>
 80161c8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80161ca:	4985      	ldr	r1, [pc, #532]	@ (80163e0 <_strtod_l+0x578>)
 80161cc:	3b01      	subs	r3, #1
 80161ce:	a811      	add	r0, sp, #68	@ 0x44
 80161d0:	9311      	str	r3, [sp, #68]	@ 0x44
 80161d2:	f001 fc8d 	bl	8017af0 <__match>
 80161d6:	b910      	cbnz	r0, 80161de <_strtod_l+0x376>
 80161d8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80161da:	3301      	adds	r3, #1
 80161dc:	9311      	str	r3, [sp, #68]	@ 0x44
 80161de:	f8df b214 	ldr.w	fp, [pc, #532]	@ 80163f4 <_strtod_l+0x58c>
 80161e2:	f04f 0a00 	mov.w	sl, #0
 80161e6:	e67a      	b.n	8015ede <_strtod_l+0x76>
 80161e8:	487e      	ldr	r0, [pc, #504]	@ (80163e4 <_strtod_l+0x57c>)
 80161ea:	f001 f9bd 	bl	8017568 <nan>
 80161ee:	ec5b ab10 	vmov	sl, fp, d0
 80161f2:	e674      	b.n	8015ede <_strtod_l+0x76>
 80161f4:	ee07 9a90 	vmov	s15, r9
 80161f8:	1be2      	subs	r2, r4, r7
 80161fa:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80161fe:	2d00      	cmp	r5, #0
 8016200:	bf08      	it	eq
 8016202:	461d      	moveq	r5, r3
 8016204:	2b10      	cmp	r3, #16
 8016206:	9209      	str	r2, [sp, #36]	@ 0x24
 8016208:	461a      	mov	r2, r3
 801620a:	bfa8      	it	ge
 801620c:	2210      	movge	r2, #16
 801620e:	2b09      	cmp	r3, #9
 8016210:	ec5b ab17 	vmov	sl, fp, d7
 8016214:	dc15      	bgt.n	8016242 <_strtod_l+0x3da>
 8016216:	1be1      	subs	r1, r4, r7
 8016218:	2900      	cmp	r1, #0
 801621a:	f43f ae60 	beq.w	8015ede <_strtod_l+0x76>
 801621e:	eba4 0107 	sub.w	r1, r4, r7
 8016222:	dd72      	ble.n	801630a <_strtod_l+0x4a2>
 8016224:	2916      	cmp	r1, #22
 8016226:	dc59      	bgt.n	80162dc <_strtod_l+0x474>
 8016228:	4b6f      	ldr	r3, [pc, #444]	@ (80163e8 <_strtod_l+0x580>)
 801622a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801622c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8016230:	ed93 7b00 	vldr	d7, [r3]
 8016234:	ec4b ab16 	vmov	d6, sl, fp
 8016238:	ee27 7b06 	vmul.f64	d7, d7, d6
 801623c:	ec5b ab17 	vmov	sl, fp, d7
 8016240:	e64d      	b.n	8015ede <_strtod_l+0x76>
 8016242:	4969      	ldr	r1, [pc, #420]	@ (80163e8 <_strtod_l+0x580>)
 8016244:	eddd 6a06 	vldr	s13, [sp, #24]
 8016248:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801624c:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 8016250:	2b0f      	cmp	r3, #15
 8016252:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8016256:	eea7 6b05 	vfma.f64	d6, d7, d5
 801625a:	ec5b ab16 	vmov	sl, fp, d6
 801625e:	ddda      	ble.n	8016216 <_strtod_l+0x3ae>
 8016260:	1a9a      	subs	r2, r3, r2
 8016262:	1be1      	subs	r1, r4, r7
 8016264:	440a      	add	r2, r1
 8016266:	2a00      	cmp	r2, #0
 8016268:	f340 8094 	ble.w	8016394 <_strtod_l+0x52c>
 801626c:	f012 000f 	ands.w	r0, r2, #15
 8016270:	d00a      	beq.n	8016288 <_strtod_l+0x420>
 8016272:	495d      	ldr	r1, [pc, #372]	@ (80163e8 <_strtod_l+0x580>)
 8016274:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8016278:	ed91 7b00 	vldr	d7, [r1]
 801627c:	ec4b ab16 	vmov	d6, sl, fp
 8016280:	ee27 7b06 	vmul.f64	d7, d7, d6
 8016284:	ec5b ab17 	vmov	sl, fp, d7
 8016288:	f032 020f 	bics.w	r2, r2, #15
 801628c:	d073      	beq.n	8016376 <_strtod_l+0x50e>
 801628e:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 8016292:	dd47      	ble.n	8016324 <_strtod_l+0x4bc>
 8016294:	2400      	movs	r4, #0
 8016296:	4625      	mov	r5, r4
 8016298:	9407      	str	r4, [sp, #28]
 801629a:	4626      	mov	r6, r4
 801629c:	9a05      	ldr	r2, [sp, #20]
 801629e:	f8df b154 	ldr.w	fp, [pc, #340]	@ 80163f4 <_strtod_l+0x58c>
 80162a2:	2322      	movs	r3, #34	@ 0x22
 80162a4:	6013      	str	r3, [r2, #0]
 80162a6:	f04f 0a00 	mov.w	sl, #0
 80162aa:	9b07      	ldr	r3, [sp, #28]
 80162ac:	2b00      	cmp	r3, #0
 80162ae:	f43f ae16 	beq.w	8015ede <_strtod_l+0x76>
 80162b2:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80162b4:	9805      	ldr	r0, [sp, #20]
 80162b6:	f7ff f955 	bl	8015564 <_Bfree>
 80162ba:	9805      	ldr	r0, [sp, #20]
 80162bc:	4631      	mov	r1, r6
 80162be:	f7ff f951 	bl	8015564 <_Bfree>
 80162c2:	9805      	ldr	r0, [sp, #20]
 80162c4:	4629      	mov	r1, r5
 80162c6:	f7ff f94d 	bl	8015564 <_Bfree>
 80162ca:	9907      	ldr	r1, [sp, #28]
 80162cc:	9805      	ldr	r0, [sp, #20]
 80162ce:	f7ff f949 	bl	8015564 <_Bfree>
 80162d2:	9805      	ldr	r0, [sp, #20]
 80162d4:	4621      	mov	r1, r4
 80162d6:	f7ff f945 	bl	8015564 <_Bfree>
 80162da:	e600      	b.n	8015ede <_strtod_l+0x76>
 80162dc:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 80162e0:	1be0      	subs	r0, r4, r7
 80162e2:	4281      	cmp	r1, r0
 80162e4:	dbbc      	blt.n	8016260 <_strtod_l+0x3f8>
 80162e6:	4a40      	ldr	r2, [pc, #256]	@ (80163e8 <_strtod_l+0x580>)
 80162e8:	f1c3 030f 	rsb	r3, r3, #15
 80162ec:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 80162f0:	ed91 7b00 	vldr	d7, [r1]
 80162f4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80162f6:	ec4b ab16 	vmov	d6, sl, fp
 80162fa:	1acb      	subs	r3, r1, r3
 80162fc:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8016300:	ee27 7b06 	vmul.f64	d7, d7, d6
 8016304:	ed92 6b00 	vldr	d6, [r2]
 8016308:	e796      	b.n	8016238 <_strtod_l+0x3d0>
 801630a:	3116      	adds	r1, #22
 801630c:	dba8      	blt.n	8016260 <_strtod_l+0x3f8>
 801630e:	4b36      	ldr	r3, [pc, #216]	@ (80163e8 <_strtod_l+0x580>)
 8016310:	1b3c      	subs	r4, r7, r4
 8016312:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8016316:	ed94 7b00 	vldr	d7, [r4]
 801631a:	ec4b ab16 	vmov	d6, sl, fp
 801631e:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8016322:	e78b      	b.n	801623c <_strtod_l+0x3d4>
 8016324:	2000      	movs	r0, #0
 8016326:	ec4b ab17 	vmov	d7, sl, fp
 801632a:	4e30      	ldr	r6, [pc, #192]	@ (80163ec <_strtod_l+0x584>)
 801632c:	1112      	asrs	r2, r2, #4
 801632e:	4601      	mov	r1, r0
 8016330:	2a01      	cmp	r2, #1
 8016332:	dc23      	bgt.n	801637c <_strtod_l+0x514>
 8016334:	b108      	cbz	r0, 801633a <_strtod_l+0x4d2>
 8016336:	ec5b ab17 	vmov	sl, fp, d7
 801633a:	4a2c      	ldr	r2, [pc, #176]	@ (80163ec <_strtod_l+0x584>)
 801633c:	482c      	ldr	r0, [pc, #176]	@ (80163f0 <_strtod_l+0x588>)
 801633e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8016342:	ed92 7b00 	vldr	d7, [r2]
 8016346:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801634a:	ec4b ab16 	vmov	d6, sl, fp
 801634e:	4a29      	ldr	r2, [pc, #164]	@ (80163f4 <_strtod_l+0x58c>)
 8016350:	ee27 7b06 	vmul.f64	d7, d7, d6
 8016354:	ee17 1a90 	vmov	r1, s15
 8016358:	400a      	ands	r2, r1
 801635a:	4282      	cmp	r2, r0
 801635c:	ec5b ab17 	vmov	sl, fp, d7
 8016360:	d898      	bhi.n	8016294 <_strtod_l+0x42c>
 8016362:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 8016366:	4282      	cmp	r2, r0
 8016368:	bf86      	itte	hi
 801636a:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 80163f8 <_strtod_l+0x590>
 801636e:	f04f 3aff 	movhi.w	sl, #4294967295
 8016372:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 8016376:	2200      	movs	r2, #0
 8016378:	9206      	str	r2, [sp, #24]
 801637a:	e076      	b.n	801646a <_strtod_l+0x602>
 801637c:	f012 0f01 	tst.w	r2, #1
 8016380:	d004      	beq.n	801638c <_strtod_l+0x524>
 8016382:	ed96 6b00 	vldr	d6, [r6]
 8016386:	2001      	movs	r0, #1
 8016388:	ee27 7b06 	vmul.f64	d7, d7, d6
 801638c:	3101      	adds	r1, #1
 801638e:	1052      	asrs	r2, r2, #1
 8016390:	3608      	adds	r6, #8
 8016392:	e7cd      	b.n	8016330 <_strtod_l+0x4c8>
 8016394:	d0ef      	beq.n	8016376 <_strtod_l+0x50e>
 8016396:	4252      	negs	r2, r2
 8016398:	f012 000f 	ands.w	r0, r2, #15
 801639c:	d00a      	beq.n	80163b4 <_strtod_l+0x54c>
 801639e:	4912      	ldr	r1, [pc, #72]	@ (80163e8 <_strtod_l+0x580>)
 80163a0:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80163a4:	ed91 7b00 	vldr	d7, [r1]
 80163a8:	ec4b ab16 	vmov	d6, sl, fp
 80163ac:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80163b0:	ec5b ab17 	vmov	sl, fp, d7
 80163b4:	1112      	asrs	r2, r2, #4
 80163b6:	d0de      	beq.n	8016376 <_strtod_l+0x50e>
 80163b8:	2a1f      	cmp	r2, #31
 80163ba:	dd1f      	ble.n	80163fc <_strtod_l+0x594>
 80163bc:	2400      	movs	r4, #0
 80163be:	4625      	mov	r5, r4
 80163c0:	9407      	str	r4, [sp, #28]
 80163c2:	4626      	mov	r6, r4
 80163c4:	9a05      	ldr	r2, [sp, #20]
 80163c6:	2322      	movs	r3, #34	@ 0x22
 80163c8:	f04f 0a00 	mov.w	sl, #0
 80163cc:	f04f 0b00 	mov.w	fp, #0
 80163d0:	6013      	str	r3, [r2, #0]
 80163d2:	e76a      	b.n	80162aa <_strtod_l+0x442>
 80163d4:	08019192 	.word	0x08019192
 80163d8:	08019470 	.word	0x08019470
 80163dc:	0801918a 	.word	0x0801918a
 80163e0:	080191bf 	.word	0x080191bf
 80163e4:	08019313 	.word	0x08019313
 80163e8:	080193a8 	.word	0x080193a8
 80163ec:	08019380 	.word	0x08019380
 80163f0:	7ca00000 	.word	0x7ca00000
 80163f4:	7ff00000 	.word	0x7ff00000
 80163f8:	7fefffff 	.word	0x7fefffff
 80163fc:	f012 0110 	ands.w	r1, r2, #16
 8016400:	bf18      	it	ne
 8016402:	216a      	movne	r1, #106	@ 0x6a
 8016404:	9106      	str	r1, [sp, #24]
 8016406:	ec4b ab17 	vmov	d7, sl, fp
 801640a:	49af      	ldr	r1, [pc, #700]	@ (80166c8 <_strtod_l+0x860>)
 801640c:	2000      	movs	r0, #0
 801640e:	07d6      	lsls	r6, r2, #31
 8016410:	d504      	bpl.n	801641c <_strtod_l+0x5b4>
 8016412:	ed91 6b00 	vldr	d6, [r1]
 8016416:	2001      	movs	r0, #1
 8016418:	ee27 7b06 	vmul.f64	d7, d7, d6
 801641c:	1052      	asrs	r2, r2, #1
 801641e:	f101 0108 	add.w	r1, r1, #8
 8016422:	d1f4      	bne.n	801640e <_strtod_l+0x5a6>
 8016424:	b108      	cbz	r0, 801642a <_strtod_l+0x5c2>
 8016426:	ec5b ab17 	vmov	sl, fp, d7
 801642a:	9a06      	ldr	r2, [sp, #24]
 801642c:	b1b2      	cbz	r2, 801645c <_strtod_l+0x5f4>
 801642e:	f3cb 510a 	ubfx	r1, fp, #20, #11
 8016432:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 8016436:	2a00      	cmp	r2, #0
 8016438:	4658      	mov	r0, fp
 801643a:	dd0f      	ble.n	801645c <_strtod_l+0x5f4>
 801643c:	2a1f      	cmp	r2, #31
 801643e:	dd55      	ble.n	80164ec <_strtod_l+0x684>
 8016440:	2a34      	cmp	r2, #52	@ 0x34
 8016442:	bfde      	ittt	le
 8016444:	f04f 32ff 	movle.w	r2, #4294967295
 8016448:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 801644c:	408a      	lslle	r2, r1
 801644e:	f04f 0a00 	mov.w	sl, #0
 8016452:	bfcc      	ite	gt
 8016454:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8016458:	ea02 0b00 	andle.w	fp, r2, r0
 801645c:	ec4b ab17 	vmov	d7, sl, fp
 8016460:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8016464:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016468:	d0a8      	beq.n	80163bc <_strtod_l+0x554>
 801646a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801646c:	9805      	ldr	r0, [sp, #20]
 801646e:	f8cd 9000 	str.w	r9, [sp]
 8016472:	462a      	mov	r2, r5
 8016474:	f7ff f8de 	bl	8015634 <__s2b>
 8016478:	9007      	str	r0, [sp, #28]
 801647a:	2800      	cmp	r0, #0
 801647c:	f43f af0a 	beq.w	8016294 <_strtod_l+0x42c>
 8016480:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016482:	1b3f      	subs	r7, r7, r4
 8016484:	2b00      	cmp	r3, #0
 8016486:	bfb4      	ite	lt
 8016488:	463b      	movlt	r3, r7
 801648a:	2300      	movge	r3, #0
 801648c:	930a      	str	r3, [sp, #40]	@ 0x28
 801648e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016490:	ed9f bb89 	vldr	d11, [pc, #548]	@ 80166b8 <_strtod_l+0x850>
 8016494:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8016498:	2400      	movs	r4, #0
 801649a:	930d      	str	r3, [sp, #52]	@ 0x34
 801649c:	4625      	mov	r5, r4
 801649e:	9b07      	ldr	r3, [sp, #28]
 80164a0:	9805      	ldr	r0, [sp, #20]
 80164a2:	6859      	ldr	r1, [r3, #4]
 80164a4:	f7ff f81e 	bl	80154e4 <_Balloc>
 80164a8:	4606      	mov	r6, r0
 80164aa:	2800      	cmp	r0, #0
 80164ac:	f43f aef6 	beq.w	801629c <_strtod_l+0x434>
 80164b0:	9b07      	ldr	r3, [sp, #28]
 80164b2:	691a      	ldr	r2, [r3, #16]
 80164b4:	ec4b ab19 	vmov	d9, sl, fp
 80164b8:	3202      	adds	r2, #2
 80164ba:	f103 010c 	add.w	r1, r3, #12
 80164be:	0092      	lsls	r2, r2, #2
 80164c0:	300c      	adds	r0, #12
 80164c2:	f001 f843 	bl	801754c <memcpy>
 80164c6:	eeb0 0b49 	vmov.f64	d0, d9
 80164ca:	9805      	ldr	r0, [sp, #20]
 80164cc:	aa14      	add	r2, sp, #80	@ 0x50
 80164ce:	a913      	add	r1, sp, #76	@ 0x4c
 80164d0:	f7ff fbe4 	bl	8015c9c <__d2b>
 80164d4:	9012      	str	r0, [sp, #72]	@ 0x48
 80164d6:	2800      	cmp	r0, #0
 80164d8:	f43f aee0 	beq.w	801629c <_strtod_l+0x434>
 80164dc:	9805      	ldr	r0, [sp, #20]
 80164de:	2101      	movs	r1, #1
 80164e0:	f7ff f93e 	bl	8015760 <__i2b>
 80164e4:	4605      	mov	r5, r0
 80164e6:	b940      	cbnz	r0, 80164fa <_strtod_l+0x692>
 80164e8:	2500      	movs	r5, #0
 80164ea:	e6d7      	b.n	801629c <_strtod_l+0x434>
 80164ec:	f04f 31ff 	mov.w	r1, #4294967295
 80164f0:	fa01 f202 	lsl.w	r2, r1, r2
 80164f4:	ea02 0a0a 	and.w	sl, r2, sl
 80164f8:	e7b0      	b.n	801645c <_strtod_l+0x5f4>
 80164fa:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 80164fc:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80164fe:	2f00      	cmp	r7, #0
 8016500:	bfab      	itete	ge
 8016502:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 8016504:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 8016506:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 801650a:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 801650e:	bfac      	ite	ge
 8016510:	eb07 0903 	addge.w	r9, r7, r3
 8016514:	eba3 0807 	sublt.w	r8, r3, r7
 8016518:	9b06      	ldr	r3, [sp, #24]
 801651a:	1aff      	subs	r7, r7, r3
 801651c:	4417      	add	r7, r2
 801651e:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 8016522:	4a6a      	ldr	r2, [pc, #424]	@ (80166cc <_strtod_l+0x864>)
 8016524:	3f01      	subs	r7, #1
 8016526:	4297      	cmp	r7, r2
 8016528:	da51      	bge.n	80165ce <_strtod_l+0x766>
 801652a:	1bd1      	subs	r1, r2, r7
 801652c:	291f      	cmp	r1, #31
 801652e:	eba3 0301 	sub.w	r3, r3, r1
 8016532:	f04f 0201 	mov.w	r2, #1
 8016536:	dc3e      	bgt.n	80165b6 <_strtod_l+0x74e>
 8016538:	408a      	lsls	r2, r1
 801653a:	920c      	str	r2, [sp, #48]	@ 0x30
 801653c:	2200      	movs	r2, #0
 801653e:	920b      	str	r2, [sp, #44]	@ 0x2c
 8016540:	eb09 0703 	add.w	r7, r9, r3
 8016544:	4498      	add	r8, r3
 8016546:	9b06      	ldr	r3, [sp, #24]
 8016548:	45b9      	cmp	r9, r7
 801654a:	4498      	add	r8, r3
 801654c:	464b      	mov	r3, r9
 801654e:	bfa8      	it	ge
 8016550:	463b      	movge	r3, r7
 8016552:	4543      	cmp	r3, r8
 8016554:	bfa8      	it	ge
 8016556:	4643      	movge	r3, r8
 8016558:	2b00      	cmp	r3, #0
 801655a:	bfc2      	ittt	gt
 801655c:	1aff      	subgt	r7, r7, r3
 801655e:	eba8 0803 	subgt.w	r8, r8, r3
 8016562:	eba9 0903 	subgt.w	r9, r9, r3
 8016566:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016568:	2b00      	cmp	r3, #0
 801656a:	dd16      	ble.n	801659a <_strtod_l+0x732>
 801656c:	4629      	mov	r1, r5
 801656e:	9805      	ldr	r0, [sp, #20]
 8016570:	461a      	mov	r2, r3
 8016572:	f7ff f9ad 	bl	80158d0 <__pow5mult>
 8016576:	4605      	mov	r5, r0
 8016578:	2800      	cmp	r0, #0
 801657a:	d0b5      	beq.n	80164e8 <_strtod_l+0x680>
 801657c:	4601      	mov	r1, r0
 801657e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8016580:	9805      	ldr	r0, [sp, #20]
 8016582:	f7ff f903 	bl	801578c <__multiply>
 8016586:	900f      	str	r0, [sp, #60]	@ 0x3c
 8016588:	2800      	cmp	r0, #0
 801658a:	f43f ae87 	beq.w	801629c <_strtod_l+0x434>
 801658e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8016590:	9805      	ldr	r0, [sp, #20]
 8016592:	f7fe ffe7 	bl	8015564 <_Bfree>
 8016596:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016598:	9312      	str	r3, [sp, #72]	@ 0x48
 801659a:	2f00      	cmp	r7, #0
 801659c:	dc1b      	bgt.n	80165d6 <_strtod_l+0x76e>
 801659e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80165a0:	2b00      	cmp	r3, #0
 80165a2:	dd21      	ble.n	80165e8 <_strtod_l+0x780>
 80165a4:	4631      	mov	r1, r6
 80165a6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80165a8:	9805      	ldr	r0, [sp, #20]
 80165aa:	f7ff f991 	bl	80158d0 <__pow5mult>
 80165ae:	4606      	mov	r6, r0
 80165b0:	b9d0      	cbnz	r0, 80165e8 <_strtod_l+0x780>
 80165b2:	2600      	movs	r6, #0
 80165b4:	e672      	b.n	801629c <_strtod_l+0x434>
 80165b6:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 80165ba:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 80165be:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 80165c2:	37e2      	adds	r7, #226	@ 0xe2
 80165c4:	fa02 f107 	lsl.w	r1, r2, r7
 80165c8:	910b      	str	r1, [sp, #44]	@ 0x2c
 80165ca:	920c      	str	r2, [sp, #48]	@ 0x30
 80165cc:	e7b8      	b.n	8016540 <_strtod_l+0x6d8>
 80165ce:	2200      	movs	r2, #0
 80165d0:	920b      	str	r2, [sp, #44]	@ 0x2c
 80165d2:	2201      	movs	r2, #1
 80165d4:	e7f9      	b.n	80165ca <_strtod_l+0x762>
 80165d6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80165d8:	9805      	ldr	r0, [sp, #20]
 80165da:	463a      	mov	r2, r7
 80165dc:	f7ff f9d2 	bl	8015984 <__lshift>
 80165e0:	9012      	str	r0, [sp, #72]	@ 0x48
 80165e2:	2800      	cmp	r0, #0
 80165e4:	d1db      	bne.n	801659e <_strtod_l+0x736>
 80165e6:	e659      	b.n	801629c <_strtod_l+0x434>
 80165e8:	f1b8 0f00 	cmp.w	r8, #0
 80165ec:	dd07      	ble.n	80165fe <_strtod_l+0x796>
 80165ee:	4631      	mov	r1, r6
 80165f0:	9805      	ldr	r0, [sp, #20]
 80165f2:	4642      	mov	r2, r8
 80165f4:	f7ff f9c6 	bl	8015984 <__lshift>
 80165f8:	4606      	mov	r6, r0
 80165fa:	2800      	cmp	r0, #0
 80165fc:	d0d9      	beq.n	80165b2 <_strtod_l+0x74a>
 80165fe:	f1b9 0f00 	cmp.w	r9, #0
 8016602:	dd08      	ble.n	8016616 <_strtod_l+0x7ae>
 8016604:	4629      	mov	r1, r5
 8016606:	9805      	ldr	r0, [sp, #20]
 8016608:	464a      	mov	r2, r9
 801660a:	f7ff f9bb 	bl	8015984 <__lshift>
 801660e:	4605      	mov	r5, r0
 8016610:	2800      	cmp	r0, #0
 8016612:	f43f ae43 	beq.w	801629c <_strtod_l+0x434>
 8016616:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8016618:	9805      	ldr	r0, [sp, #20]
 801661a:	4632      	mov	r2, r6
 801661c:	f7ff fa3a 	bl	8015a94 <__mdiff>
 8016620:	4604      	mov	r4, r0
 8016622:	2800      	cmp	r0, #0
 8016624:	f43f ae3a 	beq.w	801629c <_strtod_l+0x434>
 8016628:	2300      	movs	r3, #0
 801662a:	f8d0 800c 	ldr.w	r8, [r0, #12]
 801662e:	60c3      	str	r3, [r0, #12]
 8016630:	4629      	mov	r1, r5
 8016632:	f7ff fa13 	bl	8015a5c <__mcmp>
 8016636:	2800      	cmp	r0, #0
 8016638:	da4c      	bge.n	80166d4 <_strtod_l+0x86c>
 801663a:	ea58 080a 	orrs.w	r8, r8, sl
 801663e:	d172      	bne.n	8016726 <_strtod_l+0x8be>
 8016640:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016644:	2b00      	cmp	r3, #0
 8016646:	d16e      	bne.n	8016726 <_strtod_l+0x8be>
 8016648:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801664c:	0d1b      	lsrs	r3, r3, #20
 801664e:	051b      	lsls	r3, r3, #20
 8016650:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8016654:	d967      	bls.n	8016726 <_strtod_l+0x8be>
 8016656:	6963      	ldr	r3, [r4, #20]
 8016658:	b913      	cbnz	r3, 8016660 <_strtod_l+0x7f8>
 801665a:	6923      	ldr	r3, [r4, #16]
 801665c:	2b01      	cmp	r3, #1
 801665e:	dd62      	ble.n	8016726 <_strtod_l+0x8be>
 8016660:	4621      	mov	r1, r4
 8016662:	2201      	movs	r2, #1
 8016664:	9805      	ldr	r0, [sp, #20]
 8016666:	f7ff f98d 	bl	8015984 <__lshift>
 801666a:	4629      	mov	r1, r5
 801666c:	4604      	mov	r4, r0
 801666e:	f7ff f9f5 	bl	8015a5c <__mcmp>
 8016672:	2800      	cmp	r0, #0
 8016674:	dd57      	ble.n	8016726 <_strtod_l+0x8be>
 8016676:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801667a:	9a06      	ldr	r2, [sp, #24]
 801667c:	0d1b      	lsrs	r3, r3, #20
 801667e:	051b      	lsls	r3, r3, #20
 8016680:	2a00      	cmp	r2, #0
 8016682:	d06e      	beq.n	8016762 <_strtod_l+0x8fa>
 8016684:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8016688:	d86b      	bhi.n	8016762 <_strtod_l+0x8fa>
 801668a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 801668e:	f67f ae99 	bls.w	80163c4 <_strtod_l+0x55c>
 8016692:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 80166c0 <_strtod_l+0x858>
 8016696:	ec4b ab16 	vmov	d6, sl, fp
 801669a:	4b0d      	ldr	r3, [pc, #52]	@ (80166d0 <_strtod_l+0x868>)
 801669c:	ee26 7b07 	vmul.f64	d7, d6, d7
 80166a0:	ee17 2a90 	vmov	r2, s15
 80166a4:	4013      	ands	r3, r2
 80166a6:	ec5b ab17 	vmov	sl, fp, d7
 80166aa:	2b00      	cmp	r3, #0
 80166ac:	f47f ae01 	bne.w	80162b2 <_strtod_l+0x44a>
 80166b0:	9a05      	ldr	r2, [sp, #20]
 80166b2:	2322      	movs	r3, #34	@ 0x22
 80166b4:	6013      	str	r3, [r2, #0]
 80166b6:	e5fc      	b.n	80162b2 <_strtod_l+0x44a>
 80166b8:	ffc00000 	.word	0xffc00000
 80166bc:	41dfffff 	.word	0x41dfffff
 80166c0:	00000000 	.word	0x00000000
 80166c4:	39500000 	.word	0x39500000
 80166c8:	08019498 	.word	0x08019498
 80166cc:	fffffc02 	.word	0xfffffc02
 80166d0:	7ff00000 	.word	0x7ff00000
 80166d4:	46d9      	mov	r9, fp
 80166d6:	d15d      	bne.n	8016794 <_strtod_l+0x92c>
 80166d8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80166dc:	f1b8 0f00 	cmp.w	r8, #0
 80166e0:	d02a      	beq.n	8016738 <_strtod_l+0x8d0>
 80166e2:	4aa9      	ldr	r2, [pc, #676]	@ (8016988 <_strtod_l+0xb20>)
 80166e4:	4293      	cmp	r3, r2
 80166e6:	d12a      	bne.n	801673e <_strtod_l+0x8d6>
 80166e8:	9b06      	ldr	r3, [sp, #24]
 80166ea:	4652      	mov	r2, sl
 80166ec:	b1fb      	cbz	r3, 801672e <_strtod_l+0x8c6>
 80166ee:	4ba7      	ldr	r3, [pc, #668]	@ (801698c <_strtod_l+0xb24>)
 80166f0:	ea0b 0303 	and.w	r3, fp, r3
 80166f4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80166f8:	f04f 31ff 	mov.w	r1, #4294967295
 80166fc:	d81a      	bhi.n	8016734 <_strtod_l+0x8cc>
 80166fe:	0d1b      	lsrs	r3, r3, #20
 8016700:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8016704:	fa01 f303 	lsl.w	r3, r1, r3
 8016708:	429a      	cmp	r2, r3
 801670a:	d118      	bne.n	801673e <_strtod_l+0x8d6>
 801670c:	4ba0      	ldr	r3, [pc, #640]	@ (8016990 <_strtod_l+0xb28>)
 801670e:	4599      	cmp	r9, r3
 8016710:	d102      	bne.n	8016718 <_strtod_l+0x8b0>
 8016712:	3201      	adds	r2, #1
 8016714:	f43f adc2 	beq.w	801629c <_strtod_l+0x434>
 8016718:	4b9c      	ldr	r3, [pc, #624]	@ (801698c <_strtod_l+0xb24>)
 801671a:	ea09 0303 	and.w	r3, r9, r3
 801671e:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 8016722:	f04f 0a00 	mov.w	sl, #0
 8016726:	9b06      	ldr	r3, [sp, #24]
 8016728:	2b00      	cmp	r3, #0
 801672a:	d1b2      	bne.n	8016692 <_strtod_l+0x82a>
 801672c:	e5c1      	b.n	80162b2 <_strtod_l+0x44a>
 801672e:	f04f 33ff 	mov.w	r3, #4294967295
 8016732:	e7e9      	b.n	8016708 <_strtod_l+0x8a0>
 8016734:	460b      	mov	r3, r1
 8016736:	e7e7      	b.n	8016708 <_strtod_l+0x8a0>
 8016738:	ea53 030a 	orrs.w	r3, r3, sl
 801673c:	d09b      	beq.n	8016676 <_strtod_l+0x80e>
 801673e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016740:	b1c3      	cbz	r3, 8016774 <_strtod_l+0x90c>
 8016742:	ea13 0f09 	tst.w	r3, r9
 8016746:	d0ee      	beq.n	8016726 <_strtod_l+0x8be>
 8016748:	9a06      	ldr	r2, [sp, #24]
 801674a:	4650      	mov	r0, sl
 801674c:	4659      	mov	r1, fp
 801674e:	f1b8 0f00 	cmp.w	r8, #0
 8016752:	d013      	beq.n	801677c <_strtod_l+0x914>
 8016754:	f7ff fb6d 	bl	8015e32 <sulp>
 8016758:	ee39 7b00 	vadd.f64	d7, d9, d0
 801675c:	ec5b ab17 	vmov	sl, fp, d7
 8016760:	e7e1      	b.n	8016726 <_strtod_l+0x8be>
 8016762:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8016766:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801676a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801676e:	f04f 3aff 	mov.w	sl, #4294967295
 8016772:	e7d8      	b.n	8016726 <_strtod_l+0x8be>
 8016774:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8016776:	ea13 0f0a 	tst.w	r3, sl
 801677a:	e7e4      	b.n	8016746 <_strtod_l+0x8de>
 801677c:	f7ff fb59 	bl	8015e32 <sulp>
 8016780:	ee39 0b40 	vsub.f64	d0, d9, d0
 8016784:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8016788:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801678c:	ec5b ab10 	vmov	sl, fp, d0
 8016790:	d1c9      	bne.n	8016726 <_strtod_l+0x8be>
 8016792:	e617      	b.n	80163c4 <_strtod_l+0x55c>
 8016794:	4629      	mov	r1, r5
 8016796:	4620      	mov	r0, r4
 8016798:	f7ff fad8 	bl	8015d4c <__ratio>
 801679c:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 80167a0:	eeb4 0bc7 	vcmpe.f64	d0, d7
 80167a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80167a8:	d85d      	bhi.n	8016866 <_strtod_l+0x9fe>
 80167aa:	f1b8 0f00 	cmp.w	r8, #0
 80167ae:	d164      	bne.n	801687a <_strtod_l+0xa12>
 80167b0:	f1ba 0f00 	cmp.w	sl, #0
 80167b4:	d14b      	bne.n	801684e <_strtod_l+0x9e6>
 80167b6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80167ba:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 80167be:	2b00      	cmp	r3, #0
 80167c0:	d160      	bne.n	8016884 <_strtod_l+0xa1c>
 80167c2:	eeb4 0bc8 	vcmpe.f64	d0, d8
 80167c6:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 80167ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80167ce:	d401      	bmi.n	80167d4 <_strtod_l+0x96c>
 80167d0:	ee20 8b08 	vmul.f64	d8, d0, d8
 80167d4:	eeb1 ab48 	vneg.f64	d10, d8
 80167d8:	486c      	ldr	r0, [pc, #432]	@ (801698c <_strtod_l+0xb24>)
 80167da:	496e      	ldr	r1, [pc, #440]	@ (8016994 <_strtod_l+0xb2c>)
 80167dc:	ea09 0700 	and.w	r7, r9, r0
 80167e0:	428f      	cmp	r7, r1
 80167e2:	ec53 2b1a 	vmov	r2, r3, d10
 80167e6:	d17d      	bne.n	80168e4 <_strtod_l+0xa7c>
 80167e8:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 80167ec:	ec4b ab1c 	vmov	d12, sl, fp
 80167f0:	eeb0 0b4c 	vmov.f64	d0, d12
 80167f4:	f7ff f9e2 	bl	8015bbc <__ulp>
 80167f8:	4864      	ldr	r0, [pc, #400]	@ (801698c <_strtod_l+0xb24>)
 80167fa:	eea0 cb0a 	vfma.f64	d12, d0, d10
 80167fe:	ee1c 3a90 	vmov	r3, s25
 8016802:	4a65      	ldr	r2, [pc, #404]	@ (8016998 <_strtod_l+0xb30>)
 8016804:	ea03 0100 	and.w	r1, r3, r0
 8016808:	4291      	cmp	r1, r2
 801680a:	ec5b ab1c 	vmov	sl, fp, d12
 801680e:	d93c      	bls.n	801688a <_strtod_l+0xa22>
 8016810:	ee19 2a90 	vmov	r2, s19
 8016814:	4b5e      	ldr	r3, [pc, #376]	@ (8016990 <_strtod_l+0xb28>)
 8016816:	429a      	cmp	r2, r3
 8016818:	d104      	bne.n	8016824 <_strtod_l+0x9bc>
 801681a:	ee19 3a10 	vmov	r3, s18
 801681e:	3301      	adds	r3, #1
 8016820:	f43f ad3c 	beq.w	801629c <_strtod_l+0x434>
 8016824:	f8df b168 	ldr.w	fp, [pc, #360]	@ 8016990 <_strtod_l+0xb28>
 8016828:	f04f 3aff 	mov.w	sl, #4294967295
 801682c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801682e:	9805      	ldr	r0, [sp, #20]
 8016830:	f7fe fe98 	bl	8015564 <_Bfree>
 8016834:	9805      	ldr	r0, [sp, #20]
 8016836:	4631      	mov	r1, r6
 8016838:	f7fe fe94 	bl	8015564 <_Bfree>
 801683c:	9805      	ldr	r0, [sp, #20]
 801683e:	4629      	mov	r1, r5
 8016840:	f7fe fe90 	bl	8015564 <_Bfree>
 8016844:	9805      	ldr	r0, [sp, #20]
 8016846:	4621      	mov	r1, r4
 8016848:	f7fe fe8c 	bl	8015564 <_Bfree>
 801684c:	e627      	b.n	801649e <_strtod_l+0x636>
 801684e:	f1ba 0f01 	cmp.w	sl, #1
 8016852:	d103      	bne.n	801685c <_strtod_l+0x9f4>
 8016854:	f1bb 0f00 	cmp.w	fp, #0
 8016858:	f43f adb4 	beq.w	80163c4 <_strtod_l+0x55c>
 801685c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8016860:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8016864:	e7b8      	b.n	80167d8 <_strtod_l+0x970>
 8016866:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 801686a:	ee20 8b08 	vmul.f64	d8, d0, d8
 801686e:	f1b8 0f00 	cmp.w	r8, #0
 8016872:	d0af      	beq.n	80167d4 <_strtod_l+0x96c>
 8016874:	eeb0 ab48 	vmov.f64	d10, d8
 8016878:	e7ae      	b.n	80167d8 <_strtod_l+0x970>
 801687a:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 801687e:	eeb0 8b4a 	vmov.f64	d8, d10
 8016882:	e7a9      	b.n	80167d8 <_strtod_l+0x970>
 8016884:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8016888:	e7a6      	b.n	80167d8 <_strtod_l+0x970>
 801688a:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801688e:	9b06      	ldr	r3, [sp, #24]
 8016890:	46d9      	mov	r9, fp
 8016892:	2b00      	cmp	r3, #0
 8016894:	d1ca      	bne.n	801682c <_strtod_l+0x9c4>
 8016896:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801689a:	0d1b      	lsrs	r3, r3, #20
 801689c:	051b      	lsls	r3, r3, #20
 801689e:	429f      	cmp	r7, r3
 80168a0:	d1c4      	bne.n	801682c <_strtod_l+0x9c4>
 80168a2:	ec51 0b18 	vmov	r0, r1, d8
 80168a6:	f7e9 ff57 	bl	8000758 <__aeabi_d2lz>
 80168aa:	f7e9 ff0f 	bl	80006cc <__aeabi_l2d>
 80168ae:	f3cb 0913 	ubfx	r9, fp, #0, #20
 80168b2:	ec41 0b17 	vmov	d7, r0, r1
 80168b6:	ea49 090a 	orr.w	r9, r9, sl
 80168ba:	ea59 0908 	orrs.w	r9, r9, r8
 80168be:	ee38 8b47 	vsub.f64	d8, d8, d7
 80168c2:	d03c      	beq.n	801693e <_strtod_l+0xad6>
 80168c4:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8016970 <_strtod_l+0xb08>
 80168c8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80168cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80168d0:	f53f acef 	bmi.w	80162b2 <_strtod_l+0x44a>
 80168d4:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 8016978 <_strtod_l+0xb10>
 80168d8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80168dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80168e0:	dda4      	ble.n	801682c <_strtod_l+0x9c4>
 80168e2:	e4e6      	b.n	80162b2 <_strtod_l+0x44a>
 80168e4:	9906      	ldr	r1, [sp, #24]
 80168e6:	b1e1      	cbz	r1, 8016922 <_strtod_l+0xaba>
 80168e8:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 80168ec:	d819      	bhi.n	8016922 <_strtod_l+0xaba>
 80168ee:	eeb4 8bcb 	vcmpe.f64	d8, d11
 80168f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80168f6:	d811      	bhi.n	801691c <_strtod_l+0xab4>
 80168f8:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 80168fc:	ee18 3a10 	vmov	r3, s16
 8016900:	2b01      	cmp	r3, #1
 8016902:	bf38      	it	cc
 8016904:	2301      	movcc	r3, #1
 8016906:	ee08 3a10 	vmov	s16, r3
 801690a:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 801690e:	f1b8 0f00 	cmp.w	r8, #0
 8016912:	d111      	bne.n	8016938 <_strtod_l+0xad0>
 8016914:	eeb1 7b48 	vneg.f64	d7, d8
 8016918:	ec53 2b17 	vmov	r2, r3, d7
 801691c:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 8016920:	1bcb      	subs	r3, r1, r7
 8016922:	eeb0 0b49 	vmov.f64	d0, d9
 8016926:	ec43 2b1a 	vmov	d10, r2, r3
 801692a:	f7ff f947 	bl	8015bbc <__ulp>
 801692e:	eeaa 9b00 	vfma.f64	d9, d10, d0
 8016932:	ec5b ab19 	vmov	sl, fp, d9
 8016936:	e7aa      	b.n	801688e <_strtod_l+0xa26>
 8016938:	eeb0 7b48 	vmov.f64	d7, d8
 801693c:	e7ec      	b.n	8016918 <_strtod_l+0xab0>
 801693e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8016980 <_strtod_l+0xb18>
 8016942:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8016946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801694a:	f57f af6f 	bpl.w	801682c <_strtod_l+0x9c4>
 801694e:	e4b0      	b.n	80162b2 <_strtod_l+0x44a>
 8016950:	2300      	movs	r3, #0
 8016952:	9308      	str	r3, [sp, #32]
 8016954:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8016956:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8016958:	6013      	str	r3, [r2, #0]
 801695a:	f7ff bac4 	b.w	8015ee6 <_strtod_l+0x7e>
 801695e:	2a65      	cmp	r2, #101	@ 0x65
 8016960:	f43f abbf 	beq.w	80160e2 <_strtod_l+0x27a>
 8016964:	2a45      	cmp	r2, #69	@ 0x45
 8016966:	f43f abbc 	beq.w	80160e2 <_strtod_l+0x27a>
 801696a:	2101      	movs	r1, #1
 801696c:	f7ff bbf4 	b.w	8016158 <_strtod_l+0x2f0>
 8016970:	94a03595 	.word	0x94a03595
 8016974:	3fdfffff 	.word	0x3fdfffff
 8016978:	35afe535 	.word	0x35afe535
 801697c:	3fe00000 	.word	0x3fe00000
 8016980:	94a03595 	.word	0x94a03595
 8016984:	3fcfffff 	.word	0x3fcfffff
 8016988:	000fffff 	.word	0x000fffff
 801698c:	7ff00000 	.word	0x7ff00000
 8016990:	7fefffff 	.word	0x7fefffff
 8016994:	7fe00000 	.word	0x7fe00000
 8016998:	7c9fffff 	.word	0x7c9fffff

0801699c <_strtod_r>:
 801699c:	4b01      	ldr	r3, [pc, #4]	@ (80169a4 <_strtod_r+0x8>)
 801699e:	f7ff ba63 	b.w	8015e68 <_strtod_l>
 80169a2:	bf00      	nop
 80169a4:	240001e4 	.word	0x240001e4

080169a8 <__ssputs_r>:
 80169a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80169ac:	688e      	ldr	r6, [r1, #8]
 80169ae:	461f      	mov	r7, r3
 80169b0:	42be      	cmp	r6, r7
 80169b2:	680b      	ldr	r3, [r1, #0]
 80169b4:	4682      	mov	sl, r0
 80169b6:	460c      	mov	r4, r1
 80169b8:	4690      	mov	r8, r2
 80169ba:	d82d      	bhi.n	8016a18 <__ssputs_r+0x70>
 80169bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80169c0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80169c4:	d026      	beq.n	8016a14 <__ssputs_r+0x6c>
 80169c6:	6965      	ldr	r5, [r4, #20]
 80169c8:	6909      	ldr	r1, [r1, #16]
 80169ca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80169ce:	eba3 0901 	sub.w	r9, r3, r1
 80169d2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80169d6:	1c7b      	adds	r3, r7, #1
 80169d8:	444b      	add	r3, r9
 80169da:	106d      	asrs	r5, r5, #1
 80169dc:	429d      	cmp	r5, r3
 80169de:	bf38      	it	cc
 80169e0:	461d      	movcc	r5, r3
 80169e2:	0553      	lsls	r3, r2, #21
 80169e4:	d527      	bpl.n	8016a36 <__ssputs_r+0x8e>
 80169e6:	4629      	mov	r1, r5
 80169e8:	f7fe fcf0 	bl	80153cc <_malloc_r>
 80169ec:	4606      	mov	r6, r0
 80169ee:	b360      	cbz	r0, 8016a4a <__ssputs_r+0xa2>
 80169f0:	6921      	ldr	r1, [r4, #16]
 80169f2:	464a      	mov	r2, r9
 80169f4:	f000 fdaa 	bl	801754c <memcpy>
 80169f8:	89a3      	ldrh	r3, [r4, #12]
 80169fa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80169fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016a02:	81a3      	strh	r3, [r4, #12]
 8016a04:	6126      	str	r6, [r4, #16]
 8016a06:	6165      	str	r5, [r4, #20]
 8016a08:	444e      	add	r6, r9
 8016a0a:	eba5 0509 	sub.w	r5, r5, r9
 8016a0e:	6026      	str	r6, [r4, #0]
 8016a10:	60a5      	str	r5, [r4, #8]
 8016a12:	463e      	mov	r6, r7
 8016a14:	42be      	cmp	r6, r7
 8016a16:	d900      	bls.n	8016a1a <__ssputs_r+0x72>
 8016a18:	463e      	mov	r6, r7
 8016a1a:	6820      	ldr	r0, [r4, #0]
 8016a1c:	4632      	mov	r2, r6
 8016a1e:	4641      	mov	r1, r8
 8016a20:	f000 fd57 	bl	80174d2 <memmove>
 8016a24:	68a3      	ldr	r3, [r4, #8]
 8016a26:	1b9b      	subs	r3, r3, r6
 8016a28:	60a3      	str	r3, [r4, #8]
 8016a2a:	6823      	ldr	r3, [r4, #0]
 8016a2c:	4433      	add	r3, r6
 8016a2e:	6023      	str	r3, [r4, #0]
 8016a30:	2000      	movs	r0, #0
 8016a32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016a36:	462a      	mov	r2, r5
 8016a38:	f001 f91b 	bl	8017c72 <_realloc_r>
 8016a3c:	4606      	mov	r6, r0
 8016a3e:	2800      	cmp	r0, #0
 8016a40:	d1e0      	bne.n	8016a04 <__ssputs_r+0x5c>
 8016a42:	6921      	ldr	r1, [r4, #16]
 8016a44:	4650      	mov	r0, sl
 8016a46:	f7fe fc4d 	bl	80152e4 <_free_r>
 8016a4a:	230c      	movs	r3, #12
 8016a4c:	f8ca 3000 	str.w	r3, [sl]
 8016a50:	89a3      	ldrh	r3, [r4, #12]
 8016a52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016a56:	81a3      	strh	r3, [r4, #12]
 8016a58:	f04f 30ff 	mov.w	r0, #4294967295
 8016a5c:	e7e9      	b.n	8016a32 <__ssputs_r+0x8a>
	...

08016a60 <_svfiprintf_r>:
 8016a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016a64:	4698      	mov	r8, r3
 8016a66:	898b      	ldrh	r3, [r1, #12]
 8016a68:	061b      	lsls	r3, r3, #24
 8016a6a:	b09d      	sub	sp, #116	@ 0x74
 8016a6c:	4607      	mov	r7, r0
 8016a6e:	460d      	mov	r5, r1
 8016a70:	4614      	mov	r4, r2
 8016a72:	d510      	bpl.n	8016a96 <_svfiprintf_r+0x36>
 8016a74:	690b      	ldr	r3, [r1, #16]
 8016a76:	b973      	cbnz	r3, 8016a96 <_svfiprintf_r+0x36>
 8016a78:	2140      	movs	r1, #64	@ 0x40
 8016a7a:	f7fe fca7 	bl	80153cc <_malloc_r>
 8016a7e:	6028      	str	r0, [r5, #0]
 8016a80:	6128      	str	r0, [r5, #16]
 8016a82:	b930      	cbnz	r0, 8016a92 <_svfiprintf_r+0x32>
 8016a84:	230c      	movs	r3, #12
 8016a86:	603b      	str	r3, [r7, #0]
 8016a88:	f04f 30ff 	mov.w	r0, #4294967295
 8016a8c:	b01d      	add	sp, #116	@ 0x74
 8016a8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016a92:	2340      	movs	r3, #64	@ 0x40
 8016a94:	616b      	str	r3, [r5, #20]
 8016a96:	2300      	movs	r3, #0
 8016a98:	9309      	str	r3, [sp, #36]	@ 0x24
 8016a9a:	2320      	movs	r3, #32
 8016a9c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8016aa0:	f8cd 800c 	str.w	r8, [sp, #12]
 8016aa4:	2330      	movs	r3, #48	@ 0x30
 8016aa6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8016c44 <_svfiprintf_r+0x1e4>
 8016aaa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8016aae:	f04f 0901 	mov.w	r9, #1
 8016ab2:	4623      	mov	r3, r4
 8016ab4:	469a      	mov	sl, r3
 8016ab6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016aba:	b10a      	cbz	r2, 8016ac0 <_svfiprintf_r+0x60>
 8016abc:	2a25      	cmp	r2, #37	@ 0x25
 8016abe:	d1f9      	bne.n	8016ab4 <_svfiprintf_r+0x54>
 8016ac0:	ebba 0b04 	subs.w	fp, sl, r4
 8016ac4:	d00b      	beq.n	8016ade <_svfiprintf_r+0x7e>
 8016ac6:	465b      	mov	r3, fp
 8016ac8:	4622      	mov	r2, r4
 8016aca:	4629      	mov	r1, r5
 8016acc:	4638      	mov	r0, r7
 8016ace:	f7ff ff6b 	bl	80169a8 <__ssputs_r>
 8016ad2:	3001      	adds	r0, #1
 8016ad4:	f000 80a7 	beq.w	8016c26 <_svfiprintf_r+0x1c6>
 8016ad8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016ada:	445a      	add	r2, fp
 8016adc:	9209      	str	r2, [sp, #36]	@ 0x24
 8016ade:	f89a 3000 	ldrb.w	r3, [sl]
 8016ae2:	2b00      	cmp	r3, #0
 8016ae4:	f000 809f 	beq.w	8016c26 <_svfiprintf_r+0x1c6>
 8016ae8:	2300      	movs	r3, #0
 8016aea:	f04f 32ff 	mov.w	r2, #4294967295
 8016aee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016af2:	f10a 0a01 	add.w	sl, sl, #1
 8016af6:	9304      	str	r3, [sp, #16]
 8016af8:	9307      	str	r3, [sp, #28]
 8016afa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8016afe:	931a      	str	r3, [sp, #104]	@ 0x68
 8016b00:	4654      	mov	r4, sl
 8016b02:	2205      	movs	r2, #5
 8016b04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016b08:	484e      	ldr	r0, [pc, #312]	@ (8016c44 <_svfiprintf_r+0x1e4>)
 8016b0a:	f7e9 fbf9 	bl	8000300 <memchr>
 8016b0e:	9a04      	ldr	r2, [sp, #16]
 8016b10:	b9d8      	cbnz	r0, 8016b4a <_svfiprintf_r+0xea>
 8016b12:	06d0      	lsls	r0, r2, #27
 8016b14:	bf44      	itt	mi
 8016b16:	2320      	movmi	r3, #32
 8016b18:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016b1c:	0711      	lsls	r1, r2, #28
 8016b1e:	bf44      	itt	mi
 8016b20:	232b      	movmi	r3, #43	@ 0x2b
 8016b22:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016b26:	f89a 3000 	ldrb.w	r3, [sl]
 8016b2a:	2b2a      	cmp	r3, #42	@ 0x2a
 8016b2c:	d015      	beq.n	8016b5a <_svfiprintf_r+0xfa>
 8016b2e:	9a07      	ldr	r2, [sp, #28]
 8016b30:	4654      	mov	r4, sl
 8016b32:	2000      	movs	r0, #0
 8016b34:	f04f 0c0a 	mov.w	ip, #10
 8016b38:	4621      	mov	r1, r4
 8016b3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016b3e:	3b30      	subs	r3, #48	@ 0x30
 8016b40:	2b09      	cmp	r3, #9
 8016b42:	d94b      	bls.n	8016bdc <_svfiprintf_r+0x17c>
 8016b44:	b1b0      	cbz	r0, 8016b74 <_svfiprintf_r+0x114>
 8016b46:	9207      	str	r2, [sp, #28]
 8016b48:	e014      	b.n	8016b74 <_svfiprintf_r+0x114>
 8016b4a:	eba0 0308 	sub.w	r3, r0, r8
 8016b4e:	fa09 f303 	lsl.w	r3, r9, r3
 8016b52:	4313      	orrs	r3, r2
 8016b54:	9304      	str	r3, [sp, #16]
 8016b56:	46a2      	mov	sl, r4
 8016b58:	e7d2      	b.n	8016b00 <_svfiprintf_r+0xa0>
 8016b5a:	9b03      	ldr	r3, [sp, #12]
 8016b5c:	1d19      	adds	r1, r3, #4
 8016b5e:	681b      	ldr	r3, [r3, #0]
 8016b60:	9103      	str	r1, [sp, #12]
 8016b62:	2b00      	cmp	r3, #0
 8016b64:	bfbb      	ittet	lt
 8016b66:	425b      	neglt	r3, r3
 8016b68:	f042 0202 	orrlt.w	r2, r2, #2
 8016b6c:	9307      	strge	r3, [sp, #28]
 8016b6e:	9307      	strlt	r3, [sp, #28]
 8016b70:	bfb8      	it	lt
 8016b72:	9204      	strlt	r2, [sp, #16]
 8016b74:	7823      	ldrb	r3, [r4, #0]
 8016b76:	2b2e      	cmp	r3, #46	@ 0x2e
 8016b78:	d10a      	bne.n	8016b90 <_svfiprintf_r+0x130>
 8016b7a:	7863      	ldrb	r3, [r4, #1]
 8016b7c:	2b2a      	cmp	r3, #42	@ 0x2a
 8016b7e:	d132      	bne.n	8016be6 <_svfiprintf_r+0x186>
 8016b80:	9b03      	ldr	r3, [sp, #12]
 8016b82:	1d1a      	adds	r2, r3, #4
 8016b84:	681b      	ldr	r3, [r3, #0]
 8016b86:	9203      	str	r2, [sp, #12]
 8016b88:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8016b8c:	3402      	adds	r4, #2
 8016b8e:	9305      	str	r3, [sp, #20]
 8016b90:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8016c54 <_svfiprintf_r+0x1f4>
 8016b94:	7821      	ldrb	r1, [r4, #0]
 8016b96:	2203      	movs	r2, #3
 8016b98:	4650      	mov	r0, sl
 8016b9a:	f7e9 fbb1 	bl	8000300 <memchr>
 8016b9e:	b138      	cbz	r0, 8016bb0 <_svfiprintf_r+0x150>
 8016ba0:	9b04      	ldr	r3, [sp, #16]
 8016ba2:	eba0 000a 	sub.w	r0, r0, sl
 8016ba6:	2240      	movs	r2, #64	@ 0x40
 8016ba8:	4082      	lsls	r2, r0
 8016baa:	4313      	orrs	r3, r2
 8016bac:	3401      	adds	r4, #1
 8016bae:	9304      	str	r3, [sp, #16]
 8016bb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016bb4:	4824      	ldr	r0, [pc, #144]	@ (8016c48 <_svfiprintf_r+0x1e8>)
 8016bb6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8016bba:	2206      	movs	r2, #6
 8016bbc:	f7e9 fba0 	bl	8000300 <memchr>
 8016bc0:	2800      	cmp	r0, #0
 8016bc2:	d036      	beq.n	8016c32 <_svfiprintf_r+0x1d2>
 8016bc4:	4b21      	ldr	r3, [pc, #132]	@ (8016c4c <_svfiprintf_r+0x1ec>)
 8016bc6:	bb1b      	cbnz	r3, 8016c10 <_svfiprintf_r+0x1b0>
 8016bc8:	9b03      	ldr	r3, [sp, #12]
 8016bca:	3307      	adds	r3, #7
 8016bcc:	f023 0307 	bic.w	r3, r3, #7
 8016bd0:	3308      	adds	r3, #8
 8016bd2:	9303      	str	r3, [sp, #12]
 8016bd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016bd6:	4433      	add	r3, r6
 8016bd8:	9309      	str	r3, [sp, #36]	@ 0x24
 8016bda:	e76a      	b.n	8016ab2 <_svfiprintf_r+0x52>
 8016bdc:	fb0c 3202 	mla	r2, ip, r2, r3
 8016be0:	460c      	mov	r4, r1
 8016be2:	2001      	movs	r0, #1
 8016be4:	e7a8      	b.n	8016b38 <_svfiprintf_r+0xd8>
 8016be6:	2300      	movs	r3, #0
 8016be8:	3401      	adds	r4, #1
 8016bea:	9305      	str	r3, [sp, #20]
 8016bec:	4619      	mov	r1, r3
 8016bee:	f04f 0c0a 	mov.w	ip, #10
 8016bf2:	4620      	mov	r0, r4
 8016bf4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016bf8:	3a30      	subs	r2, #48	@ 0x30
 8016bfa:	2a09      	cmp	r2, #9
 8016bfc:	d903      	bls.n	8016c06 <_svfiprintf_r+0x1a6>
 8016bfe:	2b00      	cmp	r3, #0
 8016c00:	d0c6      	beq.n	8016b90 <_svfiprintf_r+0x130>
 8016c02:	9105      	str	r1, [sp, #20]
 8016c04:	e7c4      	b.n	8016b90 <_svfiprintf_r+0x130>
 8016c06:	fb0c 2101 	mla	r1, ip, r1, r2
 8016c0a:	4604      	mov	r4, r0
 8016c0c:	2301      	movs	r3, #1
 8016c0e:	e7f0      	b.n	8016bf2 <_svfiprintf_r+0x192>
 8016c10:	ab03      	add	r3, sp, #12
 8016c12:	9300      	str	r3, [sp, #0]
 8016c14:	462a      	mov	r2, r5
 8016c16:	4b0e      	ldr	r3, [pc, #56]	@ (8016c50 <_svfiprintf_r+0x1f0>)
 8016c18:	a904      	add	r1, sp, #16
 8016c1a:	4638      	mov	r0, r7
 8016c1c:	f7fc fd80 	bl	8013720 <_printf_float>
 8016c20:	1c42      	adds	r2, r0, #1
 8016c22:	4606      	mov	r6, r0
 8016c24:	d1d6      	bne.n	8016bd4 <_svfiprintf_r+0x174>
 8016c26:	89ab      	ldrh	r3, [r5, #12]
 8016c28:	065b      	lsls	r3, r3, #25
 8016c2a:	f53f af2d 	bmi.w	8016a88 <_svfiprintf_r+0x28>
 8016c2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8016c30:	e72c      	b.n	8016a8c <_svfiprintf_r+0x2c>
 8016c32:	ab03      	add	r3, sp, #12
 8016c34:	9300      	str	r3, [sp, #0]
 8016c36:	462a      	mov	r2, r5
 8016c38:	4b05      	ldr	r3, [pc, #20]	@ (8016c50 <_svfiprintf_r+0x1f0>)
 8016c3a:	a904      	add	r1, sp, #16
 8016c3c:	4638      	mov	r0, r7
 8016c3e:	f7fc fff7 	bl	8013c30 <_printf_i>
 8016c42:	e7ed      	b.n	8016c20 <_svfiprintf_r+0x1c0>
 8016c44:	080192a4 	.word	0x080192a4
 8016c48:	080192ae 	.word	0x080192ae
 8016c4c:	08013721 	.word	0x08013721
 8016c50:	080169a9 	.word	0x080169a9
 8016c54:	080192aa 	.word	0x080192aa

08016c58 <_sungetc_r>:
 8016c58:	b538      	push	{r3, r4, r5, lr}
 8016c5a:	1c4b      	adds	r3, r1, #1
 8016c5c:	4614      	mov	r4, r2
 8016c5e:	d103      	bne.n	8016c68 <_sungetc_r+0x10>
 8016c60:	f04f 35ff 	mov.w	r5, #4294967295
 8016c64:	4628      	mov	r0, r5
 8016c66:	bd38      	pop	{r3, r4, r5, pc}
 8016c68:	8993      	ldrh	r3, [r2, #12]
 8016c6a:	f023 0320 	bic.w	r3, r3, #32
 8016c6e:	8193      	strh	r3, [r2, #12]
 8016c70:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8016c72:	6852      	ldr	r2, [r2, #4]
 8016c74:	b2cd      	uxtb	r5, r1
 8016c76:	b18b      	cbz	r3, 8016c9c <_sungetc_r+0x44>
 8016c78:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8016c7a:	4293      	cmp	r3, r2
 8016c7c:	dd08      	ble.n	8016c90 <_sungetc_r+0x38>
 8016c7e:	6823      	ldr	r3, [r4, #0]
 8016c80:	1e5a      	subs	r2, r3, #1
 8016c82:	6022      	str	r2, [r4, #0]
 8016c84:	f803 5c01 	strb.w	r5, [r3, #-1]
 8016c88:	6863      	ldr	r3, [r4, #4]
 8016c8a:	3301      	adds	r3, #1
 8016c8c:	6063      	str	r3, [r4, #4]
 8016c8e:	e7e9      	b.n	8016c64 <_sungetc_r+0xc>
 8016c90:	4621      	mov	r1, r4
 8016c92:	f000 fbe4 	bl	801745e <__submore>
 8016c96:	2800      	cmp	r0, #0
 8016c98:	d0f1      	beq.n	8016c7e <_sungetc_r+0x26>
 8016c9a:	e7e1      	b.n	8016c60 <_sungetc_r+0x8>
 8016c9c:	6921      	ldr	r1, [r4, #16]
 8016c9e:	6823      	ldr	r3, [r4, #0]
 8016ca0:	b151      	cbz	r1, 8016cb8 <_sungetc_r+0x60>
 8016ca2:	4299      	cmp	r1, r3
 8016ca4:	d208      	bcs.n	8016cb8 <_sungetc_r+0x60>
 8016ca6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8016caa:	42a9      	cmp	r1, r5
 8016cac:	d104      	bne.n	8016cb8 <_sungetc_r+0x60>
 8016cae:	3b01      	subs	r3, #1
 8016cb0:	3201      	adds	r2, #1
 8016cb2:	6023      	str	r3, [r4, #0]
 8016cb4:	6062      	str	r2, [r4, #4]
 8016cb6:	e7d5      	b.n	8016c64 <_sungetc_r+0xc>
 8016cb8:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8016cbc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016cc0:	6363      	str	r3, [r4, #52]	@ 0x34
 8016cc2:	2303      	movs	r3, #3
 8016cc4:	63a3      	str	r3, [r4, #56]	@ 0x38
 8016cc6:	4623      	mov	r3, r4
 8016cc8:	f803 5f46 	strb.w	r5, [r3, #70]!
 8016ccc:	6023      	str	r3, [r4, #0]
 8016cce:	2301      	movs	r3, #1
 8016cd0:	e7dc      	b.n	8016c8c <_sungetc_r+0x34>

08016cd2 <__ssrefill_r>:
 8016cd2:	b510      	push	{r4, lr}
 8016cd4:	460c      	mov	r4, r1
 8016cd6:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8016cd8:	b169      	cbz	r1, 8016cf6 <__ssrefill_r+0x24>
 8016cda:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016cde:	4299      	cmp	r1, r3
 8016ce0:	d001      	beq.n	8016ce6 <__ssrefill_r+0x14>
 8016ce2:	f7fe faff 	bl	80152e4 <_free_r>
 8016ce6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8016ce8:	6063      	str	r3, [r4, #4]
 8016cea:	2000      	movs	r0, #0
 8016cec:	6360      	str	r0, [r4, #52]	@ 0x34
 8016cee:	b113      	cbz	r3, 8016cf6 <__ssrefill_r+0x24>
 8016cf0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8016cf2:	6023      	str	r3, [r4, #0]
 8016cf4:	bd10      	pop	{r4, pc}
 8016cf6:	6923      	ldr	r3, [r4, #16]
 8016cf8:	6023      	str	r3, [r4, #0]
 8016cfa:	2300      	movs	r3, #0
 8016cfc:	6063      	str	r3, [r4, #4]
 8016cfe:	89a3      	ldrh	r3, [r4, #12]
 8016d00:	f043 0320 	orr.w	r3, r3, #32
 8016d04:	81a3      	strh	r3, [r4, #12]
 8016d06:	f04f 30ff 	mov.w	r0, #4294967295
 8016d0a:	e7f3      	b.n	8016cf4 <__ssrefill_r+0x22>

08016d0c <__ssvfiscanf_r>:
 8016d0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016d10:	460c      	mov	r4, r1
 8016d12:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8016d16:	2100      	movs	r1, #0
 8016d18:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8016d1c:	49a6      	ldr	r1, [pc, #664]	@ (8016fb8 <__ssvfiscanf_r+0x2ac>)
 8016d1e:	91a0      	str	r1, [sp, #640]	@ 0x280
 8016d20:	f10d 0804 	add.w	r8, sp, #4
 8016d24:	49a5      	ldr	r1, [pc, #660]	@ (8016fbc <__ssvfiscanf_r+0x2b0>)
 8016d26:	4fa6      	ldr	r7, [pc, #664]	@ (8016fc0 <__ssvfiscanf_r+0x2b4>)
 8016d28:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8016d2c:	4606      	mov	r6, r0
 8016d2e:	91a1      	str	r1, [sp, #644]	@ 0x284
 8016d30:	9300      	str	r3, [sp, #0]
 8016d32:	f892 9000 	ldrb.w	r9, [r2]
 8016d36:	f1b9 0f00 	cmp.w	r9, #0
 8016d3a:	f000 8158 	beq.w	8016fee <__ssvfiscanf_r+0x2e2>
 8016d3e:	f817 3009 	ldrb.w	r3, [r7, r9]
 8016d42:	f013 0308 	ands.w	r3, r3, #8
 8016d46:	f102 0501 	add.w	r5, r2, #1
 8016d4a:	d019      	beq.n	8016d80 <__ssvfiscanf_r+0x74>
 8016d4c:	6863      	ldr	r3, [r4, #4]
 8016d4e:	2b00      	cmp	r3, #0
 8016d50:	dd0f      	ble.n	8016d72 <__ssvfiscanf_r+0x66>
 8016d52:	6823      	ldr	r3, [r4, #0]
 8016d54:	781a      	ldrb	r2, [r3, #0]
 8016d56:	5cba      	ldrb	r2, [r7, r2]
 8016d58:	0712      	lsls	r2, r2, #28
 8016d5a:	d401      	bmi.n	8016d60 <__ssvfiscanf_r+0x54>
 8016d5c:	462a      	mov	r2, r5
 8016d5e:	e7e8      	b.n	8016d32 <__ssvfiscanf_r+0x26>
 8016d60:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8016d62:	3201      	adds	r2, #1
 8016d64:	9245      	str	r2, [sp, #276]	@ 0x114
 8016d66:	6862      	ldr	r2, [r4, #4]
 8016d68:	3301      	adds	r3, #1
 8016d6a:	3a01      	subs	r2, #1
 8016d6c:	6062      	str	r2, [r4, #4]
 8016d6e:	6023      	str	r3, [r4, #0]
 8016d70:	e7ec      	b.n	8016d4c <__ssvfiscanf_r+0x40>
 8016d72:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8016d74:	4621      	mov	r1, r4
 8016d76:	4630      	mov	r0, r6
 8016d78:	4798      	blx	r3
 8016d7a:	2800      	cmp	r0, #0
 8016d7c:	d0e9      	beq.n	8016d52 <__ssvfiscanf_r+0x46>
 8016d7e:	e7ed      	b.n	8016d5c <__ssvfiscanf_r+0x50>
 8016d80:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8016d84:	f040 8085 	bne.w	8016e92 <__ssvfiscanf_r+0x186>
 8016d88:	9341      	str	r3, [sp, #260]	@ 0x104
 8016d8a:	9343      	str	r3, [sp, #268]	@ 0x10c
 8016d8c:	7853      	ldrb	r3, [r2, #1]
 8016d8e:	2b2a      	cmp	r3, #42	@ 0x2a
 8016d90:	bf02      	ittt	eq
 8016d92:	2310      	moveq	r3, #16
 8016d94:	1c95      	addeq	r5, r2, #2
 8016d96:	9341      	streq	r3, [sp, #260]	@ 0x104
 8016d98:	220a      	movs	r2, #10
 8016d9a:	46aa      	mov	sl, r5
 8016d9c:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8016da0:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8016da4:	2b09      	cmp	r3, #9
 8016da6:	d91e      	bls.n	8016de6 <__ssvfiscanf_r+0xda>
 8016da8:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8016fc4 <__ssvfiscanf_r+0x2b8>
 8016dac:	2203      	movs	r2, #3
 8016dae:	4658      	mov	r0, fp
 8016db0:	f7e9 faa6 	bl	8000300 <memchr>
 8016db4:	b138      	cbz	r0, 8016dc6 <__ssvfiscanf_r+0xba>
 8016db6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8016db8:	eba0 000b 	sub.w	r0, r0, fp
 8016dbc:	2301      	movs	r3, #1
 8016dbe:	4083      	lsls	r3, r0
 8016dc0:	4313      	orrs	r3, r2
 8016dc2:	9341      	str	r3, [sp, #260]	@ 0x104
 8016dc4:	4655      	mov	r5, sl
 8016dc6:	f815 3b01 	ldrb.w	r3, [r5], #1
 8016dca:	2b78      	cmp	r3, #120	@ 0x78
 8016dcc:	d806      	bhi.n	8016ddc <__ssvfiscanf_r+0xd0>
 8016dce:	2b57      	cmp	r3, #87	@ 0x57
 8016dd0:	d810      	bhi.n	8016df4 <__ssvfiscanf_r+0xe8>
 8016dd2:	2b25      	cmp	r3, #37	@ 0x25
 8016dd4:	d05d      	beq.n	8016e92 <__ssvfiscanf_r+0x186>
 8016dd6:	d857      	bhi.n	8016e88 <__ssvfiscanf_r+0x17c>
 8016dd8:	2b00      	cmp	r3, #0
 8016dda:	d075      	beq.n	8016ec8 <__ssvfiscanf_r+0x1bc>
 8016ddc:	2303      	movs	r3, #3
 8016dde:	9347      	str	r3, [sp, #284]	@ 0x11c
 8016de0:	230a      	movs	r3, #10
 8016de2:	9342      	str	r3, [sp, #264]	@ 0x108
 8016de4:	e088      	b.n	8016ef8 <__ssvfiscanf_r+0x1ec>
 8016de6:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8016de8:	fb02 1103 	mla	r1, r2, r3, r1
 8016dec:	3930      	subs	r1, #48	@ 0x30
 8016dee:	9143      	str	r1, [sp, #268]	@ 0x10c
 8016df0:	4655      	mov	r5, sl
 8016df2:	e7d2      	b.n	8016d9a <__ssvfiscanf_r+0x8e>
 8016df4:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8016df8:	2a20      	cmp	r2, #32
 8016dfa:	d8ef      	bhi.n	8016ddc <__ssvfiscanf_r+0xd0>
 8016dfc:	a101      	add	r1, pc, #4	@ (adr r1, 8016e04 <__ssvfiscanf_r+0xf8>)
 8016dfe:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8016e02:	bf00      	nop
 8016e04:	08016ed7 	.word	0x08016ed7
 8016e08:	08016ddd 	.word	0x08016ddd
 8016e0c:	08016ddd 	.word	0x08016ddd
 8016e10:	08016f31 	.word	0x08016f31
 8016e14:	08016ddd 	.word	0x08016ddd
 8016e18:	08016ddd 	.word	0x08016ddd
 8016e1c:	08016ddd 	.word	0x08016ddd
 8016e20:	08016ddd 	.word	0x08016ddd
 8016e24:	08016ddd 	.word	0x08016ddd
 8016e28:	08016ddd 	.word	0x08016ddd
 8016e2c:	08016ddd 	.word	0x08016ddd
 8016e30:	08016f47 	.word	0x08016f47
 8016e34:	08016f2d 	.word	0x08016f2d
 8016e38:	08016e8f 	.word	0x08016e8f
 8016e3c:	08016e8f 	.word	0x08016e8f
 8016e40:	08016e8f 	.word	0x08016e8f
 8016e44:	08016ddd 	.word	0x08016ddd
 8016e48:	08016ee9 	.word	0x08016ee9
 8016e4c:	08016ddd 	.word	0x08016ddd
 8016e50:	08016ddd 	.word	0x08016ddd
 8016e54:	08016ddd 	.word	0x08016ddd
 8016e58:	08016ddd 	.word	0x08016ddd
 8016e5c:	08016f57 	.word	0x08016f57
 8016e60:	08016ef1 	.word	0x08016ef1
 8016e64:	08016ecf 	.word	0x08016ecf
 8016e68:	08016ddd 	.word	0x08016ddd
 8016e6c:	08016ddd 	.word	0x08016ddd
 8016e70:	08016f53 	.word	0x08016f53
 8016e74:	08016ddd 	.word	0x08016ddd
 8016e78:	08016f2d 	.word	0x08016f2d
 8016e7c:	08016ddd 	.word	0x08016ddd
 8016e80:	08016ddd 	.word	0x08016ddd
 8016e84:	08016ed7 	.word	0x08016ed7
 8016e88:	3b45      	subs	r3, #69	@ 0x45
 8016e8a:	2b02      	cmp	r3, #2
 8016e8c:	d8a6      	bhi.n	8016ddc <__ssvfiscanf_r+0xd0>
 8016e8e:	2305      	movs	r3, #5
 8016e90:	e031      	b.n	8016ef6 <__ssvfiscanf_r+0x1ea>
 8016e92:	6863      	ldr	r3, [r4, #4]
 8016e94:	2b00      	cmp	r3, #0
 8016e96:	dd0d      	ble.n	8016eb4 <__ssvfiscanf_r+0x1a8>
 8016e98:	6823      	ldr	r3, [r4, #0]
 8016e9a:	781a      	ldrb	r2, [r3, #0]
 8016e9c:	454a      	cmp	r2, r9
 8016e9e:	f040 80a6 	bne.w	8016fee <__ssvfiscanf_r+0x2e2>
 8016ea2:	3301      	adds	r3, #1
 8016ea4:	6862      	ldr	r2, [r4, #4]
 8016ea6:	6023      	str	r3, [r4, #0]
 8016ea8:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8016eaa:	3a01      	subs	r2, #1
 8016eac:	3301      	adds	r3, #1
 8016eae:	6062      	str	r2, [r4, #4]
 8016eb0:	9345      	str	r3, [sp, #276]	@ 0x114
 8016eb2:	e753      	b.n	8016d5c <__ssvfiscanf_r+0x50>
 8016eb4:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8016eb6:	4621      	mov	r1, r4
 8016eb8:	4630      	mov	r0, r6
 8016eba:	4798      	blx	r3
 8016ebc:	2800      	cmp	r0, #0
 8016ebe:	d0eb      	beq.n	8016e98 <__ssvfiscanf_r+0x18c>
 8016ec0:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8016ec2:	2800      	cmp	r0, #0
 8016ec4:	f040 808b 	bne.w	8016fde <__ssvfiscanf_r+0x2d2>
 8016ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8016ecc:	e08b      	b.n	8016fe6 <__ssvfiscanf_r+0x2da>
 8016ece:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8016ed0:	f042 0220 	orr.w	r2, r2, #32
 8016ed4:	9241      	str	r2, [sp, #260]	@ 0x104
 8016ed6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8016ed8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8016edc:	9241      	str	r2, [sp, #260]	@ 0x104
 8016ede:	2210      	movs	r2, #16
 8016ee0:	2b6e      	cmp	r3, #110	@ 0x6e
 8016ee2:	9242      	str	r2, [sp, #264]	@ 0x108
 8016ee4:	d902      	bls.n	8016eec <__ssvfiscanf_r+0x1e0>
 8016ee6:	e005      	b.n	8016ef4 <__ssvfiscanf_r+0x1e8>
 8016ee8:	2300      	movs	r3, #0
 8016eea:	9342      	str	r3, [sp, #264]	@ 0x108
 8016eec:	2303      	movs	r3, #3
 8016eee:	e002      	b.n	8016ef6 <__ssvfiscanf_r+0x1ea>
 8016ef0:	2308      	movs	r3, #8
 8016ef2:	9342      	str	r3, [sp, #264]	@ 0x108
 8016ef4:	2304      	movs	r3, #4
 8016ef6:	9347      	str	r3, [sp, #284]	@ 0x11c
 8016ef8:	6863      	ldr	r3, [r4, #4]
 8016efa:	2b00      	cmp	r3, #0
 8016efc:	dd39      	ble.n	8016f72 <__ssvfiscanf_r+0x266>
 8016efe:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8016f00:	0659      	lsls	r1, r3, #25
 8016f02:	d404      	bmi.n	8016f0e <__ssvfiscanf_r+0x202>
 8016f04:	6823      	ldr	r3, [r4, #0]
 8016f06:	781a      	ldrb	r2, [r3, #0]
 8016f08:	5cba      	ldrb	r2, [r7, r2]
 8016f0a:	0712      	lsls	r2, r2, #28
 8016f0c:	d438      	bmi.n	8016f80 <__ssvfiscanf_r+0x274>
 8016f0e:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8016f10:	2b02      	cmp	r3, #2
 8016f12:	dc47      	bgt.n	8016fa4 <__ssvfiscanf_r+0x298>
 8016f14:	466b      	mov	r3, sp
 8016f16:	4622      	mov	r2, r4
 8016f18:	a941      	add	r1, sp, #260	@ 0x104
 8016f1a:	4630      	mov	r0, r6
 8016f1c:	f000 f86c 	bl	8016ff8 <_scanf_chars>
 8016f20:	2801      	cmp	r0, #1
 8016f22:	d064      	beq.n	8016fee <__ssvfiscanf_r+0x2e2>
 8016f24:	2802      	cmp	r0, #2
 8016f26:	f47f af19 	bne.w	8016d5c <__ssvfiscanf_r+0x50>
 8016f2a:	e7c9      	b.n	8016ec0 <__ssvfiscanf_r+0x1b4>
 8016f2c:	220a      	movs	r2, #10
 8016f2e:	e7d7      	b.n	8016ee0 <__ssvfiscanf_r+0x1d4>
 8016f30:	4629      	mov	r1, r5
 8016f32:	4640      	mov	r0, r8
 8016f34:	f000 fa5a 	bl	80173ec <__sccl>
 8016f38:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8016f3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016f3e:	9341      	str	r3, [sp, #260]	@ 0x104
 8016f40:	4605      	mov	r5, r0
 8016f42:	2301      	movs	r3, #1
 8016f44:	e7d7      	b.n	8016ef6 <__ssvfiscanf_r+0x1ea>
 8016f46:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8016f48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016f4c:	9341      	str	r3, [sp, #260]	@ 0x104
 8016f4e:	2300      	movs	r3, #0
 8016f50:	e7d1      	b.n	8016ef6 <__ssvfiscanf_r+0x1ea>
 8016f52:	2302      	movs	r3, #2
 8016f54:	e7cf      	b.n	8016ef6 <__ssvfiscanf_r+0x1ea>
 8016f56:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8016f58:	06c3      	lsls	r3, r0, #27
 8016f5a:	f53f aeff 	bmi.w	8016d5c <__ssvfiscanf_r+0x50>
 8016f5e:	9b00      	ldr	r3, [sp, #0]
 8016f60:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8016f62:	1d19      	adds	r1, r3, #4
 8016f64:	9100      	str	r1, [sp, #0]
 8016f66:	681b      	ldr	r3, [r3, #0]
 8016f68:	07c0      	lsls	r0, r0, #31
 8016f6a:	bf4c      	ite	mi
 8016f6c:	801a      	strhmi	r2, [r3, #0]
 8016f6e:	601a      	strpl	r2, [r3, #0]
 8016f70:	e6f4      	b.n	8016d5c <__ssvfiscanf_r+0x50>
 8016f72:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8016f74:	4621      	mov	r1, r4
 8016f76:	4630      	mov	r0, r6
 8016f78:	4798      	blx	r3
 8016f7a:	2800      	cmp	r0, #0
 8016f7c:	d0bf      	beq.n	8016efe <__ssvfiscanf_r+0x1f2>
 8016f7e:	e79f      	b.n	8016ec0 <__ssvfiscanf_r+0x1b4>
 8016f80:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8016f82:	3201      	adds	r2, #1
 8016f84:	9245      	str	r2, [sp, #276]	@ 0x114
 8016f86:	6862      	ldr	r2, [r4, #4]
 8016f88:	3a01      	subs	r2, #1
 8016f8a:	2a00      	cmp	r2, #0
 8016f8c:	6062      	str	r2, [r4, #4]
 8016f8e:	dd02      	ble.n	8016f96 <__ssvfiscanf_r+0x28a>
 8016f90:	3301      	adds	r3, #1
 8016f92:	6023      	str	r3, [r4, #0]
 8016f94:	e7b6      	b.n	8016f04 <__ssvfiscanf_r+0x1f8>
 8016f96:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8016f98:	4621      	mov	r1, r4
 8016f9a:	4630      	mov	r0, r6
 8016f9c:	4798      	blx	r3
 8016f9e:	2800      	cmp	r0, #0
 8016fa0:	d0b0      	beq.n	8016f04 <__ssvfiscanf_r+0x1f8>
 8016fa2:	e78d      	b.n	8016ec0 <__ssvfiscanf_r+0x1b4>
 8016fa4:	2b04      	cmp	r3, #4
 8016fa6:	dc0f      	bgt.n	8016fc8 <__ssvfiscanf_r+0x2bc>
 8016fa8:	466b      	mov	r3, sp
 8016faa:	4622      	mov	r2, r4
 8016fac:	a941      	add	r1, sp, #260	@ 0x104
 8016fae:	4630      	mov	r0, r6
 8016fb0:	f000 f87c 	bl	80170ac <_scanf_i>
 8016fb4:	e7b4      	b.n	8016f20 <__ssvfiscanf_r+0x214>
 8016fb6:	bf00      	nop
 8016fb8:	08016c59 	.word	0x08016c59
 8016fbc:	08016cd3 	.word	0x08016cd3
 8016fc0:	08019085 	.word	0x08019085
 8016fc4:	080192aa 	.word	0x080192aa
 8016fc8:	4b0a      	ldr	r3, [pc, #40]	@ (8016ff4 <__ssvfiscanf_r+0x2e8>)
 8016fca:	2b00      	cmp	r3, #0
 8016fcc:	f43f aec6 	beq.w	8016d5c <__ssvfiscanf_r+0x50>
 8016fd0:	466b      	mov	r3, sp
 8016fd2:	4622      	mov	r2, r4
 8016fd4:	a941      	add	r1, sp, #260	@ 0x104
 8016fd6:	4630      	mov	r0, r6
 8016fd8:	f7fc ff48 	bl	8013e6c <_scanf_float>
 8016fdc:	e7a0      	b.n	8016f20 <__ssvfiscanf_r+0x214>
 8016fde:	89a3      	ldrh	r3, [r4, #12]
 8016fe0:	065b      	lsls	r3, r3, #25
 8016fe2:	f53f af71 	bmi.w	8016ec8 <__ssvfiscanf_r+0x1bc>
 8016fe6:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8016fea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016fee:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8016ff0:	e7f9      	b.n	8016fe6 <__ssvfiscanf_r+0x2da>
 8016ff2:	bf00      	nop
 8016ff4:	08013e6d 	.word	0x08013e6d

08016ff8 <_scanf_chars>:
 8016ff8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016ffc:	4615      	mov	r5, r2
 8016ffe:	688a      	ldr	r2, [r1, #8]
 8017000:	4680      	mov	r8, r0
 8017002:	460c      	mov	r4, r1
 8017004:	b932      	cbnz	r2, 8017014 <_scanf_chars+0x1c>
 8017006:	698a      	ldr	r2, [r1, #24]
 8017008:	2a00      	cmp	r2, #0
 801700a:	bf14      	ite	ne
 801700c:	f04f 32ff 	movne.w	r2, #4294967295
 8017010:	2201      	moveq	r2, #1
 8017012:	608a      	str	r2, [r1, #8]
 8017014:	6822      	ldr	r2, [r4, #0]
 8017016:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 80170a8 <_scanf_chars+0xb0>
 801701a:	06d1      	lsls	r1, r2, #27
 801701c:	bf5f      	itttt	pl
 801701e:	681a      	ldrpl	r2, [r3, #0]
 8017020:	1d11      	addpl	r1, r2, #4
 8017022:	6019      	strpl	r1, [r3, #0]
 8017024:	6816      	ldrpl	r6, [r2, #0]
 8017026:	2700      	movs	r7, #0
 8017028:	69a0      	ldr	r0, [r4, #24]
 801702a:	b188      	cbz	r0, 8017050 <_scanf_chars+0x58>
 801702c:	2801      	cmp	r0, #1
 801702e:	d107      	bne.n	8017040 <_scanf_chars+0x48>
 8017030:	682b      	ldr	r3, [r5, #0]
 8017032:	781a      	ldrb	r2, [r3, #0]
 8017034:	6963      	ldr	r3, [r4, #20]
 8017036:	5c9b      	ldrb	r3, [r3, r2]
 8017038:	b953      	cbnz	r3, 8017050 <_scanf_chars+0x58>
 801703a:	2f00      	cmp	r7, #0
 801703c:	d031      	beq.n	80170a2 <_scanf_chars+0xaa>
 801703e:	e022      	b.n	8017086 <_scanf_chars+0x8e>
 8017040:	2802      	cmp	r0, #2
 8017042:	d120      	bne.n	8017086 <_scanf_chars+0x8e>
 8017044:	682b      	ldr	r3, [r5, #0]
 8017046:	781b      	ldrb	r3, [r3, #0]
 8017048:	f819 3003 	ldrb.w	r3, [r9, r3]
 801704c:	071b      	lsls	r3, r3, #28
 801704e:	d41a      	bmi.n	8017086 <_scanf_chars+0x8e>
 8017050:	6823      	ldr	r3, [r4, #0]
 8017052:	06da      	lsls	r2, r3, #27
 8017054:	bf5e      	ittt	pl
 8017056:	682b      	ldrpl	r3, [r5, #0]
 8017058:	781b      	ldrbpl	r3, [r3, #0]
 801705a:	f806 3b01 	strbpl.w	r3, [r6], #1
 801705e:	682a      	ldr	r2, [r5, #0]
 8017060:	686b      	ldr	r3, [r5, #4]
 8017062:	3201      	adds	r2, #1
 8017064:	602a      	str	r2, [r5, #0]
 8017066:	68a2      	ldr	r2, [r4, #8]
 8017068:	3b01      	subs	r3, #1
 801706a:	3a01      	subs	r2, #1
 801706c:	606b      	str	r3, [r5, #4]
 801706e:	3701      	adds	r7, #1
 8017070:	60a2      	str	r2, [r4, #8]
 8017072:	b142      	cbz	r2, 8017086 <_scanf_chars+0x8e>
 8017074:	2b00      	cmp	r3, #0
 8017076:	dcd7      	bgt.n	8017028 <_scanf_chars+0x30>
 8017078:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801707c:	4629      	mov	r1, r5
 801707e:	4640      	mov	r0, r8
 8017080:	4798      	blx	r3
 8017082:	2800      	cmp	r0, #0
 8017084:	d0d0      	beq.n	8017028 <_scanf_chars+0x30>
 8017086:	6823      	ldr	r3, [r4, #0]
 8017088:	f013 0310 	ands.w	r3, r3, #16
 801708c:	d105      	bne.n	801709a <_scanf_chars+0xa2>
 801708e:	68e2      	ldr	r2, [r4, #12]
 8017090:	3201      	adds	r2, #1
 8017092:	60e2      	str	r2, [r4, #12]
 8017094:	69a2      	ldr	r2, [r4, #24]
 8017096:	b102      	cbz	r2, 801709a <_scanf_chars+0xa2>
 8017098:	7033      	strb	r3, [r6, #0]
 801709a:	6923      	ldr	r3, [r4, #16]
 801709c:	443b      	add	r3, r7
 801709e:	6123      	str	r3, [r4, #16]
 80170a0:	2000      	movs	r0, #0
 80170a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80170a6:	bf00      	nop
 80170a8:	08019085 	.word	0x08019085

080170ac <_scanf_i>:
 80170ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80170b0:	4698      	mov	r8, r3
 80170b2:	4b74      	ldr	r3, [pc, #464]	@ (8017284 <_scanf_i+0x1d8>)
 80170b4:	460c      	mov	r4, r1
 80170b6:	4682      	mov	sl, r0
 80170b8:	4616      	mov	r6, r2
 80170ba:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80170be:	b087      	sub	sp, #28
 80170c0:	ab03      	add	r3, sp, #12
 80170c2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80170c6:	4b70      	ldr	r3, [pc, #448]	@ (8017288 <_scanf_i+0x1dc>)
 80170c8:	69a1      	ldr	r1, [r4, #24]
 80170ca:	4a70      	ldr	r2, [pc, #448]	@ (801728c <_scanf_i+0x1e0>)
 80170cc:	2903      	cmp	r1, #3
 80170ce:	bf08      	it	eq
 80170d0:	461a      	moveq	r2, r3
 80170d2:	68a3      	ldr	r3, [r4, #8]
 80170d4:	9201      	str	r2, [sp, #4]
 80170d6:	1e5a      	subs	r2, r3, #1
 80170d8:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80170dc:	bf88      	it	hi
 80170de:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80170e2:	4627      	mov	r7, r4
 80170e4:	bf82      	ittt	hi
 80170e6:	eb03 0905 	addhi.w	r9, r3, r5
 80170ea:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80170ee:	60a3      	strhi	r3, [r4, #8]
 80170f0:	f857 3b1c 	ldr.w	r3, [r7], #28
 80170f4:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 80170f8:	bf98      	it	ls
 80170fa:	f04f 0900 	movls.w	r9, #0
 80170fe:	6023      	str	r3, [r4, #0]
 8017100:	463d      	mov	r5, r7
 8017102:	f04f 0b00 	mov.w	fp, #0
 8017106:	6831      	ldr	r1, [r6, #0]
 8017108:	ab03      	add	r3, sp, #12
 801710a:	7809      	ldrb	r1, [r1, #0]
 801710c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8017110:	2202      	movs	r2, #2
 8017112:	f7e9 f8f5 	bl	8000300 <memchr>
 8017116:	b328      	cbz	r0, 8017164 <_scanf_i+0xb8>
 8017118:	f1bb 0f01 	cmp.w	fp, #1
 801711c:	d159      	bne.n	80171d2 <_scanf_i+0x126>
 801711e:	6862      	ldr	r2, [r4, #4]
 8017120:	b92a      	cbnz	r2, 801712e <_scanf_i+0x82>
 8017122:	6822      	ldr	r2, [r4, #0]
 8017124:	2108      	movs	r1, #8
 8017126:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801712a:	6061      	str	r1, [r4, #4]
 801712c:	6022      	str	r2, [r4, #0]
 801712e:	6822      	ldr	r2, [r4, #0]
 8017130:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8017134:	6022      	str	r2, [r4, #0]
 8017136:	68a2      	ldr	r2, [r4, #8]
 8017138:	1e51      	subs	r1, r2, #1
 801713a:	60a1      	str	r1, [r4, #8]
 801713c:	b192      	cbz	r2, 8017164 <_scanf_i+0xb8>
 801713e:	6832      	ldr	r2, [r6, #0]
 8017140:	1c51      	adds	r1, r2, #1
 8017142:	6031      	str	r1, [r6, #0]
 8017144:	7812      	ldrb	r2, [r2, #0]
 8017146:	f805 2b01 	strb.w	r2, [r5], #1
 801714a:	6872      	ldr	r2, [r6, #4]
 801714c:	3a01      	subs	r2, #1
 801714e:	2a00      	cmp	r2, #0
 8017150:	6072      	str	r2, [r6, #4]
 8017152:	dc07      	bgt.n	8017164 <_scanf_i+0xb8>
 8017154:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8017158:	4631      	mov	r1, r6
 801715a:	4650      	mov	r0, sl
 801715c:	4790      	blx	r2
 801715e:	2800      	cmp	r0, #0
 8017160:	f040 8085 	bne.w	801726e <_scanf_i+0x1c2>
 8017164:	f10b 0b01 	add.w	fp, fp, #1
 8017168:	f1bb 0f03 	cmp.w	fp, #3
 801716c:	d1cb      	bne.n	8017106 <_scanf_i+0x5a>
 801716e:	6863      	ldr	r3, [r4, #4]
 8017170:	b90b      	cbnz	r3, 8017176 <_scanf_i+0xca>
 8017172:	230a      	movs	r3, #10
 8017174:	6063      	str	r3, [r4, #4]
 8017176:	6863      	ldr	r3, [r4, #4]
 8017178:	4945      	ldr	r1, [pc, #276]	@ (8017290 <_scanf_i+0x1e4>)
 801717a:	6960      	ldr	r0, [r4, #20]
 801717c:	1ac9      	subs	r1, r1, r3
 801717e:	f000 f935 	bl	80173ec <__sccl>
 8017182:	f04f 0b00 	mov.w	fp, #0
 8017186:	68a3      	ldr	r3, [r4, #8]
 8017188:	6822      	ldr	r2, [r4, #0]
 801718a:	2b00      	cmp	r3, #0
 801718c:	d03d      	beq.n	801720a <_scanf_i+0x15e>
 801718e:	6831      	ldr	r1, [r6, #0]
 8017190:	6960      	ldr	r0, [r4, #20]
 8017192:	f891 c000 	ldrb.w	ip, [r1]
 8017196:	f810 000c 	ldrb.w	r0, [r0, ip]
 801719a:	2800      	cmp	r0, #0
 801719c:	d035      	beq.n	801720a <_scanf_i+0x15e>
 801719e:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 80171a2:	d124      	bne.n	80171ee <_scanf_i+0x142>
 80171a4:	0510      	lsls	r0, r2, #20
 80171a6:	d522      	bpl.n	80171ee <_scanf_i+0x142>
 80171a8:	f10b 0b01 	add.w	fp, fp, #1
 80171ac:	f1b9 0f00 	cmp.w	r9, #0
 80171b0:	d003      	beq.n	80171ba <_scanf_i+0x10e>
 80171b2:	3301      	adds	r3, #1
 80171b4:	f109 39ff 	add.w	r9, r9, #4294967295
 80171b8:	60a3      	str	r3, [r4, #8]
 80171ba:	6873      	ldr	r3, [r6, #4]
 80171bc:	3b01      	subs	r3, #1
 80171be:	2b00      	cmp	r3, #0
 80171c0:	6073      	str	r3, [r6, #4]
 80171c2:	dd1b      	ble.n	80171fc <_scanf_i+0x150>
 80171c4:	6833      	ldr	r3, [r6, #0]
 80171c6:	3301      	adds	r3, #1
 80171c8:	6033      	str	r3, [r6, #0]
 80171ca:	68a3      	ldr	r3, [r4, #8]
 80171cc:	3b01      	subs	r3, #1
 80171ce:	60a3      	str	r3, [r4, #8]
 80171d0:	e7d9      	b.n	8017186 <_scanf_i+0xda>
 80171d2:	f1bb 0f02 	cmp.w	fp, #2
 80171d6:	d1ae      	bne.n	8017136 <_scanf_i+0x8a>
 80171d8:	6822      	ldr	r2, [r4, #0]
 80171da:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 80171de:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80171e2:	d1c4      	bne.n	801716e <_scanf_i+0xc2>
 80171e4:	2110      	movs	r1, #16
 80171e6:	6061      	str	r1, [r4, #4]
 80171e8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80171ec:	e7a2      	b.n	8017134 <_scanf_i+0x88>
 80171ee:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 80171f2:	6022      	str	r2, [r4, #0]
 80171f4:	780b      	ldrb	r3, [r1, #0]
 80171f6:	f805 3b01 	strb.w	r3, [r5], #1
 80171fa:	e7de      	b.n	80171ba <_scanf_i+0x10e>
 80171fc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8017200:	4631      	mov	r1, r6
 8017202:	4650      	mov	r0, sl
 8017204:	4798      	blx	r3
 8017206:	2800      	cmp	r0, #0
 8017208:	d0df      	beq.n	80171ca <_scanf_i+0x11e>
 801720a:	6823      	ldr	r3, [r4, #0]
 801720c:	05d9      	lsls	r1, r3, #23
 801720e:	d50d      	bpl.n	801722c <_scanf_i+0x180>
 8017210:	42bd      	cmp	r5, r7
 8017212:	d909      	bls.n	8017228 <_scanf_i+0x17c>
 8017214:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8017218:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801721c:	4632      	mov	r2, r6
 801721e:	4650      	mov	r0, sl
 8017220:	4798      	blx	r3
 8017222:	f105 39ff 	add.w	r9, r5, #4294967295
 8017226:	464d      	mov	r5, r9
 8017228:	42bd      	cmp	r5, r7
 801722a:	d028      	beq.n	801727e <_scanf_i+0x1d2>
 801722c:	6822      	ldr	r2, [r4, #0]
 801722e:	f012 0210 	ands.w	r2, r2, #16
 8017232:	d113      	bne.n	801725c <_scanf_i+0x1b0>
 8017234:	702a      	strb	r2, [r5, #0]
 8017236:	6863      	ldr	r3, [r4, #4]
 8017238:	9e01      	ldr	r6, [sp, #4]
 801723a:	4639      	mov	r1, r7
 801723c:	4650      	mov	r0, sl
 801723e:	47b0      	blx	r6
 8017240:	f8d8 3000 	ldr.w	r3, [r8]
 8017244:	6821      	ldr	r1, [r4, #0]
 8017246:	1d1a      	adds	r2, r3, #4
 8017248:	f8c8 2000 	str.w	r2, [r8]
 801724c:	f011 0f20 	tst.w	r1, #32
 8017250:	681b      	ldr	r3, [r3, #0]
 8017252:	d00f      	beq.n	8017274 <_scanf_i+0x1c8>
 8017254:	6018      	str	r0, [r3, #0]
 8017256:	68e3      	ldr	r3, [r4, #12]
 8017258:	3301      	adds	r3, #1
 801725a:	60e3      	str	r3, [r4, #12]
 801725c:	6923      	ldr	r3, [r4, #16]
 801725e:	1bed      	subs	r5, r5, r7
 8017260:	445d      	add	r5, fp
 8017262:	442b      	add	r3, r5
 8017264:	6123      	str	r3, [r4, #16]
 8017266:	2000      	movs	r0, #0
 8017268:	b007      	add	sp, #28
 801726a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801726e:	f04f 0b00 	mov.w	fp, #0
 8017272:	e7ca      	b.n	801720a <_scanf_i+0x15e>
 8017274:	07ca      	lsls	r2, r1, #31
 8017276:	bf4c      	ite	mi
 8017278:	8018      	strhmi	r0, [r3, #0]
 801727a:	6018      	strpl	r0, [r3, #0]
 801727c:	e7eb      	b.n	8017256 <_scanf_i+0x1aa>
 801727e:	2001      	movs	r0, #1
 8017280:	e7f2      	b.n	8017268 <_scanf_i+0x1bc>
 8017282:	bf00      	nop
 8017284:	08019038 	.word	0x08019038
 8017288:	080135ed 	.word	0x080135ed
 801728c:	08017dad 	.word	0x08017dad
 8017290:	080192c5 	.word	0x080192c5

08017294 <__sflush_r>:
 8017294:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8017298:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801729c:	0716      	lsls	r6, r2, #28
 801729e:	4605      	mov	r5, r0
 80172a0:	460c      	mov	r4, r1
 80172a2:	d454      	bmi.n	801734e <__sflush_r+0xba>
 80172a4:	684b      	ldr	r3, [r1, #4]
 80172a6:	2b00      	cmp	r3, #0
 80172a8:	dc02      	bgt.n	80172b0 <__sflush_r+0x1c>
 80172aa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80172ac:	2b00      	cmp	r3, #0
 80172ae:	dd48      	ble.n	8017342 <__sflush_r+0xae>
 80172b0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80172b2:	2e00      	cmp	r6, #0
 80172b4:	d045      	beq.n	8017342 <__sflush_r+0xae>
 80172b6:	2300      	movs	r3, #0
 80172b8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80172bc:	682f      	ldr	r7, [r5, #0]
 80172be:	6a21      	ldr	r1, [r4, #32]
 80172c0:	602b      	str	r3, [r5, #0]
 80172c2:	d030      	beq.n	8017326 <__sflush_r+0x92>
 80172c4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80172c6:	89a3      	ldrh	r3, [r4, #12]
 80172c8:	0759      	lsls	r1, r3, #29
 80172ca:	d505      	bpl.n	80172d8 <__sflush_r+0x44>
 80172cc:	6863      	ldr	r3, [r4, #4]
 80172ce:	1ad2      	subs	r2, r2, r3
 80172d0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80172d2:	b10b      	cbz	r3, 80172d8 <__sflush_r+0x44>
 80172d4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80172d6:	1ad2      	subs	r2, r2, r3
 80172d8:	2300      	movs	r3, #0
 80172da:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80172dc:	6a21      	ldr	r1, [r4, #32]
 80172de:	4628      	mov	r0, r5
 80172e0:	47b0      	blx	r6
 80172e2:	1c43      	adds	r3, r0, #1
 80172e4:	89a3      	ldrh	r3, [r4, #12]
 80172e6:	d106      	bne.n	80172f6 <__sflush_r+0x62>
 80172e8:	6829      	ldr	r1, [r5, #0]
 80172ea:	291d      	cmp	r1, #29
 80172ec:	d82b      	bhi.n	8017346 <__sflush_r+0xb2>
 80172ee:	4a2a      	ldr	r2, [pc, #168]	@ (8017398 <__sflush_r+0x104>)
 80172f0:	40ca      	lsrs	r2, r1
 80172f2:	07d6      	lsls	r6, r2, #31
 80172f4:	d527      	bpl.n	8017346 <__sflush_r+0xb2>
 80172f6:	2200      	movs	r2, #0
 80172f8:	6062      	str	r2, [r4, #4]
 80172fa:	04d9      	lsls	r1, r3, #19
 80172fc:	6922      	ldr	r2, [r4, #16]
 80172fe:	6022      	str	r2, [r4, #0]
 8017300:	d504      	bpl.n	801730c <__sflush_r+0x78>
 8017302:	1c42      	adds	r2, r0, #1
 8017304:	d101      	bne.n	801730a <__sflush_r+0x76>
 8017306:	682b      	ldr	r3, [r5, #0]
 8017308:	b903      	cbnz	r3, 801730c <__sflush_r+0x78>
 801730a:	6560      	str	r0, [r4, #84]	@ 0x54
 801730c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801730e:	602f      	str	r7, [r5, #0]
 8017310:	b1b9      	cbz	r1, 8017342 <__sflush_r+0xae>
 8017312:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8017316:	4299      	cmp	r1, r3
 8017318:	d002      	beq.n	8017320 <__sflush_r+0x8c>
 801731a:	4628      	mov	r0, r5
 801731c:	f7fd ffe2 	bl	80152e4 <_free_r>
 8017320:	2300      	movs	r3, #0
 8017322:	6363      	str	r3, [r4, #52]	@ 0x34
 8017324:	e00d      	b.n	8017342 <__sflush_r+0xae>
 8017326:	2301      	movs	r3, #1
 8017328:	4628      	mov	r0, r5
 801732a:	47b0      	blx	r6
 801732c:	4602      	mov	r2, r0
 801732e:	1c50      	adds	r0, r2, #1
 8017330:	d1c9      	bne.n	80172c6 <__sflush_r+0x32>
 8017332:	682b      	ldr	r3, [r5, #0]
 8017334:	2b00      	cmp	r3, #0
 8017336:	d0c6      	beq.n	80172c6 <__sflush_r+0x32>
 8017338:	2b1d      	cmp	r3, #29
 801733a:	d001      	beq.n	8017340 <__sflush_r+0xac>
 801733c:	2b16      	cmp	r3, #22
 801733e:	d11e      	bne.n	801737e <__sflush_r+0xea>
 8017340:	602f      	str	r7, [r5, #0]
 8017342:	2000      	movs	r0, #0
 8017344:	e022      	b.n	801738c <__sflush_r+0xf8>
 8017346:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801734a:	b21b      	sxth	r3, r3
 801734c:	e01b      	b.n	8017386 <__sflush_r+0xf2>
 801734e:	690f      	ldr	r7, [r1, #16]
 8017350:	2f00      	cmp	r7, #0
 8017352:	d0f6      	beq.n	8017342 <__sflush_r+0xae>
 8017354:	0793      	lsls	r3, r2, #30
 8017356:	680e      	ldr	r6, [r1, #0]
 8017358:	bf08      	it	eq
 801735a:	694b      	ldreq	r3, [r1, #20]
 801735c:	600f      	str	r7, [r1, #0]
 801735e:	bf18      	it	ne
 8017360:	2300      	movne	r3, #0
 8017362:	eba6 0807 	sub.w	r8, r6, r7
 8017366:	608b      	str	r3, [r1, #8]
 8017368:	f1b8 0f00 	cmp.w	r8, #0
 801736c:	dde9      	ble.n	8017342 <__sflush_r+0xae>
 801736e:	6a21      	ldr	r1, [r4, #32]
 8017370:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8017372:	4643      	mov	r3, r8
 8017374:	463a      	mov	r2, r7
 8017376:	4628      	mov	r0, r5
 8017378:	47b0      	blx	r6
 801737a:	2800      	cmp	r0, #0
 801737c:	dc08      	bgt.n	8017390 <__sflush_r+0xfc>
 801737e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017382:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017386:	81a3      	strh	r3, [r4, #12]
 8017388:	f04f 30ff 	mov.w	r0, #4294967295
 801738c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017390:	4407      	add	r7, r0
 8017392:	eba8 0800 	sub.w	r8, r8, r0
 8017396:	e7e7      	b.n	8017368 <__sflush_r+0xd4>
 8017398:	20400001 	.word	0x20400001

0801739c <_fflush_r>:
 801739c:	b538      	push	{r3, r4, r5, lr}
 801739e:	690b      	ldr	r3, [r1, #16]
 80173a0:	4605      	mov	r5, r0
 80173a2:	460c      	mov	r4, r1
 80173a4:	b913      	cbnz	r3, 80173ac <_fflush_r+0x10>
 80173a6:	2500      	movs	r5, #0
 80173a8:	4628      	mov	r0, r5
 80173aa:	bd38      	pop	{r3, r4, r5, pc}
 80173ac:	b118      	cbz	r0, 80173b6 <_fflush_r+0x1a>
 80173ae:	6a03      	ldr	r3, [r0, #32]
 80173b0:	b90b      	cbnz	r3, 80173b6 <_fflush_r+0x1a>
 80173b2:	f7fc ffed 	bl	8014390 <__sinit>
 80173b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80173ba:	2b00      	cmp	r3, #0
 80173bc:	d0f3      	beq.n	80173a6 <_fflush_r+0xa>
 80173be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80173c0:	07d0      	lsls	r0, r2, #31
 80173c2:	d404      	bmi.n	80173ce <_fflush_r+0x32>
 80173c4:	0599      	lsls	r1, r3, #22
 80173c6:	d402      	bmi.n	80173ce <_fflush_r+0x32>
 80173c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80173ca:	f7fd f99a 	bl	8014702 <__retarget_lock_acquire_recursive>
 80173ce:	4628      	mov	r0, r5
 80173d0:	4621      	mov	r1, r4
 80173d2:	f7ff ff5f 	bl	8017294 <__sflush_r>
 80173d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80173d8:	07da      	lsls	r2, r3, #31
 80173da:	4605      	mov	r5, r0
 80173dc:	d4e4      	bmi.n	80173a8 <_fflush_r+0xc>
 80173de:	89a3      	ldrh	r3, [r4, #12]
 80173e0:	059b      	lsls	r3, r3, #22
 80173e2:	d4e1      	bmi.n	80173a8 <_fflush_r+0xc>
 80173e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80173e6:	f7fd f98d 	bl	8014704 <__retarget_lock_release_recursive>
 80173ea:	e7dd      	b.n	80173a8 <_fflush_r+0xc>

080173ec <__sccl>:
 80173ec:	b570      	push	{r4, r5, r6, lr}
 80173ee:	780b      	ldrb	r3, [r1, #0]
 80173f0:	4604      	mov	r4, r0
 80173f2:	2b5e      	cmp	r3, #94	@ 0x5e
 80173f4:	bf0b      	itete	eq
 80173f6:	784b      	ldrbeq	r3, [r1, #1]
 80173f8:	1c4a      	addne	r2, r1, #1
 80173fa:	1c8a      	addeq	r2, r1, #2
 80173fc:	2100      	movne	r1, #0
 80173fe:	bf08      	it	eq
 8017400:	2101      	moveq	r1, #1
 8017402:	3801      	subs	r0, #1
 8017404:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8017408:	f800 1f01 	strb.w	r1, [r0, #1]!
 801740c:	42a8      	cmp	r0, r5
 801740e:	d1fb      	bne.n	8017408 <__sccl+0x1c>
 8017410:	b90b      	cbnz	r3, 8017416 <__sccl+0x2a>
 8017412:	1e50      	subs	r0, r2, #1
 8017414:	bd70      	pop	{r4, r5, r6, pc}
 8017416:	f081 0101 	eor.w	r1, r1, #1
 801741a:	54e1      	strb	r1, [r4, r3]
 801741c:	4610      	mov	r0, r2
 801741e:	4602      	mov	r2, r0
 8017420:	f812 5b01 	ldrb.w	r5, [r2], #1
 8017424:	2d2d      	cmp	r5, #45	@ 0x2d
 8017426:	d005      	beq.n	8017434 <__sccl+0x48>
 8017428:	2d5d      	cmp	r5, #93	@ 0x5d
 801742a:	d016      	beq.n	801745a <__sccl+0x6e>
 801742c:	2d00      	cmp	r5, #0
 801742e:	d0f1      	beq.n	8017414 <__sccl+0x28>
 8017430:	462b      	mov	r3, r5
 8017432:	e7f2      	b.n	801741a <__sccl+0x2e>
 8017434:	7846      	ldrb	r6, [r0, #1]
 8017436:	2e5d      	cmp	r6, #93	@ 0x5d
 8017438:	d0fa      	beq.n	8017430 <__sccl+0x44>
 801743a:	42b3      	cmp	r3, r6
 801743c:	dcf8      	bgt.n	8017430 <__sccl+0x44>
 801743e:	3002      	adds	r0, #2
 8017440:	461a      	mov	r2, r3
 8017442:	3201      	adds	r2, #1
 8017444:	4296      	cmp	r6, r2
 8017446:	54a1      	strb	r1, [r4, r2]
 8017448:	dcfb      	bgt.n	8017442 <__sccl+0x56>
 801744a:	1af2      	subs	r2, r6, r3
 801744c:	3a01      	subs	r2, #1
 801744e:	1c5d      	adds	r5, r3, #1
 8017450:	42b3      	cmp	r3, r6
 8017452:	bfa8      	it	ge
 8017454:	2200      	movge	r2, #0
 8017456:	18ab      	adds	r3, r5, r2
 8017458:	e7e1      	b.n	801741e <__sccl+0x32>
 801745a:	4610      	mov	r0, r2
 801745c:	e7da      	b.n	8017414 <__sccl+0x28>

0801745e <__submore>:
 801745e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017462:	460c      	mov	r4, r1
 8017464:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8017466:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801746a:	4299      	cmp	r1, r3
 801746c:	d11d      	bne.n	80174aa <__submore+0x4c>
 801746e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8017472:	f7fd ffab 	bl	80153cc <_malloc_r>
 8017476:	b918      	cbnz	r0, 8017480 <__submore+0x22>
 8017478:	f04f 30ff 	mov.w	r0, #4294967295
 801747c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017480:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8017484:	63a3      	str	r3, [r4, #56]	@ 0x38
 8017486:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 801748a:	6360      	str	r0, [r4, #52]	@ 0x34
 801748c:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8017490:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8017494:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8017498:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 801749c:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 80174a0:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 80174a4:	6020      	str	r0, [r4, #0]
 80174a6:	2000      	movs	r0, #0
 80174a8:	e7e8      	b.n	801747c <__submore+0x1e>
 80174aa:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 80174ac:	0077      	lsls	r7, r6, #1
 80174ae:	463a      	mov	r2, r7
 80174b0:	f000 fbdf 	bl	8017c72 <_realloc_r>
 80174b4:	4605      	mov	r5, r0
 80174b6:	2800      	cmp	r0, #0
 80174b8:	d0de      	beq.n	8017478 <__submore+0x1a>
 80174ba:	eb00 0806 	add.w	r8, r0, r6
 80174be:	4601      	mov	r1, r0
 80174c0:	4632      	mov	r2, r6
 80174c2:	4640      	mov	r0, r8
 80174c4:	f000 f842 	bl	801754c <memcpy>
 80174c8:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 80174cc:	f8c4 8000 	str.w	r8, [r4]
 80174d0:	e7e9      	b.n	80174a6 <__submore+0x48>

080174d2 <memmove>:
 80174d2:	4288      	cmp	r0, r1
 80174d4:	b510      	push	{r4, lr}
 80174d6:	eb01 0402 	add.w	r4, r1, r2
 80174da:	d902      	bls.n	80174e2 <memmove+0x10>
 80174dc:	4284      	cmp	r4, r0
 80174de:	4623      	mov	r3, r4
 80174e0:	d807      	bhi.n	80174f2 <memmove+0x20>
 80174e2:	1e43      	subs	r3, r0, #1
 80174e4:	42a1      	cmp	r1, r4
 80174e6:	d008      	beq.n	80174fa <memmove+0x28>
 80174e8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80174ec:	f803 2f01 	strb.w	r2, [r3, #1]!
 80174f0:	e7f8      	b.n	80174e4 <memmove+0x12>
 80174f2:	4402      	add	r2, r0
 80174f4:	4601      	mov	r1, r0
 80174f6:	428a      	cmp	r2, r1
 80174f8:	d100      	bne.n	80174fc <memmove+0x2a>
 80174fa:	bd10      	pop	{r4, pc}
 80174fc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8017500:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8017504:	e7f7      	b.n	80174f6 <memmove+0x24>

08017506 <strncmp>:
 8017506:	b510      	push	{r4, lr}
 8017508:	b16a      	cbz	r2, 8017526 <strncmp+0x20>
 801750a:	3901      	subs	r1, #1
 801750c:	1884      	adds	r4, r0, r2
 801750e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017512:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8017516:	429a      	cmp	r2, r3
 8017518:	d103      	bne.n	8017522 <strncmp+0x1c>
 801751a:	42a0      	cmp	r0, r4
 801751c:	d001      	beq.n	8017522 <strncmp+0x1c>
 801751e:	2a00      	cmp	r2, #0
 8017520:	d1f5      	bne.n	801750e <strncmp+0x8>
 8017522:	1ad0      	subs	r0, r2, r3
 8017524:	bd10      	pop	{r4, pc}
 8017526:	4610      	mov	r0, r2
 8017528:	e7fc      	b.n	8017524 <strncmp+0x1e>
	...

0801752c <_sbrk_r>:
 801752c:	b538      	push	{r3, r4, r5, lr}
 801752e:	4d06      	ldr	r5, [pc, #24]	@ (8017548 <_sbrk_r+0x1c>)
 8017530:	2300      	movs	r3, #0
 8017532:	4604      	mov	r4, r0
 8017534:	4608      	mov	r0, r1
 8017536:	602b      	str	r3, [r5, #0]
 8017538:	f7ec f8a2 	bl	8003680 <_sbrk>
 801753c:	1c43      	adds	r3, r0, #1
 801753e:	d102      	bne.n	8017546 <_sbrk_r+0x1a>
 8017540:	682b      	ldr	r3, [r5, #0]
 8017542:	b103      	cbz	r3, 8017546 <_sbrk_r+0x1a>
 8017544:	6023      	str	r3, [r4, #0]
 8017546:	bd38      	pop	{r3, r4, r5, pc}
 8017548:	24001bfc 	.word	0x24001bfc

0801754c <memcpy>:
 801754c:	440a      	add	r2, r1
 801754e:	4291      	cmp	r1, r2
 8017550:	f100 33ff 	add.w	r3, r0, #4294967295
 8017554:	d100      	bne.n	8017558 <memcpy+0xc>
 8017556:	4770      	bx	lr
 8017558:	b510      	push	{r4, lr}
 801755a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801755e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8017562:	4291      	cmp	r1, r2
 8017564:	d1f9      	bne.n	801755a <memcpy+0xe>
 8017566:	bd10      	pop	{r4, pc}

08017568 <nan>:
 8017568:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8017570 <nan+0x8>
 801756c:	4770      	bx	lr
 801756e:	bf00      	nop
 8017570:	00000000 	.word	0x00000000
 8017574:	7ff80000 	.word	0x7ff80000

08017578 <__assert_func>:
 8017578:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801757a:	4614      	mov	r4, r2
 801757c:	461a      	mov	r2, r3
 801757e:	4b09      	ldr	r3, [pc, #36]	@ (80175a4 <__assert_func+0x2c>)
 8017580:	681b      	ldr	r3, [r3, #0]
 8017582:	4605      	mov	r5, r0
 8017584:	68d8      	ldr	r0, [r3, #12]
 8017586:	b14c      	cbz	r4, 801759c <__assert_func+0x24>
 8017588:	4b07      	ldr	r3, [pc, #28]	@ (80175a8 <__assert_func+0x30>)
 801758a:	9100      	str	r1, [sp, #0]
 801758c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8017590:	4906      	ldr	r1, [pc, #24]	@ (80175ac <__assert_func+0x34>)
 8017592:	462b      	mov	r3, r5
 8017594:	f000 fc1a 	bl	8017dcc <fiprintf>
 8017598:	f000 fc2a 	bl	8017df0 <abort>
 801759c:	4b04      	ldr	r3, [pc, #16]	@ (80175b0 <__assert_func+0x38>)
 801759e:	461c      	mov	r4, r3
 80175a0:	e7f3      	b.n	801758a <__assert_func+0x12>
 80175a2:	bf00      	nop
 80175a4:	24000194 	.word	0x24000194
 80175a8:	080192d8 	.word	0x080192d8
 80175ac:	080192e5 	.word	0x080192e5
 80175b0:	08019313 	.word	0x08019313

080175b4 <_calloc_r>:
 80175b4:	b570      	push	{r4, r5, r6, lr}
 80175b6:	fba1 5402 	umull	r5, r4, r1, r2
 80175ba:	b934      	cbnz	r4, 80175ca <_calloc_r+0x16>
 80175bc:	4629      	mov	r1, r5
 80175be:	f7fd ff05 	bl	80153cc <_malloc_r>
 80175c2:	4606      	mov	r6, r0
 80175c4:	b928      	cbnz	r0, 80175d2 <_calloc_r+0x1e>
 80175c6:	4630      	mov	r0, r6
 80175c8:	bd70      	pop	{r4, r5, r6, pc}
 80175ca:	220c      	movs	r2, #12
 80175cc:	6002      	str	r2, [r0, #0]
 80175ce:	2600      	movs	r6, #0
 80175d0:	e7f9      	b.n	80175c6 <_calloc_r+0x12>
 80175d2:	462a      	mov	r2, r5
 80175d4:	4621      	mov	r1, r4
 80175d6:	f7fd f817 	bl	8014608 <memset>
 80175da:	e7f4      	b.n	80175c6 <_calloc_r+0x12>

080175dc <rshift>:
 80175dc:	6903      	ldr	r3, [r0, #16]
 80175de:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80175e2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80175e6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80175ea:	f100 0414 	add.w	r4, r0, #20
 80175ee:	dd45      	ble.n	801767c <rshift+0xa0>
 80175f0:	f011 011f 	ands.w	r1, r1, #31
 80175f4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80175f8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80175fc:	d10c      	bne.n	8017618 <rshift+0x3c>
 80175fe:	f100 0710 	add.w	r7, r0, #16
 8017602:	4629      	mov	r1, r5
 8017604:	42b1      	cmp	r1, r6
 8017606:	d334      	bcc.n	8017672 <rshift+0x96>
 8017608:	1a9b      	subs	r3, r3, r2
 801760a:	009b      	lsls	r3, r3, #2
 801760c:	1eea      	subs	r2, r5, #3
 801760e:	4296      	cmp	r6, r2
 8017610:	bf38      	it	cc
 8017612:	2300      	movcc	r3, #0
 8017614:	4423      	add	r3, r4
 8017616:	e015      	b.n	8017644 <rshift+0x68>
 8017618:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801761c:	f1c1 0820 	rsb	r8, r1, #32
 8017620:	40cf      	lsrs	r7, r1
 8017622:	f105 0e04 	add.w	lr, r5, #4
 8017626:	46a1      	mov	r9, r4
 8017628:	4576      	cmp	r6, lr
 801762a:	46f4      	mov	ip, lr
 801762c:	d815      	bhi.n	801765a <rshift+0x7e>
 801762e:	1a9a      	subs	r2, r3, r2
 8017630:	0092      	lsls	r2, r2, #2
 8017632:	3a04      	subs	r2, #4
 8017634:	3501      	adds	r5, #1
 8017636:	42ae      	cmp	r6, r5
 8017638:	bf38      	it	cc
 801763a:	2200      	movcc	r2, #0
 801763c:	18a3      	adds	r3, r4, r2
 801763e:	50a7      	str	r7, [r4, r2]
 8017640:	b107      	cbz	r7, 8017644 <rshift+0x68>
 8017642:	3304      	adds	r3, #4
 8017644:	1b1a      	subs	r2, r3, r4
 8017646:	42a3      	cmp	r3, r4
 8017648:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801764c:	bf08      	it	eq
 801764e:	2300      	moveq	r3, #0
 8017650:	6102      	str	r2, [r0, #16]
 8017652:	bf08      	it	eq
 8017654:	6143      	streq	r3, [r0, #20]
 8017656:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801765a:	f8dc c000 	ldr.w	ip, [ip]
 801765e:	fa0c fc08 	lsl.w	ip, ip, r8
 8017662:	ea4c 0707 	orr.w	r7, ip, r7
 8017666:	f849 7b04 	str.w	r7, [r9], #4
 801766a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801766e:	40cf      	lsrs	r7, r1
 8017670:	e7da      	b.n	8017628 <rshift+0x4c>
 8017672:	f851 cb04 	ldr.w	ip, [r1], #4
 8017676:	f847 cf04 	str.w	ip, [r7, #4]!
 801767a:	e7c3      	b.n	8017604 <rshift+0x28>
 801767c:	4623      	mov	r3, r4
 801767e:	e7e1      	b.n	8017644 <rshift+0x68>

08017680 <__hexdig_fun>:
 8017680:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8017684:	2b09      	cmp	r3, #9
 8017686:	d802      	bhi.n	801768e <__hexdig_fun+0xe>
 8017688:	3820      	subs	r0, #32
 801768a:	b2c0      	uxtb	r0, r0
 801768c:	4770      	bx	lr
 801768e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8017692:	2b05      	cmp	r3, #5
 8017694:	d801      	bhi.n	801769a <__hexdig_fun+0x1a>
 8017696:	3847      	subs	r0, #71	@ 0x47
 8017698:	e7f7      	b.n	801768a <__hexdig_fun+0xa>
 801769a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801769e:	2b05      	cmp	r3, #5
 80176a0:	d801      	bhi.n	80176a6 <__hexdig_fun+0x26>
 80176a2:	3827      	subs	r0, #39	@ 0x27
 80176a4:	e7f1      	b.n	801768a <__hexdig_fun+0xa>
 80176a6:	2000      	movs	r0, #0
 80176a8:	4770      	bx	lr
	...

080176ac <__gethex>:
 80176ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80176b0:	b085      	sub	sp, #20
 80176b2:	468a      	mov	sl, r1
 80176b4:	9302      	str	r3, [sp, #8]
 80176b6:	680b      	ldr	r3, [r1, #0]
 80176b8:	9001      	str	r0, [sp, #4]
 80176ba:	4690      	mov	r8, r2
 80176bc:	1c9c      	adds	r4, r3, #2
 80176be:	46a1      	mov	r9, r4
 80176c0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80176c4:	2830      	cmp	r0, #48	@ 0x30
 80176c6:	d0fa      	beq.n	80176be <__gethex+0x12>
 80176c8:	eba9 0303 	sub.w	r3, r9, r3
 80176cc:	f1a3 0b02 	sub.w	fp, r3, #2
 80176d0:	f7ff ffd6 	bl	8017680 <__hexdig_fun>
 80176d4:	4605      	mov	r5, r0
 80176d6:	2800      	cmp	r0, #0
 80176d8:	d168      	bne.n	80177ac <__gethex+0x100>
 80176da:	49a0      	ldr	r1, [pc, #640]	@ (801795c <__gethex+0x2b0>)
 80176dc:	2201      	movs	r2, #1
 80176de:	4648      	mov	r0, r9
 80176e0:	f7ff ff11 	bl	8017506 <strncmp>
 80176e4:	4607      	mov	r7, r0
 80176e6:	2800      	cmp	r0, #0
 80176e8:	d167      	bne.n	80177ba <__gethex+0x10e>
 80176ea:	f899 0001 	ldrb.w	r0, [r9, #1]
 80176ee:	4626      	mov	r6, r4
 80176f0:	f7ff ffc6 	bl	8017680 <__hexdig_fun>
 80176f4:	2800      	cmp	r0, #0
 80176f6:	d062      	beq.n	80177be <__gethex+0x112>
 80176f8:	4623      	mov	r3, r4
 80176fa:	7818      	ldrb	r0, [r3, #0]
 80176fc:	2830      	cmp	r0, #48	@ 0x30
 80176fe:	4699      	mov	r9, r3
 8017700:	f103 0301 	add.w	r3, r3, #1
 8017704:	d0f9      	beq.n	80176fa <__gethex+0x4e>
 8017706:	f7ff ffbb 	bl	8017680 <__hexdig_fun>
 801770a:	fab0 f580 	clz	r5, r0
 801770e:	096d      	lsrs	r5, r5, #5
 8017710:	f04f 0b01 	mov.w	fp, #1
 8017714:	464a      	mov	r2, r9
 8017716:	4616      	mov	r6, r2
 8017718:	3201      	adds	r2, #1
 801771a:	7830      	ldrb	r0, [r6, #0]
 801771c:	f7ff ffb0 	bl	8017680 <__hexdig_fun>
 8017720:	2800      	cmp	r0, #0
 8017722:	d1f8      	bne.n	8017716 <__gethex+0x6a>
 8017724:	498d      	ldr	r1, [pc, #564]	@ (801795c <__gethex+0x2b0>)
 8017726:	2201      	movs	r2, #1
 8017728:	4630      	mov	r0, r6
 801772a:	f7ff feec 	bl	8017506 <strncmp>
 801772e:	2800      	cmp	r0, #0
 8017730:	d13f      	bne.n	80177b2 <__gethex+0x106>
 8017732:	b944      	cbnz	r4, 8017746 <__gethex+0x9a>
 8017734:	1c74      	adds	r4, r6, #1
 8017736:	4622      	mov	r2, r4
 8017738:	4616      	mov	r6, r2
 801773a:	3201      	adds	r2, #1
 801773c:	7830      	ldrb	r0, [r6, #0]
 801773e:	f7ff ff9f 	bl	8017680 <__hexdig_fun>
 8017742:	2800      	cmp	r0, #0
 8017744:	d1f8      	bne.n	8017738 <__gethex+0x8c>
 8017746:	1ba4      	subs	r4, r4, r6
 8017748:	00a7      	lsls	r7, r4, #2
 801774a:	7833      	ldrb	r3, [r6, #0]
 801774c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8017750:	2b50      	cmp	r3, #80	@ 0x50
 8017752:	d13e      	bne.n	80177d2 <__gethex+0x126>
 8017754:	7873      	ldrb	r3, [r6, #1]
 8017756:	2b2b      	cmp	r3, #43	@ 0x2b
 8017758:	d033      	beq.n	80177c2 <__gethex+0x116>
 801775a:	2b2d      	cmp	r3, #45	@ 0x2d
 801775c:	d034      	beq.n	80177c8 <__gethex+0x11c>
 801775e:	1c71      	adds	r1, r6, #1
 8017760:	2400      	movs	r4, #0
 8017762:	7808      	ldrb	r0, [r1, #0]
 8017764:	f7ff ff8c 	bl	8017680 <__hexdig_fun>
 8017768:	1e43      	subs	r3, r0, #1
 801776a:	b2db      	uxtb	r3, r3
 801776c:	2b18      	cmp	r3, #24
 801776e:	d830      	bhi.n	80177d2 <__gethex+0x126>
 8017770:	f1a0 0210 	sub.w	r2, r0, #16
 8017774:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8017778:	f7ff ff82 	bl	8017680 <__hexdig_fun>
 801777c:	f100 3cff 	add.w	ip, r0, #4294967295
 8017780:	fa5f fc8c 	uxtb.w	ip, ip
 8017784:	f1bc 0f18 	cmp.w	ip, #24
 8017788:	f04f 030a 	mov.w	r3, #10
 801778c:	d91e      	bls.n	80177cc <__gethex+0x120>
 801778e:	b104      	cbz	r4, 8017792 <__gethex+0xe6>
 8017790:	4252      	negs	r2, r2
 8017792:	4417      	add	r7, r2
 8017794:	f8ca 1000 	str.w	r1, [sl]
 8017798:	b1ed      	cbz	r5, 80177d6 <__gethex+0x12a>
 801779a:	f1bb 0f00 	cmp.w	fp, #0
 801779e:	bf0c      	ite	eq
 80177a0:	2506      	moveq	r5, #6
 80177a2:	2500      	movne	r5, #0
 80177a4:	4628      	mov	r0, r5
 80177a6:	b005      	add	sp, #20
 80177a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80177ac:	2500      	movs	r5, #0
 80177ae:	462c      	mov	r4, r5
 80177b0:	e7b0      	b.n	8017714 <__gethex+0x68>
 80177b2:	2c00      	cmp	r4, #0
 80177b4:	d1c7      	bne.n	8017746 <__gethex+0x9a>
 80177b6:	4627      	mov	r7, r4
 80177b8:	e7c7      	b.n	801774a <__gethex+0x9e>
 80177ba:	464e      	mov	r6, r9
 80177bc:	462f      	mov	r7, r5
 80177be:	2501      	movs	r5, #1
 80177c0:	e7c3      	b.n	801774a <__gethex+0x9e>
 80177c2:	2400      	movs	r4, #0
 80177c4:	1cb1      	adds	r1, r6, #2
 80177c6:	e7cc      	b.n	8017762 <__gethex+0xb6>
 80177c8:	2401      	movs	r4, #1
 80177ca:	e7fb      	b.n	80177c4 <__gethex+0x118>
 80177cc:	fb03 0002 	mla	r0, r3, r2, r0
 80177d0:	e7ce      	b.n	8017770 <__gethex+0xc4>
 80177d2:	4631      	mov	r1, r6
 80177d4:	e7de      	b.n	8017794 <__gethex+0xe8>
 80177d6:	eba6 0309 	sub.w	r3, r6, r9
 80177da:	3b01      	subs	r3, #1
 80177dc:	4629      	mov	r1, r5
 80177de:	2b07      	cmp	r3, #7
 80177e0:	dc0a      	bgt.n	80177f8 <__gethex+0x14c>
 80177e2:	9801      	ldr	r0, [sp, #4]
 80177e4:	f7fd fe7e 	bl	80154e4 <_Balloc>
 80177e8:	4604      	mov	r4, r0
 80177ea:	b940      	cbnz	r0, 80177fe <__gethex+0x152>
 80177ec:	4b5c      	ldr	r3, [pc, #368]	@ (8017960 <__gethex+0x2b4>)
 80177ee:	4602      	mov	r2, r0
 80177f0:	21e4      	movs	r1, #228	@ 0xe4
 80177f2:	485c      	ldr	r0, [pc, #368]	@ (8017964 <__gethex+0x2b8>)
 80177f4:	f7ff fec0 	bl	8017578 <__assert_func>
 80177f8:	3101      	adds	r1, #1
 80177fa:	105b      	asrs	r3, r3, #1
 80177fc:	e7ef      	b.n	80177de <__gethex+0x132>
 80177fe:	f100 0a14 	add.w	sl, r0, #20
 8017802:	2300      	movs	r3, #0
 8017804:	4655      	mov	r5, sl
 8017806:	469b      	mov	fp, r3
 8017808:	45b1      	cmp	r9, r6
 801780a:	d337      	bcc.n	801787c <__gethex+0x1d0>
 801780c:	f845 bb04 	str.w	fp, [r5], #4
 8017810:	eba5 050a 	sub.w	r5, r5, sl
 8017814:	10ad      	asrs	r5, r5, #2
 8017816:	6125      	str	r5, [r4, #16]
 8017818:	4658      	mov	r0, fp
 801781a:	f7fd ff55 	bl	80156c8 <__hi0bits>
 801781e:	016d      	lsls	r5, r5, #5
 8017820:	f8d8 6000 	ldr.w	r6, [r8]
 8017824:	1a2d      	subs	r5, r5, r0
 8017826:	42b5      	cmp	r5, r6
 8017828:	dd54      	ble.n	80178d4 <__gethex+0x228>
 801782a:	1bad      	subs	r5, r5, r6
 801782c:	4629      	mov	r1, r5
 801782e:	4620      	mov	r0, r4
 8017830:	f7fe fade 	bl	8015df0 <__any_on>
 8017834:	4681      	mov	r9, r0
 8017836:	b178      	cbz	r0, 8017858 <__gethex+0x1ac>
 8017838:	1e6b      	subs	r3, r5, #1
 801783a:	1159      	asrs	r1, r3, #5
 801783c:	f003 021f 	and.w	r2, r3, #31
 8017840:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8017844:	f04f 0901 	mov.w	r9, #1
 8017848:	fa09 f202 	lsl.w	r2, r9, r2
 801784c:	420a      	tst	r2, r1
 801784e:	d003      	beq.n	8017858 <__gethex+0x1ac>
 8017850:	454b      	cmp	r3, r9
 8017852:	dc36      	bgt.n	80178c2 <__gethex+0x216>
 8017854:	f04f 0902 	mov.w	r9, #2
 8017858:	4629      	mov	r1, r5
 801785a:	4620      	mov	r0, r4
 801785c:	f7ff febe 	bl	80175dc <rshift>
 8017860:	442f      	add	r7, r5
 8017862:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8017866:	42bb      	cmp	r3, r7
 8017868:	da42      	bge.n	80178f0 <__gethex+0x244>
 801786a:	9801      	ldr	r0, [sp, #4]
 801786c:	4621      	mov	r1, r4
 801786e:	f7fd fe79 	bl	8015564 <_Bfree>
 8017872:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8017874:	2300      	movs	r3, #0
 8017876:	6013      	str	r3, [r2, #0]
 8017878:	25a3      	movs	r5, #163	@ 0xa3
 801787a:	e793      	b.n	80177a4 <__gethex+0xf8>
 801787c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8017880:	2a2e      	cmp	r2, #46	@ 0x2e
 8017882:	d012      	beq.n	80178aa <__gethex+0x1fe>
 8017884:	2b20      	cmp	r3, #32
 8017886:	d104      	bne.n	8017892 <__gethex+0x1e6>
 8017888:	f845 bb04 	str.w	fp, [r5], #4
 801788c:	f04f 0b00 	mov.w	fp, #0
 8017890:	465b      	mov	r3, fp
 8017892:	7830      	ldrb	r0, [r6, #0]
 8017894:	9303      	str	r3, [sp, #12]
 8017896:	f7ff fef3 	bl	8017680 <__hexdig_fun>
 801789a:	9b03      	ldr	r3, [sp, #12]
 801789c:	f000 000f 	and.w	r0, r0, #15
 80178a0:	4098      	lsls	r0, r3
 80178a2:	ea4b 0b00 	orr.w	fp, fp, r0
 80178a6:	3304      	adds	r3, #4
 80178a8:	e7ae      	b.n	8017808 <__gethex+0x15c>
 80178aa:	45b1      	cmp	r9, r6
 80178ac:	d8ea      	bhi.n	8017884 <__gethex+0x1d8>
 80178ae:	492b      	ldr	r1, [pc, #172]	@ (801795c <__gethex+0x2b0>)
 80178b0:	9303      	str	r3, [sp, #12]
 80178b2:	2201      	movs	r2, #1
 80178b4:	4630      	mov	r0, r6
 80178b6:	f7ff fe26 	bl	8017506 <strncmp>
 80178ba:	9b03      	ldr	r3, [sp, #12]
 80178bc:	2800      	cmp	r0, #0
 80178be:	d1e1      	bne.n	8017884 <__gethex+0x1d8>
 80178c0:	e7a2      	b.n	8017808 <__gethex+0x15c>
 80178c2:	1ea9      	subs	r1, r5, #2
 80178c4:	4620      	mov	r0, r4
 80178c6:	f7fe fa93 	bl	8015df0 <__any_on>
 80178ca:	2800      	cmp	r0, #0
 80178cc:	d0c2      	beq.n	8017854 <__gethex+0x1a8>
 80178ce:	f04f 0903 	mov.w	r9, #3
 80178d2:	e7c1      	b.n	8017858 <__gethex+0x1ac>
 80178d4:	da09      	bge.n	80178ea <__gethex+0x23e>
 80178d6:	1b75      	subs	r5, r6, r5
 80178d8:	4621      	mov	r1, r4
 80178da:	9801      	ldr	r0, [sp, #4]
 80178dc:	462a      	mov	r2, r5
 80178de:	f7fe f851 	bl	8015984 <__lshift>
 80178e2:	1b7f      	subs	r7, r7, r5
 80178e4:	4604      	mov	r4, r0
 80178e6:	f100 0a14 	add.w	sl, r0, #20
 80178ea:	f04f 0900 	mov.w	r9, #0
 80178ee:	e7b8      	b.n	8017862 <__gethex+0x1b6>
 80178f0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80178f4:	42bd      	cmp	r5, r7
 80178f6:	dd6f      	ble.n	80179d8 <__gethex+0x32c>
 80178f8:	1bed      	subs	r5, r5, r7
 80178fa:	42ae      	cmp	r6, r5
 80178fc:	dc34      	bgt.n	8017968 <__gethex+0x2bc>
 80178fe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8017902:	2b02      	cmp	r3, #2
 8017904:	d022      	beq.n	801794c <__gethex+0x2a0>
 8017906:	2b03      	cmp	r3, #3
 8017908:	d024      	beq.n	8017954 <__gethex+0x2a8>
 801790a:	2b01      	cmp	r3, #1
 801790c:	d115      	bne.n	801793a <__gethex+0x28e>
 801790e:	42ae      	cmp	r6, r5
 8017910:	d113      	bne.n	801793a <__gethex+0x28e>
 8017912:	2e01      	cmp	r6, #1
 8017914:	d10b      	bne.n	801792e <__gethex+0x282>
 8017916:	9a02      	ldr	r2, [sp, #8]
 8017918:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801791c:	6013      	str	r3, [r2, #0]
 801791e:	2301      	movs	r3, #1
 8017920:	6123      	str	r3, [r4, #16]
 8017922:	f8ca 3000 	str.w	r3, [sl]
 8017926:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8017928:	2562      	movs	r5, #98	@ 0x62
 801792a:	601c      	str	r4, [r3, #0]
 801792c:	e73a      	b.n	80177a4 <__gethex+0xf8>
 801792e:	1e71      	subs	r1, r6, #1
 8017930:	4620      	mov	r0, r4
 8017932:	f7fe fa5d 	bl	8015df0 <__any_on>
 8017936:	2800      	cmp	r0, #0
 8017938:	d1ed      	bne.n	8017916 <__gethex+0x26a>
 801793a:	9801      	ldr	r0, [sp, #4]
 801793c:	4621      	mov	r1, r4
 801793e:	f7fd fe11 	bl	8015564 <_Bfree>
 8017942:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8017944:	2300      	movs	r3, #0
 8017946:	6013      	str	r3, [r2, #0]
 8017948:	2550      	movs	r5, #80	@ 0x50
 801794a:	e72b      	b.n	80177a4 <__gethex+0xf8>
 801794c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801794e:	2b00      	cmp	r3, #0
 8017950:	d1f3      	bne.n	801793a <__gethex+0x28e>
 8017952:	e7e0      	b.n	8017916 <__gethex+0x26a>
 8017954:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017956:	2b00      	cmp	r3, #0
 8017958:	d1dd      	bne.n	8017916 <__gethex+0x26a>
 801795a:	e7ee      	b.n	801793a <__gethex+0x28e>
 801795c:	080192a2 	.word	0x080192a2
 8017960:	08019238 	.word	0x08019238
 8017964:	08019314 	.word	0x08019314
 8017968:	1e6f      	subs	r7, r5, #1
 801796a:	f1b9 0f00 	cmp.w	r9, #0
 801796e:	d130      	bne.n	80179d2 <__gethex+0x326>
 8017970:	b127      	cbz	r7, 801797c <__gethex+0x2d0>
 8017972:	4639      	mov	r1, r7
 8017974:	4620      	mov	r0, r4
 8017976:	f7fe fa3b 	bl	8015df0 <__any_on>
 801797a:	4681      	mov	r9, r0
 801797c:	117a      	asrs	r2, r7, #5
 801797e:	2301      	movs	r3, #1
 8017980:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8017984:	f007 071f 	and.w	r7, r7, #31
 8017988:	40bb      	lsls	r3, r7
 801798a:	4213      	tst	r3, r2
 801798c:	4629      	mov	r1, r5
 801798e:	4620      	mov	r0, r4
 8017990:	bf18      	it	ne
 8017992:	f049 0902 	orrne.w	r9, r9, #2
 8017996:	f7ff fe21 	bl	80175dc <rshift>
 801799a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801799e:	1b76      	subs	r6, r6, r5
 80179a0:	2502      	movs	r5, #2
 80179a2:	f1b9 0f00 	cmp.w	r9, #0
 80179a6:	d047      	beq.n	8017a38 <__gethex+0x38c>
 80179a8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80179ac:	2b02      	cmp	r3, #2
 80179ae:	d015      	beq.n	80179dc <__gethex+0x330>
 80179b0:	2b03      	cmp	r3, #3
 80179b2:	d017      	beq.n	80179e4 <__gethex+0x338>
 80179b4:	2b01      	cmp	r3, #1
 80179b6:	d109      	bne.n	80179cc <__gethex+0x320>
 80179b8:	f019 0f02 	tst.w	r9, #2
 80179bc:	d006      	beq.n	80179cc <__gethex+0x320>
 80179be:	f8da 3000 	ldr.w	r3, [sl]
 80179c2:	ea49 0903 	orr.w	r9, r9, r3
 80179c6:	f019 0f01 	tst.w	r9, #1
 80179ca:	d10e      	bne.n	80179ea <__gethex+0x33e>
 80179cc:	f045 0510 	orr.w	r5, r5, #16
 80179d0:	e032      	b.n	8017a38 <__gethex+0x38c>
 80179d2:	f04f 0901 	mov.w	r9, #1
 80179d6:	e7d1      	b.n	801797c <__gethex+0x2d0>
 80179d8:	2501      	movs	r5, #1
 80179da:	e7e2      	b.n	80179a2 <__gethex+0x2f6>
 80179dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80179de:	f1c3 0301 	rsb	r3, r3, #1
 80179e2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80179e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80179e6:	2b00      	cmp	r3, #0
 80179e8:	d0f0      	beq.n	80179cc <__gethex+0x320>
 80179ea:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80179ee:	f104 0314 	add.w	r3, r4, #20
 80179f2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80179f6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80179fa:	f04f 0c00 	mov.w	ip, #0
 80179fe:	4618      	mov	r0, r3
 8017a00:	f853 2b04 	ldr.w	r2, [r3], #4
 8017a04:	f1b2 3fff 	cmp.w	r2, #4294967295
 8017a08:	d01b      	beq.n	8017a42 <__gethex+0x396>
 8017a0a:	3201      	adds	r2, #1
 8017a0c:	6002      	str	r2, [r0, #0]
 8017a0e:	2d02      	cmp	r5, #2
 8017a10:	f104 0314 	add.w	r3, r4, #20
 8017a14:	d13c      	bne.n	8017a90 <__gethex+0x3e4>
 8017a16:	f8d8 2000 	ldr.w	r2, [r8]
 8017a1a:	3a01      	subs	r2, #1
 8017a1c:	42b2      	cmp	r2, r6
 8017a1e:	d109      	bne.n	8017a34 <__gethex+0x388>
 8017a20:	1171      	asrs	r1, r6, #5
 8017a22:	2201      	movs	r2, #1
 8017a24:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8017a28:	f006 061f 	and.w	r6, r6, #31
 8017a2c:	fa02 f606 	lsl.w	r6, r2, r6
 8017a30:	421e      	tst	r6, r3
 8017a32:	d13a      	bne.n	8017aaa <__gethex+0x3fe>
 8017a34:	f045 0520 	orr.w	r5, r5, #32
 8017a38:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8017a3a:	601c      	str	r4, [r3, #0]
 8017a3c:	9b02      	ldr	r3, [sp, #8]
 8017a3e:	601f      	str	r7, [r3, #0]
 8017a40:	e6b0      	b.n	80177a4 <__gethex+0xf8>
 8017a42:	4299      	cmp	r1, r3
 8017a44:	f843 cc04 	str.w	ip, [r3, #-4]
 8017a48:	d8d9      	bhi.n	80179fe <__gethex+0x352>
 8017a4a:	68a3      	ldr	r3, [r4, #8]
 8017a4c:	459b      	cmp	fp, r3
 8017a4e:	db17      	blt.n	8017a80 <__gethex+0x3d4>
 8017a50:	6861      	ldr	r1, [r4, #4]
 8017a52:	9801      	ldr	r0, [sp, #4]
 8017a54:	3101      	adds	r1, #1
 8017a56:	f7fd fd45 	bl	80154e4 <_Balloc>
 8017a5a:	4681      	mov	r9, r0
 8017a5c:	b918      	cbnz	r0, 8017a66 <__gethex+0x3ba>
 8017a5e:	4b1a      	ldr	r3, [pc, #104]	@ (8017ac8 <__gethex+0x41c>)
 8017a60:	4602      	mov	r2, r0
 8017a62:	2184      	movs	r1, #132	@ 0x84
 8017a64:	e6c5      	b.n	80177f2 <__gethex+0x146>
 8017a66:	6922      	ldr	r2, [r4, #16]
 8017a68:	3202      	adds	r2, #2
 8017a6a:	f104 010c 	add.w	r1, r4, #12
 8017a6e:	0092      	lsls	r2, r2, #2
 8017a70:	300c      	adds	r0, #12
 8017a72:	f7ff fd6b 	bl	801754c <memcpy>
 8017a76:	4621      	mov	r1, r4
 8017a78:	9801      	ldr	r0, [sp, #4]
 8017a7a:	f7fd fd73 	bl	8015564 <_Bfree>
 8017a7e:	464c      	mov	r4, r9
 8017a80:	6923      	ldr	r3, [r4, #16]
 8017a82:	1c5a      	adds	r2, r3, #1
 8017a84:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8017a88:	6122      	str	r2, [r4, #16]
 8017a8a:	2201      	movs	r2, #1
 8017a8c:	615a      	str	r2, [r3, #20]
 8017a8e:	e7be      	b.n	8017a0e <__gethex+0x362>
 8017a90:	6922      	ldr	r2, [r4, #16]
 8017a92:	455a      	cmp	r2, fp
 8017a94:	dd0b      	ble.n	8017aae <__gethex+0x402>
 8017a96:	2101      	movs	r1, #1
 8017a98:	4620      	mov	r0, r4
 8017a9a:	f7ff fd9f 	bl	80175dc <rshift>
 8017a9e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8017aa2:	3701      	adds	r7, #1
 8017aa4:	42bb      	cmp	r3, r7
 8017aa6:	f6ff aee0 	blt.w	801786a <__gethex+0x1be>
 8017aaa:	2501      	movs	r5, #1
 8017aac:	e7c2      	b.n	8017a34 <__gethex+0x388>
 8017aae:	f016 061f 	ands.w	r6, r6, #31
 8017ab2:	d0fa      	beq.n	8017aaa <__gethex+0x3fe>
 8017ab4:	4453      	add	r3, sl
 8017ab6:	f1c6 0620 	rsb	r6, r6, #32
 8017aba:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8017abe:	f7fd fe03 	bl	80156c8 <__hi0bits>
 8017ac2:	42b0      	cmp	r0, r6
 8017ac4:	dbe7      	blt.n	8017a96 <__gethex+0x3ea>
 8017ac6:	e7f0      	b.n	8017aaa <__gethex+0x3fe>
 8017ac8:	08019238 	.word	0x08019238

08017acc <L_shift>:
 8017acc:	f1c2 0208 	rsb	r2, r2, #8
 8017ad0:	0092      	lsls	r2, r2, #2
 8017ad2:	b570      	push	{r4, r5, r6, lr}
 8017ad4:	f1c2 0620 	rsb	r6, r2, #32
 8017ad8:	6843      	ldr	r3, [r0, #4]
 8017ada:	6804      	ldr	r4, [r0, #0]
 8017adc:	fa03 f506 	lsl.w	r5, r3, r6
 8017ae0:	432c      	orrs	r4, r5
 8017ae2:	40d3      	lsrs	r3, r2
 8017ae4:	6004      	str	r4, [r0, #0]
 8017ae6:	f840 3f04 	str.w	r3, [r0, #4]!
 8017aea:	4288      	cmp	r0, r1
 8017aec:	d3f4      	bcc.n	8017ad8 <L_shift+0xc>
 8017aee:	bd70      	pop	{r4, r5, r6, pc}

08017af0 <__match>:
 8017af0:	b530      	push	{r4, r5, lr}
 8017af2:	6803      	ldr	r3, [r0, #0]
 8017af4:	3301      	adds	r3, #1
 8017af6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017afa:	b914      	cbnz	r4, 8017b02 <__match+0x12>
 8017afc:	6003      	str	r3, [r0, #0]
 8017afe:	2001      	movs	r0, #1
 8017b00:	bd30      	pop	{r4, r5, pc}
 8017b02:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017b06:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8017b0a:	2d19      	cmp	r5, #25
 8017b0c:	bf98      	it	ls
 8017b0e:	3220      	addls	r2, #32
 8017b10:	42a2      	cmp	r2, r4
 8017b12:	d0f0      	beq.n	8017af6 <__match+0x6>
 8017b14:	2000      	movs	r0, #0
 8017b16:	e7f3      	b.n	8017b00 <__match+0x10>

08017b18 <__hexnan>:
 8017b18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017b1c:	680b      	ldr	r3, [r1, #0]
 8017b1e:	6801      	ldr	r1, [r0, #0]
 8017b20:	115e      	asrs	r6, r3, #5
 8017b22:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8017b26:	f013 031f 	ands.w	r3, r3, #31
 8017b2a:	b087      	sub	sp, #28
 8017b2c:	bf18      	it	ne
 8017b2e:	3604      	addne	r6, #4
 8017b30:	2500      	movs	r5, #0
 8017b32:	1f37      	subs	r7, r6, #4
 8017b34:	4682      	mov	sl, r0
 8017b36:	4690      	mov	r8, r2
 8017b38:	9301      	str	r3, [sp, #4]
 8017b3a:	f846 5c04 	str.w	r5, [r6, #-4]
 8017b3e:	46b9      	mov	r9, r7
 8017b40:	463c      	mov	r4, r7
 8017b42:	9502      	str	r5, [sp, #8]
 8017b44:	46ab      	mov	fp, r5
 8017b46:	784a      	ldrb	r2, [r1, #1]
 8017b48:	1c4b      	adds	r3, r1, #1
 8017b4a:	9303      	str	r3, [sp, #12]
 8017b4c:	b342      	cbz	r2, 8017ba0 <__hexnan+0x88>
 8017b4e:	4610      	mov	r0, r2
 8017b50:	9105      	str	r1, [sp, #20]
 8017b52:	9204      	str	r2, [sp, #16]
 8017b54:	f7ff fd94 	bl	8017680 <__hexdig_fun>
 8017b58:	2800      	cmp	r0, #0
 8017b5a:	d151      	bne.n	8017c00 <__hexnan+0xe8>
 8017b5c:	9a04      	ldr	r2, [sp, #16]
 8017b5e:	9905      	ldr	r1, [sp, #20]
 8017b60:	2a20      	cmp	r2, #32
 8017b62:	d818      	bhi.n	8017b96 <__hexnan+0x7e>
 8017b64:	9b02      	ldr	r3, [sp, #8]
 8017b66:	459b      	cmp	fp, r3
 8017b68:	dd13      	ble.n	8017b92 <__hexnan+0x7a>
 8017b6a:	454c      	cmp	r4, r9
 8017b6c:	d206      	bcs.n	8017b7c <__hexnan+0x64>
 8017b6e:	2d07      	cmp	r5, #7
 8017b70:	dc04      	bgt.n	8017b7c <__hexnan+0x64>
 8017b72:	462a      	mov	r2, r5
 8017b74:	4649      	mov	r1, r9
 8017b76:	4620      	mov	r0, r4
 8017b78:	f7ff ffa8 	bl	8017acc <L_shift>
 8017b7c:	4544      	cmp	r4, r8
 8017b7e:	d952      	bls.n	8017c26 <__hexnan+0x10e>
 8017b80:	2300      	movs	r3, #0
 8017b82:	f1a4 0904 	sub.w	r9, r4, #4
 8017b86:	f844 3c04 	str.w	r3, [r4, #-4]
 8017b8a:	f8cd b008 	str.w	fp, [sp, #8]
 8017b8e:	464c      	mov	r4, r9
 8017b90:	461d      	mov	r5, r3
 8017b92:	9903      	ldr	r1, [sp, #12]
 8017b94:	e7d7      	b.n	8017b46 <__hexnan+0x2e>
 8017b96:	2a29      	cmp	r2, #41	@ 0x29
 8017b98:	d157      	bne.n	8017c4a <__hexnan+0x132>
 8017b9a:	3102      	adds	r1, #2
 8017b9c:	f8ca 1000 	str.w	r1, [sl]
 8017ba0:	f1bb 0f00 	cmp.w	fp, #0
 8017ba4:	d051      	beq.n	8017c4a <__hexnan+0x132>
 8017ba6:	454c      	cmp	r4, r9
 8017ba8:	d206      	bcs.n	8017bb8 <__hexnan+0xa0>
 8017baa:	2d07      	cmp	r5, #7
 8017bac:	dc04      	bgt.n	8017bb8 <__hexnan+0xa0>
 8017bae:	462a      	mov	r2, r5
 8017bb0:	4649      	mov	r1, r9
 8017bb2:	4620      	mov	r0, r4
 8017bb4:	f7ff ff8a 	bl	8017acc <L_shift>
 8017bb8:	4544      	cmp	r4, r8
 8017bba:	d936      	bls.n	8017c2a <__hexnan+0x112>
 8017bbc:	f1a8 0204 	sub.w	r2, r8, #4
 8017bc0:	4623      	mov	r3, r4
 8017bc2:	f853 1b04 	ldr.w	r1, [r3], #4
 8017bc6:	f842 1f04 	str.w	r1, [r2, #4]!
 8017bca:	429f      	cmp	r7, r3
 8017bcc:	d2f9      	bcs.n	8017bc2 <__hexnan+0xaa>
 8017bce:	1b3b      	subs	r3, r7, r4
 8017bd0:	f023 0303 	bic.w	r3, r3, #3
 8017bd4:	3304      	adds	r3, #4
 8017bd6:	3401      	adds	r4, #1
 8017bd8:	3e03      	subs	r6, #3
 8017bda:	42b4      	cmp	r4, r6
 8017bdc:	bf88      	it	hi
 8017bde:	2304      	movhi	r3, #4
 8017be0:	4443      	add	r3, r8
 8017be2:	2200      	movs	r2, #0
 8017be4:	f843 2b04 	str.w	r2, [r3], #4
 8017be8:	429f      	cmp	r7, r3
 8017bea:	d2fb      	bcs.n	8017be4 <__hexnan+0xcc>
 8017bec:	683b      	ldr	r3, [r7, #0]
 8017bee:	b91b      	cbnz	r3, 8017bf8 <__hexnan+0xe0>
 8017bf0:	4547      	cmp	r7, r8
 8017bf2:	d128      	bne.n	8017c46 <__hexnan+0x12e>
 8017bf4:	2301      	movs	r3, #1
 8017bf6:	603b      	str	r3, [r7, #0]
 8017bf8:	2005      	movs	r0, #5
 8017bfa:	b007      	add	sp, #28
 8017bfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017c00:	3501      	adds	r5, #1
 8017c02:	2d08      	cmp	r5, #8
 8017c04:	f10b 0b01 	add.w	fp, fp, #1
 8017c08:	dd06      	ble.n	8017c18 <__hexnan+0x100>
 8017c0a:	4544      	cmp	r4, r8
 8017c0c:	d9c1      	bls.n	8017b92 <__hexnan+0x7a>
 8017c0e:	2300      	movs	r3, #0
 8017c10:	f844 3c04 	str.w	r3, [r4, #-4]
 8017c14:	2501      	movs	r5, #1
 8017c16:	3c04      	subs	r4, #4
 8017c18:	6822      	ldr	r2, [r4, #0]
 8017c1a:	f000 000f 	and.w	r0, r0, #15
 8017c1e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8017c22:	6020      	str	r0, [r4, #0]
 8017c24:	e7b5      	b.n	8017b92 <__hexnan+0x7a>
 8017c26:	2508      	movs	r5, #8
 8017c28:	e7b3      	b.n	8017b92 <__hexnan+0x7a>
 8017c2a:	9b01      	ldr	r3, [sp, #4]
 8017c2c:	2b00      	cmp	r3, #0
 8017c2e:	d0dd      	beq.n	8017bec <__hexnan+0xd4>
 8017c30:	f1c3 0320 	rsb	r3, r3, #32
 8017c34:	f04f 32ff 	mov.w	r2, #4294967295
 8017c38:	40da      	lsrs	r2, r3
 8017c3a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8017c3e:	4013      	ands	r3, r2
 8017c40:	f846 3c04 	str.w	r3, [r6, #-4]
 8017c44:	e7d2      	b.n	8017bec <__hexnan+0xd4>
 8017c46:	3f04      	subs	r7, #4
 8017c48:	e7d0      	b.n	8017bec <__hexnan+0xd4>
 8017c4a:	2004      	movs	r0, #4
 8017c4c:	e7d5      	b.n	8017bfa <__hexnan+0xe2>

08017c4e <__ascii_mbtowc>:
 8017c4e:	b082      	sub	sp, #8
 8017c50:	b901      	cbnz	r1, 8017c54 <__ascii_mbtowc+0x6>
 8017c52:	a901      	add	r1, sp, #4
 8017c54:	b142      	cbz	r2, 8017c68 <__ascii_mbtowc+0x1a>
 8017c56:	b14b      	cbz	r3, 8017c6c <__ascii_mbtowc+0x1e>
 8017c58:	7813      	ldrb	r3, [r2, #0]
 8017c5a:	600b      	str	r3, [r1, #0]
 8017c5c:	7812      	ldrb	r2, [r2, #0]
 8017c5e:	1e10      	subs	r0, r2, #0
 8017c60:	bf18      	it	ne
 8017c62:	2001      	movne	r0, #1
 8017c64:	b002      	add	sp, #8
 8017c66:	4770      	bx	lr
 8017c68:	4610      	mov	r0, r2
 8017c6a:	e7fb      	b.n	8017c64 <__ascii_mbtowc+0x16>
 8017c6c:	f06f 0001 	mvn.w	r0, #1
 8017c70:	e7f8      	b.n	8017c64 <__ascii_mbtowc+0x16>

08017c72 <_realloc_r>:
 8017c72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017c76:	4607      	mov	r7, r0
 8017c78:	4614      	mov	r4, r2
 8017c7a:	460d      	mov	r5, r1
 8017c7c:	b921      	cbnz	r1, 8017c88 <_realloc_r+0x16>
 8017c7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017c82:	4611      	mov	r1, r2
 8017c84:	f7fd bba2 	b.w	80153cc <_malloc_r>
 8017c88:	b92a      	cbnz	r2, 8017c96 <_realloc_r+0x24>
 8017c8a:	f7fd fb2b 	bl	80152e4 <_free_r>
 8017c8e:	4625      	mov	r5, r4
 8017c90:	4628      	mov	r0, r5
 8017c92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017c96:	f000 f8b2 	bl	8017dfe <_malloc_usable_size_r>
 8017c9a:	4284      	cmp	r4, r0
 8017c9c:	4606      	mov	r6, r0
 8017c9e:	d802      	bhi.n	8017ca6 <_realloc_r+0x34>
 8017ca0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8017ca4:	d8f4      	bhi.n	8017c90 <_realloc_r+0x1e>
 8017ca6:	4621      	mov	r1, r4
 8017ca8:	4638      	mov	r0, r7
 8017caa:	f7fd fb8f 	bl	80153cc <_malloc_r>
 8017cae:	4680      	mov	r8, r0
 8017cb0:	b908      	cbnz	r0, 8017cb6 <_realloc_r+0x44>
 8017cb2:	4645      	mov	r5, r8
 8017cb4:	e7ec      	b.n	8017c90 <_realloc_r+0x1e>
 8017cb6:	42b4      	cmp	r4, r6
 8017cb8:	4622      	mov	r2, r4
 8017cba:	4629      	mov	r1, r5
 8017cbc:	bf28      	it	cs
 8017cbe:	4632      	movcs	r2, r6
 8017cc0:	f7ff fc44 	bl	801754c <memcpy>
 8017cc4:	4629      	mov	r1, r5
 8017cc6:	4638      	mov	r0, r7
 8017cc8:	f7fd fb0c 	bl	80152e4 <_free_r>
 8017ccc:	e7f1      	b.n	8017cb2 <_realloc_r+0x40>
	...

08017cd0 <_strtoul_l.isra.0>:
 8017cd0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017cd4:	4e34      	ldr	r6, [pc, #208]	@ (8017da8 <_strtoul_l.isra.0+0xd8>)
 8017cd6:	4686      	mov	lr, r0
 8017cd8:	460d      	mov	r5, r1
 8017cda:	4628      	mov	r0, r5
 8017cdc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017ce0:	5d37      	ldrb	r7, [r6, r4]
 8017ce2:	f017 0708 	ands.w	r7, r7, #8
 8017ce6:	d1f8      	bne.n	8017cda <_strtoul_l.isra.0+0xa>
 8017ce8:	2c2d      	cmp	r4, #45	@ 0x2d
 8017cea:	d110      	bne.n	8017d0e <_strtoul_l.isra.0+0x3e>
 8017cec:	782c      	ldrb	r4, [r5, #0]
 8017cee:	2701      	movs	r7, #1
 8017cf0:	1c85      	adds	r5, r0, #2
 8017cf2:	f033 0010 	bics.w	r0, r3, #16
 8017cf6:	d115      	bne.n	8017d24 <_strtoul_l.isra.0+0x54>
 8017cf8:	2c30      	cmp	r4, #48	@ 0x30
 8017cfa:	d10d      	bne.n	8017d18 <_strtoul_l.isra.0+0x48>
 8017cfc:	7828      	ldrb	r0, [r5, #0]
 8017cfe:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8017d02:	2858      	cmp	r0, #88	@ 0x58
 8017d04:	d108      	bne.n	8017d18 <_strtoul_l.isra.0+0x48>
 8017d06:	786c      	ldrb	r4, [r5, #1]
 8017d08:	3502      	adds	r5, #2
 8017d0a:	2310      	movs	r3, #16
 8017d0c:	e00a      	b.n	8017d24 <_strtoul_l.isra.0+0x54>
 8017d0e:	2c2b      	cmp	r4, #43	@ 0x2b
 8017d10:	bf04      	itt	eq
 8017d12:	782c      	ldrbeq	r4, [r5, #0]
 8017d14:	1c85      	addeq	r5, r0, #2
 8017d16:	e7ec      	b.n	8017cf2 <_strtoul_l.isra.0+0x22>
 8017d18:	2b00      	cmp	r3, #0
 8017d1a:	d1f6      	bne.n	8017d0a <_strtoul_l.isra.0+0x3a>
 8017d1c:	2c30      	cmp	r4, #48	@ 0x30
 8017d1e:	bf14      	ite	ne
 8017d20:	230a      	movne	r3, #10
 8017d22:	2308      	moveq	r3, #8
 8017d24:	f04f 38ff 	mov.w	r8, #4294967295
 8017d28:	2600      	movs	r6, #0
 8017d2a:	fbb8 f8f3 	udiv	r8, r8, r3
 8017d2e:	fb03 f908 	mul.w	r9, r3, r8
 8017d32:	ea6f 0909 	mvn.w	r9, r9
 8017d36:	4630      	mov	r0, r6
 8017d38:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8017d3c:	f1bc 0f09 	cmp.w	ip, #9
 8017d40:	d810      	bhi.n	8017d64 <_strtoul_l.isra.0+0x94>
 8017d42:	4664      	mov	r4, ip
 8017d44:	42a3      	cmp	r3, r4
 8017d46:	dd1e      	ble.n	8017d86 <_strtoul_l.isra.0+0xb6>
 8017d48:	f1b6 3fff 	cmp.w	r6, #4294967295
 8017d4c:	d007      	beq.n	8017d5e <_strtoul_l.isra.0+0x8e>
 8017d4e:	4580      	cmp	r8, r0
 8017d50:	d316      	bcc.n	8017d80 <_strtoul_l.isra.0+0xb0>
 8017d52:	d101      	bne.n	8017d58 <_strtoul_l.isra.0+0x88>
 8017d54:	45a1      	cmp	r9, r4
 8017d56:	db13      	blt.n	8017d80 <_strtoul_l.isra.0+0xb0>
 8017d58:	fb00 4003 	mla	r0, r0, r3, r4
 8017d5c:	2601      	movs	r6, #1
 8017d5e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017d62:	e7e9      	b.n	8017d38 <_strtoul_l.isra.0+0x68>
 8017d64:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8017d68:	f1bc 0f19 	cmp.w	ip, #25
 8017d6c:	d801      	bhi.n	8017d72 <_strtoul_l.isra.0+0xa2>
 8017d6e:	3c37      	subs	r4, #55	@ 0x37
 8017d70:	e7e8      	b.n	8017d44 <_strtoul_l.isra.0+0x74>
 8017d72:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8017d76:	f1bc 0f19 	cmp.w	ip, #25
 8017d7a:	d804      	bhi.n	8017d86 <_strtoul_l.isra.0+0xb6>
 8017d7c:	3c57      	subs	r4, #87	@ 0x57
 8017d7e:	e7e1      	b.n	8017d44 <_strtoul_l.isra.0+0x74>
 8017d80:	f04f 36ff 	mov.w	r6, #4294967295
 8017d84:	e7eb      	b.n	8017d5e <_strtoul_l.isra.0+0x8e>
 8017d86:	1c73      	adds	r3, r6, #1
 8017d88:	d106      	bne.n	8017d98 <_strtoul_l.isra.0+0xc8>
 8017d8a:	2322      	movs	r3, #34	@ 0x22
 8017d8c:	f8ce 3000 	str.w	r3, [lr]
 8017d90:	4630      	mov	r0, r6
 8017d92:	b932      	cbnz	r2, 8017da2 <_strtoul_l.isra.0+0xd2>
 8017d94:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017d98:	b107      	cbz	r7, 8017d9c <_strtoul_l.isra.0+0xcc>
 8017d9a:	4240      	negs	r0, r0
 8017d9c:	2a00      	cmp	r2, #0
 8017d9e:	d0f9      	beq.n	8017d94 <_strtoul_l.isra.0+0xc4>
 8017da0:	b106      	cbz	r6, 8017da4 <_strtoul_l.isra.0+0xd4>
 8017da2:	1e69      	subs	r1, r5, #1
 8017da4:	6011      	str	r1, [r2, #0]
 8017da6:	e7f5      	b.n	8017d94 <_strtoul_l.isra.0+0xc4>
 8017da8:	08019085 	.word	0x08019085

08017dac <_strtoul_r>:
 8017dac:	f7ff bf90 	b.w	8017cd0 <_strtoul_l.isra.0>

08017db0 <__ascii_wctomb>:
 8017db0:	4603      	mov	r3, r0
 8017db2:	4608      	mov	r0, r1
 8017db4:	b141      	cbz	r1, 8017dc8 <__ascii_wctomb+0x18>
 8017db6:	2aff      	cmp	r2, #255	@ 0xff
 8017db8:	d904      	bls.n	8017dc4 <__ascii_wctomb+0x14>
 8017dba:	228a      	movs	r2, #138	@ 0x8a
 8017dbc:	601a      	str	r2, [r3, #0]
 8017dbe:	f04f 30ff 	mov.w	r0, #4294967295
 8017dc2:	4770      	bx	lr
 8017dc4:	700a      	strb	r2, [r1, #0]
 8017dc6:	2001      	movs	r0, #1
 8017dc8:	4770      	bx	lr
	...

08017dcc <fiprintf>:
 8017dcc:	b40e      	push	{r1, r2, r3}
 8017dce:	b503      	push	{r0, r1, lr}
 8017dd0:	4601      	mov	r1, r0
 8017dd2:	ab03      	add	r3, sp, #12
 8017dd4:	4805      	ldr	r0, [pc, #20]	@ (8017dec <fiprintf+0x20>)
 8017dd6:	f853 2b04 	ldr.w	r2, [r3], #4
 8017dda:	6800      	ldr	r0, [r0, #0]
 8017ddc:	9301      	str	r3, [sp, #4]
 8017dde:	f000 f83f 	bl	8017e60 <_vfiprintf_r>
 8017de2:	b002      	add	sp, #8
 8017de4:	f85d eb04 	ldr.w	lr, [sp], #4
 8017de8:	b003      	add	sp, #12
 8017dea:	4770      	bx	lr
 8017dec:	24000194 	.word	0x24000194

08017df0 <abort>:
 8017df0:	b508      	push	{r3, lr}
 8017df2:	2006      	movs	r0, #6
 8017df4:	f000 fa08 	bl	8018208 <raise>
 8017df8:	2001      	movs	r0, #1
 8017dfa:	f7eb fbc9 	bl	8003590 <_exit>

08017dfe <_malloc_usable_size_r>:
 8017dfe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017e02:	1f18      	subs	r0, r3, #4
 8017e04:	2b00      	cmp	r3, #0
 8017e06:	bfbc      	itt	lt
 8017e08:	580b      	ldrlt	r3, [r1, r0]
 8017e0a:	18c0      	addlt	r0, r0, r3
 8017e0c:	4770      	bx	lr

08017e0e <__sfputc_r>:
 8017e0e:	6893      	ldr	r3, [r2, #8]
 8017e10:	3b01      	subs	r3, #1
 8017e12:	2b00      	cmp	r3, #0
 8017e14:	b410      	push	{r4}
 8017e16:	6093      	str	r3, [r2, #8]
 8017e18:	da08      	bge.n	8017e2c <__sfputc_r+0x1e>
 8017e1a:	6994      	ldr	r4, [r2, #24]
 8017e1c:	42a3      	cmp	r3, r4
 8017e1e:	db01      	blt.n	8017e24 <__sfputc_r+0x16>
 8017e20:	290a      	cmp	r1, #10
 8017e22:	d103      	bne.n	8017e2c <__sfputc_r+0x1e>
 8017e24:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017e28:	f000 b932 	b.w	8018090 <__swbuf_r>
 8017e2c:	6813      	ldr	r3, [r2, #0]
 8017e2e:	1c58      	adds	r0, r3, #1
 8017e30:	6010      	str	r0, [r2, #0]
 8017e32:	7019      	strb	r1, [r3, #0]
 8017e34:	4608      	mov	r0, r1
 8017e36:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017e3a:	4770      	bx	lr

08017e3c <__sfputs_r>:
 8017e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017e3e:	4606      	mov	r6, r0
 8017e40:	460f      	mov	r7, r1
 8017e42:	4614      	mov	r4, r2
 8017e44:	18d5      	adds	r5, r2, r3
 8017e46:	42ac      	cmp	r4, r5
 8017e48:	d101      	bne.n	8017e4e <__sfputs_r+0x12>
 8017e4a:	2000      	movs	r0, #0
 8017e4c:	e007      	b.n	8017e5e <__sfputs_r+0x22>
 8017e4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017e52:	463a      	mov	r2, r7
 8017e54:	4630      	mov	r0, r6
 8017e56:	f7ff ffda 	bl	8017e0e <__sfputc_r>
 8017e5a:	1c43      	adds	r3, r0, #1
 8017e5c:	d1f3      	bne.n	8017e46 <__sfputs_r+0xa>
 8017e5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08017e60 <_vfiprintf_r>:
 8017e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017e64:	460d      	mov	r5, r1
 8017e66:	b09d      	sub	sp, #116	@ 0x74
 8017e68:	4614      	mov	r4, r2
 8017e6a:	4698      	mov	r8, r3
 8017e6c:	4606      	mov	r6, r0
 8017e6e:	b118      	cbz	r0, 8017e78 <_vfiprintf_r+0x18>
 8017e70:	6a03      	ldr	r3, [r0, #32]
 8017e72:	b90b      	cbnz	r3, 8017e78 <_vfiprintf_r+0x18>
 8017e74:	f7fc fa8c 	bl	8014390 <__sinit>
 8017e78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017e7a:	07d9      	lsls	r1, r3, #31
 8017e7c:	d405      	bmi.n	8017e8a <_vfiprintf_r+0x2a>
 8017e7e:	89ab      	ldrh	r3, [r5, #12]
 8017e80:	059a      	lsls	r2, r3, #22
 8017e82:	d402      	bmi.n	8017e8a <_vfiprintf_r+0x2a>
 8017e84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017e86:	f7fc fc3c 	bl	8014702 <__retarget_lock_acquire_recursive>
 8017e8a:	89ab      	ldrh	r3, [r5, #12]
 8017e8c:	071b      	lsls	r3, r3, #28
 8017e8e:	d501      	bpl.n	8017e94 <_vfiprintf_r+0x34>
 8017e90:	692b      	ldr	r3, [r5, #16]
 8017e92:	b99b      	cbnz	r3, 8017ebc <_vfiprintf_r+0x5c>
 8017e94:	4629      	mov	r1, r5
 8017e96:	4630      	mov	r0, r6
 8017e98:	f000 f938 	bl	801810c <__swsetup_r>
 8017e9c:	b170      	cbz	r0, 8017ebc <_vfiprintf_r+0x5c>
 8017e9e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017ea0:	07dc      	lsls	r4, r3, #31
 8017ea2:	d504      	bpl.n	8017eae <_vfiprintf_r+0x4e>
 8017ea4:	f04f 30ff 	mov.w	r0, #4294967295
 8017ea8:	b01d      	add	sp, #116	@ 0x74
 8017eaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017eae:	89ab      	ldrh	r3, [r5, #12]
 8017eb0:	0598      	lsls	r0, r3, #22
 8017eb2:	d4f7      	bmi.n	8017ea4 <_vfiprintf_r+0x44>
 8017eb4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017eb6:	f7fc fc25 	bl	8014704 <__retarget_lock_release_recursive>
 8017eba:	e7f3      	b.n	8017ea4 <_vfiprintf_r+0x44>
 8017ebc:	2300      	movs	r3, #0
 8017ebe:	9309      	str	r3, [sp, #36]	@ 0x24
 8017ec0:	2320      	movs	r3, #32
 8017ec2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8017ec6:	f8cd 800c 	str.w	r8, [sp, #12]
 8017eca:	2330      	movs	r3, #48	@ 0x30
 8017ecc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801807c <_vfiprintf_r+0x21c>
 8017ed0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8017ed4:	f04f 0901 	mov.w	r9, #1
 8017ed8:	4623      	mov	r3, r4
 8017eda:	469a      	mov	sl, r3
 8017edc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017ee0:	b10a      	cbz	r2, 8017ee6 <_vfiprintf_r+0x86>
 8017ee2:	2a25      	cmp	r2, #37	@ 0x25
 8017ee4:	d1f9      	bne.n	8017eda <_vfiprintf_r+0x7a>
 8017ee6:	ebba 0b04 	subs.w	fp, sl, r4
 8017eea:	d00b      	beq.n	8017f04 <_vfiprintf_r+0xa4>
 8017eec:	465b      	mov	r3, fp
 8017eee:	4622      	mov	r2, r4
 8017ef0:	4629      	mov	r1, r5
 8017ef2:	4630      	mov	r0, r6
 8017ef4:	f7ff ffa2 	bl	8017e3c <__sfputs_r>
 8017ef8:	3001      	adds	r0, #1
 8017efa:	f000 80a7 	beq.w	801804c <_vfiprintf_r+0x1ec>
 8017efe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017f00:	445a      	add	r2, fp
 8017f02:	9209      	str	r2, [sp, #36]	@ 0x24
 8017f04:	f89a 3000 	ldrb.w	r3, [sl]
 8017f08:	2b00      	cmp	r3, #0
 8017f0a:	f000 809f 	beq.w	801804c <_vfiprintf_r+0x1ec>
 8017f0e:	2300      	movs	r3, #0
 8017f10:	f04f 32ff 	mov.w	r2, #4294967295
 8017f14:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017f18:	f10a 0a01 	add.w	sl, sl, #1
 8017f1c:	9304      	str	r3, [sp, #16]
 8017f1e:	9307      	str	r3, [sp, #28]
 8017f20:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8017f24:	931a      	str	r3, [sp, #104]	@ 0x68
 8017f26:	4654      	mov	r4, sl
 8017f28:	2205      	movs	r2, #5
 8017f2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017f2e:	4853      	ldr	r0, [pc, #332]	@ (801807c <_vfiprintf_r+0x21c>)
 8017f30:	f7e8 f9e6 	bl	8000300 <memchr>
 8017f34:	9a04      	ldr	r2, [sp, #16]
 8017f36:	b9d8      	cbnz	r0, 8017f70 <_vfiprintf_r+0x110>
 8017f38:	06d1      	lsls	r1, r2, #27
 8017f3a:	bf44      	itt	mi
 8017f3c:	2320      	movmi	r3, #32
 8017f3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017f42:	0713      	lsls	r3, r2, #28
 8017f44:	bf44      	itt	mi
 8017f46:	232b      	movmi	r3, #43	@ 0x2b
 8017f48:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017f4c:	f89a 3000 	ldrb.w	r3, [sl]
 8017f50:	2b2a      	cmp	r3, #42	@ 0x2a
 8017f52:	d015      	beq.n	8017f80 <_vfiprintf_r+0x120>
 8017f54:	9a07      	ldr	r2, [sp, #28]
 8017f56:	4654      	mov	r4, sl
 8017f58:	2000      	movs	r0, #0
 8017f5a:	f04f 0c0a 	mov.w	ip, #10
 8017f5e:	4621      	mov	r1, r4
 8017f60:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017f64:	3b30      	subs	r3, #48	@ 0x30
 8017f66:	2b09      	cmp	r3, #9
 8017f68:	d94b      	bls.n	8018002 <_vfiprintf_r+0x1a2>
 8017f6a:	b1b0      	cbz	r0, 8017f9a <_vfiprintf_r+0x13a>
 8017f6c:	9207      	str	r2, [sp, #28]
 8017f6e:	e014      	b.n	8017f9a <_vfiprintf_r+0x13a>
 8017f70:	eba0 0308 	sub.w	r3, r0, r8
 8017f74:	fa09 f303 	lsl.w	r3, r9, r3
 8017f78:	4313      	orrs	r3, r2
 8017f7a:	9304      	str	r3, [sp, #16]
 8017f7c:	46a2      	mov	sl, r4
 8017f7e:	e7d2      	b.n	8017f26 <_vfiprintf_r+0xc6>
 8017f80:	9b03      	ldr	r3, [sp, #12]
 8017f82:	1d19      	adds	r1, r3, #4
 8017f84:	681b      	ldr	r3, [r3, #0]
 8017f86:	9103      	str	r1, [sp, #12]
 8017f88:	2b00      	cmp	r3, #0
 8017f8a:	bfbb      	ittet	lt
 8017f8c:	425b      	neglt	r3, r3
 8017f8e:	f042 0202 	orrlt.w	r2, r2, #2
 8017f92:	9307      	strge	r3, [sp, #28]
 8017f94:	9307      	strlt	r3, [sp, #28]
 8017f96:	bfb8      	it	lt
 8017f98:	9204      	strlt	r2, [sp, #16]
 8017f9a:	7823      	ldrb	r3, [r4, #0]
 8017f9c:	2b2e      	cmp	r3, #46	@ 0x2e
 8017f9e:	d10a      	bne.n	8017fb6 <_vfiprintf_r+0x156>
 8017fa0:	7863      	ldrb	r3, [r4, #1]
 8017fa2:	2b2a      	cmp	r3, #42	@ 0x2a
 8017fa4:	d132      	bne.n	801800c <_vfiprintf_r+0x1ac>
 8017fa6:	9b03      	ldr	r3, [sp, #12]
 8017fa8:	1d1a      	adds	r2, r3, #4
 8017faa:	681b      	ldr	r3, [r3, #0]
 8017fac:	9203      	str	r2, [sp, #12]
 8017fae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8017fb2:	3402      	adds	r4, #2
 8017fb4:	9305      	str	r3, [sp, #20]
 8017fb6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801808c <_vfiprintf_r+0x22c>
 8017fba:	7821      	ldrb	r1, [r4, #0]
 8017fbc:	2203      	movs	r2, #3
 8017fbe:	4650      	mov	r0, sl
 8017fc0:	f7e8 f99e 	bl	8000300 <memchr>
 8017fc4:	b138      	cbz	r0, 8017fd6 <_vfiprintf_r+0x176>
 8017fc6:	9b04      	ldr	r3, [sp, #16]
 8017fc8:	eba0 000a 	sub.w	r0, r0, sl
 8017fcc:	2240      	movs	r2, #64	@ 0x40
 8017fce:	4082      	lsls	r2, r0
 8017fd0:	4313      	orrs	r3, r2
 8017fd2:	3401      	adds	r4, #1
 8017fd4:	9304      	str	r3, [sp, #16]
 8017fd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017fda:	4829      	ldr	r0, [pc, #164]	@ (8018080 <_vfiprintf_r+0x220>)
 8017fdc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8017fe0:	2206      	movs	r2, #6
 8017fe2:	f7e8 f98d 	bl	8000300 <memchr>
 8017fe6:	2800      	cmp	r0, #0
 8017fe8:	d03f      	beq.n	801806a <_vfiprintf_r+0x20a>
 8017fea:	4b26      	ldr	r3, [pc, #152]	@ (8018084 <_vfiprintf_r+0x224>)
 8017fec:	bb1b      	cbnz	r3, 8018036 <_vfiprintf_r+0x1d6>
 8017fee:	9b03      	ldr	r3, [sp, #12]
 8017ff0:	3307      	adds	r3, #7
 8017ff2:	f023 0307 	bic.w	r3, r3, #7
 8017ff6:	3308      	adds	r3, #8
 8017ff8:	9303      	str	r3, [sp, #12]
 8017ffa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017ffc:	443b      	add	r3, r7
 8017ffe:	9309      	str	r3, [sp, #36]	@ 0x24
 8018000:	e76a      	b.n	8017ed8 <_vfiprintf_r+0x78>
 8018002:	fb0c 3202 	mla	r2, ip, r2, r3
 8018006:	460c      	mov	r4, r1
 8018008:	2001      	movs	r0, #1
 801800a:	e7a8      	b.n	8017f5e <_vfiprintf_r+0xfe>
 801800c:	2300      	movs	r3, #0
 801800e:	3401      	adds	r4, #1
 8018010:	9305      	str	r3, [sp, #20]
 8018012:	4619      	mov	r1, r3
 8018014:	f04f 0c0a 	mov.w	ip, #10
 8018018:	4620      	mov	r0, r4
 801801a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801801e:	3a30      	subs	r2, #48	@ 0x30
 8018020:	2a09      	cmp	r2, #9
 8018022:	d903      	bls.n	801802c <_vfiprintf_r+0x1cc>
 8018024:	2b00      	cmp	r3, #0
 8018026:	d0c6      	beq.n	8017fb6 <_vfiprintf_r+0x156>
 8018028:	9105      	str	r1, [sp, #20]
 801802a:	e7c4      	b.n	8017fb6 <_vfiprintf_r+0x156>
 801802c:	fb0c 2101 	mla	r1, ip, r1, r2
 8018030:	4604      	mov	r4, r0
 8018032:	2301      	movs	r3, #1
 8018034:	e7f0      	b.n	8018018 <_vfiprintf_r+0x1b8>
 8018036:	ab03      	add	r3, sp, #12
 8018038:	9300      	str	r3, [sp, #0]
 801803a:	462a      	mov	r2, r5
 801803c:	4b12      	ldr	r3, [pc, #72]	@ (8018088 <_vfiprintf_r+0x228>)
 801803e:	a904      	add	r1, sp, #16
 8018040:	4630      	mov	r0, r6
 8018042:	f7fb fb6d 	bl	8013720 <_printf_float>
 8018046:	4607      	mov	r7, r0
 8018048:	1c78      	adds	r0, r7, #1
 801804a:	d1d6      	bne.n	8017ffa <_vfiprintf_r+0x19a>
 801804c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801804e:	07d9      	lsls	r1, r3, #31
 8018050:	d405      	bmi.n	801805e <_vfiprintf_r+0x1fe>
 8018052:	89ab      	ldrh	r3, [r5, #12]
 8018054:	059a      	lsls	r2, r3, #22
 8018056:	d402      	bmi.n	801805e <_vfiprintf_r+0x1fe>
 8018058:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801805a:	f7fc fb53 	bl	8014704 <__retarget_lock_release_recursive>
 801805e:	89ab      	ldrh	r3, [r5, #12]
 8018060:	065b      	lsls	r3, r3, #25
 8018062:	f53f af1f 	bmi.w	8017ea4 <_vfiprintf_r+0x44>
 8018066:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8018068:	e71e      	b.n	8017ea8 <_vfiprintf_r+0x48>
 801806a:	ab03      	add	r3, sp, #12
 801806c:	9300      	str	r3, [sp, #0]
 801806e:	462a      	mov	r2, r5
 8018070:	4b05      	ldr	r3, [pc, #20]	@ (8018088 <_vfiprintf_r+0x228>)
 8018072:	a904      	add	r1, sp, #16
 8018074:	4630      	mov	r0, r6
 8018076:	f7fb fddb 	bl	8013c30 <_printf_i>
 801807a:	e7e4      	b.n	8018046 <_vfiprintf_r+0x1e6>
 801807c:	080192a4 	.word	0x080192a4
 8018080:	080192ae 	.word	0x080192ae
 8018084:	08013721 	.word	0x08013721
 8018088:	08017e3d 	.word	0x08017e3d
 801808c:	080192aa 	.word	0x080192aa

08018090 <__swbuf_r>:
 8018090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018092:	460e      	mov	r6, r1
 8018094:	4614      	mov	r4, r2
 8018096:	4605      	mov	r5, r0
 8018098:	b118      	cbz	r0, 80180a2 <__swbuf_r+0x12>
 801809a:	6a03      	ldr	r3, [r0, #32]
 801809c:	b90b      	cbnz	r3, 80180a2 <__swbuf_r+0x12>
 801809e:	f7fc f977 	bl	8014390 <__sinit>
 80180a2:	69a3      	ldr	r3, [r4, #24]
 80180a4:	60a3      	str	r3, [r4, #8]
 80180a6:	89a3      	ldrh	r3, [r4, #12]
 80180a8:	071a      	lsls	r2, r3, #28
 80180aa:	d501      	bpl.n	80180b0 <__swbuf_r+0x20>
 80180ac:	6923      	ldr	r3, [r4, #16]
 80180ae:	b943      	cbnz	r3, 80180c2 <__swbuf_r+0x32>
 80180b0:	4621      	mov	r1, r4
 80180b2:	4628      	mov	r0, r5
 80180b4:	f000 f82a 	bl	801810c <__swsetup_r>
 80180b8:	b118      	cbz	r0, 80180c2 <__swbuf_r+0x32>
 80180ba:	f04f 37ff 	mov.w	r7, #4294967295
 80180be:	4638      	mov	r0, r7
 80180c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80180c2:	6823      	ldr	r3, [r4, #0]
 80180c4:	6922      	ldr	r2, [r4, #16]
 80180c6:	1a98      	subs	r0, r3, r2
 80180c8:	6963      	ldr	r3, [r4, #20]
 80180ca:	b2f6      	uxtb	r6, r6
 80180cc:	4283      	cmp	r3, r0
 80180ce:	4637      	mov	r7, r6
 80180d0:	dc05      	bgt.n	80180de <__swbuf_r+0x4e>
 80180d2:	4621      	mov	r1, r4
 80180d4:	4628      	mov	r0, r5
 80180d6:	f7ff f961 	bl	801739c <_fflush_r>
 80180da:	2800      	cmp	r0, #0
 80180dc:	d1ed      	bne.n	80180ba <__swbuf_r+0x2a>
 80180de:	68a3      	ldr	r3, [r4, #8]
 80180e0:	3b01      	subs	r3, #1
 80180e2:	60a3      	str	r3, [r4, #8]
 80180e4:	6823      	ldr	r3, [r4, #0]
 80180e6:	1c5a      	adds	r2, r3, #1
 80180e8:	6022      	str	r2, [r4, #0]
 80180ea:	701e      	strb	r6, [r3, #0]
 80180ec:	6962      	ldr	r2, [r4, #20]
 80180ee:	1c43      	adds	r3, r0, #1
 80180f0:	429a      	cmp	r2, r3
 80180f2:	d004      	beq.n	80180fe <__swbuf_r+0x6e>
 80180f4:	89a3      	ldrh	r3, [r4, #12]
 80180f6:	07db      	lsls	r3, r3, #31
 80180f8:	d5e1      	bpl.n	80180be <__swbuf_r+0x2e>
 80180fa:	2e0a      	cmp	r6, #10
 80180fc:	d1df      	bne.n	80180be <__swbuf_r+0x2e>
 80180fe:	4621      	mov	r1, r4
 8018100:	4628      	mov	r0, r5
 8018102:	f7ff f94b 	bl	801739c <_fflush_r>
 8018106:	2800      	cmp	r0, #0
 8018108:	d0d9      	beq.n	80180be <__swbuf_r+0x2e>
 801810a:	e7d6      	b.n	80180ba <__swbuf_r+0x2a>

0801810c <__swsetup_r>:
 801810c:	b538      	push	{r3, r4, r5, lr}
 801810e:	4b29      	ldr	r3, [pc, #164]	@ (80181b4 <__swsetup_r+0xa8>)
 8018110:	4605      	mov	r5, r0
 8018112:	6818      	ldr	r0, [r3, #0]
 8018114:	460c      	mov	r4, r1
 8018116:	b118      	cbz	r0, 8018120 <__swsetup_r+0x14>
 8018118:	6a03      	ldr	r3, [r0, #32]
 801811a:	b90b      	cbnz	r3, 8018120 <__swsetup_r+0x14>
 801811c:	f7fc f938 	bl	8014390 <__sinit>
 8018120:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018124:	0719      	lsls	r1, r3, #28
 8018126:	d422      	bmi.n	801816e <__swsetup_r+0x62>
 8018128:	06da      	lsls	r2, r3, #27
 801812a:	d407      	bmi.n	801813c <__swsetup_r+0x30>
 801812c:	2209      	movs	r2, #9
 801812e:	602a      	str	r2, [r5, #0]
 8018130:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018134:	81a3      	strh	r3, [r4, #12]
 8018136:	f04f 30ff 	mov.w	r0, #4294967295
 801813a:	e033      	b.n	80181a4 <__swsetup_r+0x98>
 801813c:	0758      	lsls	r0, r3, #29
 801813e:	d512      	bpl.n	8018166 <__swsetup_r+0x5a>
 8018140:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8018142:	b141      	cbz	r1, 8018156 <__swsetup_r+0x4a>
 8018144:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8018148:	4299      	cmp	r1, r3
 801814a:	d002      	beq.n	8018152 <__swsetup_r+0x46>
 801814c:	4628      	mov	r0, r5
 801814e:	f7fd f8c9 	bl	80152e4 <_free_r>
 8018152:	2300      	movs	r3, #0
 8018154:	6363      	str	r3, [r4, #52]	@ 0x34
 8018156:	89a3      	ldrh	r3, [r4, #12]
 8018158:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801815c:	81a3      	strh	r3, [r4, #12]
 801815e:	2300      	movs	r3, #0
 8018160:	6063      	str	r3, [r4, #4]
 8018162:	6923      	ldr	r3, [r4, #16]
 8018164:	6023      	str	r3, [r4, #0]
 8018166:	89a3      	ldrh	r3, [r4, #12]
 8018168:	f043 0308 	orr.w	r3, r3, #8
 801816c:	81a3      	strh	r3, [r4, #12]
 801816e:	6923      	ldr	r3, [r4, #16]
 8018170:	b94b      	cbnz	r3, 8018186 <__swsetup_r+0x7a>
 8018172:	89a3      	ldrh	r3, [r4, #12]
 8018174:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8018178:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801817c:	d003      	beq.n	8018186 <__swsetup_r+0x7a>
 801817e:	4621      	mov	r1, r4
 8018180:	4628      	mov	r0, r5
 8018182:	f000 f883 	bl	801828c <__smakebuf_r>
 8018186:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801818a:	f013 0201 	ands.w	r2, r3, #1
 801818e:	d00a      	beq.n	80181a6 <__swsetup_r+0x9a>
 8018190:	2200      	movs	r2, #0
 8018192:	60a2      	str	r2, [r4, #8]
 8018194:	6962      	ldr	r2, [r4, #20]
 8018196:	4252      	negs	r2, r2
 8018198:	61a2      	str	r2, [r4, #24]
 801819a:	6922      	ldr	r2, [r4, #16]
 801819c:	b942      	cbnz	r2, 80181b0 <__swsetup_r+0xa4>
 801819e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80181a2:	d1c5      	bne.n	8018130 <__swsetup_r+0x24>
 80181a4:	bd38      	pop	{r3, r4, r5, pc}
 80181a6:	0799      	lsls	r1, r3, #30
 80181a8:	bf58      	it	pl
 80181aa:	6962      	ldrpl	r2, [r4, #20]
 80181ac:	60a2      	str	r2, [r4, #8]
 80181ae:	e7f4      	b.n	801819a <__swsetup_r+0x8e>
 80181b0:	2000      	movs	r0, #0
 80181b2:	e7f7      	b.n	80181a4 <__swsetup_r+0x98>
 80181b4:	24000194 	.word	0x24000194

080181b8 <_raise_r>:
 80181b8:	291f      	cmp	r1, #31
 80181ba:	b538      	push	{r3, r4, r5, lr}
 80181bc:	4605      	mov	r5, r0
 80181be:	460c      	mov	r4, r1
 80181c0:	d904      	bls.n	80181cc <_raise_r+0x14>
 80181c2:	2316      	movs	r3, #22
 80181c4:	6003      	str	r3, [r0, #0]
 80181c6:	f04f 30ff 	mov.w	r0, #4294967295
 80181ca:	bd38      	pop	{r3, r4, r5, pc}
 80181cc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80181ce:	b112      	cbz	r2, 80181d6 <_raise_r+0x1e>
 80181d0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80181d4:	b94b      	cbnz	r3, 80181ea <_raise_r+0x32>
 80181d6:	4628      	mov	r0, r5
 80181d8:	f000 f830 	bl	801823c <_getpid_r>
 80181dc:	4622      	mov	r2, r4
 80181de:	4601      	mov	r1, r0
 80181e0:	4628      	mov	r0, r5
 80181e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80181e6:	f000 b817 	b.w	8018218 <_kill_r>
 80181ea:	2b01      	cmp	r3, #1
 80181ec:	d00a      	beq.n	8018204 <_raise_r+0x4c>
 80181ee:	1c59      	adds	r1, r3, #1
 80181f0:	d103      	bne.n	80181fa <_raise_r+0x42>
 80181f2:	2316      	movs	r3, #22
 80181f4:	6003      	str	r3, [r0, #0]
 80181f6:	2001      	movs	r0, #1
 80181f8:	e7e7      	b.n	80181ca <_raise_r+0x12>
 80181fa:	2100      	movs	r1, #0
 80181fc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8018200:	4620      	mov	r0, r4
 8018202:	4798      	blx	r3
 8018204:	2000      	movs	r0, #0
 8018206:	e7e0      	b.n	80181ca <_raise_r+0x12>

08018208 <raise>:
 8018208:	4b02      	ldr	r3, [pc, #8]	@ (8018214 <raise+0xc>)
 801820a:	4601      	mov	r1, r0
 801820c:	6818      	ldr	r0, [r3, #0]
 801820e:	f7ff bfd3 	b.w	80181b8 <_raise_r>
 8018212:	bf00      	nop
 8018214:	24000194 	.word	0x24000194

08018218 <_kill_r>:
 8018218:	b538      	push	{r3, r4, r5, lr}
 801821a:	4d07      	ldr	r5, [pc, #28]	@ (8018238 <_kill_r+0x20>)
 801821c:	2300      	movs	r3, #0
 801821e:	4604      	mov	r4, r0
 8018220:	4608      	mov	r0, r1
 8018222:	4611      	mov	r1, r2
 8018224:	602b      	str	r3, [r5, #0]
 8018226:	f7eb f9a3 	bl	8003570 <_kill>
 801822a:	1c43      	adds	r3, r0, #1
 801822c:	d102      	bne.n	8018234 <_kill_r+0x1c>
 801822e:	682b      	ldr	r3, [r5, #0]
 8018230:	b103      	cbz	r3, 8018234 <_kill_r+0x1c>
 8018232:	6023      	str	r3, [r4, #0]
 8018234:	bd38      	pop	{r3, r4, r5, pc}
 8018236:	bf00      	nop
 8018238:	24001bfc 	.word	0x24001bfc

0801823c <_getpid_r>:
 801823c:	f7eb b990 	b.w	8003560 <_getpid>

08018240 <__swhatbuf_r>:
 8018240:	b570      	push	{r4, r5, r6, lr}
 8018242:	460c      	mov	r4, r1
 8018244:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018248:	2900      	cmp	r1, #0
 801824a:	b096      	sub	sp, #88	@ 0x58
 801824c:	4615      	mov	r5, r2
 801824e:	461e      	mov	r6, r3
 8018250:	da0d      	bge.n	801826e <__swhatbuf_r+0x2e>
 8018252:	89a3      	ldrh	r3, [r4, #12]
 8018254:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8018258:	f04f 0100 	mov.w	r1, #0
 801825c:	bf14      	ite	ne
 801825e:	2340      	movne	r3, #64	@ 0x40
 8018260:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8018264:	2000      	movs	r0, #0
 8018266:	6031      	str	r1, [r6, #0]
 8018268:	602b      	str	r3, [r5, #0]
 801826a:	b016      	add	sp, #88	@ 0x58
 801826c:	bd70      	pop	{r4, r5, r6, pc}
 801826e:	466a      	mov	r2, sp
 8018270:	f000 f848 	bl	8018304 <_fstat_r>
 8018274:	2800      	cmp	r0, #0
 8018276:	dbec      	blt.n	8018252 <__swhatbuf_r+0x12>
 8018278:	9901      	ldr	r1, [sp, #4]
 801827a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801827e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8018282:	4259      	negs	r1, r3
 8018284:	4159      	adcs	r1, r3
 8018286:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801828a:	e7eb      	b.n	8018264 <__swhatbuf_r+0x24>

0801828c <__smakebuf_r>:
 801828c:	898b      	ldrh	r3, [r1, #12]
 801828e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8018290:	079d      	lsls	r5, r3, #30
 8018292:	4606      	mov	r6, r0
 8018294:	460c      	mov	r4, r1
 8018296:	d507      	bpl.n	80182a8 <__smakebuf_r+0x1c>
 8018298:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801829c:	6023      	str	r3, [r4, #0]
 801829e:	6123      	str	r3, [r4, #16]
 80182a0:	2301      	movs	r3, #1
 80182a2:	6163      	str	r3, [r4, #20]
 80182a4:	b003      	add	sp, #12
 80182a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80182a8:	ab01      	add	r3, sp, #4
 80182aa:	466a      	mov	r2, sp
 80182ac:	f7ff ffc8 	bl	8018240 <__swhatbuf_r>
 80182b0:	9f00      	ldr	r7, [sp, #0]
 80182b2:	4605      	mov	r5, r0
 80182b4:	4639      	mov	r1, r7
 80182b6:	4630      	mov	r0, r6
 80182b8:	f7fd f888 	bl	80153cc <_malloc_r>
 80182bc:	b948      	cbnz	r0, 80182d2 <__smakebuf_r+0x46>
 80182be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80182c2:	059a      	lsls	r2, r3, #22
 80182c4:	d4ee      	bmi.n	80182a4 <__smakebuf_r+0x18>
 80182c6:	f023 0303 	bic.w	r3, r3, #3
 80182ca:	f043 0302 	orr.w	r3, r3, #2
 80182ce:	81a3      	strh	r3, [r4, #12]
 80182d0:	e7e2      	b.n	8018298 <__smakebuf_r+0xc>
 80182d2:	89a3      	ldrh	r3, [r4, #12]
 80182d4:	6020      	str	r0, [r4, #0]
 80182d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80182da:	81a3      	strh	r3, [r4, #12]
 80182dc:	9b01      	ldr	r3, [sp, #4]
 80182de:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80182e2:	b15b      	cbz	r3, 80182fc <__smakebuf_r+0x70>
 80182e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80182e8:	4630      	mov	r0, r6
 80182ea:	f000 f81d 	bl	8018328 <_isatty_r>
 80182ee:	b128      	cbz	r0, 80182fc <__smakebuf_r+0x70>
 80182f0:	89a3      	ldrh	r3, [r4, #12]
 80182f2:	f023 0303 	bic.w	r3, r3, #3
 80182f6:	f043 0301 	orr.w	r3, r3, #1
 80182fa:	81a3      	strh	r3, [r4, #12]
 80182fc:	89a3      	ldrh	r3, [r4, #12]
 80182fe:	431d      	orrs	r5, r3
 8018300:	81a5      	strh	r5, [r4, #12]
 8018302:	e7cf      	b.n	80182a4 <__smakebuf_r+0x18>

08018304 <_fstat_r>:
 8018304:	b538      	push	{r3, r4, r5, lr}
 8018306:	4d07      	ldr	r5, [pc, #28]	@ (8018324 <_fstat_r+0x20>)
 8018308:	2300      	movs	r3, #0
 801830a:	4604      	mov	r4, r0
 801830c:	4608      	mov	r0, r1
 801830e:	4611      	mov	r1, r2
 8018310:	602b      	str	r3, [r5, #0]
 8018312:	f7eb f98d 	bl	8003630 <_fstat>
 8018316:	1c43      	adds	r3, r0, #1
 8018318:	d102      	bne.n	8018320 <_fstat_r+0x1c>
 801831a:	682b      	ldr	r3, [r5, #0]
 801831c:	b103      	cbz	r3, 8018320 <_fstat_r+0x1c>
 801831e:	6023      	str	r3, [r4, #0]
 8018320:	bd38      	pop	{r3, r4, r5, pc}
 8018322:	bf00      	nop
 8018324:	24001bfc 	.word	0x24001bfc

08018328 <_isatty_r>:
 8018328:	b538      	push	{r3, r4, r5, lr}
 801832a:	4d06      	ldr	r5, [pc, #24]	@ (8018344 <_isatty_r+0x1c>)
 801832c:	2300      	movs	r3, #0
 801832e:	4604      	mov	r4, r0
 8018330:	4608      	mov	r0, r1
 8018332:	602b      	str	r3, [r5, #0]
 8018334:	f7eb f98c 	bl	8003650 <_isatty>
 8018338:	1c43      	adds	r3, r0, #1
 801833a:	d102      	bne.n	8018342 <_isatty_r+0x1a>
 801833c:	682b      	ldr	r3, [r5, #0]
 801833e:	b103      	cbz	r3, 8018342 <_isatty_r+0x1a>
 8018340:	6023      	str	r3, [r4, #0]
 8018342:	bd38      	pop	{r3, r4, r5, pc}
 8018344:	24001bfc 	.word	0x24001bfc

08018348 <_init>:
 8018348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801834a:	bf00      	nop
 801834c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801834e:	bc08      	pop	{r3}
 8018350:	469e      	mov	lr, r3
 8018352:	4770      	bx	lr

08018354 <_fini>:
 8018354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018356:	bf00      	nop
 8018358:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801835a:	bc08      	pop	{r3}
 801835c:	469e      	mov	lr, r3
 801835e:	4770      	bx	lr
