// Generated by CIRCT 42e53322a
module left_shifter(	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:2:3
  input  [31:0] input1,	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:2:30
                input2,	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:2:48
  output [31:0] out	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:2:67
);

  wire [31:0] _GEN = input1 >> 32'h0 - input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:39:15, :40:10, :41:10
  wire [31:0] _GEN_0 = input1 >> 32'h1 - input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:38:15, :46:10, :47:10
  wire [31:0] _GEN_1 = input1 >> 32'h2 - input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:37:15, :51:11, :52:11
  wire [31:0] _GEN_2 = input1 >> 32'h3 - input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:36:15, :57:11, :58:11
  wire [31:0] _GEN_3 = input1 >> 32'h4 - input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:35:15, :62:11, :63:11
  wire [31:0] _GEN_4 = input1 >> 32'h5 - input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:34:15, :67:11, :68:11
  wire [31:0] _GEN_5 = input1 >> 32'h6 - input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:33:15, :72:11, :73:11
  wire [31:0] _GEN_6 = input1 >> 32'h7 - input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:32:15, :78:11, :79:11
  wire [31:0] _GEN_7 = input1 >> 32'h8 - input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:31:15, :83:11, :84:11
  wire [31:0] _GEN_8 = input1 >> 32'h9 - input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:30:15, :88:11, :89:11
  wire [31:0] _GEN_9 = input1 >> 32'hA - input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:29:16, :93:11, :94:11
  wire [31:0] _GEN_10 = input1 >> 32'hB - input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:28:16, :98:11, :99:11
  wire [31:0] _GEN_11 = input1 >> 32'hC - input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:27:16, :103:11, :104:11
  wire [31:0] _GEN_12 = input1 >> 32'hD - input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:26:16, :108:11, :109:11
  wire [31:0] _GEN_13 = input1 >> 32'hE - input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:25:16, :113:11, :114:11
  wire [31:0] _GEN_14 = input1 >> 32'hF - input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:24:16, :119:11, :120:11
  wire [31:0] _GEN_15 = input1 >> 32'h10 - input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:23:16, :124:11, :125:11
  wire [31:0] _GEN_16 = input1 >> 32'h11 - input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:22:16, :129:11, :130:11
  wire [31:0] _GEN_17 = input1 >> 32'h12 - input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:21:16, :134:11, :135:11
  wire [31:0] _GEN_18 = input1 >> 32'h13 - input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:20:16, :139:11, :140:12
  wire [31:0] _GEN_19 = input1 >> 32'h14 - input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:19:16, :144:12, :145:12
  wire [31:0] _GEN_20 = input1 >> 32'h15 - input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:18:16, :149:12, :150:12
  wire [31:0] _GEN_21 = input1 >> 32'h16 - input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:17:16, :154:12, :155:12
  wire [31:0] _GEN_22 = input1 >> 32'h17 - input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:16:16, :159:12, :160:12
  wire [31:0] _GEN_23 = input1 >> 32'h18 - input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:15:16, :164:12, :165:12
  wire [31:0] _GEN_24 = input1 >> 32'h19 - input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:14:16, :169:12, :170:12
  wire [31:0] _GEN_25 = input1 >> 32'h1A - input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:13:16, :174:12, :175:12
  wire [31:0] _GEN_26 = input1 >> 32'h1B - input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:12:16, :179:12, :180:12
  wire [31:0] _GEN_27 = input1 >> 32'h1C - input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:11:16, :184:12, :185:12
  wire [31:0] _GEN_28 = input1 >> 32'h1D - input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:10:16, :189:12, :190:12
  wire [31:0] _GEN_29 = input1 >> 32'h1E - input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:9:16, :194:12, :195:12
  wire [31:0] _GEN_30 = input1 >> 32'h1F - input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:8:16, :200:12, :201:12
  assign out =
    {input2[31:5] == 27'h0 & _GEN_30[0],
     input2 < 32'h1F & _GEN_29[0],
     input2 < 32'h1E & _GEN_28[0],
     input2 < 32'h1D & _GEN_27[0],
     input2 < 32'h1C & _GEN_26[0],
     input2 < 32'h1B & _GEN_25[0],
     input2 < 32'h1A & _GEN_24[0],
     input2 < 32'h19 & _GEN_23[0],
     input2 < 32'h18 & _GEN_22[0],
     input2 < 32'h17 & _GEN_21[0],
     input2 < 32'h16 & _GEN_20[0],
     input2 < 32'h15 & _GEN_19[0],
     input2 < 32'h14 & _GEN_18[0],
     input2 < 32'h13 & _GEN_17[0],
     input2 < 32'h12 & _GEN_16[0],
     input2 < 32'h11 & _GEN_15[0],
     input2[31:4] == 28'h0 & _GEN_14[0],
     input2 < 32'hF & _GEN_13[0],
     input2 < 32'hE & _GEN_12[0],
     input2 < 32'hD & _GEN_11[0],
     input2 < 32'hC & _GEN_10[0],
     input2 < 32'hB & _GEN_9[0],
     input2 < 32'hA & _GEN_8[0],
     input2 < 32'h9 & _GEN_7[0],
     input2[31:3] == 29'h0 & _GEN_6[0],
     input2 < 32'h7 & _GEN_5[0],
     input2 < 32'h6 & _GEN_4[0],
     input2 < 32'h5 & _GEN_3[0],
     input2[31:2] == 30'h0 & _GEN_2[0],
     input2 < 32'h3 & _GEN_1[0],
     input2[31:1] == 31'h0 & _GEN_0[0],
     input2 == 32'h0 & _GEN[0]};	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:3:15, :4:15, :5:15, :6:15, :7:15, :8:16, :9:16, :10:16, :11:16, :12:16, :13:16, :14:16, :15:16, :16:16, :17:16, :18:16, :19:16, :20:16, :21:16, :22:16, :24:16, :25:16, :26:16, :27:16, :28:16, :29:16, :30:15, :32:15, :33:15, :34:15, :36:15, :39:15, :41:10, :42:10, :43:10, :44:10, :45:10, :47:10, :48:10, :49:10, :50:11, :52:11, :53:11, :54:11, :55:11, :56:11, :58:11, :59:11, :60:11, :61:11, :63:11, :64:11, :65:11, :66:11, :68:11, :69:11, :70:11, :71:11, :73:11, :74:11, :75:11, :76:11, :77:11, :79:11, :80:11, :81:11, :82:11, :84:11, :85:11, :86:11, :87:11, :89:11, :90:11, :91:11, :92:11, :94:11, :95:11, :96:11, :97:11, :99:11, :100:11, :101:11, :102:11, :104:11, :105:11, :106:11, :107:11, :109:11, :110:11, :111:11, :112:11, :114:11, :115:11, :116:11, :117:11, :118:11, :120:11, :121:11, :122:11, :123:11, :125:11, :126:11, :127:11, :128:11, :130:11, :131:11, :132:11, :133:11, :135:11, :136:11, :137:11, :138:11, :140:12, :141:12, :142:12, :143:12, :145:12, :146:12, :147:12, :148:12, :150:12, :151:12, :152:12, :153:12, :155:12, :156:12, :157:12, :158:12, :160:12, :161:12, :162:12, :163:12, :165:12, :166:12, :167:12, :168:12, :170:12, :171:12, :172:12, :173:12, :175:12, :176:12, :177:12, :178:12, :180:12, :181:12, :182:12, :183:12, :185:12, :186:12, :187:12, :188:12, :190:12, :191:12, :192:12, :193:12, :195:12, :196:12, :197:12, :198:12, :199:12, :201:12, :202:12, :203:12, :204:12, :205:12, :206:5
endmodule

module right_shifter(	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:208:3
  input  [31:0] input1,	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:208:31
                input2,	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:208:49
  output [31:0] out	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:208:68
);

  wire [31:0] _GEN = input1 >> input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:242:10
  wire [31:0] _GEN_0 = input2 + 32'h1;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:240:15, :246:10
  wire [31:0] _GEN_1 = input1 >> _GEN_0;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:246:10, :248:10
  wire [31:0] _GEN_2 = input2 + 32'h2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:239:15, :252:11
  wire [31:0] _GEN_3 = input1 >> _GEN_2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:252:11, :254:11
  wire [31:0] _GEN_4 = input2 + 32'h3;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:238:15, :258:11
  wire [31:0] _GEN_5 = input1 >> _GEN_4;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:258:11, :260:11
  wire [31:0] _GEN_6 = input2 + 32'h4;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:237:15, :264:11
  wire [31:0] _GEN_7 = input1 >> _GEN_6;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:264:11, :266:11
  wire [31:0] _GEN_8 = input2 + 32'h5;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:236:15, :270:11
  wire [31:0] _GEN_9 = input1 >> _GEN_8;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:270:11, :272:11
  wire [31:0] _GEN_10 = input2 + 32'h6;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:235:15, :276:11
  wire [31:0] _GEN_11 = input1 >> _GEN_10;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:276:11, :278:11
  wire [31:0] _GEN_12 = input2 + 32'h7;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:234:15, :282:11
  wire [31:0] _GEN_13 = input1 >> _GEN_12;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:282:11, :284:11
  wire [31:0] _GEN_14 = input2 + 32'h8;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:233:15, :288:11
  wire [31:0] _GEN_15 = input1 >> _GEN_14;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:288:11, :290:11
  wire [31:0] _GEN_16 = input2 + 32'h9;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:232:15, :294:11
  wire [31:0] _GEN_17 = input1 >> _GEN_16;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:294:11, :296:11
  wire [31:0] _GEN_18 = input2 + 32'hA;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:231:16, :300:11
  wire [31:0] _GEN_19 = input1 >> _GEN_18;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:300:11, :302:11
  wire [31:0] _GEN_20 = input2 + 32'hB;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:230:16, :306:11
  wire [31:0] _GEN_21 = input1 >> _GEN_20;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:306:11, :308:11
  wire [31:0] _GEN_22 = input2 + 32'hC;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:229:16, :312:11
  wire [31:0] _GEN_23 = input1 >> _GEN_22;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:312:11, :314:11
  wire [31:0] _GEN_24 = input2 + 32'hD;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:228:16, :318:11
  wire [31:0] _GEN_25 = input1 >> _GEN_24;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:318:11, :320:11
  wire [31:0] _GEN_26 = input2 + 32'hE;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:227:16, :324:11
  wire [31:0] _GEN_27 = input1 >> _GEN_26;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:324:11, :326:11
  wire [31:0] _GEN_28 = input2 + 32'hF;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:226:16, :330:11
  wire [31:0] _GEN_29 = input1 >> _GEN_28;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:330:11, :332:11
  wire [31:0] _GEN_30 = input2 + 32'h10;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:225:16, :336:11
  wire [31:0] _GEN_31 = input1 >> _GEN_30;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:336:11, :338:11
  wire [31:0] _GEN_32 = input2 + 32'h11;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:224:16, :342:12
  wire [31:0] _GEN_33 = input1 >> _GEN_32;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:342:12, :344:12
  wire [31:0] _GEN_34 = input2 + 32'h12;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:223:16, :348:12
  wire [31:0] _GEN_35 = input1 >> _GEN_34;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:348:12, :350:12
  wire [31:0] _GEN_36 = input2 + 32'h13;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:222:16, :354:12
  wire [31:0] _GEN_37 = input1 >> _GEN_36;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:354:12, :356:12
  wire [31:0] _GEN_38 = input2 + 32'h14;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:221:16, :360:12
  wire [31:0] _GEN_39 = input1 >> _GEN_38;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:360:12, :362:12
  wire [31:0] _GEN_40 = input2 + 32'h15;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:220:16, :366:12
  wire [31:0] _GEN_41 = input1 >> _GEN_40;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:366:12, :368:12
  wire [31:0] _GEN_42 = input2 + 32'h16;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:219:16, :372:12
  wire [31:0] _GEN_43 = input1 >> _GEN_42;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:372:12, :374:12
  wire [31:0] _GEN_44 = input2 + 32'h17;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:218:16, :378:12
  wire [31:0] _GEN_45 = input1 >> _GEN_44;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:378:12, :380:12
  wire [31:0] _GEN_46 = input2 + 32'h18;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:217:16, :384:12
  wire [31:0] _GEN_47 = input1 >> _GEN_46;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:384:12, :386:12
  wire [31:0] _GEN_48 = input2 + 32'h19;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:216:16, :390:12
  wire [31:0] _GEN_49 = input1 >> _GEN_48;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:390:12, :392:12
  wire [31:0] _GEN_50 = input2 + 32'h1A;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:215:16, :396:12
  wire [31:0] _GEN_51 = input1 >> _GEN_50;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:396:12, :398:12
  wire [31:0] _GEN_52 = input2 + 32'h1B;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:214:16, :402:12
  wire [31:0] _GEN_53 = input1 >> _GEN_52;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:402:12, :404:12
  wire [31:0] _GEN_54 = input2 + 32'h1C;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:213:16, :408:12
  wire [31:0] _GEN_55 = input1 >> _GEN_54;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:408:12, :410:12
  wire [31:0] _GEN_56 = input2 + 32'h1D;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:212:16, :414:12
  wire [31:0] _GEN_57 = input1 >> _GEN_56;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:414:12, :416:12
  wire [31:0] _GEN_58 = input2 + 32'h1E;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:211:16, :420:12
  wire [31:0] _GEN_59 = input1 >> _GEN_58;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:420:12, :422:12
  wire [31:0] _GEN_60 = input2 + 32'h1F;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:210:16, :426:12
  wire [31:0] _GEN_61 = input1 >> _GEN_60;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:426:12, :428:12
  assign out =
    {_GEN_60[31:5] == 27'h0 & _GEN_61[0],
     _GEN_58[31:5] == 27'h0 & _GEN_59[0],
     _GEN_56[31:5] == 27'h0 & _GEN_57[0],
     _GEN_54[31:5] == 27'h0 & _GEN_55[0],
     _GEN_52[31:5] == 27'h0 & _GEN_53[0],
     _GEN_50[31:5] == 27'h0 & _GEN_51[0],
     _GEN_48[31:5] == 27'h0 & _GEN_49[0],
     _GEN_46[31:5] == 27'h0 & _GEN_47[0],
     _GEN_44[31:5] == 27'h0 & _GEN_45[0],
     _GEN_42[31:5] == 27'h0 & _GEN_43[0],
     _GEN_40[31:5] == 27'h0 & _GEN_41[0],
     _GEN_38[31:5] == 27'h0 & _GEN_39[0],
     _GEN_36[31:5] == 27'h0 & _GEN_37[0],
     _GEN_34[31:5] == 27'h0 & _GEN_35[0],
     _GEN_32[31:5] == 27'h0 & _GEN_33[0],
     _GEN_30[31:5] == 27'h0 & _GEN_31[0],
     _GEN_28[31:5] == 27'h0 & _GEN_29[0],
     _GEN_26[31:5] == 27'h0 & _GEN_27[0],
     _GEN_24[31:5] == 27'h0 & _GEN_25[0],
     _GEN_22[31:5] == 27'h0 & _GEN_23[0],
     _GEN_20[31:5] == 27'h0 & _GEN_21[0],
     _GEN_18[31:5] == 27'h0 & _GEN_19[0],
     _GEN_16[31:5] == 27'h0 & _GEN_17[0],
     _GEN_14[31:5] == 27'h0 & _GEN_15[0],
     _GEN_12[31:5] == 27'h0 & _GEN_13[0],
     _GEN_10[31:5] == 27'h0 & _GEN_11[0],
     _GEN_8[31:5] == 27'h0 & _GEN_9[0],
     _GEN_6[31:5] == 27'h0 & _GEN_7[0],
     _GEN_4[31:5] == 27'h0 & _GEN_5[0],
     _GEN_2[31:5] == 27'h0 & _GEN_3[0],
     _GEN_0[31:5] == 27'h0 & _GEN_1[0],
     input2[31:5] == 27'h0 & _GEN[0]};	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:209:15, :241:10, :242:10, :243:10, :244:10, :245:10, :246:10, :247:10, :248:10, :249:10, :250:10, :251:11, :252:11, :253:11, :254:11, :255:11, :256:11, :257:11, :258:11, :259:11, :260:11, :261:11, :262:11, :263:11, :264:11, :265:11, :266:11, :267:11, :268:11, :269:11, :270:11, :271:11, :272:11, :273:11, :274:11, :275:11, :276:11, :277:11, :278:11, :279:11, :280:11, :281:11, :282:11, :283:11, :284:11, :285:11, :286:11, :287:11, :288:11, :289:11, :290:11, :291:11, :292:11, :293:11, :294:11, :295:11, :296:11, :297:11, :298:11, :299:11, :300:11, :301:11, :302:11, :303:11, :304:11, :305:11, :306:11, :307:11, :308:11, :309:11, :310:11, :311:11, :312:11, :313:11, :314:11, :315:11, :316:11, :317:11, :318:11, :319:11, :320:11, :321:11, :322:11, :323:11, :324:11, :325:11, :326:11, :327:11, :328:11, :329:11, :330:11, :331:11, :332:11, :333:11, :334:11, :335:11, :336:11, :337:11, :338:11, :339:11, :340:11, :341:12, :342:12, :343:12, :344:12, :345:12, :346:12, :347:12, :348:12, :349:12, :350:12, :351:12, :352:12, :353:12, :354:12, :355:12, :356:12, :357:12, :358:12, :359:12, :360:12, :361:12, :362:12, :363:12, :364:12, :365:12, :366:12, :367:12, :368:12, :369:12, :370:12, :371:12, :372:12, :373:12, :374:12, :375:12, :376:12, :377:12, :378:12, :379:12, :380:12, :381:12, :382:12, :383:12, :384:12, :385:12, :386:12, :387:12, :388:12, :389:12, :390:12, :391:12, :392:12, :393:12, :394:12, :395:12, :396:12, :397:12, :398:12, :399:12, :400:12, :401:12, :402:12, :403:12, :404:12, :405:12, :406:12, :407:12, :408:12, :409:12, :410:12, :411:12, :412:12, :413:12, :414:12, :415:12, :416:12, :417:12, :418:12, :419:12, :420:12, :421:12, :422:12, :423:12, :424:12, :425:12, :426:12, :427:12, :428:12, :429:12, :430:12, :431:12, :432:12, :433:5
endmodule

module right_shifter_arith(	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:435:3
  input  [31:0] input1,	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:435:37
                input2,	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:435:55
  output [31:0] out	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:435:74
);

  wire [31:0] _GEN = input1 >> input2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:471:10
  wire [31:0] _GEN_0 = input2 + 32'h1;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:467:15, :474:10
  wire [31:0] _GEN_1 = input1 >> _GEN_0;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:474:10, :477:10
  wire [31:0] _GEN_2 = input2 + 32'h2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:466:15, :480:11
  wire [31:0] _GEN_3 = input1 >> _GEN_2;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:480:11, :483:11
  wire [31:0] _GEN_4 = input2 + 32'h3;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:465:15, :486:11
  wire [31:0] _GEN_5 = input1 >> _GEN_4;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:486:11, :489:11
  wire [31:0] _GEN_6 = input2 + 32'h4;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:464:15, :492:11
  wire [31:0] _GEN_7 = input1 >> _GEN_6;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:492:11, :495:11
  wire [31:0] _GEN_8 = input2 + 32'h5;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:463:15, :498:11
  wire [31:0] _GEN_9 = input1 >> _GEN_8;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:498:11, :501:11
  wire [31:0] _GEN_10 = input2 + 32'h6;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:462:15, :504:11
  wire [31:0] _GEN_11 = input1 >> _GEN_10;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:504:11, :507:11
  wire [31:0] _GEN_12 = input2 + 32'h7;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:461:15, :510:11
  wire [31:0] _GEN_13 = input1 >> _GEN_12;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:510:11, :513:11
  wire [31:0] _GEN_14 = input2 + 32'h8;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:460:15, :516:11
  wire [31:0] _GEN_15 = input1 >> _GEN_14;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:516:11, :519:11
  wire [31:0] _GEN_16 = input2 + 32'h9;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:459:15, :522:11
  wire [31:0] _GEN_17 = input1 >> _GEN_16;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:522:11, :525:11
  wire [31:0] _GEN_18 = input2 + 32'hA;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:458:16, :528:11
  wire [31:0] _GEN_19 = input1 >> _GEN_18;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:528:11, :531:11
  wire [31:0] _GEN_20 = input2 + 32'hB;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:457:16, :534:11
  wire [31:0] _GEN_21 = input1 >> _GEN_20;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:534:11, :537:11
  wire [31:0] _GEN_22 = input2 + 32'hC;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:456:16, :540:11
  wire [31:0] _GEN_23 = input1 >> _GEN_22;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:540:11, :543:11
  wire [31:0] _GEN_24 = input2 + 32'hD;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:455:16, :546:11
  wire [31:0] _GEN_25 = input1 >> _GEN_24;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:546:11, :549:11
  wire [31:0] _GEN_26 = input2 + 32'hE;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:454:16, :552:11
  wire [31:0] _GEN_27 = input1 >> _GEN_26;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:552:11, :555:11
  wire [31:0] _GEN_28 = input2 + 32'hF;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:453:16, :558:11
  wire [31:0] _GEN_29 = input1 >> _GEN_28;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:558:11, :561:11
  wire [31:0] _GEN_30 = input2 + 32'h10;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:452:16, :564:11
  wire [31:0] _GEN_31 = input1 >> _GEN_30;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:564:11, :567:11
  wire [31:0] _GEN_32 = input2 + 32'h11;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:451:16, :570:12
  wire [31:0] _GEN_33 = input1 >> _GEN_32;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:570:12, :573:12
  wire [31:0] _GEN_34 = input2 + 32'h12;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:450:16, :576:12
  wire [31:0] _GEN_35 = input1 >> _GEN_34;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:576:12, :579:12
  wire [31:0] _GEN_36 = input2 + 32'h13;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:449:16, :582:12
  wire [31:0] _GEN_37 = input1 >> _GEN_36;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:582:12, :585:12
  wire [31:0] _GEN_38 = input2 + 32'h14;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:448:16, :588:12
  wire [31:0] _GEN_39 = input1 >> _GEN_38;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:588:12, :591:12
  wire [31:0] _GEN_40 = input2 + 32'h15;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:447:16, :594:12
  wire [31:0] _GEN_41 = input1 >> _GEN_40;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:594:12, :597:12
  wire [31:0] _GEN_42 = input2 + 32'h16;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:446:16, :600:12
  wire [31:0] _GEN_43 = input1 >> _GEN_42;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:600:12, :603:12
  wire [31:0] _GEN_44 = input2 + 32'h17;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:445:16, :606:12
  wire [31:0] _GEN_45 = input1 >> _GEN_44;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:606:12, :609:12
  wire [31:0] _GEN_46 = input2 + 32'h18;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:444:16, :612:12
  wire [31:0] _GEN_47 = input1 >> _GEN_46;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:612:12, :615:12
  wire [31:0] _GEN_48 = input2 + 32'h19;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:443:16, :618:12
  wire [31:0] _GEN_49 = input1 >> _GEN_48;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:618:12, :621:12
  wire [31:0] _GEN_50 = input2 + 32'h1A;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:442:16, :624:12
  wire [31:0] _GEN_51 = input1 >> _GEN_50;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:624:12, :627:12
  wire [31:0] _GEN_52 = input2 + 32'h1B;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:441:16, :630:12
  wire [31:0] _GEN_53 = input1 >> _GEN_52;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:630:12, :633:12
  wire [31:0] _GEN_54 = input2 + 32'h1C;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:440:16, :636:12
  wire [31:0] _GEN_55 = input1 >> _GEN_54;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:636:12, :639:12
  wire [31:0] _GEN_56 = input2 + 32'h1D;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:439:16, :642:12
  wire [31:0] _GEN_57 = input1 >> _GEN_56;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:642:12, :645:12
  wire [31:0] _GEN_58 = input2 + 32'h1E;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:438:16, :648:12
  wire [31:0] _GEN_59 = input1 >> _GEN_58;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:648:12, :651:12
  wire [31:0] _GEN_60 = input2 + 32'h1F;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:437:16, :654:12
  wire [31:0] _GEN_61 = input1 >> _GEN_60;	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:654:12, :657:12
  assign out =
    {(|(_GEN_60[31:5])) ? input1[31] : _GEN_61[0],
     (|(_GEN_58[31:5])) ? input1[31] : _GEN_59[0],
     (|(_GEN_56[31:5])) ? input1[31] : _GEN_57[0],
     (|(_GEN_54[31:5])) ? input1[31] : _GEN_55[0],
     (|(_GEN_52[31:5])) ? input1[31] : _GEN_53[0],
     (|(_GEN_50[31:5])) ? input1[31] : _GEN_51[0],
     (|(_GEN_48[31:5])) ? input1[31] : _GEN_49[0],
     (|(_GEN_46[31:5])) ? input1[31] : _GEN_47[0],
     (|(_GEN_44[31:5])) ? input1[31] : _GEN_45[0],
     (|(_GEN_42[31:5])) ? input1[31] : _GEN_43[0],
     (|(_GEN_40[31:5])) ? input1[31] : _GEN_41[0],
     (|(_GEN_38[31:5])) ? input1[31] : _GEN_39[0],
     (|(_GEN_36[31:5])) ? input1[31] : _GEN_37[0],
     (|(_GEN_34[31:5])) ? input1[31] : _GEN_35[0],
     (|(_GEN_32[31:5])) ? input1[31] : _GEN_33[0],
     (|(_GEN_30[31:5])) ? input1[31] : _GEN_31[0],
     (|(_GEN_28[31:5])) ? input1[31] : _GEN_29[0],
     (|(_GEN_26[31:5])) ? input1[31] : _GEN_27[0],
     (|(_GEN_24[31:5])) ? input1[31] : _GEN_25[0],
     (|(_GEN_22[31:5])) ? input1[31] : _GEN_23[0],
     (|(_GEN_20[31:5])) ? input1[31] : _GEN_21[0],
     (|(_GEN_18[31:5])) ? input1[31] : _GEN_19[0],
     (|(_GEN_16[31:5])) ? input1[31] : _GEN_17[0],
     (|(_GEN_14[31:5])) ? input1[31] : _GEN_15[0],
     (|(_GEN_12[31:5])) ? input1[31] : _GEN_13[0],
     (|(_GEN_10[31:5])) ? input1[31] : _GEN_11[0],
     (|(_GEN_8[31:5])) ? input1[31] : _GEN_9[0],
     (|(_GEN_6[31:5])) ? input1[31] : _GEN_7[0],
     (|(_GEN_4[31:5])) ? input1[31] : _GEN_5[0],
     (|(_GEN_2[31:5])) ? input1[31] : _GEN_3[0],
     (|(_GEN_0[31:5])) ? input1[31] : _GEN_1[0],
     (|(input2[31:5])) ? input1[31] : _GEN[0]};	// /tmp/tmp.7WyOPFddsI/19027_Simple_Processor_src_shifter.cleaned.mlir:468:10, :469:10, :470:10, :471:10, :472:10, :473:10, :474:10, :475:10, :476:10, :477:10, :478:11, :479:11, :480:11, :481:11, :482:11, :483:11, :484:11, :485:11, :486:11, :487:11, :488:11, :489:11, :490:11, :491:11, :492:11, :493:11, :494:11, :495:11, :496:11, :497:11, :498:11, :499:11, :500:11, :501:11, :502:11, :503:11, :504:11, :505:11, :506:11, :507:11, :508:11, :509:11, :510:11, :511:11, :512:11, :513:11, :514:11, :515:11, :516:11, :517:11, :518:11, :519:11, :520:11, :521:11, :522:11, :523:11, :524:11, :525:11, :526:11, :527:11, :528:11, :529:11, :530:11, :531:11, :532:11, :533:11, :534:11, :535:11, :536:11, :537:11, :538:11, :539:11, :540:11, :541:11, :542:11, :543:11, :544:11, :545:11, :546:11, :547:11, :548:11, :549:11, :550:11, :551:11, :552:11, :553:11, :554:11, :555:11, :556:11, :557:11, :558:11, :559:11, :560:11, :561:11, :562:11, :563:11, :564:11, :565:11, :566:11, :567:11, :568:12, :569:12, :570:12, :571:12, :572:12, :573:12, :574:12, :575:12, :576:12, :577:12, :578:12, :579:12, :580:12, :581:12, :582:12, :583:12, :584:12, :585:12, :586:12, :587:12, :588:12, :589:12, :590:12, :591:12, :592:12, :593:12, :594:12, :595:12, :596:12, :597:12, :598:12, :599:12, :600:12, :601:12, :602:12, :603:12, :604:12, :605:12, :606:12, :607:12, :608:12, :609:12, :610:12, :611:12, :612:12, :613:12, :614:12, :615:12, :616:12, :617:12, :618:12, :619:12, :620:12, :621:12, :622:12, :623:12, :624:12, :625:12, :626:12, :627:12, :628:12, :629:12, :630:12, :631:12, :632:12, :633:12, :634:12, :635:12, :636:12, :637:12, :638:12, :639:12, :640:12, :641:12, :642:12, :643:12, :644:12, :645:12, :646:12, :647:12, :648:12, :649:12, :650:12, :651:12, :652:12, :653:12, :654:12, :655:12, :656:12, :657:12, :658:12, :659:12, :660:12, :661:5
endmodule

