============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Jul 14 2025  11:26:02 pm
  Module:                 Top
  Operating conditions:   PVT_1P08V_125C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (0 ps) Setup Check with Pin Mem_MemInst_stage_reg[0]/CK->D
          Group: C2C
     Startpoint: (R) Mem_MemInst_tagArray_reg[124][23]/CK
          Clock: (R) realClock
       Endpoint: (F) Mem_MemInst_stage_reg[0]/D
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
             Setup:-      42                  
     Required Time:=     978                  
      Launch Clock:-       0                  
         Data Path:-     978                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  Mem_MemInst_tagArray_reg[124][23]/CK -       -     R     (arrival)     25    -     0     0       0    (-,-) 
  Mem_MemInst_tagArray_reg[124][23]/Q  -       CK->Q F     DFFHQX1        1  4.3    69   142     142    (-,-) 
  g120850__5115/Y                      -       A0->Y F     AO22X4         1  6.2    48   143     285    (-,-) 
  g120488__4733/Y                      -       A->Y  R     NOR2X6         1  7.5    52    52     337    (-,-) 
  g120313__5122/Y                      -       A->Y  F     NAND2X8        1  6.3    51    54     391    (-,-) 
  g120221__4319/Y                      -       A->Y  R     NOR4X6         1  4.4    86   102     493    (-,-) 
  g106055__5122/Y                      -       B->Y  R     CLKXOR2X1      1  4.2    63   125     618    (-,-) 
  g120171__1881/Y                      -       B->Y  R     CLKAND2X2      1  4.2    36    80     698    (-,-) 
  g120162__6783/Y                      -       B->Y  R     CLKAND2X2      1  7.5    57    83     780    (-,-) 
  g120157__5107/Y                      -       C->Y  F     NAND3X8        1  6.2    81    70     851    (-,-) 
  g120155__5477/Y                      -       C->Y  R     NOR3X6         2  6.8    79    69     920    (-,-) 
  g120153__7410/Y                      -       B->Y  F     NOR2X2         1  4.2    50    58     978    (-,-) 
  Mem_MemInst_stage_reg[0]/D           -       -     F     DFFRHQX1       1    -     -     0     978    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 2: MET (312 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST31/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST31/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     924                  
      Launch Clock:-       0                  
         Data Path:-     612                  
             Slack:=     312                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.3    88   170     170    (-,-) 
  g104586/Y                                    -       A->Y  F     INVX1            1  4.7    85    85     255    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   197     452    (-,-) 
  g105088__5115/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     612    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST31/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     612    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 3: MET (312 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST30/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST30/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     924                  
      Launch Clock:-       0                  
         Data Path:-     612                  
             Slack:=     312                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.3    88   170     170    (-,-) 
  g104586/Y                                    -       A->Y  F     INVX1            1  4.7    85    85     255    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   197     452    (-,-) 
  g105101__5107/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     612    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST30/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     612    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 4: MET (312 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST29/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST29/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     924                  
      Launch Clock:-       0                  
         Data Path:-     612                  
             Slack:=     312                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.3    88   170     170    (-,-) 
  g104586/Y                                    -       A->Y  F     INVX1            1  4.7    85    85     255    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   197     452    (-,-) 
  g105098__6417/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     612    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST29/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     612    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 5: MET (312 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST28/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST28/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     924                  
      Launch Clock:-       0                  
         Data Path:-     612                  
             Slack:=     312                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.3    88   170     170    (-,-) 
  g104586/Y                                    -       A->Y  F     INVX1            1  4.7    85    85     255    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   197     452    (-,-) 
  g105090__4733/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     612    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST28/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     612    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 6: MET (312 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST27/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST27/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     924                  
      Launch Clock:-       0                  
         Data Path:-     612                  
             Slack:=     312                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.3    88   170     170    (-,-) 
  g104586/Y                                    -       A->Y  F     INVX1            1  4.7    85    85     255    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   197     452    (-,-) 
  g105085__7098/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     612    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST27/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     612    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 7: MET (312 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST26/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST26/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     924                  
      Launch Clock:-       0                  
         Data Path:-     612                  
             Slack:=     312                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.3    88   170     170    (-,-) 
  g104586/Y                                    -       A->Y  F     INVX1            1  4.7    85    85     255    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   197     452    (-,-) 
  g105087__1881/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     612    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST26/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     612    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 8: MET (312 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST25/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST25/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     924                  
      Launch Clock:-       0                  
         Data Path:-     612                  
             Slack:=     312                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.3    88   170     170    (-,-) 
  g104586/Y                                    -       A->Y  F     INVX1            1  4.7    85    85     255    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   197     452    (-,-) 
  g105073__5107/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     612    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST25/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     612    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 9: MET (312 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST24/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST24/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     924                  
      Launch Clock:-       0                  
         Data Path:-     612                  
             Slack:=     312                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.3    88   170     170    (-,-) 
  g104586/Y                                    -       A->Y  F     INVX1            1  4.7    85    85     255    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   197     452    (-,-) 
  g105078__6783/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     612    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST24/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     612    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 10: MET (312 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST23/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST23/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     924                  
      Launch Clock:-       0                  
         Data Path:-     612                  
             Slack:=     312                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.3    88   170     170    (-,-) 
  g104586/Y                                    -       A->Y  F     INVX1            1  4.7    85    85     255    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   197     452    (-,-) 
  g105072__2398/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     612    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST23/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     612    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 11: MET (312 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST22/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST22/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     924                  
      Launch Clock:-       0                  
         Data Path:-     612                  
             Slack:=     312                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.3    88   170     170    (-,-) 
  g104586/Y                                    -       A->Y  F     INVX1            1  4.7    85    85     255    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   197     452    (-,-) 
  g105082__1705/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     612    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST22/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     612    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 12: MET (312 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST21/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST21/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     924                  
      Launch Clock:-       0                  
         Data Path:-     612                  
             Slack:=     312                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.3    88   170     170    (-,-) 
  g104586/Y                                    -       A->Y  F     INVX1            1  4.7    85    85     255    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   197     452    (-,-) 
  g105095__2346/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     612    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST21/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     612    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 13: MET (312 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST20/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST20/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     924                  
      Launch Clock:-       0                  
         Data Path:-     612                  
             Slack:=     312                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.3    88   170     170    (-,-) 
  g104586/Y                                    -       A->Y  F     INVX1            1  4.7    85    85     255    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   197     452    (-,-) 
  g105091__6161/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     612    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST20/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     612    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 14: MET (312 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST19/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST19/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     924                  
      Launch Clock:-       0                  
         Data Path:-     612                  
             Slack:=     312                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.3    88   170     170    (-,-) 
  g104586/Y                                    -       A->Y  F     INVX1            1  4.7    85    85     255    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   197     452    (-,-) 
  g105083__5122/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     612    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST19/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     612    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 15: MET (312 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST18/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST18/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     924                  
      Launch Clock:-       0                  
         Data Path:-     612                  
             Slack:=     312                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.3    88   170     170    (-,-) 
  g104586/Y                                    -       A->Y  F     INVX1            1  4.7    85    85     255    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   197     452    (-,-) 
  g105077__5526/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     612    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST18/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     612    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 16: MET (312 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST17/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST17/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     924                  
      Launch Clock:-       0                  
         Data Path:-     612                  
             Slack:=     312                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.3    88   170     170    (-,-) 
  g104586/Y                                    -       A->Y  F     INVX1            1  4.7    85    85     255    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   197     452    (-,-) 
  g105075__4319/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     612    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST17/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     612    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 17: MET (312 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST16/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST16/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     924                  
      Launch Clock:-       0                  
         Data Path:-     612                  
             Slack:=     312                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.3    88   170     170    (-,-) 
  g104586/Y                                    -       A->Y  F     INVX1            1  4.7    85    85     255    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   197     452    (-,-) 
  g105086__6131/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     612    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST16/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     612    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 18: MET (312 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST15/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST15/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     924                  
      Launch Clock:-       0                  
         Data Path:-     612                  
             Slack:=     312                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.3    88   170     170    (-,-) 
  g104586/Y                                    -       A->Y  F     INVX1            1  4.7    85    85     255    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   197     452    (-,-) 
  g105089__7482/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     612    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST15/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     612    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 19: MET (312 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST14/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST14/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     924                  
      Launch Clock:-       0                  
         Data Path:-     612                  
             Slack:=     312                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.3    88   170     170    (-,-) 
  g104586/Y                                    -       A->Y  F     INVX1            1  4.7    85    85     255    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   197     452    (-,-) 
  g105076__8428/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     612    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST14/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     612    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 20: MET (312 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST13/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST13/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     924                  
      Launch Clock:-       0                  
         Data Path:-     612                  
             Slack:=     312                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.3    88   170     170    (-,-) 
  g104586/Y                                    -       A->Y  F     INVX1            1  4.7    85    85     255    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   197     452    (-,-) 
  g105092__9315/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     612    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST13/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     612    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 21: MET (312 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST12/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST12/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     924                  
      Launch Clock:-       0                  
         Data Path:-     612                  
             Slack:=     312                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.3    88   170     170    (-,-) 
  g104586/Y                                    -       A->Y  F     INVX1            1  4.7    85    85     255    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   197     452    (-,-) 
  g105094__2883/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     612    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST12/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     612    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 22: MET (312 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST11/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST11/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     924                  
      Launch Clock:-       0                  
         Data Path:-     612                  
             Slack:=     312                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.3    88   170     170    (-,-) 
  g104586/Y                                    -       A->Y  F     INVX1            1  4.7    85    85     255    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   197     452    (-,-) 
  g105081__2802/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     612    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST11/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     612    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 23: MET (312 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST10/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST10/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     924                  
      Launch Clock:-       0                  
         Data Path:-     612                  
             Slack:=     312                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.3    88   170     170    (-,-) 
  g104586/Y                                    -       A->Y  F     INVX1            1  4.7    85    85     255    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   197     452    (-,-) 
  g105079__3680/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     612    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST10/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     612    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 24: MET (312 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST9/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST9/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     924                  
      Launch Clock:-       0                  
         Data Path:-     612                  
             Slack:=     312                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         2  6.3    88   170     170    (-,-) 
  g104586/Y                                   -       A->Y  F     INVX1            1  4.7    85    85     255    (-,-) 
  g105953__9945/Y                             -       B->Y  F     OR2X6           32 74.9   211   197     452    (-,-) 
  g105103__4319/Y                             -       A->Y  R     NOR2X1           1  4.1   132   160     612    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST9/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     612    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 25: MET (312 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST8/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST8/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     924                  
      Launch Clock:-       0                  
         Data Path:-     612                  
             Slack:=     312                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         2  6.3    88   170     170    (-,-) 
  g104586/Y                                   -       A->Y  F     INVX1            1  4.7    85    85     255    (-,-) 
  g105953__9945/Y                             -       B->Y  F     OR2X6           32 74.9   211   197     452    (-,-) 
  g105080__1617/Y                             -       A->Y  R     NOR2X1           1  4.1   132   160     612    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST8/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     612    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 26: MET (312 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST7/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST7/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     924                  
      Launch Clock:-       0                  
         Data Path:-     612                  
             Slack:=     312                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         2  6.3    88   170     170    (-,-) 
  g104586/Y                                   -       A->Y  F     INVX1            1  4.7    85    85     255    (-,-) 
  g105953__9945/Y                             -       B->Y  F     OR2X6           32 74.9   211   197     452    (-,-) 
  g105084__8246/Y                             -       A->Y  R     NOR2X1           1  4.1   132   160     612    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST7/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     612    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 27: MET (312 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST6/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST6/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     924                  
      Launch Clock:-       0                  
         Data Path:-     612                  
             Slack:=     312                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         2  6.3    88   170     170    (-,-) 
  g104586/Y                                   -       A->Y  F     INVX1            1  4.7    85    85     255    (-,-) 
  g105953__9945/Y                             -       B->Y  F     OR2X6           32 74.9   211   197     452    (-,-) 
  g105074__6260/Y                             -       A->Y  R     NOR2X1           1  4.1   132   160     612    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST6/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     612    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 28: MET (312 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST5/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST5/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     924                  
      Launch Clock:-       0                  
         Data Path:-     612                  
             Slack:=     312                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         2  6.3    88   170     170    (-,-) 
  g104586/Y                                   -       A->Y  F     INVX1            1  4.7    85    85     255    (-,-) 
  g105953__9945/Y                             -       B->Y  F     OR2X6           32 74.9   211   197     452    (-,-) 
  g105093__9945/Y                             -       A->Y  R     NOR2X1           1  4.1   132   160     612    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST5/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     612    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 29: MET (312 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST4/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST4/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     924                  
      Launch Clock:-       0                  
         Data Path:-     612                  
             Slack:=     312                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         2  6.3    88   170     170    (-,-) 
  g104586/Y                                   -       A->Y  F     INVX1            1  4.7    85    85     255    (-,-) 
  g105953__9945/Y                             -       B->Y  F     OR2X6           32 74.9   211   197     452    (-,-) 
  g105097__7410/Y                             -       A->Y  R     NOR2X1           1  4.1   132   160     612    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST4/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     612    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 30: MET (312 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST3/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST3/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     924                  
      Launch Clock:-       0                  
         Data Path:-     612                  
             Slack:=     312                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         2  6.3    88   170     170    (-,-) 
  g104586/Y                                   -       A->Y  F     INVX1            1  4.7    85    85     255    (-,-) 
  g105953__9945/Y                             -       B->Y  F     OR2X6           32 74.9   211   197     452    (-,-) 
  g105102__6260/Y                             -       A->Y  R     NOR2X1           1  4.1   132   160     612    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST3/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     612    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 31: MET (312 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST2/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST2/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     924                  
      Launch Clock:-       0                  
         Data Path:-     612                  
             Slack:=     312                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         2  6.3    88   170     170    (-,-) 
  g104586/Y                                   -       A->Y  F     INVX1            1  4.7    85    85     255    (-,-) 
  g105953__9945/Y                             -       B->Y  F     OR2X6           32 74.9   211   197     452    (-,-) 
  g105100__2398/Y                             -       A->Y  R     NOR2X1           1  4.1   132   160     612    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST2/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     612    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 32: MET (312 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST1/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST1/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     924                  
      Launch Clock:-       0                  
         Data Path:-     612                  
             Slack:=     312                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         2  6.3    88   170     170    (-,-) 
  g104586/Y                                   -       A->Y  F     INVX1            1  4.7    85    85     255    (-,-) 
  g105953__9945/Y                             -       B->Y  F     OR2X6           32 74.9   211   197     452    (-,-) 
  g105099__5477/Y                             -       A->Y  R     NOR2X1           1  4.1   132   160     612    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST1/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     612    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 33: MET (312 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST0/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST0/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1020            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1020            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     924                  
      Launch Clock:-       0                  
         Data Path:-     612                  
             Slack:=     312                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         2  6.3    88   170     170    (-,-) 
  g104586/Y                                   -       A->Y  F     INVX1            1  4.7    85    85     255    (-,-) 
  g105953__9945/Y                             -       B->Y  F     OR2X6           32 74.9   211   197     452    (-,-) 
  g105096__1666/Y                             -       A->Y  R     NOR2X1           1  4.1   132   160     612    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST0/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     612    (-,-) 
#----------------------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

