Cadence Genus(TM) Synthesis Solution.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 20.10-p001_1, built Fri Dec 11 02:59:55 PST 2020
Options: -legacy_ui 
Date:    Thu Apr 27 21:13:30 2023
Host:    DIGITAL-SERVER (x86_64 w/Linux 3.10.0-1160.36.2.el7.x86_64) (8cores*64cpus*4physical cpus*Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz 20480KB) (131826588KB)
PID:     43996
OS:      Red Hat Enterprise Linux Server release 7.9 (Maipo)

Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...

Finished loading tool scripts (17 seconds elapsed).

WARNING: This version of the tool is 867 days old.
legacy_genus:/> source doubly_pipeline.
File 'doubly_pipeline.' does not exist.
legacy_genus:/> source doubly_pipeline.tcl
Sourcing './doubly_pipeline.tcl' (Thu Apr 27 21:14:03 IST 2023)...
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'hdl_search_path', object type: 'root'
        : Attribute 'hdl_search_path' is going to be obsoleted, use the new attribute 'init_hdl_search_path'.
  Setting attribute of root '/': 'hdl_search_path' = /DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/
  Setting attribute of root '/': 'lib_search_path' = /DIG_DESIGN/INTERNS/PDK_DIC/

Threads Configured:3

  Message Summary for Library slow_vdd1v0_basicCells.lib:
  *******************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  *******************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_basicCells.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
  Setting attribute of root '/': 'library' = slow_vdd1v0_basicCells.lib
  Setting attribute of root '/': 'information_level' = 7
            Reading Verilog file '/DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/doubly_pipeline.v'
module ROTATING(clk,xi,yi,theta,R,dir);
              |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'ROTATING' with Verilog module in file '/DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/doubly_pipeline.v' on line 100, column 15.
        : A Verilog description is replaced when a new description of the same name and same library is read again.
    Verilog descriptions are:
       module
       macromodule
       configuration
    SystemVerilog adds the following descriptions:
       interface
       program
       package.
    assign [0]dir = dir0;
           |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting lvalue in file '/DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/doubly_pipeline.v' on line 137, column 12.
        : Invalid Verilog syntax is parsed, or unsupported Verilog syntax is encountered.
    assign [0]dir = dir0;
           |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting token '=', found '[' in file '/DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/doubly_pipeline.v' on line 137, column 12.
    assign [0]dir = dir0;
             |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Bad or unsupported syntax in file '/DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/doubly_pipeline.v' on line 137, column 14.
    assign [0]dir = dir0;
                |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting token ';', found '<identifier>' in file '/DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/doubly_pipeline.v' on line 137, column 17.
    assign [1]dir = dir1;
           |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting lvalue in file '/DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/doubly_pipeline.v' on line 138, column 12.
    assign [1]dir = dir1;
           |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting token '=', found '[' in file '/DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/doubly_pipeline.v' on line 138, column 12.
    assign [1]dir = dir1;
             |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Bad or unsupported syntax in file '/DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/doubly_pipeline.v' on line 138, column 14.
    assign [1]dir = dir1;
                |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting token ';', found '<identifier>' in file '/DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/doubly_pipeline.v' on line 138, column 17.
    assign [2]dir = dir2;
           |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting lvalue in file '/DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/doubly_pipeline.v' on line 139, column 12.
    assign [2]dir = dir2;
           |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting token '=', found '[' in file '/DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/doubly_pipeline.v' on line 139, column 12.
    assign [2]dir = dir2;
             |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Bad or unsupported syntax in file '/DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/doubly_pipeline.v' on line 139, column 14.
    assign [2]dir = dir2;
                |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting token ';', found '<identifier>' in file '/DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/doubly_pipeline.v' on line 139, column 17.
    assign [3]dir = dir3;
           |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting lvalue in file '/DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/doubly_pipeline.v' on line 140, column 12.
    assign [3]dir = dir3;
           |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting token '=', found '[' in file '/DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/doubly_pipeline.v' on line 140, column 12.
    assign [3]dir = dir3;
             |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Bad or unsupported syntax in file '/DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/doubly_pipeline.v' on line 140, column 14.
    assign [3]dir = dir3;
                |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting token ';', found '<identifier>' in file '/DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/doubly_pipeline.v' on line 140, column 17.
    assign [4]dir = dir4;
           |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting lvalue in file '/DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/doubly_pipeline.v' on line 141, column 12.
    assign [4]dir = dir4;
           |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting token '=', found '[' in file '/DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/doubly_pipeline.v' on line 141, column 12.
    assign [4]dir = dir4;
             |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Bad or unsupported syntax in file '/DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/doubly_pipeline.v' on line 141, column 14.
    assign [4]dir = dir4;
                |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting token ';', found '<identifier>' in file '/DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/doubly_pipeline.v' on line 141, column 17.
%DLS-W-ConstraintWarn, UnitSpecifier Node will violate List constraint 'Symbol'; in AddLast.
%DLS-E-NoSuchUnit, Unit default:ROTATING.VerilogUnit does not exist.
Info    : Freeing module. [HPT-78]
        : Freeing Verilog module 'ROTATING'.
1
legacy_genus:/> source doubly_pipeline.tcl
Sourcing './doubly_pipeline.tcl' (Thu Apr 27 21:14:44 IST 2023)...
invalid command name "module"
legacy_genus:/> source doubly_pipeline.tcl
Sourcing './doubly_pipeline.tcl' (Thu Apr 27 21:14:56 IST 2023)...
invalid command name "module"
legacy_genus:/> source doubly_pipeline.tcl
Sourcing './doubly_pipeline.tcl' (Thu Apr 27 21:17:44 IST 2023)...
  Setting attribute of root '/': 'hdl_search_path' = /DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/
  Setting attribute of root '/': 'lib_search_path' = /DIG_DESIGN/INTERNS/PDK_DIC/
Freeing libraries in memory (slow_vdd1v0_basicCells.lib)

            Reading file '/DIG_DESIGN/INTERNS/PDK_DIC//slow_vdd1v0_basicCells.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_basicCells.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
  Setting attribute of root '/': 'library' = slow_vdd1v0_basicCells.lib
  Setting attribute of root '/': 'information_level' = 7
            Reading Verilog file '/DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/doubly_pipeline.v'
module DOUBLY_PIPELINE(clk,xi,yi,xf,yf);
                     |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'DOUBLY_PIPELINE' with Verilog module in file '/DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/doubly_pipeline.v' on line 1, column 22.
module itteration_rot(clk,dir_stage,stage,xi,yi,initial_angle,theta,micro_angle,xf,yf,out_angle);
                    |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'itteration_rot' with Verilog module in file '/DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/doubly_pipeline.v' on line 45, column 21.
module ROTATING(clk,xi,yi,theta,R,dir);
              |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'ROTATING' with Verilog module in file '/DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/doubly_pipeline.v' on line 100, column 15.
%DLS-W-ConstraintWarn, UnitSpecifier Node will violate List constraint 'Symbol'; in AddLast.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'DOUBLY_PIPELINE' in library 'default' with newly read Verilog module 'DOUBLY_PIPELINE' in the same library in file '/DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/doubly_pipeline.v' on line 1.
        : A newly read VHDL entity replaces any previously read Verilog module or VHDL entity in the same library if its name matches (case-insensitively) the existing module or entity.
    For instance:
        VHDL 'foo'                  replaces  VHDL {'FOO' or 'foo' or 'Foo' or ...} in the same library
        VHDL 'foo' (in any library) replaces  Verilog {'FOO' or 'foo' or 'Foo' or ...} in the same library
 
A newly read Verilog module replaces any previously read Verilog module if its name matches (case-sensitively) that module.  Further, it replaces any previously read VHDL entity in the same library if its name matches (case -insensitively) that entity.
    For instance:
        Verilog 'foo' replaces    VHDL {'FOO' or 'foo' or 'Foo' or ...} in the same library
        Verilog 'foo' replaces    Verilog 'foo' only
    In addition:
        Verilog 'foo' does not replace Verilog 'FOO' and the two remain as distinct modules.
%DLS-E-NoSuchUnit, Unit default:ROTATING.VerilogUnit does not exist.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'itteration_rot' in library 'default' with newly read Verilog module 'itteration_rot' in the same library in file '/DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/doubly_pipeline.v' on line 45.
Info    : Freeing module. [HPT-78]
        : Freeing Verilog module 'ROTATING'.
1
legacy_genus:/> source doubly_pipeline.tcl
Sourcing './doubly_pipeline.tcl' (Thu Apr 27 21:18:27 IST 2023)...
  Setting attribute of root '/': 'hdl_search_path' = /DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/
  Setting attribute of root '/': 'lib_search_path' = /DIG_DESIGN/INTERNS/PDK_DIC/
Freeing libraries in memory (slow_vdd1v0_basicCells.lib)

            Reading file '/DIG_DESIGN/INTERNS/PDK_DIC//slow_vdd1v0_basicCells.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_basicCells.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
  Setting attribute of root '/': 'library' = slow_vdd1v0_basicCells.lib
  Setting attribute of root '/': 'information_level' = 7
            Reading Verilog file '/DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/doubly_pipeline.v'
module DOUBLY_PIPELINE(clk,xi,yi,r,ang,xf,yf);
                     |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'DOUBLY_PIPELINE' with Verilog module in file '/DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/doubly_pipeline.v' on line 1, column 22.
reg signed [15:0] s = 16'd607;
                             |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial value assignment to reg in file '/DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/doubly_pipeline.v' on line 38, column 30.
        : For example, the following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'DOUBLY_PIPELINE' in library 'default' with newly read Verilog module 'DOUBLY_PIPELINE' in the same library in file '/DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLE_PIPELINE/doubly_pipeline.v' on line 1.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4'.
  Library has 324 usable logic and 128 usable sequential lib-cells.
Error   : Could not find an HDL design. [CDFG-210] [elaborate]
        : The design is 'DOUBLE_PIPELINE'.
        : This error may happen if you read a set of files, and you try to elaborate a design which description is not part of the files read. To fix this, check the name of the design you want to elaborate, or check if you have read all the expected RTL files.
1
legacy_genus:/> source doubly_pipeline.tcl
Sourcing './doubly_pipeline.tcl' (Thu Apr 27 21:19:15 IST 2023)...
  Setting attribute of root '/': 'hdl_search_path' = /DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/
  Setting attribute of root '/': 'lib_search_path' = /DIG_DESIGN/INTERNS/PDK_DIC/
Freeing libraries in memory (slow_vdd1v0_basicCells.lib)

            Reading file '/DIG_DESIGN/INTERNS/PDK_DIC//slow_vdd1v0_basicCells.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_basicCells.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
  Setting attribute of root '/': 'library' = slow_vdd1v0_basicCells.lib
  Setting attribute of root '/': 'information_level' = 7
            Reading Verilog file './doubly_pipeline.v'
module DOUBLY_PIPELINE(clk,xi,yi,r,ang,xf,yf);
                     |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'DOUBLY_PIPELINE' with Verilog module in file './doubly_pipeline.v' on line 1, column 22.
module mycordic(clk,xi,yi,a1,a2,a3,a4,a5,a6,a7,a8,xf,yf);
              |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'mycordic' with Verilog module in file './doubly_pipeline.v' on line 27, column 15.
reg signed [15:0] s = 16'd607;
                             |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial value assignment to reg in file './doubly_pipeline.v' on line 38, column 30.
module cordic_vec(clk,a0,b0,ang1,ang2,ang3,ang4,ang5,ang6,ang7,ang8,r,ang);
                |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'cordic_vec' with Verilog module in file './doubly_pipeline.v' on line 173, column 17.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'DOUBLY_PIPELINE' in library 'default' with newly read Verilog module 'DOUBLY_PIPELINE' in the same library in file './doubly_pipeline.v' on line 1.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'mycordic' in library 'default' with newly read Verilog module 'mycordic' in the same library in file './doubly_pipeline.v' on line 27.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'cordic_vec' in library 'default' with newly read Verilog module 'cordic_vec' in the same library in file './doubly_pipeline.v' on line 173.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4'.
  Library has 324 usable logic and 128 usable sequential lib-cells.
Error   : Could not find an HDL design. [CDFG-210] [elaborate]
        : The design is 'DOUBLE_PIPELINE'.
1
legacy_genus:/> source doubly_pipeline.tcl
Sourcing './doubly_pipeline.tcl' (Thu Apr 27 21:21:19 IST 2023)...
  Setting attribute of root '/': 'hdl_search_path' = /DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLY_PIPELINE/
  Setting attribute of root '/': 'lib_search_path' = /DIG_DESIGN/INTERNS/PDK_DIC/
Freeing libraries in memory (slow_vdd1v0_basicCells.lib)

            Reading file '/DIG_DESIGN/INTERNS/PDK_DIC//slow_vdd1v0_basicCells.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_basicCells.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
  Setting attribute of root '/': 'library' = slow_vdd1v0_basicCells.lib
  Setting attribute of root '/': 'information_level' = 7
            Reading Verilog file './doubly_pipeline.v'
module DOUBLY_PIPELINE(clk,xi,yi,r,ang,xf,yf);
                     |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'DOUBLY_PIPELINE' with Verilog module in file './doubly_pipeline.v' on line 1, column 22.
module mycordic(clk,xi,yi,a1,a2,a3,a4,a5,a6,a7,a8,xf,yf);
              |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'mycordic' with Verilog module in file './doubly_pipeline.v' on line 27, column 15.
reg signed [15:0] s = 16'd607;
                             |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial value assignment to reg in file './doubly_pipeline.v' on line 38, column 30.
module cordic_vec(clk,a0,b0,ang1,ang2,ang3,ang4,ang5,ang6,ang7,ang8,r,ang);
                |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'cordic_vec' with Verilog module in file './doubly_pipeline.v' on line 173, column 17.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'DOUBLY_PIPELINE' in library 'default' with newly read Verilog module 'DOUBLY_PIPELINE' in the same library in file './doubly_pipeline.v' on line 1.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'mycordic' in library 'default' with newly read Verilog module 'mycordic' in the same library in file './doubly_pipeline.v' on line 27.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'cordic_vec' in library 'default' with newly read Verilog module 'cordic_vec' in the same library in file './doubly_pipeline.v' on line 173.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4'.
  Library has 324 usable logic and 128 usable sequential lib-cells.
          INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'DOUBLY_PIPELINE' from file './doubly_pipeline.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mycordic' from file './doubly_pipeline.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'angle_i' in module 'mycordic' in file './doubly_pipeline.v' on line 37.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'xf' [16] doesn't match the width of right hand side [32] in assignment in file './doubly_pipeline.v' on line 167.
        : Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'yf' [16] doesn't match the width of right hand side [32] in assignment in file './doubly_pipeline.v' on line 168.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'angle0_44' in module 'mycordic' in file './doubly_pipeline.v' on line 42.
        : Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'angle_i[7]' in module 'mycordic' in file './doubly_pipeline.v' on line 55.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 148.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 141.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 147.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 140.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 133.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 126.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 132.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 125.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 118.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 111.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 117.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 110.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 103.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 96.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 102.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 95.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 88.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 81.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 87.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 80.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 72.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 65.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 71.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 64.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 72.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 65.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 88.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 81.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 103.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 96.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 118.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 111.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 133.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 126.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 148.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 141.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 163.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 156.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 71.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 64.
Info    : Unused module input port. [CDFG-500]
        : Input port 'a1' is not used in module 'mycordic' in file './doubly_pipeline.v' on line 29.
        : (In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'cordic_vec' from file './doubly_pipeline.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'angle' in module 'cordic_vec' in file './doubly_pipeline.v' on line 188.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'r' [16] doesn't match the width of right hand side [32] in assignment in file './doubly_pipeline.v' on line 320.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'b8' in module 'cordic_vec' in file './doubly_pipeline.v' on line 202.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 's' in module 'mycordic' in file './doubly_pipeline.v' on line 167, column 16, hid = 0.
        : The undriven signal handling can be controlled by setting the attribute 'hdl_unconnected_value' before syn_generic command.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 's' in module 'mycordic' in file './doubly_pipeline.v' on line 168, column 16, hid = 0.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'DOUBLY_PIPELINE'.
Checking for analog nets...
Check completed for analog nets.
Starting remove undriven muxes [v2.0] (stage: post_elab, startdef: DOUBLY_PIPELINE, recur: true)
Completed remove undriven muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting remove undriven datapath [v1.0] (stage: post_elab, startdef: DOUBLY_PIPELINE, recur: true)
Completed remove undriven datapath (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: DOUBLY_PIPELINE, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: DOUBLY_PIPELINE, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant mux bdd optimization [v1.0] (stage: post_elab, startdef: DOUBLY_PIPELINE, recur: true)
Completed constant mux bdd optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Checking for source RTL...
Check completed for source RTL.
        Applying wireload models.
        Computing net loads.


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'DOUBLY_PIPELINE'

No empty modules in design 'DOUBLY_PIPELINE'

  Done Checking the design.
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Apr 27 2023  09:21:27 pm
  Module:                 DOUBLY_PIPELINE
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

/designs/DOUBLY_PIPELINE/ports_in/xi[0]
/designs/DOUBLY_PIPELINE/ports_in/xi[10]
/designs/DOUBLY_PIPELINE/ports_in/xi[11]
  ... 29 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

/designs/DOUBLY_PIPELINE/ports_out/ang[0]
/designs/DOUBLY_PIPELINE/ports_out/ang[10]
/designs/DOUBLY_PIPELINE/ports_out/ang[11]
  ... 61 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                       32
 Outputs without external load                                   64
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         96

Warning : This command will be obsolete in a next major release. [TUI-37]
        : command: 'synthesize'
        : The synthesize command is obsolete. Use the syn_gen, syn_map or syn_opt commands instead.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'DOUBLY_PIPELINE' to generic gates using 'medium' effort.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 16 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'x2/ang1_reg[0]', 'x2/ang1_reg[1]', 'x2/ang1_reg[2]', 'x2/ang1_reg[3]', 
'x2/ang1_reg[4]', 'x2/ang1_reg[5]', 'x2/ang1_reg[6]', 'x2/ang1_reg[7]', 
'x2/ang1_reg[8]', 'x2/ang1_reg[9]', 'x2/ang1_reg[10]', 'x2/ang1_reg[11]', 
'x2/ang1_reg[12]', 'x2/ang1_reg[13]', 'x2/ang1_reg[14]', 'x2/ang1_reg[15]'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'angle_i_reg[0][0]' and 'angle_i_reg[0][1]' in 'mycordic' have been merged.
        : To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'angle_i_reg[0][0]' and 'angle_i_reg[0][3]' in 'mycordic' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'angle_i_reg[0][0]' and 'angle_i_reg[0][5]' in 'mycordic' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'angle_i_reg[0][0]' and 'angle_i_reg[0][6]' in 'mycordic' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'angle_i_reg[0][0]' and 'angle_i_reg[0][9]' in 'mycordic' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'angle_i_reg[0][0]' and 'angle_i_reg[0][10]' in 'mycordic' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'angle_i_reg[0][0]' and 'angle_i_reg[0][11]' in 'mycordic' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'angle_i_reg[0][0]' and 'angle_i_reg[0][13]' in 'mycordic' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'angle_i_reg[0][0]' and 'angle_i_reg[0][14]' in 'mycordic' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'angle_i_reg[0][0]' and 'angle_i_reg[0][15]' in 'mycordic' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'angle_i_reg[0][2]' and 'angle_i_reg[0][4]' in 'mycordic' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'angle_i_reg[0][2]' and 'angle_i_reg[0][7]' in 'mycordic' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'angle_i_reg[0][2]' and 'angle_i_reg[0][8]' in 'mycordic' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'angle_i_reg[0][2]' and 'angle_i_reg[0][12]' in 'mycordic' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'ang_reg[0]' and 'ang8_reg[0]' in 'cordic_vec' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'ang_reg[1]' and 'ang8_reg[1]' in 'cordic_vec' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'ang_reg[2]' and 'ang8_reg[2]' in 'cordic_vec' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'ang_reg[3]' and 'ang8_reg[3]' in 'cordic_vec' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'ang_reg[4]' and 'ang8_reg[4]' in 'cordic_vec' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'ang_reg[5]' and 'ang8_reg[5]' in 'cordic_vec' have been merged.
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: DOUBLY_PIPELINE, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.067s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: DOUBLY_PIPELINE, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: DOUBLY_PIPELINE, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: DOUBLY_PIPELINE, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: DOUBLY_PIPELINE, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: DOUBLY_PIPELINE, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.001s)
Starting priority mux optimization [v1.0] (stage: pre_rtlopt, startdef: DOUBLY_PIPELINE, recur: true)
Completed priority mux optimization (accepts: 0, rejects: 0, runtime: 2.014s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: DOUBLY_PIPELINE, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: DOUBLY_PIPELINE, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.076s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: DOUBLY_PIPELINE, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: DOUBLY_PIPELINE, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: DOUBLY_PIPELINE, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: DOUBLY_PIPELINE, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.003s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: DOUBLY_PIPELINE, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: DOUBLY_PIPELINE, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: DOUBLY_PIPELINE, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.001s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: DOUBLY_PIPELINE, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting remove undriven muxes [v2.0] (stage: pre_rtlopt, startdef: DOUBLY_PIPELINE, recur: true)
Completed remove undriven muxes (accepts: 0, rejects: 0, runtime: 0.001s)
Starting remove undriven datapath [v1.0] (stage: pre_rtlopt, startdef: DOUBLY_PIPELINE, recur: true)
Completed remove undriven datapath (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: DOUBLY_PIPELINE, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: DOUBLY_PIPELINE, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)
Number of big hc bmuxes before = 0
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'DOUBLY_PIPELINE':
          msb_trim(2) live_trim(12) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'DOUBLY_PIPELINE'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_6'
CSAGen Prep Share:0 Re-Write:1 Speculation: 0
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
MAXCSA: Successfully built Maximal CSA Expression Expr0
MAXCSA: Successfully built Maximal CSA Expression Expr1
      Timing addsub_signed_40...
      Timing addsub_signed_141...
      Timing gt_signed_6_rtlopto_model_576...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 2 datapath macros in module 'CDN_DP_region_2_6_c2' to a form more suitable for further optimization.
      Timing gt_signed_6_rtlopto_model_613...
      Timing gt_signed_6_rtlopto_model_883...
      Timing gt_signed_6_rtlopto_model_1153...
      Timing gt_signed_6_rtlopto_model_1423...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 2 datapath macros in module 'CDN_DP_region_2_6_c6' to a form more suitable for further optimization.
      Timing gt_signed_6_rtlopto_model_1474...
CDN_DP_region_2_6 level = 0 loads = 0 drivers = 0
CDN_DP_region_2_6_c0 in mycordic: area: 2431732300 ,dp = 7 mux = 3 sg = slow         worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  135500  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_2_6_c1 in mycordic: area: 2389023500 ,dp = 7 mux = 3 sg = fast         worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  117684  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_6_c2 in mycordic: area: 1580225600 ,dp = 5 mux = 3 sg = very_slow    worst_clk_period: 0.0000 
    wns: 10551  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  310202  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

CDN_DP_region_2_6_c3 in mycordic: area: 2389023500 ,dp = 7 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  117684  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_6_c4 in mycordic: area: 2389023500 ,dp = 7 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  117684  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_6_c5 in mycordic: area: 2389023500 ,dp = 7 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  117684  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_6_c6 in mycordic: area: 1580225600 ,dp = 5 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 10551  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  310202  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

CDN_DP_region_2_6_c7 in mycordic: area: 3197821400 ,dp = 7 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  168628  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

Best config: CDN_DP_region_2_6_c5 in mycordic: area: 2389023500 ,dp = 7 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  117684  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 1580225600.  Fastest config wns;  3871
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_6_c5)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       2431732300         2389023500         1580225600         2389023500         2389023500         2389023500         1580225600         3197821400  
##>            WNS          -387.10            -387.10           -1055.10            -387.10            -387.10            -387.10           -1055.10            -387.10  
##>            TNS           135500             117684             310202             117684             117684             117684             310202             168628  
##>    Num Rewrite                0                  0                  2                  0                  0                  0                  2                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  1                  0                  1                  1                  1                  0                  2  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_6_c5
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             2431732300 (      )     -387.10 (        )        135500 (        )              
##> datapath_rewrite_one_def       START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>  fast_cse_elim                 START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  fast_cse_elim                 START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  rewrite                       START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  rewrite                       START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  rewrite                       START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              (na,csaa) uneven_signed_sub_add_with_select --> uneven_signed_sub_add_with_mux_v2
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##> csa_opto                       START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>canonicalize_by_names           START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>datapath_csa_factoring_one_gde  START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>dpopt_share_one_def             START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           1  
##>datapath_rewrite_post_share     START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>dp_combine_const_mult_with_com  START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>dp_operator_level_decompositio  START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>selective_flatten_dp_config     START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>createMaxCarrySave              START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##> datapath_rewrite_one_def       START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>  fast_cse_elim                 START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  fast_cse_elim                 START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  rewrite                       START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  rewrite                       START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  rewrite                       START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              (na,csaa) uneven_signed_sub_add_with_select --> uneven_signed_sub_add_with_mux_v2
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##> csa_opto                       START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>context_based_simplify          START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2389023500 ( -1.76)     -387.10 (   +0.00)        117684 (  -17816)           0  
##>group_csa_final_adder_dp        START             2389023500 ( +0.00)     -387.10 (   +0.00)        117684 (       0)              
##>                                  END             2389023500 ( +0.00)     -387.10 (   +0.00)        117684 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             2389023500 ( +0.00)     -387.10 (   +0.00)        117684 (       0)              
##>                                  END             2389023500 ( +0.00)     -387.10 (   +0.00)        117684 (       0)           0  
##>create_score                    START             2389023500 ( +0.00)     -387.10 (   +0.00)        117684 (       0)              
##>                                  END             2389023500 ( +0.00)     -387.10 (   +0.00)        117684 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_6_c5
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_2_6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_5'
CSAGen Prep Share:0 Re-Write:1 Speculation: 0
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
MAXCSA: Successfully built Maximal CSA Expression Expr2
MAXCSA: Successfully built Maximal CSA Expression Expr3
      Timing addsub_signed_1518...
      Timing addsub_signed_1619...
      Timing gt_signed_6_rtlopto_model_2054...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 2 datapath macros in module 'CDN_DP_region_2_5_c2' to a form more suitable for further optimization.
      Timing gt_signed_6_rtlopto_model_2091...
      Timing gt_signed_6_rtlopto_model_2361...
      Timing gt_signed_6_rtlopto_model_2631...
      Timing gt_signed_6_rtlopto_model_2901...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 2 datapath macros in module 'CDN_DP_region_2_5_c6' to a form more suitable for further optimization.
      Timing gt_signed_6_rtlopto_model_2952...
CDN_DP_region_2_5 level = 0 loads = 0 drivers = 0
CDN_DP_region_2_5_c0 in mycordic: area: 2469102500 ,dp = 7 mux = 3 sg = slow         worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  135500  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_2_5_c1 in mycordic: area: 2426393700 ,dp = 7 mux = 3 sg = fast         worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  120668  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_5_c2 in mycordic: area: 1606918600 ,dp = 5 mux = 3 sg = very_slow    worst_clk_period: 0.0000 
    wns: 10551  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  312626  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

CDN_DP_region_2_5_c3 in mycordic: area: 2426393700 ,dp = 7 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  120668  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_5_c4 in mycordic: area: 2426393700 ,dp = 7 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  120668  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_5_c5 in mycordic: area: 2426393700 ,dp = 7 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  120668  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_5_c6 in mycordic: area: 1606918600 ,dp = 5 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 10551  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  312626  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

CDN_DP_region_2_5_c7 in mycordic: area: 3193817450 ,dp = 7 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  168628  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

Best config: CDN_DP_region_2_5_c5 in mycordic: area: 2426393700 ,dp = 7 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  120668  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 1606918600.  Fastest config wns;  3871
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_5_c5)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       2469102500         2426393700         1606918600         2426393700         2426393700         2426393700         1606918600         3193817450  
##>            WNS          -387.10            -387.10           -1055.10            -387.10            -387.10            -387.10           -1055.10            -387.10  
##>            TNS           135500             120668             312626             120668             120668             120668             312626             168628  
##>    Num Rewrite                0                  0                  2                  0                  0                  0                  2                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  1                  0                  1                  1                  1                  0                  2  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_5_c5
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             2469102500 (      )     -387.10 (        )        135500 (        )              
##> datapath_rewrite_one_def       START             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>  fast_cse_elim                 START             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  fast_cse_elim                 START             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  rewrite                       START             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  rewrite                       START             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  rewrite                       START             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              (na,csaa) uneven_signed_sub_add_with_select --> uneven_signed_sub_add_with_mux_v2
##>                                  END             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>                                  END             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##> csa_opto                       START             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>                                  END             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>canonicalize_by_names           START             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>datapath_csa_factoring_one_gde  START             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>dpopt_share_one_def             START             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           1  
##>datapath_rewrite_post_share     START             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>dp_combine_const_mult_with_com  START             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>dp_operator_level_decompositio  START             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>selective_flatten_dp_config     START             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>createMaxCarrySave              START             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##> datapath_rewrite_one_def       START             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>  fast_cse_elim                 START             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  fast_cse_elim                 START             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  rewrite                       START             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  rewrite                       START             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  rewrite                       START             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              (na,csaa) uneven_signed_sub_add_with_select --> uneven_signed_sub_add_with_mux_v2
##>                                  END             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>                                  END             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##> csa_opto                       START             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>                                  END             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>context_based_simplify          START             2469102500 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2426393700 ( -1.73)     -387.10 (   +0.00)        120668 (  -14832)           0  
##>group_csa_final_adder_dp        START             2426393700 ( +0.00)     -387.10 (   +0.00)        120668 (       0)              
##>                                  END             2426393700 ( +0.00)     -387.10 (   +0.00)        120668 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             2426393700 ( +0.00)     -387.10 (   +0.00)        120668 (       0)              
##>                                  END             2426393700 ( +0.00)     -387.10 (   +0.00)        120668 (       0)           0  
##>create_score                    START             2426393700 ( +0.00)     -387.10 (   +0.00)        120668 (       0)              
##>                                  END             2426393700 ( +0.00)     -387.10 (   +0.00)        120668 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_5_c5
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_2_5'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_4'
CSAGen Prep Share:0 Re-Write:1 Speculation: 0
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
MAXCSA: Successfully built Maximal CSA Expression Expr4
MAXCSA: Successfully built Maximal CSA Expression Expr5
      Timing addsub_signed_3096...
      Timing gt_signed_6_rtlopto_model_3531...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 2 datapath macros in module 'CDN_DP_region_2_4_c2' to a form more suitable for further optimization.
      Timing gt_signed_6_rtlopto_model_3568...
      Timing gt_signed_6_rtlopto_model_3838...
      Timing gt_signed_6_rtlopto_model_4108...
      Timing gt_signed_6_rtlopto_model_4378...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 2 datapath macros in module 'CDN_DP_region_2_4_c6' to a form more suitable for further optimization.
      Timing gt_signed_6_rtlopto_model_4429...
CDN_DP_region_2_4 level = 0 loads = 0 drivers = 0
CDN_DP_region_2_4_c0 in mycordic: area: 2462429250 ,dp = 7 mux = 3 sg = slow         worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  135500  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_2_4_c1 in mycordic: area: 2419720450 ,dp = 7 mux = 3 sg = fast         worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  117684  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_4_c2 in mycordic: area: 1589568150 ,dp = 5 mux = 3 sg = very_slow    worst_clk_period: 0.0000 
    wns: 10551  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  310202  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

CDN_DP_region_2_4_c3 in mycordic: area: 2419720450 ,dp = 7 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  117684  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_4_c4 in mycordic: area: 2419720450 ,dp = 7 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  117684  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_4_c5 in mycordic: area: 2419720450 ,dp = 7 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  117684  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_4_c6 in mycordic: area: 1589568150 ,dp = 5 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 10551  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  310202  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

CDN_DP_region_2_4_c7 in mycordic: area: 3189813500 ,dp = 7 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  168628  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

Best config: CDN_DP_region_2_4_c5 in mycordic: area: 2419720450 ,dp = 7 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  117684  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 1589568150.  Fastest config wns;  3871
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_4_c5)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       2462429250         2419720450         1589568150         2419720450         2419720450         2419720450         1589568150         3189813500  
##>            WNS          -387.10            -387.10           -1055.10            -387.10            -387.10            -387.10           -1055.10            -387.10  
##>            TNS           135500             117684             310202             117684             117684             117684             310202             168628  
##>    Num Rewrite                0                  0                  2                  0                  0                  0                  2                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  1                  0                  1                  1                  1                  0                  2  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_4_c5
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             2462429250 (      )     -387.10 (        )        135500 (        )              
##> datapath_rewrite_one_def       START             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>  fast_cse_elim                 START             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  fast_cse_elim                 START             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  rewrite                       START             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  rewrite                       START             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  rewrite                       START             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              (na,csaa) uneven_signed_sub_add_with_select --> uneven_signed_sub_add_with_mux_v2
##>                                  END             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>                                  END             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##> csa_opto                       START             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>                                  END             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>canonicalize_by_names           START             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>datapath_csa_factoring_one_gde  START             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>dpopt_share_one_def             START             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           1  
##>datapath_rewrite_post_share     START             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>dp_combine_const_mult_with_com  START             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>dp_operator_level_decompositio  START             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>selective_flatten_dp_config     START             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>createMaxCarrySave              START             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##> datapath_rewrite_one_def       START             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>  fast_cse_elim                 START             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  fast_cse_elim                 START             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  rewrite                       START             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  rewrite                       START             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  rewrite                       START             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              (na,csaa) uneven_signed_sub_add_with_select --> uneven_signed_sub_add_with_mux_v2
##>                                  END             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>                                  END             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##> csa_opto                       START             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>                                  END             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>context_based_simplify          START             2462429250 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2419720450 ( -1.73)     -387.10 (   +0.00)        117684 (  -17816)           0  
##>group_csa_final_adder_dp        START             2419720450 ( +0.00)     -387.10 (   +0.00)        117684 (       0)              
##>                                  END             2419720450 ( +0.00)     -387.10 (   +0.00)        117684 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             2419720450 ( +0.00)     -387.10 (   +0.00)        117684 (       0)              
##>                                  END             2419720450 ( +0.00)     -387.10 (   +0.00)        117684 (       0)           0  
##>create_score                    START             2419720450 ( +0.00)     -387.10 (   +0.00)        117684 (       0)              
##>                                  END             2419720450 ( +0.00)     -387.10 (   +0.00)        117684 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_4_c5
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_2_4'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_3'
CSAGen Prep Share:0 Re-Write:1 Speculation: 0
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
MAXCSA: Successfully built Maximal CSA Expression Expr6
MAXCSA: Successfully built Maximal CSA Expression Expr7
      Timing addsub_signed_4573...
      Timing gt_signed_6_rtlopto_model_5008...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 2 datapath macros in module 'CDN_DP_region_2_3_c2' to a form more suitable for further optimization.
      Timing gt_signed_6_rtlopto_model_5045...
      Timing gt_signed_6_rtlopto_model_5315...
      Timing gt_signed_6_rtlopto_model_5585...
      Timing gt_signed_6_rtlopto_model_5855...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 2 datapath macros in module 'CDN_DP_region_2_3_c6' to a form more suitable for further optimization.
      Timing gt_signed_6_rtlopto_model_5906...
CDN_DP_region_2_3 level = 0 loads = 0 drivers = 0
CDN_DP_region_2_3_c0 in mycordic: area: 2431732300 ,dp = 7 mux = 3 sg = slow         worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  135500  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_2_3_c1 in mycordic: area: 2389023500 ,dp = 7 mux = 3 sg = fast         worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  117684  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_3_c2 in mycordic: area: 1548194000 ,dp = 5 mux = 3 sg = very_slow    worst_clk_period: 0.0000 
    wns: 10551  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  310202  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

CDN_DP_region_2_3_c3 in mycordic: area: 2389023500 ,dp = 7 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  117684  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_3_c4 in mycordic: area: 2389023500 ,dp = 7 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  117684  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_3_c5 in mycordic: area: 2389023500 ,dp = 7 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  117684  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_3_c6 in mycordic: area: 1548194000 ,dp = 5 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 10551  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  310202  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

CDN_DP_region_2_3_c7 in mycordic: area: 3185809550 ,dp = 7 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  168628  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

Best config: CDN_DP_region_2_3_c5 in mycordic: area: 2389023500 ,dp = 7 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  117684  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 1548194000.  Fastest config wns;  3871
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_3_c5)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       2431732300         2389023500         1548194000         2389023500         2389023500         2389023500         1548194000         3185809550  
##>            WNS          -387.10            -387.10           -1055.10            -387.10            -387.10            -387.10           -1055.10            -387.10  
##>            TNS           135500             117684             310202             117684             117684             117684             310202             168628  
##>    Num Rewrite                0                  0                  2                  0                  0                  0                  2                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  1                  0                  1                  1                  1                  0                  2  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_3_c5
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             2431732300 (      )     -387.10 (        )        135500 (        )              
##> datapath_rewrite_one_def       START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>  fast_cse_elim                 START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  fast_cse_elim                 START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  rewrite                       START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  rewrite                       START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  rewrite                       START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              (na,csaa) uneven_signed_sub_add_with_select --> uneven_signed_sub_add_with_mux_v2
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##> csa_opto                       START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>canonicalize_by_names           START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>datapath_csa_factoring_one_gde  START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>dpopt_share_one_def             START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           1  
##>datapath_rewrite_post_share     START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>dp_combine_const_mult_with_com  START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>dp_operator_level_decompositio  START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>selective_flatten_dp_config     START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>createMaxCarrySave              START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##> datapath_rewrite_one_def       START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>  fast_cse_elim                 START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  fast_cse_elim                 START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  rewrite                       START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  rewrite                       START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  rewrite                       START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              (na,csaa) uneven_signed_sub_add_with_select --> uneven_signed_sub_add_with_mux_v2
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##> csa_opto                       START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>                                  END             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>context_based_simplify          START             2431732300 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2389023500 ( -1.76)     -387.10 (   +0.00)        117684 (  -17816)           0  
##>group_csa_final_adder_dp        START             2389023500 ( +0.00)     -387.10 (   +0.00)        117684 (       0)              
##>                                  END             2389023500 ( +0.00)     -387.10 (   +0.00)        117684 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             2389023500 ( +0.00)     -387.10 (   +0.00)        117684 (       0)              
##>                                  END             2389023500 ( +0.00)     -387.10 (   +0.00)        117684 (       0)           0  
##>create_score                    START             2389023500 ( +0.00)     -387.10 (   +0.00)        117684 (       0)              
##>                                  END             2389023500 ( +0.00)     -387.10 (   +0.00)        117684 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_3_c5
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_2_3'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_2'
CSAGen Prep Share:0 Re-Write:1 Speculation: 0
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
MAXCSA: Successfully built Maximal CSA Expression Expr8
MAXCSA: Successfully built Maximal CSA Expression Expr9
      Timing addsub_signed_6050...
      Timing gt_signed_6_rtlopto_model_6485...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 2 datapath macros in module 'CDN_DP_region_2_2_c2' to a form more suitable for further optimization.
      Timing gt_signed_6_rtlopto_model_6522...
      Timing gt_signed_6_rtlopto_model_6792...
      Timing gt_signed_6_rtlopto_model_7062...
      Timing gt_signed_6_rtlopto_model_7332...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 2 datapath macros in module 'CDN_DP_region_2_2_c6' to a form more suitable for further optimization.
      Timing gt_signed_6_rtlopto_model_7383...
CDN_DP_region_2_2 level = 0 loads = 0 drivers = 0
CDN_DP_region_2_2_c0 in mycordic: area: 2445078800 ,dp = 7 mux = 3 sg = slow         worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  135500  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_2_2_c1 in mycordic: area: 2402370000 ,dp = 7 mux = 3 sg = fast         worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  118566  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_2_c2 in mycordic: area: 1550863300 ,dp = 5 mux = 3 sg = very_slow    worst_clk_period: 0.0000 
    wns: 10551  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  310524  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

CDN_DP_region_2_2_c3 in mycordic: area: 2402370000 ,dp = 7 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  118566  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_2_c4 in mycordic: area: 2402370000 ,dp = 7 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  118566  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_2_c5 in mycordic: area: 2402370000 ,dp = 7 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  118566  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_2_c6 in mycordic: area: 1550863300 ,dp = 5 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 10551  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  310524  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

CDN_DP_region_2_2_c7 in mycordic: area: 3181805600 ,dp = 7 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  168628  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

Best config: CDN_DP_region_2_2_c5 in mycordic: area: 2402370000 ,dp = 7 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  118566  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 1550863300.  Fastest config wns;  3871
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_2_c5)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       2445078800         2402370000         1550863300         2402370000         2402370000         2402370000         1550863300         3181805600  
##>            WNS          -387.10            -387.10           -1055.10            -387.10            -387.10            -387.10           -1055.10            -387.10  
##>            TNS           135500             118566             310524             118566             118566             118566             310524             168628  
##>    Num Rewrite                0                  0                  2                  0                  0                  0                  2                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  1                  0                  1                  1                  1                  0                  2  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_2_c5
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             2445078800 (      )     -387.10 (        )        135500 (        )              
##> datapath_rewrite_one_def       START             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>  fast_cse_elim                 START             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  fast_cse_elim                 START             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  rewrite                       START             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  rewrite                       START             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  rewrite                       START             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              (na,csaa) uneven_signed_sub_add_with_select --> uneven_signed_sub_add_with_mux_v2
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##> csa_opto                       START             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>canonicalize_by_names           START             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>datapath_csa_factoring_one_gde  START             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>dpopt_share_one_def             START             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           1  
##>datapath_rewrite_post_share     START             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>dp_combine_const_mult_with_com  START             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>dp_operator_level_decompositio  START             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>selective_flatten_dp_config     START             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>createMaxCarrySave              START             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##> datapath_rewrite_one_def       START             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>  fast_cse_elim                 START             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  fast_cse_elim                 START             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  rewrite                       START             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  rewrite                       START             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>  rewrite                       START             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              (na,csaa) uneven_signed_sub_add_with_select --> uneven_signed_sub_add_with_mux_v2
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##> csa_opto                       START             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)           0  
##>context_based_simplify          START             2445078800 ( +0.00)     -387.10 (   +0.00)        135500 (       0)              
##>                                  END             2402370000 ( -1.75)     -387.10 (   +0.00)        118566 (  -16934)           0  
##>group_csa_final_adder_dp        START             2402370000 ( +0.00)     -387.10 (   +0.00)        118566 (       0)              
##>                                  END             2402370000 ( +0.00)     -387.10 (   +0.00)        118566 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             2402370000 ( +0.00)     -387.10 (   +0.00)        118566 (       0)              
##>                                  END             2402370000 ( +0.00)     -387.10 (   +0.00)        118566 (       0)           0  
##>create_score                    START             2402370000 ( +0.00)     -387.10 (   +0.00)        118566 (       0)              
##>                                  END             2402370000 ( +0.00)     -387.10 (   +0.00)        118566 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_2_c5
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_2_2'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_0'
CSAGen Prep Share:0 Re-Write:1 Speculation: 0
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
MAXCSA: Successfully built Maximal CSA Expression Expr10
MAXCSA: Successfully built Maximal CSA Expression Expr11
      Timing gt_signed_6_rtlopto_model_7487...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 2 datapath macros in module 'CDN_DP_region_2_0_c2' to a form more suitable for further optimization.
      Timing gt_signed_6_rtlopto_model_7502...
      Timing gt_signed_6_rtlopto_model_7547...
      Timing gt_signed_6_rtlopto_model_7592...
      Timing gt_signed_6_rtlopto_model_7637...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 2 datapath macros in module 'CDN_DP_region_2_0_c6' to a form more suitable for further optimization.
      Timing gt_signed_6_rtlopto_model_7652...
CDN_DP_region_2_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_2_0_c0 in mycordic: area: 2050022400 ,dp = 5 mux = 2 sg = slow         worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  94378  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_2_0_c1 in mycordic: area: 2007313600 ,dp = 5 mux = 2 sg = fast         worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  87798  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_0_c2 in mycordic: area: 1145129700 ,dp = 3 mux = 2 sg = very_slow    worst_clk_period: 0.0000 
    wns: 10313  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  273850  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

CDN_DP_region_2_0_c3 in mycordic: area: 2007313600 ,dp = 5 mux = 2 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  87798  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_0_c4 in mycordic: area: 2007313600 ,dp = 5 mux = 2 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  87798  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_0_c5 in mycordic: area: 2007313600 ,dp = 5 mux = 2 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  87798  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_0_c6 in mycordic: area: 1145129700 ,dp = 3 mux = 2 sg = very_fast    worst_clk_period: 0.0000 
    wns: 10313  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  273850  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

CDN_DP_region_2_0_c7 in mycordic: area: 2274243600 ,dp = 5 mux = 2 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  110084  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

Best config: CDN_DP_region_2_0_c5 in mycordic: area: 2007313600 ,dp = 5 mux = 2 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  87798  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 1145129700.  Fastest config wns;  3871
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_0_c5)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       2050022400         2007313600         1145129700         2007313600         2007313600         2007313600         1145129700         2274243600  
##>            WNS          -387.10            -387.10           -1031.30            -387.10            -387.10            -387.10           -1031.30            -387.10  
##>            TNS            94378              87798             273850              87798              87798              87798             273850             110084  
##>    Num Rewrite                0                  0                  2                  0                  0                  0                  2                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_0_c5
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             2050022400 (      )     -387.10 (        )         94378 (        )              
##> datapath_rewrite_one_def       START             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)              
##>  fast_cse_elim                 START             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)              
##>                                  END             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)           0  
##>  fast_cse_elim                 START             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)              
##>                                  END             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)           0  
##>  rewrite                       START             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)           0  
##>  rewrite                       START             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)              (na,csaa) uneven_signed_sub_add_with_select --> uneven_signed_sub_add_with_mux_v2
##>                                  END             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)           0  
##>                                  END             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)           0  
##> csa_opto                       START             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)              
##>                                  END             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)           0  
##>                                  END             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)           0  
##>canonicalize_by_names           START             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)              
##>                                  END             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)              
##>                                  END             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)           0  
##>datapath_csa_factoring_one_gde  START             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)              
##>                                  END             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)           0  
##>dpopt_share_one_def             START             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)              
##>                                  END             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)           0  
##>datapath_rewrite_post_share     START             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)              
##>                                  END             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)           0  
##>dp_combine_const_mult_with_com  START             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)              
##>                                  END             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)           0  
##>dp_operator_level_decompositio  START             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)              
##>                                  END             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)           0  
##>selective_flatten_dp_config     START             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)              
##>                                  END             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)           0  
##>createMaxCarrySave              START             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)              
##> datapath_rewrite_one_def       START             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)              
##>  fast_cse_elim                 START             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)              
##>                                  END             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)           0  
##>  fast_cse_elim                 START             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)              
##>                                  END             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)           0  
##>  rewrite                       START             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)           0  
##>  rewrite                       START             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)              (na,csaa) uneven_signed_sub_add_with_select --> uneven_signed_sub_add_with_mux_v2
##>                                  END             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)           0  
##>                                  END             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)           0  
##> csa_opto                       START             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)              
##>                                  END             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)           0  
##>                                  END             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)           0  
##>context_based_simplify          START             2050022400 ( +0.00)     -387.10 (   +0.00)         94378 (       0)              
##>                                  END             2007313600 ( -2.08)     -387.10 (   +0.00)         87798 (   -6580)           0  
##>group_csa_final_adder_dp        START             2007313600 ( +0.00)     -387.10 (   +0.00)         87798 (       0)              
##>                                  END             2007313600 ( +0.00)     -387.10 (   +0.00)         87798 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             2007313600 ( +0.00)     -387.10 (   +0.00)         87798 (       0)              
##>                                  END             2007313600 ( +0.00)     -387.10 (   +0.00)         87798 (       0)           0  
##>create_score                    START             2007313600 ( +0.00)     -387.10 (   +0.00)         87798 (       0)              
##>                                  END             2007313600 ( +0.00)     -387.10 (   +0.00)         87798 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_0_c5
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_2_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_6'
CSAGen Prep Share:0 Re-Write:2 Speculation: 0
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
MAXCSA: Successfully built Maximal CSA Expression Expr12
MAXCSA: Successfully built Maximal CSA Expression Expr13
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 2 datapath macros in module 'CDN_DP_region_1_6_c1' to a form more suitable for further optimization.
      Timing addsub_unsigned...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 2 datapath macros in module 'CDN_DP_region_1_6_c2' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 2 datapath macros in module 'CDN_DP_region_1_6_c6' to a form more suitable for further optimization.
CDN_DP_region_1_6 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_6_c0 in cordic_vec: area: 2195499250 ,dp = 7 mux = 3 sg = slow         worst_clk_period: -4592024818112686007544091371623043813004152832110781083474987530434548819765321140516579626654680392906110065126800729164270879694187219469955113378228855615075034128434092163310164542077600748578610244716643515416258676369934689095608681774610783372403276652660868448931282944.0000 
    wns: 3929  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  88824  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_1_6_c1 in cordic_vec: area: 1385366700 ,dp = 4 mux = 3 sg = fast         worst_clk_period: 0.0000 
    wns: 5038  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  119896  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_6_c2 in cordic_vec: area: 1385366700 ,dp = 4 mux = 3 sg = very_slow    worst_clk_period: 0.0000 
    wns: 5038  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  119896  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_6_c3 in cordic_vec: area: 2195499250 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  88070  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_6_c4 in cordic_vec: area: 2195499250 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  88070  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_6_c5 in cordic_vec: area: 2195499250 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  88070  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_6_c6 in cordic_vec: area: 1385366700 ,dp = 4 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 5038  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  119896  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

CDN_DP_region_1_6_c7 in cordic_vec: area: 2737367150 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  109414  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

Best config: CDN_DP_region_1_6_c5 in cordic_vec: area: 2195499250 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  88070  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 1385366700.  Fastest config wns;  3871
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_6_c5)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       2195499250         1385366700         1385366700         2195499250         2195499250         2195499250         1385366700         2737367150  
##>            WNS          -392.90            -503.80            -503.80            -387.10            -387.10            -387.10            -503.80            -387.10  
##>            TNS            88824             119896             119896              88070              88070              88070             119896             109414  
##>    Num Rewrite                0                  2                  2                  0                  0                  0                  2                  2  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  1  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_6_c5
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             2195499250 (      )     -392.90 (        )         88824 (        )              
##> datapath_rewrite_one_def       START             2195499250 ( +0.00)     -392.90 (   +0.00)         88824 (       0)              
##>  fast_cse_elim                 START             2195499250 ( +0.00)     -392.90 (   +0.00)         88824 (       0)              
##>                                  END             2195499250 ( +0.00)     -392.90 (   +0.00)         88824 (       0)           0  
##>  fast_cse_elim                 START             2195499250 ( +0.00)     -392.90 (   +0.00)         88824 (       0)              
##>                                  END             2195499250 ( +0.00)     -392.90 (   +0.00)         88824 (       0)           0  
##>  rewrite                       START             2195499250 ( +0.00)     -392.90 (   +0.00)         88824 (       0)              (na,csaa) uneven_add_sub_with_select --> uneven_add_sub_with_mux_v2
##>                                  END             2195499250 ( +0.00)     -392.90 (   +0.00)         88824 (       0)           0  
##>  rewrite                       START             2195499250 ( +0.00)     -392.90 (   +0.00)         88824 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2195499250 ( +0.00)     -392.90 (   +0.00)         88824 (       0)           0  
##>  rewrite                       START             2195499250 ( +0.00)     -392.90 (   +0.00)         88824 (       0)              (na,csaa) uneven_signed_sub_add_with_select --> uneven_signed_sub_add_with_mux_v2
##>                                  END             2195499250 ( +0.00)     -392.90 (   +0.00)         88824 (       0)           0  
##>                                  END             2195499250 ( +0.00)     -392.90 (   +0.00)         88824 (       0)           0  
##> csa_opto                       START             2195499250 ( +0.00)     -392.90 (   +0.00)         88824 (       0)              
##>                                  END             2195499250 ( +0.00)     -392.90 (   +0.00)         88824 (       0)           0  
##>                                  END             2195499250 ( +0.00)     -392.90 (   +0.00)         88824 (       0)           0  
##>canonicalize_by_names           START             2195499250 ( +0.00)     -392.90 (   +0.00)         88824 (       0)              
##>                                  END             2195499250 ( +0.00)     -392.90 (   +0.00)         88824 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             2195499250 ( +0.00)     -392.90 (   +0.00)         88824 (       0)              
##>                                  END             2195499250 ( +0.00)     -392.90 (   +0.00)         88824 (       0)           0  
##>datapath_csa_factoring_one_gde  START             2195499250 ( +0.00)     -392.90 (   +0.00)         88824 (       0)              
##>                                  END             2195499250 ( +0.00)     -392.90 (   +0.00)         88824 (       0)           0  
##>dpopt_share_one_def             START             2195499250 ( +0.00)     -392.90 (   +0.00)         88824 (       0)              
##>                                  END             2195499250 ( +0.00)     -392.90 (   +0.00)         88824 (       0)           0  
##>datapath_rewrite_post_share     START             2195499250 ( +0.00)     -392.90 (   +0.00)         88824 (       0)              
##>                                  END             2195499250 ( +0.00)     -392.90 (   +0.00)         88824 (       0)           0  
##>dp_combine_const_mult_with_com  START             2195499250 ( +0.00)     -392.90 (   +0.00)         88824 (       0)              
##>                                  END             2195499250 ( +0.00)     -392.90 (   +0.00)         88824 (       0)           0  
##>dp_operator_level_decompositio  START             2195499250 ( +0.00)     -392.90 (   +0.00)         88824 (       0)              
##>                                  END             2195499250 ( +0.00)     -392.90 (   +0.00)         88824 (       0)           0  
##>selective_flatten_dp_config     START             2195499250 ( +0.00)     -392.90 (   +0.00)         88824 (       0)              
##>                                  END             2195499250 ( +0.00)     -387.10 (   +5.80)         88070 (    -754)           0  
##>createMaxCarrySave              START             2195499250 ( +0.00)     -387.10 (   +0.00)         88070 (       0)              
##> datapath_rewrite_one_def       START             2195499250 ( +0.00)     -387.10 (   +0.00)         88070 (       0)              
##>  fast_cse_elim                 START             2195499250 ( +0.00)     -387.10 (   +0.00)         88070 (       0)              
##>                                  END             2195499250 ( +0.00)     -387.10 (   +0.00)         88070 (       0)           0  
##>  fast_cse_elim                 START             2195499250 ( +0.00)     -387.10 (   +0.00)         88070 (       0)              
##>                                  END             2195499250 ( +0.00)     -387.10 (   +0.00)         88070 (       0)           0  
##>  rewrite                       START             2195499250 ( +0.00)     -387.10 (   +0.00)         88070 (       0)              (na,csaa) uneven_add_sub_with_select --> uneven_add_sub_with_mux_v2
##>                                  END             2195499250 ( +0.00)     -387.10 (   +0.00)         88070 (       0)           0  
##>  rewrite                       START             2195499250 ( +0.00)     -387.10 (   +0.00)         88070 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2195499250 ( +0.00)     -387.10 (   +0.00)         88070 (       0)           0  
##>  rewrite                       START             2195499250 ( +0.00)     -387.10 (   +0.00)         88070 (       0)              (na,csaa) uneven_signed_sub_add_with_select --> uneven_signed_sub_add_with_mux_v2
##>                                  END             2195499250 ( +0.00)     -387.10 (   +0.00)         88070 (       0)           0  
##>                                  END             2195499250 ( +0.00)     -387.10 (   +0.00)         88070 (       0)           0  
##> csa_opto                       START             2195499250 ( +0.00)     -387.10 (   +0.00)         88070 (       0)              
##>                                  END             2195499250 ( +0.00)     -387.10 (   +0.00)         88070 (       0)           0  
##>                                  END             2195499250 ( +0.00)     -387.10 (   +0.00)         88070 (       0)           0  
##>context_based_simplify          START             2195499250 ( +0.00)     -387.10 (   +0.00)         88070 (       0)              
##>                                  END             2195499250 ( +0.00)     -387.10 (   +0.00)         88070 (       0)           0  
##>group_csa_final_adder_dp        START             2195499250 ( +0.00)     -387.10 (   +0.00)         88070 (       0)              
##>                                  END             2195499250 ( +0.00)     -387.10 (   +0.00)         88070 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             2195499250 ( +0.00)     -387.10 (   +0.00)         88070 (       0)              
##>                                  END             2195499250 ( +0.00)     -387.10 (   +0.00)         88070 (       0)           0  
##>create_score                    START             2195499250 ( +0.00)     -387.10 (   +0.00)         88070 (       0)              
##>                                  END             2195499250 ( +0.00)     -387.10 (   +0.00)         88070 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_6_c5
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_1_6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_5'
CSAGen Prep Share:0 Re-Write:2 Speculation: 0
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
MAXCSA: Successfully built Maximal CSA Expression Expr14
MAXCSA: Successfully built Maximal CSA Expression Expr15
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 2 datapath macros in module 'CDN_DP_region_1_5_c1' to a form more suitable for further optimization.
      Timing addsub_unsigned_8760...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 2 datapath macros in module 'CDN_DP_region_1_5_c2' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 2 datapath macros in module 'CDN_DP_region_1_5_c6' to a form more suitable for further optimization.
CDN_DP_region_1_5 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_5_c0 in cordic_vec: area: 2232869450 ,dp = 7 mux = 3 sg = slow         worst_clk_period: -4592024818112686007544091371623043813004152832110781083474987530434548819765321140516579626654680392906110065126800729164270879694187219469955113378228855615075034128434092163310164542077600748578610244716643515416258676369934689095608681774610783372403276652660868448931282944.0000 
    wns: 3929  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  94544  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_1_5_c1 in cordic_vec: area: 1412059700 ,dp = 4 mux = 3 sg = fast         worst_clk_period: 0.0000 
    wns: 5038  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  125616  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_5_c2 in cordic_vec: area: 1412059700 ,dp = 4 mux = 3 sg = very_slow    worst_clk_period: 0.0000 
    wns: 5038  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  125616  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_5_c3 in cordic_vec: area: 2232869450 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  93790  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_5_c4 in cordic_vec: area: 2232869450 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  93790  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_5_c5 in cordic_vec: area: 2232869450 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  93790  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_5_c6 in cordic_vec: area: 1412059700 ,dp = 4 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 5038  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  125616  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

CDN_DP_region_1_5_c7 in cordic_vec: area: 2733363200 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  109414  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

Best config: CDN_DP_region_1_5_c5 in cordic_vec: area: 2232869450 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  93790  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 1412059700.  Fastest config wns;  3871
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_5_c5)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       2232869450         1412059700         1412059700         2232869450         2232869450         2232869450         1412059700         2733363200  
##>            WNS          -392.90            -503.80            -503.80            -387.10            -387.10            -387.10            -503.80            -387.10  
##>            TNS            94544             125616             125616              93790              93790              93790             125616             109414  
##>    Num Rewrite                0                  2                  2                  0                  0                  0                  2                  2  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  1  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_5_c5
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             2232869450 (      )     -392.90 (        )         94544 (        )              
##> datapath_rewrite_one_def       START             2232869450 ( +0.00)     -392.90 (   +0.00)         94544 (       0)              
##>  fast_cse_elim                 START             2232869450 ( +0.00)     -392.90 (   +0.00)         94544 (       0)              
##>                                  END             2232869450 ( +0.00)     -392.90 (   +0.00)         94544 (       0)           0  
##>  fast_cse_elim                 START             2232869450 ( +0.00)     -392.90 (   +0.00)         94544 (       0)              
##>                                  END             2232869450 ( +0.00)     -392.90 (   +0.00)         94544 (       0)           0  
##>  rewrite                       START             2232869450 ( +0.00)     -392.90 (   +0.00)         94544 (       0)              (na,csaa) uneven_add_sub_with_select --> uneven_add_sub_with_mux_v2
##>                                  END             2232869450 ( +0.00)     -392.90 (   +0.00)         94544 (       0)           0  
##>  rewrite                       START             2232869450 ( +0.00)     -392.90 (   +0.00)         94544 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2232869450 ( +0.00)     -392.90 (   +0.00)         94544 (       0)           0  
##>  rewrite                       START             2232869450 ( +0.00)     -392.90 (   +0.00)         94544 (       0)              (na,csaa) uneven_signed_sub_add_with_select --> uneven_signed_sub_add_with_mux_v2
##>                                  END             2232869450 ( +0.00)     -392.90 (   +0.00)         94544 (       0)           0  
##>                                  END             2232869450 ( +0.00)     -392.90 (   +0.00)         94544 (       0)           0  
##> csa_opto                       START             2232869450 ( +0.00)     -392.90 (   +0.00)         94544 (       0)              
##>                                  END             2232869450 ( +0.00)     -392.90 (   +0.00)         94544 (       0)           0  
##>                                  END             2232869450 ( +0.00)     -392.90 (   +0.00)         94544 (       0)           0  
##>canonicalize_by_names           START             2232869450 ( +0.00)     -392.90 (   +0.00)         94544 (       0)              
##>                                  END             2232869450 ( +0.00)     -392.90 (   +0.00)         94544 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             2232869450 ( +0.00)     -392.90 (   +0.00)         94544 (       0)              
##>                                  END             2232869450 ( +0.00)     -392.90 (   +0.00)         94544 (       0)           0  
##>datapath_csa_factoring_one_gde  START             2232869450 ( +0.00)     -392.90 (   +0.00)         94544 (       0)              
##>                                  END             2232869450 ( +0.00)     -392.90 (   +0.00)         94544 (       0)           0  
##>dpopt_share_one_def             START             2232869450 ( +0.00)     -392.90 (   +0.00)         94544 (       0)              
##>                                  END             2232869450 ( +0.00)     -392.90 (   +0.00)         94544 (       0)           0  
##>datapath_rewrite_post_share     START             2232869450 ( +0.00)     -392.90 (   +0.00)         94544 (       0)              
##>                                  END             2232869450 ( +0.00)     -392.90 (   +0.00)         94544 (       0)           0  
##>dp_combine_const_mult_with_com  START             2232869450 ( +0.00)     -392.90 (   +0.00)         94544 (       0)              
##>                                  END             2232869450 ( +0.00)     -392.90 (   +0.00)         94544 (       0)           0  
##>dp_operator_level_decompositio  START             2232869450 ( +0.00)     -392.90 (   +0.00)         94544 (       0)              
##>                                  END             2232869450 ( +0.00)     -392.90 (   +0.00)         94544 (       0)           0  
##>selective_flatten_dp_config     START             2232869450 ( +0.00)     -392.90 (   +0.00)         94544 (       0)              
##>                                  END             2232869450 ( +0.00)     -387.10 (   +5.80)         93790 (    -754)           0  
##>createMaxCarrySave              START             2232869450 ( +0.00)     -387.10 (   +0.00)         93790 (       0)              
##> datapath_rewrite_one_def       START             2232869450 ( +0.00)     -387.10 (   +0.00)         93790 (       0)              
##>  fast_cse_elim                 START             2232869450 ( +0.00)     -387.10 (   +0.00)         93790 (       0)              
##>                                  END             2232869450 ( +0.00)     -387.10 (   +0.00)         93790 (       0)           0  
##>  fast_cse_elim                 START             2232869450 ( +0.00)     -387.10 (   +0.00)         93790 (       0)              
##>                                  END             2232869450 ( +0.00)     -387.10 (   +0.00)         93790 (       0)           0  
##>  rewrite                       START             2232869450 ( +0.00)     -387.10 (   +0.00)         93790 (       0)              (na,csaa) uneven_add_sub_with_select --> uneven_add_sub_with_mux_v2
##>                                  END             2232869450 ( +0.00)     -387.10 (   +0.00)         93790 (       0)           0  
##>  rewrite                       START             2232869450 ( +0.00)     -387.10 (   +0.00)         93790 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2232869450 ( +0.00)     -387.10 (   +0.00)         93790 (       0)           0  
##>  rewrite                       START             2232869450 ( +0.00)     -387.10 (   +0.00)         93790 (       0)              (na,csaa) uneven_signed_sub_add_with_select --> uneven_signed_sub_add_with_mux_v2
##>                                  END             2232869450 ( +0.00)     -387.10 (   +0.00)         93790 (       0)           0  
##>                                  END             2232869450 ( +0.00)     -387.10 (   +0.00)         93790 (       0)           0  
##> csa_opto                       START             2232869450 ( +0.00)     -387.10 (   +0.00)         93790 (       0)              
##>                                  END             2232869450 ( +0.00)     -387.10 (   +0.00)         93790 (       0)           0  
##>                                  END             2232869450 ( +0.00)     -387.10 (   +0.00)         93790 (       0)           0  
##>context_based_simplify          START             2232869450 ( +0.00)     -387.10 (   +0.00)         93790 (       0)              
##>                                  END             2232869450 ( +0.00)     -387.10 (   +0.00)         93790 (       0)           0  
##>group_csa_final_adder_dp        START             2232869450 ( +0.00)     -387.10 (   +0.00)         93790 (       0)              
##>                                  END             2232869450 ( +0.00)     -387.10 (   +0.00)         93790 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             2232869450 ( +0.00)     -387.10 (   +0.00)         93790 (       0)              
##>                                  END             2232869450 ( +0.00)     -387.10 (   +0.00)         93790 (       0)           0  
##>create_score                    START             2232869450 ( +0.00)     -387.10 (   +0.00)         93790 (       0)              
##>                                  END             2232869450 ( +0.00)     -387.10 (   +0.00)         93790 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_5_c5
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_1_5'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_4'
CSAGen Prep Share:0 Re-Write:2 Speculation: 0
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
MAXCSA: Successfully built Maximal CSA Expression Expr16
MAXCSA: Successfully built Maximal CSA Expression Expr17
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 2 datapath macros in module 'CDN_DP_region_1_4_c1' to a form more suitable for further optimization.
      Timing addsub_unsigned_9566...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 2 datapath macros in module 'CDN_DP_region_1_4_c2' to a form more suitable for further optimization.
CDN_DP_region_1_4 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_4_c0 in cordic_vec: area: 2226196200 ,dp = 7 mux = 3 sg = slow         worst_clk_period: -4592024818112686007544091371623043813004152832110781083474987530434548819765321140516579626654680392906110065126800729164270879694187219469955113378228855615075034128434092163310164542077600748578610244716643515416258676369934689095608681774610783372403276652660868448931282944.0000 
    wns: 3929  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  89955  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_1_4_c1 in cordic_vec: area: 1394709250 ,dp = 4 mux = 3 sg = fast         worst_clk_period: 0.0000 
    wns: 5038  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  121027  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_4_c2 in cordic_vec: area: 1394709250 ,dp = 4 mux = 3 sg = very_slow    worst_clk_period: 0.0000 
    wns: 5038  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  121027  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_4_c3 in cordic_vec: area: 2226196200 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  89201  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_4_c4 in cordic_vec: area: 2226196200 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  89201  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_4_c5 in cordic_vec: area: 2226196200 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  89201  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_4_c6 in cordic_vec: area: 1394709250 ,dp = 4 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 5038  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  121027  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

CDN_DP_region_1_4_c7 in cordic_vec: area: 2729359250 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  109414  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

Best config: CDN_DP_region_1_4_c5 in cordic_vec: area: 2226196200 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  89201  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 1394709250.  Fastest config wns;  3871
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_4_c5)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       2226196200         1394709250         1394709250         2226196200         2226196200         2226196200         1394709250         2729359250  
##>            WNS          -392.90            -503.80            -503.80            -387.10            -387.10            -387.10            -503.80            -387.10  
##>            TNS            89955             121027             121027              89201              89201              89201             121027             109414  
##>    Num Rewrite                0                  2                  2                  0                  0                  0                  2                  2  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  1  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_4_c5
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             2226196200 (      )     -392.90 (        )         89955 (        )              
##> datapath_rewrite_one_def       START             2226196200 ( +0.00)     -392.90 (   +0.00)         89955 (       0)              
##>  fast_cse_elim                 START             2226196200 ( +0.00)     -392.90 (   +0.00)         89955 (       0)              
##>                                  END             2226196200 ( +0.00)     -392.90 (   +0.00)         89955 (       0)           0  
##>  fast_cse_elim                 START             2226196200 ( +0.00)     -392.90 (   +0.00)         89955 (       0)              
##>                                  END             2226196200 ( +0.00)     -392.90 (   +0.00)         89955 (       0)           0  
##>  rewrite                       START             2226196200 ( +0.00)     -392.90 (   +0.00)         89955 (       0)              (na,csaa) uneven_add_sub_with_select --> uneven_add_sub_with_mux_v2
##>                                  END             2226196200 ( +0.00)     -392.90 (   +0.00)         89955 (       0)           0  
##>  rewrite                       START             2226196200 ( +0.00)     -392.90 (   +0.00)         89955 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2226196200 ( +0.00)     -392.90 (   +0.00)         89955 (       0)           0  
##>  rewrite                       START             2226196200 ( +0.00)     -392.90 (   +0.00)         89955 (       0)              (na,csaa) uneven_signed_sub_add_with_select --> uneven_signed_sub_add_with_mux_v2
##>                                  END             2226196200 ( +0.00)     -392.90 (   +0.00)         89955 (       0)           0  
##>                                  END             2226196200 ( +0.00)     -392.90 (   +0.00)         89955 (       0)           0  
##> csa_opto                       START             2226196200 ( +0.00)     -392.90 (   +0.00)         89955 (       0)              
##>                                  END             2226196200 ( +0.00)     -392.90 (   +0.00)         89955 (       0)           0  
##>                                  END             2226196200 ( +0.00)     -392.90 (   +0.00)         89955 (       0)           0  
##>canonicalize_by_names           START             2226196200 ( +0.00)     -392.90 (   +0.00)         89955 (       0)              
##>                                  END             2226196200 ( +0.00)     -392.90 (   +0.00)         89955 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             2226196200 ( +0.00)     -392.90 (   +0.00)         89955 (       0)              
##>                                  END             2226196200 ( +0.00)     -392.90 (   +0.00)         89955 (       0)           0  
##>datapath_csa_factoring_one_gde  START             2226196200 ( +0.00)     -392.90 (   +0.00)         89955 (       0)              
##>                                  END             2226196200 ( +0.00)     -392.90 (   +0.00)         89955 (       0)           0  
##>dpopt_share_one_def             START             2226196200 ( +0.00)     -392.90 (   +0.00)         89955 (       0)              
##>                                  END             2226196200 ( +0.00)     -392.90 (   +0.00)         89955 (       0)           0  
##>datapath_rewrite_post_share     START             2226196200 ( +0.00)     -392.90 (   +0.00)         89955 (       0)              
##>                                  END             2226196200 ( +0.00)     -392.90 (   +0.00)         89955 (       0)           0  
##>dp_combine_const_mult_with_com  START             2226196200 ( +0.00)     -392.90 (   +0.00)         89955 (       0)              
##>                                  END             2226196200 ( +0.00)     -392.90 (   +0.00)         89955 (       0)           0  
##>dp_operator_level_decompositio  START             2226196200 ( +0.00)     -392.90 (   +0.00)         89955 (       0)              
##>                                  END             2226196200 ( +0.00)     -392.90 (   +0.00)         89955 (       0)           0  
##>selective_flatten_dp_config     START             2226196200 ( +0.00)     -392.90 (   +0.00)         89955 (       0)              
##>                                  END             2226196200 ( +0.00)     -387.10 (   +5.80)         89201 (    -754)           0  
##>createMaxCarrySave              START             2226196200 ( +0.00)     -387.10 (   +0.00)         89201 (       0)              
##> datapath_rewrite_one_def       START             2226196200 ( +0.00)     -387.10 (   +0.00)         89201 (       0)              
##>  fast_cse_elim                 START             2226196200 ( +0.00)     -387.10 (   +0.00)         89201 (       0)              
##>                                  END             2226196200 ( +0.00)     -387.10 (   +0.00)         89201 (       0)           0  
##>  fast_cse_elim                 START             2226196200 ( +0.00)     -387.10 (   +0.00)         89201 (       0)              
##>                                  END             2226196200 ( +0.00)     -387.10 (   +0.00)         89201 (       0)           0  
##>  rewrite                       START             2226196200 ( +0.00)     -387.10 (   +0.00)         89201 (       0)              (na,csaa) uneven_add_sub_with_select --> uneven_add_sub_with_mux_v2
##>                                  END             2226196200 ( +0.00)     -387.10 (   +0.00)         89201 (       0)           0  
##>  rewrite                       START             2226196200 ( +0.00)     -387.10 (   +0.00)         89201 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2226196200 ( +0.00)     -387.10 (   +0.00)         89201 (       0)           0  
##>  rewrite                       START             2226196200 ( +0.00)     -387.10 (   +0.00)         89201 (       0)              (na,csaa) uneven_signed_sub_add_with_select --> uneven_signed_sub_add_with_mux_v2
##>                                  END             2226196200 ( +0.00)     -387.10 (   +0.00)         89201 (       0)           0  
##>                                  END             2226196200 ( +0.00)     -387.10 (   +0.00)         89201 (       0)           0  
##> csa_opto                       START             2226196200 ( +0.00)     -387.10 (   +0.00)         89201 (       0)              
##>                                  END             2226196200 ( +0.00)     -387.10 (   +0.00)         89201 (       0)           0  
##>                                  END             2226196200 ( +0.00)     -387.10 (   +0.00)         89201 (       0)           0  
##>context_based_simplify          START             2226196200 ( +0.00)     -387.10 (   +0.00)         89201 (       0)              
##>                                  END             2226196200 ( +0.00)     -387.10 (   +0.00)         89201 (       0)           0  
##>group_csa_final_adder_dp        START             2226196200 ( +0.00)     -387.10 (   +0.00)         89201 (       0)              
##>                                  END             2226196200 ( +0.00)     -387.10 (   +0.00)         89201 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             2226196200 ( +0.00)     -387.10 (   +0.00)         89201 (       0)              
##>                                  END             2226196200 ( +0.00)     -387.10 (   +0.00)         89201 (       0)           0  
##>create_score                    START             2226196200 ( +0.00)     -387.10 (   +0.00)         89201 (       0)              
##>                                  END             2226196200 ( +0.00)     -387.10 (   +0.00)         89201 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_4_c5
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_1_4'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_3'
CSAGen Prep Share:0 Re-Write:2 Speculation: 0
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
MAXCSA: Successfully built Maximal CSA Expression Expr18
MAXCSA: Successfully built Maximal CSA Expression Expr19
      Timing addsub_unsigned_10372...
CDN_DP_region_1_3 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_3_c0 in cordic_vec: area: 2195499250 ,dp = 7 mux = 3 sg = slow         worst_clk_period: -4592024818112686007544091371623043813004152832110781083474987530434548819765321140516579626654680392906110065126800729164270879694187219469955113378228855615075034128434092163310164542077600748578610244716643515416258676369934689095608681774610783372403276652660868448931282944.0000 
    wns: 3929  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  89426  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_1_3_c1 in cordic_vec: area: 1353335100 ,dp = 4 mux = 3 sg = fast         worst_clk_period: 0.0000 
    wns: 5038  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  120498  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_3_c2 in cordic_vec: area: 1353335100 ,dp = 4 mux = 3 sg = very_slow    worst_clk_period: 0.0000 
    wns: 5038  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  120498  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_3_c3 in cordic_vec: area: 2195499250 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  88672  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_3_c4 in cordic_vec: area: 2195499250 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  88672  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_3_c5 in cordic_vec: area: 2195499250 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  88672  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_3_c6 in cordic_vec: area: 1353335100 ,dp = 4 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 5038  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  120498  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

CDN_DP_region_1_3_c7 in cordic_vec: area: 2725355300 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  109414  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

Best config: CDN_DP_region_1_3_c5 in cordic_vec: area: 2195499250 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  88672  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 1353335100.  Fastest config wns;  3871
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_3_c5)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       2195499250         1353335100         1353335100         2195499250         2195499250         2195499250         1353335100         2725355300  
##>            WNS          -392.90            -503.80            -503.80            -387.10            -387.10            -387.10            -503.80            -387.10  
##>            TNS            89426             120498             120498              88672              88672              88672             120498             109414  
##>    Num Rewrite                0                  2                  2                  0                  0                  0                  2                  2  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  1  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_3_c5
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             2195499250 (      )     -392.90 (        )         89426 (        )              
##> datapath_rewrite_one_def       START             2195499250 ( +0.00)     -392.90 (   +0.00)         89426 (       0)              
##>  fast_cse_elim                 START             2195499250 ( +0.00)     -392.90 (   +0.00)         89426 (       0)              
##>                                  END             2195499250 ( +0.00)     -392.90 (   +0.00)         89426 (       0)           0  
##>  fast_cse_elim                 START             2195499250 ( +0.00)     -392.90 (   +0.00)         89426 (       0)              
##>                                  END             2195499250 ( +0.00)     -392.90 (   +0.00)         89426 (       0)           0  
##>  rewrite                       START             2195499250 ( +0.00)     -392.90 (   +0.00)         89426 (       0)              (na,csaa) uneven_add_sub_with_select --> uneven_add_sub_with_mux_v2
##>                                  END             2195499250 ( +0.00)     -392.90 (   +0.00)         89426 (       0)           0  
##>  rewrite                       START             2195499250 ( +0.00)     -392.90 (   +0.00)         89426 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2195499250 ( +0.00)     -392.90 (   +0.00)         89426 (       0)           0  
##>  rewrite                       START             2195499250 ( +0.00)     -392.90 (   +0.00)         89426 (       0)              (na,csaa) uneven_signed_sub_add_with_select --> uneven_signed_sub_add_with_mux_v2
##>                                  END             2195499250 ( +0.00)     -392.90 (   +0.00)         89426 (       0)           0  
##>                                  END             2195499250 ( +0.00)     -392.90 (   +0.00)         89426 (       0)           0  
##> csa_opto                       START             2195499250 ( +0.00)     -392.90 (   +0.00)         89426 (       0)              
##>                                  END             2195499250 ( +0.00)     -392.90 (   +0.00)         89426 (       0)           0  
##>                                  END             2195499250 ( +0.00)     -392.90 (   +0.00)         89426 (       0)           0  
##>canonicalize_by_names           START             2195499250 ( +0.00)     -392.90 (   +0.00)         89426 (       0)              
##>                                  END             2195499250 ( +0.00)     -392.90 (   +0.00)         89426 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             2195499250 ( +0.00)     -392.90 (   +0.00)         89426 (       0)              
##>                                  END             2195499250 ( +0.00)     -392.90 (   +0.00)         89426 (       0)           0  
##>datapath_csa_factoring_one_gde  START             2195499250 ( +0.00)     -392.90 (   +0.00)         89426 (       0)              
##>                                  END             2195499250 ( +0.00)     -392.90 (   +0.00)         89426 (       0)           0  
##>dpopt_share_one_def             START             2195499250 ( +0.00)     -392.90 (   +0.00)         89426 (       0)              
##>                                  END             2195499250 ( +0.00)     -392.90 (   +0.00)         89426 (       0)           0  
##>datapath_rewrite_post_share     START             2195499250 ( +0.00)     -392.90 (   +0.00)         89426 (       0)              
##>                                  END             2195499250 ( +0.00)     -392.90 (   +0.00)         89426 (       0)           0  
##>dp_combine_const_mult_with_com  START             2195499250 ( +0.00)     -392.90 (   +0.00)         89426 (       0)              
##>                                  END             2195499250 ( +0.00)     -392.90 (   +0.00)         89426 (       0)           0  
##>dp_operator_level_decompositio  START             2195499250 ( +0.00)     -392.90 (   +0.00)         89426 (       0)              
##>                                  END             2195499250 ( +0.00)     -392.90 (   +0.00)         89426 (       0)           0  
##>selective_flatten_dp_config     START             2195499250 ( +0.00)     -392.90 (   +0.00)         89426 (       0)              
##>                                  END             2195499250 ( +0.00)     -387.10 (   +5.80)         88672 (    -754)           0  
##>createMaxCarrySave              START             2195499250 ( +0.00)     -387.10 (   +0.00)         88672 (       0)              
##> datapath_rewrite_one_def       START             2195499250 ( +0.00)     -387.10 (   +0.00)         88672 (       0)              
##>  fast_cse_elim                 START             2195499250 ( +0.00)     -387.10 (   +0.00)         88672 (       0)              
##>                                  END             2195499250 ( +0.00)     -387.10 (   +0.00)         88672 (       0)           0  
##>  fast_cse_elim                 START             2195499250 ( +0.00)     -387.10 (   +0.00)         88672 (       0)              
##>                                  END             2195499250 ( +0.00)     -387.10 (   +0.00)         88672 (       0)           0  
##>  rewrite                       START             2195499250 ( +0.00)     -387.10 (   +0.00)         88672 (       0)              (na,csaa) uneven_add_sub_with_select --> uneven_add_sub_with_mux_v2
##>                                  END             2195499250 ( +0.00)     -387.10 (   +0.00)         88672 (       0)           0  
##>  rewrite                       START             2195499250 ( +0.00)     -387.10 (   +0.00)         88672 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2195499250 ( +0.00)     -387.10 (   +0.00)         88672 (       0)           0  
##>  rewrite                       START             2195499250 ( +0.00)     -387.10 (   +0.00)         88672 (       0)              (na,csaa) uneven_signed_sub_add_with_select --> uneven_signed_sub_add_with_mux_v2
##>                                  END             2195499250 ( +0.00)     -387.10 (   +0.00)         88672 (       0)           0  
##>                                  END             2195499250 ( +0.00)     -387.10 (   +0.00)         88672 (       0)           0  
##> csa_opto                       START             2195499250 ( +0.00)     -387.10 (   +0.00)         88672 (       0)              
##>                                  END             2195499250 ( +0.00)     -387.10 (   +0.00)         88672 (       0)           0  
##>                                  END             2195499250 ( +0.00)     -387.10 (   +0.00)         88672 (       0)           0  
##>context_based_simplify          START             2195499250 ( +0.00)     -387.10 (   +0.00)         88672 (       0)              
##>                                  END             2195499250 ( +0.00)     -387.10 (   +0.00)         88672 (       0)           0  
##>group_csa_final_adder_dp        START             2195499250 ( +0.00)     -387.10 (   +0.00)         88672 (       0)              
##>                                  END             2195499250 ( +0.00)     -387.10 (   +0.00)         88672 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             2195499250 ( +0.00)     -387.10 (   +0.00)         88672 (       0)              
##>                                  END             2195499250 ( +0.00)     -387.10 (   +0.00)         88672 (       0)           0  
##>create_score                    START             2195499250 ( +0.00)     -387.10 (   +0.00)         88672 (       0)              
##>                                  END             2195499250 ( +0.00)     -387.10 (   +0.00)         88672 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_3_c5
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_1_3'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_2'
CSAGen Prep Share:0 Re-Write:2 Speculation: 0
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
MAXCSA: Successfully built Maximal CSA Expression Expr20
MAXCSA: Successfully built Maximal CSA Expression Expr21
      Timing addsub_unsigned_11178...
CDN_DP_region_1_2 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_2_c0 in cordic_vec: area: 2208845750 ,dp = 7 mux = 3 sg = slow         worst_clk_period: -4592024818112686007544091371623043813004152832110781083474987530434548819765321140516579626654680392906110065126800729164270879694187219469955113378228855615075034128434092163310164542077600748578610244716643515416258676369934689095608681774610783372403276652660868448931282944.0000 
    wns: 3929  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  92643  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_1_2_c1 in cordic_vec: area: 1356004400 ,dp = 4 mux = 3 sg = fast         worst_clk_period: 0.0000 
    wns: 5038  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  123715  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_2_c2 in cordic_vec: area: 1356004400 ,dp = 4 mux = 3 sg = very_slow    worst_clk_period: 0.0000 
    wns: 5038  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  123715  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_2_c3 in cordic_vec: area: 2208845750 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  91889  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_2_c4 in cordic_vec: area: 2208845750 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  91889  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_2_c5 in cordic_vec: area: 2208845750 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  91889  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_2_c6 in cordic_vec: area: 1356004400 ,dp = 4 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 5038  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  123715  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

CDN_DP_region_1_2_c7 in cordic_vec: area: 2721351350 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  109414  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

Best config: CDN_DP_region_1_2_c5 in cordic_vec: area: 2208845750 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  91889  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 1356004400.  Fastest config wns;  3871
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_2_c5)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       2208845750         1356004400         1356004400         2208845750         2208845750         2208845750         1356004400         2721351350  
##>            WNS          -392.90            -503.80            -503.80            -387.10            -387.10            -387.10            -503.80            -387.10  
##>            TNS            92643             123715             123715              91889              91889              91889             123715             109414  
##>    Num Rewrite                0                  2                  2                  0                  0                  0                  2                  2  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  1  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_2_c5
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             2208845750 (      )     -392.90 (        )         92643 (        )              
##> datapath_rewrite_one_def       START             2208845750 ( +0.00)     -392.90 (   +0.00)         92643 (       0)              
##>  fast_cse_elim                 START             2208845750 ( +0.00)     -392.90 (   +0.00)         92643 (       0)              
##>                                  END             2208845750 ( +0.00)     -392.90 (   +0.00)         92643 (       0)           0  
##>  fast_cse_elim                 START             2208845750 ( +0.00)     -392.90 (   +0.00)         92643 (       0)              
##>                                  END             2208845750 ( +0.00)     -392.90 (   +0.00)         92643 (       0)           0  
##>  rewrite                       START             2208845750 ( +0.00)     -392.90 (   +0.00)         92643 (       0)              (na,csaa) uneven_add_sub_with_select --> uneven_add_sub_with_mux_v2
##>                                  END             2208845750 ( +0.00)     -392.90 (   +0.00)         92643 (       0)           0  
##>  rewrite                       START             2208845750 ( +0.00)     -392.90 (   +0.00)         92643 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2208845750 ( +0.00)     -392.90 (   +0.00)         92643 (       0)           0  
##>  rewrite                       START             2208845750 ( +0.00)     -392.90 (   +0.00)         92643 (       0)              (na,csaa) uneven_signed_sub_add_with_select --> uneven_signed_sub_add_with_mux_v2
##>                                  END             2208845750 ( +0.00)     -392.90 (   +0.00)         92643 (       0)           0  
##>                                  END             2208845750 ( +0.00)     -392.90 (   +0.00)         92643 (       0)           0  
##> csa_opto                       START             2208845750 ( +0.00)     -392.90 (   +0.00)         92643 (       0)              
##>                                  END             2208845750 ( +0.00)     -392.90 (   +0.00)         92643 (       0)           0  
##>                                  END             2208845750 ( +0.00)     -392.90 (   +0.00)         92643 (       0)           0  
##>canonicalize_by_names           START             2208845750 ( +0.00)     -392.90 (   +0.00)         92643 (       0)              
##>                                  END             2208845750 ( +0.00)     -392.90 (   +0.00)         92643 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             2208845750 ( +0.00)     -392.90 (   +0.00)         92643 (       0)              
##>                                  END             2208845750 ( +0.00)     -392.90 (   +0.00)         92643 (       0)           0  
##>datapath_csa_factoring_one_gde  START             2208845750 ( +0.00)     -392.90 (   +0.00)         92643 (       0)              
##>                                  END             2208845750 ( +0.00)     -392.90 (   +0.00)         92643 (       0)           0  
##>dpopt_share_one_def             START             2208845750 ( +0.00)     -392.90 (   +0.00)         92643 (       0)              
##>                                  END             2208845750 ( +0.00)     -392.90 (   +0.00)         92643 (       0)           0  
##>datapath_rewrite_post_share     START             2208845750 ( +0.00)     -392.90 (   +0.00)         92643 (       0)              
##>                                  END             2208845750 ( +0.00)     -392.90 (   +0.00)         92643 (       0)           0  
##>dp_combine_const_mult_with_com  START             2208845750 ( +0.00)     -392.90 (   +0.00)         92643 (       0)              
##>                                  END             2208845750 ( +0.00)     -392.90 (   +0.00)         92643 (       0)           0  
##>dp_operator_level_decompositio  START             2208845750 ( +0.00)     -392.90 (   +0.00)         92643 (       0)              
##>                                  END             2208845750 ( +0.00)     -392.90 (   +0.00)         92643 (       0)           0  
##>selective_flatten_dp_config     START             2208845750 ( +0.00)     -392.90 (   +0.00)         92643 (       0)              
##>                                  END             2208845750 ( +0.00)     -387.10 (   +5.80)         91889 (    -754)           0  
##>createMaxCarrySave              START             2208845750 ( +0.00)     -387.10 (   +0.00)         91889 (       0)              
##> datapath_rewrite_one_def       START             2208845750 ( +0.00)     -387.10 (   +0.00)         91889 (       0)              
##>  fast_cse_elim                 START             2208845750 ( +0.00)     -387.10 (   +0.00)         91889 (       0)              
##>                                  END             2208845750 ( +0.00)     -387.10 (   +0.00)         91889 (       0)           0  
##>  fast_cse_elim                 START             2208845750 ( +0.00)     -387.10 (   +0.00)         91889 (       0)              
##>                                  END             2208845750 ( +0.00)     -387.10 (   +0.00)         91889 (       0)           0  
##>  rewrite                       START             2208845750 ( +0.00)     -387.10 (   +0.00)         91889 (       0)              (na,csaa) uneven_add_sub_with_select --> uneven_add_sub_with_mux_v2
##>                                  END             2208845750 ( +0.00)     -387.10 (   +0.00)         91889 (       0)           0  
##>  rewrite                       START             2208845750 ( +0.00)     -387.10 (   +0.00)         91889 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2208845750 ( +0.00)     -387.10 (   +0.00)         91889 (       0)           0  
##>  rewrite                       START             2208845750 ( +0.00)     -387.10 (   +0.00)         91889 (       0)              (na,csaa) uneven_signed_sub_add_with_select --> uneven_signed_sub_add_with_mux_v2
##>                                  END             2208845750 ( +0.00)     -387.10 (   +0.00)         91889 (       0)           0  
##>                                  END             2208845750 ( +0.00)     -387.10 (   +0.00)         91889 (       0)           0  
##> csa_opto                       START             2208845750 ( +0.00)     -387.10 (   +0.00)         91889 (       0)              
##>                                  END             2208845750 ( +0.00)     -387.10 (   +0.00)         91889 (       0)           0  
##>                                  END             2208845750 ( +0.00)     -387.10 (   +0.00)         91889 (       0)           0  
##>context_based_simplify          START             2208845750 ( +0.00)     -387.10 (   +0.00)         91889 (       0)              
##>                                  END             2208845750 ( +0.00)     -387.10 (   +0.00)         91889 (       0)           0  
##>group_csa_final_adder_dp        START             2208845750 ( +0.00)     -387.10 (   +0.00)         91889 (       0)              
##>                                  END             2208845750 ( +0.00)     -387.10 (   +0.00)         91889 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             2208845750 ( +0.00)     -387.10 (   +0.00)         91889 (       0)              
##>                                  END             2208845750 ( +0.00)     -387.10 (   +0.00)         91889 (       0)           0  
##>create_score                    START             2208845750 ( +0.00)     -387.10 (   +0.00)         91889 (       0)              
##>                                  END             2208845750 ( +0.00)     -387.10 (   +0.00)         91889 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_2_c5
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_1_2'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_7'
CSAGen Prep Share:0 Re-Write:1 Speculation: 0
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
MAXCSA: Successfully built Maximal CSA Expression Expr22
MAXCSA: Successfully built Maximal CSA Expression Expr23
      Timing csa_tree...
      Timing add_signed_carry_11775...
      Timing csa_tree_11777...
      Timing add_signed_carry_11782...
      Timing csa_tree_11784...
      Timing addsub_signed_11895...
      Timing addsub_signed_carry_11922...
      Timing addsub_signed_12090...
      Timing gt_signed_6_rtlopto_model_12333...
      Timing gt_signed_6_rtlopto_model_12361...
      Timing gt_signed_6_rtlopto_model_12625...
      Timing gt_signed_6_rtlopto_model_12889...
      Timing gt_signed_6_rtlopto_model_13153...
      Timing gt_signed_6_rtlopto_model_13195...
CDN_DP_region_2_7 level = 0 loads = 0 drivers = 0
CDN_DP_region_2_7_c0 in mycordic: area: 2445078800 ,dp = 7 mux = 3 sg = slow         worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  159628  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_2_7_c1 in mycordic: area: 2402370000 ,dp = 7 mux = 3 sg = fast         worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  138216  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_7_c2 in mycordic: area: 1604249300 ,dp = 5 mux = 3 sg = very_slow    worst_clk_period: 0.0000 
    wns: 11278  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  345286  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

CDN_DP_region_2_7_c3 in mycordic: area: 2402370000 ,dp = 7 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  138216  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_7_c4 in mycordic: area: 2402370000 ,dp = 7 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  138216  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_7_c5 in mycordic: area: 2402370000 ,dp = 7 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  138216  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_7_c6 in mycordic: area: 1604249300 ,dp = 5 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 11278  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  345286  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

CDN_DP_region_2_7_c7 in mycordic: area: 6893467250 ,dp = 7 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 12860  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  617096  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

Best config: CDN_DP_region_2_7_c5 in mycordic: area: 2402370000 ,dp = 7 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  138216  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 1604249300.  Fastest config wns;  3871
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_7_c5)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       2445078800         2402370000         1604249300         2402370000         2402370000         2402370000         1604249300         6893467250  
##>            WNS          -387.10            -387.10           -1127.80            -387.10            -387.10            -387.10           -1127.80           -1286.00  
##>            TNS           159628             138216             345286             138216             138216             138216             345286             617096  
##>    Num Rewrite                0                  0                  2                  0                  0                  0                  2                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  1                  0                  1                  1                  1                  0                  3  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_7_c5
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             2445078800 (      )     -387.10 (        )        159628 (        )              
##> datapath_rewrite_one_def       START             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)              
##>  fast_cse_elim                 START             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)              
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)           0  
##>  fast_cse_elim                 START             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)              
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)           0  
##>  rewrite                       START             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)           0  
##>  rewrite                       START             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)              (na,csaa) uneven_signed_sub_add_with_select --> uneven_signed_sub_add_with_mux_v2
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)           0  
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)           0  
##> csa_opto                       START             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)              
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)           0  
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)           0  
##>canonicalize_by_names           START             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)              
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)              
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)           0  
##>datapath_csa_factoring_one_gde  START             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)              
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)           0  
##>dpopt_share_one_def             START             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)              
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)           1  
##>datapath_rewrite_post_share     START             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)              
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)           0  
##>dp_combine_const_mult_with_com  START             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)              
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)           0  
##>dp_operator_level_decompositio  START             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)              
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)           0  
##>selective_flatten_dp_config     START             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)              
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)           0  
##>createMaxCarrySave              START             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)              
##> datapath_rewrite_one_def       START             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)              
##>  fast_cse_elim                 START             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)              
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)           0  
##>  fast_cse_elim                 START             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)              
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)           0  
##>  rewrite                       START             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)           0  
##>  rewrite                       START             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)              (na,csaa) uneven_signed_sub_add_with_select --> uneven_signed_sub_add_with_mux_v2
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)           0  
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)           0  
##> csa_opto                       START             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)              
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)           0  
##>                                  END             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)           0  
##>context_based_simplify          START             2445078800 ( +0.00)     -387.10 (   +0.00)        159628 (       0)              
##>                                  END             2402370000 ( -1.75)     -387.10 (   +0.00)        138216 (  -21412)           0  
##>group_csa_final_adder_dp        START             2402370000 ( +0.00)     -387.10 (   +0.00)        138216 (       0)              
##>                                  END             2402370000 ( +0.00)     -387.10 (   +0.00)        138216 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             2402370000 ( +0.00)     -387.10 (   +0.00)        138216 (       0)              
##>                                  END             2402370000 ( +0.00)     -387.10 (   +0.00)        138216 (       0)           0  
##>create_score                    START             2402370000 ( +0.00)     -387.10 (   +0.00)        138216 (       0)              
##>                                  END             2402370000 ( +0.00)     -387.10 (   +0.00)        138216 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_7_c5
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_2_7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_7'
CSAGen Prep Share:0 Re-Write:2 Speculation: 0
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
MAXCSA: Successfully built Maximal CSA Expression Expr24
MAXCSA: Successfully built Maximal CSA Expression Expr25
      Timing csa_tree_13261...
      Timing csa_tree_13268...
      Timing addsub_signed_carry_13391...
      Timing addsub_unsigned_13556...
CDN_DP_region_1_7 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_7_c0 in cordic_vec: area: 2246215950 ,dp = 7 mux = 3 sg = slow         worst_clk_period: 0.0000 
    wns: 3929  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  97703  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_1_7_c1 in cordic_vec: area: 1446760600 ,dp = 4 mux = 3 sg = fast         worst_clk_period: 0.0000 
    wns: 5038  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  128775  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_7_c2 in cordic_vec: area: 1446760600 ,dp = 4 mux = 3 sg = very_slow    worst_clk_period: 0.0000 
    wns: 5038  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  128775  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_7_c3 in cordic_vec: area: 2246215950 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  96949  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_7_c4 in cordic_vec: area: 2246215950 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  96949  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_7_c5 in cordic_vec: area: 2246215950 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  96949  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_7_c6 in cordic_vec: area: 1446760600 ,dp = 4 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 5038  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  128775  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

CDN_DP_region_1_7_c7 in cordic_vec: area: 5051650250 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 12720  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  238776  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

Best config: CDN_DP_region_1_7_c5 in cordic_vec: area: 2246215950 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3871  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  96949  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 1446760600.  Fastest config wns;  3871
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_7_c5)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       2246215950         1446760600         1446760600         2246215950         2246215950         2246215950         1446760600         5051650250  
##>            WNS          -392.90            -503.80            -503.80            -387.10            -387.10            -387.10            -503.80           -1272.00  
##>            TNS            97703             128775             128775              96949              96949              96949             128775             238776  
##>    Num Rewrite                0                  2                  2                  0                  0                  0                  2                  2  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  2  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_7_c5
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             2246215950 (      )     -392.90 (        )         97703 (        )              
##> datapath_rewrite_one_def       START             2246215950 ( +0.00)     -392.90 (   +0.00)         97703 (       0)              
##>  fast_cse_elim                 START             2246215950 ( +0.00)     -392.90 (   +0.00)         97703 (       0)              
##>                                  END             2246215950 ( +0.00)     -392.90 (   +0.00)         97703 (       0)           0  
##>  fast_cse_elim                 START             2246215950 ( +0.00)     -392.90 (   +0.00)         97703 (       0)              
##>                                  END             2246215950 ( +0.00)     -392.90 (   +0.00)         97703 (       0)           0  
##>  rewrite                       START             2246215950 ( +0.00)     -392.90 (   +0.00)         97703 (       0)              (na,csaa) uneven_add_sub_with_select --> uneven_add_sub_with_mux_v2
##>                                  END             2246215950 ( +0.00)     -392.90 (   +0.00)         97703 (       0)           0  
##>  rewrite                       START             2246215950 ( +0.00)     -392.90 (   +0.00)         97703 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2246215950 ( +0.00)     -392.90 (   +0.00)         97703 (       0)           0  
##>  rewrite                       START             2246215950 ( +0.00)     -392.90 (   +0.00)         97703 (       0)              (na,csaa) uneven_signed_sub_add_with_select --> uneven_signed_sub_add_with_mux_v2
##>                                  END             2246215950 ( +0.00)     -392.90 (   +0.00)         97703 (       0)           0  
##>                                  END             2246215950 ( +0.00)     -392.90 (   +0.00)         97703 (       0)           0  
##> csa_opto                       START             2246215950 ( +0.00)     -392.90 (   +0.00)         97703 (       0)              
##>                                  END             2246215950 ( +0.00)     -392.90 (   +0.00)         97703 (       0)           0  
##>                                  END             2246215950 ( +0.00)     -392.90 (   +0.00)         97703 (       0)           0  
##>canonicalize_by_names           START             2246215950 ( +0.00)     -392.90 (   +0.00)         97703 (       0)              
##>                                  END             2246215950 ( +0.00)     -392.90 (   +0.00)         97703 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             2246215950 ( +0.00)     -392.90 (   +0.00)         97703 (       0)              
##>                                  END             2246215950 ( +0.00)     -392.90 (   +0.00)         97703 (       0)           0  
##>datapath_csa_factoring_one_gde  START             2246215950 ( +0.00)     -392.90 (   +0.00)         97703 (       0)              
##>                                  END             2246215950 ( +0.00)     -392.90 (   +0.00)         97703 (       0)           0  
##>dpopt_share_one_def             START             2246215950 ( +0.00)     -392.90 (   +0.00)         97703 (       0)              
##>                                  END             2246215950 ( +0.00)     -392.90 (   +0.00)         97703 (       0)           0  
##>datapath_rewrite_post_share     START             2246215950 ( +0.00)     -392.90 (   +0.00)         97703 (       0)              
##>                                  END             2246215950 ( +0.00)     -392.90 (   +0.00)         97703 (       0)           0  
##>dp_combine_const_mult_with_com  START             2246215950 ( +0.00)     -392.90 (   +0.00)         97703 (       0)              
##>                                  END             2246215950 ( +0.00)     -392.90 (   +0.00)         97703 (       0)           0  
##>dp_operator_level_decompositio  START             2246215950 ( +0.00)     -392.90 (   +0.00)         97703 (       0)              
##>                                  END             2246215950 ( +0.00)     -392.90 (   +0.00)         97703 (       0)           0  
##>selective_flatten_dp_config     START             2246215950 ( +0.00)     -392.90 (   +0.00)         97703 (       0)              
##>                                  END             2246215950 ( +0.00)     -387.10 (   +5.80)         96949 (    -754)           0  
##>createMaxCarrySave              START             2246215950 ( +0.00)     -387.10 (   +0.00)         96949 (       0)              
##> datapath_rewrite_one_def       START             2246215950 ( +0.00)     -387.10 (   +0.00)         96949 (       0)              
##>  fast_cse_elim                 START             2246215950 ( +0.00)     -387.10 (   +0.00)         96949 (       0)              
##>                                  END             2246215950 ( +0.00)     -387.10 (   +0.00)         96949 (       0)           0  
##>  fast_cse_elim                 START             2246215950 ( +0.00)     -387.10 (   +0.00)         96949 (       0)              
##>                                  END             2246215950 ( +0.00)     -387.10 (   +0.00)         96949 (       0)           0  
##>  rewrite                       START             2246215950 ( +0.00)     -387.10 (   +0.00)         96949 (       0)              (na,csaa) uneven_add_sub_with_select --> uneven_add_sub_with_mux_v2
##>                                  END             2246215950 ( +0.00)     -387.10 (   +0.00)         96949 (       0)           0  
##>  rewrite                       START             2246215950 ( +0.00)     -387.10 (   +0.00)         96949 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END             2246215950 ( +0.00)     -387.10 (   +0.00)         96949 (       0)           0  
##>  rewrite                       START             2246215950 ( +0.00)     -387.10 (   +0.00)         96949 (       0)              (na,csaa) uneven_signed_sub_add_with_select --> uneven_signed_sub_add_with_mux_v2
##>                                  END             2246215950 ( +0.00)     -387.10 (   +0.00)         96949 (       0)           0  
##>                                  END             2246215950 ( +0.00)     -387.10 (   +0.00)         96949 (       0)           0  
##> csa_opto                       START             2246215950 ( +0.00)     -387.10 (   +0.00)         96949 (       0)              
##>                                  END             2246215950 ( +0.00)     -387.10 (   +0.00)         96949 (       0)           0  
##>                                  END             2246215950 ( +0.00)     -387.10 (   +0.00)         96949 (       0)           0  
##>context_based_simplify          START             2246215950 ( +0.00)     -387.10 (   +0.00)         96949 (       0)              
##>                                  END             2246215950 ( +0.00)     -387.10 (   +0.00)         96949 (       0)           0  
##>group_csa_final_adder_dp        START             2246215950 ( +0.00)     -387.10 (   +0.00)         96949 (       0)              
##>                                  END             2246215950 ( +0.00)     -387.10 (   +0.00)         96949 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             2246215950 ( +0.00)     -387.10 (   +0.00)         96949 (       0)              
##>                                  END             2246215950 ( +0.00)     -387.10 (   +0.00)         96949 (       0)           0  
##>create_score                    START             2246215950 ( +0.00)     -387.10 (   +0.00)         96949 (       0)              
##>                                  END             2246215950 ( +0.00)     -387.10 (   +0.00)         96949 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_7_c5
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_1_7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_1'
CSAGen Prep Share:0 Re-Write:2 Speculation: 0
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
MAXCSA: Successfully built Maximal CSA Expression Expr26
CDN_DP_region_1_1 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_1_c0 in cordic_vec: area: 907562000 ,dp = 3 mux = 1 sg = slow         worst_clk_period: 0.0000 
    wns: 3810  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  37572  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_1_1_c1 in cordic_vec: area: 475135400 ,dp = 1 mux = 1 sg = fast         worst_clk_period: 0.0000 
    wns: 4707  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  49644  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_1_c2 in cordic_vec: area: 475135400 ,dp = 1 mux = 1 sg = very_slow    worst_clk_period: 0.0000 
    wns: 4707  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  49644  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_1_c3 in cordic_vec: area: 907562000 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3746  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  36740  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_1_c4 in cordic_vec: area: 907562000 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3746  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  36740  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_1_c5 in cordic_vec: area: 907562000 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3746  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  36740  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_1_c6 in cordic_vec: area: 475135400 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 4707  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  49644  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

CDN_DP_region_1_1_c7 in cordic_vec: area: 907562000 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3746  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  36740  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_1_1_c7 in cordic_vec: area: 907562000 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 3746  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  36740  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 475135400.  Fastest config wns;  3746
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_1_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        907562000          475135400          475135400          907562000          907562000          907562000          475135400          907562000  
##>            WNS          -381.00            -470.70            -470.70            -374.60            -374.60            -374.60            -470.70            -374.60  
##>            TNS            37572              49644              49644              36740              36740              36740              49644              36740  
##>    Num Rewrite                0                  1                  1                  0                  0                  0                  1                  2  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_1_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              907562000 (      )     -381.00 (        )         37572 (        )              
##> rewrite                        START              907562000 ( +0.00)     -381.00 (   +0.00)         37572 (       0)              (a,ar) less_than_from_tc --> less_than_to_tc
##>                                  END              907562000 ( +0.00)     -381.00 (   +0.00)         37572 (       0)           0  
##> rewrite                        START              907562000 ( +0.00)     -381.00 (   +0.00)         37572 (       0)              (a,ar) a_minus_zero_from_tc --> a_minus_zero_to_tc
##>                                  END              907562000 ( +0.00)     -374.60 (   +6.40)         36740 (    -832)           0  
##> rewrite                        START             1610922550 (+77.50)     -408.70 (  -34.10)         39253 (    2513)              (a,ar) Expr26_from --> Expr26_to
##>                                  END             1736379650 ( +7.79)     -399.40 (   +9.30)         39964 (     711)           0  
##>                                  END              915569900 ( +0.88)     -374.60 (   +6.40)         36740 (    -832)           0  
##>createMaxCarrySave              START              907562000 ( -0.87)     -374.60 (   +0.00)         36740 (       0)              
##> datapath_rewrite_one_def       START              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)              
##>  rewrite                       START              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)           0  
##>                                  END              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)           0  
##> csa_opto                       START              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)              
##>                                  END              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)           0  
##>                                  END              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)           0  
##>canonicalize_by_names           START              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)              
##>                                  END              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)              
##>                                  END              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)           0  
##>datapath_csa_factoring_one_gde  START              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)              
##>                                  END              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)           0  
##>dpopt_share_one_def             START              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)              
##>                                  END              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)           0  
##>datapath_rewrite_post_share     START              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)              
##>                                  END              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)           0  
##>dp_combine_const_mult_with_com  START              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)              
##>                                  END              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)           0  
##>dp_operator_level_decompositio  START              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)              
##>                                  END              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)           0  
##>selective_flatten_dp_config     START              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)              
##>                                  END              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)           0  
##>createMaxCarrySave              START              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)              
##> datapath_rewrite_one_def       START              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)              
##>  fast_cse_elim                 START              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)              
##>                                  END              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)           0  
##>  fast_cse_elim                 START              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)              
##>                                  END              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)           0  
##>  rewrite                       START              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)              (na,csaa) uneven_signed_add_sub_with_select --> uneven_signed_add_sub_with_mux_v2
##>                                  END              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)           0  
##>                                  END              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)           0  
##> csa_opto                       START              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)              
##>                                  END              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)           0  
##>                                  END              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)           0  
##>context_based_simplify          START              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)              
##>                                  END              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)           0  
##>group_csa_final_adder_dp        START              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)              
##>                                  END              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)              
##>                                  END              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)           0  
##>create_score                    START              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)              
##>                                  END              907562000 ( +0.00)     -374.60 (   +0.00)         36740 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_1_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_1_1'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(2), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_8'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
CDN_DP_region_2_8 level = 0 loads = 0 drivers = 0
CDN_DP_region_2_8_c0 in mycordic: area: 23820833200 ,dp = 4 mux = 0 sg = slow         worst_clk_period: 0.0000 
    wns: 149336  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  4727354  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_2_8_c1 in mycordic: area: 23820833200 ,dp = 4 mux = 0 sg = fast         worst_clk_period: 0.0000 
    wns: 149336  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  4727354  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_8_c2 in mycordic: area: 23820833200 ,dp = 4 mux = 0 sg = very_slow    worst_clk_period: 0.0000 
    wns: 149336  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  4727354  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_8_c3 in mycordic: area: 23820833200 ,dp = 4 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 149336  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  4727354  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_8_c4 in mycordic: area: 23820833200 ,dp = 4 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 149336  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  4727354  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_8_c5 in mycordic: area: 23820833200 ,dp = 4 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 149336  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  4727354  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_8_c6 in mycordic: area: 23820833200 ,dp = 4 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 149336  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  4727354  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_8_c7 in mycordic: area: 23820833200 ,dp = 4 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 149336  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  4727354  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_2_8_c7 in mycordic: area: 23820833200 ,dp = 4 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 149336  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  4727354  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 23820833200.  Fastest config wns;  149336
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_8_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      23820833200        23820833200        23820833200        23820833200        23820833200        23820833200        23820833200        23820833200  
##>            WNS        -14933.60          -14933.60          -14933.60          -14933.60          -14933.60          -14933.60          -14933.60          -14933.60  
##>            TNS          4727354            4727354            4727354            4727354            4727354            4727354            4727354            4727354  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_8_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START            23820833200 (      )    -14933.60 (        )       4727354 (        )              
##>                                  END            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)           0  
##>createMaxCarrySave              START            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)              
##> datapath_rewrite_one_def       START            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)              
##>                                  END            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)           0  
##> csa_opto                       START            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)              
##>                                  END            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)           0  
##>                                  END            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)           0  
##>canonicalize_by_names           START            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)              
##>                                  END            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)              
##>                                  END            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)           0  
##>datapath_csa_factoring_one_gde  START            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)              
##>                                  END            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)           0  
##>dpopt_share_one_def             START            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)              
##>                                  END            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)           0  
##>datapath_rewrite_post_share     START            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)              
##>                                  END            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)           0  
##>dp_combine_const_mult_with_com  START            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)              
##>                                  END            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)           0  
##>dp_operator_level_decompositio  START            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)              
##>                                  END            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)           0  
##>selective_flatten_dp_config     START            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)              
##>                                  END            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)           0  
##>createMaxCarrySave              START            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)              
##> datapath_rewrite_one_def       START            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)              
##>  fast_cse_elim                 START            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)              
##>                                  END            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)           0  
##>  fast_cse_elim                 START            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)              
##>                                  END            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)           0  
##>                                  END            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)           0  
##> csa_opto                       START            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)              
##>                                  END            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)           0  
##>                                  END            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)           0  
##>context_based_simplify          START            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)              
##>                                  END            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)           0  
##>group_csa_final_adder_dp        START            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)              
##>                                  END            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)              
##>                                  END            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)           0  
##>create_score                    START            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)              
##>                                  END            23820833200 ( +0.00)    -14933.60 (   +0.00)       4727354 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_8_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_2_8'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_9'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
MAXCSA: Successfully built Maximal CSA Expression Expr27
      Timing mult_signed_const_14204...
CDN_DP_region_1_9 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_9_c0 in cordic_vec: area: 8900780850 ,dp = 2 mux = 0 sg = slow         worst_clk_period: 0.0000 
    wns: 140873  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  2228269  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_1_9_c1 in cordic_vec: area: 8915462000 ,dp = 2 mux = 0 sg = fast         worst_clk_period: 0.0000 
    wns: 141023  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  2230669  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_9_c2 in cordic_vec: area: 8915462000 ,dp = 2 mux = 0 sg = very_slow    worst_clk_period: 0.0000 
    wns: 141023  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  2230669  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_9_c3 in cordic_vec: area: 8915462000 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 141023  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  2230669  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_9_c4 in cordic_vec: area: 8915462000 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 141023  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  2230669  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_9_c5 in cordic_vec: area: 8915462000 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 141023  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  2230669  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_9_c6 in cordic_vec: area: 8915462000 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 141023  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  2230669  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_9_c7 in cordic_vec: area: 8915462000 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 141023  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  2230669  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_1_9_c7 in cordic_vec: area: 8915462000 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 141023  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  2230669  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 8915462000.  Fastest config wns;  141023
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_9_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       8900780850         8915462000         8915462000         8915462000         8915462000         8915462000         8915462000         8915462000  
##>            WNS        -14087.30          -14102.30          -14102.30          -14102.30          -14102.30          -14102.30          -14102.30          -14102.30  
##>            TNS          2228269            2230669            2230669            2230669            2230669            2230669            2230669            2230669  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_9_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             8900780850 (      )    -14087.30 (        )       2228269 (        )              
##> rewrite                        START            10412939300 (+16.99)    -14178.20 (  -90.90)       2242700 (   14431)              (a,ar) Expr27_from --> Expr27_to
##>                                  END            14440913000 (+38.68)    -14201.20 (  -23.00)       2246380 (    3680)           0  
##>                                  END             8900780850 ( +0.00)    -14087.30 (   +0.00)       2228269 (       0)           0  
##>createMaxCarrySave              START             8900780850 ( +0.00)    -14087.30 (   +0.00)       2228269 (       0)              
##> datapath_rewrite_one_def       START             8900780850 ( +0.00)    -14087.30 (   +0.00)       2228269 (       0)              
##>                                  END             8900780850 ( +0.00)    -14087.30 (   +0.00)       2228269 (       0)           0  
##> csa_opto                       START             8900780850 ( +0.00)    -14087.30 (   +0.00)       2228269 (       0)              
##>                                  END             8915462000 ( +0.16)    -14102.30 (  -15.00)       2230669 (    2400)           0  
##>                                  END             8915462000 ( +0.16)    -14102.30 (  -15.00)       2230669 (    2400)           0  
##>canonicalize_by_names           START             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)              
##>                                  END             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)              
##>                                  END             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)           0  
##>datapath_csa_factoring_one_gde  START             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)              
##>                                  END             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)           0  
##>dpopt_share_one_def             START             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)              
##>                                  END             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)           0  
##>datapath_rewrite_post_share     START             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)              
##>                                  END             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)           0  
##>dp_combine_const_mult_with_com  START             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)              
##>                                  END             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)           0  
##>dp_operator_level_decompositio  START             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)              
##>                                  END             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)           0  
##>selective_flatten_dp_config     START             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)              
##>                                  END             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)           0  
##>createMaxCarrySave              START             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)              
##> datapath_rewrite_one_def       START             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)              
##>  fast_cse_elim                 START             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)              
##>                                  END             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)           0  
##>  fast_cse_elim                 START             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)              
##>                                  END             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)           0  
##>                                  END             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)           0  
##> csa_opto                       START             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)              
##>                                  END             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)           0  
##>                                  END             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)           0  
##>context_based_simplify          START             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)              
##>                                  END             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)           0  
##>group_csa_final_adder_dp        START             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)              
##>                                  END             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)              
##>                                  END             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)           0  
##>create_score                    START             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)              
##>                                  END             8915462000 ( +0.00)    -14102.30 (   +0.00)       2230669 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_9_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_1_9'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
MAXCSA: Successfully built Maximal CSA Expression Expr28
CDN_DP_region_1_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_0_c0 in cordic_vec: area: 122787800 ,dp = 1 mux = 0 sg = slow         worst_clk_period: -4592024818112686007544091371623043813004152832110781083474987530434548819765321140516579626654680392906110065126800729164270879694187219469955113378228855615075034128434092163310164542077600748578610244716643515416258676369934689095608681774610783372403276652660868448931282944.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_1_0_c1 in cordic_vec: area: 122787800 ,dp = 1 mux = 0 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c2 in cordic_vec: area: 122787800 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c3 in cordic_vec: area: 122787800 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c4 in cordic_vec: area: 122787800 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c5 in cordic_vec: area: 122787800 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c6 in cordic_vec: area: 122787800 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c7 in cordic_vec: area: 122787800 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_1_0_c7 in cordic_vec: area: 122787800 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 122787800.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        122787800          122787800          122787800          122787800          122787800          122787800          122787800          122787800  
##>            WNS           +50.30             +50.30             +50.30             +50.30             +50.30             +50.30             +50.30             +50.30  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              122787800 (      )       50.30 (        )             0 (        )              
##> rewrite                        START              256252800 (+108.70)       22.00 (  -28.30)             0 (       0)              (a,ar) Expr28_from --> Expr28_to
##>                                  END              547206500 (+113.54)       31.00 (   +9.00)             0 (       0)           0  
##>                                  END              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)              
##>                                  END              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)              
##>                                  END              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)           0  
##>                                  END              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)              
##>                                  END              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)              
##>                                  END              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)              
##>                                  END              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)              
##>                                  END              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)              
##>                                  END              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)              
##>                                  END              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)              
##>                                  END              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)              
##>                                  END              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)              
##>                                  END              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)              
##>                                  END              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)           0  
##>                                  END              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)              
##>                                  END              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)           0  
##>                                  END              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)              
##>                                  END              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)              
##>                                  END              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)              
##>                                  END              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)           0  
##>create_score                    START              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)              
##>                                  END              122787800 ( +0.00)       50.30 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_1_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_8'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
MAXCSA: Successfully built Maximal CSA Expression Expr29
CDN_DP_region_1_8 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_8_c0 in cordic_vec: area: 828817650 ,dp = 2 mux = 0 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_1_8_c1 in cordic_vec: area: 828817650 ,dp = 2 mux = 0 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_8_c2 in cordic_vec: area: 828817650 ,dp = 2 mux = 0 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_8_c3 in cordic_vec: area: 828817650 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_8_c4 in cordic_vec: area: 828817650 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_8_c5 in cordic_vec: area: 828817650 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_8_c6 in cordic_vec: area: 828817650 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_8_c7 in cordic_vec: area: 828817650 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_1_8_c7 in cordic_vec: area: 828817650 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 828817650.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_8_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        828817650          828817650          828817650          828817650          828817650          828817650          828817650          828817650  
##>            WNS           +51.60             +51.60             +51.60             +51.60             +51.60             +51.60             +51.60             +51.60  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_8_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              828817650 (      )       51.60 (        )             0 (        )              
##> rewrite                        START             1602914650 (+93.40)       50.60 (   -1.00)             0 (       0)              (a,ar) Expr29_from --> Expr29_to
##>                                  END             1657635300 ( +3.41)       50.60 (   +0.00)             0 (       0)           0  
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>create_score                    START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_8_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_1_8'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_1'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
MAXCSA: Successfully built Maximal CSA Expression Expr30
CDN_DP_region_2_1 level = 0 loads = 0 drivers = 0
CDN_DP_region_2_1_c0 in mycordic: area: 828817650 ,dp = 2 mux = 0 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_2_1_c1 in mycordic: area: 828817650 ,dp = 2 mux = 0 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_1_c2 in mycordic: area: 828817650 ,dp = 2 mux = 0 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_1_c3 in mycordic: area: 828817650 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_1_c4 in mycordic: area: 828817650 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_1_c5 in mycordic: area: 828817650 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_1_c6 in mycordic: area: 828817650 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_1_c7 in mycordic: area: 828817650 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_2_1_c7 in mycordic: area: 828817650 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 828817650.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_1_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        828817650          828817650          828817650          828817650          828817650          828817650          828817650          828817650  
##>            WNS           +51.60             +51.60             +51.60             +51.60             +51.60             +51.60             +51.60             +51.60  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_1_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              828817650 (      )       51.60 (        )             0 (        )              
##> rewrite                        START             1602914650 (+93.40)       50.60 (   -1.00)             0 (       0)              (a,ar) Expr30_from --> Expr30_to
##>                                  END             1657635300 ( +3.41)       50.60 (   +0.00)             0 (       0)           0  
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>create_score                    START              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)              
##>                                  END              828817650 ( +0.00)       51.60 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_1_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_2_1'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 7 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'x2/b7_reg[0]', 'x2/b7_reg[1]', 'x2/b7_reg[2]', 'x2/b7_reg[3]', 
'x2/b7_reg[4]', 'x2/b7_reg[5]', 'x2/b7_reg[6]'.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'DOUBLY_PIPELINE'.
      Removing temporary intermediate hierarchies under DOUBLY_PIPELINE
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: DOUBLY_PIPELINE, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: DOUBLY_PIPELINE, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
              Optimizing muxes in design 'cordic_vec'.
              Post blast muxes in design 'cordic_vec'.
              Optimizing muxes in design 'mycordic'.
              Post blast muxes in design 'mycordic'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: DOUBLY_PIPELINE, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.889s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                        Message Text                                                          |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-210    |Error   |    2 |Could not find an HDL design.                                                                                                 |
|             |        |      |This error may happen if you read a set of files, and you try to elaborate a design which description is not part of the      |
|             |        |      | files read. To fix this, check the name of the design you want to elaborate, or check if you have read all the expected RTL  |
|             |        |      | files.                                                                                                                       |
| CDFG-250    |Info    |    2 |Processing multi-dimensional arrays.                                                                                          |
| CDFG-372    |Info    |    3 |Bitwidth mismatch in assignment.                                                                                              |
|             |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit           |
|             |        |      | assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum            |
|             |        |      | declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any   |
|             |        |      | bitwidth mismatch that appears in this implicit assignment.                                                                  |
| CDFG-500    |Info    |    1 |Unused module input port.                                                                                                     |
|             |        |      |(In port definition within the module, the input port is not used in any assignment statements or conditional expressions for |
|             |        |      | decision statements.                                                                                                         |
| CDFG-508    |Warning |    3 |Removing unused register.                                                                                                     |
|             |        |      |Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the   |
|             |        |      | hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.                                                  |
| CDFG-738    |Info    |   82 |Common subexpression eliminated.                                                                                              |
| CDFG-739    |Info    |   82 |Common subexpression kept.                                                                                                    |
| CWD-19      |Info    | 3670 |An implementation was inferred.                                                                                               |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                                    |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                               |
| DPOPT-3     |Info    |   19 |Implementing datapath configurations.                                                                                         |
| DPOPT-4     |Info    |   19 |Done implementing datapath configurations.                                                                                    |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                 |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                           |
| ELAB-2      |Info    |    2 |Elaborating Subdesign.                                                                                                        |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                                      |
| ELABUTL-125 |Warning |    2 |Undriven signal detected.                                                                                                     |
|             |        |      |The undriven signal handling can be controlled by setting the attribute 'hdl_unconnected_value' before syn_generic command.   |
| GB-6        |Info    |    7 |A datapath component has been ungrouped.                                                                                      |
| GLO-32      |Info    |    2 |Deleting sequential instances not driving any primary outputs.                                                                |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive   |
|             |        |      | any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If  |
|             |        |      | the message is truncated set the message attribute 'truncate' to false to see the complete list.                             |
| GLO-42      |Info    |   44 |Equivalent sequential instances have been merged.                                                                             |
|             |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to    |
|             |        |      | 'false' or the 'optimize_merge_seq' instance attribute to 'false'.                                                           |
| HPT-76      |Warning |    9 |Replacing previously read Verilog module or VHDL entity.                                                                      |
|             |        |      |A newly read VHDL entity replaces any previously read Verilog module or VHDL entity in the same library if its name matches   |
|             |        |      | (case-insensitively)                                                                                                         |
|             |        |      | the existing module or entity.
    For instance:
        VHDL 'foo'                  replaces  VHDL                          |
|             |        |      | {'FOO' or 'foo' or 'Foo' or ...} in the same library
        VHDL 'foo' (in any library)                                     |
|             |        |      | replaces  Verilog {'FOO' or 'foo' or 'Foo' or ...}                                                                           |
|             |        |      | in the same library
 
A newly read Verilog module replaces any previously read Verilog module if its name matches            |
|             |        |      | (case-sensitively)                                                                                                           |
|             |        |      | that module.  Further, it replaces any previously read VHDL entity in the same library if its name matches                   |
|             |        |      | (case -insensitively) that entity.
    For instance:
        Verilog 'foo' replaces    VHDL {'FOO' or 'foo' or 'Foo' or ...} |
|             |        |      | in the same library
        Verilog 'foo' replaces    Verilog 'foo' only
    In addition:
        Verilog 'foo' does not     |
|             |        |      | replace Verilog 'FOO' and the two remain as distinct modules.                                                                |
| HPT-78      |Info    |    2 |Freeing module.                                                                                                               |
| LBR-9       |Warning |   10 |Library cell has no output pins defined.                                                                                      |
|             |        |      |Add the missing output pin(s)                                                                                                 |
|             |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the   |
|             |        |      | cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the        |
|             |        |      | attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be  |
|             |        |      | picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be:       |
|             |        |      | 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins.    |
|             |        |      | Genus will depend upon the output function defined in the pin group (output pin)                                             |
|             |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                           |
| LBR-41      |Info    |    5 |An output library pin lacks a function attribute.                                                                             |
|             |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model               |
|             |        |      | (because one of its outputs does not have a valid function.                                                                  |
| LBR-155     |Info    |  792 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                      |
|             |        |      |The 'timing_sense' attribute will be respected.                                                                               |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                    |
| LBR-162     |Info    |  372 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                       |
|             |        |      |Setting the 'timing_sense' to non_unate.                                                                                      |
| LBR-412     |Info    |    5 |Created nominal operating condition.                                                                                          |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source              |
|             |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                  |
| LBR-518     |Info    |    1 |Missing a function attribute in the output pin definition.                                                                    |
| RTLOPT-40   |Info    |   35 |Transformed datapath macro.                                                                                                   |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                                 |
| TIM-1000    |Info    |    1 |Multimode clock gating check is disabled.                                                                                     |
| TUI-32      |Warning |    1 |This attribute will be obsolete in a next major release.                                                                      |
| TUI-37      |Warning |    1 |This command will be obsolete in a next major release.                                                                        |
|             |        |      |The synthesize command is obsolete. Use the syn_gen, syn_map or syn_opt commands instead.                                     |
| VLOGPT-1    |Error   |   40 |Parsing error.                                                                                                                |
|             |        |      |Invalid Verilog syntax is parsed, or unsupported Verilog syntax is encountered.                                               |
| VLOGPT-6    |Warning |   11 |Replacing previously read Verilog description.                                                                                |
|             |        |      |A Verilog description is replaced when a new description of the same name and same library is read again.
    Verilog         |
|             |        |      | descriptions are:
       module
       macromodule
       configuration
    SystemVerilog adds the following descriptions:
  |
|             |        |      | interface
       program
       package.                                                                                     |
| VLOGPT-37   |Warning |    3 |Ignoring unsynthesizable construct.                                                                                           |
|             |        |      |For example, the following constructs will be ignored:
    - initial block
    - final block
    - program block
    -        |
|             |        |      | property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task enable
 |
|             |        |      | - reg declaration with initial value
    - specify block.                                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'DOUBLY_PIPELINE' to generic gates.
Info    : Mapping. [SYNTH-4]
        : Mapping 'DOUBLY_PIPELINE' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'DOUBLY_PIPELINE'...
        Preparing the circuit
          Pruning unused logic
Info    : Attempting to launch a super-threading server. [ST-120]
        : Attempting to Launch server 1 of 8.
        : The tool is entering super-threading mode and is launching a CPU server process.  This is enabled by the root attribute 'super_thread_servers' or 'auto_super_thread'.
            : The server is process '50758' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_0' is process '50758' on this host.
        : The tool is entering super-threading mode and has established a connection with a CPU server process.  This is enabled by the root attributes 'super_thread_servers' or 'auto_super_thread'.
Info    : Super thread servers are launched successfully. [ST-128]
        : 8 out of 8 super thread servers are launched. Minimum 1 active super thread server is required.
                  Library loading done successfully on server 'localhost_1_0'.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_1' is forked process '51220' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_2' is forked process '51222' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_3' is forked process '51224' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_4' is forked process '51234' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_5' is forked process '51236' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_6' is forked process '51240' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_7' is forked process '51242' on this host.
Info    : Super thread servers are launched successfully. [ST-128]
        : 8 out of 8 super thread servers are launched. Minimum 1 active super thread server is required.
Multi-threaded constant propagation [1|0] ...
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'x1/angle_i_reg[0][0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'x1/angle_i_reg[0][2]'.
        : To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or 'optimize_constant_1_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'x2/angle_x1_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'x2/angle_x1_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'x1/angle_i_reg[1][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'x1/angle_i_reg[1][3]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'x1/angle_i_reg[1][4]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'x1/angle_i_reg[1][5]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'x1/angle_i_reg[1][8]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'x1/angle_i_reg[1][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'x1/angle_i_reg[1][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'x1/angle_i_reg[1][14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'x1/angle_i_reg[1][15]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'x1/angle_i_reg[2][0]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'x2/angle_x2_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'x2/angle_x2_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'x2/angle_x2_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'x2/angle_x2_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'x2/angle_x2_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'x2/angle_x2_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'x2/angle_x2_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'x2/angle_x2_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'x2/angle_x2_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'x2/angle_x3_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'x1/angle_i_reg[2][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'x1/angle_i_reg[3][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'x1/angle_i_reg[4][0]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'x2/ang2_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'x2/ang2_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'x2/ang2_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'x2/ang2_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'x2/ang2_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'x2/ang2_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'x2/ang2_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'x2/ang2_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'x2/ang2_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'x2/angle_x4_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'x2/angle_x5_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'x2/ang4_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'x2/ang5_reg[0]'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 57 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'x1/angle_i_reg[0][0]', 'x1/angle_i_reg[0][2]', 'x1/angle_i_reg[1][0]', 
'x1/angle_i_reg[1][3]', 'x1/angle_i_reg[1][4]', 'x1/angle_i_reg[1][5]', 
'x1/angle_i_reg[1][8]', 'x1/angle_i_reg[1][9]', 'x1/angle_i_reg[1][13]', 
'x1/angle_i_reg[1][14]', 'x1/angle_i_reg[1][15]', 'x1/angle_i_reg[2][0]', 
'x1/angle_i_reg[2][5]', 'x1/angle_i_reg[3][0]', 'x1/angle_i_reg[4][0]', 
'x1/angle_i_reg[5][0]', 'x1/angle_i_reg[6][0]', 'x2/ang2_reg[0]', 
'x2/ang2_reg[1]', 'x2/ang2_reg[2]', 'x2/ang2_reg[3]', 'x2/ang2_reg[4]', 
'x2/ang2_reg[5]', 'x2/ang2_reg[6]', 'x2/ang2_reg[7]', 'x2/ang2_reg[8]', 
'x2/ang2_reg[9]', 'x2/ang2_reg[10]', 'x2/ang2_reg[11]', 'x2/ang2_reg[13]', 
'x2/ang2_reg[14]', 'x2/ang2_reg[15]', 'x2/ang3_reg[0]', 'x2/ang3_reg[5]', 
'x2/ang4_reg[0]', 'x2/ang5_reg[0]', 'x2/ang6_reg[0]', 'x2/ang7_reg[0]', 
'x2/ang_reg[0]', 'x2/angle_x1_reg[0]', 'x2/angle_x1_reg[2]', 
'x2/angle_x2_reg[0]', 'x2/angle_x2_reg[3]', 'x2/angle_x2_reg[4]', 
'x2/angle_x2_reg[5]', 'x2/angle_x2_reg[8]', 'x2/angle_x2_reg[9]', 
'x2/angle_x2_reg[13]', 'x2/angle_x2_reg[14]', 'x2/angle_x2_reg[15]', 
'x2/angle_x3_reg[0]', 'x2/angle_x3_reg[5]', 'x2/angle_x4_reg[0]', 
'x2/angle_x5_reg[0]', 'x2/angle_x6_reg[0]', 'x2/angle_x7_reg[0]', 
'x2/angle_x8_reg[0]'.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'angle_i_reg[1][1]' and 'angle_i_reg[1][10]' in 'mycordic' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'angle_i_reg[1][2]' and 'angle_i_reg[1][6]' in 'mycordic' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'angle_i_reg[1][2]' and 'angle_i_reg[1][7]' in 'mycordic' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'angle_i_reg[1][2]' and 'angle_i_reg[1][11]' in 'mycordic' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'angle_i_reg[1][2]' and 'angle_i_reg[1][12]' in 'mycordic' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'angle_i_reg[2][14]' and 'angle_i_reg[2][15]' in 'mycordic' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'angle_i_reg[2][2]' and 'angle_i_reg[2][7]' in 'mycordic' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'ang7_reg[1]' and 'angle_x8_reg[1]' in 'cordic_vec' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'angle_x2_reg[1]' and 'angle_x2_reg[10]' in 'cordic_vec' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'angle_x2_reg[2]' and 'angle_x2_reg[6]' in 'cordic_vec' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'angle_x2_reg[2]' and 'angle_x2_reg[7]' in 'cordic_vec' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'angle_x2_reg[2]' and 'angle_x2_reg[11]' in 'cordic_vec' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'angle_x2_reg[2]' and 'angle_x2_reg[12]' in 'cordic_vec' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'angle_x3_reg[14]' and 'angle_x3_reg[15]' in 'cordic_vec' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'ang2_reg[12]' and 'angle_x3_reg[6]' in 'cordic_vec' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'ang3_reg[14]' and 'ang3_reg[15]' in 'cordic_vec' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'angle_x3_reg[2]' and 'angle_x3_reg[7]' in 'cordic_vec' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'ang3_reg[2]' and 'ang3_reg[7]' in 'cordic_vec' have been merged.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 18 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'x1/angle_i_reg[1][6]', 'x1/angle_i_reg[1][7]', 'x1/angle_i_reg[1][10]', 
'x1/angle_i_reg[1][11]', 'x1/angle_i_reg[1][12]', 'x1/angle_i_reg[2][7]', 
'x1/angle_i_reg[2][15]', 'x2/ang3_reg[7]', 'x2/ang3_reg[15]', 
'x2/angle_x2_reg[6]', 'x2/angle_x2_reg[7]', 'x2/angle_x2_reg[10]', 
'x2/angle_x2_reg[11]', 'x2/angle_x2_reg[12]', 'x2/angle_x3_reg[6]', 
'x2/angle_x3_reg[7]', 'x2/angle_x3_reg[15]', 'x2/angle_x8_reg[1]'.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
new_area=87717201950  new_slack=-4190.10  new_is_better=0
new_area=3570188750  new_slack=-616.60  new_is_better=0
        Done preparing the circuit
          Structuring (delay-based) DOUBLY_PIPELINE...
          Done structuring (delay-based) DOUBLY_PIPELINE
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 64 CPUs usable)
        Distributing super-thread jobs: mult_signed_1 mult_signed_const_14204 sub_signed_2 sub_signed_34 sub_signed_201_2 sub_signed_203_2 sub_signed_205_3 sub_signed_207_3 sub_signed_209_3 add_signed_34 add_signed_189_2 add_signed_2 add_signed_191_2 add_signed_193_3 add_signed_195_3 add_signed_197_3 sub_signed_4449 sub_signed_211_2 add_signed_4443 add_signed_199_2 sub_signed_209_3_651 add_signed_197_3_648
          Sending 'mult_signed_1' to server 'localhost_1_4'...
            Sent 'mult_signed_1' to server 'localhost_1_4'.
          Sending 'mult_signed_const_14204' to server 'localhost_1_7'...
            Sent 'mult_signed_const_14204' to server 'localhost_1_7'.
          Sending 'sub_signed_2' to server 'localhost_1_1'...
            Sent 'sub_signed_2' to server 'localhost_1_1'.
          Sending 'sub_signed_34' to server 'localhost_1_0'...
            Sent 'sub_signed_34' to server 'localhost_1_0'.
          Sending 'sub_signed_201_2' to server 'localhost_1_6'...
            Sent 'sub_signed_201_2' to server 'localhost_1_6'.
          Sending 'sub_signed_203_2' to server 'localhost_1_3'...
            Sent 'sub_signed_203_2' to server 'localhost_1_3'.
          Sending 'sub_signed_205_3' to server 'localhost_1_2'...
            Sent 'sub_signed_205_3' to server 'localhost_1_2'.
          Sending 'sub_signed_207_3' to server 'localhost_1_5'...
            Sent 'sub_signed_207_3' to server 'localhost_1_5'.
          Received 'sub_signed_34' from server 'localhost_1_0'. (629 ms elapsed)
          Sending 'sub_signed_209_3' to server 'localhost_1_0'...
            Sent 'sub_signed_209_3' to server 'localhost_1_0'.
          Received 'mult_signed_const_14204' from server 'localhost_1_7'. (1486 ms elapsed)
          Sending 'add_signed_34' to server 'localhost_1_7'...
            Sent 'add_signed_34' to server 'localhost_1_7'.
          Received 'add_signed_34' from server 'localhost_1_7'. (243 ms elapsed)
          Sending 'add_signed_189_2' to server 'localhost_1_7'...
            Sent 'add_signed_189_2' to server 'localhost_1_7'.
          Received 'mult_signed_1' from server 'localhost_1_4'. (4396 ms elapsed)
          Structuring (delay-based) mult_signed_1...
            Starting partial collapsing (xors only) mult_signed_1
            Finished partial collapsing.
            Starting xor partial collapsing mult_signed_1
            Finished xor partial collapsing.
          Done structuring (delay-based) mult_signed_1
        Mapping component mult_signed_1...
          Structuring (delay-based) mult_signed_const_14204...
            Starting partial collapsing (xors only) mult_signed_const_14204
            Finished partial collapsing.
          Done structuring (delay-based) mult_signed_const_14204
        Mapping component mult_signed_const_14204...
          Sending 'add_signed_2' to server 'localhost_1_4'...
            Sent 'add_signed_2' to server 'localhost_1_4'.
          Received 'sub_signed_203_2' from server 'localhost_1_3'. (4410 ms elapsed)
          Sending 'add_signed_191_2' to server 'localhost_1_3'...
            Sent 'add_signed_191_2' to server 'localhost_1_3'.
          Received 'sub_signed_2' from server 'localhost_1_1'. (4479 ms elapsed)
          Structuring (delay-based) sub_signed_2...
          Done structuring (delay-based) sub_signed_2
        Mapping component sub_signed_2...
          Structuring (delay-based) sub_signed_34...
          Done structuring (delay-based) sub_signed_34
        Mapping component sub_signed_34...
          Sending 'add_signed_193_3' to server 'localhost_1_1'...
            Sent 'add_signed_193_3' to server 'localhost_1_1'.
          Received 'sub_signed_207_3' from server 'localhost_1_5'. (4467 ms elapsed)
          Sending 'add_signed_195_3' to server 'localhost_1_5'...
            Sent 'add_signed_195_3' to server 'localhost_1_5'.
          Received 'sub_signed_205_3' from server 'localhost_1_2'. (4540 ms elapsed)
          Sending 'add_signed_197_3' to server 'localhost_1_2'...
            Sent 'add_signed_197_3' to server 'localhost_1_2'.
          Received 'sub_signed_201_2' from server 'localhost_1_6'. (4782 ms elapsed)
          Structuring (delay-based) sub_signed_201_2...
          Done structuring (delay-based) sub_signed_201_2
        Mapping component sub_signed_201_2...
          Structuring (delay-based) sub_signed_203_2...
          Done structuring (delay-based) sub_signed_203_2
        Mapping component sub_signed_203_2...
          Structuring (delay-based) sub_signed_205_3...
          Done structuring (delay-based) sub_signed_205_3
        Mapping component sub_signed_205_3...
          Structuring (delay-based) sub_signed_207_3...
          Done structuring (delay-based) sub_signed_207_3
        Mapping component sub_signed_207_3...
          Sending 'sub_signed_4449' to server 'localhost_1_6'...
            Sent 'sub_signed_4449' to server 'localhost_1_6'.
          Received 'add_signed_189_2' from server 'localhost_1_7'. (4251 ms elapsed)
          Sending 'sub_signed_211_2' to server 'localhost_1_7'...
            Sent 'sub_signed_211_2' to server 'localhost_1_7'.
          Received 'sub_signed_209_3' from server 'localhost_1_0'. (4986 ms elapsed)
          Structuring (delay-based) sub_signed_209_3...
          Done structuring (delay-based) sub_signed_209_3
        Mapping component sub_signed_209_3...
          Structuring (delay-based) add_signed_34...
          Done structuring (delay-based) add_signed_34
        Mapping component add_signed_34...
          Structuring (delay-based) add_signed_189_2...
          Done structuring (delay-based) add_signed_189_2
        Mapping component add_signed_189_2...
          Sending 'add_signed_4443' to server 'localhost_1_0'...
            Sent 'add_signed_4443' to server 'localhost_1_0'.
          Received 'add_signed_2' from server 'localhost_1_4'. (4351 ms elapsed)
          Structuring (delay-based) add_signed_2...
          Done structuring (delay-based) add_signed_2
        Mapping component add_signed_2...
          Sending 'add_signed_199_2' to server 'localhost_1_4'...
            Sent 'add_signed_199_2' to server 'localhost_1_4'.
          Received 'add_signed_195_3' from server 'localhost_1_5'. (4298 ms elapsed)
          Sending 'sub_signed_209_3_651' to server 'localhost_1_5'...
            Sent 'sub_signed_209_3_651' to server 'localhost_1_5'.
          Received 'sub_signed_4449' from server 'localhost_1_6'. (3976 ms elapsed)
          Sending 'add_signed_197_3_648' to server 'localhost_1_6'...
            Sent 'add_signed_197_3_648' to server 'localhost_1_6'.
          Received 'add_signed_197_3' from server 'localhost_1_2'. (4412 ms elapsed)
          Received 'add_signed_191_2' from server 'localhost_1_3'. (4601 ms elapsed)
          Structuring (delay-based) add_signed_191_2...
          Done structuring (delay-based) add_signed_191_2
        Mapping component add_signed_191_2...
          Received 'add_signed_193_3' from server 'localhost_1_1'. (4585 ms elapsed)
          Structuring (delay-based) add_signed_193_3...
          Done structuring (delay-based) add_signed_193_3
        Mapping component add_signed_193_3...
          Structuring (delay-based) add_signed_195_3...
          Done structuring (delay-based) add_signed_195_3
        Mapping component add_signed_195_3...
          Structuring (delay-based) add_signed_197_3...
          Done structuring (delay-based) add_signed_197_3
        Mapping component add_signed_197_3...
          Structuring (delay-based) sub_signed_4449...
          Done structuring (delay-based) sub_signed_4449
        Mapping component sub_signed_4449...
          Received 'sub_signed_211_2' from server 'localhost_1_7'. (4077 ms elapsed)
          Structuring (delay-based) sub_signed_211_2...
          Done structuring (delay-based) sub_signed_211_2
        Mapping component sub_signed_211_2...
          Received 'add_signed_197_3_648' from server 'localhost_1_6'. (1328 ms elapsed)
          Received 'sub_signed_209_3_651' from server 'localhost_1_5'. (1728 ms elapsed)
          Received 'add_signed_4443' from server 'localhost_1_0'. (4544 ms elapsed)
          Structuring (delay-based) add_signed_4443...
          Done structuring (delay-based) add_signed_4443
        Mapping component add_signed_4443...
          Received 'add_signed_199_2' from server 'localhost_1_4'. (4301 ms elapsed)
          Structuring (delay-based) add_signed_199_2...
          Done structuring (delay-based) add_signed_199_2
        Mapping component add_signed_199_2...
          Structuring (delay-based) sub_signed_209_3_651...
          Done structuring (delay-based) sub_signed_209_3_651
        Mapping component sub_signed_209_3_651...
          Structuring (delay-based) add_signed_197_3_648...
          Done structuring (delay-based) add_signed_197_3_648
        Mapping component add_signed_197_3_648...
        Distributing super-thread jobs: divide_signed_601_684 divide_signed_601
          Sending 'divide_signed_601_684' to server 'localhost_1_4'...
            Sent 'divide_signed_601_684' to server 'localhost_1_4'.
          Sending 'divide_signed_601' to server 'localhost_1_7'...
            Sent 'divide_signed_601' to server 'localhost_1_7'.
          Received 'divide_signed_601' from server 'localhost_1_7'. (6055 ms elapsed)
          Received 'divide_signed_601_684' from server 'localhost_1_4'. (29280 ms elapsed)
          Structuring (delay-based) divide_signed_601_684...
            Starting partial collapsing (xors only) divide_signed_601_684
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) divide_signed_601_684
        Mapping component divide_signed_601_684...
          Structuring (delay-based) divide_signed_601...
            Starting partial collapsing (xors only) divide_signed_601
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) divide_signed_601
        Mapping component divide_signed_601...
        Distributing super-thread jobs: mux_ctl_0x mux_ctl_0x_763
          Sending 'mux_ctl_0x' to server 'localhost_1_4'...
            Sent 'mux_ctl_0x' to server 'localhost_1_4'.
          Sending 'mux_ctl_0x_763' to server 'localhost_1_7'...
            Sent 'mux_ctl_0x_763' to server 'localhost_1_7'.
          Received 'mux_ctl_0x_763' from server 'localhost_1_7'. (3796 ms elapsed)
          Received 'mux_ctl_0x' from server 'localhost_1_4'. (5225 ms elapsed)
          Structuring (delay-based) mux_ctl_0x...
            Starting partial collapsing (xors only) mux_ctl_0x
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) mux_ctl_0x
        Mapping component mux_ctl_0x...
          Structuring (delay-based) mux_ctl_0x_763...
            Starting partial collapsing (xors only) mux_ctl_0x_763
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) mux_ctl_0x_763
        Mapping component mux_ctl_0x_763...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|   Id    |Sev  |Count |                     Message Text                      |
--------------------------------------------------------------------------------
| GB-6    |Info |   32 |A datapath component has been ungrouped.               |
| GLO-12  |Info |   25 |Replacing a flip-flop with a logic constant 0.         |
|         |     |      |To prevent this optimization, set the                  |
|         |     |      | 'optimize_constant_0_flops' root attribute to 'false' |
|         |     |      | or 'optimize_constant_0_seq' instance attribute to    |
|         |     |      | 'false'. You can also see the complete list of        |
|         |     |      | deleted sequential with command 'report sequential    |
|         |     |      | -deleted' (on Reason 'constant0').                    |
| GLO-13  |Info |   26 |Replacing a flip-flop with a logic constant 1.         |
|         |     |      |To prevent this optimization, set the                  |
|         |     |      | 'optimize_constant_1_flops' root attribute to 'false' |
|         |     |      | or 'optimize_constant_1_seq' instance attribute to    |
|         |     |      | 'false'.                                              |
| GLO-32  |Info |    2 |Deleting sequential instances not driving any primary  |
|         |     |      | outputs.                                              |
|         |     |      |Optimizations such as constant propagation or          |
|         |     |      | redundancy removal could change the connections so an |
|         |     |      | instance does not drive any primary outputs anymore.  |
|         |     |      | To see the list of deleted sequential, set the        |
|         |     |      | 'information_level' attribute to 2 or above. If the   |
|         |     |      | message is truncated set the message attribute        |
|         |     |      | 'truncate' to false to see the complete list.         |
| GLO-42  |Info |   18 |Equivalent sequential instances have been merged.      |
|         |     |      |To prevent merging of sequential instances, set the    |
|         |     |      | 'optimize_merge_flops' and 'optimize_merge_latches'   |
|         |     |      | root attributes to 'false' or the                     |
|         |     |      | 'optimize_merge_seq' instance attribute to 'false'.   |
| ST-110  |Info |    8 |Connection established with super-threading server.    |
|         |     |      |The tool is entering super-threading mode and has      |
|         |     |      | established a connection with a CPU server process.   |
|         |     |      | This is enabled by the root attributes                |
|         |     |      | 'super_thread_servers' or 'auto_super_thread'.        |
| ST-120  |Info |    1 |Attempting to launch a super-threading server.         |
|         |     |      |The tool is entering super-threading mode and is       |
|         |     |      | launching a CPU server process.  This is enabled by   |
|         |     |      | the root attribute 'super_thread_servers' or          |
|         |     |      | 'auto_super_thread'.                                  |
| ST-128  |Info |    2 |Super thread servers are launched successfully.        |
| SYNTH-2 |Info |    1 |Done synthesizing.                                     |
| SYNTH-4 |Info |    1 |Mapping.                                               |
--------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'default' target slack: -7551 ps
Target path end-point (Pin: x1/yf_reg[15]/d)

       Pin                   Type          Fanout Load Arrival   
                                                  (fF)   (ps)    
-----------------------------------------------------------------
(clock clk)        <<<  launch                               0 R 
x1
  mux_ctl_0xi
    y8_reg[13]/clk                                               
    y8_reg[13]/q   (u)  unmapped_d_flop        39  7.0           
  mux_ctl_0xi/mul_168_16_B[13] 
  mul_168_16/B[13] 
    g6525/in_1                                                   
    g6525/z        (u)  unmapped_complex2       1  1.0           
    g6526/in_1                                                   
    g6526/z        (u)  unmapped_nand2         18 18.0           
    g6295/in_0                                                   
    g6295/z        (u)  unmapped_complex2      16 16.0           
    g6252/in_1                                                   
    g6252/z        (u)  unmapped_complex2       1  1.0           
    g6135/in_1                                                   
    g6135/z        (u)  unmapped_nand2          4  4.0           
    g3657/in_0                                                   
    g3657/z        (u)  unmapped_or2            1  1.0           
    g5686/in_0                                                   
    g5686/z        (u)  unmapped_nand2          1  1.0           
    g5630/in_0                                                   
    g5630/z        (u)  unmapped_nand2          4  4.0           
    g5496/in_1                                                   
    g5496/z        (u)  unmapped_nand2          1  1.0           
    g5497/in_1                                                   
    g5497/z        (u)  unmapped_nand2          2  2.0           
    g5389/in_0                                                   
    g5389/z        (u)  unmapped_complex2       1  1.0           
    g5390/in_1                                                   
    g5390/z        (u)  unmapped_nand2          4  4.0           
    g3595/in_0                                                   
    g3595/z        (u)  unmapped_or2            1  1.0           
    g5291/in_0                                                   
    g5291/z        (u)  unmapped_nand2          1  1.0           
    g5226/in_0                                                   
    g5226/z        (u)  unmapped_nand2          3  3.0           
    g5200/in_1                                                   
    g5200/z        (u)  unmapped_complex2       1  1.0           
    g5201/in_1                                                   
    g5201/z        (u)  unmapped_nand2          2  2.0           
    g5156/in_0                                                   
    g5156/z        (u)  unmapped_complex2       1  1.0           
    g5157/in_1                                                   
    g5157/z        (u)  unmapped_nand2          2  2.0           
    g5106/in_1                                                   
    g5106/z        (u)  unmapped_or2            3  3.0           
    g5089/in_1                                                   
    g5089/z        (u)  unmapped_complex2       1  1.0           
    g5074/in_0                                                   
    g5074/z        (u)  unmapped_nand2          2  2.0           
    g5058/in_1                                                   
    g5058/z        (u)  unmapped_complex2       1  1.0           
    g5045/in_0                                                   
    g5045/z        (u)  unmapped_complex2       3  3.0           
    g5044/in_1                                                   
    g5044/z        (u)  unmapped_complex2       1  1.0           
    g5020/in_0                                                   
    g5020/z        (u)  unmapped_complex2       1  1.0           
    g5003/in_0                                                   
    g5003/z        (u)  unmapped_complex2       6  6.0           
    g4997/in_1                                                   
    g4997/z        (u)  unmapped_complex2       1  1.0           
    g4985/in_1                                                   
    g4985/z        (u)  unmapped_complex2       4  4.0           
    g4965/in_1                                                   
    g4965/z        (u)  unmapped_complex2       1  1.0           
    g4960/in_1                                                   
    g4960/z        (u)  unmapped_complex2       3  3.0           
    g4956/in_0                                                   
    g4956/z        (u)  unmapped_nand2          1  1.0           
    g6922/in_0                                                   
    g6922/z        (u)  unmapped_and2          91 10.0           
  mul_168_16/Z[31] 
  div_168_20/A[31] 
    g44381/in_0                                                  
    g44381/z       (u)  unmapped_complex2       1  1.0           
    g44019/in_1                                                  
    g44019/z       (u)  unmapped_complex2       1  1.0           
    g43962/in_0                                                  
    g43962/z       (u)  unmapped_nand2          1  1.0           
    g43953/in_1                                                  
    g43953/z       (u)  unmapped_or2            1  1.0           
    g44394/in_0                                                  
    g44394/z       (u)  unmapped_complex2       5  5.0           
    g43914/in_1                                                  
    g43914/z       (u)  unmapped_nand2          1  1.0           
    g44397/in_0                                                  
    g44397/z       (u)  unmapped_complex2       1  1.0           
    g43899/in_1                                                  
    g43899/z       (u)  unmapped_complex2       4  4.0           
    g43897/in_0                                                  
    g43897/z       (u)  unmapped_or2            1  1.0           
    g44400/in_0                                                  
    g44400/z       (u)  unmapped_complex2       7  7.0           
    g44401/in_1                                                  
    g44401/z       (u)  unmapped_complex2       8  8.0           
    g43867/in_1                                                  
    g43867/z       (u)  unmapped_or2            1  1.0           
    g43857/in_0                                                  
    g43857/z       (u)  unmapped_complex2      11 11.0           
    g43836/in_0                                                  
    g43836/z       (u)  unmapped_nand2          4  4.0           
    g44408/in_0                                                  
    g44408/z       (u)  unmapped_complex2       2  2.0           
    g43818/in_1                                                  
    g43818/z       (u)  unmapped_complex2       1  1.0           
    g43803/in_1                                                  
    g43803/z       (u)  unmapped_nand2          4  4.0           
    g44426/in_0                                                  
    g44426/z       (u)  unmapped_complex2       1  1.0           
    g43776/in_1                                                  
    g43776/z       (u)  unmapped_complex2       8  8.0           
    g44432/in_0                                                  
    g44432/z       (u)  unmapped_complex2       1  1.0           
    g43756/in_1                                                  
    g43756/z       (u)  unmapped_nand2          1  1.0           
    g44444/in_0                                                  
    g44444/z       (u)  unmapped_complex2       1  1.0           
    g43726/in_1                                                  
    g43726/z       (u)  unmapped_complex2      13 13.0           
    g44450/in_0                                                  
    g44450/z       (u)  unmapped_complex2       1  1.0           
    g43695/in_1                                                  
    g43695/z       (u)  unmapped_complex2       1  1.0           
    g43682/in_1                                                  
    g43682/z       (u)  unmapped_nand2          4  4.0           
    g44465/in_0                                                  
    g44465/z       (u)  unmapped_complex2       1  1.0           
    g44473/in_1                                                  
    g44473/z       (u)  unmapped_complex2       8  8.0           
    g44474/in_1                                                  
    g44474/z       (u)  unmapped_complex2       7  7.0           
    g44476/in_1                                                  
    g44476/z       (u)  unmapped_complex2       1  1.0           
    g44482/in_1                                                  
    g44482/z       (u)  unmapped_complex2       1  1.0           
    g43592/in_0                                                  
    g43592/z       (u)  unmapped_nand2         12 12.0           
    g43585/in_1                                                  
    g43585/z       (u)  unmapped_complex2       3  3.0           
    g44490/in_0                                                  
    g44490/z       (u)  unmapped_complex2       1  1.0           
    g43544/in_1                                                  
    g43544/z       (u)  unmapped_nand2          4  4.0           
    g44503/in_0                                                  
    g44503/z       (u)  unmapped_complex2       1  1.0           
    g43502/in_1                                                  
    g43502/z       (u)  unmapped_nand2          7  7.0           
    g44329/in_0                                                  
    g44329/z       (u)  unmapped_complex2       8  8.0           
    g43475/in_0                                                  
    g43475/z       (u)  unmapped_nand2          7  7.0           
    g43457/in_1                                                  
    g43457/z       (u)  unmapped_or2            1  1.0           
    g43444/in_1                                                  
    g43444/z       (u)  unmapped_nand2          3  3.0           
    g43433/in_1                                                  
    g43433/z       (u)  unmapped_nand2          1  1.0           
    g44332/in_1                                                  
    g44332/z       (u)  unmapped_nand2          1  1.0           
    g43385/in_1                                                  
    g43385/z       (u)  unmapped_complex2       4  4.0           
    g44537/in_0                                                  
    g44537/z       (u)  unmapped_complex2       1  1.0           
    g43364/in_1                                                  
    g43364/z       (u)  unmapped_nand2          7  7.0           
    g44337/in_0                                                  
    g44337/z       (u)  unmapped_complex2       7  7.0           
    g43334/in_0                                                  
    g43334/z       (u)  unmapped_nand2          6  6.0           
    g43318/in_0                                                  
    g43318/z       (u)  unmapped_nand2          1  1.0           
    g43315/in_1                                                  
    g43315/z       (u)  unmapped_nand2         10 10.0           
    g43308/in_1                                                  
    g43308/z       (u)  unmapped_nand2          5  5.0           
    g43283/in_0                                                  
    g43283/z       (u)  unmapped_complex2       3  3.0           
    g43273/in_0                                                  
    g43273/z       (u)  unmapped_complex2       1  1.0           
    g43264/in_1                                                  
    g43264/z       (u)  unmapped_nand2          4  4.0           
    g44576/in_0                                                  
    g44576/z       (u)  unmapped_complex2       1  1.0           
    g43235/in_1                                                  
    g43235/z       (u)  unmapped_nand2          7  7.0           
    g44340/in_0                                                  
    g44340/z       (u)  unmapped_complex2       7  7.0           
    g43206/in_0                                                  
    g43206/z       (u)  unmapped_nand2          6  6.0           
    g43194/in_0                                                  
    g43194/z       (u)  unmapped_nand2          1  1.0           
    g43188/in_1                                                  
    g43188/z       (u)  unmapped_nand2         10 10.0           
    g43182/in_1                                                  
    g43182/z       (u)  unmapped_nand2          5  5.0           
    g43156/in_0                                                  
    g43156/z       (u)  unmapped_complex2       3  3.0           
    g43152/in_0                                                  
    g43152/z       (u)  unmapped_complex2       1  1.0           
    g43137/in_1                                                  
    g43137/z       (u)  unmapped_nand2          4  4.0           
    g44611/in_0                                                  
    g44611/z       (u)  unmapped_complex2       1  1.0           
    g43115/in_1                                                  
    g43115/z       (u)  unmapped_nand2          7  7.0           
    g44343/in_0                                                  
    g44343/z       (u)  unmapped_complex2       7  7.0           
    g43079/in_0                                                  
    g43079/z       (u)  unmapped_nand2          6  6.0           
    g43063/in_0                                                  
    g43063/z       (u)  unmapped_nand2          1  1.0           
    g43061/in_1                                                  
    g43061/z       (u)  unmapped_nand2         10 10.0           
    g43055/in_1                                                  
    g43055/z       (u)  unmapped_nand2          5  5.0           
    g43032/in_0                                                  
    g43032/z       (u)  unmapped_complex2       3  3.0           
    g43024/in_0                                                  
    g43024/z       (u)  unmapped_complex2       1  1.0           
    g43003/in_1                                                  
    g43003/z       (u)  unmapped_nand2          4  4.0           
    g44648/in_0                                                  
    g44648/z       (u)  unmapped_complex2       1  1.0           
    g42987/in_1                                                  
    g42987/z       (u)  unmapped_nand2          7  7.0           
    g44349/in_0                                                  
    g44349/z       (u)  unmapped_complex2       7  7.0           
    g42955/in_0                                                  
    g42955/z       (u)  unmapped_nand2          6  6.0           
    g42938/in_0                                                  
    g42938/z       (u)  unmapped_nand2          1  1.0           
    g42929/in_1                                                  
    g42929/z       (u)  unmapped_nand2          6  6.0           
    g42928/in_1                                                  
    g42928/z       (u)  unmapped_nand2          5  5.0           
    g42907/in_0                                                  
    g42907/z       (u)  unmapped_complex2       3  3.0           
    g42899/in_0                                                  
    g42899/z       (u)  unmapped_complex2       1  1.0           
    g42887/in_1                                                  
    g42887/z       (u)  unmapped_nand2          4  4.0           
    g44684/in_0                                                  
    g44684/z       (u)  unmapped_complex2       1  1.0           
    g42863/in_1                                                  
    g42863/z       (u)  unmapped_nand2          7  7.0           
    g42855/in_1                                                  
    g42855/z       (u)  unmapped_nand2          1  1.0           
    g42829/in_1                                                  
    g42829/z       (u)  unmapped_nand2          1  1.0           
    g44696/in_0                                                  
    g44696/z       (u)  unmapped_complex2       1  1.0           
    g42811/in_1                                                  
    g42811/z       (u)  unmapped_complex2       5  5.0           
    g42803/in_0                                                  
    g42803/z       (u)  unmapped_nand2          4  4.0           
    g44702/in_0                                                  
    g44702/z       (u)  unmapped_complex2       2  2.0           
    g42789/in_1                                                  
    g42789/z       (u)  unmapped_complex2       1  1.0           
    g42784/in_1                                                  
    g42784/z       (u)  unmapped_nand2          4  4.0           
    g44710/in_0                                                  
    g44710/z       (u)  unmapped_complex2       1  1.0           
    g42765/in_1                                                  
    g42765/z       (u)  unmapped_complex2       6  6.0           
    g44359/in_0                                                  
    g44359/z       (u)  unmapped_complex2       4  4.0           
    g42739/in_0                                                  
    g42739/z       (u)  unmapped_or2            1  1.0           
    g42728/in_0                                                  
    g42728/z       (u)  unmapped_complex2       1  1.0           
    g44721/in_0                                                  
    g44721/z       (u)  unmapped_complex2       2  2.0           
    g42719/in_1                                                  
    g42719/z       (u)  unmapped_complex2       1  1.0           
    g44723/in_0                                                  
    g44723/z       (u)  unmapped_complex2       1  1.0           
    g42709/in_1                                                  
    g42709/z       (u)  unmapped_or2            1  1.0           
    g42708/in_1                                                  
    g42708/z       (u)  unmapped_complex2       4  4.0           
    g44727/in_0                                                  
    g44727/z       (u)  unmapped_complex2       4  4.0           
    g42691/in_1                                                  
    g42691/z       (u)  unmapped_or2            5  5.0           
    g42690/in_1                                                  
    g42690/z       (u)  unmapped_or2            8  8.0           
    g42667/in_1                                                  
    g42667/z       (u)  unmapped_or2            2  2.0           
    g44739/in_0                                                  
    g44739/z       (u)  unmapped_complex2       1  1.0           
    g42656/in_1                                                  
    g42656/z       (u)  unmapped_nand2          1  1.0           
    g42626/in_0                                                  
    g42626/z       (u)  unmapped_nand2          1  1.0           
    g42615/in_1                                                  
    g42615/z       (u)  unmapped_nand2          1  1.0           
  div_168_20/QUOTIENT[15] 
  mux_ctl_0xi/div_168_20_QUOTIENT[15] 
    yf_reg[15]/d   <<<  unmapped_d_flop                          
    yf_reg[15]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                           1000 R 
-----------------------------------------------------------------
Start-point  : x1/mux_ctl_0xi/y8_reg[13]/clk
End-point    : x1/mux_ctl_0xi/yf_reg[15]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of -7551ps.
 
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 64 CPUs usable)
        Distributing super-thread jobs: mux_ctl_0x mux_ctl_0x_763
          Sending 'mux_ctl_0x' to server 'localhost_1_4'...
            Sent 'mux_ctl_0x' to server 'localhost_1_4'.
          Sending 'mux_ctl_0x_763' to server 'localhost_1_7'...
            Sent 'mux_ctl_0x_763' to server 'localhost_1_7'.
          Received 'mux_ctl_0x_763' from server 'localhost_1_7'. (6263 ms elapsed)
          Received 'mux_ctl_0x' from server 'localhost_1_4'. (6689 ms elapsed)
          Restructuring (delay-based) mux_ctl_0x...
          Done restructuring (delay-based) mux_ctl_0x
        Optimizing component mux_ctl_0x...
          Restructuring (delay-based) mux_ctl_0x_763...
          Done restructuring (delay-based) mux_ctl_0x_763
        Optimizing component mux_ctl_0x_763...
        Distributing super-thread jobs: divide_signed_601_684 divide_signed_601
          Sending 'divide_signed_601_684' to server 'localhost_1_4'...
            Sent 'divide_signed_601_684' to server 'localhost_1_4'.
          Sending 'divide_signed_601' to server 'localhost_1_7'...
            Sent 'divide_signed_601' to server 'localhost_1_7'.
          Received 'divide_signed_601' from server 'localhost_1_7'. (10517 ms elapsed)
          Received 'divide_signed_601_684' from server 'localhost_1_4'. (45505 ms elapsed)
          Restructuring (delay-based) divide_signed_601_684...
          Done restructuring (delay-based) divide_signed_601_684
        Optimizing component divide_signed_601_684...
          Restructuring (delay-based) divide_signed_601...
          Done restructuring (delay-based) divide_signed_601
        Optimizing component divide_signed_601...
        Distributing super-thread jobs: mult_signed_1 mult_signed_const_14204 add_signed_189_2 add_signed_2 sub_signed_2 sub_signed_201_2 add_signed_191_2 add_signed_193_3 sub_signed_203_2 sub_signed_205_3 sub_signed_207_3 sub_signed_209_3 add_signed_195_3 add_signed_197_3 sub_signed_34 add_signed_34 add_signed_199_2 sub_signed_211_2 add_signed_4443 sub_signed_4449 add_signed_197_3_648 sub_signed_209_3_651
          Sending 'mult_signed_1' to server 'localhost_1_4'...
            Sent 'mult_signed_1' to server 'localhost_1_4'.
          Sending 'mult_signed_const_14204' to server 'localhost_1_7'...
            Sent 'mult_signed_const_14204' to server 'localhost_1_7'.
          Sending 'add_signed_189_2' to server 'localhost_1_1'...
            Sent 'add_signed_189_2' to server 'localhost_1_1'.
          Sending 'add_signed_2' to server 'localhost_1_0'...
            Sent 'add_signed_2' to server 'localhost_1_0'.
          Sending 'sub_signed_2' to server 'localhost_1_6'...
            Sent 'sub_signed_2' to server 'localhost_1_6'.
          Sending 'sub_signed_201_2' to server 'localhost_1_3'...
            Sent 'sub_signed_201_2' to server 'localhost_1_3'.
          Sending 'add_signed_191_2' to server 'localhost_1_2'...
            Sent 'add_signed_191_2' to server 'localhost_1_2'.
          Sending 'add_signed_193_3' to server 'localhost_1_5'...
            Sent 'add_signed_193_3' to server 'localhost_1_5'.
          Received 'mult_signed_const_14204' from server 'localhost_1_7'. (1811 ms elapsed)
          Sending 'sub_signed_203_2' to server 'localhost_1_7'...
            Sent 'sub_signed_203_2' to server 'localhost_1_7'.
          Received 'add_signed_193_3' from server 'localhost_1_5'. (2543 ms elapsed)
          Sending 'sub_signed_205_3' to server 'localhost_1_5'...
            Sent 'sub_signed_205_3' to server 'localhost_1_5'.
          Received 'add_signed_2' from server 'localhost_1_0'. (3562 ms elapsed)
          Sending 'sub_signed_207_3' to server 'localhost_1_0'...
            Sent 'sub_signed_207_3' to server 'localhost_1_0'.
          Received 'sub_signed_203_2' from server 'localhost_1_7'. (3015 ms elapsed)
          Sending 'sub_signed_209_3' to server 'localhost_1_7'...
            Sent 'sub_signed_209_3' to server 'localhost_1_7'.
          Received 'mult_signed_1' from server 'localhost_1_4'. (4978 ms elapsed)
          Restructuring (delay-based) mult_signed_1...
          Done restructuring (delay-based) mult_signed_1
        Optimizing component mult_signed_1...
          Restructuring (delay-based) mult_signed_const_14204...
          Done restructuring (delay-based) mult_signed_const_14204
        Optimizing component mult_signed_const_14204...
          Sending 'add_signed_195_3' to server 'localhost_1_4'...
            Sent 'add_signed_195_3' to server 'localhost_1_4'.
          Received 'add_signed_189_2' from server 'localhost_1_1'. (5027 ms elapsed)
          Restructuring (delay-based) add_signed_189_2...
          Done restructuring (delay-based) add_signed_189_2
        Optimizing component add_signed_189_2...
        Early Area Reclamation for add_signed_189_2 'very_fast' (slack=297, area=451)...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) add_signed_2...
          Done restructuring (delay-based) add_signed_2
        Optimizing component add_signed_2...
        Early Area Reclamation for add_signed_2 'very_fast' (slack=297, area=451)...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Sending 'add_signed_197_3' to server 'localhost_1_1'...
            Sent 'add_signed_197_3' to server 'localhost_1_1'.
          Received 'sub_signed_201_2' from server 'localhost_1_3'. (5042 ms elapsed)
          Sending 'sub_signed_34' to server 'localhost_1_3'...
            Sent 'sub_signed_34' to server 'localhost_1_3'.
          Received 'sub_signed_2' from server 'localhost_1_6'. (5305 ms elapsed)
          Restructuring (delay-based) sub_signed_2...
          Done restructuring (delay-based) sub_signed_2
        Optimizing component sub_signed_2...
        Early Area Reclamation for sub_signed_2 'very_fast' (slack=281, area=448)...
          Restructuring (delay-based) sub_signed...
          Done restructuring (delay-based) sub_signed
        Optimizing component sub_signed...
          Restructuring (delay-based) sub_signed...
          Done restructuring (delay-based) sub_signed
        Optimizing component sub_signed...
          Restructuring (delay-based) sub_signed_201_2...
          Done restructuring (delay-based) sub_signed_201_2
        Optimizing component sub_signed_201_2...
        Early Area Reclamation for sub_signed_201_2 'very_fast' (slack=281, area=448)...
          Restructuring (delay-based) sub_signed...
          Done restructuring (delay-based) sub_signed
        Optimizing component sub_signed...
          Restructuring (delay-based) sub_signed...
          Done restructuring (delay-based) sub_signed
        Optimizing component sub_signed...
          Sending 'add_signed_34' to server 'localhost_1_6'...
            Sent 'add_signed_34' to server 'localhost_1_6'.
          Received 'add_signed_191_2' from server 'localhost_1_2'. (6978 ms elapsed)
          Restructuring (delay-based) add_signed_191_2...
          Done restructuring (delay-based) add_signed_191_2
        Optimizing component add_signed_191_2...
        Early Area Reclamation for add_signed_191_2 'very_fast' (slack=296, area=446)...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) add_signed_193_3...
          Done restructuring (delay-based) add_signed_193_3
        Optimizing component add_signed_193_3...
        Early Area Reclamation for add_signed_193_3 'very_fast' (slack=292, area=446)...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) sub_signed_203_2...
          Done restructuring (delay-based) sub_signed_203_2
        Optimizing component sub_signed_203_2...
        Early Area Reclamation for sub_signed_203_2 'very_fast' (slack=275, area=443)...
          Restructuring (delay-based) sub_signed...
          Done restructuring (delay-based) sub_signed
        Optimizing component sub_signed...
          Restructuring (delay-based) sub_signed...
          Done restructuring (delay-based) sub_signed
        Optimizing component sub_signed...
          Sending 'add_signed_199_2' to server 'localhost_1_2'...
            Sent 'add_signed_199_2' to server 'localhost_1_2'.
          Received 'sub_signed_207_3' from server 'localhost_1_0'. (2384 ms elapsed)
          Sending 'sub_signed_211_2' to server 'localhost_1_0'...
            Sent 'sub_signed_211_2' to server 'localhost_1_0'.
          Received 'sub_signed_209_3' from server 'localhost_1_7'. (2400 ms elapsed)
          Sending 'add_signed_4443' to server 'localhost_1_7'...
            Sent 'add_signed_4443' to server 'localhost_1_7'.
          Received 'sub_signed_205_3' from server 'localhost_1_5'. (4727 ms elapsed)
          Restructuring (delay-based) sub_signed_205_3...
          Done restructuring (delay-based) sub_signed_205_3
        Optimizing component sub_signed_205_3...
        Early Area Reclamation for sub_signed_205_3 'very_fast' (slack=273, area=443)...
          Restructuring (delay-based) sub_signed...
          Done restructuring (delay-based) sub_signed
        Optimizing component sub_signed...
          Restructuring (delay-based) sub_signed...
          Done restructuring (delay-based) sub_signed
        Optimizing component sub_signed...
          Restructuring (delay-based) sub_signed_207_3...
          Done restructuring (delay-based) sub_signed_207_3
        Optimizing component sub_signed_207_3...
        Early Area Reclamation for sub_signed_207_3 'very_fast' (slack=279, area=440)...
          Restructuring (delay-based) sub_signed...
          Done restructuring (delay-based) sub_signed
        Optimizing component sub_signed...
          Restructuring (delay-based) sub_signed...
          Done restructuring (delay-based) sub_signed
        Optimizing component sub_signed...
          Restructuring (delay-based) sub_signed_209_3...
          Done restructuring (delay-based) sub_signed_209_3
        Optimizing component sub_signed_209_3...
        Early Area Reclamation for sub_signed_209_3 'very_fast' (slack=280, area=440)...
          Restructuring (delay-based) sub_signed...
          Done restructuring (delay-based) sub_signed
        Optimizing component sub_signed...
          Restructuring (delay-based) sub_signed...
          Done restructuring (delay-based) sub_signed
        Optimizing component sub_signed...
          Sending 'sub_signed_4449' to server 'localhost_1_5'...
            Sent 'sub_signed_4449' to server 'localhost_1_5'.
          Received 'add_signed_195_3' from server 'localhost_1_4'. (2432 ms elapsed)
          Restructuring (delay-based) add_signed_195_3...
          Done restructuring (delay-based) add_signed_195_3
        Optimizing component add_signed_195_3...
        Early Area Reclamation for add_signed_195_3 'very_fast' (slack=296, area=443)...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Sending 'add_signed_197_3_648' to server 'localhost_1_4'...
            Sent 'add_signed_197_3_648' to server 'localhost_1_4'.
          Received 'add_signed_34' from server 'localhost_1_6'. (2199 ms elapsed)
          Sending 'sub_signed_209_3_651' to server 'localhost_1_6'...
            Sent 'sub_signed_209_3_651' to server 'localhost_1_6'.
          Received 'add_signed_197_3' from server 'localhost_1_1'. (3092 ms elapsed)
          Restructuring (delay-based) add_signed_197_3...
          Done restructuring (delay-based) add_signed_197_3
        Optimizing component add_signed_197_3...
        Early Area Reclamation for add_signed_197_3 'very_fast' (slack=296, area=443)...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Received 'sub_signed_34' from server 'localhost_1_3'. (4117 ms elapsed)
          Restructuring (delay-based) sub_signed_34...
          Done restructuring (delay-based) sub_signed_34
        Optimizing component sub_signed_34...
        Early Area Reclamation for sub_signed_34 'very_fast' (slack=574, area=435)...
          Restructuring (delay-based) sub_signed...
          Done restructuring (delay-based) sub_signed
        Optimizing component sub_signed...
          Restructuring (delay-based) sub_signed...
          Done restructuring (delay-based) sub_signed
        Optimizing component sub_signed...
          Restructuring (delay-based) add_signed_34...
          Done restructuring (delay-based) add_signed_34
        Optimizing component add_signed_34...
        Early Area Reclamation for add_signed_34 'very_fast' (slack=595, area=438)...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Received 'sub_signed_211_2' from server 'localhost_1_0'. (2356 ms elapsed)
          Received 'sub_signed_209_3_651' from server 'localhost_1_6'. (2339 ms elapsed)
          Received 'add_signed_197_3_648' from server 'localhost_1_4'. (2451 ms elapsed)
          Received 'sub_signed_4449' from server 'localhost_1_5'. (3046 ms elapsed)
          Received 'add_signed_4443' from server 'localhost_1_7'. (3785 ms elapsed)
          Received 'add_signed_199_2' from server 'localhost_1_2'. (4344 ms elapsed)
          Restructuring (delay-based) add_signed_199_2...
          Done restructuring (delay-based) add_signed_199_2
        Optimizing component add_signed_199_2...
        Early Area Reclamation for add_signed_199_2 'very_fast' (slack=322, area=427)...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) sub_signed_211_2...
          Done restructuring (delay-based) sub_signed_211_2
        Optimizing component sub_signed_211_2...
        Early Area Reclamation for sub_signed_211_2 'very_fast' (slack=300, area=424)...
          Restructuring (delay-based) sub_signed...
          Done restructuring (delay-based) sub_signed
        Optimizing component sub_signed...
          Restructuring (delay-based) sub_signed...
          Done restructuring (delay-based) sub_signed
        Optimizing component sub_signed...
          Restructuring (delay-based) add_signed_4443...
          Done restructuring (delay-based) add_signed_4443
        Optimizing component add_signed_4443...
        Early Area Reclamation for add_signed_4443 'very_fast' (slack=304, area=427)...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) sub_signed_4449...
          Done restructuring (delay-based) sub_signed_4449
        Optimizing component sub_signed_4449...
        Early Area Reclamation for sub_signed_4449 'very_fast' (slack=280, area=424)...
          Restructuring (delay-based) sub_signed...
          Done restructuring (delay-based) sub_signed
        Optimizing component sub_signed...
          Restructuring (delay-based) sub_signed...
          Done restructuring (delay-based) sub_signed
        Optimizing component sub_signed...
          Restructuring (delay-based) add_signed_197_3_648...
          Done restructuring (delay-based) add_signed_197_3_648
        Optimizing component add_signed_197_3_648...
        Early Area Reclamation for add_signed_197_3_648 'very_fast' (slack=319, area=342)...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) sub_signed_209_3_651...
          Done restructuring (delay-based) sub_signed_209_3_651
        Optimizing component sub_signed_209_3_651...
        Early Area Reclamation for sub_signed_209_3_651 'very_fast' (slack=309, area=342)...
          Restructuring (delay-based) sub_signed...
          Done restructuring (delay-based) sub_signed
        Optimizing component sub_signed...
          Restructuring (delay-based) sub_signed...
          Done restructuring (delay-based) sub_signed
        Optimizing component sub_signed...
 
Global mapping timing result
============================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
      Pin               Type      Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk)            launch                                  0 R 
x1
  mux_ctl_0xi
    x8_reg[10]/CK                                0    +0       0 R 
    x8_reg[10]/Q       MDFFHQX4        3  2.8   34  +230     230 F 
  mux_ctl_0xi/mul_167_16_B[10] 
  mul_167_16/B[10] 
    g14468/A                                          +0     230   
    g14468/Y           CLKINVX4        2  2.4   24   +31     261 R 
    g14183/B                                          +0     261   
    g14183/Y           NOR2X2          1  2.2   51   +40     301 F 
    g14072/A                                          +0     301   
    g14072/Y           NOR2X6         17  5.6   68   +76     377 R 
    g13993/A                                          +0     377   
    g13993/Y           CLKINVX4        2  2.4   34   +52     429 F 
    g13837/B                                          +0     429   
    g13837/Y           NOR2X6         11  3.6   52   +49     479 R 
    g13808/A                                          +0     479   
    g13808/Y           CLKINVX2        6  1.2   32   +46     525 F 
    g13699/A1N                                        +0     525   
    g13699/Y           AOI2BB1X1       1  1.1   56  +116     641 F 
    g13223/A                                          +0     641   
    g13223/S           ADDFHXL         3  1.4   57  +263     904 R 
    g13120/S0                                         +0     904   
    g13120/Y           MXI2X1          1  0.4   65   +98    1002 R 
    g13040/B                                          +0    1002   
    g13040/Y           CLKXOR2X1       4  1.2   43  +165    1168 R 
    g12891/A                                          +0    1168   
    g12891/Y           NOR2XL          1  0.2   37   +54    1222 F 
    g12877/AN                                         +0    1222   
    g12877/Y           NAND2BX1        1  0.4   59   +96    1318 F 
    g12827/B                                          +0    1318   
    g12827/Y           CLKXOR2X1       3  1.8   55  +159    1476 R 
    g12762/B                                          +0    1476   
    g12762/Y           NOR2X1          2  0.7   46   +55    1531 F 
    g12711/B0                                         +0    1531   
    g12711/Y           AOI21X1         2  0.7   66   +71    1602 R 
    g12699/A                                          +0    1602   
    g12699/Y           CLKAND2X2       3  2.4   42  +134    1736 R 
    g12698/A                                          +0    1736   
    g12698/Y           CLKINVX2        1  0.7   24   +37    1773 F 
    g12684/A                                          +0    1773   
    g12684/Y           NOR2X2          1  1.6   63   +62    1835 R 
    g12678/B                                          +0    1835   
    g12678/Y           NOR2X4          4  2.4   41   +52    1888 F 
    g12677/A                                          +0    1888   
    g12677/Y           CLKINVX3        2  0.6   17   +31    1919 R 
    g12673/B                                          +0    1919   
    g12673/Y           NOR2XL          1  0.3   40   +31    1950 F 
    g12667/AN                                         +0    1950   
    g12667/Y           NAND2BX4        4  3.2   86  +132    2082 F 
  mul_167_16/Z[20] 
  div_167_20/A[20] 
    g74410/A                                          +0    2082   
    g74410/Y           CLKINVX2        1  0.5   25   +56    2138 R 
    g74324/A                                          +0    2138   
    g74324/Y           CLKAND2X3       2  2.4   33  +102    2240 R 
    g74322/A                                          +0    2240   
    g74322/Y           CLKINVX4        1  1.4   23   +32    2272 F 
    g74319/A                                          +0    2272   
    g74319/Y           NOR2X4          2  1.6   45   +50    2322 R 
    g74315/B                                          +0    2322   
    g74315/Y           NAND2X2         2  1.4   75   +73    2395 F 
    g74206/B                                          +0    2395   
    g74206/Y           NOR2X2          1  0.8   51   +68    2462 R 
    g74187/B                                          +0    2462   
    g74187/Y           NOR2X2          3  1.2   41   +48    2510 F 
    g74155/B                                          +0    2510   
    g74155/Y           NAND2XL         1  0.2   32   +40    2550 R 
    g74151/AN                                         +0    2550   
    g74151/Y           NOR2BX1         2  1.2   80  +114    2664 R 
    g74100/A                                          +0    2664   
    g74100/Y           NOR3X2          1  0.7   49   +76    2739 F 
    g74085/A0                                         +0    2739   
    g74085/Y           AOI21X2         3  1.4   64   +85    2824 R 
    g74084/A                                          +0    2824   
    g74084/Y           BUFX3           1  1.6   26   +95    2918 R 
    g74061/A1                                         +0    2918   
    g74061/Y           OAI22X4         1  2.2  102   +95    3013 F 
    g74051/A                                          +0    3013   
    g74051/Y           NOR2X6          8  7.6   82  +106    3120 R 
    g74038/A                                          +0    3120   
    g74038/Y           NOR2X4          3  2.4   45   +69    3188 F 
    g74036/A                                          +0    3188   
    g74036/Y           CLKINVX1        1  1.6   48   +52    3240 R 
    g74023/B                                          +0    3240   
    g74023/Y           NOR2X4          1  1.4   32   +41    3282 F 
    g74003/A                                          +0    3282   
    g74003/Y           NOR2X4          3  3.2   62   +64    3346 R 
    g73985/B                                          +0    3346   
    g73985/Y           NOR2X6          3  3.6   39   +51    3396 F 
    g73976/B                                          +0    3396   
    g73976/Y           NOR2X6          8  8.0   83   +69    3465 R 
    g73972/A                                          +0    3465   
    g73972/Y           CLKINVX3        4  2.3   41   +63    3528 F 
    g73970/A                                          +0    3528   
    g73970/Y           INVXL           1  0.2   21   +37    3565 R 
    g73951/A1N                                        +0    3565   
    g73951/Y           AOI2BB1X1       1  0.8   67   +89    3654 R 
    g73902/B0                                         +0    3654   
    g73902/Y           OAI21X2         3  1.4   91  +101    3755 F 
    g73887/B                                          +0    3755   
    g73887/Y           CLKAND2X3       3  2.1   36  +118    3873 F 
    g73838/A                                          +0    3873   
    g73838/Y           NOR2X4          1  2.4   57   +61    3934 R 
    g73826/B                                          +0    3934   
    g73826/Y           NOR2X6          7  5.2   52   +52    3986 F 
    g73825/A                                          +0    3986   
    g73825/Y           CLKINVX4        3  2.0   25   +38    4024 R 
    g73816/B                                          +0    4024   
    g73816/Y           NAND2X1         1  1.4  116   +85    4109 F 
    g73804/B                                          +0    4109   
    g73804/Y           NAND2X4         1  3.2   46   +75    4184 R 
    g73796/A                                          +0    4184   
    g73796/Y           NOR2X8          8  5.8   45   +52    4236 F 
    g73778/B                                          +0    4236   
    g73778/Y           NAND2X2         4  1.8   74   +44    4280 R 
    g73766/B                                          +0    4280   
    g73766/Y           NAND2X2         1  1.4   79   +88    4368 F 
    g73743/A                                          +0    4368   
    g73743/Y           NOR2X4          1  2.4   55   +81    4449 R 
    g73726/B                                          +0    4449   
    g73726/Y           NOR2X6          7  6.4   51   +54    4503 F 
    g73708/A                                          +0    4503   
    g73708/Y           CLKAND2X3       6  3.4   46  +113    4616 F 
    g73699/B                                          +0    4616   
    g73699/Y           NAND2X2         1  1.6   48   +44    4661 R 
    g73671/B                                          +0    4661   
    g73671/Y           NAND2X4         1  2.2   69   +69    4730 F 
    g73659/B                                          +0    4730   
    g73659/Y           NOR2X6         11  5.8   72   +73    4803 R 
    g73648/A                                          +0    4803   
    g73648/Y           NOR2X2          4  2.3   58   +74    4877 F 
    g73613/B                                          +0    4877   
    g73613/Y           NOR3X4          3  2.0   82  +100    4977 R 
    g73603/B                                          +0    4977   
    g73603/Y           NOR2X2          3  2.4   56   +73    5049 F 
    g73589/B                                          +0    5049   
    g73589/Y           NOR2X4          5  2.2   52   +58    5108 R 
    g73582/A                                          +0    5108   
    g73582/Y           BUFX3           3  2.4   31   +92    5200 R 
    g73526/A0                                         +0    5200   
    g73526/Y           OAI21X2         1  2.2  109  +106    5306 F 
    g73502/A                                          +0    5306   
    g73502/Y           NOR2X6          9  5.7   71  +102    5408 R 
    g73488/B                                          +0    5408   
    g73488/Y           NOR2X1          2  1.1   59   +69    5477 F 
    g73470/B0                                         +0    5477   
    g73470/Y           AOI2BB1X1       1  1.6   99  +103    5580 R 
    g73455/A                                          +0    5580   
    g73455/Y           NAND2X4         1  2.2   72  +103    5683 F 
    g73444/A                                          +0    5683   
    g73444/Y           NOR2X6          6  5.0   66   +82    5766 R 
    g73443/A                                          +0    5766   
    g73443/Y           CLKINVX6        4  3.0   33   +49    5815 F 
    g73437/B                                          +0    5815   
    g73437/Y           NOR2X2          2  1.2   54   +52    5866 R 
    g73402/C                                          +0    5866   
    g73402/Y           NOR3X2          1  1.4   59   +53    5919 F 
    g73401/A                                          +0    5919   
    g73401/Y           CLKINVX4        1  2.4   28   +43    5962 R 
    g73393/A                                          +0    5962   
    g73393/Y           NOR2X6          2  2.1   32   +38    6000 F 
    g73382/A                                          +0    6000   
    g73382/Y           NOR2X4          4  4.0   68   +69    6069 R 
    g73369/B                                          +0    6069   
    g73369/Y           NAND2BX2        1  1.4   80   +86    6155 F 
    g73358/B                                          +0    6155   
    g73358/Y           NOR2X4          1  1.6   49   +66    6220 R 
    g73354/B                                          +0    6220   
    g73354/Y           NAND2X4         1  1.4   59   +64    6284 F 
    g73342/B                                          +0    6284   
    g73342/Y           NAND2X4         6  3.8   40   +49    6333 R 
    g73324/B                                          +0    6333   
    g73324/Y           NAND2X2         4  1.2   71   +68    6401 F 
    g73323/A                                          +0    6401   
    g73323/Y           CLKINVX1        6  1.6   52   +67    6467 R 
    g73272/A1                                         +0    6467   
    g73272/Y           OAI21XL         1  0.2   78   +86    6553 F 
    g73254/A                                          +0    6553   
    g73254/Y           OR2X1           3  0.8   37  +141    6694 F 
    g73236/B                                          +0    6694   
    g73236/Y           NOR2X1          2  1.2   80   +70    6764 R 
    g73227/B                                          +0    6764   
    g73227/Y           NOR2X2          2  1.7   47   +67    6832 F 
    g73201/A1                                         +0    6832   
    g73201/Y           OAI21X4         4  3.8   79   +76    6907 R 
    g73188/A                                          +0    6907   
    g73188/Y           NOR2X4          6  3.1   49   +70    6977 F 
    g73175/B                                          +0    6977   
    g73175/Y           NOR2X2          3  1.2   56   +60    7037 R 
    g73160/B                                          +0    7037   
    g73160/Y           XNOR2X1         8  2.8   88  +171    7208 F 
    g73144/B                                          +0    7208   
    g73144/Y           OR2XL           2  0.6   42  +121    7329 F 
    g73136/B                                          +0    7329   
    g73136/Y           NOR2X1          1  0.8   64   +63    7392 R 
    g73122/A                                          +0    7392   
    g73122/Y           NOR2X2          3  1.6   50   +65    7457 F 
    g73107/B                                          +0    7457   
    g73107/Y           NOR2X2          1  1.6   64   +65    7522 R 
    g73102/B                                          +0    7522   
    g73102/Y           NOR2X4          6  2.7   41   +54    7576 F 
    g73101/A                                          +0    7576   
    g73101/Y           CLKINVX1        3  1.6   47   +50    7626 R 
    g73080/B1                                         +0    7626   
    g73080/Y           OAI22X2         1  1.5  129   +97    7722 F 
    g73053/A                                          +0    7722   
    g73053/Y           NOR3X4          6  3.2  102  +153    7875 R 
    g73040/B                                          +0    7875   
    g73040/Y           NOR2X4          3  1.7   46   +69    7944 F 
    g73032/B                                          +0    7944   
    g73032/Y           NAND2X1         2  0.8   48   +46    7990 R 
    g73026/B                                          +0    7990   
    g73026/Y           NOR2X1          1  0.7   62   +50    8040 F 
    g73018/B0                                         +0    8040   
    g73018/Y           AOI21X2         3  1.6   72   +79    8119 R 
    g73011/B                                          +0    8119   
    g73011/Y           NOR2X1          1  0.7   42   +65    8184 F 
    g73003/B                                          +0    8184   
    g73003/Y           NOR2X2          4  1.8   69   +64    8248 R 
    g73000/B                                          +0    8248   
    g73000/Y           NOR2X1          3  1.2   54   +69    8317 F 
    g72971/A1N                                        +0    8317   
    g72971/Y           OAI2BB1X1       1  0.7   75  +109    8426 F 
    g72962/B                                          +0    8426   
    g72962/Y           NOR2X2          3  1.2   59   +72    8498 R 
    g72957/B                                          +0    8498   
    g72957/Y           NAND2X1         2  0.6   71   +80    8578 F 
    g72955/B                                          +0    8578   
    g72955/Y           NOR2X1          1  0.8   67   +79    8656 R 
    g72954/B                                          +0    8656   
    g72954/Y           NAND2BX2        9  2.3  104   +99    8755 F 
    g72951/B                                          +0    8755   
    g72951/Y           NOR2X1          2  0.5   57   +89    8844 R 
    g72947/B                                          +0    8844   
    g72947/Y           CLKAND2X2       7  2.6   44  +121    8965 R 
    g72946/A                                          +0    8965   
    g72946/Y           CLKINVX1        1  0.3   24   +40    9005 F 
    g72933/B                                          +0    9005   
    g72933/Y           NOR2X1          2  0.8   64   +53    9058 R 
    g72916/S0                                         +0    9058   
    g72916/Y           MXI2X1          1  0.2   73   +79    9138 F 
    g72906/A1                                         +0    9138   
    g72906/Y           OAI21XL         1  0.2   60   +83    9221 R 
  div_167_20/QUOTIENT[10] 
  mux_ctl_0xi/div_167_20_QUOTIENT[10] 
    xf_reg[10]/D  <<<  DFFQXL                         +0    9221   
    xf_reg[10]/CK      setup                     0  +137    9358 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                              1000 R 
-------------------------------------------------------------------
Timing slack :   -8358ps (TIMING VIOLATION)
Start-point  : x1/mux_ctl_0xi/x8_reg[10]/CK
End-point    : x1/mux_ctl_0xi/xf_reg[10]/D

 
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_map                30812    -8358  x1/x8_reg[10]/CK --> x1/xf_reg[10]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default             -7551    -8358      -9%     1000 

 
Global incremental target info
==============================
Cost Group 'default' target slack: -8358 ps
Target path end-point (Pin: x1/yf_reg[10]/D (DFFQXL/D))

      Pin               Type      Fanout Load Arrival   
                                         (fF)   (ps)    
--------------------------------------------------------
(clock clk)       <<<  launch                       0 R 
x1
  mux_ctl_0xi
    y8_reg[10]/CK                                       
    y8_reg[10]/Q       MDFFHQX4        3  2.8           
  mux_ctl_0xi/mul_168_16_B[10] 
  mul_168_16/B[10] 
    g14468/A                                            
    g14468/Y           CLKINVX4        2  2.4           
    g14183/B                                            
    g14183/Y           NOR2X2          1  2.2           
    g14072/A                                            
    g14072/Y           NOR2X6         17  5.6           
    g13993/A                                            
    g13993/Y           CLKINVX4        2  2.4           
    g13837/B                                            
    g13837/Y           NOR2X6         11  3.6           
    g13808/A                                            
    g13808/Y           CLKINVX2        6  1.2           
    g13699/A1N                                          
    g13699/Y           AOI2BB1X1       1  1.1           
    g13223/A                                            
    g13223/S           ADDFHXL         3  1.4           
    g13120/S0                                           
    g13120/Y           MXI2X1          1  0.4           
    g13040/B                                            
    g13040/Y           CLKXOR2X1       4  1.2           
    g12891/A                                            
    g12891/Y           NOR2XL          1  0.2           
    g12877/AN                                           
    g12877/Y           NAND2BX1        1  0.4           
    g12827/B                                            
    g12827/Y           CLKXOR2X1       3  1.8           
    g12762/B                                            
    g12762/Y           NOR2X1          2  0.7           
    g12711/B0                                           
    g12711/Y           AOI21X1         2  0.7           
    g12699/A                                            
    g12699/Y           CLKAND2X2       3  2.4           
    g12698/A                                            
    g12698/Y           CLKINVX2        1  0.7           
    g12684/A                                            
    g12684/Y           NOR2X2          1  1.6           
    g12678/B                                            
    g12678/Y           NOR2X4          4  2.4           
    g12677/A                                            
    g12677/Y           CLKINVX3        2  0.6           
    g12673/B                                            
    g12673/Y           NOR2XL          1  0.3           
    g12667/AN                                           
    g12667/Y           NAND2BX4        4  3.2           
  mul_168_16/Z[20] 
  div_168_20/A[20] 
    g74410/A                                            
    g74410/Y           CLKINVX2        1  0.5           
    g74324/A                                            
    g74324/Y           CLKAND2X3       2  2.4           
    g74322/A                                            
    g74322/Y           CLKINVX4        1  1.4           
    g74319/A                                            
    g74319/Y           NOR2X4          2  1.6           
    g74315/B                                            
    g74315/Y           NAND2X2         2  1.4           
    g74206/B                                            
    g74206/Y           NOR2X2          1  0.8           
    g74187/B                                            
    g74187/Y           NOR2X2          3  1.2           
    g74155/B                                            
    g74155/Y           NAND2XL         1  0.2           
    g74151/AN                                           
    g74151/Y           NOR2BX1         2  1.2           
    g74100/A                                            
    g74100/Y           NOR3X2          1  0.7           
    g74085/A0                                           
    g74085/Y           AOI21X2         3  1.4           
    g74084/A                                            
    g74084/Y           BUFX3           1  1.6           
    g74061/A1                                           
    g74061/Y           OAI22X4         1  2.2           
    g74051/A                                            
    g74051/Y           NOR2X6          8  7.6           
    g74038/A                                            
    g74038/Y           NOR2X4          3  2.4           
    g74036/A                                            
    g74036/Y           CLKINVX1        1  1.6           
    g74023/B                                            
    g74023/Y           NOR2X4          1  1.4           
    g74003/A                                            
    g74003/Y           NOR2X4          3  3.2           
    g73985/B                                            
    g73985/Y           NOR2X6          3  3.6           
    g73976/B                                            
    g73976/Y           NOR2X6          8  8.0           
    g73972/A                                            
    g73972/Y           CLKINVX3        4  2.3           
    g73970/A                                            
    g73970/Y           INVXL           1  0.2           
    g73951/A1N                                          
    g73951/Y           AOI2BB1X1       1  0.8           
    g73902/B0                                           
    g73902/Y           OAI21X2         3  1.4           
    g73887/B                                            
    g73887/Y           CLKAND2X3       3  2.1           
    g73838/A                                            
    g73838/Y           NOR2X4          1  2.4           
    g73826/B                                            
    g73826/Y           NOR2X6          7  5.2           
    g73825/A                                            
    g73825/Y           CLKINVX4        3  2.0           
    g73816/B                                            
    g73816/Y           NAND2X1         1  1.4           
    g73804/B                                            
    g73804/Y           NAND2X4         1  3.2           
    g73796/A                                            
    g73796/Y           NOR2X8          8  5.8           
    g73778/B                                            
    g73778/Y           NAND2X2         4  1.8           
    g73766/B                                            
    g73766/Y           NAND2X2         1  1.4           
    g73743/A                                            
    g73743/Y           NOR2X4          1  2.4           
    g73726/B                                            
    g73726/Y           NOR2X6          7  6.4           
    g73708/A                                            
    g73708/Y           CLKAND2X3       6  3.4           
    g73699/B                                            
    g73699/Y           NAND2X2         1  1.6           
    g73671/B                                            
    g73671/Y           NAND2X4         1  2.2           
    g73659/B                                            
    g73659/Y           NOR2X6         11  5.8           
    g73648/A                                            
    g73648/Y           NOR2X2          4  2.3           
    g73613/B                                            
    g73613/Y           NOR3X4          3  2.0           
    g73603/B                                            
    g73603/Y           NOR2X2          3  2.4           
    g73589/B                                            
    g73589/Y           NOR2X4          5  2.2           
    g73582/A                                            
    g73582/Y           BUFX3           3  2.4           
    g73526/A0                                           
    g73526/Y           OAI21X2         1  2.2           
    g73502/A                                            
    g73502/Y           NOR2X6          9  5.7           
    g73488/B                                            
    g73488/Y           NOR2X1          2  1.1           
    g73470/B0                                           
    g73470/Y           AOI2BB1X1       1  1.6           
    g73455/A                                            
    g73455/Y           NAND2X4         1  2.2           
    g73444/A                                            
    g73444/Y           NOR2X6          6  5.0           
    g73443/A                                            
    g73443/Y           CLKINVX6        4  3.0           
    g73437/B                                            
    g73437/Y           NOR2X2          2  1.2           
    g73402/C                                            
    g73402/Y           NOR3X2          1  1.4           
    g73401/A                                            
    g73401/Y           CLKINVX4        1  2.4           
    g73393/A                                            
    g73393/Y           NOR2X6          2  2.1           
    g73382/A                                            
    g73382/Y           NOR2X4          4  4.0           
    g73369/B                                            
    g73369/Y           NAND2BX2        1  1.4           
    g73358/B                                            
    g73358/Y           NOR2X4          1  1.6           
    g73354/B                                            
    g73354/Y           NAND2X4         1  1.4           
    g73342/B                                            
    g73342/Y           NAND2X4         6  3.8           
    g73324/B                                            
    g73324/Y           NAND2X2         4  1.2           
    g73323/A                                            
    g73323/Y           CLKINVX1        6  1.6           
    g73272/A1                                           
    g73272/Y           OAI21XL         1  0.2           
    g73254/A                                            
    g73254/Y           OR2X1           3  0.8           
    g73236/B                                            
    g73236/Y           NOR2X1          2  1.2           
    g73227/B                                            
    g73227/Y           NOR2X2          2  1.7           
    g73201/A1                                           
    g73201/Y           OAI21X4         4  3.8           
    g73188/A                                            
    g73188/Y           NOR2X4          6  3.1           
    g73175/B                                            
    g73175/Y           NOR2X2          3  1.2           
    g73160/B                                            
    g73160/Y           XNOR2X1         8  2.8           
    g73144/B                                            
    g73144/Y           OR2XL           2  0.6           
    g73136/B                                            
    g73136/Y           NOR2X1          1  0.8           
    g73122/A                                            
    g73122/Y           NOR2X2          3  1.6           
    g73107/B                                            
    g73107/Y           NOR2X2          1  1.6           
    g73102/B                                            
    g73102/Y           NOR2X4          6  2.7           
    g73101/A                                            
    g73101/Y           CLKINVX1        3  1.6           
    g73080/B1                                           
    g73080/Y           OAI22X2         1  1.5           
    g73053/A                                            
    g73053/Y           NOR3X4          6  3.2           
    g73040/B                                            
    g73040/Y           NOR2X4          3  1.7           
    g73032/B                                            
    g73032/Y           NAND2X1         2  0.8           
    g73026/B                                            
    g73026/Y           NOR2X1          1  0.7           
    g73018/B0                                           
    g73018/Y           AOI21X2         3  1.6           
    g73011/B                                            
    g73011/Y           NOR2X1          1  0.7           
    g73003/B                                            
    g73003/Y           NOR2X2          4  1.8           
    g73000/B                                            
    g73000/Y           NOR2X1          3  1.2           
    g72971/A1N                                          
    g72971/Y           OAI2BB1X1       1  0.7           
    g72962/B                                            
    g72962/Y           NOR2X2          3  1.2           
    g72957/B                                            
    g72957/Y           NAND2X1         2  0.6           
    g72955/B                                            
    g72955/Y           NOR2X1          1  0.8           
    g72954/B                                            
    g72954/Y           NAND2BX2        9  2.3           
    g72951/B                                            
    g72951/Y           NOR2X1          2  0.5           
    g72947/B                                            
    g72947/Y           CLKAND2X2       7  2.6           
    g72946/A                                            
    g72946/Y           CLKINVX1        1  0.3           
    g72933/B                                            
    g72933/Y           NOR2X1          2  0.8           
    g72916/S0                                           
    g72916/Y           MXI2X1          1  0.2           
    g72906/A1                                           
    g72906/Y           OAI21XL         1  0.2           
  div_168_20/QUOTIENT[10] 
  mux_ctl_0xi/div_168_20_QUOTIENT[10] 
    yf_reg[10]/D  <<<  DFFQXL                           
    yf_reg[10]/CK      setup                            
- - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)            capture                   1000 R 
--------------------------------------------------------
Start-point  : x1/mux_ctl_0xi/y8_reg[10]/CK
End-point    : x1/mux_ctl_0xi/yf_reg[10]/D

The global mapper estimates a slack for this path of -8358ps.
 
              Distributing super-thread jobs: mux_ctl_0x mux_ctl_0x_763
                Sending 'mux_ctl_0x' to server 'localhost_1_4'...
                  Sent 'mux_ctl_0x' to server 'localhost_1_4'.
                Sending 'mux_ctl_0x_763' to server 'localhost_1_7'...
                  Sent 'mux_ctl_0x_763' to server 'localhost_1_7'.
                Received 'mux_ctl_0x' from server 'localhost_1_4'. (930 ms elapsed)
                Received 'mux_ctl_0x_763' from server 'localhost_1_7'. (964 ms elapsed)
              Distributing super-thread jobs: divide_signed_601_684 divide_signed_601
                Sending 'divide_signed_601_684' to server 'localhost_1_4'...
                  Sent 'divide_signed_601_684' to server 'localhost_1_4'.
                Sending 'divide_signed_601' to server 'localhost_1_7'...
                  Sent 'divide_signed_601' to server 'localhost_1_7'.
                Received 'divide_signed_601' from server 'localhost_1_7'. (1764 ms elapsed)
                Received 'divide_signed_601_684' from server 'localhost_1_4'. (4034 ms elapsed)
              Distributing super-thread jobs: mult_signed_1 mult_signed_const_14204
                Sending 'mult_signed_1' to server 'localhost_1_4'...
                  Sent 'mult_signed_1' to server 'localhost_1_4'.
                Sending 'mult_signed_const_14204' to server 'localhost_1_7'...
                  Sent 'mult_signed_const_14204' to server 'localhost_1_7'.
                Received 'mult_signed_const_14204' from server 'localhost_1_7'. (514 ms elapsed)
                Received 'mult_signed_1' from server 'localhost_1_4'. (2297 ms elapsed)
 
Global incremental timing result
================================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
      Pin               Type      Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk)            launch                                  0 R 
x1
  mux_ctl_0xi
    x8_reg[5]/CK                                 0    +0       0 R 
    x8_reg[5]/Q        MDFFHQX4        6  1.8   28  +226     226 F 
  mux_ctl_0xi/mul_167_16_B[5] 
  mul_167_16/B[5] 
    g14614/AN                                         +0     226   
    g14614/Y           NAND2BX1        1  0.4   59   +92     318 F 
    g14006/A                                          +0     318   
    g14006/Y           NAND2X1         1  0.3   31   +52     370 R 
    g13838/A                                          +0     370   
    g13838/Y           CLKAND2X2       5  2.6   44  +118     488 R 
    g13815/A                                          +0     488   
    g13815/Y           INVX1           1  0.2   21   +39     526 F 
    g13708/A1N                                        +0     526   
    g13708/Y           AOI2BB1X1       1  0.7   46  +106     632 F 
    g13223/B                                          +0     632   
    g13223/S           ADDFXL          3  1.2   64  +279     912 R 
    g13120/S0                                         +0     912   
    g13120/Y           MXI2XL          1  0.4  106  +101    1013 F 
    g13040/B                                          +0    1013   
    g13040/Y           CLKXOR2X1       4  1.2   43  +171    1184 R 
    g12891/A                                          +0    1184   
    g12891/Y           NOR2XL          1  0.2   37   +54    1239 F 
    g12877/AN                                         +0    1239   
    g12877/Y           NAND2BX1        1  0.4   59   +96    1334 F 
    g12827/B                                          +0    1334   
    g12827/Y           CLKXOR2X1       3  1.2   43  +152    1486 R 
    g12765/B                                          +0    1486   
    g12765/Y           NAND2X1         2  1.0   90   +83    1569 F 
    g12702/A0                                         +0    1569   
    g12702/Y           OAI21X2         2  1.0   64  +100    1668 R 
    g12689/A1                                         +0    1668   
    g12689/Y           AOI21X2         3  1.1   82   +97    1766 F 
    g12675/A1                                         +0    1766   
    g12675/Y           OAI21X1         1  0.8   81   +98    1863 R 
    g12666/B                                          +0    1863   
    g12666/Y           NOR2X2          6  1.4   46   +66    1929 F 
    g12650/A1N                                        +0    1929   
    g12650/Y           AOI2BB1X1       1  0.4   43  +112    2041 F 
    g14505/B                                          +0    2041   
    g14505/Y           XNOR2X2         4  3.6   70  +224    2265 R 
  mul_167_16/Z[25] 
  div_167_20/A[25] 
    g74339/A                                          +0    2265   
    g74339/Y           NOR2X1          1  0.3   38   +66    2331 F 
    g74336/A                                          +0    2331   
    g74336/Y           INVX1           1  0.8   30   +39    2370 R 
    g74316/A                                          +0    2370   
    g74316/Y           NOR2X2          1  0.7   31   +40    2410 F 
    g74167/B                                          +0    2410   
    g74167/Y           NAND2X2         2  0.8   27   +32    2442 R 
    g74160/A                                          +0    2442   
    g74160/Y           INVX1           1  0.3   21   +30    2472 F 
    g74129/C                                          +0    2472   
    g74129/Y           NOR3BX1         1  0.4   80   +60    2532 R 
    g74123/AN                                         +0    2532   
    g74123/Y           NAND2BX4        3  1.4   32  +118    2650 R 
    g74121/A                                          +0    2650   
    g74121/Y           CLKINVX2        3  1.4   31   +37    2686 F 
    g74100/B                                          +0    2686   
    g74100/Y           NOR3X2          1  0.8   81   +88    2774 R 
    g74085/A0                                         +0    2774   
    g74085/Y           AOI21X2         3  1.1   82  +114    2888 F 
    g74084/A                                          +0    2888   
    g74084/Y           BUFX2           1  0.7   26  +102    2991 F 
    g74061/A1                                         +0    2991   
    g74061/Y           OAI22X2         1  1.6   90   +75    3066 R 
    g74051/A                                          +0    3066   
    g74051/Y           NOR2X4          8  3.8   55   +78    3144 F 
    g74039/B                                          +0    3144   
    g74039/Y           NOR2X2          1  1.6   65   +68    3212 R 
    g74015/A0                                         +0    3212   
    g74015/Y           AOI21X4         3  2.1   81  +104    3315 F 
    g73996/B                                          +0    3315   
    g73996/Y           NOR2X4          3  2.0   53   +68    3384 R 
    g73987/B                                          +0    3384   
    g73987/Y           NOR2X2          4  1.7   45   +53    3436 F 
    g73975/B                                          +0    3436   
    g73975/Y           NOR2X2          3  1.2   55   +58    3494 R 
    g73956/B                                          +0    3494   
    g73956/Y           NAND2X1         1  0.3   55   +69    3563 F 
    g73955/A                                          +0    3563   
    g73955/Y           INVX1           1  0.8   33   +48    3611 R 
    g73953/B0                                         +0    3611   
    g73953/Y           AOI21X2         1  0.7   74   +35    3646 F 
    g73933/B                                          +0    3646   
    g73933/Y           NAND2X2         1  1.6   42   +58    3704 R 
    g73917/A                                          +0    3704   
    g73917/Y           NOR2X4          3  1.4   38   +45    3749 F 
    g73904/B                                          +0    3749   
    g73904/Y           NOR2X2          2  1.2   54   +54    3803 R 
    g73862/A                                          +0    3803   
    g73862/Y           NAND2X1         1  0.7   75   +88    3892 F 
    g73838/B                                          +0    3892   
    g73838/Y           NOR2X2          1  1.6   68   +77    3969 R 
    g73826/B                                          +0    3969   
    g73826/Y           NOR2X4          7  3.0   51   +56    4026 F 
    g73825/A                                          +0    4026   
    g73825/Y           INVX3           3  1.6   25   +39    4065 R 
    g73816/B                                          +0    4065   
    g73816/Y           NAND2X1         1  0.7   78   +64    4129 F 
    g73804/B                                          +0    4129   
    g73804/Y           NAND2X2         1  1.6   42   +60    4189 R 
    g73796/A                                          +0    4189   
    g73796/Y           NOR2X4          8  3.9   49   +54    4243 F 
    g73738/B                                          +0    4243   
    g73738/Y           NOR3X4          1  0.8   63   +84    4328 R 
    g73728/B                                          +0    4328   
    g73728/Y           NAND2X2         1  1.5   80   +84    4411 F 
    g73717/A1                                         +0    4411   
    g73717/Y           OAI21X4         5  3.3   78   +88    4499 R 
    g73716/A                                          +0    4499   
    g73716/Y           CLKINVX4        6  3.7   44   +62    4561 F 
    g73705/B                                          +0    4561   
    g73705/Y           NAND2X1         1  0.8   39   +45    4606 R 
    g73688/A                                          +0    4606   
    g73688/Y           NAND2X2         1  0.7   56   +68    4674 F 
    g73655/A                                          +0    4674   
    g73655/Y           NOR3X2          6  2.6  138  +144    4818 R 
    g73635/A                                          +0    4818   
    g73635/Y           NOR2X2          3  1.3   57  +104    4922 F 
    g73615/A                                          +0    4922   
    g73615/Y           NAND2X2         1  1.6   39   +53    4975 R 
    g73602/B                                          +0    4975   
    g73602/Y           NOR2X4          1  2.2   38   +40    5014 F 
    g73599/B                                          +0    5014   
    g73599/Y           NOR2X6         10  4.6   60   +55    5069 R 
    g73590/A                                          +0    5069   
    g73590/Y           INVX2           1  0.5   25   +46    5115 F 
    g73574/A                                          +0    5115   
    g73574/Y           CLKAND2X3       4  1.8   33   +93    5208 F 
    g73565/B                                          +0    5208   
    g73565/Y           NOR2X2          4  1.4   58   +54    5262 R 
    g73547/B                                          +0    5262   
    g73547/Y           NOR2X1          1  0.2   47   +49    5312 F 
    g73543/AN                                         +0    5312   
    g73543/Y           NAND2BX2        6  3.0  121  +151    5462 F 
    g73542/A                                          +0    5462   
    g73542/Y           CLKINVX4        9  5.0   52   +78    5541 R 
    g73529/B                                          +0    5541   
    g73529/Y           NOR2X4          6  2.0   46   +45    5586 F 
    g73523/A                                          +0    5586   
    g73523/Y           INVX1           2  0.6   27   +41    5627 R 
    g73505/B                                          +0    5627   
    g73505/Y           NOR2X1          1  0.3   34   +32    5659 F 
    g73494/B                                          +0    5659   
    g73494/Y           NOR2X1          2  0.6   54   +54    5713 R 
    g73475/B                                          +0    5713   
    g73475/Y           NOR2X1          2  0.8   44   +56    5769 F 
    g73434/S0                                         +0    5769   
    g73434/Y           MXI2XL          1  0.3   95   +99    5868 F 
    g73414/B1                                         +0    5868   
    g73414/Y           AOI22X1         1  0.8   89  +105    5973 R 
    g73394/A                                          +0    5973   
    g73394/Y           NAND2X2         1  1.4   78  +105    6078 F 
    g73386/B                                          +0    6078   
    g73386/Y           NOR2X4          4  3.6   70   +77    6155 R 
    g73368/B                                          +0    6155   
    g73368/Y           NOR2X1          1  1.4   63   +73    6227 F 
    g73340/B0                                         +0    6227   
    g73340/Y           AOI21X4         5  3.0   67   +73    6301 R 
    g73339/A                                          +0    6301   
    g73339/Y           INVX3           3  0.9   26   +48    6349 F 
    g73328/B                                          +0    6349   
    g73328/Y           NAND2X1         1  0.4   28   +30    6379 R 
    g73299/A                                          +0    6379   
    g73299/Y           NAND2X1         2  0.6   68   +70    6450 F 
    g74489/AN                                         +0    6450   
    g74489/Y           NAND2BX1        1  0.3   54  +106    6556 F 
    g73270/B                                          +0    6556   
    g73270/Y           NOR2X1          6  1.6   99   +90    6646 R 
    g73236/A                                          +0    6646   
    g73236/Y           NOR2X1          2  1.0   61   +93    6739 F 
    g73227/B                                          +0    6739   
    g73227/Y           NOR2X2          2  1.8   70   +73    6812 R 
    g73201/A1                                         +0    6812   
    g73201/Y           OAI21X4         4  3.0   92   +99    6911 F 
    g73200/A                                          +0    6911   
    g73200/Y           INVX3           4  1.6   31   +59    6970 R 
    g73191/B                                          +0    6970   
    g73191/Y           NOR2X1          1  0.7   44   +40    7010 F 
    g73164/B0                                         +0    7010   
    g73164/Y           AOI211X2        1  0.8   87  +107    7117 R 
    g73158/B                                          +0    7117   
    g73158/Y           NAND2X2         6  2.4  107  +110    7227 F 
    g73147/A                                          +0    7227   
    g73147/Y           NAND2X2         3  2.0   51   +81    7308 R 
    g73146/A                                          +0    7308   
    g73146/Y           INVX3           3  2.1   34   +46    7354 F 
    g73127/A1                                         +0    7354   
    g73127/Y           AOI22X2         3  2.4  105  +101    7455 R 
    g73110/A1                                         +0    7455   
    g73110/Y           OAI21X4         5  3.2   94  +118    7573 F 
    g73088/A                                          +0    7573   
    g73088/Y           NOR2X2          3  1.0   52   +89    7662 R 
    g73075/B                                          +0    7662   
    g73075/Y           AND2XL          1  1.6   70  +140    7802 R 
    g73053/C                                          +0    7802   
    g73053/Y           NOR3X4          5  2.3   55   +57    7859 F 
    g73040/B                                          +0    7859   
    g73040/Y           NOR2X4          3  2.0   50   +57    7916 R 
    g73032/B                                          +0    7916   
    g73032/Y           NAND2X1         2  0.6   70   +75    7990 F 
    g73026/B                                          +0    7990   
    g73026/Y           NOR2X1          1  0.8   70   +78    8069 R 
    g73018/B0                                         +0    8069   
    g73018/Y           AOI21X2         3  0.9   76   +56    8125 F 
    g74479/B                                          +0    8125   
    g74479/Y           NOR2BX1         1  0.8   68   +81    8206 R 
    g73003/B                                          +0    8206   
    g73003/Y           NOR2X2          4  1.5   42   +59    8265 F 
    g73002/A                                          +0    8265   
    g73002/Y           INVX2           4  1.4   28   +38    8303 R 
    g72972/A1                                         +0    8303   
    g72972/Y           OAI22X1         1  0.4   98   +94    8397 F 
    g72962/A                                          +0    8397   
    g72962/Y           NOR2X1          3  1.2   83  +111    8508 R 
    g72957/B                                          +0    8508   
    g72957/Y           NAND2X1         2  0.6   73   +93    8601 F 
    g72955/B                                          +0    8601   
    g72955/Y           NOR2X1          1  0.8   67   +80    8681 R 
    g72954/B                                          +0    8681   
    g72954/Y           NAND2BX2        9  2.3  104   +99    8780 F 
    g72951/B                                          +0    8780   
    g72951/Y           NOR2X1          2  0.5   57   +89    8868 R 
    g72947/B                                          +0    8868   
    g72947/Y           CLKAND2X2       7  2.6   44  +121    8990 R 
    g72946/A                                          +0    8990   
    g72946/Y           INVX1           1  0.3   24   +40    9030 F 
    g72933/B                                          +0    9030   
    g72933/Y           NOR2X1          2  0.8   64   +53    9083 R 
    g72916/S0                                         +0    9083   
    g72916/Y           MXI2X1          1  0.2   73   +79    9162 F 
    g72906/A1                                         +0    9162   
    g72906/Y           OAI21XL         1  0.2   60   +83    9245 R 
  div_167_20/QUOTIENT[10] 
  mux_ctl_0xi/div_167_20_QUOTIENT[10] 
    xf_reg[10]/D  <<<  DFFQXL                         +0    9245   
    xf_reg[10]/CK      setup                     0  +137    9382 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                              1000 R 
-------------------------------------------------------------------
Timing slack :   -8382ps (TIMING VIOLATION)
Start-point  : x1/mux_ctl_0xi/x8_reg[5]/CK
End-point    : x1/mux_ctl_0xi/xf_reg[10]/D

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------
|  Id  |Sev  |Count |                 Message Text                  |
---------------------------------------------------------------------
| PA-7 |Info |   40 |Resetting power analysis results.              |
|      |     |      |All computed switching activities are removed. |
---------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_incr               26818    -8382  x1/x8_reg[5]/CK --> x1/xf_reg[10]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default             -8358    -8382      +0%     1000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
        ------------------------------------------------------------
                            Super-Thread Summary
          time in super-thread mode               : 150.66 sec
          foreground process active time          : 30.17 sec
          background processes total active time  : 282.64 sec
          approximate speedup                     : 2.08X
           * reported times are wall-clock (elapsed time),
             not CPU time
        ------------------------------------------------------------

+-----------+----------------+-----+----------------------+---------------------------+
|   Host    |    Machine     | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+----------------+-----+----------------------+---------------------------+
| localhost | DIGITAL-SERVER |  8  |        1104.3        |          1104.3           |
+-----------+----------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_6 |       57.8 [1]       |          [1] [2]          |
| localhost_1_0 |      528.3 [3]       |         528.3 [3]         |
| localhost_1_1 |       57.6 [1]       |          [1] [2]          |
| localhost_1_7 |       94.8 [1]       |          [1] [2]          |
| localhost_1_4 |       83.6 [1]       |          [1] [2]          |
| localhost_1_5 |       58.3 [1]       |          [1] [2]          |
| localhost_1_2 |       57.6 [1]       |          [1] [2]          |
| localhost_1_3 |       57.7 [1]       |          [1] [2]          |
+---------------+----------------------+---------------------------+
[1] Memory is included in parent localhost_1_0.
[2] Peak physical memory is not available for forked background servers.
[3] Memory of child processes is included.

Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_4' was forked process '51234' on this host.
        : A super-threaded optimization is complete and a CPU server was successfully shut down.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_7' was forked process '51242' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_1' was forked process '51220' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_6' was forked process '51240' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_3' was forked process '51224' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_2' was forked process '51222' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_5' was forked process '51236' on this host.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   786        100.0
Excluded from State Retention     786        100.0
    - Will not convert            786        100.0
      - Preserved                   0          0.0
      - Power intent excluded     786        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------


+-----------+----------------+-----+----------------------+---------------------------+
|   Host    |    Machine     | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+----------------+-----+----------------------+---------------------------+
| localhost | DIGITAL-SERVER |  1  |        885.2         |          1104.3           |
+-----------+----------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |        244.3         |           528.3           |
+---------------+----------------------+---------------------------+

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'DOUBLY_PIPELINE'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'DOUBLY_PIPELINE' using 'medium' effort.
 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_iopt                 26769    -8382   -689321         0        0
            Path: x1/x8_reg[5]/CK --> x1/xf_reg[10]/D
-------------------------------------------------------------------------------
 const_prop                26746    -8382   -689250         0        0
            Path: x1/x8_reg[5]/CK --> x1/xf_reg[10]/D
 simp_cc_inputs            26635    -8368   -687971         0        0
            Path: x1/x8_reg[5]/CK --> x1/xf_reg[10]/D
 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                26635    -8368   -687971         0        0
            Path: x1/x8_reg[5]/CK --> x1/xf_reg[10]/D
 incr_delay                27639    -7947   -677187         0        0
            Path: x1/y8_reg[1]/CK --> x1/yf_reg[10]/D
 incr_delay                27831    -7842   -674126         0        0
            Path: x1/y8_reg[13]/CK --> x1/yf_reg[10]/D
 incr_delay                27859    -7826   -673600         0        0
            Path: x1/y8_reg[1]/CK --> x1/yf_reg[10]/D
 incr_delay                27910    -7807   -672966         0        0
            Path: x1/y8_reg[4]/CK --> x1/yf_reg[10]/D
 incr_delay                27945    -7787   -672278         0        0
            Path: x1/x8_reg[4]/CK --> x1/xf_reg[10]/D
 incr_delay                27958    -7778   -672006         0        0
            Path: x1/x8_reg[4]/CK --> x1/xf_reg[10]/D
 incr_delay                27979    -7773   -671850         0        0
            Path: x1/x8_reg[4]/CK --> x1/xf_reg[10]/D
 incr_delay                28043    -7762   -671484         0        0
            Path: x1/y8_reg[7]/CK --> x1/yf_reg[10]/D
 incr_delay                28077    -7754   -671239         0        0
            Path: x1/y8_reg[8]/CK --> x1/yf_reg[10]/D
 incr_delay                28089    -7747   -670996         0        0
            Path: x1/x8_reg[7]/CK --> x1/xf_reg[10]/D
 incr_delay                28095    -7744   -670929         0        0
            Path: x1/x8_reg[7]/CK --> x1/xf_reg[10]/D
 incr_delay                28103    -7744   -670927         0        0
            Path: x1/x8_reg[7]/CK --> x1/xf_reg[10]/D
 incr_delay                28107    -7742   -670865         0        0
            Path: x1/x8_reg[7]/CK --> x1/xf_reg[10]/D
 incr_delay                28113    -7738   -670740         0        0
            Path: x1/x8_reg[4]/CK --> x1/xf_reg[10]/D
 incr_delay                28121    -7728   -670421         0        0
            Path: x1/x8_reg[4]/CK --> x1/xf_reg[10]/D
 incr_delay                28138    -7727   -670373       467        0
            Path: x1/y8_reg[4]/CK --> x1/yf_reg[10]/D
 incr_delay                28182    -7720   -670178       467        0
            Path: x1/x8_reg[5]/CK --> x1/xf_reg[10]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz      5819  (      813 /      848 )  16.56
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st      2062  (        0 /        0 )  0.00
    plc_st_fence      2062  (        0 /        0 )  0.00
        plc_star      2062  (        0 /        0 )  0.00
      plc_laf_st      2062  (        0 /        0 )  0.00
 plc_laf_st_fence      2062  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st      2062  (        0 /        0 )  0.00
       plc_lo_st      2062  (        0 /        0 )  0.00
            fopt      2062  (        0 /        0 )  0.10
       crit_dnsz     10026  (      428 /      465 )  16.68
             dup      2552  (       29 /       29 )  0.64
            fopt      3912  (      296 /      329 )  10.05
        setup_dn      2106  (        5 /        5 )  0.11
         buf2inv      2078  (        0 /        0 )  0.00
        mb_split      2078  (        0 /        0 )  0.01
             exp       164  (       14 /      137 )  4.15
       gate_deco       955  (        5 /        5 )  19.13
       gcomp_tim      2590  (       46 /       68 )  11.83
  inv_pair_2_buf      2461  (        0 /        0 )  0.01

 init_drc                  28182    -7720   -670178       467        0
            Path: x1/x8_reg[5]/CK --> x1/xf_reg[10]/D
 incr_max_trans            28185    -7720   -670178         0        0
            Path: x1/x8_reg[5]/CK --> x1/xf_reg[10]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         1  (        0 /        0 )  0.00
        plc_star         1  (        0 /        0 )  0.00
        drc_bufs         2  (        1 /        1 )  0.01
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  28185    -7720   -670178         0        0
            Path: x1/x8_reg[5]/CK --> x1/xf_reg[10]/D
 incr_tns                  28839    -7720   -583897         0        0
            Path: x1/y8_reg[5]/CK --> x1/yf_reg[10]/D
 incr_tns                  28906    -7716   -574000         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[10]/D
 incr_tns                  28906    -7716   -574000         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[10]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz      4798  (      459 /      590 )  8.86
   plc_laf_lo_st      4339  (        0 /        0 )  0.00
       plc_lo_st      4339  (        0 /        0 )  0.00
            fopt      4339  (        0 /        0 )  0.28
       crit_dnsz      7324  (      696 /     1271 )  12.76
             dup      3643  (       31 /       38 )  0.53
        setup_dn      3612  (      289 /      353 )  5.42
         buf2inv      3323  (        0 /        0 )  0.00
        mb_split      3323  (        0 /        0 )  0.04

 init_area                 28906    -7716   -574000         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[10]/D
 undup                     28841    -7716   -573971         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[10]/D
 rem_buf                   28699    -7716   -573806         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[10]/D
 rem_inv                   28511    -7716   -573807         0        0
            Path: x1/x8_reg[8]/CK --> x1/xf_reg[10]/D
 merge_bi                  28378    -7716   -573777         0        0
            Path: x1/x8_reg[8]/CK --> x1/xf_reg[10]/D
 merge_bi                  28372    -7716   -573777         0        0
            Path: x1/x8_reg[8]/CK --> x1/xf_reg[10]/D
 rem_inv_qb                28369    -7716   -573745         0        0
            Path: x1/x8_reg[8]/CK --> x1/xf_reg[10]/D
 io_phase                  28323    -7716   -573738         0        0
            Path: x1/x8_reg[8]/CK --> x1/xf_reg[10]/D
 gate_comp                 28261    -7716   -573600         0        0
            Path: x1/x8_reg[8]/CK --> x1/xf_reg[10]/D
 glob_area                 28096    -7716   -573530         0        0
            Path: x1/x8_reg[8]/CK --> x1/xf_reg[10]/D
 area_down                 27960    -7713   -572768         0        0
            Path: x1/y8_reg[2]/CK --> x1/yf_reg[10]/D
 rem_buf                   27936    -7713   -572772         0        0
            Path: x1/y8_reg[2]/CK --> x1/yf_reg[10]/D
 rem_inv                   27922    -7713   -572774         0        0
            Path: x1/y8_reg[2]/CK --> x1/yf_reg[10]/D
 merge_bi                  27919    -7713   -572773         0        0
            Path: x1/y8_reg[2]/CK --> x1/yf_reg[10]/D
 merge_bi                  27918    -7713   -572773         0        0
            Path: x1/y8_reg[2]/CK --> x1/yf_reg[10]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        83  (       27 /       77 )  0.65
         rem_buf       241  (       72 /      101 )  0.97
         rem_inv       439  (      205 /      233 )  1.72
        merge_bi       277  (      156 /      202 )  1.47
      rem_inv_qb       108  (        2 /        4 )  0.16
        io_phase       262  (       66 /       93 )  1.00
       gate_comp      1840  (      132 /      226 )  8.20
       gcomp_mog        17  (        0 /        0 )  1.42
       glob_area       235  (      194 /      235 )  5.41
       area_down       678  (      174 /      356 )  6.86
      size_n_buf        24  (        0 /        0 )  1.36
  gate_deco_area         0  (        0 /        0 )  0.01
         rem_buf       167  (       13 /       32 )  0.58
         rem_inv       176  (       20 /       30 )  0.57
        merge_bi       106  (       12 /       32 )  0.51
      rem_inv_qb       101  (        0 /        2 )  0.15

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                27918    -7713   -572773         0        0
            Path: x1/y8_reg[2]/CK --> x1/yf_reg[10]/D
 incr_delay                27954    -7700   -572336         0        0
            Path: x1/y8_reg[5]/CK --> x1/yf_reg[10]/D
 incr_delay                28020    -7691   -572035         0        0
            Path: x1/x8_reg[8]/CK --> x1/xf_reg[10]/D
 incr_delay                28046    -7686   -571898         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[10]/D
 incr_delay                28056    -7685   -571845         0        0
            Path: x1/x8_reg[5]/CK --> x1/xf_reg[10]/D
 incr_delay                28059    -7684   -571812         0        0
            Path: x1/y8_reg[8]/CK --> x1/yf_reg[10]/D
 incr_delay                28095    -7682   -571760         0        0
            Path: x1/y8_reg[8]/CK --> x1/yf_reg[10]/D
 incr_delay                28097    -7681   -571742         0        0
            Path: x1/y8_reg[8]/CK --> x1/yf_reg[10]/D
 incr_delay                28123    -7679   -571657         0        0
            Path: x1/y8_reg[9]/CK --> x1/yf_reg[10]/D
 incr_delay                28128    -7678   -571647         0        0
            Path: x1/x8_reg[8]/CK --> x1/xf_reg[10]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz      2423  (       86 /      106 )  6.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st      1151  (        0 /        0 )  0.00
    plc_st_fence      1151  (        0 /        0 )  0.00
        plc_star      1151  (        0 /        0 )  0.00
      plc_laf_st      1151  (        0 /        0 )  0.00
 plc_laf_st_fence      1151  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st      1151  (        0 /        0 )  0.00
       plc_lo_st      1151  (        0 /        0 )  0.00
            fopt      1151  (        0 /        0 )  0.05
       crit_dnsz      4934  (      115 /      130 )  8.10
             dup      1293  (        3 /        3 )  0.25
            fopt      1976  (       40 /       43 )  3.73
        setup_dn      1161  (        0 /        0 )  0.00
         buf2inv      1161  (        0 /        0 )  0.00
        mb_split      1161  (        0 /        0 )  0.01
             exp        74  (        6 /       51 )  1.55
       gate_deco       530  (        4 /        4 )  11.92
       gcomp_tim      1486  (       13 /       17 )  6.95
  inv_pair_2_buf      1422  (        0 /        0 )  0.00

 init_drc                  28128    -7678   -571647         0        0
            Path: x1/x8_reg[8]/CK --> x1/xf_reg[10]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                 28128    -7678   -571647         0        0
            Path: x1/x8_reg[8]/CK --> x1/xf_reg[10]/D
 undup                     28118    -7678   -571647         0        0
            Path: x1/x8_reg[8]/CK --> x1/xf_reg[10]/D
 rem_buf                   28086    -7678   -571650         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[10]/D
 rem_inv                   28062    -7678   -571650         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[10]/D
 merge_bi                  28044    -7678   -571649         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[10]/D
 merge_bi                  28043    -7678   -571649         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[10]/D
 io_phase                  28037    -7678   -571646         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[10]/D
 gate_comp                 28034    -7678   -571391         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[10]/D
 glob_area                 27989    -7678   -571386         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[10]/D
 area_down                 27914    -7678   -571373         0        0
            Path: x1/x8_reg[3]/CK --> x1/xf_reg[10]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        54  (        6 /       60 )  0.42
         rem_buf       171  (       19 /       32 )  0.55
         rem_inv       192  (       28 /       37 )  0.58
        merge_bi       127  (       31 /       47 )  0.57
      rem_inv_qb        99  (        0 /        2 )  0.14
        io_phase       196  (       10 /       30 )  0.55
       gate_comp      1670  (        7 /       87 )  7.37
       gcomp_mog        15  (        0 /        0 )  1.38
       glob_area       184  (       94 /      184 )  5.22
       area_down       648  (       91 /      277 )  6.31
      size_n_buf         1  (        0 /        0 )  0.05
  gate_deco_area         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------
|   Id    |Sev  |Count |                                     Message Text                                      |
----------------------------------------------------------------------------------------------------------------
| PA-7    |Info |    2 |Resetting power analysis results.                                                      |
|         |     |      |All computed switching activities are removed.                                         |
| ST-112  |Info |    7 |A super-threading server has been shut down normally.                                  |
|         |     |      |A super-threaded optimization is complete and a CPU server was successfully shut down. |
| SYNTH-5 |Info |    1 |Done mapping.                                                                          |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                                                              |
----------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'DOUBLY_PIPELINE'.
        Applying wireload models.
        Computing net loads.
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'DOUBLY_PIPELINE'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : DOUBLY_PIPELINE
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   7%  14%  21%  28%  35%  42%  49%  56%  63%  70%  77%  84%  92% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: ../genus_reports/DOUBLY_PIPELINE_report_power.rep
Finished SDC export (command execution time mm:ss (real) = 00:01).
legacy_genus:/designs/DOUBLY_PIPELINE> source doubly_pipeline.tcl
Sourcing './doubly_pipeline.tcl' (Thu Apr 27 21:33:19 IST 2023)...
  Setting attribute of root '/': 'hdl_search_path' = /DIG_DESIGN/INTERNS/dic_lab_02/ABHINAV/DOUBLY_PIPELINE/
  Setting attribute of root '/': 'lib_search_path' = /DIG_DESIGN/INTERNS/PDK_DIC/
Error   : The attribute name is ambiguous. [TUI-27] [set_attribute]
        : attribute name: 'library', object type:'design'
        : To see the usage/description for this attribute, type '::legacy::set_attribute -h <attr_name> *' (in legacy UI mode) or 'help * <attr_name> -detail' (in CUI mode).
          Possible matches are:
            library_domain
            library_name
Freeing libraries in memory (slow_vdd1v0_basicCells.lib)

            Reading file '/DIG_DESIGN/INTERNS/PDK_DIC//slow_vdd1v0_basicCells.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_basicCells.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
  Setting attribute of root '/': 'library' = slow_vdd1v0_basicCells.lib
  Setting attribute of root '/': 'information_level' = 7
            Reading Verilog file './doubly_pipeline.v'
reg signed [15:0] s = 16'd607;
                             |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial value assignment to reg in file './doubly_pipeline.v' on line 38, column 30.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDHX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDHX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PPN' in libcell 'BMXIX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PPN' in libcell 'BMXIX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PPN' in libcell 'BMXIX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PPN' in libcell 'BMXIX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PPN' in libcell 'BMXIX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PPN' in libcell 'BMXIX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Y' in libcell 'CLKMX2X12'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Y' in libcell 'CLKMX2X2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Y' in libcell 'CLKMX2X3'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Y' in libcell 'CLKMX2X4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Y' in libcell 'CLKMX2X6'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Y' in libcell 'CLKMX2X8'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'Y' in libcell 'CLKXOR2X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'Y' in libcell 'CLKXOR2X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'Y' in libcell 'CLKXOR2X2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'Y' in libcell 'CLKXOR2X2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'Y' in libcell 'CLKXOR2X4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'Y' in libcell 'CLKXOR2X4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'Y' in libcell 'CLKXOR2X8'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'Y' in libcell 'CLKXOR2X8'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Y' in libcell 'MX2X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Y' in libcell 'MX2X2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Y' in libcell 'MX2X4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Y' in libcell 'MX2X6'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Y' in libcell 'MX2X8'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Y' in libcell 'MX2XL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Y' in libcell 'MX3X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Y' in libcell 'MX3X1'.
  Library has 324 usable logic and 128 usable sequential lib-cells.
          INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'DOUBLY_PIPELINE' from file './doubly_pipeline.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ROTATING' from file './doubly_pipeline.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'angle_i' in module 'ROTATING' in file './doubly_pipeline.v' on line 37.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'xf' [16] doesn't match the width of right hand side [32] in assignment in file './doubly_pipeline.v' on line 167.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'yf' [16] doesn't match the width of right hand side [32] in assignment in file './doubly_pipeline.v' on line 168.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'angle0_44' in module 'ROTATING' in file './doubly_pipeline.v' on line 42.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'angle_i[7]' in module 'ROTATING' in file './doubly_pipeline.v' on line 55.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 148.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 141.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 147.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 140.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 133.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 126.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 132.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 125.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 118.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 111.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 117.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 110.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 103.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 96.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 102.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 95.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 88.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 81.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 87.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 80.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 72.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 65.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 71.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 64.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 72.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 65.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 88.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 81.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 103.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 96.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 118.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 111.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 133.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 126.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 148.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 141.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 163.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 156.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file './doubly_pipeline.v' on line 71.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file './doubly_pipeline.v' on line 64.
Info    : Unused module input port. [CDFG-500]
        : Input port 'a1' is not used in module 'ROTATING' in file './doubly_pipeline.v' on line 29.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'VECTORING' from file './doubly_pipeline.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'angle' in module 'VECTORING' in file './doubly_pipeline.v' on line 188.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'r' [16] doesn't match the width of right hand side [32] in assignment in file './doubly_pipeline.v' on line 320.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'b8' in module 'VECTORING' in file './doubly_pipeline.v' on line 202.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 's' in module 'ROTATING' in file './doubly_pipeline.v' on line 167, column 16, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 's' in module 'ROTATING' in file './doubly_pipeline.v' on line 168, column 16, hid = 0.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'DOUBLY_PIPELINE'.
Checking for analog nets...
Check completed for analog nets.
Starting remove undriven muxes [v2.0] (stage: post_elab, startdef: DOUBLY_PIPELINE_57, recur: true)
Completed remove undriven muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting remove undriven datapath [v1.0] (stage: post_elab, startdef: DOUBLY_PIPELINE_57, recur: true)
Completed remove undriven datapath (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: DOUBLY_PIPELINE_57, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: DOUBLY_PIPELINE_57, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)
Starting constant mux bdd optimization [v1.0] (stage: post_elab, startdef: DOUBLY_PIPELINE_57, recur: true)
Completed constant mux bdd optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Checking for source RTL...
Check completed for source RTL.
Warning : Replacing existing clock definition. [TIM-101]
        : The clock name is 'clk'
        : A new clock has been defined with the same name as an existing clock.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/yi[0]'.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/yi[1]'.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/yi[2]'.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/yi[3]'.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/yi[4]'.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/yi[5]'.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/yi[6]'.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/yi[7]'.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/yi[8]'.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/yi[9]'.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/yi[10]'.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/yi[11]'.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/yi[12]'.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/yi[13]'.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/yi[14]'.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/yi[15]'.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/xi[0]'.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/xi[1]'.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/xi[2]'.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/xi[3]'.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/xi[4]'.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/xi[5]'.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/xi[6]'.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/xi[7]'.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/xi[8]'.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/xi[9]'.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/xi[10]'.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/xi[11]'.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/xi[12]'.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/xi[13]'.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/xi[14]'.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/xi[15]'.
        Superseding external delay 'in_del_1' set on '/designs/DOUBLY_PIPELINE/ports_in/clk'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/yf[0]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/yf[1]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/yf[2]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/yf[3]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/yf[4]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/yf[5]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/yf[6]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/yf[7]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/yf[8]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/yf[9]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/yf[10]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/yf[11]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/yf[12]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/yf[13]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/yf[14]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/yf[15]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/xf[0]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/xf[1]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/xf[2]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/xf[3]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/xf[4]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/xf[5]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/xf[6]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/xf[7]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/xf[8]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/xf[9]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/xf[10]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/xf[11]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/xf[12]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/xf[13]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/xf[14]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/xf[15]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/ang[0]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/ang[1]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/ang[2]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/ang[3]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/ang[4]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/ang[5]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/ang[6]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/ang[7]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/ang[8]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/ang[9]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/ang[10]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/ang[11]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/ang[12]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/ang[13]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/ang[14]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/ang[15]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/r[0]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/r[1]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/r[2]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/r[3]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/r[4]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/r[5]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/r[6]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/r[7]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/r[8]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/r[9]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/r[10]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/r[11]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/r[12]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/r[13]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/r[14]'.
        Superseding external delay 'ou_del_1' set on '/designs/DOUBLY_PIPELINE/ports_out/r[15]'.


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'DOUBLY_PIPELINE'

No empty modules in design 'DOUBLY_PIPELINE'

  Done Checking the design.
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Apr 27 2023  09:33:28 pm
  Module:                 DOUBLY_PIPELINE
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

/designs/DOUBLY_PIPELINE/ports_in/xi[0]
/designs/DOUBLY_PIPELINE/ports_in/xi[10]
/designs/DOUBLY_PIPELINE/ports_in/xi[11]
  ... 29 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

/designs/DOUBLY_PIPELINE/ports_out/ang[0]
/designs/DOUBLY_PIPELINE/ports_out/ang[10]
/designs/DOUBLY_PIPELINE/ports_out/ang[11]
  ... 61 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                       32
 Outputs without external load                                   64
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         96

Warning : This command will be obsolete in a next major release. [TUI-37]
        : command: 'synthesize'
Info    : Mapping. [SYNTH-4]
        : Mapping 'DOUBLY_PIPELINE' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'DOUBLY_PIPELINE'...
        Preparing the circuit
          Pruning unused logic
Updating ST server settings
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_8' is forked process '60481' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_9' is forked process '60483' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_10' is forked process '60485' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_11' is forked process '60488' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_12' is forked process '60490' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_13' is forked process '60492' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_14' is forked process '60494' on this host.
Info    : Super thread servers are launched successfully. [ST-128]
        : 8 out of 8 super thread servers are launched. Minimum 1 active super thread server is required.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'x1_reg[0]' and 'y1_reg[0]' in 'mycordic' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'a1_reg[0]' and 'b1_reg[0]' in 'cordic_vec' have been merged.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 2 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'x1/y1_reg[0]', 'x2/b1_reg[0]'.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
new_area=42708800  new_slack=-1003.60  new_is_better=0
new_area=28027650  new_slack=-522.80  new_is_better=0
new_area=84353883950  new_slack=-3679.10  new_is_better=0
        Done preparing the circuit
          Structuring (delay-based) DOUBLY_PIPELINE...
          Done structuring (delay-based) DOUBLY_PIPELINE
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 64 CPUs usable)
        Distributing super-thread jobs: mux_ctl_0x_764
          Sending 'mux_ctl_0x_764' to server 'localhost_1_9'...
            Sent 'mux_ctl_0x_764' to server 'localhost_1_9'.
          Received 'mux_ctl_0x_764' from server 'localhost_1_9'. (22223 ms elapsed)
          Structuring (delay-based) mux_ctl_0x_764...
            Starting partial collapsing (xors only) mux_ctl_0x_764
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) mux_ctl_0x_764
        Mapping component mux_ctl_0x_764...
        Distributing super-thread jobs: mux_ctl_0x
          Sending 'mux_ctl_0x' to server 'localhost_1_9'...
            Sent 'mux_ctl_0x' to server 'localhost_1_9'.
          Received 'mux_ctl_0x' from server 'localhost_1_9'. (108149 ms elapsed)
          Structuring (delay-based) mux_ctl_0x...
            Starting partial collapsing (xors only) mux_ctl_0x
            Finished partial collapsing.
            Starting xor partial collapsing mux_ctl_0x
            Finished xor partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) mux_ctl_0x
        Mapping component mux_ctl_0x...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                        Message Text                                                          |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-250    |Info    |    2 |Processing multi-dimensional arrays.                                                                                          |
| CDFG-372    |Info    |    3 |Bitwidth mismatch in assignment.                                                                                              |
|             |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit           |
|             |        |      | assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum            |
|             |        |      | declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any   |
|             |        |      | bitwidth mismatch that appears in this implicit assignment.                                                                  |
| CDFG-500    |Info    |    1 |Unused module input port.                                                                                                     |
|             |        |      |(In port definition within the module, the input port is not used in any assignment statements or conditional expressions for |
|             |        |      | decision statements.                                                                                                         |
| CDFG-508    |Warning |    3 |Removing unused register.                                                                                                     |
|             |        |      |Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the   |
|             |        |      | hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.                                                  |
| CDFG-738    |Info    |   82 |Common subexpression eliminated.                                                                                              |
| CDFG-739    |Info    |   82 |Common subexpression kept.                                                                                                    |
| CWD-19      |Info    |  103 |An implementation was inferred.                                                                                               |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                           |
| ELAB-2      |Info    |    2 |Elaborating Subdesign.                                                                                                        |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                                      |
| ELABUTL-125 |Warning |    2 |Undriven signal detected.                                                                                                     |
|             |        |      |The undriven signal handling can be controlled by setting the attribute 'hdl_unconnected_value' before syn_generic command.   |
| GLO-32      |Info    |    1 |Deleting sequential instances not driving any primary outputs.                                                                |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive   |
|             |        |      | any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If  |
|             |        |      | the message is truncated set the message attribute 'truncate' to false to see the complete list.                             |
| GLO-42      |Info    |    2 |Equivalent sequential instances have been merged.                                                                             |
|             |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to    |
|             |        |      | 'false' or the 'optimize_merge_seq' instance attribute to 'false'.                                                           |
| LBR-9       |Warning |    2 |Library cell has no output pins defined.                                                                                      |
|             |        |      |Add the missing output pin(s)                                                                                                 |
|             |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the   |
|             |        |      | cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the        |
|             |        |      | attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be  |
|             |        |      | picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be:       |
|             |        |      | 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins.    |
|             |        |      | Genus will depend upon the output function defined in the pin group (output pin)                                             |
|             |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                           |
| LBR-41      |Info    |    1 |An output library pin lacks a function attribute.                                                                             |
|             |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model               |
|             |        |      | (because one of its outputs does not have a valid function.                                                                  |
| LBR-155     |Info    |  264 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                      |
|             |        |      |The 'timing_sense' attribute will be respected.                                                                               |
| LBR-162     |Info    |  124 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                       |
|             |        |      |Setting the 'timing_sense' to non_unate.                                                                                      |
| LBR-412     |Info    |    1 |Created nominal operating condition.                                                                                          |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source              |
|             |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                  |
| RPT-16      |Info    |    1 |Joules engine is used.                                                                                                        |
| ST-110      |Info    |    7 |Connection established with super-threading server.                                                                           |
|             |        |      |The tool is entering super-threading mode and has established a connection with a CPU server process.  This is enabled by the |
|             |        |      | root attributes 'super_thread_servers' or 'auto_super_thread'.                                                               |
| ST-128      |Info    |    1 |Super thread servers are launched successfully.                                                                               |
| SYNTH-4     |Info    |    1 |Mapping.                                                                                                                      |
| SYNTH-8     |Info    |    1 |Done incrementally optimizing.                                                                                                |
| TIM-11      |Warning |    1 |Timing problems have been detected in this design.                                                                            |
|             |        |      |Use 'check_timing_intent' or 'report timing -lint' to report more information.                                                |
| TIM-101     |Warning |    1 |Replacing existing clock definition.                                                                                          |
|             |        |      |A new clock has been defined with the same name as an existing clock.                                                         |
| TUI-27      |Error   |    1 |The attribute name is ambiguous.                                                                                              |
|             |        |      |To see the usage/description for this attribute, type '::legacy::set_attribute -h <attr_name> *' (in legacy UI mode)          |
|             |        |      | or 'help * <attr_name> -detail' (in CUI mode).                                                                               |
| TUI-37      |Warning |    1 |This command will be obsolete in a next major release.                                                                        |
|             |        |      |The synthesize command is obsolete. Use the syn_gen, syn_map or syn_opt commands instead.                                     |
| VLOGPT-37   |Warning |    1 |Ignoring unsynthesizable construct.                                                                                           |
|             |        |      |For example, the following constructs will be ignored:
    - initial block
    - final block
    - program block
    -        |
|             |        |      | property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task enable
 |
|             |        |      | - reg declaration with initial value
    - specify block.                                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'default' target slack: -7409 ps
Target path end-point (Pin: x1/xf_reg[10]/d)

       Pin                   Type          Fanout Load Arrival   
                                                  (fF)   (ps)    
-----------------------------------------------------------------
(clock clk)        <<<  launch                               0 R 
x1
  mux_ctl_0xi
    x8_reg[1]/clk                                                
    x8_reg[1]/q    (u)  unmapped_d_flop        36  6.0           
    g214938/in_0                                                 
    g214938/z      (u)  unmapped_complex2       1  1.0           
    g214945/in_1                                                 
    g214945/z      (u)  unmapped_nand2         18 18.0           
    g213719/in_1                                                 
    g213719/z      (u)  unmapped_complex2      16 16.0           
    g213223/in_0                                                 
    g213223/z      (u)  unmapped_complex2       1  1.0           
    g212620/in_0                                                 
    g212620/z      (u)  unmapped_nand2          3  3.0           
    g216501/in_0                                                 
    g216501/z      (u)  unmapped_complex2       1  1.0           
    g212116/in_1                                                 
    g212116/z      (u)  unmapped_nand2          2  2.0           
    g211615/in_1                                                 
    g211615/z      (u)  unmapped_nand2          1  1.0           
    g211616/in_1                                                 
    g211616/z      (u)  unmapped_nand2          3  3.0           
    g216736/in_1                                                 
    g216736/z      (u)  unmapped_complex2       1  1.0           
    g209847/in_0                                                 
    g209847/z      (u)  unmapped_nand2          2  2.0           
    g216840/in_0                                                 
    g216840/z      (u)  unmapped_complex2       2  2.0           
    g209563/in_1                                                 
    g209563/z      (u)  unmapped_nand2          2  2.0           
    g209066/in_0                                                 
    g209066/z      (u)  unmapped_or2            1  1.0           
    g209067/in_1                                                 
    g209067/z      (u)  unmapped_nand2          4  4.0           
    g208851/in_0                                                 
    g208851/z      (u)  unmapped_or2            3  3.0           
    g208587/in_0                                                 
    g208587/z      (u)  unmapped_nand2          1  1.0           
    g217090/in_0                                                 
    g217090/z      (u)  unmapped_complex2       1  1.0           
    g208283/in_1                                                 
    g208283/z      (u)  unmapped_complex2       1  1.0           
    g208165/in_0                                                 
    g208165/z      (u)  unmapped_complex2       4  4.0           
    g217133/in_0                                                 
    g217133/z      (u)  unmapped_complex2       2  2.0           
    g217142/in_1                                                 
    g217142/z      (u)  unmapped_complex2       2  2.0           
    g207849/in_1                                                 
    g207849/z      (u)  unmapped_complex2       5  5.0           
    g207786/in_1                                                 
    g207786/z      (u)  unmapped_or2            1  1.0           
    g207679/in_0                                                 
    g207679/z      (u)  unmapped_complex2       6  6.0           
    g217175/in_0                                                 
    g217175/z      (u)  unmapped_complex2       5  5.0           
    g217184/in_1                                                 
    g217184/z      (u)  unmapped_complex2       3  3.0           
    g207574/in_1                                                 
    g207574/z      (u)  unmapped_complex2       1  1.0           
    g207498/in_0                                                 
    g207498/z      (u)  unmapped_nand2          2  2.0           
    g207482/in_0                                                 
    g207482/z      (u)  unmapped_nand2          1  1.0           
    g207483/in_1                                                 
    g207483/z      (u)  unmapped_nand2          5  5.0           
    g207439/in_0                                                 
    g207439/z      (u)  unmapped_or2            1  1.0           
    g207375/in_0                                                 
    g207375/z      (u)  unmapped_or2            2  2.0           
    g207284/in_0                                                 
    g207284/z      (u)  unmapped_complex2       1  1.0           
    g217263/in_0                                                 
    g217263/z      (u)  unmapped_complex2       1  1.0           
    g207148/in_0                                                 
    g207148/z      (u)  unmapped_nand2          1  1.0           
    g207111/in_1                                                 
    g207111/z      (u)  unmapped_nand2          2  2.0           
    g217272/in_1                                                 
    g217272/z      (u)  unmapped_complex2       1  1.0           
    g207080/in_0                                                 
    g207080/z      (u)  unmapped_or2            1  1.0           
    g207079/in_1                                                 
    g207079/z      (u)  unmapped_or2            2  2.0           
    g207073/in_0                                                 
    g207073/z      (u)  unmapped_nand2          9  9.0           
    g207064/in_0                                                 
    g207064/z      (u)  unmapped_nand2          1  1.0           
    g207039/in_1                                                 
    g207039/z      (u)  unmapped_nand2          9  9.0           
    g207026/in_0                                                 
    g207026/z      (u)  unmapped_complex2       3  3.0           
    g207006/in_1                                                 
    g207006/z      (u)  unmapped_nand2          4  4.0           
    g217291/in_1                                                 
    g217291/z      (u)  unmapped_complex2       2  2.0           
    g217305/in_1                                                 
    g217305/z      (u)  unmapped_complex2       3  3.0           
    g206929/in_0                                                 
    g206929/z      (u)  unmapped_nand2          6  6.0           
    g206896/in_1                                                 
    g206896/z      (u)  unmapped_nand2          1  1.0           
    g206842/in_1                                                 
    g206842/z      (u)  unmapped_nand2          1  1.0           
    g217335/in_0                                                 
    g217335/z      (u)  unmapped_complex2       1  1.0           
    g217343/in_1                                                 
    g217343/z      (u)  unmapped_complex2      11 11.0           
    g206773/in_0                                                 
    g206773/z      (u)  unmapped_nand2          1  1.0           
    g206718/in_0                                                 
    g206718/z      (u)  unmapped_or2            2  2.0           
    g217363/in_0                                                 
    g217363/z      (u)  unmapped_complex2       9  9.0           
    g206650/in_1                                                 
    g206650/z      (u)  unmapped_complex2       6  6.0           
    g206631/in_1                                                 
    g206631/z      (u)  unmapped_or2            1  1.0           
    g206595/in_0                                                 
    g206595/z      (u)  unmapped_nand2          1  1.0           
    g206578/in_1                                                 
    g206578/z      (u)  unmapped_complex2      10 10.0           
    g206552/in_1                                                 
    g206552/z      (u)  unmapped_nand2          2  2.0           
    g206513/in_0                                                 
    g206513/z      (u)  unmapped_complex2       1  1.0           
    g206488/in_1                                                 
    g206488/z      (u)  unmapped_or2            2  2.0           
    g217425/in_0                                                 
    g217425/z      (u)  unmapped_complex2       9  9.0           
    g217437/in_1                                                 
    g217437/z      (u)  unmapped_complex2       6  6.0           
    g206389/in_0                                                 
    g206389/z      (u)  unmapped_nand2          1  1.0           
    g206348/in_0                                                 
    g206348/z      (u)  unmapped_nand2          1  1.0           
    g206340/in_0                                                 
    g206340/z      (u)  unmapped_nand2         11 11.0           
    g206309/in_1                                                 
    g206309/z      (u)  unmapped_nand2          6  6.0           
    g206257/in_0                                                 
    g206257/z      (u)  unmapped_nand2          1  1.0           
    g217482/in_0                                                 
    g217482/z      (u)  unmapped_complex2       4  4.0           
    g206199/in_1                                                 
    g206199/z      (u)  unmapped_complex2       1  1.0           
    g206163/in_0                                                 
    g206163/z      (u)  unmapped_nand2          7  7.0           
    g206147/in_0                                                 
    g206147/z      (u)  unmapped_nand2          1  1.0           
    g206133/in_0                                                 
    g206133/z      (u)  unmapped_nand2          1  1.0           
    g206074/in_1                                                 
    g206074/z      (u)  unmapped_complex2       1  1.0           
    g217515/in_0                                                 
    g217515/z      (u)  unmapped_complex2       9  9.0           
    g206012/in_1                                                 
    g206012/z      (u)  unmapped_nand2          6  6.0           
    g217526/in_0                                                 
    g217526/z      (u)  unmapped_complex2       2  2.0           
    g205956/in_1                                                 
    g205956/z      (u)  unmapped_or2            1  1.0           
    g205944/in_0                                                 
    g205944/z      (u)  unmapped_nand2          7  7.0           
    g217544/in_0                                                 
    g217544/z      (u)  unmapped_complex2       1  1.0           
    g205868/in_1                                                 
    g205868/z      (u)  unmapped_or2            8  8.0           
    g205844/in_0                                                 
    g205844/z      (u)  unmapped_nand2          6  6.0           
    g205825/in_0                                                 
    g205825/z      (u)  unmapped_nand2          1  1.0           
    g205783/in_0                                                 
    g205783/z      (u)  unmapped_complex2       2  2.0           
    g205778/in_0                                                 
    g205778/z      (u)  unmapped_or2            4  4.0           
    g205745/in_0                                                 
    g205745/z      (u)  unmapped_complex2       1  1.0           
    g205725/in_1                                                 
    g205725/z      (u)  unmapped_nand2          3  3.0           
    g217589/in_0                                                 
    g217589/z      (u)  unmapped_complex2       1  1.0           
    g205680/in_0                                                 
    g205680/z      (u)  unmapped_nand2          7  7.0           
    g217611/in_0                                                 
    g217611/z      (u)  unmapped_complex2       7  7.0           
    g205609/in_0                                                 
    g205609/z      (u)  unmapped_nand2          5  5.0           
    g205581/in_1                                                 
    g205581/z      (u)  unmapped_or2            3  3.0           
    g205582/in_1                                                 
    g205582/z      (u)  unmapped_nand2          6  6.0           
    g162643/in_0                                                 
    g162643/z      (u)  unmapped_nand2          3  3.0           
    g205528/in_0                                                 
    g205528/z      (u)  unmapped_nand2          3  3.0           
    g205491/in_0                                                 
    g205491/z      (u)  unmapped_complex2       5  5.0           
    g205474/in_1                                                 
    g205474/z      (u)  unmapped_or2            1  1.0           
    g205445/in_0                                                 
    g205445/z      (u)  unmapped_complex2       7  7.0           
    g217664/in_1                                                 
    g217664/z      (u)  unmapped_complex2       7  7.0           
    g205364/in_0                                                 
    g205364/z      (u)  unmapped_nand2          5  5.0           
    g205355/in_0                                                 
    g205355/z      (u)  unmapped_nand2          1  1.0           
    g205356/in_1                                                 
    g205356/z      (u)  unmapped_nand2          4  4.0           
    g162667/in_0                                                 
    g162667/z      (u)  unmapped_or2            3  3.0           
    g170786/in_0                                                 
    g170786/z      (u)  unmapped_or2            2  2.0           
    g184118/in_0                                                 
    g184118/z      (u)  unmapped_complex2       4  4.0           
    g205272/in_0                                                 
    g205272/z      (u)  unmapped_nand2          4  4.0           
    g205252/in_1                                                 
    g205252/z      (u)  unmapped_or2            2  2.0           
    g217698/in_0                                                 
    g217698/z      (u)  unmapped_complex2       1  1.0           
    g205212/in_1                                                 
    g205212/z      (u)  unmapped_nand2          8  8.0           
    g162656/in_0                                                 
    g162656/z      (u)  unmapped_nand2          6  6.0           
    g205177/in_0                                                 
    g205177/z      (u)  unmapped_nand2          1  1.0           
    g205149/in_1                                                 
    g205149/z      (u)  unmapped_nand2          1  1.0           
    g205134/in_1                                                 
    g205134/z      (u)  unmapped_nand2          5  5.0           
    g205132/in_1                                                 
    g205132/z      (u)  unmapped_nand2          4  4.0           
    g205110/in_0                                                 
    g205110/z      (u)  unmapped_or2            2  2.0           
    g169615/in_1                                                 
    g169615/z      (u)  unmapped_or2            1  1.0           
    g205066/in_0                                                 
    g205066/z      (u)  unmapped_nand2          3  3.0           
    g217733/in_0                                                 
    g217733/z      (u)  unmapped_complex2       1  1.0           
    g205020/in_1                                                 
    g205020/z      (u)  unmapped_complex2       6  6.0           
    g217746/in_0                                                 
    g217746/z      (u)  unmapped_complex2       4  4.0           
    g217754/in_1                                                 
    g217754/z      (u)  unmapped_complex2       1  1.0           
    g204976/in_1                                                 
    g204976/z      (u)  unmapped_nand2          1  1.0           
    g204957/in_1                                                 
    g204957/z      (u)  unmapped_nand2          2  2.0           
    g204954/in_1                                                 
    g204954/z      (u)  unmapped_nand2          3  3.0           
    g204935/in_1                                                 
    g204935/z      (u)  unmapped_or2            1  1.0           
    g217775/in_0                                                 
    g217775/z      (u)  unmapped_complex2       4  4.0           
    g204901/in_0                                                 
    g204901/z      (u)  unmapped_or2            3  3.0           
    g204883/in_0                                                 
    g204883/z      (u)  unmapped_or2            2  2.0           
    g204869/in_0                                                 
    g204869/z      (u)  unmapped_or2            3  3.0           
    g217787/in_0                                                 
    g217787/z      (u)  unmapped_complex2       7  7.0           
    g204832/in_0                                                 
    g204832/z      (u)  unmapped_or2            2  2.0           
    g217794/in_0                                                 
    g217794/z      (u)  unmapped_complex2       2  2.0           
    g217799/in_1                                                 
    g217799/z      (u)  unmapped_complex2       1  1.0           
    g204795/in_1                                                 
    g204795/z      (u)  unmapped_nand2          1  1.0           
    xf_reg[10]/d   <<<  unmapped_d_flop                          
    xf_reg[10]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                           1000 R 
-----------------------------------------------------------------
Start-point  : x1/mux_ctl_0xi/x8_reg[1]/clk
End-point    : x1/mux_ctl_0xi/xf_reg[10]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of -7409ps.
 
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 64 CPUs usable)
        Distributing super-thread jobs: mux_ctl_0x
          Sending 'mux_ctl_0x' to server 'localhost_1_9'...
            Sent 'mux_ctl_0x' to server 'localhost_1_9'.
          Received 'mux_ctl_0x' from server 'localhost_1_9'. (52787 ms elapsed)
          Restructuring (delay-based) mux_ctl_0x...
          Done restructuring (delay-based) mux_ctl_0x
        Optimizing component mux_ctl_0x...
        Distributing super-thread jobs: mux_ctl_0x_764
          Sending 'mux_ctl_0x_764' to server 'localhost_1_9'...
            Sent 'mux_ctl_0x_764' to server 'localhost_1_9'.
          Received 'mux_ctl_0x_764' from server 'localhost_1_9'. (30755 ms elapsed)
          Restructuring (delay-based) mux_ctl_0x_764...
          Done restructuring (delay-based) mux_ctl_0x_764
        Optimizing component mux_ctl_0x_764...
 
Global mapping timing result
============================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
      Pin               Type      Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk)            launch                                  0 R 
x1
  mux_ctl_0xi
    y8_reg[1]/CK                                 0    +0       0 R 
    y8_reg[1]/Q        MDFFHQX4       18  4.4   38  +210     210 R 
    g264490/B                                         +0     210   
    g264490/Y          NOR2XL          1  0.2   29   +43     252 F 
    g264135/AN                                        +0     252   
    g264135/Y          NAND2BX1        2  0.7   74  +101     353 F 
    g263769/B                                         +0     353   
    g263769/Y          NOR2X1          1  0.8   67   +81     434 R 
    g263711/A                                         +0     434   
    g263711/Y          NOR2X2          2  0.5   35   +59     493 F 
    g262948/B                                         +0     493   
    g262948/Y          NAND2XL         1  0.2   26   +36     529 R 
    g262891/AN                                        +0     529   
    g262891/Y          NOR2BX1         2  0.8   63  +101     630 R 
    g262586/B                                         +0     630   
    g262586/Y          NAND2X1         2  0.5   66   +79     709 F 
    g262472/AN                                        +0     709   
    g262472/Y          NOR2BX1         1  0.4   34   +85     794 F 
    g262283/B                                         +0     794   
    g262283/Y          CLKXOR2X1       2  1.2   43  +142     936 R 
    g262065/B                                         +0     936   
    g262065/Y          NAND2X1         2  0.5   64   +68    1003 F 
    g261982/AN                                        +0    1003   
    g261982/Y          NOR2BX1         1  0.5   34   +85    1089 F 
    g261762/S0                                        +0    1089   
    g261762/Y          MXI2X1          2  0.8  103  +106    1195 F 
    g261569/S0                                        +0    1195   
    g261569/Y          MXI2X1          1  0.4   86  +124    1320 F 
    g261470/B                                         +0    1320   
    g261470/Y          CLKXOR2X1       3  2.0   60  +172    1492 R 
    g261335/B                                         +0    1492   
    g261335/Y          NOR2X2          2  1.4   49   +54    1546 F 
    g261224/B                                         +0    1546   
    g261224/Y          NOR2X2          1  0.8   47   +54    1600 R 
    g261210/B                                         +0    1600   
    g261210/Y          NAND2BX2        1  1.4   78   +75    1675 F 
    g261161/B                                         +0    1675   
    g261161/Y          NOR2X4          1  2.4   57   +69    1744 R 
    g261141/B                                         +0    1744   
    g261141/Y          NOR2X6          4  3.8   47   +49    1794 F 
    g261101/A1                                        +0    1794   
    g261101/Y          AOI21X4         2  1.4   49   +64    1858 R 
    g261077/S0                                        +0    1858   
    g261077/Y          MXI2X1          2  0.9   88  +107    1965 R 
    g261045/B                                         +0    1965   
    g261045/Y          CLKAND2X3       1  1.6   28  +118    2084 R 
    g261038/B                                         +0    2084   
    g261038/Y          NAND2X4         1  1.4   58   +54    2138 F 
    g260649/B                                         +0    2138   
    g260649/Y          NOR3X4          2  2.0   85  +100    2237 R 
    g260628/B                                         +0    2237   
    g260628/Y          NAND2X4         2  1.7   67   +83    2320 F 
    g260605/B                                         +0    2320   
    g260605/Y          NOR2X4          4  1.8   50   +61    2381 R 
    g260574/B                                         +0    2381   
    g260574/Y          NAND2XL         1  0.2   60   +71    2452 F 
    g260557/AN                                        +0    2452   
    g260557/Y          NOR2BX2         2  1.4   41  +105    2557 F 
    g260479/A1                                        +0    2557   
    g260479/Y          OAI21X2         1  0.8   58   +63    2620 R 
    g260467/A                                         +0    2620   
    g260467/Y          NOR2X2          1  0.7   36   +56    2676 F 
    g260461/B                                         +0    2676   
    g260461/Y          NAND2X2         2  1.2   33   +37    2712 R 
    g260455/B                                         +0    2712   
    g260455/Y          NOR2X2          1  0.7   32   +35    2747 F 
    g260450/B                                         +0    2747   
    g260450/Y          NOR2X2          4  1.4   58   +54    2801 R 
    g260427/A                                         +0    2801   
    g260427/Y          AND2X1          1  1.6   49  +149    2949 R 
    g260421/B0                                        +0    2949   
    g260421/Y          AOI21X4         7  4.5  111   +52    3002 F 
    g260378/B                                         +0    3002   
    g260378/Y          NOR2X6          3  4.8   70   +87    3089 R 
    g260327/A                                         +0    3089   
    g260327/Y          NAND2X4         2  1.7   63   +85    3174 F 
    g260309/B                                         +0    3174   
    g260309/Y          NOR2X4          2  2.0   51   +60    3234 R 
    g260300/B                                         +0    3234   
    g260300/Y          NOR2X4         13  8.4   78   +67    3301 F 
    g260289/A                                         +0    3301   
    g260289/Y          CLKINVX4        1  0.4   22   +46    3347 R 
    g260261/B                                         +0    3347   
    g260261/Y          NAND2X1         2  0.6   69   +59    3406 F 
    g260238/B                                         +0    3406   
    g260238/Y          NOR2X1          2  0.6   58   +72    3478 R 
    g260228/A                                         +0    3478   
    g260228/Y          CLKINVX1        1  0.2   24   +47    3526 F 
    g260215/AN                                        +0    3526   
    g260215/Y          NOR2BX2         3  2.4   53   +95    3620 F 
    g260191/B                                         +0    3620   
    g260191/Y          NOR2X4          3  1.8   48   +55    3675 R 
    g260110/B                                         +0    3675   
    g260110/Y          NOR2X2          1  0.7   33   +43    3718 F 
    g260083/B                                         +0    3718   
    g260083/Y          NAND2X2         1  0.8   29   +33    3751 R 
    g260069/B                                         +0    3751   
    g260069/Y          NAND2X2         2  1.9   88   +73    3823 F 
    g260038/B                                         +0    3823   
    g260038/Y          NOR2X4          5  2.4   58   +74    3897 R 
    g260031/A                                         +0    3897   
    g260031/Y          BUFX3           3  2.3   31   +95    3992 R 
    g260017/B                                         +0    3992   
    g260017/Y          CLKAND2X2       1  2.4   41  +108    4100 R 
    g259940/A                                         +0    4100   
    g259940/Y          NOR2X6          6  3.6   40   +48    4148 F 
    g259928/A                                         +0    4148   
    g259928/Y          CLKINVX4        4  2.0   23   +33    4181 R 
    g259863/A                                         +0    4181   
    g259863/Y          NAND2X2         1  1.4   74   +70    4251 F 
    g259820/A                                         +0    4251   
    g259820/Y          NOR2X4          1  2.4   55   +78    4329 R 
    g259801/B                                         +0    4329   
    g259801/Y          NOR2X6          3  3.2   37   +47    4376 F 
    g259760/A                                         +0    4376   
    g259760/Y          NOR2X6          4  2.4   52   +56    4432 R 
    g259749/A                                         +0    4432   
    g259749/Y          CLKINVX3        4  2.3   36   +47    4480 F 
    g259727/B                                         +0    4480   
    g259727/Y          OR2XL           1  0.7   47  +102    4582 F 
    g259707/B                                         +0    4582   
    g259707/Y          NAND2X2         1  1.6   41   +44    4626 R 
    g259695/B                                         +0    4626   
    g259695/Y          NOR2X4          4  3.1   43   +44    4670 F 
    g259658/A                                         +0    4670   
    g259658/Y          NOR2X2          2  1.6   63   +71    4741 R 
    g259643/B                                         +0    4741   
    g259643/Y          NAND2X2         1  0.7   60   +72    4813 F 
    g259630/B                                         +0    4813   
    g259630/Y          NOR2X2          1  0.8   48   +60    4873 R 
    g259620/B                                         +0    4873   
    g259620/Y          NOR2X2          4  1.3   39   +47    4920 F 
    g259614/A                                         +0    4920   
    g259614/Y          CLKINVX1        2  0.8   30   +39    4959 R 
    g259613/A                                         +0    4959   
    g259613/Y          CLKINVX1        4  1.2   44   +44    5004 F 
    g259582/B                                         +0    5004   
    g259582/Y          NAND2XL         1  0.2   57   +41    5045 R 
    g259510/AN                                        +0    5045   
    g259510/Y          NOR2BX2         1  1.6   65  +137    5182 R 
    g259432/B                                         +0    5182   
    g259432/Y          NOR3X4          2  1.0   44   +57    5240 F 
    g259394/A                                         +0    5240   
    g259394/Y          NOR2X2          3  2.4   80   +82    5322 R 
    g259386/A                                         +0    5322   
    g259386/Y          CLKINVX3        4  2.9   45   +64    5386 F 
    g259329/C                                         +0    5386   
    g259329/Y          NOR3X2          2  1.6  105   +87    5472 R 
    g259303/B                                         +0    5472   
    g259303/Y          NOR3BX2         1  1.5   57   +89    5561 F 
    g259262/A                                         +0    5561   
    g259262/Y          NAND2X4         5  3.2   41   +50    5611 R 
    g259237/B                                         +0    5611   
    g259237/Y          NAND2X2         4  1.4   75   +71    5682 F 
    g259195/B                                         +0    5682   
    g259195/Y          XNOR2X1         4  1.4   47  +192    5874 R 
    g259167/B                                         +0    5874   
    g259167/Y          NAND2X1         2  1.0   90   +85    5959 F 
    g259146/B                                         +0    5959   
    g259146/Y          NAND2X2         1  0.8   34   +62    6021 R 
    g259129/A                                         +0    6021   
    g259129/Y          NOR2X2          1  0.7   32   +42    6064 F 
    g259107/B                                         +0    6064   
    g259107/Y          NOR2X2          5  2.4   79   +66    6130 R 
    g259061/A                                         +0    6130   
    g259061/Y          NOR2X2          4  2.0   56   +76    6206 F 
    g258982/B                                         +0    6206   
    g258982/Y          NOR2X2          4  1.4   61   +66    6272 R 
    g258965/B                                         +0    6272   
    g258965/Y          NAND2X1         2  0.6   71   +81    6352 F 
    g258952/AN                                        +0    6352   
    g258952/Y          NOR2BX1         3  0.8   48   +92    6444 F 
    g258928/B                                         +0    6444   
    g258928/Y          OR2X1           3  0.8   37  +116    6561 F 
    g258880/B                                         +0    6561   
    g258880/Y          NAND2X1         2  0.6   34   +39    6600 R 
    g258844/A1N                                       +0    6600   
    g258844/Y          AOI2BB1X1       2  1.2   82  +106    6705 R 
    g258834/B                                         +0    6705   
    g258834/Y          NOR2X2          2  1.0   44   +63    6769 F 
    g258805/B                                         +0    6769   
    g258805/Y          NOR2X2          4  1.6   64   +62    6831 R 
    g258775/B                                         +0    6831   
    g258775/Y          CLKXOR2X1       4  2.3   66  +177    7008 R 
    g258744/B                                         +0    7008   
    g258744/Y          NOR2X1          2  0.6   61   +60    7067 F 
    g258734/B                                         +0    7067   
    g258734/Y          NOR2X1          3  1.2   83   +83    7151 R 
    g258695/B                                         +0    7151   
    g258695/Y          NAND2X2         4  1.7   88   +97    7248 F 
    g258664/B                                         +0    7248   
    g258664/Y          NOR2X2          1  0.8   52   +74    7322 R 
    g258660/B                                         +0    7322   
    g258660/Y          NOR2X2          5  2.4   56   +57    7379 F 
    g258639/A                                         +0    7379   
    g258639/Y          NOR2X2          5  2.4   84   +88    7467 R 
    g258633/B                                         +0    7467   
    g258633/Y          NOR2X2          4  1.4   44   +67    7534 F 
    g258585/B                                         +0    7534   
    g258585/Y          XNOR2X1         2  1.2   43  +177    7710 R 
    g258551/B                                         +0    7710   
    g258551/Y          NOR2X2          3  1.1   42   +43    7753 F 
    g258504/A                                         +0    7753   
    g258504/Y          NAND2XL         1  0.4   37   +48    7802 R 
    g258501/A                                         +0    7802   
    g258501/Y          CLKINVX1        1  0.7   32   +41    7843 F 
    g258492/A                                         +0    7843   
    g258492/Y          NOR2X2          3  2.0   73   +71    7915 R 
    g258462/A1                                        +0    7915   
    g258462/Y          OAI21X2         3  1.6   94  +103    8018 F 
    g258457/A                                         +0    8018   
    g258457/Y          CLKINVX3        4  3.2   42   +66    8084 R 
    g258448/B                                         +0    8084   
    g258448/Y          NOR2X2          3  0.8   33   +41    8124 F 
    g258442/A                                         +0    8124   
    g258442/Y          CLKINVX1        1  0.2   17   +29    8153 R 
    g258379/AN                                        +0    8153   
    g258379/Y          NAND2BX1        1  0.8   42   +69    8223 R 
    g258376/A                                         +0    8223   
    g258376/Y          CLKINVX2        1  1.4   33   +42    8265 F 
    g258345/A                                         +0    8265   
    g258345/Y          NOR2X4          3  2.0   52   +57    8322 R 
    g258334/B                                         +0    8322   
    g258334/Y          NAND2X2         2  1.1   68   +72    8394 F 
    g258325/C0                                        +0    8394   
    g258325/Y          AOI211X2        2  1.2  103  +103    8497 R 
    g258317/B                                         +0    8497   
    g258317/Y          NAND2X2         4  1.2   78  +100    8597 F 
    g258303/B                                         +0    8597   
    g258303/Y          NOR2X1          2  0.7   63   +80    8677 R 
    g258287/B                                         +0    8677   
    g258287/Y          CLKAND2X2       7  2.4   42  +123    8800 R 
    g258256/A1N                                       +0    8800   
    g258256/Y          OAI2BB1XL       2  0.8   48  +122    8921 R 
    g258245/A                                         +0    8921   
    g258245/Y          CLKINVX1        1  0.5   30   +46    8967 F 
    g258223/S0                                        +0    8967   
    g258223/Y          MXI2X1          1  0.2   56   +47    9014 R 
    yf_reg[10]/D  <<<  DFFQXL                         +0    9014   
    yf_reg[10]/CK      setup                     0  +135    9149 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                              1000 R 
-------------------------------------------------------------------
Timing slack :   -8149ps (TIMING VIOLATION)
Start-point  : x1/mux_ctl_0xi/y8_reg[1]/CK
End-point    : x1/mux_ctl_0xi/yf_reg[10]/D

 
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_map                27091    -8148  x1/y8_reg[1]/CK --> x1/yf_reg[10]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default             -7409    -8149      -9%     1000 

 
Global incremental target info
==============================
Cost Group 'default' target slack: -8149 ps
Target path end-point (Pin: x1/yf_reg[10]/D (DFFQXL/D))

      Pin               Type      Fanout Load Arrival   
                                         (fF)   (ps)    
--------------------------------------------------------
(clock clk)       <<<  launch                       0 R 
x1
  mux_ctl_0xi
    y8_reg[1]/CK                                        
    y8_reg[1]/Q        MDFFHQX4       18  4.4           
    g264490/B                                           
    g264490/Y          NOR2XL          1  0.2           
    g264135/AN                                          
    g264135/Y          NAND2BX1        2  0.7           
    g263769/B                                           
    g263769/Y          NOR2X1          1  0.8           
    g263711/A                                           
    g263711/Y          NOR2X2          2  0.5           
    g262948/B                                           
    g262948/Y          NAND2XL         1  0.2           
    g262891/AN                                          
    g262891/Y          NOR2BX1         2  0.8           
    g262586/B                                           
    g262586/Y          NAND2X1         2  0.5           
    g262472/AN                                          
    g262472/Y          NOR2BX1         1  0.4           
    g262283/B                                           
    g262283/Y          CLKXOR2X1       2  1.2           
    g262065/B                                           
    g262065/Y          NAND2X1         2  0.5           
    g261982/AN                                          
    g261982/Y          NOR2BX1         1  0.5           
    g261762/S0                                          
    g261762/Y          MXI2X1          2  0.8           
    g261569/S0                                          
    g261569/Y          MXI2X1          1  0.4           
    g261470/B                                           
    g261470/Y          CLKXOR2X1       3  2.0           
    g261335/B                                           
    g261335/Y          NOR2X2          2  1.4           
    g261224/B                                           
    g261224/Y          NOR2X2          1  0.8           
    g261210/B                                           
    g261210/Y          NAND2BX2        1  1.4           
    g261161/B                                           
    g261161/Y          NOR2X4          1  2.4           
    g261141/B                                           
    g261141/Y          NOR2X6          4  3.8           
    g261101/A1                                          
    g261101/Y          AOI21X4         2  1.4           
    g261077/S0                                          
    g261077/Y          MXI2X1          2  0.9           
    g261045/B                                           
    g261045/Y          CLKAND2X3       1  1.6           
    g261038/B                                           
    g261038/Y          NAND2X4         1  1.4           
    g260649/B                                           
    g260649/Y          NOR3X4          2  2.0           
    g260628/B                                           
    g260628/Y          NAND2X4         2  1.7           
    g260605/B                                           
    g260605/Y          NOR2X4          4  1.8           
    g260574/B                                           
    g260574/Y          NAND2XL         1  0.2           
    g260557/AN                                          
    g260557/Y          NOR2BX2         2  1.4           
    g260479/A1                                          
    g260479/Y          OAI21X2         1  0.8           
    g260467/A                                           
    g260467/Y          NOR2X2          1  0.7           
    g260461/B                                           
    g260461/Y          NAND2X2         2  1.2           
    g260455/B                                           
    g260455/Y          NOR2X2          1  0.7           
    g260450/B                                           
    g260450/Y          NOR2X2          4  1.4           
    g260427/A                                           
    g260427/Y          AND2X1          1  1.6           
    g260421/B0                                          
    g260421/Y          AOI21X4         7  4.5           
    g260378/B                                           
    g260378/Y          NOR2X6          3  4.8           
    g260327/A                                           
    g260327/Y          NAND2X4         2  1.7           
    g260309/B                                           
    g260309/Y          NOR2X4          2  2.0           
    g260300/B                                           
    g260300/Y          NOR2X4         13  8.4           
    g260289/A                                           
    g260289/Y          CLKINVX4        1  0.4           
    g260261/B                                           
    g260261/Y          NAND2X1         2  0.6           
    g260238/B                                           
    g260238/Y          NOR2X1          2  0.6           
    g260228/A                                           
    g260228/Y          CLKINVX1        1  0.2           
    g260215/AN                                          
    g260215/Y          NOR2BX2         3  2.4           
    g260191/B                                           
    g260191/Y          NOR2X4          3  1.8           
    g260110/B                                           
    g260110/Y          NOR2X2          1  0.7           
    g260083/B                                           
    g260083/Y          NAND2X2         1  0.8           
    g260069/B                                           
    g260069/Y          NAND2X2         2  1.9           
    g260038/B                                           
    g260038/Y          NOR2X4          5  2.4           
    g260031/A                                           
    g260031/Y          BUFX3           3  2.3           
    g260017/B                                           
    g260017/Y          CLKAND2X2       1  2.4           
    g259940/A                                           
    g259940/Y          NOR2X6          6  3.6           
    g259928/A                                           
    g259928/Y          CLKINVX4        4  2.0           
    g259863/A                                           
    g259863/Y          NAND2X2         1  1.4           
    g259820/A                                           
    g259820/Y          NOR2X4          1  2.4           
    g259801/B                                           
    g259801/Y          NOR2X6          3  3.2           
    g259760/A                                           
    g259760/Y          NOR2X6          4  2.4           
    g259749/A                                           
    g259749/Y          CLKINVX3        4  2.3           
    g259727/B                                           
    g259727/Y          OR2XL           1  0.7           
    g259707/B                                           
    g259707/Y          NAND2X2         1  1.6           
    g259695/B                                           
    g259695/Y          NOR2X4          4  3.1           
    g259658/A                                           
    g259658/Y          NOR2X2          2  1.6           
    g259643/B                                           
    g259643/Y          NAND2X2         1  0.7           
    g259630/B                                           
    g259630/Y          NOR2X2          1  0.8           
    g259620/B                                           
    g259620/Y          NOR2X2          4  1.3           
    g259614/A                                           
    g259614/Y          CLKINVX1        2  0.8           
    g259613/A                                           
    g259613/Y          CLKINVX1        4  1.2           
    g259582/B                                           
    g259582/Y          NAND2XL         1  0.2           
    g259510/AN                                          
    g259510/Y          NOR2BX2         1  1.6           
    g259432/B                                           
    g259432/Y          NOR3X4          2  1.0           
    g259394/A                                           
    g259394/Y          NOR2X2          3  2.4           
    g259386/A                                           
    g259386/Y          CLKINVX3        4  2.9           
    g259329/C                                           
    g259329/Y          NOR3X2          2  1.6           
    g259303/B                                           
    g259303/Y          NOR3BX2         1  1.5           
    g259262/A                                           
    g259262/Y          NAND2X4         5  3.2           
    g259237/B                                           
    g259237/Y          NAND2X2         4  1.4           
    g259195/B                                           
    g259195/Y          XNOR2X1         4  1.4           
    g259167/B                                           
    g259167/Y          NAND2X1         2  1.0           
    g259146/B                                           
    g259146/Y          NAND2X2         1  0.8           
    g259129/A                                           
    g259129/Y          NOR2X2          1  0.7           
    g259107/B                                           
    g259107/Y          NOR2X2          5  2.4           
    g259061/A                                           
    g259061/Y          NOR2X2          4  2.0           
    g258982/B                                           
    g258982/Y          NOR2X2          4  1.4           
    g258965/B                                           
    g258965/Y          NAND2X1         2  0.6           
    g258952/AN                                          
    g258952/Y          NOR2BX1         3  0.8           
    g258928/B                                           
    g258928/Y          OR2X1           3  0.8           
    g258880/B                                           
    g258880/Y          NAND2X1         2  0.6           
    g258844/A1N                                         
    g258844/Y          AOI2BB1X1       2  1.2           
    g258834/B                                           
    g258834/Y          NOR2X2          2  1.0           
    g258805/B                                           
    g258805/Y          NOR2X2          4  1.6           
    g258775/B                                           
    g258775/Y          CLKXOR2X1       4  2.3           
    g258744/B                                           
    g258744/Y          NOR2X1          2  0.6           
    g258734/B                                           
    g258734/Y          NOR2X1          3  1.2           
    g258695/B                                           
    g258695/Y          NAND2X2         4  1.7           
    g258664/B                                           
    g258664/Y          NOR2X2          1  0.8           
    g258660/B                                           
    g258660/Y          NOR2X2          5  2.4           
    g258639/A                                           
    g258639/Y          NOR2X2          5  2.4           
    g258633/B                                           
    g258633/Y          NOR2X2          4  1.4           
    g258585/B                                           
    g258585/Y          XNOR2X1         2  1.2           
    g258551/B                                           
    g258551/Y          NOR2X2          3  1.1           
    g258504/A                                           
    g258504/Y          NAND2XL         1  0.4           
    g258501/A                                           
    g258501/Y          CLKINVX1        1  0.7           
    g258492/A                                           
    g258492/Y          NOR2X2          3  2.0           
    g258462/A1                                          
    g258462/Y          OAI21X2         3  1.6           
    g258457/A                                           
    g258457/Y          CLKINVX3        4  3.2           
    g258448/B                                           
    g258448/Y          NOR2X2          3  0.8           
    g258442/A                                           
    g258442/Y          CLKINVX1        1  0.2           
    g258379/AN                                          
    g258379/Y          NAND2BX1        1  0.8           
    g258376/A                                           
    g258376/Y          CLKINVX2        1  1.4           
    g258345/A                                           
    g258345/Y          NOR2X4          3  2.0           
    g258334/B                                           
    g258334/Y          NAND2X2         2  1.1           
    g258325/C0                                          
    g258325/Y          AOI211X2        2  1.2           
    g258317/B                                           
    g258317/Y          NAND2X2         4  1.2           
    g258303/B                                           
    g258303/Y          NOR2X1          2  0.7           
    g258287/B                                           
    g258287/Y          CLKAND2X2       7  2.4           
    g258256/A1N                                         
    g258256/Y          OAI2BB1XL       2  0.8           
    g258245/A                                           
    g258245/Y          CLKINVX1        1  0.5           
    g258223/S0                                          
    g258223/Y          MXI2X1          1  0.2           
    yf_reg[10]/D  <<<  DFFQXL                           
    yf_reg[10]/CK      setup                            
- - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)            capture                   1000 R 
--------------------------------------------------------
Start-point  : x1/mux_ctl_0xi/y8_reg[1]/CK
End-point    : x1/mux_ctl_0xi/yf_reg[10]/D

The global mapper estimates a slack for this path of -8150ps.
 
              Distributing super-thread jobs: mux_ctl_0x
                Sending 'mux_ctl_0x' to server 'localhost_1_9'...
                  Sent 'mux_ctl_0x' to server 'localhost_1_9'.
                Received 'mux_ctl_0x' from server 'localhost_1_9'. (16066 ms elapsed)
              Distributing super-thread jobs: mux_ctl_0x_764
                Sending 'mux_ctl_0x_764' to server 'localhost_1_9'...
                  Sent 'mux_ctl_0x_764' to server 'localhost_1_9'.
                Received 'mux_ctl_0x_764' from server 'localhost_1_9'. (3350 ms elapsed)
 
Global incremental timing result
================================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
      Pin               Type      Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk)            launch                                  0 R 
x1
  mux_ctl_0xi
    y8_reg[5]/CK                                 0    +0       0 R 
    y8_reg[5]/Q        SDFFHQX4       19  4.9   48  +237     237 F 
    g264915/A                                         +0     237   
    g264915/Y          INVX2           3  1.6   30   +42     279 R 
    g268242/B                                         +0     279   
    g268242/Y          NOR2BX1         1  1.4   56   +49     328 F 
    g264202/A                                         +0     328   
    g264202/Y          NOR2X4         16  5.2   84   +87     415 R 
    g263620/B                                         +0     415   
    g263620/Y          NOR2X4         11  3.0   51   +65     480 F 
    g263252/B                                         +0     480   
    g263252/Y          NAND2XL         1  0.4   36   +50     530 R 
    g263176/B                                         +0     530   
    g263176/Y          NAND2X1         4  0.8   79   +73     603 F 
    g262820/B                                         +0     603   
    g262820/Y          NAND2XL         1  0.2   34   +63     666 R 
    g262724/AN                                        +0     666   
    g262724/Y          NOR2BX1         1  0.4   46   +94     760 R 
    g262511/B                                         +0     760   
    g262511/Y          CLKXOR2X1       3  0.9   41  +161     921 F 
    g267830/AN                                        +0     921   
    g267830/Y          NAND2BX1        1  0.7   80  +106    1027 F 
    g261923/B0                                        +0    1027   
    g261923/Y          OAI21X2         3  1.6   74   +62    1088 R 
    g261689/A1                                        +0    1088   
    g261689/Y          OAI21X1         2  0.7   88  +103    1192 F 
    g261491/S0                                        +0    1192   
    g261491/Y          MXI2XL          1  0.4  106  +122    1314 F 
    g261414/B                                         +0    1314   
    g261414/Y          CLKXOR2X1       2  0.8   35  +167    1481 R 
    g261300/B                                         +0    1481   
    g261300/Y          NAND2X1         3  1.1   95   +81    1562 F 
    g261203/AN                                        +0    1562   
    g261203/Y          NOR2BX1         2  0.6   38  +100    1662 F 
    g261197/A                                         +0    1662   
    g261197/Y          INVX1           1  0.8   30   +39    1701 R 
    g261164/A0                                        +0    1701   
    g261164/Y          OAI21X2         1  1.4   89   +94    1795 F 
    g261108/B0                                        +0    1795   
    g261108/Y          AOI21X4         5  2.0   59   +79    1874 R 
    g261076/A1                                        +0    1874   
    g261076/Y          OAI21X1         1  0.4   74   +86    1960 F 
    g268002/B                                         +0    1960   
    g268002/Y          CLKXOR2X1       3  0.9   37  +155    2115 R 
    g261003/A                                         +0    2115   
    g261003/Y          CLKAND2X3       2  3.2   38  +111    2226 R 
    g260625/B                                         +0    2226   
    g260625/Y          NAND2X4         1  0.7   48   +53    2279 F 
    g260614/B                                         +0    2279   
    g260614/Y          NOR2X2          3  1.2   56   +59    2338 R 
    g260571/B                                         +0    2338   
    g260571/Y          NAND2X2         1  0.7   58   +68    2406 F 
    g260532/A1                                        +0    2406   
    g260532/Y          OAI21X2         2  0.6   56   +70    2475 R 
    g267955/B                                         +0    2475   
    g267955/Y          OR2X1           2  1.0   34   +90    2565 R 
    g260480/B                                         +0    2565   
    g260480/Y          NAND2X2         1  0.7   56   +57    2622 F 
    g260469/B                                         +0    2622   
    g260469/Y          NOR2X2          2  1.0   52   +60    2682 R 
    g260457/B                                         +0    2682   
    g260457/Y          NAND2X2         1  0.7   58   +66    2749 F 
    g260455/A                                         +0    2749   
    g260455/Y          NOR2X2          1  0.8   49   +69    2817 R 
    g260450/B                                         +0    2817   
    g260450/Y          NOR2X2          4  1.1   37   +46    2864 F 
    g260447/A                                         +0    2864   
    g260447/Y          INVX1           2  1.0   34   +40    2904 R 
    g260420/S0                                        +0    2904   
    g260420/Y          MXI2X1          2  0.7   78   +95    2999 R 
    g260379/B                                         +0    2999   
    g260379/Y          CLKAND2X2       3  2.4   42  +130    3129 R 
    g260327/B                                         +0    3129   
    g260327/Y          NAND2X4         2  1.0   53   +57    3186 F 
    g260321/A                                         +0    3186   
    g260321/Y          INVX1           3  1.0   37   +50    3236 R 
    g260317/B                                         +0    3236   
    g260317/Y          NAND2X1         2  0.5   64   +64    3300 F 
    g260298/AN                                        +0    3300   
    g260298/Y          NOR2BX1         1  0.4   33   +84    3384 F 
    g260247/A                                         +0    3384   
    g260247/Y          NAND2X1         1  0.8   37   +42    3426 R 
    g260198/A1                                        +0    3426   
    g260198/Y          OAI21X2         1  0.7   72   +70    3496 F 
    g260180/A                                         +0    3496   
    g260180/Y          NOR2X2          3  1.8   72   +88    3584 R 
    g267930/AN                                        +0    3584   
    g267930/Y          NAND2BX1        1  1.6   61  +105    3689 R 
    g260071/B0                                        +0    3689   
    g260071/Y          OAI31X4         5  2.0   92  +104    3793 F 
    g260057/A                                         +0    3793   
    g260057/Y          CLKINVX3        5  2.3   36   +62    3855 R 
    g260037/B                                         +0    3855   
    g260037/Y          CLKAND2X3       5  3.6   41  +103    3958 R 
    g259997/A1                                        +0    3958   
    g259997/Y          AOI21X2         1  1.4   87   +89    4047 F 
    g259976/B                                         +0    4047   
    g259976/Y          NAND2X4         7  3.1   41   +60    4108 R 
    g259965/A                                         +0    4108   
    g259965/Y          INVX2           4  1.5   34   +42    4150 F 
    g259938/A                                         +0    4150   
    g259938/Y          NOR2X1          4  1.0   70   +73    4223 R 
    g259856/B0                                        +0    4223   
    g259856/Y          AOI2BB1XL       2  0.4   50   +78    4301 F 
    g259834/B                                         +0    4301   
    g259834/Y          OR2X1           2  0.8   37  +117    4418 F 
    g259809/S0                                        +0    4418   
    g259809/Y          MXI2XL          1  0.4   77   +65    4483 R 
    g259745/A1                                        +0    4483   
    g259745/Y          OAI21X1         1  1.4  124  +126    4609 F 
    g259680/C                                         +0    4609   
    g259680/Y          NOR3BX4         4  1.8   88  +103    4712 R 
    g259674/A                                         +0    4712   
    g259674/Y          BUFX2           1  1.6   33  +121    4833 R 
    g259563/B0                                        +0    4833   
    g259563/Y          OAI21X4         5  1.5   70   +73    4906 F 
    g259539/B                                         +0    4906   
    g259539/Y          NOR2X1          2  0.6   58   +73    4980 R 
    g259533/A                                         +0    4980   
    g259533/Y          INVX1           4  1.2   49   +61    5040 F 
    g259532/A                                         +0    5040   
    g259532/Y          INVX1           1  0.8   32   +45    5085 R 
    g259453/A1                                        +0    5085   
    g259453/Y          AOI21X2         1  1.5   94   +86    5172 F 
    g259431/A                                         +0    5172   
    g259431/Y          NAND2X4         6  3.0   44   +67    5239 R 
    g259406/A                                         +0    5239   
    g259406/Y          NAND2X4         3  1.2   55   +68    5307 F 
    g259367/B                                         +0    5307   
    g259367/Y          NOR2X1          2  0.8   65   +70    5377 R 
    g259340/B                                         +0    5377   
    g259340/Y          NAND2X1         1  0.7   77   +86    5463 F 
    g259290/A1                                        +0    5463   
    g259290/Y          AOI21X2         1  1.6   69   +93    5556 R 
    g259262/B                                         +0    5556   
    g259262/Y          NAND2X4         5  2.2   72   +79    5635 F 
    g259251/A                                         +0    5635   
    g259251/Y          INVX2           2  0.8   26   +50    5685 R 
    g259214/A1                                        +0    5685   
    g259214/Y          OAI21X1         1  0.3   68   +64    5749 F 
    g259163/B0                                        +0    5749   
    g259163/Y          AOI21X1         2  0.8   77   +85    5834 R 
    g259139/B                                         +0    5834   
    g259139/Y          NAND2X1         2  0.6   73   +89    5924 F 
    g259120/B                                         +0    5924   
    g259120/Y          NOR2X1          1  0.4   50   +69    5993 R 
    g259115/B                                         +0    5993   
    g259115/Y          NOR2X1          3  1.2   56   +58    6051 F 
    g259075/A1                                        +0    6051   
    g259075/Y          OAI21X2         4  1.8   82   +83    6134 R 
    g259070/A                                         +0    6134   
    g259070/Y          INVX1           4  1.0   48   +72    6207 F 
    g259035/B                                         +0    6207   
    g259035/Y          NOR2X1          1  0.4   47   +56    6263 R 
    g258975/B0                                        +0    6263   
    g258975/Y          AOI21X1         1  0.4   75   +46    6308 F 
    g258955/A                                         +0    6308   
    g258955/Y          NAND2X1         1  0.4   36   +62    6370 R 
    g258939/B0                                        +0    6370   
    g258939/Y          AOI21X1         3  1.3  122   +51    6421 F 
    g258908/A                                         +0    6421   
    g258908/Y          NOR2X2          3  1.4   63  +108    6529 R 
    g258891/B                                         +0    6529   
    g258891/Y          NAND2X2         1  0.7   60   +72    6601 F 
    g258873/A0                                        +0    6601   
    g258873/Y          OAI21X2         4  2.0   84   +97    6698 R 
    g258834/A                                         +0    6698   
    g258834/Y          NOR2X2          2  1.0   44   +72    6770 F 
    g258830/A                                         +0    6770   
    g258830/Y          BUFX3           4  1.2   26   +80    6850 F 
    g258828/A                                         +0    6850   
    g258828/Y          INVX1           3  1.0   32   +34    6884 R 
    g258793/B                                         +0    6884   
    g258793/Y          NOR2BX1         1  0.7   39   +41    6925 F 
    g258790/C0                                        +0    6925   
    g258790/Y          AOI211X2        1  1.6  114   +97    7022 R 
    g258765/A                                         +0    7022   
    g258765/Y          NAND2X4         5  3.1   85  +118    7139 F 
    g258756/A                                         +0    7139   
    g258756/Y          INVX1           4  1.8   58   +77    7216 R 
    g258701/A                                         +0    7216   
    g258701/Y          NOR2X2          2  0.9   39   +57    7274 F 
    g258693/B                                         +0    7274   
    g258693/Y          NAND2X2         1  1.6   37   +40    7314 R 
    g258683/B                                         +0    7314   
    g258683/Y          NAND2X4         5  2.1   68   +63    7377 F 
    g258639/B                                         +0    7377   
    g258639/Y          NOR2X2          5  2.4   84   +84    7461 R 
    g258635/A                                         +0    7461   
    g258635/Y          INVX1           2  0.6   39   +68    7530 F 
    g258625/B                                         +0    7530   
    g258625/Y          NOR2X1          1  1.6   98   +82    7611 R 
    g258562/A                                         +0    7611   
    g258562/Y          NOR2X4          3  2.4   47   +77    7688 F 
    g258532/B                                         +0    7688   
    g258532/Y          NOR2X4          4  1.6   45   +51    7738 R 
    g258524/B                                         +0    7738   
    g258524/Y          NAND2X1         2  0.5   64   +69    7807 F 
    g258506/B                                         +0    7807   
    g258506/Y          NOR2X1          1  0.4   49   +65    7872 R 
    g258492/B                                         +0    7872   
    g258492/Y          NOR2X1          3  1.2   52   +57    7930 F 
    g258462/A1                                        +0    7930   
    g258462/Y          OAI21X2         3  1.4   73   +76    8006 R 
    g258457/A                                         +0    8006   
    g258457/Y          INVX2           4  2.1   47   +64    8070 F 
    g258399/A1                                        +0    8070   
    g258399/Y          AOI21X1         1  0.4   53   +70    8140 R 
    g258381/A                                         +0    8140   
    g258381/Y          NAND2X1         1  0.3   53   +76    8215 F 
    g258363/B                                         +0    8215   
    g258363/Y          NOR2BX1         3  1.4   91   +84    8300 R 
    g258334/A                                         +0    8300   
    g258334/Y          NAND2X2         2  1.1   70  +102    8401 F 
    g258325/C0                                        +0    8401   
    g258325/Y          AOI211X2        2  1.2  103  +104    8505 R 
    g258317/B                                         +0    8505   
    g258317/Y          NAND2X2         4  1.1   75   +98    8604 F 
    g258303/B                                         +0    8604   
    g258303/Y          NOR2X1          2  0.5   54   +73    8677 R 
    g258287/B                                         +0    8677   
    g258287/Y          CLKAND2X2       7  2.4   42  +119    8796 R 
    g258256/A1N                                       +0    8796   
    g258256/Y          OAI2BB1XL       2  0.8   49  +122    8917 R 
    g267838/S0                                        +0    8917   
    g267838/Y          MXI2XL          1  0.2   66   +84    9002 R 
    yf_reg[10]/D  <<<  DFFQXL                         +0    9002   
    yf_reg[10]/CK      setup                     0  +140    9142 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                              1000 R 
-------------------------------------------------------------------
Timing slack :   -8142ps (TIMING VIOLATION)
Start-point  : x1/mux_ctl_0xi/y8_reg[5]/CK
End-point    : x1/mux_ctl_0xi/yf_reg[10]/D

 
 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_incr               22980    -8141  x1/y8_reg[5]/CK --> x1/yf_reg[10]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default             -8149    -8142      +0%     1000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
        ------------------------------------------------------------
                            Super-Thread Summary
          time in super-thread mode               : 275.31 sec
          foreground process active time          : 39.44 sec
          background processes total active time  : 233.33 sec
          approximate speedup                     : 0.99X
           * reported times are wall-clock (elapsed time),
             not CPU time
        ------------------------------------------------------------

+-----------+----------------+-----+----------------------+---------------------------+
|   Host    |    Machine     | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+----------------+-----+----------------------+---------------------------+
| localhost | DIGITAL-SERVER |  8  |        1140.2        |          1145.6           |
+-----------+----------------+-----+----------------------+---------------------------+

+----------------+----------------------+---------------------------+
|     Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+----------------+----------------------+---------------------------+
| localhost_1_11 |       38.5 [1]       |          [1] [2]          |
| localhost_1_0  |      479.3 [3]       |         528.3 [3]         |
| localhost_1_8  |       38.5 [1]       |          [1] [2]          |
| localhost_1_14 |       38.5 [1]       |          [1] [2]          |
| localhost_1_9  |      207.6 [1]       |          [1] [2]          |
| localhost_1_12 |       38.5 [1]       |          [1] [2]          |
| localhost_1_13 |       38.5 [1]       |          [1] [2]          |
| localhost_1_10 |       38.5 [1]       |          [1] [2]          |
+----------------+----------------------+---------------------------+
[1] Memory is included in parent localhost_1_0.
[2] Peak physical memory is not available for forked background servers.
[3] Memory of child processes is included.

Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_9' was forked process '60483' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_14' was forked process '60494' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_8' was forked process '60481' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_11' was forked process '60488' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_10' was forked process '60485' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_13' was forked process '60492' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_12' was forked process '60490' on this host.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   784        100.0
Excluded from State Retention     784        100.0
    - Will not convert            784        100.0
      - Preserved                   0          0.0
      - Power intent excluded     784        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------


+-----------+----------------+-----+----------------------+---------------------------+
|   Host    |    Machine     | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+----------------+-----+----------------------+---------------------------+
| localhost | DIGITAL-SERVER |  1  |        910.4         |          1145.6           |
+-----------+----------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |        241.9         |           528.3           |
+---------------+----------------------+---------------------------+

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'DOUBLY_PIPELINE'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'DOUBLY_PIPELINE' using 'medium' effort.
 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_iopt                 22930    -8141   -926962         0        0
            Path: x1/y8_reg[5]/CK --> x1/yf_reg[10]/D
-------------------------------------------------------------------------------
 const_prop                22925    -8141   -926924         0        0
            Path: x1/y8_reg[5]/CK --> x1/yf_reg[10]/D
 simp_cc_inputs            22850    -8141   -926500         0        0
            Path: x1/y8_reg[7]/CK --> x1/yf_reg[10]/D
 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                22850    -8141   -926500         0        0
            Path: x1/y8_reg[7]/CK --> x1/yf_reg[10]/D
 incr_delay                23483    -7771   -916219         0        0
            Path: x1/x8_reg[3]/CK --> x1/xf_reg[15]/D
 incr_delay                23688    -7702   -914454         0        0
            Path: x1/x8_reg[9]/CK --> x1/xf_reg[15]/D
 incr_delay                23785    -7665   -913147         0        0
            Path: x1/y8_reg[1]/CK --> x1/yf_reg[6]/D
 incr_delay                23890    -7636   -912340         0        0
            Path: x1/x8_reg[5]/CK --> x1/xf_reg[15]/D
 incr_delay                23923    -7625   -911936         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[15]/D
 incr_delay                23968    -7617   -911669         0        0
            Path: x1/y8_reg[1]/CK --> x1/yf_reg[10]/D
 incr_delay                23981    -7611   -911517         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[10]/S0
 incr_delay                23993    -7607   -911445         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[15]/D
 incr_delay                24013    -7595   -911118         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[15]/D
 incr_delay                24028    -7586   -910727         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[15]/D
 incr_delay                24045    -7583   -910697         0        0
            Path: x1/x8_reg[11]/CK --> x1/xf_reg[15]/D
 incr_delay                24055    -7581   -910639         0        0
            Path: x1/x8_reg[7]/CK --> x1/xf_reg[15]/D
 incr_delay                24063    -7580   -910601         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[15]/D
 incr_delay                24082    -7577   -910446         0        0
            Path: x1/x8_reg[3]/CK --> x1/xf_reg[15]/D
 incr_delay                24099    -7574   -910412         0        0
            Path: x1/x8_reg[15]/CK --> x1/xf_reg[15]/D
 incr_delay                24104    -7574   -910398         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[15]/D
 incr_delay                24117    -7573   -910387         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[15]/D
 incr_delay                24125    -7571   -910361         0        0
            Path: x1/x8_reg[7]/CK --> x1/xf_reg[15]/D
 incr_delay                24135    -7571   -910337         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[15]/D
 incr_delay                24144    -7569   -910285         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[15]/D
 incr_delay                24146    -7568   -910255         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[15]/D
 incr_delay                24148    -7568   -910251         0        0
            Path: x1/x8_reg[11]/CK --> x1/xf_reg[15]/D
 incr_delay                24151    -7567   -910204         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[15]/D
 incr_delay                24155    -7567   -910198         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[15]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz      5611  (      654 /      704 )  14.69
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st      2742  (        0 /        0 )  0.00
    plc_st_fence      2742  (        0 /        0 )  0.00
        plc_star      2742  (        0 /        0 )  0.00
      plc_laf_st      2742  (        0 /        0 )  0.00
 plc_laf_st_fence      2742  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st      2742  (        0 /        0 )  0.00
       plc_lo_st      2742  (        0 /        0 )  0.00
            fopt      2742  (        0 /        0 )  0.13
       crit_dnsz     11942  (      601 /      650 )  21.07
             dup      3409  (       34 /       36 )  1.00
            fopt      4301  (      217 /      247 )  9.71
        setup_dn      2767  (        4 /        4 )  0.10
         buf2inv      2756  (        0 /        0 )  0.00
        mb_split      2756  (        0 /        0 )  0.02
             exp       185  (       22 /      134 )  3.41
       gate_deco      1046  (        3 /        3 )  20.06
       gcomp_tim      3403  (       72 /       86 )  16.85
  inv_pair_2_buf      2907  (        0 /        0 )  0.01

 init_drc                  24155    -7567   -910198         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[15]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  24155    -7567   -910198         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[15]/D
 incr_tns                  24629    -7561   -836910         0        0
            Path: x1/x8_reg[5]/CK --> x1/xf_reg[15]/D
 incr_tns                  24623    -7560   -836088         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[15]/D
 incr_tns                  24623    -7560   -836088         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[15]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz      4143  (      209 /      272 )  7.41
   plc_laf_lo_st      3934  (        0 /        0 )  0.01
       plc_lo_st      3934  (        0 /        0 )  0.00
            fopt      3934  (        0 /        0 )  0.23
       crit_dnsz      5899  (      525 /      899 )  10.61
             dup      3409  (        2 /        5 )  0.42
        setup_dn      3407  (      337 /      398 )  4.80
         buf2inv      3070  (        0 /        0 )  0.00
        mb_split      3070  (        0 /        0 )  0.02

 init_area                 24623    -7560   -836088         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[15]/D
 undup                     24599    -7560   -836088         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[15]/D
 rem_buf                   24482    -7560   -836048         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[15]/D
 rem_inv                   24329    -7560   -835570         0        0
            Path: x1/y8_reg[1]/CK --> x1/yf_reg[6]/D
 merge_bi                  24239    -7560   -835479         0        0
            Path: x1/y8_reg[3]/CK --> x1/yf_reg[6]/D
 merge_bi                  24237    -7560   -835477         0        0
            Path: x1/y8_reg[3]/CK --> x1/yf_reg[6]/D
 rem_inv_qb                24257    -7560   -835359         0        0
            Path: x1/y8_reg[3]/CK --> x1/yf_reg[6]/D
 io_phase                  24233    -7560   -835348         0        0
            Path: x1/y8_reg[3]/CK --> x1/yf_reg[6]/D
 gate_comp                 24172    -7559   -835034         0        0
            Path: x1/y8_reg[1]/CK --> x1/yf_reg[6]/D
 glob_area                 24072    -7559   -835025         0        0
            Path: x1/y8_reg[1]/CK --> x1/yf_reg[6]/D
 area_down                 23936    -7557   -835028         0        0
            Path: x1/y8_reg[12]/CK --> x1/yf_reg[6]/D
 rem_buf                   23923    -7557   -835031         0        0
            Path: x1/y8_reg[12]/CK --> x1/yf_reg[6]/D
 rem_inv                   23915    -7557   -835031         0        0
            Path: x1/y8_reg[12]/CK --> x1/yf_reg[6]/D
 merge_bi                  23913    -7557   -835032         0        0
            Path: x1/y8_reg[12]/CK --> x1/yf_reg[6]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        31  (       10 /       14 )  0.22
         rem_buf       191  (       62 /       69 )  0.61
         rem_inv       346  (      160 /      178 )  1.18
        merge_bi       171  (      113 /      135 )  0.79
      rem_inv_qb       105  (        3 /        4 )  0.26
        io_phase       194  (       38 /       44 )  0.57
       gate_comp      1759  (      158 /      248 )  7.55
       gcomp_mog        15  (        0 /        0 )  1.30
       glob_area       232  (      192 /      232 )  4.63
       area_down       574  (      166 /      312 )  5.49
      size_n_buf        24  (        0 /        0 )  1.33
  gate_deco_area         0  (        0 /        0 )  0.01
         rem_buf       128  (        7 /       14 )  0.35
         rem_inv       136  (       12 /       24 )  0.48
        merge_bi        51  (        3 /       27 )  0.38
      rem_inv_qb        81  (        0 /        2 )  0.21

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                23913    -7557   -835032         0        0
            Path: x1/y8_reg[12]/CK --> x1/yf_reg[6]/D
 incr_delay                24040    -7535   -835492         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[15]/D
 incr_delay                24061    -7527   -835258         0        0
            Path: x1/y8_reg[1]/CK --> x1/yf_reg[10]/D
 incr_delay                24067    -7525   -835215         0        0
            Path: x1/y8_reg[9]/CK --> x1/yf_reg[10]/D
 incr_delay                24080    -7519   -835080         0        0
            Path: x1/y8_reg[8]/CK --> x1/yf_reg[10]/D
 incr_delay                24194    -7509   -834901         0        0
            Path: x1/y8_reg[1]/CK --> x1/yf_reg[10]/D
 incr_delay                24199    -7508   -834808         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[15]/D
 incr_delay                24223    -7498   -834551         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[11]/D
 incr_delay                24232    -7491   -834343         0        0
            Path: x1/y8_reg[1]/CK --> x1/yf_reg[10]/D
 incr_delay                24241    -7490   -834275         0        0
            Path: x1/y8_reg[9]/CK --> x1/yf_reg[10]/D
 incr_delay                24245    -7489   -834256         0        0
            Path: x1/y8_reg[1]/CK --> x1/yf_reg[10]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz      2784  (      207 /      237 )  7.63
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st      1214  (        0 /        0 )  0.00
    plc_st_fence      1214  (        0 /        0 )  0.00
        plc_star      1214  (        0 /        0 )  0.00
      plc_laf_st      1214  (        0 /        0 )  0.00
 plc_laf_st_fence      1214  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st      1214  (        0 /        0 )  0.00
       plc_lo_st      1214  (        0 /        0 )  0.00
            fopt      1214  (        0 /        0 )  0.06
       crit_dnsz      3666  (       47 /       60 )  5.62
             dup      1246  (        6 /        7 )  0.36
            fopt      1667  (       39 /       41 )  3.23
        setup_dn      1201  (        0 /        0 )  0.00
         buf2inv      1201  (        0 /        0 )  0.00
        mb_split      1201  (        0 /        0 )  0.01
             exp       121  (        7 /       99 )  2.26
       gate_deco       423  (        3 /        3 )  8.35
       gcomp_tim      1204  (       11 /       16 )  5.87
  inv_pair_2_buf      1469  (        0 /        0 )  0.01

 init_drc                  24245    -7489   -834256         0        0
            Path: x1/y8_reg[1]/CK --> x1/yf_reg[10]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                 24245    -7489   -834256         0        0
            Path: x1/y8_reg[1]/CK --> x1/yf_reg[10]/D
 undup                     24236    -7489   -834260         0        0
            Path: x1/y8_reg[1]/CK --> x1/yf_reg[10]/D
 rem_buf                   24178    -7489   -834237         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[11]/D
 rem_inv                   24122    -7489   -834246         0        0
            Path: x1/x8_reg[1]/CK --> x1/xf_reg[11]/D
 merge_bi                  24095    -7489   -834232         0        0
            Path: x1/y8_reg[1]/CK --> x1/yf_reg[10]/D
 io_phase                  24091    -7489   -834232         0        0
            Path: x1/y8_reg[1]/CK --> x1/yf_reg[10]/D
 gate_comp                 24080    -7489   -834172         0        0
            Path: x1/y8_reg[1]/CK --> x1/yf_reg[10]/D
 glob_area                 24033    -7486   -832880         0        0
            Path: x1/x8_reg[11]/CK --> x1/xf_reg[15]/D
 area_down                 23948    -7485   -832996         0        0
            Path: x1/y8_reg[7]/CK --> x1/yf_reg[6]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        26  (        4 /        4 )  0.16
         rem_buf       158  (       30 /       33 )  0.46
         rem_inv       204  (       59 /       66 )  0.71
        merge_bi        85  (       33 /       52 )  0.54
      rem_inv_qb        81  (        0 /        2 )  0.23
        io_phase       155  (        7 /       15 )  0.40
       gate_comp      1547  (       23 /      112 )  6.36
       gcomp_mog        16  (        0 /        0 )  1.16
       glob_area       180  (       86 /      180 )  4.51
       area_down       552  (       96 /      253 )  5.13
      size_n_buf         1  (        0 /        0 )  0.05
  gate_deco_area         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------
|   Id    |Sev  |Count |                                     Message Text                                      |
----------------------------------------------------------------------------------------------------------------
| PA-7    |Info |    2 |Resetting power analysis results.                                                      |
|         |     |      |All computed switching activities are removed.                                         |
| ST-112  |Info |    7 |A super-threading server has been shut down normally.                                  |
|         |     |      |A super-threaded optimization is complete and a CPU server was successfully shut down. |
| SYNTH-5 |Info |    1 |Done mapping.                                                                          |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                                                              |
----------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'DOUBLY_PIPELINE'.
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'DOUBLY_PIPELINE'.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 Activity propagation started for stim#0 netlist
       : DOUBLY_PIPELINE
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 Skipping activity propagation due to -skip_ap option....
Warning: PWRA-0302 Frequency scaling is not applicable for vectorless flow.
       : Ignoring frequency scaling.
Warning: PWRA-0304 -stim option is not applicable with vectorless mode of power
       : analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   8%  16%  24%  32%  41%  49%  57%  65%  74%  82%  91% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: ../genus_reports/DOUBLY_PIPELINE_report_power.rep
Finished SDC export (command execution time mm:ss (real) = 00:01).
Normal exit.