[INF:CM0023] Creating log file ../../build/regression/BitSelectExpr/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<84> s<83> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<12> s<2> l<1:1> el<1:7>
n<top> u<2> t<StringConst> p<12> s<11> l<1:8> el<1:11>
n<> u<3> t<PortDir_Out> p<8> s<7> l<1:12> el<1:18>
n<> u<4> t<IntegerAtomType_Int> p<5> l<1:19> el<1:22>
n<> u<5> t<Data_type> p<6> c<4> l<1:19> el<1:22>
n<> u<6> t<Data_type_or_implicit> p<7> c<5> l<1:19> el<1:22>
n<> u<7> t<Net_port_type> p<8> c<6> l<1:19> el<1:22>
n<> u<8> t<Net_port_header> p<10> c<3> s<9> l<1:12> el<1:22>
n<o> u<9> t<StringConst> p<10> l<1:23> el<1:24>
n<> u<10> t<Ansi_port_declaration> p<11> c<8> l<1:12> el<1:24>
n<> u<11> t<List_of_port_declarations> p<12> c<10> l<1:11> el<1:25>
n<> u<12> t<Module_ansi_header> p<81> c<1> s<31> l<1:1> el<1:26>
n<> u<13> t<Struct_keyword> p<14> l<3:12> el<3:18>
n<> u<14> t<Struct_union> p<23> c<13> s<15> l<3:12> el<3:18>
n<> u<15> t<Packed_keyword> p<23> s<22> l<3:19> el<3:25>
n<> u<16> t<IntegerAtomType_Int> p<17> l<4:7> el<4:10>
n<> u<17> t<Data_type> p<18> c<16> l<4:7> el<4:10>
n<> u<18> t<Data_type_or_void> p<22> c<17> s<21> l<4:7> el<4:10>
n<nonce> u<19> t<StringConst> p<20> l<4:14> el<4:19>
n<> u<20> t<Variable_decl_assignment> p<21> c<19> l<4:14> el<4:19>
n<> u<21> t<List_of_variable_decl_assignments> p<22> c<20> l<4:14> el<4:19>
n<> u<22> t<Struct_union_member> p<23> c<18> l<4:7> el<4:20>
n<> u<23> t<Data_type> p<25> c<14> s<24> l<3:12> el<5:5>
n<sram_otp_key_rsp_t> u<24> t<StringConst> p<25> l<5:6> el<5:24>
n<> u<25> t<Type_declaration> p<26> c<23> l<3:4> el<5:25>
n<> u<26> t<Data_declaration> p<27> c<25> l<3:4> el<5:25>
n<> u<27> t<Package_or_generate_item_declaration> p<28> c<26> l<3:4> el<5:25>
n<> u<28> t<Module_or_generate_item_declaration> p<29> c<27> l<3:4> el<5:25>
n<> u<29> t<Module_common_item> p<30> c<28> l<3:4> el<5:25>
n<> u<30> t<Module_or_generate_item> p<31> c<29> l<3:4> el<5:25>
n<> u<31> t<Non_port_module_item> p<81> c<30> s<53> l<3:4> el<5:25>
n<sram_otp_key_rsp_t> u<32> t<StringConst> p<43> s<42> l<7:4> el<7:22>
n<2> u<33> t<IntConst> p<34> l<7:24> el<7:25>
n<> u<34> t<Primary_literal> p<35> c<33> l<7:24> el<7:25>
n<> u<35> t<Constant_primary> p<36> c<34> l<7:24> el<7:25>
n<> u<36> t<Constant_expression> p<41> c<35> s<40> l<7:24> el<7:25>
n<0> u<37> t<IntConst> p<38> l<7:26> el<7:27>
n<> u<38> t<Primary_literal> p<39> c<37> l<7:26> el<7:27>
n<> u<39> t<Constant_primary> p<40> c<38> l<7:26> el<7:27>
n<> u<40> t<Constant_expression> p<41> c<39> l<7:26> el<7:27>
n<> u<41> t<Constant_range> p<42> c<36> l<7:24> el<7:27>
n<> u<42> t<Packed_dimension> p<43> c<41> l<7:23> el<7:28>
n<> u<43> t<Data_type> p<47> c<32> s<46> l<7:4> el<7:28>
n<sram_otp_key_o> u<44> t<StringConst> p<45> l<7:29> el<7:43>
n<> u<45> t<Variable_decl_assignment> p<46> c<44> l<7:29> el<7:43>
n<> u<46> t<List_of_variable_decl_assignments> p<47> c<45> l<7:29> el<7:43>
n<> u<47> t<Variable_declaration> p<48> c<43> l<7:4> el<7:44>
n<> u<48> t<Data_declaration> p<49> c<47> l<7:4> el<7:44>
n<> u<49> t<Package_or_generate_item_declaration> p<50> c<48> l<7:4> el<7:44>
n<> u<50> t<Module_or_generate_item_declaration> p<51> c<49> l<7:4> el<7:44>
n<> u<51> t<Module_common_item> p<52> c<50> l<7:4> el<7:44>
n<> u<52> t<Module_or_generate_item> p<53> c<51> l<7:4> el<7:44>
n<> u<53> t<Non_port_module_item> p<81> c<52> s<80> l<7:4> el<7:44>
n<sram_otp_key_o> u<54> t<StringConst> p<66> s<64> l<9:11> el<9:25>
n<2> u<55> t<IntConst> p<56> l<9:26> el<9:27>
n<> u<56> t<Primary_literal> p<57> c<55> l<9:26> el<9:27>
n<> u<57> t<Constant_primary> p<58> c<56> l<9:26> el<9:27>
n<> u<58> t<Constant_expression> p<64> c<57> s<63> l<9:26> el<9:27>
n<2> u<59> t<IntConst> p<60> l<9:28> el<9:29>
n<> u<60> t<Primary_literal> p<61> c<59> l<9:28> el<9:29>
n<> u<61> t<Constant_primary> p<62> c<60> l<9:28> el<9:29>
n<> u<62> t<Constant_expression> p<64> c<61> l<9:28> el<9:29>
n<> u<63> t<BinOp_Minus> p<64> s<62> l<9:27> el<9:28>
n<> u<64> t<Constant_expression> p<66> c<58> s<65> l<9:26> el<9:29>
n<nonce> u<65> t<StringConst> p<66> l<9:31> el<9:36>
n<> u<66> t<Hierarchical_identifier> p<67> c<54> l<9:11> el<9:36>
n<> u<67> t<Ps_or_hierarchical_identifier> p<70> c<66> s<69> l<9:11> el<9:36>
n<> u<68> t<Constant_bit_select> p<69> l<9:37> el<9:37>
n<> u<69> t<Constant_select> p<70> c<68> l<9:37> el<9:37>
n<> u<70> t<Net_lvalue> p<75> c<67> s<74> l<9:11> el<9:36>
n<1> u<71> t<IntConst> p<72> l<9:39> el<9:40>
n<> u<72> t<Primary_literal> p<73> c<71> l<9:39> el<9:40>
n<> u<73> t<Primary> p<74> c<72> l<9:39> el<9:40>
n<> u<74> t<Expression> p<75> c<73> l<9:39> el<9:40>
n<> u<75> t<Net_assignment> p<76> c<70> l<9:11> el<9:40>
n<> u<76> t<List_of_net_assignments> p<77> c<75> l<9:11> el<9:40>
n<> u<77> t<Continuous_assign> p<78> c<76> l<9:4> el<9:41>
n<> u<78> t<Module_common_item> p<79> c<77> l<9:4> el<9:41>
n<> u<79> t<Module_or_generate_item> p<80> c<78> l<9:4> el<9:41>
n<> u<80> t<Non_port_module_item> p<81> c<79> l<9:4> el<9:41>
n<> u<81> t<Module_declaration> p<82> c<12> l<1:1> el<12:10>
n<> u<82> t<Description> p<83> c<81> l<1:1> el<12:10>
n<> u<83> t<Source_text> p<84> c<82> l<1:1> el<12:10>
n<> u<84> t<Top_level_rule> l<1:1> el<14:1>
[WRN:PA0205] dut.sv:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/BitSelectExpr/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/BitSelectExpr/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/BitSelectExpr/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:12:10, parent:work@top
  |vpiFullName:work@top
  |vpiTypedef:
  \_struct_typespec: (sram_otp_key_rsp_t), line:3:12, endln:3:18, parent:work@top
    |vpiName:sram_otp_key_rsp_t
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:12:10, parent:work@top
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (nonce), line:4:14, endln:4:19, parent:sram_otp_key_rsp_t
      |vpiName:nonce
      |vpiTypespec:
      \_int_typespec: , line:4:7, endln:4:10
        |vpiSigned:1
      |vpiRefFile:dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:10
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:1:23, endln:1:24, parent:work@top
    |vpiName:o
    |vpiFullName:work@top.o
  |vpiNet:
  \_logic_net: (work@top.sram_otp_key_o), line:7:29, endln:7:43, parent:work@top
    |vpiName:sram_otp_key_o
    |vpiFullName:work@top.sram_otp_key_o
  |vpiPort:
  \_port: (o), line:1:23, endln:1:24, parent:work@top
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o), line:1:23, endln:1:24, parent:work@top
  |vpiContAssign:
  \_cont_assign: , line:9:11, endln:9:40, parent:work@top
    |vpiRhs:
    \_constant: , line:9:39, endln:9:40
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_hier_path: (sram_otp_key_o[...].nonce), line:9:11, endln:9:25
      |vpiName:sram_otp_key_o[...].nonce
      |vpiActual:
      \_bit_select: (sram_otp_key_o), line:9:11, endln:9:25, parent:sram_otp_key_o[...].nonce
        |vpiParent:
        \_hier_path: (sram_otp_key_o[...].nonce), line:9:11, endln:9:25
        |vpiName:sram_otp_key_o
        |vpiIndex:
        \_operation: , line:9:26, endln:9:29
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:9:26, endln:9:27
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_constant: , line:9:28, endln:9:29
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
      |vpiActual:
      \_ref_obj: (nonce), parent:sram_otp_key_o[...].nonce
        |vpiName:nonce
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:12:10
  |vpiName:work@top
  |vpiVariables:
  \_int_var: (work@top.o), line:1:23, endln:1:24, parent:work@top
    |vpiTypespec:
    \_int_typespec: , line:1:19, endln:1:22
      |vpiSigned:1
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiSigned:1
    |vpiVisibility:1
  |vpiVariables:
  \_packed_array_var: (work@top.sram_otp_key_o), line:7:29, endln:7:43, parent:work@top
    |vpiName:sram_otp_key_o
    |vpiFullName:work@top.sram_otp_key_o
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:7:24, endln:7:27
      |vpiLeftRange:
      \_constant: , line:7:24, endln:7:25
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:7:26, endln:7:27
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElement:
    \_struct_var: (work@top.sram_otp_key_o), parent:work@top.sram_otp_key_o
      |vpiTypespec:
      \_struct_typespec: (sram_otp_key_rsp_t), line:3:12, endln:3:18, parent:work@top
      |vpiFullName:work@top.sram_otp_key_o
  |vpiTypedef:
  \_struct_typespec: (sram_otp_key_rsp_t), line:3:12, endln:3:18, parent:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:1:23, endln:1:24, parent:work@top
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:1:23, endln:1:24, parent:o
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_var: (work@top.o), line:1:23, endln:1:24, parent:work@top
    |vpiTypedef:
    \_int_typespec: , line:1:19, endln:1:22
      |vpiSigned:1
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:12:10
  |vpiContAssign:
  \_cont_assign: , line:9:11, endln:9:40, parent:work@top
    |vpiRhs:
    \_constant: , line:9:39, endln:9:40
    |vpiLhs:
    \_hier_path: (sram_otp_key_o[...].nonce), line:9:11, endln:9:25
      |vpiName:sram_otp_key_o[...].nonce
      |vpiActual:
      \_bit_select: (sram_otp_key_o), line:9:11, endln:9:25, parent:work@top.sram_otp_key_o[...].nonce
        |vpiParent:
        \_ref_obj: (work@top.sram_otp_key_o[...].nonce), parent:sram_otp_key_o[...].nonce
          |vpiName:sram_otp_key_o[...].nonce
          |vpiFullName:work@top.sram_otp_key_o[...].nonce
        |vpiName:sram_otp_key_o
        |vpiIndex:
        \_operation: , line:9:26, endln:9:29, parent:sram_otp_key_o
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:9:26, endln:9:27
          |vpiOperand:
          \_constant: , line:9:28, endln:9:29
      |vpiActual:
      \_ref_obj: (nonce), parent:sram_otp_key_o[...].nonce
        |vpiName:nonce
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/BitSelectExpr/dut.sv | ${SURELOG_DIR}/build/regression/BitSelectExpr/roundtrip/dut_000.sv | 3 | 12 | 

