$date
	Sun Jul 06 15:09:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module booths_multiplier_tb $end
$var wire 1 ! in_process $end
$var wire 16 " Result [15:0] $end
$var reg 8 # Multiplicand [7:0] $end
$var reg 8 $ Multiplier [7:0] $end
$var reg 1 % clk $end
$var reg 1 & start $end
$scope module uut $end
$var wire 8 ' Multiplicand [7:0] $end
$var wire 8 ( Multiplier [7:0] $end
$var wire 1 % clk $end
$var wire 1 & start $end
$var wire 9 ) M_ext [8:0] $end
$var reg 9 * A_Q_q1 [8:0] $end
$var reg 16 + Result [15:0] $end
$var reg 4 , count [3:0] $end
$var reg 1 ! in_process $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx ,
bx +
bx *
b0 )
b0 (
b0 '
0&
0%
b0 $
b0 #
bx "
x!
$end
#5000
1%
#10000
0%
1&
b11 $
b11 (
b101 )
b101 #
b101 '
#15000
1!
b0 ,
b110 *
1%
#20000
0%
0&
#25000
b1 ,
bx00000011 *
1%
#30000
0%
#35000
b10 ,
bx0000001 *
1%
#40000
0%
#45000
b11 ,
bx000000 *
1%
#50000
0%
#55000
b100 ,
bx00000 *
1%
#60000
0%
#65000
b101 ,
bx0000 *
1%
#70000
0%
#75000
b110 ,
bx000 *
1%
#80000
0%
#85000
b111 ,
bx00 *
1%
#90000
0%
#95000
1&
b100 $
b100 (
b111111010 )
b11111010 #
b11111010 '
bx0 "
bx0 +
0!
b1000 ,
bx0 *
1%
#100000
0%
#105000
1!
b0 ,
b111110000 *
1%
b11111000 $
b11111000 (
b111 )
b111 #
b111 '
1&
#110000
0%
#115000
b1 ,
bx11111000 *
1%
0&
#120000
0%
#125000
b10 ,
bx1111100 *
1%
#130000
0%
#135000
b11 ,
bx111110 *
1%
#140000
0%
#145000
b100 ,
bx11111 *
1%
#150000
0%
#155000
b101 ,
bx1111 *
1%
#160000
0%
#165000
b110 ,
bx111 *
1%
#170000
0%
#175000
b111 ,
bx11 *
1%
#180000
0%
#185000
1&
b11111110 $
b11111110 (
b111111011 )
b11111011 #
b11111011 '
bx1 "
bx1 +
0!
b1000 ,
bx1 *
1%
#190000
0%
#195000
1%
0&
#200000
0%
#205000
1%
#210000
0%
#215000
1%
