<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN"
          "http://www.w3.org/TR/html4/strict.dtd">
<html>

<head>
  <title>cassini</title>
  <style>@import url(style.css);</style>
</head>

<body class="jdocu_main">
<script type="text/javascript">
parent.frames['toc'].d.openTo(562, true);
</script>
<a name="label4005"></a><p class="jdocu_navbarp"><span class="jdocu_navbar">VIRTUTECH CONFIDENTIAL&nbsp;&nbsp;&nbsp;&nbsp;<a class="jdocu" href="topic36.html">Previous</a> - <a class="jdocu" href="topic15.html">Up</a> - <a class="jdocu" href="topic38.html">Next</a></span></p>
<h3 class="jdocu">cassini</h3 class="jdocu">


<a name="label4006"></a><dl class="jdocu_di">


<dt class="jdocu_di"><b>Provided by</b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic14.html#label2552">cassini</a></dd>


<dt class="jdocu_di"><b>Class Hierarchy</b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic48.html#label4590">conf-object</a> &#8594; <a class="jdocu" href="topic150.html#label7612">log-object</a> &#8594; <b>cassini</b></dd>


<dt class="jdocu_di"><b>Interfaces Implemented</b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic508.html#label17766">log_object</a>, <a class="jdocu" href="topic495.html#label17725">ethernet_device</a>, <a class="jdocu" href="topic506.html#label17759">io_memory</a>, <a class="jdocu" href="topic517.html#label17806">pci_device</a>, <a class="jdocu" href="topic497.html#label17731">event_poster</a></dd>

<dt class="jdocu_di_description">Description</dt><dd class="jdocu_di_description">


The <b>cassini</b> class implements a Cassini+ GBit Ethernet device, also called <i>GigaSwift Ethernet</i>. The device supports stalling, i.e. timing models can stall DMA operations initiated by Cassini, but the reissue field in the generic_transaction_t may not be cleared by the timing model. Features not implemented include TCP reassembly, jumbo packets, multiple MAC addresses, multicast address hashing, receive ring 2 (encrypted packets) and statistics counters.

</dd>

</dl>
<a name="label4007"></a><h4 class="jdocu">Attributes</h4 class="jdocu">


<dl class="jdocu_di">


<dt class="jdocu_di"><b>Attributes inherited from class <a class="jdocu" href="topic48.html#label4590">conf-object</a></b></dt><dd class="jdocu_di">
<i><a class="jdocu" href="topic48.html#label4593">attributes</a></i>, <i><a class="jdocu" href="topic48.html#label4594">classname</a></i>, <i><a class="jdocu" href="topic48.html#label4595">component</a></i>, <i><a class="jdocu" href="topic48.html#label4596">iface</a></i>, <i><a class="jdocu" href="topic48.html#label4597">name</a></i>, <i><a class="jdocu" href="topic48.html#label4598">object_id</a></i>, <i><a class="jdocu" href="topic48.html#label4599">queue</a></i></dd>


<dt class="jdocu_di"><b>Attributes inherited from class <a class="jdocu" href="topic150.html#label7612">log-object</a></b></dt><dd class="jdocu_di">
<i><a class="jdocu" href="topic150.html#label7615">access_count</a></i>, <i><a class="jdocu" href="topic150.html#label7616">log_buffer</a></i>, <i><a class="jdocu" href="topic150.html#label7617">log_buffer_last</a></i>, <i><a class="jdocu" href="topic150.html#label7618">log_buffer_size</a></i>, <i><a class="jdocu" href="topic150.html#label7619">log_group_mask</a></i>, <i><a class="jdocu" href="topic150.html#label7620">log_groups</a></i>, <i><a class="jdocu" href="topic150.html#label7621">log_level</a></i>, <i><a class="jdocu" href="topic150.html#label7622">log_type_mask</a></i></dd>


<dt class="jdocu_di"><b>Attribute List</b></dt><dd class="jdocu_di">
<dl><dt><b><i>add_crc_on_inject</i></b></dt><a name="label4008"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Frames injected using the 'inject_packet' will get a correctly calculated CRC added at the end when this attribute is set to 1 (default). When set to 0, the user has to supply a CRC field with the injected frame. Note that you must always provide room for the CRC field, even when this attribute is set to 1.</dd></dl>
<dl><dt><b><i>address_filter_0_mask</i></b></dt><a name="label4009"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>address_filter_0_register</i></b></dt><a name="label4010"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>address_filter_1_register</i></b></dt><a name="label4011"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>address_filter_2_1_mask</i></b></dt><a name="label4012"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>address_filter_2_register</i></b></dt><a name="label4013"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>alias_clear_mask_register</i></b></dt><a name="label4014"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>alias_clear_mask_register2</i></b></dt><a name="label4015"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>alias_clear_mask_register3</i></b></dt><a name="label4016"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>alias_clear_mask_register4</i></b></dt><a name="label4017"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>anar</i></b></dt><a name="label4018"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Internal Register</dd></dl>
<dl><dt><b><i>aner</i></b></dt><a name="label4019"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Internal Register</dd></dl>
<dl><dt><b><i>anlpar</i></b></dt><a name="label4020"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Internal Register</dd></dl>
<dl><dt><b><i>attempt_limit_register</i></b></dt><a name="label4021"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>bim_buffer_address</i></b></dt><a name="label4022"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>bim_buffer_data_high</i></b></dt><a name="label4023"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>bim_buffer_data_low</i></b></dt><a name="label4024"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>bim_configuration_register</i></b></dt><a name="label4025"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>bim_local_device_output_en</i></b></dt><a name="label4026"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>bmcr</i></b></dt><a name="label4027"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Internal Register</dd></dl>
<dl><dt><b><i>bmsr</i></b></dt><a name="label4028"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Internal Register</dd></dl>
<dl><dt><b><i>cas_alignment_error_counter</i></b></dt><a name="label4029"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>cas_fcs_error_counter</i></b></dt><a name="label4030"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>cas_length_error_counter</i></b></dt><a name="label4031"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>cas_receive_frame_counter</i></b></dt><a name="label4032"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>cas_rx_code_viol_error_counter</i></b></dt><a name="label4033"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>config_register_info</i></b></dt><a name="label4034"></a><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <b>[[isii]*]</b>.
<p>
Register info for all registered configuration registers. The format for each entry is (offset, name, size, write-mask).</dd></dl>
<dl><dt><b><i>config_registers</i></b></dt><a name="label4035"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>[i{64}]</b>; <b>integer</b> indexed;  indexed type: <b>Integer</b>.
<p>
The 64 PCI configuration registers, each 32 bits in size.</dd></dl>
<dl><dt><b><i>core_arbitration_weight</i></b></dt><a name="label4036"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>cs_conf</i></b></dt><a name="label4037"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Internal Register</dd></dl>
<dl><dt><b><i>current_packet</i></b></dt><a name="label4038"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>d|n</b>.
<p>
(Obsolete - see the "last-frame" attribute instead). The packet that is currently about to be sent or received. The format is a raw Ethernet frame. This attribute is only valid in <tt>Ethernet_Transmit</tt> and <tt>Ethernet_Receive</tt> hap callbacks. It is possible to override the packet by assigning this attribute. The device will drop the current packet if the attribute is set to Nil, or with data of zero length.</dd></dl>
<dl><dt><b><i>datapath_mode_register</i></b></dt><a name="label4039"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>descriptor_base_low_4</i></b></dt><a name="label4040"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>excessive_collision_counter</i></b></dt><a name="label4041"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>expansion_rom</i></b></dt><a name="label4042"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>[oii]</b>.
<p>
ROM object, map size, and map function number for the Expansion ROM.</dd></dl>
<dl><dt><b><i>first_collision_counter</i></b></dt><a name="label4043"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>header_buffer_index</i></b></dt><a name="label4044"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>header_buffer_valid</i></b></dt><a name="label4045"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>hp_configuration_register</i></b></dt><a name="label4046"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>hp_instruction_ram_address</i></b></dt><a name="label4047"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>hp_instructions</i></b></dt><a name="label4048"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>[[iii]{64}]</b>.
<p>
Header Parser instruction words.</dd></dl>
<dl><dt><b><i>infinite_burst_en_register</i></b></dt><a name="label4049"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>inject_packet</i></b></dt><a name="label4050"></a><dd><b>Pseudo</b> attribute; <b>write-only</b> access; type: <b>Data</b>.
<p>
Attribute used to send a packet to the network device. Writing this attribute at any time injects a new packet into the device (without involving the network simulation). Injecting a packet copies the packet data, allowing the caller to reuse or dispose of the buffer used for creating the packet, after the attribute is written.</dd></dl>
<dl><dt><b><i>interpacketgap0_register</i></b></dt><a name="label4051"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>interpacketgap1_register</i></b></dt><a name="label4052"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>interpacketgap2_register</i></b></dt><a name="label4053"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>interrupt_mask_register</i></b></dt><a name="label4054"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>interrupt_mask_register2</i></b></dt><a name="label4055"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>interrupt_mask_register3</i></b></dt><a name="label4056"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>interrupt_mask_register4</i></b></dt><a name="label4057"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>interrupt_pin</i></b></dt><a name="label4058"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>[iiii]</b>.
<p>
State of the interrupt pin.</dd></dl>
<dl><dt><b><i>interrupt_status_register</i></b></dt><a name="label4059"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>interrupt_status_register2</i></b></dt><a name="label4060"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>interrupt_status_register3</i></b></dt><a name="label4061"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>interrupt_status_register4</i></b></dt><a name="label4062"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>jam_size_register</i></b></dt><a name="label4063"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>last_frame</i></b></dt><a name="label4064"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>d|n</b>.
<p>
The frame that is currently about to be sent or received. The format is a raw Ethernet frame. This attribute is only valid in <tt>Ethernet_Transmit</tt> and <tt>Ethernet_Receive</tt> hap callbacks. It is possible to override the packet by assigning this attribute. The device will drop the current packet if the attribute is set to Nil, or with data of zero length.</dd></dl>
<dl><dt><b><i>late_collision_counter</i></b></dt><a name="label4065"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>link</i></b></dt><a name="label4066"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Object or Nil</b>.
<p>
The Ethernet link that the network device is connected to.</dd></dl>
<dl><dt><b><i>mac_address</i></b></dt><a name="label4067"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>s|[i{6}]|n</b>.
<p>
Ethernet (MAC) address of the network interface.</dd></dl>
<dl><dt><b><i>mac_control_configuration_register</i></b></dt><a name="label4068"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>mac_control_mask_register</i></b></dt><a name="label4069"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>mac_control_type_register</i></b></dt><a name="label4070"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>mappings</i></b></dt><a name="label4071"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>[[i{5:8}]|[iiiiiiiio|nii]*]</b>.
<p>
List of all current PCI IO and memory mappings.</dd></dl>
<dl><dt><b><i>max_framesize_register</i></b></dt><a name="label4072"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>mif_bit_bang_clock</i></b></dt><a name="label4073"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>mif_bit_bang_data</i></b></dt><a name="label4074"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>mif_bit_bang_output_enable</i></b></dt><a name="label4075"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>mif_configuration_register</i></b></dt><a name="label4076"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>mif_mask_register</i></b></dt><a name="label4077"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>mif_status_register</i></b></dt><a name="label4078"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>mii_value</i></b></dt><a name="label4079"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>min_framesize_register</i></b></dt><a name="label4080"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>mode</i></b></dt><a name="label4081"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Internal Register</dd></dl>
<dl><dt><b><i>model_crc</i></b></dt><a name="label4082"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
If set to 1, the device will calculate and include an Ethernet CRC on all transmitted frames, and check the CRC on received frames.</dd></dl>
<dl><dt><b><i>mtu_buffer_index</i></b></dt><a name="label4083"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>mtu_buffer_valid</i></b></dt><a name="label4084"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>network</i></b></dt><a name="label4085"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>Object or Nil</b>.
<p>
Obsolete attribute. Use link instead.</dd></dl>
<dl><dt><b><i>normal_collision_counter</i></b></dt><a name="label4086"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>num_header_bufs</i></b></dt><a name="label4087"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>num_mtu_bufs</i></b></dt><a name="label4088"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>pa_size_register</i></b></dt><a name="label4089"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>pci_bus</i></b></dt><a name="label4090"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Object or Nil</b>.
<p>
The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.</dd></dl>
<dl><dt><b><i>pci_error_mask_register</i></b></dt><a name="label4091"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>pio_latency</i></b></dt><a name="label4092"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>poll_reg</i></b></dt><a name="label4093"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Internal Register</dd></dl>
<dl><dt><b><i>random_number_seed_register</i></b></dt><a name="label4094"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>recorder</i></b></dt><a name="label4095"></a><dd><b>Required</b> attribute; <b>read/write</b> access; type: <b>Object</b>.
<p>
Recorder object that allows recording and later playback of network traffic to the interface.</dd></dl>
<dl><dt><b><i>reliability</i></b></dt><a name="label4096"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
This value determined how reliable an established connection is. If set to N it means that with a probability of 1 out of N a package will be lost (not sent to the receiver). The default value is 0 which means that no packages will be lost.</dd></dl>
<dl><dt><b><i>reliability_seed</i></b></dt><a name="label4097"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
The seed value for the randomization of packet loss. See the reliability attribute</dd></dl>
<dl><dt><b><i>rx_almost_empty_threshold</i></b></dt><a name="label4098"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_blanking_reg_for_isr</i></b></dt><a name="label4099"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_cached_compl</i></b></dt><a name="label4100"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_completion2_register</i></b></dt><a name="label4101"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_completion_head2_register</i></b></dt><a name="label4102"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_completion_head3_register</i></b></dt><a name="label4103"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_completion_head4_register</i></b></dt><a name="label4104"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_completion_head_register</i></b></dt><a name="label4105"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_completion_register</i></b></dt><a name="label4106"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_completion_ring2_base_high</i></b></dt><a name="label4107"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_completion_ring2_base_low</i></b></dt><a name="label4108"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_completion_ring3_base_high</i></b></dt><a name="label4109"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_completion_ring3_base_low</i></b></dt><a name="label4110"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_completion_ring4_base_high</i></b></dt><a name="label4111"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_completion_ring4_base_low</i></b></dt><a name="label4112"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_completion_ring_base_high</i></b></dt><a name="label4113"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_completion_ring_base_low</i></b></dt><a name="label4114"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_completion_tail2_register</i></b></dt><a name="label4115"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_completion_tail3_register</i></b></dt><a name="label4116"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_completion_tail4_register</i></b></dt><a name="label4117"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_completion_tail_register</i></b></dt><a name="label4118"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_configuration_register</i></b></dt><a name="label4119"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_counter</i></b></dt><a name="label4120"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_descriptor_ring2_base_high</i></b></dt><a name="label4121"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_descriptor_ring2_base_low</i></b></dt><a name="label4122"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_descriptor_ring_base_high</i></b></dt><a name="label4123"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_descriptor_ring_base_low</i></b></dt><a name="label4124"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_fifo</i></b></dt><a name="label4125"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>[[dii]*]</b>.
<p>
Receive packet FIFO.</dd></dl>
<dl><dt><b><i>rx_fifo_read_pointer</i></b></dt><a name="label4126"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_fifo_write_pointer</i></b></dt><a name="label4127"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_header_page_pointer_high</i></b></dt><a name="label4128"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_header_page_pointer_low</i></b></dt><a name="label4129"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_ipp_fifo_read_pointer</i></b></dt><a name="label4130"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_ipp_fifo_shadow_write_pointer</i></b></dt><a name="label4131"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_ipp_fifo_write_pointer</i></b></dt><a name="label4132"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_kick2_register</i></b></dt><a name="label4133"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_kick_register</i></b></dt><a name="label4134"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_mac_configuration_register</i></b></dt><a name="label4135"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_mac_mask_register</i></b></dt><a name="label4136"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_mac_status_register</i></b></dt><a name="label4137"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_mtu_page_pointer_high</i></b></dt><a name="label4138"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_mtu_page_pointer_low</i></b></dt><a name="label4139"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_page_size_register</i></b></dt><a name="label4140"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_pause_thresholds</i></b></dt><a name="label4141"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_random_early_detection_en</i></b></dt><a name="label4142"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_reassembly_dma_address</i></b></dt><a name="label4143"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_reassembly_dma_high</i></b></dt><a name="label4144"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_reassembly_dma_low</i></b></dt><a name="label4145"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_reassembly_dma_mid</i></b></dt><a name="label4146"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>rx_state_state</i></b></dt><a name="label4147"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>String</b>.
<p>
State of receive machine.</dd></dl>
<dl><dt><b><i>rx_state_tx_stall</i></b></dt><a name="label4148"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>send_pause_command_register</i></b></dt><a name="label4149"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>slottime_register</i></b></dt><a name="label4150"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>software_reset_register</i></b></dt><a name="label4151"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tp10_conf</i></b></dt><a name="label4152"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Internal Register</dd></dl>
<dl><dt><b><i>tx_bandwidth</i></b></dt><a name="label4153"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
The transmit bandwidth of the network interface in bits per second. The network interface will limit the rate at which it sends packets to remain below this bandwidth. Set to 0 for unlimited bandwidth.</dd></dl>
<dl><dt><b><i>tx_completion_register_1</i></b></dt><a name="label4154"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_completion_register_2</i></b></dt><a name="label4155"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_completion_register_3</i></b></dt><a name="label4156"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_completion_register_4</i></b></dt><a name="label4157"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_completion_wb_base_high</i></b></dt><a name="label4158"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_completion_wb_base_low</i></b></dt><a name="label4159"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_configuration_register</i></b></dt><a name="label4160"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_data_pointer_high</i></b></dt><a name="label4161"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_data_pointer_low</i></b></dt><a name="label4162"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_descriptor_base_high_1</i></b></dt><a name="label4163"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_descriptor_base_high_2</i></b></dt><a name="label4164"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_descriptor_base_high_3</i></b></dt><a name="label4165"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_descriptor_base_high_4</i></b></dt><a name="label4166"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_descriptor_base_low_1</i></b></dt><a name="label4167"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_descriptor_base_low_2</i></b></dt><a name="label4168"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_descriptor_base_low_3</i></b></dt><a name="label4169"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_fifo_address</i></b></dt><a name="label4170"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_fifo_read_pointer</i></b></dt><a name="label4171"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_fifo_shadow_read_pointer</i></b></dt><a name="label4172"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_fifo_shadow_write_pointer</i></b></dt><a name="label4173"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_fifo_write_pointer</i></b></dt><a name="label4174"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_kick_register_1</i></b></dt><a name="label4175"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_kick_register_2</i></b></dt><a name="label4176"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_kick_register_3</i></b></dt><a name="label4177"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_kick_register_4</i></b></dt><a name="label4178"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_mac_configuration_register</i></b></dt><a name="label4179"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_mac_mask_register</i></b></dt><a name="label4180"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_mac_status_register</i></b></dt><a name="label4181"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_maxburst_1</i></b></dt><a name="label4182"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_maxburst_2</i></b></dt><a name="label4183"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_maxburst_3</i></b></dt><a name="label4184"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_maxburst_4</i></b></dt><a name="label4185"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_next_time</i></b></dt><a name="label4186"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Float</b>.
<p>
The earliest time at which that the network interface may send another packet. Used for transmit bandwidth limitation.</dd></dl>
<dl><dt><b><i>tx_packet</i></b></dt><a name="label4187"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Data</b>.
<p>
Incomplete packet to be transmitted.</dd></dl>
<dl><dt><b><i>tx_state_addr</i></b></dt><a name="label4188"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_state_cksum_en</i></b></dt><a name="label4189"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_state_cksum_off</i></b></dt><a name="label4190"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_state_cksum_stuf</i></b></dt><a name="label4191"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_state_eof</i></b></dt><a name="label4192"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_state_first_pt</i></b></dt><a name="label4193"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_state_int_me</i></b></dt><a name="label4194"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_state_len</i></b></dt><a name="label4195"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_state_no_crc</i></b></dt><a name="label4196"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_state_ring</i></b></dt><a name="label4197"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_state_rx_stall</i></b></dt><a name="label4198"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
<dl><dt><b><i>tx_state_state</i></b></dt><a name="label4199"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>String</b>.
<p>
State of transmit machine.</dd></dl>
<dl><dt><b><i>write_masks</i></b></dt><a name="label4200"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>[[ii]*]</b>.
<p>
Write masks for all registered configuration registers. The format for each entry is (offset, mask).</dd></dl>
<dl><dt><b><i>xif_configuration_register</i></b></dt><a name="label4201"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Internal register.</dd></dl>
</dd>

</dl>

<a name="label4202"></a><h4 class="jdocu">Command List</h4 class="jdocu">


<dl class="jdocu_di">


<dt class="jdocu_di"><b>Commands defined by interface <a class="jdocu" href="topic508.html#label17766">log_object</a></b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic508.html#label17770">log</a>, <a class="jdocu" href="topic508.html#label17772">log-group</a>, <a class="jdocu" href="topic508.html#label17774">log-level</a>, <a class="jdocu" href="topic508.html#label17776">log-size</a>, <a class="jdocu" href="topic508.html#label17778">log-type</a></dd>


<dt class="jdocu_di"><b>Commands</b></dt><dd class="jdocu_di">
<table>
<tr><td class="jdocu_noborder"><b><a class="jdocu" href="#label4204">connect</a></b></td><td class="jdocu_noborder">connect to a simulated Ethernet link</td></tr>
<tr><td class="jdocu_noborder"><b><a class="jdocu" href="#label4206">disconnect</a></b></td><td class="jdocu_noborder">disconnect from simulated link</td></tr>
<tr><td class="jdocu_noborder"><b><a class="jdocu" href="#label4208">info</a></b></td><td class="jdocu_noborder">print information about the device</td></tr>
<tr><td class="jdocu_noborder"><b><a class="jdocu" href="#label4210">pci-header</a></b></td><td class="jdocu_noborder">print PCI device header</td></tr>
<tr><td class="jdocu_noborder"><b><a class="jdocu" href="#label4212">status</a></b></td><td class="jdocu_noborder">print status of the device</td></tr>
</table>
</dd>

</dl>

<a name="label4203"></a><h4 class="jdocu">Command Descriptions</h4 class="jdocu">




<a name="label4204"></a><a name="label4205"></a><dl class="jdocu_di">

<dt class="jdocu_di_name">
<b>&lt;cassini&gt;.connect</b></dt>

<dt class="jdocu_di_synopsis">Synopsis</dt><dd class="jdocu_di_synopsis">
<b>&lt;cassini&gt;.connect</b> [-auto] (<i>link</i>|<i>"link-name"</i>) </dd>

<dt class="jdocu_di_description">Description</dt><dd class="jdocu_di_description">
Connect the device to a simulated Ethernet link.
                The flag '-auto' is deprecated and shouldn't be used.</dd>


<dt class="jdocu_di"><b>See Also</b></dt><dd class="jdocu_di">
<a class="jdocu" href="#label4206">&lt;cassini&gt;.disconnect</a></dd>

</dl>



<a name="label4206"></a><a name="label4207"></a><dl class="jdocu_di">

<dt class="jdocu_di_name">
<b>&lt;cassini&gt;.disconnect</b></dt>

<dt class="jdocu_di_synopsis">Synopsis</dt><dd class="jdocu_di_synopsis">
<b>&lt;cassini&gt;.disconnect</b></dd>

<dt class="jdocu_di_description">Description</dt><dd class="jdocu_di_description">
Disconnect the device from a simulated Ethernet link.</dd>


<dt class="jdocu_di"><b>See Also</b></dt><dd class="jdocu_di">
<a class="jdocu" href="#label4204">&lt;cassini&gt;.connect</a></dd>

</dl>



<a name="label4208"></a><a name="label4209"></a><dl class="jdocu_di">

<dt class="jdocu_di_name">
<b>&lt;cassini&gt;.info</b></dt>

<dt class="jdocu_di_synopsis">Synopsis</dt><dd class="jdocu_di_synopsis">
<b>&lt;cassini&gt;.info</b></dd>

<dt class="jdocu_di_description">Description</dt><dd class="jdocu_di_description">
Print detailed information about the configuration of the device.</dd>

</dl>



<a name="label4210"></a><a name="label4211"></a><dl class="jdocu_di">

<dt class="jdocu_di_name">
<b>&lt;cassini&gt;.pci-header</b></dt>

<dt class="jdocu_di_synopsis">Synopsis</dt><dd class="jdocu_di_synopsis">
<b>&lt;cassini&gt;.pci-header</b></dd>

<dt class="jdocu_di_description">Description</dt><dd class="jdocu_di_description">
Print the PCI header, i.e the configuration registers.</dd>

</dl>



<a name="label4212"></a><a name="label4213"></a><dl class="jdocu_di">

<dt class="jdocu_di_name">
<b>&lt;cassini&gt;.status</b></dt>

<dt class="jdocu_di_synopsis">Synopsis</dt><dd class="jdocu_di_synopsis">
<b>&lt;cassini&gt;.status</b></dd>

<dt class="jdocu_di_description">Description</dt><dd class="jdocu_di_description">
Print detailed information about the current status of the device.</dd>

</dl>


<p class="jdocu_navbarp"><span class="jdocu_navbar">VIRTUTECH CONFIDENTIAL&nbsp;&nbsp;&nbsp;&nbsp;<a class="jdocu" href="topic36.html">Previous</a> - <a class="jdocu" href="topic15.html">Up</a> - <a class="jdocu" href="topic38.html">Next</a></span></p>
</body>
</html>
