Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Nov 30 04:41:51 2024
| Host         : LAPTOP-C9J81LRQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.146        0.000                      0                  559        0.243        0.000                      0                  559        4.500        0.000                       0                   292  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.146        0.000                      0                  559        0.243        0.000                      0                  559        4.500        0.000                       0                   292  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.146ns  (required time - arrival time)
  Source:                 uart_audio_inst/tones/counter_C5_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/tones/counter_C5_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 0.890ns (20.809%)  route 3.387ns (79.191%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.557     5.078    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  uart_audio_inst/tones/counter_C5_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  uart_audio_inst/tones/counter_C5_reg[28]/Q
                         net (fo=2, routed)           0.842     6.438    uart_audio_inst/tones/counter_C5[28]
    SLICE_X14Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.562 f  uart_audio_inst/tones/counter_C5[31]_i_8/O
                         net (fo=1, routed)           0.416     6.978    uart_audio_inst/tones/counter_C5[31]_i_8_n_0
    SLICE_X14Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.102 f  uart_audio_inst/tones/counter_C5[31]_i_4/O
                         net (fo=2, routed)           0.923     8.026    uart_audio_inst/tones/counter_C5[31]_i_4_n_0
    SLICE_X14Y15         LUT4 (Prop_lut4_I1_O)        0.124     8.150 r  uart_audio_inst/tones/counter_C5[31]_i_1/O
                         net (fo=31, routed)          1.206     9.355    uart_audio_inst/tones/temp_C5_14
    SLICE_X12Y13         FDRE                                         r  uart_audio_inst/tones/counter_C5_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.445    14.786    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X12Y13         FDRE                                         r  uart_audio_inst/tones/counter_C5_reg[1]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X12Y13         FDRE (Setup_fdre_C_R)       -0.524    14.501    uart_audio_inst/tones/counter_C5_reg[1]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  5.146    

Slack (MET) :             5.146ns  (required time - arrival time)
  Source:                 uart_audio_inst/tones/counter_C5_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/tones/counter_C5_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 0.890ns (20.809%)  route 3.387ns (79.191%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.557     5.078    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  uart_audio_inst/tones/counter_C5_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  uart_audio_inst/tones/counter_C5_reg[28]/Q
                         net (fo=2, routed)           0.842     6.438    uart_audio_inst/tones/counter_C5[28]
    SLICE_X14Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.562 f  uart_audio_inst/tones/counter_C5[31]_i_8/O
                         net (fo=1, routed)           0.416     6.978    uart_audio_inst/tones/counter_C5[31]_i_8_n_0
    SLICE_X14Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.102 f  uart_audio_inst/tones/counter_C5[31]_i_4/O
                         net (fo=2, routed)           0.923     8.026    uart_audio_inst/tones/counter_C5[31]_i_4_n_0
    SLICE_X14Y15         LUT4 (Prop_lut4_I1_O)        0.124     8.150 r  uart_audio_inst/tones/counter_C5[31]_i_1/O
                         net (fo=31, routed)          1.206     9.355    uart_audio_inst/tones/temp_C5_14
    SLICE_X12Y13         FDRE                                         r  uart_audio_inst/tones/counter_C5_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.445    14.786    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X12Y13         FDRE                                         r  uart_audio_inst/tones/counter_C5_reg[2]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X12Y13         FDRE (Setup_fdre_C_R)       -0.524    14.501    uart_audio_inst/tones/counter_C5_reg[2]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  5.146    

Slack (MET) :             5.146ns  (required time - arrival time)
  Source:                 uart_audio_inst/tones/counter_C5_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/tones/counter_C5_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 0.890ns (20.809%)  route 3.387ns (79.191%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.557     5.078    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  uart_audio_inst/tones/counter_C5_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  uart_audio_inst/tones/counter_C5_reg[28]/Q
                         net (fo=2, routed)           0.842     6.438    uart_audio_inst/tones/counter_C5[28]
    SLICE_X14Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.562 f  uart_audio_inst/tones/counter_C5[31]_i_8/O
                         net (fo=1, routed)           0.416     6.978    uart_audio_inst/tones/counter_C5[31]_i_8_n_0
    SLICE_X14Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.102 f  uart_audio_inst/tones/counter_C5[31]_i_4/O
                         net (fo=2, routed)           0.923     8.026    uart_audio_inst/tones/counter_C5[31]_i_4_n_0
    SLICE_X14Y15         LUT4 (Prop_lut4_I1_O)        0.124     8.150 r  uart_audio_inst/tones/counter_C5[31]_i_1/O
                         net (fo=31, routed)          1.206     9.355    uart_audio_inst/tones/temp_C5_14
    SLICE_X12Y13         FDRE                                         r  uart_audio_inst/tones/counter_C5_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.445    14.786    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X12Y13         FDRE                                         r  uart_audio_inst/tones/counter_C5_reg[3]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X12Y13         FDRE (Setup_fdre_C_R)       -0.524    14.501    uart_audio_inst/tones/counter_C5_reg[3]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  5.146    

Slack (MET) :             5.146ns  (required time - arrival time)
  Source:                 uart_audio_inst/tones/counter_C5_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/tones/counter_C5_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 0.890ns (20.809%)  route 3.387ns (79.191%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.557     5.078    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  uart_audio_inst/tones/counter_C5_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  uart_audio_inst/tones/counter_C5_reg[28]/Q
                         net (fo=2, routed)           0.842     6.438    uart_audio_inst/tones/counter_C5[28]
    SLICE_X14Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.562 f  uart_audio_inst/tones/counter_C5[31]_i_8/O
                         net (fo=1, routed)           0.416     6.978    uart_audio_inst/tones/counter_C5[31]_i_8_n_0
    SLICE_X14Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.102 f  uart_audio_inst/tones/counter_C5[31]_i_4/O
                         net (fo=2, routed)           0.923     8.026    uart_audio_inst/tones/counter_C5[31]_i_4_n_0
    SLICE_X14Y15         LUT4 (Prop_lut4_I1_O)        0.124     8.150 r  uart_audio_inst/tones/counter_C5[31]_i_1/O
                         net (fo=31, routed)          1.206     9.355    uart_audio_inst/tones/temp_C5_14
    SLICE_X12Y13         FDRE                                         r  uart_audio_inst/tones/counter_C5_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.445    14.786    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X12Y13         FDRE                                         r  uart_audio_inst/tones/counter_C5_reg[4]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X12Y13         FDRE (Setup_fdre_C_R)       -0.524    14.501    uart_audio_inst/tones/counter_C5_reg[4]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  5.146    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 uart_audio_inst/tones/counter_B4_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/tones/counter_B4_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.828ns (19.141%)  route 3.498ns (80.859%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.557     5.078    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  uart_audio_inst/tones/counter_B4_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  uart_audio_inst/tones/counter_B4_reg[26]/Q
                         net (fo=2, routed)           0.952     6.486    uart_audio_inst/tones/counter_B4[26]
    SLICE_X14Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.610 f  uart_audio_inst/tones/counter_B4[0]_i_7/O
                         net (fo=1, routed)           0.802     7.412    uart_audio_inst/tones/counter_B4[0]_i_7_n_0
    SLICE_X14Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.536 f  uart_audio_inst/tones/counter_B4[0]_i_2/O
                         net (fo=3, routed)           0.651     8.187    uart_audio_inst/tones/counter_B4[0]_i_2_n_0
    SLICE_X14Y14         LUT4 (Prop_lut4_I3_O)        0.124     8.311 r  uart_audio_inst/tones/counter_B4[31]_i_1/O
                         net (fo=31, routed)          1.093     9.404    uart_audio_inst/tones/temp_B4_13
    SLICE_X13Y20         FDRE                                         r  uart_audio_inst/tones/counter_B4_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.439    14.780    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X13Y20         FDRE                                         r  uart_audio_inst/tones/counter_B4_reg[29]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X13Y20         FDRE (Setup_fdre_C_R)       -0.429    14.590    uart_audio_inst/tones/counter_B4_reg[29]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.404    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 uart_audio_inst/tones/counter_B4_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/tones/counter_B4_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.828ns (19.141%)  route 3.498ns (80.859%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.557     5.078    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  uart_audio_inst/tones/counter_B4_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  uart_audio_inst/tones/counter_B4_reg[26]/Q
                         net (fo=2, routed)           0.952     6.486    uart_audio_inst/tones/counter_B4[26]
    SLICE_X14Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.610 f  uart_audio_inst/tones/counter_B4[0]_i_7/O
                         net (fo=1, routed)           0.802     7.412    uart_audio_inst/tones/counter_B4[0]_i_7_n_0
    SLICE_X14Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.536 f  uart_audio_inst/tones/counter_B4[0]_i_2/O
                         net (fo=3, routed)           0.651     8.187    uart_audio_inst/tones/counter_B4[0]_i_2_n_0
    SLICE_X14Y14         LUT4 (Prop_lut4_I3_O)        0.124     8.311 r  uart_audio_inst/tones/counter_B4[31]_i_1/O
                         net (fo=31, routed)          1.093     9.404    uart_audio_inst/tones/temp_B4_13
    SLICE_X13Y20         FDRE                                         r  uart_audio_inst/tones/counter_B4_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.439    14.780    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X13Y20         FDRE                                         r  uart_audio_inst/tones/counter_B4_reg[30]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X13Y20         FDRE (Setup_fdre_C_R)       -0.429    14.590    uart_audio_inst/tones/counter_B4_reg[30]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.404    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 uart_audio_inst/tones/counter_B4_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/tones/counter_B4_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.828ns (19.141%)  route 3.498ns (80.859%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.557     5.078    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  uart_audio_inst/tones/counter_B4_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  uart_audio_inst/tones/counter_B4_reg[26]/Q
                         net (fo=2, routed)           0.952     6.486    uart_audio_inst/tones/counter_B4[26]
    SLICE_X14Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.610 f  uart_audio_inst/tones/counter_B4[0]_i_7/O
                         net (fo=1, routed)           0.802     7.412    uart_audio_inst/tones/counter_B4[0]_i_7_n_0
    SLICE_X14Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.536 f  uart_audio_inst/tones/counter_B4[0]_i_2/O
                         net (fo=3, routed)           0.651     8.187    uart_audio_inst/tones/counter_B4[0]_i_2_n_0
    SLICE_X14Y14         LUT4 (Prop_lut4_I3_O)        0.124     8.311 r  uart_audio_inst/tones/counter_B4[31]_i_1/O
                         net (fo=31, routed)          1.093     9.404    uart_audio_inst/tones/temp_B4_13
    SLICE_X13Y20         FDRE                                         r  uart_audio_inst/tones/counter_B4_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.439    14.780    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X13Y20         FDRE                                         r  uart_audio_inst/tones/counter_B4_reg[31]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X13Y20         FDRE (Setup_fdre_C_R)       -0.429    14.590    uart_audio_inst/tones/counter_B4_reg[31]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.404    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 uart_audio_inst/tones/counter_C5_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/tones/counter_C5_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.890ns (21.051%)  route 3.338ns (78.949%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.557     5.078    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  uart_audio_inst/tones/counter_C5_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  uart_audio_inst/tones/counter_C5_reg[28]/Q
                         net (fo=2, routed)           0.842     6.438    uart_audio_inst/tones/counter_C5[28]
    SLICE_X14Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.562 f  uart_audio_inst/tones/counter_C5[31]_i_8/O
                         net (fo=1, routed)           0.416     6.978    uart_audio_inst/tones/counter_C5[31]_i_8_n_0
    SLICE_X14Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.102 f  uart_audio_inst/tones/counter_C5[31]_i_4/O
                         net (fo=2, routed)           0.923     8.026    uart_audio_inst/tones/counter_C5[31]_i_4_n_0
    SLICE_X14Y15         LUT4 (Prop_lut4_I1_O)        0.124     8.150 r  uart_audio_inst/tones/counter_C5[31]_i_1/O
                         net (fo=31, routed)          1.156     9.306    uart_audio_inst/tones/temp_C5_14
    SLICE_X12Y20         FDRE                                         r  uart_audio_inst/tones/counter_C5_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.439    14.780    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  uart_audio_inst/tones/counter_C5_reg[29]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X12Y20         FDRE (Setup_fdre_C_R)       -0.524    14.495    uart_audio_inst/tones/counter_C5_reg[29]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.189    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 uart_audio_inst/tones/counter_C5_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/tones/counter_C5_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.890ns (21.051%)  route 3.338ns (78.949%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.557     5.078    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  uart_audio_inst/tones/counter_C5_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  uart_audio_inst/tones/counter_C5_reg[28]/Q
                         net (fo=2, routed)           0.842     6.438    uart_audio_inst/tones/counter_C5[28]
    SLICE_X14Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.562 f  uart_audio_inst/tones/counter_C5[31]_i_8/O
                         net (fo=1, routed)           0.416     6.978    uart_audio_inst/tones/counter_C5[31]_i_8_n_0
    SLICE_X14Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.102 f  uart_audio_inst/tones/counter_C5[31]_i_4/O
                         net (fo=2, routed)           0.923     8.026    uart_audio_inst/tones/counter_C5[31]_i_4_n_0
    SLICE_X14Y15         LUT4 (Prop_lut4_I1_O)        0.124     8.150 r  uart_audio_inst/tones/counter_C5[31]_i_1/O
                         net (fo=31, routed)          1.156     9.306    uart_audio_inst/tones/temp_C5_14
    SLICE_X12Y20         FDRE                                         r  uart_audio_inst/tones/counter_C5_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.439    14.780    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  uart_audio_inst/tones/counter_C5_reg[30]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X12Y20         FDRE (Setup_fdre_C_R)       -0.524    14.495    uart_audio_inst/tones/counter_C5_reg[30]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.189    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 uart_audio_inst/tones/counter_C5_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/tones/counter_C5_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.890ns (21.051%)  route 3.338ns (78.949%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.557     5.078    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  uart_audio_inst/tones/counter_C5_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  uart_audio_inst/tones/counter_C5_reg[28]/Q
                         net (fo=2, routed)           0.842     6.438    uart_audio_inst/tones/counter_C5[28]
    SLICE_X14Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.562 f  uart_audio_inst/tones/counter_C5[31]_i_8/O
                         net (fo=1, routed)           0.416     6.978    uart_audio_inst/tones/counter_C5[31]_i_8_n_0
    SLICE_X14Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.102 f  uart_audio_inst/tones/counter_C5[31]_i_4/O
                         net (fo=2, routed)           0.923     8.026    uart_audio_inst/tones/counter_C5[31]_i_4_n_0
    SLICE_X14Y15         LUT4 (Prop_lut4_I1_O)        0.124     8.150 r  uart_audio_inst/tones/counter_C5[31]_i_1/O
                         net (fo=31, routed)          1.156     9.306    uart_audio_inst/tones/temp_C5_14
    SLICE_X12Y20         FDRE                                         r  uart_audio_inst/tones/counter_C5_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.439    14.780    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  uart_audio_inst/tones/counter_C5_reg[31]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X12Y20         FDRE (Setup_fdre_C_R)       -0.524    14.495    uart_audio_inst/tones/counter_C5_reg[31]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 uart_audio_inst/tx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/uart_transmitter/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.012%)  route 0.165ns (46.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.593     1.476    uart_audio_inst/clk_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  uart_audio_inst/tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  uart_audio_inst/tx_data_reg[0]/Q
                         net (fo=2, routed)           0.165     1.782    uart_audio_inst/uart_transmitter/tx_data[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I0_O)        0.045     1.827 r  uart_audio_inst/uart_transmitter/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    uart_audio_inst/uart_transmitter/shift_reg[0]_i_1_n_0
    SLICE_X0Y11          FDRE                                         r  uart_audio_inst/uart_transmitter/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.864     1.991    uart_audio_inst/uart_transmitter/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  uart_audio_inst/uart_transmitter/shift_reg_reg[0]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.092     1.584    uart_audio_inst/uart_transmitter/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 uart_audio_inst/tones/temp_C4_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/tx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.227ns (63.709%)  route 0.129ns (36.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.593     1.476    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  uart_audio_inst/tones/temp_C4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.128     1.604 r  uart_audio_inst/tones/temp_C4_reg/Q
                         net (fo=2, routed)           0.129     1.733    uart_audio_inst/tones/temp_C4
    SLICE_X0Y10          LUT6 (Prop_lut6_I0_O)        0.099     1.832 r  uart_audio_inst/tones/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.832    uart_audio_inst/tones_n_0
    SLICE_X0Y10          FDCE                                         r  uart_audio_inst/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.864     1.991    uart_audio_inst/clk_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  uart_audio_inst/tx_data_reg[0]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X0Y10          FDCE (Hold_fdce_C_D)         0.092     1.584    uart_audio_inst/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 uart_audio_inst/tones/counter_A4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/tones/counter_A4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.563     1.446    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  uart_audio_inst/tones/counter_A4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164     1.610 f  uart_audio_inst/tones/counter_A4_reg[0]/Q
                         net (fo=3, routed)           0.175     1.785    uart_audio_inst/tones/counter_A4[0]
    SLICE_X8Y12          LUT1 (Prop_lut1_I0_O)        0.043     1.828 r  uart_audio_inst/tones/counter_A4[0]_i_1/O
                         net (fo=1, routed)           0.000     1.828    uart_audio_inst/tones/counter_A4_5[0]
    SLICE_X8Y12          FDRE                                         r  uart_audio_inst/tones/counter_A4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.832     1.959    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  uart_audio_inst/tones/counter_A4_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X8Y12          FDRE (Hold_fdre_C_D)         0.133     1.579    uart_audio_inst/tones/counter_A4_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 uart_audio_inst/tones/counter_D4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/tones/counter_D4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.594     1.477    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     1.641 f  uart_audio_inst/tones/counter_D4_reg[0]/Q
                         net (fo=3, routed)           0.175     1.816    uart_audio_inst/tones/counter_D4[0]
    SLICE_X2Y7           LUT1 (Prop_lut1_I0_O)        0.043     1.859 r  uart_audio_inst/tones/counter_D4[0]_i_1/O
                         net (fo=1, routed)           0.000     1.859    uart_audio_inst/tones/counter_D4_3[0]
    SLICE_X2Y7           FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.865     1.992    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.133     1.610    uart_audio_inst/tones/counter_D4_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 uart_audio_inst/tones/counter_C4_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/tones/counter_C4_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.591     1.474    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  uart_audio_inst/tones/counter_C4_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  uart_audio_inst/tones/counter_C4_reg[12]/Q
                         net (fo=2, routed)           0.117     1.732    uart_audio_inst/tones/counter_C4[12]
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  uart_audio_inst/tones/counter_C40_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.840    uart_audio_inst/tones/data0[12]
    SLICE_X1Y13          FDRE                                         r  uart_audio_inst/tones/counter_C4_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.861     1.988    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  uart_audio_inst/tones/counter_C4_reg[12]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.105     1.579    uart_audio_inst/tones/counter_C4_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 uart_audio_inst/uart_transmitter/bit_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/uart_transmitter/bit_index_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.629%)  route 0.167ns (47.371%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.589     1.472    uart_audio_inst/uart_transmitter/clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  uart_audio_inst/uart_transmitter/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  uart_audio_inst/uart_transmitter/bit_index_reg[1]/Q
                         net (fo=4, routed)           0.167     1.781    uart_audio_inst/uart_transmitter/bit_index_reg_n_0_[1]
    SLICE_X7Y14          LUT5 (Prop_lut5_I2_O)        0.045     1.826 r  uart_audio_inst/uart_transmitter/bit_index[3]_i_2/O
                         net (fo=1, routed)           0.000     1.826    uart_audio_inst/uart_transmitter/bit_index[3]_i_2_n_0
    SLICE_X7Y14          FDCE                                         r  uart_audio_inst/uart_transmitter/bit_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.859     1.986    uart_audio_inst/uart_transmitter/clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  uart_audio_inst/uart_transmitter/bit_index_reg[3]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X7Y14          FDCE (Hold_fdce_C_D)         0.092     1.564    uart_audio_inst/uart_transmitter/bit_index_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart_audio_inst/uart_transmitter/bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/uart_transmitter/bit_index_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.588     1.471    uart_audio_inst/uart_transmitter/clk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  uart_audio_inst/uart_transmitter/bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  uart_audio_inst/uart_transmitter/bit_index_reg[0]/Q
                         net (fo=5, routed)           0.168     1.780    uart_audio_inst/uart_transmitter/bit_index_reg_n_0_[0]
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.045     1.825 r  uart_audio_inst/uart_transmitter/bit_index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.825    uart_audio_inst/uart_transmitter/bit_index[0]_i_1_n_0
    SLICE_X5Y16          FDCE                                         r  uart_audio_inst/uart_transmitter/bit_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.857     1.984    uart_audio_inst/uart_transmitter/clk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  uart_audio_inst/uart_transmitter/bit_index_reg[0]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X5Y16          FDCE (Hold_fdce_C_D)         0.091     1.562    uart_audio_inst/uart_transmitter/bit_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart_audio_inst/tones/counter_C4_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/tones/counter_C4_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.592     1.475    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  uart_audio_inst/tones/counter_C4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  uart_audio_inst/tones/counter_C4_reg[8]/Q
                         net (fo=2, routed)           0.119     1.735    uart_audio_inst/tones/counter_C4[8]
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  uart_audio_inst/tones/counter_C40_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.843    uart_audio_inst/tones/data0[8]
    SLICE_X1Y12          FDRE                                         r  uart_audio_inst/tones/counter_C4_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.862     1.989    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  uart_audio_inst/tones/counter_C4_reg[8]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.105     1.580    uart_audio_inst/tones/counter_C4_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart_audio_inst/tones/counter_C4_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/tones/counter_C4_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.591     1.474    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  uart_audio_inst/tones/counter_C4_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  uart_audio_inst/tones/counter_C4_reg[16]/Q
                         net (fo=2, routed)           0.119     1.734    uart_audio_inst/tones/counter_C4[16]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  uart_audio_inst/tones/counter_C40_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.842    uart_audio_inst/tones/data0[16]
    SLICE_X1Y14          FDRE                                         r  uart_audio_inst/tones/counter_C4_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.861     1.988    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  uart_audio_inst/tones/counter_C4_reg[16]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.105     1.579    uart_audio_inst/tones/counter_C4_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart_audio_inst/tones/counter_C4_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/tones/counter_C4_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.590     1.473    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  uart_audio_inst/tones/counter_C4_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  uart_audio_inst/tones/counter_C4_reg[24]/Q
                         net (fo=2, routed)           0.119     1.733    uart_audio_inst/tones/counter_C4[24]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  uart_audio_inst/tones/counter_C40_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.841    uart_audio_inst/tones/data0[24]
    SLICE_X1Y16          FDRE                                         r  uart_audio_inst/tones/counter_C4_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.859     1.986    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  uart_audio_inst/tones/counter_C4_reg[24]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    uart_audio_inst/tones/counter_C4_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    uart_audio_inst/send_sample_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y12    uart_audio_inst/tones/counter_A4_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y13    uart_audio_inst/tones/counter_A4_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y13    uart_audio_inst/tones/counter_A4_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y17    uart_audio_inst/tones/counter_A4_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y17    uart_audio_inst/tones/counter_A4_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y17    uart_audio_inst/tones/counter_A4_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y17    uart_audio_inst/tones/counter_A4_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y18    uart_audio_inst/tones/counter_A4_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y12    uart_audio_inst/tones/counter_A4_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y13    uart_audio_inst/tones/counter_A4_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y13    uart_audio_inst/tones/counter_A4_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y11    uart_audio_inst/tones/counter_A4_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y11    uart_audio_inst/tones/counter_A4_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y11    uart_audio_inst/tones/counter_A4_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y13   uart_audio_inst/tones/counter_B4_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y13   uart_audio_inst/tones/counter_B4_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y13   uart_audio_inst/tones/counter_B4_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y13   uart_audio_inst/tones/counter_C5_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y18    uart_audio_inst/tones/counter_A4_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y18    uart_audio_inst/tones/counter_A4_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y18    uart_audio_inst/tones/counter_A4_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y16   uart_audio_inst/tones/counter_B4_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y16   uart_audio_inst/tones/counter_B4_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y16   uart_audio_inst/tones/counter_B4_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y18   uart_audio_inst/tones/counter_B4_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y18   uart_audio_inst/tones/counter_B4_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y18   uart_audio_inst/tones/counter_B4_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y18   uart_audio_inst/tones/counter_B4_reg[24]/C



