m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/simulation/modelsim
vqueue
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1596298529
!i10b 1
!s100 =fKY_JQJVGmPY:ebfgm<11
I7CzbMQ0jgd3GaBGB<`z<e0
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 queue_sv_unit
S1
Z3 dC:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/simulation/modelsim/tb_queue
w1595947588
8C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/queue.sv
FC:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/queue.sv
L0 4
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1596298529.000000
!s107 C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/queue.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/queue.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
vtb_queue
R0
R1
!i10b 1
!s100 ZbVSBQ7CR7Q>4AL1V9SOh3
INDIZETCA4NnDZICC<RgBG3
R2
!s105 tb_queue_sv_unit
S1
R3
w1596214764
8C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/tb_queue.sv
FC:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/tb_queue.sv
FC:\Projects\FPGA\SystemVerilog\GitHubRelease\lcd_12864b\..\tb.h
L0 5
R4
r1
!s85 0
31
R5
!s107 C:\Projects\FPGA\SystemVerilog\GitHubRelease\lcd_12864b\..\tb.h|C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/tb_queue.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/tb_queue.sv|
!i113 1
R6
R7
