#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Nov 08 00:37:48 2017
# Process ID: 10012
# Current directory: C:/Users/53430/Desktop/lab3b/project_lab3c
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7392 C:\Users\53430\Desktop\lab3b\project_lab3c\project_lab3c.xpr
# Log file: C:/Users/53430/Desktop/lab3b/project_lab3c/vivado.log
# Journal file: C:/Users/53430/Desktop/lab3b/project_lab3c\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2016.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_lab3c_0_1' generated file not found 'c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ip/design_1_lab3c_0_1/design_1_lab3c_0_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_lab3c_0_1' generated file not found 'c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ip/design_1_lab3c_0_1/design_1_lab3c_0_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_lab3c_0_1' generated file not found 'c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ip/design_1_lab3c_0_1/design_1_lab3c_0_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_lab3c_0_1' generated file not found 'c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ip/design_1_lab3c_0_1/design_1_lab3c_0_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_lab3c_0_1' generated file not found 'c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ip/design_1_lab3c_0_1/design_1_lab3c_0_1_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 887.391 ; gain = 190.777
open_bd_design {C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:lab3c:1.0 - lab3c_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 914.234 ; gain = 13.152
ipx::edit_ip_in_project -upgrade true -name lab3c_v1_0_project -directory C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.tmp/lab3c_v1_0_project d:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2016.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0/src/multi3.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0/src/multi2.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0/src/multi.v'.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUMBER_OF_INPUT_WORDS' by 16 for port or parameter 'nr_of_reads'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUMBER_OF_OUTPUT_WORDS' by 3 for port or parameter 'nr_of_writes'
set_property core_revision 19 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/users/53430/desktop/lab3b/project_lab3c/project_lab3c.tmp/lab3c_v1_0_project/lab3c_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/users/53430/desktop/lab3b/project_lab3c/project_lab3c.tmp/lab3c_v1_0_project/lab3c_v1_0_project.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Wed Nov 08 02:39:14 2017. For additional details about this file, please refer to the WebTalk help file at D:/xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 08 02:39:14 2017...
update_ip_catalog -rebuild -repo_path d:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:lab3c:1.0 [get_ips  design_1_lab3c_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_lab3c_0_1 (lab3c_v1.0 1.0) from revision 18 to revision 19
Wrote  : <C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/53430/Desktop/lab3b/project_lab3c/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_lab3c_0_1] -no_script -sync -force -quiet
launch_runs synth_1 -jobs 4
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lab3c_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = c91691e22761c339; cache size = 3513.831 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 023c509eefac00f2; cache size = 3513.831 MB.
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
[Wed Nov 08 02:40:26 2017] Launched design_1_lab3c_0_1_synth_1...
Run output will be captured here: C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.runs/design_1_lab3c_0_1_synth_1/runme.log
[Wed Nov 08 02:40:26 2017] Launched synth_1...
Run output will be captured here: C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1444.441 ; gain = 147.484
ipx::edit_ip_in_project -upgrade true -name lab3c_v1_0_project -directory C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.tmp/lab3c_v1_0_project d:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2016.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUMBER_OF_INPUT_WORDS' by 16 for port or parameter 'nr_of_reads'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUMBER_OF_OUTPUT_WORDS' by 3 for port or parameter 'nr_of_writes'
set_property core_revision 20 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/users/53430/desktop/lab3b/project_lab3c/project_lab3c.tmp/lab3c_v1_0_project/lab3c_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 49.410 ; gain = 0.121
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 08 02:45:20 2017...
close_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1519.273 ; gain = 0.000
update_ip_catalog -rebuild -repo_path d:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0'
upgrade_ip -vlnv xilinx.com:user:lab3c:1.0 [get_ips  design_1_lab3c_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_lab3c_0_1 (lab3c_v1.0 1.0) from revision 19 to revision 20
Wrote  : <C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/53430/Desktop/lab3b/project_lab3c/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_lab3c_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [Common 17-365] Interrupt caught but 'generate_target' cannot be canceled. Please wait for command to finish.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IPIntegrator design C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd
INFO: [Common 17-681] Processing pending cancel.
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_processing_system7_0_0, cache-ID = b704f0703bc3b398; cache size = 3513.831 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_dma_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_dma_0_0, cache-ID = 3c4cbf5df3ed0a07; cache size = 3513.831 MB.
catch { [ delete_ip_run [get_ips -all design_1_axi_dma_0_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_100M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_rst_ps7_0_100M_0, cache-ID = a55b4cba4626c2a7; cache size = 3513.831 MB.
catch { [ delete_ip_run [get_ips -all design_1_rst_ps7_0_100M_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_0, cache-ID = e7cdc7d20edcdfcb; cache size = 3513.831 MB.
catch { [ delete_ip_run [get_ips -all design_1_xbar_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_lab3c_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = c91691e22761c339; cache size = 3513.831 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 023c509eefac00f2; cache size = 3513.831 MB.
export_ip_user_files -of_objects [get_files C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_lab3c_0_1_synth_1
[Wed Nov 08 02:46:17 2017] Launched design_1_lab3c_0_1_synth_1...
Run output will be captured here: C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.runs/design_1_lab3c_0_1_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.ip_user_files -ipstatic_source_dir C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.cache/compile_simlib/modelsim} {questa=C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.cache/compile_simlib/questa} {riviera=C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.cache/compile_simlib/riviera} {activehdl=C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lab3c_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = c91691e22761c339; cache size = 3513.831 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 023c509eefac00f2; cache size = 3513.831 MB.
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
[Wed Nov 08 02:46:41 2017] Launched design_1_lab3c_0_1_synth_1...
Run output will be captured here: C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.runs/design_1_lab3c_0_1_synth_1/runme.log
[Wed Nov 08 02:46:41 2017] Launched synth_1...
Run output will be captured here: C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1623.273 ; gain = 88.457
launch_runs impl_1 -jobs 8
[Wed Nov 08 02:50:50 2017] Launched impl_1...
Run output will be captured here: C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name lab3c_v1_0_project -directory C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.tmp/lab3c_v1_0_project d:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2016.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUMBER_OF_INPUT_WORDS' by 16 for port or parameter 'nr_of_reads'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUMBER_OF_OUTPUT_WORDS' by 3 for port or parameter 'nr_of_writes'
set_property core_revision 21 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/users/53430/desktop/lab3b/project_lab3c/project_lab3c.tmp/lab3c_v1_0_project/lab3c_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/users/53430/desktop/lab3b/project_lab3c/project_lab3c.tmp/lab3c_v1_0_project/lab3c_v1_0_project.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Wed Nov 08 03:27:17 2017. For additional details about this file, please refer to the WebTalk help file at D:/xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 08 03:27:17 2017...
update_ip_catalog -rebuild -repo_path d:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0'
upgrade_ip -vlnv xilinx.com:user:lab3c:1.0 [get_ips  design_1_lab3c_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_lab3c_0_1 (lab3c_v1.0 1.0) from revision 20 to revision 21
Wrote  : <C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/53430/Desktop/lab3b/project_lab3c/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_lab3c_0_1] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 8
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lab3c_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = c91691e22761c339; cache size = 3543.001 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 023c509eefac00f2; cache size = 3543.001 MB.
[Wed Nov 08 03:27:49 2017] Launched design_1_lab3c_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_lab3c_0_1_synth_1: C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.runs/design_1_lab3c_0_1_synth_1/runme.log
synth_1: C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.runs/synth_1/runme.log
[Wed Nov 08 03:27:49 2017] Launched impl_1...
Run output will be captured here: C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1813.703 ; gain = 69.109
open_bd_design {C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd}
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 08 08:03:20 2017] Launched impl_1...
Run output will be captured here: C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.runs/impl_1/runme.log
file copy -force C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.runs/impl_1/design_1_wrapper.sysdef C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.sdk -hwspec C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.sdk -hwspec C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name lab3c_v1_0_project -directory C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.tmp/lab3c_v1_0_project d:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2016.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUMBER_OF_INPUT_WORDS' by 16 for port or parameter 'nr_of_reads'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUMBER_OF_OUTPUT_WORDS' by 3 for port or parameter 'nr_of_writes'
set_property core_revision 22 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/users/53430/desktop/lab3b/project_lab3c/project_lab3c.tmp/lab3c_v1_0_project/lab3c_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/users/53430/desktop/lab3b/project_lab3c/project_lab3c.tmp/lab3c_v1_0_project/lab3c_v1_0_project.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Wed Nov 08 08:18:49 2017. For additional details about this file, please refer to the WebTalk help file at D:/xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 08 08:18:49 2017...
update_ip_catalog -rebuild -repo_path d:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0'
upgrade_ip -vlnv xilinx.com:user:lab3c:1.0 [get_ips  design_1_lab3c_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_lab3c_0_1 (lab3c_v1.0 1.0) from revision 21 to revision 22
Wrote  : <C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/53430/Desktop/lab3b/project_lab3c/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_lab3c_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lab3c_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1868.637 ; gain = 54.934
catch { config_ip_cache -export [get_ips -all design_1_lab3c_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = c91691e22761c339; cache size = 3572.352 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 023c509eefac00f2; cache size = 3572.352 MB.
export_ip_user_files -of_objects [get_files C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_lab3c_0_1_synth_1
[Wed Nov 08 08:19:13 2017] Launched design_1_lab3c_0_1_synth_1...
Run output will be captured here: C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.runs/design_1_lab3c_0_1_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.ip_user_files -ipstatic_source_dir C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.cache/compile_simlib/modelsim} {questa=C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.cache/compile_simlib/questa} {riviera=C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.cache/compile_simlib/riviera} {activehdl=C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run design_1_lab3c_0_1_synth_1
ipx::edit_ip_in_project -upgrade true -name lab3c_v1_0_project -directory C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.tmp/lab3c_v1_0_project d:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2016.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUMBER_OF_INPUT_WORDS' by 16 for port or parameter 'nr_of_reads'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUMBER_OF_OUTPUT_WORDS' by 3 for port or parameter 'nr_of_writes'
set_property core_revision 23 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/users/53430/desktop/lab3b/project_lab3c/project_lab3c.tmp/lab3c_v1_0_project/lab3c_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 08 08:20:18 2017...
close_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1868.637 ; gain = 0.000
update_ip_catalog -rebuild -repo_path d:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0'
upgrade_ip -vlnv xilinx.com:user:lab3c:1.0 [get_ips  design_1_lab3c_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_lab3c_0_1 (lab3c_v1.0 1.0) from revision 22 to revision 23
Wrote  : <C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/53430/Desktop/lab3b/project_lab3c/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_lab3c_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lab3c_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1916.293 ; gain = 47.656
catch { config_ip_cache -export [get_ips -all design_1_lab3c_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = c91691e22761c339; cache size = 3572.352 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 023c509eefac00f2; cache size = 3572.352 MB.
export_ip_user_files -of_objects [get_files C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_lab3c_0_1_synth_1
[Wed Nov 08 08:20:42 2017] Launched design_1_lab3c_0_1_synth_1...
Run output will be captured here: C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.runs/design_1_lab3c_0_1_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.ip_user_files -ipstatic_source_dir C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.cache/compile_simlib/modelsim} {questa=C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.cache/compile_simlib/questa} {riviera=C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.cache/compile_simlib/riviera} {activehdl=C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 8
[Wed Nov 08 08:23:24 2017] Launched synth_1...
Run output will be captured here: C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.runs/synth_1/runme.log
[Wed Nov 08 08:23:24 2017] Launched impl_1...
Run output will be captured here: C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 08 08:30:51 2017] Launched impl_1...
Run output will be captured here: C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.runs/impl_1/runme.log
file copy -force C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.runs/impl_1/design_1_wrapper.sysdef C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.sdk -hwspec C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.sdk -hwspec C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ipx::edit_ip_in_project -upgrade true -name lab3c_v1_0_project -directory C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.tmp/lab3c_v1_0_project d:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2016.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
close [ open C:/Users/53430/Desktop/CLK1M.v w ]
add_files C:/Users/53430/Desktop/CLK1M.v
import_files
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUMBER_OF_INPUT_WORDS' by 16 for port or parameter 'nr_of_reads'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUMBER_OF_OUTPUT_WORDS' by 3 for port or parameter 'nr_of_writes'
set_property core_revision 24 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/users/53430/desktop/lab3b/project_lab3c/project_lab3c.tmp/lab3c_v1_0_project/lab3c_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/users/53430/desktop/lab3b/project_lab3c/project_lab3c.tmp/lab3c_v1_0_project/lab3c_v1_0_project.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Wed Nov 08 08:42:53 2017. For additional details about this file, please refer to the WebTalk help file at D:/xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 08 08:42:53 2017...
update_ip_catalog -rebuild -repo_path d:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0'
update_ip_catalog: Time (s): cpu = 00:00:58 ; elapsed = 00:01:21 . Memory (MB): peak = 2720.508 ; gain = 614.824
upgrade_ip -vlnv xilinx.com:user:lab3c:1.0 [get_ips  design_1_lab3c_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_lab3c_0_1 (lab3c_v1.0 1.0) from revision 23 to revision 24
Wrote  : <C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/53430/Desktop/lab3b/project_lab3c/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2892.004 ; gain = 150.605
export_ip_user_files -of_objects [get_ips design_1_lab3c_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd]
create_bd_cell: Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 4216.625 ; gain = 228.238
create_bd_cell: Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 4748.746 ; gain = 228.215
INFO: [Common 17-365] Interrupt caught but 'generate_target' cannot be canceled. Please wait for command to finish.
