Release 8.1i - xst I.24
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.20 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.20 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: MOD_7.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
     5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MOD_7.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MOD_7"
Output Format                      : NGC
Target Device                      : Automotive CoolRunner2

---- Source Options
Top Module Name                    : MOD_7
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : YES
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain

---- Other Options
lso                                : MOD_7.lso
verilog2001                        : YES
safe_implementation                : No
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx/.MyProjects/MOD7/MOD_7.vhd" in Library work.
Architecture behavioral of Entity mod_7 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <MOD_7> (Architecture <behavioral>).
Entity <MOD_7> analyzed. Unit <MOD_7> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MOD_7>.
    Related source file is "C:/Xilinx/.MyProjects/MOD7/MOD_7.vhd".
    Found 7x8-bit ROM for signal <$n0002>.
WARNING:Xst:737 - Found 5-bit latch for signal <Q>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefuly review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 3-bit latch for signal <nstate>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefuly review if it was in your intentions to describe such a latch.
    Found 3-bit register for signal <pstate>.
    Summary:
	inferred   1 ROM(s).
Unit <MOD_7> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 7x8-bit ROM                                           : 1
# Registers                                            : 1
 3-bit register                                        : 1
# Latches                                              : 2
 3-bit latch                                           : 1
 5-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 7x8-bit ROM                                           : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Latches                                              : 2
 3-bit latch                                           : 1
 5-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <nstate_0> in Unit <MOD_7> is equivalent to the following FF/Latch, which will be removed : <Q_2> 

Optimizing unit <MOD_7> ...
  implementation constraint: INIT=r	 : pstate_2
  implementation constraint: INIT=r	 : pstate_1
  implementation constraint: INIT=r	 : pstate_0

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MOD_7.ngr
Top Level Output File Name         : MOD_7
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : YES
Target Technology                  : Automotive CoolRunner2
Macro Preserve                     : YES
XOR Preserve                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 7

Cell Usage :
# BELS                             : 43
#      AND2                        : 11
#      INV                         : 20
#      OR2                         : 12
# FlipFlops/Latches                : 10
#      FDC                         : 3
#      LD                          : 7
# IO Buffers                       : 7
#      IBUF                        : 2
#      OBUF                        : 5
=========================================================================
CPU : 2.51 / 2.71 s | Elapsed : 2.00 / 2.00 s
 
--> 

Total memory usage is 139392 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    3 (   0 filtered)

