[*]
[*] GTKWave Analyzer v3.3.116 (w)1999-2023 BSI
[*] Sun Nov 16 21:47:49 2025
[*]
[dumpfile] "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/macro/local_sim_build/test_stream_core_multi_nc04_dw0128_fd0512_dc04_nch02_standard_fast_gw3/dump.vcd"
[dumpfile_mtime] "Sun Nov 16 21:46:00 2025"
[dumpfile_size] 134828799
[savefile] "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/macro/GTKW/core/stream_core_nc4_dw128.gtkw"
[timestart] 0
[size] 3434 1683
[pos] -1 -1
*-22.735653 1170000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] stream_core.
[treeopen] stream_core.u_axi_write_engine.
[treeopen] stream_core.u_axi_write_engine.gen_completion_pipeline.
[treeopen] stream_core.u_axi_write_engine.gen_multi_channel.
[treeopen] stream_core.u_axi_write_engine.gen_pipeline_tracking.
[treeopen] stream_core.u_axi_write_engine.gen_w_pipeline.
[treeopen] stream_core.u_axi_write_engine.unnamedblk9.
[treeopen] stream_core.u_scheduler_group_array.
[treeopen] stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.
[treeopen] stream_core.u_scheduler_group_array.gen_scheduler_groups[1].
[treeopen] stream_core.u_scheduler_group_array.gen_scheduler_groups[1].u_scheduler_group.
[treeopen] stream_core.u_sram_controller.
[treeopen] stream_core.u_sram_controller.gen_channel_units[0].
[treeopen] stream_core.u_sram_controller.gen_channel_units[0].u_channel_unit.
[treeopen] stream_core.u_sram_controller.gen_channel_units[0].u_channel_unit.u_latency_bridge.
[treeopen] stream_core.u_sram_controller.gen_channel_units[1].
[sst_width] 507
[signals_width] 555
[sst_expanded] 1
[sst_vpaned_height] 679
@22
stream_core.u_axi_write_engine.PIPELINE[31:0]
stream_core.NUM_CHANNELS[31:0]
stream_core.DW[31:0]
stream_core.MON_UNIT_ID[31:0]
stream_core.TIMEOUT_CYCLES[31:0]
stream_core.SCHED_MON_BASE_AGENT_ID[31:0]
stream_core.cfg_channel_enable[3:0]
stream_core.cfg_channel_reset[3:0]
@28
stream_core.cfg_perf_enable
stream_core.cfg_perf_clear
stream_core.cfg_perf_mode
stream_core.cfg_sched_compl_enable
stream_core.cfg_sched_enable
stream_core.cfg_sched_timeout_enable
stream_core.cfg_sts_data_rd_skid_busy
stream_core.cfg_sts_data_wr_skid_busy
@22
stream_core.cfg_sts_desc_axi_active_txns[7:0]
@28
stream_core.cfg_sts_desc_axi_busy
stream_core.cfg_sts_desc_axi_conflict_error
@22
stream_core.cfg_sts_desc_axi_error_count[15:0]
stream_core.cfg_sts_desc_axi_txn_count[31:0]
@28
stream_core.cfg_sts_desc_rd_skid_busy
stream_core.clk
stream_core.rst_n
@200
-apb-descr
@28
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_descriptor_engine.channel_idle
@22
stream_core.apb_valid[3:0]
stream_core.apb_ready[3:0]
@28
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_descriptor_engine.w_apb_skid_valid_out
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_descriptor_engine.w_apb_skid_ready_out
@22
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_descriptor_engine.w_apb_skid_dout[63:0]
@28
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_descriptor_engine.r_apb_ip
@200
-axi-descr-rd
@28
stream_core.m_axi_desc_arvalid
stream_core.m_axi_desc_arready
@22
stream_core.m_axi_desc_araddr[63:0]
stream_core.m_axi_desc_arlen[7:0]
@28
stream_core.m_axi_desc_rvalid
stream_core.m_axi_desc_rready
@22
stream_core.m_axi_desc_rdata[255:0]
stream_core.m_axi_desc_arid[7:0]
@28
stream_core.m_axi_desc_rlast
@200
-descriptor-axi-interface
@28
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_descriptor_engine.ar_valid
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_descriptor_engine.ar_ready
@22
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_descriptor_engine.ar_addr[63:0]
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_descriptor_engine.ar_len[7:0]
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_descriptor_engine.ar_id[7:0]
@28
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_descriptor_engine.r_valid
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_descriptor_engine.r_ready
@22
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_descriptor_engine.r_data[255:0]
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_descriptor_engine.r_id[7:0]
@28
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_descriptor_engine.r_last
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_descriptor_engine.r_resp[1:0]
@200
-scheduler
@28
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_scheduler.r_descriptor_error
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_scheduler.descriptor_error
@200
-descriptor-scheduler
@28
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_descriptor_engine.descriptor_valid
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_descriptor_engine.descriptor_ready
@22
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_descriptor_engine.descriptor_packet[255:0]
@200
-scheduler
@28
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_scheduler.r_descriptor_loaded
@22
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_scheduler.r_src_addr[63:0]
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_scheduler.r_dst_addr[63:0]
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_scheduler.r_beats_remaining[31:0]
@200
-scheduler1
@28
stream_core.u_scheduler_group_array.gen_scheduler_groups[1].u_scheduler_group.u_scheduler.r_descriptor_loaded
@22
stream_core.u_scheduler_group_array.gen_scheduler_groups[1].u_scheduler_group.u_scheduler.r_src_addr[63:0]
stream_core.u_scheduler_group_array.gen_scheduler_groups[1].u_scheduler_group.u_scheduler.r_dst_addr[63:0]
stream_core.u_scheduler_group_array.gen_scheduler_groups[1].u_scheduler_group.u_scheduler.scheduler_state[6:0]
@200
-descriptor-internals
@22
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_descriptor_engine.cfg_addr0_base[63:0]
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_descriptor_engine.cfg_addr0_limit[63:0]
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_descriptor_engine.cfg_addr1_base[63:0]
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_descriptor_engine.cfg_addr1_limit[63:0]
@28
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_descriptor_engine.w_next_addr_valid
@22
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_descriptor_engine.w_next_addr[31:0]
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_descriptor_engine.w_next_addr_extended[63:0]
@28
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_descriptor_engine.descriptor_valid
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_descriptor_engine.descriptor_ready
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_descriptor_engine.descriptor_type[1:0]
@22
stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_descriptor_engine.descriptor_packet[255:0]
@200
-descriptor-axi-skid-buffer
@28
stream_core.u_scheduler_group_array.u_desc_axi_monitor.fub_axi_arvalid
stream_core.u_scheduler_group_array.u_desc_axi_monitor.fub_axi_arready
@22
stream_core.u_scheduler_group_array.u_desc_axi_monitor.fub_axi_araddr[63:0]
stream_core.u_scheduler_group_array.u_desc_axi_monitor.fub_axi_arid[7:0]
@200
-axi-rd-interface
@28
stream_core.u_axi_read_engine.m_axi_arvalid
@800022
stream_core.u_axi_read_engine.m_axi_arid[7:0]
@28
(0)stream_core.u_axi_read_engine.m_axi_arid[7:0]
(1)stream_core.u_axi_read_engine.m_axi_arid[7:0]
(2)stream_core.u_axi_read_engine.m_axi_arid[7:0]
(3)stream_core.u_axi_read_engine.m_axi_arid[7:0]
(4)stream_core.u_axi_read_engine.m_axi_arid[7:0]
(5)stream_core.u_axi_read_engine.m_axi_arid[7:0]
(6)stream_core.u_axi_read_engine.m_axi_arid[7:0]
(7)stream_core.u_axi_read_engine.m_axi_arid[7:0]
@1001200
-group_end
@22
stream_core.u_axi_read_engine.m_axi_arlen[7:0]
@28
stream_core.u_axi_read_engine.m_axi_rvalid
@22
stream_core.u_axi_read_engine.m_axi_rdata[127:0]
stream_core.u_axi_read_engine.m_axi_rid[7:0]
@28
stream_core.u_axi_read_engine.m_axi_rlast
stream_core.u_axi_read_engine.m_axi_rresp[1:0]
stream_core.u_axi_read_engine.m_axi_arready
@22
stream_core.u_axi_read_engine.m_axi_araddr[63:0]
stream_core.u_axi_read_engine.w_below_outstanding_limit[3:0]
stream_core.u_axi_read_engine.r_outstanding_count[0][3:0]
stream_core.u_axi_read_engine.axi_rd_all_complete[3:0]
@28
stream_core.u_axi_write_engine.gen_w_pipeline.r_current_drain_id[1:0]
@200
-sra-controller-ch0
-fifo
@22
stream_core.u_sram_controller.gen_channel_units[0].u_channel_unit.u_channel_fifo.DEPTH[31:0]
@24
stream_core.u_sram_controller.gen_channel_units[0].u_channel_unit.u_channel_fifo.count[9:0]
@28
stream_core.u_sram_controller.gen_channel_units[0].u_channel_unit.u_channel_fifo.r_wr_full
stream_core.u_sram_controller.gen_channel_units[0].u_channel_unit.u_channel_fifo.r_rd_empty
stream_core.u_sram_controller.gen_channel_units[0].u_channel_unit.u_channel_fifo.wr_valid
stream_core.u_sram_controller.gen_channel_units[0].u_channel_unit.u_channel_fifo.wr_ready
@22
stream_core.u_sram_controller.gen_channel_units[0].u_channel_unit.u_channel_fifo.wr_data[127:0]
@28
stream_core.u_sram_controller.gen_channel_units[0].u_channel_unit.u_channel_fifo.rd_valid
stream_core.u_sram_controller.gen_channel_units[0].u_channel_unit.u_channel_fifo.rd_ready
@22
stream_core.u_sram_controller.gen_channel_units[0].u_channel_unit.u_channel_fifo.rd_data[127:0]
@200
-latency-bridge
@24
stream_core.u_sram_controller.gen_channel_units[0].u_channel_unit.u_latency_bridge.u_skid_buffer.count[2:0]
@28
stream_core.u_sram_controller.gen_channel_units[0].u_channel_unit.u_latency_bridge.u_skid_buffer.r_wr_full
stream_core.u_sram_controller.gen_channel_units[0].u_channel_unit.u_latency_bridge.u_skid_buffer.r_rd_empty
stream_core.u_sram_controller.gen_channel_units[0].u_channel_unit.u_latency_bridge.u_skid_buffer.wr_valid
stream_core.u_sram_controller.gen_channel_units[0].u_channel_unit.u_latency_bridge.u_skid_buffer.wr_ready
@22
stream_core.u_sram_controller.gen_channel_units[0].u_channel_unit.u_latency_bridge.u_skid_buffer.wr_data[127:0]
@28
stream_core.u_sram_controller.gen_channel_units[0].u_channel_unit.u_latency_bridge.u_skid_buffer.rd_valid
stream_core.u_sram_controller.gen_channel_units[0].u_channel_unit.u_latency_bridge.u_skid_buffer.rd_ready
@22
stream_core.u_sram_controller.gen_channel_units[0].u_channel_unit.u_latency_bridge.u_skid_buffer.rd_data[127:0]
@200
-axi-wr-interface
@28
stream_core.m_axi_wr_wuser[1:0]
stream_core.u_axi_write_engine.m_axi_wuser[1:0]
stream_core.u_axi_write_engine.w_arb_grant_valid
@22
stream_core.u_axi_write_engine.w_arb_grant[3:0]
stream_core.u_sram_controller.gen_channel_units[0].u_channel_unit.wr_drain_data_avail[9:0]
@24
stream_core.u_sram_controller.gen_channel_units[0].u_channel_unit.bridge_occupancy[2:0]
@28
stream_core.u_sram_controller.gen_channel_units[1].u_channel_unit.axi_wr_sram_valid
stream_core.u_sram_controller.gen_channel_units[1].u_channel_unit.axi_wr_sram_ready
@22
stream_core.u_sram_controller.gen_channel_units[1].u_channel_unit.wr_drain_data_avail[9:0]
@24
stream_core.u_sram_controller.gen_channel_units[1].u_channel_unit.bridge_occupancy[2:0]
@28
stream_core.u_sram_controller.gen_channel_units[1].u_channel_unit.wr_drain_req
@22
stream_core.u_sram_controller.gen_channel_units[1].u_channel_unit.wr_drain_size[7:0]
@28
stream_core.u_axi_write_engine.m_axi_awvalid
stream_core.u_axi_write_engine.m_axi_awready
@22
stream_core.u_axi_write_engine.m_axi_awaddr[63:0]
stream_core.u_axi_write_engine.m_axi_awid[7:0]
stream_core.u_axi_write_engine.m_axi_awlen[7:0]
@28
stream_core.u_axi_write_engine.m_axi_wvalid
stream_core.u_axi_write_engine.m_axi_wready
@22
stream_core.u_axi_write_engine.m_axi_wdata[127:0]
@28
stream_core.u_axi_write_engine.m_axi_wuser[1:0]
stream_core.u_axi_write_engine.m_axi_wlast
stream_core.u_axi_write_engine.clk
stream_core.u_axi_write_engine.gen_w_pipeline.r_current_drain_valid
@22
stream_core.u_axi_write_engine.r_outstanding_count[0][3:0]
stream_core.u_axi_write_engine.r_outstanding_count[1][3:0]
stream_core.u_axi_write_engine.r_outstanding_count[2][3:0]
stream_core.u_axi_write_engine.axi_wr_all_complete[3:0]
@200
-axi-wr-engine
@28
stream_core.u_axi_write_engine.gen_w_pipeline.ch_id_fifo_wr_valid
stream_core.u_axi_write_engine.gen_w_pipeline.ch_id_fifo_wr_ready
@29
stream_core.u_axi_write_engine.gen_w_pipeline.ch_id_fifo_rd_valid
@28
stream_core.u_axi_write_engine.gen_w_pipeline.ch_id_fifo_rd_ready
@22
stream_core.u_axi_write_engine.gen_w_pipeline.ch_id_fifo_rd_data[9:0]
stream_core.u_axi_write_engine.gen_w_pipeline.u_ch_id_fifo.count[3:0]
@200
-axi-read-engine
@22
stream_core.u_axi_read_engine.sched_rd_valid[3:0]
stream_core.u_axi_read_engine.w_beats_ok[3:0]
stream_core.u_axi_read_engine.w_space_ok[3:0]
stream_core.u_axi_read_engine.w_arb_request[3:0]
@28
stream_core.u_axi_read_engine.w_arb_grant_valid
@200
-SRAM-controller
@22
stream_core.u_sram_controller.NC[31:0]
stream_core.u_sram_controller.gen_channel_units[0].u_channel_unit.alloc_space_free[9:0]
@28
stream_core.u_axi_read_engine.w_arb_grant_id[1:0]
@22
stream_core.u_axi_read_engine.w_arb_grant[3:0]
stream_core.u_axi_read_engine.w_arb_grant_ack[3:0]
[pattern_trace] 1
[pattern_trace] 0
