---
title: Digtal Circuit & Computer Architecture
summary: é€šè¿‡ç†è§£æ•°å­—ç”µè·¯åŸºç¡€ï¼Œé…åˆ Verilog HDL çš„å­¦ä¹ ï¼Œè¿›è€Œç†è§£è®¡ç®—æœºæ¶æ„
type: project
tags: 
- åŸºç¡€çŸ¥è¯†
- Computer Architecture
- Digital Circuit
- Verilog HDL
authors:
- Zobin Huang
---

<head>
    <style>
        img{margin-left: 10px;}
        img{margin-right: 20px;}
        .post_fs14_ws0{font-size: 18px; word-spacing:0px;}
    </style>
</head>

<body>

<div class="post_fs14_ws0">
<div align="center">

|<b>ğŸ’» æ•°å­—é€»è¾‘ç”µè·¯å’Œè®¡ç®—æœºæ¶æ„åŸºç¡€</b>|
|:-|
|![Introduction](https://neth-lab.netlify.app/allprojects/Computer_Architerture/pic/intro.png)|
|ğŸ‘‰ [ç»„åˆé€»è¾‘ç”µè·¯:](https://neth-lab.netlify.app/publication/21-4-18-Combinational_Circuit/)<br>&nbsp;&nbsp;&nbsp;&nbsp;ä»‹ç»ç»„åˆé€»è¾‘ç”µè·¯çš„åŠŸèƒ½è§„èŒƒå’Œæ—¶åºè§„èŒƒ|
|ğŸ‘‰ [æ—¶åºé€»è¾‘ç”µè·¯](https://neth-lab.netlify.app/publication/21-4-18-Sequential_Circuit/)|
|ğŸ‘‰ [æ•°å€¼ç³»ç»Ÿ](https://neth-lab.netlify.app/publication/21-4-18-Nubmer_System/)|
|ğŸ‘‰ [æ•°å­—æ¨¡å—[æœªå®Œæˆ]](https://neth-lab.netlify.app/publication/21-4-18-Digital_Module/)|
|ğŸ‘‰ [è®¡ç®—æœºä½“ç³»ç»“æ„(Architecture)[æœªå¼€å§‹]]()|
|ğŸ‘‰ [å¾®å¤„ç†å™¨ä½“ç³»ç»“æ„(Microarchitecture)[æœªå¼€å§‹]]()|
|ğŸ‘‰ [å­˜å‚¨å™¨ç³»ç»Ÿå’Œè¾“å…¥/è¾“å‡ºç³»ç»Ÿ[æœªå¼€å§‹]]()|
</div>



</body>