WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2502534 heartbeat IPC: 3.996 cumulative IPC: 3.996 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5002806 heartbeat IPC: 4 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 44 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6254996 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 54 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6254996 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 54 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13937837 heartbeat IPC: 1.119 cumulative IPC: 0.6508 (Simulation time: 00 hr 01 min 24 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_53.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000003 cycles: 29922548 heartbeat IPC: 0.6256 cumulative IPC: 0.6338 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 44881311 heartbeat IPC: 0.6685 cumulative IPC: 0.6472 (Simulation time: 00 hr 03 min 25 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 60066599 heartbeat IPC: 0.6585 cumulative IPC: 0.6504 (Simulation time: 00 hr 04 min 24 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_53.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 75888123 heartbeat IPC: 0.6321 cumulative IPC: 0.6462 (Simulation time: 00 hr 05 min 26 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 90913356 heartbeat IPC: 0.6655 cumulative IPC: 0.6497 (Simulation time: 00 hr 06 min 24 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 105835019 heartbeat IPC: 0.6702 cumulative IPC: 0.6527 (Simulation time: 00 hr 07 min 23 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_53.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 121977539 heartbeat IPC: 0.6195 cumulative IPC: 0.6481 (Simulation time: 00 hr 08 min 26 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 136947123 heartbeat IPC: 0.668 cumulative IPC: 0.6504 (Simulation time: 00 hr 09 min 24 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 151497566 heartbeat IPC: 0.6873 cumulative IPC: 0.6541 (Simulation time: 00 hr 10 min 22 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_53.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 152815334 cumulative IPC: 0.6544 (Simulation time: 00 hr 10 min 51 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 152815334 cumulative IPC: 0.6544 (Simulation time: 00 hr 10 min 51 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_53.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6544 instructions: 100000000 cycles: 152815334
CPU 0 Branch Prediction Accuracy: 76.74% MPKI: 44.93 Average ROB Occupancy at Mispredict: 5.326
Branch type MPKI
BRANCH_DIRECT_JUMP: 1.14
BRANCH_INDIRECT: 30.3
BRANCH_CONDITIONAL: 6.98
BRANCH_DIRECT_CALL: 2.19
BRANCH_INDIRECT_CALL: 2.55
BRANCH_RETURN: 1.76

L1D TOTAL        ACCESS:   26980700 HIT:   24446750 MISS:    2533950
L1D LOAD         ACCESS:   16655583 HIT:   15235023 MISS:    1420560
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   10255551 HIT:    9210025 MISS:    1045526
L1D TRANSLATION  ACCESS:      69566 HIT:       1702 MISS:      67864
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 18.81 cycles
L1I TOTAL        ACCESS:   11063864 HIT:    6905114 MISS:    4158750
L1I LOAD         ACCESS:   11063864 HIT:    6905114 MISS:    4158750
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 12.08 cycles
L2C TOTAL        ACCESS:    5875755 HIT:    4441264 MISS:    1434491
L2C LOAD         ACCESS:    4614842 HIT:    3532721 MISS:    1082121
L2C RFO          ACCESS:     435518 HIT:     248342 MISS:     187176
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     758084 HIT:     649084 MISS:     109000
L2C TRANSLATION  ACCESS:      67311 HIT:      11117 MISS:      56194
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 33.97 cycles
LLC TOTAL        ACCESS:    1638477 HIT:    1523563 MISS:     114914
LLC LOAD         ACCESS:    1082121 HIT:    1024119 MISS:      58002
LLC RFO          ACCESS:     187176 HIT:     161636 MISS:      25540
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     312986 HIT:     304059 MISS:       8927
LLC TRANSLATION  ACCESS:      56194 HIT:      33749 MISS:      22445
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 192.4 cycles
cpu0_DTLB TOTAL        ACCESS:   21455747 HIT:   20687380 MISS:     768367
cpu0_DTLB LOAD         ACCESS:   21455747 HIT:   20687380 MISS:     768367
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.7 cycles
cpu0_ITLB TOTAL        ACCESS:    9830790 HIT:    8698059 MISS:    1132731
cpu0_ITLB LOAD         ACCESS:    9830790 HIT:    8698059 MISS:    1132731
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 4.295 cycles
cpu0_STLB TOTAL        ACCESS:    1218427 HIT:    1172347 MISS:      46080
cpu0_STLB LOAD         ACCESS:    1218427 HIT:    1172347 MISS:      46080
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 135.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      23229
  ROW_BUFFER_MISS:      82748
 AVG DBUS CONGESTED CYCLE: 3.913
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       7240
  FULL:      37068
