
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.56

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.10 source latency state_r[4]$_DFF_P_/CK ^
  -0.10 target latency read_data[11]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: awvalid$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: awvalid$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.40    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   33.96    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.05 ^ clkbuf_4_12_0_clk/A (CLKBUF_X3)
     7   14.16    0.01    0.05    0.10 ^ clkbuf_4_12_0_clk/Z (CLKBUF_X3)
                                         clknet_4_12_0_clk (net)
                  0.01    0.00    0.10 ^ awvalid$_SDFFE_PN0P_/CK (DFF_X1)
     4    5.97    0.01    0.09    0.19 v awvalid$_SDFFE_PN0P_/Q (DFF_X1)
                                         net203 (net)
                  0.01    0.00    0.19 v _708_/A (INV_X1)
     1    1.78    0.01    0.01    0.20 ^ _708_/ZN (INV_X1)
                                         _270_ (net)
                  0.01    0.00    0.20 ^ _709_/C2 (AOI221_X1)
     1    1.28    0.01    0.01    0.22 v _709_/ZN (AOI221_X1)
                                         _072_ (net)
                  0.01    0.00    0.22 v awvalid$_SDFFE_PN0P_/D (DFF_X1)
                                  0.22   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.40    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   33.96    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.05 ^ clkbuf_4_12_0_clk/A (CLKBUF_X3)
     7   14.16    0.01    0.05    0.10 ^ clkbuf_4_12_0_clk/Z (CLKBUF_X3)
                                         clknet_4_12_0_clk (net)
                  0.01    0.00    0.10 ^ awvalid$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.10   clock reconvergence pessimism
                          0.00    0.10   library hold time
                                  0.10   data required time
-----------------------------------------------------------------------------
                                  0.10   data required time
                                 -0.22   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: bready$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bready (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.40    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   33.96    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.05 ^ clkbuf_4_12_0_clk/A (CLKBUF_X3)
     7   14.16    0.01    0.05    0.10 ^ clkbuf_4_12_0_clk/Z (CLKBUF_X3)
                                         clknet_4_12_0_clk (net)
                  0.01    0.00    0.10 ^ bready$_SDFFE_PN0P_/CK (DFF_X2)
     5    8.76    0.01    0.12    0.22 ^ bready$_SDFFE_PN0P_/Q (DFF_X2)
                                         net204 (net)
                  0.01    0.00    0.22 ^ output204/A (BUF_X1)
     1    0.56    0.00    0.02    0.24 ^ output204/Z (BUF_X1)
                                         bready (net)
                  0.00    0.00    0.24 ^ bready (out)
                                  0.24   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: bready$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bready (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.40    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   33.96    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.05 ^ clkbuf_4_12_0_clk/A (CLKBUF_X3)
     7   14.16    0.01    0.05    0.10 ^ clkbuf_4_12_0_clk/Z (CLKBUF_X3)
                                         clknet_4_12_0_clk (net)
                  0.01    0.00    0.10 ^ bready$_SDFFE_PN0P_/CK (DFF_X2)
     5    8.76    0.01    0.12    0.22 ^ bready$_SDFFE_PN0P_/Q (DFF_X2)
                                         net204 (net)
                  0.01    0.00    0.22 ^ output204/A (BUF_X1)
     1    0.56    0.00    0.02    0.24 ^ output204/Z (BUF_X1)
                                         bready (net)
                  0.00    0.00    0.24 ^ bready (out)
                                  0.24   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.15522827208042145

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7819

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
8.673632621765137

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8283

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: state_r[0]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bready$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
   0.00    0.10 ^ state_r[0]$_DFF_P_/CK (DFF_X1)
   0.08    0.18 v state_r[0]$_DFF_P_/Q (DFF_X1)
   0.04    0.23 v _520_/Z (CLKBUF_X3)
   0.11    0.33 v _711_/ZN (OR4_X1)
   0.08    0.41 v _714_/ZN (OR3_X1)
   0.04    0.46 ^ _716_/ZN (AOI221_X1)
   0.00    0.46 ^ bready$_SDFFE_PN0P_/D (DFF_X2)
           0.46   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.05    1.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    1.10 ^ clkbuf_4_12_0_clk/Z (CLKBUF_X3)
   0.00    1.10 ^ bready$_SDFFE_PN0P_/CK (DFF_X2)
   0.00    1.10   clock reconvergence pessimism
  -0.04    1.06   library setup time
           1.06   data required time
---------------------------------------------------------
           1.06   data required time
          -0.46   data arrival time
---------------------------------------------------------
           0.60   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: awvalid$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: awvalid$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_12_0_clk/Z (CLKBUF_X3)
   0.00    0.10 ^ awvalid$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.19 v awvalid$_SDFFE_PN0P_/Q (DFF_X1)
   0.01    0.20 ^ _708_/ZN (INV_X1)
   0.01    0.22 v _709_/ZN (AOI221_X1)
   0.00    0.22 v awvalid$_SDFFE_PN0P_/D (DFF_X1)
           0.22   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_12_0_clk/Z (CLKBUF_X3)
   0.00    0.10 ^ awvalid$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.10   clock reconvergence pessimism
   0.00    0.10   library hold time
           0.10   data required time
---------------------------------------------------------
           0.10   data required time
          -0.22   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0978

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0988

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.2446

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.5554

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
227.064595

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.70e-04   1.95e-05   1.12e-05   1.00e-03  54.6%
Combinational          1.68e-04   8.48e-05   1.70e-05   2.70e-04  14.7%
Clock                  2.39e-04   3.23e-04   9.90e-07   5.62e-04  30.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.38e-03   4.27e-04   2.92e-05   1.83e-03 100.0%
                          75.1%      23.3%       1.6%
