# Five Stages 32-bit RISC-V-Implementation-Piplined
RISC_V Implementation using Verilog HDL. The Design is implemented with Data and Instruction Memory. Used the 6th Fibonacci number (=8). The machine code extracted from Venus.
