<div align="center">

# ğŸ‘‹ Hi there, I'm ThÃ¡i TÃ i!

### ğŸ“ IC Design Student | ASIC Enthusiast | Future RTL Engineer

[![LinkedIn](https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white)](your-linkedin-url)
[![Email](https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white)](mailto:your.email@example.com)
[![Portfolio](https://img.shields.io/badge/Portfolio-000000?style=for-the-badge&logo=About.me&logoColor=white)](your-portfolio-url)

</div>

---

## ğŸš€ About Me

I'm a **third-year undergraduate student** majoring in **IC Design** at **Ho Chi Minh City University of Technology (HCMUT), VNU-HCM**. I'm passionate about digital design and aspiring to become a professional **RTL Design Engineer**, with strong interests in **Design Verification** and **Physical Design (STA/Synthesis)**.

```verilog
module AboutMe (
    input wire clk,
    input wire rst_n,
    output reg passion,
    output reg [31:0] skill_level
);
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            passion <= 1'b0;
            skill_level <= 32'd0;
        end else begin
            passion <= 1'b1;  // Always passionate about IC Design!
            skill_level <= skill_level + 1;  // Continuously learning
        end
    end
endmodule
```

ğŸ¯ **Current Focus:**
- ğŸ“ RTL Design & Optimization
- âœ… Design Verification using SystemVerilog & UVM
- âš¡ Static Timing Analysis & Logic Synthesis
- ğŸ”„ Preparing for internship opportunities in semiconductor industry

---

## ğŸ› ï¸ Technical Skills

### Hardware Description Languages
![Verilog](https://img.shields.io/badge/Verilog-2E3440?style=for-the-badge&logo=v&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-5E81AC?style=for-the-badge&logo=systemverilog&logoColor=white)
![VHDL](https://img.shields.io/badge/VHDL-BF616A?style=for-the-badge)

### EDA Tools & Platforms

**Digital Design & Verification:**
```
â”œâ”€â”€ Synthesis        â†’ Cadence Genus
â”œâ”€â”€ Simulation       â†’ Cadence Xcelium, ModelSim
â”œâ”€â”€ FPGA             â†’ Intel Quartus Prime
â””â”€â”€ Verification     â†’ SystemVerilog, UVM
```

**Analog Design:**
```
â”œâ”€â”€ Schematic/Layout â†’ Cadence Virtuoso
â””â”€â”€ Simulation       â†’ LTspice
```

### Programming & Scripting
![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white)
![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white)
![Assembly](https://img.shields.io/badge/Assembly-654FF0?style=for-the-badge&logo=assembly&logoColor=white)
![Bash](https://img.shields.io/badge/Bash-4EAA25?style=for-the-badge&logo=gnu-bash&logoColor=white)

### Development Environment
![Linux](https://img.shields.io/badge/Linux-FCC624?style=for-the-badge&logo=linux&logoColor=black)
![Windows](https://img.shields.io/badge/Windows-0078D6?style=for-the-badge&logo=windows&logoColor=white)
![Git](https://img.shields.io/badge/Git-F05032?style=for-the-badge&logo=git&logoColor=white)
![GitHub](https://img.shields.io/badge/GitHub-100000?style=for-the-badge&logo=github&logoColor=white)

---

## ğŸ“š Featured Projects

### ğŸ”¹ [Project Name 1 - Digital Design]
> Brief description of your RTL design project (e.g., RISC-V processor, AXI interconnect, etc.)

**Technologies:** `Verilog` `ModelSim` `Genus` `STA`

**Highlights:**
- âš¡ Achieved timing closure at XXX MHz
- ğŸ“Š Optimized area and power consumption
- âœ… Comprehensive verification with XX% code coverage

---

### ğŸ”¹ [Project Name 2 - Verification]
> Brief description of your verification project (e.g., UVM testbench for peripheral IP)

**Technologies:** `SystemVerilog` `UVM` `Xcelium` 

**Highlights:**
- ğŸ¯ Functional coverage > XX%
- ğŸ› Found and documented X+ design bugs
- ğŸ“ˆ Developed constrained random testcases

---

### ğŸ”¹ [Project Name 3 - FPGA Implementation]
> Brief description of your FPGA project

**Technologies:** `Verilog` `Quartus Prime` `Intel FPGA`

**Highlights:**
- ğŸ”§ Successfully implemented on Altera/Intel FPGA
- ğŸ“¡ Integrated with real-world interfaces
- ğŸ¨ Created custom IP cores

---

## ğŸ“Š GitHub Statistics

<div align="center">

![GitHub Stats](https://github-readme-stats.vercel.app/api?username=YOUR_USERNAME&show_icons=true&theme=tokyonight&hide_border=true&count_private=true)

![Top Languages](https://github-readme-stats.vercel.app/api/top-langs/?username=YOUR_USERNAME&layout=compact&theme=tokyonight&hide_border=true)

![GitHub Streak](https://github-readme-streak-stats.herokuapp.com/?user=YOUR_USERNAME&theme=tokyonight&hide_border=true)

</div>

---

## ğŸ“ Education & Certifications

**Bachelor of Engineering in IC Design**  
*Ho Chi Minh City University of Technology (HCMUT), VNU-HCM*  
*2022 - 2026 (Expected)*

**Relevant Coursework:**
- Digital Integrated Circuits
- Analog Integrated Circuits  
- VLSI Design
- Computer Architecture
- Digital Signal Processing
- Embedded Systems

---

## ğŸŒ± Currently Learning

- ğŸ” Advanced UVM Verification Methodologies
- âš¡ Low-Power Design Techniques
- ğŸ—ï¸ Physical Design (P&R, DRC, LVS)
- ğŸ§® SystemVerilog Assertions (SVA)
- ğŸ“š RISC-V Architecture & Implementation

---

## ğŸ’¼ Career Interests

I'm actively seeking **internship opportunities** in:

- ğŸ¨ **RTL Design Engineer**
- âœ… **Design Verification Engineer**  
- âš¡ **Physical Design Engineer (STA/Synthesis)**
- ğŸ”¬ **ASIC Design Engineer**

**Preferred locations:** Vietnam, Singapore, or Remote

---

## ğŸ“« Get In Touch

<div align="center">

[![Email](https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white)](mailto:your.email@example.com)
[![LinkedIn](https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white)](your-linkedin-url)
[![GitHub](https://img.shields.io/badge/GitHub-100000?style=for-the-badge&logo=github&logoColor=white)](https://github.com/YOUR_USERNAME)

**ğŸ“ Location:** Ho Chi Minh City, Vietnam  
**ğŸ“§ Email:** your.email@example.com  
**ğŸ’¼ LinkedIn:** [Your Name](your-linkedin-url)

</div>

---

<div align="center">

### ğŸ’¡ "Design is not just what it looks like and feels like. Design is how it works." - Steve Jobs

![Profile Views](https://komarev.com/ghpvc/?username=YOUR_USERNAME&color=blueviolet&style=for-the-badge)

â­ï¸ From [YourUsername](https://github.com/YOUR_USERNAME)

</div>
