// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module otsu_threshold (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        gray_data_stream_V_dout,
        gray_data_stream_V_empty_n,
        gray_data_stream_V_read,
        ret_out_din,
        ret_out_full_n,
        ret_out_write,
        ret_out1_din,
        ret_out1_full_n,
        ret_out1_write
);

parameter    ap_ST_fsm_state1 = 128'd1;
parameter    ap_ST_fsm_state2 = 128'd2;
parameter    ap_ST_fsm_pp0_stage0 = 128'd4;
parameter    ap_ST_fsm_state6 = 128'd8;
parameter    ap_ST_fsm_pp1_stage0 = 128'd16;
parameter    ap_ST_fsm_pp1_stage1 = 128'd32;
parameter    ap_ST_fsm_pp1_stage2 = 128'd64;
parameter    ap_ST_fsm_pp1_stage3 = 128'd128;
parameter    ap_ST_fsm_pp1_stage4 = 128'd256;
parameter    ap_ST_fsm_state20 = 128'd512;
parameter    ap_ST_fsm_state21 = 128'd1024;
parameter    ap_ST_fsm_state22 = 128'd2048;
parameter    ap_ST_fsm_state23 = 128'd4096;
parameter    ap_ST_fsm_state24 = 128'd8192;
parameter    ap_ST_fsm_state25 = 128'd16384;
parameter    ap_ST_fsm_state26 = 128'd32768;
parameter    ap_ST_fsm_state27 = 128'd65536;
parameter    ap_ST_fsm_state28 = 128'd131072;
parameter    ap_ST_fsm_state29 = 128'd262144;
parameter    ap_ST_fsm_state30 = 128'd524288;
parameter    ap_ST_fsm_state31 = 128'd1048576;
parameter    ap_ST_fsm_state32 = 128'd2097152;
parameter    ap_ST_fsm_state33 = 128'd4194304;
parameter    ap_ST_fsm_state34 = 128'd8388608;
parameter    ap_ST_fsm_state35 = 128'd16777216;
parameter    ap_ST_fsm_state36 = 128'd33554432;
parameter    ap_ST_fsm_pp2_stage0 = 128'd67108864;
parameter    ap_ST_fsm_state40 = 128'd134217728;
parameter    ap_ST_fsm_pp3_stage0 = 128'd268435456;
parameter    ap_ST_fsm_state44 = 128'd536870912;
parameter    ap_ST_fsm_state45 = 128'd1073741824;
parameter    ap_ST_fsm_state46 = 128'd2147483648;
parameter    ap_ST_fsm_state47 = 128'd4294967296;
parameter    ap_ST_fsm_state48 = 128'd8589934592;
parameter    ap_ST_fsm_state49 = 128'd17179869184;
parameter    ap_ST_fsm_state50 = 128'd34359738368;
parameter    ap_ST_fsm_state51 = 128'd68719476736;
parameter    ap_ST_fsm_state52 = 128'd137438953472;
parameter    ap_ST_fsm_state53 = 128'd274877906944;
parameter    ap_ST_fsm_state54 = 128'd549755813888;
parameter    ap_ST_fsm_state55 = 128'd1099511627776;
parameter    ap_ST_fsm_state56 = 128'd2199023255552;
parameter    ap_ST_fsm_state57 = 128'd4398046511104;
parameter    ap_ST_fsm_state58 = 128'd8796093022208;
parameter    ap_ST_fsm_state59 = 128'd17592186044416;
parameter    ap_ST_fsm_state60 = 128'd35184372088832;
parameter    ap_ST_fsm_state61 = 128'd70368744177664;
parameter    ap_ST_fsm_state62 = 128'd140737488355328;
parameter    ap_ST_fsm_state63 = 128'd281474976710656;
parameter    ap_ST_fsm_state64 = 128'd562949953421312;
parameter    ap_ST_fsm_state65 = 128'd1125899906842624;
parameter    ap_ST_fsm_state66 = 128'd2251799813685248;
parameter    ap_ST_fsm_state67 = 128'd4503599627370496;
parameter    ap_ST_fsm_state68 = 128'd9007199254740992;
parameter    ap_ST_fsm_state69 = 128'd18014398509481984;
parameter    ap_ST_fsm_state70 = 128'd36028797018963968;
parameter    ap_ST_fsm_state71 = 128'd72057594037927936;
parameter    ap_ST_fsm_state72 = 128'd144115188075855872;
parameter    ap_ST_fsm_state73 = 128'd288230376151711744;
parameter    ap_ST_fsm_state74 = 128'd576460752303423488;
parameter    ap_ST_fsm_state75 = 128'd1152921504606846976;
parameter    ap_ST_fsm_state76 = 128'd2305843009213693952;
parameter    ap_ST_fsm_state77 = 128'd4611686018427387904;
parameter    ap_ST_fsm_state78 = 128'd9223372036854775808;
parameter    ap_ST_fsm_state79 = 128'd18446744073709551616;
parameter    ap_ST_fsm_state80 = 128'd36893488147419103232;
parameter    ap_ST_fsm_state81 = 128'd73786976294838206464;
parameter    ap_ST_fsm_state82 = 128'd147573952589676412928;
parameter    ap_ST_fsm_state83 = 128'd295147905179352825856;
parameter    ap_ST_fsm_state84 = 128'd590295810358705651712;
parameter    ap_ST_fsm_state85 = 128'd1180591620717411303424;
parameter    ap_ST_fsm_state86 = 128'd2361183241434822606848;
parameter    ap_ST_fsm_state87 = 128'd4722366482869645213696;
parameter    ap_ST_fsm_state88 = 128'd9444732965739290427392;
parameter    ap_ST_fsm_state89 = 128'd18889465931478580854784;
parameter    ap_ST_fsm_state90 = 128'd37778931862957161709568;
parameter    ap_ST_fsm_state91 = 128'd75557863725914323419136;
parameter    ap_ST_fsm_state92 = 128'd151115727451828646838272;
parameter    ap_ST_fsm_state93 = 128'd302231454903657293676544;
parameter    ap_ST_fsm_state94 = 128'd604462909807314587353088;
parameter    ap_ST_fsm_state95 = 128'd1208925819614629174706176;
parameter    ap_ST_fsm_state96 = 128'd2417851639229258349412352;
parameter    ap_ST_fsm_state97 = 128'd4835703278458516698824704;
parameter    ap_ST_fsm_state98 = 128'd9671406556917033397649408;
parameter    ap_ST_fsm_state99 = 128'd19342813113834066795298816;
parameter    ap_ST_fsm_state100 = 128'd38685626227668133590597632;
parameter    ap_ST_fsm_state101 = 128'd77371252455336267181195264;
parameter    ap_ST_fsm_state102 = 128'd154742504910672534362390528;
parameter    ap_ST_fsm_state103 = 128'd309485009821345068724781056;
parameter    ap_ST_fsm_state104 = 128'd618970019642690137449562112;
parameter    ap_ST_fsm_state105 = 128'd1237940039285380274899124224;
parameter    ap_ST_fsm_state106 = 128'd2475880078570760549798248448;
parameter    ap_ST_fsm_state107 = 128'd4951760157141521099596496896;
parameter    ap_ST_fsm_state108 = 128'd9903520314283042199192993792;
parameter    ap_ST_fsm_state109 = 128'd19807040628566084398385987584;
parameter    ap_ST_fsm_state110 = 128'd39614081257132168796771975168;
parameter    ap_ST_fsm_state111 = 128'd79228162514264337593543950336;
parameter    ap_ST_fsm_state112 = 128'd158456325028528675187087900672;
parameter    ap_ST_fsm_state113 = 128'd316912650057057350374175801344;
parameter    ap_ST_fsm_state114 = 128'd633825300114114700748351602688;
parameter    ap_ST_fsm_state115 = 128'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state116 = 128'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state117 = 128'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state118 = 128'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state119 = 128'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state120 = 128'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state121 = 128'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state122 = 128'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state123 = 128'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state124 = 128'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state125 = 128'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state126 = 128'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state127 = 128'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state128 = 128'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state129 = 128'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state130 = 128'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state131 = 128'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state132 = 128'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state133 = 128'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state134 = 128'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state135 = 128'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state136 = 128'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state137 = 128'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state138 = 128'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state139 = 128'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state140 = 128'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state141 = 128'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state142 = 128'd170141183460469231731687303715884105728;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [7:0] gray_data_stream_V_dout;
input   gray_data_stream_V_empty_n;
output   gray_data_stream_V_read;
output  [63:0] ret_out_din;
input   ret_out_full_n;
output   ret_out_write;
output  [63:0] ret_out1_din;
input   ret_out1_full_n;
output   ret_out1_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg gray_data_stream_V_read;
reg ret_out_write;
reg ret_out1_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [127:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    gray_data_stream_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg    ret_out_blk_n;
wire    ap_CS_fsm_state142;
reg    ret_out1_blk_n;
reg   [18:0] indvar_flatten_reg_1674;
reg   [31:0] mg_i_reg_1685;
reg   [8:0] i1_i_reg_1697;
reg   [31:0] n0_k_i_reg_1757;
reg   [31:0] nk_X_k_i_reg_1769;
reg   [8:0] i2_i_reg_1781;
reg   [31:0] nk_X_k2_i_reg_1793;
reg   [31:0] j3_0_in_i_reg_1805;
wire   [31:0] grp_fu_1842_p1;
reg   [31:0] reg_2632;
wire    ap_CS_fsm_pp1_stage2;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_state9_pp1_stage2_iter0;
wire    ap_block_state14_pp1_stage2_iter1;
wire    ap_block_state19_pp1_stage2_iter2;
wire    ap_block_pp1_stage2_11001;
reg   [0:0] exitcond5_i_reg_9358;
reg   [0:0] ap_reg_pp1_iter1_exitcond5_i_reg_9358;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state85;
wire   [31:0] grp_fu_1814_p2;
reg   [31:0] reg_2639;
reg    ap_enable_reg_pp1_iter2;
reg   [0:0] ap_reg_pp1_iter2_exitcond5_i_reg_9358;
wire    ap_CS_fsm_state90;
wire    ap_CS_fsm_state103;
wire   [31:0] grp_fu_1828_p2;
reg   [31:0] reg_2646;
wire    ap_CS_fsm_state94;
wire    ap_CS_fsm_state98;
wire   [31:0] grp_fu_1832_p2;
reg   [31:0] reg_2652;
wire   [7:0] indvarinc_i_fu_2658_p2;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_1_i_fu_3944_p2;
wire   [0:0] exitcond_flatten_fu_3950_p2;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [18:0] indvar_flatten_next_fu_3956_p2;
reg    ap_enable_reg_pp0_iter0;
reg   [7:0] tmp_reg_9353;
wire   [0:0] exitcond5_i_fu_5765_p2;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state7_pp1_stage0_iter0;
wire    ap_block_state12_pp1_stage0_iter1;
wire    ap_block_state17_pp1_stage0_iter2;
wire    ap_block_pp1_stage0_11001;
wire   [8:0] i_fu_5771_p2;
reg   [8:0] i_reg_9362;
reg    ap_enable_reg_pp1_iter0;
wire  signed [31:0] tmp_1_fu_5781_p258;
reg  signed [31:0] tmp_1_reg_9367;
wire   [31:0] tmp_5_i_fu_6303_p2;
reg   [31:0] tmp_5_i_reg_9372;
wire    ap_CS_fsm_pp1_stage1;
wire    ap_block_state8_pp1_stage1_iter0;
wire    ap_block_state13_pp1_stage1_iter1;
wire    ap_block_state18_pp1_stage1_iter2;
wire    ap_block_pp1_stage1_11001;
wire   [31:0] grp_fu_1836_p2;
reg   [31:0] mg_reg_9377;
wire    ap_CS_fsm_state35;
wire   [0:0] exitcond4_i_fu_6308_p2;
wire    ap_CS_fsm_state36;
wire   [31:0] k_otsu_cast_i_fu_6314_p1;
reg   [31:0] k_otsu_cast_i_reg_9387;
wire   [0:0] exitcond3_i_fu_6318_p2;
reg   [0:0] exitcond3_i_reg_9393;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state37_pp2_stage0_iter0;
wire    ap_block_state38_pp2_stage0_iter1;
wire    ap_block_state39_pp2_stage0_iter2;
wire    ap_block_pp2_stage0_11001;
reg   [0:0] ap_reg_pp2_iter1_exitcond3_i_reg_9393;
wire   [8:0] i_1_fu_6324_p2;
reg   [8:0] i_1_reg_9397;
reg    ap_enable_reg_pp2_iter0;
wire  signed [31:0] tmp_3_fu_6334_p258;
reg  signed [31:0] tmp_3_reg_9402;
wire   [31:0] n0_k_fu_6852_p2;
reg   [31:0] n0_k_reg_9407;
wire   [31:0] tmp_i_fu_6862_p2;
reg   [31:0] tmp_i_reg_9412;
wire   [31:0] nk_X_k_fu_6867_p2;
reg    ap_enable_reg_pp2_iter2;
wire   [0:0] exitcond_i_fu_6872_p2;
reg   [0:0] exitcond_i_reg_9422;
wire    ap_CS_fsm_pp3_stage0;
wire    ap_block_state41_pp3_stage0_iter0;
wire    ap_block_state42_pp3_stage0_iter1;
wire    ap_block_state43_pp3_stage0_iter2;
wire    ap_block_pp3_stage0_11001;
reg   [0:0] ap_reg_pp3_iter1_exitcond_i_reg_9422;
wire  signed [31:0] j_fu_6882_p2;
reg  signed [31:0] j_reg_9426;
reg    ap_enable_reg_pp3_iter0;
wire  signed [31:0] tmp_12_fu_6894_p258;
reg  signed [31:0] tmp_12_reg_9432;
wire   [31:0] tmp_22_i_fu_7412_p2;
reg   [31:0] tmp_22_i_reg_9437;
wire   [31:0] nk_X_k2_fu_7416_p2;
reg    ap_enable_reg_pp3_iter2;
wire   [31:0] tmp_13_i_fu_7427_p2;
reg   [31:0] tmp_13_i_reg_9447;
wire    ap_CS_fsm_state44;
wire   [8:0] k_fu_7433_p2;
reg   [8:0] k_reg_9452;
wire   [8:0] indvars_iv_next_i_fu_7439_p2;
reg   [8:0] indvars_iv_next_i_reg_9457;
reg   [31:0] tmp_12_i_reg_9462;
wire    ap_CS_fsm_state50;
wire   [31:0] grp_fu_1847_p1;
reg   [31:0] tmp_14_i_reg_9467;
reg   [31:0] m2_reg_9472;
wire    ap_CS_fsm_state66;
wire   [31:0] grp_fu_7421_p2;
reg   [31:0] tmp_11_i_reg_9477;
wire    ap_CS_fsm_state79;
reg   [31:0] P1_reg_9482;
wire   [31:0] grp_fu_1820_p2;
reg   [31:0] tmp_15_i_reg_9488;
wire   [31:0] grp_fu_1824_p2;
reg   [31:0] tmp_18_i_reg_9493;
wire   [0:0] tmp_10_fu_1850_p2;
reg   [0:0] tmp_10_reg_9498;
wire    ap_CS_fsm_state104;
wire   [31:0] deltaMax_1_fu_7528_p3;
wire    ap_CS_fsm_state105;
wire   [31:0] k_otsu_1_fu_7536_p3;
wire   [63:0] grp_fu_1860_p1;
reg   [63:0] tmp_8_i_reg_9513;
wire    ap_CS_fsm_state110;
wire   [63:0] grp_fu_1855_p2;
reg   [63:0] tmp_9_i_reg_9518;
wire    ap_CS_fsm_state141;
wire   [7:0] ap_phi_mux_invdar_i_phi_fu_1666_p4;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_enable_reg_pp0_iter2;
wire    ap_CS_fsm_state6;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state7;
wire    ap_block_state11_pp1_stage4_iter0;
wire    ap_block_state16_pp1_stage4_iter1;
wire    ap_block_pp1_stage4_subdone;
wire    ap_CS_fsm_pp1_stage4;
wire    ap_block_pp1_stage2_subdone;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state37;
reg    ap_enable_reg_pp2_iter1;
wire    ap_CS_fsm_state40;
wire    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state41;
reg    ap_enable_reg_pp3_iter1;
reg   [7:0] invdar_i_reg_1662;
reg    ap_block_state1;
reg   [8:0] ap_phi_mux_i1_i_phi_fu_1701_p4;
wire    ap_block_pp1_stage0;
reg   [8:0] indvars_iv_i_reg_1709;
reg   [31:0] deltaMax_i_reg_1721;
reg   [31:0] k_otsu_i_reg_1733;
reg   [8:0] k_otsu_reg_1745;
reg   [31:0] ap_phi_mux_n0_k_i_phi_fu_1761_p4;
wire    ap_block_pp2_stage0;
reg   [8:0] ap_phi_mux_i2_i_phi_fu_1785_p4;
reg   [31:0] ap_phi_mux_j3_0_in_i_phi_fu_1808_p4;
wire    ap_block_pp3_stage0;
reg    ap_block_state142;
reg   [31:0] pixel_count_0_fu_618;
wire   [31:0] pixel_count_0_2_fu_4479_p2;
reg   [31:0] pixel_count_1_fu_622;
reg   [31:0] pixel_count_2_fu_626;
reg   [31:0] pixel_count_3_fu_630;
reg   [31:0] pixel_count_4_fu_634;
reg   [31:0] pixel_count_5_fu_638;
reg   [31:0] pixel_count_6_fu_642;
reg   [31:0] pixel_count_7_fu_646;
reg   [31:0] pixel_count_8_fu_650;
reg   [31:0] pixel_count_9_fu_654;
reg   [31:0] pixel_count_10_fu_658;
reg   [31:0] pixel_count_11_fu_662;
reg   [31:0] pixel_count_12_fu_666;
reg   [31:0] pixel_count_13_fu_670;
reg   [31:0] pixel_count_14_fu_674;
reg   [31:0] pixel_count_15_fu_678;
reg   [31:0] pixel_count_16_fu_682;
reg   [31:0] pixel_count_17_fu_686;
reg   [31:0] pixel_count_18_fu_690;
reg   [31:0] pixel_count_19_fu_694;
reg   [31:0] pixel_count_20_fu_698;
reg   [31:0] pixel_count_21_fu_702;
reg   [31:0] pixel_count_22_fu_706;
reg   [31:0] pixel_count_23_fu_710;
reg   [31:0] pixel_count_24_fu_714;
reg   [31:0] pixel_count_25_fu_718;
reg   [31:0] pixel_count_26_fu_722;
reg   [31:0] pixel_count_27_fu_726;
reg   [31:0] pixel_count_28_fu_730;
reg   [31:0] pixel_count_29_fu_734;
reg   [31:0] pixel_count_30_fu_738;
reg   [31:0] pixel_count_31_fu_742;
reg   [31:0] pixel_count_32_fu_746;
reg   [31:0] pixel_count_33_fu_750;
reg   [31:0] pixel_count_34_fu_754;
reg   [31:0] pixel_count_35_fu_758;
reg   [31:0] pixel_count_36_fu_762;
reg   [31:0] pixel_count_37_fu_766;
reg   [31:0] pixel_count_38_fu_770;
reg   [31:0] pixel_count_39_fu_774;
reg   [31:0] pixel_count_40_fu_778;
reg   [31:0] pixel_count_41_fu_782;
reg   [31:0] pixel_count_42_fu_786;
reg   [31:0] pixel_count_43_fu_790;
reg   [31:0] pixel_count_44_fu_794;
reg   [31:0] pixel_count_45_fu_798;
reg   [31:0] pixel_count_46_fu_802;
reg   [31:0] pixel_count_47_fu_806;
reg   [31:0] pixel_count_48_fu_810;
reg   [31:0] pixel_count_49_fu_814;
reg   [31:0] pixel_count_50_fu_818;
reg   [31:0] pixel_count_51_fu_822;
reg   [31:0] pixel_count_52_fu_826;
reg   [31:0] pixel_count_53_fu_830;
reg   [31:0] pixel_count_54_fu_834;
reg   [31:0] pixel_count_55_fu_838;
reg   [31:0] pixel_count_56_fu_842;
reg   [31:0] pixel_count_57_fu_846;
reg   [31:0] pixel_count_58_fu_850;
reg   [31:0] pixel_count_59_fu_854;
reg   [31:0] pixel_count_60_fu_858;
reg   [31:0] pixel_count_61_fu_862;
reg   [31:0] pixel_count_62_fu_866;
reg   [31:0] pixel_count_63_fu_870;
reg   [31:0] pixel_count_64_fu_874;
reg   [31:0] pixel_count_65_fu_878;
reg   [31:0] pixel_count_66_fu_882;
reg   [31:0] pixel_count_67_fu_886;
reg   [31:0] pixel_count_68_fu_890;
reg   [31:0] pixel_count_69_fu_894;
reg   [31:0] pixel_count_70_fu_898;
reg   [31:0] pixel_count_71_fu_902;
reg   [31:0] pixel_count_72_fu_906;
reg   [31:0] pixel_count_73_fu_910;
reg   [31:0] pixel_count_74_fu_914;
reg   [31:0] pixel_count_75_fu_918;
reg   [31:0] pixel_count_76_fu_922;
reg   [31:0] pixel_count_77_fu_926;
reg   [31:0] pixel_count_78_fu_930;
reg   [31:0] pixel_count_79_fu_934;
reg   [31:0] pixel_count_80_fu_938;
reg   [31:0] pixel_count_81_fu_942;
reg   [31:0] pixel_count_82_fu_946;
reg   [31:0] pixel_count_83_fu_950;
reg   [31:0] pixel_count_84_fu_954;
reg   [31:0] pixel_count_85_fu_958;
reg   [31:0] pixel_count_86_fu_962;
reg   [31:0] pixel_count_87_fu_966;
reg   [31:0] pixel_count_88_fu_970;
reg   [31:0] pixel_count_89_fu_974;
reg   [31:0] pixel_count_90_fu_978;
reg   [31:0] pixel_count_91_fu_982;
reg   [31:0] pixel_count_92_fu_986;
reg   [31:0] pixel_count_93_fu_990;
reg   [31:0] pixel_count_94_fu_994;
reg   [31:0] pixel_count_95_fu_998;
reg   [31:0] pixel_count_96_fu_1002;
reg   [31:0] pixel_count_97_fu_1006;
reg   [31:0] pixel_count_98_fu_1010;
reg   [31:0] pixel_count_99_fu_1014;
reg   [31:0] pixel_count_100_fu_1018;
reg   [31:0] pixel_count_101_fu_1022;
reg   [31:0] pixel_count_102_fu_1026;
reg   [31:0] pixel_count_103_fu_1030;
reg   [31:0] pixel_count_104_fu_1034;
reg   [31:0] pixel_count_105_fu_1038;
reg   [31:0] pixel_count_106_fu_1042;
reg   [31:0] pixel_count_107_fu_1046;
reg   [31:0] pixel_count_108_fu_1050;
reg   [31:0] pixel_count_109_fu_1054;
reg   [31:0] pixel_count_110_fu_1058;
reg   [31:0] pixel_count_111_fu_1062;
reg   [31:0] pixel_count_112_fu_1066;
reg   [31:0] pixel_count_113_fu_1070;
reg   [31:0] pixel_count_114_fu_1074;
reg   [31:0] pixel_count_115_fu_1078;
reg   [31:0] pixel_count_116_fu_1082;
reg   [31:0] pixel_count_117_fu_1086;
reg   [31:0] pixel_count_118_fu_1090;
reg   [31:0] pixel_count_119_fu_1094;
reg   [31:0] pixel_count_120_fu_1098;
reg   [31:0] pixel_count_121_fu_1102;
reg   [31:0] pixel_count_122_fu_1106;
reg   [31:0] pixel_count_123_fu_1110;
reg   [31:0] pixel_count_124_fu_1114;
reg   [31:0] pixel_count_125_fu_1118;
reg   [31:0] pixel_count_126_fu_1122;
reg   [31:0] pixel_count_127_fu_1126;
reg   [31:0] pixel_count_128_fu_1130;
reg   [31:0] pixel_count_129_fu_1134;
reg   [31:0] pixel_count_130_fu_1138;
reg   [31:0] pixel_count_131_fu_1142;
reg   [31:0] pixel_count_132_fu_1146;
reg   [31:0] pixel_count_133_fu_1150;
reg   [31:0] pixel_count_134_fu_1154;
reg   [31:0] pixel_count_135_fu_1158;
reg   [31:0] pixel_count_136_fu_1162;
reg   [31:0] pixel_count_137_fu_1166;
reg   [31:0] pixel_count_138_fu_1170;
reg   [31:0] pixel_count_139_fu_1174;
reg   [31:0] pixel_count_140_fu_1178;
reg   [31:0] pixel_count_141_fu_1182;
reg   [31:0] pixel_count_142_fu_1186;
reg   [31:0] pixel_count_143_fu_1190;
reg   [31:0] pixel_count_144_fu_1194;
reg   [31:0] pixel_count_145_fu_1198;
reg   [31:0] pixel_count_146_fu_1202;
reg   [31:0] pixel_count_147_fu_1206;
reg   [31:0] pixel_count_148_fu_1210;
reg   [31:0] pixel_count_149_fu_1214;
reg   [31:0] pixel_count_150_fu_1218;
reg   [31:0] pixel_count_151_fu_1222;
reg   [31:0] pixel_count_152_fu_1226;
reg   [31:0] pixel_count_153_fu_1230;
reg   [31:0] pixel_count_154_fu_1234;
reg   [31:0] pixel_count_155_fu_1238;
reg   [31:0] pixel_count_156_fu_1242;
reg   [31:0] pixel_count_157_fu_1246;
reg   [31:0] pixel_count_158_fu_1250;
reg   [31:0] pixel_count_159_fu_1254;
reg   [31:0] pixel_count_160_fu_1258;
reg   [31:0] pixel_count_161_fu_1262;
reg   [31:0] pixel_count_162_fu_1266;
reg   [31:0] pixel_count_163_fu_1270;
reg   [31:0] pixel_count_164_fu_1274;
reg   [31:0] pixel_count_165_fu_1278;
reg   [31:0] pixel_count_166_fu_1282;
reg   [31:0] pixel_count_167_fu_1286;
reg   [31:0] pixel_count_168_fu_1290;
reg   [31:0] pixel_count_169_fu_1294;
reg   [31:0] pixel_count_170_fu_1298;
reg   [31:0] pixel_count_171_fu_1302;
reg   [31:0] pixel_count_172_fu_1306;
reg   [31:0] pixel_count_173_fu_1310;
reg   [31:0] pixel_count_174_fu_1314;
reg   [31:0] pixel_count_175_fu_1318;
reg   [31:0] pixel_count_176_fu_1322;
reg   [31:0] pixel_count_177_fu_1326;
reg   [31:0] pixel_count_178_fu_1330;
reg   [31:0] pixel_count_179_fu_1334;
reg   [31:0] pixel_count_180_fu_1338;
reg   [31:0] pixel_count_181_fu_1342;
reg   [31:0] pixel_count_182_fu_1346;
reg   [31:0] pixel_count_183_fu_1350;
reg   [31:0] pixel_count_184_fu_1354;
reg   [31:0] pixel_count_185_fu_1358;
reg   [31:0] pixel_count_186_fu_1362;
reg   [31:0] pixel_count_187_fu_1366;
reg   [31:0] pixel_count_188_fu_1370;
reg   [31:0] pixel_count_189_fu_1374;
reg   [31:0] pixel_count_190_fu_1378;
reg   [31:0] pixel_count_191_fu_1382;
reg   [31:0] pixel_count_192_fu_1386;
reg   [31:0] pixel_count_193_fu_1390;
reg   [31:0] pixel_count_194_fu_1394;
reg   [31:0] pixel_count_195_fu_1398;
reg   [31:0] pixel_count_196_fu_1402;
reg   [31:0] pixel_count_197_fu_1406;
reg   [31:0] pixel_count_198_fu_1410;
reg   [31:0] pixel_count_199_fu_1414;
reg   [31:0] pixel_count_200_fu_1418;
reg   [31:0] pixel_count_201_fu_1422;
reg   [31:0] pixel_count_202_fu_1426;
reg   [31:0] pixel_count_203_fu_1430;
reg   [31:0] pixel_count_204_fu_1434;
reg   [31:0] pixel_count_205_fu_1438;
reg   [31:0] pixel_count_206_fu_1442;
reg   [31:0] pixel_count_207_fu_1446;
reg   [31:0] pixel_count_208_fu_1450;
reg   [31:0] pixel_count_209_fu_1454;
reg   [31:0] pixel_count_210_fu_1458;
reg   [31:0] pixel_count_211_fu_1462;
reg   [31:0] pixel_count_212_fu_1466;
reg   [31:0] pixel_count_213_fu_1470;
reg   [31:0] pixel_count_214_fu_1474;
reg   [31:0] pixel_count_215_fu_1478;
reg   [31:0] pixel_count_216_fu_1482;
reg   [31:0] pixel_count_217_fu_1486;
reg   [31:0] pixel_count_218_fu_1490;
reg   [31:0] pixel_count_219_fu_1494;
reg   [31:0] pixel_count_220_fu_1498;
reg   [31:0] pixel_count_221_fu_1502;
reg   [31:0] pixel_count_222_fu_1506;
reg   [31:0] pixel_count_223_fu_1510;
reg   [31:0] pixel_count_224_fu_1514;
reg   [31:0] pixel_count_225_fu_1518;
reg   [31:0] pixel_count_226_fu_1522;
reg   [31:0] pixel_count_227_fu_1526;
reg   [31:0] pixel_count_228_fu_1530;
reg   [31:0] pixel_count_229_fu_1534;
reg   [31:0] pixel_count_230_fu_1538;
reg   [31:0] pixel_count_231_fu_1542;
reg   [31:0] pixel_count_232_fu_1546;
reg   [31:0] pixel_count_233_fu_1550;
reg   [31:0] pixel_count_234_fu_1554;
reg   [31:0] pixel_count_235_fu_1558;
reg   [31:0] pixel_count_236_fu_1562;
reg   [31:0] pixel_count_237_fu_1566;
reg   [31:0] pixel_count_238_fu_1570;
reg   [31:0] pixel_count_239_fu_1574;
reg   [31:0] pixel_count_240_fu_1578;
reg   [31:0] pixel_count_241_fu_1582;
reg   [31:0] pixel_count_242_fu_1586;
reg   [31:0] pixel_count_243_fu_1590;
reg   [31:0] pixel_count_244_fu_1594;
reg   [31:0] pixel_count_245_fu_1598;
reg   [31:0] pixel_count_246_fu_1602;
reg   [31:0] pixel_count_247_fu_1606;
reg   [31:0] pixel_count_248_fu_1610;
reg   [31:0] pixel_count_249_fu_1614;
reg   [31:0] pixel_count_250_fu_1618;
reg   [31:0] pixel_count_251_fu_1622;
reg   [31:0] pixel_count_252_fu_1626;
reg   [31:0] pixel_count_253_fu_1630;
reg   [31:0] pixel_count_254_fu_1634;
reg   [31:0] pixel_count_255_fu_1638;
reg   [31:0] grp_fu_1814_p0;
reg   [31:0] grp_fu_1814_p1;
wire    ap_CS_fsm_pp1_stage3;
wire    ap_block_pp1_stage3;
wire    ap_CS_fsm_state86;
wire    ap_CS_fsm_state99;
reg   [31:0] grp_fu_1828_p0;
wire    ap_CS_fsm_state91;
wire    ap_CS_fsm_state95;
reg   [31:0] grp_fu_1832_p0;
reg   [31:0] grp_fu_1836_p0;
reg   [31:0] grp_fu_1836_p1;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state70;
reg   [31:0] grp_fu_1842_p0;
wire    ap_block_pp1_stage2;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state80;
wire    ap_CS_fsm_state111;
wire   [31:0] tmp_2_fu_3962_p258;
wire   [7:0] tmp_1_fu_5781_p257;
wire    ap_block_pp1_stage1;
wire   [8:0] tmp_5_i_fu_6303_p1;
wire   [7:0] tmp_3_fu_6334_p257;
wire   [8:0] tmp_i_fu_6862_p1;
wire   [7:0] tmp_15_fu_6878_p1;
wire   [7:0] tmp_12_fu_6894_p257;
wire   [31:0] deltaTmp_to_int_fu_7445_p1;
wire   [31:0] deltaMax_i_to_int_fu_7463_p1;
wire   [7:0] tmp_4_fu_7449_p4;
wire   [22:0] tmp_13_fu_7459_p1;
wire   [0:0] notrhs_fu_7487_p2;
wire   [0:0] notlhs_fu_7481_p2;
wire   [7:0] tmp_6_fu_7467_p4;
wire   [22:0] tmp_14_fu_7477_p1;
wire   [0:0] notrhs2_fu_7505_p2;
wire   [0:0] notlhs1_fu_7499_p2;
wire   [0:0] tmp_8_fu_7493_p2;
wire   [0:0] tmp_9_fu_7511_p2;
wire   [0:0] tmp_s_fu_7517_p2;
wire   [0:0] tmp_11_fu_7523_p2;
reg   [1:0] grp_fu_1814_opcode;
wire    ap_block_state10_pp1_stage3_iter0;
wire    ap_block_state15_pp1_stage3_iter1;
wire    ap_block_pp1_stage3_00001;
reg    grp_fu_7421_ap_start;
wire    grp_fu_7421_ap_done;
reg   [127:0] ap_NS_fsm;
wire    ap_block_pp1_stage1_subdone;
wire    ap_block_pp1_stage3_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
wire   [31:0] tmp_5_i_fu_6303_p10;
wire   [31:0] tmp_i_fu_6862_p10;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 128'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
end

ImgProcess_Top_fancg #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
ImgProcess_Top_fancg_U98(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1814_p0),
    .din1(grp_fu_1814_p1),
    .opcode(grp_fu_1814_opcode),
    .ce(1'b1),
    .dout(grp_fu_1814_p2)
);

ImgProcess_Top_fsocq #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
ImgProcess_Top_fsocq_U99(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_2632),
    .din1(mg_reg_9377),
    .ce(1'b1),
    .dout(grp_fu_1820_p2)
);

ImgProcess_Top_fsocq #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
ImgProcess_Top_fsocq_U100(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(m2_reg_9472),
    .din1(mg_reg_9377),
    .ce(1'b1),
    .dout(grp_fu_1824_p2)
);

ImgProcess_Top_fmpcA #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
ImgProcess_Top_fmpcA_U101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1828_p0),
    .din1(tmp_15_i_reg_9488),
    .ce(1'b1),
    .dout(grp_fu_1828_p2)
);

ImgProcess_Top_fmpcA #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
ImgProcess_Top_fmpcA_U102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1832_p0),
    .din1(tmp_18_i_reg_9493),
    .ce(1'b1),
    .dout(grp_fu_1832_p2)
);

ImgProcess_Top_fdqcK #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
ImgProcess_Top_fdqcK_U103(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1836_p0),
    .din1(grp_fu_1836_p1),
    .ce(1'b1),
    .dout(grp_fu_1836_p2)
);

ImgProcess_Top_sircU #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
ImgProcess_Top_sircU_U104(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1842_p0),
    .ce(1'b1),
    .dout(grp_fu_1842_p1)
);

ImgProcess_Top_sircU #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
ImgProcess_Top_sircU_U105(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_13_i_reg_9447),
    .ce(1'b1),
    .dout(grp_fu_1847_p1)
);

ImgProcess_Top_fcsc4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
ImgProcess_Top_fcsc4_U106(
    .din0(reg_2639),
    .din1(deltaMax_i_reg_1721),
    .opcode(5'd2),
    .dout(tmp_10_fu_1850_p2)
);

ImgProcess_Top_ddmb6 #(
    .ID( 1 ),
    .NUM_STAGE( 31 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
ImgProcess_Top_ddmb6_U107(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_8_i_reg_9513),
    .din1(64'd4643176031446892544),
    .ce(1'b1),
    .dout(grp_fu_1855_p2)
);

ImgProcess_Top_sitde #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
ImgProcess_Top_sitde_U108(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(k_otsu_i_reg_1733),
    .ce(1'b1),
    .dout(grp_fu_1860_p1)
);

ImgProcess_Top_muudo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 32 ),
    .din65_WIDTH( 32 ),
    .din66_WIDTH( 32 ),
    .din67_WIDTH( 32 ),
    .din68_WIDTH( 32 ),
    .din69_WIDTH( 32 ),
    .din70_WIDTH( 32 ),
    .din71_WIDTH( 32 ),
    .din72_WIDTH( 32 ),
    .din73_WIDTH( 32 ),
    .din74_WIDTH( 32 ),
    .din75_WIDTH( 32 ),
    .din76_WIDTH( 32 ),
    .din77_WIDTH( 32 ),
    .din78_WIDTH( 32 ),
    .din79_WIDTH( 32 ),
    .din80_WIDTH( 32 ),
    .din81_WIDTH( 32 ),
    .din82_WIDTH( 32 ),
    .din83_WIDTH( 32 ),
    .din84_WIDTH( 32 ),
    .din85_WIDTH( 32 ),
    .din86_WIDTH( 32 ),
    .din87_WIDTH( 32 ),
    .din88_WIDTH( 32 ),
    .din89_WIDTH( 32 ),
    .din90_WIDTH( 32 ),
    .din91_WIDTH( 32 ),
    .din92_WIDTH( 32 ),
    .din93_WIDTH( 32 ),
    .din94_WIDTH( 32 ),
    .din95_WIDTH( 32 ),
    .din96_WIDTH( 32 ),
    .din97_WIDTH( 32 ),
    .din98_WIDTH( 32 ),
    .din99_WIDTH( 32 ),
    .din100_WIDTH( 32 ),
    .din101_WIDTH( 32 ),
    .din102_WIDTH( 32 ),
    .din103_WIDTH( 32 ),
    .din104_WIDTH( 32 ),
    .din105_WIDTH( 32 ),
    .din106_WIDTH( 32 ),
    .din107_WIDTH( 32 ),
    .din108_WIDTH( 32 ),
    .din109_WIDTH( 32 ),
    .din110_WIDTH( 32 ),
    .din111_WIDTH( 32 ),
    .din112_WIDTH( 32 ),
    .din113_WIDTH( 32 ),
    .din114_WIDTH( 32 ),
    .din115_WIDTH( 32 ),
    .din116_WIDTH( 32 ),
    .din117_WIDTH( 32 ),
    .din118_WIDTH( 32 ),
    .din119_WIDTH( 32 ),
    .din120_WIDTH( 32 ),
    .din121_WIDTH( 32 ),
    .din122_WIDTH( 32 ),
    .din123_WIDTH( 32 ),
    .din124_WIDTH( 32 ),
    .din125_WIDTH( 32 ),
    .din126_WIDTH( 32 ),
    .din127_WIDTH( 32 ),
    .din128_WIDTH( 32 ),
    .din129_WIDTH( 32 ),
    .din130_WIDTH( 32 ),
    .din131_WIDTH( 32 ),
    .din132_WIDTH( 32 ),
    .din133_WIDTH( 32 ),
    .din134_WIDTH( 32 ),
    .din135_WIDTH( 32 ),
    .din136_WIDTH( 32 ),
    .din137_WIDTH( 32 ),
    .din138_WIDTH( 32 ),
    .din139_WIDTH( 32 ),
    .din140_WIDTH( 32 ),
    .din141_WIDTH( 32 ),
    .din142_WIDTH( 32 ),
    .din143_WIDTH( 32 ),
    .din144_WIDTH( 32 ),
    .din145_WIDTH( 32 ),
    .din146_WIDTH( 32 ),
    .din147_WIDTH( 32 ),
    .din148_WIDTH( 32 ),
    .din149_WIDTH( 32 ),
    .din150_WIDTH( 32 ),
    .din151_WIDTH( 32 ),
    .din152_WIDTH( 32 ),
    .din153_WIDTH( 32 ),
    .din154_WIDTH( 32 ),
    .din155_WIDTH( 32 ),
    .din156_WIDTH( 32 ),
    .din157_WIDTH( 32 ),
    .din158_WIDTH( 32 ),
    .din159_WIDTH( 32 ),
    .din160_WIDTH( 32 ),
    .din161_WIDTH( 32 ),
    .din162_WIDTH( 32 ),
    .din163_WIDTH( 32 ),
    .din164_WIDTH( 32 ),
    .din165_WIDTH( 32 ),
    .din166_WIDTH( 32 ),
    .din167_WIDTH( 32 ),
    .din168_WIDTH( 32 ),
    .din169_WIDTH( 32 ),
    .din170_WIDTH( 32 ),
    .din171_WIDTH( 32 ),
    .din172_WIDTH( 32 ),
    .din173_WIDTH( 32 ),
    .din174_WIDTH( 32 ),
    .din175_WIDTH( 32 ),
    .din176_WIDTH( 32 ),
    .din177_WIDTH( 32 ),
    .din178_WIDTH( 32 ),
    .din179_WIDTH( 32 ),
    .din180_WIDTH( 32 ),
    .din181_WIDTH( 32 ),
    .din182_WIDTH( 32 ),
    .din183_WIDTH( 32 ),
    .din184_WIDTH( 32 ),
    .din185_WIDTH( 32 ),
    .din186_WIDTH( 32 ),
    .din187_WIDTH( 32 ),
    .din188_WIDTH( 32 ),
    .din189_WIDTH( 32 ),
    .din190_WIDTH( 32 ),
    .din191_WIDTH( 32 ),
    .din192_WIDTH( 32 ),
    .din193_WIDTH( 32 ),
    .din194_WIDTH( 32 ),
    .din195_WIDTH( 32 ),
    .din196_WIDTH( 32 ),
    .din197_WIDTH( 32 ),
    .din198_WIDTH( 32 ),
    .din199_WIDTH( 32 ),
    .din200_WIDTH( 32 ),
    .din201_WIDTH( 32 ),
    .din202_WIDTH( 32 ),
    .din203_WIDTH( 32 ),
    .din204_WIDTH( 32 ),
    .din205_WIDTH( 32 ),
    .din206_WIDTH( 32 ),
    .din207_WIDTH( 32 ),
    .din208_WIDTH( 32 ),
    .din209_WIDTH( 32 ),
    .din210_WIDTH( 32 ),
    .din211_WIDTH( 32 ),
    .din212_WIDTH( 32 ),
    .din213_WIDTH( 32 ),
    .din214_WIDTH( 32 ),
    .din215_WIDTH( 32 ),
    .din216_WIDTH( 32 ),
    .din217_WIDTH( 32 ),
    .din218_WIDTH( 32 ),
    .din219_WIDTH( 32 ),
    .din220_WIDTH( 32 ),
    .din221_WIDTH( 32 ),
    .din222_WIDTH( 32 ),
    .din223_WIDTH( 32 ),
    .din224_WIDTH( 32 ),
    .din225_WIDTH( 32 ),
    .din226_WIDTH( 32 ),
    .din227_WIDTH( 32 ),
    .din228_WIDTH( 32 ),
    .din229_WIDTH( 32 ),
    .din230_WIDTH( 32 ),
    .din231_WIDTH( 32 ),
    .din232_WIDTH( 32 ),
    .din233_WIDTH( 32 ),
    .din234_WIDTH( 32 ),
    .din235_WIDTH( 32 ),
    .din236_WIDTH( 32 ),
    .din237_WIDTH( 32 ),
    .din238_WIDTH( 32 ),
    .din239_WIDTH( 32 ),
    .din240_WIDTH( 32 ),
    .din241_WIDTH( 32 ),
    .din242_WIDTH( 32 ),
    .din243_WIDTH( 32 ),
    .din244_WIDTH( 32 ),
    .din245_WIDTH( 32 ),
    .din246_WIDTH( 32 ),
    .din247_WIDTH( 32 ),
    .din248_WIDTH( 32 ),
    .din249_WIDTH( 32 ),
    .din250_WIDTH( 32 ),
    .din251_WIDTH( 32 ),
    .din252_WIDTH( 32 ),
    .din253_WIDTH( 32 ),
    .din254_WIDTH( 32 ),
    .din255_WIDTH( 32 ),
    .din256_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
ImgProcess_Top_muudo_U109(
    .din0(pixel_count_0_fu_618),
    .din1(pixel_count_1_fu_622),
    .din2(pixel_count_2_fu_626),
    .din3(pixel_count_3_fu_630),
    .din4(pixel_count_4_fu_634),
    .din5(pixel_count_5_fu_638),
    .din6(pixel_count_6_fu_642),
    .din7(pixel_count_7_fu_646),
    .din8(pixel_count_8_fu_650),
    .din9(pixel_count_9_fu_654),
    .din10(pixel_count_10_fu_658),
    .din11(pixel_count_11_fu_662),
    .din12(pixel_count_12_fu_666),
    .din13(pixel_count_13_fu_670),
    .din14(pixel_count_14_fu_674),
    .din15(pixel_count_15_fu_678),
    .din16(pixel_count_16_fu_682),
    .din17(pixel_count_17_fu_686),
    .din18(pixel_count_18_fu_690),
    .din19(pixel_count_19_fu_694),
    .din20(pixel_count_20_fu_698),
    .din21(pixel_count_21_fu_702),
    .din22(pixel_count_22_fu_706),
    .din23(pixel_count_23_fu_710),
    .din24(pixel_count_24_fu_714),
    .din25(pixel_count_25_fu_718),
    .din26(pixel_count_26_fu_722),
    .din27(pixel_count_27_fu_726),
    .din28(pixel_count_28_fu_730),
    .din29(pixel_count_29_fu_734),
    .din30(pixel_count_30_fu_738),
    .din31(pixel_count_31_fu_742),
    .din32(pixel_count_32_fu_746),
    .din33(pixel_count_33_fu_750),
    .din34(pixel_count_34_fu_754),
    .din35(pixel_count_35_fu_758),
    .din36(pixel_count_36_fu_762),
    .din37(pixel_count_37_fu_766),
    .din38(pixel_count_38_fu_770),
    .din39(pixel_count_39_fu_774),
    .din40(pixel_count_40_fu_778),
    .din41(pixel_count_41_fu_782),
    .din42(pixel_count_42_fu_786),
    .din43(pixel_count_43_fu_790),
    .din44(pixel_count_44_fu_794),
    .din45(pixel_count_45_fu_798),
    .din46(pixel_count_46_fu_802),
    .din47(pixel_count_47_fu_806),
    .din48(pixel_count_48_fu_810),
    .din49(pixel_count_49_fu_814),
    .din50(pixel_count_50_fu_818),
    .din51(pixel_count_51_fu_822),
    .din52(pixel_count_52_fu_826),
    .din53(pixel_count_53_fu_830),
    .din54(pixel_count_54_fu_834),
    .din55(pixel_count_55_fu_838),
    .din56(pixel_count_56_fu_842),
    .din57(pixel_count_57_fu_846),
    .din58(pixel_count_58_fu_850),
    .din59(pixel_count_59_fu_854),
    .din60(pixel_count_60_fu_858),
    .din61(pixel_count_61_fu_862),
    .din62(pixel_count_62_fu_866),
    .din63(pixel_count_63_fu_870),
    .din64(pixel_count_64_fu_874),
    .din65(pixel_count_65_fu_878),
    .din66(pixel_count_66_fu_882),
    .din67(pixel_count_67_fu_886),
    .din68(pixel_count_68_fu_890),
    .din69(pixel_count_69_fu_894),
    .din70(pixel_count_70_fu_898),
    .din71(pixel_count_71_fu_902),
    .din72(pixel_count_72_fu_906),
    .din73(pixel_count_73_fu_910),
    .din74(pixel_count_74_fu_914),
    .din75(pixel_count_75_fu_918),
    .din76(pixel_count_76_fu_922),
    .din77(pixel_count_77_fu_926),
    .din78(pixel_count_78_fu_930),
    .din79(pixel_count_79_fu_934),
    .din80(pixel_count_80_fu_938),
    .din81(pixel_count_81_fu_942),
    .din82(pixel_count_82_fu_946),
    .din83(pixel_count_83_fu_950),
    .din84(pixel_count_84_fu_954),
    .din85(pixel_count_85_fu_958),
    .din86(pixel_count_86_fu_962),
    .din87(pixel_count_87_fu_966),
    .din88(pixel_count_88_fu_970),
    .din89(pixel_count_89_fu_974),
    .din90(pixel_count_90_fu_978),
    .din91(pixel_count_91_fu_982),
    .din92(pixel_count_92_fu_986),
    .din93(pixel_count_93_fu_990),
    .din94(pixel_count_94_fu_994),
    .din95(pixel_count_95_fu_998),
    .din96(pixel_count_96_fu_1002),
    .din97(pixel_count_97_fu_1006),
    .din98(pixel_count_98_fu_1010),
    .din99(pixel_count_99_fu_1014),
    .din100(pixel_count_100_fu_1018),
    .din101(pixel_count_101_fu_1022),
    .din102(pixel_count_102_fu_1026),
    .din103(pixel_count_103_fu_1030),
    .din104(pixel_count_104_fu_1034),
    .din105(pixel_count_105_fu_1038),
    .din106(pixel_count_106_fu_1042),
    .din107(pixel_count_107_fu_1046),
    .din108(pixel_count_108_fu_1050),
    .din109(pixel_count_109_fu_1054),
    .din110(pixel_count_110_fu_1058),
    .din111(pixel_count_111_fu_1062),
    .din112(pixel_count_112_fu_1066),
    .din113(pixel_count_113_fu_1070),
    .din114(pixel_count_114_fu_1074),
    .din115(pixel_count_115_fu_1078),
    .din116(pixel_count_116_fu_1082),
    .din117(pixel_count_117_fu_1086),
    .din118(pixel_count_118_fu_1090),
    .din119(pixel_count_119_fu_1094),
    .din120(pixel_count_120_fu_1098),
    .din121(pixel_count_121_fu_1102),
    .din122(pixel_count_122_fu_1106),
    .din123(pixel_count_123_fu_1110),
    .din124(pixel_count_124_fu_1114),
    .din125(pixel_count_125_fu_1118),
    .din126(pixel_count_126_fu_1122),
    .din127(pixel_count_127_fu_1126),
    .din128(pixel_count_128_fu_1130),
    .din129(pixel_count_129_fu_1134),
    .din130(pixel_count_130_fu_1138),
    .din131(pixel_count_131_fu_1142),
    .din132(pixel_count_132_fu_1146),
    .din133(pixel_count_133_fu_1150),
    .din134(pixel_count_134_fu_1154),
    .din135(pixel_count_135_fu_1158),
    .din136(pixel_count_136_fu_1162),
    .din137(pixel_count_137_fu_1166),
    .din138(pixel_count_138_fu_1170),
    .din139(pixel_count_139_fu_1174),
    .din140(pixel_count_140_fu_1178),
    .din141(pixel_count_141_fu_1182),
    .din142(pixel_count_142_fu_1186),
    .din143(pixel_count_143_fu_1190),
    .din144(pixel_count_144_fu_1194),
    .din145(pixel_count_145_fu_1198),
    .din146(pixel_count_146_fu_1202),
    .din147(pixel_count_147_fu_1206),
    .din148(pixel_count_148_fu_1210),
    .din149(pixel_count_149_fu_1214),
    .din150(pixel_count_150_fu_1218),
    .din151(pixel_count_151_fu_1222),
    .din152(pixel_count_152_fu_1226),
    .din153(pixel_count_153_fu_1230),
    .din154(pixel_count_154_fu_1234),
    .din155(pixel_count_155_fu_1238),
    .din156(pixel_count_156_fu_1242),
    .din157(pixel_count_157_fu_1246),
    .din158(pixel_count_158_fu_1250),
    .din159(pixel_count_159_fu_1254),
    .din160(pixel_count_160_fu_1258),
    .din161(pixel_count_161_fu_1262),
    .din162(pixel_count_162_fu_1266),
    .din163(pixel_count_163_fu_1270),
    .din164(pixel_count_164_fu_1274),
    .din165(pixel_count_165_fu_1278),
    .din166(pixel_count_166_fu_1282),
    .din167(pixel_count_167_fu_1286),
    .din168(pixel_count_168_fu_1290),
    .din169(pixel_count_169_fu_1294),
    .din170(pixel_count_170_fu_1298),
    .din171(pixel_count_171_fu_1302),
    .din172(pixel_count_172_fu_1306),
    .din173(pixel_count_173_fu_1310),
    .din174(pixel_count_174_fu_1314),
    .din175(pixel_count_175_fu_1318),
    .din176(pixel_count_176_fu_1322),
    .din177(pixel_count_177_fu_1326),
    .din178(pixel_count_178_fu_1330),
    .din179(pixel_count_179_fu_1334),
    .din180(pixel_count_180_fu_1338),
    .din181(pixel_count_181_fu_1342),
    .din182(pixel_count_182_fu_1346),
    .din183(pixel_count_183_fu_1350),
    .din184(pixel_count_184_fu_1354),
    .din185(pixel_count_185_fu_1358),
    .din186(pixel_count_186_fu_1362),
    .din187(pixel_count_187_fu_1366),
    .din188(pixel_count_188_fu_1370),
    .din189(pixel_count_189_fu_1374),
    .din190(pixel_count_190_fu_1378),
    .din191(pixel_count_191_fu_1382),
    .din192(pixel_count_192_fu_1386),
    .din193(pixel_count_193_fu_1390),
    .din194(pixel_count_194_fu_1394),
    .din195(pixel_count_195_fu_1398),
    .din196(pixel_count_196_fu_1402),
    .din197(pixel_count_197_fu_1406),
    .din198(pixel_count_198_fu_1410),
    .din199(pixel_count_199_fu_1414),
    .din200(pixel_count_200_fu_1418),
    .din201(pixel_count_201_fu_1422),
    .din202(pixel_count_202_fu_1426),
    .din203(pixel_count_203_fu_1430),
    .din204(pixel_count_204_fu_1434),
    .din205(pixel_count_205_fu_1438),
    .din206(pixel_count_206_fu_1442),
    .din207(pixel_count_207_fu_1446),
    .din208(pixel_count_208_fu_1450),
    .din209(pixel_count_209_fu_1454),
    .din210(pixel_count_210_fu_1458),
    .din211(pixel_count_211_fu_1462),
    .din212(pixel_count_212_fu_1466),
    .din213(pixel_count_213_fu_1470),
    .din214(pixel_count_214_fu_1474),
    .din215(pixel_count_215_fu_1478),
    .din216(pixel_count_216_fu_1482),
    .din217(pixel_count_217_fu_1486),
    .din218(pixel_count_218_fu_1490),
    .din219(pixel_count_219_fu_1494),
    .din220(pixel_count_220_fu_1498),
    .din221(pixel_count_221_fu_1502),
    .din222(pixel_count_222_fu_1506),
    .din223(pixel_count_223_fu_1510),
    .din224(pixel_count_224_fu_1514),
    .din225(pixel_count_225_fu_1518),
    .din226(pixel_count_226_fu_1522),
    .din227(pixel_count_227_fu_1526),
    .din228(pixel_count_228_fu_1530),
    .din229(pixel_count_229_fu_1534),
    .din230(pixel_count_230_fu_1538),
    .din231(pixel_count_231_fu_1542),
    .din232(pixel_count_232_fu_1546),
    .din233(pixel_count_233_fu_1550),
    .din234(pixel_count_234_fu_1554),
    .din235(pixel_count_235_fu_1558),
    .din236(pixel_count_236_fu_1562),
    .din237(pixel_count_237_fu_1566),
    .din238(pixel_count_238_fu_1570),
    .din239(pixel_count_239_fu_1574),
    .din240(pixel_count_240_fu_1578),
    .din241(pixel_count_241_fu_1582),
    .din242(pixel_count_242_fu_1586),
    .din243(pixel_count_243_fu_1590),
    .din244(pixel_count_244_fu_1594),
    .din245(pixel_count_245_fu_1598),
    .din246(pixel_count_246_fu_1602),
    .din247(pixel_count_247_fu_1606),
    .din248(pixel_count_248_fu_1610),
    .din249(pixel_count_249_fu_1614),
    .din250(pixel_count_250_fu_1618),
    .din251(pixel_count_251_fu_1622),
    .din252(pixel_count_252_fu_1626),
    .din253(pixel_count_253_fu_1630),
    .din254(pixel_count_254_fu_1634),
    .din255(pixel_count_255_fu_1638),
    .din256(tmp_reg_9353),
    .dout(tmp_2_fu_3962_p258)
);

ImgProcess_Top_muudo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 32 ),
    .din65_WIDTH( 32 ),
    .din66_WIDTH( 32 ),
    .din67_WIDTH( 32 ),
    .din68_WIDTH( 32 ),
    .din69_WIDTH( 32 ),
    .din70_WIDTH( 32 ),
    .din71_WIDTH( 32 ),
    .din72_WIDTH( 32 ),
    .din73_WIDTH( 32 ),
    .din74_WIDTH( 32 ),
    .din75_WIDTH( 32 ),
    .din76_WIDTH( 32 ),
    .din77_WIDTH( 32 ),
    .din78_WIDTH( 32 ),
    .din79_WIDTH( 32 ),
    .din80_WIDTH( 32 ),
    .din81_WIDTH( 32 ),
    .din82_WIDTH( 32 ),
    .din83_WIDTH( 32 ),
    .din84_WIDTH( 32 ),
    .din85_WIDTH( 32 ),
    .din86_WIDTH( 32 ),
    .din87_WIDTH( 32 ),
    .din88_WIDTH( 32 ),
    .din89_WIDTH( 32 ),
    .din90_WIDTH( 32 ),
    .din91_WIDTH( 32 ),
    .din92_WIDTH( 32 ),
    .din93_WIDTH( 32 ),
    .din94_WIDTH( 32 ),
    .din95_WIDTH( 32 ),
    .din96_WIDTH( 32 ),
    .din97_WIDTH( 32 ),
    .din98_WIDTH( 32 ),
    .din99_WIDTH( 32 ),
    .din100_WIDTH( 32 ),
    .din101_WIDTH( 32 ),
    .din102_WIDTH( 32 ),
    .din103_WIDTH( 32 ),
    .din104_WIDTH( 32 ),
    .din105_WIDTH( 32 ),
    .din106_WIDTH( 32 ),
    .din107_WIDTH( 32 ),
    .din108_WIDTH( 32 ),
    .din109_WIDTH( 32 ),
    .din110_WIDTH( 32 ),
    .din111_WIDTH( 32 ),
    .din112_WIDTH( 32 ),
    .din113_WIDTH( 32 ),
    .din114_WIDTH( 32 ),
    .din115_WIDTH( 32 ),
    .din116_WIDTH( 32 ),
    .din117_WIDTH( 32 ),
    .din118_WIDTH( 32 ),
    .din119_WIDTH( 32 ),
    .din120_WIDTH( 32 ),
    .din121_WIDTH( 32 ),
    .din122_WIDTH( 32 ),
    .din123_WIDTH( 32 ),
    .din124_WIDTH( 32 ),
    .din125_WIDTH( 32 ),
    .din126_WIDTH( 32 ),
    .din127_WIDTH( 32 ),
    .din128_WIDTH( 32 ),
    .din129_WIDTH( 32 ),
    .din130_WIDTH( 32 ),
    .din131_WIDTH( 32 ),
    .din132_WIDTH( 32 ),
    .din133_WIDTH( 32 ),
    .din134_WIDTH( 32 ),
    .din135_WIDTH( 32 ),
    .din136_WIDTH( 32 ),
    .din137_WIDTH( 32 ),
    .din138_WIDTH( 32 ),
    .din139_WIDTH( 32 ),
    .din140_WIDTH( 32 ),
    .din141_WIDTH( 32 ),
    .din142_WIDTH( 32 ),
    .din143_WIDTH( 32 ),
    .din144_WIDTH( 32 ),
    .din145_WIDTH( 32 ),
    .din146_WIDTH( 32 ),
    .din147_WIDTH( 32 ),
    .din148_WIDTH( 32 ),
    .din149_WIDTH( 32 ),
    .din150_WIDTH( 32 ),
    .din151_WIDTH( 32 ),
    .din152_WIDTH( 32 ),
    .din153_WIDTH( 32 ),
    .din154_WIDTH( 32 ),
    .din155_WIDTH( 32 ),
    .din156_WIDTH( 32 ),
    .din157_WIDTH( 32 ),
    .din158_WIDTH( 32 ),
    .din159_WIDTH( 32 ),
    .din160_WIDTH( 32 ),
    .din161_WIDTH( 32 ),
    .din162_WIDTH( 32 ),
    .din163_WIDTH( 32 ),
    .din164_WIDTH( 32 ),
    .din165_WIDTH( 32 ),
    .din166_WIDTH( 32 ),
    .din167_WIDTH( 32 ),
    .din168_WIDTH( 32 ),
    .din169_WIDTH( 32 ),
    .din170_WIDTH( 32 ),
    .din171_WIDTH( 32 ),
    .din172_WIDTH( 32 ),
    .din173_WIDTH( 32 ),
    .din174_WIDTH( 32 ),
    .din175_WIDTH( 32 ),
    .din176_WIDTH( 32 ),
    .din177_WIDTH( 32 ),
    .din178_WIDTH( 32 ),
    .din179_WIDTH( 32 ),
    .din180_WIDTH( 32 ),
    .din181_WIDTH( 32 ),
    .din182_WIDTH( 32 ),
    .din183_WIDTH( 32 ),
    .din184_WIDTH( 32 ),
    .din185_WIDTH( 32 ),
    .din186_WIDTH( 32 ),
    .din187_WIDTH( 32 ),
    .din188_WIDTH( 32 ),
    .din189_WIDTH( 32 ),
    .din190_WIDTH( 32 ),
    .din191_WIDTH( 32 ),
    .din192_WIDTH( 32 ),
    .din193_WIDTH( 32 ),
    .din194_WIDTH( 32 ),
    .din195_WIDTH( 32 ),
    .din196_WIDTH( 32 ),
    .din197_WIDTH( 32 ),
    .din198_WIDTH( 32 ),
    .din199_WIDTH( 32 ),
    .din200_WIDTH( 32 ),
    .din201_WIDTH( 32 ),
    .din202_WIDTH( 32 ),
    .din203_WIDTH( 32 ),
    .din204_WIDTH( 32 ),
    .din205_WIDTH( 32 ),
    .din206_WIDTH( 32 ),
    .din207_WIDTH( 32 ),
    .din208_WIDTH( 32 ),
    .din209_WIDTH( 32 ),
    .din210_WIDTH( 32 ),
    .din211_WIDTH( 32 ),
    .din212_WIDTH( 32 ),
    .din213_WIDTH( 32 ),
    .din214_WIDTH( 32 ),
    .din215_WIDTH( 32 ),
    .din216_WIDTH( 32 ),
    .din217_WIDTH( 32 ),
    .din218_WIDTH( 32 ),
    .din219_WIDTH( 32 ),
    .din220_WIDTH( 32 ),
    .din221_WIDTH( 32 ),
    .din222_WIDTH( 32 ),
    .din223_WIDTH( 32 ),
    .din224_WIDTH( 32 ),
    .din225_WIDTH( 32 ),
    .din226_WIDTH( 32 ),
    .din227_WIDTH( 32 ),
    .din228_WIDTH( 32 ),
    .din229_WIDTH( 32 ),
    .din230_WIDTH( 32 ),
    .din231_WIDTH( 32 ),
    .din232_WIDTH( 32 ),
    .din233_WIDTH( 32 ),
    .din234_WIDTH( 32 ),
    .din235_WIDTH( 32 ),
    .din236_WIDTH( 32 ),
    .din237_WIDTH( 32 ),
    .din238_WIDTH( 32 ),
    .din239_WIDTH( 32 ),
    .din240_WIDTH( 32 ),
    .din241_WIDTH( 32 ),
    .din242_WIDTH( 32 ),
    .din243_WIDTH( 32 ),
    .din244_WIDTH( 32 ),
    .din245_WIDTH( 32 ),
    .din246_WIDTH( 32 ),
    .din247_WIDTH( 32 ),
    .din248_WIDTH( 32 ),
    .din249_WIDTH( 32 ),
    .din250_WIDTH( 32 ),
    .din251_WIDTH( 32 ),
    .din252_WIDTH( 32 ),
    .din253_WIDTH( 32 ),
    .din254_WIDTH( 32 ),
    .din255_WIDTH( 32 ),
    .din256_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
ImgProcess_Top_muudo_U110(
    .din0(pixel_count_0_fu_618),
    .din1(pixel_count_1_fu_622),
    .din2(pixel_count_2_fu_626),
    .din3(pixel_count_3_fu_630),
    .din4(pixel_count_4_fu_634),
    .din5(pixel_count_5_fu_638),
    .din6(pixel_count_6_fu_642),
    .din7(pixel_count_7_fu_646),
    .din8(pixel_count_8_fu_650),
    .din9(pixel_count_9_fu_654),
    .din10(pixel_count_10_fu_658),
    .din11(pixel_count_11_fu_662),
    .din12(pixel_count_12_fu_666),
    .din13(pixel_count_13_fu_670),
    .din14(pixel_count_14_fu_674),
    .din15(pixel_count_15_fu_678),
    .din16(pixel_count_16_fu_682),
    .din17(pixel_count_17_fu_686),
    .din18(pixel_count_18_fu_690),
    .din19(pixel_count_19_fu_694),
    .din20(pixel_count_20_fu_698),
    .din21(pixel_count_21_fu_702),
    .din22(pixel_count_22_fu_706),
    .din23(pixel_count_23_fu_710),
    .din24(pixel_count_24_fu_714),
    .din25(pixel_count_25_fu_718),
    .din26(pixel_count_26_fu_722),
    .din27(pixel_count_27_fu_726),
    .din28(pixel_count_28_fu_730),
    .din29(pixel_count_29_fu_734),
    .din30(pixel_count_30_fu_738),
    .din31(pixel_count_31_fu_742),
    .din32(pixel_count_32_fu_746),
    .din33(pixel_count_33_fu_750),
    .din34(pixel_count_34_fu_754),
    .din35(pixel_count_35_fu_758),
    .din36(pixel_count_36_fu_762),
    .din37(pixel_count_37_fu_766),
    .din38(pixel_count_38_fu_770),
    .din39(pixel_count_39_fu_774),
    .din40(pixel_count_40_fu_778),
    .din41(pixel_count_41_fu_782),
    .din42(pixel_count_42_fu_786),
    .din43(pixel_count_43_fu_790),
    .din44(pixel_count_44_fu_794),
    .din45(pixel_count_45_fu_798),
    .din46(pixel_count_46_fu_802),
    .din47(pixel_count_47_fu_806),
    .din48(pixel_count_48_fu_810),
    .din49(pixel_count_49_fu_814),
    .din50(pixel_count_50_fu_818),
    .din51(pixel_count_51_fu_822),
    .din52(pixel_count_52_fu_826),
    .din53(pixel_count_53_fu_830),
    .din54(pixel_count_54_fu_834),
    .din55(pixel_count_55_fu_838),
    .din56(pixel_count_56_fu_842),
    .din57(pixel_count_57_fu_846),
    .din58(pixel_count_58_fu_850),
    .din59(pixel_count_59_fu_854),
    .din60(pixel_count_60_fu_858),
    .din61(pixel_count_61_fu_862),
    .din62(pixel_count_62_fu_866),
    .din63(pixel_count_63_fu_870),
    .din64(pixel_count_64_fu_874),
    .din65(pixel_count_65_fu_878),
    .din66(pixel_count_66_fu_882),
    .din67(pixel_count_67_fu_886),
    .din68(pixel_count_68_fu_890),
    .din69(pixel_count_69_fu_894),
    .din70(pixel_count_70_fu_898),
    .din71(pixel_count_71_fu_902),
    .din72(pixel_count_72_fu_906),
    .din73(pixel_count_73_fu_910),
    .din74(pixel_count_74_fu_914),
    .din75(pixel_count_75_fu_918),
    .din76(pixel_count_76_fu_922),
    .din77(pixel_count_77_fu_926),
    .din78(pixel_count_78_fu_930),
    .din79(pixel_count_79_fu_934),
    .din80(pixel_count_80_fu_938),
    .din81(pixel_count_81_fu_942),
    .din82(pixel_count_82_fu_946),
    .din83(pixel_count_83_fu_950),
    .din84(pixel_count_84_fu_954),
    .din85(pixel_count_85_fu_958),
    .din86(pixel_count_86_fu_962),
    .din87(pixel_count_87_fu_966),
    .din88(pixel_count_88_fu_970),
    .din89(pixel_count_89_fu_974),
    .din90(pixel_count_90_fu_978),
    .din91(pixel_count_91_fu_982),
    .din92(pixel_count_92_fu_986),
    .din93(pixel_count_93_fu_990),
    .din94(pixel_count_94_fu_994),
    .din95(pixel_count_95_fu_998),
    .din96(pixel_count_96_fu_1002),
    .din97(pixel_count_97_fu_1006),
    .din98(pixel_count_98_fu_1010),
    .din99(pixel_count_99_fu_1014),
    .din100(pixel_count_100_fu_1018),
    .din101(pixel_count_101_fu_1022),
    .din102(pixel_count_102_fu_1026),
    .din103(pixel_count_103_fu_1030),
    .din104(pixel_count_104_fu_1034),
    .din105(pixel_count_105_fu_1038),
    .din106(pixel_count_106_fu_1042),
    .din107(pixel_count_107_fu_1046),
    .din108(pixel_count_108_fu_1050),
    .din109(pixel_count_109_fu_1054),
    .din110(pixel_count_110_fu_1058),
    .din111(pixel_count_111_fu_1062),
    .din112(pixel_count_112_fu_1066),
    .din113(pixel_count_113_fu_1070),
    .din114(pixel_count_114_fu_1074),
    .din115(pixel_count_115_fu_1078),
    .din116(pixel_count_116_fu_1082),
    .din117(pixel_count_117_fu_1086),
    .din118(pixel_count_118_fu_1090),
    .din119(pixel_count_119_fu_1094),
    .din120(pixel_count_120_fu_1098),
    .din121(pixel_count_121_fu_1102),
    .din122(pixel_count_122_fu_1106),
    .din123(pixel_count_123_fu_1110),
    .din124(pixel_count_124_fu_1114),
    .din125(pixel_count_125_fu_1118),
    .din126(pixel_count_126_fu_1122),
    .din127(pixel_count_127_fu_1126),
    .din128(pixel_count_128_fu_1130),
    .din129(pixel_count_129_fu_1134),
    .din130(pixel_count_130_fu_1138),
    .din131(pixel_count_131_fu_1142),
    .din132(pixel_count_132_fu_1146),
    .din133(pixel_count_133_fu_1150),
    .din134(pixel_count_134_fu_1154),
    .din135(pixel_count_135_fu_1158),
    .din136(pixel_count_136_fu_1162),
    .din137(pixel_count_137_fu_1166),
    .din138(pixel_count_138_fu_1170),
    .din139(pixel_count_139_fu_1174),
    .din140(pixel_count_140_fu_1178),
    .din141(pixel_count_141_fu_1182),
    .din142(pixel_count_142_fu_1186),
    .din143(pixel_count_143_fu_1190),
    .din144(pixel_count_144_fu_1194),
    .din145(pixel_count_145_fu_1198),
    .din146(pixel_count_146_fu_1202),
    .din147(pixel_count_147_fu_1206),
    .din148(pixel_count_148_fu_1210),
    .din149(pixel_count_149_fu_1214),
    .din150(pixel_count_150_fu_1218),
    .din151(pixel_count_151_fu_1222),
    .din152(pixel_count_152_fu_1226),
    .din153(pixel_count_153_fu_1230),
    .din154(pixel_count_154_fu_1234),
    .din155(pixel_count_155_fu_1238),
    .din156(pixel_count_156_fu_1242),
    .din157(pixel_count_157_fu_1246),
    .din158(pixel_count_158_fu_1250),
    .din159(pixel_count_159_fu_1254),
    .din160(pixel_count_160_fu_1258),
    .din161(pixel_count_161_fu_1262),
    .din162(pixel_count_162_fu_1266),
    .din163(pixel_count_163_fu_1270),
    .din164(pixel_count_164_fu_1274),
    .din165(pixel_count_165_fu_1278),
    .din166(pixel_count_166_fu_1282),
    .din167(pixel_count_167_fu_1286),
    .din168(pixel_count_168_fu_1290),
    .din169(pixel_count_169_fu_1294),
    .din170(pixel_count_170_fu_1298),
    .din171(pixel_count_171_fu_1302),
    .din172(pixel_count_172_fu_1306),
    .din173(pixel_count_173_fu_1310),
    .din174(pixel_count_174_fu_1314),
    .din175(pixel_count_175_fu_1318),
    .din176(pixel_count_176_fu_1322),
    .din177(pixel_count_177_fu_1326),
    .din178(pixel_count_178_fu_1330),
    .din179(pixel_count_179_fu_1334),
    .din180(pixel_count_180_fu_1338),
    .din181(pixel_count_181_fu_1342),
    .din182(pixel_count_182_fu_1346),
    .din183(pixel_count_183_fu_1350),
    .din184(pixel_count_184_fu_1354),
    .din185(pixel_count_185_fu_1358),
    .din186(pixel_count_186_fu_1362),
    .din187(pixel_count_187_fu_1366),
    .din188(pixel_count_188_fu_1370),
    .din189(pixel_count_189_fu_1374),
    .din190(pixel_count_190_fu_1378),
    .din191(pixel_count_191_fu_1382),
    .din192(pixel_count_192_fu_1386),
    .din193(pixel_count_193_fu_1390),
    .din194(pixel_count_194_fu_1394),
    .din195(pixel_count_195_fu_1398),
    .din196(pixel_count_196_fu_1402),
    .din197(pixel_count_197_fu_1406),
    .din198(pixel_count_198_fu_1410),
    .din199(pixel_count_199_fu_1414),
    .din200(pixel_count_200_fu_1418),
    .din201(pixel_count_201_fu_1422),
    .din202(pixel_count_202_fu_1426),
    .din203(pixel_count_203_fu_1430),
    .din204(pixel_count_204_fu_1434),
    .din205(pixel_count_205_fu_1438),
    .din206(pixel_count_206_fu_1442),
    .din207(pixel_count_207_fu_1446),
    .din208(pixel_count_208_fu_1450),
    .din209(pixel_count_209_fu_1454),
    .din210(pixel_count_210_fu_1458),
    .din211(pixel_count_211_fu_1462),
    .din212(pixel_count_212_fu_1466),
    .din213(pixel_count_213_fu_1470),
    .din214(pixel_count_214_fu_1474),
    .din215(pixel_count_215_fu_1478),
    .din216(pixel_count_216_fu_1482),
    .din217(pixel_count_217_fu_1486),
    .din218(pixel_count_218_fu_1490),
    .din219(pixel_count_219_fu_1494),
    .din220(pixel_count_220_fu_1498),
    .din221(pixel_count_221_fu_1502),
    .din222(pixel_count_222_fu_1506),
    .din223(pixel_count_223_fu_1510),
    .din224(pixel_count_224_fu_1514),
    .din225(pixel_count_225_fu_1518),
    .din226(pixel_count_226_fu_1522),
    .din227(pixel_count_227_fu_1526),
    .din228(pixel_count_228_fu_1530),
    .din229(pixel_count_229_fu_1534),
    .din230(pixel_count_230_fu_1538),
    .din231(pixel_count_231_fu_1542),
    .din232(pixel_count_232_fu_1546),
    .din233(pixel_count_233_fu_1550),
    .din234(pixel_count_234_fu_1554),
    .din235(pixel_count_235_fu_1558),
    .din236(pixel_count_236_fu_1562),
    .din237(pixel_count_237_fu_1566),
    .din238(pixel_count_238_fu_1570),
    .din239(pixel_count_239_fu_1574),
    .din240(pixel_count_240_fu_1578),
    .din241(pixel_count_241_fu_1582),
    .din242(pixel_count_242_fu_1586),
    .din243(pixel_count_243_fu_1590),
    .din244(pixel_count_244_fu_1594),
    .din245(pixel_count_245_fu_1598),
    .din246(pixel_count_246_fu_1602),
    .din247(pixel_count_247_fu_1606),
    .din248(pixel_count_248_fu_1610),
    .din249(pixel_count_249_fu_1614),
    .din250(pixel_count_250_fu_1618),
    .din251(pixel_count_251_fu_1622),
    .din252(pixel_count_252_fu_1626),
    .din253(pixel_count_253_fu_1630),
    .din254(pixel_count_254_fu_1634),
    .din255(pixel_count_255_fu_1638),
    .din256(tmp_1_fu_5781_p257),
    .dout(tmp_1_fu_5781_p258)
);

ImgProcess_Top_muudo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 32 ),
    .din65_WIDTH( 32 ),
    .din66_WIDTH( 32 ),
    .din67_WIDTH( 32 ),
    .din68_WIDTH( 32 ),
    .din69_WIDTH( 32 ),
    .din70_WIDTH( 32 ),
    .din71_WIDTH( 32 ),
    .din72_WIDTH( 32 ),
    .din73_WIDTH( 32 ),
    .din74_WIDTH( 32 ),
    .din75_WIDTH( 32 ),
    .din76_WIDTH( 32 ),
    .din77_WIDTH( 32 ),
    .din78_WIDTH( 32 ),
    .din79_WIDTH( 32 ),
    .din80_WIDTH( 32 ),
    .din81_WIDTH( 32 ),
    .din82_WIDTH( 32 ),
    .din83_WIDTH( 32 ),
    .din84_WIDTH( 32 ),
    .din85_WIDTH( 32 ),
    .din86_WIDTH( 32 ),
    .din87_WIDTH( 32 ),
    .din88_WIDTH( 32 ),
    .din89_WIDTH( 32 ),
    .din90_WIDTH( 32 ),
    .din91_WIDTH( 32 ),
    .din92_WIDTH( 32 ),
    .din93_WIDTH( 32 ),
    .din94_WIDTH( 32 ),
    .din95_WIDTH( 32 ),
    .din96_WIDTH( 32 ),
    .din97_WIDTH( 32 ),
    .din98_WIDTH( 32 ),
    .din99_WIDTH( 32 ),
    .din100_WIDTH( 32 ),
    .din101_WIDTH( 32 ),
    .din102_WIDTH( 32 ),
    .din103_WIDTH( 32 ),
    .din104_WIDTH( 32 ),
    .din105_WIDTH( 32 ),
    .din106_WIDTH( 32 ),
    .din107_WIDTH( 32 ),
    .din108_WIDTH( 32 ),
    .din109_WIDTH( 32 ),
    .din110_WIDTH( 32 ),
    .din111_WIDTH( 32 ),
    .din112_WIDTH( 32 ),
    .din113_WIDTH( 32 ),
    .din114_WIDTH( 32 ),
    .din115_WIDTH( 32 ),
    .din116_WIDTH( 32 ),
    .din117_WIDTH( 32 ),
    .din118_WIDTH( 32 ),
    .din119_WIDTH( 32 ),
    .din120_WIDTH( 32 ),
    .din121_WIDTH( 32 ),
    .din122_WIDTH( 32 ),
    .din123_WIDTH( 32 ),
    .din124_WIDTH( 32 ),
    .din125_WIDTH( 32 ),
    .din126_WIDTH( 32 ),
    .din127_WIDTH( 32 ),
    .din128_WIDTH( 32 ),
    .din129_WIDTH( 32 ),
    .din130_WIDTH( 32 ),
    .din131_WIDTH( 32 ),
    .din132_WIDTH( 32 ),
    .din133_WIDTH( 32 ),
    .din134_WIDTH( 32 ),
    .din135_WIDTH( 32 ),
    .din136_WIDTH( 32 ),
    .din137_WIDTH( 32 ),
    .din138_WIDTH( 32 ),
    .din139_WIDTH( 32 ),
    .din140_WIDTH( 32 ),
    .din141_WIDTH( 32 ),
    .din142_WIDTH( 32 ),
    .din143_WIDTH( 32 ),
    .din144_WIDTH( 32 ),
    .din145_WIDTH( 32 ),
    .din146_WIDTH( 32 ),
    .din147_WIDTH( 32 ),
    .din148_WIDTH( 32 ),
    .din149_WIDTH( 32 ),
    .din150_WIDTH( 32 ),
    .din151_WIDTH( 32 ),
    .din152_WIDTH( 32 ),
    .din153_WIDTH( 32 ),
    .din154_WIDTH( 32 ),
    .din155_WIDTH( 32 ),
    .din156_WIDTH( 32 ),
    .din157_WIDTH( 32 ),
    .din158_WIDTH( 32 ),
    .din159_WIDTH( 32 ),
    .din160_WIDTH( 32 ),
    .din161_WIDTH( 32 ),
    .din162_WIDTH( 32 ),
    .din163_WIDTH( 32 ),
    .din164_WIDTH( 32 ),
    .din165_WIDTH( 32 ),
    .din166_WIDTH( 32 ),
    .din167_WIDTH( 32 ),
    .din168_WIDTH( 32 ),
    .din169_WIDTH( 32 ),
    .din170_WIDTH( 32 ),
    .din171_WIDTH( 32 ),
    .din172_WIDTH( 32 ),
    .din173_WIDTH( 32 ),
    .din174_WIDTH( 32 ),
    .din175_WIDTH( 32 ),
    .din176_WIDTH( 32 ),
    .din177_WIDTH( 32 ),
    .din178_WIDTH( 32 ),
    .din179_WIDTH( 32 ),
    .din180_WIDTH( 32 ),
    .din181_WIDTH( 32 ),
    .din182_WIDTH( 32 ),
    .din183_WIDTH( 32 ),
    .din184_WIDTH( 32 ),
    .din185_WIDTH( 32 ),
    .din186_WIDTH( 32 ),
    .din187_WIDTH( 32 ),
    .din188_WIDTH( 32 ),
    .din189_WIDTH( 32 ),
    .din190_WIDTH( 32 ),
    .din191_WIDTH( 32 ),
    .din192_WIDTH( 32 ),
    .din193_WIDTH( 32 ),
    .din194_WIDTH( 32 ),
    .din195_WIDTH( 32 ),
    .din196_WIDTH( 32 ),
    .din197_WIDTH( 32 ),
    .din198_WIDTH( 32 ),
    .din199_WIDTH( 32 ),
    .din200_WIDTH( 32 ),
    .din201_WIDTH( 32 ),
    .din202_WIDTH( 32 ),
    .din203_WIDTH( 32 ),
    .din204_WIDTH( 32 ),
    .din205_WIDTH( 32 ),
    .din206_WIDTH( 32 ),
    .din207_WIDTH( 32 ),
    .din208_WIDTH( 32 ),
    .din209_WIDTH( 32 ),
    .din210_WIDTH( 32 ),
    .din211_WIDTH( 32 ),
    .din212_WIDTH( 32 ),
    .din213_WIDTH( 32 ),
    .din214_WIDTH( 32 ),
    .din215_WIDTH( 32 ),
    .din216_WIDTH( 32 ),
    .din217_WIDTH( 32 ),
    .din218_WIDTH( 32 ),
    .din219_WIDTH( 32 ),
    .din220_WIDTH( 32 ),
    .din221_WIDTH( 32 ),
    .din222_WIDTH( 32 ),
    .din223_WIDTH( 32 ),
    .din224_WIDTH( 32 ),
    .din225_WIDTH( 32 ),
    .din226_WIDTH( 32 ),
    .din227_WIDTH( 32 ),
    .din228_WIDTH( 32 ),
    .din229_WIDTH( 32 ),
    .din230_WIDTH( 32 ),
    .din231_WIDTH( 32 ),
    .din232_WIDTH( 32 ),
    .din233_WIDTH( 32 ),
    .din234_WIDTH( 32 ),
    .din235_WIDTH( 32 ),
    .din236_WIDTH( 32 ),
    .din237_WIDTH( 32 ),
    .din238_WIDTH( 32 ),
    .din239_WIDTH( 32 ),
    .din240_WIDTH( 32 ),
    .din241_WIDTH( 32 ),
    .din242_WIDTH( 32 ),
    .din243_WIDTH( 32 ),
    .din244_WIDTH( 32 ),
    .din245_WIDTH( 32 ),
    .din246_WIDTH( 32 ),
    .din247_WIDTH( 32 ),
    .din248_WIDTH( 32 ),
    .din249_WIDTH( 32 ),
    .din250_WIDTH( 32 ),
    .din251_WIDTH( 32 ),
    .din252_WIDTH( 32 ),
    .din253_WIDTH( 32 ),
    .din254_WIDTH( 32 ),
    .din255_WIDTH( 32 ),
    .din256_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
ImgProcess_Top_muudo_U111(
    .din0(pixel_count_0_fu_618),
    .din1(pixel_count_1_fu_622),
    .din2(pixel_count_2_fu_626),
    .din3(pixel_count_3_fu_630),
    .din4(pixel_count_4_fu_634),
    .din5(pixel_count_5_fu_638),
    .din6(pixel_count_6_fu_642),
    .din7(pixel_count_7_fu_646),
    .din8(pixel_count_8_fu_650),
    .din9(pixel_count_9_fu_654),
    .din10(pixel_count_10_fu_658),
    .din11(pixel_count_11_fu_662),
    .din12(pixel_count_12_fu_666),
    .din13(pixel_count_13_fu_670),
    .din14(pixel_count_14_fu_674),
    .din15(pixel_count_15_fu_678),
    .din16(pixel_count_16_fu_682),
    .din17(pixel_count_17_fu_686),
    .din18(pixel_count_18_fu_690),
    .din19(pixel_count_19_fu_694),
    .din20(pixel_count_20_fu_698),
    .din21(pixel_count_21_fu_702),
    .din22(pixel_count_22_fu_706),
    .din23(pixel_count_23_fu_710),
    .din24(pixel_count_24_fu_714),
    .din25(pixel_count_25_fu_718),
    .din26(pixel_count_26_fu_722),
    .din27(pixel_count_27_fu_726),
    .din28(pixel_count_28_fu_730),
    .din29(pixel_count_29_fu_734),
    .din30(pixel_count_30_fu_738),
    .din31(pixel_count_31_fu_742),
    .din32(pixel_count_32_fu_746),
    .din33(pixel_count_33_fu_750),
    .din34(pixel_count_34_fu_754),
    .din35(pixel_count_35_fu_758),
    .din36(pixel_count_36_fu_762),
    .din37(pixel_count_37_fu_766),
    .din38(pixel_count_38_fu_770),
    .din39(pixel_count_39_fu_774),
    .din40(pixel_count_40_fu_778),
    .din41(pixel_count_41_fu_782),
    .din42(pixel_count_42_fu_786),
    .din43(pixel_count_43_fu_790),
    .din44(pixel_count_44_fu_794),
    .din45(pixel_count_45_fu_798),
    .din46(pixel_count_46_fu_802),
    .din47(pixel_count_47_fu_806),
    .din48(pixel_count_48_fu_810),
    .din49(pixel_count_49_fu_814),
    .din50(pixel_count_50_fu_818),
    .din51(pixel_count_51_fu_822),
    .din52(pixel_count_52_fu_826),
    .din53(pixel_count_53_fu_830),
    .din54(pixel_count_54_fu_834),
    .din55(pixel_count_55_fu_838),
    .din56(pixel_count_56_fu_842),
    .din57(pixel_count_57_fu_846),
    .din58(pixel_count_58_fu_850),
    .din59(pixel_count_59_fu_854),
    .din60(pixel_count_60_fu_858),
    .din61(pixel_count_61_fu_862),
    .din62(pixel_count_62_fu_866),
    .din63(pixel_count_63_fu_870),
    .din64(pixel_count_64_fu_874),
    .din65(pixel_count_65_fu_878),
    .din66(pixel_count_66_fu_882),
    .din67(pixel_count_67_fu_886),
    .din68(pixel_count_68_fu_890),
    .din69(pixel_count_69_fu_894),
    .din70(pixel_count_70_fu_898),
    .din71(pixel_count_71_fu_902),
    .din72(pixel_count_72_fu_906),
    .din73(pixel_count_73_fu_910),
    .din74(pixel_count_74_fu_914),
    .din75(pixel_count_75_fu_918),
    .din76(pixel_count_76_fu_922),
    .din77(pixel_count_77_fu_926),
    .din78(pixel_count_78_fu_930),
    .din79(pixel_count_79_fu_934),
    .din80(pixel_count_80_fu_938),
    .din81(pixel_count_81_fu_942),
    .din82(pixel_count_82_fu_946),
    .din83(pixel_count_83_fu_950),
    .din84(pixel_count_84_fu_954),
    .din85(pixel_count_85_fu_958),
    .din86(pixel_count_86_fu_962),
    .din87(pixel_count_87_fu_966),
    .din88(pixel_count_88_fu_970),
    .din89(pixel_count_89_fu_974),
    .din90(pixel_count_90_fu_978),
    .din91(pixel_count_91_fu_982),
    .din92(pixel_count_92_fu_986),
    .din93(pixel_count_93_fu_990),
    .din94(pixel_count_94_fu_994),
    .din95(pixel_count_95_fu_998),
    .din96(pixel_count_96_fu_1002),
    .din97(pixel_count_97_fu_1006),
    .din98(pixel_count_98_fu_1010),
    .din99(pixel_count_99_fu_1014),
    .din100(pixel_count_100_fu_1018),
    .din101(pixel_count_101_fu_1022),
    .din102(pixel_count_102_fu_1026),
    .din103(pixel_count_103_fu_1030),
    .din104(pixel_count_104_fu_1034),
    .din105(pixel_count_105_fu_1038),
    .din106(pixel_count_106_fu_1042),
    .din107(pixel_count_107_fu_1046),
    .din108(pixel_count_108_fu_1050),
    .din109(pixel_count_109_fu_1054),
    .din110(pixel_count_110_fu_1058),
    .din111(pixel_count_111_fu_1062),
    .din112(pixel_count_112_fu_1066),
    .din113(pixel_count_113_fu_1070),
    .din114(pixel_count_114_fu_1074),
    .din115(pixel_count_115_fu_1078),
    .din116(pixel_count_116_fu_1082),
    .din117(pixel_count_117_fu_1086),
    .din118(pixel_count_118_fu_1090),
    .din119(pixel_count_119_fu_1094),
    .din120(pixel_count_120_fu_1098),
    .din121(pixel_count_121_fu_1102),
    .din122(pixel_count_122_fu_1106),
    .din123(pixel_count_123_fu_1110),
    .din124(pixel_count_124_fu_1114),
    .din125(pixel_count_125_fu_1118),
    .din126(pixel_count_126_fu_1122),
    .din127(pixel_count_127_fu_1126),
    .din128(pixel_count_128_fu_1130),
    .din129(pixel_count_129_fu_1134),
    .din130(pixel_count_130_fu_1138),
    .din131(pixel_count_131_fu_1142),
    .din132(pixel_count_132_fu_1146),
    .din133(pixel_count_133_fu_1150),
    .din134(pixel_count_134_fu_1154),
    .din135(pixel_count_135_fu_1158),
    .din136(pixel_count_136_fu_1162),
    .din137(pixel_count_137_fu_1166),
    .din138(pixel_count_138_fu_1170),
    .din139(pixel_count_139_fu_1174),
    .din140(pixel_count_140_fu_1178),
    .din141(pixel_count_141_fu_1182),
    .din142(pixel_count_142_fu_1186),
    .din143(pixel_count_143_fu_1190),
    .din144(pixel_count_144_fu_1194),
    .din145(pixel_count_145_fu_1198),
    .din146(pixel_count_146_fu_1202),
    .din147(pixel_count_147_fu_1206),
    .din148(pixel_count_148_fu_1210),
    .din149(pixel_count_149_fu_1214),
    .din150(pixel_count_150_fu_1218),
    .din151(pixel_count_151_fu_1222),
    .din152(pixel_count_152_fu_1226),
    .din153(pixel_count_153_fu_1230),
    .din154(pixel_count_154_fu_1234),
    .din155(pixel_count_155_fu_1238),
    .din156(pixel_count_156_fu_1242),
    .din157(pixel_count_157_fu_1246),
    .din158(pixel_count_158_fu_1250),
    .din159(pixel_count_159_fu_1254),
    .din160(pixel_count_160_fu_1258),
    .din161(pixel_count_161_fu_1262),
    .din162(pixel_count_162_fu_1266),
    .din163(pixel_count_163_fu_1270),
    .din164(pixel_count_164_fu_1274),
    .din165(pixel_count_165_fu_1278),
    .din166(pixel_count_166_fu_1282),
    .din167(pixel_count_167_fu_1286),
    .din168(pixel_count_168_fu_1290),
    .din169(pixel_count_169_fu_1294),
    .din170(pixel_count_170_fu_1298),
    .din171(pixel_count_171_fu_1302),
    .din172(pixel_count_172_fu_1306),
    .din173(pixel_count_173_fu_1310),
    .din174(pixel_count_174_fu_1314),
    .din175(pixel_count_175_fu_1318),
    .din176(pixel_count_176_fu_1322),
    .din177(pixel_count_177_fu_1326),
    .din178(pixel_count_178_fu_1330),
    .din179(pixel_count_179_fu_1334),
    .din180(pixel_count_180_fu_1338),
    .din181(pixel_count_181_fu_1342),
    .din182(pixel_count_182_fu_1346),
    .din183(pixel_count_183_fu_1350),
    .din184(pixel_count_184_fu_1354),
    .din185(pixel_count_185_fu_1358),
    .din186(pixel_count_186_fu_1362),
    .din187(pixel_count_187_fu_1366),
    .din188(pixel_count_188_fu_1370),
    .din189(pixel_count_189_fu_1374),
    .din190(pixel_count_190_fu_1378),
    .din191(pixel_count_191_fu_1382),
    .din192(pixel_count_192_fu_1386),
    .din193(pixel_count_193_fu_1390),
    .din194(pixel_count_194_fu_1394),
    .din195(pixel_count_195_fu_1398),
    .din196(pixel_count_196_fu_1402),
    .din197(pixel_count_197_fu_1406),
    .din198(pixel_count_198_fu_1410),
    .din199(pixel_count_199_fu_1414),
    .din200(pixel_count_200_fu_1418),
    .din201(pixel_count_201_fu_1422),
    .din202(pixel_count_202_fu_1426),
    .din203(pixel_count_203_fu_1430),
    .din204(pixel_count_204_fu_1434),
    .din205(pixel_count_205_fu_1438),
    .din206(pixel_count_206_fu_1442),
    .din207(pixel_count_207_fu_1446),
    .din208(pixel_count_208_fu_1450),
    .din209(pixel_count_209_fu_1454),
    .din210(pixel_count_210_fu_1458),
    .din211(pixel_count_211_fu_1462),
    .din212(pixel_count_212_fu_1466),
    .din213(pixel_count_213_fu_1470),
    .din214(pixel_count_214_fu_1474),
    .din215(pixel_count_215_fu_1478),
    .din216(pixel_count_216_fu_1482),
    .din217(pixel_count_217_fu_1486),
    .din218(pixel_count_218_fu_1490),
    .din219(pixel_count_219_fu_1494),
    .din220(pixel_count_220_fu_1498),
    .din221(pixel_count_221_fu_1502),
    .din222(pixel_count_222_fu_1506),
    .din223(pixel_count_223_fu_1510),
    .din224(pixel_count_224_fu_1514),
    .din225(pixel_count_225_fu_1518),
    .din226(pixel_count_226_fu_1522),
    .din227(pixel_count_227_fu_1526),
    .din228(pixel_count_228_fu_1530),
    .din229(pixel_count_229_fu_1534),
    .din230(pixel_count_230_fu_1538),
    .din231(pixel_count_231_fu_1542),
    .din232(pixel_count_232_fu_1546),
    .din233(pixel_count_233_fu_1550),
    .din234(pixel_count_234_fu_1554),
    .din235(pixel_count_235_fu_1558),
    .din236(pixel_count_236_fu_1562),
    .din237(pixel_count_237_fu_1566),
    .din238(pixel_count_238_fu_1570),
    .din239(pixel_count_239_fu_1574),
    .din240(pixel_count_240_fu_1578),
    .din241(pixel_count_241_fu_1582),
    .din242(pixel_count_242_fu_1586),
    .din243(pixel_count_243_fu_1590),
    .din244(pixel_count_244_fu_1594),
    .din245(pixel_count_245_fu_1598),
    .din246(pixel_count_246_fu_1602),
    .din247(pixel_count_247_fu_1606),
    .din248(pixel_count_248_fu_1610),
    .din249(pixel_count_249_fu_1614),
    .din250(pixel_count_250_fu_1618),
    .din251(pixel_count_251_fu_1622),
    .din252(pixel_count_252_fu_1626),
    .din253(pixel_count_253_fu_1630),
    .din254(pixel_count_254_fu_1634),
    .din255(pixel_count_255_fu_1638),
    .din256(tmp_3_fu_6334_p257),
    .dout(tmp_3_fu_6334_p258)
);

ImgProcess_Top_muudo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 32 ),
    .din65_WIDTH( 32 ),
    .din66_WIDTH( 32 ),
    .din67_WIDTH( 32 ),
    .din68_WIDTH( 32 ),
    .din69_WIDTH( 32 ),
    .din70_WIDTH( 32 ),
    .din71_WIDTH( 32 ),
    .din72_WIDTH( 32 ),
    .din73_WIDTH( 32 ),
    .din74_WIDTH( 32 ),
    .din75_WIDTH( 32 ),
    .din76_WIDTH( 32 ),
    .din77_WIDTH( 32 ),
    .din78_WIDTH( 32 ),
    .din79_WIDTH( 32 ),
    .din80_WIDTH( 32 ),
    .din81_WIDTH( 32 ),
    .din82_WIDTH( 32 ),
    .din83_WIDTH( 32 ),
    .din84_WIDTH( 32 ),
    .din85_WIDTH( 32 ),
    .din86_WIDTH( 32 ),
    .din87_WIDTH( 32 ),
    .din88_WIDTH( 32 ),
    .din89_WIDTH( 32 ),
    .din90_WIDTH( 32 ),
    .din91_WIDTH( 32 ),
    .din92_WIDTH( 32 ),
    .din93_WIDTH( 32 ),
    .din94_WIDTH( 32 ),
    .din95_WIDTH( 32 ),
    .din96_WIDTH( 32 ),
    .din97_WIDTH( 32 ),
    .din98_WIDTH( 32 ),
    .din99_WIDTH( 32 ),
    .din100_WIDTH( 32 ),
    .din101_WIDTH( 32 ),
    .din102_WIDTH( 32 ),
    .din103_WIDTH( 32 ),
    .din104_WIDTH( 32 ),
    .din105_WIDTH( 32 ),
    .din106_WIDTH( 32 ),
    .din107_WIDTH( 32 ),
    .din108_WIDTH( 32 ),
    .din109_WIDTH( 32 ),
    .din110_WIDTH( 32 ),
    .din111_WIDTH( 32 ),
    .din112_WIDTH( 32 ),
    .din113_WIDTH( 32 ),
    .din114_WIDTH( 32 ),
    .din115_WIDTH( 32 ),
    .din116_WIDTH( 32 ),
    .din117_WIDTH( 32 ),
    .din118_WIDTH( 32 ),
    .din119_WIDTH( 32 ),
    .din120_WIDTH( 32 ),
    .din121_WIDTH( 32 ),
    .din122_WIDTH( 32 ),
    .din123_WIDTH( 32 ),
    .din124_WIDTH( 32 ),
    .din125_WIDTH( 32 ),
    .din126_WIDTH( 32 ),
    .din127_WIDTH( 32 ),
    .din128_WIDTH( 32 ),
    .din129_WIDTH( 32 ),
    .din130_WIDTH( 32 ),
    .din131_WIDTH( 32 ),
    .din132_WIDTH( 32 ),
    .din133_WIDTH( 32 ),
    .din134_WIDTH( 32 ),
    .din135_WIDTH( 32 ),
    .din136_WIDTH( 32 ),
    .din137_WIDTH( 32 ),
    .din138_WIDTH( 32 ),
    .din139_WIDTH( 32 ),
    .din140_WIDTH( 32 ),
    .din141_WIDTH( 32 ),
    .din142_WIDTH( 32 ),
    .din143_WIDTH( 32 ),
    .din144_WIDTH( 32 ),
    .din145_WIDTH( 32 ),
    .din146_WIDTH( 32 ),
    .din147_WIDTH( 32 ),
    .din148_WIDTH( 32 ),
    .din149_WIDTH( 32 ),
    .din150_WIDTH( 32 ),
    .din151_WIDTH( 32 ),
    .din152_WIDTH( 32 ),
    .din153_WIDTH( 32 ),
    .din154_WIDTH( 32 ),
    .din155_WIDTH( 32 ),
    .din156_WIDTH( 32 ),
    .din157_WIDTH( 32 ),
    .din158_WIDTH( 32 ),
    .din159_WIDTH( 32 ),
    .din160_WIDTH( 32 ),
    .din161_WIDTH( 32 ),
    .din162_WIDTH( 32 ),
    .din163_WIDTH( 32 ),
    .din164_WIDTH( 32 ),
    .din165_WIDTH( 32 ),
    .din166_WIDTH( 32 ),
    .din167_WIDTH( 32 ),
    .din168_WIDTH( 32 ),
    .din169_WIDTH( 32 ),
    .din170_WIDTH( 32 ),
    .din171_WIDTH( 32 ),
    .din172_WIDTH( 32 ),
    .din173_WIDTH( 32 ),
    .din174_WIDTH( 32 ),
    .din175_WIDTH( 32 ),
    .din176_WIDTH( 32 ),
    .din177_WIDTH( 32 ),
    .din178_WIDTH( 32 ),
    .din179_WIDTH( 32 ),
    .din180_WIDTH( 32 ),
    .din181_WIDTH( 32 ),
    .din182_WIDTH( 32 ),
    .din183_WIDTH( 32 ),
    .din184_WIDTH( 32 ),
    .din185_WIDTH( 32 ),
    .din186_WIDTH( 32 ),
    .din187_WIDTH( 32 ),
    .din188_WIDTH( 32 ),
    .din189_WIDTH( 32 ),
    .din190_WIDTH( 32 ),
    .din191_WIDTH( 32 ),
    .din192_WIDTH( 32 ),
    .din193_WIDTH( 32 ),
    .din194_WIDTH( 32 ),
    .din195_WIDTH( 32 ),
    .din196_WIDTH( 32 ),
    .din197_WIDTH( 32 ),
    .din198_WIDTH( 32 ),
    .din199_WIDTH( 32 ),
    .din200_WIDTH( 32 ),
    .din201_WIDTH( 32 ),
    .din202_WIDTH( 32 ),
    .din203_WIDTH( 32 ),
    .din204_WIDTH( 32 ),
    .din205_WIDTH( 32 ),
    .din206_WIDTH( 32 ),
    .din207_WIDTH( 32 ),
    .din208_WIDTH( 32 ),
    .din209_WIDTH( 32 ),
    .din210_WIDTH( 32 ),
    .din211_WIDTH( 32 ),
    .din212_WIDTH( 32 ),
    .din213_WIDTH( 32 ),
    .din214_WIDTH( 32 ),
    .din215_WIDTH( 32 ),
    .din216_WIDTH( 32 ),
    .din217_WIDTH( 32 ),
    .din218_WIDTH( 32 ),
    .din219_WIDTH( 32 ),
    .din220_WIDTH( 32 ),
    .din221_WIDTH( 32 ),
    .din222_WIDTH( 32 ),
    .din223_WIDTH( 32 ),
    .din224_WIDTH( 32 ),
    .din225_WIDTH( 32 ),
    .din226_WIDTH( 32 ),
    .din227_WIDTH( 32 ),
    .din228_WIDTH( 32 ),
    .din229_WIDTH( 32 ),
    .din230_WIDTH( 32 ),
    .din231_WIDTH( 32 ),
    .din232_WIDTH( 32 ),
    .din233_WIDTH( 32 ),
    .din234_WIDTH( 32 ),
    .din235_WIDTH( 32 ),
    .din236_WIDTH( 32 ),
    .din237_WIDTH( 32 ),
    .din238_WIDTH( 32 ),
    .din239_WIDTH( 32 ),
    .din240_WIDTH( 32 ),
    .din241_WIDTH( 32 ),
    .din242_WIDTH( 32 ),
    .din243_WIDTH( 32 ),
    .din244_WIDTH( 32 ),
    .din245_WIDTH( 32 ),
    .din246_WIDTH( 32 ),
    .din247_WIDTH( 32 ),
    .din248_WIDTH( 32 ),
    .din249_WIDTH( 32 ),
    .din250_WIDTH( 32 ),
    .din251_WIDTH( 32 ),
    .din252_WIDTH( 32 ),
    .din253_WIDTH( 32 ),
    .din254_WIDTH( 32 ),
    .din255_WIDTH( 32 ),
    .din256_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
ImgProcess_Top_muudo_U112(
    .din0(pixel_count_0_fu_618),
    .din1(pixel_count_1_fu_622),
    .din2(pixel_count_2_fu_626),
    .din3(pixel_count_3_fu_630),
    .din4(pixel_count_4_fu_634),
    .din5(pixel_count_5_fu_638),
    .din6(pixel_count_6_fu_642),
    .din7(pixel_count_7_fu_646),
    .din8(pixel_count_8_fu_650),
    .din9(pixel_count_9_fu_654),
    .din10(pixel_count_10_fu_658),
    .din11(pixel_count_11_fu_662),
    .din12(pixel_count_12_fu_666),
    .din13(pixel_count_13_fu_670),
    .din14(pixel_count_14_fu_674),
    .din15(pixel_count_15_fu_678),
    .din16(pixel_count_16_fu_682),
    .din17(pixel_count_17_fu_686),
    .din18(pixel_count_18_fu_690),
    .din19(pixel_count_19_fu_694),
    .din20(pixel_count_20_fu_698),
    .din21(pixel_count_21_fu_702),
    .din22(pixel_count_22_fu_706),
    .din23(pixel_count_23_fu_710),
    .din24(pixel_count_24_fu_714),
    .din25(pixel_count_25_fu_718),
    .din26(pixel_count_26_fu_722),
    .din27(pixel_count_27_fu_726),
    .din28(pixel_count_28_fu_730),
    .din29(pixel_count_29_fu_734),
    .din30(pixel_count_30_fu_738),
    .din31(pixel_count_31_fu_742),
    .din32(pixel_count_32_fu_746),
    .din33(pixel_count_33_fu_750),
    .din34(pixel_count_34_fu_754),
    .din35(pixel_count_35_fu_758),
    .din36(pixel_count_36_fu_762),
    .din37(pixel_count_37_fu_766),
    .din38(pixel_count_38_fu_770),
    .din39(pixel_count_39_fu_774),
    .din40(pixel_count_40_fu_778),
    .din41(pixel_count_41_fu_782),
    .din42(pixel_count_42_fu_786),
    .din43(pixel_count_43_fu_790),
    .din44(pixel_count_44_fu_794),
    .din45(pixel_count_45_fu_798),
    .din46(pixel_count_46_fu_802),
    .din47(pixel_count_47_fu_806),
    .din48(pixel_count_48_fu_810),
    .din49(pixel_count_49_fu_814),
    .din50(pixel_count_50_fu_818),
    .din51(pixel_count_51_fu_822),
    .din52(pixel_count_52_fu_826),
    .din53(pixel_count_53_fu_830),
    .din54(pixel_count_54_fu_834),
    .din55(pixel_count_55_fu_838),
    .din56(pixel_count_56_fu_842),
    .din57(pixel_count_57_fu_846),
    .din58(pixel_count_58_fu_850),
    .din59(pixel_count_59_fu_854),
    .din60(pixel_count_60_fu_858),
    .din61(pixel_count_61_fu_862),
    .din62(pixel_count_62_fu_866),
    .din63(pixel_count_63_fu_870),
    .din64(pixel_count_64_fu_874),
    .din65(pixel_count_65_fu_878),
    .din66(pixel_count_66_fu_882),
    .din67(pixel_count_67_fu_886),
    .din68(pixel_count_68_fu_890),
    .din69(pixel_count_69_fu_894),
    .din70(pixel_count_70_fu_898),
    .din71(pixel_count_71_fu_902),
    .din72(pixel_count_72_fu_906),
    .din73(pixel_count_73_fu_910),
    .din74(pixel_count_74_fu_914),
    .din75(pixel_count_75_fu_918),
    .din76(pixel_count_76_fu_922),
    .din77(pixel_count_77_fu_926),
    .din78(pixel_count_78_fu_930),
    .din79(pixel_count_79_fu_934),
    .din80(pixel_count_80_fu_938),
    .din81(pixel_count_81_fu_942),
    .din82(pixel_count_82_fu_946),
    .din83(pixel_count_83_fu_950),
    .din84(pixel_count_84_fu_954),
    .din85(pixel_count_85_fu_958),
    .din86(pixel_count_86_fu_962),
    .din87(pixel_count_87_fu_966),
    .din88(pixel_count_88_fu_970),
    .din89(pixel_count_89_fu_974),
    .din90(pixel_count_90_fu_978),
    .din91(pixel_count_91_fu_982),
    .din92(pixel_count_92_fu_986),
    .din93(pixel_count_93_fu_990),
    .din94(pixel_count_94_fu_994),
    .din95(pixel_count_95_fu_998),
    .din96(pixel_count_96_fu_1002),
    .din97(pixel_count_97_fu_1006),
    .din98(pixel_count_98_fu_1010),
    .din99(pixel_count_99_fu_1014),
    .din100(pixel_count_100_fu_1018),
    .din101(pixel_count_101_fu_1022),
    .din102(pixel_count_102_fu_1026),
    .din103(pixel_count_103_fu_1030),
    .din104(pixel_count_104_fu_1034),
    .din105(pixel_count_105_fu_1038),
    .din106(pixel_count_106_fu_1042),
    .din107(pixel_count_107_fu_1046),
    .din108(pixel_count_108_fu_1050),
    .din109(pixel_count_109_fu_1054),
    .din110(pixel_count_110_fu_1058),
    .din111(pixel_count_111_fu_1062),
    .din112(pixel_count_112_fu_1066),
    .din113(pixel_count_113_fu_1070),
    .din114(pixel_count_114_fu_1074),
    .din115(pixel_count_115_fu_1078),
    .din116(pixel_count_116_fu_1082),
    .din117(pixel_count_117_fu_1086),
    .din118(pixel_count_118_fu_1090),
    .din119(pixel_count_119_fu_1094),
    .din120(pixel_count_120_fu_1098),
    .din121(pixel_count_121_fu_1102),
    .din122(pixel_count_122_fu_1106),
    .din123(pixel_count_123_fu_1110),
    .din124(pixel_count_124_fu_1114),
    .din125(pixel_count_125_fu_1118),
    .din126(pixel_count_126_fu_1122),
    .din127(pixel_count_127_fu_1126),
    .din128(pixel_count_128_fu_1130),
    .din129(pixel_count_129_fu_1134),
    .din130(pixel_count_130_fu_1138),
    .din131(pixel_count_131_fu_1142),
    .din132(pixel_count_132_fu_1146),
    .din133(pixel_count_133_fu_1150),
    .din134(pixel_count_134_fu_1154),
    .din135(pixel_count_135_fu_1158),
    .din136(pixel_count_136_fu_1162),
    .din137(pixel_count_137_fu_1166),
    .din138(pixel_count_138_fu_1170),
    .din139(pixel_count_139_fu_1174),
    .din140(pixel_count_140_fu_1178),
    .din141(pixel_count_141_fu_1182),
    .din142(pixel_count_142_fu_1186),
    .din143(pixel_count_143_fu_1190),
    .din144(pixel_count_144_fu_1194),
    .din145(pixel_count_145_fu_1198),
    .din146(pixel_count_146_fu_1202),
    .din147(pixel_count_147_fu_1206),
    .din148(pixel_count_148_fu_1210),
    .din149(pixel_count_149_fu_1214),
    .din150(pixel_count_150_fu_1218),
    .din151(pixel_count_151_fu_1222),
    .din152(pixel_count_152_fu_1226),
    .din153(pixel_count_153_fu_1230),
    .din154(pixel_count_154_fu_1234),
    .din155(pixel_count_155_fu_1238),
    .din156(pixel_count_156_fu_1242),
    .din157(pixel_count_157_fu_1246),
    .din158(pixel_count_158_fu_1250),
    .din159(pixel_count_159_fu_1254),
    .din160(pixel_count_160_fu_1258),
    .din161(pixel_count_161_fu_1262),
    .din162(pixel_count_162_fu_1266),
    .din163(pixel_count_163_fu_1270),
    .din164(pixel_count_164_fu_1274),
    .din165(pixel_count_165_fu_1278),
    .din166(pixel_count_166_fu_1282),
    .din167(pixel_count_167_fu_1286),
    .din168(pixel_count_168_fu_1290),
    .din169(pixel_count_169_fu_1294),
    .din170(pixel_count_170_fu_1298),
    .din171(pixel_count_171_fu_1302),
    .din172(pixel_count_172_fu_1306),
    .din173(pixel_count_173_fu_1310),
    .din174(pixel_count_174_fu_1314),
    .din175(pixel_count_175_fu_1318),
    .din176(pixel_count_176_fu_1322),
    .din177(pixel_count_177_fu_1326),
    .din178(pixel_count_178_fu_1330),
    .din179(pixel_count_179_fu_1334),
    .din180(pixel_count_180_fu_1338),
    .din181(pixel_count_181_fu_1342),
    .din182(pixel_count_182_fu_1346),
    .din183(pixel_count_183_fu_1350),
    .din184(pixel_count_184_fu_1354),
    .din185(pixel_count_185_fu_1358),
    .din186(pixel_count_186_fu_1362),
    .din187(pixel_count_187_fu_1366),
    .din188(pixel_count_188_fu_1370),
    .din189(pixel_count_189_fu_1374),
    .din190(pixel_count_190_fu_1378),
    .din191(pixel_count_191_fu_1382),
    .din192(pixel_count_192_fu_1386),
    .din193(pixel_count_193_fu_1390),
    .din194(pixel_count_194_fu_1394),
    .din195(pixel_count_195_fu_1398),
    .din196(pixel_count_196_fu_1402),
    .din197(pixel_count_197_fu_1406),
    .din198(pixel_count_198_fu_1410),
    .din199(pixel_count_199_fu_1414),
    .din200(pixel_count_200_fu_1418),
    .din201(pixel_count_201_fu_1422),
    .din202(pixel_count_202_fu_1426),
    .din203(pixel_count_203_fu_1430),
    .din204(pixel_count_204_fu_1434),
    .din205(pixel_count_205_fu_1438),
    .din206(pixel_count_206_fu_1442),
    .din207(pixel_count_207_fu_1446),
    .din208(pixel_count_208_fu_1450),
    .din209(pixel_count_209_fu_1454),
    .din210(pixel_count_210_fu_1458),
    .din211(pixel_count_211_fu_1462),
    .din212(pixel_count_212_fu_1466),
    .din213(pixel_count_213_fu_1470),
    .din214(pixel_count_214_fu_1474),
    .din215(pixel_count_215_fu_1478),
    .din216(pixel_count_216_fu_1482),
    .din217(pixel_count_217_fu_1486),
    .din218(pixel_count_218_fu_1490),
    .din219(pixel_count_219_fu_1494),
    .din220(pixel_count_220_fu_1498),
    .din221(pixel_count_221_fu_1502),
    .din222(pixel_count_222_fu_1506),
    .din223(pixel_count_223_fu_1510),
    .din224(pixel_count_224_fu_1514),
    .din225(pixel_count_225_fu_1518),
    .din226(pixel_count_226_fu_1522),
    .din227(pixel_count_227_fu_1526),
    .din228(pixel_count_228_fu_1530),
    .din229(pixel_count_229_fu_1534),
    .din230(pixel_count_230_fu_1538),
    .din231(pixel_count_231_fu_1542),
    .din232(pixel_count_232_fu_1546),
    .din233(pixel_count_233_fu_1550),
    .din234(pixel_count_234_fu_1554),
    .din235(pixel_count_235_fu_1558),
    .din236(pixel_count_236_fu_1562),
    .din237(pixel_count_237_fu_1566),
    .din238(pixel_count_238_fu_1570),
    .din239(pixel_count_239_fu_1574),
    .din240(pixel_count_240_fu_1578),
    .din241(pixel_count_241_fu_1582),
    .din242(pixel_count_242_fu_1586),
    .din243(pixel_count_243_fu_1590),
    .din244(pixel_count_244_fu_1594),
    .din245(pixel_count_245_fu_1598),
    .din246(pixel_count_246_fu_1602),
    .din247(pixel_count_247_fu_1606),
    .din248(pixel_count_248_fu_1610),
    .din249(pixel_count_249_fu_1614),
    .din250(pixel_count_250_fu_1618),
    .din251(pixel_count_251_fu_1622),
    .din252(pixel_count_252_fu_1626),
    .din253(pixel_count_253_fu_1630),
    .din254(pixel_count_254_fu_1634),
    .din255(pixel_count_255_fu_1638),
    .din256(tmp_12_fu_6894_p257),
    .dout(tmp_12_fu_6894_p258)
);

ImgProcess_Top_sdvdy #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
ImgProcess_Top_sdvdy_U113(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_7421_ap_start),
    .done(grp_fu_7421_ap_done),
    .din0(nk_X_k_i_reg_1769),
    .din1(n0_k_i_reg_1757),
    .ce(1'b1),
    .dout(grp_fu_7421_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((ret_out1_full_n == 1'b0) | (ret_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state142))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state3) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd119) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd118) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd117) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd116) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd115) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd114) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd113) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd112) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd111) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd110) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd109) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd108) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd107) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd106) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd105) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd104) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd103) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd102) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd101) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd100) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd99) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd98) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd97) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd96) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd95) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd94) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd93) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd92) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd91) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd90) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd89) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd88) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd87) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd86) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd85) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd84) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd83) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd82) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd81) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd80) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd79) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd78) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd77) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd76) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd75) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd74) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd73) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd72) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd71) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd70) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd69) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd68) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd67) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd66) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd65) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd64) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd63) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd62) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd61) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd60) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd59) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd58) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd57) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd56) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd55) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd54) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd53) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd52) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd51) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd50) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd49) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd48) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd47) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd46) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd45) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd44) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd43) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd42) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd41) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd40) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd39) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd38) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd37) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd36) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd35) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd34) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd33) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd32) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd31) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd30) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd29) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd28) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd27) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd26) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd25) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd24) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd23) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd22) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd21) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd20) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd19) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd18) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd17) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd16) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd15) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd14) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd13) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd12) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd11) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd10) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd9) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd8) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd7) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd6) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd5) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd4) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd3) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd2) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd1) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd255) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd254) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd253) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd252) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd251) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd250) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd249) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd248) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd247) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd246) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd245) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd244) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd243) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd242) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd241) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd240) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd239) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd238) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd237) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd236) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd235) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd234) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd233) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd232) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd231) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd230) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd229) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd228) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd227) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd226) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd225) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd224) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd223) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd222) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd221) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd220) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd219) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd218) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd217) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd216) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd215) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd214) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd213) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd212) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd211) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd210) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd209) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd208) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd207) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd206) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd205) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd204) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd203) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd202) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd201) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd200) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd199) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd198) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd197) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd196) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd195) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd194) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd193) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd192) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd191) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd190) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd189) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd188) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd187) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd186) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd185) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd184) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd183) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd182) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd181) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd180) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd179) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd178) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd177) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd176) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd175) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd174) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd173) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd172) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd171) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd170) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd169) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd168) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd167) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd166) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd165) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd164) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd163) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd162) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd161) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd160) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd159) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd158) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd157) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd156) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd155) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd154) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd153) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd152) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd151) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd150) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd149) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd148) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd147) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd146) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd145) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd144) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd143) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd142) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd141) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd140) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd139) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd138) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd137) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd136) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd135) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd134) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd133) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd132) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd131) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd130) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd129) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd128) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd127) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd126) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd125) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd124) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd123) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd122) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd121) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd120) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd0) & (tmp_1_i_fu_3944_p2 == 1'd1))))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state3)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b1 == ap_CS_fsm_state2) & (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd119) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd118) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd117) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd116) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd115) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd114) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd113) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd112) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd111) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd110) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd109) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd108) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd107) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd106) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd105) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd104) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd103) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd102) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd101) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd100) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd99) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd98) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd97) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd96) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd95) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd94) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd93) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd92) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd91) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd90) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd89) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd88) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd87) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd86) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd85) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd84) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd83) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd82) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd81) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd80) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd79) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd78) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd77) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd76) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd75) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd74) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd73) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd72) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd71) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd70) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd69) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd68) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd67) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd66) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd65) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd64) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd63) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd62) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd61) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd60) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd59) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd58) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd57) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd56) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd55) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd54) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd53) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd52) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd51) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd50) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd49) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd48) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd47) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd46) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd45) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd44) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd43) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd42) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd41) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd40) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd39) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd38) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd37) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd36) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd35) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd34) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd33) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd32) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd31) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd30) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd29) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd28) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd27) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd26) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd25) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd24) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd23) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd22) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd21) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd20) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd19) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd18) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd17) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd16) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd15) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd14) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd13) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd12) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd11) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd10) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd9) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd8) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd7) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd6) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd5) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd4) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd3) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd2) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd1) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd255) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd254) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd253) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd252) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd251) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd250) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd249) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd248) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd247) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd246) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd245) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd244) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd243) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd242) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd241) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd240) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd239) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd238) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd237) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd236) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd235) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd234) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd233) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd232) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd231) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd230) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd229) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd228) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd227) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd226) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd225) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd224) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd223) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd222) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd221) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd220) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd219) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd218) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd217) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd216) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd215) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd214) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd213) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd212) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd211) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd210) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd209) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd208) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd207) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd206) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd205) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd204) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd203) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd202) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd201) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd200) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd199) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd198) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd197) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd196) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd195) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd194) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd193) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd192) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd191) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd190) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd189) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd188) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd187) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd186) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd185) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd184) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd183) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd182) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd181) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd180) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd179) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd178) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd177) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd176) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd175) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd174) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd173) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd172) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd171) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd170) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd169) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd168) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd167) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd166) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd165) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd164) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd163) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd162) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd161) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd160) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd159) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd158) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd157) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd156) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd155) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd154) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd153) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd152) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd151) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd150) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd149) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd148) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd147) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd146) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd145) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd144) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd143) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd142) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd141) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd140) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd139) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd138) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd137) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd136) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd135) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd134) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd133) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd132) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd131) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd130) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd129) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd128) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd127) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd126) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd125) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd124) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd123) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd122) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd121) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd120) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd0) & (tmp_1_i_fu_3944_p2 == 1'd1))))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state7) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4_subdone))) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state7)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state7);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2_subdone)) | ((1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4_subdone)))) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_condition_pp2_exit_iter0_state37) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((exitcond4_i_fu_6308_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state37)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state37);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end else if (((exitcond4_i_fu_6308_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
            ap_enable_reg_pp2_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_condition_pp3_exit_iter0_state41) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state40)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp3_exit_iter0_state41)) begin
                ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state41);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end else if ((1'b1 == ap_CS_fsm_state40)) begin
            ap_enable_reg_pp3_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        deltaMax_i_reg_1721 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state105)) begin
        deltaMax_i_reg_1721 <= deltaMax_1_fu_7528_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        i1_i_reg_1697 <= 9'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond5_i_reg_9358 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        i1_i_reg_1697 <= i_reg_9362;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond3_i_reg_9393 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        i2_i_reg_1781 <= i_1_reg_9397;
    end else if (((exitcond4_i_fu_6308_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        i2_i_reg_1781 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd119) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd118) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd117) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd116) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd115) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd114) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd113) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd112) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd111) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd110) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd109) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd108) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd107) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd106) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd105) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd104) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd103) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd102) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd101) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd100) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd99) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd98) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd97) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd96) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd95) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd94) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd93) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd92) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd91) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd90) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd89) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd88) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd87) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd86) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd85) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd84) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd83) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd82) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd81) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd80) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd79) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd78) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd77) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd76) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd75) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd74) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd73) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd72) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd71) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd70) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd69) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd68) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd67) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd66) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd65) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd64) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd63) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd62) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd61) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd60) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd59) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd58) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd57) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd56) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd55) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd54) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd53) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd52) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd51) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd50) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd49) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd48) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd47) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd46) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd45) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd44) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd43) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd42) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd41) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd40) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd39) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd38) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd37) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd36) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd35) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd34) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd33) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd32) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd31) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd30) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd29) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd28) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd27) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd26) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd25) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd24) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd23) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd22) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd21) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd20) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd19) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd18) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd17) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd16) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd15) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd14) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd13) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd12) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd11) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd10) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd9) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd8) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd7) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd6) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd5) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd4) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd3) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd2) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd1) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd255) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd254) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd253) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd252) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd251) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd250) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd249) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd248) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd247) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd246) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd245) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd244) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd243) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd242) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd241) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd240) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd239) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd238) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd237) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd236) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd235) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd234) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd233) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd232) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd231) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd230) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd229) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd228) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd227) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd226) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd225) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd224) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd223) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd222) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd221) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd220) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd219) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd218) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd217) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd216) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd215) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd214) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd213) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd212) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd211) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd210) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd209) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd208) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd207) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd206) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd205) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd204) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd203) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd202) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd201) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd200) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd199) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd198) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd197) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd196) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd195) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd194) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd193) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd192) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd191) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd190) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd189) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd188) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd187) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd186) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd185) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd184) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd183) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd182) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd181) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd180) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd179) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd178) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd177) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd176) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd175) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd174) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd173) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd172) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd171) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd170) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd169) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd168) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd167) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd166) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd165) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd164) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd163) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd162) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd161) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd160) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd159) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd158) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd157) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd156) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd155) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd154) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd153) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd152) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd151) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd150) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd149) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd148) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd147) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd146) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd145) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd144) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd143) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd142) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd141) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd140) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd139) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd138) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd137) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd136) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd135) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd134) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd133) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd132) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd131) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd130) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd129) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd128) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd127) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd126) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd125) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd124) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd123) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd122) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd121) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd120) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd0) & (tmp_1_i_fu_3944_p2 == 1'd1))))) begin
        indvar_flatten_reg_1674 <= 19'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_fu_3950_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_1674 <= indvar_flatten_next_fu_3956_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        indvars_iv_i_reg_1709 <= 9'd2;
    end else if ((1'b1 == ap_CS_fsm_state105)) begin
        indvars_iv_i_reg_1709 <= indvars_iv_next_i_reg_9457;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_i_fu_3944_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        invdar_i_reg_1662 <= indvarinc_i_fu_2658_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        invdar_i_reg_1662 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        j3_0_in_i_reg_1805 <= k_otsu_cast_i_reg_9387;
    end else if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_i_reg_9422 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        j3_0_in_i_reg_1805 <= j_reg_9426;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        k_otsu_reg_1745 <= 9'd1;
    end else if ((1'b1 == ap_CS_fsm_state105)) begin
        k_otsu_reg_1745 <= k_reg_9452;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        mg_i_reg_1685 <= 32'd0;
    end else if (((ap_reg_pp1_iter2_exitcond5_i_reg_9358 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        mg_i_reg_1685 <= grp_fu_1814_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond3_i_reg_9393 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        n0_k_i_reg_1757 <= n0_k_reg_9407;
    end else if (((exitcond4_i_fu_6308_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        n0_k_i_reg_1757 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        nk_X_k2_i_reg_1793 <= 32'd0;
    end else if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_reg_pp3_iter1_exitcond_i_reg_9422 == 1'd0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        nk_X_k2_i_reg_1793 <= nk_X_k2_fu_7416_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_reg_pp2_iter1_exitcond3_i_reg_9393 == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        nk_X_k_i_reg_1769 <= nk_X_k_fu_6867_p2;
    end else if (((exitcond4_i_fu_6308_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        nk_X_k_i_reg_1769 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_0_fu_618 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_0_fu_618 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd100) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_100_fu_1018 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd100) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_100_fu_1018 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd101) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_101_fu_1022 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd101) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_101_fu_1022 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd102) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_102_fu_1026 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd102) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_102_fu_1026 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd103) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_103_fu_1030 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd103) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_103_fu_1030 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd104) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_104_fu_1034 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd104) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_104_fu_1034 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd105) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_105_fu_1038 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd105) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_105_fu_1038 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd106) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_106_fu_1042 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd106) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_106_fu_1042 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd107) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_107_fu_1046 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd107) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_107_fu_1046 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd108) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_108_fu_1050 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd108) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_108_fu_1050 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd109) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_109_fu_1054 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd109) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_109_fu_1054 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_10_fu_658 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd10) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_10_fu_658 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd110) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_110_fu_1058 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd110) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_110_fu_1058 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd111) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_111_fu_1062 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd111) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_111_fu_1062 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd112) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_112_fu_1066 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd112) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_112_fu_1066 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd113) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_113_fu_1070 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd113) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_113_fu_1070 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd114) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_114_fu_1074 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd114) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_114_fu_1074 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd115) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_115_fu_1078 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd115) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_115_fu_1078 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd116) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_116_fu_1082 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd116) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_116_fu_1082 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd117) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_117_fu_1086 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd117) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_117_fu_1086 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd118) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_118_fu_1090 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd118) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_118_fu_1090 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd119) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_119_fu_1094 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd119) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_119_fu_1094 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_11_fu_662 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd11) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_11_fu_662 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd120) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_120_fu_1098 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd120) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_120_fu_1098 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd121) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_121_fu_1102 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd121) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_121_fu_1102 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd122) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_122_fu_1106 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd122) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_122_fu_1106 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd123) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_123_fu_1110 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd123) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_123_fu_1110 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd124) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_124_fu_1114 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd124) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_124_fu_1114 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd125) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_125_fu_1118 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd125) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_125_fu_1118 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd126) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_126_fu_1122 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd126) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_126_fu_1122 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd127) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_127_fu_1126 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd127) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_127_fu_1126 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd128) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_128_fu_1130 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd128) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_128_fu_1130 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd129) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_129_fu_1134 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd129) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_129_fu_1134 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_12_fu_666 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd12) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_12_fu_666 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd130) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_130_fu_1138 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd130) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_130_fu_1138 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd131) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_131_fu_1142 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd131) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_131_fu_1142 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd132) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_132_fu_1146 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd132) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_132_fu_1146 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd133) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_133_fu_1150 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd133) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_133_fu_1150 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd134) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_134_fu_1154 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd134) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_134_fu_1154 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd135) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_135_fu_1158 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd135) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_135_fu_1158 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd136) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_136_fu_1162 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd136) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_136_fu_1162 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd137) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_137_fu_1166 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd137) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_137_fu_1166 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd138) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_138_fu_1170 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd138) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_138_fu_1170 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd139) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_139_fu_1174 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd139) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_139_fu_1174 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_13_fu_670 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd13) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_13_fu_670 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd140) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_140_fu_1178 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd140) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_140_fu_1178 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd141) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_141_fu_1182 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd141) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_141_fu_1182 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd142) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_142_fu_1186 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd142) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_142_fu_1186 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_143_fu_1190 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd143) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_143_fu_1190 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd144) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_144_fu_1194 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd144) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_144_fu_1194 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd145) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_145_fu_1198 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd145) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_145_fu_1198 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd146) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_146_fu_1202 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd146) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_146_fu_1202 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd147) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_147_fu_1206 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd147) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_147_fu_1206 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd148) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_148_fu_1210 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd148) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_148_fu_1210 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd149) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_149_fu_1214 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd149) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_149_fu_1214 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_14_fu_674 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd14) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_14_fu_674 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd150) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_150_fu_1218 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd150) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_150_fu_1218 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd151) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_151_fu_1222 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd151) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_151_fu_1222 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd152) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_152_fu_1226 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd152) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_152_fu_1226 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd153) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_153_fu_1230 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd153) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_153_fu_1230 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd154) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_154_fu_1234 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd154) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_154_fu_1234 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd155) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_155_fu_1238 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd155) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_155_fu_1238 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd156) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_156_fu_1242 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd156) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_156_fu_1242 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd157) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_157_fu_1246 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd157) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_157_fu_1246 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd158) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_158_fu_1250 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd158) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_158_fu_1250 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd159) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_159_fu_1254 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd159) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_159_fu_1254 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_15_fu_678 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd15) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_15_fu_678 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd160) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_160_fu_1258 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd160) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_160_fu_1258 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd161) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_161_fu_1262 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd161) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_161_fu_1262 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd162) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_162_fu_1266 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd162) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_162_fu_1266 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd163) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_163_fu_1270 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd163) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_163_fu_1270 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd164) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_164_fu_1274 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd164) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_164_fu_1274 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd165) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_165_fu_1278 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd165) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_165_fu_1278 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd166) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_166_fu_1282 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd166) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_166_fu_1282 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd167) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_167_fu_1286 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd167) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_167_fu_1286 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd168) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_168_fu_1290 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd168) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_168_fu_1290 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd169) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_169_fu_1294 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd169) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_169_fu_1294 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_16_fu_682 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd16) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_16_fu_682 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd170) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_170_fu_1298 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd170) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_170_fu_1298 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd171) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_171_fu_1302 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd171) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_171_fu_1302 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd172) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_172_fu_1306 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd172) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_172_fu_1306 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd173) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_173_fu_1310 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd173) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_173_fu_1310 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd174) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_174_fu_1314 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd174) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_174_fu_1314 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd175) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_175_fu_1318 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd175) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_175_fu_1318 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd176) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_176_fu_1322 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd176) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_176_fu_1322 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd177) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_177_fu_1326 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd177) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_177_fu_1326 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd178) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_178_fu_1330 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd178) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_178_fu_1330 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd179) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_179_fu_1334 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd179) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_179_fu_1334 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_17_fu_686 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd17) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_17_fu_686 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd180) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_180_fu_1338 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd180) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_180_fu_1338 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd181) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_181_fu_1342 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd181) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_181_fu_1342 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd182) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_182_fu_1346 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd182) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_182_fu_1346 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd183) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_183_fu_1350 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd183) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_183_fu_1350 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd184) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_184_fu_1354 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd184) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_184_fu_1354 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd185) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_185_fu_1358 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd185) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_185_fu_1358 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd186) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_186_fu_1362 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd186) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_186_fu_1362 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd187) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_187_fu_1366 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd187) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_187_fu_1366 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd188) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_188_fu_1370 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd188) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_188_fu_1370 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd189) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_189_fu_1374 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd189) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_189_fu_1374 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_18_fu_690 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd18) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_18_fu_690 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd190) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_190_fu_1378 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd190) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_190_fu_1378 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd191) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_191_fu_1382 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd191) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_191_fu_1382 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd192) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_192_fu_1386 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd192) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_192_fu_1386 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd193) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_193_fu_1390 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd193) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_193_fu_1390 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd194) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_194_fu_1394 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd194) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_194_fu_1394 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd195) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_195_fu_1398 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd195) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_195_fu_1398 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd196) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_196_fu_1402 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd196) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_196_fu_1402 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd197) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_197_fu_1406 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd197) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_197_fu_1406 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd198) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_198_fu_1410 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd198) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_198_fu_1410 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd199) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_199_fu_1414 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd199) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_199_fu_1414 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_19_fu_694 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_19_fu_694 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_1_fu_622 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_1_fu_622 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd200) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_200_fu_1418 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd200) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_200_fu_1418 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd201) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_201_fu_1422 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd201) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_201_fu_1422 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd202) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_202_fu_1426 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd202) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_202_fu_1426 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd203) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_203_fu_1430 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd203) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_203_fu_1430 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd204) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_204_fu_1434 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd204) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_204_fu_1434 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd205) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_205_fu_1438 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd205) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_205_fu_1438 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd206) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_206_fu_1442 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd206) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_206_fu_1442 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd207) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_207_fu_1446 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd207) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_207_fu_1446 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd208) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_208_fu_1450 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd208) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_208_fu_1450 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd209) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_209_fu_1454 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd209) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_209_fu_1454 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_20_fu_698 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd20) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_20_fu_698 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd210) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_210_fu_1458 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd210) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_210_fu_1458 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd211) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_211_fu_1462 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd211) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_211_fu_1462 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd212) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_212_fu_1466 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd212) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_212_fu_1466 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd213) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_213_fu_1470 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd213) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_213_fu_1470 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd214) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_214_fu_1474 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd214) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_214_fu_1474 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd215) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_215_fu_1478 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd215) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_215_fu_1478 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd216) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_216_fu_1482 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd216) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_216_fu_1482 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd217) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_217_fu_1486 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd217) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_217_fu_1486 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd218) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_218_fu_1490 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd218) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_218_fu_1490 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd219) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_219_fu_1494 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd219) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_219_fu_1494 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_21_fu_702 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd21) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_21_fu_702 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd220) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_220_fu_1498 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd220) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_220_fu_1498 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd221) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_221_fu_1502 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd221) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_221_fu_1502 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd222) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_222_fu_1506 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd222) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_222_fu_1506 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd223) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_223_fu_1510 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd223) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_223_fu_1510 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd224) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_224_fu_1514 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd224) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_224_fu_1514 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd225) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_225_fu_1518 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd225) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_225_fu_1518 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd226) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_226_fu_1522 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd226) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_226_fu_1522 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd227) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_227_fu_1526 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd227) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_227_fu_1526 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd228) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_228_fu_1530 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd228) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_228_fu_1530 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd229) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_229_fu_1534 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd229) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_229_fu_1534 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_22_fu_706 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd22) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_22_fu_706 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd230) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_230_fu_1538 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd230) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_230_fu_1538 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd231) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_231_fu_1542 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd231) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_231_fu_1542 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd232) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_232_fu_1546 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd232) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_232_fu_1546 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd233) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_233_fu_1550 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd233) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_233_fu_1550 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd234) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_234_fu_1554 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd234) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_234_fu_1554 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd235) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_235_fu_1558 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd235) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_235_fu_1558 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd236) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_236_fu_1562 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd236) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_236_fu_1562 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd237) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_237_fu_1566 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd237) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_237_fu_1566 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd238) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_238_fu_1570 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd238) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_238_fu_1570 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd239) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_239_fu_1574 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd239) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_239_fu_1574 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_23_fu_710 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd23) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_23_fu_710 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd240) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_240_fu_1578 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd240) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_240_fu_1578 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd241) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_241_fu_1582 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd241) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_241_fu_1582 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd242) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_242_fu_1586 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd242) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_242_fu_1586 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd243) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_243_fu_1590 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd243) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_243_fu_1590 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd244) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_244_fu_1594 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd244) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_244_fu_1594 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd245) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_245_fu_1598 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd245) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_245_fu_1598 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd246) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_246_fu_1602 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd246) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_246_fu_1602 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd247) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_247_fu_1606 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd247) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_247_fu_1606 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd248) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_248_fu_1610 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd248) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_248_fu_1610 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd249) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_249_fu_1614 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd249) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_249_fu_1614 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_24_fu_714 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd24) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_24_fu_714 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd250) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_250_fu_1618 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd250) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_250_fu_1618 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd251) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_251_fu_1622 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd251) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_251_fu_1622 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd252) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_252_fu_1626 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd252) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_252_fu_1626 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd253) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_253_fu_1630 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd253) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_253_fu_1630 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd254) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_254_fu_1634 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd254) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_254_fu_1634 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd255) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_255_fu_1638 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd255) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_255_fu_1638 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_25_fu_718 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd25) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_25_fu_718 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_26_fu_722 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd26) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_26_fu_722 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_27_fu_726 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd27) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_27_fu_726 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_28_fu_730 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd28) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_28_fu_730 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_29_fu_734 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd29) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_29_fu_734 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_2_fu_626 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd2) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_2_fu_626 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_30_fu_738 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd30) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_30_fu_738 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_31_fu_742 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd31) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_31_fu_742 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd32) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_32_fu_746 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd32) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_32_fu_746 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd33) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_33_fu_750 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd33) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_33_fu_750 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd34) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_34_fu_754 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd34) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_34_fu_754 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd35) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_35_fu_758 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd35) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_35_fu_758 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd36) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_36_fu_762 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd36) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_36_fu_762 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd37) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_37_fu_766 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd37) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_37_fu_766 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd38) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_38_fu_770 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd38) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_38_fu_770 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd39) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_39_fu_774 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd39) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_39_fu_774 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_3_fu_630 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_3_fu_630 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd40) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_40_fu_778 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd40) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_40_fu_778 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd41) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_41_fu_782 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd41) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_41_fu_782 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd42) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_42_fu_786 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd42) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_42_fu_786 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd43) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_43_fu_790 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd43) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_43_fu_790 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd44) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_44_fu_794 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd44) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_44_fu_794 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd45) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_45_fu_798 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd45) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_45_fu_798 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd46) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_46_fu_802 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd46) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_46_fu_802 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd47) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_47_fu_806 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd47) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_47_fu_806 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd48) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_48_fu_810 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd48) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_48_fu_810 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd49) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_49_fu_814 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd49) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_49_fu_814 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_4_fu_634 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd4) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_4_fu_634 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd50) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_50_fu_818 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd50) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_50_fu_818 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd51) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_51_fu_822 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd51) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_51_fu_822 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd52) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_52_fu_826 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd52) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_52_fu_826 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd53) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_53_fu_830 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd53) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_53_fu_830 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd54) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_54_fu_834 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd54) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_54_fu_834 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd55) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_55_fu_838 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd55) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_55_fu_838 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd56) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_56_fu_842 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd56) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_56_fu_842 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd57) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_57_fu_846 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd57) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_57_fu_846 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd58) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_58_fu_850 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd58) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_58_fu_850 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd59) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_59_fu_854 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd59) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_59_fu_854 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_5_fu_638 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd5) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_5_fu_638 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd60) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_60_fu_858 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd60) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_60_fu_858 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd61) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_61_fu_862 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd61) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_61_fu_862 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd62) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_62_fu_866 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd62) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_62_fu_866 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd63) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_63_fu_870 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd63) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_63_fu_870 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd64) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_64_fu_874 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd64) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_64_fu_874 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd65) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_65_fu_878 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd65) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_65_fu_878 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd66) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_66_fu_882 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd66) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_66_fu_882 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd67) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_67_fu_886 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd67) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_67_fu_886 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd68) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_68_fu_890 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd68) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_68_fu_890 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd69) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_69_fu_894 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd69) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_69_fu_894 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_6_fu_642 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd6) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_6_fu_642 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd70) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_70_fu_898 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd70) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_70_fu_898 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd71) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_71_fu_902 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd71) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_71_fu_902 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd72) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_72_fu_906 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd72) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_72_fu_906 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd73) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_73_fu_910 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd73) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_73_fu_910 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd74) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_74_fu_914 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd74) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_74_fu_914 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd75) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_75_fu_918 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd75) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_75_fu_918 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd76) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_76_fu_922 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd76) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_76_fu_922 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd77) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_77_fu_926 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd77) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_77_fu_926 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd78) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_78_fu_930 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd78) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_78_fu_930 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd79) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_79_fu_934 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd79) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_79_fu_934 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_7_fu_646 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd7) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_7_fu_646 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd80) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_80_fu_938 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd80) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_80_fu_938 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd81) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_81_fu_942 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd81) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_81_fu_942 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd82) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_82_fu_946 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd82) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_82_fu_946 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd83) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_83_fu_950 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd83) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_83_fu_950 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd84) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_84_fu_954 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd84) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_84_fu_954 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd85) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_85_fu_958 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd85) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_85_fu_958 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd86) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_86_fu_962 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd86) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_86_fu_962 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd87) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_87_fu_966 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd87) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_87_fu_966 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd88) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_88_fu_970 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd88) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_88_fu_970 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd89) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_89_fu_974 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd89) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_89_fu_974 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_8_fu_650 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd8) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_8_fu_650 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd90) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_90_fu_978 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd90) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_90_fu_978 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd91) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_91_fu_982 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd91) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_91_fu_982 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd92) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_92_fu_986 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd92) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_92_fu_986 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd93) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_93_fu_990 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd93) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_93_fu_990 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd94) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_94_fu_994 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd94) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_94_fu_994 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd95) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_95_fu_998 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd95) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_95_fu_998 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd96) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_96_fu_1002 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd96) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_96_fu_1002 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd97) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_97_fu_1006 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd97) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_97_fu_1006 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd98) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_98_fu_1010 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd98) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_98_fu_1010 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd99) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_99_fu_1014 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_99_fu_1014 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9353 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pixel_count_9_fu_654 <= pixel_count_0_2_fu_4479_p2;
    end else if (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd9) & (1'b1 == ap_CS_fsm_state2))) begin
        pixel_count_9_fu_654 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        P1_reg_9482 <= grp_fu_1836_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_reg_pp1_iter1_exitcond5_i_reg_9358 <= exitcond5_i_reg_9358;
        ap_reg_pp1_iter2_exitcond5_i_reg_9358 <= ap_reg_pp1_iter1_exitcond5_i_reg_9358;
        exitcond5_i_reg_9358 <= exitcond5_i_fu_5765_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_reg_pp2_iter1_exitcond3_i_reg_9393 <= exitcond3_i_reg_9393;
        exitcond3_i_reg_9393 <= exitcond3_i_fu_6318_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        ap_reg_pp3_iter1_exitcond_i_reg_9422 <= exitcond_i_reg_9422;
        exitcond_i_reg_9422 <= exitcond_i_fu_6872_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        i_1_reg_9397 <= i_1_fu_6324_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i_reg_9362 <= i_fu_5771_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        indvars_iv_next_i_reg_9457 <= indvars_iv_next_i_fu_7439_p2;
        k_reg_9452 <= k_fu_7433_p2;
        tmp_13_i_reg_9447 <= tmp_13_i_fu_7427_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_i_fu_6872_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        j_reg_9426 <= j_fu_6882_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_i_fu_6308_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        k_otsu_cast_i_reg_9387[8 : 0] <= k_otsu_cast_i_fu_6314_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state105)) begin
        k_otsu_i_reg_1733 <= k_otsu_1_fu_7536_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        m2_reg_9472 <= grp_fu_1836_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        mg_reg_9377 <= grp_fu_1836_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond3_i_fu_6318_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        n0_k_reg_9407 <= n0_k_fu_6852_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state49) | ((ap_reg_pp1_iter1_exitcond5_i_reg_9358 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        reg_2632 <= grp_fu_1842_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state90) | ((ap_reg_pp1_iter2_exitcond5_i_reg_9358 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        reg_2639 <= grp_fu_1814_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state94))) begin
        reg_2646 <= grp_fu_1828_p2;
        reg_2652 <= grp_fu_1832_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state104)) begin
        tmp_10_reg_9498 <= tmp_10_fu_1850_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        tmp_11_i_reg_9477 <= grp_fu_7421_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        tmp_12_i_reg_9462 <= grp_fu_1842_p1;
        tmp_14_i_reg_9467 <= grp_fu_1847_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_i_fu_6872_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_12_reg_9432 <= tmp_12_fu_6894_p258;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state90)) begin
        tmp_15_i_reg_9488 <= grp_fu_1820_p2;
        tmp_18_i_reg_9493 <= grp_fu_1824_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond5_i_fu_5765_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_1_reg_9367 <= tmp_1_fu_5781_p258;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_i_reg_9422 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_22_i_reg_9437 <= tmp_22_i_fu_7412_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond3_i_fu_6318_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_3_reg_9402 <= tmp_3_fu_6334_p258;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (exitcond5_i_reg_9358 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        tmp_5_i_reg_9372 <= tmp_5_i_fu_6303_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state110)) begin
        tmp_8_i_reg_9513 <= grp_fu_1860_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state141)) begin
        tmp_9_i_reg_9518 <= grp_fu_1855_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond3_i_reg_9393 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_i_reg_9412 <= tmp_i_fu_6862_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_9353 <= gray_data_stream_V_dout;
    end
end

always @ (*) begin
    if ((exitcond_flatten_fu_3950_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond5_i_fu_5765_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state7 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state7 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond3_i_fu_6318_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state37 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state37 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_i_fu_6872_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state41 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state41 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ret_out1_full_n == 1'b0) | (ret_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state142))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond5_i_reg_9358 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_i1_i_phi_fu_1701_p4 = i_reg_9362;
    end else begin
        ap_phi_mux_i1_i_phi_fu_1701_p4 = i1_i_reg_1697;
    end
end

always @ (*) begin
    if (((exitcond3_i_reg_9393 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_i2_i_phi_fu_1785_p4 = i_1_reg_9397;
    end else begin
        ap_phi_mux_i2_i_phi_fu_1785_p4 = i2_i_reg_1781;
    end
end

always @ (*) begin
    if (((exitcond_i_reg_9422 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        ap_phi_mux_j3_0_in_i_phi_fu_1808_p4 = j_reg_9426;
    end else begin
        ap_phi_mux_j3_0_in_i_phi_fu_1808_p4 = j3_0_in_i_reg_1805;
    end
end

always @ (*) begin
    if (((exitcond3_i_reg_9393 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_n0_k_i_phi_fu_1761_p4 = n0_k_reg_9407;
    end else begin
        ap_phi_mux_n0_k_i_phi_fu_1761_p4 = n0_k_i_reg_1757;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        gray_data_stream_V_blk_n = gray_data_stream_V_empty_n;
    end else begin
        gray_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        gray_data_stream_V_read = 1'b1;
    end else begin
        gray_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_fu_1814_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state99) | ((1'b0 == ap_block_pp1_stage3_00001) & (ap_reg_pp1_iter1_exitcond5_i_reg_9358 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        grp_fu_1814_opcode = 2'd0;
    end else begin
        grp_fu_1814_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        grp_fu_1814_p0 = reg_2646;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_fu_1814_p0 = 32'd1065353216;
    end else if (((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        grp_fu_1814_p0 = mg_i_reg_1685;
    end else begin
        grp_fu_1814_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        grp_fu_1814_p1 = reg_2652;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_fu_1814_p1 = P1_reg_9482;
    end else if (((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        grp_fu_1814_p1 = reg_2632;
    end else begin
        grp_fu_1814_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state95)) begin
        grp_fu_1828_p0 = reg_2646;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        grp_fu_1828_p0 = P1_reg_9482;
    end else begin
        grp_fu_1828_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state95)) begin
        grp_fu_1832_p0 = reg_2652;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        grp_fu_1832_p0 = reg_2639;
    end else begin
        grp_fu_1832_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_fu_1836_p0 = reg_2632;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_fu_1836_p0 = tmp_12_i_reg_9462;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_1836_p0 = mg_i_reg_1685;
    end else begin
        grp_fu_1836_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_fu_1836_p1 = tmp_14_i_reg_9467;
    end else if (((1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state20))) begin
        grp_fu_1836_p1 = 32'd1219018752;
    end else begin
        grp_fu_1836_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        grp_fu_1842_p0 = tmp_11_i_reg_9477;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_fu_1842_p0 = nk_X_k2_i_reg_1793;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_1842_p0 = n0_k_i_reg_1757;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        grp_fu_1842_p0 = tmp_5_i_reg_9372;
    end else begin
        grp_fu_1842_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_7421_ap_start = 1'b1;
    end else begin
        grp_fu_7421_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((~((ret_out1_full_n == 1'b0) | (ret_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state142))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state142)) begin
        ret_out1_blk_n = ret_out1_full_n;
    end else begin
        ret_out1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ret_out1_full_n == 1'b0) | (ret_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state142))) begin
        ret_out1_write = 1'b1;
    end else begin
        ret_out1_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state142)) begin
        ret_out_blk_n = ret_out_full_n;
    end else begin
        ret_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ret_out1_full_n == 1'b0) | (ret_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state142))) begin
        ret_out_write = 1'b1;
    end else begin
        ret_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd119) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd118) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd117) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd116) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd115) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd114) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd113) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd112) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd111) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd110) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd109) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd108) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd107) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd106) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd105) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd104) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd103) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd102) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd101) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd100) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd99) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd98) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd97) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd96) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd95) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd94) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd93) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd92) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd91) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd90) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd89) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd88) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd87) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd86) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd85) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd84) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd83) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd82) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd81) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd80) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd79) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd78) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd77) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd76) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd75) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd74) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd73) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd72) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd71) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd70) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd69) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd68) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd67) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd66) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd65) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd64) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd63) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd62) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd61) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd60) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd59) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd58) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd57) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd56) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd55) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd54) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd53) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd52) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd51) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd50) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd49) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd48) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd47) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd46) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd45) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd44) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd43) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd42) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd41) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd40) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd39) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd38) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd37) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd36) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd35) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd34) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd33) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd32) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd31) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd30) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd29) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd28) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd27) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd26) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd25) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd24) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd23) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd22) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd21) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd20) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd19) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd18) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd17) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd16) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd15) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd14) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd13) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd12) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd11) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd10) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd9) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd8) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd7) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd6) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd5) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd4) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd3) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd2) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd1) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd255) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd254) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd253) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd252) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd251) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd250) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd249) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd248) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd247) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd246) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd245) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd244) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd243) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd242) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd241) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd240) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd239) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd238) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd237) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd236) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd235) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd234) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd233) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd232) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd231) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd230) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd229) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd228) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd227) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd226) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd225) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd224) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd223) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd222) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd221) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd220) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd219) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd218) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd217) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd216) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd215) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd214) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd213) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd212) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd211) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd210) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd209) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd208) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd207) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd206) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd205) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd204) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd203) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd202) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd201) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd200) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd199) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd198) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd197) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd196) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd195) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd194) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd193) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd192) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd191) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd190) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd189) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd188) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd187) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd186) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd185) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd184) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd183) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd182) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd181) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd180) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd179) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd178) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd177) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd176) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd175) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd174) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd173) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd172) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd171) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd170) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd169) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd168) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd167) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd166) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd165) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd164) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd163) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd162) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd161) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd160) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd159) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd158) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd157) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd156) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd155) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd154) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd153) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd152) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd151) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd150) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd149) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd148) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd147) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd146) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd145) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd144) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd143) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd142) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd141) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd140) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd139) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd138) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd137) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd136) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd135) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd134) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd133) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd132) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd131) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd130) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd129) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd128) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd127) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd126) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd125) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd124) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd123) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd122) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd121) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd120) & (tmp_1_i_fu_3944_p2 == 1'd1)) | ((ap_phi_mux_invdar_i_phi_fu_1666_p4 == 8'd0) & (tmp_1_i_fu_3944_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((exitcond_flatten_fu_3950_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((exitcond_flatten_fu_3950_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((exitcond5_i_fu_5765_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if (((exitcond5_i_fu_5765_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((~((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2_subdone)) & (1'b0 == ap_block_pp1_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end else if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_pp1_stage3 : begin
            if ((1'b0 == ap_block_pp1_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end
        end
        ap_ST_fsm_pp1_stage4 : begin
            if ((1'b0 == ap_block_pp1_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((exitcond4_i_fu_6308_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state106;
            end
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((exitcond3_i_fu_6318_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)) & ~((ap_enable_reg_pp2_iter2 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((ap_enable_reg_pp2_iter2 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)) | ((exitcond3_i_fu_6318_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((exitcond_i_fu_6872_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone)) & ~((ap_enable_reg_pp3_iter2 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((ap_enable_reg_pp3_iter2 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone)) | ((exitcond_i_fu_6872_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state126;
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        ap_ST_fsm_state127 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state128 : begin
            ap_NS_fsm = ap_ST_fsm_state129;
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state130;
        end
        ap_ST_fsm_state130 : begin
            ap_NS_fsm = ap_ST_fsm_state131;
        end
        ap_ST_fsm_state131 : begin
            ap_NS_fsm = ap_ST_fsm_state132;
        end
        ap_ST_fsm_state132 : begin
            ap_NS_fsm = ap_ST_fsm_state133;
        end
        ap_ST_fsm_state133 : begin
            ap_NS_fsm = ap_ST_fsm_state134;
        end
        ap_ST_fsm_state134 : begin
            ap_NS_fsm = ap_ST_fsm_state135;
        end
        ap_ST_fsm_state135 : begin
            ap_NS_fsm = ap_ST_fsm_state136;
        end
        ap_ST_fsm_state136 : begin
            ap_NS_fsm = ap_ST_fsm_state137;
        end
        ap_ST_fsm_state137 : begin
            ap_NS_fsm = ap_ST_fsm_state138;
        end
        ap_ST_fsm_state138 : begin
            ap_NS_fsm = ap_ST_fsm_state139;
        end
        ap_ST_fsm_state139 : begin
            ap_NS_fsm = ap_ST_fsm_state140;
        end
        ap_ST_fsm_state140 : begin
            ap_NS_fsm = ap_ST_fsm_state141;
        end
        ap_ST_fsm_state141 : begin
            ap_NS_fsm = ap_ST_fsm_state142;
        end
        ap_ST_fsm_state142 : begin
            if ((~((ret_out1_full_n == 1'b0) | (ret_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state142))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state142;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp1_stage2 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp1_stage3 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp1_stage4 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state103 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state104 = ap_CS_fsm[32'd89];

assign ap_CS_fsm_state105 = ap_CS_fsm[32'd90];

assign ap_CS_fsm_state110 = ap_CS_fsm[32'd95];

assign ap_CS_fsm_state111 = ap_CS_fsm[32'd96];

assign ap_CS_fsm_state141 = ap_CS_fsm[32'd126];

assign ap_CS_fsm_state142 = ap_CS_fsm[32'd127];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state91 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state94 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state95 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state98 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state99 = ap_CS_fsm[32'd84];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((gray_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((gray_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp1_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp1_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp1_stage1_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state142 = ((ret_out1_full_n == 1'b0) | (ret_out_full_n == 1'b0));
end

assign ap_block_state14_pp1_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = (gray_data_stream_V_empty_n == 1'b0);
end

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp1_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp1_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_phi_mux_invdar_i_phi_fu_1666_p4 = invdar_i_reg_1662;

assign ap_ready = internal_ap_ready;

assign deltaMax_1_fu_7528_p3 = ((tmp_11_fu_7523_p2[0:0] === 1'b1) ? reg_2639 : deltaMax_i_reg_1721);

assign deltaMax_i_to_int_fu_7463_p1 = deltaMax_i_reg_1721;

assign deltaTmp_to_int_fu_7445_p1 = reg_2639;

assign exitcond3_i_fu_6318_p2 = ((ap_phi_mux_i2_i_phi_fu_1785_p4 == indvars_iv_i_reg_1709) ? 1'b1 : 1'b0);

assign exitcond4_i_fu_6308_p2 = ((indvars_iv_i_reg_1709 == 9'd257) ? 1'b1 : 1'b0);

assign exitcond5_i_fu_5765_p2 = ((ap_phi_mux_i1_i_phi_fu_1701_p4 == 9'd256) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_3950_p2 = ((indvar_flatten_reg_1674 == 19'd345600) ? 1'b1 : 1'b0);

assign exitcond_i_fu_6872_p2 = ((ap_phi_mux_j3_0_in_i_phi_fu_1808_p4 == 32'd255) ? 1'b1 : 1'b0);

assign i_1_fu_6324_p2 = (ap_phi_mux_i2_i_phi_fu_1785_p4 + 9'd1);

assign i_fu_5771_p2 = (ap_phi_mux_i1_i_phi_fu_1701_p4 + 9'd1);

assign indvar_flatten_next_fu_3956_p2 = (indvar_flatten_reg_1674 + 19'd1);

assign indvarinc_i_fu_2658_p2 = (invdar_i_reg_1662 + 8'd1);

assign indvars_iv_next_i_fu_7439_p2 = (9'd1 + indvars_iv_i_reg_1709);

assign j_fu_6882_p2 = (32'd1 + ap_phi_mux_j3_0_in_i_phi_fu_1808_p4);

assign k_fu_7433_p2 = (9'd1 + k_otsu_reg_1745);

assign k_otsu_1_fu_7536_p3 = ((tmp_11_fu_7523_p2[0:0] === 1'b1) ? k_otsu_cast_i_reg_9387 : k_otsu_i_reg_1733);

assign k_otsu_cast_i_fu_6314_p1 = k_otsu_reg_1745;

assign n0_k_fu_6852_p2 = ($signed(tmp_3_fu_6334_p258) + $signed(ap_phi_mux_n0_k_i_phi_fu_1761_p4));

assign nk_X_k2_fu_7416_p2 = (tmp_22_i_reg_9437 + nk_X_k2_i_reg_1793);

assign nk_X_k_fu_6867_p2 = (tmp_i_reg_9412 + nk_X_k_i_reg_1769);

assign notlhs1_fu_7499_p2 = ((tmp_6_fu_7467_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs_fu_7481_p2 = ((tmp_4_fu_7449_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notrhs2_fu_7505_p2 = ((tmp_14_fu_7477_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs_fu_7487_p2 = ((tmp_13_fu_7459_p1 == 23'd0) ? 1'b1 : 1'b0);

assign pixel_count_0_2_fu_4479_p2 = (tmp_2_fu_3962_p258 + 32'd1);

assign ret_out1_din = tmp_9_i_reg_9518;

assign ret_out_din = tmp_9_i_reg_9518;

assign start_out = real_start;

assign tmp_11_fu_7523_p2 = (tmp_s_fu_7517_p2 & tmp_10_reg_9498);

assign tmp_12_fu_6894_p257 = (8'd1 + tmp_15_fu_6878_p1);

assign tmp_13_fu_7459_p1 = deltaTmp_to_int_fu_7445_p1[22:0];

assign tmp_13_i_fu_7427_p2 = (32'd345600 - n0_k_i_reg_1757);

assign tmp_14_fu_7477_p1 = deltaMax_i_to_int_fu_7463_p1[22:0];

assign tmp_15_fu_6878_p1 = ap_phi_mux_j3_0_in_i_phi_fu_1808_p4[7:0];

assign tmp_1_fu_5781_p257 = ap_phi_mux_i1_i_phi_fu_1701_p4[7:0];

assign tmp_1_i_fu_3944_p2 = ((invdar_i_reg_1662 == 8'd255) ? 1'b1 : 1'b0);

assign tmp_22_i_fu_7412_p2 = ($signed(j_reg_9426) * $signed(tmp_12_reg_9432));

assign tmp_3_fu_6334_p257 = ap_phi_mux_i2_i_phi_fu_1785_p4[7:0];

assign tmp_4_fu_7449_p4 = {{deltaTmp_to_int_fu_7445_p1[30:23]}};

assign tmp_5_i_fu_6303_p1 = tmp_5_i_fu_6303_p10;

assign tmp_5_i_fu_6303_p10 = i1_i_reg_1697;

assign tmp_5_i_fu_6303_p2 = ($signed(tmp_1_reg_9367) * $signed({{1'b0}, {tmp_5_i_fu_6303_p1}}));

assign tmp_6_fu_7467_p4 = {{deltaMax_i_to_int_fu_7463_p1[30:23]}};

assign tmp_8_fu_7493_p2 = (notrhs_fu_7487_p2 | notlhs_fu_7481_p2);

assign tmp_9_fu_7511_p2 = (notrhs2_fu_7505_p2 | notlhs1_fu_7499_p2);

assign tmp_i_fu_6862_p1 = tmp_i_fu_6862_p10;

assign tmp_i_fu_6862_p10 = i2_i_reg_1781;

assign tmp_i_fu_6862_p2 = ($signed(tmp_3_reg_9402) * $signed({{1'b0}, {tmp_i_fu_6862_p1}}));

assign tmp_s_fu_7517_p2 = (tmp_9_fu_7511_p2 & tmp_8_fu_7493_p2);

always @ (posedge ap_clk) begin
    k_otsu_cast_i_reg_9387[31:9] <= 23'b00000000000000000000000;
end

endmodule //otsu_threshold
