# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Project2_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/SignExtension.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SignExtension
# 
# Top level modules:
# 	SignExtension
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/DPRF.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DPRF
# 
# Top level modules:
# 	DPRF
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/Project2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/SevenSeg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SevenSeg
# 
# Top level modules:
# 	SevenSeg
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/PLL.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module PLL
# 
# Top level modules:
# 	PLL
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/Controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/register.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/instmemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstMemory
# 
# Top level modules:
# 	InstMemory
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/controller_testbench.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  controller_testbench
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps controller_testbench 
# Loading work.controller_testbench
# Loading work.Controller
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 100000	opcode:  0	func:  0	ctrl_alu_op:  0	ctrl_reg_src: 0	ctrl_br: 0	ctrl_mem_read: 1	ctrl_mem_write: 0	ctrl_alu_src: 0	ctrl_reg_write: 1
# 300000	opcode:  8	func:  0	ctrl_alu_op:  0	ctrl_reg_src: 0	ctrl_br: 0	ctrl_mem_read: 1	ctrl_mem_write: 0	ctrl_alu_src: 0	ctrl_reg_write: 1
# 305000	opcode:  8	func:  0	ctrl_alu_op:  0	ctrl_reg_src: 0	ctrl_br: 0	ctrl_mem_read: 1	ctrl_mem_write: 0	ctrl_alu_src: 1	ctrl_reg_write: 1
# 400000	opcode:  9	func:  0	ctrl_alu_op:  0	ctrl_reg_src: 0	ctrl_br: 0	ctrl_mem_read: 1	ctrl_mem_write: 0	ctrl_alu_src: 1	ctrl_reg_write: 1
# 405000	opcode:  9	func:  0	ctrl_alu_op:  0	ctrl_reg_src: 0	ctrl_br: 1	ctrl_mem_read: 1	ctrl_mem_write: 0	ctrl_alu_src: 1	ctrl_reg_write: 1
# 500000	opcode:  5	func:  0	ctrl_alu_op:  0	ctrl_reg_src: 0	ctrl_br: 1	ctrl_mem_read: 1	ctrl_mem_write: 0	ctrl_alu_src: 1	ctrl_reg_write: 1
# 505000	opcode:  5	func:  0	ctrl_alu_op:  0	ctrl_reg_src: 0	ctrl_br: 0	ctrl_mem_read: 1	ctrl_mem_write: 1	ctrl_alu_src: 1	ctrl_reg_write: 0
# 600000	opcode:  2	func:  0	ctrl_alu_op:  0	ctrl_reg_src: 0	ctrl_br: 0	ctrl_mem_read: 1	ctrl_mem_write: 1	ctrl_alu_src: 1	ctrl_reg_write: 0
# 605000	opcode:  2	func:  0	ctrl_alu_op: 16	ctrl_reg_src: 0	ctrl_br: 0	ctrl_mem_read: 0	ctrl_mem_write: 0	ctrl_alu_src: 0	ctrl_reg_write: 1
# 700000	opcode: 10	func:  0	ctrl_alu_op: 16	ctrl_reg_src: 0	ctrl_br: 0	ctrl_mem_read: 0	ctrl_mem_write: 0	ctrl_alu_src: 0	ctrl_reg_write: 1
# 705000	opcode: 10	func:  0	ctrl_alu_op: 16	ctrl_reg_src: 0	ctrl_br: 0	ctrl_mem_read: 0	ctrl_mem_write: 0	ctrl_alu_src: 1	ctrl_reg_write: 1
# 800000	opcode:  6	func:  0	ctrl_alu_op: 16	ctrl_reg_src: 0	ctrl_br: 0	ctrl_mem_read: 0	ctrl_mem_write: 0	ctrl_alu_src: 1	ctrl_reg_write: 1
# 805000	opcode:  6	func:  0	ctrl_alu_op: 16	ctrl_reg_src: 1	ctrl_br: 0	ctrl_mem_read: 0	ctrl_mem_write: 0	ctrl_alu_src: 0	ctrl_reg_write: 0
# 900000	opcode: 11	func:  0	ctrl_alu_op: 16	ctrl_reg_src: 1	ctrl_br: 0	ctrl_mem_read: 0	ctrl_mem_write: 0	ctrl_alu_src: 0	ctrl_reg_write: 0
# 905000	opcode: 11	func:  0	ctrl_alu_op: 32	ctrl_reg_src: 0	ctrl_br: 0	ctrl_mem_read: 0	ctrl_mem_write: 0	ctrl_alu_src: 1	ctrl_reg_write: 1
# ** Note: $finish    : C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/controller_testbench.v(39)
#    Time: 1 us  Iteration: 0  Instance: /controller_testbench
# 1
# Break in Module controller_testbench at C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/controller_testbench.v line 39
# Simulation Breakpoint: 1
# Break in Module controller_testbench at C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/controller_testbench.v line 39
# MACRO ./Project2_run_msim_rtl_verilog.do PAUSED at line 26
