
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278880    0.002642    5.048042 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.048042   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023980    0.085966    0.041007   20.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000   20.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602   20.201611 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000414   20.202024 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149615   20.351639 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000263   20.351902 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251902   clock uncertainty
                                  0.000000   20.251902   clock reconvergence pessimism
                                  0.100046   20.351948   library recovery time
                                             20.351948   data required time
---------------------------------------------------------------------------------------------
                                             20.351948   data required time
                                             -5.048042   data arrival time
---------------------------------------------------------------------------------------------
                                             15.303906   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278872    0.002497    5.047896 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.047896   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023980    0.085966    0.041007   20.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000   20.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602   20.201611 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000414   20.202024 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149615   20.351639 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000179   20.351818 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251818   clock uncertainty
                                  0.000000   20.251818   clock reconvergence pessimism
                                  0.100047   20.351866   library recovery time
                                             20.351866   data required time
---------------------------------------------------------------------------------------------
                                             20.351866   data required time
                                             -5.047896   data arrival time
---------------------------------------------------------------------------------------------
                                             15.303970   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278867    0.002397    5.047797 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.047797   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023980    0.085966    0.041007   20.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000   20.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602   20.201611 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000414   20.202024 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149615   20.351639 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000218   20.351858 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251858   clock uncertainty
                                  0.000000   20.251858   clock reconvergence pessimism
                                  0.100048   20.351906   library recovery time
                                             20.351906   data required time
---------------------------------------------------------------------------------------------
                                             20.351906   data required time
                                             -5.047797   data arrival time
---------------------------------------------------------------------------------------------
                                             15.304109   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278867    0.002402    5.047801 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.047801   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023980    0.085966    0.041007   20.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000   20.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602   20.201611 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000414   20.202024 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149615   20.351639 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000338   20.351976 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251976   clock uncertainty
                                  0.000000   20.251976   clock reconvergence pessimism
                                  0.100048   20.352024   library recovery time
                                             20.352024   data required time
---------------------------------------------------------------------------------------------
                                             20.352024   data required time
                                             -5.047801   data arrival time
---------------------------------------------------------------------------------------------
                                             15.304224   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278869    0.002434    5.047834 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.047834   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023980    0.085966    0.041007   20.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000   20.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602   20.201611 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000414   20.202024 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149615   20.351639 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000362   20.352001 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252001   clock uncertainty
                                  0.000000   20.252001   clock reconvergence pessimism
                                  0.100048   20.352049   library recovery time
                                             20.352049   data required time
---------------------------------------------------------------------------------------------
                                             20.352049   data required time
                                             -5.047834   data arrival time
---------------------------------------------------------------------------------------------
                                             15.304215   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278821    0.001329    5.046728 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.046728   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023980    0.085966    0.041007   20.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000   20.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602   20.201611 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000414   20.202024 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149615   20.351639 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000293   20.351933 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251932   clock uncertainty
                                  0.000000   20.251932   clock reconvergence pessimism
                                  0.100057   20.351990   library recovery time
                                             20.351990   data required time
---------------------------------------------------------------------------------------------
                                             20.351990   data required time
                                             -5.046728   data arrival time
---------------------------------------------------------------------------------------------
                                             15.305262   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278859    0.002248    5.047648 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.047648   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023980    0.085966    0.041007   20.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000   20.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602   20.201611 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072979    0.000638   20.202248 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030422    0.062715    0.150207   20.352455 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062716    0.000437   20.352892 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252892   clock uncertainty
                                  0.000000   20.252892   clock reconvergence pessimism
                                  0.100292   20.353184   library recovery time
                                             20.353184   data required time
---------------------------------------------------------------------------------------------
                                             20.353184   data required time
                                             -5.047648   data arrival time
---------------------------------------------------------------------------------------------
                                             15.305535   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278822    0.001356    5.046755 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.046755   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023980    0.085966    0.041007   20.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000   20.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602   20.201611 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072979    0.000638   20.202248 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030422    0.062715    0.150207   20.352455 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062716    0.000409   20.352863 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252863   clock uncertainty
                                  0.000000   20.252863   clock reconvergence pessimism
                                  0.100299   20.353161   library recovery time
                                             20.353161   data required time
---------------------------------------------------------------------------------------------
                                             20.353161   data required time
                                             -5.046755   data arrival time
---------------------------------------------------------------------------------------------
                                             15.306405   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278819    0.001249    5.046649 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.046649   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023980    0.085966    0.041007   20.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000   20.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602   20.201611 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072979    0.000638   20.202248 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030422    0.062715    0.150207   20.352455 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062715    0.000389   20.352844 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252844   clock uncertainty
                                  0.000000   20.252844   clock reconvergence pessimism
                                  0.100299   20.353142   library recovery time
                                             20.353142   data required time
---------------------------------------------------------------------------------------------
                                             20.353142   data required time
                                             -5.046649   data arrival time
---------------------------------------------------------------------------------------------
                                             15.306495   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005731    0.091771    0.038470    4.038470 ^ ena (in)
                                                         ena (net)
                      0.091771    0.000000    4.038470 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017975    0.220031    0.218920    4.257390 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.220034    0.000546    4.257936 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.027685    0.291996    0.221029    4.478965 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.291997    0.000357    4.479322 v _362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004665    0.257426    0.209078    4.688400 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.257426    0.000058    4.688458 ^ _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.688458   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023980    0.085966    0.041007   20.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000   20.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602   20.201611 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072979    0.000638   20.202248 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030422    0.062715    0.150207   20.352455 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062716    0.000437   20.352892 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252892   clock uncertainty
                                  0.000000   20.252892   clock reconvergence pessimism
                                 -0.220066   20.032825   library setup time
                                             20.032825   data required time
---------------------------------------------------------------------------------------------
                                             20.032825   data required time
                                             -4.688458   data arrival time
---------------------------------------------------------------------------------------------
                                             15.344368   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005731    0.091771    0.038470    4.038470 ^ ena (in)
                                                         ena (net)
                      0.091771    0.000000    4.038470 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017975    0.220031    0.218920    4.257390 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.220034    0.000546    4.257936 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.027685    0.291996    0.221029    4.478965 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.292000    0.000584    4.479549 v _367_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004759    0.181204    0.171420    4.650969 ^ _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.181204    0.000097    4.651066 ^ _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.651066   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023980    0.085966    0.041007   20.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000   20.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602   20.201611 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000414   20.202024 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149615   20.351639 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000293   20.351933 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251932   clock uncertainty
                                  0.000000   20.251932   clock reconvergence pessimism
                                 -0.207570   20.044363   library setup time
                                             20.044363   data required time
---------------------------------------------------------------------------------------------
                                             20.044363   data required time
                                             -4.651066   data arrival time
---------------------------------------------------------------------------------------------
                                             15.393298   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005731    0.091771    0.038470    4.038470 ^ ena (in)
                                                         ena (net)
                      0.091771    0.000000    4.038470 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017975    0.220031    0.218920    4.257390 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.220034    0.000546    4.257936 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.027685    0.291996    0.221029    4.478965 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.292000    0.000625    4.479590 v _359_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004228    0.172875    0.165280    4.644870 ^ _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.172875    0.000082    4.644952 ^ _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.644952   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023980    0.085966    0.041007   20.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000   20.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602   20.201611 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000414   20.202024 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149615   20.351639 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000179   20.351818 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251818   clock uncertainty
                                  0.000000   20.251818   clock reconvergence pessimism
                                 -0.206022   20.045797   library setup time
                                             20.045797   data required time
---------------------------------------------------------------------------------------------
                                             20.045797   data required time
                                             -4.644952   data arrival time
---------------------------------------------------------------------------------------------
                                             15.400844   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005731    0.091771    0.038470    4.038470 ^ ena (in)
                                                         ena (net)
                      0.091771    0.000000    4.038470 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017975    0.220031    0.218920    4.257390 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.220034    0.000546    4.257936 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.027685    0.291996    0.221029    4.478965 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.292000    0.000579    4.479544 v _357_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004478    0.181555    0.156598    4.636142 ^ _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.181555    0.000090    4.636232 ^ _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.636232   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023980    0.085966    0.041007   20.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000   20.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602   20.201611 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000414   20.202024 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149615   20.351639 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000263   20.351902 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251902   clock uncertainty
                                  0.000000   20.251902   clock reconvergence pessimism
                                 -0.207635   20.044268   library setup time
                                             20.044268   data required time
---------------------------------------------------------------------------------------------
                                             20.044268   data required time
                                             -4.636232   data arrival time
---------------------------------------------------------------------------------------------
                                             15.408034   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005731    0.091771    0.038470    4.038470 ^ ena (in)
                                                         ena (net)
                      0.091771    0.000000    4.038470 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017975    0.220031    0.218920    4.257390 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.220033    0.000361    4.257751 ^ _365_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.006329    0.138669    0.302716    4.560467 ^ _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.138669    0.000097    4.560564 ^ _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.560564   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023980    0.085966    0.041007   20.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000   20.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602   20.201611 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072979    0.000638   20.202248 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030422    0.062715    0.150207   20.352455 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062716    0.000409   20.352863 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252863   clock uncertainty
                                  0.000000   20.252863   clock reconvergence pessimism
                                 -0.199475   20.053389   library setup time
                                             20.053389   data required time
---------------------------------------------------------------------------------------------
                                             20.053389   data required time
                                             -4.560564   data arrival time
---------------------------------------------------------------------------------------------
                                             15.492826   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005731    0.091771    0.038470    4.038470 ^ ena (in)
                                                         ena (net)
                      0.091771    0.000000    4.038470 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017975    0.220031    0.218920    4.257390 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.220034    0.000496    4.257886 ^ _414_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.006231    0.111707    0.208156    4.466042 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.111707    0.000134    4.466176 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.466176   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023980    0.085966    0.041007   20.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000   20.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602   20.201611 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072979    0.000638   20.202248 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030422    0.062715    0.150207   20.352455 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062715    0.000389   20.352844 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252844   clock uncertainty
                                  0.000000   20.252844   clock reconvergence pessimism
                                 -0.194462   20.058382   library setup time
                                             20.058382   data required time
---------------------------------------------------------------------------------------------
                                             20.058382   data required time
                                             -4.466176   data arrival time
---------------------------------------------------------------------------------------------
                                             15.592207   slack (MET)



