@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CG364 :"/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/LED_Blink/src/LED_Blink.v":1:7:1:15|Synthesizing module LED_Blink in library work.
@N: CG364 :"/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/LED_Blink/src/LED_Blink_TB.v":2:7:2:18|Synthesizing module LED_Blink_TB in library work.
@N|Running in 64-bit mode
@N: NF107 :"/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/LED_Blink/src/LED_Blink_TB.v":2:7:2:18|Selected library: work cell: LED_Blink_TB view verilog as top level
@N: NF107 :"/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/LED_Blink/src/LED_Blink_TB.v":2:7:2:18|Selected library: work cell: LED_Blink_TB view verilog as top level

