// Seed: 3428773590
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_4;
  final $display(id_4, id_4);
  assign id_3[{1, 1}] = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input supply1 id_2,
    output supply1 id_3,
    output supply0 id_4,
    output tri id_5,
    output wor id_6,
    output tri1 id_7,
    input supply0 id_8,
    input wor id_9,
    input wire id_10,
    input wand id_11,
    input tri id_12,
    input uwire id_13,
    input uwire id_14,
    input wor id_15,
    input wor id_16,
    input uwire id_17,
    output tri id_18,
    input wand id_19,
    inout supply1 id_20,
    input wand id_21
);
  wire id_23;
  module_0(
      id_23, id_23
  );
  assign id_20 = 1 && id_17 > id_2;
endmodule
