INFO-FLOW: Workspace /nethome/mjung76/resnet_rpn_fpn/proj/solution1 opened at Tue Sep 26 15:03:01 EDT 2023
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.12 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command     create_platform done; 6.9 sec.
Execute     source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 7.08 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.483 GB.
Execute       set_directive_top rpn_top -name=rpn_top 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file './rpn_top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./rpn_top.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./rpn_top.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.8 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.39 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 3.67 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './rpn_conv_3x3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./rpn_conv_3x3.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./rpn_conv_3x3.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.79 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.81 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.63 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './rpn_conv_1x1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./rpn_conv_1x1.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./rpn_conv_1x1.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.83 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.72 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.56 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './resnet_top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./resnet_top.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./resnet_top.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.85 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.94 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 4.95 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './resnet_conv_7x7.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./resnet_conv_7x7.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./resnet_conv_7x7.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.77 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.79 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.52 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './resnet_conv_3x3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./resnet_conv_3x3.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./resnet_conv_3x3.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.75 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.95 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.5 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './resnet_conv_1x1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./resnet_conv_1x1.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./resnet_conv_1x1.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.72 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.82 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.46 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './resnet_batchnorm.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./resnet_batchnorm.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./resnet_batchnorm.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.72 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.72 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.63 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_utils.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_utils.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_utils.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.7 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.92 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.47 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_top.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_top.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.76 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.82 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.74 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_lateral_3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_tiled_conv_lateral_3.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_tiled_conv_lateral_3.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-4072] using directive refers to implicitly-defined namespace 'std' (./fpn_tiled_conv_lateral_3.cpp:1:17)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.78 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.92 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.61 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_lateral_2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_tiled_conv_lateral_2.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_tiled_conv_lateral_2.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.83 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.71 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.46 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_lateral_1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_tiled_conv_lateral_1.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_tiled_conv_lateral_1.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.73 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.78 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.49 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_lateral_0.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_tiled_conv_lateral_0.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_tiled_conv_lateral_0.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.73 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.72 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.58 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_fpn_3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_tiled_conv_fpn_3.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_tiled_conv_fpn_3.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.78 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.79 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.53 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_fpn_2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_tiled_conv_fpn_2.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_tiled_conv_fpn_2.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.99 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.75 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.65 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_fpn_1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_tiled_conv_fpn_1.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_tiled_conv_fpn_1.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.76 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.91 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.5 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_fpn_0.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_tiled_conv_fpn_0.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_tiled_conv_fpn_0.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.79 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.82 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.49 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_conv_3x3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_conv_3x3.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_conv_3x3.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.73 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.8 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.45 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_conv_1x1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_conv_1x1.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_conv_1x1.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.7 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.72 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.39 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 106.14 seconds. CPU system time: 26.03 seconds. Elapsed time: 134.5 seconds; current allocated memory: 1.491 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.g.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.35 sec.
Execute       run_link_or_opt -opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.57 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 2.67 sec.
Execute       run_link_or_opt -opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=rpn_top -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=rpn_top -reflow-float-conversion -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.08 sec.
Execute       run_link_or_opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.18 sec.
Execute       run_link_or_opt -opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=rpn_top 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=rpn_top -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.15 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=rpn_top -mllvm -hls-db-dir -mllvm /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute       send_msg_by_id INFO @200-1995@%s%s%s 9,556 Compile/Link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,556 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,039 Unroll/Inline /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,039 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,969 Performance/Pipeline /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,969 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,450 Optimizations /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,450 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_3x3<256, 256>(float (*) [3][3], float (*) [256][3][3], int, int, int)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<256>(float*, float*, int)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 92, 160, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_3x3<256, 256>(float (*) [3][3], float (*) [256][3][3], int, int, int)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<256>(float*, float*, int)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 46, 80, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_3x3<256, 256>(float (*) [3][3], float (*) [256][3][3], int, int, int)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<256>(float*, float*, int)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 23, 40, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_3x3<256, 256>(float (*) [3][3], float (*) [256][3][3], int, int, int)' into 'void rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<256>(float*, float*, int)' into 'void rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 12, 20, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_3x3<256, 256>(float (*) [3][3], float (*) [256][3][3], int, int, int)' into 'void rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<256>(float*, float*, int)' into 'void rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:278:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<3, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<3>(float*, float*, int)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 92, 160, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<3, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<3>(float*, float*, int)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 46, 80, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<3, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<3>(float*, float*, int)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 23, 40, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<3, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<3>(float*, float*, int)' into 'void rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 12, 20, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<3, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<3>(float*, float*, int)' into 'void rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<12, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<12>(float*, float*, int)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 92, 160, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<12, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<12>(float*, float*, int)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 46, 80, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<12, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<12>(float*, float*, int)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 23, 40, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<12, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<12>(float*, float*, int)' into 'void rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 12, 20, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<12, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<12>(float*, float*, int)' into 'void rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:216:0)
WARNING: [HLS 214-167] The program may have out of bound array access (./rpn_util.h:159:32)
WARNING: [HLS 214-167] The program may have out of bound array access (./rpn_util.h:34:24)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.21 seconds. CPU system time: 2.06 seconds. Elapsed time: 16.42 seconds; current allocated memory: 1.492 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.492 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top rpn_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.0.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 3667.84 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3642.44 seconds. CPU system time: 5.03 seconds. Elapsed time: 3667.86 seconds; current allocated memory: 2.196 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.1.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 3548.37 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3530.15 seconds. CPU system time: 0.55 seconds. Elapsed time: 3548.42 seconds; current allocated memory: 2.225 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.1.bc to /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_5' (./rpn_conv_3x3.cpp:34) in function 'rpn_conv_3x3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (./rpn_util.h:76) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_140_3' (./rpn_util.h:140) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_3' (./rpn_util.h:174) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (./rpn_util.h:32) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (./rpn_util.h:48) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (./rpn_util.h:200) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (./rpn_util.h:76) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_140_3' (./rpn_util.h:140) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_3' (./rpn_util.h:174) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (./rpn_util.h:32) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (./rpn_util.h:48) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (./rpn_util.h:200) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (./rpn_util.h:76) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_140_3' (./rpn_util.h:140) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_3' (./rpn_util.h:174) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (./rpn_util.h:32) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (./rpn_util.h:48) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (./rpn_util.h:200) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (./rpn_util.h:76) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_140_3' (./rpn_util.h:140) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_3' (./rpn_util.h:174) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (./rpn_util.h:32) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (./rpn_util.h:48) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (./rpn_util.h:200) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (./rpn_util.h:76) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_140_3' (./rpn_util.h:140) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_3' (./rpn_util.h:174) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (./rpn_util.h:32) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (./rpn_util.h:48) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (./rpn_util.h:200) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (./rpn_util.h:76) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_157_1' (./rpn_util.h:157) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_3' (./rpn_util.h:174) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (./rpn_util.h:32) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (./rpn_util.h:48) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (./rpn_util.h:200) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (./rpn_util.h:76) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_157_1' (./rpn_util.h:157) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_3' (./rpn_util.h:174) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (./rpn_util.h:32) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (./rpn_util.h:48) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (./rpn_util.h:200) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (./rpn_util.h:76) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_157_1' (./rpn_util.h:157) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_3' (./rpn_util.h:174) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (./rpn_util.h:32) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (./rpn_util.h:48) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (./rpn_util.h:200) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (./rpn_util.h:76) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_157_1' (./rpn_util.h:157) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_3' (./rpn_util.h:174) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (./rpn_util.h:32) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (./rpn_util.h:48) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (./rpn_util.h:200) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (./rpn_util.h:76) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_157_1' (./rpn_util.h:157) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_3' (./rpn_util.h:174) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (./rpn_util.h:32) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (./rpn_util.h:48) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (./rpn_util.h:200) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (./rpn_util.h:76) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_157_1' (./rpn_util.h:157) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_3' (./rpn_util.h:174) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (./rpn_util.h:32) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (./rpn_util.h:48) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (./rpn_util.h:200) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (./rpn_util.h:76) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_157_1' (./rpn_util.h:157) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_3' (./rpn_util.h:174) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (./rpn_util.h:32) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (./rpn_util.h:48) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (./rpn_util.h:200) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (./rpn_util.h:76) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_157_1' (./rpn_util.h:157) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_3' (./rpn_util.h:174) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (./rpn_util.h:32) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (./rpn_util.h:48) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (./rpn_util.h:200) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (./rpn_util.h:76) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_157_1' (./rpn_util.h:157) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_3' (./rpn_util.h:174) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (./rpn_util.h:32) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (./rpn_util.h:48) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (./rpn_util.h:200) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (./rpn_util.h:76) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_157_1' (./rpn_util.h:157) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_3' (./rpn_util.h:174) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (./rpn_util.h:32) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_3' (./rpn_util.h:48) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (./rpn_util.h:200) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_3' (./rpn_top.cpp:87) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_107_6' (./rpn_top.cpp:107) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_9' (./rpn_top.cpp:123) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_12' (./rpn_top.cpp:141) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_159_15' (./rpn_top.cpp:159) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_177_18' (./rpn_top.cpp:177) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_194_21' (./rpn_top.cpp:194) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_212_24' (./rpn_top.cpp:212) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_229_27' (./rpn_top.cpp:229) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_249_30' (./rpn_top.cpp:249) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_273_33' (./rpn_top.cpp:273) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_293_36' (./rpn_top.cpp:293) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_313_39' (./rpn_top.cpp:313) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_330_42' (./rpn_top.cpp:330) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_346_45' (./rpn_top.cpp:346) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_363_48' (./rpn_top.cpp:363) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_379_51' (./rpn_top.cpp:379) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_397_54' (./rpn_top.cpp:397) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_419_57' (./rpn_top.cpp:419) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_437_60' (./rpn_top.cpp:437) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_464_63' (./rpn_top.cpp:464) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_482_66' (./rpn_top.cpp:482) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_501_69' (./rpn_top.cpp:501) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_519_72' (./rpn_top.cpp:519) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_538_75' (./rpn_top.cpp:538) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_556_78' (./rpn_top.cpp:556) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_583_81' (./rpn_top.cpp:583) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_601_84' (./rpn_top.cpp:601) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_622_87' (./rpn_top.cpp:622) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_640_90' (./rpn_top.cpp:640) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-32' in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_671_92' (./rpn_top.cpp:671) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-34' in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_694_94' (./rpn_top.cpp:694) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-36' in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_717_96' (./rpn_top.cpp:717) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-38' in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_741_98' (./rpn_top.cpp:741) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_783_99' (./rpn_top.cpp:783) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_801_101' (./rpn_top.cpp:801) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_826_103' (./rpn_top.cpp:826) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-43' in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_884_105' (./rpn_top.cpp:884) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_897_106' (./rpn_top.cpp:897) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_909_108' (./rpn_top.cpp:909) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_926_109' (./rpn_top.cpp:926) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_934_111' (./rpn_top.cpp:934) in function 'rpn_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_783_99' (./rpn_top.cpp:783) in function 'rpn_top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_801_101' (./rpn_top.cpp:801) in function 'rpn_top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_785_100' (./rpn_top.cpp:785) in function 'rpn_top' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_803_102' (./rpn_top.cpp:803) in function 'rpn_top' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'rois' (./rpn_top.cpp:778) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'deltas' (./rpn_top.cpp:779) in dimension 2 automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_cls_bias' in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:34:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_reg_bias' in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:34:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_cls_bias' in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:34:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_reg_bias' in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:34:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_cls_bias' in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' (./rpn_util.h:34:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_reg_bias' in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' (./rpn_util.h:34:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_cls_bias' in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:34:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_reg_bias' in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:34:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_cls_bias' in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' (./rpn_util.h:34:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_reg_bias' in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' (./rpn_util.h:34:24).
Command         transform done; 12.85 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_top.cpp:669:14) to (./rpn_top.cpp:671:28) in function 'rpn_top'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_top.cpp:692:14) to (./rpn_top.cpp:694:28) in function 'rpn_top'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_top.cpp:715:14) to (./rpn_top.cpp:717:28) in function 'rpn_top'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_top.cpp:739:14) to (./rpn_top.cpp:741:28) in function 'rpn_top'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_top.cpp:882:14) to (./rpn_top.cpp:884:29) in function 'rpn_top'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:76:38) to (./rpn_util.h:76:30) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:174:39) to (./rpn_util.h:174:31) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:76:38) to (./rpn_util.h:76:30) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:174:39) to (./rpn_util.h:174:31) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:76:38) to (./rpn_util.h:76:30) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:174:39) to (./rpn_util.h:174:31) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:76:38) to (./rpn_util.h:76:30) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:174:39) to (./rpn_util.h:174:31) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:76:38) to (./rpn_util.h:76:30) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:174:39) to (./rpn_util.h:174:31) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:76:38) to (./rpn_util.h:76:30) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:174:39) to (./rpn_util.h:174:31) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:76:38) to (./rpn_util.h:76:30) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:174:39) to (./rpn_util.h:174:31) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:76:38) to (./rpn_util.h:76:30) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:174:39) to (./rpn_util.h:174:31) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:76:38) to (./rpn_util.h:76:30) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:174:39) to (./rpn_util.h:174:31) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:76:38) to (./rpn_util.h:76:30) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:174:39) to (./rpn_util.h:174:31) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:76:38) to (./rpn_util.h:76:30) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:174:39) to (./rpn_util.h:174:31) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:76:38) to (./rpn_util.h:76:30) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:174:39) to (./rpn_util.h:174:31) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:76:38) to (./rpn_util.h:76:30) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:174:39) to (./rpn_util.h:174:31) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:174:39) to (./rpn_util.h:174:31) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:174:39) to (./rpn_util.h:174:31) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' (./rpn_util.h:32:28)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' (./rpn_util.h:32:28)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' (./rpn_util.h:32:28)...3 expression(s) balanced.
Command         transform done; 2.21 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 13.9 seconds. CPU system time: 0.12 seconds. Elapsed time: 15.07 seconds; current allocated memory: 2.225 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.2.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_2' (./rpn_top.cpp:85:26) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_1' (./rpn_top.cpp:83:22) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_105_5' (./rpn_top.cpp:105:27) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_4' (./rpn_top.cpp:103:23) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_8' (./rpn_top.cpp:121:27) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_7' (./rpn_top.cpp:119:23) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_11' (./rpn_top.cpp:139:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_137_10' (./rpn_top.cpp:137:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_157_14' (./rpn_top.cpp:157:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_155_13' (./rpn_top.cpp:155:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_175_17' (./rpn_top.cpp:175:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_173_16' (./rpn_top.cpp:173:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_192_20' (./rpn_top.cpp:192:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_190_19' (./rpn_top.cpp:190:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_23' (./rpn_top.cpp:210:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_208_22' (./rpn_top.cpp:208:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_227_26' (./rpn_top.cpp:227:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_225_25' (./rpn_top.cpp:225:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_247_29' (./rpn_top.cpp:247:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_245_28' (./rpn_top.cpp:245:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_271_32' (./rpn_top.cpp:271:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_269_31' (./rpn_top.cpp:269:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_291_35' (./rpn_top.cpp:291:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_289_34' (./rpn_top.cpp:289:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_311_38' (./rpn_top.cpp:311:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_309_37' (./rpn_top.cpp:309:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_328_41' (./rpn_top.cpp:328:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_326_40' (./rpn_top.cpp:326:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_344_44' (./rpn_top.cpp:344:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_342_43' (./rpn_top.cpp:342:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_361_47' (./rpn_top.cpp:361:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_359_46' (./rpn_top.cpp:359:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_377_50' (./rpn_top.cpp:377:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_375_49' (./rpn_top.cpp:375:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_395_53' (./rpn_top.cpp:395:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_393_52' (./rpn_top.cpp:393:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_417_56' (./rpn_top.cpp:417:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_415_55' (./rpn_top.cpp:415:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_435_59' (./rpn_top.cpp:435:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_433_58' (./rpn_top.cpp:433:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_462_62' (./rpn_top.cpp:462:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_460_61' (./rpn_top.cpp:460:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_480_65' (./rpn_top.cpp:480:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_478_64' (./rpn_top.cpp:478:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_499_68' (./rpn_top.cpp:499:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_497_67' (./rpn_top.cpp:497:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_517_71' (./rpn_top.cpp:517:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_70' (./rpn_top.cpp:515:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_536_74' (./rpn_top.cpp:536:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_534_73' (./rpn_top.cpp:534:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_554_77' (./rpn_top.cpp:554:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_552_76' (./rpn_top.cpp:552:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_581_80' (./rpn_top.cpp:581:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_579_79' (./rpn_top.cpp:579:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_599_83' (./rpn_top.cpp:599:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_597_82' (./rpn_top.cpp:597:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_620_86' (./rpn_top.cpp:620:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_618_85' (./rpn_top.cpp:618:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_638_89' (./rpn_top.cpp:638:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_636_88' (./rpn_top.cpp:636:24) in function 'rpn_top'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_667_91' (./rpn_top.cpp:667:24) in function 'rpn_top' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_690_93' (./rpn_top.cpp:690:24) in function 'rpn_top' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_713_95' (./rpn_top.cpp:713:24) in function 'rpn_top' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_737_97' (./rpn_top.cpp:737:24) in function 'rpn_top' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_880_104' (./rpn_top.cpp:880:25) in function 'rpn_top'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_900_107' (./rpn_top.cpp:900:25) in function 'rpn_top' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_933_110' (./rpn_top.cpp:933:25) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_4' (./rpn_conv_3x3.cpp:32:34) in function 'rpn_conv_3x3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_3' (./rpn_conv_3x3.cpp:29:27) in function 'rpn_conv_3x3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_21_2' (./rpn_conv_3x3.cpp:21:26) in function 'rpn_conv_3x3' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_1' (./rpn_conv_3x3.cpp:18:19) in function 'rpn_conv_3x3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (./rpn_util.h:74:26) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (./rpn_util.h:72:22) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_138_2' (./rpn_util.h:138:27) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_1' (./rpn_util.h:136:23) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_302_4' (./rpn_util.h:302:36) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_2' (./rpn_util.h:172:27) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (./rpn_util.h:170:23) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_292_3' (./rpn_util.h:292:35) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (./rpn_util.h:46:25) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (./rpn_util.h:44:21) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_2' (./rpn_util.h:198:27) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (./rpn_util.h:196:23) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_290_2' (./rpn_util.h:290:31) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_285_1' (./rpn_util.h:285:27) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (./rpn_util.h:283:12) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (./rpn_util.h:74:26) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (./rpn_util.h:72:22) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_138_2' (./rpn_util.h:138:27) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_1' (./rpn_util.h:136:23) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_302_4' (./rpn_util.h:302:36) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_2' (./rpn_util.h:172:27) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (./rpn_util.h:170:23) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_292_3' (./rpn_util.h:292:35) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (./rpn_util.h:46:25) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (./rpn_util.h:44:21) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_2' (./rpn_util.h:198:27) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (./rpn_util.h:196:23) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_290_2' (./rpn_util.h:290:31) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_285_1' (./rpn_util.h:285:27) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (./rpn_util.h:74:26) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (./rpn_util.h:72:22) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_138_2' (./rpn_util.h:138:27) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_1' (./rpn_util.h:136:23) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_302_4' (./rpn_util.h:302:36) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_2' (./rpn_util.h:172:27) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (./rpn_util.h:170:23) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_292_3' (./rpn_util.h:292:35) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (./rpn_util.h:46:25) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (./rpn_util.h:44:21) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_2' (./rpn_util.h:198:27) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (./rpn_util.h:196:23) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_290_2' (./rpn_util.h:290:31) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_285_1' (./rpn_util.h:285:27) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (./rpn_util.h:74:26) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (./rpn_util.h:72:22) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_138_2' (./rpn_util.h:138:27) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_1' (./rpn_util.h:136:23) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_302_4' (./rpn_util.h:302:36) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_2' (./rpn_util.h:172:27) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (./rpn_util.h:170:23) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_292_3' (./rpn_util.h:292:35) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (./rpn_util.h:46:25) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (./rpn_util.h:44:21) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_2' (./rpn_util.h:198:27) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (./rpn_util.h:196:23) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_290_2' (./rpn_util.h:290:31) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_285_1' (./rpn_util.h:285:27) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (./rpn_util.h:283:12) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (./rpn_util.h:74:26) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (./rpn_util.h:72:22) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_138_2' (./rpn_util.h:138:27) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_1' (./rpn_util.h:136:23) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_302_4' (./rpn_util.h:302:36) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_2' (./rpn_util.h:172:27) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (./rpn_util.h:170:23) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_292_3' (./rpn_util.h:292:35) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (./rpn_util.h:46:25) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (./rpn_util.h:44:21) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_2' (./rpn_util.h:198:27) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (./rpn_util.h:196:23) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_290_2' (./rpn_util.h:290:31) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (./rpn_util.h:74:26) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (./rpn_util.h:72:22) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_245_5' (./rpn_util.h:245:36) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_2' (./rpn_util.h:172:27) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (./rpn_util.h:170:23) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_235_4' (./rpn_util.h:235:35) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (./rpn_util.h:46:25) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (./rpn_util.h:44:21) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_2' (./rpn_util.h:198:27) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (./rpn_util.h:196:23) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_228_2' (./rpn_util.h:228:27) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_226_1' (./rpn_util.h:226:23) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (./rpn_util.h:74:26) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (./rpn_util.h:72:22) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_245_5' (./rpn_util.h:245:36) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_2' (./rpn_util.h:172:27) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (./rpn_util.h:170:23) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_235_4' (./rpn_util.h:235:35) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (./rpn_util.h:46:25) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (./rpn_util.h:44:21) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_2' (./rpn_util.h:198:27) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (./rpn_util.h:196:23) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_228_2' (./rpn_util.h:228:27) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_226_1' (./rpn_util.h:226:23) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (./rpn_util.h:74:26) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (./rpn_util.h:72:22) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_245_5' (./rpn_util.h:245:36) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_2' (./rpn_util.h:172:27) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (./rpn_util.h:170:23) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_235_4' (./rpn_util.h:235:35) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (./rpn_util.h:46:25) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (./rpn_util.h:44:21) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_2' (./rpn_util.h:198:27) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (./rpn_util.h:196:23) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_228_2' (./rpn_util.h:228:27) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (./rpn_util.h:74:26) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (./rpn_util.h:72:22) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_245_5' (./rpn_util.h:245:36) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_2' (./rpn_util.h:172:27) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (./rpn_util.h:170:23) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_235_4' (./rpn_util.h:235:35) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (./rpn_util.h:46:25) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (./rpn_util.h:44:21) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_2' (./rpn_util.h:198:27) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (./rpn_util.h:196:23) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_228_2' (./rpn_util.h:228:27) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (./rpn_util.h:74:26) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (./rpn_util.h:72:22) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_245_5' (./rpn_util.h:245:36) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_2' (./rpn_util.h:172:27) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (./rpn_util.h:170:23) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_235_4' (./rpn_util.h:235:35) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (./rpn_util.h:46:25) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (./rpn_util.h:44:21) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_2' (./rpn_util.h:198:27) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (./rpn_util.h:196:23) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (./rpn_util.h:74:26) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (./rpn_util.h:72:22) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_245_5' (./rpn_util.h:245:36) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_2' (./rpn_util.h:172:27) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (./rpn_util.h:170:23) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_235_4' (./rpn_util.h:235:35) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (./rpn_util.h:46:25) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (./rpn_util.h:44:21) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_2' (./rpn_util.h:198:27) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (./rpn_util.h:196:23) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (./rpn_util.h:74:26) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (./rpn_util.h:72:22) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_245_5' (./rpn_util.h:245:36) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_2' (./rpn_util.h:172:27) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (./rpn_util.h:170:23) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_235_4' (./rpn_util.h:235:35) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (./rpn_util.h:46:25) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (./rpn_util.h:44:21) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_2' (./rpn_util.h:198:27) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (./rpn_util.h:196:23) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_228_2' (./rpn_util.h:228:27) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_226_1' (./rpn_util.h:226:23) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (./rpn_util.h:74:26) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (./rpn_util.h:72:22) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_245_5' (./rpn_util.h:245:36) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_2' (./rpn_util.h:172:27) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (./rpn_util.h:170:23) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_235_4' (./rpn_util.h:235:35) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (./rpn_util.h:46:25) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (./rpn_util.h:44:21) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_2' (./rpn_util.h:198:27) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (./rpn_util.h:196:23) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_228_2' (./rpn_util.h:228:27) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_226_1' (./rpn_util.h:226:23) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (./rpn_util.h:74:26) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (./rpn_util.h:72:22) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_245_5' (./rpn_util.h:245:36) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_2' (./rpn_util.h:172:27) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (./rpn_util.h:170:23) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_235_4' (./rpn_util.h:235:35) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (./rpn_util.h:46:25) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (./rpn_util.h:44:21) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_2' (./rpn_util.h:198:27) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (./rpn_util.h:196:23) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (./rpn_util.h:74:26) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (./rpn_util.h:72:22) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_245_5' (./rpn_util.h:245:36) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_2' (./rpn_util.h:172:27) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (./rpn_util.h:170:23) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_235_4' (./rpn_util.h:235:35) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (./rpn_util.h:46:25) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (./rpn_util.h:44:21) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_2' (./rpn_util.h:198:27) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (./rpn_util.h:196:23) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>'.
Execute           auto_get_db
Command         transform done; 90.85 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 88.03 seconds. CPU system time: 0.63 seconds. Elapsed time: 90.85 seconds; current allocated memory: 3.280 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 7322.25 sec.
Command     elaborate done; 7473.19 sec.
Execute     ap_eval exec zip -j /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.18 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'rpn_top' ...
Execute       ap_set_top_model rpn_top 
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.3' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1' to 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' to 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1' to 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' to 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1' to 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' to 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.2' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1' to 'rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>' to 'rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.4' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1' to 'rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>' to 'rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.6' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.4' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.6' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.6' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.6' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.6' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1' to 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1' to 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1' to 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1' to 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' to 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.8' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_157_1' to 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.8' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.8' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1' to 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.8' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.8' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' to 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.7' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.5' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.7' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.7' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.7' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.7' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1' to 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.5' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.5' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1' to 'rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.5' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.5' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' to 'rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.9' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.6' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.9' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.9' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1' to 'rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.9' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.9' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' to 'rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s'.
Command       ap_set_top_model done; 1.97 sec.
Execute       get_model_list rpn_top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model rpn_top 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_926_109 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_909_108 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_897_106 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 
Execute       preproc_iomode -model rpn_top_Pipeline_42 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_826_103 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_801_101 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_783_99 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_741_98 
Execute       preproc_iomode -model rpn_top_Pipeline_37 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_717_96 
Execute       preproc_iomode -model rpn_top_Pipeline_35 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_694_94 
Execute       preproc_iomode -model rpn_top_Pipeline_33 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_671_92 
Execute       preproc_iomode -model rpn_top_Pipeline_31 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 
Execute       preproc_iomode -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.9 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.9 
Execute       preproc_iomode -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.9 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.9 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.6 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.9 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 
Execute       preproc_iomode -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.5 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.5 
Execute       preproc_iomode -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.5 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.3 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.5 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 
Execute       preproc_iomode -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 
Execute       preproc_iomode -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.2 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 
Execute       preproc_iomode -model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 
Execute       preproc_iomode -model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.7 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.7 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.3 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.7 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.7 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.5 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.7 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 
Execute       preproc_iomode -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.8 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.8 
Execute       preproc_iomode -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.8 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.8 
Execute       preproc_iomode -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_157_1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.8 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 
Execute       preproc_iomode -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 
Execute       preproc_iomode -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 
Execute       preproc_iomode -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 
Execute       preproc_iomode -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 
Execute       preproc_iomode -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
Execute       preproc_iomode -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 
Execute       preproc_iomode -model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 
Execute       preproc_iomode -model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.6 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.6 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.2 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.6 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.6 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.4 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.6 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 
Execute       preproc_iomode -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 
Execute       preproc_iomode -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.4 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 
Execute       preproc_iomode -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 
Execute       preproc_iomode -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.2 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 
Execute       preproc_iomode -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 
Execute       preproc_iomode -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.1 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 
Execute       preproc_iomode -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 
Execute       preproc_iomode -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 
Execute       preproc_iomode -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 
Execute       preproc_iomode -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 
Execute       preproc_iomode -model rpn_conv_3x3 
Execute       preproc_iomode -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.3 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
Execute       get_model_list rpn_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.3 rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 rpn_conv_3x3 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 {rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 {rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 {rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 {rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 {rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 {rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 {rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 {rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>} rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.4 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 {rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 {rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>} rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.6 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.6 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.6 rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.6 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.6 {rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 {rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 {rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 {rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 {rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.8 {rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_157_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.8 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.8 {rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.8 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.8 {rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.7 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.7 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.7 rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.7 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.7 {rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 {rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 {rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 {rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.5 {rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.5 {rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.9 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.6 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.9 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.9 {rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.9 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.9 {rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 rpn_top_Pipeline_31 rpn_top_Pipeline_VITIS_LOOP_671_92 rpn_top_Pipeline_33 rpn_top_Pipeline_VITIS_LOOP_694_94 rpn_top_Pipeline_35 rpn_top_Pipeline_VITIS_LOOP_717_96 rpn_top_Pipeline_37 rpn_top_Pipeline_VITIS_LOOP_741_98 rpn_top_Pipeline_VITIS_LOOP_783_99 rpn_top_Pipeline_VITIS_LOOP_801_101 rpn_top_Pipeline_VITIS_LOOP_826_103 rpn_top_Pipeline_42 rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 rpn_top_Pipeline_VITIS_LOOP_897_106 rpn_top_Pipeline_VITIS_LOOP_909_108 rpn_top_Pipeline_VITIS_LOOP_926_109 rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 rpn_top
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.3 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.3 
INFO-FLOW: Configuring Module : rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 ...
Execute       set_default_model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       apply_spec_resource_limit rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
INFO-FLOW: Configuring Module : rpn_conv_3x3 ...
Execute       set_default_model rpn_conv_3x3 
Execute       apply_spec_resource_limit rpn_conv_3x3 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 
INFO-FLOW: Configuring Module : rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 ...
Execute       set_default_model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       apply_spec_resource_limit rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 
INFO-FLOW: Configuring Module : rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> ...
Execute       set_default_model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
Execute       apply_spec_resource_limit rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 
INFO-FLOW: Configuring Module : rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 ...
Execute       set_default_model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       apply_spec_resource_limit rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 
INFO-FLOW: Configuring Module : rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> ...
Execute       set_default_model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
Execute       apply_spec_resource_limit rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.1 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.1 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 
INFO-FLOW: Configuring Module : rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 ...
Execute       set_default_model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       apply_spec_resource_limit rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 
INFO-FLOW: Configuring Module : rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> ...
Execute       set_default_model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
Execute       apply_spec_resource_limit rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.2 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.2 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.2 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 
INFO-FLOW: Configuring Module : rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 ...
Execute       set_default_model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 
Execute       apply_spec_resource_limit rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 
INFO-FLOW: Configuring Module : rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> ...
Execute       set_default_model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> 
Execute       apply_spec_resource_limit rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.4 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.4 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.4 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 
INFO-FLOW: Configuring Module : rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 ...
Execute       set_default_model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 
Execute       apply_spec_resource_limit rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 
INFO-FLOW: Configuring Module : rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> ...
Execute       set_default_model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> 
Execute       apply_spec_resource_limit rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.6 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.6 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.6 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.4 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.4 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.4 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.6 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.6 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.6 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.6 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.6 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.6 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.2 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.2 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.6 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.6 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.6 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.6 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.6 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.6 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 ...
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 ...
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 ...
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 ...
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.8 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.8 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.8 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_157_1 ...
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_157_1 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_157_1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.8 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.8 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.8 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.8 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.8 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.8 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 ...
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.8 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.8 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.8 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.8 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.8 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.8 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.7 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.7 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.7 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.5 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.5 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.5 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.7 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.7 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.7 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.7 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.7 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.7 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.3 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.7 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.7 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.7 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.7 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.7 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.7 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.1 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.1 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.2 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.2 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 ...
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.5 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.5 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.5 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.3 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.5 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.5 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.5 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 ...
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.5 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.5 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.5 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.5 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.5 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.5 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.9 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.9 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.9 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.6 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.6 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.6 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.9 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.9 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.9 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.9 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.9 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.9 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 ...
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.9 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.9 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.9 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.9 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.9 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.9 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_31 ...
Execute       set_default_model rpn_top_Pipeline_31 
Execute       apply_spec_resource_limit rpn_top_Pipeline_31 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_671_92 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_671_92 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_671_92 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_33 ...
Execute       set_default_model rpn_top_Pipeline_33 
Execute       apply_spec_resource_limit rpn_top_Pipeline_33 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_694_94 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_694_94 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_694_94 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_35 ...
Execute       set_default_model rpn_top_Pipeline_35 
Execute       apply_spec_resource_limit rpn_top_Pipeline_35 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_717_96 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_717_96 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_717_96 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_37 ...
Execute       set_default_model rpn_top_Pipeline_37 
Execute       apply_spec_resource_limit rpn_top_Pipeline_37 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_741_98 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_741_98 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_741_98 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_783_99 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_783_99 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_783_99 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_801_101 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_801_101 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_801_101 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_826_103 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_826_103 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_826_103 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_42 ...
Execute       set_default_model rpn_top_Pipeline_42 
Execute       apply_spec_resource_limit rpn_top_Pipeline_42 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_897_106 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_897_106 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_897_106 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_909_108 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_909_108 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_909_108 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_926_109 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_926_109 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_926_109 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 
INFO-FLOW: Configuring Module : rpn_top ...
Execute       set_default_model rpn_top 
Execute       apply_spec_resource_limit rpn_top 
INFO-FLOW: Model list for preprocess: rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.3 rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 rpn_conv_3x3 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 {rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 {rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 {rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 {rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 {rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 {rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 {rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 {rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>} rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.4 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 {rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 {rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>} rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.6 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.6 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.6 rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.6 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.6 {rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 {rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 {rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 {rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 {rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.8 {rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_157_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.8 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.8 {rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.8 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.8 {rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.7 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.7 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.7 rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.7 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.7 {rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 {rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 {rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 {rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.5 {rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.5 {rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.9 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.6 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.9 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.9 {rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.9 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.9 {rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 rpn_top_Pipeline_31 rpn_top_Pipeline_VITIS_LOOP_671_92 rpn_top_Pipeline_33 rpn_top_Pipeline_VITIS_LOOP_694_94 rpn_top_Pipeline_35 rpn_top_Pipeline_VITIS_LOOP_717_96 rpn_top_Pipeline_37 rpn_top_Pipeline_VITIS_LOOP_741_98 rpn_top_Pipeline_VITIS_LOOP_783_99 rpn_top_Pipeline_VITIS_LOOP_801_101 rpn_top_Pipeline_VITIS_LOOP_826_103 rpn_top_Pipeline_42 rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 rpn_top_Pipeline_VITIS_LOOP_897_106 rpn_top_Pipeline_VITIS_LOOP_909_108 rpn_top_Pipeline_VITIS_LOOP_926_109 rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 rpn_top
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.3 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.3 
INFO-FLOW: Preprocessing Module: rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 ...
Execute       set_default_model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       cdfg_preprocess -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       rtl_gen_preprocess rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
INFO-FLOW: Preprocessing Module: rpn_conv_3x3 ...
Execute       set_default_model rpn_conv_3x3 
Execute       cdfg_preprocess -model rpn_conv_3x3 
Execute       rtl_gen_preprocess rpn_conv_3x3 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 ...
Execute       set_default_model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       cdfg_preprocess -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> ...
Execute       set_default_model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
Execute       cdfg_preprocess -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 ...
Execute       set_default_model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       cdfg_preprocess -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> ...
Execute       set_default_model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
Execute       cdfg_preprocess -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.1 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 ...
Execute       set_default_model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       cdfg_preprocess -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> ...
Execute       set_default_model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
Execute       cdfg_preprocess -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.2 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.2 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.2 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.2 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 ...
Execute       set_default_model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 
Execute       cdfg_preprocess -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> ...
Execute       set_default_model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> 
Execute       cdfg_preprocess -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.4 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.4 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.4 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.4 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 ...
Execute       set_default_model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 
Execute       cdfg_preprocess -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> ...
Execute       set_default_model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> 
Execute       cdfg_preprocess -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.6 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.6 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.6 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.6 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.4 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.4 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.4 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.4 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.6 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.6 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.6 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.6 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.6 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.6 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.6 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.6 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.2 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.2 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.6 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.6 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.6 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.6 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.6 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.6 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.6 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.6 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 ...
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 ...
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 ...
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 ...
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.8 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.8 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.8 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.8 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_157_1 ...
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_157_1 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_157_1 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_157_1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.8 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.8 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.8 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.8 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.8 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.8 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.8 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.8 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 ...
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.8 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.8 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.8 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.8 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.8 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.8 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.8 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.8 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.7 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.7 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.7 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.7 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.5 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.5 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.5 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.5 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.7 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.7 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.7 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.7 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.7 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.7 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.7 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.7 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.7 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.7 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.7 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.7 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.7 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.7 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.7 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.7 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.1 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.1 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.2 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.2 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 ...
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.5 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.5 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.5 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.5 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.5 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.5 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.5 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.5 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 ...
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.5 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.5 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.5 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.5 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.5 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.5 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.5 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.5 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.9 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.9 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.9 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.9 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.6 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.6 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.6 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.6 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.9 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.9 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.9 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.9 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.9 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.9 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.9 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.9 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 ...
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.9 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.9 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.9 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.9 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.9 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.9 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.9 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.9 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_31 ...
Execute       set_default_model rpn_top_Pipeline_31 
Execute       cdfg_preprocess -model rpn_top_Pipeline_31 
Execute       rtl_gen_preprocess rpn_top_Pipeline_31 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_671_92 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_671_92 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_671_92 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_671_92 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_33 ...
Execute       set_default_model rpn_top_Pipeline_33 
Execute       cdfg_preprocess -model rpn_top_Pipeline_33 
Execute       rtl_gen_preprocess rpn_top_Pipeline_33 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_694_94 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_694_94 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_694_94 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_694_94 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_35 ...
Execute       set_default_model rpn_top_Pipeline_35 
Execute       cdfg_preprocess -model rpn_top_Pipeline_35 
Execute       rtl_gen_preprocess rpn_top_Pipeline_35 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_717_96 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_717_96 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_717_96 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_717_96 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_37 ...
Execute       set_default_model rpn_top_Pipeline_37 
Execute       cdfg_preprocess -model rpn_top_Pipeline_37 
Execute       rtl_gen_preprocess rpn_top_Pipeline_37 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_741_98 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_741_98 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_741_98 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_741_98 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_783_99 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_783_99 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_783_99 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_783_99 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_801_101 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_801_101 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_801_101 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_801_101 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_826_103 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_826_103 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_826_103 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_826_103 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_42 ...
Execute       set_default_model rpn_top_Pipeline_42 
Execute       cdfg_preprocess -model rpn_top_Pipeline_42 
Execute       rtl_gen_preprocess rpn_top_Pipeline_42 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_897_106 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_897_106 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_897_106 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_897_106 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_909_108 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_909_108 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_909_108 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_909_108 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_926_109 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_926_109 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_926_109 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_926_109 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 
INFO-FLOW: Preprocessing Module: rpn_top ...
Execute       set_default_model rpn_top 
Execute       cdfg_preprocess -model rpn_top 
Execute       rtl_gen_preprocess rpn_top 
INFO-FLOW: Model list for synthesis: rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.3 rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 rpn_conv_3x3 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 {rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 {rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 {rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 {rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 {rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 {rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 {rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 {rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>} rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.4 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 {rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 {rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>} rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.6 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.6 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.6 rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.6 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.6 {rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 {rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 {rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 {rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 {rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.8 {rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_157_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.8 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.8 {rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.8 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.8 {rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.7 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.7 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.7 rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.7 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.7 {rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 {rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 {rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 {rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.5 {rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.5 {rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.9 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.6 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.9 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.9 {rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.9 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.9 {rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 rpn_top_Pipeline_31 rpn_top_Pipeline_VITIS_LOOP_671_92 rpn_top_Pipeline_33 rpn_top_Pipeline_VITIS_LOOP_694_94 rpn_top_Pipeline_35 rpn_top_Pipeline_VITIS_LOOP_717_96 rpn_top_Pipeline_37 rpn_top_Pipeline_VITIS_LOOP_741_98 rpn_top_Pipeline_VITIS_LOOP_783_99 rpn_top_Pipeline_VITIS_LOOP_801_101 rpn_top_Pipeline_VITIS_LOOP_826_103 rpn_top_Pipeline_42 rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 rpn_top_Pipeline_VITIS_LOOP_897_106 rpn_top_Pipeline_VITIS_LOOP_909_108 rpn_top_Pipeline_VITIS_LOOP_926_109 rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 rpn_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln89) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.38 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.34 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.12 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.43 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.3 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.3.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.3 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       schedule -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln36_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add441516_write_ln34', ./rpn_conv_3x3.cpp:34) of variable 'add', ./rpn_conv_3x3.cpp:36 on local variable 'add441516' and 'load' operation ('add441516_load', ./rpn_conv_3x3.cpp:36) on local variable 'add441516'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add441516_write_ln34', ./rpn_conv_3x3.cpp:34) of variable 'add', ./rpn_conv_3x3.cpp:36 on local variable 'add441516' and 'load' operation ('add441516_load', ./rpn_conv_3x3.cpp:36) on local variable 'add441516'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 13, loop 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.49 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.
Execute       set_default_model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       bind -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.bind.adb -f 
INFO-FLOW: Finish binding rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_conv_3x3 
Execute       schedule -model rpn_conv_3x3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_conv_3x3.
Execute       set_default_model rpn_conv_3x3 
Execute       bind -model rpn_conv_3x3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.bind.adb -f 
INFO-FLOW: Finish binding rpn_conv_3x3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.53 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.66 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       schedule -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1.
Execute       set_default_model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       bind -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.81 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.91 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln196_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
Execute       schedule -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.36 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>.
Execute       set_default_model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
Execute       bind -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln110) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln125_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln125) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.43 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.74 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.87 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       schedule -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1.
Execute       set_default_model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       bind -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.79 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.91 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln196_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.38 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
Execute       schedule -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>.
Execute       set_default_model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
Execute       bind -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln144) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln161_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln161) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.46 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.1 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.1.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.1 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.65 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.78 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       schedule -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1.
Execute       set_default_model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       bind -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.93 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.03 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln196_7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.44 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
Execute       schedule -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>.
Execute       set_default_model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
Execute       bind -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln180) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln196_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln196) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_5) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.2 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.2.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.2 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.9 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.05 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 
Execute       schedule -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1.
Execute       set_default_model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 
Execute       bind -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.68 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.79 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln196_9) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> 
Execute       schedule -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>.
Execute       set_default_model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> 
Execute       bind -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln214) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln215) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln231) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.4 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.4.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.4 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.46 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.6 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 
Execute       schedule -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1.
Execute       set_default_model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 
Execute       bind -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.71 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.83 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln196_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.36 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> 
Execute       schedule -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>.
Execute       set_default_model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> 
Execute       bind -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln252) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln275) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.6 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.46 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.6.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.6 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.4 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_157_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.4.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.4 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.6 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 27.96 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 27.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 28.1 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 2.4 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.6.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.6 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.8 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.3 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.03 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6.bind.adb -f 
Command       db_write done; 0.21 sec.
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.6 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.74 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.07 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.6.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.6 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.2 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.2.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.2 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.6 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.95 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 9.07 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.6.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.6 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.6 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202_7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.47 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.6.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.6 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       schedule -model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.5 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.42 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>.
Execute       set_default_model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       bind -model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.59 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.58 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln297) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 9.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.89 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.26 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.31 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln315_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln315) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.46 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_11) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.48 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_157_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 27.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 27.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 27.45 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 2.43 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.76 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.24 seconds; current allocated memory: 3.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.99 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.bind.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.65 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.88 seconds; current allocated memory: 3.282 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.282 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.282 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.282 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.85 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.98 seconds; current allocated memory: 3.283 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.283 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.43 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 3.283 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.283 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       schedule -model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.5 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 3.284 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.41 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>.
Execute       set_default_model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       bind -model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.57 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 3.285 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.58 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln334) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.9 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.6 seconds; current allocated memory: 3.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.25 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.31 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 3.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln348_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln348) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 3.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.43 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 3.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.287 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 
Execute       schedule -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_157_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.287 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1.
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 
Execute       bind -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.287 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 27.53 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 27.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 27.65 seconds; current allocated memory: 3.294 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 2.4 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.78 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.27 seconds; current allocated memory: 3.294 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.01 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 9.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.38 seconds; current allocated memory: 3.295 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.296 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       schedule -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.296 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1.
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       bind -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.296 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.72 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.86 seconds; current allocated memory: 3.296 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.297 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 3.297 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.297 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       schedule -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.5 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 3.297 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.44 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>.
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       bind -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.59 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 3.298 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.57 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln365) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln367) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 9.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.82 seconds; current allocated memory: 3.299 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.24 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.33 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 3.299 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln381_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln381) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 3.299 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.299 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.43 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 3.300 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.300 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 
Execute       schedule -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_157_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.300 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1.
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 
Execute       bind -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.300 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 27.36 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 27.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 27.52 seconds; current allocated memory: 3.307 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 2.37 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4.sched.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.78 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.27 seconds; current allocated memory: 3.307 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.98 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4.bind.adb -f 
Command       db_write done; 0.13 sec.
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.8 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 3.308 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.309 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       schedule -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.309 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1.
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       bind -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.309 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.68 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.85 seconds; current allocated memory: 3.309 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.310 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 3.310 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.310 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> 
Execute       schedule -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.46 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.310 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.44 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>.
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> 
Execute       bind -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.63 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 3.311 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.57 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln399) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln401) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.78 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.5 seconds; current allocated memory: 3.311 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.31 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.4 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 3.312 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln421) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.312 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.312 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.8 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_10) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.44 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 3.312 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.8.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.8 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.312 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_157_1 
Execute       schedule -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_157_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_157_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.313 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_157_1.
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_157_1 
Execute       bind -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_157_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.313 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_157_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.8 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 27.72 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 27.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 27.88 seconds; current allocated memory: 3.319 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 2.55 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8.sched.adb -f 
Command       db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.8.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.8 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.87 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.56 seconds; current allocated memory: 3.319 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.99 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8.bind.adb -f 
Command       db_write done; 0.19 sec.
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.8 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.62 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 9.94 seconds; current allocated memory: 3.321 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.8.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.8 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.322 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       schedule -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.322 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1.
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       bind -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.322 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.8 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.55 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 8.71 seconds; current allocated memory: 3.322 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.8.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.8 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.322 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.8 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.44 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 3.322 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.8.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.8 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.322 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> 
Execute       schedule -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.43 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 3.322 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.4 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>.
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> 
Execute       bind -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.61 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 3.323 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.55 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln441) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.96 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 9.68 seconds; current allocated memory: 3.324 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.25 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.37 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 3.325 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln466) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 3.325 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.325 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.7 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_12) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.54 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 3.325 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.7.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.7 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.326 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.5 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_157_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.326 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.5.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.5 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.326 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.7 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 27.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 26.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 27.3 seconds; current allocated memory: 3.332 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 2.44 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7.sched.adb -f 
Command       db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.7.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.7 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.91 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.48 seconds; current allocated memory: 3.332 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.97 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7.bind.adb -f 
Command       db_write done; 0.17 sec.
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.7 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 9.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.48 seconds; current allocated memory: 3.333 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.7.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.7 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.334 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.334 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.334 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.7 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.87 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.06 seconds; current allocated memory: 3.334 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.7.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.7 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.335 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.7 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.51 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 3.335 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.7.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.7 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.335 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       schedule -model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.53 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 3.336 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.44 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>.
Execute       set_default_model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       bind -model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.64 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 3.337 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.56 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln486) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.49 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.21 seconds; current allocated memory: 3.337 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.337 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln503_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln503) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.48 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 3.337 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.337 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_13) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.58 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 3.338 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.339 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.1 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_157_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.339 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.1.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.1 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.339 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 28.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 28.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 28.5 seconds; current allocated memory: 3.345 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 2.4 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.9 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.36 seconds; current allocated memory: 3.346 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.97 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.63 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 9.86 seconds; current allocated memory: 3.347 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.32 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.348 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.1 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.348 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.1.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.1 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.348 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.59 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 8.76 seconds; current allocated memory: 3.348 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.39 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 3.348 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202_7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.55 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 3.349 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.349 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       schedule -model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.53 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 3.349 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.41 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>.
Execute       set_default_model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       bind -model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.65 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 3.350 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.59 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln521) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln523) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.56 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.33 seconds; current allocated memory: 3.351 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.351 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln540_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln540) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.49 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 3.351 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.351 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_17) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.54 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 3.352 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.352 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.2 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_157_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.353 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.2.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.2 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.353 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 26.97 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 26.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 27.15 seconds; current allocated memory: 3.359 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 2.32 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3.sched.adb -f 
Command       db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.84 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.3 seconds; current allocated memory: 3.359 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.03 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3.bind.adb -f 
Command       db_write done; 0.19 sec.
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 9.76 seconds; current allocated memory: 3.360 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.31 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.361 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       schedule -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.361 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1.
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       bind -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.361 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.47 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 8.65 seconds; current allocated memory: 3.361 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.31 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.362 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.51 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 3.362 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.362 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       schedule -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.57 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 3.362 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.41 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>.
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       bind -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.66 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 3.363 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.56 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln558) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln560) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.54 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 3.363 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.364 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln585_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln585) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.49 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 3.364 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.364 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.5 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_16) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.52 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 3.365 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.5.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.5 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.365 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_157_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.365 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.365 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 28.03 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 27.71 seconds. CPU system time: 0.05 seconds. Elapsed time: 28.22 seconds; current allocated memory: 3.372 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 2.47 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5.sched.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.88 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.46 seconds; current allocated memory: 3.372 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.99 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5.bind.adb -f 
Command       db_write done; 0.16 sec.
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.5 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.64 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 9.97 seconds; current allocated memory: 3.373 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.5.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.5 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.34 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.374 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       schedule -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.374 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1.
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       bind -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.374 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.5 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.67 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 8.86 seconds; current allocated memory: 3.374 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.5.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.5 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.33 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.374 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.5 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.51 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 3.374 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.5.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.5 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.31 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.375 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> 
Execute       schedule -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.47 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 3.375 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.53 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>.
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> 
Execute       bind -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.68 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.23 seconds; current allocated memory: 3.376 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.6 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln603) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln605) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.59 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.37 seconds; current allocated memory: 3.376 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.31 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.376 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln624) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.46 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 3.377 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.31 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.377 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.9 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_8) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.52 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 3.378 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.9.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.9 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.378 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.6 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_157_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.378 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.6.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.6 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.31 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.378 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.9 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:252) on array 'rpn_in_fm_buf' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 29.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 29.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 29.61 seconds; current allocated memory: 3.384 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 2.34 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9.sched.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.9.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.9 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.94 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.42 seconds; current allocated memory: 3.384 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.07 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9.bind.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.9 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.7 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.07 seconds; current allocated memory: 3.387 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.9.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.9 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.34 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.387 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       schedule -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.387 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1.
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       bind -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.387 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.9 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 10.58 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.78 seconds; current allocated memory: 3.387 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.9.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.9 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.34 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.387 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.9 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.5 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 3.387 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.9.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.9 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.32 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.387 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> 
Execute       schedule -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 3.387 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.4 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>.
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> 
Execute       bind -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.66 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 3.388 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.55 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln644) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.56 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.31 seconds; current allocated memory: 3.389 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.32 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.389 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_31 
Execute       schedule -model rpn_top_Pipeline_31 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.389 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_31.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_31.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_31.
Execute       set_default_model rpn_top_Pipeline_31 
Execute       bind -model rpn_top_Pipeline_31 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.389 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_31.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_31.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_31.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_671_92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_671_92 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_671_92 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_671_92'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_671_92'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.38 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 3.390 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_671_92.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_671_92.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_671_92.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_671_92 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_671_92 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.31 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.390 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_671_92.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_671_92.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_671_92.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_33 
Execute       schedule -model rpn_top_Pipeline_33 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.390 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_33.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_33.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_33.
Execute       set_default_model rpn_top_Pipeline_33 
Execute       bind -model rpn_top_Pipeline_33 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.390 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_33.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_33.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_33.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_694_94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_694_94 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_694_94 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_694_94'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_694_94'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.5 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 3.390 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_694_94.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_694_94.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_694_94.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_694_94 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_694_94 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.32 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.390 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_694_94.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_694_94.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_694_94.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_35 
Execute       schedule -model rpn_top_Pipeline_35 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 3.391 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_35.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_35.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_35.
Execute       set_default_model rpn_top_Pipeline_35 
Execute       bind -model rpn_top_Pipeline_35 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.32 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.391 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_35.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_35.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_35.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_717_96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_717_96 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_717_96 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_717_96'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_717_96'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.41 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 3.391 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_717_96.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_717_96.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_717_96.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_717_96 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_717_96 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.33 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.391 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_717_96.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_717_96.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_717_96.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_37 
Execute       schedule -model rpn_top_Pipeline_37 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 3.391 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_37.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_37.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_37.
Execute       set_default_model rpn_top_Pipeline_37 
Execute       bind -model rpn_top_Pipeline_37 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.33 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.391 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_37.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_37.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_37.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_741_98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_741_98 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_741_98 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_741_98'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_741_98'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 3.392 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_741_98.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_741_98.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_741_98.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_741_98 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_741_98 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.33 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.392 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_741_98.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_741_98.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_741_98.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_783_99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_783_99 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_783_99 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_783_99'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_783_99' (loop 'VITIS_LOOP_783_99'): Unable to schedule 'load' operation ('anchor_box0_load_1', ./rpn_top.cpp:787) on array 'anchor_box0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'anchor_box0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_783_99'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.54 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 3.394 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_783_99.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_783_99.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_783_99.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_783_99 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_783_99 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.36 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.394 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_783_99.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_783_99.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_783_99.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_801_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_801_101 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_801_101 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_801_101'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_801_101' (loop 'VITIS_LOOP_801_101'): Unable to schedule 'load' operation ('anchor_box4_load_1', ./rpn_top.cpp:805) on array 'anchor_box4' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'anchor_box4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_801_101'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.41 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 3.394 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_801_101.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_801_101.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_801_101.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_801_101 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_801_101 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.35 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.394 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_801_101.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_801_101.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_801_101.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_826_103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_826_103 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_826_103 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_826_103'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_826_103' (loop 'VITIS_LOOP_826_103'): Unable to schedule 'store' operation ('bboxes_addr_1_write_ln861', ./rpn_top.cpp:861) of variable 'bitcast_ln861', ./rpn_top.cpp:861 on array 'bboxes' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'bboxes'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 39, loop 'VITIS_LOOP_826_103'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 25.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 25.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 25.47 seconds; current allocated memory: 3.397 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_826_103.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.36 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_826_103.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_826_103.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_826_103 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_826_103 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.54 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 3.397 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_826_103.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_826_103.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_826_103.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_42 
Execute       schedule -model rpn_top_Pipeline_42 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.397 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_42.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_42.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_42.
Execute       set_default_model rpn_top_Pipeline_42 
Execute       bind -model rpn_top_Pipeline_42 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.33 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.397 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_42.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_42.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_42.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'nms_index'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_880_104_VITIS_LOOP_884_105'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105' (loop 'VITIS_LOOP_880_104_VITIS_LOOP_884_105'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('nms_flag_addr_1_write_ln893', ./rpn_top.cpp:893) of constant 1 on array 'nms_flag' and 'load' operation ('nms_flag_load', ./rpn_top.cpp:886) on array 'nms_flag'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_880_104_VITIS_LOOP_884_105'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.57 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 3.398 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.34 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.398 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_897_106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_897_106 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_897_106 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_897_106'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_897_106'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 3.398 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_897_106.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_897_106.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_897_106.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_897_106 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_897_106 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.33 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.398 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_897_106.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_897_106.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_897_106.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_909_108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_909_108 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_909_108 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'nms_index'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_909_108'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_909_108' (loop 'VITIS_LOOP_909_108'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('nms_flag_addr_write_ln921', ./rpn_top.cpp:921) of constant 0 on array 'nms_flag' and 'load' operation ('nms_flag_load', ./rpn_top.cpp:910) on array 'nms_flag'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_909_108' (loop 'VITIS_LOOP_909_108'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('nms_flag_addr_write_ln921', ./rpn_top.cpp:921) of constant 0 on array 'nms_flag' and 'load' operation ('nms_flag_load', ./rpn_top.cpp:910) on array 'nms_flag'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_909_108' (loop 'VITIS_LOOP_909_108'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('nms_flag_addr_write_ln921', ./rpn_top.cpp:921) of constant 0 on array 'nms_flag' and 'load' operation ('nms_flag_load', ./rpn_top.cpp:910) on array 'nms_flag'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_909_108' (loop 'VITIS_LOOP_909_108'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('nms_flag_addr_write_ln921', ./rpn_top.cpp:921) of constant 0 on array 'nms_flag' and 'load' operation ('nms_flag_load', ./rpn_top.cpp:910) on array 'nms_flag'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_909_108' (loop 'VITIS_LOOP_909_108'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('nms_flag_addr_write_ln921', ./rpn_top.cpp:921) of constant 0 on array 'nms_flag' and 'load' operation ('nms_flag_load', ./rpn_top.cpp:910) on array 'nms_flag'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_909_108' (loop 'VITIS_LOOP_909_108'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'store' operation ('nms_flag_addr_write_ln921', ./rpn_top.cpp:921) of constant 0 on array 'nms_flag' and 'load' operation ('nms_flag_load', ./rpn_top.cpp:910) on array 'nms_flag'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_909_108' (loop 'VITIS_LOOP_909_108'): Unable to schedule 'load' operation ('bboxes_load_9', ./rpn_top.cpp:914) on array 'bboxes' due to limited memory ports (II = 28). Please consider using a memory core with more ports or partitioning the array 'bboxes'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 29, Depth = 29, loop 'VITIS_LOOP_909_108'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 25.68 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 25.3 seconds. CPU system time: 0.06 seconds. Elapsed time: 26.01 seconds; current allocated memory: 3.399 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_909_108.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.29 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_909_108.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_909_108.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_909_108 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_909_108 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.5 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 3.399 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_909_108.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_909_108.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_909_108.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_926_109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_926_109 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_926_109 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'nms_index'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_926_109'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_926_109' (loop 'VITIS_LOOP_926_109'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('nms_index_addr_write_ln928', ./rpn_top.cpp:928) of variable 'nms_index_load', ./rpn_top.cpp:928 on array 'nms_index' and 'load' operation ('nms_index_load', ./rpn_top.cpp:928) on array 'nms_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_926_109'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 3.400 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_926_109.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_926_109.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_926_109.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_926_109 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_926_109 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.33 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.400 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_926_109.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_926_109.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_926_109.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'nms_index'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_933_110_VITIS_LOOP_934_111'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_933_110_VITIS_LOOP_934_111'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.44 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.67 seconds; current allocated memory: 3.401 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.38 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.401 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top 
Execute       schedule -model rpn_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'nms_index'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.05 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.32 seconds; current allocated memory: 3.402 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.11 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top.
Execute       set_default_model rpn_top 
Execute       bind -model rpn_top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.02 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.17 seconds; current allocated memory: 3.403 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 5.65 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.bind.adb -f 
INFO-FLOW: Finish binding rpn_top.
Execute       get_model_list rpn_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.3 
Execute       rtl_gen_preprocess rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       rtl_gen_preprocess rpn_conv_3x3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.2 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.4 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.6 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.4 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.6 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.6 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.6 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.6 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.8 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_157_1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.8 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.8 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.8 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.8 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.7 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.5 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.7 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.7 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.7 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.7 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.5 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.5 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.5 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.5 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.9 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.6 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.9 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.9 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.9 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.9 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 
Execute       rtl_gen_preprocess rpn_top_Pipeline_31 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_671_92 
Execute       rtl_gen_preprocess rpn_top_Pipeline_33 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_694_94 
Execute       rtl_gen_preprocess rpn_top_Pipeline_35 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_717_96 
Execute       rtl_gen_preprocess rpn_top_Pipeline_37 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_741_98 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_783_99 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_801_101 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_826_103 
Execute       rtl_gen_preprocess rpn_top_Pipeline_42 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_897_106 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_909_108 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_926_109 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 
Execute       rtl_gen_preprocess rpn_top 
INFO-FLOW: Model list for RTL generation: rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.3 rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 rpn_conv_3x3 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 {rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 {rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 {rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 {rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 {rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 {rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 {rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 {rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>} rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.4 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 {rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 {rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>} rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.6 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.6 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.6 rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.6 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.6 {rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 {rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 {rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 {rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 {rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.8 {rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_157_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.8 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.8 {rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.8 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.8 {rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.7 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.7 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.7 rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.7 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.7 {rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 {rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 {rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 {rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.5 {rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.5 {rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.9 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.6 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.9 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.9 {rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.9 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.9 {rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 rpn_top_Pipeline_31 rpn_top_Pipeline_VITIS_LOOP_671_92 rpn_top_Pipeline_33 rpn_top_Pipeline_VITIS_LOOP_694_94 rpn_top_Pipeline_35 rpn_top_Pipeline_VITIS_LOOP_717_96 rpn_top_Pipeline_37 rpn_top_Pipeline_VITIS_LOOP_741_98 rpn_top_Pipeline_VITIS_LOOP_783_99 rpn_top_Pipeline_VITIS_LOOP_801_101 rpn_top_Pipeline_VITIS_LOOP_826_103 rpn_top_Pipeline_42 rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 rpn_top_Pipeline_VITIS_LOOP_897_106 rpn_top_Pipeline_VITIS_LOOP_909_108 rpn_top_Pipeline_VITIS_LOOP_926_109 rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 rpn_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' pipeline 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'.
Command       create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.29 seconds; current allocated memory: 3.404 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_9s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3'.
Command       create_rtl_model done; 0.38 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 3.405 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3' pipeline 'VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 3.408 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' pipeline 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'.
Command       create_rtl_model done; 0.56 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.98 seconds; current allocated memory: 3.410 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       gen_rtl rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       syn_report -csynth -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.adb 
Execute       db_write -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_conv_3x3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_conv_3x3'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.413 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_conv_3x3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_conv_3x3 
Execute       gen_rtl rpn_conv_3x3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_conv_3x3 
Execute       syn_report -csynth -model rpn_conv_3x3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_conv_3x3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_conv_3x3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_conv_3x3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_conv_3x3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_conv_3x3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.adb 
Execute       db_write -model rpn_conv_3x3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_conv_3x3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3'.
Command       create_rtl_model done; 0.4 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 3.415 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 3.417 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1 
Execute       gen_rtl rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1 
Execute       syn_report -csynth -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1.adb 
Execute       db_write -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3'.
Command       create_rtl_model done; 0.4 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 3.419 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3' pipeline 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3'.
Command       create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.72 seconds; current allocated memory: 3.421 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s'.
Command       create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 3.423 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s 
Execute       gen_rtl rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s 
Execute       syn_report -csynth -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.26 sec.
Execute       db_write -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s.adb 
Execute       db_write -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6' pipeline 'VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6'.
Command       create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 3.426 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9' pipeline 'VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9'.
Command       create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.428 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
Command       create_rtl_model done; 0.34 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.74 seconds; current allocated memory: 3.430 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3' pipeline 'VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 3.433 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
Command       create_rtl_model done; 0.32 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.75 seconds; current allocated memory: 3.436 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 3.437 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1 
Execute       gen_rtl rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1 
Execute       syn_report -csynth -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1.adb 
Execute       db_write -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
Command       create_rtl_model done; 0.4 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 3.439 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
Command       create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 3.441 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s'.
Command       create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 3.443 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s 
Execute       gen_rtl rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s 
Execute       syn_report -csynth -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.25 sec.
Execute       db_write -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s.adb 
Execute       db_write -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12' pipeline 'VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12'.
Command       create_rtl_model done; 0.34 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 3.447 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15' pipeline 'VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15'.
Command       create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 3.449 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1'.
Command       create_rtl_model done; 0.34 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 3.451 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1' pipeline 'VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 3.453 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1'.
Command       create_rtl_model done; 0.35 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.8 seconds; current allocated memory: 3.456 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 3.457 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1 
Execute       gen_rtl rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1 
Execute       syn_report -csynth -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1.adb 
Execute       db_write -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1'.
Command       create_rtl_model done; 0.39 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 3.459 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1' pipeline 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1'.
Command       create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.74 seconds; current allocated memory: 3.461 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 3.464 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s 
Execute       gen_rtl rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s 
Execute       syn_report -csynth -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.23 sec.
Execute       db_write -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s.adb 
Execute       db_write -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18' pipeline 'VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18'.
Command       create_rtl_model done; 0.34 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.93 seconds; current allocated memory: 3.465 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21' pipeline 'VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_5ns_5ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_5ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21'.
Command       create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.7 seconds; current allocated memory: 3.468 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2'.
Command       create_rtl_model done; 0.34 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.74 seconds; current allocated memory: 3.470 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2' pipeline 'VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 3.472 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2'.
Command       create_rtl_model done; 0.39 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 3.475 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 3.476 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1 
Execute       gen_rtl rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1 
Execute       syn_report -csynth -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1.adb 
Execute       db_write -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2'.
Command       create_rtl_model done; 0.41 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 3.477 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2' pipeline 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2'.
Command       create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 3.480 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 3.481 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s 
Execute       gen_rtl rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s 
Execute       syn_report -csynth -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.24 sec.
Execute       db_write -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s.adb 
Execute       db_write -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24' pipeline 'VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_5ns_5ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_5ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24'.
Command       create_rtl_model done; 0.35 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 3.484 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27' pipeline 'VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_4ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.487 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4'.
Command       create_rtl_model done; 0.36 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.79 seconds; current allocated memory: 3.489 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.4 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4' pipeline 'VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 3.491 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.4 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.4 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.4 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.4 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.4 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4'.
Command       create_rtl_model done; 0.36 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 3.493 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 3.495 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1 
Execute       gen_rtl rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1 
Execute       syn_report -csynth -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1.adb 
Execute       db_write -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4'.
Command       create_rtl_model done; 0.44 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 3.496 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4' pipeline 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4'.
Command       create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 3.498 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s'.
Command       create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 3.500 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s 
Execute       gen_rtl rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s 
Execute       syn_report -csynth -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.22 sec.
Execute       db_write -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s.adb 
Execute       db_write -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30' pipeline 'VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_4ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30'.
Command       create_rtl_model done; 0.31 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 3.502 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33' pipeline 'VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33'.
Command       create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.7 seconds; current allocated memory: 3.504 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.6 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6'.
Command       create_rtl_model done; 0.37 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.79 seconds; current allocated memory: 3.506 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.6 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.6 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.6 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.6 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.6 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.4 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4' pipeline 'VITIS_LOOP_157_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 3.509 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.4 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.4 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.4 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.4 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.4 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.6 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6'.
Command       create_rtl_model done; 0.55 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 3.514 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.6 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.6 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.67 sec.
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.33 sec.
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.32 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.6 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6.adb 
Command       db_write done; 0.43 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.6 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.6 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.6 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6'.
Command       create_rtl_model done; 0.36 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.14 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.55 seconds; current allocated memory: 3.525 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.6 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.6 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.6 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.6 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.6 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 3.527 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.6 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6'.
Command       create_rtl_model done; 0.36 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.71 seconds; current allocated memory: 3.528 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.6 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.6 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.6 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.6 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.6 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.6 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6' pipeline 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6'.
Command       create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.76 seconds; current allocated memory: 3.530 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.6 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.6 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.6 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.6 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.6 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s'.
Command       create_rtl_model done; 0.33 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.81 seconds; current allocated memory: 3.534 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s 
Execute       gen_rtl rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.7 sec.
Execute       db_write -model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s.adb 
Execute       db_write -model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36' pipeline 'VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_8ns_8ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36'.
Command       create_rtl_model done; 0.52 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.68 seconds; current allocated memory: 3.538 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39' pipeline 'VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39'.
Command       create_rtl_model done; 0.3 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.93 seconds; current allocated memory: 3.540 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3'.
Command       create_rtl_model done; 0.37 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 3.543 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1' pipeline 'VITIS_LOOP_157_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 3.545 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
Command       create_rtl_model done; 0.54 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 3.551 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.69 sec.
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.35 sec.
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.33 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.adb 
Command       db_write done; 0.51 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3'.
Command       create_rtl_model done; 0.38 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.22 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.73 seconds; current allocated memory: 3.562 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.564 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
Command       create_rtl_model done; 0.38 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 3.565 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3'.
Command       create_rtl_model done; 0.31 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 3.567 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s'.
Command       create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 3.571 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s 
Execute       gen_rtl rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.72 sec.
Execute       db_write -model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s.adb 
Execute       db_write -model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42' pipeline 'VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_7ns_7ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_8ns_7ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42'.
Command       create_rtl_model done; 0.64 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.34 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.86 seconds; current allocated memory: 3.575 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45' pipeline 'VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45'.
Command       create_rtl_model done; 0.3 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.99 seconds; current allocated memory: 3.578 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2'.
Command       create_rtl_model done; 0.37 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 3.580 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1' pipeline 'VITIS_LOOP_157_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.63 seconds; current allocated memory: 3.582 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1 
Execute       gen_rtl rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1.adb 
Execute       db_write -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2'.
Command       create_rtl_model done; 0.56 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.92 seconds; current allocated memory: 3.588 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.66 sec.
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.34 sec.
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.41 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2.adb 
Command       db_write done; 0.47 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2'.
Command       create_rtl_model done; 0.38 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.74 seconds; current allocated memory: 3.599 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 3.601 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1 
Execute       gen_rtl rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1.adb 
Execute       db_write -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2'.
Command       create_rtl_model done; 0.42 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 3.603 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2' pipeline 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2'.
Command       create_rtl_model done; 0.31 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.82 seconds; current allocated memory: 3.604 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s'.
Command       create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 3.607 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s 
Execute       gen_rtl rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.66 sec.
Execute       db_write -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s.adb 
Execute       db_write -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48' pipeline 'VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_6ns_6ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_8ns_6ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48'.
Command       create_rtl_model done; 0.63 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.74 seconds; current allocated memory: 3.611 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51' pipeline 'VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_5ns_5ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_5ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51'.
Command       create_rtl_model done; 0.4 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 3.614 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4'.
Command       create_rtl_model done; 0.4 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 3.617 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1' pipeline 'VITIS_LOOP_157_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 3.619 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1 
Execute       gen_rtl rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1.adb 
Execute       db_write -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4'.
Command       create_rtl_model done; 0.56 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 3.624 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.67 sec.
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.33 sec.
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.29 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4.adb 
Command       db_write done; 0.45 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4'.
Command       create_rtl_model done; 0.39 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.16 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.62 seconds; current allocated memory: 3.635 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 3.639 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1 
Execute       gen_rtl rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1.adb 
Execute       db_write -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4'.
Command       create_rtl_model done; 0.41 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.8 seconds; current allocated memory: 3.640 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4' pipeline 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4'.
Command       create_rtl_model done; 0.31 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 3.642 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s'.
Command       create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 3.644 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s 
Execute       gen_rtl rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.65 sec.
Execute       db_write -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s.adb 
Execute       db_write -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54' pipeline 'VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_5ns_5ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_8ns_5ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54'.
Command       create_rtl_model done; 0.65 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.78 seconds; current allocated memory: 3.647 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57' pipeline 'VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_4ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57'.
Command       create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.94 seconds; current allocated memory: 3.651 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.8 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8'.
Command       create_rtl_model done; 0.4 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 3.654 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.8 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.8 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.8 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.8 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.8 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.8 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.8 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.8 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_157_1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1' pipeline 'VITIS_LOOP_157_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.67 seconds; current allocated memory: 3.655 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_157_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1 
Execute       gen_rtl rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_157_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_157_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_157_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_157_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_157_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1.adb 
Execute       db_write -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_157_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_157_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.8 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8'.
Command       create_rtl_model done; 0.64 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.07 seconds; current allocated memory: 3.660 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.8 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.8 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.8 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.71 sec.
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.8 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.36 sec.
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.8 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.41 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.8 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8.adb 
Command       db_write done; 0.52 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.8 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.8 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.8 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8'.
Command       create_rtl_model done; 0.43 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.38 seconds. CPU system time: 0.12 seconds. Elapsed time: 3.98 seconds; current allocated memory: 3.671 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.8 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.8 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.8 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.8 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.8 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.8 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.8 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.8 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.74 seconds; current allocated memory: 3.676 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1 
Execute       gen_rtl rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1.adb 
Execute       db_write -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.8 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8'.
Command       create_rtl_model done; 0.42 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.85 seconds; current allocated memory: 3.677 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.8 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.8 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.8 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.8 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.8 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.8 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.8 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.8 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.8 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8' pipeline 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8'.
Command       create_rtl_model done; 0.33 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.89 seconds; current allocated memory: 3.679 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.8 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.8 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.8 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.8 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.8 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.8 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.8 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.8 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s'.
Command       create_rtl_model done; 0.45 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.11 seconds; current allocated memory: 3.681 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s 
Execute       gen_rtl rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.65 sec.
Execute       db_write -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s.adb 
Execute       db_write -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60' pipeline 'VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_8ns_4ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60'.
Command       create_rtl_model done; 0.53 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.7 seconds; current allocated memory: 3.684 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63' pipeline 'VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63'.
Command       create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.97 seconds; current allocated memory: 3.688 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.7 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7'.
Command       create_rtl_model done; 0.4 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.91 seconds; current allocated memory: 3.691 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.7 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.7 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.7 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.7 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.7 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.7 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.7 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.7 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.5 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5' pipeline 'VITIS_LOOP_157_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 3.693 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.5 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.5 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.5 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.5 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.5 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.7 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7'.
Command       create_rtl_model done; 0.61 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.04 seconds; current allocated memory: 3.696 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.7 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.7 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.7 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.66 sec.
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.7 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.35 sec.
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.7 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.39 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.7 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7.adb 
Command       db_write done; 0.52 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.7 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.7 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.7 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7'.
Command       create_rtl_model done; 0.44 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.32 seconds. CPU system time: 0.11 seconds. Elapsed time: 3.91 seconds; current allocated memory: 3.707 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.7 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.7 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.7 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.7 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.7 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.7 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.7 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.7 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.73 seconds; current allocated memory: 3.714 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.7 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7'.
Command       create_rtl_model done; 0.42 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 3.715 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.7 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.7 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.7 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.7 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.7 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.7 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.7 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.7 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.7 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7' pipeline 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7'.
Command       create_rtl_model done; 0.32 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.9 seconds; current allocated memory: 3.716 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.7 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.7 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.7 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.7 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.7 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.7 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.7 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.7 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s'.
Command       create_rtl_model done; 0.37 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.95 seconds; current allocated memory: 3.718 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s 
Execute       gen_rtl rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.72 sec.
Execute       db_write -model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s.adb 
Execute       db_write -model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66' pipeline 'VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_8ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66'.
Command       create_rtl_model done; 0.33 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.57 seconds; current allocated memory: 3.719 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69' pipeline 'VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69'.
Command       create_rtl_model done; 0.34 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 1 seconds; current allocated memory: 3.728 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1'.
Command       create_rtl_model done; 0.41 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.97 seconds; current allocated memory: 3.730 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1' pipeline 'VITIS_LOOP_157_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 3.733 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1'.
Command       create_rtl_model done; 0.6 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.04 seconds; current allocated memory: 3.735 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.7 sec.
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.35 sec.
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.39 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1.adb 
Command       db_write done; 0.5 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.12 sec.
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1'.
Command       create_rtl_model done; 0.41 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.37 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.9 seconds; current allocated memory: 3.743 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.12 sec.
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.75 seconds; current allocated memory: 3.753 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1'.
Command       create_rtl_model done; 0.41 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.86 seconds; current allocated memory: 3.755 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1' pipeline 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1'.
Command       create_rtl_model done; 0.33 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 3.756 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s'.
Command       create_rtl_model done; 0.3 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.9 seconds; current allocated memory: 3.758 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s 
Execute       gen_rtl rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.68 sec.
Execute       db_write -model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s.adb 
Execute       db_write -model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.12 sec.
Execute       gen_tb_info rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72' pipeline 'VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_7ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_7ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72'.
Command       create_rtl_model done; 0.52 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.34 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.77 seconds; current allocated memory: 3.762 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.12 sec.
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75' pipeline 'VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75'.
Command       create_rtl_model done; 0.34 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.05 seconds; current allocated memory: 3.766 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.12 sec.
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3'.
Command       create_rtl_model done; 0.4 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.02 seconds; current allocated memory: 3.769 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2' pipeline 'VITIS_LOOP_157_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 3.771 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.12 sec.
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3'.
Command       create_rtl_model done; 0.59 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.06 seconds; current allocated memory: 3.774 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.65 sec.
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.33 sec.
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.3 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3.adb 
Command       db_write done; 0.49 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.13 sec.
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3'.
Command       create_rtl_model done; 0.42 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.75 seconds; current allocated memory: 3.780 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.13 sec.
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.77 seconds; current allocated memory: 3.783 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1 
Execute       gen_rtl rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1.adb 
Execute       db_write -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.12 sec.
Execute       gen_tb_info rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3'.
Command       create_rtl_model done; 0.5 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.96 seconds; current allocated memory: 3.794 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.17 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.13 sec.
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3' pipeline 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3'.
Command       create_rtl_model done; 0.33 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.12 seconds; current allocated memory: 3.796 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.12 sec.
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s'.
Command       create_rtl_model done; 0.3 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.86 seconds; current allocated memory: 3.798 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s 
Execute       gen_rtl rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.63 sec.
Execute       db_write -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s.adb 
Execute       db_write -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.13 sec.
Execute       gen_tb_info rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78' pipeline 'VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_6ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78'.
Command       create_rtl_model done; 0.43 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.63 seconds; current allocated memory: 3.801 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.12 sec.
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81' pipeline 'VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_5ns_5ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_5ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81'.
Command       create_rtl_model done; 0.35 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.01 seconds; current allocated memory: 3.805 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.13 sec.
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.5 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5'.
Command       create_rtl_model done; 0.41 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.97 seconds; current allocated memory: 3.808 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.5 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.5 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.5 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.5 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.12 sec.
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.5 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3' pipeline 'VITIS_LOOP_157_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.7 seconds; current allocated memory: 3.810 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.13 sec.
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5'.
Command       create_rtl_model done; 0.6 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.08 seconds; current allocated memory: 3.812 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.64 sec.
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.33 sec.
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.3 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5.adb 
Command       db_write done; 0.42 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.15 sec.
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.5 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5'.
Command       create_rtl_model done; 0.44 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.71 seconds; current allocated memory: 3.818 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.5 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.5 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.5 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.5 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.5 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.81 seconds; current allocated memory: 3.830 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1 
Execute       gen_rtl rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1.adb 
Execute       db_write -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.5 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5'.
Command       create_rtl_model done; 0.44 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.94 seconds; current allocated memory: 3.832 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.5 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.5 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.5 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.5 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.5 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.5 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5' pipeline 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5'.
Command       create_rtl_model done; 0.35 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.98 seconds; current allocated memory: 3.833 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.5 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.5 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.5 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.5 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.5 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s'.
Command       create_rtl_model done; 0.3 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.89 seconds; current allocated memory: 3.835 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s 
Execute       gen_rtl rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.62 sec.
Execute       db_write -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s.adb 
Execute       db_write -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84' pipeline 'VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_5ns_5ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_5ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84'.
Command       create_rtl_model done; 0.43 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.6 seconds; current allocated memory: 3.839 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87' pipeline 'VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_4ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87'.
Command       create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 3.842 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.13 sec.
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.9 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9'.
Command       create_rtl_model done; 0.43 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 3.844 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.9 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.9 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.9 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.9 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.9 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.6 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6' pipeline 'VITIS_LOOP_157_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.72 seconds; current allocated memory: 3.844 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.6 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.6 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.6 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.6 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.13 sec.
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.6 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.9 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9'.
Command       create_rtl_model done; 0.6 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 3.844 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.9 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.9 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.65 sec.
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.37 sec.
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.44 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.9 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9.adb 
Command       db_write done; 0.51 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.9 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.16 sec.
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.9 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.9 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9'.
Command       create_rtl_model done; 0.44 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.39 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.02 seconds; current allocated memory: 3.855 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.9 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.9 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.9 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.9 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.16 sec.
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.9 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 3.867 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1 
Execute       gen_rtl rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1.adb 
Execute       db_write -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.15 sec.
Execute       gen_tb_info rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.9 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9'.
Command       create_rtl_model done; 0.43 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.92 seconds; current allocated memory: 3.869 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.9 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.9 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.9 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.9 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.9 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.9 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9' pipeline 'VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9'.
Command       create_rtl_model done; 0.38 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.01 seconds; current allocated memory: 3.870 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.9 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.9 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.9 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.9 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.15 sec.
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.9 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s'.
Command       create_rtl_model done; 0.3 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 3.872 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s 
Execute       gen_rtl rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.65 sec.
Execute       db_write -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s.adb 
Execute       db_write -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.13 sec.
Execute       gen_tb_info rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90' pipeline 'VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_4ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90'.
Command       create_rtl_model done; 0.36 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.64 seconds; current allocated memory: 3.876 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.15 sec.
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_31 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_31.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.86 seconds; current allocated memory: 3.879 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_31 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_31 
Execute       gen_rtl rpn_top_Pipeline_31 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_31 
Execute       syn_report -csynth -model rpn_top_Pipeline_31 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_31_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_31 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_31_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_31 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_31.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_31 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_31.adb 
Execute       db_write -model rpn_top_Pipeline_31 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info rpn_top_Pipeline_31 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_31 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_671_92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_671_92 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_671_92.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_671_92' pipeline 'VITIS_LOOP_671_92' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_671_92'.
Command       create_rtl_model done; 0.3 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.78 seconds; current allocated memory: 3.882 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_671_92 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_671_92 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_671_92 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_671_92 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_671_92 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_671_92_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_671_92 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_671_92_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_671_92 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_671_92.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_671_92 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_671_92.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_671_92 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.15 sec.
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_671_92 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_671_92 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_33 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_33.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 3.883 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_33 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_33 
Execute       gen_rtl rpn_top_Pipeline_33 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_33 
Execute       syn_report -csynth -model rpn_top_Pipeline_33 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_33_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_33 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_33_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_33 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_33.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_33 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_33.adb 
Execute       db_write -model rpn_top_Pipeline_33 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info rpn_top_Pipeline_33 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_33 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_694_94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_694_94 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_694_94.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_694_94' pipeline 'VITIS_LOOP_694_94' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_694_94'.
Command       create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.74 seconds; current allocated memory: 3.884 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_694_94 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_694_94 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_694_94 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_694_94 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_694_94 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_694_94_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_694_94 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_694_94_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_694_94 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_694_94.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_694_94 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_694_94.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_694_94 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.15 sec.
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_694_94 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_694_94 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_35 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_35.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_35'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.885 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_35 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_35 
Execute       gen_rtl rpn_top_Pipeline_35 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_35 
Execute       syn_report -csynth -model rpn_top_Pipeline_35 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_35_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_35 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_35_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_35 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_35.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_35 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_35.adb 
Execute       db_write -model rpn_top_Pipeline_35 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info rpn_top_Pipeline_35 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_35 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_717_96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_717_96 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_717_96.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_717_96' pipeline 'VITIS_LOOP_717_96' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_717_96'.
Command       create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 3.886 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_717_96 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_717_96 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_717_96 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_717_96 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_717_96 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_717_96_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_717_96 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_717_96_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_717_96 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_717_96.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_717_96 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_717_96.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_717_96 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_717_96 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_717_96 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_37 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_37.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_37'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 3.888 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_37 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_37 
Execute       gen_rtl rpn_top_Pipeline_37 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_37 
Execute       syn_report -csynth -model rpn_top_Pipeline_37 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_37_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_37 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_37_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_37 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_37.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_37 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_37.adb 
Execute       db_write -model rpn_top_Pipeline_37 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info rpn_top_Pipeline_37 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_37 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_741_98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_741_98 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_741_98.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_741_98' pipeline 'VITIS_LOOP_741_98' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_741_98'.
Command       create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 3.889 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_741_98 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_741_98 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_741_98 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_741_98 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_741_98 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_741_98_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_741_98 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_741_98_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_741_98 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_741_98.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_741_98 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_741_98.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_741_98 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_741_98 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_741_98 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_783_99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_783_99 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_783_99.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_783_99' pipeline 'VITIS_LOOP_783_99' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_783_99'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.76 seconds; current allocated memory: 3.890 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_783_99 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_783_99 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_783_99 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_783_99 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_783_99 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_783_99_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_783_99 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_783_99_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_783_99 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_783_99.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_783_99 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_783_99.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_783_99 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.15 sec.
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_783_99 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_783_99 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_801_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_801_101 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_801_101.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_801_101' pipeline 'VITIS_LOOP_801_101' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_801_101'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.07 seconds; current allocated memory: 3.892 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_801_101 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_801_101 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_801_101 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_801_101 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_801_101 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_801_101_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_801_101 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_801_101_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_801_101 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_801_101.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_801_101 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_801_101.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_801_101 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_801_101 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_801_101 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_826_103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_826_103 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_826_103.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_826_103' pipeline 'VITIS_LOOP_826_103' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_12ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_826_103'.
Command       create_rtl_model done; 1.04 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.62 seconds; current allocated memory: 3.897 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_826_103 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_826_103 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_826_103 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_826_103 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_826_103 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_826_103_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.18 sec.
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_826_103 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_826_103_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_826_103 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_826_103.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.23 sec.
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_826_103 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_826_103.adb 
Command       db_write done; 0.16 sec.
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_826_103 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.15 sec.
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_826_103 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_826_103 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_42 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_42.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_42'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.25 seconds; current allocated memory: 3.900 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_42 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_42 
Execute       gen_rtl rpn_top_Pipeline_42 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_42 
Execute       syn_report -csynth -model rpn_top_Pipeline_42 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_42_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_42 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_42_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_42 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_42.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_42 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_42.adb 
Execute       db_write -model rpn_top_Pipeline_42 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info rpn_top_Pipeline_42 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_42 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_880_104_VITIS_LOOP_884_105' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105' pipeline 'VITIS_LOOP_880_104_VITIS_LOOP_884_105' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105'.
Command       create_rtl_model done; 0.35 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 3.905 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.15 sec.
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_897_106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_897_106 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_897_106.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_897_106'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 3.906 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_897_106 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_897_106 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_897_106 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_897_106 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_897_106 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_897_106_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_897_106 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_897_106_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_897_106 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_897_106.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_897_106 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_897_106.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_897_106 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_897_106 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_897_106 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_909_108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_909_108 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_909_108.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_909_108' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_909_108'.
Command       create_rtl_model done; 0.86 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.34 seconds; current allocated memory: 3.906 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_909_108 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_909_108 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_909_108 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_909_108 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_909_108 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_909_108_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_909_108 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_909_108_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_909_108 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_909_108.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_909_108 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_909_108.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_909_108 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.15 sec.
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_909_108 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_909_108 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_926_109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_926_109 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_926_109.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_926_109' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_926_109' pipeline 'VITIS_LOOP_926_109' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_926_109'.
Command       create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 3.906 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_926_109 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_926_109 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_926_109 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_926_109 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_926_109 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_926_109_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_926_109 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_926_109_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_926_109 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_926_109.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_926_109 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_926_109.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_926_109 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.16 sec.
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_926_109 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_926_109 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111' pipeline 'VITIS_LOOP_933_110_VITIS_LOOP_934_111' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_12ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111'.
Command       create_rtl_model done; 0.58 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.11 seconds; current allocated memory: 3.906 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.16 sec.
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111.adb 
Command       db_write done; 0.11 sec.
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.19 sec.
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top -top_prefix  -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_input0_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_input1_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_input2_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_input3_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_input4_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_conv_weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_conv_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_cls_weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_cls_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_reg_weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_reg_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output0_cls_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output1_cls_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output2_cls_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output3_cls_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output4_cls_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output0_reg_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output1_reg_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output2_reg_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output3_reg_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output4_reg_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output0_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output1_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output2_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output3_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output4_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/anchor_box0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/anchor_box1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/anchor_box2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/anchor_box3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/anchor_box4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/bboxes' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/dets' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rpn_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top'.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_layer_in_fm_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_param_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_partial_out_fm_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_in_fm_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_weight_buf_3x3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_out_fm_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_weight_buf_1x1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_anchor0_cls_fm_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_anchor1_cls_fm_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_anchor2_cls_fm_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_anchor3_cls_fm_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_anchor4_cls_fm_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_anchor0_reg_fm_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_anchor1_reg_fm_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_anchor2_reg_fm_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_anchor3_reg_fm_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_anchor4_reg_fm_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_topk_index0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_topk_index1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_topk_index2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_topk_index3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_flag0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_flag1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_flag2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_flag3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rois_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_area_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_nms_index_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_nms_flag_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 13.79 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.91 seconds. CPU system time: 0.74 seconds. Elapsed time: 14.78 seconds; current allocated memory: 3.941 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top -istop -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top 
Command       gen_rtl done; 0.16 sec.
Execute       gen_rtl rpn_top -istop -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top 
Execute       syn_report -csynth -model rpn_top -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 6.83 sec.
Execute       db_write -model rpn_top -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.adb 
Command       db_write done; 0.11 sec.
Execute       db_write -model rpn_top -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.15 sec.
Execute       gen_tb_info rpn_top -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top 
Execute       export_constraint_db -f -tool general -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.constraint.tcl 
Execute       syn_report -designview -model rpn_top -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.design.xml 
Command       syn_report done; 12.16 sec.
Execute       syn_report -csynthDesign -model rpn_top -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth.rpt -MHOut /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -wcfg -model rpn_top -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model rpn_top -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.protoinst 
Execute       sc_get_clocks rpn_top 
Execute       sc_get_portdomain rpn_top 
INFO-FLOW: Model list for RTL component generation: rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.3 rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 rpn_conv_3x3 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 {rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 {rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 {rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 {rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 {rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_32_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 {rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 {rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 {rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>} rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.4 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 {rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_32_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 {rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>} rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.6 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.6 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.6 rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.6 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.6 {rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 {rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.4 {rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_157_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.4 {rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.4 {rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.8 {rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_157_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.8 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.8 {rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.8 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.8 {rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.7 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.7 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.7 rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.7 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.7 {rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.1 {rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.3 {rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.3 {rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.5 {rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_32_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.5 {rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.9 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.6 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.9 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.9 {rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_32_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.9 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.9 {rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 rpn_top_Pipeline_31 rpn_top_Pipeline_VITIS_LOOP_671_92 rpn_top_Pipeline_33 rpn_top_Pipeline_VITIS_LOOP_694_94 rpn_top_Pipeline_35 rpn_top_Pipeline_VITIS_LOOP_717_96 rpn_top_Pipeline_37 rpn_top_Pipeline_VITIS_LOOP_741_98 rpn_top_Pipeline_VITIS_LOOP_783_99 rpn_top_Pipeline_VITIS_LOOP_801_101 rpn_top_Pipeline_VITIS_LOOP_826_103 rpn_top_Pipeline_42 rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 rpn_top_Pipeline_VITIS_LOOP_897_106 rpn_top_Pipeline_VITIS_LOOP_909_108 rpn_top_Pipeline_VITIS_LOOP_926_109 rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 rpn_top
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_9ns_8ns_8ns_17_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_9ns_8ns_8ns_17_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_mul_7ns_7ns_13_1_1.
INFO-FLOW: Append model rpn_top_mul_7ns_7ns_13_1_1
INFO-FLOW: Found component rpn_top_ama_addmuladd_7ns_8ns_8ns_9s_17_4_1.
INFO-FLOW: Append model rpn_top_ama_addmuladd_7ns_8ns_8ns_9s_17_4_1
INFO-FLOW: Found component rpn_top_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1.
INFO-FLOW: Append model rpn_top_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.compgen.tcl 
INFO-FLOW: Found component rpn_top_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model rpn_top_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component rpn_top_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model rpn_top_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component rpn_top_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1.
INFO-FLOW: Append model rpn_top_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_conv_3x3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.compgen.tcl 
INFO-FLOW: Found component rpn_top_mul_64ns_64ns_128_1_1.
INFO-FLOW: Append model rpn_top_mul_64ns_64ns_128_1_1
INFO-FLOW: Found component rpn_top_mul_6ns_7ns_12_1_1.
INFO-FLOW: Append model rpn_top_mul_6ns_7ns_12_1_1
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_7ns_6ns_6ns_13_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_7ns_6ns_6ns_13_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1.
INFO-FLOW: Append model rpn_top_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s.compgen.tcl 
INFO-FLOW: Found component rpn_top_mul_3ns_7ns_9_1_1.
INFO-FLOW: Append model rpn_top_mul_3ns_7ns_9_1_1
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_9ns_7ns_7ns_16_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_9ns_7ns_7ns_16_4_1
INFO-FLOW: Found component rpn_top_mac_muladd_9ns_8ns_7ns_17_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_9ns_8ns_7ns_17_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_ama_addmuladd_7ns_8ns_8ns_8s_17_4_1.
INFO-FLOW: Append model rpn_top_ama_addmuladd_7ns_8ns_8ns_8s_17_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1.
INFO-FLOW: Append model rpn_top_ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s.compgen.tcl 
INFO-FLOW: Found component rpn_top_mul_2ns_7ns_8_1_1.
INFO-FLOW: Append model rpn_top_mul_2ns_7ns_8_1_1
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_9ns_6ns_6ns_15_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_9ns_6ns_6ns_15_4_1
INFO-FLOW: Found component rpn_top_mac_muladd_9ns_8ns_6ns_17_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_9ns_8ns_6ns_17_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_ama_addmuladd_7ns_8ns_8ns_7s_17_4_1.
INFO-FLOW: Append model rpn_top_ama_addmuladd_7ns_8ns_8ns_7s_17_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1.
INFO-FLOW: Append model rpn_top_ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_9ns_5ns_5ns_14_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_9ns_5ns_5ns_14_4_1
INFO-FLOW: Found component rpn_top_mac_muladd_9ns_8ns_5ns_17_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_9ns_8ns_5ns_17_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_9ns_8ns_4ns_17_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_9ns_8ns_4ns_17_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_7ns_8ns_8ns_15_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_7ns_8ns_8ns_15_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s.compgen.tcl 
INFO-FLOW: Found component rpn_top_mul_3ns_7ns_8_1_1.
INFO-FLOW: Append model rpn_top_mul_3ns_7ns_8_1_1
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_2ns_8ns_8ns_10_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_2ns_8ns_8ns_10_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_7ns_8ns_7ns_15_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_7ns_8ns_7ns_15_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_2ns_8ns_7ns_10_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_2ns_8ns_7ns_10_4_1
INFO-FLOW: Found component rpn_top_mac_muladd_2ns_7ns_7ns_9_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_2ns_7ns_7ns_9_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_7ns_8ns_6ns_15_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_7ns_8ns_6ns_15_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_2ns_8ns_6ns_10_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_2ns_8ns_6ns_10_4_1
INFO-FLOW: Found component rpn_top_mac_muladd_2ns_6ns_6ns_8_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_2ns_6ns_6ns_8_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_2ns_8ns_5ns_10_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_2ns_8ns_5ns_10_4_1
INFO-FLOW: Found component rpn_top_mac_muladd_2ns_5ns_5ns_7_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_2ns_5ns_5ns_7_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_2ns_8ns_4ns_10_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_2ns_8ns_4ns_10_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_4ns_8ns_8ns_12_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_4ns_8ns_8ns_12_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_4ns_8ns_7ns_12_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_4ns_8ns_7ns_12_4_1
INFO-FLOW: Found component rpn_top_mac_muladd_4ns_7ns_7ns_11_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_4ns_7ns_7ns_11_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_4ns_8ns_6ns_12_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_4ns_8ns_6ns_12_4_1
INFO-FLOW: Found component rpn_top_mac_muladd_4ns_6ns_6ns_10_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_4ns_6ns_6ns_10_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_4ns_8ns_5ns_12_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_4ns_8ns_5ns_12_4_1
INFO-FLOW: Found component rpn_top_mac_muladd_4ns_5ns_5ns_9_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_4ns_5ns_5ns_9_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_4ns_8ns_4ns_12_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_4ns_8ns_4ns_12_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_31] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_31.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_671_92] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_671_92.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_33] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_33.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_694_94] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_694_94.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_35] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_35.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_717_96] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_717_96.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_37] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_37.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_741_98] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_741_98.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_783_99] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_783_99.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_801_101] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_801_101.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_826_103] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_826_103.compgen.tcl 
INFO-FLOW: Found component rpn_top_fsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model rpn_top_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component rpn_top_sitofp_32ns_32_4_no_dsp_1.
INFO-FLOW: Append model rpn_top_sitofp_32ns_32_4_no_dsp_1
INFO-FLOW: Found component rpn_top_mul_3ns_12ns_14_1_1.
INFO-FLOW: Append model rpn_top_mul_3ns_12ns_14_1_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_42] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_42.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_897_106] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_897_106.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_909_108] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_909_108.compgen.tcl 
INFO-FLOW: Found component rpn_top_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model rpn_top_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component rpn_top_dcmp_64ns_64ns_1_2_no_dsp_1.
INFO-FLOW: Append model rpn_top_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_926_109] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_926_109.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111.compgen.tcl 
INFO-FLOW: Found component rpn_top_mul_32s_34ns_65_1_1.
INFO-FLOW: Append model rpn_top_mul_32s_34ns_65_1_1
INFO-FLOW: Found component rpn_top_mul_25s_12ns_32_1_1.
INFO-FLOW: Append model rpn_top_mul_25s_12ns_32_1_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.compgen.tcl 
INFO-FLOW: Found component rpn_top_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model rpn_top_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component rpn_top_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model rpn_top_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component rpn_top_fdiv_32ns_32ns_32_9_no_dsp_1.
INFO-FLOW: Append model rpn_top_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: Found component rpn_top_fexp_32ns_32ns_32_8_full_dsp_1.
INFO-FLOW: Append model rpn_top_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: Found component rpn_top_rpn_layer_in_fm_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_layer_in_fm_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_param_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_param_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_partial_out_fm_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_partial_out_fm_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_in_fm_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_in_fm_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_weight_buf_3x3_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_weight_buf_3x3_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_out_fm_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_out_fm_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_weight_buf_1x1_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_weight_buf_1x1_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_anchor0_cls_fm_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_anchor0_cls_fm_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_anchor1_cls_fm_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_anchor1_cls_fm_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_anchor2_cls_fm_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_anchor2_cls_fm_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_anchor3_cls_fm_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_anchor3_cls_fm_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_anchor4_cls_fm_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_anchor4_cls_fm_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_anchor0_reg_fm_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_anchor0_reg_fm_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_anchor1_reg_fm_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_anchor1_reg_fm_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_anchor2_reg_fm_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_anchor2_reg_fm_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_anchor3_reg_fm_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_anchor3_reg_fm_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_anchor4_reg_fm_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_anchor4_reg_fm_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_topk_index0_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_topk_index0_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_topk_index1_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_topk_index1_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_topk_index2_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_topk_index2_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_topk_index3_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_topk_index3_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_flag0_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_flag0_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_flag1_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_flag1_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_flag2_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_flag2_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_flag3_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_flag3_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rois_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rois_0_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_area_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_area_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_nms_index_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_nms_index_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component rpn_top_nms_flag_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_nms_flag_RAM_AUTO_1R1W
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3
INFO-FLOW: Append model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5
INFO-FLOW: Append model rpn_conv_3x3
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3
INFO-FLOW: Append model rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3
INFO-FLOW: Append model rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3
INFO-FLOW: Append model rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3
INFO-FLOW: Append model rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1
INFO-FLOW: Append model rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1
INFO-FLOW: Append model rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2
INFO-FLOW: Append model rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2
INFO-FLOW: Append model rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4
INFO-FLOW: Append model rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4
INFO-FLOW: Append model rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6
INFO-FLOW: Append model rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3
INFO-FLOW: Append model rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2
INFO-FLOW: Append model rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2
INFO-FLOW: Append model rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2
INFO-FLOW: Append model rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4
INFO-FLOW: Append model rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4
INFO-FLOW: Append model rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4
INFO-FLOW: Append model rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8
INFO-FLOW: Append model rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8
INFO-FLOW: Append model rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8
INFO-FLOW: Append model rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7
INFO-FLOW: Append model rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1
INFO-FLOW: Append model rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3
INFO-FLOW: Append model rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3
INFO-FLOW: Append model rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5
INFO-FLOW: Append model rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5
INFO-FLOW: Append model rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9
INFO-FLOW: Append model rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9
INFO-FLOW: Append model rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90
INFO-FLOW: Append model rpn_top_Pipeline_31
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_671_92
INFO-FLOW: Append model rpn_top_Pipeline_33
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_694_94
INFO-FLOW: Append model rpn_top_Pipeline_35
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_717_96
INFO-FLOW: Append model rpn_top_Pipeline_37
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_741_98
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_783_99
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_801_101
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_826_103
INFO-FLOW: Append model rpn_top_Pipeline_42
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_897_106
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_909_108
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_926_109
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111
INFO-FLOW: Append model rpn_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: rpn_top_mac_muladd_9ns_8ns_8ns_17_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mul_7ns_7ns_13_1_1 rpn_top_ama_addmuladd_7ns_8ns_8ns_9s_17_4_1 rpn_top_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_fadd_32ns_32ns_32_4_full_dsp_1 rpn_top_fmul_32ns_32ns_32_3_max_dsp_1 rpn_top_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mul_64ns_64ns_128_1_1 rpn_top_mul_6ns_7ns_12_1_1 rpn_top_mac_muladd_7ns_6ns_6ns_13_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mul_3ns_7ns_9_1_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_9ns_7ns_7ns_16_4_1 rpn_top_mac_muladd_9ns_8ns_7ns_17_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_ama_addmuladd_7ns_8ns_8ns_8s_17_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mul_2ns_7ns_8_1_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_9ns_6ns_6ns_15_4_1 rpn_top_mac_muladd_9ns_8ns_6ns_17_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_ama_addmuladd_7ns_8ns_8ns_7s_17_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_9ns_5ns_5ns_14_4_1 rpn_top_mac_muladd_9ns_8ns_5ns_17_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_9ns_8ns_4ns_17_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_7ns_8ns_8ns_15_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mul_3ns_7ns_8_1_1 rpn_top_mac_muladd_2ns_8ns_8ns_10_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_7ns_8ns_7ns_15_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_2ns_8ns_7ns_10_4_1 rpn_top_mac_muladd_2ns_7ns_7ns_9_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_7ns_8ns_6ns_15_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_2ns_8ns_6ns_10_4_1 rpn_top_mac_muladd_2ns_6ns_6ns_8_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_2ns_8ns_5ns_10_4_1 rpn_top_mac_muladd_2ns_5ns_5ns_7_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_2ns_8ns_4ns_10_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_4ns_8ns_8ns_12_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_4ns_8ns_7ns_12_4_1 rpn_top_mac_muladd_4ns_7ns_7ns_11_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_4ns_8ns_6ns_12_4_1 rpn_top_mac_muladd_4ns_6ns_6ns_10_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_4ns_8ns_5ns_12_4_1 rpn_top_mac_muladd_4ns_5ns_5ns_9_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_4ns_8ns_4ns_12_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_fsub_32ns_32ns_32_4_full_dsp_1 rpn_top_sitofp_32ns_32_4_no_dsp_1 rpn_top_mul_3ns_12ns_14_1_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_fpext_32ns_64_2_no_dsp_1 rpn_top_dcmp_64ns_64ns_1_2_no_dsp_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mul_32s_34ns_65_1_1 rpn_top_mul_25s_12ns_32_1_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_faddfsub_32ns_32ns_32_4_full_dsp_1 rpn_top_fcmp_32ns_32ns_1_2_no_dsp_1 rpn_top_fdiv_32ns_32ns_32_9_no_dsp_1 rpn_top_fexp_32ns_32ns_32_8_full_dsp_1 rpn_top_rpn_layer_in_fm_RAM_AUTO_1R1W rpn_top_rpn_param_buf_RAM_AUTO_1R1W rpn_top_rpn_partial_out_fm_buf_RAM_AUTO_1R1W rpn_top_rpn_in_fm_buf_RAM_AUTO_1R1W rpn_top_rpn_weight_buf_3x3_RAM_AUTO_1R1W rpn_top_rpn_out_fm_buf_RAM_AUTO_1R1W rpn_top_rpn_weight_buf_1x1_RAM_AUTO_1R1W rpn_top_rpn_anchor0_cls_fm_RAM_AUTO_1R1W rpn_top_rpn_anchor1_cls_fm_RAM_AUTO_1R1W rpn_top_rpn_anchor2_cls_fm_RAM_AUTO_1R1W rpn_top_rpn_anchor3_cls_fm_RAM_AUTO_1R1W rpn_top_rpn_anchor4_cls_fm_RAM_AUTO_1R1W rpn_top_rpn_anchor0_reg_fm_RAM_AUTO_1R1W rpn_top_rpn_anchor1_reg_fm_RAM_AUTO_1R1W rpn_top_rpn_anchor2_reg_fm_RAM_AUTO_1R1W rpn_top_rpn_anchor3_reg_fm_RAM_AUTO_1R1W rpn_top_rpn_anchor4_reg_fm_RAM_AUTO_1R1W rpn_top_rpn_topk_index0_RAM_AUTO_1R1W rpn_top_rpn_topk_index1_RAM_AUTO_1R1W rpn_top_rpn_topk_index2_RAM_AUTO_1R1W rpn_top_rpn_topk_index3_RAM_AUTO_1R1W rpn_top_flag0_RAM_AUTO_1R1W rpn_top_flag1_RAM_AUTO_1R1W rpn_top_flag2_RAM_AUTO_1R1W rpn_top_flag3_RAM_AUTO_1R1W rpn_top_rois_0_RAM_AUTO_1R1W rpn_top_area_RAM_AUTO_1R1W rpn_top_nms_index_RAM_1WNR_AUTO_1R1W rpn_top_nms_flag_RAM_AUTO_1R1W rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3 rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 rpn_conv_3x3 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3 rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1 rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3 rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1 rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1 rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1 rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1 rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2 rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1 rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2 rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4 rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1 rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4 rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6 rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6 rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2 rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2 rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2 rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4 rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4 rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4 rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8 rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8 rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8 rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7 rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7 rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1 rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3 rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3 rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5 rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5 rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9 rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9 rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 rpn_top_Pipeline_31 rpn_top_Pipeline_VITIS_LOOP_671_92 rpn_top_Pipeline_33 rpn_top_Pipeline_VITIS_LOOP_694_94 rpn_top_Pipeline_35 rpn_top_Pipeline_VITIS_LOOP_717_96 rpn_top_Pipeline_37 rpn_top_Pipeline_VITIS_LOOP_741_98 rpn_top_Pipeline_VITIS_LOOP_783_99 rpn_top_Pipeline_VITIS_LOOP_801_101 rpn_top_Pipeline_VITIS_LOOP_826_103 rpn_top_Pipeline_42 rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 rpn_top_Pipeline_VITIS_LOOP_897_106 rpn_top_Pipeline_VITIS_LOOP_909_108 rpn_top_Pipeline_VITIS_LOOP_926_109 rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 rpn_top
INFO-FLOW: Generating /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model rpn_top_mac_muladd_9ns_8ns_8ns_17_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mul_7ns_7ns_13_1_1
INFO-FLOW: To file: write model rpn_top_ama_addmuladd_7ns_8ns_8ns_9s_17_4_1
INFO-FLOW: To file: write model rpn_top_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model rpn_top_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model rpn_top_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mul_64ns_64ns_128_1_1
INFO-FLOW: To file: write model rpn_top_mul_6ns_7ns_12_1_1
INFO-FLOW: To file: write model rpn_top_mac_muladd_7ns_6ns_6ns_13_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mul_3ns_7ns_9_1_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_9ns_7ns_7ns_16_4_1
INFO-FLOW: To file: write model rpn_top_mac_muladd_9ns_8ns_7ns_17_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_ama_addmuladd_7ns_8ns_8ns_8s_17_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mul_2ns_7ns_8_1_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_9ns_6ns_6ns_15_4_1
INFO-FLOW: To file: write model rpn_top_mac_muladd_9ns_8ns_6ns_17_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_ama_addmuladd_7ns_8ns_8ns_7s_17_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_9ns_5ns_5ns_14_4_1
INFO-FLOW: To file: write model rpn_top_mac_muladd_9ns_8ns_5ns_17_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_9ns_8ns_4ns_17_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_7ns_8ns_8ns_15_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mul_3ns_7ns_8_1_1
INFO-FLOW: To file: write model rpn_top_mac_muladd_2ns_8ns_8ns_10_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_7ns_8ns_7ns_15_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_2ns_8ns_7ns_10_4_1
INFO-FLOW: To file: write model rpn_top_mac_muladd_2ns_7ns_7ns_9_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_7ns_8ns_6ns_15_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_2ns_8ns_6ns_10_4_1
INFO-FLOW: To file: write model rpn_top_mac_muladd_2ns_6ns_6ns_8_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_2ns_8ns_5ns_10_4_1
INFO-FLOW: To file: write model rpn_top_mac_muladd_2ns_5ns_5ns_7_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_2ns_8ns_4ns_10_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_4ns_8ns_8ns_12_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_4ns_8ns_7ns_12_4_1
INFO-FLOW: To file: write model rpn_top_mac_muladd_4ns_7ns_7ns_11_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_4ns_8ns_6ns_12_4_1
INFO-FLOW: To file: write model rpn_top_mac_muladd_4ns_6ns_6ns_10_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_4ns_8ns_5ns_12_4_1
INFO-FLOW: To file: write model rpn_top_mac_muladd_4ns_5ns_5ns_9_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_4ns_8ns_4ns_12_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model rpn_top_sitofp_32ns_32_4_no_dsp_1
INFO-FLOW: To file: write model rpn_top_mul_3ns_12ns_14_1_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model rpn_top_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mul_32s_34ns_65_1_1
INFO-FLOW: To file: write model rpn_top_mul_25s_12ns_32_1_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model rpn_top_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model rpn_top_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: To file: write model rpn_top_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: To file: write model rpn_top_rpn_layer_in_fm_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_param_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_partial_out_fm_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_in_fm_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_weight_buf_3x3_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_out_fm_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_weight_buf_1x1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_anchor0_cls_fm_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_anchor1_cls_fm_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_anchor2_cls_fm_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_anchor3_cls_fm_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_anchor4_cls_fm_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_anchor0_reg_fm_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_anchor1_reg_fm_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_anchor2_reg_fm_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_anchor3_reg_fm_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_anchor4_reg_fm_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_topk_index0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_topk_index1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_topk_index2_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_topk_index3_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_flag0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_flag1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_flag2_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_flag3_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rois_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_area_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_nms_index_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_nms_flag_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3
INFO-FLOW: To file: write model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5
INFO-FLOW: To file: write model rpn_conv_3x3
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3
INFO-FLOW: To file: write model rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3
INFO-FLOW: To file: write model rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3
INFO-FLOW: To file: write model rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3
INFO-FLOW: To file: write model rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1
INFO-FLOW: To file: write model rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1
INFO-FLOW: To file: write model rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2
INFO-FLOW: To file: write model rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2
INFO-FLOW: To file: write model rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4
INFO-FLOW: To file: write model rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4
INFO-FLOW: To file: write model rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6
INFO-FLOW: To file: write model rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3
INFO-FLOW: To file: write model rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2
INFO-FLOW: To file: write model rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2
INFO-FLOW: To file: write model rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2
INFO-FLOW: To file: write model rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4
INFO-FLOW: To file: write model rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4
INFO-FLOW: To file: write model rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4
INFO-FLOW: To file: write model rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8
INFO-FLOW: To file: write model rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8
INFO-FLOW: To file: write model rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8
INFO-FLOW: To file: write model rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7
INFO-FLOW: To file: write model rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1
INFO-FLOW: To file: write model rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3
INFO-FLOW: To file: write model rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3
INFO-FLOW: To file: write model rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5
INFO-FLOW: To file: write model rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5
INFO-FLOW: To file: write model rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9
INFO-FLOW: To file: write model rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9
INFO-FLOW: To file: write model rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90
INFO-FLOW: To file: write model rpn_top_Pipeline_31
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_671_92
INFO-FLOW: To file: write model rpn_top_Pipeline_33
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_694_94
INFO-FLOW: To file: write model rpn_top_Pipeline_35
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_717_96
INFO-FLOW: To file: write model rpn_top_Pipeline_37
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_741_98
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_783_99
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_801_101
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_826_103
INFO-FLOW: To file: write model rpn_top_Pipeline_42
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_897_106
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_909_108
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_926_109
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111
INFO-FLOW: To file: write model rpn_top
INFO-FLOW: Generating /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/vhdl' dstVlogDir='/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/vlog' tclDir='/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db' modelList='rpn_top_mac_muladd_9ns_8ns_8ns_17_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mul_7ns_7ns_13_1_1
rpn_top_ama_addmuladd_7ns_8ns_8ns_9s_17_4_1
rpn_top_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_fadd_32ns_32ns_32_4_full_dsp_1
rpn_top_fmul_32ns_32ns_32_3_max_dsp_1
rpn_top_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mul_64ns_64ns_128_1_1
rpn_top_mul_6ns_7ns_12_1_1
rpn_top_mac_muladd_7ns_6ns_6ns_13_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mul_3ns_7ns_9_1_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_9ns_7ns_7ns_16_4_1
rpn_top_mac_muladd_9ns_8ns_7ns_17_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_ama_addmuladd_7ns_8ns_8ns_8s_17_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mul_2ns_7ns_8_1_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_9ns_6ns_6ns_15_4_1
rpn_top_mac_muladd_9ns_8ns_6ns_17_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_ama_addmuladd_7ns_8ns_8ns_7s_17_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_9ns_5ns_5ns_14_4_1
rpn_top_mac_muladd_9ns_8ns_5ns_17_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_9ns_8ns_4ns_17_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_7ns_8ns_8ns_15_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mul_3ns_7ns_8_1_1
rpn_top_mac_muladd_2ns_8ns_8ns_10_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_7ns_8ns_7ns_15_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_2ns_8ns_7ns_10_4_1
rpn_top_mac_muladd_2ns_7ns_7ns_9_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_7ns_8ns_6ns_15_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_2ns_8ns_6ns_10_4_1
rpn_top_mac_muladd_2ns_6ns_6ns_8_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_2ns_8ns_5ns_10_4_1
rpn_top_mac_muladd_2ns_5ns_5ns_7_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_2ns_8ns_4ns_10_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_4ns_8ns_8ns_12_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_4ns_8ns_7ns_12_4_1
rpn_top_mac_muladd_4ns_7ns_7ns_11_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_4ns_8ns_6ns_12_4_1
rpn_top_mac_muladd_4ns_6ns_6ns_10_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_4ns_8ns_5ns_12_4_1
rpn_top_mac_muladd_4ns_5ns_5ns_9_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_4ns_8ns_4ns_12_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_fsub_32ns_32ns_32_4_full_dsp_1
rpn_top_sitofp_32ns_32_4_no_dsp_1
rpn_top_mul_3ns_12ns_14_1_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_fpext_32ns_64_2_no_dsp_1
rpn_top_dcmp_64ns_64ns_1_2_no_dsp_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mul_32s_34ns_65_1_1
rpn_top_mul_25s_12ns_32_1_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_faddfsub_32ns_32ns_32_4_full_dsp_1
rpn_top_fcmp_32ns_32ns_1_2_no_dsp_1
rpn_top_fdiv_32ns_32ns_32_9_no_dsp_1
rpn_top_fexp_32ns_32ns_32_8_full_dsp_1
rpn_top_rpn_layer_in_fm_RAM_AUTO_1R1W
rpn_top_rpn_param_buf_RAM_AUTO_1R1W
rpn_top_rpn_partial_out_fm_buf_RAM_AUTO_1R1W
rpn_top_rpn_in_fm_buf_RAM_AUTO_1R1W
rpn_top_rpn_weight_buf_3x3_RAM_AUTO_1R1W
rpn_top_rpn_out_fm_buf_RAM_AUTO_1R1W
rpn_top_rpn_weight_buf_1x1_RAM_AUTO_1R1W
rpn_top_rpn_anchor0_cls_fm_RAM_AUTO_1R1W
rpn_top_rpn_anchor1_cls_fm_RAM_AUTO_1R1W
rpn_top_rpn_anchor2_cls_fm_RAM_AUTO_1R1W
rpn_top_rpn_anchor3_cls_fm_RAM_AUTO_1R1W
rpn_top_rpn_anchor4_cls_fm_RAM_AUTO_1R1W
rpn_top_rpn_anchor0_reg_fm_RAM_AUTO_1R1W
rpn_top_rpn_anchor1_reg_fm_RAM_AUTO_1R1W
rpn_top_rpn_anchor2_reg_fm_RAM_AUTO_1R1W
rpn_top_rpn_anchor3_reg_fm_RAM_AUTO_1R1W
rpn_top_rpn_anchor4_reg_fm_RAM_AUTO_1R1W
rpn_top_rpn_topk_index0_RAM_AUTO_1R1W
rpn_top_rpn_topk_index1_RAM_AUTO_1R1W
rpn_top_rpn_topk_index2_RAM_AUTO_1R1W
rpn_top_rpn_topk_index3_RAM_AUTO_1R1W
rpn_top_flag0_RAM_AUTO_1R1W
rpn_top_flag1_RAM_AUTO_1R1W
rpn_top_flag2_RAM_AUTO_1R1W
rpn_top_flag3_RAM_AUTO_1R1W
rpn_top_rois_0_RAM_AUTO_1R1W
rpn_top_area_RAM_AUTO_1R1W
rpn_top_nms_index_RAM_1WNR_AUTO_1R1W
rpn_top_nms_flag_RAM_AUTO_1R1W
rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3
rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5
rpn_conv_3x3
rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3
rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3
rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s
rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6
rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9
rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3
rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3
rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s
rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12
rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15
rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1
rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1
rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s
rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18
rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21
rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2
rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2
rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2
rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2
rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2
rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s
rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24
rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27
rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4
rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4
rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4
rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4
rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4
rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s
rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30
rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33
rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6
rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6
rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6
rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2
rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6
rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6
rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36
rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39
rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2
rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3
rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42
rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45
rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2
rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2
rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2
rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2
rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2
rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48
rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51
rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4
rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4
rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4
rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4
rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4
rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54
rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57
rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8
rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8
rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8
rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8
rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8
rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s
rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60
rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63
rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7
rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7
rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7
rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7
rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7
rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66
rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69
rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1
rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72
rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75
rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3
rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3
rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78
rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81
rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5
rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5
rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5
rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5
rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5
rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84
rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87
rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9
rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9
rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9
rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9
rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9
rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s
rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90
rpn_top_Pipeline_31
rpn_top_Pipeline_VITIS_LOOP_671_92
rpn_top_Pipeline_33
rpn_top_Pipeline_VITIS_LOOP_694_94
rpn_top_Pipeline_35
rpn_top_Pipeline_VITIS_LOOP_717_96
rpn_top_Pipeline_37
rpn_top_Pipeline_VITIS_LOOP_741_98
rpn_top_Pipeline_VITIS_LOOP_783_99
rpn_top_Pipeline_VITIS_LOOP_801_101
rpn_top_Pipeline_VITIS_LOOP_826_103
rpn_top_Pipeline_42
rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105
rpn_top_Pipeline_VITIS_LOOP_897_106
rpn_top_Pipeline_VITIS_LOOP_909_108
rpn_top_Pipeline_VITIS_LOOP_926_109
rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111
rpn_top
' expOnly='0'
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.15 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.15 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.23 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.15 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.14 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.24 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.15 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.15 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.15 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.15 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_31.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_671_92.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_33.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_694_94.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_35.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_717_96.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_37.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_741_98.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_783_99.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_801_101.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_826_103.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_42.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_897_106.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_909_108.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_926_109.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 22.55 seconds. CPU system time: 1.64 seconds. Elapsed time: 28.64 seconds; current allocated memory: 3.941 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='rpn_top_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='rpn_top_mac_muladd_9ns_8ns_8ns_17_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mul_7ns_7ns_13_1_1
rpn_top_ama_addmuladd_7ns_8ns_8ns_9s_17_4_1
rpn_top_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_fadd_32ns_32ns_32_4_full_dsp_1
rpn_top_fmul_32ns_32ns_32_3_max_dsp_1
rpn_top_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mul_64ns_64ns_128_1_1
rpn_top_mul_6ns_7ns_12_1_1
rpn_top_mac_muladd_7ns_6ns_6ns_13_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mul_3ns_7ns_9_1_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_9ns_7ns_7ns_16_4_1
rpn_top_mac_muladd_9ns_8ns_7ns_17_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_ama_addmuladd_7ns_8ns_8ns_8s_17_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mul_2ns_7ns_8_1_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_9ns_6ns_6ns_15_4_1
rpn_top_mac_muladd_9ns_8ns_6ns_17_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_ama_addmuladd_7ns_8ns_8ns_7s_17_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_9ns_5ns_5ns_14_4_1
rpn_top_mac_muladd_9ns_8ns_5ns_17_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_9ns_8ns_4ns_17_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_7ns_8ns_8ns_15_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mul_3ns_7ns_8_1_1
rpn_top_mac_muladd_2ns_8ns_8ns_10_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_7ns_8ns_7ns_15_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_2ns_8ns_7ns_10_4_1
rpn_top_mac_muladd_2ns_7ns_7ns_9_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_7ns_8ns_6ns_15_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_2ns_8ns_6ns_10_4_1
rpn_top_mac_muladd_2ns_6ns_6ns_8_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_2ns_8ns_5ns_10_4_1
rpn_top_mac_muladd_2ns_5ns_5ns_7_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_2ns_8ns_4ns_10_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_4ns_8ns_8ns_12_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_4ns_8ns_7ns_12_4_1
rpn_top_mac_muladd_4ns_7ns_7ns_11_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_4ns_8ns_6ns_12_4_1
rpn_top_mac_muladd_4ns_6ns_6ns_10_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_4ns_8ns_5ns_12_4_1
rpn_top_mac_muladd_4ns_5ns_5ns_9_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_4ns_8ns_4ns_12_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_fsub_32ns_32ns_32_4_full_dsp_1
rpn_top_sitofp_32ns_32_4_no_dsp_1
rpn_top_mul_3ns_12ns_14_1_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_fpext_32ns_64_2_no_dsp_1
rpn_top_dcmp_64ns_64ns_1_2_no_dsp_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mul_32s_34ns_65_1_1
rpn_top_mul_25s_12ns_32_1_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_faddfsub_32ns_32ns_32_4_full_dsp_1
rpn_top_fcmp_32ns_32ns_1_2_no_dsp_1
rpn_top_fdiv_32ns_32ns_32_9_no_dsp_1
rpn_top_fexp_32ns_32ns_32_8_full_dsp_1
rpn_top_rpn_layer_in_fm_RAM_AUTO_1R1W
rpn_top_rpn_param_buf_RAM_AUTO_1R1W
rpn_top_rpn_partial_out_fm_buf_RAM_AUTO_1R1W
rpn_top_rpn_in_fm_buf_RAM_AUTO_1R1W
rpn_top_rpn_weight_buf_3x3_RAM_AUTO_1R1W
rpn_top_rpn_out_fm_buf_RAM_AUTO_1R1W
rpn_top_rpn_weight_buf_1x1_RAM_AUTO_1R1W
rpn_top_rpn_anchor0_cls_fm_RAM_AUTO_1R1W
rpn_top_rpn_anchor1_cls_fm_RAM_AUTO_1R1W
rpn_top_rpn_anchor2_cls_fm_RAM_AUTO_1R1W
rpn_top_rpn_anchor3_cls_fm_RAM_AUTO_1R1W
rpn_top_rpn_anchor4_cls_fm_RAM_AUTO_1R1W
rpn_top_rpn_anchor0_reg_fm_RAM_AUTO_1R1W
rpn_top_rpn_anchor1_reg_fm_RAM_AUTO_1R1W
rpn_top_rpn_anchor2_reg_fm_RAM_AUTO_1R1W
rpn_top_rpn_anchor3_reg_fm_RAM_AUTO_1R1W
rpn_top_rpn_anchor4_reg_fm_RAM_AUTO_1R1W
rpn_top_rpn_topk_index0_RAM_AUTO_1R1W
rpn_top_rpn_topk_index1_RAM_AUTO_1R1W
rpn_top_rpn_topk_index2_RAM_AUTO_1R1W
rpn_top_rpn_topk_index3_RAM_AUTO_1R1W
rpn_top_flag0_RAM_AUTO_1R1W
rpn_top_flag1_RAM_AUTO_1R1W
rpn_top_flag2_RAM_AUTO_1R1W
rpn_top_flag3_RAM_AUTO_1R1W
rpn_top_rois_0_RAM_AUTO_1R1W
rpn_top_area_RAM_AUTO_1R1W
rpn_top_nms_index_RAM_1WNR_AUTO_1R1W
rpn_top_nms_flag_RAM_AUTO_1R1W
rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3
rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5
rpn_conv_3x3
rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3
rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3
rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s
rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6
rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9
rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3
rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3
rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s
rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12
rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15
rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1
rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1
rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s
rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18
rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21
rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2
rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2
rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2
rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2
rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2
rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s
rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24
rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27
rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4
rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4
rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4
rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4
rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4
rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s
rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30
rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33
rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6
rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6
rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6
rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2
rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6
rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6
rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36
rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39
rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2
rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3
rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42
rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45
rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2
rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2
rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2
rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2
rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2
rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48
rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51
rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4
rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4
rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4
rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4
rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4
rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54
rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57
rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8
rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8
rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8
rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8
rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8
rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s
rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60
rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63
rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7
rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7
rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7
rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7
rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7
rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66
rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69
rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1
rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72
rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75
rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3
rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3
rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78
rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81
rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5
rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5
rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5
rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5
rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5
rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84
rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87
rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9
rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9
rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9
rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9
rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9
rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s
rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90
rpn_top_Pipeline_31
rpn_top_Pipeline_VITIS_LOOP_671_92
rpn_top_Pipeline_33
rpn_top_Pipeline_VITIS_LOOP_694_94
rpn_top_Pipeline_35
rpn_top_Pipeline_VITIS_LOOP_717_96
rpn_top_Pipeline_37
rpn_top_Pipeline_VITIS_LOOP_741_98
rpn_top_Pipeline_VITIS_LOOP_783_99
rpn_top_Pipeline_VITIS_LOOP_801_101
rpn_top_Pipeline_VITIS_LOOP_826_103
rpn_top_Pipeline_42
rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105
rpn_top_Pipeline_VITIS_LOOP_897_106
rpn_top_Pipeline_VITIS_LOOP_909_108
rpn_top_Pipeline_VITIS_LOOP_926_109
rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111
rpn_top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.compgen.dataonly.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_31.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_671_92.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_33.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_694_94.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_35.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_717_96.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_37.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_741_98.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_783_99.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_801_101.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_826_103.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_42.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_897_106.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_909_108.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_926_109.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.constraint.tcl 
Execute       sc_get_clocks rpn_top 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/rpn_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/rpn_top_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/rpn_top_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/rpn_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/rpn_top_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/rpn_top_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/rpn_top_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/rpn_top_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/rpn_top_fsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/rpn_top_sitofp_32ns_32_4_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST rpn_top MODULE2INSTS {rpn_top rpn_top rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 grp_rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_579 rpn_top_Pipeline_31 grp_rpn_top_Pipeline_31_fu_587 rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s grp_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s_fu_593 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3_fu_151 rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1 grp_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1_fu_166 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3_fu_175 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3_fu_185 rpn_conv_3x3 {grp_rpn_conv_3x3_fu_194 grp_rpn_conv_3x3_fu_184 grp_rpn_conv_3x3_fu_167 grp_rpn_conv_3x3_fu_166 grp_rpn_conv_3x3_fu_138} rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 {grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_117 grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_117 grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_117 grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_117 grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_117} rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3_fu_205 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3_fu_213 rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 grp_rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6_fu_615 rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 grp_rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9_fu_625 rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s grp_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s_fu_633 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_fu_141 rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1 grp_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1_fu_156 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_fu_165 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_fu_175 rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_195 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_fu_203 rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 grp_rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12_fu_655 rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 grp_rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15_fu_665 rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s grp_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s_fu_673 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1_fu_127 rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1 grp_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1_fu_139 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1_fu_148 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1_fu_158 rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1_fu_178 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1_fu_186 rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 grp_rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18_fu_695 rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 grp_rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21_fu_705 rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s grp_rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s_fu_713 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2_fu_127 rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1 grp_rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1_fu_138 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2_fu_147 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2_fu_157 rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2_fu_177 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2_fu_185 rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 grp_rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24_fu_735 rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 grp_rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27_fu_745 rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s grp_rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s_fu_753 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4_fu_101 rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1 grp_rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1_fu_110 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4_fu_119 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4_fu_129 rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4_fu_149 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4_fu_157 rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 grp_rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30_fu_775 rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 grp_rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33_fu_785 rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s grp_rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s_fu_793 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6_fu_352 rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2_fu_365 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4_fu_373 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6_fu_383 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6_fu_392 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6_fu_468 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6_fu_476 rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 grp_rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36_fu_815 rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 grp_rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39_fu_827 rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s grp_rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s_fu_835 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_fu_350 rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_fu_364 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_fu_372 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_fu_382 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_fu_391 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_467 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_fu_475 rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 grp_rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42_fu_857 rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 grp_rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45_fu_869 rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s grp_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s_fu_877 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2_fu_330 rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1 grp_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1_fu_341 rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1 grp_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1_fu_349 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2_fu_359 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2_fu_368 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2_fu_444 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2_fu_452 rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 grp_rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48_fu_899 rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 grp_rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51_fu_911 rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s grp_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s_fu_919 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4_fu_304 rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1 grp_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1_fu_313 rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1 grp_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1_fu_321 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4_fu_331 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4_fu_340 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4_fu_416 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4_fu_424 rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 grp_rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54_fu_941 rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 grp_rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57_fu_953 rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s grp_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s_fu_961 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8_fu_304 rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1 grp_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1_fu_313 rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1 grp_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1_fu_321 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8_fu_331 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8_fu_340 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8_fu_416 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8_fu_424 rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 grp_rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60_fu_983 rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 grp_rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63_fu_995 rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s grp_rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s_fu_1003 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7_fu_352 rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3_fu_365 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5_fu_373 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7_fu_383 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7_fu_392 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7_fu_468 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7_fu_476 rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 grp_rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66_fu_1025 rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 grp_rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69_fu_1037 rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s grp_rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s_fu_1045 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1_fu_350 rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1_fu_364 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1_fu_372 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1_fu_382 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1_fu_391 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1_fu_467 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1_fu_475 rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 grp_rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72_fu_1067 rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 grp_rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75_fu_1079 rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s grp_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s_fu_1087 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3_fu_330 rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1 grp_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1_fu_341 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2_fu_349 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3_fu_359 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3_fu_368 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3_fu_444 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3_fu_452 rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 grp_rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78_fu_1109 rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 grp_rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81_fu_1121 rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s grp_rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s_fu_1129 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5_fu_304 rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1 grp_rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1_fu_313 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3_fu_321 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5_fu_331 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5_fu_340 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5_fu_416 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5_fu_424 rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 grp_rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84_fu_1151 rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 grp_rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87_fu_1163 rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s grp_rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s_fu_1171 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9_fu_304 rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1 grp_rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1_fu_313 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6_fu_321 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9_fu_331 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9_fu_340 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9_fu_416 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9_fu_424 rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 grp_rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90_fu_1193 rpn_top_Pipeline_VITIS_LOOP_671_92 grp_rpn_top_Pipeline_VITIS_LOOP_671_92_fu_1205 rpn_top_Pipeline_33 grp_rpn_top_Pipeline_33_fu_1213 rpn_top_Pipeline_VITIS_LOOP_694_94 grp_rpn_top_Pipeline_VITIS_LOOP_694_94_fu_1218 rpn_top_Pipeline_35 grp_rpn_top_Pipeline_35_fu_1226 rpn_top_Pipeline_VITIS_LOOP_717_96 grp_rpn_top_Pipeline_VITIS_LOOP_717_96_fu_1231 rpn_top_Pipeline_37 grp_rpn_top_Pipeline_37_fu_1239 rpn_top_Pipeline_VITIS_LOOP_741_98 grp_rpn_top_Pipeline_VITIS_LOOP_741_98_fu_1244 rpn_top_Pipeline_VITIS_LOOP_783_99 grp_rpn_top_Pipeline_VITIS_LOOP_783_99_fu_1252 rpn_top_Pipeline_42 grp_rpn_top_Pipeline_42_fu_1297 rpn_top_Pipeline_VITIS_LOOP_801_101 grp_rpn_top_Pipeline_VITIS_LOOP_801_101_fu_1302 rpn_top_Pipeline_VITIS_LOOP_826_103 grp_rpn_top_Pipeline_VITIS_LOOP_826_103_fu_1321 rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 grp_rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105_fu_1336 rpn_top_Pipeline_VITIS_LOOP_897_106 grp_rpn_top_Pipeline_VITIS_LOOP_897_106_fu_1343 rpn_top_Pipeline_VITIS_LOOP_926_109 grp_rpn_top_Pipeline_VITIS_LOOP_926_109_fu_1348 rpn_top_Pipeline_VITIS_LOOP_909_108 grp_rpn_top_Pipeline_VITIS_LOOP_909_108_fu_1354 rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 grp_rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111_fu_1377} INST2MODULE {rpn_top rpn_top grp_rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_579 rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 grp_rpn_top_Pipeline_31_fu_587 rpn_top_Pipeline_31 grp_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s_fu_593 rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3_fu_151 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3 grp_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1_fu_166 rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3_fu_175 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3_fu_185 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3 grp_rpn_conv_3x3_fu_194 rpn_conv_3x3 grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_117 rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3_fu_205 rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3_fu_213 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3 grp_rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6_fu_615 rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 grp_rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9_fu_625 rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 grp_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s_fu_633 rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_fu_141 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 grp_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1_fu_156 rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_fu_165 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_fu_175 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 grp_rpn_conv_3x3_fu_184 rpn_conv_3x3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_195 rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_fu_203 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 grp_rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12_fu_655 rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 grp_rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15_fu_665 rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 grp_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s_fu_673 rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1_fu_127 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1 grp_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1_fu_139 rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1_fu_148 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1_fu_158 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1 grp_rpn_conv_3x3_fu_167 rpn_conv_3x3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1_fu_178 rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1_fu_186 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1 grp_rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18_fu_695 rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 grp_rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21_fu_705 rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 grp_rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s_fu_713 rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2_fu_127 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2 grp_rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1_fu_138 rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2_fu_147 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2_fu_157 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2 grp_rpn_conv_3x3_fu_166 rpn_conv_3x3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2_fu_177 rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2_fu_185 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2 grp_rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24_fu_735 rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 grp_rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27_fu_745 rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 grp_rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s_fu_753 rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4_fu_101 rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4 grp_rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1_fu_110 rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4_fu_119 rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4_fu_129 rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4 grp_rpn_conv_3x3_fu_138 rpn_conv_3x3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4_fu_149 rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4_fu_157 rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4 grp_rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30_fu_775 rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 grp_rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33_fu_785 rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 grp_rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s_fu_793 rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6_fu_352 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2_fu_365 rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4_fu_373 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6_fu_383 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6_fu_392 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6_fu_468 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6_fu_476 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6 grp_rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36_fu_815 rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 grp_rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39_fu_827 rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 grp_rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s_fu_835 rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_fu_350 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_fu_364 rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_fu_372 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_fu_382 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_fu_391 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_467 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_fu_475 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 grp_rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42_fu_857 rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 grp_rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45_fu_869 rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 grp_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s_fu_877 rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2_fu_330 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2 grp_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1_fu_341 rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1 grp_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1_fu_349 rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2_fu_359 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2_fu_368 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2_fu_444 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2_fu_452 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2 grp_rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48_fu_899 rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 grp_rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51_fu_911 rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 grp_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s_fu_919 rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4_fu_304 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4 grp_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1_fu_313 rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1 grp_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1_fu_321 rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4_fu_331 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4_fu_340 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4_fu_416 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4_fu_424 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4 grp_rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54_fu_941 rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 grp_rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57_fu_953 rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 grp_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s_fu_961 rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8_fu_304 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8 grp_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1_fu_313 rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1 grp_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1_fu_321 rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8_fu_331 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8_fu_340 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8_fu_416 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8_fu_424 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8 grp_rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60_fu_983 rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 grp_rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63_fu_995 rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 grp_rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s_fu_1003 rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7_fu_352 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3_fu_365 rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5_fu_373 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7_fu_383 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7_fu_392 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7_fu_468 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7_fu_476 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7 grp_rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66_fu_1025 rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 grp_rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69_fu_1037 rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 grp_rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s_fu_1045 rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1_fu_350 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1_fu_364 rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1_fu_372 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1_fu_382 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1_fu_391 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1_fu_467 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1_fu_475 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1 grp_rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72_fu_1067 rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 grp_rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75_fu_1079 rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 grp_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s_fu_1087 rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3_fu_330 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3 grp_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1_fu_341 rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2_fu_349 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3_fu_359 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3_fu_368 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3_fu_444 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3_fu_452 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3 grp_rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78_fu_1109 rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 grp_rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81_fu_1121 rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 grp_rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s_fu_1129 rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5_fu_304 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5 grp_rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1_fu_313 rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3_fu_321 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5_fu_331 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5_fu_340 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5_fu_416 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5_fu_424 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5 grp_rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84_fu_1151 rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 grp_rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87_fu_1163 rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 grp_rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s_fu_1171 rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9_fu_304 rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9 grp_rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1_fu_313 rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6_fu_321 rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9_fu_331 rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9_fu_340 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9_fu_416 rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9_fu_424 rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9 grp_rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90_fu_1193 rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 grp_rpn_top_Pipeline_VITIS_LOOP_671_92_fu_1205 rpn_top_Pipeline_VITIS_LOOP_671_92 grp_rpn_top_Pipeline_33_fu_1213 rpn_top_Pipeline_33 grp_rpn_top_Pipeline_VITIS_LOOP_694_94_fu_1218 rpn_top_Pipeline_VITIS_LOOP_694_94 grp_rpn_top_Pipeline_35_fu_1226 rpn_top_Pipeline_35 grp_rpn_top_Pipeline_VITIS_LOOP_717_96_fu_1231 rpn_top_Pipeline_VITIS_LOOP_717_96 grp_rpn_top_Pipeline_37_fu_1239 rpn_top_Pipeline_37 grp_rpn_top_Pipeline_VITIS_LOOP_741_98_fu_1244 rpn_top_Pipeline_VITIS_LOOP_741_98 grp_rpn_top_Pipeline_VITIS_LOOP_783_99_fu_1252 rpn_top_Pipeline_VITIS_LOOP_783_99 grp_rpn_top_Pipeline_42_fu_1297 rpn_top_Pipeline_42 grp_rpn_top_Pipeline_VITIS_LOOP_801_101_fu_1302 rpn_top_Pipeline_VITIS_LOOP_801_101 grp_rpn_top_Pipeline_VITIS_LOOP_826_103_fu_1321 rpn_top_Pipeline_VITIS_LOOP_826_103 grp_rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105_fu_1336 rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 grp_rpn_top_Pipeline_VITIS_LOOP_897_106_fu_1343 rpn_top_Pipeline_VITIS_LOOP_897_106 grp_rpn_top_Pipeline_VITIS_LOOP_926_109_fu_1348 rpn_top_Pipeline_VITIS_LOOP_926_109 grp_rpn_top_Pipeline_VITIS_LOOP_909_108_fu_1354 rpn_top_Pipeline_VITIS_LOOP_909_108 grp_rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111_fu_1377 rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111} INSTDATA {rpn_top {DEPTH 1 CHILDREN {grp_rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_579 grp_rpn_top_Pipeline_31_fu_587 grp_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s_fu_593 grp_rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6_fu_615 grp_rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9_fu_625 grp_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s_fu_633 grp_rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12_fu_655 grp_rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15_fu_665 grp_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s_fu_673 grp_rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18_fu_695 grp_rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21_fu_705 grp_rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s_fu_713 grp_rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24_fu_735 grp_rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27_fu_745 grp_rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s_fu_753 grp_rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30_fu_775 grp_rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33_fu_785 grp_rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s_fu_793 grp_rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36_fu_815 grp_rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39_fu_827 grp_rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s_fu_835 grp_rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42_fu_857 grp_rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45_fu_869 grp_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s_fu_877 grp_rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48_fu_899 grp_rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51_fu_911 grp_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s_fu_919 grp_rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54_fu_941 grp_rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57_fu_953 grp_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s_fu_961 grp_rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60_fu_983 grp_rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63_fu_995 grp_rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s_fu_1003 grp_rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66_fu_1025 grp_rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69_fu_1037 grp_rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s_fu_1045 grp_rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72_fu_1067 grp_rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75_fu_1079 grp_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s_fu_1087 grp_rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78_fu_1109 grp_rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81_fu_1121 grp_rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s_fu_1129 grp_rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84_fu_1151 grp_rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87_fu_1163 grp_rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s_fu_1171 grp_rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90_fu_1193 grp_rpn_top_Pipeline_VITIS_LOOP_671_92_fu_1205 grp_rpn_top_Pipeline_33_fu_1213 grp_rpn_top_Pipeline_VITIS_LOOP_694_94_fu_1218 grp_rpn_top_Pipeline_35_fu_1226 grp_rpn_top_Pipeline_VITIS_LOOP_717_96_fu_1231 grp_rpn_top_Pipeline_37_fu_1239 grp_rpn_top_Pipeline_VITIS_LOOP_741_98_fu_1244 grp_rpn_top_Pipeline_VITIS_LOOP_783_99_fu_1252 grp_rpn_top_Pipeline_42_fu_1297 grp_rpn_top_Pipeline_VITIS_LOOP_801_101_fu_1302 grp_rpn_top_Pipeline_VITIS_LOOP_826_103_fu_1321 grp_rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105_fu_1336 grp_rpn_top_Pipeline_VITIS_LOOP_897_106_fu_1343 grp_rpn_top_Pipeline_VITIS_LOOP_926_109_fu_1348 grp_rpn_top_Pipeline_VITIS_LOOP_909_108_fu_1354 grp_rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111_fu_1377}} grp_rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_579 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_31_fu_587 {DEPTH 2 CHILDREN {}} grp_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s_fu_593 {DEPTH 2 CHILDREN {grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3_fu_151 grp_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1_fu_166 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3_fu_175 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3_fu_185 grp_rpn_conv_3x3_fu_194 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3_fu_205 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3_fu_213}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3_fu_151 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1_fu_166 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3_fu_175 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3_fu_185 {DEPTH 3 CHILDREN {}} grp_rpn_conv_3x3_fu_194 {DEPTH 3 CHILDREN grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_117} grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_117 {DEPTH 4 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3_fu_205 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3_fu_213 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6_fu_615 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9_fu_625 {DEPTH 2 CHILDREN {}} grp_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s_fu_633 {DEPTH 2 CHILDREN {grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_fu_141 grp_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1_fu_156 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_fu_165 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_fu_175 grp_rpn_conv_3x3_fu_184 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_195 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_fu_203}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_fu_141 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1_fu_156 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_fu_165 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_fu_175 {DEPTH 3 CHILDREN {}} grp_rpn_conv_3x3_fu_184 {DEPTH 3 CHILDREN grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_117} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_195 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_fu_203 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12_fu_655 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15_fu_665 {DEPTH 2 CHILDREN {}} grp_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s_fu_673 {DEPTH 2 CHILDREN {grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1_fu_127 grp_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1_fu_139 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1_fu_148 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1_fu_158 grp_rpn_conv_3x3_fu_167 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1_fu_178 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1_fu_186}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1_fu_127 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1_fu_139 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1_fu_148 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1_fu_158 {DEPTH 3 CHILDREN {}} grp_rpn_conv_3x3_fu_167 {DEPTH 3 CHILDREN grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_117} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1_fu_178 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1_fu_186 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18_fu_695 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21_fu_705 {DEPTH 2 CHILDREN {}} grp_rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s_fu_713 {DEPTH 2 CHILDREN {grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2_fu_127 grp_rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1_fu_138 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2_fu_147 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2_fu_157 grp_rpn_conv_3x3_fu_166 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2_fu_177 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2_fu_185}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2_fu_127 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1_fu_138 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2_fu_147 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2_fu_157 {DEPTH 3 CHILDREN {}} grp_rpn_conv_3x3_fu_166 {DEPTH 3 CHILDREN grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_117} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2_fu_177 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2_fu_185 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24_fu_735 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27_fu_745 {DEPTH 2 CHILDREN {}} grp_rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s_fu_753 {DEPTH 2 CHILDREN {grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4_fu_101 grp_rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1_fu_110 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4_fu_119 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4_fu_129 grp_rpn_conv_3x3_fu_138 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4_fu_149 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4_fu_157}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4_fu_101 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1_fu_110 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4_fu_119 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4_fu_129 {DEPTH 3 CHILDREN {}} grp_rpn_conv_3x3_fu_138 {DEPTH 3 CHILDREN grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_117} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4_fu_149 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4_fu_157 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30_fu_775 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33_fu_785 {DEPTH 2 CHILDREN {}} grp_rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s_fu_793 {DEPTH 2 CHILDREN {grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6_fu_352 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2_fu_365 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4_fu_373 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6_fu_383 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6_fu_392 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6_fu_468 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6_fu_476}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6_fu_352 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2_fu_365 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4_fu_373 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6_fu_383 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6_fu_392 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6_fu_468 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6_fu_476 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36_fu_815 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39_fu_827 {DEPTH 2 CHILDREN {}} grp_rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s_fu_835 {DEPTH 2 CHILDREN {grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_fu_350 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_fu_364 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_fu_372 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_fu_382 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_fu_391 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_467 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_fu_475}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_fu_350 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_fu_364 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_fu_372 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_fu_382 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_fu_391 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_467 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_fu_475 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42_fu_857 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45_fu_869 {DEPTH 2 CHILDREN {}} grp_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s_fu_877 {DEPTH 2 CHILDREN {grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2_fu_330 grp_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1_fu_341 grp_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1_fu_349 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2_fu_359 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2_fu_368 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2_fu_444 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2_fu_452}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2_fu_330 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1_fu_341 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1_fu_349 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2_fu_359 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2_fu_368 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2_fu_444 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2_fu_452 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48_fu_899 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51_fu_911 {DEPTH 2 CHILDREN {}} grp_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s_fu_919 {DEPTH 2 CHILDREN {grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4_fu_304 grp_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1_fu_313 grp_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1_fu_321 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4_fu_331 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4_fu_340 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4_fu_416 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4_fu_424}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4_fu_304 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1_fu_313 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1_fu_321 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4_fu_331 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4_fu_340 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4_fu_416 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4_fu_424 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54_fu_941 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57_fu_953 {DEPTH 2 CHILDREN {}} grp_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s_fu_961 {DEPTH 2 CHILDREN {grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8_fu_304 grp_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1_fu_313 grp_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1_fu_321 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8_fu_331 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8_fu_340 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8_fu_416 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8_fu_424}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8_fu_304 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1_fu_313 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1_fu_321 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8_fu_331 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8_fu_340 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8_fu_416 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8_fu_424 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60_fu_983 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63_fu_995 {DEPTH 2 CHILDREN {}} grp_rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s_fu_1003 {DEPTH 2 CHILDREN {grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7_fu_352 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3_fu_365 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5_fu_373 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7_fu_383 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7_fu_392 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7_fu_468 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7_fu_476}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7_fu_352 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3_fu_365 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5_fu_373 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7_fu_383 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7_fu_392 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7_fu_468 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7_fu_476 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66_fu_1025 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69_fu_1037 {DEPTH 2 CHILDREN {}} grp_rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s_fu_1045 {DEPTH 2 CHILDREN {grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1_fu_350 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1_fu_364 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1_fu_372 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1_fu_382 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1_fu_391 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1_fu_467 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1_fu_475}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1_fu_350 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1_fu_364 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1_fu_372 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1_fu_382 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1_fu_391 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1_fu_467 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1_fu_475 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72_fu_1067 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75_fu_1079 {DEPTH 2 CHILDREN {}} grp_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s_fu_1087 {DEPTH 2 CHILDREN {grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3_fu_330 grp_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1_fu_341 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2_fu_349 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3_fu_359 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3_fu_368 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3_fu_444 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3_fu_452}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3_fu_330 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1_fu_341 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2_fu_349 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3_fu_359 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3_fu_368 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3_fu_444 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3_fu_452 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78_fu_1109 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81_fu_1121 {DEPTH 2 CHILDREN {}} grp_rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s_fu_1129 {DEPTH 2 CHILDREN {grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5_fu_304 grp_rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1_fu_313 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3_fu_321 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5_fu_331 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5_fu_340 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5_fu_416 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5_fu_424}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5_fu_304 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1_fu_313 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3_fu_321 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5_fu_331 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5_fu_340 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5_fu_416 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5_fu_424 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84_fu_1151 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87_fu_1163 {DEPTH 2 CHILDREN {}} grp_rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s_fu_1171 {DEPTH 2 CHILDREN {grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9_fu_304 grp_rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1_fu_313 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6_fu_321 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9_fu_331 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9_fu_340 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9_fu_416 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9_fu_424}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9_fu_304 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1_fu_313 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6_fu_321 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9_fu_331 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9_fu_340 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9_fu_416 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9_fu_424 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90_fu_1193 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_671_92_fu_1205 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_33_fu_1213 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_694_94_fu_1218 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_35_fu_1226 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_717_96_fu_1231 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_37_fu_1239 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_741_98_fu_1244 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_783_99_fu_1252 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_42_fu_1297 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_801_101_fu_1302 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_826_103_fu_1321 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105_fu_1336 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_897_106_fu_1343 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_926_109_fu_1348 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_909_108_fu_1354 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111_fu_1377 {DEPTH 2 CHILDREN {}}} MODULEDATA {rpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_1_fu_146_p2 SOURCE ./rpn_top.cpp:83 VARIABLE add_ln83_1 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_158_p2 SOURCE ./rpn_top.cpp:83 VARIABLE add_ln83 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U1 SOURCE ./rpn_top.cpp:89 VARIABLE mul_ln89 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_241_p2 SOURCE ./rpn_top.cpp:85 VARIABLE add_ln85 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U1 SOURCE ./rpn_top.cpp:89 VARIABLE add_ln89 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_1_fu_310_p2 SOURCE ./rpn_top.cpp:89 VARIABLE add_ln89_1 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_2_fu_323_p2 SOURCE ./rpn_top.cpp:89 VARIABLE add_ln89_2 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_272_p2 SOURCE ./rpn_top.cpp:87 VARIABLE add_ln87 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_1_fu_182_p2 SOURCE ./rpn_top.cpp:85 VARIABLE add_ln85_1 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_290_p2 SOURCE ./rpn_util.h:74 VARIABLE tmp LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_3_fu_218_p2 SOURCE ./rpn_util.h:72 VARIABLE add_ln72_3 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_230_p2 SOURCE ./rpn_util.h:72 VARIABLE add_ln72 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U5 SOURCE ./rpn_util.h:81 VARIABLE mul_ln81 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_9s_17_4_1_U6 SOURCE ./rpn_util.h:72 VARIABLE add_ln72_4 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_9s_17_4_1_U6 SOURCE ./rpn_util.h:98 VARIABLE mul_ln98 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_367_p2 SOURCE ./rpn_util.h:74 VARIABLE add_ln74 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U7 SOURCE ./rpn_util.h:81 VARIABLE add_ln81 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U7 SOURCE ./rpn_util.h:74 VARIABLE mul_ln74 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_mid1_fu_402_p2 SOURCE ./rpn_util.h:74 VARIABLE tmp_mid1 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_2_fu_420_p2 SOURCE ./rpn_util.h:74 VARIABLE add_ln74_2 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_9s_17_4_1_U6 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_5 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U7 SOURCE ./rpn_util.h:81 VARIABLE add_ln81_2 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_556_p2 SOURCE ./rpn_util.h:98 VARIABLE add_ln98 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_4_fu_566_p2 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_4 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_503_p2 SOURCE ./rpn_util.h:76 VARIABLE add_ln76 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_3_fu_254_p2 SOURCE ./rpn_util.h:74 VARIABLE add_ln74_3 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_3_fu_166_p2 SOURCE ./rpn_util.h:136 VARIABLE add_ln136_3 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_184_p2 SOURCE ./rpn_util.h:136 VARIABLE add_ln136 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_fu_228_p2 SOURCE ./rpn_util.h:142 VARIABLE sub_ln142 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_4_fu_242_p2 SOURCE ./rpn_util.h:136 VARIABLE add_ln136_4 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_4_fu_274_p2 SOURCE ./rpn_util.h:142 VARIABLE sub_ln142_4 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_fu_302_p2 SOURCE ./rpn_util.h:138 VARIABLE add_ln138 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_fu_338_p2 SOURCE ./rpn_util.h:142 VARIABLE add_ln142 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_4_fu_366_p2 SOURCE ./rpn_util.h:142 VARIABLE add_ln142_4 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_409_p2 SOURCE ./rpn_util.h:140 VARIABLE add_ln140 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_2_fu_415_p2 SOURCE ./rpn_util.h:138 VARIABLE add_ln138_2 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_1_fu_245_p2 SOURCE ./rpn_conv_3x3.cpp:29 VARIABLE add_ln29_1 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_263_p2 SOURCE ./rpn_conv_3x3.cpp:29 VARIABLE add_ln29 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U26 SOURCE ./rpn_conv_3x3.cpp:36 VARIABLE mul_ln36 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_1_fu_326_p2 SOURCE ./rpn_conv_3x3.cpp:36 VARIABLE sub_ln36_1 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_358_p2 SOURCE ./rpn_conv_3x3.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_fu_387_p2 SOURCE ./rpn_conv_3x3.cpp:32 VARIABLE sub_ln32 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_396_p2 SOURCE ./rpn_conv_3x3.cpp:36 VARIABLE add_ln36 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_2_fu_418_p2 SOURCE ./rpn_conv_3x3.cpp:36 VARIABLE sub_ln36_2 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1_U27 SOURCE ./rpn_conv_3x3.cpp:36 VARIABLE add_ln36_1 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1_U27 SOURCE ./rpn_conv_3x3.cpp:36 VARIABLE mul_ln36_1 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1_U27 SOURCE ./rpn_conv_3x3.cpp:36 VARIABLE add_ln36_2 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U25 SOURCE ./rpn_conv_3x3.cpp:36 VARIABLE mul LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U24 SOURCE ./rpn_conv_3x3.cpp:36 VARIABLE add LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_451_p2 SOURCE ./rpn_conv_3x3.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_1_fu_481_p2 SOURCE ./rpn_conv_3x3.cpp:32 VARIABLE add_ln32_1 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} rpn_conv_3x3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U42 SOURCE ./rpn_conv_3x3.cpp:26 VARIABLE mul_ln26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_1_fu_201_p2 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE add_ln18_1 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_449_p2 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_2_fu_219_p2 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE add_ln18_2 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_3_fu_225_p2 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE add_ln18_3 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_4_fu_231_p2 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE add_ln18_4 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_5_fu_265_p2 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE add_ln18_5 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_6_fu_285_p2 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE add_ln18_6 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_468_p2 SOURCE ./rpn_conv_3x3.cpp:26 VARIABLE add_ln26 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_1_fu_398_p2 SOURCE ./rpn_conv_3x3.cpp:21 VARIABLE add_ln21_1 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_508_p2 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE empty LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_64ns_128_1_1_U41 SOURCE ./rpn_conv_3x3.cpp:21 VARIABLE mul_ln21 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 16 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_323_p2 SOURCE ./rpn_conv_3x3.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_2_fu_413_p2 SOURCE ./rpn_conv_3x3.cpp:21 VARIABLE add_ln21_2 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_3_fu_419_p2 SOURCE ./rpn_conv_3x3.cpp:21 VARIABLE add_ln21_3 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_4_fu_425_p2 SOURCE ./rpn_conv_3x3.cpp:21 VARIABLE add_ln21_4 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 22 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_2_fu_160_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170_2 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_172_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U50 SOURCE ./rpn_util.h:177 VARIABLE mul_ln177 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_255_p2 SOURCE ./rpn_util.h:172 VARIABLE add_ln172 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U50 SOURCE ./rpn_util.h:177 VARIABLE add_ln177 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_286_p2 SOURCE ./rpn_util.h:174 VARIABLE add_ln174 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_2_fu_196_p2 SOURCE ./rpn_util.h:172 VARIABLE add_ln172_2 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_32_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_92_p2 SOURCE ./rpn_util.h:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_2_fu_167_p2 SOURCE ./rpn_util.h:44 VARIABLE add_ln44_2 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_179_p2 SOURCE ./rpn_util.h:44 VARIABLE add_ln44 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U60 SOURCE ./rpn_util.h:50 VARIABLE mul_ln50 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_262_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U60 SOURCE ./rpn_util.h:50 VARIABLE add_ln50 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_293_p2 SOURCE ./rpn_util.h:48 VARIABLE add_ln48 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_2_fu_203_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46_2 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_255_p2 SOURCE ./rpn_util.h:198 VARIABLE empty LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_7_fu_179_p2 SOURCE ./rpn_util.h:196 VARIABLE add_ln196_7 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_191_p2 SOURCE ./rpn_util.h:196 VARIABLE add_ln196 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U63 SOURCE ./rpn_util.h:202 VARIABLE mul_ln202 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U64 SOURCE ./rpn_util.h:196 VARIABLE add_ln196_8 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U64 SOURCE ./rpn_util.h:202 VARIABLE mul_ln202_2 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_293_p2 SOURCE ./rpn_util.h:198 VARIABLE add_ln198 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U63 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_5 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1105_fu_328_p2 SOURCE ./rpn_util.h:198 VARIABLE p_mid1105 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U64 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_7 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_8_fu_425_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_8 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_fu_438_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_10_fu_447_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_10 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_fu_345_p2 SOURCE ./rpn_util.h:200 VARIABLE add_ln200 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_2_fu_219_p2 SOURCE ./rpn_util.h:198 VARIABLE add_ln198_2 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_130_fu_298_p2 SOURCE {} VARIABLE empty_130 LOOP loop1_VITIS_LOOP_285_1_VITIS_LOOP_290_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln283_2_fu_310_p2 SOURCE ./rpn_util.h:283 VARIABLE add_ln283_2 LOOP loop1_VITIS_LOOP_285_1_VITIS_LOOP_290_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln283_fu_322_p2 SOURCE ./rpn_util.h:283 VARIABLE add_ln283 LOOP loop1_VITIS_LOOP_285_1_VITIS_LOOP_290_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_7ns_9_1_1_U71 SOURCE ./rpn_util.h:191 VARIABLE mul_ln191 LOOP loop1_VITIS_LOOP_285_1_VITIS_LOOP_290_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln285_fu_442_p2 SOURCE ./rpn_util.h:285 VARIABLE add_ln285 LOOP loop1_VITIS_LOOP_285_1_VITIS_LOOP_290_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1137_fu_518_p2 SOURCE ./rpn_util.h:285 VARIABLE p_mid1137 LOOP loop1_VITIS_LOOP_285_1_VITIS_LOOP_290_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln292_fu_558_p2 SOURCE ./rpn_util.h:292 VARIABLE add_ln292 LOOP VITIS_LOOP_292_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln302_fu_623_p2 SOURCE ./rpn_util.h:302 VARIABLE add_ln302 LOOP VITIS_LOOP_302_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_132_fu_633_p2 SOURCE ./rpn_util.h:302 VARIABLE empty_132 LOOP VITIS_LOOP_302_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_fu_577_p2 SOURCE ./rpn_util.h:290 VARIABLE add_ln290 LOOP loop1_VITIS_LOOP_285_1_VITIS_LOOP_290_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln285_2_fu_582_p2 SOURCE ./rpn_util.h:285 VARIABLE add_ln285_2 LOOP loop1_VITIS_LOOP_285_1_VITIS_LOOP_290_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 28 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_1_fu_165_p2 SOURCE ./rpn_top.cpp:103 VARIABLE add_ln103_1 LOOP VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_fu_177_p2 SOURCE ./rpn_top.cpp:103 VARIABLE add_ln103 LOOP VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U84 SOURCE ./rpn_top.cpp:110 VARIABLE mul_ln110 LOOP VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_260_p2 SOURCE ./rpn_top.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U84 SOURCE ./rpn_top.cpp:110 VARIABLE add_ln110 LOOP VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_1_fu_329_p2 SOURCE ./rpn_top.cpp:110 VARIABLE add_ln110_1 LOOP VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_2_fu_342_p2 SOURCE ./rpn_top.cpp:110 VARIABLE add_ln110_2 LOOP VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_fu_291_p2 SOURCE ./rpn_top.cpp:107 VARIABLE add_ln107 LOOP VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_1_fu_201_p2 SOURCE ./rpn_top.cpp:105 VARIABLE add_ln105_1 LOOP VITIS_LOOP_103_4_VITIS_LOOP_105_5_VITIS_LOOP_107_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_1_fu_158_p2 SOURCE ./rpn_top.cpp:119 VARIABLE add_ln119_1 LOOP VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_fu_170_p2 SOURCE ./rpn_top.cpp:119 VARIABLE add_ln119 LOOP VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_7ns_17_4_1_U89 SOURCE ./rpn_top.cpp:125 VARIABLE mul_ln125 LOOP VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_7ns_7ns_16_4_1_U88 SOURCE ./rpn_top.cpp:125 VARIABLE mul_ln125_1 LOOP VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_256_p2 SOURCE ./rpn_top.cpp:121 VARIABLE add_ln121 LOOP VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_7ns_17_4_1_U89 SOURCE ./rpn_top.cpp:125 VARIABLE add_ln125 LOOP VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_1_fu_370_p2 SOURCE ./rpn_top.cpp:125 VARIABLE add_ln125_1 LOOP VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_7ns_7ns_16_4_1_U88 SOURCE ./rpn_top.cpp:125 VARIABLE add_ln125_2 LOOP VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_4_fu_383_p2 SOURCE ./rpn_top.cpp:125 VARIABLE add_ln125_4 LOOP VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_fu_287_p2 SOURCE ./rpn_top.cpp:123 VARIABLE add_ln123 LOOP VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_1_fu_194_p2 SOURCE ./rpn_top.cpp:121 VARIABLE add_ln121_1 LOOP VITIS_LOOP_119_7_VITIS_LOOP_121_8_VITIS_LOOP_123_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_290_p2 SOURCE ./rpn_util.h:74 VARIABLE tmp LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_2_fu_218_p2 SOURCE ./rpn_util.h:72 VARIABLE add_ln72_2 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_230_p2 SOURCE ./rpn_util.h:72 VARIABLE add_ln72 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U94 SOURCE ./rpn_util.h:81 VARIABLE mul_ln81 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8s_17_4_1_U95 SOURCE ./rpn_util.h:72 VARIABLE add_ln72_1 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8s_17_4_1_U95 SOURCE ./rpn_util.h:98 VARIABLE mul_ln98 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_367_p2 SOURCE ./rpn_util.h:74 VARIABLE add_ln74 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U96 SOURCE ./rpn_util.h:81 VARIABLE add_ln81 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U96 SOURCE ./rpn_util.h:74 VARIABLE mul_ln74 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_mid1_fu_402_p2 SOURCE ./rpn_util.h:74 VARIABLE tmp_mid1 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_1_fu_420_p2 SOURCE ./rpn_util.h:74 VARIABLE add_ln74_1 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8s_17_4_1_U95 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_2 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U96 SOURCE ./rpn_util.h:81 VARIABLE add_ln81_1 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_556_p2 SOURCE ./rpn_util.h:98 VARIABLE add_ln98 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_1_fu_566_p2 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_1 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_503_p2 SOURCE ./rpn_util.h:76 VARIABLE add_ln76 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_2_fu_254_p2 SOURCE ./rpn_util.h:74 VARIABLE add_ln74_2 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_2_fu_166_p2 SOURCE ./rpn_util.h:136 VARIABLE add_ln136_2 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_184_p2 SOURCE ./rpn_util.h:136 VARIABLE add_ln136 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_fu_228_p2 SOURCE ./rpn_util.h:142 VARIABLE sub_ln142 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_1_fu_242_p2 SOURCE ./rpn_util.h:136 VARIABLE add_ln136_1 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_1_fu_274_p2 SOURCE ./rpn_util.h:142 VARIABLE sub_ln142_1 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_fu_302_p2 SOURCE ./rpn_util.h:138 VARIABLE add_ln138 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_fu_338_p2 SOURCE ./rpn_util.h:142 VARIABLE add_ln142 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_1_fu_366_p2 SOURCE ./rpn_util.h:142 VARIABLE add_ln142_1 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_409_p2 SOURCE ./rpn_util.h:140 VARIABLE add_ln140 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_1_fu_415_p2 SOURCE ./rpn_util.h:138 VARIABLE add_ln138_1 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_1_fu_160_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170_1 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_172_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U112 SOURCE ./rpn_util.h:177 VARIABLE mul_ln177 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_255_p2 SOURCE ./rpn_util.h:172 VARIABLE add_ln172 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U112 SOURCE ./rpn_util.h:177 VARIABLE add_ln177 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_286_p2 SOURCE ./rpn_util.h:174 VARIABLE add_ln174 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_1_fu_196_p2 SOURCE ./rpn_util.h:172 VARIABLE add_ln172_1 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_32_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_92_p2 SOURCE ./rpn_util.h:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_1_fu_167_p2 SOURCE ./rpn_util.h:44 VARIABLE add_ln44_1 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_179_p2 SOURCE ./rpn_util.h:44 VARIABLE add_ln44 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U121 SOURCE ./rpn_util.h:50 VARIABLE mul_ln50 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_262_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U121 SOURCE ./rpn_util.h:50 VARIABLE add_ln50 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_293_p2 SOURCE ./rpn_util.h:48 VARIABLE add_ln48 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_1_fu_203_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46_1 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_276_p2 SOURCE ./rpn_util.h:198 VARIABLE empty LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_6_fu_201_p2 SOURCE ./rpn_util.h:196 VARIABLE add_ln196_6 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_213_p2 SOURCE ./rpn_util.h:196 VARIABLE add_ln196 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U124 SOURCE ./rpn_util.h:202 VARIABLE mul_ln202 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1_U125 SOURCE ./rpn_util.h:196 VARIABLE add_ln196_5 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1_U125 SOURCE ./rpn_util.h:202 VARIABLE mul_ln202_1 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_314_p2 SOURCE ./rpn_util.h:198 VARIABLE add_ln198 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U124 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_1 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1105_fu_349_p2 SOURCE ./rpn_util.h:198 VARIABLE p_mid1105 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1_U125 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_3 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_4_fu_445_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_4 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_fu_458_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_6_fu_467_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_6 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_fu_362_p2 SOURCE ./rpn_util.h:200 VARIABLE add_ln200 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_1_fu_237_p2 SOURCE ./rpn_util.h:198 VARIABLE add_ln198_1 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln283_1_fu_281_p2 SOURCE ./rpn_util.h:283 VARIABLE add_ln283_1 LOOP loop1_VITIS_LOOP_285_1_VITIS_LOOP_290_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln283_fu_293_p2 SOURCE ./rpn_util.h:283 VARIABLE add_ln283 LOOP loop1_VITIS_LOOP_285_1_VITIS_LOOP_290_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_2ns_7ns_8_1_1_U133 SOURCE ./rpn_util.h:191 VARIABLE mul_ln191 LOOP loop1_VITIS_LOOP_285_1_VITIS_LOOP_290_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln285_fu_407_p2 SOURCE ./rpn_util.h:285 VARIABLE add_ln285 LOOP loop1_VITIS_LOOP_285_1_VITIS_LOOP_290_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln292_fu_503_p2 SOURCE ./rpn_util.h:292 VARIABLE add_ln292 LOOP VITIS_LOOP_292_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln302_fu_568_p2 SOURCE ./rpn_util.h:302 VARIABLE add_ln302 LOOP VITIS_LOOP_302_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_122_fu_578_p2 SOURCE ./rpn_util.h:302 VARIABLE empty_122 LOOP VITIS_LOOP_302_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_fu_522_p2 SOURCE ./rpn_util.h:290 VARIABLE add_ln290 LOOP loop1_VITIS_LOOP_285_1_VITIS_LOOP_290_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln285_1_fu_527_p2 SOURCE ./rpn_util.h:285 VARIABLE add_ln285_1 LOOP loop1_VITIS_LOOP_285_1_VITIS_LOOP_290_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 28 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_1_fu_177_p2 SOURCE ./rpn_top.cpp:137 VARIABLE add_ln137_1 LOOP VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_189_p2 SOURCE ./rpn_top.cpp:137 VARIABLE add_ln137 LOOP VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_7ns_17_4_1_U146 SOURCE ./rpn_top.cpp:144 VARIABLE mul_ln144 LOOP VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_7ns_7ns_16_4_1_U147 SOURCE ./rpn_top.cpp:143 VARIABLE mul_ln143 LOOP VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_fu_276_p2 SOURCE ./rpn_top.cpp:139 VARIABLE add_ln139 LOOP VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_7ns_17_4_1_U146 SOURCE ./rpn_top.cpp:144 VARIABLE add_ln144 LOOP VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_1_fu_349_p2 SOURCE ./rpn_top.cpp:144 VARIABLE add_ln144_1 LOOP VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_7ns_7ns_16_4_1_U147 SOURCE ./rpn_top.cpp:143 VARIABLE add_ln143 LOOP VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_2_fu_393_p2 SOURCE ./rpn_top.cpp:144 VARIABLE add_ln144_2 LOOP VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_311_p2 SOURCE ./rpn_top.cpp:141 VARIABLE add_ln141 LOOP VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_1_fu_217_p2 SOURCE ./rpn_top.cpp:139 VARIABLE add_ln139_1 LOOP VITIS_LOOP_137_10_VITIS_LOOP_139_11_VITIS_LOOP_141_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_1_fu_158_p2 SOURCE ./rpn_top.cpp:155 VARIABLE add_ln155_1 LOOP VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_fu_170_p2 SOURCE ./rpn_top.cpp:155 VARIABLE add_ln155 LOOP VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U152 SOURCE ./rpn_top.cpp:161 VARIABLE mul_ln161 LOOP VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_6ns_6ns_15_4_1_U151 SOURCE ./rpn_top.cpp:161 VARIABLE mul_ln161_1 LOOP VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_fu_256_p2 SOURCE ./rpn_top.cpp:157 VARIABLE add_ln157 LOOP VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U152 SOURCE ./rpn_top.cpp:161 VARIABLE add_ln161 LOOP VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_1_fu_370_p2 SOURCE ./rpn_top.cpp:161 VARIABLE add_ln161_1 LOOP VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_6ns_6ns_15_4_1_U151 SOURCE ./rpn_top.cpp:161 VARIABLE add_ln161_2 LOOP VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_4_fu_383_p2 SOURCE ./rpn_top.cpp:161 VARIABLE add_ln161_4 LOOP VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_fu_287_p2 SOURCE ./rpn_top.cpp:159 VARIABLE add_ln159 LOOP VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_1_fu_194_p2 SOURCE ./rpn_top.cpp:157 VARIABLE add_ln157_1 LOOP VITIS_LOOP_155_13_VITIS_LOOP_157_14_VITIS_LOOP_159_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_266_p2 SOURCE ./rpn_util.h:74 VARIABLE empty LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_4_fu_194_p2 SOURCE ./rpn_util.h:72 VARIABLE add_ln72_4 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_206_p2 SOURCE ./rpn_util.h:72 VARIABLE add_ln72 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U157 SOURCE ./rpn_util.h:81 VARIABLE mul_ln81 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7s_17_4_1_U158 SOURCE ./rpn_util.h:72 VARIABLE add_ln72_3 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7s_17_4_1_U158 SOURCE ./rpn_util.h:98 VARIABLE mul_ln98 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_338_p2 SOURCE ./rpn_util.h:74 VARIABLE add_ln74 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U159 SOURCE ./rpn_util.h:81 VARIABLE add_ln81 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U159 SOURCE ./rpn_util.h:74 VARIABLE mul_ln74 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_401_p2 SOURCE ./rpn_util.h:74 VARIABLE p_mid1 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7s_17_4_1_U158 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_5 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U159 SOURCE ./rpn_util.h:81 VARIABLE add_ln81_2 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_502_p2 SOURCE ./rpn_util.h:98 VARIABLE add_ln98 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_2_fu_512_p2 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_2 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_449_p2 SOURCE ./rpn_util.h:76 VARIABLE add_ln76 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_3_fu_230_p2 SOURCE ./rpn_util.h:74 VARIABLE add_ln74_3 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_4_fu_166_p2 SOURCE ./rpn_util.h:136 VARIABLE add_ln136_4 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_184_p2 SOURCE ./rpn_util.h:136 VARIABLE add_ln136 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_fu_228_p2 SOURCE ./rpn_util.h:142 VARIABLE sub_ln142 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_3_fu_242_p2 SOURCE ./rpn_util.h:136 VARIABLE add_ln136_3 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_4_fu_274_p2 SOURCE ./rpn_util.h:142 VARIABLE sub_ln142_4 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_fu_302_p2 SOURCE ./rpn_util.h:138 VARIABLE add_ln138 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_fu_338_p2 SOURCE ./rpn_util.h:142 VARIABLE add_ln142 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_4_fu_366_p2 SOURCE ./rpn_util.h:142 VARIABLE add_ln142_4 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_409_p2 SOURCE ./rpn_util.h:140 VARIABLE add_ln140 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_2_fu_415_p2 SOURCE ./rpn_util.h:138 VARIABLE add_ln138_2 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_2_fu_160_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170_2 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_172_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U172 SOURCE ./rpn_util.h:177 VARIABLE mul_ln177 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_255_p2 SOURCE ./rpn_util.h:172 VARIABLE add_ln172 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U172 SOURCE ./rpn_util.h:177 VARIABLE add_ln177 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_286_p2 SOURCE ./rpn_util.h:174 VARIABLE add_ln174 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_2_fu_196_p2 SOURCE ./rpn_util.h:172 VARIABLE add_ln172_2 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_32_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_92_p2 SOURCE ./rpn_util.h:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_2_fu_167_p2 SOURCE ./rpn_util.h:44 VARIABLE add_ln44_2 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_179_p2 SOURCE ./rpn_util.h:44 VARIABLE add_ln44 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U181 SOURCE ./rpn_util.h:50 VARIABLE mul_ln50 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_262_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U181 SOURCE ./rpn_util.h:50 VARIABLE add_ln50 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_293_p2 SOURCE ./rpn_util.h:48 VARIABLE add_ln48 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_2_fu_203_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46_2 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_8_fu_175_p2 SOURCE ./rpn_util.h:196 VARIABLE add_ln196_8 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_187_p2 SOURCE ./rpn_util.h:196 VARIABLE add_ln196 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U184 SOURCE ./rpn_util.h:202 VARIABLE mul_ln202 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U185 SOURCE ./rpn_util.h:196 VARIABLE add_ln196_7 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U185 SOURCE ./rpn_util.h:202 VARIABLE mul_ln202_2 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_273_p2 SOURCE ./rpn_util.h:198 VARIABLE add_ln198 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U185 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_7 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_8_fu_395_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_8 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U184 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_9 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_fu_368_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_12_fu_408_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_12 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_fu_304_p2 SOURCE ./rpn_util.h:200 VARIABLE add_ln200 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_2_fu_211_p2 SOURCE ./rpn_util.h:198 VARIABLE add_ln198_2 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln285_fu_251_p2 SOURCE ./rpn_util.h:285 VARIABLE add_ln285 LOOP VITIS_LOOP_285_1_VITIS_LOOP_290_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_fu_260_p2 SOURCE ./rpn_util.h:287 VARIABLE add_ln287 LOOP VITIS_LOOP_285_1_VITIS_LOOP_290_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln292_fu_352_p2 SOURCE ./rpn_util.h:292 VARIABLE add_ln292 LOOP VITIS_LOOP_292_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln302_fu_395_p2 SOURCE ./rpn_util.h:302 VARIABLE add_ln302 LOOP VITIS_LOOP_302_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_125_fu_405_p2 SOURCE ./rpn_util.h:302 VARIABLE empty_125 LOOP VITIS_LOOP_302_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_fu_371_p2 SOURCE ./rpn_util.h:290 VARIABLE add_ln290 LOOP VITIS_LOOP_285_1_VITIS_LOOP_290_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 28 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_1_fu_177_p2 SOURCE ./rpn_top.cpp:173 VARIABLE add_ln173_1 LOOP VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_fu_189_p2 SOURCE ./rpn_top.cpp:173 VARIABLE add_ln173 LOOP VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U202 SOURCE ./rpn_top.cpp:180 VARIABLE mul_ln180 LOOP VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_6ns_6ns_15_4_1_U203 SOURCE ./rpn_top.cpp:179 VARIABLE mul_ln179 LOOP VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_fu_276_p2 SOURCE ./rpn_top.cpp:175 VARIABLE add_ln175 LOOP VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U202 SOURCE ./rpn_top.cpp:180 VARIABLE add_ln180 LOOP VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln180_1_fu_349_p2 SOURCE ./rpn_top.cpp:180 VARIABLE add_ln180_1 LOOP VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_6ns_6ns_15_4_1_U203 SOURCE ./rpn_top.cpp:179 VARIABLE add_ln179 LOOP VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln180_2_fu_393_p2 SOURCE ./rpn_top.cpp:180 VARIABLE add_ln180_2 LOOP VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln177_fu_311_p2 SOURCE ./rpn_top.cpp:177 VARIABLE add_ln177 LOOP VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_1_fu_217_p2 SOURCE ./rpn_top.cpp:175 VARIABLE add_ln175_1 LOOP VITIS_LOOP_173_16_VITIS_LOOP_175_17_VITIS_LOOP_177_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_1_fu_166_p2 SOURCE ./rpn_top.cpp:190 VARIABLE add_ln190_1 LOOP VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_fu_178_p2 SOURCE ./rpn_top.cpp:190 VARIABLE add_ln190 LOOP VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_5ns_17_4_1_U208 SOURCE ./rpn_top.cpp:196 VARIABLE mul_ln196 LOOP VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_5ns_5ns_14_4_1_U207 SOURCE ./rpn_top.cpp:196 VARIABLE mul_ln196_1 LOOP VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_fu_264_p2 SOURCE ./rpn_top.cpp:192 VARIABLE add_ln192 LOOP VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_5ns_17_4_1_U208 SOURCE ./rpn_top.cpp:196 VARIABLE add_ln196 LOOP VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_1_fu_378_p2 SOURCE ./rpn_top.cpp:196 VARIABLE add_ln196_1 LOOP VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_5ns_5ns_14_4_1_U207 SOURCE ./rpn_top.cpp:196 VARIABLE add_ln196_2 LOOP VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_fu_295_p2 SOURCE ./rpn_top.cpp:194 VARIABLE add_ln194 LOOP VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_1_fu_202_p2 SOURCE ./rpn_top.cpp:192 VARIABLE add_ln192_1 LOOP VITIS_LOOP_190_19_VITIS_LOOP_192_20_VITIS_LOOP_194_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_256_p2 SOURCE ./rpn_util.h:74 VARIABLE empty LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_6_fu_184_p2 SOURCE ./rpn_util.h:72 VARIABLE add_ln72_6 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_196_p2 SOURCE ./rpn_util.h:72 VARIABLE add_ln72 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U213 SOURCE ./rpn_util.h:81 VARIABLE mul_ln81 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7s_17_4_1_U214 SOURCE ./rpn_util.h:72 VARIABLE add_ln72_5 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7s_17_4_1_U214 SOURCE ./rpn_util.h:98 VARIABLE mul_ln98 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_316_p2 SOURCE ./rpn_util.h:74 VARIABLE add_ln74 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U215 SOURCE ./rpn_util.h:81 VARIABLE add_ln81 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U215 SOURCE ./rpn_util.h:74 VARIABLE mul_ln74 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_365_p2 SOURCE ./rpn_util.h:74 VARIABLE p_mid1 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7s_17_4_1_U214 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_8 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U215 SOURCE ./rpn_util.h:81 VARIABLE add_ln81_3 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_442_p2 SOURCE ./rpn_util.h:98 VARIABLE add_ln98 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_3_fu_452_p2 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_3 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_379_p2 SOURCE ./rpn_util.h:76 VARIABLE add_ln76 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_4_fu_220_p2 SOURCE ./rpn_util.h:74 VARIABLE add_ln74_4 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_6_fu_166_p2 SOURCE ./rpn_util.h:136 VARIABLE add_ln136_6 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_184_p2 SOURCE ./rpn_util.h:136 VARIABLE add_ln136 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_fu_228_p2 SOURCE ./rpn_util.h:142 VARIABLE sub_ln142 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_5_fu_242_p2 SOURCE ./rpn_util.h:136 VARIABLE add_ln136_5 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_7_fu_274_p2 SOURCE ./rpn_util.h:142 VARIABLE sub_ln142_7 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_fu_302_p2 SOURCE ./rpn_util.h:138 VARIABLE add_ln138 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_fu_338_p2 SOURCE ./rpn_util.h:142 VARIABLE add_ln142 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_7_fu_366_p2 SOURCE ./rpn_util.h:142 VARIABLE add_ln142_7 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_409_p2 SOURCE ./rpn_util.h:140 VARIABLE add_ln140 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_3_fu_415_p2 SOURCE ./rpn_util.h:138 VARIABLE add_ln138_3 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_3_fu_160_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170_3 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_172_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U226 SOURCE ./rpn_util.h:177 VARIABLE mul_ln177 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_255_p2 SOURCE ./rpn_util.h:172 VARIABLE add_ln172 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U226 SOURCE ./rpn_util.h:177 VARIABLE add_ln177 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_286_p2 SOURCE ./rpn_util.h:174 VARIABLE add_ln174 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_3_fu_196_p2 SOURCE ./rpn_util.h:172 VARIABLE add_ln172_3 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_32_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_92_p2 SOURCE ./rpn_util.h:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_3_fu_167_p2 SOURCE ./rpn_util.h:44 VARIABLE add_ln44_3 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_179_p2 SOURCE ./rpn_util.h:44 VARIABLE add_ln44 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U235 SOURCE ./rpn_util.h:50 VARIABLE mul_ln50 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_262_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U235 SOURCE ./rpn_util.h:50 VARIABLE add_ln50 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_293_p2 SOURCE ./rpn_util.h:48 VARIABLE add_ln48 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_3_fu_203_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46_3 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_10_fu_175_p2 SOURCE ./rpn_util.h:196 VARIABLE add_ln196_10 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_187_p2 SOURCE ./rpn_util.h:196 VARIABLE add_ln196 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U238 SOURCE ./rpn_util.h:202 VARIABLE mul_ln202 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U239 SOURCE ./rpn_util.h:196 VARIABLE add_ln196_9 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U239 SOURCE ./rpn_util.h:202 VARIABLE mul_ln202_3 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_273_p2 SOURCE ./rpn_util.h:198 VARIABLE add_ln198 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U239 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_11 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_12_fu_395_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_12 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U238 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_13 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_fu_368_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_16_fu_408_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_16 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_fu_304_p2 SOURCE ./rpn_util.h:200 VARIABLE add_ln200 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_3_fu_211_p2 SOURCE ./rpn_util.h:198 VARIABLE add_ln198_3 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln285_fu_244_p2 SOURCE ./rpn_util.h:285 VARIABLE add_ln285 LOOP VITIS_LOOP_285_1_VITIS_LOOP_290_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_fu_253_p2 SOURCE ./rpn_util.h:287 VARIABLE add_ln287 LOOP VITIS_LOOP_285_1_VITIS_LOOP_290_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln292_fu_337_p2 SOURCE ./rpn_util.h:292 VARIABLE add_ln292 LOOP VITIS_LOOP_292_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln302_fu_380_p2 SOURCE ./rpn_util.h:302 VARIABLE add_ln302 LOOP VITIS_LOOP_302_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_128_fu_390_p2 SOURCE ./rpn_util.h:302 VARIABLE empty_128 LOOP VITIS_LOOP_302_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_fu_356_p2 SOURCE ./rpn_util.h:290 VARIABLE add_ln290 LOOP VITIS_LOOP_285_1_VITIS_LOOP_290_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 28 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_1_fu_185_p2 SOURCE ./rpn_top.cpp:208 VARIABLE add_ln208_1 LOOP VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_fu_197_p2 SOURCE ./rpn_top.cpp:208 VARIABLE add_ln208 LOOP VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_5ns_17_4_1_U255 SOURCE ./rpn_top.cpp:215 VARIABLE mul_ln215 LOOP VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_5ns_5ns_14_4_1_U256 SOURCE ./rpn_top.cpp:214 VARIABLE mul_ln214 LOOP VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_284_p2 SOURCE ./rpn_top.cpp:210 VARIABLE add_ln210 LOOP VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_5ns_17_4_1_U255 SOURCE ./rpn_top.cpp:215 VARIABLE add_ln215 LOOP VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln215_1_fu_357_p2 SOURCE ./rpn_top.cpp:215 VARIABLE add_ln215_1 LOOP VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_5ns_5ns_14_4_1_U256 SOURCE ./rpn_top.cpp:214 VARIABLE add_ln214 LOOP VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_319_p2 SOURCE ./rpn_top.cpp:212 VARIABLE add_ln212 LOOP VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_1_fu_225_p2 SOURCE ./rpn_top.cpp:210 VARIABLE add_ln210_1 LOOP VITIS_LOOP_208_22_VITIS_LOOP_210_23_VITIS_LOOP_212_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln225_1_fu_166_p2 SOURCE ./rpn_top.cpp:225 VARIABLE add_ln225_1 LOOP VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln225_fu_178_p2 SOURCE ./rpn_top.cpp:225 VARIABLE add_ln225 LOOP VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_4ns_17_4_1_U260 SOURCE ./rpn_top.cpp:231 VARIABLE mul_ln231 LOOP VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln231_fu_266_p2 SOURCE ./rpn_top.cpp:231 VARIABLE sub_ln231 LOOP VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln227_fu_293_p2 SOURCE ./rpn_top.cpp:227 VARIABLE add_ln227 LOOP VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_4ns_17_4_1_U260 SOURCE ./rpn_top.cpp:231 VARIABLE add_ln231 LOOP VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_1_fu_417_p2 SOURCE ./rpn_top.cpp:231 VARIABLE add_ln231_1 LOOP VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_2_fu_328_p2 SOURCE ./rpn_top.cpp:231 VARIABLE add_ln231_2 LOOP VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_fu_379_p2 SOURCE ./rpn_top.cpp:229 VARIABLE add_ln229 LOOP VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln227_1_fu_202_p2 SOURCE ./rpn_top.cpp:227 VARIABLE add_ln227_1 LOOP VITIS_LOOP_225_25_VITIS_LOOP_227_26_VITIS_LOOP_229_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_230_p2 SOURCE ./rpn_util.h:74 VARIABLE empty LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_1_fu_158_p2 SOURCE ./rpn_util.h:72 VARIABLE add_ln72_1 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_170_p2 SOURCE ./rpn_util.h:72 VARIABLE add_ln72 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U264 SOURCE ./rpn_util.h:81 VARIABLE mul_ln81 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7s_17_4_1_U265 SOURCE ./rpn_util.h:72 VARIABLE add_ln72_2 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7s_17_4_1_U265 SOURCE ./rpn_util.h:98 VARIABLE mul_ln98 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_285_p2 SOURCE ./rpn_util.h:74 VARIABLE add_ln74 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U266 SOURCE ./rpn_util.h:81 VARIABLE add_ln81 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U266 SOURCE ./rpn_util.h:74 VARIABLE mul_ln74 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_326_p2 SOURCE ./rpn_util.h:74 VARIABLE p_mid1 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7s_17_4_1_U265 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_1 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U266 SOURCE ./rpn_util.h:81 VARIABLE add_ln81_1 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_398_p2 SOURCE ./rpn_util.h:98 VARIABLE add_ln98 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_340_p2 SOURCE ./rpn_util.h:76 VARIABLE add_ln76 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_1_fu_194_p2 SOURCE ./rpn_util.h:74 VARIABLE add_ln74_1 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_1_fu_166_p2 SOURCE ./rpn_util.h:136 VARIABLE add_ln136_1 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_184_p2 SOURCE ./rpn_util.h:136 VARIABLE add_ln136 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_fu_228_p2 SOURCE ./rpn_util.h:142 VARIABLE sub_ln142 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_2_fu_242_p2 SOURCE ./rpn_util.h:136 VARIABLE add_ln136_2 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_1_fu_274_p2 SOURCE ./rpn_util.h:142 VARIABLE sub_ln142_1 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_fu_302_p2 SOURCE ./rpn_util.h:138 VARIABLE add_ln138 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_fu_338_p2 SOURCE ./rpn_util.h:142 VARIABLE add_ln142 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_1_fu_366_p2 SOURCE ./rpn_util.h:142 VARIABLE add_ln142_1 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_409_p2 SOURCE ./rpn_util.h:140 VARIABLE add_ln140 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_1_fu_415_p2 SOURCE ./rpn_util.h:138 VARIABLE add_ln138_1 LOOP VITIS_LOOP_136_1_VITIS_LOOP_138_2_VITIS_LOOP_140_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_1_fu_160_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170_1 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_172_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U275 SOURCE ./rpn_util.h:177 VARIABLE mul_ln177 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_255_p2 SOURCE ./rpn_util.h:172 VARIABLE add_ln172 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U275 SOURCE ./rpn_util.h:177 VARIABLE add_ln177 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_286_p2 SOURCE ./rpn_util.h:174 VARIABLE add_ln174 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_1_fu_196_p2 SOURCE ./rpn_util.h:172 VARIABLE add_ln172_1 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_32_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_92_p2 SOURCE ./rpn_util.h:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_1_fu_167_p2 SOURCE ./rpn_util.h:44 VARIABLE add_ln44_1 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_179_p2 SOURCE ./rpn_util.h:44 VARIABLE add_ln44 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U284 SOURCE ./rpn_util.h:50 VARIABLE mul_ln50 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_262_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U284 SOURCE ./rpn_util.h:50 VARIABLE add_ln50 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_293_p2 SOURCE ./rpn_util.h:48 VARIABLE add_ln48 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_1_fu_203_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46_1 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_5_fu_169_p2 SOURCE ./rpn_util.h:196 VARIABLE add_ln196_5 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_181_p2 SOURCE ./rpn_util.h:196 VARIABLE add_ln196 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U287 SOURCE ./rpn_util.h:202 VARIABLE mul_ln202 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U288 SOURCE ./rpn_util.h:196 VARIABLE add_ln196_6 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U288 SOURCE ./rpn_util.h:202 VARIABLE mul_ln202_1 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_267_p2 SOURCE ./rpn_util.h:198 VARIABLE add_ln198 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U288 SOURCE ./rpn_util.h:202 VARIABLE add_ln202 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_1_fu_381_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_1 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U287 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_2 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_fu_298_p2 SOURCE ./rpn_util.h:200 VARIABLE add_ln200 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_1_fu_205_p2 SOURCE ./rpn_util.h:198 VARIABLE add_ln198_1 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_fu_180_p2 SOURCE ./rpn_util.h:290 VARIABLE add_ln290 LOOP VITIS_LOOP_290_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln292_fu_204_p2 SOURCE ./rpn_util.h:292 VARIABLE add_ln292 LOOP VITIS_LOOP_292_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln302_fu_233_p2 SOURCE ./rpn_util.h:302 VARIABLE add_ln302 LOOP VITIS_LOOP_302_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_134_fu_243_p2 SOURCE ./rpn_util.h:302 VARIABLE empty_134 LOOP VITIS_LOOP_302_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 28 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_1_fu_185_p2 SOURCE ./rpn_top.cpp:245 VARIABLE add_ln245_1 LOOP VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_fu_197_p2 SOURCE ./rpn_top.cpp:245 VARIABLE add_ln245 LOOP VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_4ns_17_4_1_U303 SOURCE ./rpn_top.cpp:252 VARIABLE mul_ln252 LOOP VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln251_fu_349_p2 SOURCE ./rpn_top.cpp:251 VARIABLE sub_ln251 LOOP VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln247_fu_280_p2 SOURCE ./rpn_top.cpp:247 VARIABLE add_ln247 LOOP VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_4ns_17_4_1_U303 SOURCE ./rpn_top.cpp:252 VARIABLE add_ln252 LOOP VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_1_fu_384_p2 SOURCE ./rpn_top.cpp:252 VARIABLE add_ln252_1 LOOP VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln251_fu_390_p2 SOURCE ./rpn_top.cpp:251 VARIABLE add_ln251 LOOP VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_311_p2 SOURCE ./rpn_top.cpp:249 VARIABLE add_ln249 LOOP VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln247_1_fu_221_p2 SOURCE ./rpn_top.cpp:247 VARIABLE add_ln247_1 LOOP VITIS_LOOP_245_28_VITIS_LOOP_247_29_VITIS_LOOP_249_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln269_1_fu_146_p2 SOURCE ./rpn_top.cpp:269 VARIABLE add_ln269_1 LOOP VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln269_fu_158_p2 SOURCE ./rpn_top.cpp:269 VARIABLE add_ln269 LOOP VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U307 SOURCE ./rpn_top.cpp:275 VARIABLE mul_ln275 LOOP VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln271_fu_241_p2 SOURCE ./rpn_top.cpp:271 VARIABLE add_ln271 LOOP VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U307 SOURCE ./rpn_top.cpp:275 VARIABLE add_ln275 LOOP VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln275_1_fu_310_p2 SOURCE ./rpn_top.cpp:275 VARIABLE add_ln275_1 LOOP VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln275_2_fu_323_p2 SOURCE ./rpn_top.cpp:275 VARIABLE add_ln275_2 LOOP VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_fu_272_p2 SOURCE ./rpn_top.cpp:273 VARIABLE add_ln273 LOOP VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln271_1_fu_182_p2 SOURCE ./rpn_top.cpp:271 VARIABLE add_ln271_1 LOOP VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_136_fu_266_p2 SOURCE ./rpn_util.h:74 VARIABLE empty_136 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_13_fu_194_p2 SOURCE ./rpn_util.h:72 VARIABLE add_ln72_13 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_206_p2 SOURCE ./rpn_util.h:72 VARIABLE add_ln72 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U310 SOURCE ./rpn_util.h:87 VARIABLE mul_ln87 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U311 SOURCE ./rpn_util.h:72 VARIABLE add_ln72_14 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U311 SOURCE ./rpn_util.h:98 VARIABLE mul_ln98 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_330_p2 SOURCE ./rpn_util.h:74 VARIABLE add_ln74 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U312 SOURCE ./rpn_util.h:87 VARIABLE add_ln87 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U312 SOURCE ./rpn_util.h:74 VARIABLE mul_ln74 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_365_p2 SOURCE ./rpn_util.h:74 VARIABLE p_mid1 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U311 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_20 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_21_fu_438_p2 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_21 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U312 SOURCE ./rpn_util.h:87 VARIABLE add_ln87_2 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_459_p2 SOURCE ./rpn_util.h:98 VARIABLE add_ln98 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_22_fu_468_p2 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_22 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_397_p2 SOURCE ./rpn_util.h:76 VARIABLE add_ln76 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_8_fu_230_p2 SOURCE ./rpn_util.h:74 VARIABLE add_ln74_8 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_fu_102_p2 SOURCE ./rpn_util.h:157 VARIABLE add_ln157 LOOP VITIS_LOOP_157_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_fu_112_p2 SOURCE ./rpn_util.h:159 VARIABLE add_ln159 LOOP VITIS_LOOP_157_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_4_fu_1370_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17_4 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_1382_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U328 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_ln30 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_1430_p2 SOURCE ./rpn_conv_1x1.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_441_fu_1444_p2 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_ln30_441 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_1466_p2 SOURCE ./rpn_conv_1x1.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_7_fu_160_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170_7 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_172_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U397 SOURCE ./rpn_util.h:177 VARIABLE mul_ln177 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_255_p2 SOURCE ./rpn_util.h:172 VARIABLE add_ln172 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U397 SOURCE ./rpn_util.h:177 VARIABLE add_ln177 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_286_p2 SOURCE ./rpn_util.h:174 VARIABLE add_ln174 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_7_fu_196_p2 SOURCE ./rpn_util.h:172 VARIABLE add_ln172_7 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_80_p2 SOURCE ./rpn_util.h:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_7_fu_150_p2 SOURCE ./rpn_util.h:44 VARIABLE add_ln44_7 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_162_p2 SOURCE ./rpn_util.h:44 VARIABLE add_ln44 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U404 SOURCE ./rpn_util.h:50 VARIABLE mul_ln50 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_245_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U404 SOURCE ./rpn_util.h:50 VARIABLE add_ln50 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_276_p2 SOURCE ./rpn_util.h:48 VARIABLE add_ln48 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_7_fu_186_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46_7 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_138_fu_246_p2 SOURCE ./rpn_util.h:198 VARIABLE empty_138 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_14_fu_171_p2 SOURCE ./rpn_util.h:196 VARIABLE add_ln196_14 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_183_p2 SOURCE ./rpn_util.h:196 VARIABLE add_ln196 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U408 SOURCE ./rpn_util.h:202 VARIABLE mul_ln202 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U407 SOURCE ./rpn_util.h:202 VARIABLE mul_ln202_7 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_284_p2 SOURCE ./rpn_util.h:198 VARIABLE add_ln198 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U407 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_31 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid181_fu_319_p2 SOURCE ./rpn_util.h:198 VARIABLE p_mid181 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U408 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_33 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_34_fu_415_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_34 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_fu_428_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_36_fu_437_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_36 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_fu_332_p2 SOURCE ./rpn_util.h:200 VARIABLE add_ln200 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_7_fu_207_p2 SOURCE ./rpn_util.h:198 VARIABLE add_ln198_7 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln226_3_fu_510_p2 SOURCE ./rpn_util.h:226 VARIABLE add_ln226_3 LOOP VITIS_LOOP_226_1_VITIS_LOOP_228_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln226_fu_522_p2 SOURCE ./rpn_util.h:226 VARIABLE add_ln226 LOOP VITIS_LOOP_226_1_VITIS_LOOP_228_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_7ns_8_1_1_U414 SOURCE ./rpn_util.h:228 VARIABLE p_mid2111 LOOP VITIS_LOOP_226_1_VITIS_LOOP_228_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_146_fu_614_p2 SOURCE ./rpn_util.h:228 VARIABLE empty_146 LOOP VITIS_LOOP_226_1_VITIS_LOOP_228_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_626_p2 SOURCE ./rpn_util.h:235 VARIABLE add_ln235 LOOP VITIS_LOOP_235_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_8_fu_668_p2 SOURCE ./rpn_util.h:245 VARIABLE add_ln245_8 LOOP VITIS_LOOP_245_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_fu_680_p2 SOURCE ./rpn_util.h:245 VARIABLE add_ln245 LOOP VITIS_LOOP_245_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln228_fu_645_p2 SOURCE ./rpn_util.h:228 VARIABLE add_ln228 LOOP VITIS_LOOP_226_1_VITIS_LOOP_228_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_358_p2 SOURCE ./rpn_top.cpp:289 VARIABLE empty LOOP VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_115_fu_380_p2 SOURCE ./rpn_top.cpp:291 VARIABLE empty_115 LOOP VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln289_1_fu_223_p2 SOURCE ./rpn_top.cpp:289 VARIABLE add_ln289_1 LOOP VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln289_fu_315_p2 SOURCE ./rpn_top.cpp:289 VARIABLE add_ln289 LOOP VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1229_fu_411_p2 SOURCE ./rpn_top.cpp:289 VARIABLE p_mid1229 LOOP VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln291_fu_424_p2 SOURCE ./rpn_top.cpp:291 VARIABLE add_ln291 LOOP VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1_fu_457_p2 SOURCE ./rpn_top.cpp:291 VARIABLE p_mid1 LOOP VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_2ns_8ns_8ns_10_4_1_U432 SOURCE ./rpn_top.cpp:297 VARIABLE mul_ln297 LOOP VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_2ns_8ns_8ns_10_4_1_U432 SOURCE ./rpn_top.cpp:297 VARIABLE add_ln297 LOOP VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln297_1_fu_496_p2 SOURCE ./rpn_top.cpp:297 VARIABLE add_ln297_1 LOOP VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln297_2_fu_506_p2 SOURCE ./rpn_top.cpp:297 VARIABLE add_ln297_2 LOOP VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln296_fu_552_p2 SOURCE ./rpn_top.cpp:296 VARIABLE add_ln296 LOOP VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln293_fu_277_p2 SOURCE ./rpn_top.cpp:293 VARIABLE add_ln293 LOOP VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln291_1_fu_283_p2 SOURCE ./rpn_top.cpp:291 VARIABLE add_ln291_1 LOOP VITIS_LOOP_289_34_VITIS_LOOP_291_35_VITIS_LOOP_293_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln309_1_fu_158_p2 SOURCE ./rpn_top.cpp:309 VARIABLE add_ln309_1 LOOP VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln309_fu_170_p2 SOURCE ./rpn_top.cpp:309 VARIABLE add_ln309 LOOP VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_7ns_17_4_1_U439 SOURCE ./rpn_top.cpp:315 VARIABLE mul_ln315 LOOP VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_7ns_7ns_16_4_1_U438 SOURCE ./rpn_top.cpp:315 VARIABLE mul_ln315_1 LOOP VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln311_fu_256_p2 SOURCE ./rpn_top.cpp:311 VARIABLE add_ln311 LOOP VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_7ns_17_4_1_U439 SOURCE ./rpn_top.cpp:315 VARIABLE add_ln315 LOOP VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln315_1_fu_370_p2 SOURCE ./rpn_top.cpp:315 VARIABLE add_ln315_1 LOOP VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_7ns_7ns_16_4_1_U438 SOURCE ./rpn_top.cpp:315 VARIABLE add_ln315_2 LOOP VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln315_4_fu_383_p2 SOURCE ./rpn_top.cpp:315 VARIABLE add_ln315_4 LOOP VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln313_fu_287_p2 SOURCE ./rpn_top.cpp:313 VARIABLE add_ln313 LOOP VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln311_1_fu_194_p2 SOURCE ./rpn_top.cpp:311 VARIABLE add_ln311_1 LOOP VITIS_LOOP_309_37_VITIS_LOOP_311_38_VITIS_LOOP_313_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_288_p2 SOURCE ./rpn_util.h:74 VARIABLE empty LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_12_fu_216_p2 SOURCE ./rpn_util.h:72 VARIABLE add_ln72_12 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_228_p2 SOURCE ./rpn_util.h:72 VARIABLE add_ln72 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U442 SOURCE ./rpn_util.h:87 VARIABLE mul_ln87 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1_U443 SOURCE ./rpn_util.h:72 VARIABLE add_ln72_11 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1_U443 SOURCE ./rpn_util.h:98 VARIABLE mul_ln98 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_352_p2 SOURCE ./rpn_util.h:74 VARIABLE add_ln74 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U444 SOURCE ./rpn_util.h:87 VARIABLE add_ln87 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U444 SOURCE ./rpn_util.h:74 VARIABLE mul_ln74 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_387_p2 SOURCE ./rpn_util.h:74 VARIABLE p_mid1 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1_U443 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_17 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_18_fu_460_p2 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_18 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U444 SOURCE ./rpn_util.h:87 VARIABLE add_ln87_1 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_481_p2 SOURCE ./rpn_util.h:98 VARIABLE add_ln98 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_19_fu_490_p2 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_19 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_419_p2 SOURCE ./rpn_util.h:76 VARIABLE add_ln76 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_8_fu_252_p2 SOURCE ./rpn_util.h:74 VARIABLE add_ln74_8 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_fu_102_p2 SOURCE ./rpn_util.h:157 VARIABLE add_ln157 LOOP VITIS_LOOP_157_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_fu_112_p2 SOURCE ./rpn_util.h:159 VARIABLE add_ln159 LOOP VITIS_LOOP_157_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_1_fu_1370_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17_1 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_1382_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U461 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_ln30 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_1430_p2 SOURCE ./rpn_conv_1x1.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_63_fu_1444_p2 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_ln30_63 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_1466_p2 SOURCE ./rpn_conv_1x1.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_6_fu_160_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170_6 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_172_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U530 SOURCE ./rpn_util.h:177 VARIABLE mul_ln177 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_255_p2 SOURCE ./rpn_util.h:172 VARIABLE add_ln172 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U530 SOURCE ./rpn_util.h:177 VARIABLE add_ln177 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_286_p2 SOURCE ./rpn_util.h:174 VARIABLE add_ln174 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_6_fu_196_p2 SOURCE ./rpn_util.h:172 VARIABLE add_ln172_6 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_80_p2 SOURCE ./rpn_util.h:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_6_fu_150_p2 SOURCE ./rpn_util.h:44 VARIABLE add_ln44_6 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_162_p2 SOURCE ./rpn_util.h:44 VARIABLE add_ln44 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U537 SOURCE ./rpn_util.h:50 VARIABLE mul_ln50 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_245_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U537 SOURCE ./rpn_util.h:50 VARIABLE add_ln50 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_276_p2 SOURCE ./rpn_util.h:48 VARIABLE add_ln48 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_6_fu_186_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46_6 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_266_p2 SOURCE ./rpn_util.h:198 VARIABLE empty LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_15_fu_191_p2 SOURCE ./rpn_util.h:196 VARIABLE add_ln196_15 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_203_p2 SOURCE ./rpn_util.h:196 VARIABLE add_ln196 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_7ns_15_4_1_U541 SOURCE ./rpn_util.h:202 VARIABLE mul_ln202 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U540 SOURCE ./rpn_util.h:202 VARIABLE mul_ln202_6 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_304_p2 SOURCE ./rpn_util.h:198 VARIABLE add_ln198 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U540 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_29 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid181_fu_339_p2 SOURCE ./rpn_util.h:198 VARIABLE p_mid181 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_7ns_15_4_1_U541 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_31 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_32_fu_435_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_32 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_fu_448_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_34_fu_457_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_34 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_fu_352_p2 SOURCE ./rpn_util.h:200 VARIABLE add_ln200 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_6_fu_227_p2 SOURCE ./rpn_util.h:198 VARIABLE add_ln198_6 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln226_1_fu_551_p2 SOURCE ./rpn_util.h:226 VARIABLE add_ln226_1 LOOP VITIS_LOOP_226_1_VITIS_LOOP_228_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln226_fu_560_p2 SOURCE ./rpn_util.h:226 VARIABLE add_ln226 LOOP VITIS_LOOP_226_1_VITIS_LOOP_228_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_668_p2 SOURCE ./rpn_util.h:235 VARIABLE add_ln235 LOOP VITIS_LOOP_235_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_2_fu_710_p2 SOURCE ./rpn_util.h:245 VARIABLE add_ln245_2 LOOP VITIS_LOOP_245_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_fu_722_p2 SOURCE ./rpn_util.h:245 VARIABLE add_ln245 LOOP VITIS_LOOP_245_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln228_fu_687_p2 SOURCE ./rpn_util.h:228 VARIABLE add_ln228 LOOP VITIS_LOOP_226_1_VITIS_LOOP_228_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_369_p2 SOURCE ./rpn_top.cpp:326 VARIABLE empty LOOP VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_114_fu_391_p2 SOURCE ./rpn_top.cpp:328 VARIABLE empty_114 LOOP VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln326_1_fu_231_p2 SOURCE ./rpn_top.cpp:326 VARIABLE add_ln326_1 LOOP VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln326_fu_326_p2 SOURCE ./rpn_top.cpp:326 VARIABLE add_ln326 LOOP VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1287_fu_425_p2 SOURCE ./rpn_top.cpp:326 VARIABLE p_mid1287 LOOP VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln328_fu_438_p2 SOURCE ./rpn_top.cpp:328 VARIABLE add_ln328 LOOP VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1275_fu_471_p2 SOURCE ./rpn_top.cpp:328 VARIABLE p_mid1275 LOOP VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_2ns_8ns_7ns_10_4_1_U564 SOURCE ./rpn_top.cpp:334 VARIABLE mul_ln334 LOOP VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_2ns_8ns_7ns_10_4_1_U564 SOURCE ./rpn_top.cpp:334 VARIABLE add_ln334 LOOP VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln334_1_fu_510_p2 SOURCE ./rpn_top.cpp:334 VARIABLE add_ln334_1 LOOP VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln334_2_fu_520_p2 SOURCE ./rpn_top.cpp:334 VARIABLE add_ln334_2 LOOP VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_2ns_7ns_7ns_9_4_1_U565 SOURCE ./rpn_top.cpp:332 VARIABLE mul_ln332 LOOP VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_2ns_7ns_7ns_9_4_1_U565 SOURCE ./rpn_top.cpp:332 VARIABLE add_ln332 LOOP VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_fu_566_p2 SOURCE ./rpn_top.cpp:333 VARIABLE add_ln333 LOOP VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln330_fu_285_p2 SOURCE ./rpn_top.cpp:330 VARIABLE add_ln330 LOOP VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln328_1_fu_291_p2 SOURCE ./rpn_top.cpp:328 VARIABLE add_ln328_1 LOOP VITIS_LOOP_326_40_VITIS_LOOP_328_41_VITIS_LOOP_330_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln342_1_fu_158_p2 SOURCE ./rpn_top.cpp:342 VARIABLE add_ln342_1 LOOP VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln342_fu_170_p2 SOURCE ./rpn_top.cpp:342 VARIABLE add_ln342 LOOP VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U573 SOURCE ./rpn_top.cpp:348 VARIABLE mul_ln348 LOOP VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_6ns_6ns_15_4_1_U572 SOURCE ./rpn_top.cpp:348 VARIABLE mul_ln348_1 LOOP VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln344_fu_256_p2 SOURCE ./rpn_top.cpp:344 VARIABLE add_ln344 LOOP VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U573 SOURCE ./rpn_top.cpp:348 VARIABLE add_ln348 LOOP VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln348_1_fu_370_p2 SOURCE ./rpn_top.cpp:348 VARIABLE add_ln348_1 LOOP VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_6ns_6ns_15_4_1_U572 SOURCE ./rpn_top.cpp:348 VARIABLE add_ln348_2 LOOP VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln348_4_fu_383_p2 SOURCE ./rpn_top.cpp:348 VARIABLE add_ln348_4 LOOP VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_fu_287_p2 SOURCE ./rpn_top.cpp:346 VARIABLE add_ln346 LOOP VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln344_1_fu_194_p2 SOURCE ./rpn_top.cpp:344 VARIABLE add_ln344_1 LOOP VITIS_LOOP_342_43_VITIS_LOOP_344_44_VITIS_LOOP_346_45 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_16_fu_182_p2 SOURCE ./rpn_util.h:72 VARIABLE add_ln72_16 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_194_p2 SOURCE ./rpn_util.h:72 VARIABLE add_ln72 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U576 SOURCE ./rpn_util.h:87 VARIABLE mul_ln87 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U577 SOURCE ./rpn_util.h:72 VARIABLE add_ln72_15 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U577 SOURCE ./rpn_util.h:98 VARIABLE mul_ln98 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_298_p2 SOURCE ./rpn_util.h:74 VARIABLE add_ln74 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U578 SOURCE ./rpn_util.h:87 VARIABLE add_ln87 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U578 SOURCE ./rpn_util.h:98 VARIABLE mul_ln98_6 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U577 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_23 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_24_fu_401_p2 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_24 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U578 SOURCE ./rpn_util.h:87 VARIABLE add_ln87_3 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_417_p2 SOURCE ./rpn_util.h:98 VARIABLE add_ln98 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_25_fu_426_p2 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_25 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_360_p2 SOURCE ./rpn_util.h:76 VARIABLE add_ln76 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_10_fu_218_p2 SOURCE ./rpn_util.h:74 VARIABLE add_ln74_10 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_157_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_fu_102_p2 SOURCE ./rpn_util.h:157 VARIABLE add_ln157 LOOP VITIS_LOOP_157_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_fu_112_p2 SOURCE ./rpn_util.h:159 VARIABLE add_ln159 LOOP VITIS_LOOP_157_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_3_fu_1370_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17_3 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_1382_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U592 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_ln30 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_1430_p2 SOURCE ./rpn_conv_1x1.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_315_fu_1444_p2 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_ln30_315 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_1466_p2 SOURCE ./rpn_conv_1x1.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_8_fu_160_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170_8 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_172_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U661 SOURCE ./rpn_util.h:177 VARIABLE mul_ln177 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_255_p2 SOURCE ./rpn_util.h:172 VARIABLE add_ln172 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U661 SOURCE ./rpn_util.h:177 VARIABLE add_ln177 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_286_p2 SOURCE ./rpn_util.h:174 VARIABLE add_ln174 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_8_fu_196_p2 SOURCE ./rpn_util.h:172 VARIABLE add_ln172_8 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_80_p2 SOURCE ./rpn_util.h:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_8_fu_150_p2 SOURCE ./rpn_util.h:44 VARIABLE add_ln44_8 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_162_p2 SOURCE ./rpn_util.h:44 VARIABLE add_ln44 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U668 SOURCE ./rpn_util.h:50 VARIABLE mul_ln50 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_245_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U668 SOURCE ./rpn_util.h:50 VARIABLE add_ln50 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_276_p2 SOURCE ./rpn_util.h:48 VARIABLE add_ln48 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_8_fu_186_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46_8 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_17_fu_165_p2 SOURCE ./rpn_util.h:196 VARIABLE add_ln196_17 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_177_p2 SOURCE ./rpn_util.h:196 VARIABLE add_ln196 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_6ns_15_4_1_U672 SOURCE ./rpn_util.h:202 VARIABLE mul_ln202 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U671 SOURCE ./rpn_util.h:202 VARIABLE mul_ln202_8 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_263_p2 SOURCE ./rpn_util.h:198 VARIABLE add_ln198 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_6ns_15_4_1_U672 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_41 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_42_fu_385_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_42 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U671 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_43 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_fu_358_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_46_fu_398_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_46 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_fu_294_p2 SOURCE ./rpn_util.h:200 VARIABLE add_ln200 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_8_fu_201_p2 SOURCE ./rpn_util.h:198 VARIABLE add_ln198_8 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln230_fu_475_p2 SOURCE ./rpn_util.h:230 VARIABLE add_ln230 LOOP VITIS_LOOP_228_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_509_p2 SOURCE ./rpn_util.h:235 VARIABLE add_ln235 LOOP VITIS_LOOP_235_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_4_fu_537_p2 SOURCE ./rpn_util.h:245 VARIABLE add_ln245_4 LOOP VITIS_LOOP_245_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_fu_549_p2 SOURCE ./rpn_util.h:245 VARIABLE add_ln245 LOOP VITIS_LOOP_245_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_367_p2 SOURCE ./rpn_top.cpp:359 VARIABLE empty LOOP VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_113_fu_389_p2 SOURCE ./rpn_top.cpp:361 VARIABLE empty_113 LOOP VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln359_1_fu_229_p2 SOURCE ./rpn_top.cpp:359 VARIABLE add_ln359_1 LOOP VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln359_fu_324_p2 SOURCE ./rpn_top.cpp:359 VARIABLE add_ln359 LOOP VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1345_fu_423_p2 SOURCE ./rpn_top.cpp:359 VARIABLE p_mid1345 LOOP VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln361_fu_436_p2 SOURCE ./rpn_top.cpp:361 VARIABLE add_ln361 LOOP VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1333_fu_469_p2 SOURCE ./rpn_top.cpp:361 VARIABLE p_mid1333 LOOP VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_2ns_8ns_6ns_10_4_1_U693 SOURCE ./rpn_top.cpp:367 VARIABLE mul_ln367 LOOP VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_2ns_8ns_6ns_10_4_1_U693 SOURCE ./rpn_top.cpp:367 VARIABLE add_ln367 LOOP VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln367_1_fu_508_p2 SOURCE ./rpn_top.cpp:367 VARIABLE add_ln367_1 LOOP VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln367_2_fu_518_p2 SOURCE ./rpn_top.cpp:367 VARIABLE add_ln367_2 LOOP VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_2ns_6ns_6ns_8_4_1_U694 SOURCE ./rpn_top.cpp:365 VARIABLE mul_ln365 LOOP VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_2ns_6ns_6ns_8_4_1_U694 SOURCE ./rpn_top.cpp:365 VARIABLE add_ln365 LOOP VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln366_fu_564_p2 SOURCE ./rpn_top.cpp:366 VARIABLE add_ln366 LOOP VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_fu_283_p2 SOURCE ./rpn_top.cpp:363 VARIABLE add_ln363 LOOP VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln361_1_fu_289_p2 SOURCE ./rpn_top.cpp:361 VARIABLE add_ln361_1 LOOP VITIS_LOOP_359_46_VITIS_LOOP_361_47_VITIS_LOOP_363_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln375_1_fu_166_p2 SOURCE ./rpn_top.cpp:375 VARIABLE add_ln375_1 LOOP VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln375_fu_178_p2 SOURCE ./rpn_top.cpp:375 VARIABLE add_ln375 LOOP VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_5ns_17_4_1_U702 SOURCE ./rpn_top.cpp:381 VARIABLE mul_ln381 LOOP VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_5ns_5ns_14_4_1_U701 SOURCE ./rpn_top.cpp:381 VARIABLE mul_ln381_1 LOOP VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln377_fu_264_p2 SOURCE ./rpn_top.cpp:377 VARIABLE add_ln377 LOOP VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_5ns_17_4_1_U702 SOURCE ./rpn_top.cpp:381 VARIABLE add_ln381 LOOP VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln381_1_fu_378_p2 SOURCE ./rpn_top.cpp:381 VARIABLE add_ln381_1 LOOP VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_5ns_5ns_14_4_1_U701 SOURCE ./rpn_top.cpp:381 VARIABLE add_ln381_2 LOOP VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln379_fu_295_p2 SOURCE ./rpn_top.cpp:379 VARIABLE add_ln379 LOOP VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln377_1_fu_202_p2 SOURCE ./rpn_top.cpp:377 VARIABLE add_ln377_1 LOOP VITIS_LOOP_375_49_VITIS_LOOP_377_50_VITIS_LOOP_379_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_17_fu_166_p2 SOURCE ./rpn_util.h:72 VARIABLE add_ln72_17 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_178_p2 SOURCE ./rpn_util.h:72 VARIABLE add_ln72 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U705 SOURCE ./rpn_util.h:87 VARIABLE mul_ln87 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U706 SOURCE ./rpn_util.h:72 VARIABLE add_ln72_18 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U706 SOURCE ./rpn_util.h:98 VARIABLE mul_ln98 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_270_p2 SOURCE ./rpn_util.h:74 VARIABLE add_ln74 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U707 SOURCE ./rpn_util.h:87 VARIABLE add_ln87 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U707 SOURCE ./rpn_util.h:98 VARIABLE mul_ln98_4 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U706 SOURCE ./rpn_util.h:98 VARIABLE add_ln98 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_24_fu_342_p2 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_24 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U707 SOURCE ./rpn_util.h:87 VARIABLE add_ln87_4 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_301_p2 SOURCE ./rpn_util.h:76 VARIABLE add_ln76 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_10_fu_202_p2 SOURCE ./rpn_util.h:74 VARIABLE add_ln74_10 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_157_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_fu_102_p2 SOURCE ./rpn_util.h:157 VARIABLE add_ln157 LOOP VITIS_LOOP_157_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_fu_112_p2 SOURCE ./rpn_util.h:159 VARIABLE add_ln159 LOOP VITIS_LOOP_157_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_5_fu_1370_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17_5 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_1382_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U719 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_ln30 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_1430_p2 SOURCE ./rpn_conv_1x1.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_567_fu_1444_p2 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_ln30_567 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_1466_p2 SOURCE ./rpn_conv_1x1.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_9_fu_160_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170_9 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_172_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U788 SOURCE ./rpn_util.h:177 VARIABLE mul_ln177 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_255_p2 SOURCE ./rpn_util.h:172 VARIABLE add_ln172 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U788 SOURCE ./rpn_util.h:177 VARIABLE add_ln177 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_286_p2 SOURCE ./rpn_util.h:174 VARIABLE add_ln174 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_9_fu_196_p2 SOURCE ./rpn_util.h:172 VARIABLE add_ln172_9 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_80_p2 SOURCE ./rpn_util.h:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_9_fu_150_p2 SOURCE ./rpn_util.h:44 VARIABLE add_ln44_9 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_162_p2 SOURCE ./rpn_util.h:44 VARIABLE add_ln44 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U795 SOURCE ./rpn_util.h:50 VARIABLE mul_ln50 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_245_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U795 SOURCE ./rpn_util.h:50 VARIABLE add_ln50 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_276_p2 SOURCE ./rpn_util.h:48 VARIABLE add_ln48 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_9_fu_186_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46_9 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_16_fu_159_p2 SOURCE ./rpn_util.h:196 VARIABLE add_ln196_16 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_171_p2 SOURCE ./rpn_util.h:196 VARIABLE add_ln196 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_6ns_15_4_1_U799 SOURCE ./rpn_util.h:202 VARIABLE mul_ln202 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U798 SOURCE ./rpn_util.h:202 VARIABLE mul_ln202_9 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_257_p2 SOURCE ./rpn_util.h:198 VARIABLE add_ln198 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_6ns_15_4_1_U799 SOURCE ./rpn_util.h:202 VARIABLE add_ln202 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_41_fu_371_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_41 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U798 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_42 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_fu_288_p2 SOURCE ./rpn_util.h:200 VARIABLE add_ln200 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_9_fu_195_p2 SOURCE ./rpn_util.h:198 VARIABLE add_ln198_9 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_446_p2 SOURCE ./rpn_util.h:235 VARIABLE add_ln235 LOOP VITIS_LOOP_235_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_6_fu_470_p2 SOURCE ./rpn_util.h:245 VARIABLE add_ln245_6 LOOP VITIS_LOOP_245_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_fu_482_p2 SOURCE ./rpn_util.h:245 VARIABLE add_ln245 LOOP VITIS_LOOP_245_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_375_p2 SOURCE ./rpn_top.cpp:393 VARIABLE empty LOOP VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_112_fu_397_p2 SOURCE ./rpn_top.cpp:395 VARIABLE empty_112 LOOP VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_1_fu_237_p2 SOURCE ./rpn_top.cpp:393 VARIABLE add_ln393_1 LOOP VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_fu_332_p2 SOURCE ./rpn_top.cpp:393 VARIABLE add_ln393 LOOP VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1403_fu_431_p2 SOURCE ./rpn_top.cpp:393 VARIABLE p_mid1403 LOOP VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln395_fu_444_p2 SOURCE ./rpn_top.cpp:395 VARIABLE add_ln395 LOOP VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1391_fu_473_p2 SOURCE ./rpn_top.cpp:395 VARIABLE p_mid1391 LOOP VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_2ns_8ns_5ns_10_4_1_U818 SOURCE ./rpn_top.cpp:401 VARIABLE mul_ln401 LOOP VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_2ns_8ns_5ns_10_4_1_U818 SOURCE ./rpn_top.cpp:401 VARIABLE add_ln401 LOOP VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln401_1_fu_512_p2 SOURCE ./rpn_top.cpp:401 VARIABLE add_ln401_1 LOOP VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_2ns_5ns_5ns_7_4_1_U819 SOURCE ./rpn_top.cpp:399 VARIABLE mul_ln399 LOOP VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_2ns_5ns_5ns_7_4_1_U819 SOURCE ./rpn_top.cpp:399 VARIABLE add_ln399 LOOP VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln400_fu_576_p2 SOURCE ./rpn_top.cpp:400 VARIABLE add_ln400 LOOP VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln397_fu_291_p2 SOURCE ./rpn_top.cpp:397 VARIABLE add_ln397 LOOP VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln395_1_fu_297_p2 SOURCE ./rpn_top.cpp:395 VARIABLE add_ln395_1 LOOP VITIS_LOOP_393_52_VITIS_LOOP_395_53_VITIS_LOOP_397_54 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln415_1_fu_166_p2 SOURCE ./rpn_top.cpp:415 VARIABLE add_ln415_1 LOOP VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln415_fu_178_p2 SOURCE ./rpn_top.cpp:415 VARIABLE add_ln415 LOOP VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_4ns_17_4_1_U826 SOURCE ./rpn_top.cpp:421 VARIABLE mul_ln421 LOOP VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln421_fu_266_p2 SOURCE ./rpn_top.cpp:421 VARIABLE sub_ln421 LOOP VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln417_fu_293_p2 SOURCE ./rpn_top.cpp:417 VARIABLE add_ln417 LOOP VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_4ns_17_4_1_U826 SOURCE ./rpn_top.cpp:421 VARIABLE add_ln421 LOOP VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln421_1_fu_417_p2 SOURCE ./rpn_top.cpp:421 VARIABLE add_ln421_1 LOOP VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln421_2_fu_328_p2 SOURCE ./rpn_top.cpp:421 VARIABLE add_ln421_2 LOOP VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln419_fu_379_p2 SOURCE ./rpn_top.cpp:419 VARIABLE add_ln419 LOOP VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln417_1_fu_202_p2 SOURCE ./rpn_top.cpp:417 VARIABLE add_ln417_1 LOOP VITIS_LOOP_415_55_VITIS_LOOP_417_56_VITIS_LOOP_419_57 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_9_fu_163_p2 SOURCE ./rpn_util.h:72 VARIABLE add_ln72_9 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_175_p2 SOURCE ./rpn_util.h:72 VARIABLE add_ln72 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U829 SOURCE ./rpn_util.h:98 VARIABLE mul_ln98 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U830 SOURCE ./rpn_util.h:72 VARIABLE add_ln72_10 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U830 SOURCE ./rpn_util.h:98 VARIABLE mul_ln98_1 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_267_p2 SOURCE ./rpn_util.h:74 VARIABLE add_ln74 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U831 SOURCE ./rpn_util.h:98 VARIABLE add_ln98 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U831 SOURCE ./rpn_util.h:98 VARIABLE mul_ln98_2 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U830 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_14 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_15_fu_339_p2 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_15 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U831 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_16 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_298_p2 SOURCE ./rpn_util.h:76 VARIABLE add_ln76 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_6_fu_199_p2 SOURCE ./rpn_util.h:74 VARIABLE add_ln74_6 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_157_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_fu_102_p2 SOURCE ./rpn_util.h:157 VARIABLE add_ln157 LOOP VITIS_LOOP_157_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_fu_112_p2 SOURCE ./rpn_util.h:159 VARIABLE add_ln159 LOOP VITIS_LOOP_157_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_2_fu_1370_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17_2 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_1382_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U843 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_ln30 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_1430_p2 SOURCE ./rpn_conv_1x1.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_189_fu_1444_p2 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_ln30_189 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_1466_p2 SOURCE ./rpn_conv_1x1.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_5_fu_160_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170_5 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_172_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U912 SOURCE ./rpn_util.h:177 VARIABLE mul_ln177 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_255_p2 SOURCE ./rpn_util.h:172 VARIABLE add_ln172 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U912 SOURCE ./rpn_util.h:177 VARIABLE add_ln177 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_286_p2 SOURCE ./rpn_util.h:174 VARIABLE add_ln174 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_5_fu_196_p2 SOURCE ./rpn_util.h:172 VARIABLE add_ln172_5 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_80_p2 SOURCE ./rpn_util.h:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_5_fu_150_p2 SOURCE ./rpn_util.h:44 VARIABLE add_ln44_5 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_162_p2 SOURCE ./rpn_util.h:44 VARIABLE add_ln44 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U919 SOURCE ./rpn_util.h:50 VARIABLE mul_ln50 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_245_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U919 SOURCE ./rpn_util.h:50 VARIABLE add_ln50 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_276_p2 SOURCE ./rpn_util.h:48 VARIABLE add_ln48 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_5_fu_186_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46_5 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_12_fu_159_p2 SOURCE ./rpn_util.h:196 VARIABLE add_ln196_12 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_171_p2 SOURCE ./rpn_util.h:196 VARIABLE add_ln196 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_6ns_15_4_1_U923 SOURCE ./rpn_util.h:202 VARIABLE mul_ln202 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U922 SOURCE ./rpn_util.h:202 VARIABLE mul_ln202_5 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_257_p2 SOURCE ./rpn_util.h:198 VARIABLE add_ln198 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_6ns_15_4_1_U923 SOURCE ./rpn_util.h:202 VARIABLE add_ln202 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_21_fu_371_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_21 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U922 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_22 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_fu_288_p2 SOURCE ./rpn_util.h:200 VARIABLE add_ln200 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_5_fu_195_p2 SOURCE ./rpn_util.h:198 VARIABLE add_ln198_5 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_446_p2 SOURCE ./rpn_util.h:235 VARIABLE add_ln235 LOOP VITIS_LOOP_235_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_10_fu_470_p2 SOURCE ./rpn_util.h:245 VARIABLE add_ln245_10 LOOP VITIS_LOOP_245_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_fu_482_p2 SOURCE ./rpn_util.h:245 VARIABLE add_ln245 LOOP VITIS_LOOP_245_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_370_p2 SOURCE ./rpn_top.cpp:433 VARIABLE empty LOOP VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_111_fu_392_p2 SOURCE ./rpn_top.cpp:435 VARIABLE empty_111 LOOP VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_1_fu_235_p2 SOURCE ./rpn_top.cpp:433 VARIABLE add_ln433_1 LOOP VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_fu_327_p2 SOURCE ./rpn_top.cpp:433 VARIABLE add_ln433 LOOP VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1461_fu_426_p2 SOURCE ./rpn_top.cpp:433 VARIABLE p_mid1461 LOOP VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln435_fu_439_p2 SOURCE ./rpn_top.cpp:435 VARIABLE add_ln435 LOOP VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1449_fu_472_p2 SOURCE ./rpn_top.cpp:435 VARIABLE p_mid1449 LOOP VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_2ns_8ns_4ns_10_4_1_U942 SOURCE ./rpn_top.cpp:441 VARIABLE mul_ln441 LOOP VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_2ns_8ns_4ns_10_4_1_U942 SOURCE ./rpn_top.cpp:441 VARIABLE add_ln441 LOOP VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln441_1_fu_511_p2 SOURCE ./rpn_top.cpp:441 VARIABLE add_ln441_1 LOOP VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln439_fu_563_p2 SOURCE ./rpn_top.cpp:439 VARIABLE sub_ln439 LOOP VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln439_fu_573_p2 SOURCE ./rpn_top.cpp:439 VARIABLE add_ln439 LOOP VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln440_fu_645_p2 SOURCE ./rpn_top.cpp:440 VARIABLE add_ln440 LOOP VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln437_fu_289_p2 SOURCE ./rpn_top.cpp:437 VARIABLE add_ln437 LOOP VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln435_1_fu_295_p2 SOURCE ./rpn_top.cpp:435 VARIABLE add_ln435_1 LOOP VITIS_LOOP_433_58_VITIS_LOOP_435_59_VITIS_LOOP_437_60 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln460_1_fu_146_p2 SOURCE ./rpn_top.cpp:460 VARIABLE add_ln460_1 LOOP VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln460_fu_158_p2 SOURCE ./rpn_top.cpp:460 VARIABLE add_ln460 LOOP VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U948 SOURCE ./rpn_top.cpp:466 VARIABLE mul_ln466 LOOP VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln462_fu_241_p2 SOURCE ./rpn_top.cpp:462 VARIABLE add_ln462 LOOP VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U948 SOURCE ./rpn_top.cpp:466 VARIABLE add_ln466 LOOP VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln466_1_fu_310_p2 SOURCE ./rpn_top.cpp:466 VARIABLE add_ln466_1 LOOP VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln466_2_fu_323_p2 SOURCE ./rpn_top.cpp:466 VARIABLE add_ln466_2 LOOP VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln464_fu_272_p2 SOURCE ./rpn_top.cpp:464 VARIABLE add_ln464 LOOP VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln462_1_fu_182_p2 SOURCE ./rpn_top.cpp:462 VARIABLE add_ln462_1 LOOP VITIS_LOOP_460_61_VITIS_LOOP_462_62_VITIS_LOOP_464_63 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_135_fu_266_p2 SOURCE ./rpn_util.h:74 VARIABLE empty_135 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_11_fu_194_p2 SOURCE ./rpn_util.h:72 VARIABLE add_ln72_11 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_206_p2 SOURCE ./rpn_util.h:72 VARIABLE add_ln72 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U951 SOURCE ./rpn_util.h:87 VARIABLE mul_ln87 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U952 SOURCE ./rpn_util.h:72 VARIABLE add_ln72_12 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U952 SOURCE ./rpn_util.h:98 VARIABLE mul_ln98 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_330_p2 SOURCE ./rpn_util.h:74 VARIABLE add_ln74 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U953 SOURCE ./rpn_util.h:87 VARIABLE add_ln87 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U953 SOURCE ./rpn_util.h:74 VARIABLE mul_ln74 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_365_p2 SOURCE ./rpn_util.h:74 VARIABLE p_mid1 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U952 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_17 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_18_fu_438_p2 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_18 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U953 SOURCE ./rpn_util.h:87 VARIABLE add_ln87_1 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_459_p2 SOURCE ./rpn_util.h:98 VARIABLE add_ln98 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_19_fu_468_p2 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_19 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_397_p2 SOURCE ./rpn_util.h:76 VARIABLE add_ln76 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_7_fu_230_p2 SOURCE ./rpn_util.h:74 VARIABLE add_ln74_7 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_fu_102_p2 SOURCE ./rpn_util.h:157 VARIABLE add_ln157 LOOP VITIS_LOOP_157_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_fu_112_p2 SOURCE ./rpn_util.h:159 VARIABLE add_ln159 LOOP VITIS_LOOP_157_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_3_fu_1370_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17_3 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_1382_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U969 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_ln30 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_1430_p2 SOURCE ./rpn_conv_1x1.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_315_fu_1444_p2 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_ln30_315 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_1466_p2 SOURCE ./rpn_conv_1x1.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_6_fu_160_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170_6 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_172_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1038 SOURCE ./rpn_util.h:177 VARIABLE mul_ln177 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_255_p2 SOURCE ./rpn_util.h:172 VARIABLE add_ln172 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1038 SOURCE ./rpn_util.h:177 VARIABLE add_ln177 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_286_p2 SOURCE ./rpn_util.h:174 VARIABLE add_ln174 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_6_fu_196_p2 SOURCE ./rpn_util.h:172 VARIABLE add_ln172_6 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_80_p2 SOURCE ./rpn_util.h:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_6_fu_150_p2 SOURCE ./rpn_util.h:44 VARIABLE add_ln44_6 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_162_p2 SOURCE ./rpn_util.h:44 VARIABLE add_ln44 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1045 SOURCE ./rpn_util.h:50 VARIABLE mul_ln50 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_245_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1045 SOURCE ./rpn_util.h:50 VARIABLE add_ln50 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_276_p2 SOURCE ./rpn_util.h:48 VARIABLE add_ln48 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_6_fu_186_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46_6 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_137_fu_246_p2 SOURCE ./rpn_util.h:198 VARIABLE empty_137 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_13_fu_171_p2 SOURCE ./rpn_util.h:196 VARIABLE add_ln196_13 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_183_p2 SOURCE ./rpn_util.h:196 VARIABLE add_ln196 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U1049 SOURCE ./rpn_util.h:202 VARIABLE mul_ln202 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1048 SOURCE ./rpn_util.h:202 VARIABLE mul_ln202_6 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_284_p2 SOURCE ./rpn_util.h:198 VARIABLE add_ln198 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1048 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_25 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid181_fu_319_p2 SOURCE ./rpn_util.h:198 VARIABLE p_mid181 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U1049 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_27 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_28_fu_415_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_28 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_fu_428_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_30_fu_437_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_30 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_fu_332_p2 SOURCE ./rpn_util.h:200 VARIABLE add_ln200 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_6_fu_207_p2 SOURCE ./rpn_util.h:198 VARIABLE add_ln198_6 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln226_4_fu_510_p2 SOURCE ./rpn_util.h:226 VARIABLE add_ln226_4 LOOP VITIS_LOOP_226_1_VITIS_LOOP_228_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln226_fu_522_p2 SOURCE ./rpn_util.h:226 VARIABLE add_ln226 LOOP VITIS_LOOP_226_1_VITIS_LOOP_228_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_7ns_8_1_1_U1054 SOURCE ./rpn_util.h:228 VARIABLE p_mid2111 LOOP VITIS_LOOP_226_1_VITIS_LOOP_228_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_148_fu_614_p2 SOURCE ./rpn_util.h:228 VARIABLE empty_148 LOOP VITIS_LOOP_226_1_VITIS_LOOP_228_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_626_p2 SOURCE ./rpn_util.h:235 VARIABLE add_ln235 LOOP VITIS_LOOP_235_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_9_fu_668_p2 SOURCE ./rpn_util.h:245 VARIABLE add_ln245_9 LOOP VITIS_LOOP_245_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_fu_680_p2 SOURCE ./rpn_util.h:245 VARIABLE add_ln245 LOOP VITIS_LOOP_245_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln228_fu_645_p2 SOURCE ./rpn_util.h:228 VARIABLE add_ln228 LOOP VITIS_LOOP_226_1_VITIS_LOOP_228_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_352_p2 SOURCE ./rpn_top.cpp:478 VARIABLE empty LOOP VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_108_fu_382_p2 SOURCE {} VARIABLE empty_108 LOOP VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln478_1_fu_213_p2 SOURCE ./rpn_top.cpp:478 VARIABLE add_ln478_1 LOOP VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln478_fu_309_p2 SOURCE ./rpn_top.cpp:478 VARIABLE add_ln478 LOOP VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1519_fu_413_p2 SOURCE ./rpn_top.cpp:478 VARIABLE p_mid1519 LOOP VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln480_fu_426_p2 SOURCE ./rpn_top.cpp:480 VARIABLE add_ln480 LOOP VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1507_fu_467_p2 SOURCE ./rpn_top.cpp:480 VARIABLE p_mid1507 LOOP VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_12_4_1_U1068 SOURCE ./rpn_top.cpp:486 VARIABLE mul_ln486 LOOP VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_12_4_1_U1068 SOURCE ./rpn_top.cpp:486 VARIABLE add_ln486 LOOP VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_1_fu_506_p2 SOURCE ./rpn_top.cpp:486 VARIABLE add_ln486_1 LOOP VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_2_fu_516_p2 SOURCE ./rpn_top.cpp:486 VARIABLE add_ln486_2 LOOP VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_110_fu_562_p2 SOURCE ./rpn_top.cpp:478 VARIABLE empty_110 LOOP VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln482_fu_271_p2 SOURCE ./rpn_top.cpp:482 VARIABLE add_ln482 LOOP VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln480_1_fu_277_p2 SOURCE ./rpn_top.cpp:480 VARIABLE add_ln480_1 LOOP VITIS_LOOP_478_64_VITIS_LOOP_480_65_VITIS_LOOP_482_66 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln497_1_fu_158_p2 SOURCE ./rpn_top.cpp:497 VARIABLE add_ln497_1 LOOP VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln497_fu_170_p2 SOURCE ./rpn_top.cpp:497 VARIABLE add_ln497 LOOP VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_7ns_17_4_1_U1075 SOURCE ./rpn_top.cpp:503 VARIABLE mul_ln503 LOOP VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_7ns_7ns_16_4_1_U1074 SOURCE ./rpn_top.cpp:503 VARIABLE mul_ln503_1 LOOP VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln499_fu_256_p2 SOURCE ./rpn_top.cpp:499 VARIABLE add_ln499 LOOP VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_7ns_17_4_1_U1075 SOURCE ./rpn_top.cpp:503 VARIABLE add_ln503 LOOP VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln503_1_fu_370_p2 SOURCE ./rpn_top.cpp:503 VARIABLE add_ln503_1 LOOP VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_7ns_7ns_16_4_1_U1074 SOURCE ./rpn_top.cpp:503 VARIABLE add_ln503_2 LOOP VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln503_4_fu_383_p2 SOURCE ./rpn_top.cpp:503 VARIABLE add_ln503_4 LOOP VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_fu_287_p2 SOURCE ./rpn_top.cpp:501 VARIABLE add_ln501 LOOP VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln499_1_fu_194_p2 SOURCE ./rpn_top.cpp:499 VARIABLE add_ln499_1 LOOP VITIS_LOOP_497_67_VITIS_LOOP_499_68_VITIS_LOOP_501_69 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_288_p2 SOURCE ./rpn_util.h:74 VARIABLE empty LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_14_fu_216_p2 SOURCE ./rpn_util.h:72 VARIABLE add_ln72_14 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_228_p2 SOURCE ./rpn_util.h:72 VARIABLE add_ln72 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U1078 SOURCE ./rpn_util.h:87 VARIABLE mul_ln87 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1_U1079 SOURCE ./rpn_util.h:72 VARIABLE add_ln72_13 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1_U1079 SOURCE ./rpn_util.h:98 VARIABLE mul_ln98 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_352_p2 SOURCE ./rpn_util.h:74 VARIABLE add_ln74 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U1080 SOURCE ./rpn_util.h:87 VARIABLE add_ln87 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U1080 SOURCE ./rpn_util.h:74 VARIABLE mul_ln74 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_387_p2 SOURCE ./rpn_util.h:74 VARIABLE p_mid1 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1_U1079 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_20 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_21_fu_460_p2 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_21 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U1080 SOURCE ./rpn_util.h:87 VARIABLE add_ln87_2 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_481_p2 SOURCE ./rpn_util.h:98 VARIABLE add_ln98 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_22_fu_490_p2 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_22 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_419_p2 SOURCE ./rpn_util.h:76 VARIABLE add_ln76 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_9_fu_252_p2 SOURCE ./rpn_util.h:74 VARIABLE add_ln74_9 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_fu_102_p2 SOURCE ./rpn_util.h:157 VARIABLE add_ln157 LOOP VITIS_LOOP_157_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_fu_112_p2 SOURCE ./rpn_util.h:159 VARIABLE add_ln159 LOOP VITIS_LOOP_157_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_2_fu_1370_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17_2 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_1382_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U1097 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_ln30 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_1430_p2 SOURCE ./rpn_conv_1x1.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_189_fu_1444_p2 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_ln30_189 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_1466_p2 SOURCE ./rpn_conv_1x1.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_7_fu_160_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170_7 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_172_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1166 SOURCE ./rpn_util.h:177 VARIABLE mul_ln177 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_255_p2 SOURCE ./rpn_util.h:172 VARIABLE add_ln172 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1166 SOURCE ./rpn_util.h:177 VARIABLE add_ln177 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_286_p2 SOURCE ./rpn_util.h:174 VARIABLE add_ln174 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_7_fu_196_p2 SOURCE ./rpn_util.h:172 VARIABLE add_ln172_7 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_32_1_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_80_p2 SOURCE ./rpn_util.h:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_7_fu_150_p2 SOURCE ./rpn_util.h:44 VARIABLE add_ln44_7 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_162_p2 SOURCE ./rpn_util.h:44 VARIABLE add_ln44 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1173 SOURCE ./rpn_util.h:50 VARIABLE mul_ln50 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_245_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1173 SOURCE ./rpn_util.h:50 VARIABLE add_ln50 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_276_p2 SOURCE ./rpn_util.h:48 VARIABLE add_ln48 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_7_fu_186_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46_7 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_266_p2 SOURCE ./rpn_util.h:198 VARIABLE empty LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_16_fu_191_p2 SOURCE ./rpn_util.h:196 VARIABLE add_ln196_16 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_203_p2 SOURCE ./rpn_util.h:196 VARIABLE add_ln196 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_7ns_15_4_1_U1177 SOURCE ./rpn_util.h:202 VARIABLE mul_ln202 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1176 SOURCE ./rpn_util.h:202 VARIABLE mul_ln202_7 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_304_p2 SOURCE ./rpn_util.h:198 VARIABLE add_ln198 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1176 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_35 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid181_fu_339_p2 SOURCE ./rpn_util.h:198 VARIABLE p_mid181 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_7ns_15_4_1_U1177 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_37 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_38_fu_435_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_38 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_fu_448_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_40_fu_457_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_40 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_fu_352_p2 SOURCE ./rpn_util.h:200 VARIABLE add_ln200 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_7_fu_227_p2 SOURCE ./rpn_util.h:198 VARIABLE add_ln198_7 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln226_2_fu_551_p2 SOURCE ./rpn_util.h:226 VARIABLE add_ln226_2 LOOP VITIS_LOOP_226_1_VITIS_LOOP_228_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln226_fu_560_p2 SOURCE ./rpn_util.h:226 VARIABLE add_ln226 LOOP VITIS_LOOP_226_1_VITIS_LOOP_228_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_668_p2 SOURCE ./rpn_util.h:235 VARIABLE add_ln235 LOOP VITIS_LOOP_235_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_3_fu_710_p2 SOURCE ./rpn_util.h:245 VARIABLE add_ln245_3 LOOP VITIS_LOOP_245_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_fu_722_p2 SOURCE ./rpn_util.h:245 VARIABLE add_ln245 LOOP VITIS_LOOP_245_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln228_fu_687_p2 SOURCE ./rpn_util.h:228 VARIABLE add_ln228 LOOP VITIS_LOOP_226_1_VITIS_LOOP_228_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_363_p2 SOURCE ./rpn_top.cpp:515 VARIABLE empty LOOP VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_105_fu_393_p2 SOURCE {} VARIABLE empty_105 LOOP VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln515_1_fu_221_p2 SOURCE ./rpn_top.cpp:515 VARIABLE add_ln515_1 LOOP VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln515_fu_320_p2 SOURCE ./rpn_top.cpp:515 VARIABLE add_ln515 LOOP VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1581_fu_427_p2 SOURCE ./rpn_top.cpp:515 VARIABLE p_mid1581 LOOP VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln517_fu_440_p2 SOURCE ./rpn_top.cpp:517 VARIABLE add_ln517 LOOP VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1569_fu_481_p2 SOURCE ./rpn_top.cpp:517 VARIABLE p_mid1569 LOOP VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_8ns_7ns_12_4_1_U1196 SOURCE ./rpn_top.cpp:523 VARIABLE mul_ln523 LOOP VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_8ns_7ns_12_4_1_U1196 SOURCE ./rpn_top.cpp:523 VARIABLE add_ln523 LOOP VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_1_fu_520_p2 SOURCE ./rpn_top.cpp:523 VARIABLE add_ln523_1 LOOP VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_2_fu_530_p2 SOURCE ./rpn_top.cpp:523 VARIABLE add_ln523_2 LOOP VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_7ns_7ns_11_4_1_U1197 SOURCE ./rpn_top.cpp:521 VARIABLE mul_ln521 LOOP VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_7ns_7ns_11_4_1_U1197 SOURCE ./rpn_top.cpp:521 VARIABLE add_ln521 LOOP VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_107_fu_576_p2 SOURCE ./rpn_top.cpp:515 VARIABLE empty_107 LOOP VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln519_fu_279_p2 SOURCE ./rpn_top.cpp:519 VARIABLE add_ln519 LOOP VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln517_1_fu_285_p2 SOURCE ./rpn_top.cpp:517 VARIABLE add_ln517_1 LOOP VITIS_LOOP_515_70_VITIS_LOOP_517_71_VITIS_LOOP_519_72 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln534_1_fu_158_p2 SOURCE ./rpn_top.cpp:534 VARIABLE add_ln534_1 LOOP VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln534_fu_170_p2 SOURCE ./rpn_top.cpp:534 VARIABLE add_ln534 LOOP VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U1205 SOURCE ./rpn_top.cpp:540 VARIABLE mul_ln540 LOOP VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_6ns_6ns_15_4_1_U1204 SOURCE ./rpn_top.cpp:540 VARIABLE mul_ln540_1 LOOP VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln536_fu_256_p2 SOURCE ./rpn_top.cpp:536 VARIABLE add_ln536 LOOP VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U1205 SOURCE ./rpn_top.cpp:540 VARIABLE add_ln540 LOOP VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln540_1_fu_370_p2 SOURCE ./rpn_top.cpp:540 VARIABLE add_ln540_1 LOOP VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_6ns_6ns_15_4_1_U1204 SOURCE ./rpn_top.cpp:540 VARIABLE add_ln540_2 LOOP VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln540_4_fu_383_p2 SOURCE ./rpn_top.cpp:540 VARIABLE add_ln540_4 LOOP VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln538_fu_287_p2 SOURCE ./rpn_top.cpp:538 VARIABLE add_ln538 LOOP VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln536_1_fu_194_p2 SOURCE ./rpn_top.cpp:536 VARIABLE add_ln536_1 LOOP VITIS_LOOP_534_73_VITIS_LOOP_536_74_VITIS_LOOP_538_75 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_18_fu_182_p2 SOURCE ./rpn_util.h:72 VARIABLE add_ln72_18 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_194_p2 SOURCE ./rpn_util.h:72 VARIABLE add_ln72 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U1208 SOURCE ./rpn_util.h:87 VARIABLE mul_ln87 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U1209 SOURCE ./rpn_util.h:72 VARIABLE add_ln72_17 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U1209 SOURCE ./rpn_util.h:98 VARIABLE mul_ln98 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_298_p2 SOURCE ./rpn_util.h:74 VARIABLE add_ln74 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U1210 SOURCE ./rpn_util.h:87 VARIABLE add_ln87 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U1210 SOURCE ./rpn_util.h:98 VARIABLE mul_ln98_5 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U1209 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_25 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_26_fu_401_p2 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_26 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U1210 SOURCE ./rpn_util.h:87 VARIABLE add_ln87_4 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_417_p2 SOURCE ./rpn_util.h:98 VARIABLE add_ln98 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_27_fu_426_p2 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_27 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_360_p2 SOURCE ./rpn_util.h:76 VARIABLE add_ln76 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_11_fu_218_p2 SOURCE ./rpn_util.h:74 VARIABLE add_ln74_11 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_fu_102_p2 SOURCE ./rpn_util.h:157 VARIABLE add_ln157 LOOP VITIS_LOOP_157_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_fu_112_p2 SOURCE ./rpn_util.h:159 VARIABLE add_ln159 LOOP VITIS_LOOP_157_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_4_fu_1370_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17_4 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_1382_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U1224 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_ln30 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_1430_p2 SOURCE ./rpn_conv_1x1.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_441_fu_1444_p2 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_ln30_441 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_1466_p2 SOURCE ./rpn_conv_1x1.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_9_fu_160_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170_9 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_172_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1293 SOURCE ./rpn_util.h:177 VARIABLE mul_ln177 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_255_p2 SOURCE ./rpn_util.h:172 VARIABLE add_ln172 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1293 SOURCE ./rpn_util.h:177 VARIABLE add_ln177 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_286_p2 SOURCE ./rpn_util.h:174 VARIABLE add_ln174 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_9_fu_196_p2 SOURCE ./rpn_util.h:172 VARIABLE add_ln172_9 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_32_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_80_p2 SOURCE ./rpn_util.h:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_9_fu_150_p2 SOURCE ./rpn_util.h:44 VARIABLE add_ln44_9 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_162_p2 SOURCE ./rpn_util.h:44 VARIABLE add_ln44 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1300 SOURCE ./rpn_util.h:50 VARIABLE mul_ln50 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_245_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1300 SOURCE ./rpn_util.h:50 VARIABLE add_ln50 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_276_p2 SOURCE ./rpn_util.h:48 VARIABLE add_ln48 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_9_fu_186_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46_9 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_17_fu_165_p2 SOURCE ./rpn_util.h:196 VARIABLE add_ln196_17 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_177_p2 SOURCE ./rpn_util.h:196 VARIABLE add_ln196 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_6ns_15_4_1_U1304 SOURCE ./rpn_util.h:202 VARIABLE mul_ln202 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1303 SOURCE ./rpn_util.h:202 VARIABLE mul_ln202_9 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_263_p2 SOURCE ./rpn_util.h:198 VARIABLE add_ln198 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_6ns_15_4_1_U1304 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_45 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_46_fu_385_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_46 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1303 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_47 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_fu_358_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_50_fu_398_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_50 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_fu_294_p2 SOURCE ./rpn_util.h:200 VARIABLE add_ln200 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_9_fu_201_p2 SOURCE ./rpn_util.h:198 VARIABLE add_ln198_9 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln230_fu_475_p2 SOURCE ./rpn_util.h:230 VARIABLE add_ln230 LOOP VITIS_LOOP_228_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_509_p2 SOURCE ./rpn_util.h:235 VARIABLE add_ln235 LOOP VITIS_LOOP_235_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_5_fu_537_p2 SOURCE ./rpn_util.h:245 VARIABLE add_ln245_5 LOOP VITIS_LOOP_245_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_fu_549_p2 SOURCE ./rpn_util.h:245 VARIABLE add_ln245 LOOP VITIS_LOOP_245_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_361_p2 SOURCE ./rpn_top.cpp:552 VARIABLE empty LOOP VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_102_fu_391_p2 SOURCE {} VARIABLE empty_102 LOOP VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln552_1_fu_219_p2 SOURCE ./rpn_top.cpp:552 VARIABLE add_ln552_1 LOOP VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln552_fu_318_p2 SOURCE ./rpn_top.cpp:552 VARIABLE add_ln552 LOOP VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1643_fu_425_p2 SOURCE ./rpn_top.cpp:552 VARIABLE p_mid1643 LOOP VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln554_fu_438_p2 SOURCE ./rpn_top.cpp:554 VARIABLE add_ln554 LOOP VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1631_fu_479_p2 SOURCE ./rpn_top.cpp:554 VARIABLE p_mid1631 LOOP VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_8ns_6ns_12_4_1_U1321 SOURCE ./rpn_top.cpp:560 VARIABLE mul_ln560 LOOP VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_8ns_6ns_12_4_1_U1321 SOURCE ./rpn_top.cpp:560 VARIABLE add_ln560 LOOP VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln560_1_fu_518_p2 SOURCE ./rpn_top.cpp:560 VARIABLE add_ln560_1 LOOP VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln560_2_fu_528_p2 SOURCE ./rpn_top.cpp:560 VARIABLE add_ln560_2 LOOP VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_6ns_6ns_10_4_1_U1322 SOURCE ./rpn_top.cpp:558 VARIABLE mul_ln558 LOOP VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_6ns_6ns_10_4_1_U1322 SOURCE ./rpn_top.cpp:558 VARIABLE add_ln558 LOOP VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_104_fu_574_p2 SOURCE ./rpn_top.cpp:552 VARIABLE empty_104 LOOP VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln556_fu_277_p2 SOURCE ./rpn_top.cpp:556 VARIABLE add_ln556 LOOP VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln554_1_fu_283_p2 SOURCE ./rpn_top.cpp:554 VARIABLE add_ln554_1 LOOP VITIS_LOOP_552_76_VITIS_LOOP_554_77_VITIS_LOOP_556_78 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln579_1_fu_166_p2 SOURCE ./rpn_top.cpp:579 VARIABLE add_ln579_1 LOOP VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln579_fu_178_p2 SOURCE ./rpn_top.cpp:579 VARIABLE add_ln579 LOOP VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_5ns_17_4_1_U1330 SOURCE ./rpn_top.cpp:585 VARIABLE mul_ln585 LOOP VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_5ns_5ns_14_4_1_U1329 SOURCE ./rpn_top.cpp:585 VARIABLE mul_ln585_1 LOOP VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln581_fu_264_p2 SOURCE ./rpn_top.cpp:581 VARIABLE add_ln581 LOOP VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_5ns_17_4_1_U1330 SOURCE ./rpn_top.cpp:585 VARIABLE add_ln585 LOOP VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln585_1_fu_378_p2 SOURCE ./rpn_top.cpp:585 VARIABLE add_ln585_1 LOOP VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_5ns_5ns_14_4_1_U1329 SOURCE ./rpn_top.cpp:585 VARIABLE add_ln585_2 LOOP VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln583_fu_295_p2 SOURCE ./rpn_top.cpp:583 VARIABLE add_ln583 LOOP VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln581_1_fu_202_p2 SOURCE ./rpn_top.cpp:581 VARIABLE add_ln581_1 LOOP VITIS_LOOP_579_79_VITIS_LOOP_581_80_VITIS_LOOP_583_81 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_15_fu_166_p2 SOURCE ./rpn_util.h:72 VARIABLE add_ln72_15 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_178_p2 SOURCE ./rpn_util.h:72 VARIABLE add_ln72 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U1333 SOURCE ./rpn_util.h:87 VARIABLE mul_ln87 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U1334 SOURCE ./rpn_util.h:72 VARIABLE add_ln72_16 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U1334 SOURCE ./rpn_util.h:98 VARIABLE mul_ln98 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_270_p2 SOURCE ./rpn_util.h:74 VARIABLE add_ln74 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U1335 SOURCE ./rpn_util.h:87 VARIABLE add_ln87 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U1335 SOURCE ./rpn_util.h:98 VARIABLE mul_ln98_3 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U1334 SOURCE ./rpn_util.h:98 VARIABLE add_ln98 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_23_fu_342_p2 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_23 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U1335 SOURCE ./rpn_util.h:87 VARIABLE add_ln87_3 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_301_p2 SOURCE ./rpn_util.h:76 VARIABLE add_ln76 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_9_fu_202_p2 SOURCE ./rpn_util.h:74 VARIABLE add_ln74_9 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_fu_102_p2 SOURCE ./rpn_util.h:157 VARIABLE add_ln157 LOOP VITIS_LOOP_157_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_fu_112_p2 SOURCE ./rpn_util.h:159 VARIABLE add_ln159 LOOP VITIS_LOOP_157_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_5_fu_1370_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17_5 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_1382_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U1347 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_ln30 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_1430_p2 SOURCE ./rpn_conv_1x1.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_567_fu_1444_p2 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_ln30_567 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_1466_p2 SOURCE ./rpn_conv_1x1.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_8_fu_160_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170_8 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_172_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1416 SOURCE ./rpn_util.h:177 VARIABLE mul_ln177 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_255_p2 SOURCE ./rpn_util.h:172 VARIABLE add_ln172 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1416 SOURCE ./rpn_util.h:177 VARIABLE add_ln177 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_286_p2 SOURCE ./rpn_util.h:174 VARIABLE add_ln174 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_8_fu_196_p2 SOURCE ./rpn_util.h:172 VARIABLE add_ln172_8 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_32_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_80_p2 SOURCE ./rpn_util.h:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_8_fu_150_p2 SOURCE ./rpn_util.h:44 VARIABLE add_ln44_8 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_162_p2 SOURCE ./rpn_util.h:44 VARIABLE add_ln44 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1423 SOURCE ./rpn_util.h:50 VARIABLE mul_ln50 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_245_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1423 SOURCE ./rpn_util.h:50 VARIABLE add_ln50 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_276_p2 SOURCE ./rpn_util.h:48 VARIABLE add_ln48 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_8_fu_186_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46_8 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_15_fu_159_p2 SOURCE ./rpn_util.h:196 VARIABLE add_ln196_15 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_171_p2 SOURCE ./rpn_util.h:196 VARIABLE add_ln196 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_6ns_15_4_1_U1427 SOURCE ./rpn_util.h:202 VARIABLE mul_ln202 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1426 SOURCE ./rpn_util.h:202 VARIABLE mul_ln202_8 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_257_p2 SOURCE ./rpn_util.h:198 VARIABLE add_ln198 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_6ns_15_4_1_U1427 SOURCE ./rpn_util.h:202 VARIABLE add_ln202 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_37_fu_371_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_37 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1426 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_38 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_fu_288_p2 SOURCE ./rpn_util.h:200 VARIABLE add_ln200 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_8_fu_195_p2 SOURCE ./rpn_util.h:198 VARIABLE add_ln198_8 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_446_p2 SOURCE ./rpn_util.h:235 VARIABLE add_ln235 LOOP VITIS_LOOP_235_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_7_fu_470_p2 SOURCE ./rpn_util.h:245 VARIABLE add_ln245_7 LOOP VITIS_LOOP_245_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_fu_482_p2 SOURCE ./rpn_util.h:245 VARIABLE add_ln245 LOOP VITIS_LOOP_245_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_371_p2 SOURCE ./rpn_top.cpp:597 VARIABLE empty LOOP VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_99_fu_401_p2 SOURCE {} VARIABLE empty_99 LOOP VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln597_1_fu_229_p2 SOURCE ./rpn_top.cpp:597 VARIABLE add_ln597_1 LOOP VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln597_fu_328_p2 SOURCE ./rpn_top.cpp:597 VARIABLE add_ln597 LOOP VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1705_fu_435_p2 SOURCE ./rpn_top.cpp:597 VARIABLE p_mid1705 LOOP VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_fu_448_p2 SOURCE ./rpn_top.cpp:599 VARIABLE add_ln599 LOOP VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1693_fu_485_p2 SOURCE ./rpn_top.cpp:599 VARIABLE p_mid1693 LOOP VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_8ns_5ns_12_4_1_U1443 SOURCE ./rpn_top.cpp:605 VARIABLE mul_ln605 LOOP VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_8ns_5ns_12_4_1_U1443 SOURCE ./rpn_top.cpp:605 VARIABLE add_ln605 LOOP VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln605_1_fu_524_p2 SOURCE ./rpn_top.cpp:605 VARIABLE add_ln605_1 LOOP VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_5ns_5ns_9_4_1_U1444 SOURCE ./rpn_top.cpp:603 VARIABLE mul_ln603 LOOP VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_5ns_5ns_9_4_1_U1444 SOURCE ./rpn_top.cpp:603 VARIABLE add_ln603 LOOP VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_101_fu_588_p2 SOURCE ./rpn_top.cpp:597 VARIABLE empty_101 LOOP VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_fu_287_p2 SOURCE ./rpn_top.cpp:601 VARIABLE add_ln601 LOOP VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln599_1_fu_293_p2 SOURCE ./rpn_top.cpp:599 VARIABLE add_ln599_1 LOOP VITIS_LOOP_597_82_VITIS_LOOP_599_83_VITIS_LOOP_601_84 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln618_1_fu_166_p2 SOURCE ./rpn_top.cpp:618 VARIABLE add_ln618_1 LOOP VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln618_fu_178_p2 SOURCE ./rpn_top.cpp:618 VARIABLE add_ln618 LOOP VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_4ns_17_4_1_U1451 SOURCE ./rpn_top.cpp:624 VARIABLE mul_ln624 LOOP VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln624_fu_266_p2 SOURCE ./rpn_top.cpp:624 VARIABLE sub_ln624 LOOP VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln620_fu_293_p2 SOURCE ./rpn_top.cpp:620 VARIABLE add_ln620 LOOP VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_4ns_17_4_1_U1451 SOURCE ./rpn_top.cpp:624 VARIABLE add_ln624 LOOP VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln624_1_fu_417_p2 SOURCE ./rpn_top.cpp:624 VARIABLE add_ln624_1 LOOP VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln624_2_fu_328_p2 SOURCE ./rpn_top.cpp:624 VARIABLE add_ln624_2 LOOP VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln622_fu_379_p2 SOURCE ./rpn_top.cpp:622 VARIABLE add_ln622 LOOP VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln620_1_fu_202_p2 SOURCE ./rpn_top.cpp:620 VARIABLE add_ln620_1 LOOP VITIS_LOOP_618_85_VITIS_LOOP_620_86_VITIS_LOOP_622_87 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_7_fu_163_p2 SOURCE ./rpn_util.h:72 VARIABLE add_ln72_7 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_175_p2 SOURCE ./rpn_util.h:72 VARIABLE add_ln72 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U1454 SOURCE ./rpn_util.h:98 VARIABLE mul_ln98 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U1455 SOURCE ./rpn_util.h:72 VARIABLE add_ln72_8 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U1455 SOURCE ./rpn_util.h:98 VARIABLE mul_ln98_1 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_267_p2 SOURCE ./rpn_util.h:74 VARIABLE add_ln74 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U1456 SOURCE ./rpn_util.h:98 VARIABLE add_ln98 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U1456 SOURCE ./rpn_util.h:98 VARIABLE mul_ln98_2 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U1455 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_11 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_12_fu_339_p2 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_12 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U1456 SOURCE ./rpn_util.h:98 VARIABLE add_ln98_13 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_298_p2 SOURCE ./rpn_util.h:76 VARIABLE add_ln76 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_5_fu_199_p2 SOURCE ./rpn_util.h:74 VARIABLE add_ln74_5 LOOP VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_157_1_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_fu_102_p2 SOURCE ./rpn_util.h:157 VARIABLE add_ln157 LOOP VITIS_LOOP_157_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_fu_112_p2 SOURCE ./rpn_util.h:159 VARIABLE add_ln159 LOOP VITIS_LOOP_157_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_1_fu_1370_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17_1 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_1382_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U1468 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_ln30 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_1430_p2 SOURCE ./rpn_conv_1x1.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_63_fu_1444_p2 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_ln30_63 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_1466_p2 SOURCE ./rpn_conv_1x1.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_4_fu_160_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170_4 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_172_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1537 SOURCE ./rpn_util.h:177 VARIABLE mul_ln177 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_255_p2 SOURCE ./rpn_util.h:172 VARIABLE add_ln172 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1537 SOURCE ./rpn_util.h:177 VARIABLE add_ln177 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_286_p2 SOURCE ./rpn_util.h:174 VARIABLE add_ln174 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_4_fu_196_p2 SOURCE ./rpn_util.h:172 VARIABLE add_ln172_4 LOOP VITIS_LOOP_170_1_VITIS_LOOP_172_2_VITIS_LOOP_174_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_32_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_80_p2 SOURCE ./rpn_util.h:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_4_fu_150_p2 SOURCE ./rpn_util.h:44 VARIABLE add_ln44_4 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_162_p2 SOURCE ./rpn_util.h:44 VARIABLE add_ln44 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1544 SOURCE ./rpn_util.h:50 VARIABLE mul_ln50 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_245_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1544 SOURCE ./rpn_util.h:50 VARIABLE add_ln50 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_276_p2 SOURCE ./rpn_util.h:48 VARIABLE add_ln48 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_4_fu_186_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46_4 LOOP VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_11_fu_159_p2 SOURCE ./rpn_util.h:196 VARIABLE add_ln196_11 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_171_p2 SOURCE ./rpn_util.h:196 VARIABLE add_ln196 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_6ns_15_4_1_U1548 SOURCE ./rpn_util.h:202 VARIABLE mul_ln202 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1547 SOURCE ./rpn_util.h:202 VARIABLE mul_ln202_4 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_257_p2 SOURCE ./rpn_util.h:198 VARIABLE add_ln198 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_6ns_15_4_1_U1548 SOURCE ./rpn_util.h:202 VARIABLE add_ln202 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_17_fu_371_p2 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_17 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1547 SOURCE ./rpn_util.h:202 VARIABLE add_ln202_18 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_fu_288_p2 SOURCE ./rpn_util.h:200 VARIABLE add_ln200 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_4_fu_195_p2 SOURCE ./rpn_util.h:198 VARIABLE add_ln198_4 LOOP VITIS_LOOP_196_1_VITIS_LOOP_198_2_VITIS_LOOP_200_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_446_p2 SOURCE ./rpn_util.h:235 VARIABLE add_ln235 LOOP VITIS_LOOP_235_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_11_fu_470_p2 SOURCE ./rpn_util.h:245 VARIABLE add_ln245_11 LOOP VITIS_LOOP_245_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_fu_482_p2 SOURCE ./rpn_util.h:245 VARIABLE add_ln245 LOOP VITIS_LOOP_245_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_358_p2 SOURCE ./rpn_top.cpp:636 VARIABLE empty LOOP VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_96_fu_388_p2 SOURCE {} VARIABLE empty_96 LOOP VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln636_1_fu_219_p2 SOURCE ./rpn_top.cpp:636 VARIABLE add_ln636_1 LOOP VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln636_fu_315_p2 SOURCE ./rpn_top.cpp:636 VARIABLE add_ln636 LOOP VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1767_fu_422_p2 SOURCE ./rpn_top.cpp:636 VARIABLE p_mid1767 LOOP VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln638_fu_435_p2 SOURCE ./rpn_top.cpp:638 VARIABLE add_ln638 LOOP VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1755_fu_476_p2 SOURCE ./rpn_top.cpp:638 VARIABLE p_mid1755 LOOP VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_8ns_4ns_12_4_1_U1564 SOURCE ./rpn_top.cpp:644 VARIABLE mul_ln644 LOOP VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_8ns_4ns_12_4_1_U1564 SOURCE ./rpn_top.cpp:644 VARIABLE add_ln644 LOOP VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln644_1_fu_515_p2 SOURCE ./rpn_top.cpp:644 VARIABLE add_ln644_1 LOOP VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln642_fu_567_p2 SOURCE ./rpn_top.cpp:642 VARIABLE sub_ln642 LOOP VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln642_fu_577_p2 SOURCE ./rpn_top.cpp:642 VARIABLE add_ln642 LOOP VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_98_fu_649_p2 SOURCE ./rpn_top.cpp:636 VARIABLE empty_98 LOOP VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln640_fu_277_p2 SOURCE ./rpn_top.cpp:640 VARIABLE add_ln640 LOOP VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln638_1_fu_283_p2 SOURCE ./rpn_top.cpp:638 VARIABLE add_ln638_1 LOOP VITIS_LOOP_636_88_VITIS_LOOP_638_89_VITIS_LOOP_640_90 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_top_Pipeline_31 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_120_fu_58_p2 SOURCE {} VARIABLE empty_120 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_671_92 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln671_fu_122_p2 SOURCE ./rpn_top.cpp:671 VARIABLE add_ln671 LOOP VITIS_LOOP_671_92 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top_Pipeline_33 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_119_fu_58_p2 SOURCE {} VARIABLE empty_119 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_694_94 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln694_fu_122_p2 SOURCE ./rpn_top.cpp:694 VARIABLE add_ln694 LOOP VITIS_LOOP_694_94 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top_Pipeline_35 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_118_fu_58_p2 SOURCE {} VARIABLE empty_118 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_717_96 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln717_fu_122_p2 SOURCE ./rpn_top.cpp:717 VARIABLE add_ln717 LOOP VITIS_LOOP_717_96 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top_Pipeline_37 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_117_fu_58_p2 SOURCE {} VARIABLE empty_117 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_741_98 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln741_fu_122_p2 SOURCE ./rpn_top.cpp:741 VARIABLE add_ln741 LOOP VITIS_LOOP_741_98 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_783_99 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln783_fu_991_p2 SOURCE ./rpn_top.cpp:783 VARIABLE add_ln783 LOOP VITIS_LOOP_783_99 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_1137_p2 SOURCE ./rpn_top.cpp:783 VARIABLE empty LOOP VITIS_LOOP_783_99 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_94_fu_1263_p2 SOURCE ./rpn_top.cpp:783 VARIABLE empty_94 LOOP VITIS_LOOP_783_99 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_95_fu_1278_p2 SOURCE ./rpn_top.cpp:783 VARIABLE empty_95 LOOP VITIS_LOOP_783_99 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_801_101 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln801_fu_303_p2 SOURCE ./rpn_top.cpp:801 VARIABLE add_ln801 LOOP VITIS_LOOP_801_101 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_370_p2 SOURCE ./rpn_top.cpp:801 VARIABLE empty LOOP VITIS_LOOP_801_101 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_826_103 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln826_fu_382_p2 SOURCE ./rpn_top.cpp:826 VARIABLE add_ln826 LOOP VITIS_LOOP_826_103 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1637 SOURCE ./rpn_top.cpp:836 VARIABLE dxy_wh LOOP VITIS_LOOP_826_103 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1638 SOURCE ./rpn_top.cpp:837 VARIABLE dxy_wh_1 LOOP VITIS_LOOP_826_103 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1639 SOURCE ./rpn_top.cpp:844 VARIABLE gwh LOOP VITIS_LOOP_826_103 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1631 SOURCE ./rpn_top.cpp:847 VARIABLE sub LOOP VITIS_LOOP_826_103 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1637 SOURCE ./rpn_top.cpp:848 VARIABLE mul1 LOOP VITIS_LOOP_826_103 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1633 SOURCE ./rpn_top.cpp:848 VARIABLE sub1 LOOP VITIS_LOOP_826_103 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1632 SOURCE ./rpn_top.cpp:849 VARIABLE add9 LOOP VITIS_LOOP_826_103 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1634 SOURCE ./rpn_top.cpp:850 VARIABLE add7 LOOP VITIS_LOOP_826_103 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul_fu_600_p2 SOURCE {} VARIABLE next_mul LOOP VITIS_LOOP_826_103 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_12ns_14_1_1_U1648 SOURCE ./rpn_top.cpp:860 VARIABLE mul_ln860 LOOP VITIS_LOOP_826_103 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1631 SOURCE ./rpn_top.cpp:861 VARIABLE add LOOP VITIS_LOOP_826_103 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1632 SOURCE ./rpn_top.cpp:863 VARIABLE add2 LOOP VITIS_LOOP_826_103 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1633 SOURCE ./rpn_top.cpp:866 VARIABLE sub2 LOOP VITIS_LOOP_826_103 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1634 SOURCE ./rpn_top.cpp:866 VARIABLE sub3 LOOP VITIS_LOOP_826_103 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1638 SOURCE ./rpn_top.cpp:866 VARIABLE mul2 LOOP VITIS_LOOP_826_103 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 17 BRAM 0 URAM 0}} rpn_top_Pipeline_42 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_116_fu_58_p2 SOURCE {} VARIABLE empty_116 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_880_104_VITIS_LOOP_884_105 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln880_1_fu_161_p2 SOURCE ./rpn_top.cpp:880 VARIABLE add_ln880_1 LOOP VITIS_LOOP_880_104_VITIS_LOOP_884_105 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln880_fu_228_p2 SOURCE ./rpn_top.cpp:880 VARIABLE add_ln880 LOOP VITIS_LOOP_880_104_VITIS_LOOP_884_105 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln884_fu_189_p2 SOURCE ./rpn_top.cpp:884 VARIABLE add_ln884 LOOP VITIS_LOOP_880_104_VITIS_LOOP_884_105 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_897_106 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln897_fu_62_p2 SOURCE ./rpn_top.cpp:897 VARIABLE add_ln897 LOOP VITIS_LOOP_897_106 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_909_108 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_j_4_fu_708_p2 SOURCE ./rpn_top.cpp:909 VARIABLE p_j_4 LOOP VITIS_LOOP_909_108 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_926_109 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln926_fu_92_p2 SOURCE ./rpn_top.cpp:926 VARIABLE add_ln926 LOOP VITIS_LOOP_926_109 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ind_1_fu_116_p2 SOURCE ./rpn_top.cpp:929 VARIABLE ind_1 LOOP VITIS_LOOP_926_109 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_933_110_VITIS_LOOP_934_111 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_34ns_65_1_1_U1704 SOURCE ./rpn_top.cpp:937 VARIABLE mul_ln937_1 LOOP VITIS_LOOP_933_110_VITIS_LOOP_934_111 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln937_fu_417_p2 SOURCE ./rpn_top.cpp:937 VARIABLE sub_ln937 LOOP VITIS_LOOP_933_110_VITIS_LOOP_934_111 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln937_1_fu_467_p2 SOURCE ./rpn_top.cpp:937 VARIABLE sub_ln937_1 LOOP VITIS_LOOP_933_110_VITIS_LOOP_934_111 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_12ns_32_1_1_U1706 SOURCE ./rpn_top.cpp:937 VARIABLE mul_ln937 LOOP VITIS_LOOP_933_110_VITIS_LOOP_934_111 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln933_1_fu_340_p2 SOURCE ./rpn_top.cpp:933 VARIABLE add_ln933_1 LOOP VITIS_LOOP_933_110_VITIS_LOOP_934_111 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln933_fu_349_p2 SOURCE ./rpn_top.cpp:933 VARIABLE add_ln933 LOOP VITIS_LOOP_933_110_VITIS_LOOP_934_111 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln937_fu_578_p2 SOURCE ./rpn_top.cpp:937 VARIABLE add_ln937 LOOP VITIS_LOOP_933_110_VITIS_LOOP_934_111 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln940_fu_771_p2 SOURCE ./rpn_top.cpp:940 VARIABLE add_ln940 LOOP VITIS_LOOP_933_110_VITIS_LOOP_934_111 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln943_fu_781_p2 SOURCE ./rpn_top.cpp:943 VARIABLE add_ln943 LOOP VITIS_LOOP_933_110_VITIS_LOOP_934_111 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln946_fu_791_p2 SOURCE ./rpn_top.cpp:946 VARIABLE add_ln946 LOOP VITIS_LOOP_933_110_VITIS_LOOP_934_111 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln949_fu_584_p2 SOURCE ./rpn_top.cpp:949 VARIABLE add_ln949 LOOP VITIS_LOOP_933_110_VITIS_LOOP_934_111 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_34ns_65_1_1_U1705 SOURCE ./rpn_top.cpp:937 VARIABLE mul_ln937_2 LOOP VITIS_LOOP_933_110_VITIS_LOOP_934_111 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln937_2_fu_490_p2 SOURCE ./rpn_top.cpp:937 VARIABLE sub_ln937_2 LOOP VITIS_LOOP_933_110_VITIS_LOOP_934_111 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln937_3_fu_540_p2 SOURCE ./rpn_top.cpp:937 VARIABLE sub_ln937_3 LOOP VITIS_LOOP_933_110_VITIS_LOOP_934_111 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_12ns_32_1_1_U1707 SOURCE ./rpn_top.cpp:937 VARIABLE mul_ln937_3 LOOP VITIS_LOOP_933_110_VITIS_LOOP_934_111 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_1_fu_387_p2 SOURCE ./rpn_top.cpp:934 VARIABLE j_1 LOOP VITIS_LOOP_933_110_VITIS_LOOP_934_111 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 0 URAM 0}} rpn_top {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1717 SOURCE ./rpn_top.cpp:666 VARIABLE flag0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 12 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME flag1_U SOURCE ./rpn_top.cpp:689 VARIABLE flag1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1721 SOURCE ./rpn_top.cpp:712 VARIABLE flag2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1714 SOURCE ./rpn_top.cpp:736 VARIABLE flag3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1714 SOURCE ./rpn_top.cpp:778 VARIABLE rois_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1719 SOURCE ./rpn_top.cpp:778 VARIABLE rois_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rois_2_U SOURCE ./rpn_top.cpp:778 VARIABLE rois_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1722 SOURCE ./rpn_top.cpp:778 VARIABLE rois_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME deltas_0_U SOURCE ./rpn_top.cpp:779 VARIABLE deltas_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME deltas_1_U SOURCE ./rpn_top.cpp:779 VARIABLE deltas_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME deltas_2_U SOURCE ./rpn_top.cpp:779 VARIABLE deltas_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME deltas_3_U SOURCE ./rpn_top.cpp:779 VARIABLE deltas_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME scores_U SOURCE ./rpn_top.cpp:780 VARIABLE scores LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME area_U SOURCE ./rpn_top.cpp:824 VARIABLE area LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME nms_index_U SOURCE ./rpn_top.cpp:877 VARIABLE nms_index LOOP {} BUNDLEDNAME {} DSP 0 BRAM 28 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME nms_flag_U SOURCE ./rpn_top.cpp:878 VARIABLE nms_flag LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln667_fu_1401_p2 SOURCE ./rpn_top.cpp:667 VARIABLE add_ln667 LOOP VITIS_LOOP_667_91 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln690_fu_1439_p2 SOURCE ./rpn_top.cpp:690 VARIABLE add_ln690 LOOP VITIS_LOOP_690_93 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln713_fu_1477_p2 SOURCE ./rpn_top.cpp:713 VARIABLE add_ln713 LOOP VITIS_LOOP_713_95 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln737_fu_1515_p2 SOURCE ./rpn_top.cpp:737 VARIABLE add_ln737 LOOP VITIS_LOOP_737_97 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_j_fu_1553_p2 SOURCE ./rpn_top.cpp:900 VARIABLE p_j LOOP VITIS_LOOP_900_107 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_layer_in_fm_U SOURCE {} VARIABLE rpn_layer_in_fm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 213440 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_param_buf_U SOURCE {} VARIABLE rpn_param_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rpn_partial_out_fm_buf_U SOURCE {} VARIABLE rpn_partial_out_fm_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 212 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_layer_out_fm_U SOURCE {} VARIABLE rpn_layer_out_fm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 213440 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rpn_in_fm_buf_U SOURCE {} VARIABLE rpn_in_fm_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 262 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_U SOURCE {} VARIABLE rpn_weight_buf_3x3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_U SOURCE {} VARIABLE rpn_out_fm_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 212 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rpn_weight_buf_1x1_U SOURCE {} VARIABLE rpn_weight_buf_1x1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_anchor0_cls_fm_U SOURCE {} VARIABLE rpn_anchor0_cls_fm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 318 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_anchor1_cls_fm_U SOURCE {} VARIABLE rpn_anchor1_cls_fm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 82 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_anchor2_cls_fm_U SOURCE {} VARIABLE rpn_anchor2_cls_fm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_anchor3_cls_fm_U SOURCE {} VARIABLE rpn_anchor3_cls_fm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_anchor4_cls_fm_U SOURCE {} VARIABLE rpn_anchor4_cls_fm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rpn_anchor0_reg_fm_U SOURCE {} VARIABLE rpn_anchor0_reg_fm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1254 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rpn_anchor1_reg_fm_U SOURCE {} VARIABLE rpn_anchor1_reg_fm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 318 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rpn_anchor2_reg_fm_U SOURCE {} VARIABLE rpn_anchor2_reg_fm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 82 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rpn_anchor3_reg_fm_U SOURCE {} VARIABLE rpn_anchor3_reg_fm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rpn_anchor4_reg_fm_U SOURCE {} VARIABLE rpn_anchor4_reg_fm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_topk_index0_U SOURCE {} VARIABLE rpn_topk_index0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_topk_index1_U SOURCE {} VARIABLE rpn_topk_index1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_topk_index2_U SOURCE {} VARIABLE rpn_topk_index2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_topk_index3_U SOURCE {} VARIABLE rpn_topk_index3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 296 BRAM 429882 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 21.92 seconds. CPU system time: 0.18 seconds. Elapsed time: 22.52 seconds; current allocated memory: 3.968 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for rpn_top.
INFO: [VLOG 209-307] Generating Verilog RTL for rpn_top.
Execute       syn_report -model rpn_top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.41 MHz
Command       syn_report done; 0.17 sec.
Command     autosyn done; 1112.78 sec.
Command   csynth_design done; 8586.27 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8363.37 seconds. CPU system time: 50.54 seconds. Elapsed time: 8586.27 seconds; current allocated memory: 2.495 GB.
Execute   cleanup_all 
Command   cleanup_all done; 0.81 sec.
