# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 24
attribute \src "dut.sv:1.1-22.10"
attribute \top 1
module \always03
  wire $auto$opt_dff.cc:247:make_patterns_logic$22
  attribute \src "dut.sv:18.4-18.15"
  wire $auto$process.cpp:3478:import_assignment_sync$13
  attribute \src "dut.sv:16.4-16.15"
  wire $auto$process.cpp:3478:import_assignment_sync$7
  attribute \src "dut.sv:15.3-18.16"
  wire $auto$process_helper.cpp:68:create_and_cell$11
  attribute \src "dut.sv:15.3-18.16"
  wire $auto$process_helper.cpp:88:create_not_cell$9
  wire $auto$rtlil.cc:3006:And$6
  wire $auto$rtlil.cc:3008:Xor$16
  attribute \src "dut.sv:1.17-1.22"
  wire input 1 \clock
  attribute \src "dut.sv:1.24-1.27"
  wire input 2 \in1
  attribute \src "dut.sv:1.29-1.32"
  wire input 3 \in2
  attribute \src "dut.sv:1.34-1.37"
  wire input 4 \in3
  attribute \src "dut.sv:1.39-1.42"
  wire input 5 \in4
  attribute \src "dut.sv:1.44-1.47"
  wire input 6 \in5
  attribute \src "dut.sv:1.49-1.52"
  wire input 7 \in6
  attribute \src "dut.sv:1.54-1.57"
  wire input 8 \in7
  attribute \src "dut.sv:1.59-1.63"
  wire output 9 \out1
  attribute \src "dut.sv:1.65-1.69"
  wire output 10 \out2
  attribute \src "dut.sv:1.71-1.75"
  wire output 11 \out3
  attribute \always_ff 1
  attribute \src "dut.sv:7.1-20.4"
  cell $dffe $auto$ff.cc:266:slice$20
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D \out1
    connect \EN \in3
    connect \Q \out2
  end
  attribute \always_ff 1
  attribute \src "dut.sv:7.1-20.4"
  cell $dffe $auto$ff.cc:266:slice$21
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $auto$process.cpp:3478:import_assignment_sync$13
    connect \EN $auto$opt_dff.cc:247:make_patterns_logic$22
    connect \Q \out3
  end
  cell $reduce_bool $auto$opt_dff.cc:248:make_patterns_logic$23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$process_helper.cpp:68:create_and_cell$11 $auto$rtlil.cc:3006:And$6 }
    connect \Y $auto$opt_dff.cc:247:make_patterns_logic$22
  end
  cell $and $auto$process.cpp:2361:import_statement_sync$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in4
    connect \B \in5
    connect \Y $auto$rtlil.cc:3006:And$6
  end
  attribute \src "dut.sv:18.4-18.15"
  cell $mux $auto$process.cpp:3480:import_assignment_sync$14
    parameter \WIDTH 1
    connect \A $auto$process.cpp:3478:import_assignment_sync$7
    connect \B \in7
    connect \S $auto$process_helper.cpp:68:create_and_cell$11
    connect \Y $auto$process.cpp:3478:import_assignment_sync$13
  end
  attribute \src "dut.sv:16.4-16.15"
  cell $mux $auto$process.cpp:3480:import_assignment_sync$8
    parameter \WIDTH 1
    connect \A 1'x
    connect \B \in6
    connect \S $auto$rtlil.cc:3006:And$6
    connect \Y $auto$process.cpp:3478:import_assignment_sync$7
  end
  attribute \src "dut.sv:15.3-18.16"
  cell $and $auto$process_helper.cpp:71:create_and_cell$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in4
    connect \B $auto$process_helper.cpp:88:create_not_cell$9
    connect \Y $auto$process_helper.cpp:68:create_and_cell$11
  end
  attribute \src "dut.sv:15.3-18.16"
  cell $not $auto$process_helper.cpp:91:create_not_cell$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in5
    connect \Y $auto$process_helper.cpp:88:create_not_cell$9
  end
  attribute \always_ff 1
  attribute \src "dut.sv:7.1-20.4"
  cell $dff $procdff$18
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $auto$rtlil.cc:3008:Xor$16
    connect \Q \out1
  end
  cell $xor $xor$dut.sv:19$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \out1
    connect \B \out2
    connect \Y $auto$rtlil.cc:3008:Xor$16
  end
end
