{"index":{"version":"0.5.12","fields":[{"name":"title","boost":10},{"name":"keywords","boost":15},{"name":"body","boost":1}],"ref":"url","documentStore":{"store":{"./":["11","13:54:00","17","1@example.com","2021","2021/11/15:","2022","2@example.com","3.0","3@example.com","b","chip","design","fpga)","google)寻找解决方案.","intellig","introduct","lab.","system","uestc","verilog","一凡(假设)","中国大陆","刘红星","助教","却依然无法解决问题,","和","在此之前请确保你了解提问的智慧.","在规定时间内,","外部资源","如何提交实验报告请大家按每一次实验的要求,","如果你做了以上尝试,","如果你遇到问题","实验前阅读","实验报告提交邮箱","将符合规范的实验报告提交至自己所在班级对应的邮箱.","尝试使用搜索引擎(只推荐","廖永波","开工了!","微处理器系统结构与嵌入式系统设计","必读通知","授课教师","旭神(假设)","此页面修订于","江凯(假设)","相同方式共享","知乎专栏(如果不熟悉","站录播","署名","许可协议发布","请先阅读常见问题.","请向助教或老师提问.","课程实验","邓兴成","采用知识共享","阅读官方文档.","非商业性使用"],"lab0/introduction.html":["11","15","19:51:17","2021","3.0","chip","design","fpga","intellig","lab.","lab0","lab0:","soc","system","uestc","上搭建一个","中国大陆","原型,","工欲善其事","开发板和各类开发工具软件是我们学习","必先利其器","所以","本章将对之后介绍的实验内容中使用到的硬件平台和各种开发工具软件做简要的介绍.","此页面修订于","然后在这个原型基础上学习一些嵌入式软件开发和软硬件协同设计的知识,","由于本实验是在","相同方式共享","署名","许可协议发布","设计的一个基础.","采用知识共享","非商业性使用"],"lab0/FPGAintro.html":[",","11","13:36:06","2","2021","21","29","3.0","4","80","90","array","asic","asic?asic,全程appl","asic和其他芯片有什么不同?","block","block，clb),","block，lab).","cell),","chip","circuit,中文名为专用集成电路,","clb","design","diy","dsp","dsp).","field","fifo.","fir","fpga","fpga,","fpga中,","fpga中一般称为逻辑阵列块(log","fpga中两个lc构成的单元被称为slice,","fpga中有另外的名称).","fpga的基本结构","fpga简介","gate","hdl)","i/o","integr","intellig","io","lab.","lc","lc(logic","led","logic","lut","mac,","processor,","programm","ram","ram,","ram、乘法器等模块.","signal","slice","slice(一般为2个或4个)","specif","system","uestc","verilog","xilinx","一个","一个例子帮你理解","一个基本的逻辑单元一般还会包括一些特殊的快速进位单元用于算术操作.","一个多路复用器(mux)和一个寄存器组成,","一旦流片便无法修改,","一种关于","一般","一般人难以承受;","一般用于实现嵌入式微处理器核,","一般由一个查找表(lut)、","上世纪","上实现的加速电路进行运算.","不放在","与","且","世纪以后,","个","个或","中,","中一般会嵌入一些算术操作单元,","中一般称为","中互连的层次结构类似,","中国大陆","中嵌入了微处理器硬核,","中嵌入了硬核微处理器,","中嵌入硬核的方法便是直接将其嵌入fpga的主要结构中.","中文名是可编程逻辑门阵列,","中有大量的","中的基本可配置逻辑块(configur","中的时钟信号由外部世界产生,","中还有一定的速度优势.","中需要存储单元,","为了在运行速度和灵活性之间做权衡取舍,","为了解决这类问题,","主要的","之后微处理器会不断地扫描检测开关是否打开,","之所以是可编程的,","之间的互连是很快的,","也可以利用fpga的灵活性,","也可以是一个","也可以被组织成任意位宽的","什么是","什么是fpga？","从最基本的逻辑单元","但","但即便如此,","但是,","但是每个slice内部的各逻辑单元都使用同一个时钟和使能信号.","但是速度通常慢于直接使用硬件实现.","但是，fpga","但灵活性差;","作为一种特殊的数字电路,","你只需要利用硬件描述语言(vhdl","你需要编写软件代码到微处理器中,","使用硬件实现虽然速度更快,","使用积木时,可以随心所欲地搭建你想要的东西(可以理解为fpga的可编程性);","使用软件实现虽然灵活性更好,","便可以通过再一次编程配置的方式进行修改.","便可以配置成各种不同功能的电路.","便可构成一个slice（在xilinx","值得一提的是,","其中","其中硬件主要指使用逻辑门和寄存器等,","其实,","内的几个","内部有一个时钟树结构,","内部逻辑单元之间的互连线也可以通过配置实现基本逻辑功能的扩展.","几乎所有的逻辑功能都可以用硬件或软件实现,","出现包含有百万级门电路的高性能","刚问世时,","利用软件实现控制功能,","到两个基本逻辑单元","到了","到基本可配置逻辑块(clb)","加速,通常由主机控制数据搬运过程,","包括通信设备,","单元之间的互连时,","单元再到","单元的方法实现存储功能","单元里的两个逻辑单元","厂商可以打包一些额外的功能，用主要fpga结构之外的部分(如微处理器、ram","厂商在部分","口等电路部分作为一个整体,","另一大优势在于","另一种在","另外,","可以实现","可以用来实现几乎所有可以用","可以组成","可能引起一系列更严重的问题.","各个基本可配置逻辑块（clb）是通过可配置的互连线相互连接的.","各触发器接收到的时钟信号便会有一定的偏差.","同样,","和","和微处理器的区别当你打算用一个开关去控制一个","在","在intel","在一个slice中虽然每一个逻辑单元有独立的查找表、多路复用器,","在硬件实现计算时通常也需要考虑硬件的并行性能否很好地加速计算的问题.","在计算机系统结构中,","在输出产品时有着","在这种方式下,","基本逻辑单元","基本逻辑单元一般被称为","如下图所示.","如乘累加(mac),","如果你想要新的玩法,","如果使用","如果使用嵌入式进行控制,","如果发现功能不对,","如果没有时钟树结构的存在,","如果用","存储器层次结构和","它通常被用于中等复杂度状态机的实现,","定制化、自动化及部分工业应用中占的比重越来越大.","实现.","实现不同的电路功能.","实现更复杂的功能的同时拥有更强的性能.","实现的功能,","实际是由互连的层次结构决定的.","将会导致大量的资源浪费,","将在下一节具体介绍.","将微处理器硬核嵌入","就是一件很困难的事,","年代中期","年代后期,","年代早期,","并且","并且一次流片费用高昂,","并连到合适的寄存器上.","延迟不同,","开发者便可以通过编写软件程序利用微处理器的强大控制能力,","开根等操作,","当然,","很多时候需要软硬件协同设计的思想来指导设计,","微处理器+fpga","微处理器硬核被视为一个“黑盒”嵌入","性能差,","想要再次","或者","或者一些受限的数据处理任务.","或者嵌入数字信号处理器(digit","或者移位寄存器(sr),","所不能比拟的优势.","所以","所以,","所以一般采用在","所以利用fpga中的dsp块进行复杂算术操作将会非常方便并且节省资源.","所有的器件都被封装在同一硅片上.","所有的存储单元都可以使用嵌入的","所需的","把开关和","接口等电路,","数字信号处理器(dsp),","方便与外界电路通信,","既可以独立使用,","既然","是一种依产品需求不同而全定制的特殊规格集成电路.了解更多:关于asic","是一种包含由可配置的互连线进行互连的可编程逻辑块的数字集成电路.","是一种对存储容量和读写速度的权衡取舍.","是可编程的,","是因为","更加灵活,","更新时,","最好的方法是再买一个(如果你能承受昂贵的费用的话).","最终结果是现在的","有了基本的逻辑单元以后，使用两个基本逻辑单元","来实现存储,","模块，任意外设功能都可以用可编程逻辑块实现,","此页面修订于","每个","比同种工艺下的","比如在fpga平台上实现卷积神经网络(cnn)","流片之后)","滤波,","灯发出是否点亮的指令;","灯时,","灯用一根线连起来就可以了.","然后给","片上系统(soc).","由","由于","由于时钟信号到各个寄存器的距离不同,","由于绝大多数应用都需要使用存储单元进行数据存储,","由多个","的一种权衡取舍.","的主阵列中.","的低成本和开发快捷两大特点意味着","的基本逻辑单元可以通过配置实现不同的逻辑功能,","的庸俗化理解可以认为","的灵活性,","的规模和复杂程度的提高，它们的应用场景通常是通信和网络领域里的更加复杂的信号处理任务.","的规模和性能都在飞速发展.","相同方式共享","相当于模型,","相当于积木,","相比,","硬件实现和软件实现是需要权衡取舍的两种实现方法,","离时钟信号最近的寄存器将会更早被触发,","端口,","端口的数量依旧是一个瓶颈,","端口的数量增加得很少.","端口越来越多,","第一种是和","等模块)","简介","组成的","组成的基本可配置逻辑块(clb),","结构中放置","结构中的","结构实现与嵌入式微处理器硬核实现无关,","绝大多数的算术单元如果使用lut来实现将会非常浪费资源,","署名","而","而一个模型做出来之后(类似于","而硬件实现计算,","英文全称是","许可协议发布","设计者可以通过编程对","该结构用于确保所有的触发器接收到的时钟信号尽可能的一致,","软件主要指可以被处理器执行的一条条指令.","近年来有很多利用fpga对复杂运算进行加速的应用,","还可以用于实现异步","这一级又一级的组成层次,","这就需要设计者在性能和灵活性上做一定的取舍.","这样,","这样便可以使设计工具更加简单,","这种实现方式的一大优势在于主要的","这种层次结构本质上是互连的便捷性和延迟(速度)","这种放置在","这种现象被称为时钟偏斜(skew),","这类","进入","进行控制,","进行比较,","进行配置,","通常有两种方式,","通常来说,","通常用于专用集成电路(asic)的原型设计，也是一种用于验证算法实现的硬件平台.","通常被用来与","通过下载不同设计的比特流,","通过逻辑单元的组合可以起到扩展功能的作用.","速度便有了明显的下降.","部分","部分依然包括嵌入的","部分包括嵌入的","采用知识共享","除了上述资源外,","除了查找表、多路复用器和寄存器之外,","随着","随着逻辑逐渐复杂,","非商业性使用","高速"],"lab0/whyFPGA.html":["1)不同的物理实现：fpga","1)与仅依靠软件仿真来验证其硬件设计是否合理的方法相比,","11","13:36:06","2)fpga","2021","29","3)fpga","3.0","4","4)追查错误困难：由于","5)fpga配置时间长：对于以","6)工艺、电压、温度差异：fpga","8","asic","chip","design","fpga","fpga,","fpga?","fpga原型验证不能取代基于仿真的验证方法.","fpga？","intellig","lab.","pvt","soc","soc,","system","uestc","上完全实现,","上进行验证,","不仅节约了时间,","不能实现的模块：一个完整的设计一般不能在一片","个小时).","中国大陆","为什么是","为什么要是","主要体现在以下两个方面：","也有很多局限性,","也节约了有故障的设计带来的额外流片费用.","互连,","从而使公司损失了对该产品的投资资本.","从而避免在流片以后再发现问题导致浪费成本.","以提供更快的替代仿真的验证方案,","但不得不强调的是,","但是,","但永远不会模拟最终芯片的工艺公差.","你可能要问:","使用","使用fpga设计","内部事件的可控性和可观察性也是不足的.","几乎有一半的重新设计是由功能逻辑错误引起的.","则很难知道它是真的没有产生极端情况,","则该产品可能会变得无用,","则调试将非常耗时.","则需要六个多月才能流片.","到","前面一节介绍了什么是","前面提到","包含不断发展的软件,","单个原型平台可以在第一颗芯片流片之前就对硬件、固件和应用软件设计功能进行验证,","即","即使","即使是使用最先进的探测技术,","即可立马在","原型上的任何操作都代表所有器件环境操作条件的有限子集(以及不同的物理实现)","原型上运行","原型环境也用于同时调试印制电路板(具有插座,","原型的重要性,","原型设计缩短了产品的面市时间.","原型验证","原型验证依然有其局限性.","原型验证是非常重要的,","原型验证环境中很难实现.","原型验证环境也有着很多需要考虑的因素：","原型验证环境可能会在电压和温度上施加有限的约束,","原型验证的局限性","原型验证确实提高了验证的效率,","原型验证阶段发现问题并及时修改,","只有三分之一的","因为大多数设计团队都关注在整个指定环境和功能操作条件下的可靠操作,","因为这些设计可能会包含一些模拟电路,","因此应该充分考虑多方面的因素,","因此追查出错的源头可能很困难且耗时.","在","在当今的技术驱动型社会中,","如果产品在市场窗口中发布太晚,","如果原型环境没有引起故障,","如果原型环境碰巧产生了极端情况,","如果在","存在什么问题?","实现为目标的复杂","导致可观察到的故障,","布局,","并不是最终产品,","并且使用","并允许软件开发与硬件设计并行进行.","或","或者规模过大需要多片","所以","才能确保设计更好、更准确.","新产品的出现非常迅速,","曲线上的单个点.","最主要的一个原因是,","有着不同的网表、版图、时钟树、复位电路、存储结构、i/o","未能在给定的市场窗口中准备好产品会给公司带来极大的开发成本浪费.","本节将致力于回答这些问题,","来对","此页面修订于","的原型与最终的产品依然存在一些差别(比如片间互连).","的调试环境：功能覆盖在","相同方式共享","硬件辅助的验证环境通常使用","确定以后再开始流片,","端口、电源管理单元、时钟频率等.","综上所述,","综合,","署名","而","许可协议发布","设计中在第一次流片时不会出现故障,","设计是确保其功能正确的可靠方法.","设计过程完成后,","还是设计真的没有出错.","这意味着为了解决很小问题而对设计进行反复修改再利用fpga继续验证的想法是不现实的.","这意味着每次对","进行原型设计,","进行配置需要消耗大量的时间(对于一些高利用率的高速实现,","连接器等),","通常需要","采用知识共享","静态时序分析和比特流生成的过程可能会消耗大量的处理器和内存资源,","非商业性使用","验证既有一定优势,"],"lab0/design_method.html":["++","/","1)","11","13:36:06","14为","1990","2)","2000","2005","2021","29","3)","3.0","4)","5)","ansi","asic","autopilot","c","c++或systemc","c,","c?我们为什么不能用","chip","chipscope).","cmo","cpu","design","dsp","eda","fpga","gdsii","hdl","hdl.","hl","hls,","hls.","ic","intel","intellig","ip","lab.","level),","lut/clb","regist","route)等功能.","rtl","signaltap","soc?","synthesis)技术.","system","systemc","systemverilog.","systemverilogsystemverilog","transfer","ttl,","uestc","verilog","verilog,","vhdl,","xilinx","一旦逻辑综合工具生成了门级网表,","一般电路设计都是采用“自顶向下”的思想完成的.","上实现时,","不幸的是,","不管是开关级描述,","与","与之相对的也有“自底向上”的设计思想,","中.","中国大陆","为了描述复杂的硬件电路,","主要关心的是电路的功能是否正确.","主要有以下几点原因：","之后的流程便和手画电路的","之所以在研究初期并未取得成功,","也不需要首要考虑芯片使用的工艺,","也包括使用算术运算(如加法和乘法)来描述电路的算术行为.","也可以用于时序分析.","也更容易找出错误,","也输出包含","从而将它们的使用限制在特定的应用程序域中.","从而限制了在设计中向","代码外,","代码用于仿真验证.","以事务而非单个信号作为监测对象,","但同时对软件和硬件开发人员都施加了陡峭的学习曲线.","但大多数设计人员仍不愿冒险摆脱熟悉的","但是,","但是仍然存在许多值得优化的地方.","但是板上出现的与时序和数据相关的错误通常很难调试.","但是现有的大多数","但是许多基于","但直到最近几年,","作为输入,","例如,","例如与其他硬件/软件模块的接口和平台集成.","例如现代","例如设计层次结构,","依赖于目标或实现平台.","促使工业界将硬件设计的抽象级别进一步提高.","保证了大多数验证都可以通过执行原始的非定时c语言模型来执行,","像","公司的使用","其仿真速度较慢.","其原因在于,","其次,","到","前一部分基本上是","功能规范变得高度依赖于工具,","即","发展而来的硬件描述、硬件验证统一语言,","另外,","只关注数据路径综合：许多","可以更快地发现错误,","可以通过提取到更准确的电路参数进行更加准确的时序分析.","合成引擎中许多常用的算法都集中在减少功能单元数和等待时间上,","同时可以让验证工程师在比寄存器传输级更高的抽象级别,","同步和显式并发.","和","因为","因为它们都属于对电路元件连接结构的一种描述.","因为采用","因此,","因此fpga厂商还需要开发映射(mapping)、打包(packing)、布局布线(plac","图2","在","在基于硬件描述语言的设计流程中,","在处理大量数据或高数据速率的应用中,","在很多情况下,","在板级验证与调试方面,","在每一个模块是按照空间分布并行执行的;","在芯片验证领域的缺陷,","块和片上存储器.","基于平台的建模以及特定域的系统级集成方面取得了重大进展.","基于硬件描述语言的设计方法","基础来支持","大多数早期的","如果要使用的话应该怎样使用?","学习时应注意区别于软件编程语言(对过程的一种描述).","它不容易移植重用.","它们可以快速提供很好的结果,","它对算法设计人员来说是陌生的,","它接受","实现简单的功能模块后将其连接实现复杂的功能,","寄存器传输级描述(rtl,","对于描述数字电路的硬件描述语言来说,","将","尤其是在电路规模不断增加且设计复杂性不断提高的情况下.","尽管","尽管在上世纪80年代初便有关于高层次综合(hls)技术的研究,","尽管它具有潜在的巨大优势.","尽管早期的基于","尽管第二代","工具只关注数据路径综合,","工具在优化现实的设计指标方面都很弱.","工具在提供广泛的语言覆盖范围,","工具在特定平台上利用性能优化和高能效的","工具对这方面的支持不够好.","工具提高了设计抽象层次,","工具时,","工具显然领先于时代,","工具用于综合实现,","工具要求用户将详细的时序和接口信息以及综合约束嵌入到源代码中.","平台上的通用","年代中期到","年代初期引入早期","年代后期仍然可以胜任当时设计的复杂程度.","年版","并且与传统","并且于90年代推出了一些商业工具,","并提供触发和探测","开发的设计流程.","引入抽象的目的在于,","强大的编译技术,","当前,","我们在用硬件描述语言描述我们设计的电路时并不需要过分关心电路使用","所以大多数设计人员不愿探索提高生产效率带来的潜在收益.","技术取得了一定的成功,","技术已经大大提高了易用性和设计抽象水平,","技术还有很大的发展空间.","抽象是硬件设计的一个重要思想,","接受可综合的","描述数字电路的硬件描述语言中被广泛使用的主要有","描述相比,","改善了代码可重用性,","文件被","时序,","是一种由","是带有软件/硬件协同设计的系统级规范的理想选择.","最低的抽象层次便是开关级,","最后,","最新一代的","最终生成满足时序约束的门级网表.","最终的实现常常不能满足时序或功耗要求.","最重要的是逻辑综合(logic","最高抽象层次为行为级描述,","有关","根据","检测此类错误的常见做法是执行","模块的能力有限,","此外,","此页面修订于","比如,","比结构化描述更高一层的是对电路功能的描述,","没有可靠的rtl","流程非常类似.","片上和板级设计验证与调试已成为基于","片外存储器的综合支持非常重要,","生成比特流下载到","生成的","电路内部信号的功能.","的","的工具仍然存在明显的缺陷.","的扩展,","的时钟扫描执行的.","的系统开发最耗时的方面之一,","的逻辑综合工具综合出的网表是描述逻辑门和寄存器的连接关系.","相反,","相同方式共享","硬件描述语言之所以被称为硬件描述语言而不是硬件设计语言,","硬件描述语言和常见的软件设计使用语言(如","硬件描述语言本质上是对电路的描述.","硬件描述语言的本质是对实际电路的一种描述,","硬件描述语言简介","稍微高一层的抽象层次是门级,","简单来说,","级","级描述和一些人为添加的时序约束输入,","级描述相比于门级电路来说更容易被理解,","级描述转换成寄存器和逻辑运算表达式,","级描述进行功能仿真比对门级描述进行仿真快很多,","级时序精确仿真或使用主要供应商提供的系统内调试工具(如","级网表到布局布线工具.","结果,","结果.","综合工具已经能够输出","综合工具无法综合高级编程语言.","综合输出","缺乏令人信服的理由：第一代","缺乏令人满意的结果：当从","缺乏全面的设计语言支持：第一代","缺乏可重复使用和可移植的设计规范：许多","缺少必要的构造和语义来表示硬件属性,","网表在输入到布局布线工具中后,","署名","而fpga中的基本结构为查找表,","而其他重要方面则无人关注,","而后一部分功能验证特性则是一门面向对象程序设计语言.","而接受一种未经验证的新方法,","而是使用未定时或部分定时的行为","而软件设计所使用的语言则是按照时间顺序,","虽然","行业中的任何重大转变一样,","行业仍在逻辑与物理设计之间的时序收敛问题上苦苦挣扎.","被","解决方案仅在2000年代后期才可用.","解决方案仅致力于这些输入语言中的一种,","解决系统集成问题成为关键的设计瓶颈,","许可协议发布","许多hl","设计不同之处在于,","设计公司更多地应用于实际开发工作.","设计师需要一个令人信服的理由来促使他们采用新的设计方法,","设计方法","设计方法,","设计流程可以实现良好的结果,","设计流程非常类似.","设计相比差不多甚至更好.","设计者的生产效率大大提高.","设计者通常将复杂的功能划分为简单的功能,","语言)的区别硬件描述语言具有空间上的并行性,","语言来设计","资源利用率、时序延迟等信息的综合报告.","跟踪和优化","过渡到更高级别的抽象层次.","还是","还是门级描述,","这不一定与实际的芯片面积和功耗相关.","这些工具可用于插入逻辑分析仪内核,","这些结果与手动","这些都大大提高了验证平台搭建的效率.","这使得难以一致地测量,","这便是“自顶向下”的设计思想,","这样做的结果就是,","这样的设计虽然在某种程度上提高了抽象水平,","这种设计流程有很多优势,","进行","通常包括数据流描述(一般指对进行逻辑运算的组合逻辑的描述),","通过一系列的优化算法,","通过抽象的结构(如循环)描述电路的行为来描述电路,","通过描述信号在寄存器之间的流动来描述电路.","通过描述晶体管开关网表来描述一个电路.","通过描述逻辑门之间的连接关系描述电路.","逻辑仿真器对","逻辑综合技术最早出现于上世纪80年代中期,","都可以被归类到结构化描述中,","采用知识共享","针对","门级网表可以用于进一步的仿真验证,","限制结果质量的另一个主要因素是","除了综合出","随着技术的发展,","随着片上系统复杂性的不断提高,","非商业性使用","面向对象特性很好地弥补了传统","首先,","高层次综合(hls)","高层次综合(hls)设计方法才取得了一定的成果,","高度自动化的","高抽象层次的设计者不用过分关心低抽象层次的设计细节,"],"lab0/board_intro.html":["1","1(与相邻的","1)clb","11","12","15:12:28","16k","17","18","18、1k","1、16k","1、8k","2)触发器资源丰富,","2021","26","2、8k","3)控制输入在","3.0","32","32k","35t,","36","36.","36k","4","4)6输入","4、2k","4、4k","5)专用进位逻辑可有效实现算术功能.","512","6),","64","64k","7","72.","8","9、1k","9、2k","analog","artix","block","chip","clb","converters,","cortex","dac","dac全称","design","dig1","dig6(当正放","dig6)控制.","digit","down","eda","fpga","fpga芯片","hdl","i/o","intellig","jtag","k","kb","kbit","key1","key15","key2","key4","key5","key8","kintex","lab.","led","led0","led16,","lut","m0","path)导致.","pc","ram","ram.","ram或一个","reset","set","slice","soc","spartan","spartan、artix、kintex、virtex.","sw0,","sw11","system","tlc7528c","uestc","up","virtex","x","x2、4k","xilinx","一定要注意资源的合理利用以及避免出现时序问题.","一般来说,","七段数码管的每个引脚(共阴模式)均连接到","七段数码管的片选信号也直接与","上的","不能同时使用","个拨动开关","个直接由","个输出端口连接.","中国大陆","中的","中触发器有一个","为了与外界更好地进行通信,","为了方便使用,","之间共享.","也可用作","从左至右为","从而可以轻松地与大多数流行的微处理器总线和输出端口连接.","代码中加入一些声明,","代码时,","以满足复杂系统需求,","以满足小型存储需求.","但是在编写","但现在的","位的","位移位寄存器,","位置(靠近开发板边缘)时向","位置时向","位输入端口传输到两个","使用的开发板如下图.","信号,","信号.","信号分别代表横竖的4个端口,","信号和一个","其中","其中,","养成良好的习惯.","内部的","分别与","分别是","则按下","包括","反之则不选中.","反之则熄灭.","口用于和","可以用于一些外界的控制交互.","可以用作","可以考虑使用流水线(pipeline)提高性能.","可以配置为","可存储多达","和","唯一需要注意的是,","在","在使用","在复杂系统中,","在搭建基于","在满足一定时序的条件下,","在简单的双端口模式下,","型号的","基本输入操作类模块主要有拨码开关和矩阵键盘,","如果将","存储器,","对应的字码段点亮,","对应的数码管选中,","将数字信号转换为模拟信号输出.","属于一种数据转换器,","工具的时序分析功能已经非常强大,","左侧的","平台介绍","并可配置为两个独立的","开发板上有","开发板上配有6个七段数码管","开发板包含基本输入操作类模块、输出显示类模块、蜂鸣器发声模块、时钟模块、i/o","开发板在设计之初便将调试电路封装在板上,","开发板带有","开发板时,","开发板的其他模块做一个简单的介绍.","引脚相连,","引脚驱动的","当","当拨动开关在","当拨动开关处在","性价比较高,","我们仍需要良好的代码风格,","或","或在简单双端口模式下的","所以我们在学习时一定要多看工具输出的报告,","所以需要设计按键消抖模块以免按键抖动带来未预期的系统错误.","扩展类模块、存储类模块及电源模块.","扩展类模块主要用于扩展外设,","拥有最强悍的性能.","拨码开关","按下按键时信号存在抖动,","按键后,","接收外设输入的信号或向外设输出信号.","控制信号输入包括时钟,","数据通过一个公共的","数据锁存器中的任何一个.","数模转换器(dac)芯片","数码管","时,","时序相似,","时序违例是一个很严重的问题,","时钟使能,","是","是双口,","有单独的片上数据锁存器.","本书使用的","本次实验使用的","本次实验使用的fpga开发板","本次实验使用的开发板提供","本节将对","本节的剩余部分将对","机通信,","松开","板上的各部分做一个简单的介绍.","板带有一个","此页面修订于","每个","每个数码管都由一个专用片选信号(dig1","灯","灯或七段数码管表现出来.","灯点亮.","用于向系统输入中断信号或操作信号.","的","的数据,","的矩阵键盘,","相同方式共享","相应引脚输入低电平,","相应引脚输入高电平.","矩阵键盘","矩阵键盘的工作原理可以举个例子说明,","种","种类,","端口输出低电平,","端口输出高电平.","系列","系列中最低端的种类,","级联时),","署名","而","而且方便了连线.","芯片,","芯片.","芯片上,","芯片型号为","芯片进行数字信号到模拟信号的转换.","虽然现在的综合工具非常强大,","许可协议发布","设置/复位和写使能.","设置为低电平,","设置为高电平,","设计所需的控制信号输入的数量应该最小化.","语言描述时如果想要利用","调试器部分的端口需要约束的有一个时钟信号和一个双向的数据信号.","调试模块","调试系统是必不可少的.","输出低电压时,","输出显示类模块主要用于将实验结果通过","输出高电压时,","输出高电平时,","这些设备的加载时序与随机存取存储器的写入","这在之后章节会进行详细的介绍.","这样做不仅简化了对调试器内部原理的理解需求,","进行实现,","通常是由于时钟周期小于关键路径(critic","通常需要","采用知识共享","针对功耗进行了优化,","需要在","需要注意以下几点：","非商业性使用","预留出来一个"],"lab0/intro_tools.html":["/","11","15:12:47","2021","26","3.0","assembler)编译成为机器码十六进制文件.","chip","design","fpga","intellig","keil","keil.","lab.","modelsim","modelsim,","ram","soc","soc,","system","uestc","vivado","vivado,","下图是它们的依赖关系.","中,","中国大陆","从上图中可以看出,","从上往下看(从软件到硬件),","从下往上看(从硬件到软件),","内部本身无序的各种逻辑资源(如查找表、触发器、ram","则需要利用","功能.","即可进行仿真,","在","在后续介绍的","如果想要运行编写好的软件,","实现","实现.","实现的","对软硬件协同开发的流程更加熟悉","将","将机器码作为","就能开始执行一条条的指令,","工作时各个信号的波形.","所以软件编程部分主要考虑的问题便是如何编写程序才可以编译出能高效地控制硬件的指令.","执行编写的程序,","接着将机器码存入","搭建过程中,","本节和接下来的三节将要介绍本次实验过程中用到的三个软件:","此页面修订于","汇编代码通常又是由编译器编译高层次编程语言得到,","然后将汇编代码与指令集对应生成机器码,","的初始化内容,","的存储器中,","的工作依赖于一条条的指令,","相信大家会对软硬件协同设计的思想有更深的理解,","相同方式共享","等)配置成为有序的电路,","署名","而","而指令则是由对应的汇编代码生成,","而最底层的","若将机器码通过工具下载到由","被配置成为","许可协议发布","负责将硬件描述语言(verilog/vhdl)所描述的soc编译、综合、实现,","负责将编写的软件编程语言(c","软件中观察","软硬件关系","软硬件协同设计的层次结构如下图.","软硬件开发层次","这时候","通过开发板观察执行结果.","那么就可以让","采用知识共享","非商业性使用","首先需要利用编译器将代码编译为汇编代码,"],"lab0/keil.html":["11","15:15:18","2021","26","3.0","arm","c","chip","cortex","cpu","design","file、edit、view、project、debug、peripherals、tools、svcs、window","help.","intellig","keil","lab.","m","mdk","ram","system","uestc","vivado","xilinx","与","中,","中国大陆","主界面也是由工具栏、工程目录、代码编辑、调试信息组成.","从主窗口中可以查看当前正在调试的源代码,","从而通过修改代码完成对软件的调试与纠错.","双击文件名可以在右侧打开窗口查看并编辑该文件的内容.","启动后,","和","在工程目录一栏可以看到当前工程名及工程中包含的源文件、头文件等各种程序文件.","在快捷键一栏则对应有新建文件、打开文件、复制和粘贴、调试功能、编译代码等一系列常用菜单的快捷键按钮,","在进入调试模式时,","处理器中各个寄存器的值,","如上图.","寄存器界面可以查看执行当前指令时","开始一条条地取指并执行.","方便开发人员使用.","是用于一系列基于","此页面修订于","界面","的微控制器设备的一个完整的软件开发环境.","的界面如上图所示,","相同方式共享","窗口中包含菜单栏、快捷键、寄存器界面、内存界面等.","署名","而右下角的存储器界面则可以查看当前存储器中不同地址的存储单元的值.","菜单栏中依次为","许可协议发布","语言/汇编语言写的程序编译成机器码,","调试界面","调试界面可以看到的信息更多,","软件开发人员能够判断当前代码的执行过程是否正确,","软件的主要作用是将","软件类似,","通过点击菜单栏中的选项可以实现代码调试所需的全部功能.","通过观察寄存器和存储单元中的值,","通过调试器下载机器码到","采用知识共享","非商业性使用"],"lab0/vivado.html":["11","13:36:06","2018.2","2018.3","2021","29","3.0","c","chip","design","eda","edit","file、edit、flow、tools、reports、window、layout、view、help,","hdl","intellig","ip","is","ise.","ise?很多同学之前可能使用","lab.","system","uestc","vivado","vivado,","xilinx","下方为调试信息和","不会吧?","中国大陆","中找不到本实验要使用的开发板型号.","中间是文件管理和代码编辑的区域,","以及模块和系统的验证.","但是本实验中最好换为","你还在用","使用时需注意阅读.","依次为","公司开发的用于","前身是","包括用于综合和验证基于","双击文件名可以在右侧打开窗口查看并编辑该文件的内容,","和所有类型的系统构件的系统集成,","因为你很可能在","在工具栏下方的快捷键一栏则对应有新建文件、打开文件、复制和粘贴、调试功能、编译代码等一系列常用菜单的快捷键按钮,","在文件管理一栏可以看到当前工程名及工程中包含的源文件、头文件等各种程序文件.","基于标准的","基于标准的算法和rtl","安装时需要选择","工具输出的一些报告,","左侧为设计流程的各个步骤,","或","推荐使用","方便开发人员使用.","是由","最上方为工具栏,","核打包以供重用,","此页面修订于","版本,","的算法","的系统级设计工具,","的软件界面如上图.","相同方式共享","级","综合分析的软件,","署名","许可协议发布","软件可以在官网上下载,","软件界面","进行安装.","进行设计工作,","采用知识共享","非商业性使用"],"lab0/modelsim.html":["11","15:15:40","2021","26","3.0","chip","design","file、edit、view、compile、simulate、add、structure、tools、layout、bookmarks、window","help.","intel","intellig","ise,","lab.","modelsim","modelsim界面","prime,","quartu","system","uestc","vivado","xilinx","中国大陆","主要由工具栏、模块列表和波形图等几部分组成.","也可以和","也可以在安装","也可以在快捷键一栏选择仿真时间、启动或停止仿真.","和","在","在仿真开始以后,","在工具栏中的快捷键一栏对应有新建工程、新建文件、打开文件、复制和粘贴、启动仿真工具等一系列常用菜单的快捷键按钮,","官网上可以下载到免费版,","方便开发人员使用.","既可以独立使用,","此页面修订于","的软件界面如下图所示,","相同方式共享","署名","菜单栏中依次为","许可协议发布","软件协同使用.","软件时一并安装.","通过点击菜单栏中的选项可以完成从工程建立到源代码编译这一流程所需的全部功能.","采用知识共享","非商业性使用"],"lab1/introduction.html":["\"cortexm0_soc\"","\"施法\"让",",","11","14:47:54","16","2021","3.0","4.","chip","cpu","design","intellig","lab.","lab1:","system","task1","uestc","中国大陆","从本实验开始,","关于本书的配套代码本书提供的代码工程名为","动起来","按实验顺序设有","此页面修订于","相同方式共享","署名","许可协议发布","采用知识共享","非商业性使用"],"lab1/sec_1.html":["\"#\"","\"=\"","\"不确定的\",","\"人工链接器\",","\"伪指令\"","\"声明\"","\"声明\",","\"手动分配地址\"","\"手动定义\"","\"替换\"","\"生成\"","\"生成\".","\"生搬硬套\"","\"符号化\"","\"符号化\",","\"编译预处理指令\"","\"风格\"伪指令是","(0","(data1","(实验指导书","...","0x0000004c","0x11223344","0x4807","0x48:","0x4a:","0x4c:","0x68","0x6807","0x68:","1","1.","11","15:31:05","2","2021","255),","26","3.0","3.2.3)","3.2.4)","3.6)","32","4.2)如果你对自己不够自信,",";data1",";data1,",";ldr",";地址",";汇编得到的机器码",";源代码",";通过","=data1","[pc,#0x40]","[r0,#0]","[r0]","ad","add,","align","area,","arm","c","chip","cmp","code16,","cortex","cpu","data1","dcd","dcd,","design","equ,","export","extern.","gnu","import","import,","intellig","lab.","lab1","ldr","ldr,","m0","mov","mov,","r0","r0,","r1","r1,","space","space,","str,","sub,","system","uestc","|","一旦这个立即数超过了指定范围","上的","不同的汇编器支持的伪指令一般是不同的,","两种风格,","中国大陆","之后的读写操作都在这个地址上进行,","了解","于是便有了汇编控制伪指令和符号定义伪指令,","于是我们希望通过一种方式使这些","仅依靠机器码运行,","以区分于","伪指令做了哪些事:","伪指令加载","伪指令把变量地址加载到寄存器中,","伪指令时,","伪指令是为了方便开发者而诞生的,","伪指令是什么东西.我们在程序编写中经常遇到这样两种问题:","伪指令有的小伙伴又有问题了:","伪指令的不同","伪指令能够实现向寄存器直接加载","但是当变量的个数很多时,","但是我却搞不懂","位地址,","位的地址加载到一个寄存器中呢?","位立即数,","位立即数或变量标号.","位立即数的功能,","作用很相似,","你可以先去试着阅读实验中用到的程序,","使用","假想我们手上只有指令,","先商定一个地址作为这个变量的存储地址,","其实也就迎刃而解了:","其操作数可以是","其本质是对指令代码的","到","加载","千万切记不要对今天学到的东西","反汇编和注释","另外,","只是与","告诉汇编器应该把指令翻译成多少位的机器码,","告诉链接器这个符号是否是从别的文件引用过来的,","和","和一些转移指令等","哦!","因此我们定义的变量必须要","地址","地址处的数据","基础伪指令,","基础指令,","处理","如","如果你以后去从事","如果我们期望实现对一个变量的反复读取,","如果立即数超出了范围,","如果这个立即数没有超出范围,","存储,","存储系统","它也叫","它们而不是把时间浪费在敲代码上;","它可以用于加载任意","实验,","尝试理解伪指令的意义可能有的小伙伴会有这样的问题:","就要手动定义一个数据,","常见的伪指令有","开发,","开头的","当使用","当多个文件中这样","当我们写的一大段代码存在很强的规律性时,","当我们想把其他文件中的某些代码拿到当前文件中使用时,","当我们的程序在某几种应用情境下的版本只存在几条语句上的差别时,","当操作数是立即数时,","很庆幸我们有这样一条伪指令,","循环的语句去","总之,","我们可以使用","我们就变成了一个","我们希望先把变量的地址读到某个寄存器中,","我们希望用一种类似于","我们希望通过一条语句把它引用过来而不是笨拙地复制粘贴;","我们希望首先通过一个情景指示符去选择使用哪几条语句,","我们应该对其心怀感激地去使用,","我们还是需要将这一切交给真正的链接器去执行,","我好像已经理解了伪指令的含义,","我需要首先掌握哪些知识呢?如果你想顺利地完成","指令,","指令.下面给出了一个具体例子来展示汇编器对","指令功能不同:","指令加载","指令去读取一个变量时,","指令向寄存器加载立即数时,","掌握","操作数前需要加上","既然","是否需要填字以保持对齐;","是对汇编器的声明,","是对链接器的声明,","有什么意义呢?伪指令其实有很多作用方式,","有时我们希望代码尽可能简洁,","机器码","此页面修订于","比如","比如,","汇编,","汇编器会自动地帮我们定义和加载数据,","汇编器就将这条伪指令转换成一条","汇编器自动分配的变量","汇编回顾","没有关系,","然后以这个寄存器作为索引去加载对应地址处的内存数据.","然后把这个数据加载到寄存器中,","然后用这个寄存器去寻址内存,","然而怎样将一个","用户分配的变量","由于变量标号代表的是变量的","的变量之间存在相互引用关系时,","的变量被自动分配地址,","的地址)","的地址,","的对象不是开发者,","的方式貌似显得有些笨拙.","相同方式共享","等","等.","类似于","继续往下做吧,","编程模型","署名","而不是把它们当成编程的负担.","而我们只需要关注这些变量的内容即可,","而是汇编器或链接器,","解决后,","许可协议发布","语言中以","语言中的","请跳过本小节.","还有一种伪指令专门用于","这两种伪指令和","这两种风格的差别特别大.","这就解决了问题","这时的情况又还原回了问题","这是一条为强者节省时间的提示如果你觉得自己已经掌握了","这显然是不合理的,","这种","这种方式便是数据定义伪指令,","这种方式看起来没什么问题,","这种解决办法未免过于繁琐.","这里简要跟大家分享几种.","迷惑众人的","选择好了再进行汇编....","遇到不懂的地方再去查阅相关资料.","那么你至少需要:","那么我们只能这样做:","那我们要一种不能够被转换为机器码的","采用知识共享","问题","非商业性使用"],"lab1/sec_2.html":["\"/cortexm0_soc/task0/keil/\"","\"add","\"don’t","\"fromelf\"","\"option","\"select","\"startup_cmsdk_cm0.s\"","\"updat","\"use","\"下载\"","\"魔术棒\"","'sourc","'target","(你也可以给工程取你喜欢的名字,",".axf",".axf,",".hex",".txt","0x00000000","0x00000000,","0x10000","0x1fffffff.","0x20000000","0x20000000,","0x3ffffffff.","1'\",","1,","11","15:31:05","2021","26","3.0","ad","arm","befor","chip","cmsdk_cm0","cmsdk_cm0.","code","cortex","debug","debugging\".","design","dialog\"","elf","exist","file","flash","folder","group","hex","intellig","keil","lab.","layout","librarie\"","linker","linux","m0","mcu","memori","modelsim","nand","new","object","objects\",","option","output","project","project.","ram","ram,","ram?这一步设置是为了匹配你的","rom","rom,","sdk","search","simulator\",","size","soc","sourc","sram","standard","stm","system","target","target,","uestc","user","util","uvis","verilog","vhx","一个","一个新的","下载后的文件直接打开即可选择对应目录安装.","两个选项.","中,","中国大陆","中的","为了方便阅读分析","为什么要设置","为新建的工程添加源代码文件,","主界面","之后会弹出一个让你选择器件型号的窗口,","也可以通过点击","也就是必须要把这些机器码导入到硬件工程中的内存里,","以及","仿真/调试设置","仿真和调试,","仿真和调试.","但是为了方便比对,","但是其功能本质确是需要严格划分的:","修改","共享相同的源文件,","关于这一步如果你还想了解更多","其中分为两大块设置:","其他设置","其存储地址就会从","其实可以任意分配,","切换到","创建","前和生成","前者以片上","前者用来存放代码和常量,","包含了代码,","包括每个源文件编译或汇编得到的可重定位目标文件和最终链接生成的可执行文件等.","又是什么?","只涉及一些基础的内存访问和计算,","只要满足程序运行的需要.","可以单独进行某些文件的屏蔽等操作.","可以实现对","可以点击这里进入官网下载,","可执行文件","可执行文件处理","右键","同一时刻只能有一个","后,","后执行.","后者以片上","后者用来存放程序变量,","向上生长.","命令来完成上述操作.","和","器件型号选择界面","因为本课程的实验都是基于","在","在之后的实验中我们将会知道,","在我们将要实现的","在本课程中,","地址空间,","地址空间.","处于激活状态,","多个","大小为","如何获取","如果你的弹框处没有","字节的","字节的片上","存储体系中被映射至","完成对软件工程的基础编译,","对应于","对硬件工程进行仿真时,","对这两部分的实现方式其实不用过于区分,","将","将其修改为工程根目录.","将机器码作为初始化文件对该","将源文件分到多个","将输出目录修改为工程根目录","就代表了当前的整个工程.","就相当于我们在仿真层面上把编写的汇编程序","工具进入该界面.","工程","工程可以包含多个","工程都自动包含一个名为","并设置一块片上起始地址为","建议按照本书的要求创建和命名),","当你在程序中定义一个只读数据块时,","当使用","我们主要使用","我们再将其内容转换输出到一个新的","我们将输出文件目录修改为工程根目录.同样在","我们已经学过了","所以只能将命令设置在生成","所以这里勾选","所以这里我们需要把","所以这里选择","打开","指明将其转换到只包含代码(机器码)和数据(变量存储)的","指明通过软件仿真进行程序的测试.","搭建","支持灵活丰富的配置和调试等功能.","数据,","文件中.","文件中.另外,","文件夹下新建一个名为","文件夹下的汇编文件","文件是在工程根目录下的,","文件格式,","文件格式非常复杂,","文件的内容,","文件的机器码信息输出到一个","文件的转换,","文件进行","方便开发者根据需要对文件进行分组管理.","是一款用于","是什么?","是因为我们上一步将输出目录修改到了根目录.","有利于同一个工程中的代码版本分离.","架构处理器开发的","栏,","栏.","栏中勾选","栏中取消勾选","栏中添加两条","栏根据执行时间将预设置命令分为三类:","栏添加命令","栏的设置,","此页面修订于","每个","比如,","注意,","添加文件","添加源文件","添加进来.","点击","点击左上角","片上","环境","环境就搭建好啦.","生成","由于","由于我们要对","界面中,","界面中的","界面最后一行工具栏中的","界面的","的","的初始化,","的命令","的器件包?keil","的器件包都可以从官方网站上直接下载.","的存储器地址空间分为只读和可读可写两部分,","的存储映射方式,","的工程","的形式存在,","的形式存在.","的文件夹,","的经典产品","相同方式共享","知道","硬件,","硬件工程中的内存其实是一个","符号表和调试信息等等,","第一条命令中的参数","类似于","系列","经过编译链接最终会生成一个唯一的可执行文件,","编写的","编译前,","编译器下,","署名","考虑到我们接下来将要编写的程序没有涉及对专用外设的操作,","至此,","菜单,","要求使用","许可协议发布","设置","设置一块起始地址为","设置中的","设置多个","设置运行在软件仿真模式","调试工作需要在物理硬件和调试器的配合下进行,","路径","软件,","这一步是为什么呢?????????????????","这个","这个可执行文件的格式为","这个器件选项,","这个文件中就蕴含着所谓的程序的机器码信息.由于我们之后需要实现软硬件的联合仿真,","这样设置以后,","这款处理器进行的,","这里为了方便后续的一些操作,","这里命令中引用的","这里我们只对代码和数据部分感兴趣,","这里的","进了硬件内存里.","进入选项设置界面,","进行初始化,","进行处理,","选择","选择在工程目录下","通过在","都可由开发者任意创建和命名.","配置存储器参数","采用","采用知识共享","链接设置","非商业性使用","首先配置","默认用来存放输出文件,"],"lab1/sec_3.html":["\"startup_cmsdk_cm0.s\",","\"反汇编\"?","\"死心眼\",","#0","#1","#4","(代码中的reset_handler)","(当然这个cpu是软件模拟出来的)","(汇编,",".axf",".o","0","11","15:31:05","1:","2021","26","2:","3.0","3:","4",":",";****************************;",";inset","add","adder","algorithm","area","arm","beq","bne","chip","clear","cmp","code,","cortex","cpu","cpu中","c等),","design","endp","f11","intellig","keil","lab.","loop","m0","mov","proc","r0","r0,","r1","r1,","r15(pc)","readonli","reset_handl","rom","start","system","template,","there;","translat","translate,","uestc","上图展示了调试界面的三个重要窗口:","不管这些数据是否是机器码,","不要指望我在这里讲解基本语法在实验过程中,","中,","中内嵌的中断向量表会告知","中国大陆","之间循环计数.","于是有了反汇编器,","从而为我们调试程序提供了方便.","会接收到一个复位中断,","会生成当前文件的","但你们更应该养成独立查阅资料的习惯.","但是机器码看着实在太难受了.","你的第一个汇编程序已经成功运行起来啦!","你需要做的只是在源代码的这个位置:","使","保存编写的文件,","其作用是使程序跳转到","到","包括指令语法和伪指令语法,","反汇编器是个","反汇编窗口.","反汇编还在发挥着巨大的作用,","只对修改过了的文件进行编译,","只编译当前文件,","只能通过观察机器码的运行情况对程序进行调试,","可以发现我们已经编辑好了","可以看到寄存器窗口中","可以调用反汇编器将其转换成方便阅读的汇编代码.","可执行文件,","因为它的价值不仅体现在程序的调试,","在","在上一小节中,","在之后的章节中我们会对这些初始化代码进行展开讨论.","在很久以前,","在本小节中,","地址执行,","地址正是我们添加的循环计数程序的入口.复位中断服务程序","复位中断服务程序","如果你想搞明白程序从哪里开始运行刚进入调试界面时,","它会把所有二进制数据都进行反汇编,","它通过机器码反向生成其对应的汇编代码,","寄存器窗口.","对于这些代码大家可以先不用去关心,","对工程进行编译.","对整个工程的全部文件进行编译,","展示了随着程序运行的每一步,","展示反汇编得到的汇编代码,","展示程序的源代码","工具栏中的编译按钮,","工程中打开源文件","并且每次按下复位按钮时,","并指示当前程序运行到的位置.","开发环境,","怎样理解","我们将在源文件中编写程序并进行仿真测试.","我们已经搭建好了一个基础的","我们认为你已经掌握了","我们还没有这么如今这么先进的调试工具,","我应该选哪一个?","所以我们会看到反汇编窗口中所有未使用的0数据都被反汇编成了","所以接下来的程序运行现象都是软件仿真得到的.","指令.","插入以下代码:","效果与增量编译相同.","整个工程的增量编译,","是大多数情况下推荐的选择.","有三个编译按钮,","本实验中中断服务程序中只有一条指令,","此页面修订于","每个寄存器的值的变化.","比如当我们期望解读一个","源代码窗口.","点击工具栏中的按钮进入程序调试模式,","然后点击","然后链接生成","生成","由于在上一节中我们设置调试模式为软件仿真,","的值在","的值在不断变化,","的入口,","的初始化汇编,","的基本语法,","目标文件,","目标文件.","目标文件中的机器码时,","直到如今,","相同方式共享","程序是基于最终的机器码运行的,","程序都会被复位到这个地方,","第一个汇编程序","编译工程","编译成功后,","署名","而","虽然有些易错点我还是会强调指出,","许可协议发布","调试界面","运行吧,","这些现象表明,","这时按下或者","这是因为刚开始","这段代码实现的功能很简单:","这种编译单独文件的行为一般被称为","通过源代码窗口可以看到程序停留在","采用知识共享","键启动单步调试,","间循环计数.","随着程序的单步运行,","非商业性使用"],"lab1/sec_4.html":["*汇编进阶","11","15:31:05","2021","26","3.0","chip","design","intellig","lab.","system","uestc","中国大陆","分支与循环","此页面修订于","相同方式共享","署名","许可协议发布","采用知识共享","非商业性使用","顺序,"],"lab1/sec_5.html":["\"保护现场\"","\"先入后出\"","\"压在下面\"","\"反复横跳\",","\"合并\"","\"嵌套狂魔\"","\"开辟\"","\"无用功\"?","\"栈\"","....","...对于这些问题,","06","12","2021","21:56:03","3.0","64","?","arm","atpc","atpcs?试想,","cdel,","chip","cortex","cpu","design","fastcal","intellig","lab.","ldr","lp","m0","sp","str","system","uestc","x86","上增减任意值作为地址来","不会去访问更底层的栈帧中的数据?","不要着急,","中国大陆","为了实现函数调用,","为什么会做这些","为什么函数里不建议定义大型局部数组?","为什么在c语言中不允许返回局部变量的指针,","为什么程序只会去访问当前栈帧和相邻栈帧中的数据,","为什么要发生变化?","为什么需要","为何不去自己动手写个程序编译一下,","主要规定了哪几个方面?","以便其他函数使用呢?","以及入栈出栈和寄存器间的对接顺序","任意一个相对寻址的栈单元.","但允许返回静态局部变量的指针?","但当我们写c程序时,","体系结构中,","作为该程序的入口地址,","你手上的编译器才是最好的老师文字的表达有时是无力的,","使用哪几个寄存器保存局部变量,","保护和重加载的?","其实,","出来的?","函数的调用有个重要的特点:","函数调用的指挥官","到一起?","另外,","可以先稍回顾一下教科书,","向你的编译器学习学习?","和我们学到的","在","在动手的过程中不妨思考这样几个问题:","在我们之前写汇编程序的时候,","地址是如何增长的?","如","如果你对这些问题感觉到有些吃力,","如果你很有兴趣,","如果这个函数被调用运行,","学习栈的工作原理能够帮助我们更好地理解c语言编程中的一些\"忌讳\",","它并不意味着我不能去访问那些被","它是怎样指导嵌套的程序找到返回地址的?","它被存放在哪个寄存器中?","寄存器不够用时就用栈.","对一个包含多个c函数的c文件进行编译时,","就为它开辟一个栈帧用于存放这个函数的运行数据,","局部变量在寄存器中的定义顺序,","并没有使用到这块区域,","当在一个函数中调用其他函数时,","当多个函数嵌套运行时,","当这个函数运行结束时,","很想弄明白函数调用和栈的深层原理,","怎样为函数内定义的局部变量分配存储空间呢?","怎样提升函数调用时参数传递的效率?","怎样正确返回到调用它的函数里继续运行呢?","怎样理解栈帧?程序运行栈运用了","我们为什么要学栈?你是否有这样的问题:","我们为什么需要","我们还必须规定死使用哪几个寄存器传参,","我完全不需要关心我的程序是怎么在栈中运行的,","我需要首先掌握哪些知识呢?如果你不确定自己的理论储备是否合格,","或","所以不同指令集架构中的规定也各不相同,","所以当你是一个","所有的程序段共同构成了目标文件中完整的代码段(.text).","既然当我写汇编程序时用不到栈,","既然编译器是对每个c函数独立进行编译的,","时,","是不严格的,","是否需要先将寄存器的原始值保存起来呢?","是怎么一步步被加载,","栈","栈就开始发挥作用了.","栈帧在栈中向上\"堆积\".","栈帧是一个什么样的概念?","栈帧是如何被","栈指针是什么?","栈被映射在哪个存储区?","此页面修订于","每个c函数经过编译会得到一个程序段,","每个函数只和调用它的函数(直接上层)和它调用的函数(直接下层)之间有直接的信息传递,","每个文件编译得到的目标文件最终由链接器链接生成可执行文件.","每个栈帧维护一个函数\"层\",","每个程序段拥有一个基地址,","每嵌套一个函数,","比如:","汇编指令允许我可以通过在","注意,","然后看一看下面的内容...","然而,","理论的灌输可能是抽象的.","用于管理c函数调用.","由于不同指令集架构中寄存器的数量和功能不同,","的","的值是怎么发生变化的?","的栈单元,","的调度思想,","目前几乎所有的计算机体系都采用了类似的解决方式:","相同方式共享","程序运行栈是内存中一块很重要的区域,","等等.","编译出来的结果是每个函数各成一段还是根据函数的嵌套关系将所有程序","编译器保留了多个c函数之间的调用关系,","编译器做了哪些","编译器对一个c文件中的多个c函数也是独立编译处理的,","编译器对一个工程中的多个c文件是独立编译的,","编译器是怎样处理函数调用的?我们知道,","署名","而当我我写c程序时编译器已经帮我把一切都做好了,","而栈就是一种实现分层设计的有效手段.","能否通过指令直接修改这个寄存器的值?","规定优先使用寄存器传参和保存局部变量,","规定使用入栈的方式来保存寄存器值和返回地址,","让我们从本质上搞明白一些\"玄学\"问题,","许可协议发布","请跳过本小节.","调用语句会被编译成一个跳转指令,","跳转到被调用函数的入口地址.这意味着,","返回的数据应该存储在哪里,","还有寄存器的传参顺序,","还能指导我们对程序作出底层的优化.","这一步叫做\"保护现场\".","这一步是调用者完成的还是被调用者完成的?","这些规定被称为指令集架构的函数调用标准,","这会在一定程度上引入性能开销.","这是一条为强者节省时间的提示如果你觉得自己已经掌握了栈的工作原理与atpcs,","这是一种分层的设计思想,","这里的","那么在当前函数中的寄存器操作必然会覆盖之前的寄存器值,","那么请试着回答下面几个问题来检验自己:","那它是怎么知道函数传入的参数应该从哪里获取,","那我为什么还要学习栈呢?其实,","采用知识共享","需要在函数间","非商业性使用"],"lab1/sec_6.html":["11","15:31:05","2021","26","3.0","chip","design","intellig","lab.","system","uestc","中国大陆","此页面修订于","理解函数调用","相同方式共享","署名","自己动手,","许可协议发布","采用知识共享","非商业性使用"],"lab1/sec_7.html":["*c","11","15:31:05","2021","26","3.0","chip","design","intellig","lab.","system","uestc","与汇编的混合编程","中国大陆","此页面修订于","相同方式共享","署名","许可协议发布","采用知识共享","非商业性使用"],"lab2/introduction.html":["\"点石成金\"","11","12","16:23:56","2021","3.0","chip","design","intellig","lab.","lab2:","soc","system","uestc","中国大陆","实现你的首个","此页面修订于","相同方式共享","署名","许可协议发布","采用知识共享","非商业性使用"],"lab2/sec_1.html":["\"cortexm0_soc/task1/rtl/ahblite_decoder.v\"","\"rtl设计\".","\"程序\"","\"程序\",","(/*port","(clk),","(cpuresetn),","(haddr[31:16]","(haddr_p0),","(hprot_p0),","(hrdata_p0),","(hready_p0),","(hreadyout_p0),","(hresp_p0),","(hsel_p0),","(hsize_p0),","(htrans_p0),","(hwdata_p0),","(hwrite_p0),","(ramcode)","(ramcode_raddr),","(ramcode_rdata),","(ramcode_waddr),","(ramcode_wdata),","(ramcode_write)","(regist","(在实验指导书第三章中有详细的介绍)","(总线操作的地址为0x0000xxxx,","*/",",",".bram_rdaddr",".bram_rdata",".bram_wdata",".bram_wraddr",".bram_writ",".haddr",".hclk",".hprot",".hrdata",".hreadi",".hreadyout",".hresetn",".hresp",".hsel",".hsize",".htran",".hwdata",".hwrite","/*","/***********************************/","/**********************************/","/************************/","/*insert","/*ramcod","//0x00000000","0","0*/),","0,","0x00000000,","0x0000ffff","0x0000ffff,","1'b0;","1,","11","15:31:05","16'h0000)","1’b0;","2021","26","3.0","4.",":","=","==","?","assign","bram","c++,","c,","chip","code","connect","cortex","cortexm0_soc.v”中,","decod","design","enabl","f的任何值,","hdl","intellig","interconnect","java","lab.","level,","m0","map,","memori","p0_hsel","paramet","parameter*/","port","port0_en","ram","ramcod","ram模块的例化(调用模块,","rom","rtl","rtl,","rtl?","rtl设计","soc","soc,","soc.","system","there*/","transfer","uestc","x在此处表示无论该位为0","下图展示了本节将实现的","不过你也可以这样简单地理解:","中国大陆","中将ramcode总线接口与总线扩展模块连接,","为了实现上图所示的","为了将其与","之后再添加其他外设即可.","什么?","什么叫","从本实验开始,","令ramcode使能有效.","但未在总线扩展模块接口部分连接ramcode总线接口。因此,","作为描述硬件的语言,","你想自己造轮子?本实验只会教你基于现有的代码基础改进实现","使其能对","修改完总线译码模块后,","修改总线扩展模块中的译码模块,","则译码模块认为这是一次对指令存储器的操作,","区分开,","只要地址总线的高16位全为0","只要高16位全为0,","可以参考总线扩展模块的设计","可以将设计在不同阶段中的表现分为","和","因此,","在","在“cortexm0_soc/task1/rtl/","在已有的代码基础上,","在端口参数部分,","在顶层文件中将","地址译码逻辑只需要对地址的高16位进行判断即可.","如果你想从完全的裸核开始设计,","实现完总线扩展模块后,向soc中添加存储指令的","寄存器传输级)","对应的地址进行正确的译码.","将已有模块添加至设计中)","将指令存储器连入soc中。","层层而下.","已经完成了处理器核、总线扩展模块、ramcode总线接口模块以及block","总共需要修改两个部分的硬件设计:","总线接口与总线扩展模块连接.","我们索性将","我们需要对代码进行一些简单的修改./lab1/code1.v","所以","所以对于一次总线操作,","所以我们需要在译码模块插入","手册推荐","按顺序将实验标记为task1","改为:","改为：","文件,","文件中修改总线译码模块代码.","是从组合逻辑和寄存器的层面对设计的表达,","晶体管级,","晶体管级是设计在实际电路上的表达.","有关的译码逻辑.","本书提供的代码工程名为\"cortexm0_soc\",","本实验只会教你基于现有的代码基础改进实现","根据数字系统设计的流程,","根据第二章所述的","此页面修订于","的地址编码为0x00000000","的设计,","相同方式共享","称不上是","编写的代码文件称作","网表级","网表级是综合得到的设计表达,","署名","而编写这些代码文件的过程称为","行为级,","行为级反映了设计代码反映的抽象行为,","许可协议发布","起始地址分配为","这几个层级从抽象到具体,","这样的软件语言编写的","进而生成指令存储器总线选择信号.","都不影响总线的译码结果),","采用知识共享","需要在顶层文件(cortexm0soc.v)","非商业性使用","首先,"],"lab3/introduction.html":["\"灯,","11","13:53:41","2021","21","3.0","chip","cortex","design","intellig","lab.","lab3:","m0","ram","soc","system","uestc","中国大陆","再介绍如何给","在实验二中,","处理器内核和一个用于存储指令代码的","如上图所示.","存储器.","它仅包含了","实验三soc","实验三需要实现的","我们先介绍如何添加数据存储器,","我们搭建了一个最简单的","最后通过对比流水灯的两种实现方式,","此页面修订于","流水灯的几种点法","添加外设,","理解软硬件结合和控制字的概念.","相同方式共享","等灯\"","等灯,","系统,","署名","许可协议发布","采用知识共享","非商业性使用"],"lab3/background.html":["&","'0'","'1'",",",".","0","0x0","0x0000","0x00000000","0x0000ffff","0x40000000","0x4000000f","0xf","0xffff","1'b0;","11","13:37:01","16bit","2021","21","28bit","2cycl","3","3.0","32bit","8bit",":",";","=","address","ahb","ahblit","amba®","assign","b","basic","burst","busy10","byte01","b地址对应的外设在","chip","cortex","cycl","data","dcoder","decod","design","haddr","haddr[31:0]","halfword10","hburst","hburst[0]","hburst[1]","hburst[2:0]","hburst[2]","hrdata","hrdata[31:0]","hreadi","hreadout","hreadyout","hready就会被切换到自己的输出hreadout","hresp","hsel","hsize[2:0]","htran","htrans[0]","htrans[1:0]","hwdata","hwdata[31:0]","hwrite","idl","intellig","interconnect","lab.","lite","m0","m0不支持","map","master","memori","mux","nonseq","peripher","phase","phase,","protocol","ramcod","seq","side","singl","slave","soc","system","transfer","uestc","waterlight","word","‘0‘","‘1’","、响应信号(hresp)以及反馈信号(hreadyout)进行选择,","一直为","一节.","上,","上的一块连续区域,","上的数据,","上，直到","不为","与","与总线扩展","中国大陆","中都需要一个比较器用于产生相应的选择信号.","为","为写传输","为当前正在进行传输的","为简化设计提供的条件.","主要的传输方式11","之间,","也会作为传输完成的条件(在hready为","也恒为0","仅支持","会在","会将写数据放在数据总线","会把写地址输出在地址总线上,","会把读取地址输出在地址总线上,","传输,","传输.","传输地址","传输完成.","传输时序","传输是否成功(通常为0)","传输类型00","但也同时作为读传输","但也能从中找到一些蛛丝马迹,","但是,","但是处理器核只有一个","但是对于两次传输,","何时传输完成(通常为1)","作为传输类型中最简单的一种,","使处理器核能够访问多个外设,","例如","例如上图中的","例如当前总线操作是读取ramcod","例如把上图中的a与b看作两次传输,","保证处理器核能够正确读取.","保证返回给","信号都被置为常量","其他所有选择信号为","其地址编码为","其有效长度为","具体设计中,","具有多个外设,","具有等待的读写操作:","具有等待的读操作与写操作","内部结构","再在","写,","写操作也会经历两个阶段:","则判定为不是对","则判定为处理器核对","则根据这些选择信号选中","利用地址总线生成选择信号","只要地址总线上的值在","只需要作为进入传输的判断条件,","只需要将外设","只需要查阅参数文档中","只需要满足","可以看到处理器核端的","同样以","名称","后能在下一个周期完成数据读写),","因为进入传输后,","因此","因此waterlight","因此一次读传输至少需要","因此对应的选择信号被置位无效.","因此当","因此所有外设的","因此说明","图中的","在","在上图中,","在后面","在后面的外设总线接口设计中,","在接下来的讲解中,","地址总线的值不处于","地址总线的值必定处于","基本写操作","基本写操作:","基本读操作","基本读操作:","处理器核的特性,","处理器核通过地址编码访问外设,","外设为例,","外设返回的读数据","如下图","如下图.","如下图所示,","如下图所示.","对于","对于每个外设,","对于的选择信号(hsel_ramcode)需要对","对应的选择信号","对应的选择信号(hsel_waterlight)需要对","对应的选择信号为","对所有外设返回的读取数据(hrdata)","将会被置位有效;","就需要用到总线扩展模块,","并不能进入传输,","并且","并依此控制hreadyout","当","总共需要经历两个阶段:","总线发出的任何一次总线操作,","总线扩展","总线扩展模块主要由两部分组成:","总线扩展模块结构图","总线接口的情况下,","总线是流水线结构,","总线流水","所有的","所有的外设在处理器核看来都是","所需要的宽度是不同的.","接口与","接口相连接,","接口都能在两个周期内完成读写(即判断出","描述","提出总线操作.","提起的一次总线操作,","支持的总线传输","放出地址后直接进入","数据宽度00","文档中提供了","文档中详细介绍了总线的信号描述、传输类型与时序,","无异，最终实现如下图所示的流水线传输.","无操作01","既作为进入传输的判断条件(在hready为‘0’时不会开始下一个传输),","时(例如0x4000),","时,","时不会退出当前传输).","时读取数据总线","最低为恒为","有助于简化设计.","本实验将会在此文档的基础上精简设计,","本实验已经编写好如下图所示的总线扩展模块.","本实验所搭建的","来源","核发出的写数据","根据","根据以上分析,","模块中添加对应的译码模块生成选择信号即可.","正如前面所说,","此页面修订于","每一个外设在","每增加一个外设,","生成对应的外设的选择信号,","由于","由于其地址编码为0x00000000","的","的作用则是通过每个外设的选择信号,","的作用是对地址总线进行译码,","的地址编码为","的地址编码区域,","的地址编码区域中,","的地址阶段,","的地址阶段.","的总线操作,","的数据,","的数据阶段,","的第一个周期时,","的高","直到","相同方式共享","端会把","端口的数据来自于当前总线操作的目标外设.","等信号进入传输状态后,","简化相关模块的设计.","类似基本读操作,","类型","类型传输即可,","结构,","署名","而","而在第二个周期时,","而言,","而言与图中","背景知识介绍","自行控制传输结束的时间,","至此传输完成.","若","虽然处理器核的代码不具可读性,","虽然对于一次传输至少需要两个","许可协议发布","访问这块区域就是访问对应的外设.","读)","读写选择(1","输出.","返回的","返回的数据,","这也是简化设计的一个体现.","进行译码.","进行译码;","那么","那么slave","那么只要地址总线","那么在","那么处理器核通过","那么所有外设的选择信号中只有","部分信号说明","都认为是处理器核在向","采用知识共享","需要从外设读取数据时,","需要注意的是,","非商业性使用"],"lab3/data_storage.html":["\"ahblite_decoder.v\"","$readmemh(\"g:/your/path/code.hex\",mem);","(haddr[31:16]","(port",",","/***********************************/","/************************/","/*insert","/*ramdata","//0x20000000","0,","0x2000","0x20000000","0x2000ffff","1'b0;","1)","1,","11","13:37:01","16","16'h2000)","1’b0;","2021","21","3.0","512kb",":","=","==","?","assign","begin","block","block_ram.v","chip","code","code.hex","decod","design","enabl","end","gpio","initi","intellig","lab.","map","memori","p1","p1_hsel","paramet","parameter*/","port1_en","ram","ramcod","ramdata","readmemh","soc","system","there*/","uestc","中","中国大陆","以及添加了","会通过堆栈和出栈的方式保存和恢复跳转前的执行状况.","位为","使得编译器能够找到","使用寄存器存储数据显然是不现实的,","修改硬件代码添加数据存储器","函数,","分配了一个","则decod","初始化到程序ram中.","即在","参考实验二添加","只要地址总线的高","因为对于一次总线操作,","因此,","在","在一个能够执行复杂程序的系统中,","在实验一中,","在程序跳转和异常处理的过程中,","在译码部分插入","在顶层模块中已经添加好","外设的","它能执行指令和利用内部的寄存器存储数据.","将keil编译生成的机器码,","必须拥有数据存储器.","总线接口以及对应的","总线接口接入总线扩展模块中预留的","我们借助于","我们在地址","我们就完成了","我们就进行外设","我们构建了有处理器内核和指令存储器的","接下来,","接口.","推荐地址分配,","改为","数据存储器","数据存储器不仅用来运算的数据,","数据存储器对于","数据存储器特定的一段地址空间会被编译器分配为栈存储空间,","文件.","文件中修改初始化函数中的文件路径,","有之前介绍的知识可以知道,","本章实现的soc","根据存储系统章节所述的","此页面修订于","步骤.","的ramdata.所以","的介绍,","的总线编码为","的译码器代码.","相同方式共享","端口参数将其使能.","第一步,","第三步,","第二步,","系统的仿真.","系统非常重要.","署名","至此,","认为这是一次对数据存储器的操作,","许可协议发布","还在程序跳转、异常处理的过程中发挥重要作用.","进而生成数据存储器总线选择信号.","部分的修改,","采用知识共享","需要完成将ramdata","非商业性使用"],"lab3/GPIO.html":["\"/task2/project0/keil/startup_cmsdk_cm0.s\"","\"ahblite_decoder.v\"","\"cortexm0_soc.v\"","\"cortexm0_soc/task2/project0/rtl/gpio.v\"","##clk","##debugg","##iopin","##rstn","#1","(/*port","(clk),","(cpuresetn),","(haddr[31:4]","(haddr_p1),","(haddr_p4),","(hprot_p1),","(hprot_p4),","(hrdata_p1),","(hrdata_p4),","(hready_p1),","(hready_p4),","(hreadyout_p1),","(hreadyout_p4),","(hresp_p1),","(hresp_p4),","(hsel_p1),","(hsel_p4),","(hsize_p1),","(hsize_p4),","(htrans_p1),","(htrans_p4),","(hwdata_p1),","(hwdata_p4),","(hwrite_p1),","(hwrite_p4),","(idata)","(odata),","(outen),","(ramdata_raddr),","(ramdata_rdata),","(ramdata_waddr),","(ramdata_wdata),","(ramdata_write)","*/",",",".",".bram_rdaddr",".bram_rdata",".bram_wdata",".bram_wraddr",".bram_writ",".haddr",".hclk",".hprot",".hrdata",".hreadi",".hreadyout",".hresetn",".hresp",".hsel",".hsize",".htran",".hwdata",".hwrite",".idata",".odata",".outen","/*","/***********************************/","/**********************************/","/************************/","/*gpio","/*insert","//0x40000020","//0x40000024","//0x40000028","0,","0x00000080,","0x01","0x4000002","0x40000024","0x40000028","1","1'd0;","1*/),","1,","11","13:37:01","16","1s","1’b0;","2","2021","21","28","28'h4000002)","3","3.0","30","38","4","4)","4*/),","8",":",";",";;;;;;;;;;;;;;;;;;;;;;",";gpio",";gpio_0",";gpio_1",";gpio_2",";gpio_3",";gpio_4",";gpio_5",";gpio_6",";gpio_7",";interv",";read",";set",";store","=","=0x00","=0x01","=0x02","=0x04","=0x08","=0x10","=0x20","=0x40","=0x80","==","?","[get_net","[get_port","[r2]","[r3]","[r4]","adc","add","assign","b","bl","bne","bx","chip","clk]","clock_dedicated_rout","cmp","cnt","code","connect","d4","data","decod","delay","design","enabl","fals","finish","fpga","fpga开发板中验证中得到检验.","function","gnd","gpio","gpio(port","gpio),","gpio7","gpio[0:6]","gpio外设实现流水灯","gpio模块","h12","h14","idata","initi","input","input/output,","intellig","interconnect","iostandard","irq","keil","lab.","ldr","led","led0","led6","lr","lvcmos33","mo","modelsim","mov","n6","odata","out","outen","output","p1","p1、p4","p4","p4_hsel","p9","package_pin","paramet","parameter*/","pc","port","port4_en","purpos","r0","r0,=0x10","r0,r1","r1","r1,","r1,r1,#1","r2","r3","r4","r5","r5,","r6,","r7","r8","ramcod","ramdata","rstn]","set","set_properti","soc","str","sw1","swclk]","swdio]","system","t3","t4","t5","t8","t9","there*/","uestc","valu","vdd","verilog","vivado","{iopin[0]}]","{iopin[1]}]","{iopin[2]}]","{iopin[3]}]","{iopin[4]}]","{iopin[5]}]","{iopin[6]}]","{iopin[7]}]","、第","一个是","上,","上.","上拉输入:","下拉输入:","下面分别介绍一下它们的用途:","个","个控制字,","个灯点亮之后,","中","中.","中例化完成,","中国大陆","中断上,","中添加","为了方便仿真观察,","为输出模式;","介绍","从上面的示例代码中,","以单片机这一","以检验","以适应不同的应用场景.","仿真","位为","使其连接到电源","使流水灯模式转换时间保持在","依次点亮.","允许","其值是","其特点是具有输出/输入逻辑电平的功能.","其特点是既可以输入电流也可以输出电流.","其程序流程如下:","再次跳转到第","几乎所有的单片机都具有","分配到开发的","则","单片机作为工业设备的控制核心,","参考实验二添加","另一个是","只要地址总线的高","只需要将其总线接口的连线部分补充完毕,","可以理解为","可以理解为三极管集极输出电路,","可以看到每个一段时间,","同时为了验证输入功能将gpio7","同理,","后返回实现delay功能.","向","因为对于一次总线操作,","因此,","因此暂时不必对","在","在一些单片机中,","在之前的内容中,","在做数字设计时,","在单步调试到下图所示的","在市场上商用的单片机中,","在接下来的上板调试时,","在无信号输入的情况下输入状态是低电平.","在无信号输入的情况下输入状态是高电平.","在无信号输入的情况输入状态的电平是不确定的.","在汇编文件中补充代码段,","在译码部分插入","在进行调试之前,","在顶层模块中已经添加好","外设,","外设和数据存储器以及它们的总线接口都已经在顶层模块","外设就如上图所示.","外设总线接口与总线扩展接口","外设的目的就是为了提高","大致可以分为:","如何用我们设计的","如果熟悉单片机的同学,","存储","存储计数器时间.","存储输入/输出模式控制寄存器地址,","实现往右流的流水灯功能,","实现正确的端口连接.","实验三设计的","寄存器中,","将","将之前编写的","将介绍如何将","将开发板的拨码开关","将数据存储器","将新编写的","将这些接口接到开发板的","就会知道,","就是上图所示的","就是信号输入的过程中会经过放大器、缓冲器等模拟电路,","就构成了左向流水灯.","工程,","工程中,","左右.","左移一位(即0x02)写入","并且使用软件编程控制它实现流水灯的功能.","并且利用","并且延迟一定时间;","开漏输出:","引脚输入的电平,","当前","往","往上拨,","往往具有几种不同输入/输出模式,","往往需要驱动不同的芯片,","总线接口与总线扩展接口","总线接口与数据存储器总线接口分别与总线扩展模块的","总线接口以及对应的硬件代码,","总线选择信号.","我们不能实现上述的那些模拟电路,","我们介绍了处理器通过总线给固定的地址写入一个字长数据,","我们先介绍处理器核心是如何让这些外设按照想要的方式工作.","我们可以看到读取到的值存储到","我们在代码的一开始还将","我们将延迟的间隔时间设置得非常小,","打开","按照实验一所述,","按照实验二讲述的方法连接调试器与","接下来,","接下来继续单步调试就能看到","接口,","接口.","接口模拟各个驱动芯片的通信时序以达到驱动各个外部芯片的功能.","接口能够避免没有特殊芯片的通信时序的尴尬.","接口还可以配置连接到处理器的","控制寄存器写入","推挽输出:","改为","文件","文件中,","文件添加进","文件添加进工程,","新建","无需自行设计.","是一种常用于处理器系统的外设接口,","最后一个是","本次实验实现的","本次实验给","根据上一节所述,","模块.","模块就包含了","模拟输入:","此页面修订于","步,","步.","步左右流水灯模式改变一次.","步骤.","段后,","汇编代码","浮空输入:","浮空输入、上拉输入、下拉输入、模拟输入、开漏输出、推挽输出和一些复用功能的输入/输出模式.","灯上,","点亮右边第一个灯并且延迟一定时间;","用于控制","用于表明","由于","的三个控制字分配地址空间如下:","的值,","的值决定了每","的值进行调整,","的地址为","的地址为0x40000020,","的存储","的引脚输出的电平,","的操作,","的译码器代码.","的输入功能,","的输入输出状态.","的输出都会左移一位,","相同方式共享","硬件代码","硬件调试","程序进入","端口参数将其使能.","端口实现流水灯功能,","端口拥有一个上拉电阻接到","端口拥有一个下拉电阻接到","端口既没有上拉电阻也没有下拉电阻,","端口连接,","端口连接.","符合实验现象.","第","第一步,","第二步,","管构成推挽结构输出,","系统中,","系统为例,","系统仿真和调试","系统外的电平信号触发中断.","系统的通用性.","约束到开关","综合布局布线后生成比特流文件并下载进","编写汇编程序,","编译并开始仿真,","署名","能够实现是一些选择不同输出模式开关控制信号和如下图所示","至","行代码,","表示","要实现这些不同状态的切换,","要输出高电平需要外接上拉电阻.","观察波形,","计数至","认为这是一次对","让流水灯流起来.","让编程人员通过处理器控制","许可协议发布","设计","设计人员不可能把每一种芯片的通信协议都制作成硬件的形式集成在","说到这里,","读取","调试是进行的单步调试,","调试结果如下图所示.","输入寄存器地址,","输入数据寄存器","输入的值为","输入的值时,","输入端口.","输出使能寄存器","输出寄存器的地址,","输出数据寄存器","输出端两个互补","这一功能可以在","这个数据用于控制总线外部硬件电路就被称为控制字.","这些芯片的通信协议各不相同,","这几不同的模式,","这里就涉及到了控制字的概念,","进而生成","进行调试,","连接.","通常用于内部集成的","通用输入/输出接口(gener","配置","配置成输入模式,","采用知识共享","重复第","集成到","需要在设计芯片的时候设计了不同的模拟电路进行配合.","需要在顶层模块中将","需要完成将流水灯总线接口接入总线扩展模块中预留的","需要注意的是,","需要重新修改","非商业性使用"],"lab3/WaterLight.html":["\"./rtl/waterlight.v\",","\"/task2/keil/startup_cmsdk_cm0.s\"","\"ahblite_decoder.v\"","\"cortexm0_soc.v\"","\"cortexm0_soc/test3/waterlight\"","##clk","##debugg","##led","##rstn","#1","#2","(/*port","(clk),","(cpuresetn),","(haddr[31:4]","(haddr_p1),","(haddr_p2),","(hprot_p1),","(hprot_p2),","(hrdata_p1),","(hrdata_p2),","(hready_p1),","(hready_p2),","(hreadyout_p1),","(hreadyout_p2),","(hresp_p1),","(hresp_p2),","(hsel_p1),","(hsel_p2),","(hsize_p1),","(hsize_p2),","(htrans_p1),","(htrans_p2),","(hwdata_p1),","(hwdata_p2),","(hwrite_p1),","(hwrite_p2),","(port","(ramdata_raddr),","(ramdata_rdata),","(ramdata_waddr),","(ramdata_wdata),","(ramdata_write)","(waterlight_mode),","(waterlight_speed)","*/",",",".",".bram_rdaddr",".bram_rdata",".bram_wdata",".bram_wraddr",".bram_writ",".haddr",".hclk",".hprot",".hrdata",".hreadi",".hreadyout",".hresetn",".hresp",".hsel",".hsize",".htran",".hwdata",".hwrite",".waterlight_mod",".waterlight_spe","/*","/***********************************/","/**********************************/","/************************/","/*insert","/*waterlight","//","//0x40000000","//0x40000004","0,","0x01","0x02","0x03","0x4000000","0x40000000","0x40000004","0x4000000f","1","1'b0;","1*/),","1,","10","11","13:37:01","16","1’b0;","2","2)","2*/),","2021","21","28","28'h4000000)","3.0","30","4","8'h00;end","8'h01","8'h02","8'h03","8bit",":",";",";;;;;;;;;;;;;;;;;;;;;;",";interv",";set",";waterlight","=","==","?","[get_net","[get_port","[r2]","always@(*)","assign","begin","bl","case(waterlight_mode)","chip","clk]","clock_dedicated_rout","cnt","code","connect","d4","dataram","decod","default","delay","design","enabl","end","endcas","fals","finish","fpga","function","gpio","h12","h14","initi","intellig","interconnect","iostandard","keil","lab.","led","ledclk]","lvcmos33","map","memori","mode","mode1;end","mode2;end","mode3;end","model","modelsim","mov","mux","n6","output","p1","p1、p2","p2","p2_hsel","p9","package_pin","paramet","parameter*/","pc","port","port2_en","r0","r0,","r1","r1,","r2","r4","r4存储计数器时间.当流水灯切换到当前模式后,","r7","r8","ramcod","ramdata","right","rstn]","set_properti","soc","speed","str","swclk]","swdio]","system","t2","t3","t4","t5","t9","there*/","uestc","verilog","vivado","waterlight","waterlight_mod","waterlight_spe","{led[0]}]","{led[1]}]","{led[2]}]","{led[3]}]","{led[4]}]","{led[5]}]","{led[6]}]","{led[7]}]","一个为","上的","上面的代码就是根据","中","中.","中例化完成,","中国大陆","中添加","为了方便仿真观察,","仿真","位为","使流水灯模式转换时间保持在","依次右移,","依次左移,","先打开","全灭模式:","其有一个致命的缺点,","则decod","利用","功能.","另一个为","只要地址总线的高","只需要将其总线接口的连线部分补充完毕,","可以看到流水灯速度正确设置,","右移模式:","同一时间点亮一个灯,","后返回实现","向","和实验一添加","因为对于一次总线操作,","因此暂时不必对","在","在上一节中,","在接下来的上板调试时,","在此之前,","在汇编文件中补充","在译码部分插入流水灯的译码器代码.","在顶层模块中已经添加好流水灯总线接口以及对应的硬件代码,","地址为","处理器只需要控制延迟信息和流水灯端口的输出模式,","如上图所示.","如下所示:","存储模式转换计数器地址,","存储流水灯模式,","存储流水灯模式寄存器地址,","完成","实现正确的端口连接.","对应的硬件按照这两个控制信息来执行相应的输出,","对应输入为","将","将之前编写的","将数据存储器","将新编写的","将流水灯","就是处理器需要全程参与控制的过程,","工程,","工程中,","左右.","左移模式:","当前","循环往复.","总线接口与总线扩展接口","我们使用硬件来延迟和控制输出,","我们将流水灯模式转换间隔时间设置得非常小,","我们就完善好了所有","我们提到了使用","我们规定,","我们需要参考完成之前添加","所有灯同时闪烁,","所有灯都不亮;","所需要的相关步骤.","打开","按照之前所说的硬件流水灯的4种模式,","按照实验一所述,","按照第一节讲述的方法连接调试器与","接下来,","接口.","控制字,","改为","文件中,","文件添加进","文件添加进工程,","新建","本次的代码都在","本章节的实验完成了.","查看调试结果.","根据之前所述的","此页面修订于","步左右流水灯模式改变一次.","段,","段后,","段开始计时,","汇编代码","汇编代码修改完成后,","流水灯和数据存储器以及它们的总线接口都已经在顶层模块","流水灯模式保持不变知道计数器计时完成,","流水灯模式在周期性地改变.","流水灯模式控制寄存器","流水灯模式改变,","流水灯速度控制寄存器","灯,","灯添加进管脚约束,","点击编译,","照实验一所述,","用于控制流水灯的流水速度,","用于控制硬件流水灯","由于调试是进行的单步调试,","的","的值,","的值决定了每","的值进行调整,","的总线编码为","的步骤.","的硬件代码.","的调试界面也能看到各个寄存器正确的赋值,","目录下,","相同方式共享","硬件代码","硬件流水灯","硬件流水灯介绍","硬件流水灯包括两个控制字,","硬件流水灯结构","硬件调试","种模式.","种输出模式.","程序跳转至","程序返回,","程序进入","端口参数将其使能.","端口实现流水灯,","端口连接,","端口连接.","第一步,","第三步,","第二步,","系统仿真与调试","综合布局布线后生成比特流文件并下载进","编写汇编程序,","编译并开始仿真,","署名","能提高处理器的代码执行效率.","能看到其跟随程序的运行做出对应的反应,","自动生成目标文件.","至此,","补全输出代码,","观察","观察波形,","计数至","认为这是一次对流水灯的操作,","让流水灯流起来.","许可协议发布","输出对应的","这使得处理器的执行效率非常低.","这就是我们本节设计的硬件流水灯,","这就解放了处理器,","进而生成流水灯总线选择信号.","进行调试,","连接.","那我们可不可以将延迟和移位的功能交给硬件执行呢?","采用知识共享","闪烁模式:","需要在顶层模块中将流水灯总线接口与数据存储器总线接口分别与总线扩展模块的","需要完成将流水灯总线接口接入总线扩展模块中预留的","需要注意的是,","需要重新修改","非商业性使用"],"lab3/conclusion.html":["11","13:37:01","2021","21","3.0","chip","design","gpio","intellig","lab.","soc","system","uestc","专用性就来自于流水灯硬件只干流水灯一件事情,","两种不同的方式实现流水灯就体现了我们常说的软硬件结合.","中国大陆","但是软件的灵活性更强,","其特点在于其通用性,","其缺点也很明显,","其缺点就是硬件流水灯系统的输出模式是固定的,","可以设计硬件替代软件的部分工作,","同样的,","因此通用对于实现流水灯功能,","在不满足应用需求时,","在对于效率要求高的场景,","处理器只能做流水灯这一件事.","处理器只需要控制其该怎么去干流水灯这件事情就可以了,","处理器的执行效率太低,","实现更高的效率.","对于用户来说,","平台.","当然,","当硬件流水灯外设没有应用场景需要的流水灯模式时,","本章小结","本章用两种不同的方式实现了流水灯外设,","此页面修订于","用于硬件流水灯的","用户只能更","的方式满足需求.","相同方式共享","硬件流水灯的特点在于其专用性,","程序员还可以通过软件编程配合","端口加上处理器的配合实现流水灯,","系统的效率就比软件实现流水灯的处理器系统高.","署名","许可协议发布","软件的执行效率是没有专用硬件高的,","通用性就来自于软件程序的灵活性,","那么,","采用知识共享","非商业性使用"],"lab4/introduction.html":[".","11","13:37:01","16","2021","21","3.0","4","armv6","c","chip","cortex","cpu","design","intellig","irq","lab.","lab4:","m","m0","pc","r0,r1,r2,r3,r12,lr,pc,xpsr","soc","system","uestc","个按键,","个按键实现更加复杂的终端控制功能.","中国大陆","中断.","中断处理函数执行完成后,","中断处理过程如下:","利用开发板上面的矩阵键盘最下方的","利用链接寄存器返回,","在之前的内容,","在本章扩展部分,","如下图所示;","如何召唤\"沉睡的软件\"","寄存器入栈","寄存器入栈,","寄存器出栈,","将","将介绍如何利用矩阵键盘的全部","异常中断向量表","异常中断向量表如下图所示.","我们介绍了","接收到中断信号(irq、nmi、systick等等);","控制硬件流水灯以不同模式运行.","本次实验的soc","本章以键盘模块实验为基础,","本章实现如下图所示的","架构参考手册以及","根据","根据中断信号查找中断向量表(对应汇编启动代码中的__vector段),","此页面修订于","然后处理器在中断服务程序中,","现在我们简述中断的处理过程.","用户手册,","的","的中断处理以及使用","相关的异常与中断的处理过程.","相同方式共享","署名","讲解","许可协议发布","语言高效地编程.","跳转.","跳转至中断处理函数;","通过上升沿触发","采用知识共享","非商业性使用"],"lab4/keyboards.html":["11","13:37:01","2021","21","3.0","chip","design","intellig","lab.","system","uestc","中国大陆","此页面修订于","相同方式共享","矩阵键盘原理","署名","许可协议发布","采用知识共享","非商业性使用"],"lab4/keyboards_waterlight.html":["11","13:37:01","2021","21","3.0","chip","design","intellig","lab.","system","uestc","中国大陆","使用矩阵键盘4个按键控制流水灯模式","此页面修订于","相同方式共享","署名","许可协议发布","采用知识共享","非商业性使用"],"lab4/keyboards_led.html":["11","13:37:01","2021","21","3.0","chip","design","intellig","lab.","system","uestc","中国大陆","使用矩阵键盘控制数码管显示","此页面修订于","相同方式共享","署名","许可协议发布","采用知识共享","非商业性使用"],"lab4/conclusion.html":["11","13:37:01","2021","21","3.0","chip","design","intellig","lab.","system","uestc","中国大陆","本章小结","此页面修订于","相同方式共享","署名","许可协议发布","采用知识共享","非商业性使用"],"verilog/introduction.html":["11","13:58:29","2021","26","3.0","chip","design","hdl","intellig","lab.","system","uestc","verilog","vhdl","中国大陆","从而更好的完成本节课的实验.","或者是使用的","故本章主要目的是帮助同学们熟悉","此页面修订于","由于本实验的硬件设计部分使用","相同方式共享","硬件描述语言,","编写,","署名","考虑到很多同学之前并没有接触过","许可协议发布","语言进行设计,","采用知识共享","附录","非商业性使用"],"verilog/grammar.html":["!==","%","&","&&、||、！","&b的含义为","&、|、~","'h16.","(((b[0]","(hardwar","(posedg","(全等)","+","+、",",",",1b'1,",",while",".","/","0","0/1,","0001,","0101","03","1","1'b0,","1'b1},","1,","1.","1/0.","10","10'd32;","10,","1000.","1001","11","1100","12","16","1:","2,","2.","2021","22","22,","23:57:52","2;","3","3'b101}","3.","3.0","32","32'h16等价.","32,","4","4'b1001","4'd10;","4'h01","4'ha1","5","8'b00010110或8'b0001_0110;","8'd22;","8'h16;","8'o26.","8,","8进制表示为",":","=","==","==\\=","=、!==(不全等)、",">",">(右移)",">>","?","[1:0]","a,","a.","alway","assign","b","b,","b[0],","b[1])","b[1],","b[2])","b[2],","b[3:0],","b[3])","b[3],","c","case","chip","clk)","d","data","data_width","descript","design","esl","for,","function","h","hdl","hdl基本语法","in0.","in0;","in1","in1,","integer:","intellig","lab.","language),","n","net","net;","net型","o","out","paramet","process","question使用条件运算符时,","reg","reg:","sel","system","tri:","uestc","variable型","verilog","verilog基本语法","vhdl","w","w,","wire","wire:","wire变量","wire型变量","x,","x.","y","y>","z","{","{4{w}}","{a,","{w,w,w,w},","{信号","|","}","~&","……","、","、!","、*、/、%","、^","、^(异或)","、~^(同或)","、~^、","一定要使用阻塞赋值,","一般来说,","下一条语句和当前语句的执行时同时进行的,","下一条语句执行前,","下面举一个例子","不要在设计过程中使用它们,","不要用执行软件的思路来理解学习","与","且只能赋值一次.","中","中国大陆","中的","为","为逻辑假.","举例,","之类,","二进制整数","仍然拿整数","代码.","代表右移的位数;","代表要进行右移的操作数,","但是它只能驱动","但是输入端口本身只能是","但是输出端口只能驱动","但是需要注意的是,","位宽","位宽定义为","位的变量,","位的寄存器,","作为赋值符.","作为赋值符;","作用是将多位变量的每一位进行逻辑运算.","你很敏锐,","使用方法为","使用时与","使用移位运算符时,","例如","例如,","例如:","例如下面这个式子:","例如定义一个","例如定义整个模块中数据位宽为","例如想要表示整数","例如给位宽为","信号","信号2","八进制整数","关系运算符","则","则为","则为assign","则可以表示为","则整个运算的结果也为不确定的","则用二进制表示为","区别在于在","十六进制整数","十进制整数","参数","变量,","变量定义的方法为","变量类型","变量赋值","另外,","可以为","可以使用","可以使用非阻塞赋值吗?","可以增强可读性","可以直接使用","同样的,","否则为","命名为","和","在功能上运算符是和","在进行算数运算时,","型.","型;","型变量赋值,","声明,","如","如一个四位的变量","如果操作数中存在","定义参数时,","实现的是多路复用器,","对于一个模块来说,输入端口可以由","对于上图这个模块来说,","左移同理.","常数.","常用于","常用语句","常量","常量类型","当使用","当前语句一定会执行完成,","必须是","或","或者","所以","所以一般来说,","拼接运算符","拼接运算符可以将变量任意组合后输出给另一个变量.","指出了我们学习","按位运算符","按位运算符要求对两个操作数的相应位数逐位进行计算,","描述.","描述了当","描述时序逻辑电路时,","整数","整数.","整数的表述方法一般有以下几种:","方法,","方法.","是一个","是外部输入给模块的,","是没有区别的,","是硬件描述语言,","条件","条件运算符","条件运算符中的","来填补.","来说,","某一个操作数有不确定的值","模块内部定义的","此页面修订于","求余数,","特例是如果有一个输入为未知","用","用十进制表示为","用法:","用法为","的","的关键:","的时候,","的某几位,","的某几位}","相同方式共享","相等运算符","相等运算符中的","硬件描述.","移位产生的空位用","移位运算符","等价,","等同于","等等.","算数运算符","算术运算符中,","类型,","类型.","结果为","结果的符号位采用模运算符中第一个操作数的符号.","结果要略去小数部分,只取整数部分;","缩位运算符","缩位运算符作用于一个多位的变量,","署名","而","而不管什么数值.","而对于模块内部定义的输入端口","若","表示","表示一般的连接线","表示电路连接是三态类型的,","表达式","表达式和操作数表达式由操作符和操作数构成，其目的是根据操作符的意义得到一个计算结果。表达式可以在出现数值的任何地方使用。操作数可以是任意的数据类型，只是某些特定的语法结构要求使用特定类型的操作数。操作数可以为常数，整数，实数，线网，寄存器，时间，位选，域选，存储器及函数调用等。","表达式的判别,","要么为假.","要时刻牢记,","许可协议发布","语句","语句,","语句.","语句中描述上升沿时,","语句几乎等同于","语句和","语句时,","语句用于给","语言一模一样?是的,","语言类似的,","请不要整活也许你还看到了其他的一些语句,","诸如","赋值","赋值和电路的关系描述组合逻辑电路时,","输入","输出端口则可以是","输出端口来说,","运算符","运算符对应与门,","运算符对应加法器,","这个位置必须是常量表达式.","这些语句只是用来仿真的.","这会导致无法综合,","这其中每种运算符实际上都与电路对应.","这样定义整数时,","这样表示默认位宽为32位.","这里着重介绍","进制,","进制为","进制表示为","进行乘法/除法运算时,","进行取模运算时,","通常用于描述整数参数.","逻辑运算中,","逻辑运算的结果要么为真,","逻辑运算符","逻辑运算符只区分真假,","那么操作数必须完全相同结果才为","那么结果也是","都表示逻辑真;","采用知识共享","阻塞赋值","阻塞赋值为顺序赋值,","阻塞赋值使用","阻塞赋值和非阻塞赋值均可使用.","需要使用关键字","需要使用阻塞赋值,","需要使用非阻塞赋值.","需要注意","非商业性使用","非阻塞赋值","非阻塞赋值为并行赋值,","非阻塞赋值使用","驱动,","默认位宽为","默认位宽为32位.","默认是无符号数","默认进制为10,"],"verilog/enable_signal.html":["\"同时\"","\"灯,","*","+","01","111110,","14","2022","22:20:17","3.0","6","8","chip","cpu","design","dig","dig1","intellig","lab.","led","signal),","system","uestc","一位数码管有","一共有六个数码管,","上图为六位七段数码管的引脚图,","不是应该有","个引脚,","个引脚吗?","个数字呢?事实上,","中国大陆","为什么需要使能信号?","什么是使能信号?","低电平点亮.","使能信号","使能信号(enabl","使能信号在这里用于确定被选择的存储器能否进行工作.","使能信号在这里起到的作用就显而易见了.","使能信号的用途非常广泛,","使能信号还有什么作用?","例如我们给","六位数码管的使能信号有些同学可能看到数码管的引脚图会感到困惑,","六位数码管的段选信号是连在一起的,","其中","其余的数码管熄灭.","其实是利用视觉暂留效果做到的.","其核心的一点就是使能信号控制了芯片的功能是否能被正常的启用.","则是第六位数码管点亮,","发出的地址,","只要","只要速度合适,","可以看作是六位数码管的使能信号.","在人眼中就相当于六位数码管同时显示不同的数字.","在同一时刻只能显示相同的数字.","在数码管显示中,","在本次实验中,","在这儿模块中,","如果想要对不同的存储器写入数据,","如果我们想让六个数码管同时显示的话,","如果点亮所有数码管,","存储器的使能信号在lab3:","存储器的使能如果有效,","对应的数码管就不会点亮,","就是控制某个电路/芯片开启的信号.","并在不同的时间给出不同的段选信号,","应该怎么做呢?由于所有的存储器都共用一条数据总线,","引脚的电平为高,","当我们想要写或者读存储器的数据时,","怎么实现同时显示","总线就可以对其进行读写了.","我们不可能同时对不同的存储器写入不同的数据.","我们以本次实验中开发板上的七段数码管显示模块为例,","我们却只有一条数据总线.","我们只有一条数据总线.","我们只有公用的一组段选信号,","我们将会更多的见到使能信号的作用.","我们来看另外一个例子.","我们看到的六位数码管","我们需要借助于总线译码器,","我们需要用到两个存储器.","所以","所以,","所以我们需要通过使能信号来选择哪一位数码管输出什么数据.","接下来,","数码管动态显示的更多资料了解更多:[走近fpga]之数码管动态显示","显示六个不同的数字,","来了解一下使能信号在具体模块中的用法.","构成,","根据","此时,","此页面修订于","段","流水灯的几种点法实验中,","然而,","用来控制这六位数码管的亮灭,","由于我们同一时间只能输出一个数据,","电路图","电路图上只有","相同方式共享","确定我们要对哪一个存储器进行操作,","等灯\"","等灯,","署名","而在本例中,","许可协议发布","赋值","还是来看六位数码管显示这个例子.","这是个有点类似于数码管显示的问题.","通过轮流点亮数码管,","采用知识共享","除了可以作为计算机系统中的存储芯片选通信号和作为显示系统中的控制信号外,","非商业性使用","顾名思义,","高电平熄灭,"],"verilog/decoder.html":["\"灯,","&b","&b&","&b&c;","&b&~c;","&c;","&~b&c","&~b&c;","&~b&~c","&~b&~c;","(*)begin","(haddr[31:16]","(haddr[31:4]","(也就是指令存储器)的使能信号赋给片选信号,",")",");","0","01","0x0000","0x00000000","0x000000ff,","0x20000000","0x2000ffff,","0x4000000.","0x40000000","0x4000000f.","0x40000020,","0x40000024","0x40000028,","0xf),","0xffff,","1","1'b0;","1'b1;","1'bl;","14","16","16'h0000)","16'h2000)","16bit","2022","22:20:17","28'h4000000)","28'h4000002)","28bit","3","3'd0:","3'd1:","3'd2:","3'd3:","3'd4:","3'd5:","3'd6:","3'd7:","3.0","8","8\"","8'b00000001;","8'b00000010;","8'b00000100;","8'b00001000;","8'b00010000;","8'b00100000;","8'b01000000;","8'b0;","8'b10000000;",":",";","=","==","=a","?","[0])","[2:0]","[2])","[7:0]","a,","a[0])","alway","always(*)","always@","assign","b","b,c,","begin","bxxxxxxxx","c","case","case(a)","chip","dec38case(","decoder38if(","decoder3t8(","default:","design","end","endcas","endmodul","gpio","hdl基本语法中,","if(","if(a","if(a[0])","if(a[1])","input","input[2:0]","intellig","lab.","master","modul","output","p0_hsel","p1_hsel","p3_hsel","p4_hsel","port0_en","port1_en","port3_en","port4_en","reg","soc","soc想要访问多个外设的时候也是如此.","system","uestc","verilog","y","y0","y1","y1=~a","y2","y2,","y2=","y3","y3,","y3=","y4","y4,","y4=a","y5","y5,y6,","y5=a","y6","y7","y=","y[0]=","y[1]=","y[2]=","y[3]=","y[4]=","y[5]","y[6]","y[7]","yl,","yo,","~a","~c;","上图是lab3:","上面的四行代码展示了本次实验中的总线译码器的设计方法.","上面这部分代码通过利用","中国大陆","为","之前提到的几种译码器的描述方式均不是很适合本实验的译码器设计.","之后生成对应外设的选择信号(这个过程相当于拨通了电话).","之后的代码也是同理.","也可以实现译码器.","什么是总线译码器?","仍然以","从地址上我们可以看到,","代码.","代表总线现在对指令存储器进行操作.","以一个常见的","会很繁琐.","但是需要注意,","位为16'h0000,","你只能继续打电话给下一个朋友.","你可以直接使用","你可以直接使用描述性的语言来编写译码器.","你想要和自己的朋友哭诉,","你的朋友并没有接你的电话,","使用","使用组合逻辑直接赋值","假如本实验难度太大,","分别为指令存储器(ramcode),","则处理器核就可以访问这个外设了.","则把","则需要确保地址线的高","利用","即可.","只要保证地址的高","可以写出对应的","可以直接得出输出的逻辑表达式.","可以看到,","同时避免了使用","同样实现一个了","后则为对应外设的使能端.","后的表达式中写需要访问的外设的地址,","和","在","在附录的第一部分verilog","如果你觉得","如果你觉得使用逻辑表达式输出很麻烦,","如果地址位的前","如果我们想要对指令存储器进行一次操作,","如果我们想要对流水灯进行操作,","如果此时使能有效,","如果译码器位数过多,","实验三soc结构图","对不同外设进行操作时,","当处理器核只有一个","总线接口时(相当于只有一部手机的时候),","总线译码器","总线译码器的主要作用是对地址总线上的地址信号进行译码,","我们以第一行代码为例,","我们先以一个例子来看本次实验需要怎样的译码器.","我们先列出它的真值表","我们可以使用条件运算符","我们可以看到,","我们此时就需要译码器(运营商)发挥作用.","我们讲到了条件运算符.","我们还是以","指令存储器的地址为","数据存储器(ramdata),","数据存储器的地址为","更加直观清晰.","有什么用?","本实验中总线译码器的描述方法","根据真值表,","此时并不代表处理器核已经可以访问这个外设了,","此页面修订于","流水灯的几种点法中实现的soc,","流水灯的地址为","生成选择信号后,","由于外设的有效地址长度不同(如指令存储器的有效长度为","的地址为","的总线上外挂了四个外设,","相同方式共享","等灯\"","等灯,","简单直观,","结果很遗憾,","署名","而流水灯的有效长度为0x0","许可协议发布","译码器.","译码器为例","译码器为例,","译码器的常见描述方法","语句","语句,","语句描述每一种情况的条件,","语句描述组合逻辑时容易出现的毛刺等问题.","语句描述输入输出之间的关系,","语句来编写译码器.","语句相比于使用","语句还是不够直观,","输入","输出","这时你需要一部手机和朋友的电话号,","这样描述译码器只使用了","这种方法只适用于简单的译码器,","进行译码.","通过输入输出口(gpio)以及流水灯(waterlight).","采用知识共享","需要判断对应外设的使能信号是否拉高(也就是你的朋友有没有挂你的电话),","非商业性使用"],"faq/introduction.html":["0~12","0~8","100","11","15:09:16","2021","26","3.0","b","b站录播,","c","chip","design","fpga","googl","hotmail.com)发邮件详细讨论.","intellig","keil","lab.","lab0","lab0~lab5,","lab1~lab4","modelsim","soc","system","uestc","vivado","“以赛促学”","一方面可能是之前的课程没有给你足够的训练,","上构建","不仅会让某些同学失去锻炼自己的机会,","不会有写好的讲义告诉你每一步该怎么做,","不愿意面对我们设置的挑战,","与思考题难度基本持平.我们强调,","中国大陆","为了更好地理解本课程实验,","之外,","也不会有人像助教一样耐心地解答你的各种疑问.","也会破坏课程的公平性.","也是学习解决问题的一种方法,","什么样的问题需要自己解决","介绍实验用到的工具,","但在学习实验的过程中建立对计算机系统的认识依然需要你投入大量的时间.","但如果你的提问没有体现出你的思考/尝试过程,","关于实验考试难度说明实验考试难度会略高于课程实验内容,","其中","分(课程总成绩为","分).","分.","到实践中去」.","前提是不违反学术诚信.","前置知识","努力了也难以完成实验","包括讲义和","即「从实践中来,","原型系统.","参加“集创赛”中的","另一方面可能是你的态度不够端正,","可以得到答案的问题","可以阅读我们的知乎专栏.","可能不会得到有用的回复,","和","回到正确的方向上,","因此我们建议你在学习本实验之前仍应该适当回顾","因此我们认为在软件操作上不会存在太大的障碍.","因此需要学习的工具仅是","在公开的地方分享你解决问题的思路,","在实习报名时选择","在实验考试中获得高分的途径只有一条:","在工作中,","在研究生阶段选择实验课程「片上系统设计与实现」","在选择本课程的后半学期选择挑战性课程「微处理器与片上系统设计」","基本已降低到简单难度,","大家需要携带个人电脑,","如何处理请自行脑补.","如果你在没有亲手做实验的前提下写出了实验报告,","如果你很强,","如果你独立思考并投入了很多时间依然无法正常完成实验,","如果你经过思考和不懈努力依然有无法解决的问题,","如果你认为现在的难度依然过高,","如果对这部分不熟悉,","如果我们认为你提出的意见对本实验的改进有重大意义,","实验也很复杂,","实验内容经过几次版本迭代以后,","实验考试时我们会给出比特流文件和挖空后的汇编程序,","对于不熟悉软件操作的同学,","导致努力的方向错了.","尽管我们已经尽最大的努力使得你能够获得更高效的训练,","希望大家和我们一起使这门课程变得更好.","常见问题","并且,","引导大家在","当然,","循序渐进,","我们会将你加入贡献名单中.","我们发现参与本课程学习的同学软件编程能力普遍较弱.","我们已经提供了足够的帮助,","我们鼓励你在私下帮助完成实验有困难的同学,","我想深入学习","我想要在公开的地方分享代码,","我觉得实验指导书写得不好","我觉得很难","或许你应该思考自己能否应付以后日渐困难的学习/工作.","所以,","抓住机会吧.","报告或者心得","报考智能化芯片与系统设计团队等从事","是一定会被发现的.","有可能是你在某些关键问题上理解出了偏差,","本实验需要用到的工具,","本门课程的助教经验丰富,","根据具体题目的要求补充汇编程序实现相应的功能.","根据完成情况获得","根据正确填空的数量获得","欢迎向助教或老师提问.","欢迎随时给实验指导书和网站的维护者(fengrui98","此页面修订于","由于多方面的客观原因,","相信问题能够迎刃而解.","相关的企业和实习岗位","相同方式共享","研究的科研团队的硕士/博士研究生","站视频自学","署名","而已.","自己看书或","讲义能回答的问题","许可协议发布","设计","语言编程.","请知悉.","课程实验分为","课程实验的构成","赛道相关杯赛,","软件的操作问题","这不仅仅是学习知识,","这属于违反学术诚信的行为,","这时候你应该主动找老师或者助教聊聊,","通过不断的练习掌握汇编程序设计以及软硬协同的相关技巧.","都应该在数字电路课程中学习过,","采用知识共享","除","随手","需要学习的工具很多,","需要提交实验报告,","需要有数字电路和硬件描述语言的基础.","非商业性使用","顺带一提的是,"],"about/introduction.html":["11","15","16:30:15","1866,","2009","2018","2019","2020","2021","2022","3.0","94042,","arm","box","ca","chip","commons,","cortex","creativ","design","fpga","gitbook","intellig","ip","lab.","m0","mountain","po","soc","system","uestc","usa.","view,","上构建","中国大陆","中国大陆许可协议进行许可.","于","以如何设计片上计算机系统为主线来组织课程.","使用与","关于本网页","刘红星,","包括专用加速器、接口电路、转换电路在内的单片化集成系统.","历届助教(按担任助教时间排序)赵天津:","原型系统.","原有的课程内容已不适宜于培养集成电路设计人才.","参与编写实验指导书,","参与编写实验指导书和网站建设,","参与网站建设,","参与课程实验的改进,","可访问这里,","在此感谢所有为本课程付出的老师和同学们.","在此表示感谢.","已签约平头哥半导体有限公司.何甜:","希望通过本实验的学习让同学们更好地理解和掌握「微处理器系统结构与嵌入式系统设计」讲授的内容.","年担任课程助教,","年改为现名,","年春季学期正式开出专门面向集成电路设计与集成系统专业同学的课程.","年电子科技大学示范性微电子学院独立组成了「微处理器系统结构与嵌入式系统设计」课程组,","并对课程内容进行了重大改革和升级.随着集成电路技术的高速发展,","应用与片上系统软硬件设计的高端设计人才为目标,","廖永波授课教师(排名不分先后):","开发了第一版课程实验,","或者写信到","整个实验分为工具使用、软件编程、处理器","本网页为电子科技大学示范性微电子学院为集成电路设计与集成系统专业同学开设的「微处理器系统结构与嵌入式系统设计」课程配套实验线上教学网站.该课程前身为「微型计算机原理与接口技术」,","本课程以培养熟练掌握微处理器","本课程配套实验主要讲授基于","本项目部分网页风格以及","本项目采用知识共享署名","构建、外围","此页面修订于","王刚,","现代集成电路已经演变成为以处理器为核心,","现就职于平头哥半导体有限公司.彭吉安:","现就职于平头哥半导体有限公司.明小满:","现就读于香港科技大学.王梓任:","现研一在读.","现研一在读.梁一凡:","现研一在读.江凯:","现研三在读,","现研二在读.刘丰瑞:","现研二在读.刘仰猛:","现研二在读.曹文旭:","相同方式共享","系列处理器软核ip如何在","署名","要查看该许可协议,","许可协议","许可协议发布","设计与集成、中断系统与人机接口等五个方面,","课程后于","课程组教师组长:","贡献名单","邓兴成,","部分插件的定制参考了南京大学ics课程实验主页,","采用知识共享","陈骏莲","非商业性使用","黄乐天副组长:"]},"length":37},"tokenStore":{"root":{"0":{"0":{"0":{"1":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"docs":{}},"docs":{}},"1":{"0":{"1":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"docs":{}},"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}},"3":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"6":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}},"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.009900990099009901},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/background.html":{"ref":"lab3/background.html","tf":0.005813953488372093},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.005660377358490566},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.14468085106382977}},"x":{"0":{"0":{"0":{"0":{"0":{"0":{"0":{"0":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.004962779156327543},"lab3/background.html":{"ref":"lab3/background.html","tf":0.005813953488372093},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}},"docs":{}},"4":{"docs":{},"c":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}},"8":{"0":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}},"docs":{}},"docs":{},"f":{"docs":{},"f":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}},"docs":{}},"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.005813953488372093},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.00425531914893617}},"f":{"docs":{},"f":{"docs":{},"f":{"docs":{},"f":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/background.html":{"ref":"lab3/background.html","tf":0.007751937984496124}},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}},"docs":{}},"docs":{}},"1":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},"2":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},"3":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}},"1":{"0":{"0":{"0":{"0":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.004962779156327543}}},"docs":{}},"docs":{}},"docs":{}},"1":{"2":{"2":{"3":{"3":{"4":{"4":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.006535947712418301}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{},"f":{"docs":{},"f":{"docs":{},"f":{"docs":{},"f":{"docs":{},"f":{"docs":{},"f":{"docs":{},"f":{"docs":{},".":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}},"2":{"0":{"0":{"0":{"0":{"0":{"0":{"0":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.012195121951219513},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}},"docs":{}},"docs":{}},"docs":{}},"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}},"f":{"docs":{},"f":{"docs":{},"f":{"docs":{},"f":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.018292682926829267}},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}},"docs":{}},"docs":{}},"docs":{}},"3":{"docs":{},"f":{"docs":{},"f":{"docs":{},"f":{"docs":{},"f":{"docs":{},"f":{"docs":{},"f":{"docs":{},"f":{"docs":{},"f":{"docs":{},".":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}},"4":{"0":{"0":{"0":{"0":{"0":{"0":{"0":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}},"4":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}},"f":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}},".":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},".":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"2":{"0":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"4":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}},"8":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"8":{"0":{"7":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}},"docs":{}},"docs":{},":":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}},"docs":{},"a":{"docs":{},":":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}},"c":{"docs":{},":":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}},"6":{"8":{"0":{"7":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}},"docs":{}},"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}},":":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}},"docs":{}},"docs":{},"f":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}},"f":{"docs":{},"f":{"docs":{},"f":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}},")":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}},"*":{"docs":{},"/":{"docs":{},")":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.037800687285223365}}}}}},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},"/":{"1":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"docs":{}},"~":{"1":{"2":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}},"docs":{}},"8":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}},"docs":{}}},"1":{"0":{"0":{"0":{"docs":{},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"1":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774}}},"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}},"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"'":{"docs":{},"d":{"3":{"2":{"docs":{},";":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"docs":{}},"docs":{}}},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"1":{"0":{"0":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"docs":{}},"1":{"1":{"1":{"0":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}},"docs":{}},"docs":{}},"docs":{}},"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506},"lab1/sec_4.html":{"ref":"lab1/sec_4.html","tf":0.047619047619047616},"lab1/sec_6.html":{"ref":"lab1/sec_6.html","tf":0.05},"lab1/sec_7.html":{"ref":"lab1/sec_7.html","tf":0.05},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372},"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105},"lab4/keyboards.html":{"ref":"lab4/keyboards.html","tf":0.05555555555555555},"lab4/keyboards_waterlight.html":{"ref":"lab4/keyboards_waterlight.html","tf":0.05555555555555555},"lab4/keyboards_led.html":{"ref":"lab4/keyboards_led.html","tf":0.05555555555555555},"lab4/conclusion.html":{"ref":"lab4/conclusion.html","tf":0.05555555555555555},"verilog/introduction.html":{"ref":"verilog/introduction.html","tf":0.030303030303030304},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}},"2":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"3":{"docs":{},":":{"3":{"6":{"docs":{},":":{"0":{"6":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}},"docs":{}},"docs":{}}},"7":{"docs":{},":":{"0":{"1":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105},"lab4/keyboards.html":{"ref":"lab4/keyboards.html","tf":0.05555555555555555},"lab4/keyboards_waterlight.html":{"ref":"lab4/keyboards_waterlight.html","tf":0.05555555555555555},"lab4/keyboards_led.html":{"ref":"lab4/keyboards_led.html","tf":0.05555555555555555},"lab4/conclusion.html":{"ref":"lab4/conclusion.html","tf":0.05555555555555555}}},"docs":{}},"docs":{}}},"docs":{}},"5":{"3":{"docs":{},":":{"4":{"1":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372}}},"docs":{}},"docs":{}}},"4":{"docs":{},":":{"0":{"0":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}},"docs":{}},"docs":{}}},"8":{"docs":{},":":{"2":{"9":{"docs":{"verilog/introduction.html":{"ref":"verilog/introduction.html","tf":0.030303030303030304}}},"docs":{}},"docs":{}}},"docs":{}},"docs":{}}},"4":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}},"为":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}},":":{"4":{"7":{"docs":{},":":{"5":{"4":{"docs":{"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655}}},"docs":{}},"docs":{}}},"docs":{}},"docs":{}}},"5":{"docs":{"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}},":":{"0":{"9":{"docs":{},":":{"1":{"6":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}},"docs":{}},"docs":{}}},"docs":{}},"1":{"2":{"docs":{},":":{"2":{"8":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}},"docs":{}},"4":{"7":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}},"docs":{}},"docs":{}}},"5":{"docs":{},":":{"1":{"8":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406}}},"docs":{}},"4":{"0":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818}}},"docs":{}},"docs":{}}},"docs":{}},"3":{"1":{"docs":{},":":{"0":{"5":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506},"lab1/sec_4.html":{"ref":"lab1/sec_4.html","tf":0.047619047619047616},"lab1/sec_6.html":{"ref":"lab1/sec_6.html","tf":0.05},"lab1/sec_7.html":{"ref":"lab1/sec_7.html","tf":0.05},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}},"docs":{}},"docs":{}}},"docs":{}},"docs":{}}},"6":{"docs":{"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}},"k":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}},":":{"2":{"3":{"docs":{},":":{"5":{"6":{"docs":{"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456}}},"docs":{}},"docs":{}}},"docs":{}},"3":{"0":{"docs":{},":":{"1":{"5":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}},"docs":{}},"docs":{}}},"docs":{}},"docs":{}},"'":{"docs":{},"h":{"0":{"0":{"0":{"0":{"docs":{},")":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"docs":{}},"docs":{}},"docs":{}},"2":{"0":{"0":{"0":{"docs":{},")":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}}},"b":{"docs":{},"i":{"docs":{},"t":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.007751937984496124},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}},"7":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}},"8":{"6":{"6":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}},"docs":{}},"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.00821917808219178}},"、":{"1":{"docs":{},"k":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}},"docs":{}}},"9":{"9":{"0":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.005305039787798408}}},"docs":{}},"docs":{},":":{"5":{"1":{"docs":{},":":{"1":{"7":{"docs":{"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304}}},"docs":{}},"docs":{}}},"docs":{}},"docs":{}}},"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.005479452054794521},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.003048780487804878},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.005660377358490566},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.0425531914893617}},"@":{"docs":{},"e":{"docs":{},"x":{"docs":{},"a":{"docs":{},"m":{"docs":{},"p":{"docs":{},"l":{"docs":{},"e":{"docs":{},".":{"docs":{},"c":{"docs":{},"o":{"docs":{},"m":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}}}}}}}},")":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}},"不":{"docs":{},"同":{"docs":{},"的":{"docs":{},"物":{"docs":{},"理":{"docs":{},"实":{"docs":{},"现":{"docs":{},"：":{"docs":{},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}},"与":{"docs":{},"仅":{"docs":{},"依":{"docs":{},"靠":{"docs":{},"软":{"docs":{},"件":{"docs":{},"仿":{"docs":{},"真":{"docs":{},"来":{"docs":{},"验":{"docs":{},"证":{"docs":{},"其":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"设":{"docs":{},"计":{"docs":{},"是":{"docs":{},"否":{"docs":{},"合":{"docs":{},"理":{"docs":{},"的":{"docs":{},"方":{"docs":{},"法":{"docs":{},"相":{"docs":{},"比":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}}}}}}}}}}}}}}},"c":{"docs":{},"l":{"docs":{},"b":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}},"(":{"docs":{},"与":{"docs":{},"相":{"docs":{},"邻":{"docs":{},"的":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}},"、":{"1":{"6":{"docs":{},"k":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}},"docs":{}},"8":{"docs":{},"k":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}},"docs":{}},".":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.006535947712418301},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"'":{"docs":{},"\"":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.004962779156327543}}}},"b":{"0":{"docs":{},";":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"lab3/background.html":{"ref":"lab3/background.html","tf":0.007751937984496124},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.00851063829787234}}},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"1":{"docs":{},"}":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},";":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.014893617021276596}}}},"docs":{},"l":{"docs":{},";":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}},"d":{"0":{"docs":{},";":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}},"docs":{}}},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.004962779156327543},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},":":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"’":{"docs":{},"b":{"0":{"docs":{},";":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}},"docs":{}}},"*":{"docs":{},"/":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.011178861788617886},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.015151515151515152}}}}}},"s":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"/":{"0":{"docs":{},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"docs":{}}},"2":{"0":{"0":{"0":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}},"5":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}},"9":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}},"docs":{}},"1":{"8":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}},".":{"2":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}},"3":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}},"docs":{}}},"9":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.024193548387096774}}},"docs":{}},"2":{"0":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.016129032258064516}}},"1":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506},"lab1/sec_4.html":{"ref":"lab1/sec_4.html","tf":0.047619047619047616},"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694},"lab1/sec_6.html":{"ref":"lab1/sec_6.html","tf":0.05},"lab1/sec_7.html":{"ref":"lab1/sec_7.html","tf":0.05},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372},"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105},"lab4/keyboards.html":{"ref":"lab4/keyboards.html","tf":0.05555555555555555},"lab4/keyboards_waterlight.html":{"ref":"lab4/keyboards_waterlight.html","tf":0.05555555555555555},"lab4/keyboards_led.html":{"ref":"lab4/keyboards_led.html","tf":0.05555555555555555},"lab4/conclusion.html":{"ref":"lab4/conclusion.html","tf":0.05555555555555555},"verilog/introduction.html":{"ref":"verilog/introduction.html","tf":0.030303030303030304},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.03225806451612903}},"/":{"1":{"1":{"docs":{},"/":{"1":{"5":{"docs":{},":":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}},"docs":{}},"docs":{}}},"docs":{}},"docs":{}}},"2":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085},"about/introduction.html":{"ref":"about/introduction.html","tf":0.024193548387096774}}},"docs":{}},"docs":{}},"1":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372},"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105},"lab4/keyboards.html":{"ref":"lab4/keyboards.html","tf":0.05555555555555555},"lab4/keyboards_waterlight.html":{"ref":"lab4/keyboards_waterlight.html","tf":0.05555555555555555},"lab4/keyboards_led.html":{"ref":"lab4/keyboards_led.html","tf":0.05555555555555555},"lab4/conclusion.html":{"ref":"lab4/conclusion.html","tf":0.05555555555555555}},":":{"5":{"6":{"docs":{},":":{"0":{"3":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}},"docs":{}},"docs":{}}},"docs":{}},"docs":{}}},"2":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},":":{"2":{"0":{"docs":{},":":{"1":{"7":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}},"docs":{}},"docs":{}}},"docs":{}},"docs":{}}},"3":{"docs":{},":":{"5":{"7":{"docs":{},":":{"5":{"2":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"docs":{}},"docs":{}}},"docs":{}},"docs":{}}},"5":{"5":{"docs":{},")":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}},"docs":{}},"6":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506},"lab1/sec_4.html":{"ref":"lab1/sec_4.html","tf":0.047619047619047616},"lab1/sec_6.html":{"ref":"lab1/sec_6.html","tf":0.05},"lab1/sec_7.html":{"ref":"lab1/sec_7.html","tf":0.05},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"verilog/introduction.html":{"ref":"verilog/introduction.html","tf":0.030303030303030304},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}},"8":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}},"b":{"docs":{},"i":{"docs":{},"t":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}},"'":{"docs":{},"h":{"4":{"0":{"0":{"0":{"0":{"0":{"0":{"docs":{},")":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"2":{"docs":{},")":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}}}},"9":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}},"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.003048780487804878},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}},"@":{"docs":{},"e":{"docs":{},"x":{"docs":{},"a":{"docs":{},"m":{"docs":{},"p":{"docs":{},"l":{"docs":{},"e":{"docs":{},".":{"docs":{},"c":{"docs":{},"o":{"docs":{},"m":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}}}}}}}},")":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.0125}}}}}},"触":{"docs":{},"发":{"docs":{},"器":{"docs":{},"资":{"docs":{},"源":{"docs":{},"丰":{"docs":{},"富":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}},"、":{"8":{"docs":{},"k":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}},"docs":{}},":":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}},"c":{"docs":{},"y":{"docs":{},"c":{"docs":{},"l":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}},"*":{"docs":{},"/":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.015151515151515152}}}}}},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774}}},";":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"3":{"0":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},"2":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.016339869281045753},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"k":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}},"b":{"docs":{},"i":{"docs":{},"t":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}},"'":{"docs":{},"h":{"1":{"6":{"docs":{},"等":{"docs":{},"价":{"docs":{},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}},"docs":{}},"docs":{}}},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"5":{"docs":{},"t":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}},"6":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.010958904109589041}},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}},"k":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}},"8":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.003875968992248062},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.00851063829787234}},".":{"0":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506},"lab1/sec_4.html":{"ref":"lab1/sec_4.html","tf":0.047619047619047616},"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694},"lab1/sec_6.html":{"ref":"lab1/sec_6.html","tf":0.05},"lab1/sec_7.html":{"ref":"lab1/sec_7.html","tf":0.05},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372},"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105},"lab4/keyboards.html":{"ref":"lab4/keyboards.html","tf":0.05555555555555555},"lab4/keyboards_waterlight.html":{"ref":"lab4/keyboards_waterlight.html","tf":0.05555555555555555},"lab4/keyboards_led.html":{"ref":"lab4/keyboards_led.html","tf":0.05555555555555555},"lab4/conclusion.html":{"ref":"lab4/conclusion.html","tf":0.05555555555555555},"verilog/introduction.html":{"ref":"verilog/introduction.html","tf":0.030303030303030304},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887},"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.016129032258064516}}},"2":{"docs":{},".":{"3":{"docs":{},")":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}},"4":{"docs":{},")":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}},"docs":{}}},"6":{"docs":{},")":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}},"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"@":{"docs":{},"e":{"docs":{},"x":{"docs":{},"a":{"docs":{},"m":{"docs":{},"p":{"docs":{},"l":{"docs":{},"e":{"docs":{},".":{"docs":{},"c":{"docs":{},"o":{"docs":{},"m":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}}}}}}}},")":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}},"控":{"docs":{},"制":{"docs":{},"输":{"docs":{},"入":{"docs":{},"在":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}},":":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}},"'":{"docs":{},"b":{"1":{"0":{"1":{"docs":{},"}":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"docs":{}},"docs":{}},"docs":{}},"d":{"0":{"docs":{},":":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"1":{"docs":{},":":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"2":{"docs":{},":":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"3":{"docs":{},":":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"4":{"docs":{},":":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"5":{"docs":{},":":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"6":{"docs":{},":":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"7":{"docs":{},":":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"docs":{}}}},"4":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.010958904109589041},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.009900990099009901},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774}},")":{"6":{"docs":{},"输":{"docs":{},"入":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}},"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}},"追":{"docs":{},"查":{"docs":{},"错":{"docs":{},"误":{"docs":{},"困":{"docs":{},"难":{"docs":{},"：":{"docs":{},"由":{"docs":{},"于":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}},"、":{"2":{"docs":{},"k":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}},"4":{"docs":{},"k":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}},"docs":{}},".":{"2":{"docs":{},")":{"docs":{},"如":{"docs":{},"果":{"docs":{},"你":{"docs":{},"对":{"docs":{},"自":{"docs":{},"己":{"docs":{},"不":{"docs":{},"够":{"docs":{},"自":{"docs":{},"信":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}},"docs":{"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}},"*":{"docs":{},"/":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.011178861788617886}}}}}},"'":{"docs":{},"b":{"1":{"0":{"0":{"1":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"d":{"1":{"0":{"docs":{},";":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"docs":{}},"docs":{}},"h":{"0":{"1":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"docs":{}},"docs":{},"a":{"1":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"docs":{}}}}},"5":{"1":{"2":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.005479452054794521}},"k":{"docs":{},"b":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}},"docs":{}},"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},")":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"配":{"docs":{},"置":{"docs":{},"时":{"docs":{},"间":{"docs":{},"长":{"docs":{},"：":{"docs":{},"对":{"docs":{},"于":{"docs":{},"以":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}},"专":{"docs":{},"用":{"docs":{},"进":{"docs":{},"位":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"可":{"docs":{},"有":{"docs":{},"效":{"docs":{},"实":{"docs":{},"现":{"docs":{},"算":{"docs":{},"术":{"docs":{},"功":{"docs":{},"能":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}}}}}}}}},"6":{"4":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}},"k":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}},"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.04878048780487805}},")":{"docs":{},"工":{"docs":{},"艺":{"docs":{},"、":{"docs":{},"电":{"docs":{},"压":{"docs":{},"、":{"docs":{},"温":{"docs":{},"度":{"docs":{},"差":{"docs":{},"异":{"docs":{},"：":{"docs":{},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}}}},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}},"7":{"2":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}},"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.021917808219178082}}},"8":{"0":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}},"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.005479452054794521},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.003048780487804878},"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.024390243902439025},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.00851063829787234}},"b":{"docs":{},"i":{"docs":{},"t":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"'":{"docs":{},"h":{"0":{"0":{"docs":{},";":{"docs":{},"e":{"docs":{},"n":{"docs":{},"d":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}},"1":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},"2":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},"3":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},"docs":{}},"1":{"6":{"docs":{},";":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"docs":{}},"docs":{}},"b":{"0":{"0":{"0":{"0":{"0":{"0":{"0":{"1":{"docs":{},";":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"docs":{}},"1":{"0":{"docs":{},";":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"docs":{}},"docs":{}},"1":{"0":{"0":{"docs":{},";":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"docs":{}},"docs":{}},"docs":{}},"1":{"0":{"0":{"0":{"docs":{},";":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"1":{"0":{"0":{"0":{"0":{"docs":{},";":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"docs":{}},"docs":{}},"1":{"1":{"0":{"docs":{},"或":{"8":{"docs":{},"'":{"docs":{},"b":{"0":{"0":{"0":{"1":{"docs":{},"_":{"0":{"1":{"1":{"0":{"docs":{},";":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}}}},"docs":{}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"1":{"0":{"0":{"0":{"0":{"0":{"docs":{},";":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"1":{"0":{"0":{"0":{"0":{"0":{"0":{"docs":{},";":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{},";":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"1":{"0":{"0":{"0":{"0":{"0":{"0":{"0":{"docs":{},";":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"d":{"2":{"2":{"docs":{},";":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"docs":{}},"docs":{}},"o":{"2":{"6":{"docs":{},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"docs":{}},"docs":{}}},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"进":{"docs":{},"制":{"docs":{},"表":{"docs":{},"示":{"docs":{},"为":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}},"\"":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"9":{"0":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.004914004914004914}}},"4":{"0":{"4":{"2":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}},"docs":{}},"docs":{}},"docs":{}},"docs":{},"、":{"1":{"docs":{},"k":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}},"2":{"docs":{},"k":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}},"docs":{}}},"docs":{},"b":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab3/background.html":{"ref":"lab3/background.html","tf":0.003875968992248062},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.013207547169811321},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}},"l":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.008130081300813009},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}},"o":{"docs":{},"c":{"docs":{},"k":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.004914004914004914},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0136986301369863},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}},"，":{"docs":{},"c":{"docs":{},"l":{"docs":{},"b":{"docs":{},")":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}},"l":{"docs":{},"a":{"docs":{},"b":{"docs":{},")":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}},"_":{"docs":{},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{},".":{"docs":{},"v":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}}}}}}}}},"e":{"docs":{},"f":{"docs":{},"o":{"docs":{},"r":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}},"q":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}},"g":{"docs":{},"i":{"docs":{},"n":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.006887052341597796},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.014893617021276596}}}}}},"n":{"docs":{},"e":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}},"a":{"docs":{},"s":{"docs":{},"i":{"docs":{},"c":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}},"u":{"docs":{},"r":{"docs":{},"s":{"docs":{},"t":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.003875968992248062}}}}},"s":{"docs":{},"y":{"1":{"0":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}},"docs":{}},"docs":{}}}},"y":{"docs":{},"t":{"docs":{},"e":{"0":{"1":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}},"docs":{}},"docs":{}}}},"地":{"docs":{},"址":{"docs":{},"对":{"docs":{},"应":{"docs":{},"的":{"docs":{},"外":{"docs":{},"设":{"docs":{},"在":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}},"x":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}},"x":{"docs":{},"x":{"docs":{},"x":{"docs":{},"x":{"docs":{},"x":{"docs":{},"x":{"docs":{},"x":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"c":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}},"[":{"0":{"docs":{},"]":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},"1":{"docs":{},"]":{"docs":{},")":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},"2":{"docs":{},"]":{"docs":{},")":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},"3":{"docs":{},":":{"0":{"docs":{},"]":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},"docs":{}},"]":{"docs":{},")":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},"docs":{}},"站":{"docs":{},"录":{"docs":{},"播":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}},"o":{"docs":{},"x":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}},"c":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.021220159151193633},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.006535947712418301},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.007547169811320755},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}},"h":{"docs":{},"i":{"docs":{},"p":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506},"lab1/sec_4.html":{"ref":"lab1/sec_4.html","tf":0.047619047619047616},"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694},"lab1/sec_6.html":{"ref":"lab1/sec_6.html","tf":0.05},"lab1/sec_7.html":{"ref":"lab1/sec_7.html","tf":0.05},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372},"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105},"lab4/keyboards.html":{"ref":"lab4/keyboards.html","tf":0.05555555555555555},"lab4/keyboards_waterlight.html":{"ref":"lab4/keyboards_waterlight.html","tf":0.05555555555555555},"lab4/keyboards_led.html":{"ref":"lab4/keyboards_led.html","tf":0.05555555555555555},"lab4/conclusion.html":{"ref":"lab4/conclusion.html","tf":0.05555555555555555},"verilog/introduction.html":{"ref":"verilog/introduction.html","tf":0.030303030303030304},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887},"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}},"s":{"docs":{},"c":{"docs":{},"o":{"docs":{},"p":{"docs":{},"e":{"docs":{},")":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}},"e":{"docs":{},"l":{"docs":{},"l":{"docs":{},")":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}},"i":{"docs":{},"r":{"docs":{},"c":{"docs":{},"u":{"docs":{},"i":{"docs":{},"t":{"docs":{},",":{"docs":{},"中":{"docs":{},"文":{"docs":{},"名":{"docs":{},"为":{"docs":{},"专":{"docs":{},"用":{"docs":{},"集":{"docs":{},"成":{"docs":{},"电":{"docs":{},"路":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}},"l":{"docs":{},"b":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}},"e":{"docs":{},"a":{"docs":{},"r":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.009900990099009901}}}}},"k":{"docs":{},"]":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}},")":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"o":{"docs":{},"c":{"docs":{},"k":{"docs":{},"_":{"docs":{},"d":{"docs":{},"e":{"docs":{},"d":{"docs":{},"i":{"docs":{},"c":{"docs":{},"a":{"docs":{},"t":{"docs":{},"e":{"docs":{},"d":{"docs":{},"_":{"docs":{},"r":{"docs":{},"o":{"docs":{},"u":{"docs":{},"t":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}}}}}}}}}},"+":{"docs":{},"+":{"docs":{},"或":{"docs":{},"s":{"docs":{},"y":{"docs":{},"s":{"docs":{},"t":{"docs":{},"e":{"docs":{},"m":{"docs":{},"c":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}},"?":{"docs":{},"我":{"docs":{},"们":{"docs":{},"为":{"docs":{},"什":{"docs":{},"么":{"docs":{},"不":{"docs":{},"能":{"docs":{},"用":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}},"m":{"docs":{},"o":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}},"p":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"s":{"docs":{},"d":{"docs":{},"k":{"docs":{},"_":{"docs":{},"c":{"docs":{},"m":{"0":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}},".":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}},"docs":{}}}}}}}},"p":{"docs":{},"u":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":2.5344827586206895},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.009900990099009901},"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.039473684210526314},"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}},"中":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}},"o":{"docs":{},"n":{"docs":{},"v":{"docs":{},"e":{"docs":{},"r":{"docs":{},"t":{"docs":{},"e":{"docs":{},"r":{"docs":{},"s":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}},"n":{"docs":{},"e":{"docs":{},"c":{"docs":{},"t":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0040650406504065045},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.005509641873278237}}}}}}},"r":{"docs":{},"t":{"docs":{},"e":{"docs":{},"x":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.006535947712418301},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.009925558312655087},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506},"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372},"lab3/background.html":{"ref":"lab3/background.html","tf":0.003875968992248062},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.039473684210526314},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}},"m":{"0":{"docs":{},"_":{"docs":{},"s":{"docs":{},"o":{"docs":{},"c":{"docs":{},".":{"docs":{},"v":{"docs":{},"”":{"docs":{},"中":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}}}},"docs":{}}}}}},"d":{"docs":{},"e":{"1":{"6":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}},"docs":{}},"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.012195121951219513},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0040650406504065045},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}},".":{"docs":{},"h":{"docs":{},"e":{"docs":{},"x":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}}}}},"m":{"docs":{},"m":{"docs":{},"o":{"docs":{},"n":{"docs":{},"s":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}},"等":{"docs":{},")":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}},"d":{"docs":{},"e":{"docs":{},"l":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}},"y":{"docs":{},"c":{"docs":{},"l":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}},"n":{"docs":{},"t":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.008130081300813009},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}},"a":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}},"s":{"docs":{},"e":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.006382978723404255}},"(":{"docs":{},"w":{"docs":{},"a":{"docs":{},"t":{"docs":{},"e":{"docs":{},"r":{"docs":{},"l":{"docs":{},"i":{"docs":{},"g":{"docs":{},"h":{"docs":{},"t":{"docs":{},"_":{"docs":{},"m":{"docs":{},"o":{"docs":{},"d":{"docs":{},"e":{"docs":{},")":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}}}}}}},"a":{"docs":{},")":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}},"r":{"docs":{},"e":{"docs":{},"a":{"docs":{},"t":{"docs":{},"i":{"docs":{},"v":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}},"d":{"4":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774}},"e":{"docs":{},"s":{"docs":{},"i":{"docs":{},"g":{"docs":{},"n":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506},"lab1/sec_4.html":{"ref":"lab1/sec_4.html","tf":0.047619047619047616},"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694},"lab1/sec_6.html":{"ref":"lab1/sec_6.html","tf":0.05},"lab1/sec_7.html":{"ref":"lab1/sec_7.html","tf":0.05},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372},"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105},"lab4/keyboards.html":{"ref":"lab4/keyboards.html","tf":0.05555555555555555},"lab4/keyboards_waterlight.html":{"ref":"lab4/keyboards_waterlight.html","tf":0.05555555555555555},"lab4/keyboards_led.html":{"ref":"lab4/keyboards_led.html","tf":0.05555555555555555},"lab4/conclusion.html":{"ref":"lab4/conclusion.html","tf":0.05555555555555555},"verilog/introduction.html":{"ref":"verilog/introduction.html","tf":0.030303030303030304},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887},"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}},"c":{"docs":{},"r":{"docs":{},"i":{"docs":{},"p":{"docs":{},"t":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}},"b":{"docs":{},"u":{"docs":{},"g":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}},"g":{"docs":{},"i":{"docs":{},"n":{"docs":{},"g":{"docs":{},"\"":{"docs":{},".":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}},"c":{"3":{"8":{"docs":{},"c":{"docs":{},"a":{"docs":{},"s":{"docs":{},"e":{"docs":{},"(":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}},"docs":{}},"docs":{},"o":{"docs":{},"d":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/background.html":{"ref":"lab3/background.html","tf":0.009689922480620155},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.012195121951219513},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.003048780487804878},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}},"e":{"docs":{},"r":{"3":{"8":{"docs":{},"i":{"docs":{},"f":{"docs":{},"(":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}},"docs":{},"t":{"8":{"docs":{},"(":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"docs":{}}},"docs":{}}}}}},"l":{"docs":{},"a":{"docs":{},"y":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.01016260162601626},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.005509641873278237}}}}},"f":{"docs":{},"a":{"docs":{},"u":{"docs":{},"l":{"docs":{},"t":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}},":":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}},"i":{"docs":{},"y":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}},"g":{"1":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.024390243902439025}}},"6":{"docs":{},"(":{"docs":{},"当":{"docs":{},"正":{"docs":{},"放":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}},")":{"docs":{},"控":{"docs":{},"制":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}},"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}},"i":{"docs":{},"t":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}},"a":{"docs":{},"l":{"docs":{},"o":{"docs":{},"g":{"docs":{},"\"":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}},"s":{"docs":{},"p":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}},")":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}},"a":{"docs":{},"c":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.010958904109589041}},"全":{"docs":{},"称":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}},"t":{"docs":{},"a":{"1":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.013071895424836602}}},"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.013565891472868217},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0040650406504065045},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774}},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}},"_":{"docs":{},"w":{"docs":{},"i":{"docs":{},"d":{"docs":{},"t":{"docs":{},"h":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}},"o":{"docs":{},"w":{"docs":{},"n":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}},"c":{"docs":{},"d":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.006535947712418301}}}},"o":{"docs":{},"d":{"docs":{},"e":{"docs":{},"r":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}},"f":{"1":{"1":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}},"docs":{}},"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.06060606060606061},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":5.117936117936118},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.1375},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.023872679045092837},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.06027397260273973},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.0449438202247191},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}},")":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}},"中":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}},"一":{"docs":{},"般":{"docs":{},"称":{"docs":{},"为":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"阵":{"docs":{},"列":{"docs":{},"块":{"docs":{},"(":{"docs":{},"l":{"docs":{},"o":{"docs":{},"g":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}},"两":{"docs":{},"个":{"docs":{},"l":{"docs":{},"c":{"docs":{},"构":{"docs":{},"成":{"docs":{},"的":{"docs":{},"单":{"docs":{},"元":{"docs":{},"被":{"docs":{},"称":{"docs":{},"为":{"docs":{},"s":{"docs":{},"l":{"docs":{},"i":{"docs":{},"c":{"docs":{},"e":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}},"有":{"docs":{},"另":{"docs":{},"外":{"docs":{},"的":{"docs":{},"名":{"docs":{},"称":{"docs":{},")":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}},"的":{"docs":{},"基":{"docs":{},"本":{"docs":{},"结":{"docs":{},"构":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}},"简":{"docs":{},"介":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}},"?":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.0125}}},"原":{"docs":{},"型":{"docs":{},"验":{"docs":{},"证":{"docs":{},"不":{"docs":{},"能":{"docs":{},"取":{"docs":{},"代":{"docs":{},"基":{"docs":{},"于":{"docs":{},"仿":{"docs":{},"真":{"docs":{},"的":{"docs":{},"验":{"docs":{},"证":{"docs":{},"方":{"docs":{},"法":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}}}}}}},"？":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":5}}},"芯":{"docs":{},"片":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}},"开":{"docs":{},"发":{"docs":{},"板":{"docs":{},"中":{"docs":{},"验":{"docs":{},"证":{"docs":{},"中":{"docs":{},"得":{"docs":{},"到":{"docs":{},"检":{"docs":{},"验":{"docs":{},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}}}},"i":{"docs":{},"e":{"docs":{},"l":{"docs":{},"d":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}},"f":{"docs":{},"o":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}},"r":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}},"l":{"docs":{},"e":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}},"、":{"docs":{},"e":{"docs":{},"d":{"docs":{},"i":{"docs":{},"t":{"docs":{},"、":{"docs":{},"v":{"docs":{},"i":{"docs":{},"e":{"docs":{},"w":{"docs":{},"、":{"docs":{},"p":{"docs":{},"r":{"docs":{},"o":{"docs":{},"j":{"docs":{},"e":{"docs":{},"c":{"docs":{},"t":{"docs":{},"、":{"docs":{},"d":{"docs":{},"e":{"docs":{},"b":{"docs":{},"u":{"docs":{},"g":{"docs":{},"、":{"docs":{},"p":{"docs":{},"e":{"docs":{},"r":{"docs":{},"i":{"docs":{},"p":{"docs":{},"h":{"docs":{},"e":{"docs":{},"r":{"docs":{},"a":{"docs":{},"l":{"docs":{},"s":{"docs":{},"、":{"docs":{},"t":{"docs":{},"o":{"docs":{},"o":{"docs":{},"l":{"docs":{},"s":{"docs":{},"、":{"docs":{},"s":{"docs":{},"v":{"docs":{},"c":{"docs":{},"s":{"docs":{},"、":{"docs":{},"w":{"docs":{},"i":{"docs":{},"n":{"docs":{},"d":{"docs":{},"o":{"docs":{},"w":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"c":{"docs":{},"o":{"docs":{},"m":{"docs":{},"p":{"docs":{},"i":{"docs":{},"l":{"docs":{},"e":{"docs":{},"、":{"docs":{},"s":{"docs":{},"i":{"docs":{},"m":{"docs":{},"u":{"docs":{},"l":{"docs":{},"a":{"docs":{},"t":{"docs":{},"e":{"docs":{},"、":{"docs":{},"a":{"docs":{},"d":{"docs":{},"d":{"docs":{},"、":{"docs":{},"s":{"docs":{},"t":{"docs":{},"r":{"docs":{},"u":{"docs":{},"c":{"docs":{},"t":{"docs":{},"u":{"docs":{},"r":{"docs":{},"e":{"docs":{},"、":{"docs":{},"t":{"docs":{},"o":{"docs":{},"o":{"docs":{},"l":{"docs":{},"s":{"docs":{},"、":{"docs":{},"l":{"docs":{},"a":{"docs":{},"y":{"docs":{},"o":{"docs":{},"u":{"docs":{},"t":{"docs":{},"、":{"docs":{},"b":{"docs":{},"o":{"docs":{},"o":{"docs":{},"k":{"docs":{},"m":{"docs":{},"a":{"docs":{},"r":{"docs":{},"k":{"docs":{},"s":{"docs":{},"、":{"docs":{},"w":{"docs":{},"i":{"docs":{},"n":{"docs":{},"d":{"docs":{},"o":{"docs":{},"w":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"f":{"docs":{},"l":{"docs":{},"o":{"docs":{},"w":{"docs":{},"、":{"docs":{},"t":{"docs":{},"o":{"docs":{},"o":{"docs":{},"l":{"docs":{},"s":{"docs":{},"、":{"docs":{},"r":{"docs":{},"e":{"docs":{},"p":{"docs":{},"o":{"docs":{},"r":{"docs":{},"t":{"docs":{},"s":{"docs":{},"、":{"docs":{},"w":{"docs":{},"i":{"docs":{},"n":{"docs":{},"d":{"docs":{},"o":{"docs":{},"w":{"docs":{},"、":{"docs":{},"l":{"docs":{},"a":{"docs":{},"y":{"docs":{},"o":{"docs":{},"u":{"docs":{},"t":{"docs":{},"、":{"docs":{},"v":{"docs":{},"i":{"docs":{},"e":{"docs":{},"w":{"docs":{},"、":{"docs":{},"h":{"docs":{},"e":{"docs":{},"l":{"docs":{},"p":{"docs":{},",":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"n":{"docs":{},"i":{"docs":{},"s":{"docs":{},"h":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}}},"l":{"docs":{},"a":{"docs":{},"s":{"docs":{},"h":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}},"o":{"docs":{},"l":{"docs":{},"d":{"docs":{},"e":{"docs":{},"r":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}},"r":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},"a":{"docs":{},"s":{"docs":{},"t":{"docs":{},"c":{"docs":{},"a":{"docs":{},"l":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}},"l":{"docs":{},"s":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"的":{"docs":{},"任":{"docs":{},"何":{"docs":{},"值":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}},"u":{"docs":{},"n":{"docs":{},"c":{"docs":{},"t":{"docs":{},"i":{"docs":{},"o":{"docs":{},"n":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}},"g":{"docs":{},"o":{"docs":{},"o":{"docs":{},"g":{"docs":{},"l":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}},"e":{"docs":{},")":{"docs":{},"寻":{"docs":{},"找":{"docs":{},"解":{"docs":{},"决":{"docs":{},"方":{"docs":{},"案":{"docs":{},".":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}}}}}}}}},"a":{"docs":{},"t":{"docs":{},"e":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}},"d":{"docs":{},"s":{"docs":{},"i":{"docs":{},"i":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.005305039787798408}}}}}},"n":{"docs":{},"u":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.006535947712418301}}},"d":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}},"r":{"docs":{},"o":{"docs":{},"u":{"docs":{},"p":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.01488833746898263}}}}}},"p":{"docs":{},"i":{"docs":{},"o":{"7":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.012195121951219513},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.04369918699186992},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.03773584905660377},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}},"(":{"docs":{},"p":{"docs":{},"o":{"docs":{},"r":{"docs":{},"t":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}},")":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}},"[":{"0":{"docs":{},":":{"6":{"docs":{},"]":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}},"docs":{}}},"docs":{}},"外":{"docs":{},"设":{"docs":{},"实":{"docs":{},"现":{"docs":{},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":10.001016260162602}}}}}}}}},"模":{"docs":{},"块":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}},"i":{"docs":{},"t":{"docs":{},"b":{"docs":{},"o":{"docs":{},"o":{"docs":{},"k":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}},"i":{"docs":{},"n":{"0":{"docs":{},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},";":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"1":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"docs":{},"t":{"docs":{},"e":{"docs":{},"l":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.03636363636363636}},"l":{"docs":{},"i":{"docs":{},"g":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506},"lab1/sec_4.html":{"ref":"lab1/sec_4.html","tf":0.047619047619047616},"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694},"lab1/sec_6.html":{"ref":"lab1/sec_6.html","tf":0.05},"lab1/sec_7.html":{"ref":"lab1/sec_7.html","tf":0.05},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372},"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105},"lab4/keyboards.html":{"ref":"lab4/keyboards.html","tf":0.05555555555555555},"lab4/keyboards_waterlight.html":{"ref":"lab4/keyboards_waterlight.html","tf":0.05555555555555555},"lab4/keyboards_led.html":{"ref":"lab4/keyboards_led.html","tf":0.05555555555555555},"lab4/conclusion.html":{"ref":"lab4/conclusion.html","tf":0.05555555555555555},"verilog/introduction.html":{"ref":"verilog/introduction.html","tf":0.030303030303030304},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887},"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}},"g":{"docs":{},"r":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}},"e":{"docs":{},"r":{"docs":{},":":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}},"r":{"docs":{},"c":{"docs":{},"o":{"docs":{},"n":{"docs":{},"n":{"docs":{},"e":{"docs":{},"c":{"docs":{},"t":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0040650406504065045},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.005509641873278237}}}}}}}}}}},"r":{"docs":{},"o":{"docs":{},"d":{"docs":{},"u":{"docs":{},"c":{"docs":{},"t":{"docs":{"./":{"ref":"./","tf":10}}}}}}}}},"i":{"docs":{},"t":{"docs":{},"i":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.008130081300813009},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}},"p":{"docs":{},"u":{"docs":{},"t":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.00425531914893617}},"/":{"docs":{},"o":{"docs":{},"u":{"docs":{},"t":{"docs":{},"p":{"docs":{},"u":{"docs":{},"t":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}},"[":{"2":{"docs":{},":":{"0":{"docs":{},"]":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"docs":{}}},"docs":{}}}}}},"/":{"docs":{},"o":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.012285012285012284},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}},"o":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}},"s":{"docs":{},"t":{"docs":{},"a":{"docs":{},"n":{"docs":{},"d":{"docs":{},"a":{"docs":{},"r":{"docs":{},"d":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.012195121951219513},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.01790633608815427}}}}}}}}}}},"c":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}},"p":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.005305039787798408},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0375},"about/introduction.html":{"ref":"about/introduction.html","tf":0.024193548387096774}}},"s":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.025}},"e":{"docs":{},".":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}},"?":{"docs":{},"很":{"docs":{},"多":{"docs":{},"同":{"docs":{},"学":{"docs":{},"之":{"docs":{},"前":{"docs":{},"可":{"docs":{},"能":{"docs":{},"使":{"docs":{},"用":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}}}}}}}}}}},",":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.03636363636363636}}}}},"m":{"docs":{},"p":{"docs":{},"o":{"docs":{},"r":{"docs":{},"t":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}},"d":{"docs":{},"l":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}},"a":{"docs":{},"t":{"docs":{},"a":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522}}}}}},"r":{"docs":{},"q":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}}},"f":{"docs":{},"(":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}},"a":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.00425531914893617}},"[":{"0":{"docs":{},"]":{"docs":{},")":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.00425531914893617}}}}},"1":{"docs":{},"]":{"docs":{},")":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.00425531914893617}}}}},"docs":{}}}}}},"l":{"docs":{},"a":{"docs":{},"b":{"0":{"docs":{"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}},":":{"docs":{"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":3.333333333333333}}},"~":{"docs":{},"l":{"docs":{},"a":{"docs":{},"b":{"5":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}},"docs":{}}}}}},"1":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}},":":{"docs":{"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":2.5344827586206895}}},"~":{"docs":{},"l":{"docs":{},"a":{"docs":{},"b":{"4":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.012987012987012988}}},"docs":{}}}}}},"2":{"docs":{},":":{"docs":{"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":2.5454545454545454}}}},"3":{"docs":{},":":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":2.0232558139534884}}}},"4":{"docs":{},":":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":5.0131578947368425}}}},"docs":{},".":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506},"lab1/sec_4.html":{"ref":"lab1/sec_4.html","tf":0.047619047619047616},"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694},"lab1/sec_6.html":{"ref":"lab1/sec_6.html","tf":0.05},"lab1/sec_7.html":{"ref":"lab1/sec_7.html","tf":0.05},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372},"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105},"lab4/keyboards.html":{"ref":"lab4/keyboards.html","tf":0.05555555555555555},"lab4/keyboards_waterlight.html":{"ref":"lab4/keyboards_waterlight.html","tf":0.05555555555555555},"lab4/keyboards_led.html":{"ref":"lab4/keyboards_led.html","tf":0.05555555555555555},"lab4/conclusion.html":{"ref":"lab4/conclusion.html","tf":0.05555555555555555},"verilog/introduction.html":{"ref":"verilog/introduction.html","tf":0.030303030303030304},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887},"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}},"y":{"docs":{},"o":{"docs":{},"u":{"docs":{},"t":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}},"n":{"docs":{},"g":{"docs":{},"u":{"docs":{},"a":{"docs":{},"g":{"docs":{},"e":{"docs":{},")":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}},"c":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.012285012285012284}},"(":{"docs":{},"l":{"docs":{},"o":{"docs":{},"g":{"docs":{},"i":{"docs":{},"c":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}},"e":{"docs":{},"d":{"0":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522}}},"1":{"6":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}},"docs":{}},"6":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522}}},"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.007371007371007371},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.010958904109589041},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.009641873278236915},"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}},"c":{"docs":{},"l":{"docs":{},"k":{"docs":{},"]":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}}},"v":{"docs":{},"e":{"docs":{},"l":{"docs":{},")":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}},"o":{"docs":{},"g":{"docs":{},"i":{"docs":{},"c":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}},"o":{"docs":{},"p":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.009900990099009901}}}}},"u":{"docs":{},"t":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}},"/":{"docs":{},"c":{"docs":{},"l":{"docs":{},"b":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}},"d":{"docs":{},"r":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0457516339869281},"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.012195121951219513}},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.006535947712418301}}}}},"i":{"docs":{},"b":{"docs":{},"r":{"docs":{},"a":{"docs":{},"r":{"docs":{},"i":{"docs":{},"e":{"docs":{},"\"":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}},"n":{"docs":{},"k":{"docs":{},"e":{"docs":{},"r":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.004962779156327543}}}}},"u":{"docs":{},"x":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}},"t":{"docs":{},"e":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.003875968992248062}}}}},"p":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}},"r":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"v":{"docs":{},"c":{"docs":{},"m":{"docs":{},"o":{"docs":{},"s":{"3":{"3":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.012195121951219513},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.01790633608815427}}},"docs":{}},"docs":{}}}}}}},"s":{"docs":{},"y":{"docs":{},"s":{"docs":{},"t":{"docs":{},"e":{"docs":{},"m":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.025},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506},"lab1/sec_4.html":{"ref":"lab1/sec_4.html","tf":0.047619047619047616},"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694},"lab1/sec_6.html":{"ref":"lab1/sec_6.html","tf":0.05},"lab1/sec_7.html":{"ref":"lab1/sec_7.html","tf":0.05},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372},"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105},"lab4/keyboards.html":{"ref":"lab4/keyboards.html","tf":0.05555555555555555},"lab4/keyboards_waterlight.html":{"ref":"lab4/keyboards_waterlight.html","tf":0.05555555555555555},"lab4/keyboards_led.html":{"ref":"lab4/keyboards_led.html","tf":0.05555555555555555},"lab4/conclusion.html":{"ref":"lab4/conclusion.html","tf":0.05555555555555555},"verilog/introduction.html":{"ref":"verilog/introduction.html","tf":0.030303030303030304},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887},"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}},"c":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}},"v":{"docs":{},"e":{"docs":{},"r":{"docs":{},"i":{"docs":{},"l":{"docs":{},"o":{"docs":{},"g":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}},"s":{"docs":{},"y":{"docs":{},"s":{"docs":{},"t":{"docs":{},"e":{"docs":{},"m":{"docs":{},"v":{"docs":{},"e":{"docs":{},"r":{"docs":{},"i":{"docs":{},"l":{"docs":{},"o":{"docs":{},"g":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}}}}}},"n":{"docs":{},"t":{"docs":{},"h":{"docs":{},"e":{"docs":{},"s":{"docs":{},"i":{"docs":{},"s":{"docs":{},")":{"docs":{},"技":{"docs":{},"术":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}},"o":{"docs":{},"c":{"docs":{"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.06060606060606061},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.025},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.10112359550561797},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.004962779156327543},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":2.5454545454545454},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.06976744186046512},"lab3/background.html":{"ref":"lab3/background.html","tf":0.005813953488372093},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.018292682926829267},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.007113821138211382},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.03773584905660377},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.032467532467532464},"about/introduction.html":{"ref":"about/introduction.html","tf":0.016129032258064516}},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}},"?":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}},".":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}},"想":{"docs":{},"要":{"docs":{},"访":{"docs":{},"问":{"docs":{},"多":{"docs":{},"个":{"docs":{},"外":{"docs":{},"设":{"docs":{},"的":{"docs":{},"时":{"docs":{},"候":{"docs":{},"也":{"docs":{},"是":{"docs":{},"如":{"docs":{},"此":{"docs":{},".":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}}}}}}}},"u":{"docs":{},"r":{"docs":{},"c":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.009925558312655087}}}}}},"i":{"docs":{},"g":{"docs":{},"n":{"docs":{},"a":{"docs":{},"l":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}},"t":{"docs":{},"a":{"docs":{},"p":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}},")":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}},"m":{"docs":{},"u":{"docs":{},"l":{"docs":{},"a":{"docs":{},"t":{"docs":{},"o":{"docs":{},"r":{"docs":{},"\"":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}},"z":{"docs":{},"e":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}},"d":{"docs":{},"e":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}},"n":{"docs":{},"g":{"docs":{},"l":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}},"l":{"docs":{},"i":{"docs":{},"c":{"docs":{},"e":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.009828009828009828},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}},"(":{"docs":{},"一":{"docs":{},"般":{"docs":{},"为":{"2":{"docs":{},"个":{"docs":{},"或":{"4":{"docs":{},"个":{"docs":{},")":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}},"docs":{}}}},"docs":{}}}}}}}},"a":{"docs":{},"v":{"docs":{},"e":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.01937984496124031}}}}}},"p":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.01092896174863388}},"e":{"docs":{},"c":{"docs":{},"i":{"docs":{},"f":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}},"e":{"docs":{},"d":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}},"a":{"docs":{},"r":{"docs":{},"t":{"docs":{},"a":{"docs":{},"n":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}},"、":{"docs":{},"a":{"docs":{},"r":{"docs":{},"t":{"docs":{},"i":{"docs":{},"x":{"docs":{},"、":{"docs":{},"k":{"docs":{},"i":{"docs":{},"n":{"docs":{},"t":{"docs":{},"e":{"docs":{},"x":{"docs":{},"、":{"docs":{},"v":{"docs":{},"i":{"docs":{},"r":{"docs":{},"t":{"docs":{},"e":{"docs":{},"x":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}}}}}}}}}}}}}}}},"c":{"docs":{},"e":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}},"e":{"docs":{},"t":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.005479452054794521},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.008130081300813009}},"_":{"docs":{},"p":{"docs":{},"r":{"docs":{},"o":{"docs":{},"p":{"docs":{},"e":{"docs":{},"r":{"docs":{},"t":{"docs":{},"i":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.02540650406504065},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0371900826446281}}}}}}}}}}}},"a":{"docs":{},"r":{"docs":{},"c":{"docs":{},"h":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}},"q":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}},"l":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.005660377358490566}}}},"w":{"0":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}},"1":{"1":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}},"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522}}},"docs":{},"c":{"docs":{},"l":{"docs":{},"k":{"docs":{},"]":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.003048780487804878},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.004132231404958678}}}}}},"d":{"docs":{},"i":{"docs":{},"o":{"docs":{},"]":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}}},"t":{"docs":{},"r":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.01016260162601626},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}},"a":{"docs":{},"n":{"docs":{},"d":{"docs":{},"a":{"docs":{},"r":{"docs":{},"d":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}},"r":{"docs":{},"t":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.01485148514851485}}}}},"m":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}},"u":{"docs":{},"b":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}},"d":{"docs":{},"k":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}},"u":{"docs":{},"e":{"docs":{},"s":{"docs":{},"t":{"docs":{},"c":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506},"lab1/sec_4.html":{"ref":"lab1/sec_4.html","tf":0.047619047619047616},"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694},"lab1/sec_6.html":{"ref":"lab1/sec_6.html","tf":0.05},"lab1/sec_7.html":{"ref":"lab1/sec_7.html","tf":0.05},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372},"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105},"lab4/keyboards.html":{"ref":"lab4/keyboards.html","tf":0.05555555555555555},"lab4/keyboards_waterlight.html":{"ref":"lab4/keyboards_waterlight.html","tf":0.05555555555555555},"lab4/keyboards_led.html":{"ref":"lab4/keyboards_led.html","tf":0.05555555555555555},"lab4/conclusion.html":{"ref":"lab4/conclusion.html","tf":0.05555555555555555},"verilog/introduction.html":{"ref":"verilog/introduction.html","tf":0.030303030303030304},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887},"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}},"p":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}},"s":{"docs":{},"e":{"docs":{},"r":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.007444168734491315}}}},"a":{"docs":{},".":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}},"t":{"docs":{},"i":{"docs":{},"l":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.004962779156327543}}}}},"v":{"docs":{},"i":{"docs":{},"s":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}},"v":{"docs":{},"e":{"docs":{},"r":{"docs":{},"i":{"docs":{},"l":{"docs":{},"o":{"docs":{},"g":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.007957559681697613},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185},"verilog/introduction.html":{"ref":"verilog/introduction.html","tf":0.09090909090909091},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.009433962264150943},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}},"基":{"docs":{},"本":{"docs":{},"语":{"docs":{},"法":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":10}}}}}}}}}}}},"h":{"docs":{},"d":{"docs":{},"l":{"docs":{"verilog/introduction.html":{"ref":"verilog/introduction.html","tf":0.030303030303030304},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}},"x":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}},"i":{"docs":{},"r":{"docs":{},"t":{"docs":{},"e":{"docs":{},"x":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}},"v":{"docs":{},"a":{"docs":{},"d":{"docs":{},"o":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":10.075},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.03636363636363636},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}}}}},"e":{"docs":{},"w":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}},"a":{"docs":{},"l":{"docs":{},"u":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.011178861788617886}}}},"r":{"docs":{},"i":{"docs":{},"a":{"docs":{},"b":{"docs":{},"l":{"docs":{},"e":{"docs":{},"型":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}},"d":{"docs":{},"d":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522}}}}},"一":{"docs":{},"凡":{"docs":{},"(":{"docs":{},"假":{"docs":{},"设":{"docs":{},")":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}},"个":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.004962779156327543}},"例":{"docs":{},"子":{"docs":{},"帮":{"docs":{},"你":{"docs":{},"理":{"docs":{},"解":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}},"基":{"docs":{},"本":{"docs":{},"的":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"单":{"docs":{},"元":{"docs":{},"一":{"docs":{},"般":{"docs":{},"还":{"docs":{},"会":{"docs":{},"包":{"docs":{},"括":{"docs":{},"一":{"docs":{},"些":{"docs":{},"特":{"docs":{},"殊":{"docs":{},"的":{"docs":{},"快":{"docs":{},"速":{"docs":{},"进":{"docs":{},"位":{"docs":{},"单":{"docs":{},"元":{"docs":{},"用":{"docs":{},"于":{"docs":{},"算":{"docs":{},"术":{"docs":{},"操":{"docs":{},"作":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"多":{"docs":{},"路":{"docs":{},"复":{"docs":{},"用":{"docs":{},"器":{"docs":{},"(":{"docs":{},"m":{"docs":{},"u":{"docs":{},"x":{"docs":{},")":{"docs":{},"和":{"docs":{},"一":{"docs":{},"个":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"组":{"docs":{},"成":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}},"新":{"docs":{},"的":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}},"是":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"为":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}},"旦":{"docs":{},"流":{"docs":{},"片":{"docs":{},"便":{"docs":{},"无":{"docs":{},"法":{"docs":{},"修":{"docs":{},"改":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}},"逻":{"docs":{},"辑":{"docs":{},"综":{"docs":{},"合":{"docs":{},"工":{"docs":{},"具":{"docs":{},"生":{"docs":{},"成":{"docs":{},"了":{"docs":{},"门":{"docs":{},"级":{"docs":{},"网":{"docs":{},"表":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}},"这":{"docs":{},"个":{"docs":{},"立":{"docs":{},"即":{"docs":{},"数":{"docs":{},"超":{"docs":{},"过":{"docs":{},"了":{"docs":{},"指":{"docs":{},"定":{"docs":{},"范":{"docs":{},"围":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}},"种":{"docs":{},"关":{"docs":{},"于":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}},"般":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}},"人":{"docs":{},"难":{"docs":{},"以":{"docs":{},"承":{"docs":{},"受":{"docs":{},";":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}},"用":{"docs":{},"于":{"docs":{},"实":{"docs":{},"现":{"docs":{},"嵌":{"docs":{},"入":{"docs":{},"式":{"docs":{},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"核":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}},"由":{"docs":{},"一":{"docs":{},"个":{"docs":{},"查":{"docs":{},"找":{"docs":{},"表":{"docs":{},"(":{"docs":{},"l":{"docs":{},"u":{"docs":{},"t":{"docs":{},")":{"docs":{},"、":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}},"电":{"docs":{},"路":{"docs":{},"设":{"docs":{},"计":{"docs":{},"都":{"docs":{},"是":{"docs":{},"采":{"docs":{},"用":{"docs":{},"“":{"docs":{},"自":{"docs":{},"顶":{"docs":{},"向":{"docs":{},"下":{"docs":{},"”":{"docs":{},"的":{"docs":{},"思":{"docs":{},"想":{"docs":{},"完":{"docs":{},"成":{"docs":{},"的":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}}},"来":{"docs":{},"说":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774}}}}}},"定":{"docs":{},"要":{"docs":{},"注":{"docs":{},"意":{"docs":{},"资":{"docs":{},"源":{"docs":{},"的":{"docs":{},"合":{"docs":{},"理":{"docs":{},"利":{"docs":{},"用":{"docs":{},"以":{"docs":{},"及":{"docs":{},"避":{"docs":{},"免":{"docs":{},"出":{"docs":{},"现":{"docs":{},"时":{"docs":{},"序":{"docs":{},"问":{"docs":{},"题":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}}}}}}}}}}},"使":{"docs":{},"用":{"docs":{},"阻":{"docs":{},"塞":{"docs":{},"赋":{"docs":{},"值":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}},"直":{"docs":{},"为":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.003875968992248062}}}},"节":{"docs":{},".":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}},"位":{"docs":{},"数":{"docs":{},"码":{"docs":{},"管":{"docs":{},"有":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}},"共":{"docs":{},"有":{"docs":{},"六":{"docs":{},"个":{"docs":{},"数":{"docs":{},"码":{"docs":{},"管":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}},"方":{"docs":{},"面":{"docs":{},"可":{"docs":{},"能":{"docs":{},"是":{"docs":{},"之":{"docs":{},"前":{"docs":{},"的":{"docs":{},"课":{"docs":{},"程":{"docs":{},"没":{"docs":{},"有":{"docs":{},"给":{"docs":{},"你":{"docs":{},"足":{"docs":{},"够":{"docs":{},"的":{"docs":{},"训":{"docs":{},"练":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}}},"中":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"国":{"docs":{},"大":{"docs":{},"陆":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506},"lab1/sec_4.html":{"ref":"lab1/sec_4.html","tf":0.047619047619047616},"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694},"lab1/sec_6.html":{"ref":"lab1/sec_6.html","tf":0.05},"lab1/sec_7.html":{"ref":"lab1/sec_7.html","tf":0.05},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372},"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105},"lab4/keyboards.html":{"ref":"lab4/keyboards.html","tf":0.05555555555555555},"lab4/keyboards_waterlight.html":{"ref":"lab4/keyboards_waterlight.html","tf":0.05555555555555555},"lab4/keyboards_led.html":{"ref":"lab4/keyboards_led.html","tf":0.05555555555555555},"lab4/conclusion.html":{"ref":"lab4/conclusion.html","tf":0.05555555555555555},"verilog/introduction.html":{"ref":"verilog/introduction.html","tf":0.030303030303030304},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887},"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}},"许":{"docs":{},"可":{"docs":{},"协":{"docs":{},"议":{"docs":{},"进":{"docs":{},"行":{"docs":{},"许":{"docs":{},"可":{"docs":{},".":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.004914004914004914},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.007444168734491315},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}},"一":{"docs":{},"般":{"docs":{},"会":{"docs":{},"嵌":{"docs":{},"入":{"docs":{},"一":{"docs":{},"些":{"docs":{},"算":{"docs":{},"术":{"docs":{},"操":{"docs":{},"作":{"docs":{},"单":{"docs":{},"元":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}},"称":{"docs":{},"为":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}},"互":{"docs":{},"连":{"docs":{},"的":{"docs":{},"层":{"docs":{},"次":{"docs":{},"结":{"docs":{},"构":{"docs":{},"类":{"docs":{},"似":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}},"嵌":{"docs":{},"入":{"docs":{},"了":{"docs":{},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"硬":{"docs":{},"核":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}},"硬":{"docs":{},"核":{"docs":{},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}},"硬":{"docs":{},"核":{"docs":{},"的":{"docs":{},"方":{"docs":{},"法":{"docs":{},"便":{"docs":{},"是":{"docs":{},"直":{"docs":{},"接":{"docs":{},"将":{"docs":{},"其":{"docs":{},"嵌":{"docs":{},"入":{"docs":{},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"的":{"docs":{},"主":{"docs":{},"要":{"docs":{},"结":{"docs":{},"构":{"docs":{},"中":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}}}}}}}}},"文":{"docs":{},"名":{"docs":{},"是":{"docs":{},"可":{"docs":{},"编":{"docs":{},"程":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"门":{"docs":{},"阵":{"docs":{},"列":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}},"有":{"docs":{},"大":{"docs":{},"量":{"docs":{},"的":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}},"的":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"基":{"docs":{},"本":{"docs":{},"可":{"docs":{},"配":{"docs":{},"置":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"块":{"docs":{},"(":{"docs":{},"c":{"docs":{},"o":{"docs":{},"n":{"docs":{},"f":{"docs":{},"i":{"docs":{},"g":{"docs":{},"u":{"docs":{},"r":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}},"时":{"docs":{},"钟":{"docs":{},"信":{"docs":{},"号":{"docs":{},"由":{"docs":{},"外":{"docs":{},"部":{"docs":{},"世":{"docs":{},"界":{"docs":{},"产":{"docs":{},"生":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}},"还":{"docs":{},"有":{"docs":{},"一":{"docs":{},"定":{"docs":{},"的":{"docs":{},"速":{"docs":{},"度":{"docs":{},"优":{"docs":{},"势":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}},"需":{"docs":{},"要":{"docs":{},"存":{"docs":{},"储":{"docs":{},"单":{"docs":{},"元":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},"触":{"docs":{},"发":{"docs":{},"器":{"docs":{},"有":{"docs":{},"一":{"docs":{},"个":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}},"找":{"docs":{},"不":{"docs":{},"到":{"docs":{},"本":{"docs":{},"实":{"docs":{},"验":{"docs":{},"要":{"docs":{},"使":{"docs":{},"用":{"docs":{},"的":{"docs":{},"开":{"docs":{},"发":{"docs":{},"板":{"docs":{},"型":{"docs":{},"号":{"docs":{},".":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}}}}}}}}}}}}}}}},"间":{"docs":{},"是":{"docs":{},"文":{"docs":{},"件":{"docs":{},"管":{"docs":{},"理":{"docs":{},"和":{"docs":{},"代":{"docs":{},"码":{"docs":{},"编":{"docs":{},"辑":{"docs":{},"的":{"docs":{},"区":{"docs":{},"域":{"docs":{},",":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}}}}}}}}}}}}}}},"内":{"docs":{},"嵌":{"docs":{},"的":{"docs":{},"中":{"docs":{},"断":{"docs":{},"向":{"docs":{},"量":{"docs":{},"表":{"docs":{},"会":{"docs":{},"告":{"docs":{},"知":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}},"将":{"docs":{},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{},"c":{"docs":{},"o":{"docs":{},"d":{"docs":{},"e":{"docs":{},"总":{"docs":{},"线":{"docs":{},"接":{"docs":{},"口":{"docs":{},"与":{"docs":{},"总":{"docs":{},"线":{"docs":{},"扩":{"docs":{},"展":{"docs":{},"模":{"docs":{},"块":{"docs":{},"连":{"docs":{},"接":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}}}}}}}}}}}}}}}},"都":{"docs":{},"需":{"docs":{},"要":{"docs":{},"一":{"docs":{},"个":{"docs":{},"比":{"docs":{},"较":{"docs":{},"器":{"docs":{},"用":{"docs":{},"于":{"docs":{},"产":{"docs":{},"生":{"docs":{},"相":{"docs":{},"应":{"docs":{},"的":{"docs":{},"选":{"docs":{},"择":{"docs":{},"信":{"docs":{},"号":{"docs":{},".":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}}}}}}}}}},"例":{"docs":{},"化":{"docs":{},"完":{"docs":{},"成":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}},"断":{"docs":{},"上":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}},".":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}},"处":{"docs":{},"理":{"docs":{},"函":{"docs":{},"数":{"docs":{},"执":{"docs":{},"行":{"docs":{},"完":{"docs":{},"成":{"docs":{},"后":{"docs":{},",":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}}}}}}}}},"过":{"docs":{},"程":{"docs":{},"如":{"docs":{},"下":{"docs":{},":":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}}}}}}}}},"添":{"docs":{},"加":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"刘":{"docs":{},"红":{"docs":{},"星":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}},"助":{"docs":{},"教":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}},"却":{"docs":{},"依":{"docs":{},"然":{"docs":{},"无":{"docs":{},"法":{"docs":{},"解":{"docs":{},"决":{"docs":{},"问":{"docs":{},"题":{"docs":{},",":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}}}}}},"和":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.005305039787798408},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.00980392156862745},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.004962779156327543},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.005660377358490566},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"的":{"docs":{},"区":{"docs":{},"别":{"docs":{},"当":{"docs":{},"你":{"docs":{},"打":{"docs":{},"算":{"docs":{},"用":{"docs":{},"一":{"docs":{},"个":{"docs":{},"开":{"docs":{},"关":{"docs":{},"去":{"docs":{},"控":{"docs":{},"制":{"docs":{},"一":{"docs":{},"个":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}}}},"所":{"docs":{},"有":{"docs":{},"类":{"docs":{},"型":{"docs":{},"的":{"docs":{},"系":{"docs":{},"统":{"docs":{},"构":{"docs":{},"件":{"docs":{},"的":{"docs":{},"系":{"docs":{},"统":{"docs":{},"集":{"docs":{},"成":{"docs":{},",":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}}}}}}}}}}}}}}},"一":{"docs":{},"些":{"docs":{},"转":{"docs":{},"移":{"docs":{},"指":{"docs":{},"令":{"docs":{},"等":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}},"我":{"docs":{},"们":{"docs":{},"学":{"docs":{},"到":{"docs":{},"的":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}},"实":{"docs":{},"验":{"docs":{},"一":{"docs":{},"添":{"docs":{},"加":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}},"在":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.019656019656019656},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.005305039787798408},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.017369727047146403},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.009900990099009901},"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"lab3/background.html":{"ref":"lab3/background.html","tf":0.015503875968992248},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.004132231404958678},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}},"此":{"docs":{},"之":{"docs":{},"前":{"docs":{},"请":{"docs":{},"确":{"docs":{},"保":{"docs":{},"你":{"docs":{},"了":{"docs":{},"解":{"docs":{},"提":{"docs":{},"问":{"docs":{},"的":{"docs":{},"智":{"docs":{},"慧":{"docs":{},".":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}}}}}}}},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"感":{"docs":{},"谢":{"docs":{},"所":{"docs":{},"有":{"docs":{},"为":{"docs":{},"本":{"docs":{},"课":{"docs":{},"程":{"docs":{},"付":{"docs":{},"出":{"docs":{},"的":{"docs":{},"老":{"docs":{},"师":{"docs":{},"和":{"docs":{},"同":{"docs":{},"学":{"docs":{},"们":{"docs":{},".":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}}},"表":{"docs":{},"示":{"docs":{},"感":{"docs":{},"谢":{"docs":{},".":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}},"规":{"docs":{},"定":{"docs":{},"时":{"docs":{},"间":{"docs":{},"内":{"docs":{},",":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}},"i":{"docs":{},"n":{"docs":{},"t":{"docs":{},"e":{"docs":{},"l":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.004914004914004914}}}}}}},"一":{"docs":{},"个":{"docs":{},"s":{"docs":{},"l":{"docs":{},"i":{"docs":{},"c":{"docs":{},"e":{"docs":{},"中":{"docs":{},"虽":{"docs":{},"然":{"docs":{},"每":{"docs":{},"一":{"docs":{},"个":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"单":{"docs":{},"元":{"docs":{},"有":{"docs":{},"独":{"docs":{},"立":{"docs":{},"的":{"docs":{},"查":{"docs":{},"找":{"docs":{},"表":{"docs":{},"、":{"docs":{},"多":{"docs":{},"路":{"docs":{},"复":{"docs":{},"用":{"docs":{},"器":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"能":{"docs":{},"够":{"docs":{},"执":{"docs":{},"行":{"docs":{},"复":{"docs":{},"杂":{"docs":{},"程":{"docs":{},"序":{"docs":{},"的":{"docs":{},"系":{"docs":{},"统":{"docs":{},"中":{"docs":{},",":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}}}}}}}}}}}}},"些":{"docs":{},"单":{"docs":{},"片":{"docs":{},"机":{"docs":{},"中":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}},"硬":{"docs":{},"件":{"docs":{},"实":{"docs":{},"现":{"docs":{},"计":{"docs":{},"算":{"docs":{},"时":{"docs":{},"通":{"docs":{},"常":{"docs":{},"也":{"docs":{},"需":{"docs":{},"要":{"docs":{},"考":{"docs":{},"虑":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"的":{"docs":{},"并":{"docs":{},"行":{"docs":{},"性":{"docs":{},"能":{"docs":{},"否":{"docs":{},"很":{"docs":{},"好":{"docs":{},"地":{"docs":{},"加":{"docs":{},"速":{"docs":{},"计":{"docs":{},"算":{"docs":{},"的":{"docs":{},"问":{"docs":{},"题":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"计":{"docs":{},"算":{"docs":{},"机":{"docs":{},"系":{"docs":{},"统":{"docs":{},"结":{"docs":{},"构":{"docs":{},"中":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}},"输":{"docs":{},"出":{"docs":{},"产":{"docs":{},"品":{"docs":{},"时":{"docs":{},"有":{"docs":{},"着":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}},"这":{"docs":{},"种":{"docs":{},"方":{"docs":{},"式":{"docs":{},"下":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}},"儿":{"docs":{},"模":{"docs":{},"块":{"docs":{},"中":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}},"当":{"docs":{},"今":{"docs":{},"的":{"docs":{},"技":{"docs":{},"术":{"docs":{},"驱":{"docs":{},"动":{"docs":{},"型":{"docs":{},"社":{"docs":{},"会":{"docs":{},"中":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}},"基":{"docs":{},"于":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"描":{"docs":{},"述":{"docs":{},"语":{"docs":{},"言":{"docs":{},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"流":{"docs":{},"程":{"docs":{},"中":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}},"处":{"docs":{},"理":{"docs":{},"大":{"docs":{},"量":{"docs":{},"数":{"docs":{},"据":{"docs":{},"或":{"docs":{},"高":{"docs":{},"数":{"docs":{},"据":{"docs":{},"速":{"docs":{},"率":{"docs":{},"的":{"docs":{},"应":{"docs":{},"用":{"docs":{},"中":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}},"很":{"docs":{},"多":{"docs":{},"情":{"docs":{},"况":{"docs":{},"下":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}},"久":{"docs":{},"以":{"docs":{},"前":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}},"板":{"docs":{},"级":{"docs":{},"验":{"docs":{},"证":{"docs":{},"与":{"docs":{},"调":{"docs":{},"试":{"docs":{},"方":{"docs":{},"面":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}},"每":{"docs":{},"一":{"docs":{},"个":{"docs":{},"模":{"docs":{},"块":{"docs":{},"是":{"docs":{},"按":{"docs":{},"照":{"docs":{},"空":{"docs":{},"间":{"docs":{},"分":{"docs":{},"布":{"docs":{},"并":{"docs":{},"行":{"docs":{},"执":{"docs":{},"行":{"docs":{},"的":{"docs":{},";":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}},"芯":{"docs":{},"片":{"docs":{},"验":{"docs":{},"证":{"docs":{},"领":{"docs":{},"域":{"docs":{},"的":{"docs":{},"缺":{"docs":{},"陷":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}},"使":{"docs":{},"用":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.00821917808219178}}}},"复":{"docs":{},"杂":{"docs":{},"系":{"docs":{},"统":{"docs":{},"中":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}},"搭":{"docs":{},"建":{"docs":{},"基":{"docs":{},"于":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}},"满":{"docs":{},"足":{"docs":{},"一":{"docs":{},"定":{"docs":{},"时":{"docs":{},"序":{"docs":{},"的":{"docs":{},"条":{"docs":{},"件":{"docs":{},"下":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}},"简":{"docs":{},"单":{"docs":{},"的":{"docs":{},"双":{"docs":{},"端":{"docs":{},"口":{"docs":{},"模":{"docs":{},"式":{"docs":{},"下":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}},"后":{"docs":{},"续":{"docs":{},"介":{"docs":{},"绍":{"docs":{},"的":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}},"面":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}},"的":{"docs":{},"外":{"docs":{},"设":{"docs":{},"总":{"docs":{},"线":{"docs":{},"接":{"docs":{},"口":{"docs":{},"设":{"docs":{},"计":{"docs":{},"中":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}}},"工":{"docs":{},"程":{"docs":{},"目":{"docs":{},"录":{"docs":{},"一":{"docs":{},"栏":{"docs":{},"可":{"docs":{},"以":{"docs":{},"看":{"docs":{},"到":{"docs":{},"当":{"docs":{},"前":{"docs":{},"工":{"docs":{},"程":{"docs":{},"名":{"docs":{},"及":{"docs":{},"工":{"docs":{},"程":{"docs":{},"中":{"docs":{},"包":{"docs":{},"含":{"docs":{},"的":{"docs":{},"源":{"docs":{},"文":{"docs":{},"件":{"docs":{},"、":{"docs":{},"头":{"docs":{},"文":{"docs":{},"件":{"docs":{},"等":{"docs":{},"各":{"docs":{},"种":{"docs":{},"程":{"docs":{},"序":{"docs":{},"文":{"docs":{},"件":{"docs":{},".":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"具":{"docs":{},"栏":{"docs":{},"下":{"docs":{},"方":{"docs":{},"的":{"docs":{},"快":{"docs":{},"捷":{"docs":{},"键":{"docs":{},"一":{"docs":{},"栏":{"docs":{},"则":{"docs":{},"对":{"docs":{},"应":{"docs":{},"有":{"docs":{},"新":{"docs":{},"建":{"docs":{},"文":{"docs":{},"件":{"docs":{},"、":{"docs":{},"打":{"docs":{},"开":{"docs":{},"文":{"docs":{},"件":{"docs":{},"、":{"docs":{},"复":{"docs":{},"制":{"docs":{},"和":{"docs":{},"粘":{"docs":{},"贴":{"docs":{},"、":{"docs":{},"调":{"docs":{},"试":{"docs":{},"功":{"docs":{},"能":{"docs":{},"、":{"docs":{},"编":{"docs":{},"译":{"docs":{},"代":{"docs":{},"码":{"docs":{},"等":{"docs":{},"一":{"docs":{},"系":{"docs":{},"列":{"docs":{},"常":{"docs":{},"用":{"docs":{},"菜":{"docs":{},"单":{"docs":{},"的":{"docs":{},"快":{"docs":{},"捷":{"docs":{},"键":{"docs":{},"按":{"docs":{},"钮":{"docs":{},",":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"中":{"docs":{},"的":{"docs":{},"快":{"docs":{},"捷":{"docs":{},"键":{"docs":{},"一":{"docs":{},"栏":{"docs":{},"对":{"docs":{},"应":{"docs":{},"有":{"docs":{},"新":{"docs":{},"建":{"docs":{},"工":{"docs":{},"程":{"docs":{},"、":{"docs":{},"新":{"docs":{},"建":{"docs":{},"文":{"docs":{},"件":{"docs":{},"、":{"docs":{},"打":{"docs":{},"开":{"docs":{},"文":{"docs":{},"件":{"docs":{},"、":{"docs":{},"复":{"docs":{},"制":{"docs":{},"和":{"docs":{},"粘":{"docs":{},"贴":{"docs":{},"、":{"docs":{},"启":{"docs":{},"动":{"docs":{},"仿":{"docs":{},"真":{"docs":{},"工":{"docs":{},"具":{"docs":{},"等":{"docs":{},"一":{"docs":{},"系":{"docs":{},"列":{"docs":{},"常":{"docs":{},"用":{"docs":{},"菜":{"docs":{},"单":{"docs":{},"的":{"docs":{},"快":{"docs":{},"捷":{"docs":{},"键":{"docs":{},"按":{"docs":{},"钮":{"docs":{},",":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"作":{"docs":{},"中":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}},"快":{"docs":{},"捷":{"docs":{},"键":{"docs":{},"一":{"docs":{},"栏":{"docs":{},"则":{"docs":{},"对":{"docs":{},"应":{"docs":{},"有":{"docs":{},"新":{"docs":{},"建":{"docs":{},"文":{"docs":{},"件":{"docs":{},"、":{"docs":{},"打":{"docs":{},"开":{"docs":{},"文":{"docs":{},"件":{"docs":{},"、":{"docs":{},"复":{"docs":{},"制":{"docs":{},"和":{"docs":{},"粘":{"docs":{},"贴":{"docs":{},"、":{"docs":{},"调":{"docs":{},"试":{"docs":{},"功":{"docs":{},"能":{"docs":{},"、":{"docs":{},"编":{"docs":{},"译":{"docs":{},"代":{"docs":{},"码":{"docs":{},"等":{"docs":{},"一":{"docs":{},"系":{"docs":{},"列":{"docs":{},"常":{"docs":{},"用":{"docs":{},"菜":{"docs":{},"单":{"docs":{},"的":{"docs":{},"快":{"docs":{},"捷":{"docs":{},"键":{"docs":{},"按":{"docs":{},"钮":{"docs":{},",":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"进":{"docs":{},"入":{"docs":{},"调":{"docs":{},"试":{"docs":{},"模":{"docs":{},"式":{"docs":{},"时":{"docs":{},",":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406}}}}}}}}},"行":{"docs":{},"调":{"docs":{},"试":{"docs":{},"之":{"docs":{},"前":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}},"算":{"docs":{},"数":{"docs":{},"运":{"docs":{},"算":{"docs":{},"时":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}},"文":{"docs":{},"件":{"docs":{},"管":{"docs":{},"理":{"docs":{},"一":{"docs":{},"栏":{"docs":{},"可":{"docs":{},"以":{"docs":{},"看":{"docs":{},"到":{"docs":{},"当":{"docs":{},"前":{"docs":{},"工":{"docs":{},"程":{"docs":{},"名":{"docs":{},"及":{"docs":{},"工":{"docs":{},"程":{"docs":{},"中":{"docs":{},"包":{"docs":{},"含":{"docs":{},"的":{"docs":{},"源":{"docs":{},"文":{"docs":{},"件":{"docs":{},"、":{"docs":{},"头":{"docs":{},"文":{"docs":{},"件":{"docs":{},"等":{"docs":{},"各":{"docs":{},"种":{"docs":{},"程":{"docs":{},"序":{"docs":{},"文":{"docs":{},"件":{"docs":{},".":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"仿":{"docs":{},"真":{"docs":{},"开":{"docs":{},"始":{"docs":{},"以":{"docs":{},"后":{"docs":{},",":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818}}}}}}}}},"之":{"docs":{},"后":{"docs":{},"的":{"docs":{},"实":{"docs":{},"验":{"docs":{},"中":{"docs":{},"我":{"docs":{},"们":{"docs":{},"将":{"docs":{},"会":{"docs":{},"知":{"docs":{},"道":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}},"章":{"docs":{},"节":{"docs":{},"中":{"docs":{},"我":{"docs":{},"们":{"docs":{},"会":{"docs":{},"对":{"docs":{},"这":{"docs":{},"些":{"docs":{},"初":{"docs":{},"始":{"docs":{},"化":{"docs":{},"代":{"docs":{},"码":{"docs":{},"进":{"docs":{},"行":{"docs":{},"展":{"docs":{},"开":{"docs":{},"讨":{"docs":{},"论":{"docs":{},".":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}}}}}}}}}}}}},"前":{"docs":{},"的":{"docs":{},"内":{"docs":{},"容":{"docs":{},"中":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}},",":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}}}}}}},"我":{"docs":{},"们":{"docs":{},"将":{"docs":{},"要":{"docs":{},"实":{"docs":{},"现":{"docs":{},"的":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}},"之":{"docs":{},"前":{"docs":{},"写":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"程":{"docs":{},"序":{"docs":{},"的":{"docs":{},"时":{"docs":{},"候":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}},"本":{"docs":{},"课":{"docs":{},"程":{"docs":{},"中":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}},"小":{"docs":{},"节":{"docs":{},"中":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}},"章":{"docs":{},"扩":{"docs":{},"展":{"docs":{},"部":{"docs":{},"分":{"docs":{},",":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}}}}}}},"次":{"docs":{},"实":{"docs":{},"验":{"docs":{},"中":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}},"上":{"docs":{},"一":{"docs":{},"小":{"docs":{},"节":{"docs":{},"中":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}},"节":{"docs":{},"中":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}},"图":{"docs":{},"中":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.003875968992248062}}}}}},"动":{"docs":{},"手":{"docs":{},"的":{"docs":{},"过":{"docs":{},"程":{"docs":{},"中":{"docs":{},"不":{"docs":{},"妨":{"docs":{},"思":{"docs":{},"考":{"docs":{},"这":{"docs":{},"样":{"docs":{},"几":{"docs":{},"个":{"docs":{},"问":{"docs":{},"题":{"docs":{},":":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}},"“":{"docs":{},"c":{"docs":{},"o":{"docs":{},"r":{"docs":{},"t":{"docs":{},"e":{"docs":{},"x":{"docs":{},"m":{"0":{"docs":{},"_":{"docs":{},"s":{"docs":{},"o":{"docs":{},"c":{"docs":{},"/":{"docs":{},"t":{"docs":{},"a":{"docs":{},"s":{"docs":{},"k":{"1":{"docs":{},"/":{"docs":{},"r":{"docs":{},"t":{"docs":{},"l":{"docs":{},"/":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}},"docs":{}}}}}}}}}}},"docs":{}}}}}}}}},"已":{"docs":{},"有":{"docs":{},"的":{"docs":{},"代":{"docs":{},"码":{"docs":{},"基":{"docs":{},"础":{"docs":{},"上":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}}},"端":{"docs":{},"口":{"docs":{},"参":{"docs":{},"数":{"docs":{},"部":{"docs":{},"分":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}},"顶":{"docs":{},"层":{"docs":{},"文":{"docs":{},"件":{"docs":{},"中":{"docs":{},"将":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}},"模":{"docs":{},"块":{"docs":{},"中":{"docs":{},"已":{"docs":{},"经":{"docs":{},"添":{"docs":{},"加":{"docs":{},"好":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"总":{"docs":{},"线":{"docs":{},"接":{"docs":{},"口":{"docs":{},"以":{"docs":{},"及":{"docs":{},"对":{"docs":{},"应":{"docs":{},"的":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"代":{"docs":{},"码":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"实":{"docs":{},"验":{"docs":{},"二":{"docs":{},"中":{"docs":{},",":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372}}}}},"一":{"docs":{},"中":{"docs":{},",":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}},"考":{"docs":{},"试":{"docs":{},"中":{"docs":{},"获":{"docs":{},"得":{"docs":{},"高":{"docs":{},"分":{"docs":{},"的":{"docs":{},"途":{"docs":{},"径":{"docs":{},"只":{"docs":{},"有":{"docs":{},"一":{"docs":{},"条":{"docs":{},":":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}},"习":{"docs":{},"报":{"docs":{},"名":{"docs":{},"时":{"docs":{},"选":{"docs":{},"择":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}},"接":{"docs":{},"下":{"docs":{},"来":{"docs":{},"的":{"docs":{},"讲":{"docs":{},"解":{"docs":{},"中":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}},"上":{"docs":{},"板":{"docs":{},"调":{"docs":{},"试":{"docs":{},"时":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}},"程":{"docs":{},"序":{"docs":{},"跳":{"docs":{},"转":{"docs":{},"和":{"docs":{},"异":{"docs":{},"常":{"docs":{},"处":{"docs":{},"理":{"docs":{},"的":{"docs":{},"过":{"docs":{},"程":{"docs":{},"中":{"docs":{},",":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}}}}}}}}}}}}},"译":{"docs":{},"码":{"docs":{},"部":{"docs":{},"分":{"docs":{},"插":{"docs":{},"入":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"的":{"docs":{},"译":{"docs":{},"码":{"docs":{},"器":{"docs":{},"代":{"docs":{},"码":{"docs":{},".":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}}}}}}},"做":{"docs":{},"数":{"docs":{},"字":{"docs":{},"设":{"docs":{},"计":{"docs":{},"时":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}},"单":{"docs":{},"步":{"docs":{},"调":{"docs":{},"试":{"docs":{},"到":{"docs":{},"下":{"docs":{},"图":{"docs":{},"所":{"docs":{},"示":{"docs":{},"的":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}},"市":{"docs":{},"场":{"docs":{},"上":{"docs":{},"商":{"docs":{},"用":{"docs":{},"的":{"docs":{},"单":{"docs":{},"片":{"docs":{},"机":{"docs":{},"中":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}},"无":{"docs":{},"信":{"docs":{},"号":{"docs":{},"输":{"docs":{},"入":{"docs":{},"的":{"docs":{},"情":{"docs":{},"况":{"docs":{},"下":{"docs":{},"输":{"docs":{},"入":{"docs":{},"状":{"docs":{},"态":{"docs":{},"是":{"docs":{},"低":{"docs":{},"电":{"docs":{},"平":{"docs":{},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}},"高":{"docs":{},"电":{"docs":{},"平":{"docs":{},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}},"输":{"docs":{},"入":{"docs":{},"状":{"docs":{},"态":{"docs":{},"的":{"docs":{},"电":{"docs":{},"平":{"docs":{},"是":{"docs":{},"不":{"docs":{},"确":{"docs":{},"定":{"docs":{},"的":{"docs":{},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}}}}}}}}}},"汇":{"docs":{},"编":{"docs":{},"文":{"docs":{},"件":{"docs":{},"中":{"docs":{},"补":{"docs":{},"充":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}},"代":{"docs":{},"码":{"docs":{},"段":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}},"不":{"docs":{},"满":{"docs":{},"足":{"docs":{},"应":{"docs":{},"用":{"docs":{},"需":{"docs":{},"求":{"docs":{},"时":{"docs":{},",":{"docs":{"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886}}}}}}}}}}},"对":{"docs":{},"于":{"docs":{},"效":{"docs":{},"率":{"docs":{},"要":{"docs":{},"求":{"docs":{},"高":{"docs":{},"的":{"docs":{},"场":{"docs":{},"景":{"docs":{},",":{"docs":{"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886}}}}}}}}}}}}},"功":{"docs":{},"能":{"docs":{},"上":{"docs":{},"运":{"docs":{},"算":{"docs":{},"符":{"docs":{},"是":{"docs":{},"和":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}},"人":{"docs":{},"眼":{"docs":{},"中":{"docs":{},"就":{"docs":{},"相":{"docs":{},"当":{"docs":{},"于":{"docs":{},"六":{"docs":{},"位":{"docs":{},"数":{"docs":{},"码":{"docs":{},"管":{"docs":{},"同":{"docs":{},"时":{"docs":{},"显":{"docs":{},"示":{"docs":{},"不":{"docs":{},"同":{"docs":{},"的":{"docs":{},"数":{"docs":{},"字":{"docs":{},".":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}}}}}}}}}}}}}},"同":{"docs":{},"一":{"docs":{},"时":{"docs":{},"刻":{"docs":{},"只":{"docs":{},"能":{"docs":{},"显":{"docs":{},"示":{"docs":{},"相":{"docs":{},"同":{"docs":{},"的":{"docs":{},"数":{"docs":{},"字":{"docs":{},".":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}}}}}},"数":{"docs":{},"码":{"docs":{},"管":{"docs":{},"显":{"docs":{},"示":{"docs":{},"中":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}},"附":{"docs":{},"录":{"docs":{},"的":{"docs":{},"第":{"docs":{},"一":{"docs":{},"部":{"docs":{},"分":{"docs":{},"v":{"docs":{},"e":{"docs":{},"r":{"docs":{},"i":{"docs":{},"l":{"docs":{},"o":{"docs":{},"g":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}}}}},"公":{"docs":{},"开":{"docs":{},"的":{"docs":{},"地":{"docs":{},"方":{"docs":{},"分":{"docs":{},"享":{"docs":{},"你":{"docs":{},"解":{"docs":{},"决":{"docs":{},"问":{"docs":{},"题":{"docs":{},"的":{"docs":{},"思":{"docs":{},"路":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}},"研":{"docs":{},"究":{"docs":{},"生":{"docs":{},"阶":{"docs":{},"段":{"docs":{},"选":{"docs":{},"择":{"docs":{},"实":{"docs":{},"验":{"docs":{},"课":{"docs":{},"程":{"docs":{},"「":{"docs":{},"片":{"docs":{},"上":{"docs":{},"系":{"docs":{},"统":{"docs":{},"设":{"docs":{},"计":{"docs":{},"与":{"docs":{},"实":{"docs":{},"现":{"docs":{},"」":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}}}},"选":{"docs":{},"择":{"docs":{},"本":{"docs":{},"课":{"docs":{},"程":{"docs":{},"的":{"docs":{},"后":{"docs":{},"半":{"docs":{},"学":{"docs":{},"期":{"docs":{},"选":{"docs":{},"择":{"docs":{},"挑":{"docs":{},"战":{"docs":{},"性":{"docs":{},"课":{"docs":{},"程":{"docs":{},"「":{"docs":{},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"与":{"docs":{},"片":{"docs":{},"上":{"docs":{},"系":{"docs":{},"统":{"docs":{},"设":{"docs":{},"计":{"docs":{},"」":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"外":{"docs":{},"部":{"docs":{},"资":{"docs":{},"源":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}},"设":{"docs":{},"为":{"docs":{},"例":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}},"返":{"docs":{},"回":{"docs":{},"的":{"docs":{},"读":{"docs":{},"数":{"docs":{},"据":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}},"的":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}},"目":{"docs":{},"的":{"docs":{},"就":{"docs":{},"是":{"docs":{},"为":{"docs":{},"了":{"docs":{},"提":{"docs":{},"高":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"和":{"docs":{},"数":{"docs":{},"据":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"以":{"docs":{},"及":{"docs":{},"它":{"docs":{},"们":{"docs":{},"的":{"docs":{},"总":{"docs":{},"线":{"docs":{},"接":{"docs":{},"口":{"docs":{},"都":{"docs":{},"已":{"docs":{},"经":{"docs":{},"在":{"docs":{},"顶":{"docs":{},"层":{"docs":{},"模":{"docs":{},"块":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}}}}}}}}}}}},"就":{"docs":{},"如":{"docs":{},"上":{"docs":{},"图":{"docs":{},"所":{"docs":{},"示":{"docs":{},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}},"总":{"docs":{},"线":{"docs":{},"接":{"docs":{},"口":{"docs":{},"与":{"docs":{},"总":{"docs":{},"线":{"docs":{},"扩":{"docs":{},"展":{"docs":{},"接":{"docs":{},"口":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}},"如":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.00980392156862745},"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"何":{"docs":{},"提":{"docs":{},"交":{"docs":{},"实":{"docs":{},"验":{"docs":{},"报":{"docs":{},"告":{"docs":{},"请":{"docs":{},"大":{"docs":{},"家":{"docs":{},"按":{"docs":{},"每":{"docs":{},"一":{"docs":{},"次":{"docs":{},"实":{"docs":{},"验":{"docs":{},"的":{"docs":{},"要":{"docs":{},"求":{"docs":{},",":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}}}}}}}}}}}}}}},"获":{"docs":{},"取":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}},"用":{"docs":{},"我":{"docs":{},"们":{"docs":{},"设":{"docs":{},"计":{"docs":{},"的":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}},"召":{"docs":{},"唤":{"docs":{},"\"":{"docs":{},"沉":{"docs":{},"睡":{"docs":{},"的":{"docs":{},"软":{"docs":{},"件":{"docs":{},"\"":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":5.0131578947368425}}}}}}}}}}},"处":{"docs":{},"理":{"docs":{},"请":{"docs":{},"自":{"docs":{},"行":{"docs":{},"脑":{"docs":{},"补":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}},"果":{"docs":{},"你":{"docs":{},"做":{"docs":{},"了":{"docs":{},"以":{"docs":{},"上":{"docs":{},"尝":{"docs":{},"试":{"docs":{},",":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}}},"遇":{"docs":{},"到":{"docs":{},"问":{"docs":{},"题":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}},"想":{"docs":{},"要":{"docs":{},"新":{"docs":{},"的":{"docs":{},"玩":{"docs":{},"法":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}},"搞":{"docs":{},"明":{"docs":{},"白":{"docs":{},"程":{"docs":{},"序":{"docs":{},"从":{"docs":{},"哪":{"docs":{},"里":{"docs":{},"开":{"docs":{},"始":{"docs":{},"运":{"docs":{},"行":{"docs":{},"刚":{"docs":{},"进":{"docs":{},"入":{"docs":{},"调":{"docs":{},"试":{"docs":{},"界":{"docs":{},"面":{"docs":{},"时":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}}}}}}}}}}},"从":{"docs":{},"完":{"docs":{},"全":{"docs":{},"的":{"docs":{},"裸":{"docs":{},"核":{"docs":{},"开":{"docs":{},"始":{"docs":{},"设":{"docs":{},"计":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976}}}}}}}}}}}}}},"以":{"docs":{},"后":{"docs":{},"去":{"docs":{},"从":{"docs":{},"事":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}},"的":{"docs":{},"弹":{"docs":{},"框":{"docs":{},"处":{"docs":{},"没":{"docs":{},"有":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}},"对":{"docs":{},"这":{"docs":{},"些":{"docs":{},"问":{"docs":{},"题":{"docs":{},"感":{"docs":{},"觉":{"docs":{},"到":{"docs":{},"有":{"docs":{},"些":{"docs":{},"吃":{"docs":{},"力":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}},"很":{"docs":{},"有":{"docs":{},"兴":{"docs":{},"趣":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}},"强":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}},"觉":{"docs":{},"得":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}},"使":{"docs":{},"用":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"表":{"docs":{},"达":{"docs":{},"式":{"docs":{},"输":{"docs":{},"出":{"docs":{},"很":{"docs":{},"麻":{"docs":{},"烦":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}}}}}},"在":{"docs":{},"没":{"docs":{},"有":{"docs":{},"亲":{"docs":{},"手":{"docs":{},"做":{"docs":{},"实":{"docs":{},"验":{"docs":{},"的":{"docs":{},"前":{"docs":{},"提":{"docs":{},"下":{"docs":{},"写":{"docs":{},"出":{"docs":{},"了":{"docs":{},"实":{"docs":{},"验":{"docs":{},"报":{"docs":{},"告":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}},"独":{"docs":{},"立":{"docs":{},"思":{"docs":{},"考":{"docs":{},"并":{"docs":{},"投":{"docs":{},"入":{"docs":{},"了":{"docs":{},"很":{"docs":{},"多":{"docs":{},"时":{"docs":{},"间":{"docs":{},"依":{"docs":{},"然":{"docs":{},"无":{"docs":{},"法":{"docs":{},"正":{"docs":{},"常":{"docs":{},"完":{"docs":{},"成":{"docs":{},"实":{"docs":{},"验":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}}}}},"经":{"docs":{},"过":{"docs":{},"思":{"docs":{},"考":{"docs":{},"和":{"docs":{},"不":{"docs":{},"懈":{"docs":{},"努":{"docs":{},"力":{"docs":{},"依":{"docs":{},"然":{"docs":{},"有":{"docs":{},"无":{"docs":{},"法":{"docs":{},"解":{"docs":{},"决":{"docs":{},"的":{"docs":{},"问":{"docs":{},"题":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}},"认":{"docs":{},"为":{"docs":{},"现":{"docs":{},"在":{"docs":{},"的":{"docs":{},"难":{"docs":{},"度":{"docs":{},"依":{"docs":{},"然":{"docs":{},"过":{"docs":{},"高":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}},"使":{"docs":{},"用":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}},"嵌":{"docs":{},"入":{"docs":{},"式":{"docs":{},"进":{"docs":{},"行":{"docs":{},"控":{"docs":{},"制":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}},"发":{"docs":{},"现":{"docs":{},"功":{"docs":{},"能":{"docs":{},"不":{"docs":{},"对":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}},"没":{"docs":{},"有":{"docs":{},"时":{"docs":{},"钟":{"docs":{},"树":{"docs":{},"结":{"docs":{},"构":{"docs":{},"的":{"docs":{},"存":{"docs":{},"在":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}},"用":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}},"产":{"docs":{},"品":{"docs":{},"在":{"docs":{},"市":{"docs":{},"场":{"docs":{},"窗":{"docs":{},"口":{"docs":{},"中":{"docs":{},"发":{"docs":{},"布":{"docs":{},"太":{"docs":{},"晚":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}},"原":{"docs":{},"型":{"docs":{},"环":{"docs":{},"境":{"docs":{},"没":{"docs":{},"有":{"docs":{},"引":{"docs":{},"起":{"docs":{},"故":{"docs":{},"障":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}},"碰":{"docs":{},"巧":{"docs":{},"产":{"docs":{},"生":{"docs":{},"了":{"docs":{},"极":{"docs":{},"端":{"docs":{},"情":{"docs":{},"况":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}}},"在":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}},"要":{"docs":{},"使":{"docs":{},"用":{"docs":{},"的":{"docs":{},"话":{"docs":{},"应":{"docs":{},"该":{"docs":{},"怎":{"docs":{},"样":{"docs":{},"使":{"docs":{},"用":{"docs":{},"?":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}},"将":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}},"想":{"docs":{},"要":{"docs":{},"运":{"docs":{},"行":{"docs":{},"编":{"docs":{},"写":{"docs":{},"好":{"docs":{},"的":{"docs":{},"软":{"docs":{},"件":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}}}}}}},"对":{"docs":{},"不":{"docs":{},"同":{"docs":{},"的":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"写":{"docs":{},"入":{"docs":{},"数":{"docs":{},"据":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}}}}}},"我":{"docs":{},"们":{"docs":{},"期":{"docs":{},"望":{"docs":{},"实":{"docs":{},"现":{"docs":{},"对":{"docs":{},"一":{"docs":{},"个":{"docs":{},"变":{"docs":{},"量":{"docs":{},"的":{"docs":{},"反":{"docs":{},"复":{"docs":{},"读":{"docs":{},"取":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}}}},"想":{"docs":{},"让":{"docs":{},"六":{"docs":{},"个":{"docs":{},"数":{"docs":{},"码":{"docs":{},"管":{"docs":{},"同":{"docs":{},"时":{"docs":{},"显":{"docs":{},"示":{"docs":{},"的":{"docs":{},"话":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}}}}},"要":{"docs":{},"对":{"docs":{},"指":{"docs":{},"令":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"进":{"docs":{},"行":{"docs":{},"一":{"docs":{},"次":{"docs":{},"操":{"docs":{},"作":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}}},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"进":{"docs":{},"行":{"docs":{},"操":{"docs":{},"作":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}},"认":{"docs":{},"为":{"docs":{},"你":{"docs":{},"提":{"docs":{},"出":{"docs":{},"的":{"docs":{},"意":{"docs":{},"见":{"docs":{},"对":{"docs":{},"本":{"docs":{},"实":{"docs":{},"验":{"docs":{},"的":{"docs":{},"改":{"docs":{},"进":{"docs":{},"有":{"docs":{},"重":{"docs":{},"大":{"docs":{},"意":{"docs":{},"义":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}}}}},"立":{"docs":{},"即":{"docs":{},"数":{"docs":{},"超":{"docs":{},"出":{"docs":{},"了":{"docs":{},"范":{"docs":{},"围":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}},"这":{"docs":{},"个":{"docs":{},"立":{"docs":{},"即":{"docs":{},"数":{"docs":{},"没":{"docs":{},"有":{"docs":{},"超":{"docs":{},"出":{"docs":{},"范":{"docs":{},"围":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}},"函":{"docs":{},"数":{"docs":{},"被":{"docs":{},"调":{"docs":{},"用":{"docs":{},"运":{"docs":{},"行":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}},"熟":{"docs":{},"悉":{"docs":{},"单":{"docs":{},"片":{"docs":{},"机":{"docs":{},"的":{"docs":{},"同":{"docs":{},"学":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}},"操":{"docs":{},"作":{"docs":{},"数":{"docs":{},"中":{"docs":{},"存":{"docs":{},"在":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}},"点":{"docs":{},"亮":{"docs":{},"所":{"docs":{},"有":{"docs":{},"数":{"docs":{},"码":{"docs":{},"管":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}},"地":{"docs":{},"址":{"docs":{},"位":{"docs":{},"的":{"docs":{},"前":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}},"此":{"docs":{},"时":{"docs":{},"使":{"docs":{},"能":{"docs":{},"有":{"docs":{},"效":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}},"译":{"docs":{},"码":{"docs":{},"器":{"docs":{},"位":{"docs":{},"数":{"docs":{},"过":{"docs":{},"多":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}},"对":{"docs":{},"这":{"docs":{},"部":{"docs":{},"分":{"docs":{},"不":{"docs":{},"熟":{"docs":{},"悉":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}},"下":{"docs":{},"图":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}},"所":{"docs":{},"示":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}},";":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}}}},".":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.005813953488372093}}}},"所":{"docs":{},"示":{"docs":{},":":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}},"乘":{"docs":{},"累":{"docs":{},"加":{"docs":{},"(":{"docs":{},"m":{"docs":{},"a":{"docs":{},"c":{"docs":{},")":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}},"上":{"docs":{},"图":{"docs":{},".":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406}}},"所":{"docs":{},"示":{"docs":{},".":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}},"一":{"docs":{},"个":{"docs":{},"四":{"docs":{},"位":{"docs":{},"的":{"docs":{},"变":{"docs":{},"量":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}},"实":{"docs":{},"验":{"docs":{},"前":{"docs":{},"阅":{"docs":{},"读":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}},"报":{"docs":{},"告":{"docs":{},"提":{"docs":{},"交":{"docs":{},"邮":{"docs":{},"箱":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}},"三":{"docs":{},"s":{"docs":{},"o":{"docs":{},"c":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372}},"结":{"docs":{},"构":{"docs":{},"图":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}},"需":{"docs":{},"要":{"docs":{},"实":{"docs":{},"现":{"docs":{},"的":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372}}}}}}},"设":{"docs":{},"计":{"docs":{},"的":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}},"也":{"docs":{},"很":{"docs":{},"复":{"docs":{},"杂":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}},"内":{"docs":{},"容":{"docs":{},"经":{"docs":{},"过":{"docs":{},"几":{"docs":{},"次":{"docs":{},"版":{"docs":{},"本":{"docs":{},"迭":{"docs":{},"代":{"docs":{},"以":{"docs":{},"后":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}},"考":{"docs":{},"试":{"docs":{},"时":{"docs":{},"我":{"docs":{},"们":{"docs":{},"会":{"docs":{},"给":{"docs":{},"出":{"docs":{},"比":{"docs":{},"特":{"docs":{},"流":{"docs":{},"文":{"docs":{},"件":{"docs":{},"和":{"docs":{},"挖":{"docs":{},"空":{"docs":{},"后":{"docs":{},"的":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"程":{"docs":{},"序":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}}}}}},"现":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}},"不":{"docs":{},"同":{"docs":{},"的":{"docs":{},"电":{"docs":{},"路":{"docs":{},"功":{"docs":{},"能":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}},"更":{"docs":{},"复":{"docs":{},"杂":{"docs":{},"的":{"docs":{},"功":{"docs":{},"能":{"docs":{},"的":{"docs":{},"同":{"docs":{},"时":{"docs":{},"拥":{"docs":{},"有":{"docs":{},"更":{"docs":{},"强":{"docs":{},"的":{"docs":{},"性":{"docs":{},"能":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}},"高":{"docs":{},"的":{"docs":{},"效":{"docs":{},"率":{"docs":{},".":{"docs":{"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886}}}}}}}},"的":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}},"功":{"docs":{},"能":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}},"是":{"docs":{},"多":{"docs":{},"路":{"docs":{},"复":{"docs":{},"用":{"docs":{},"器":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}},"为":{"docs":{},"目":{"docs":{},"标":{"docs":{},"的":{"docs":{},"复":{"docs":{},"杂":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}},"简":{"docs":{},"单":{"docs":{},"的":{"docs":{},"功":{"docs":{},"能":{"docs":{},"模":{"docs":{},"块":{"docs":{},"后":{"docs":{},"将":{"docs":{},"其":{"docs":{},"连":{"docs":{},"接":{"docs":{},"实":{"docs":{},"现":{"docs":{},"复":{"docs":{},"杂":{"docs":{},"的":{"docs":{},"功":{"docs":{},"能":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}},"你":{"docs":{},"的":{"docs":{},"首":{"docs":{},"个":{"docs":{"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":2.5454545454545454}}}}}},"完":{"docs":{},"总":{"docs":{},"线":{"docs":{},"扩":{"docs":{},"展":{"docs":{},"模":{"docs":{},"块":{"docs":{},"后":{"docs":{},",":{"docs":{},"向":{"docs":{},"s":{"docs":{},"o":{"docs":{},"c":{"docs":{},"中":{"docs":{},"添":{"docs":{},"加":{"docs":{},"存":{"docs":{},"储":{"docs":{},"指":{"docs":{},"令":{"docs":{},"的":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976}}}}}}}}}}}}}}}}}}}}}}},"往":{"docs":{},"右":{"docs":{},"流":{"docs":{},"的":{"docs":{},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"功":{"docs":{},"能":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}},"正":{"docs":{},"确":{"docs":{},"的":{"docs":{},"端":{"docs":{},"口":{"docs":{},"连":{"docs":{},"接":{"docs":{},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}},"际":{"docs":{},"是":{"docs":{},"由":{"docs":{},"互":{"docs":{},"连":{"docs":{},"的":{"docs":{},"层":{"docs":{},"次":{"docs":{},"结":{"docs":{},"构":{"docs":{},"决":{"docs":{},"定":{"docs":{},"的":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}},"将":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.003048780487804878},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}},"符":{"docs":{},"合":{"docs":{},"规":{"docs":{},"范":{"docs":{},"的":{"docs":{},"实":{"docs":{},"验":{"docs":{},"报":{"docs":{},"告":{"docs":{},"提":{"docs":{},"交":{"docs":{},"至":{"docs":{},"自":{"docs":{},"己":{"docs":{},"所":{"docs":{},"在":{"docs":{},"班":{"docs":{},"级":{"docs":{},"对":{"docs":{},"应":{"docs":{},"的":{"docs":{},"邮":{"docs":{},"箱":{"docs":{},".":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}}}}}}}}}}}}}}}}}}}},"会":{"docs":{},"导":{"docs":{},"致":{"docs":{},"大":{"docs":{},"量":{"docs":{},"的":{"docs":{},"资":{"docs":{},"源":{"docs":{},"浪":{"docs":{},"费":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}},"被":{"docs":{},"置":{"docs":{},"位":{"docs":{},"有":{"docs":{},"效":{"docs":{},";":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}},"在":{"docs":{},"下":{"docs":{},"一":{"docs":{},"节":{"docs":{},"具":{"docs":{},"体":{"docs":{},"介":{"docs":{},"绍":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"硬":{"docs":{},"核":{"docs":{},"嵌":{"docs":{},"入":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}},"数":{"docs":{},"字":{"docs":{},"信":{"docs":{},"号":{"docs":{},"转":{"docs":{},"换":{"docs":{},"为":{"docs":{},"模":{"docs":{},"拟":{"docs":{},"信":{"docs":{},"号":{"docs":{},"输":{"docs":{},"出":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}}}},"据":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}},"机":{"docs":{},"器":{"docs":{},"码":{"docs":{},"作":{"docs":{},"为":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}},"初":{"docs":{},"始":{"docs":{},"化":{"docs":{},"文":{"docs":{},"件":{"docs":{},"对":{"docs":{},"该":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}},"其":{"docs":{},"修":{"docs":{},"改":{"docs":{},"为":{"docs":{},"工":{"docs":{},"程":{"docs":{},"根":{"docs":{},"目":{"docs":{},"录":{"docs":{},".":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}},"源":{"docs":{},"文":{"docs":{},"件":{"docs":{},"分":{"docs":{},"到":{"docs":{},"多":{"docs":{},"个":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}},"输":{"docs":{},"出":{"docs":{},"目":{"docs":{},"录":{"docs":{},"修":{"docs":{},"改":{"docs":{},"为":{"docs":{},"工":{"docs":{},"程":{"docs":{},"根":{"docs":{},"目":{"docs":{},"录":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}},"已":{"docs":{},"有":{"docs":{},"模":{"docs":{},"块":{"docs":{},"添":{"docs":{},"加":{"docs":{},"至":{"docs":{},"设":{"docs":{},"计":{"docs":{},"中":{"docs":{},")":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}}}}},"指":{"docs":{},"令":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"连":{"docs":{},"入":{"docs":{},"s":{"docs":{},"o":{"docs":{},"c":{"docs":{},"中":{"docs":{},"。":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}}}}}},"k":{"docs":{},"e":{"docs":{},"i":{"docs":{},"l":{"docs":{},"编":{"docs":{},"译":{"docs":{},"生":{"docs":{},"成":{"docs":{},"的":{"docs":{},"机":{"docs":{},"器":{"docs":{},"码":{"docs":{},",":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}}}}}}}}}}}},"之":{"docs":{},"前":{"docs":{},"编":{"docs":{},"写":{"docs":{},"的":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}},"介":{"docs":{},"绍":{"docs":{},"如":{"docs":{},"何":{"docs":{},"将":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"利":{"docs":{},"用":{"docs":{},"矩":{"docs":{},"阵":{"docs":{},"键":{"docs":{},"盘":{"docs":{},"的":{"docs":{},"全":{"docs":{},"部":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}}}}}}}}}}}}}},"开":{"docs":{},"发":{"docs":{},"板":{"docs":{},"的":{"docs":{},"拨":{"docs":{},"码":{"docs":{},"开":{"docs":{},"关":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}},"新":{"docs":{},"编":{"docs":{},"写":{"docs":{},"的":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}},"这":{"docs":{},"些":{"docs":{},"接":{"docs":{},"口":{"docs":{},"接":{"docs":{},"到":{"docs":{},"开":{"docs":{},"发":{"docs":{},"板":{"docs":{},"的":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}},"尝":{"docs":{},"试":{"docs":{},"使":{"docs":{},"用":{"docs":{},"搜":{"docs":{},"索":{"docs":{},"引":{"docs":{},"擎":{"docs":{},"(":{"docs":{},"只":{"docs":{},"推":{"docs":{},"荐":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}}}}}},"理":{"docs":{},"解":{"docs":{},"伪":{"docs":{},"指":{"docs":{},"令":{"docs":{},"的":{"docs":{},"意":{"docs":{},"义":{"docs":{},"可":{"docs":{},"能":{"docs":{},"有":{"docs":{},"的":{"docs":{},"小":{"docs":{},"伙":{"docs":{},"伴":{"docs":{},"会":{"docs":{},"有":{"docs":{},"这":{"docs":{},"样":{"docs":{},"的":{"docs":{},"问":{"docs":{},"题":{"docs":{},":":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}}}}}}}}}}}}}},"廖":{"docs":{},"永":{"docs":{},"波":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}},"授":{"docs":{},"课":{"docs":{},"教":{"docs":{},"师":{"docs":{},"(":{"docs":{},"排":{"docs":{},"名":{"docs":{},"不":{"docs":{},"分":{"docs":{},"先":{"docs":{},"后":{"docs":{},")":{"docs":{},":":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}},"开":{"docs":{},"工":{"docs":{},"了":{"docs":{},"!":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}},"发":{"docs":{},"板":{"docs":{},"和":{"docs":{},"各":{"docs":{},"类":{"docs":{},"开":{"docs":{},"发":{"docs":{},"工":{"docs":{},"具":{"docs":{},"软":{"docs":{},"件":{"docs":{},"是":{"docs":{},"我":{"docs":{},"们":{"docs":{},"学":{"docs":{},"习":{"docs":{"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304}}}}}}}}}}}}}}}},"上":{"docs":{},"有":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}},"配":{"docs":{},"有":{"6":{"docs":{},"个":{"docs":{},"七":{"docs":{},"段":{"docs":{},"数":{"docs":{},"码":{"docs":{},"管":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}},"docs":{}}}},"包":{"docs":{},"含":{"docs":{},"基":{"docs":{},"本":{"docs":{},"输":{"docs":{},"入":{"docs":{},"操":{"docs":{},"作":{"docs":{},"类":{"docs":{},"模":{"docs":{},"块":{"docs":{},"、":{"docs":{},"输":{"docs":{},"出":{"docs":{},"显":{"docs":{},"示":{"docs":{},"类":{"docs":{},"模":{"docs":{},"块":{"docs":{},"、":{"docs":{},"蜂":{"docs":{},"鸣":{"docs":{},"器":{"docs":{},"发":{"docs":{},"声":{"docs":{},"模":{"docs":{},"块":{"docs":{},"、":{"docs":{},"时":{"docs":{},"钟":{"docs":{},"模":{"docs":{},"块":{"docs":{},"、":{"docs":{},"i":{"docs":{},"/":{"docs":{},"o":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"在":{"docs":{},"设":{"docs":{},"计":{"docs":{},"之":{"docs":{},"初":{"docs":{},"便":{"docs":{},"将":{"docs":{},"调":{"docs":{},"试":{"docs":{},"电":{"docs":{},"路":{"docs":{},"封":{"docs":{},"装":{"docs":{},"在":{"docs":{},"板":{"docs":{},"上":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}}}}}}}},"带":{"docs":{},"有":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}},"时":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}},"的":{"docs":{},"其":{"docs":{},"他":{"docs":{},"模":{"docs":{},"块":{"docs":{},"做":{"docs":{},"一":{"docs":{},"个":{"docs":{},"简":{"docs":{},"单":{"docs":{},"的":{"docs":{},"介":{"docs":{},"绍":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}}}}}},"者":{"docs":{},"便":{"docs":{},"可":{"docs":{},"以":{"docs":{},"通":{"docs":{},"过":{"docs":{},"编":{"docs":{},"写":{"docs":{},"软":{"docs":{},"件":{"docs":{},"程":{"docs":{},"序":{"docs":{},"利":{"docs":{},"用":{"docs":{},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"的":{"docs":{},"强":{"docs":{},"大":{"docs":{},"控":{"docs":{},"制":{"docs":{},"能":{"docs":{},"力":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}}}}}}}}},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"流":{"docs":{},"程":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}},"环":{"docs":{},"境":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}},"了":{"docs":{},"第":{"docs":{},"一":{"docs":{},"版":{"docs":{},"课":{"docs":{},"程":{"docs":{},"实":{"docs":{},"验":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}},"根":{"docs":{},"等":{"docs":{},"操":{"docs":{},"作":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}},"始":{"docs":{},"一":{"docs":{},"条":{"docs":{},"条":{"docs":{},"地":{"docs":{},"取":{"docs":{},"指":{"docs":{},"并":{"docs":{},"执":{"docs":{},"行":{"docs":{},".":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406}}}}}}}}}}}}},"头":{"docs":{},"的":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}},"漏":{"docs":{},"输":{"docs":{},"出":{"docs":{},":":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"系":{"docs":{},"统":{"docs":{},"结":{"docs":{},"构":{"docs":{},"与":{"docs":{},"嵌":{"docs":{},"入":{"docs":{},"式":{"docs":{},"系":{"docs":{},"统":{"docs":{},"设":{"docs":{},"计":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}}}}}}}},"+":{"docs":{},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}},"硬":{"docs":{},"核":{"docs":{},"被":{"docs":{},"视":{"docs":{},"为":{"docs":{},"一":{"docs":{},"个":{"docs":{},"“":{"docs":{},"黑":{"docs":{},"盒":{"docs":{},"”":{"docs":{},"嵌":{"docs":{},"入":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}},"必":{"docs":{},"读":{"docs":{},"通":{"docs":{},"知":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}},"先":{"docs":{},"利":{"docs":{},"其":{"docs":{},"器":{"docs":{"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":3.3636363636363633}}}}}},"须":{"docs":{},"拥":{"docs":{},"有":{"docs":{},"数":{"docs":{},"据":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},".":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}}}}}}},"是":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},"授":{"docs":{},"课":{"docs":{},"教":{"docs":{},"师":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}},"旭":{"docs":{},"神":{"docs":{},"(":{"docs":{},"假":{"docs":{},"设":{"docs":{},")":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}},"此":{"docs":{},"页":{"docs":{},"面":{"docs":{},"修":{"docs":{},"订":{"docs":{},"于":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506},"lab1/sec_4.html":{"ref":"lab1/sec_4.html","tf":0.047619047619047616},"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694},"lab1/sec_6.html":{"ref":"lab1/sec_6.html","tf":0.05},"lab1/sec_7.html":{"ref":"lab1/sec_7.html","tf":0.05},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372},"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105},"lab4/keyboards.html":{"ref":"lab4/keyboards.html","tf":0.05555555555555555},"lab4/keyboards_waterlight.html":{"ref":"lab4/keyboards_waterlight.html","tf":0.05555555555555555},"lab4/keyboards_led.html":{"ref":"lab4/keyboards_led.html","tf":0.05555555555555555},"lab4/conclusion.html":{"ref":"lab4/conclusion.html","tf":0.05555555555555555},"verilog/introduction.html":{"ref":"verilog/introduction.html","tf":0.030303030303030304},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887},"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}},"外":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}},"时":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}},"并":{"docs":{},"不":{"docs":{},"代":{"docs":{},"表":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"核":{"docs":{},"已":{"docs":{},"经":{"docs":{},"可":{"docs":{},"以":{"docs":{},"访":{"docs":{},"问":{"docs":{},"这":{"docs":{},"个":{"docs":{},"外":{"docs":{},"设":{"docs":{},"了":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}}}}}}}}}}}}},"江":{"docs":{},"凯":{"docs":{},"(":{"docs":{},"假":{"docs":{},"设":{"docs":{},")":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}},"相":{"docs":{},"同":{"docs":{},"方":{"docs":{},"式":{"docs":{},"共":{"docs":{},"享":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506},"lab1/sec_4.html":{"ref":"lab1/sec_4.html","tf":0.047619047619047616},"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694},"lab1/sec_6.html":{"ref":"lab1/sec_6.html","tf":0.05},"lab1/sec_7.html":{"ref":"lab1/sec_7.html","tf":0.05},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372},"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105},"lab4/keyboards.html":{"ref":"lab4/keyboards.html","tf":0.05555555555555555},"lab4/keyboards_waterlight.html":{"ref":"lab4/keyboards_waterlight.html","tf":0.05555555555555555},"lab4/keyboards_led.html":{"ref":"lab4/keyboards_led.html","tf":0.05555555555555555},"lab4/conclusion.html":{"ref":"lab4/conclusion.html","tf":0.05555555555555555},"verilog/introduction.html":{"ref":"verilog/introduction.html","tf":0.030303030303030304},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887},"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.016129032258064516}}}}}}},"当":{"docs":{},"于":{"docs":{},"模":{"docs":{},"型":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}},"积":{"docs":{},"木":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}},"比":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}},"反":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}},"应":{"docs":{},"引":{"docs":{},"脚":{"docs":{},"输":{"docs":{},"入":{"docs":{},"低":{"docs":{},"电":{"docs":{},"平":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}},"高":{"docs":{},"电":{"docs":{},"平":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}},"信":{"docs":{},"大":{"docs":{},"家":{"docs":{},"会":{"docs":{},"对":{"docs":{},"软":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"协":{"docs":{},"同":{"docs":{},"设":{"docs":{},"计":{"docs":{},"的":{"docs":{},"思":{"docs":{},"想":{"docs":{},"有":{"docs":{},"更":{"docs":{},"深":{"docs":{},"的":{"docs":{},"理":{"docs":{},"解":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}}}}}}}}}}}}}}}}}}},"问":{"docs":{},"题":{"docs":{},"能":{"docs":{},"够":{"docs":{},"迎":{"docs":{},"刃":{"docs":{},"而":{"docs":{},"解":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}},"关":{"docs":{},"的":{"docs":{},"异":{"docs":{},"常":{"docs":{},"与":{"docs":{},"中":{"docs":{},"断":{"docs":{},"的":{"docs":{},"处":{"docs":{},"理":{"docs":{},"过":{"docs":{},"程":{"docs":{},".":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}}}}}}}}}}}},"企":{"docs":{},"业":{"docs":{},"和":{"docs":{},"实":{"docs":{},"习":{"docs":{},"岗":{"docs":{},"位":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}},"等":{"docs":{},"运":{"docs":{},"算":{"docs":{},"符":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"中":{"docs":{},"的":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}},"知":{"docs":{},"乎":{"docs":{},"专":{"docs":{},"栏":{"docs":{},"(":{"docs":{},"如":{"docs":{},"果":{"docs":{},"不":{"docs":{},"熟":{"docs":{},"悉":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}}}}},"道":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}},"站":{"docs":{},"录":{"docs":{},"播":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}},"视":{"docs":{},"频":{"docs":{},"自":{"docs":{},"学":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}},"署":{"docs":{},"名":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506},"lab1/sec_4.html":{"ref":"lab1/sec_4.html","tf":0.047619047619047616},"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694},"lab1/sec_6.html":{"ref":"lab1/sec_6.html","tf":0.05},"lab1/sec_7.html":{"ref":"lab1/sec_7.html","tf":0.05},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372},"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105},"lab4/keyboards.html":{"ref":"lab4/keyboards.html","tf":0.05555555555555555},"lab4/keyboards_waterlight.html":{"ref":"lab4/keyboards_waterlight.html","tf":0.05555555555555555},"lab4/keyboards_led.html":{"ref":"lab4/keyboards_led.html","tf":0.05555555555555555},"lab4/conclusion.html":{"ref":"lab4/conclusion.html","tf":0.05555555555555555},"verilog/introduction.html":{"ref":"verilog/introduction.html","tf":0.030303030303030304},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887},"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}},"许":{"docs":{},"可":{"docs":{},"协":{"docs":{},"议":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}},"发":{"docs":{},"布":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506},"lab1/sec_4.html":{"ref":"lab1/sec_4.html","tf":0.047619047619047616},"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694},"lab1/sec_6.html":{"ref":"lab1/sec_6.html","tf":0.05},"lab1/sec_7.html":{"ref":"lab1/sec_7.html","tf":0.05},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372},"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105},"lab4/keyboards.html":{"ref":"lab4/keyboards.html","tf":0.05555555555555555},"lab4/keyboards_waterlight.html":{"ref":"lab4/keyboards_waterlight.html","tf":0.05555555555555555},"lab4/keyboards_led.html":{"ref":"lab4/keyboards_led.html","tf":0.05555555555555555},"lab4/conclusion.html":{"ref":"lab4/conclusion.html","tf":0.05555555555555555},"verilog/introduction.html":{"ref":"verilog/introduction.html","tf":0.030303030303030304},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887},"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}},"多":{"docs":{},"h":{"docs":{},"l":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}},"请":{"docs":{},"先":{"docs":{},"阅":{"docs":{},"读":{"docs":{},"常":{"docs":{},"见":{"docs":{},"问":{"docs":{},"题":{"docs":{},".":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}}}},"向":{"docs":{},"助":{"docs":{},"教":{"docs":{},"或":{"docs":{},"老":{"docs":{},"师":{"docs":{},"提":{"docs":{},"问":{"docs":{},".":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}}}}},"跳":{"docs":{},"过":{"docs":{},"本":{"docs":{},"小":{"docs":{},"节":{"docs":{},".":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504},"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}},"不":{"docs":{},"要":{"docs":{},"整":{"docs":{},"活":{"docs":{},"也":{"docs":{},"许":{"docs":{},"你":{"docs":{},"还":{"docs":{},"看":{"docs":{},"到":{"docs":{},"了":{"docs":{},"其":{"docs":{},"他":{"docs":{},"的":{"docs":{},"一":{"docs":{},"些":{"docs":{},"语":{"docs":{},"句":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}}}}}}}}}}}},"知":{"docs":{},"悉":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}},"课":{"docs":{},"程":{"docs":{},"实":{"docs":{},"验":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}},"分":{"docs":{},"为":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}},"的":{"docs":{},"构":{"docs":{},"成":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}},"后":{"docs":{},"于":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}},"组":{"docs":{},"教":{"docs":{},"师":{"docs":{},"组":{"docs":{},"长":{"docs":{},":":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}},"邓":{"docs":{},"兴":{"docs":{},"成":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}},"采":{"docs":{},"用":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}},"知":{"docs":{},"识":{"docs":{},"共":{"docs":{},"享":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506},"lab1/sec_4.html":{"ref":"lab1/sec_4.html","tf":0.047619047619047616},"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694},"lab1/sec_6.html":{"ref":"lab1/sec_6.html","tf":0.05},"lab1/sec_7.html":{"ref":"lab1/sec_7.html","tf":0.05},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372},"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105},"lab4/keyboards.html":{"ref":"lab4/keyboards.html","tf":0.05555555555555555},"lab4/keyboards_waterlight.html":{"ref":"lab4/keyboards_waterlight.html","tf":0.05555555555555555},"lab4/keyboards_led.html":{"ref":"lab4/keyboards_led.html","tf":0.05555555555555555},"lab4/conclusion.html":{"ref":"lab4/conclusion.html","tf":0.05555555555555555},"verilog/introduction.html":{"ref":"verilog/introduction.html","tf":0.030303030303030304},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887},"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}},"阅":{"docs":{},"读":{"docs":{},"官":{"docs":{},"方":{"docs":{},"文":{"docs":{},"档":{"docs":{},".":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}}},"非":{"docs":{},"商":{"docs":{},"业":{"docs":{},"性":{"docs":{},"使":{"docs":{},"用":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506},"lab1/sec_4.html":{"ref":"lab1/sec_4.html","tf":0.047619047619047616},"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694},"lab1/sec_6.html":{"ref":"lab1/sec_6.html","tf":0.05},"lab1/sec_7.html":{"ref":"lab1/sec_7.html","tf":0.05},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372},"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105},"lab4/keyboards.html":{"ref":"lab4/keyboards.html","tf":0.05555555555555555},"lab4/keyboards_waterlight.html":{"ref":"lab4/keyboards_waterlight.html","tf":0.05555555555555555},"lab4/keyboards_led.html":{"ref":"lab4/keyboards_led.html","tf":0.05555555555555555},"lab4/conclusion.html":{"ref":"lab4/conclusion.html","tf":0.05555555555555555},"verilog/introduction.html":{"ref":"verilog/introduction.html","tf":0.030303030303030304},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887},"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.016129032258064516}}}}}}},"阻":{"docs":{},"塞":{"docs":{},"赋":{"docs":{},"值":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"为":{"docs":{},"并":{"docs":{},"行":{"docs":{},"赋":{"docs":{},"值":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}},"使":{"docs":{},"用":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}},"上":{"docs":{},"搭":{"docs":{},"建":{"docs":{},"一":{"docs":{},"个":{"docs":{"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304}}}}}},"世":{"docs":{},"纪":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}},"实":{"docs":{},"现":{"docs":{},"的":{"docs":{},"加":{"docs":{},"速":{"docs":{},"电":{"docs":{},"路":{"docs":{},"进":{"docs":{},"行":{"docs":{},"运":{"docs":{},"算":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}},"时":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}},"完":{"docs":{},"全":{"docs":{},"实":{"docs":{},"现":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}},"进":{"docs":{},"行":{"docs":{},"验":{"docs":{},"证":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}},"的":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}},"一":{"docs":{},"块":{"docs":{},"连":{"docs":{},"续":{"docs":{},"区":{"docs":{},"域":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}},"数":{"docs":{},"据":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}},"图":{"docs":{},"展":{"docs":{},"示":{"docs":{},"了":{"docs":{},"调":{"docs":{},"试":{"docs":{},"界":{"docs":{},"面":{"docs":{},"的":{"docs":{},"三":{"docs":{},"个":{"docs":{},"重":{"docs":{},"要":{"docs":{},"窗":{"docs":{},"口":{"docs":{},":":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}}}}},"为":{"docs":{},"六":{"docs":{},"位":{"docs":{},"七":{"docs":{},"段":{"docs":{},"数":{"docs":{},"码":{"docs":{},"管":{"docs":{},"的":{"docs":{},"引":{"docs":{},"脚":{"docs":{},"图":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}}}}},"是":{"docs":{},"l":{"docs":{},"a":{"docs":{},"b":{"3":{"docs":{},":":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"docs":{}}}}}},"增":{"docs":{},"减":{"docs":{},"任":{"docs":{},"意":{"docs":{},"值":{"docs":{},"作":{"docs":{},"为":{"docs":{},"地":{"docs":{},"址":{"docs":{},"来":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522}}},"，":{"docs":{},"直":{"docs":{},"到":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"拉":{"docs":{},"输":{"docs":{},"入":{"docs":{},":":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}},"面":{"docs":{},"的":{"docs":{},"代":{"docs":{},"码":{"docs":{},"就":{"docs":{},"是":{"docs":{},"根":{"docs":{},"据":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}},"四":{"docs":{},"行":{"docs":{},"代":{"docs":{},"码":{"docs":{},"展":{"docs":{},"示":{"docs":{},"了":{"docs":{},"本":{"docs":{},"次":{"docs":{},"实":{"docs":{},"验":{"docs":{},"中":{"docs":{},"的":{"docs":{},"总":{"docs":{},"线":{"docs":{},"译":{"docs":{},"码":{"docs":{},"器":{"docs":{},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"方":{"docs":{},"法":{"docs":{},".":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}}}}}}}}}}}}}}}},"这":{"docs":{},"部":{"docs":{},"分":{"docs":{},"代":{"docs":{},"码":{"docs":{},"通":{"docs":{},"过":{"docs":{},"利":{"docs":{},"用":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}},"构":{"docs":{},"建":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}},"原":{"docs":{},"型":{"docs":{},",":{"docs":{"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304}}},"上":{"docs":{},"的":{"docs":{},"任":{"docs":{},"何":{"docs":{},"操":{"docs":{},"作":{"docs":{},"都":{"docs":{},"代":{"docs":{},"表":{"docs":{},"所":{"docs":{},"有":{"docs":{},"器":{"docs":{},"件":{"docs":{},"环":{"docs":{},"境":{"docs":{},"操":{"docs":{},"作":{"docs":{},"条":{"docs":{},"件":{"docs":{},"的":{"docs":{},"有":{"docs":{},"限":{"docs":{},"子":{"docs":{},"集":{"docs":{},"(":{"docs":{},"以":{"docs":{},"及":{"docs":{},"不":{"docs":{},"同":{"docs":{},"的":{"docs":{},"物":{"docs":{},"理":{"docs":{},"实":{"docs":{},"现":{"docs":{},")":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"运":{"docs":{},"行":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}},"环":{"docs":{},"境":{"docs":{},"也":{"docs":{},"用":{"docs":{},"于":{"docs":{},"同":{"docs":{},"时":{"docs":{},"调":{"docs":{},"试":{"docs":{},"印":{"docs":{},"制":{"docs":{},"电":{"docs":{},"路":{"docs":{},"板":{"docs":{},"(":{"docs":{},"具":{"docs":{},"有":{"docs":{},"插":{"docs":{},"座":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}}}}}}}}},"的":{"docs":{},"重":{"docs":{},"要":{"docs":{},"性":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}},"设":{"docs":{},"计":{"docs":{},"缩":{"docs":{},"短":{"docs":{},"了":{"docs":{},"产":{"docs":{},"品":{"docs":{},"的":{"docs":{},"面":{"docs":{},"市":{"docs":{},"时":{"docs":{},"间":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}},"验":{"docs":{},"证":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}},"依":{"docs":{},"然":{"docs":{},"有":{"docs":{},"其":{"docs":{},"局":{"docs":{},"限":{"docs":{},"性":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}},"是":{"docs":{},"非":{"docs":{},"常":{"docs":{},"重":{"docs":{},"要":{"docs":{},"的":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}},"环":{"docs":{},"境":{"docs":{},"中":{"docs":{},"很":{"docs":{},"难":{"docs":{},"实":{"docs":{},"现":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}},"也":{"docs":{},"有":{"docs":{},"着":{"docs":{},"很":{"docs":{},"多":{"docs":{},"需":{"docs":{},"要":{"docs":{},"考":{"docs":{},"虑":{"docs":{},"的":{"docs":{},"因":{"docs":{},"素":{"docs":{},"：":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}},"可":{"docs":{},"能":{"docs":{},"会":{"docs":{},"在":{"docs":{},"电":{"docs":{},"压":{"docs":{},"和":{"docs":{},"温":{"docs":{},"度":{"docs":{},"上":{"docs":{},"施":{"docs":{},"加":{"docs":{},"有":{"docs":{},"限":{"docs":{},"的":{"docs":{},"约":{"docs":{},"束":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}}}}}}}}},"的":{"docs":{},"局":{"docs":{},"限":{"docs":{},"性":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}},"确":{"docs":{},"实":{"docs":{},"提":{"docs":{},"高":{"docs":{},"了":{"docs":{},"验":{"docs":{},"证":{"docs":{},"的":{"docs":{},"效":{"docs":{},"率":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}},"阶":{"docs":{},"段":{"docs":{},"发":{"docs":{},"现":{"docs":{},"问":{"docs":{},"题":{"docs":{},"并":{"docs":{},"及":{"docs":{},"时":{"docs":{},"修":{"docs":{},"改":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}}},"系":{"docs":{},"统":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}},"有":{"docs":{},"的":{"docs":{},"课":{"docs":{},"程":{"docs":{},"内":{"docs":{},"容":{"docs":{},"已":{"docs":{},"不":{"docs":{},"适":{"docs":{},"宜":{"docs":{},"于":{"docs":{},"培":{"docs":{},"养":{"docs":{},"集":{"docs":{},"成":{"docs":{},"电":{"docs":{},"路":{"docs":{},"设":{"docs":{},"计":{"docs":{},"人":{"docs":{},"才":{"docs":{},".":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}}}}}}}},"工":{"docs":{},"欲":{"docs":{},"善":{"docs":{},"其":{"docs":{},"事":{"docs":{"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":3.3636363636363633}}}}}},"具":{"docs":{},"只":{"docs":{},"关":{"docs":{},"注":{"docs":{},"数":{"docs":{},"据":{"docs":{},"路":{"docs":{},"径":{"docs":{},"综":{"docs":{},"合":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}},"在":{"docs":{},"优":{"docs":{},"化":{"docs":{},"现":{"docs":{},"实":{"docs":{},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"指":{"docs":{},"标":{"docs":{},"方":{"docs":{},"面":{"docs":{},"都":{"docs":{},"很":{"docs":{},"弱":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}},"提":{"docs":{},"供":{"docs":{},"广":{"docs":{},"泛":{"docs":{},"的":{"docs":{},"语":{"docs":{},"言":{"docs":{},"覆":{"docs":{},"盖":{"docs":{},"范":{"docs":{},"围":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}},"特":{"docs":{},"定":{"docs":{},"平":{"docs":{},"台":{"docs":{},"上":{"docs":{},"利":{"docs":{},"用":{"docs":{},"性":{"docs":{},"能":{"docs":{},"优":{"docs":{},"化":{"docs":{},"和":{"docs":{},"高":{"docs":{},"能":{"docs":{},"效":{"docs":{},"的":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}},"对":{"docs":{},"这":{"docs":{},"方":{"docs":{},"面":{"docs":{},"的":{"docs":{},"支":{"docs":{},"持":{"docs":{},"不":{"docs":{},"够":{"docs":{},"好":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}},"提":{"docs":{},"高":{"docs":{},"了":{"docs":{},"设":{"docs":{},"计":{"docs":{},"抽":{"docs":{},"象":{"docs":{},"层":{"docs":{},"次":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}},"时":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}},"显":{"docs":{},"然":{"docs":{},"领":{"docs":{},"先":{"docs":{},"于":{"docs":{},"时":{"docs":{},"代":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}},"用":{"docs":{},"于":{"docs":{},"综":{"docs":{},"合":{"docs":{},"实":{"docs":{},"现":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}},"要":{"docs":{},"求":{"docs":{},"用":{"docs":{},"户":{"docs":{},"将":{"docs":{},"详":{"docs":{},"细":{"docs":{},"的":{"docs":{},"时":{"docs":{},"序":{"docs":{},"和":{"docs":{},"接":{"docs":{},"口":{"docs":{},"信":{"docs":{},"息":{"docs":{},"以":{"docs":{},"及":{"docs":{},"综":{"docs":{},"合":{"docs":{},"约":{"docs":{},"束":{"docs":{},"嵌":{"docs":{},"入":{"docs":{},"到":{"docs":{},"源":{"docs":{},"代":{"docs":{},"码":{"docs":{},"中":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"的":{"docs":{},"时":{"docs":{},"序":{"docs":{},"分":{"docs":{},"析":{"docs":{},"功":{"docs":{},"能":{"docs":{},"已":{"docs":{},"经":{"docs":{},"非":{"docs":{},"常":{"docs":{},"强":{"docs":{},"大":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}}}}},"输":{"docs":{},"出":{"docs":{},"的":{"docs":{},"一":{"docs":{},"些":{"docs":{},"报":{"docs":{},"告":{"docs":{},",":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}}}}}}}},"进":{"docs":{},"入":{"docs":{},"该":{"docs":{},"界":{"docs":{},"面":{"docs":{},".":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}},"栏":{"docs":{},"中":{"docs":{},"的":{"docs":{},"编":{"docs":{},"译":{"docs":{},"按":{"docs":{},"钮":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}},"作":{"docs":{},"时":{"docs":{},"各":{"docs":{},"个":{"docs":{},"信":{"docs":{},"号":{"docs":{},"的":{"docs":{},"波":{"docs":{},"形":{"docs":{},".":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}}}}}}}},"程":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}},"可":{"docs":{},"以":{"docs":{},"包":{"docs":{},"含":{"docs":{},"多":{"docs":{},"个":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}},"都":{"docs":{},"自":{"docs":{},"动":{"docs":{},"包":{"docs":{},"含":{"docs":{},"一":{"docs":{},"个":{"docs":{},"名":{"docs":{},"为":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}},"中":{"docs":{},"打":{"docs":{},"开":{"docs":{},"源":{"docs":{},"文":{"docs":{},"件":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}},"所":{"docs":{},"以":{"docs":{"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887},"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.004914004914004914},"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.016260162601626018},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}},"一":{"docs":{},"般":{"docs":{},"采":{"docs":{},"用":{"docs":{},"在":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}},"来":{"docs":{},"说":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}},"利":{"docs":{},"用":{"docs":{},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"中":{"docs":{},"的":{"docs":{},"d":{"docs":{},"s":{"docs":{},"p":{"docs":{},"块":{"docs":{},"进":{"docs":{},"行":{"docs":{},"复":{"docs":{},"杂":{"docs":{},"算":{"docs":{},"术":{"docs":{},"操":{"docs":{},"作":{"docs":{},"将":{"docs":{},"会":{"docs":{},"非":{"docs":{},"常":{"docs":{},"方":{"docs":{},"便":{"docs":{},"并":{"docs":{},"且":{"docs":{},"节":{"docs":{},"省":{"docs":{},"资":{"docs":{},"源":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"大":{"docs":{},"多":{"docs":{},"数":{"docs":{},"设":{"docs":{},"计":{"docs":{},"人":{"docs":{},"员":{"docs":{},"不":{"docs":{},"愿":{"docs":{},"探":{"docs":{},"索":{"docs":{},"提":{"docs":{},"高":{"docs":{},"生":{"docs":{},"产":{"docs":{},"效":{"docs":{},"率":{"docs":{},"带":{"docs":{},"来":{"docs":{},"的":{"docs":{},"潜":{"docs":{},"在":{"docs":{},"收":{"docs":{},"益":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}}}}}}},"我":{"docs":{},"们":{"docs":{},"在":{"docs":{},"学":{"docs":{},"习":{"docs":{},"时":{"docs":{},"一":{"docs":{},"定":{"docs":{},"要":{"docs":{},"多":{"docs":{},"看":{"docs":{},"工":{"docs":{},"具":{"docs":{},"输":{"docs":{},"出":{"docs":{},"的":{"docs":{},"报":{"docs":{},"告":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}}}}}}}},"会":{"docs":{},"看":{"docs":{},"到":{"docs":{},"反":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"窗":{"docs":{},"口":{"docs":{},"中":{"docs":{},"所":{"docs":{},"有":{"docs":{},"未":{"docs":{},"使":{"docs":{},"用":{"docs":{},"的":{"0":{"docs":{},"数":{"docs":{},"据":{"docs":{},"都":{"docs":{},"被":{"docs":{},"反":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"成":{"docs":{},"了":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}},"docs":{}}}}}}}}}}}}}}}},"需":{"docs":{},"要":{"docs":{},"在":{"docs":{},"译":{"docs":{},"码":{"docs":{},"模":{"docs":{},"块":{"docs":{},"插":{"docs":{},"入":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}},"通":{"docs":{},"过":{"docs":{},"使":{"docs":{},"能":{"docs":{},"信":{"docs":{},"号":{"docs":{},"来":{"docs":{},"选":{"docs":{},"择":{"docs":{},"哪":{"docs":{},"一":{"docs":{},"位":{"docs":{},"数":{"docs":{},"码":{"docs":{},"管":{"docs":{},"输":{"docs":{},"出":{"docs":{},"什":{"docs":{},"么":{"docs":{},"数":{"docs":{},"据":{"docs":{},".":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}}}}}}}}}}}}}}}}}},"需":{"docs":{},"要":{"docs":{},"设":{"docs":{},"计":{"docs":{},"按":{"docs":{},"键":{"docs":{},"消":{"docs":{},"抖":{"docs":{},"模":{"docs":{},"块":{"docs":{},"以":{"docs":{},"免":{"docs":{},"按":{"docs":{},"键":{"docs":{},"抖":{"docs":{},"动":{"docs":{},"带":{"docs":{},"来":{"docs":{},"未":{"docs":{},"预":{"docs":{},"期":{"docs":{},"的":{"docs":{},"系":{"docs":{},"统":{"docs":{},"错":{"docs":{},"误":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"软":{"docs":{},"件":{"docs":{},"编":{"docs":{},"程":{"docs":{},"部":{"docs":{},"分":{"docs":{},"主":{"docs":{},"要":{"docs":{},"考":{"docs":{},"虑":{"docs":{},"的":{"docs":{},"问":{"docs":{},"题":{"docs":{},"便":{"docs":{},"是":{"docs":{},"如":{"docs":{},"何":{"docs":{},"编":{"docs":{},"写":{"docs":{},"程":{"docs":{},"序":{"docs":{},"才":{"docs":{},"可":{"docs":{},"以":{"docs":{},"编":{"docs":{},"译":{"docs":{},"出":{"docs":{},"能":{"docs":{},"高":{"docs":{},"效":{"docs":{},"地":{"docs":{},"控":{"docs":{},"制":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"的":{"docs":{},"指":{"docs":{},"令":{"docs":{},".":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"只":{"docs":{},"能":{"docs":{},"将":{"docs":{},"命":{"docs":{},"令":{"docs":{},"设":{"docs":{},"置":{"docs":{},"在":{"docs":{},"生":{"docs":{},"成":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}},"这":{"docs":{},"里":{"docs":{},"勾":{"docs":{},"选":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}},"我":{"docs":{},"们":{"docs":{},"需":{"docs":{},"要":{"docs":{},"把":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}},"选":{"docs":{},"择":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}},"接":{"docs":{},"下":{"docs":{},"来":{"docs":{},"的":{"docs":{},"程":{"docs":{},"序":{"docs":{},"运":{"docs":{},"行":{"docs":{},"现":{"docs":{},"象":{"docs":{},"都":{"docs":{},"是":{"docs":{},"软":{"docs":{},"件":{"docs":{},"仿":{"docs":{},"真":{"docs":{},"得":{"docs":{},"到":{"docs":{},"的":{"docs":{},".":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}}}}}}}}}},"不":{"docs":{},"同":{"docs":{},"指":{"docs":{},"令":{"docs":{},"集":{"docs":{},"架":{"docs":{},"构":{"docs":{},"中":{"docs":{},"的":{"docs":{},"规":{"docs":{},"定":{"docs":{},"也":{"docs":{},"各":{"docs":{},"不":{"docs":{},"相":{"docs":{},"同":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}},"当":{"docs":{},"你":{"docs":{},"是":{"docs":{},"一":{"docs":{},"个":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}},"对":{"docs":{},"于":{"docs":{},"一":{"docs":{},"次":{"docs":{},"总":{"docs":{},"线":{"docs":{},"操":{"docs":{},"作":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}}}},"不":{"docs":{},"能":{"docs":{},"比":{"docs":{},"拟":{"docs":{},"的":{"docs":{},"优":{"docs":{},"势":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}},"有":{"docs":{},"的":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}},"器":{"docs":{},"件":{"docs":{},"都":{"docs":{},"被":{"docs":{},"封":{"docs":{},"装":{"docs":{},"在":{"docs":{},"同":{"docs":{},"一":{"docs":{},"硅":{"docs":{},"片":{"docs":{},"上":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}},"存":{"docs":{},"储":{"docs":{},"单":{"docs":{},"元":{"docs":{},"都":{"docs":{},"可":{"docs":{},"以":{"docs":{},"使":{"docs":{},"用":{"docs":{},"嵌":{"docs":{},"入":{"docs":{},"的":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}},"程":{"docs":{},"序":{"docs":{},"段":{"docs":{},"共":{"docs":{},"同":{"docs":{},"构":{"docs":{},"成":{"docs":{},"了":{"docs":{},"目":{"docs":{},"标":{"docs":{},"文":{"docs":{},"件":{"docs":{},"中":{"docs":{},"完":{"docs":{},"整":{"docs":{},"的":{"docs":{},"代":{"docs":{},"码":{"docs":{},"段":{"docs":{},"(":{"docs":{},".":{"docs":{},"t":{"docs":{},"e":{"docs":{},"x":{"docs":{},"t":{"docs":{},")":{"docs":{},".":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"外":{"docs":{},"设":{"docs":{},"在":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"核":{"docs":{},"看":{"docs":{},"来":{"docs":{},"都":{"docs":{},"是":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}},"灯":{"docs":{},"同":{"docs":{},"时":{"docs":{},"闪":{"docs":{},"烁":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}},"都":{"docs":{},"不":{"docs":{},"亮":{"docs":{},";":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}},"需":{"docs":{},"的":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}},"要":{"docs":{},"的":{"docs":{},"宽":{"docs":{},"度":{"docs":{},"是":{"docs":{},"不":{"docs":{},"同":{"docs":{},"的":{"docs":{},".":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}},"相":{"docs":{},"关":{"docs":{},"步":{"docs":{},"骤":{"docs":{},".":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}},"本":{"docs":{},"章":{"docs":{},"将":{"docs":{},"对":{"docs":{},"之":{"docs":{},"后":{"docs":{},"介":{"docs":{},"绍":{"docs":{},"的":{"docs":{},"实":{"docs":{},"验":{"docs":{},"内":{"docs":{},"容":{"docs":{},"中":{"docs":{},"使":{"docs":{},"用":{"docs":{},"到":{"docs":{},"的":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"平":{"docs":{},"台":{"docs":{},"和":{"docs":{},"各":{"docs":{},"种":{"docs":{},"开":{"docs":{},"发":{"docs":{},"工":{"docs":{},"具":{"docs":{},"软":{"docs":{},"件":{"docs":{},"做":{"docs":{},"简":{"docs":{},"要":{"docs":{},"的":{"docs":{},"介":{"docs":{},"绍":{"docs":{},".":{"docs":{"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"实":{"docs":{},"现":{"docs":{},"的":{"docs":{},"s":{"docs":{},"o":{"docs":{},"c":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}}},"如":{"docs":{},"下":{"docs":{},"图":{"docs":{},"所":{"docs":{},"示":{"docs":{},"的":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}}}}}}}}},"节":{"docs":{},"的":{"docs":{},"实":{"docs":{},"验":{"docs":{},"完":{"docs":{},"成":{"docs":{},"了":{"docs":{},".":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}},"小":{"docs":{},"结":{"docs":{"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":10.018867924528301},"lab4/conclusion.html":{"ref":"lab4/conclusion.html","tf":10}}}},"用":{"docs":{},"两":{"docs":{},"种":{"docs":{},"不":{"docs":{},"同":{"docs":{},"的":{"docs":{},"方":{"docs":{},"式":{"docs":{},"实":{"docs":{},"现":{"docs":{},"了":{"docs":{},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"外":{"docs":{},"设":{"docs":{},",":{"docs":{"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886}}}}}}}}}}}}}}}}}}},"以":{"docs":{},"键":{"docs":{},"盘":{"docs":{},"模":{"docs":{},"块":{"docs":{},"实":{"docs":{},"验":{"docs":{},"为":{"docs":{},"基":{"docs":{},"础":{"docs":{},",":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}}}}}}}}}}}}},"节":{"docs":{},"将":{"docs":{},"致":{"docs":{},"力":{"docs":{},"于":{"docs":{},"回":{"docs":{},"答":{"docs":{},"这":{"docs":{},"些":{"docs":{},"问":{"docs":{},"题":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}},"对":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}},"的":{"docs":{},"剩":{"docs":{},"余":{"docs":{},"部":{"docs":{},"分":{"docs":{},"将":{"docs":{},"对":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}},"和":{"docs":{},"接":{"docs":{},"下":{"docs":{},"来":{"docs":{},"的":{"docs":{},"三":{"docs":{},"节":{"docs":{},"将":{"docs":{},"要":{"docs":{},"介":{"docs":{},"绍":{"docs":{},"本":{"docs":{},"次":{"docs":{},"实":{"docs":{},"验":{"docs":{},"过":{"docs":{},"程":{"docs":{},"中":{"docs":{},"用":{"docs":{},"到":{"docs":{},"的":{"docs":{},"三":{"docs":{},"个":{"docs":{},"软":{"docs":{},"件":{"docs":{},":":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"书":{"docs":{},"使":{"docs":{},"用":{"docs":{},"的":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}},"提":{"docs":{},"供":{"docs":{},"的":{"docs":{},"代":{"docs":{},"码":{"docs":{},"工":{"docs":{},"程":{"docs":{},"名":{"docs":{},"为":{"docs":{},"\"":{"docs":{},"c":{"docs":{},"o":{"docs":{},"r":{"docs":{},"t":{"docs":{},"e":{"docs":{},"x":{"docs":{},"m":{"0":{"docs":{},"_":{"docs":{},"s":{"docs":{},"o":{"docs":{},"c":{"docs":{},"\"":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}},"docs":{}}}}}}}}}}}}}}}}}}},"次":{"docs":{},"实":{"docs":{},"验":{"docs":{},"使":{"docs":{},"用":{"docs":{},"的":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"开":{"docs":{},"发":{"docs":{},"板":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}},"开":{"docs":{},"发":{"docs":{},"板":{"docs":{},"提":{"docs":{},"供":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}},"实":{"docs":{},"现":{"docs":{},"的":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}},"给":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"的":{"docs":{},"s":{"docs":{},"o":{"docs":{},"c":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}}}}}}},"的":{"docs":{},"代":{"docs":{},"码":{"docs":{},"都":{"docs":{},"在":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}},"实":{"docs":{},"验":{"docs":{},"中":{"docs":{},"中":{"docs":{},"断":{"docs":{},"服":{"docs":{},"务":{"docs":{},"程":{"docs":{},"序":{"docs":{},"中":{"docs":{},"只":{"docs":{},"有":{"docs":{},"一":{"docs":{},"条":{"docs":{},"指":{"docs":{},"令":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}}}},"总":{"docs":{},"线":{"docs":{},"译":{"docs":{},"码":{"docs":{},"器":{"docs":{},"的":{"docs":{},"描":{"docs":{},"述":{"docs":{},"方":{"docs":{},"法":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}},"只":{"docs":{},"会":{"docs":{},"教":{"docs":{},"你":{"docs":{},"基":{"docs":{},"于":{"docs":{},"现":{"docs":{},"有":{"docs":{},"的":{"docs":{},"代":{"docs":{},"码":{"docs":{},"基":{"docs":{},"础":{"docs":{},"改":{"docs":{},"进":{"docs":{},"实":{"docs":{},"现":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}}}}}}}}}}},"将":{"docs":{},"会":{"docs":{},"在":{"docs":{},"此":{"docs":{},"文":{"docs":{},"档":{"docs":{},"的":{"docs":{},"基":{"docs":{},"础":{"docs":{},"上":{"docs":{},"精":{"docs":{},"简":{"docs":{},"设":{"docs":{},"计":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}}}}},"已":{"docs":{},"经":{"docs":{},"编":{"docs":{},"写":{"docs":{},"好":{"docs":{},"如":{"docs":{},"下":{"docs":{},"图":{"docs":{},"所":{"docs":{},"示":{"docs":{},"的":{"docs":{},"总":{"docs":{},"线":{"docs":{},"扩":{"docs":{},"展":{"docs":{},"模":{"docs":{},"块":{"docs":{},".":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}}}}}}}},"所":{"docs":{},"搭":{"docs":{},"建":{"docs":{},"的":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}},"需":{"docs":{},"要":{"docs":{},"用":{"docs":{},"到":{"docs":{},"的":{"docs":{},"工":{"docs":{},"具":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}},"门":{"docs":{},"课":{"docs":{},"程":{"docs":{},"的":{"docs":{},"助":{"docs":{},"教":{"docs":{},"经":{"docs":{},"验":{"docs":{},"丰":{"docs":{},"富":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}},"网":{"docs":{},"页":{"docs":{},"为":{"docs":{},"电":{"docs":{},"子":{"docs":{},"科":{"docs":{},"技":{"docs":{},"大":{"docs":{},"学":{"docs":{},"示":{"docs":{},"范":{"docs":{},"性":{"docs":{},"微":{"docs":{},"电":{"docs":{},"子":{"docs":{},"学":{"docs":{},"院":{"docs":{},"为":{"docs":{},"集":{"docs":{},"成":{"docs":{},"电":{"docs":{},"路":{"docs":{},"设":{"docs":{},"计":{"docs":{},"与":{"docs":{},"集":{"docs":{},"成":{"docs":{},"系":{"docs":{},"统":{"docs":{},"专":{"docs":{},"业":{"docs":{},"同":{"docs":{},"学":{"docs":{},"开":{"docs":{},"设":{"docs":{},"的":{"docs":{},"「":{"docs":{},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"系":{"docs":{},"统":{"docs":{},"结":{"docs":{},"构":{"docs":{},"与":{"docs":{},"嵌":{"docs":{},"入":{"docs":{},"式":{"docs":{},"系":{"docs":{},"统":{"docs":{},"设":{"docs":{},"计":{"docs":{},"」":{"docs":{},"课":{"docs":{},"程":{"docs":{},"配":{"docs":{},"套":{"docs":{},"实":{"docs":{},"验":{"docs":{},"线":{"docs":{},"上":{"docs":{},"教":{"docs":{},"学":{"docs":{},"网":{"docs":{},"站":{"docs":{},".":{"docs":{},"该":{"docs":{},"课":{"docs":{},"程":{"docs":{},"前":{"docs":{},"身":{"docs":{},"为":{"docs":{},"「":{"docs":{},"微":{"docs":{},"型":{"docs":{},"计":{"docs":{},"算":{"docs":{},"机":{"docs":{},"原":{"docs":{},"理":{"docs":{},"与":{"docs":{},"接":{"docs":{},"口":{"docs":{},"技":{"docs":{},"术":{"docs":{},"」":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"课":{"docs":{},"程":{"docs":{},"以":{"docs":{},"培":{"docs":{},"养":{"docs":{},"熟":{"docs":{},"练":{"docs":{},"掌":{"docs":{},"握":{"docs":{},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}},"配":{"docs":{},"套":{"docs":{},"实":{"docs":{},"验":{"docs":{},"主":{"docs":{},"要":{"docs":{},"讲":{"docs":{},"授":{"docs":{},"基":{"docs":{},"于":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}},"项":{"docs":{},"目":{"docs":{},"部":{"docs":{},"分":{"docs":{},"网":{"docs":{},"页":{"docs":{},"风":{"docs":{},"格":{"docs":{},"以":{"docs":{},"及":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}},"采":{"docs":{},"用":{"docs":{},"知":{"docs":{},"识":{"docs":{},"共":{"docs":{},"享":{"docs":{},"署":{"docs":{},"名":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}},"然":{"docs":{},"后":{"docs":{},"在":{"docs":{},"这":{"docs":{},"个":{"docs":{},"原":{"docs":{},"型":{"docs":{},"基":{"docs":{},"础":{"docs":{},"上":{"docs":{},"学":{"docs":{},"习":{"docs":{},"一":{"docs":{},"些":{"docs":{},"嵌":{"docs":{},"入":{"docs":{},"式":{"docs":{},"软":{"docs":{},"件":{"docs":{},"开":{"docs":{},"发":{"docs":{},"和":{"docs":{},"软":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"协":{"docs":{},"同":{"docs":{},"设":{"docs":{},"计":{"docs":{},"的":{"docs":{},"知":{"docs":{},"识":{"docs":{},",":{"docs":{"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"给":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}},"将":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"代":{"docs":{},"码":{"docs":{},"与":{"docs":{},"指":{"docs":{},"令":{"docs":{},"集":{"docs":{},"对":{"docs":{},"应":{"docs":{},"生":{"docs":{},"成":{"docs":{},"机":{"docs":{},"器":{"docs":{},"码":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}}}}}}}}}}}}}}},"以":{"docs":{},"这":{"docs":{},"个":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"作":{"docs":{},"为":{"docs":{},"索":{"docs":{},"引":{"docs":{},"去":{"docs":{},"加":{"docs":{},"载":{"docs":{},"对":{"docs":{},"应":{"docs":{},"地":{"docs":{},"址":{"docs":{},"处":{"docs":{},"的":{"docs":{},"内":{"docs":{},"存":{"docs":{},"数":{"docs":{},"据":{"docs":{},".":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}}}}}}}}}}}}},"把":{"docs":{},"这":{"docs":{},"个":{"docs":{},"数":{"docs":{},"据":{"docs":{},"加":{"docs":{},"载":{"docs":{},"到":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"中":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}},"用":{"docs":{},"这":{"docs":{},"个":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"去":{"docs":{},"寻":{"docs":{},"址":{"docs":{},"内":{"docs":{},"存":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}},"点":{"docs":{},"击":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}},"链":{"docs":{},"接":{"docs":{},"生":{"docs":{},"成":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}},"看":{"docs":{},"一":{"docs":{},"看":{"docs":{},"下":{"docs":{},"面":{"docs":{},"的":{"docs":{},"内":{"docs":{},"容":{"docs":{},".":{"docs":{},".":{"docs":{},".":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"在":{"docs":{},"中":{"docs":{},"断":{"docs":{},"服":{"docs":{},"务":{"docs":{},"程":{"docs":{},"序":{"docs":{},"中":{"docs":{},",":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}}}}}}}}}}}}}},"而":{"docs":{},"怎":{"docs":{},"样":{"docs":{},"将":{"docs":{},"一":{"docs":{},"个":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694},"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}},"由":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}},"于":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717},"lab3/background.html":{"ref":"lab3/background.html","tf":0.007751937984496124},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}},"本":{"docs":{},"实":{"docs":{},"验":{"docs":{},"是":{"docs":{},"在":{"docs":{"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304}}}},"的":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"设":{"docs":{},"计":{"docs":{},"部":{"docs":{},"分":{"docs":{},"使":{"docs":{},"用":{"docs":{"verilog/introduction.html":{"ref":"verilog/introduction.html","tf":0.030303030303030304}}}}}}}}}}}}}},"时":{"docs":{},"钟":{"docs":{},"信":{"docs":{},"号":{"docs":{},"到":{"docs":{},"各":{"docs":{},"个":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"的":{"docs":{},"距":{"docs":{},"离":{"docs":{},"不":{"docs":{},"同":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}},"绝":{"docs":{},"大":{"docs":{},"多":{"docs":{},"数":{"docs":{},"应":{"docs":{},"用":{"docs":{},"都":{"docs":{},"需":{"docs":{},"要":{"docs":{},"使":{"docs":{},"用":{"docs":{},"存":{"docs":{},"储":{"docs":{},"单":{"docs":{},"元":{"docs":{},"进":{"docs":{},"行":{"docs":{},"数":{"docs":{},"据":{"docs":{},"存":{"docs":{},"储":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}}}}},"变":{"docs":{},"量":{"docs":{},"标":{"docs":{},"号":{"docs":{},"代":{"docs":{},"表":{"docs":{},"的":{"docs":{},"是":{"docs":{},"变":{"docs":{},"量":{"docs":{},"的":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}},"我":{"docs":{},"们":{"docs":{},"要":{"docs":{},"对":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}},"同":{"docs":{},"一":{"docs":{},"时":{"docs":{},"间":{"docs":{},"只":{"docs":{},"能":{"docs":{},"输":{"docs":{},"出":{"docs":{},"一":{"docs":{},"个":{"docs":{},"数":{"docs":{},"据":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}}}}}}},"在":{"docs":{},"上":{"docs":{},"一":{"docs":{},"节":{"docs":{},"中":{"docs":{},"我":{"docs":{},"们":{"docs":{},"设":{"docs":{},"置":{"docs":{},"调":{"docs":{},"试":{"docs":{},"模":{"docs":{},"式":{"docs":{},"为":{"docs":{},"软":{"docs":{},"件":{"docs":{},"仿":{"docs":{},"真":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}}}}}}}}},"不":{"docs":{},"同":{"docs":{},"指":{"docs":{},"令":{"docs":{},"集":{"docs":{},"架":{"docs":{},"构":{"docs":{},"中":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"的":{"docs":{},"数":{"docs":{},"量":{"docs":{},"和":{"docs":{},"功":{"docs":{},"能":{"docs":{},"不":{"docs":{},"同":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}}}}},"其":{"docs":{},"地":{"docs":{},"址":{"docs":{},"编":{"docs":{},"码":{"docs":{},"为":{"0":{"docs":{},"x":{"0":{"0":{"0":{"0":{"0":{"0":{"0":{"0":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}}},"docs":{}}}}}}},"调":{"docs":{},"试":{"docs":{},"是":{"docs":{},"进":{"docs":{},"行":{"docs":{},"的":{"docs":{},"单":{"docs":{},"步":{"docs":{},"调":{"docs":{},"试":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}},"外":{"docs":{},"设":{"docs":{},"的":{"docs":{},"有":{"docs":{},"效":{"docs":{},"地":{"docs":{},"址":{"docs":{},"长":{"docs":{},"度":{"docs":{},"不":{"docs":{},"同":{"docs":{},"(":{"docs":{},"如":{"docs":{},"指":{"docs":{},"令":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"的":{"docs":{},"有":{"docs":{},"效":{"docs":{},"长":{"docs":{},"度":{"docs":{},"为":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}}}}}}}}}}}}}}},"多":{"docs":{},"方":{"docs":{},"面":{"docs":{},"的":{"docs":{},"客":{"docs":{},"观":{"docs":{},"原":{"docs":{},"因":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}},"多":{"docs":{},"个":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}},"设":{"docs":{},"计":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}},"的":{"docs":{},"一":{"docs":{},"个":{"docs":{},"基":{"docs":{},"础":{"docs":{},".":{"docs":{"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304}}}}}}}},"者":{"docs":{},"可":{"docs":{},"以":{"docs":{},"通":{"docs":{},"过":{"docs":{},"编":{"docs":{},"程":{"docs":{},"对":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}},"的":{"docs":{},"生":{"docs":{},"产":{"docs":{},"效":{"docs":{},"率":{"docs":{},"大":{"docs":{},"大":{"docs":{},"提":{"docs":{},"高":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}},"通":{"docs":{},"常":{"docs":{},"将":{"docs":{},"复":{"docs":{},"杂":{"docs":{},"的":{"docs":{},"功":{"docs":{},"能":{"docs":{},"划":{"docs":{},"分":{"docs":{},"为":{"docs":{},"简":{"docs":{},"单":{"docs":{},"的":{"docs":{},"功":{"docs":{},"能":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}},"中":{"docs":{},"在":{"docs":{},"第":{"docs":{},"一":{"docs":{},"次":{"docs":{},"流":{"docs":{},"片":{"docs":{},"时":{"docs":{},"不":{"docs":{},"会":{"docs":{},"出":{"docs":{},"现":{"docs":{},"故":{"docs":{},"障":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}}}},"是":{"docs":{},"确":{"docs":{},"保":{"docs":{},"其":{"docs":{},"功":{"docs":{},"能":{"docs":{},"正":{"docs":{},"确":{"docs":{},"的":{"docs":{},"可":{"docs":{},"靠":{"docs":{},"方":{"docs":{},"法":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}}},"过":{"docs":{},"程":{"docs":{},"完":{"docs":{},"成":{"docs":{},"后":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}},"不":{"docs":{},"同":{"docs":{},"之":{"docs":{},"处":{"docs":{},"在":{"docs":{},"于":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}},"公":{"docs":{},"司":{"docs":{},"更":{"docs":{},"多":{"docs":{},"地":{"docs":{},"应":{"docs":{},"用":{"docs":{},"于":{"docs":{},"实":{"docs":{},"际":{"docs":{},"开":{"docs":{},"发":{"docs":{},"工":{"docs":{},"作":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}},"师":{"docs":{},"需":{"docs":{},"要":{"docs":{},"一":{"docs":{},"个":{"docs":{},"令":{"docs":{},"人":{"docs":{},"信":{"docs":{},"服":{"docs":{},"的":{"docs":{},"理":{"docs":{},"由":{"docs":{},"来":{"docs":{},"促":{"docs":{},"使":{"docs":{},"他":{"docs":{},"们":{"docs":{},"采":{"docs":{},"用":{"docs":{},"新":{"docs":{},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"方":{"docs":{},"法":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}}}}}}}},"方":{"docs":{},"法":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":10.0026525198939}},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}},"流":{"docs":{},"程":{"docs":{},"可":{"docs":{},"以":{"docs":{},"实":{"docs":{},"现":{"docs":{},"良":{"docs":{},"好":{"docs":{},"的":{"docs":{},"结":{"docs":{},"果":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}},"非":{"docs":{},"常":{"docs":{},"类":{"docs":{},"似":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}},"相":{"docs":{},"比":{"docs":{},"差":{"docs":{},"不":{"docs":{},"多":{"docs":{},"甚":{"docs":{},"至":{"docs":{},"更":{"docs":{},"好":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}},"所":{"docs":{},"需":{"docs":{},"的":{"docs":{},"控":{"docs":{},"制":{"docs":{},"信":{"docs":{},"号":{"docs":{},"输":{"docs":{},"入":{"docs":{},"的":{"docs":{},"数":{"docs":{},"量":{"docs":{},"应":{"docs":{},"该":{"docs":{},"最":{"docs":{},"小":{"docs":{},"化":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}}}}}}}}},"人":{"docs":{},"员":{"docs":{},"不":{"docs":{},"可":{"docs":{},"能":{"docs":{},"把":{"docs":{},"每":{"docs":{},"一":{"docs":{},"种":{"docs":{},"芯":{"docs":{},"片":{"docs":{},"的":{"docs":{},"通":{"docs":{},"信":{"docs":{},"协":{"docs":{},"议":{"docs":{},"都":{"docs":{},"制":{"docs":{},"作":{"docs":{},"成":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"的":{"docs":{},"形":{"docs":{},"式":{"docs":{},"集":{"docs":{},"成":{"docs":{},"在":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"与":{"docs":{},"集":{"docs":{},"成":{"docs":{},"、":{"docs":{},"中":{"docs":{},"断":{"docs":{},"系":{"docs":{},"统":{"docs":{},"与":{"docs":{},"人":{"docs":{},"机":{"docs":{},"接":{"docs":{},"口":{"docs":{},"等":{"docs":{},"五":{"docs":{},"个":{"docs":{},"方":{"docs":{},"面":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}}}}},"置":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.009925558312655087}},"/":{"docs":{},"复":{"docs":{},"位":{"docs":{},"和":{"docs":{},"写":{"docs":{},"使":{"docs":{},"能":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}},"为":{"docs":{},"低":{"docs":{},"电":{"docs":{},"平":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}},"高":{"docs":{},"电":{"docs":{},"平":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}},"一":{"docs":{},"块":{"docs":{},"起":{"docs":{},"始":{"docs":{},"地":{"docs":{},"址":{"docs":{},"为":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}},"中":{"docs":{},"的":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.004962779156327543}}}},"多":{"docs":{},"个":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}},"运":{"docs":{},"行":{"docs":{},"在":{"docs":{},"软":{"docs":{},"件":{"docs":{},"仿":{"docs":{},"真":{"docs":{},"模":{"docs":{},"式":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}},",":{"1":{"docs":{},"b":{"docs":{},"'":{"1":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"docs":{}}}},"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.01718213058419244},"lab3/background.html":{"ref":"lab3/background.html","tf":0.04263565891472868},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.024390243902439025},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.007113821138211382},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.008264462809917356},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"w":{"docs":{},"h":{"docs":{},"i":{"docs":{},"l":{"docs":{},"e":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}},"a":{"docs":{},"r":{"docs":{},"r":{"docs":{},"a":{"docs":{},"y":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.004914004914004914}}}}},"t":{"docs":{},"i":{"docs":{},"x":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.010958904109589041}}}}},"m":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.028985507246376812},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":5.016339869281046},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.007444168734491315},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506},"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}},"v":{"6":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}},"docs":{}}},"e":{"docs":{},"a":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}},"s":{"docs":{},"i":{"docs":{},"c":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.022113022113022112},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.0125},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.007957559681697613}},"?":{"docs":{},"a":{"docs":{},"s":{"docs":{},"i":{"docs":{},"c":{"docs":{},",":{"docs":{},"全":{"docs":{},"程":{"docs":{},"a":{"docs":{},"p":{"docs":{},"p":{"docs":{},"l":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}},"和":{"docs":{},"其":{"docs":{},"他":{"docs":{},"芯":{"docs":{},"片":{"docs":{},"有":{"docs":{},"什":{"docs":{},"么":{"docs":{},"不":{"docs":{},"同":{"docs":{},"?":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}},"s":{"docs":{},"e":{"docs":{},"m":{"docs":{},"b":{"docs":{},"l":{"docs":{},"e":{"docs":{},"r":{"docs":{},")":{"docs":{},"编":{"docs":{},"译":{"docs":{},"成":{"docs":{},"为":{"docs":{},"机":{"docs":{},"器":{"docs":{},"码":{"docs":{},"十":{"docs":{},"六":{"docs":{},"进":{"docs":{},"制":{"docs":{},"文":{"docs":{},"件":{"docs":{},".":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}}}}}}}}}}}}}}}}}}},"i":{"docs":{},"g":{"docs":{},"n":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/background.html":{"ref":"lab3/background.html","tf":0.007751937984496124},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.012195121951219513},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.013207547169811321},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.029787234042553193}}}}}}},"n":{"docs":{},"s":{"docs":{},"i":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.005305039787798408}}}},"a":{"docs":{},"l":{"docs":{},"o":{"docs":{},"g":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}},"u":{"docs":{},"t":{"docs":{},"o":{"docs":{},"p":{"docs":{},"i":{"docs":{},"l":{"docs":{},"o":{"docs":{},"t":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.005305039787798408}}}}}}}}}},"d":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}},"d":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}},"e":{"docs":{},"r":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.009900990099009901}}}},"r":{"docs":{},"e":{"docs":{},"s":{"docs":{},"s":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.015503875968992248}}}}}}},"c":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}},"l":{"docs":{},"i":{"docs":{},"g":{"docs":{},"n":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}},"g":{"docs":{},"o":{"docs":{},"r":{"docs":{},"i":{"docs":{},"t":{"docs":{},"h":{"docs":{},"m":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.009900990099009901}}}}}}}}},"w":{"docs":{},"a":{"docs":{},"y":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.011320754716981131},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}},"s":{"docs":{},"@":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}},"(":{"docs":{},"*":{"docs":{},")":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}},"(":{"docs":{},"*":{"docs":{},")":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}},"t":{"docs":{},"p":{"docs":{},"c":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.01639344262295082}},"s":{"docs":{},"?":{"docs":{},"试":{"docs":{},"想":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}},"h":{"docs":{},"b":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.007751937984496124}},"l":{"docs":{},"i":{"docs":{},"t":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}},"m":{"docs":{},"b":{"docs":{},"a":{"docs":{},"®":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.003875968992248062}}}}}},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.007547169811320755},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.006382978723404255}}},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"[":{"0":{"docs":{},"]":{"docs":{},")":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}},"docs":{}}},"h":{"1":{"2":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},"4":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},"docs":{}},"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774}},"d":{"docs":{},"l":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.007957559681697613},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.00821917808219178},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"verilog/introduction.html":{"ref":"verilog/introduction.html","tf":0.06060606060606061},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},")":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}},"基":{"docs":{},"本":{"docs":{},"语":{"docs":{},"法":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"中":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}},"l":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.04509283819628647}},"s":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}},"e":{"docs":{},"l":{"docs":{},"p":{"docs":{},".":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818}}}}},"x":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.004962779156327543}}}},"a":{"docs":{},"d":{"docs":{},"d":{"docs":{},"r":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.007751937984496124}},"[":{"3":{"1":{"docs":{},":":{"0":{"docs":{},"]":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}},"docs":{}}},"docs":{}},"docs":{}}}}},"l":{"docs":{},"f":{"docs":{},"w":{"docs":{},"o":{"docs":{},"r":{"docs":{},"d":{"1":{"0":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}},"docs":{}},"docs":{}}}}}}}},"b":{"docs":{},"u":{"docs":{},"r":{"docs":{},"s":{"docs":{},"t":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}},"[":{"0":{"docs":{},"]":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}},"1":{"docs":{},"]":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}},"2":{"docs":{},":":{"0":{"docs":{},"]":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}},"docs":{}},"]":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}},"docs":{}}}}}}},"r":{"docs":{},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}},"[":{"3":{"1":{"docs":{},":":{"0":{"docs":{},"]":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}},"docs":{}}},"docs":{}},"docs":{}}}}}},"e":{"docs":{},"a":{"docs":{},"d":{"docs":{},"i":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.02131782945736434}}},"o":{"docs":{},"u":{"docs":{},"t":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}},"y":{"docs":{},"o":{"docs":{},"u":{"docs":{},"t":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.003875968992248062}}}}},"就":{"docs":{},"会":{"docs":{},"被":{"docs":{},"切":{"docs":{},"换":{"docs":{},"到":{"docs":{},"自":{"docs":{},"己":{"docs":{},"的":{"docs":{},"输":{"docs":{},"出":{"docs":{},"h":{"docs":{},"r":{"docs":{},"e":{"docs":{},"a":{"docs":{},"d":{"docs":{},"o":{"docs":{},"u":{"docs":{},"t":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}}}}}}}}}}}},"s":{"docs":{},"p":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}},"s":{"docs":{},"e":{"docs":{},"l":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.003875968992248062}}}},"i":{"docs":{},"z":{"docs":{},"e":{"docs":{},"[":{"2":{"docs":{},":":{"0":{"docs":{},"]":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}},"docs":{}}},"docs":{}}}}}},"t":{"docs":{},"r":{"docs":{},"a":{"docs":{},"n":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}},"s":{"docs":{},"[":{"0":{"docs":{},"]":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}},"1":{"docs":{},":":{"0":{"docs":{},"]":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}},"docs":{}}},"docs":{}}}}}}},"w":{"docs":{},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}},"[":{"3":{"1":{"docs":{},":":{"0":{"docs":{},"]":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}},"docs":{}}},"docs":{}},"docs":{}}}}}},"r":{"docs":{},"i":{"docs":{},"t":{"docs":{},"e":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}},"o":{"docs":{},"t":{"docs":{},"m":{"docs":{},"a":{"docs":{},"i":{"docs":{},"l":{"docs":{},".":{"docs":{},"c":{"docs":{},"o":{"docs":{},"m":{"docs":{},")":{"docs":{},"发":{"docs":{},"邮":{"docs":{},"件":{"docs":{},"详":{"docs":{},"细":{"docs":{},"讨":{"docs":{},"论":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}},"m":{"0":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.006535947712418301},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.009925558312655087},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506},"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372},"lab3/background.html":{"ref":"lab3/background.html","tf":0.005813953488372093},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.039473684210526314},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}},"不":{"docs":{},"支":{"docs":{},"持":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}},"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}},"a":{"docs":{},"c":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}},"p":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.007751937984496124},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}},"s":{"docs":{},"t":{"docs":{},"e":{"docs":{},"r":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.03488372093023256},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}},"o":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}},"d":{"docs":{},"e":{"1":{"docs":{},";":{"docs":{},"e":{"docs":{},"n":{"docs":{},"d":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}},"2":{"docs":{},";":{"docs":{},"e":{"docs":{},"n":{"docs":{},"d":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}},"3":{"docs":{},";":{"docs":{},"e":{"docs":{},"n":{"docs":{},"d":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}},"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.005509641873278237}},"l":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}},"s":{"docs":{},"i":{"docs":{},"m":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":10.072727272727272},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.004962779156327543},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}},"界":{"docs":{},"面":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818}}}}}}}}},"u":{"docs":{},"l":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.006382978723404255}}}}},"v":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.006535947712418301},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.01485148514851485},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.008130081300813009},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}},"u":{"docs":{},"n":{"docs":{},"t":{"docs":{},"a":{"docs":{},"i":{"docs":{},"n":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}},"d":{"docs":{},"k":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406}}}},"c":{"docs":{},"u":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}},"e":{"docs":{},"m":{"docs":{},"o":{"docs":{},"r":{"docs":{},"i":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"lab3/background.html":{"ref":"lab3/background.html","tf":0.007751937984496124},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}},"u":{"docs":{},"x":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.005813953488372093},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}},"p":{"0":{"docs":{},"_":{"docs":{},"h":{"docs":{},"s":{"docs":{},"e":{"docs":{},"l":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}},"1":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}},"_":{"docs":{},"h":{"docs":{},"s":{"docs":{},"e":{"docs":{},"l":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.012195121951219513},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}},"、":{"docs":{},"p":{"2":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},"4":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"docs":{}}}},"2":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}},"_":{"docs":{},"h":{"docs":{},"s":{"docs":{},"e":{"docs":{},"l":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}}}},"3":{"docs":{},"_":{"docs":{},"h":{"docs":{},"s":{"docs":{},"e":{"docs":{},"l":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}},"4":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522}},"_":{"docs":{},"h":{"docs":{},"s":{"docs":{},"e":{"docs":{},"l":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}},"9":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},"docs":{},"r":{"docs":{},"o":{"docs":{},"c":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}},"e":{"docs":{},"s":{"docs":{},"s":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"o":{"docs":{},"r":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}},"g":{"docs":{},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{},"m":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}},"j":{"docs":{},"e":{"docs":{},"c":{"docs":{},"t":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}},".":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}},"t":{"docs":{},"o":{"docs":{},"c":{"docs":{},"o":{"docs":{},"l":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.003875968992248062}}}}}}}},"i":{"docs":{},"m":{"docs":{},"e":{"docs":{},",":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.03636363636363636}}}}}}},"v":{"docs":{},"t":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}},"a":{"docs":{},"t":{"docs":{},"h":{"docs":{},")":{"docs":{},"导":{"docs":{},"致":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{},"e":{"docs":{},"t":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.012195121951219513},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.005660377358490566}},"e":{"docs":{},"r":{"docs":{},"*":{"docs":{},"/":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.012195121951219513},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}}}}}}},"c":{"docs":{},"k":{"docs":{},"a":{"docs":{},"g":{"docs":{},"e":{"docs":{},"_":{"docs":{},"p":{"docs":{},"i":{"docs":{},"n":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.012195121951219513},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.01790633608815427}}}}}}}}}}}},"c":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}},"o":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}},"r":{"docs":{},"t":{"0":{"docs":{},"_":{"docs":{},"e":{"docs":{},"n":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.010309278350515464},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.00425531914893617}}}}}},"1":{"docs":{},"_":{"docs":{},"e":{"docs":{},"n":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.018292682926829267},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}},"2":{"docs":{},"_":{"docs":{},"e":{"docs":{},"n":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.004132231404958678}}}}}},"3":{"docs":{},"_":{"docs":{},"e":{"docs":{},"n":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}},"4":{"docs":{},"_":{"docs":{},"e":{"docs":{},"n":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.003048780487804878},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}},"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0040650406504065045},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.005509641873278237}}}}},"e":{"docs":{},"r":{"docs":{},"i":{"docs":{},"p":{"docs":{},"h":{"docs":{},"e":{"docs":{},"r":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}},"h":{"docs":{},"a":{"docs":{},"s":{"docs":{},"e":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.027131782945736434}},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}},"u":{"docs":{},"r":{"docs":{},"p":{"docs":{},"o":{"docs":{},"s":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}},"r":{"0":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.01485148514851485},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.006535947712418301},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.024752475247524754},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}},"=":{"0":{"docs":{},"x":{"1":{"0":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"docs":{}},"docs":{}}},"docs":{}},"r":{"1":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}},",":{"docs":{},"r":{"2":{"docs":{},",":{"docs":{},"r":{"3":{"docs":{},",":{"docs":{},"r":{"1":{"2":{"docs":{},",":{"docs":{},"l":{"docs":{},"r":{"docs":{},",":{"docs":{},"p":{"docs":{},"c":{"docs":{},",":{"docs":{},"x":{"docs":{},"p":{"docs":{},"s":{"docs":{},"r":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}}}}}}}}}}}}},"docs":{}},"docs":{}}}},"docs":{}}}},"docs":{}}}},"docs":{}}}},"1":{"5":{"docs":{},"(":{"docs":{},"p":{"docs":{},"c":{"docs":{},")":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}},"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0040650406504065045},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.006535947712418301},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.008130081300813009},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}},"r":{"1":{"docs":{},",":{"docs":{},"#":{"1":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"docs":{}}}},"docs":{}}}},"2":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},"3":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"4":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.005509641873278237}},"存":{"docs":{},"储":{"docs":{},"计":{"docs":{},"数":{"docs":{},"器":{"docs":{},"时":{"docs":{},"间":{"docs":{},".":{"docs":{},"当":{"docs":{},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"切":{"docs":{},"换":{"docs":{},"到":{"docs":{},"当":{"docs":{},"前":{"docs":{},"模":{"docs":{},"式":{"docs":{},"后":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}}}}}}}}}}}}},"5":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}},"6":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.02032520325203252}}}},"7":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},"8":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},"docs":{},"a":{"docs":{},"m":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.012285012285012284},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0136986301369863},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.007444168734491315},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.007371007371007371},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.004962779156327543}}},"、":{"docs":{},"乘":{"docs":{},"法":{"docs":{},"器":{"docs":{},"等":{"docs":{},"模":{"docs":{},"块":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.004914004914004914}}}}}}}}}},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}},"或":{"docs":{},"一":{"docs":{},"个":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}},"?":{"docs":{},"这":{"docs":{},"一":{"docs":{},"步":{"docs":{},"设":{"docs":{},"置":{"docs":{},"是":{"docs":{},"为":{"docs":{},"了":{"docs":{},"匹":{"docs":{},"配":{"docs":{},"你":{"docs":{},"的":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}}},"c":{"docs":{},"o":{"docs":{},"d":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.01718213058419244},"lab3/background.html":{"ref":"lab3/background.html","tf":0.023255813953488372},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"模":{"docs":{},"块":{"docs":{},"的":{"docs":{},"例":{"docs":{},"化":{"docs":{},"(":{"docs":{},"调":{"docs":{},"用":{"docs":{},"模":{"docs":{},"块":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}}}}},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.042682926829268296},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}},"e":{"docs":{},"g":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.011320754716981131},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.00425531914893617}},"i":{"docs":{},"s":{"docs":{},"t":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}},":":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"s":{"docs":{},"e":{"docs":{},"t":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.005479452054794521}},"_":{"docs":{},"h":{"docs":{},"a":{"docs":{},"n":{"docs":{},"d":{"docs":{},"l":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}},"a":{"docs":{},"d":{"docs":{},"o":{"docs":{},"n":{"docs":{},"l":{"docs":{},"i":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}},"m":{"docs":{},"e":{"docs":{},"m":{"docs":{},"h":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}}}}}},"o":{"docs":{},"u":{"docs":{},"t":{"docs":{},"e":{"docs":{},")":{"docs":{},"等":{"docs":{},"功":{"docs":{},"能":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}},"m":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.004962779156327543},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}},"t":{"docs":{},"l":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.03183023872679045},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976}},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}},"?":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}},"设":{"docs":{},"计":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":10.003436426116838}}}}}},"s":{"docs":{},"t":{"docs":{},"n":{"docs":{},"]":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}},"i":{"docs":{},"g":{"docs":{},"h":{"docs":{},"t":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}}},"x":{"2":{"docs":{},"、":{"4":{"docs":{},"k":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}},"docs":{}}},"8":{"6":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.01092896174863388}}},"docs":{}},"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0410958904109589}},"i":{"docs":{},"l":{"docs":{},"i":{"docs":{},"n":{"docs":{},"x":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.007371007371007371},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.007957559681697613},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.00821917808219178},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.025},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.07272727272727272}}}}}}},"在":{"docs":{},"此":{"docs":{},"处":{"docs":{},"表":{"docs":{},"示":{"docs":{},"无":{"docs":{},"论":{"docs":{},"该":{"docs":{},"位":{"docs":{},"为":{"0":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}},"docs":{}}}}}}}}}}},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.005660377358490566}}},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774}}}},"不":{"docs":{},"放":{"docs":{},"在":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}},"仅":{"docs":{},"节":{"docs":{},"约":{"docs":{},"了":{"docs":{},"时":{"docs":{},"间":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}},"会":{"docs":{},"让":{"docs":{},"某":{"docs":{},"些":{"docs":{},"同":{"docs":{},"学":{"docs":{},"失":{"docs":{},"去":{"docs":{},"锻":{"docs":{},"炼":{"docs":{},"自":{"docs":{},"己":{"docs":{},"的":{"docs":{},"机":{"docs":{},"会":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}},"能":{"docs":{},"实":{"docs":{},"现":{"docs":{},"的":{"docs":{},"模":{"docs":{},"块":{"docs":{},"：":{"docs":{},"一":{"docs":{},"个":{"docs":{},"完":{"docs":{},"整":{"docs":{},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"一":{"docs":{},"般":{"docs":{},"不":{"docs":{},"能":{"docs":{},"在":{"docs":{},"一":{"docs":{},"片":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}}}}}}}}},"同":{"docs":{},"时":{"docs":{},"使":{"docs":{},"用":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}},"幸":{"docs":{},"的":{"docs":{},"是":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}},"管":{"docs":{},"是":{"docs":{},"开":{"docs":{},"关":{"docs":{},"级":{"docs":{},"描":{"docs":{},"述":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}},"这":{"docs":{},"些":{"docs":{},"数":{"docs":{},"据":{"docs":{},"是":{"docs":{},"否":{"docs":{},"是":{"docs":{},"机":{"docs":{},"器":{"docs":{},"码":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}},"会":{"docs":{},"吧":{"docs":{},"?":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}},"去":{"docs":{},"访":{"docs":{},"问":{"docs":{},"更":{"docs":{},"底":{"docs":{},"层":{"docs":{},"的":{"docs":{},"栈":{"docs":{},"帧":{"docs":{},"中":{"docs":{},"的":{"docs":{},"数":{"docs":{},"据":{"docs":{},"?":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}},"有":{"docs":{},"写":{"docs":{},"好":{"docs":{},"的":{"docs":{},"讲":{"docs":{},"义":{"docs":{},"告":{"docs":{},"诉":{"docs":{},"你":{"docs":{},"每":{"docs":{},"一":{"docs":{},"步":{"docs":{},"该":{"docs":{},"怎":{"docs":{},"么":{"docs":{},"做":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}},"同":{"docs":{},"的":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"器":{"docs":{},"支":{"docs":{},"持":{"docs":{},"的":{"docs":{},"伪":{"docs":{},"指":{"docs":{},"令":{"docs":{},"一":{"docs":{},"般":{"docs":{},"是":{"docs":{},"不":{"docs":{},"同":{"docs":{},"的":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}}}}}}},"要":{"docs":{},"指":{"docs":{},"望":{"docs":{},"我":{"docs":{},"在":{"docs":{},"这":{"docs":{},"里":{"docs":{},"讲":{"docs":{},"解":{"docs":{},"基":{"docs":{},"本":{"docs":{},"语":{"docs":{},"法":{"docs":{},"在":{"docs":{},"实":{"docs":{},"验":{"docs":{},"过":{"docs":{},"程":{"docs":{},"中":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}}}}}}}}},"着":{"docs":{},"急":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}},"在":{"docs":{},"设":{"docs":{},"计":{"docs":{},"过":{"docs":{},"程":{"docs":{},"中":{"docs":{},"使":{"docs":{},"用":{"docs":{},"它":{"docs":{},"们":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}}}},"用":{"docs":{},"执":{"docs":{},"行":{"docs":{},"软":{"docs":{},"件":{"docs":{},"的":{"docs":{},"思":{"docs":{},"路":{"docs":{},"来":{"docs":{},"理":{"docs":{},"解":{"docs":{},"学":{"docs":{},"习":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}}}}}}},"过":{"docs":{},"你":{"docs":{},"也":{"docs":{},"可":{"docs":{},"以":{"docs":{},"这":{"docs":{},"样":{"docs":{},"简":{"docs":{},"单":{"docs":{},"地":{"docs":{},"理":{"docs":{},"解":{"docs":{},":":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}}}}}}},"为":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}},"是":{"docs":{},"应":{"docs":{},"该":{"docs":{},"有":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}},"愿":{"docs":{},"意":{"docs":{},"面":{"docs":{},"对":{"docs":{},"我":{"docs":{},"们":{"docs":{},"设":{"docs":{},"置":{"docs":{},"的":{"docs":{},"挑":{"docs":{},"战":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}},"与":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406},"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"之":{"docs":{},"相":{"docs":{},"对":{"docs":{},"的":{"docs":{},"也":{"docs":{},"有":{"docs":{},"“":{"docs":{},"自":{"docs":{},"底":{"docs":{},"向":{"docs":{},"上":{"docs":{},"”":{"docs":{},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"思":{"docs":{},"想":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}},"汇":{"docs":{},"编":{"docs":{},"的":{"docs":{},"混":{"docs":{},"合":{"docs":{},"编":{"docs":{},"程":{"docs":{"lab1/sec_7.html":{"ref":"lab1/sec_7.html","tf":5.05}}}}}}}}},"总":{"docs":{},"线":{"docs":{},"扩":{"docs":{},"展":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}},"思":{"docs":{},"考":{"docs":{},"题":{"docs":{},"难":{"docs":{},"度":{"docs":{},"基":{"docs":{},"本":{"docs":{},"持":{"docs":{},"平":{"docs":{},".":{"docs":{},"我":{"docs":{},"们":{"docs":{},"强":{"docs":{},"调":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}},"且":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}},"只":{"docs":{},"能":{"docs":{},"赋":{"docs":{},"值":{"docs":{},"一":{"docs":{},"次":{"docs":{},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}},"世":{"docs":{},"纪":{"docs":{},"以":{"docs":{},"后":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}},"个":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522}},"或":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}},"小":{"docs":{},"时":{"docs":{},")":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}},"拨":{"docs":{},"动":{"docs":{},"开":{"docs":{},"关":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}},"直":{"docs":{},"接":{"docs":{},"由":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}},"输":{"docs":{},"出":{"docs":{},"端":{"docs":{},"口":{"docs":{},"连":{"docs":{},"接":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}},"控":{"docs":{},"制":{"docs":{},"字":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}},"灯":{"docs":{},"点":{"docs":{},"亮":{"docs":{},"之":{"docs":{},"后":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}},"按":{"docs":{},"键":{"docs":{},",":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}},"实":{"docs":{},"现":{"docs":{},"更":{"docs":{},"加":{"docs":{},"复":{"docs":{},"杂":{"docs":{},"的":{"docs":{},"终":{"docs":{},"端":{"docs":{},"控":{"docs":{},"制":{"docs":{},"功":{"docs":{},"能":{"docs":{},".":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}}}}}}}}}}}}}}}}},"引":{"docs":{},"脚":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}},"吗":{"docs":{},"?":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}},"数":{"docs":{},"字":{"docs":{},"呢":{"docs":{},"?":{"docs":{},"事":{"docs":{},"实":{"docs":{},"上":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}},"为":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.013565891472868217},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.00425531914893617}},"了":{"docs":{},"在":{"docs":{},"运":{"docs":{},"行":{"docs":{},"速":{"docs":{},"度":{"docs":{},"和":{"docs":{},"灵":{"docs":{},"活":{"docs":{},"性":{"docs":{},"之":{"docs":{},"间":{"docs":{},"做":{"docs":{},"权":{"docs":{},"衡":{"docs":{},"取":{"docs":{},"舍":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}},"解":{"docs":{},"决":{"docs":{},"这":{"docs":{},"类":{"docs":{},"问":{"docs":{},"题":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}},"描":{"docs":{},"述":{"docs":{},"复":{"docs":{},"杂":{"docs":{},"的":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"电":{"docs":{},"路":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}},"与":{"docs":{},"外":{"docs":{},"界":{"docs":{},"更":{"docs":{},"好":{"docs":{},"地":{"docs":{},"进":{"docs":{},"行":{"docs":{},"通":{"docs":{},"信":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}},"方":{"docs":{},"便":{"docs":{},"使":{"docs":{},"用":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}},"阅":{"docs":{},"读":{"docs":{},"分":{"docs":{},"析":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}},"仿":{"docs":{},"真":{"docs":{},"观":{"docs":{},"察":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}},"实":{"docs":{},"现":{"docs":{},"函":{"docs":{},"数":{"docs":{},"调":{"docs":{},"用":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}},"上":{"docs":{},"图":{"docs":{},"所":{"docs":{},"示":{"docs":{},"的":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}},"将":{"docs":{},"其":{"docs":{},"与":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}},"更":{"docs":{},"好":{"docs":{},"地":{"docs":{},"理":{"docs":{},"解":{"docs":{},"本":{"docs":{},"课":{"docs":{},"程":{"docs":{},"实":{"docs":{},"验":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}},"什":{"docs":{},"么":{"docs":{},"是":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":5.00625}}},"要":{"docs":{},"是":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}},"设":{"docs":{},"置":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}},"发":{"docs":{},"生":{"docs":{},"变":{"docs":{},"化":{"docs":{},"?":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}},"会":{"docs":{},"做":{"docs":{},"这":{"docs":{},"些":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}},"函":{"docs":{},"数":{"docs":{},"里":{"docs":{},"不":{"docs":{},"建":{"docs":{},"议":{"docs":{},"定":{"docs":{},"义":{"docs":{},"大":{"docs":{},"型":{"docs":{},"局":{"docs":{},"部":{"docs":{},"数":{"docs":{},"组":{"docs":{},"?":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}},"在":{"docs":{},"c":{"docs":{},"语":{"docs":{},"言":{"docs":{},"中":{"docs":{},"不":{"docs":{},"允":{"docs":{},"许":{"docs":{},"返":{"docs":{},"回":{"docs":{},"局":{"docs":{},"部":{"docs":{},"变":{"docs":{},"量":{"docs":{},"的":{"docs":{},"指":{"docs":{},"针":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}}},"程":{"docs":{},"序":{"docs":{},"只":{"docs":{},"会":{"docs":{},"去":{"docs":{},"访":{"docs":{},"问":{"docs":{},"当":{"docs":{},"前":{"docs":{},"栈":{"docs":{},"帧":{"docs":{},"和":{"docs":{},"相":{"docs":{},"邻":{"docs":{},"栈":{"docs":{},"帧":{"docs":{},"中":{"docs":{},"的":{"docs":{},"数":{"docs":{},"据":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}}}}}},"需":{"docs":{},"要":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}},"使":{"docs":{},"能":{"docs":{},"信":{"docs":{},"号":{"docs":{},"?":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}},"新":{"docs":{},"建":{"docs":{},"的":{"docs":{},"工":{"docs":{},"程":{"docs":{},"添":{"docs":{},"加":{"docs":{},"源":{"docs":{},"代":{"docs":{},"码":{"docs":{},"文":{"docs":{},"件":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}}},"何":{"docs":{},"不":{"docs":{},"去":{"docs":{},"自":{"docs":{},"己":{"docs":{},"动":{"docs":{},"手":{"docs":{},"写":{"docs":{},"个":{"docs":{},"程":{"docs":{},"序":{"docs":{},"编":{"docs":{},"译":{"docs":{},"一":{"docs":{},"下":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}},"写":{"docs":{},"传":{"docs":{},"输":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}},"当":{"docs":{},"前":{"docs":{},"正":{"docs":{},"在":{"docs":{},"进":{"docs":{},"行":{"docs":{},"传":{"docs":{},"输":{"docs":{},"的":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}},"简":{"docs":{},"化":{"docs":{},"设":{"docs":{},"计":{"docs":{},"提":{"docs":{},"供":{"docs":{},"的":{"docs":{},"条":{"docs":{},"件":{"docs":{},".":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}},"输":{"docs":{},"出":{"docs":{},"模":{"docs":{},"式":{"docs":{},";":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}},"逻":{"docs":{},"辑":{"docs":{},"假":{"docs":{},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}},"主":{"docs":{},"要":{"docs":{},"的":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.004914004914004914}},"传":{"docs":{},"输":{"docs":{},"方":{"docs":{},"式":{"1":{"1":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}},"docs":{}},"docs":{}}}}}},"体":{"docs":{},"现":{"docs":{},"在":{"docs":{},"以":{"docs":{},"下":{"docs":{},"两":{"docs":{},"个":{"docs":{},"方":{"docs":{},"面":{"docs":{},"：":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}},"关":{"docs":{},"心":{"docs":{},"的":{"docs":{},"是":{"docs":{},"电":{"docs":{},"路":{"docs":{},"的":{"docs":{},"功":{"docs":{},"能":{"docs":{},"是":{"docs":{},"否":{"docs":{},"正":{"docs":{},"确":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}},"有":{"docs":{},"以":{"docs":{},"下":{"docs":{},"几":{"docs":{},"点":{"docs":{},"原":{"docs":{},"因":{"docs":{},"：":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}},"由":{"docs":{},"工":{"docs":{},"具":{"docs":{},"栏":{"docs":{},"、":{"docs":{},"模":{"docs":{},"块":{"docs":{},"列":{"docs":{},"表":{"docs":{},"和":{"docs":{},"波":{"docs":{},"形":{"docs":{},"图":{"docs":{},"等":{"docs":{},"几":{"docs":{},"部":{"docs":{},"分":{"docs":{},"组":{"docs":{},"成":{"docs":{},".":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818}}}}}}}}}}}}}}}}}}}}}},"规":{"docs":{},"定":{"docs":{},"了":{"docs":{},"哪":{"docs":{},"几":{"docs":{},"个":{"docs":{},"方":{"docs":{},"面":{"docs":{},"?":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}},"界":{"docs":{},"面":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}},"也":{"docs":{},"是":{"docs":{},"由":{"docs":{},"工":{"docs":{},"具":{"docs":{},"栏":{"docs":{},"、":{"docs":{},"工":{"docs":{},"程":{"docs":{},"目":{"docs":{},"录":{"docs":{},"、":{"docs":{},"代":{"docs":{},"码":{"docs":{},"编":{"docs":{},"辑":{"docs":{},"、":{"docs":{},"调":{"docs":{},"试":{"docs":{},"信":{"docs":{},"息":{"docs":{},"组":{"docs":{},"成":{"docs":{},".":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"之":{"docs":{},"后":{"docs":{},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"会":{"docs":{},"不":{"docs":{},"断":{"docs":{},"地":{"docs":{},"扫":{"docs":{},"描":{"docs":{},"检":{"docs":{},"测":{"docs":{},"开":{"docs":{},"关":{"docs":{},"是":{"docs":{},"否":{"docs":{},"打":{"docs":{},"开":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}},"的":{"docs":{},"流":{"docs":{},"程":{"docs":{},"便":{"docs":{},"和":{"docs":{},"手":{"docs":{},"画":{"docs":{},"电":{"docs":{},"路":{"docs":{},"的":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}},"读":{"docs":{},"写":{"docs":{},"操":{"docs":{},"作":{"docs":{},"都":{"docs":{},"在":{"docs":{},"这":{"docs":{},"个":{"docs":{},"地":{"docs":{},"址":{"docs":{},"上":{"docs":{},"进":{"docs":{},"行":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}}},"代":{"docs":{},"码":{"docs":{},"也":{"docs":{},"是":{"docs":{},"同":{"docs":{},"理":{"docs":{},".":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}},"会":{"docs":{},"弹":{"docs":{},"出":{"docs":{},"一":{"docs":{},"个":{"docs":{},"让":{"docs":{},"你":{"docs":{},"选":{"docs":{},"择":{"docs":{},"器":{"docs":{},"件":{"docs":{},"型":{"docs":{},"号":{"docs":{},"的":{"docs":{},"窗":{"docs":{},"口":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}}}}}}},"再":{"docs":{},"添":{"docs":{},"加":{"docs":{},"其":{"docs":{},"他":{"docs":{},"外":{"docs":{},"设":{"docs":{},"即":{"docs":{},"可":{"docs":{},".":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976}}}}}}}}}}}},"生":{"docs":{},"成":{"docs":{},"对":{"docs":{},"应":{"docs":{},"外":{"docs":{},"设":{"docs":{},"的":{"docs":{},"选":{"docs":{},"择":{"docs":{},"信":{"docs":{},"号":{"docs":{},"(":{"docs":{},"这":{"docs":{},"个":{"docs":{},"过":{"docs":{},"程":{"docs":{},"相":{"docs":{},"当":{"docs":{},"于":{"docs":{},"拨":{"docs":{},"通":{"docs":{},"了":{"docs":{},"电":{"docs":{},"话":{"docs":{},")":{"docs":{},".":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"所":{"docs":{},"以":{"docs":{},"是":{"docs":{},"可":{"docs":{},"编":{"docs":{},"程":{"docs":{},"的":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}},"在":{"docs":{},"研":{"docs":{},"究":{"docs":{},"初":{"docs":{},"期":{"docs":{},"并":{"docs":{},"未":{"docs":{},"取":{"docs":{},"得":{"docs":{},"成":{"docs":{},"功":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}},"间":{"docs":{},"的":{"docs":{},"互":{"docs":{},"连":{"docs":{},"是":{"docs":{},"很":{"docs":{},"快":{"docs":{},"的":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}},"共":{"docs":{},"享":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}},"循":{"docs":{},"环":{"docs":{},"计":{"docs":{},"数":{"docs":{},".":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}},"类":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"前":{"docs":{},"提":{"docs":{},"到":{"docs":{},"的":{"docs":{},"几":{"docs":{},"种":{"docs":{},"译":{"docs":{},"码":{"docs":{},"器":{"docs":{},"的":{"docs":{},"描":{"docs":{},"述":{"docs":{},"方":{"docs":{},"式":{"docs":{},"均":{"docs":{},"不":{"docs":{},"是":{"docs":{},"很":{"docs":{},"适":{"docs":{},"合":{"docs":{},"本":{"docs":{},"实":{"docs":{},"验":{"docs":{},"的":{"docs":{},"译":{"docs":{},"码":{"docs":{},"器":{"docs":{},"设":{"docs":{},"计":{"docs":{},".":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"外":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}},"也":{"docs":{},"可":{"docs":{},"以":{"docs":{},"利":{"docs":{},"用":{"docs":{},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"的":{"docs":{},"灵":{"docs":{},"活":{"docs":{},"性":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}},"是":{"docs":{},"一":{"docs":{},"个":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}},"被":{"docs":{},"组":{"docs":{},"织":{"docs":{},"成":{"docs":{},"任":{"docs":{},"意":{"docs":{},"位":{"docs":{},"宽":{"docs":{},"的":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}},"用":{"docs":{},"于":{"docs":{},"时":{"docs":{},"序":{"docs":{},"分":{"docs":{},"析":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}},"和":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818}}},"在":{"docs":{},"安":{"docs":{},"装":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818}}}},"快":{"docs":{},"捷":{"docs":{},"键":{"docs":{},"一":{"docs":{},"栏":{"docs":{},"选":{"docs":{},"择":{"docs":{},"仿":{"docs":{},"真":{"docs":{},"时":{"docs":{},"间":{"docs":{},"、":{"docs":{},"启":{"docs":{},"动":{"docs":{},"或":{"docs":{},"停":{"docs":{},"止":{"docs":{},"仿":{"docs":{},"真":{"docs":{},".":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818}}}}}}}}}}}}}}}}}}}}}}},"通":{"docs":{},"过":{"docs":{},"点":{"docs":{},"击":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}},"实":{"docs":{},"现":{"docs":{},"译":{"docs":{},"码":{"docs":{},"器":{"docs":{},".":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}},"用":{"docs":{},"作":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}},"有":{"docs":{},"很":{"docs":{},"多":{"docs":{},"局":{"docs":{},"限":{"docs":{},"性":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}},"节":{"docs":{},"约":{"docs":{},"了":{"docs":{},"有":{"docs":{},"故":{"docs":{},"障":{"docs":{},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"带":{"docs":{},"来":{"docs":{},"的":{"docs":{},"额":{"docs":{},"外":{"docs":{},"流":{"docs":{},"片":{"docs":{},"费":{"docs":{},"用":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}}}}}}}},"不":{"docs":{},"需":{"docs":{},"要":{"docs":{},"首":{"docs":{},"要":{"docs":{},"考":{"docs":{},"虑":{"docs":{},"芯":{"docs":{},"片":{"docs":{},"使":{"docs":{},"用":{"docs":{},"的":{"docs":{},"工":{"docs":{},"艺":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}},"会":{"docs":{},"有":{"docs":{},"人":{"docs":{},"像":{"docs":{},"助":{"docs":{},"教":{"docs":{},"一":{"docs":{},"样":{"docs":{},"耐":{"docs":{},"心":{"docs":{},"地":{"docs":{},"解":{"docs":{},"答":{"docs":{},"你":{"docs":{},"的":{"docs":{},"各":{"docs":{},"种":{"docs":{},"疑":{"docs":{},"问":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}}},"包":{"docs":{},"括":{"docs":{},"使":{"docs":{},"用":{"docs":{},"算":{"docs":{},"术":{"docs":{},"运":{"docs":{},"算":{"docs":{},"(":{"docs":{},"如":{"docs":{},"加":{"docs":{},"法":{"docs":{},"和":{"docs":{},"乘":{"docs":{},"法":{"docs":{},")":{"docs":{},"来":{"docs":{},"描":{"docs":{},"述":{"docs":{},"电":{"docs":{},"路":{"docs":{},"的":{"docs":{},"算":{"docs":{},"术":{"docs":{},"行":{"docs":{},"为":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"更":{"docs":{},"容":{"docs":{},"易":{"docs":{},"找":{"docs":{},"出":{"docs":{},"错":{"docs":{},"误":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}},"输":{"docs":{},"出":{"docs":{},"包":{"docs":{},"含":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}},"就":{"docs":{},"是":{"docs":{},"必":{"docs":{},"须":{"docs":{},"要":{"docs":{},"把":{"docs":{},"这":{"docs":{},"些":{"docs":{},"机":{"docs":{},"器":{"docs":{},"码":{"docs":{},"导":{"docs":{},"入":{"docs":{},"到":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"工":{"docs":{},"程":{"docs":{},"中":{"docs":{},"的":{"docs":{},"内":{"docs":{},"存":{"docs":{},"里":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}}}}}}}}}}}}}},"会":{"docs":{},"作":{"docs":{},"为":{"docs":{},"传":{"docs":{},"输":{"docs":{},"完":{"docs":{},"成":{"docs":{},"的":{"docs":{},"条":{"docs":{},"件":{"docs":{},"(":{"docs":{},"在":{"docs":{},"h":{"docs":{},"r":{"docs":{},"e":{"docs":{},"a":{"docs":{},"d":{"docs":{},"y":{"docs":{},"为":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}}}}}}}},"破":{"docs":{},"坏":{"docs":{},"课":{"docs":{},"程":{"docs":{},"的":{"docs":{},"公":{"docs":{},"平":{"docs":{},"性":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}},"恒":{"docs":{},"为":{"0":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}},"docs":{}}},"是":{"docs":{},"学":{"docs":{},"习":{"docs":{},"解":{"docs":{},"决":{"docs":{},"问":{"docs":{},"题":{"docs":{},"的":{"docs":{},"一":{"docs":{},"种":{"docs":{},"方":{"docs":{},"法":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}},"什":{"docs":{},"么":{"docs":{},"是":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"？":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}},"使":{"docs":{},"能":{"docs":{},"信":{"docs":{},"号":{"docs":{},"?":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}},"总":{"docs":{},"线":{"docs":{},"译":{"docs":{},"码":{"docs":{},"器":{"docs":{},"?":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}},"?":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}},"叫":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}},"样":{"docs":{},"的":{"docs":{},"问":{"docs":{},"题":{"docs":{},"需":{"docs":{},"要":{"docs":{},"自":{"docs":{},"己":{"docs":{},"解":{"docs":{},"决":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}},"从":{"docs":{},"最":{"docs":{},"基":{"docs":{},"本":{"docs":{},"的":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"单":{"docs":{},"元":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}},"而":{"docs":{},"使":{"docs":{},"公":{"docs":{},"司":{"docs":{},"损":{"docs":{},"失":{"docs":{},"了":{"docs":{},"对":{"docs":{},"该":{"docs":{},"产":{"docs":{},"品":{"docs":{},"的":{"docs":{},"投":{"docs":{},"资":{"docs":{},"资":{"docs":{},"本":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}}}}},"避":{"docs":{},"免":{"docs":{},"在":{"docs":{},"流":{"docs":{},"片":{"docs":{},"以":{"docs":{},"后":{"docs":{},"再":{"docs":{},"发":{"docs":{},"现":{"docs":{},"问":{"docs":{},"题":{"docs":{},"导":{"docs":{},"致":{"docs":{},"浪":{"docs":{},"费":{"docs":{},"成":{"docs":{},"本":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}}}}}}}},"将":{"docs":{},"它":{"docs":{},"们":{"docs":{},"的":{"docs":{},"使":{"docs":{},"用":{"docs":{},"限":{"docs":{},"制":{"docs":{},"在":{"docs":{},"特":{"docs":{},"定":{"docs":{},"的":{"docs":{},"应":{"docs":{},"用":{"docs":{},"程":{"docs":{},"序":{"docs":{},"域":{"docs":{},"中":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}},"限":{"docs":{},"制":{"docs":{},"了":{"docs":{},"在":{"docs":{},"设":{"docs":{},"计":{"docs":{},"中":{"docs":{},"向":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}},"可":{"docs":{},"以":{"docs":{},"轻":{"docs":{},"松":{"docs":{},"地":{"docs":{},"与":{"docs":{},"大":{"docs":{},"多":{"docs":{},"数":{"docs":{},"流":{"docs":{},"行":{"docs":{},"的":{"docs":{},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"总":{"docs":{},"线":{"docs":{},"和":{"docs":{},"输":{"docs":{},"出":{"docs":{},"端":{"docs":{},"口":{"docs":{},"连":{"docs":{},"接":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}}}}}}}}}}}}}}}}},"通":{"docs":{},"过":{"docs":{},"修":{"docs":{},"改":{"docs":{},"代":{"docs":{},"码":{"docs":{},"完":{"docs":{},"成":{"docs":{},"对":{"docs":{},"软":{"docs":{},"件":{"docs":{},"的":{"docs":{},"调":{"docs":{},"试":{"docs":{},"与":{"docs":{},"纠":{"docs":{},"错":{"docs":{},".":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406}}}}}}}}}}}}}}}}}}}},"为":{"docs":{},"我":{"docs":{},"们":{"docs":{},"调":{"docs":{},"试":{"docs":{},"程":{"docs":{},"序":{"docs":{},"提":{"docs":{},"供":{"docs":{},"了":{"docs":{},"方":{"docs":{},"便":{"docs":{},".":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}}},"更":{"docs":{},"好":{"docs":{},"的":{"docs":{},"完":{"docs":{},"成":{"docs":{},"本":{"docs":{},"节":{"docs":{},"课":{"docs":{},"的":{"docs":{},"实":{"docs":{},"验":{"docs":{},".":{"docs":{"verilog/introduction.html":{"ref":"verilog/introduction.html","tf":0.030303030303030304}}}}}}}}}}}}}}},"左":{"docs":{},"至":{"docs":{},"右":{"docs":{},"为":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}},"上":{"docs":{},"图":{"docs":{},"中":{"docs":{},"可":{"docs":{},"以":{"docs":{},"看":{"docs":{},"出":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}}}}},"往":{"docs":{},"下":{"docs":{},"看":{"docs":{},"(":{"docs":{},"从":{"docs":{},"软":{"docs":{},"件":{"docs":{},"到":{"docs":{},"硬":{"docs":{},"件":{"docs":{},")":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}}}}}}}}}},"面":{"docs":{},"的":{"docs":{},"示":{"docs":{},"例":{"docs":{},"代":{"docs":{},"码":{"docs":{},"中":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}},"下":{"docs":{},"往":{"docs":{},"上":{"docs":{},"看":{"docs":{},"(":{"docs":{},"从":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"到":{"docs":{},"软":{"docs":{},"件":{"docs":{},")":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}}}}}}}}}}},"主":{"docs":{},"窗":{"docs":{},"口":{"docs":{},"中":{"docs":{},"可":{"docs":{},"以":{"docs":{},"查":{"docs":{},"看":{"docs":{},"当":{"docs":{},"前":{"docs":{},"正":{"docs":{},"在":{"docs":{},"调":{"docs":{},"试":{"docs":{},"的":{"docs":{},"源":{"docs":{},"代":{"docs":{},"码":{"docs":{},",":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406}}}}}}}}}}}}}}}}}}}}},"本":{"docs":{},"实":{"docs":{},"验":{"docs":{},"开":{"docs":{},"始":{"docs":{},",":{"docs":{"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}},"地":{"docs":{},"址":{"docs":{},"上":{"docs":{},"我":{"docs":{},"们":{"docs":{},"可":{"docs":{},"以":{"docs":{},"看":{"docs":{},"到":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}},"但":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}},"即":{"docs":{},"便":{"docs":{},"如":{"docs":{},"此":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}},"是":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}},"每":{"docs":{},"个":{"docs":{},"s":{"docs":{},"l":{"docs":{},"i":{"docs":{},"c":{"docs":{},"e":{"docs":{},"内":{"docs":{},"部":{"docs":{},"的":{"docs":{},"各":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"单":{"docs":{},"元":{"docs":{},"都":{"docs":{},"使":{"docs":{},"用":{"docs":{},"同":{"docs":{},"一":{"docs":{},"个":{"docs":{},"时":{"docs":{},"钟":{"docs":{},"和":{"docs":{},"使":{"docs":{},"能":{"docs":{},"信":{"docs":{},"号":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"速":{"docs":{},"度":{"docs":{},"通":{"docs":{},"常":{"docs":{},"慢":{"docs":{},"于":{"docs":{},"直":{"docs":{},"接":{"docs":{},"使":{"docs":{},"用":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"实":{"docs":{},"现":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}},"，":{"docs":{},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}},"仍":{"docs":{},"然":{"docs":{},"存":{"docs":{},"在":{"docs":{},"许":{"docs":{},"多":{"docs":{},"值":{"docs":{},"得":{"docs":{},"优":{"docs":{},"化":{"docs":{},"的":{"docs":{},"地":{"docs":{},"方":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}},"板":{"docs":{},"上":{"docs":{},"出":{"docs":{},"现":{"docs":{},"的":{"docs":{},"与":{"docs":{},"时":{"docs":{},"序":{"docs":{},"和":{"docs":{},"数":{"docs":{},"据":{"docs":{},"相":{"docs":{},"关":{"docs":{},"的":{"docs":{},"错":{"docs":{},"误":{"docs":{},"通":{"docs":{},"常":{"docs":{},"很":{"docs":{},"难":{"docs":{},"调":{"docs":{},"试":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}}}}},"现":{"docs":{},"有":{"docs":{},"的":{"docs":{},"大":{"docs":{},"多":{"docs":{},"数":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}},"许":{"docs":{},"多":{"docs":{},"基":{"docs":{},"于":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}},"在":{"docs":{},"编":{"docs":{},"写":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}},"本":{"docs":{},"实":{"docs":{},"验":{"docs":{},"中":{"docs":{},"最":{"docs":{},"好":{"docs":{},"换":{"docs":{},"为":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}}}}}}}},"当":{"docs":{},"变":{"docs":{},"量":{"docs":{},"的":{"docs":{},"个":{"docs":{},"数":{"docs":{},"很":{"docs":{},"多":{"docs":{},"时":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}},"我":{"docs":{},"却":{"docs":{},"搞":{"docs":{},"不":{"docs":{},"懂":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}},"为":{"docs":{},"了":{"docs":{},"方":{"docs":{},"便":{"docs":{},"比":{"docs":{},"对":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}},"其":{"docs":{},"功":{"docs":{},"能":{"docs":{},"本":{"docs":{},"质":{"docs":{},"确":{"docs":{},"是":{"docs":{},"需":{"docs":{},"要":{"docs":{},"严":{"docs":{},"格":{"docs":{},"划":{"docs":{},"分":{"docs":{},"的":{"docs":{},":":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}}}}},"机":{"docs":{},"器":{"docs":{},"码":{"docs":{},"看":{"docs":{},"着":{"docs":{},"实":{"docs":{},"在":{"docs":{},"太":{"docs":{},"难":{"docs":{},"受":{"docs":{},"了":{"docs":{},".":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"核":{"docs":{},"只":{"docs":{},"有":{"docs":{},"一":{"docs":{},"个":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}},"对":{"docs":{},"于":{"docs":{},"两":{"docs":{},"次":{"docs":{},"传":{"docs":{},"输":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}},"软":{"docs":{},"件":{"docs":{},"的":{"docs":{},"灵":{"docs":{},"活":{"docs":{},"性":{"docs":{},"更":{"docs":{},"强":{"docs":{},",":{"docs":{"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886}}}}}}}}}}},"它":{"docs":{},"只":{"docs":{},"能":{"docs":{},"驱":{"docs":{},"动":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}},"输":{"docs":{},"入":{"docs":{},"端":{"docs":{},"口":{"docs":{},"本":{"docs":{},"身":{"docs":{},"只":{"docs":{},"能":{"docs":{},"是":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}},"出":{"docs":{},"端":{"docs":{},"口":{"docs":{},"只":{"docs":{},"能":{"docs":{},"驱":{"docs":{},"动":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}},"需":{"docs":{},"要":{"docs":{},"注":{"docs":{},"意":{"docs":{},"的":{"docs":{},"是":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}},"灵":{"docs":{},"活":{"docs":{},"性":{"docs":{},"差":{"docs":{},";":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}},"不":{"docs":{},"得":{"docs":{},"不":{"docs":{},"强":{"docs":{},"调":{"docs":{},"的":{"docs":{},"是":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}},"永":{"docs":{},"远":{"docs":{},"不":{"docs":{},"会":{"docs":{},"模":{"docs":{},"拟":{"docs":{},"最":{"docs":{},"终":{"docs":{},"芯":{"docs":{},"片":{"docs":{},"的":{"docs":{},"工":{"docs":{},"艺":{"docs":{},"公":{"docs":{},"差":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}}}}},"同":{"docs":{},"时":{"docs":{},"对":{"docs":{},"软":{"docs":{},"件":{"docs":{},"和":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"开":{"docs":{},"发":{"docs":{},"人":{"docs":{},"员":{"docs":{},"都":{"docs":{},"施":{"docs":{},"加":{"docs":{},"了":{"docs":{},"陡":{"docs":{},"峭":{"docs":{},"的":{"docs":{},"学":{"docs":{},"习":{"docs":{},"曲":{"docs":{},"线":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}}}}}},"大":{"docs":{},"多":{"docs":{},"数":{"docs":{},"设":{"docs":{},"计":{"docs":{},"人":{"docs":{},"员":{"docs":{},"仍":{"docs":{},"不":{"docs":{},"愿":{"docs":{},"冒":{"docs":{},"险":{"docs":{},"摆":{"docs":{},"脱":{"docs":{},"熟":{"docs":{},"悉":{"docs":{},"的":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}},"直":{"docs":{},"到":{"docs":{},"最":{"docs":{},"近":{"docs":{},"几":{"docs":{},"年":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}},"现":{"docs":{},"在":{"docs":{},"的":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}},"你":{"docs":{},"们":{"docs":{},"更":{"docs":{},"应":{"docs":{},"该":{"docs":{},"养":{"docs":{},"成":{"docs":{},"独":{"docs":{},"立":{"docs":{},"查":{"docs":{},"阅":{"docs":{},"资":{"docs":{},"料":{"docs":{},"的":{"docs":{},"习":{"docs":{},"惯":{"docs":{},".":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}}}}}}},"允":{"docs":{},"许":{"docs":{},"返":{"docs":{},"回":{"docs":{},"静":{"docs":{},"态":{"docs":{},"局":{"docs":{},"部":{"docs":{},"变":{"docs":{},"量":{"docs":{},"的":{"docs":{},"指":{"docs":{},"针":{"docs":{},"?":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}},"当":{"docs":{},"我":{"docs":{},"们":{"docs":{},"写":{"docs":{},"c":{"docs":{},"程":{"docs":{},"序":{"docs":{},"时":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}},"未":{"docs":{},"在":{"docs":{},"总":{"docs":{},"线":{"docs":{},"扩":{"docs":{},"展":{"docs":{},"模":{"docs":{},"块":{"docs":{},"接":{"docs":{},"口":{"docs":{},"部":{"docs":{},"分":{"docs":{},"连":{"docs":{},"接":{"docs":{},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{},"c":{"docs":{},"o":{"docs":{},"d":{"docs":{},"e":{"docs":{},"总":{"docs":{},"线":{"docs":{},"接":{"docs":{},"口":{"docs":{},"。":{"docs":{},"因":{"docs":{},"此":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"也":{"docs":{},"同":{"docs":{},"时":{"docs":{},"作":{"docs":{},"为":{"docs":{},"读":{"docs":{},"传":{"docs":{},"输":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}},"能":{"docs":{},"从":{"docs":{},"中":{"docs":{},"找":{"docs":{},"到":{"docs":{},"一":{"docs":{},"些":{"docs":{},"蛛":{"docs":{},"丝":{"docs":{},"马":{"docs":{},"迹":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}}},"在":{"docs":{},"学":{"docs":{},"习":{"docs":{},"实":{"docs":{},"验":{"docs":{},"的":{"docs":{},"过":{"docs":{},"程":{"docs":{},"中":{"docs":{},"建":{"docs":{},"立":{"docs":{},"对":{"docs":{},"计":{"docs":{},"算":{"docs":{},"机":{"docs":{},"系":{"docs":{},"统":{"docs":{},"的":{"docs":{},"认":{"docs":{},"识":{"docs":{},"依":{"docs":{},"然":{"docs":{},"需":{"docs":{},"要":{"docs":{},"你":{"docs":{},"投":{"docs":{},"入":{"docs":{},"大":{"docs":{},"量":{"docs":{},"的":{"docs":{},"时":{"docs":{},"间":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"如":{"docs":{},"果":{"docs":{},"你":{"docs":{},"的":{"docs":{},"提":{"docs":{},"问":{"docs":{},"没":{"docs":{},"有":{"docs":{},"体":{"docs":{},"现":{"docs":{},"出":{"docs":{},"你":{"docs":{},"的":{"docs":{},"思":{"docs":{},"考":{"docs":{},"/":{"docs":{},"尝":{"docs":{},"试":{"docs":{},"过":{"docs":{},"程":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}}}},"作":{"docs":{},"为":{"docs":{},"一":{"docs":{},"种":{"docs":{},"特":{"docs":{},"殊":{"docs":{},"的":{"docs":{},"数":{"docs":{},"字":{"docs":{},"电":{"docs":{},"路":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}},"输":{"docs":{},"入":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}},"该":{"docs":{},"程":{"docs":{},"序":{"docs":{},"的":{"docs":{},"入":{"docs":{},"口":{"docs":{},"地":{"docs":{},"址":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}},"描":{"docs":{},"述":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"的":{"docs":{},"语":{"docs":{},"言":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}},"传":{"docs":{},"输":{"docs":{},"类":{"docs":{},"型":{"docs":{},"中":{"docs":{},"最":{"docs":{},"简":{"docs":{},"单":{"docs":{},"的":{"docs":{},"一":{"docs":{},"种":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}},"赋":{"docs":{},"值":{"docs":{},"符":{"docs":{},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},";":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}},"用":{"docs":{},"很":{"docs":{},"相":{"docs":{},"似":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}},"是":{"docs":{},"将":{"docs":{},"多":{"docs":{},"位":{"docs":{},"变":{"docs":{},"量":{"docs":{},"的":{"docs":{},"每":{"docs":{},"一":{"docs":{},"位":{"docs":{},"进":{"docs":{},"行":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"运":{"docs":{},"算":{"docs":{},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}}}}}}}}}}}},"你":{"docs":{},"只":{"docs":{},"需":{"docs":{},"要":{"docs":{},"利":{"docs":{},"用":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"描":{"docs":{},"述":{"docs":{},"语":{"docs":{},"言":{"docs":{},"(":{"docs":{},"v":{"docs":{},"h":{"docs":{},"d":{"docs":{},"l":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}},"能":{"docs":{},"继":{"docs":{},"续":{"docs":{},"打":{"docs":{},"电":{"docs":{},"话":{"docs":{},"给":{"docs":{},"下":{"docs":{},"一":{"docs":{},"个":{"docs":{},"朋":{"docs":{},"友":{"docs":{},".":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}}}}},"需":{"docs":{},"要":{"docs":{},"编":{"docs":{},"写":{"docs":{},"软":{"docs":{},"件":{"docs":{},"代":{"docs":{},"码":{"docs":{},"到":{"docs":{},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"中":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}},"做":{"docs":{},"的":{"docs":{},"只":{"docs":{},"是":{"docs":{},"在":{"docs":{},"源":{"docs":{},"代":{"docs":{},"码":{"docs":{},"的":{"docs":{},"这":{"docs":{},"个":{"docs":{},"位":{"docs":{},"置":{"docs":{},":":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}}}}}},"可":{"docs":{},"能":{"docs":{},"要":{"docs":{},"问":{"docs":{},":":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}},"以":{"docs":{},"先":{"docs":{},"去":{"docs":{},"试":{"docs":{},"着":{"docs":{},"阅":{"docs":{},"读":{"docs":{},"实":{"docs":{},"验":{"docs":{},"中":{"docs":{},"用":{"docs":{},"到":{"docs":{},"的":{"docs":{},"程":{"docs":{},"序":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}}}},"直":{"docs":{},"接":{"docs":{},"使":{"docs":{},"用":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}},"描":{"docs":{},"述":{"docs":{},"性":{"docs":{},"的":{"docs":{},"语":{"docs":{},"言":{"docs":{},"来":{"docs":{},"编":{"docs":{},"写":{"docs":{},"译":{"docs":{},"码":{"docs":{},"器":{"docs":{},".":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}}}}}}}}}},"还":{"docs":{},"在":{"docs":{},"用":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}}},"的":{"docs":{},"第":{"docs":{},"一":{"docs":{},"个":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"程":{"docs":{},"序":{"docs":{},"已":{"docs":{},"经":{"docs":{},"成":{"docs":{},"功":{"docs":{},"运":{"docs":{},"行":{"docs":{},"起":{"docs":{},"来":{"docs":{},"啦":{"docs":{},"!":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}}}}}}},"朋":{"docs":{},"友":{"docs":{},"并":{"docs":{},"没":{"docs":{},"有":{"docs":{},"接":{"docs":{},"你":{"docs":{},"的":{"docs":{},"电":{"docs":{},"话":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}}},"手":{"docs":{},"上":{"docs":{},"的":{"docs":{},"编":{"docs":{},"译":{"docs":{},"器":{"docs":{},"才":{"docs":{},"是":{"docs":{},"最":{"docs":{},"好":{"docs":{},"的":{"docs":{},"老":{"docs":{},"师":{"docs":{},"文":{"docs":{},"字":{"docs":{},"的":{"docs":{},"表":{"docs":{},"达":{"docs":{},"有":{"docs":{},"时":{"docs":{},"是":{"docs":{},"无":{"docs":{},"力":{"docs":{},"的":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}}}}}}}}}},"想":{"docs":{},"自":{"docs":{},"己":{"docs":{},"造":{"docs":{},"轮":{"docs":{},"子":{"docs":{},"?":{"docs":{},"本":{"docs":{},"实":{"docs":{},"验":{"docs":{},"只":{"docs":{},"会":{"docs":{},"教":{"docs":{},"你":{"docs":{},"基":{"docs":{},"于":{"docs":{},"现":{"docs":{},"有":{"docs":{},"的":{"docs":{},"代":{"docs":{},"码":{"docs":{},"基":{"docs":{},"础":{"docs":{},"改":{"docs":{},"进":{"docs":{},"实":{"docs":{},"现":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}}}}}}}}}}}}}}}}}}}},"要":{"docs":{},"和":{"docs":{},"自":{"docs":{},"己":{"docs":{},"的":{"docs":{},"朋":{"docs":{},"友":{"docs":{},"哭":{"docs":{},"诉":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}},"很":{"docs":{},"敏":{"docs":{},"锐":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}},"使":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}},"用":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.00851063829787234}},"硬":{"docs":{},"件":{"docs":{},"实":{"docs":{},"现":{"docs":{},"虽":{"docs":{},"然":{"docs":{},"速":{"docs":{},"度":{"docs":{},"更":{"docs":{},"快":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}},"积":{"docs":{},"木":{"docs":{},"时":{"docs":{},",":{"docs":{},"可":{"docs":{},"以":{"docs":{},"随":{"docs":{},"心":{"docs":{},"所":{"docs":{},"欲":{"docs":{},"地":{"docs":{},"搭":{"docs":{},"建":{"docs":{},"你":{"docs":{},"想":{"docs":{},"要":{"docs":{},"的":{"docs":{},"东":{"docs":{},"西":{"docs":{},"(":{"docs":{},"可":{"docs":{},"以":{"docs":{},"理":{"docs":{},"解":{"docs":{},"为":{"docs":{},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"的":{"docs":{},"可":{"docs":{},"编":{"docs":{},"程":{"docs":{},"性":{"docs":{},")":{"docs":{},";":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"软":{"docs":{},"件":{"docs":{},"实":{"docs":{},"现":{"docs":{},"虽":{"docs":{},"然":{"docs":{},"灵":{"docs":{},"活":{"docs":{},"性":{"docs":{},"更":{"docs":{},"好":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"设":{"docs":{},"计":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}},"的":{"docs":{},"开":{"docs":{},"发":{"docs":{},"板":{"docs":{},"如":{"docs":{},"下":{"docs":{},"图":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}},"时":{"docs":{},"需":{"docs":{},"注":{"docs":{},"意":{"docs":{},"阅":{"docs":{},"读":{"docs":{},".":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}}}}}},"与":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"哪":{"docs":{},"几":{"docs":{},"个":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"保":{"docs":{},"存":{"docs":{},"局":{"docs":{},"部":{"docs":{},"变":{"docs":{},"量":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"存":{"docs":{},"储":{"docs":{},"数":{"docs":{},"据":{"docs":{},"显":{"docs":{},"然":{"docs":{},"是":{"docs":{},"不":{"docs":{},"现":{"docs":{},"实":{"docs":{},"的":{"docs":{},",":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}}}}}}}}}}}}}},"矩":{"docs":{},"阵":{"docs":{},"键":{"docs":{},"盘":{"4":{"docs":{},"个":{"docs":{},"按":{"docs":{},"键":{"docs":{},"控":{"docs":{},"制":{"docs":{},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"模":{"docs":{},"式":{"docs":{"lab4/keyboards_waterlight.html":{"ref":"lab4/keyboards_waterlight.html","tf":10}}}}}}}}}}}}},"docs":{},"控":{"docs":{},"制":{"docs":{},"数":{"docs":{},"码":{"docs":{},"管":{"docs":{},"显":{"docs":{},"示":{"docs":{"lab4/keyboards_led.html":{"ref":"lab4/keyboards_led.html","tf":10}}}}}}}}}}}}},"方":{"docs":{},"法":{"docs":{},"为":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},"移":{"docs":{},"位":{"docs":{},"运":{"docs":{},"算":{"docs":{},"符":{"docs":{},"时":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}},"组":{"docs":{},"合":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"直":{"docs":{},"接":{"docs":{},"赋":{"docs":{},"值":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}},"与":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}},"其":{"docs":{},"能":{"docs":{},"对":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}},"连":{"docs":{},"接":{"docs":{},"到":{"docs":{},"电":{"docs":{},"源":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"核":{"docs":{},"能":{"docs":{},"够":{"docs":{},"访":{"docs":{},"问":{"docs":{},"多":{"docs":{},"个":{"docs":{},"外":{"docs":{},"设":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}}},"得":{"docs":{},"编":{"docs":{},"译":{"docs":{},"器":{"docs":{},"能":{"docs":{},"够":{"docs":{},"找":{"docs":{},"到":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}}}}}}},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"模":{"docs":{},"式":{"docs":{},"转":{"docs":{},"换":{"docs":{},"时":{"docs":{},"间":{"docs":{},"保":{"docs":{},"持":{"docs":{},"在":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}}},"能":{"docs":{},"信":{"docs":{},"号":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":10}},"(":{"docs":{},"e":{"docs":{},"n":{"docs":{},"a":{"docs":{},"b":{"docs":{},"l":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}},"在":{"docs":{},"这":{"docs":{},"里":{"docs":{},"用":{"docs":{},"于":{"docs":{},"确":{"docs":{},"定":{"docs":{},"被":{"docs":{},"选":{"docs":{},"择":{"docs":{},"的":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"能":{"docs":{},"否":{"docs":{},"进":{"docs":{},"行":{"docs":{},"工":{"docs":{},"作":{"docs":{},".":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}}}}}}}}}},"起":{"docs":{},"到":{"docs":{},"的":{"docs":{},"作":{"docs":{},"用":{"docs":{},"就":{"docs":{},"显":{"docs":{},"而":{"docs":{},"易":{"docs":{},"见":{"docs":{},"了":{"docs":{},".":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}}}}}}},"的":{"docs":{},"用":{"docs":{},"途":{"docs":{},"非":{"docs":{},"常":{"docs":{},"广":{"docs":{},"泛":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}},"还":{"docs":{},"有":{"docs":{},"什":{"docs":{},"么":{"docs":{},"作":{"docs":{},"用":{"docs":{},"?":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}}},"便":{"docs":{},"可":{"docs":{},"以":{"docs":{},"通":{"docs":{},"过":{"docs":{},"再":{"docs":{},"一":{"docs":{},"次":{"docs":{},"编":{"docs":{},"程":{"docs":{},"配":{"docs":{},"置":{"docs":{},"的":{"docs":{},"方":{"docs":{},"式":{"docs":{},"进":{"docs":{},"行":{"docs":{},"修":{"docs":{},"改":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}},"配":{"docs":{},"置":{"docs":{},"成":{"docs":{},"各":{"docs":{},"种":{"docs":{},"不":{"docs":{},"同":{"docs":{},"功":{"docs":{},"能":{"docs":{},"的":{"docs":{},"电":{"docs":{},"路":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}},"构":{"docs":{},"成":{"docs":{},"一":{"docs":{},"个":{"docs":{},"s":{"docs":{},"l":{"docs":{},"i":{"docs":{},"c":{"docs":{},"e":{"docs":{},"（":{"docs":{},"在":{"docs":{},"x":{"docs":{},"i":{"docs":{},"l":{"docs":{},"i":{"docs":{},"n":{"docs":{},"x":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}},"值":{"docs":{},"得":{"docs":{},"一":{"docs":{},"提":{"docs":{},"的":{"docs":{},"是":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}},"其":{"docs":{},"中":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}},"硬":{"docs":{},"件":{"docs":{},"主":{"docs":{},"要":{"docs":{},"指":{"docs":{},"使":{"docs":{},"用":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"门":{"docs":{},"和":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"等":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}},"分":{"docs":{},"为":{"docs":{},"两":{"docs":{},"大":{"docs":{},"块":{"docs":{},"设":{"docs":{},"置":{"docs":{},":":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}},"实":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}},"也":{"docs":{},"就":{"docs":{},"迎":{"docs":{},"刃":{"docs":{},"而":{"docs":{},"解":{"docs":{},"了":{"docs":{},":":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}},"可":{"docs":{},"以":{"docs":{},"任":{"docs":{},"意":{"docs":{},"分":{"docs":{},"配":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}},"是":{"docs":{},"利":{"docs":{},"用":{"docs":{},"视":{"docs":{},"觉":{"docs":{},"暂":{"docs":{},"留":{"docs":{},"效":{"docs":{},"果":{"docs":{},"做":{"docs":{},"到":{"docs":{},"的":{"docs":{},".":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}}}}}},"仿":{"docs":{},"真":{"docs":{},"速":{"docs":{},"度":{"docs":{},"较":{"docs":{},"慢":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}},"原":{"docs":{},"因":{"docs":{},"在":{"docs":{},"于":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}},"次":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}},"操":{"docs":{},"作":{"docs":{},"数":{"docs":{},"可":{"docs":{},"以":{"docs":{},"是":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}},"本":{"docs":{},"质":{"docs":{},"是":{"docs":{},"对":{"docs":{},"指":{"docs":{},"令":{"docs":{},"代":{"docs":{},"码":{"docs":{},"的":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}},"他":{"docs":{},"设":{"docs":{},"置":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}},"所":{"docs":{},"有":{"docs":{},"选":{"docs":{},"择":{"docs":{},"信":{"docs":{},"号":{"docs":{},"为":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}},"存":{"docs":{},"储":{"docs":{},"地":{"docs":{},"址":{"docs":{},"就":{"docs":{},"会":{"docs":{},"从":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}},"作":{"docs":{},"用":{"docs":{},"是":{"docs":{},"使":{"docs":{},"程":{"docs":{},"序":{"docs":{},"跳":{"docs":{},"转":{"docs":{},"到":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}},"地":{"docs":{},"址":{"docs":{},"编":{"docs":{},"码":{"docs":{},"为":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}},"有":{"docs":{},"效":{"docs":{},"长":{"docs":{},"度":{"docs":{},"为":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.003875968992248062}}}}}},"一":{"docs":{},"个":{"docs":{},"致":{"docs":{},"命":{"docs":{},"的":{"docs":{},"缺":{"docs":{},"点":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}},"值":{"docs":{},"是":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}},"特":{"docs":{},"点":{"docs":{},"是":{"docs":{},"具":{"docs":{},"有":{"docs":{},"输":{"docs":{},"出":{"docs":{},"/":{"docs":{},"输":{"docs":{},"入":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"电":{"docs":{},"平":{"docs":{},"的":{"docs":{},"功":{"docs":{},"能":{"docs":{},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}}}},"既":{"docs":{},"可":{"docs":{},"以":{"docs":{},"输":{"docs":{},"入":{"docs":{},"电":{"docs":{},"流":{"docs":{},"也":{"docs":{},"可":{"docs":{},"以":{"docs":{},"输":{"docs":{},"出":{"docs":{},"电":{"docs":{},"流":{"docs":{},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}}}}},"在":{"docs":{},"于":{"docs":{},"其":{"docs":{},"通":{"docs":{},"用":{"docs":{},"性":{"docs":{},",":{"docs":{"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886}}}}}}}}}}},"程":{"docs":{},"序":{"docs":{},"流":{"docs":{},"程":{"docs":{},"如":{"docs":{},"下":{"docs":{},":":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}},"缺":{"docs":{},"点":{"docs":{},"也":{"docs":{},"很":{"docs":{},"明":{"docs":{},"显":{"docs":{},",":{"docs":{"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886}}}}}}},"就":{"docs":{},"是":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"系":{"docs":{},"统":{"docs":{},"的":{"docs":{},"输":{"docs":{},"出":{"docs":{},"模":{"docs":{},"式":{"docs":{},"是":{"docs":{},"固":{"docs":{},"定":{"docs":{},"的":{"docs":{},",":{"docs":{"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886}}}}}}}}}}}}}}}}}}}}}}},"余":{"docs":{},"的":{"docs":{},"数":{"docs":{},"码":{"docs":{},"管":{"docs":{},"熄":{"docs":{},"灭":{"docs":{},".":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}},"核":{"docs":{},"心":{"docs":{},"的":{"docs":{},"一":{"docs":{},"点":{"docs":{},"就":{"docs":{},"是":{"docs":{},"使":{"docs":{},"能":{"docs":{},"信":{"docs":{},"号":{"docs":{},"控":{"docs":{},"制":{"docs":{},"了":{"docs":{},"芯":{"docs":{},"片":{"docs":{},"的":{"docs":{},"功":{"docs":{},"能":{"docs":{},"是":{"docs":{},"否":{"docs":{},"能":{"docs":{},"被":{"docs":{},"正":{"docs":{},"常":{"docs":{},"的":{"docs":{},"启":{"docs":{},"用":{"docs":{},".":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"内":{"docs":{},"的":{"docs":{},"几":{"docs":{},"个":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}},"部":{"docs":{},"有":{"docs":{},"一":{"docs":{},"个":{"docs":{},"时":{"docs":{},"钟":{"docs":{},"树":{"docs":{},"结":{"docs":{},"构":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}},"逻":{"docs":{},"辑":{"docs":{},"单":{"docs":{},"元":{"docs":{},"之":{"docs":{},"间":{"docs":{},"的":{"docs":{},"互":{"docs":{},"连":{"docs":{},"线":{"docs":{},"也":{"docs":{},"可":{"docs":{},"以":{"docs":{},"通":{"docs":{},"过":{"docs":{},"配":{"docs":{},"置":{"docs":{},"实":{"docs":{},"现":{"docs":{},"基":{"docs":{},"本":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"功":{"docs":{},"能":{"docs":{},"的":{"docs":{},"扩":{"docs":{},"展":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"事":{"docs":{},"件":{"docs":{},"的":{"docs":{},"可":{"docs":{},"控":{"docs":{},"性":{"docs":{},"和":{"docs":{},"可":{"docs":{},"观":{"docs":{},"察":{"docs":{},"性":{"docs":{},"也":{"docs":{},"是":{"docs":{},"不":{"docs":{},"足":{"docs":{},"的":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}}}}}},"的":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}},"本":{"docs":{},"身":{"docs":{},"无":{"docs":{},"序":{"docs":{},"的":{"docs":{},"各":{"docs":{},"种":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"资":{"docs":{},"源":{"docs":{},"(":{"docs":{},"如":{"docs":{},"查":{"docs":{},"找":{"docs":{},"表":{"docs":{},"、":{"docs":{},"触":{"docs":{},"发":{"docs":{},"器":{"docs":{},"、":{"docs":{},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}}}}}}}}}}}}}}}}}}}}}},"结":{"docs":{},"构":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}},"几":{"docs":{},"乎":{"docs":{},"所":{"docs":{},"有":{"docs":{},"的":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"功":{"docs":{},"能":{"docs":{},"都":{"docs":{},"可":{"docs":{},"以":{"docs":{},"用":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"或":{"docs":{},"软":{"docs":{},"件":{"docs":{},"实":{"docs":{},"现":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}},"单":{"docs":{},"片":{"docs":{},"机":{"docs":{},"都":{"docs":{},"具":{"docs":{},"有":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}},"有":{"docs":{},"一":{"docs":{},"半":{"docs":{},"的":{"docs":{},"重":{"docs":{},"新":{"docs":{},"设":{"docs":{},"计":{"docs":{},"是":{"docs":{},"由":{"docs":{},"功":{"docs":{},"能":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"错":{"docs":{},"误":{"docs":{},"引":{"docs":{},"起":{"docs":{},"的":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}}}}}}}}}}},"出":{"docs":{},"现":{"docs":{},"包":{"docs":{},"含":{"docs":{},"有":{"docs":{},"百":{"docs":{},"万":{"docs":{},"级":{"docs":{},"门":{"docs":{},"电":{"docs":{},"路":{"docs":{},"的":{"docs":{},"高":{"docs":{},"性":{"docs":{},"能":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}},"来":{"docs":{},"的":{"docs":{},"?":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}},"刚":{"docs":{},"问":{"docs":{},"世":{"docs":{},"时":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}},"利":{"docs":{},"用":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}},"软":{"docs":{},"件":{"docs":{},"实":{"docs":{},"现":{"docs":{},"控":{"docs":{},"制":{"docs":{},"功":{"docs":{},"能":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}},"地":{"docs":{},"址":{"docs":{},"总":{"docs":{},"线":{"docs":{},"生":{"docs":{},"成":{"docs":{},"选":{"docs":{},"择":{"docs":{},"信":{"docs":{},"号":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}},"开":{"docs":{},"发":{"docs":{},"板":{"docs":{},"上":{"docs":{},"面":{"docs":{},"的":{"docs":{},"矩":{"docs":{},"阵":{"docs":{},"键":{"docs":{},"盘":{"docs":{},"最":{"docs":{},"下":{"docs":{},"方":{"docs":{},"的":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}}}}}}}}}}}}}}},"链":{"docs":{},"接":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"返":{"docs":{},"回":{"docs":{},",":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}}}}}}}}}}},"到":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.005305039787798408},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.006535947712418301},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}},"两":{"docs":{},"个":{"docs":{},"基":{"docs":{},"本":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"单":{"docs":{},"元":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}},"了":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}},"基":{"docs":{},"本":{"docs":{},"可":{"docs":{},"配":{"docs":{},"置":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"块":{"docs":{},"(":{"docs":{},"c":{"docs":{},"l":{"docs":{},"b":{"docs":{},")":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}},"一":{"docs":{},"起":{"docs":{},"?":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}},"实":{"docs":{},"践":{"docs":{},"中":{"docs":{},"去":{"docs":{},"」":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}},"加":{"docs":{},"速":{"docs":{},",":{"docs":{},"通":{"docs":{},"常":{"docs":{},"由":{"docs":{},"主":{"docs":{},"机":{"docs":{},"控":{"docs":{},"制":{"docs":{},"数":{"docs":{},"据":{"docs":{},"搬":{"docs":{},"运":{"docs":{},"过":{"docs":{},"程":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}},"载":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.006535947712418301}}}},"包":{"docs":{},"括":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}},"通":{"docs":{},"信":{"docs":{},"设":{"docs":{},"备":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}},"用":{"docs":{},"于":{"docs":{},"综":{"docs":{},"合":{"docs":{},"和":{"docs":{},"验":{"docs":{},"证":{"docs":{},"基":{"docs":{},"于":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}}}}}}}}},"每":{"docs":{},"个":{"docs":{},"源":{"docs":{},"文":{"docs":{},"件":{"docs":{},"编":{"docs":{},"译":{"docs":{},"或":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"得":{"docs":{},"到":{"docs":{},"的":{"docs":{},"可":{"docs":{},"重":{"docs":{},"定":{"docs":{},"位":{"docs":{},"目":{"docs":{},"标":{"docs":{},"文":{"docs":{},"件":{"docs":{},"和":{"docs":{},"最":{"docs":{},"终":{"docs":{},"链":{"docs":{},"接":{"docs":{},"生":{"docs":{},"成":{"docs":{},"的":{"docs":{},"可":{"docs":{},"执":{"docs":{},"行":{"docs":{},"文":{"docs":{},"件":{"docs":{},"等":{"docs":{},".":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"指":{"docs":{},"令":{"docs":{},"语":{"docs":{},"法":{"docs":{},"和":{"docs":{},"伪":{"docs":{},"指":{"docs":{},"令":{"docs":{},"语":{"docs":{},"法":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}},"讲":{"docs":{},"义":{"docs":{},"和":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}},"专":{"docs":{},"用":{"docs":{},"加":{"docs":{},"速":{"docs":{},"器":{"docs":{},"、":{"docs":{},"接":{"docs":{},"口":{"docs":{},"电":{"docs":{},"路":{"docs":{},"、":{"docs":{},"转":{"docs":{},"换":{"docs":{},"电":{"docs":{},"路":{"docs":{},"在":{"docs":{},"内":{"docs":{},"的":{"docs":{},"单":{"docs":{},"片":{"docs":{},"化":{"docs":{},"集":{"docs":{},"成":{"docs":{},"系":{"docs":{},"统":{"docs":{},".":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"含":{"docs":{},"不":{"docs":{},"断":{"docs":{},"发":{"docs":{},"展":{"docs":{},"的":{"docs":{},"软":{"docs":{},"件":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}},"了":{"docs":{},"代":{"docs":{},"码":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}},"单":{"docs":{},"元":{"docs":{},"之":{"docs":{},"间":{"docs":{},"的":{"docs":{},"互":{"docs":{},"连":{"docs":{},"时":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}},"再":{"docs":{},"到":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}},"的":{"docs":{},"方":{"docs":{},"法":{"docs":{},"实":{"docs":{},"现":{"docs":{},"存":{"docs":{},"储":{"docs":{},"功":{"docs":{},"能":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}},"里":{"docs":{},"的":{"docs":{},"两":{"docs":{},"个":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"单":{"docs":{},"元":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}},"个":{"docs":{},"原":{"docs":{},"型":{"docs":{},"平":{"docs":{},"台":{"docs":{},"可":{"docs":{},"以":{"docs":{},"在":{"docs":{},"第":{"docs":{},"一":{"docs":{},"颗":{"docs":{},"芯":{"docs":{},"片":{"docs":{},"流":{"docs":{},"片":{"docs":{},"之":{"docs":{},"前":{"docs":{},"就":{"docs":{},"对":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"、":{"docs":{},"固":{"docs":{},"件":{"docs":{},"和":{"docs":{},"应":{"docs":{},"用":{"docs":{},"软":{"docs":{},"件":{"docs":{},"设":{"docs":{},"计":{"docs":{},"功":{"docs":{},"能":{"docs":{},"进":{"docs":{},"行":{"docs":{},"验":{"docs":{},"证":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"片":{"docs":{},"机":{"docs":{},"作":{"docs":{},"为":{"docs":{},"工":{"docs":{},"业":{"docs":{},"设":{"docs":{},"备":{"docs":{},"的":{"docs":{},"控":{"docs":{},"制":{"docs":{},"核":{"docs":{},"心":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}}}},"厂":{"docs":{},"商":{"docs":{},"可":{"docs":{},"以":{"docs":{},"打":{"docs":{},"包":{"docs":{},"一":{"docs":{},"些":{"docs":{},"额":{"docs":{},"外":{"docs":{},"的":{"docs":{},"功":{"docs":{},"能":{"docs":{},"，":{"docs":{},"用":{"docs":{},"主":{"docs":{},"要":{"docs":{},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"结":{"docs":{},"构":{"docs":{},"之":{"docs":{},"外":{"docs":{},"的":{"docs":{},"部":{"docs":{},"分":{"docs":{},"(":{"docs":{},"如":{"docs":{},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"、":{"docs":{},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"在":{"docs":{},"部":{"docs":{},"分":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}},"口":{"docs":{},"等":{"docs":{},"电":{"docs":{},"路":{"docs":{},"部":{"docs":{},"分":{"docs":{},"作":{"docs":{},"为":{"docs":{},"一":{"docs":{},"个":{"docs":{},"整":{"docs":{},"体":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}},"用":{"docs":{},"于":{"docs":{},"和":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}},"另":{"docs":{},"一":{"docs":{},"大":{"docs":{},"优":{"docs":{},"势":{"docs":{},"在":{"docs":{},"于":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}},"种":{"docs":{},"在":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}},"个":{"docs":{},"是":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"为":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}},"方":{"docs":{},"面":{"docs":{},"可":{"docs":{},"能":{"docs":{},"是":{"docs":{},"你":{"docs":{},"的":{"docs":{},"态":{"docs":{},"度":{"docs":{},"不":{"docs":{},"够":{"docs":{},"端":{"docs":{},"正":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}},"外":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.004914004914004914},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504},"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.01092896174863388},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},"可":{"docs":{},"以":{"docs":{},"实":{"docs":{},"现":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}},"对":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}},"用":{"docs":{},"来":{"docs":{},"实":{"docs":{},"现":{"docs":{},"几":{"docs":{},"乎":{"docs":{},"所":{"docs":{},"有":{"docs":{},"可":{"docs":{},"以":{"docs":{},"用":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}},"于":{"docs":{},"一":{"docs":{},"些":{"docs":{},"外":{"docs":{},"界":{"docs":{},"的":{"docs":{},"控":{"docs":{},"制":{"docs":{},"交":{"docs":{},"互":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}},"作":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}},"组":{"docs":{},"成":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}},"更":{"docs":{},"快":{"docs":{},"地":{"docs":{},"发":{"docs":{},"现":{"docs":{},"错":{"docs":{},"误":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}},"通":{"docs":{},"过":{"docs":{},"提":{"docs":{},"取":{"docs":{},"到":{"docs":{},"更":{"docs":{},"准":{"docs":{},"确":{"docs":{},"的":{"docs":{},"电":{"docs":{},"路":{"docs":{},"参":{"docs":{},"数":{"docs":{},"进":{"docs":{},"行":{"docs":{},"更":{"docs":{},"加":{"docs":{},"准":{"docs":{},"确":{"docs":{},"的":{"docs":{},"时":{"docs":{},"序":{"docs":{},"分":{"docs":{},"析":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}}}}}}},"考":{"docs":{},"虑":{"docs":{},"使":{"docs":{},"用":{"docs":{},"流":{"docs":{},"水":{"docs":{},"线":{"docs":{},"(":{"docs":{},"p":{"docs":{},"i":{"docs":{},"p":{"docs":{},"e":{"docs":{},"l":{"docs":{},"i":{"docs":{},"n":{"docs":{},"e":{"docs":{},")":{"docs":{},"提":{"docs":{},"高":{"docs":{},"性":{"docs":{},"能":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}}}}}}}}}}}}},"配":{"docs":{},"置":{"docs":{},"为":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.005479452054794521}}}}},"单":{"docs":{},"独":{"docs":{},"进":{"docs":{},"行":{"docs":{},"某":{"docs":{},"些":{"docs":{},"文":{"docs":{},"件":{"docs":{},"的":{"docs":{},"屏":{"docs":{},"蔽":{"docs":{},"等":{"docs":{},"操":{"docs":{},"作":{"docs":{},".":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}}}}},"点":{"docs":{},"击":{"docs":{},"这":{"docs":{},"里":{"docs":{},"进":{"docs":{},"入":{"docs":{},"官":{"docs":{},"网":{"docs":{},"下":{"docs":{},"载":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}},"发":{"docs":{},"现":{"docs":{},"我":{"docs":{},"们":{"docs":{},"已":{"docs":{},"经":{"docs":{},"编":{"docs":{},"辑":{"docs":{},"好":{"docs":{},"了":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}},"看":{"docs":{},"到":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"窗":{"docs":{},"口":{"docs":{},"中":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"核":{"docs":{},"端":{"docs":{},"的":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}},"每":{"docs":{},"个":{"docs":{},"一":{"docs":{},"段":{"docs":{},"时":{"docs":{},"间":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"速":{"docs":{},"度":{"docs":{},"正":{"docs":{},"确":{"docs":{},"设":{"docs":{},"置":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"作":{"docs":{},"是":{"docs":{},"六":{"docs":{},"位":{"docs":{},"数":{"docs":{},"码":{"docs":{},"管":{"docs":{},"的":{"docs":{},"使":{"docs":{},"能":{"docs":{},"信":{"docs":{},"号":{"docs":{},".":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}}}}}},"调":{"docs":{},"用":{"docs":{},"反":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"器":{"docs":{},"将":{"docs":{},"其":{"docs":{},"转":{"docs":{},"换":{"docs":{},"成":{"docs":{},"方":{"docs":{},"便":{"docs":{},"阅":{"docs":{},"读":{"docs":{},"的":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"代":{"docs":{},"码":{"docs":{},".":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}}}}}}}}}}},"先":{"docs":{},"稍":{"docs":{},"回":{"docs":{},"顾":{"docs":{},"一":{"docs":{},"下":{"docs":{},"教":{"docs":{},"科":{"docs":{},"书":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}},"参":{"docs":{},"考":{"docs":{},"总":{"docs":{},"线":{"docs":{},"扩":{"docs":{},"展":{"docs":{},"模":{"docs":{},"块":{"docs":{},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976}}}}}}}}}}}}},"将":{"docs":{},"设":{"docs":{},"计":{"docs":{},"在":{"docs":{},"不":{"docs":{},"同":{"docs":{},"阶":{"docs":{},"段":{"docs":{},"中":{"docs":{},"的":{"docs":{},"表":{"docs":{},"现":{"docs":{},"分":{"docs":{},"为":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}}}}}}}},"理":{"docs":{},"解":{"docs":{},"为":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.003048780487804878}},"三":{"docs":{},"极":{"docs":{},"管":{"docs":{},"集":{"docs":{},"极":{"docs":{},"输":{"docs":{},"出":{"docs":{},"电":{"docs":{},"路":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}},"设":{"docs":{},"计":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"替":{"docs":{},"代":{"docs":{},"软":{"docs":{},"件":{"docs":{},"的":{"docs":{},"部":{"docs":{},"分":{"docs":{},"工":{"docs":{},"作":{"docs":{},",":{"docs":{"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886}}}}}}}}}}}}}}}},"为":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774}}},"使":{"docs":{},"用":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"非":{"docs":{},"阻":{"docs":{},"塞":{"docs":{},"赋":{"docs":{},"值":{"docs":{},"吗":{"docs":{},"?":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}},"增":{"docs":{},"强":{"docs":{},"可":{"docs":{},"读":{"docs":{},"性":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}},"直":{"docs":{},"接":{"docs":{},"使":{"docs":{},"用":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"得":{"docs":{},"出":{"docs":{},"输":{"docs":{},"出":{"docs":{},"的":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"表":{"docs":{},"达":{"docs":{},"式":{"docs":{},".":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}}}},"写":{"docs":{},"出":{"docs":{},"对":{"docs":{},"应":{"docs":{},"的":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}},"得":{"docs":{},"到":{"docs":{},"答":{"docs":{},"案":{"docs":{},"的":{"docs":{},"问":{"docs":{},"题":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}},"阅":{"docs":{},"读":{"docs":{},"我":{"docs":{},"们":{"docs":{},"的":{"docs":{},"知":{"docs":{},"乎":{"docs":{},"专":{"docs":{},"栏":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}},"能":{"docs":{},"引":{"docs":{},"起":{"docs":{},"一":{"docs":{},"系":{"docs":{},"列":{"docs":{},"更":{"docs":{},"严":{"docs":{},"重":{"docs":{},"的":{"docs":{},"问":{"docs":{},"题":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}},"不":{"docs":{},"会":{"docs":{},"得":{"docs":{},"到":{"docs":{},"有":{"docs":{},"用":{"docs":{},"的":{"docs":{},"回":{"docs":{},"复":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}},"存":{"docs":{},"储":{"docs":{},"多":{"docs":{},"达":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}},"执":{"docs":{},"行":{"docs":{},"文":{"docs":{},"件":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.009925558312655087}},"处":{"docs":{},"理":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}},"访":{"docs":{},"问":{"docs":{},"这":{"docs":{},"里":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}},"各":{"docs":{},"个":{"docs":{},"基":{"docs":{},"本":{"docs":{},"可":{"docs":{},"配":{"docs":{},"置":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"块":{"docs":{},"（":{"docs":{},"c":{"docs":{},"l":{"docs":{},"b":{"docs":{},"）":{"docs":{},"是":{"docs":{},"通":{"docs":{},"过":{"docs":{},"可":{"docs":{},"配":{"docs":{},"置":{"docs":{},"的":{"docs":{},"互":{"docs":{},"连":{"docs":{},"线":{"docs":{},"相":{"docs":{},"互":{"docs":{},"连":{"docs":{},"接":{"docs":{},"的":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"触":{"docs":{},"发":{"docs":{},"器":{"docs":{},"接":{"docs":{},"收":{"docs":{},"到":{"docs":{},"的":{"docs":{},"时":{"docs":{},"钟":{"docs":{},"信":{"docs":{},"号":{"docs":{},"便":{"docs":{},"会":{"docs":{},"有":{"docs":{},"一":{"docs":{},"定":{"docs":{},"的":{"docs":{},"偏":{"docs":{},"差":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}}}},"同":{"docs":{},"样":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}},"以":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}},"的":{"docs":{},",":{"docs":{"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"实":{"docs":{},"现":{"docs":{},"一":{"docs":{},"个":{"docs":{},"了":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}},"时":{"docs":{},"可":{"docs":{},"以":{"docs":{},"让":{"docs":{},"验":{"docs":{},"证":{"docs":{},"工":{"docs":{},"程":{"docs":{},"师":{"docs":{},"在":{"docs":{},"比":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"传":{"docs":{},"输":{"docs":{},"级":{"docs":{},"更":{"docs":{},"高":{"docs":{},"的":{"docs":{},"抽":{"docs":{},"象":{"docs":{},"级":{"docs":{},"别":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}}}}}},"为":{"docs":{},"了":{"docs":{},"验":{"docs":{},"证":{"docs":{},"输":{"docs":{},"入":{"docs":{},"功":{"docs":{},"能":{"docs":{},"将":{"docs":{},"g":{"docs":{},"p":{"docs":{},"i":{"docs":{},"o":{"7":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"docs":{}}}}}}}}}}}}}},"避":{"docs":{},"免":{"docs":{},"了":{"docs":{},"使":{"docs":{},"用":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}},"步":{"docs":{},"和":{"docs":{},"显":{"docs":{},"式":{"docs":{},"并":{"docs":{},"发":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}},"一":{"docs":{},"时":{"docs":{},"刻":{"docs":{},"只":{"docs":{},"能":{"docs":{},"有":{"docs":{},"一":{"docs":{},"个":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}},"间":{"docs":{},"点":{"docs":{},"亮":{"docs":{},"一":{"docs":{},"个":{"docs":{},"灯":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}}}}}}},"理":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}},"基":{"docs":{},"本":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"单":{"docs":{},"元":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}},"一":{"docs":{},"般":{"docs":{},"被":{"docs":{},"称":{"docs":{},"为":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}},"输":{"docs":{},"入":{"docs":{},"操":{"docs":{},"作":{"docs":{},"类":{"docs":{},"模":{"docs":{},"块":{"docs":{},"主":{"docs":{},"要":{"docs":{},"有":{"docs":{},"拨":{"docs":{},"码":{"docs":{},"开":{"docs":{},"关":{"docs":{},"和":{"docs":{},"矩":{"docs":{},"阵":{"docs":{},"键":{"docs":{},"盘":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}}}}}}}}}}},"写":{"docs":{},"操":{"docs":{},"作":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}},":":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}},"读":{"docs":{},"操":{"docs":{},"作":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}},":":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}},"已":{"docs":{},"降":{"docs":{},"低":{"docs":{},"到":{"docs":{},"简":{"docs":{},"单":{"docs":{},"难":{"docs":{},"度":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}},"于":{"docs":{},"平":{"docs":{},"台":{"docs":{},"的":{"docs":{},"建":{"docs":{},"模":{"docs":{},"以":{"docs":{},"及":{"docs":{},"特":{"docs":{},"定":{"docs":{},"域":{"docs":{},"的":{"docs":{},"系":{"docs":{},"统":{"docs":{},"级":{"docs":{},"集":{"docs":{},"成":{"docs":{},"方":{"docs":{},"面":{"docs":{},"取":{"docs":{},"得":{"docs":{},"了":{"docs":{},"重":{"docs":{},"大":{"docs":{},"进":{"docs":{},"展":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}}}}}}}},"硬":{"docs":{},"件":{"docs":{},"描":{"docs":{},"述":{"docs":{},"语":{"docs":{},"言":{"docs":{},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"方":{"docs":{},"法":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}},"标":{"docs":{},"准":{"docs":{},"的":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}},"算":{"docs":{},"法":{"docs":{},"和":{"docs":{},"r":{"docs":{},"t":{"docs":{},"l":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}}}}}}}}}},"础":{"docs":{},"来":{"docs":{},"支":{"docs":{},"持":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}},"伪":{"docs":{},"指":{"docs":{},"令":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}},"指":{"docs":{},"令":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}},"存":{"docs":{},"储":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}},"器":{"docs":{},"层":{"docs":{},"次":{"docs":{},"结":{"docs":{},"构":{"docs":{},"和":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}},".":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372}}},"的":{"docs":{},"使":{"docs":{},"能":{"docs":{},"信":{"docs":{},"号":{"docs":{},"在":{"docs":{},"l":{"docs":{},"a":{"docs":{},"b":{"3":{"docs":{},":":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}},"docs":{}}}}}}},"如":{"docs":{},"果":{"docs":{},"有":{"docs":{},"效":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}},"系":{"docs":{},"统":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}},"体":{"docs":{},"系":{"docs":{},"中":{"docs":{},"被":{"docs":{},"映":{"docs":{},"射":{"docs":{},"至":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.004962779156327543}}}}}}}}},"计":{"docs":{},"数":{"docs":{},"器":{"docs":{},"时":{"docs":{},"间":{"docs":{},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}},"输":{"docs":{},"入":{"docs":{},"/":{"docs":{},"输":{"docs":{},"出":{"docs":{},"模":{"docs":{},"式":{"docs":{},"控":{"docs":{},"制":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"地":{"docs":{},"址":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}}}},"模":{"docs":{},"式":{"docs":{},"转":{"docs":{},"换":{"docs":{},"计":{"docs":{},"数":{"docs":{},"器":{"docs":{},"地":{"docs":{},"址":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"模":{"docs":{},"式":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"地":{"docs":{},"址":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}}},"在":{"docs":{},"什":{"docs":{},"么":{"docs":{},"问":{"docs":{},"题":{"docs":{},"?":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}},"它":{"docs":{},"通":{"docs":{},"常":{"docs":{},"被":{"docs":{},"用":{"docs":{},"于":{"docs":{},"中":{"docs":{},"等":{"docs":{},"复":{"docs":{},"杂":{"docs":{},"度":{"docs":{},"状":{"docs":{},"态":{"docs":{},"机":{"docs":{},"的":{"docs":{},"实":{"docs":{},"现":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}},"过":{"docs":{},"机":{"docs":{},"器":{"docs":{},"码":{"docs":{},"反":{"docs":{},"向":{"docs":{},"生":{"docs":{},"成":{"docs":{},"其":{"docs":{},"对":{"docs":{},"应":{"docs":{},"的":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"代":{"docs":{},"码":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}}}}}}}},"不":{"docs":{},"容":{"docs":{},"易":{"docs":{},"移":{"docs":{},"植":{"docs":{},"重":{"docs":{},"用":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}},"们":{"docs":{},"可":{"docs":{},"以":{"docs":{},"快":{"docs":{},"速":{"docs":{},"提":{"docs":{},"供":{"docs":{},"很":{"docs":{},"好":{"docs":{},"的":{"docs":{},"结":{"docs":{},"果":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}},"而":{"docs":{},"不":{"docs":{},"是":{"docs":{},"把":{"docs":{},"时":{"docs":{},"间":{"docs":{},"浪":{"docs":{},"费":{"docs":{},"在":{"docs":{},"敲":{"docs":{},"代":{"docs":{},"码":{"docs":{},"上":{"docs":{},";":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}}}},"对":{"docs":{},"算":{"docs":{},"法":{"docs":{},"设":{"docs":{},"计":{"docs":{},"人":{"docs":{},"员":{"docs":{},"来":{"docs":{},"说":{"docs":{},"是":{"docs":{},"陌":{"docs":{},"生":{"docs":{},"的":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}},"接":{"docs":{},"受":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}},"也":{"docs":{},"叫":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}},"可":{"docs":{},"以":{"docs":{},"用":{"docs":{},"于":{"docs":{},"加":{"docs":{},"载":{"docs":{},"任":{"docs":{},"意":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}},"会":{"docs":{},"把":{"docs":{},"所":{"docs":{},"有":{"docs":{},"二":{"docs":{},"进":{"docs":{},"制":{"docs":{},"数":{"docs":{},"据":{"docs":{},"都":{"docs":{},"进":{"docs":{},"行":{"docs":{},"反":{"docs":{},"汇":{"docs":{},"编":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}}}}}},"并":{"docs":{},"不":{"docs":{},"意":{"docs":{},"味":{"docs":{},"着":{"docs":{},"我":{"docs":{},"不":{"docs":{},"能":{"docs":{},"去":{"docs":{},"访":{"docs":{},"问":{"docs":{},"那":{"docs":{},"些":{"docs":{},"被":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}},"是":{"docs":{},"怎":{"docs":{},"样":{"docs":{},"指":{"docs":{},"导":{"docs":{},"嵌":{"docs":{},"套":{"docs":{},"的":{"docs":{},"程":{"docs":{},"序":{"docs":{},"找":{"docs":{},"到":{"docs":{},"返":{"docs":{},"回":{"docs":{},"地":{"docs":{},"址":{"docs":{},"的":{"docs":{},"?":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}}},"被":{"docs":{},"存":{"docs":{},"放":{"docs":{},"在":{"docs":{},"哪":{"docs":{},"个":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"中":{"docs":{},"?":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}},"仅":{"docs":{},"包":{"docs":{},"含":{"docs":{},"了":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372}}}}}},"能":{"docs":{},"执":{"docs":{},"行":{"docs":{},"指":{"docs":{},"令":{"docs":{},"和":{"docs":{},"利":{"docs":{},"用":{"docs":{},"内":{"docs":{},"部":{"docs":{},"的":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"存":{"docs":{},"储":{"docs":{},"数":{"docs":{},"据":{"docs":{},".":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}}}}}}}}}}}}}}}}}}},"定":{"docs":{},"制":{"docs":{},"化":{"docs":{},"、":{"docs":{},"自":{"docs":{},"动":{"docs":{},"化":{"docs":{},"及":{"docs":{},"部":{"docs":{},"分":{"docs":{},"工":{"docs":{},"业":{"docs":{},"应":{"docs":{},"用":{"docs":{},"中":{"docs":{},"占":{"docs":{},"的":{"docs":{},"比":{"docs":{},"重":{"docs":{},"越":{"docs":{},"来":{"docs":{},"越":{"docs":{},"大":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}}}}}},"义":{"docs":{},"参":{"docs":{},"数":{"docs":{},"时":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}},"就":{"docs":{},"是":{"docs":{},"一":{"docs":{},"件":{"docs":{},"很":{"docs":{},"困":{"docs":{},"难":{"docs":{},"的":{"docs":{},"事":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}},"上":{"docs":{},"图":{"docs":{},"所":{"docs":{},"示":{"docs":{},"的":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}},"信":{"docs":{},"号":{"docs":{},"输":{"docs":{},"入":{"docs":{},"的":{"docs":{},"过":{"docs":{},"程":{"docs":{},"中":{"docs":{},"会":{"docs":{},"经":{"docs":{},"过":{"docs":{},"放":{"docs":{},"大":{"docs":{},"器":{"docs":{},"、":{"docs":{},"缓":{"docs":{},"冲":{"docs":{},"器":{"docs":{},"等":{"docs":{},"模":{"docs":{},"拟":{"docs":{},"电":{"docs":{},"路":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}}}}}}}}}}}}},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"需":{"docs":{},"要":{"docs":{},"全":{"docs":{},"程":{"docs":{},"参":{"docs":{},"与":{"docs":{},"控":{"docs":{},"制":{"docs":{},"的":{"docs":{},"过":{"docs":{},"程":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}}}}}},"控":{"docs":{},"制":{"docs":{},"某":{"docs":{},"个":{"docs":{},"电":{"docs":{},"路":{"docs":{},"/":{"docs":{},"芯":{"docs":{},"片":{"docs":{},"开":{"docs":{},"启":{"docs":{},"的":{"docs":{},"信":{"docs":{},"号":{"docs":{},".":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}}}}}}}},"能":{"docs":{},"开":{"docs":{},"始":{"docs":{},"执":{"docs":{},"行":{"docs":{},"一":{"docs":{},"条":{"docs":{},"条":{"docs":{},"的":{"docs":{},"指":{"docs":{},"令":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}}}}}}}}}},"要":{"docs":{},"手":{"docs":{},"动":{"docs":{},"定":{"docs":{},"义":{"docs":{},"一":{"docs":{},"个":{"docs":{},"数":{"docs":{},"据":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}},"代":{"docs":{},"表":{"docs":{},"了":{"docs":{},"当":{"docs":{},"前":{"docs":{},"的":{"docs":{},"整":{"docs":{},"个":{"docs":{},"工":{"docs":{},"程":{"docs":{},".":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}},"相":{"docs":{},"当":{"docs":{},"于":{"docs":{},"我":{"docs":{},"们":{"docs":{},"在":{"docs":{},"仿":{"docs":{},"真":{"docs":{},"层":{"docs":{},"面":{"docs":{},"上":{"docs":{},"把":{"docs":{},"编":{"docs":{},"写":{"docs":{},"的":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"程":{"docs":{},"序":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}}}}}}}}},"为":{"docs":{},"它":{"docs":{},"开":{"docs":{},"辟":{"docs":{},"一":{"docs":{},"个":{"docs":{},"栈":{"docs":{},"帧":{"docs":{},"用":{"docs":{},"于":{"docs":{},"存":{"docs":{},"放":{"docs":{},"这":{"docs":{},"个":{"docs":{},"函":{"docs":{},"数":{"docs":{},"的":{"docs":{},"运":{"docs":{},"行":{"docs":{},"数":{"docs":{},"据":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}}}}}}},"需":{"docs":{},"要":{"docs":{},"用":{"docs":{},"到":{"docs":{},"总":{"docs":{},"线":{"docs":{},"扩":{"docs":{},"展":{"docs":{},"模":{"docs":{},"块":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}},"会":{"docs":{},"知":{"docs":{},"道":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}},"构":{"docs":{},"成":{"docs":{},"了":{"docs":{},"左":{"docs":{},"向":{"docs":{},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}},"年":{"docs":{},"代":{"docs":{},"中":{"docs":{},"期":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}},"到":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}},"后":{"docs":{},"期":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}},"仍":{"docs":{},"然":{"docs":{},"可":{"docs":{},"以":{"docs":{},"胜":{"docs":{},"任":{"docs":{},"当":{"docs":{},"时":{"docs":{},"设":{"docs":{},"计":{"docs":{},"的":{"docs":{},"复":{"docs":{},"杂":{"docs":{},"程":{"docs":{},"度":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}},"早":{"docs":{},"期":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}},"初":{"docs":{},"期":{"docs":{},"引":{"docs":{},"入":{"docs":{},"早":{"docs":{},"期":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}},"版":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}},"担":{"docs":{},"任":{"docs":{},"课":{"docs":{},"程":{"docs":{},"助":{"docs":{},"教":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.08064516129032258}}}}}}}}},"改":{"docs":{},"为":{"docs":{},"现":{"docs":{},"名":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}},"春":{"docs":{},"季":{"docs":{},"学":{"docs":{},"期":{"docs":{},"正":{"docs":{},"式":{"docs":{},"开":{"docs":{},"出":{"docs":{},"专":{"docs":{},"门":{"docs":{},"面":{"docs":{},"向":{"docs":{},"集":{"docs":{},"成":{"docs":{},"电":{"docs":{},"路":{"docs":{},"设":{"docs":{},"计":{"docs":{},"与":{"docs":{},"集":{"docs":{},"成":{"docs":{},"系":{"docs":{},"统":{"docs":{},"专":{"docs":{},"业":{"docs":{},"同":{"docs":{},"学":{"docs":{},"的":{"docs":{},"课":{"docs":{},"程":{"docs":{},".":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"电":{"docs":{},"子":{"docs":{},"科":{"docs":{},"技":{"docs":{},"大":{"docs":{},"学":{"docs":{},"示":{"docs":{},"范":{"docs":{},"性":{"docs":{},"微":{"docs":{},"电":{"docs":{},"子":{"docs":{},"学":{"docs":{},"院":{"docs":{},"独":{"docs":{},"立":{"docs":{},"组":{"docs":{},"成":{"docs":{},"了":{"docs":{},"「":{"docs":{},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"系":{"docs":{},"统":{"docs":{},"结":{"docs":{},"构":{"docs":{},"与":{"docs":{},"嵌":{"docs":{},"入":{"docs":{},"式":{"docs":{},"系":{"docs":{},"统":{"docs":{},"设":{"docs":{},"计":{"docs":{},"」":{"docs":{},"课":{"docs":{},"程":{"docs":{},"组":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"并":{"docs":{},"且":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}},"一":{"docs":{},"次":{"docs":{},"流":{"docs":{},"片":{"docs":{},"费":{"docs":{},"用":{"docs":{},"高":{"docs":{},"昂":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}},"使":{"docs":{},"用":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}},"软":{"docs":{},"件":{"docs":{},"编":{"docs":{},"程":{"docs":{},"控":{"docs":{},"制":{"docs":{},"它":{"docs":{},"实":{"docs":{},"现":{"docs":{},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"的":{"docs":{},"功":{"docs":{},"能":{"docs":{},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}}}}}}},"与":{"docs":{},"传":{"docs":{},"统":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}},"于":{"9":{"0":{"docs":{},"年":{"docs":{},"代":{"docs":{},"推":{"docs":{},"出":{"docs":{},"了":{"docs":{},"一":{"docs":{},"些":{"docs":{},"商":{"docs":{},"业":{"docs":{},"工":{"docs":{},"具":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}},"docs":{}},"docs":{}},"每":{"docs":{},"次":{"docs":{},"按":{"docs":{},"下":{"docs":{},"复":{"docs":{},"位":{"docs":{},"按":{"docs":{},"钮":{"docs":{},"时":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}},"利":{"docs":{},"用":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}},"延":{"docs":{},"迟":{"docs":{},"一":{"docs":{},"定":{"docs":{},"时":{"docs":{},"间":{"docs":{},";":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}},"连":{"docs":{},"到":{"docs":{},"合":{"docs":{},"适":{"docs":{},"的":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"上":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}},"不":{"docs":{},"是":{"docs":{},"最":{"docs":{},"终":{"docs":{},"产":{"docs":{},"品":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}},"能":{"docs":{},"进":{"docs":{},"入":{"docs":{},"传":{"docs":{},"输":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}},"允":{"docs":{},"许":{"docs":{},"软":{"docs":{},"件":{"docs":{},"开":{"docs":{},"发":{"docs":{},"与":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"设":{"docs":{},"计":{"docs":{},"并":{"docs":{},"行":{"docs":{},"进":{"docs":{},"行":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}}}}},"提":{"docs":{},"供":{"docs":{},"触":{"docs":{},"发":{"docs":{},"和":{"docs":{},"探":{"docs":{},"测":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}},"可":{"docs":{},"配":{"docs":{},"置":{"docs":{},"为":{"docs":{},"两":{"docs":{},"个":{"docs":{},"独":{"docs":{},"立":{"docs":{},"的":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}},"设":{"docs":{},"置":{"docs":{},"一":{"docs":{},"块":{"docs":{},"片":{"docs":{},"上":{"docs":{},"起":{"docs":{},"始":{"docs":{},"地":{"docs":{},"址":{"docs":{},"为":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}},"指":{"docs":{},"示":{"docs":{},"当":{"docs":{},"前":{"docs":{},"程":{"docs":{},"序":{"docs":{},"运":{"docs":{},"行":{"docs":{},"到":{"docs":{},"的":{"docs":{},"位":{"docs":{},"置":{"docs":{},".":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.009900990099009901}}}}}}}}}}}}}}},"没":{"docs":{},"有":{"docs":{},"使":{"docs":{},"用":{"docs":{},"到":{"docs":{},"这":{"docs":{},"块":{"docs":{},"区":{"docs":{},"域":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}},"依":{"docs":{},"此":{"docs":{},"控":{"docs":{},"制":{"docs":{},"h":{"docs":{},"r":{"docs":{},"e":{"docs":{},"a":{"docs":{},"d":{"docs":{},"y":{"docs":{},"o":{"docs":{},"u":{"docs":{},"t":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}}},"在":{"docs":{},"不":{"docs":{},"同":{"docs":{},"的":{"docs":{},"时":{"docs":{},"间":{"docs":{},"给":{"docs":{},"出":{"docs":{},"不":{"docs":{},"同":{"docs":{},"的":{"docs":{},"段":{"docs":{},"选":{"docs":{},"信":{"docs":{},"号":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}}}}}}}},"对":{"docs":{},"课":{"docs":{},"程":{"docs":{},"内":{"docs":{},"容":{"docs":{},"进":{"docs":{},"行":{"docs":{},"了":{"docs":{},"重":{"docs":{},"大":{"docs":{},"改":{"docs":{},"革":{"docs":{},"和":{"docs":{},"升":{"docs":{},"级":{"docs":{},".":{"docs":{},"随":{"docs":{},"着":{"docs":{},"集":{"docs":{},"成":{"docs":{},"电":{"docs":{},"路":{"docs":{},"技":{"docs":{},"术":{"docs":{},"的":{"docs":{},"高":{"docs":{},"速":{"docs":{},"发":{"docs":{},"展":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"延":{"docs":{},"迟":{"docs":{},"不":{"docs":{},"同":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}},"当":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.00821917808219178},"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}},"然":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}},"前":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}},"语":{"docs":{},"句":{"docs":{},"一":{"docs":{},"定":{"docs":{},"会":{"docs":{},"执":{"docs":{},"行":{"docs":{},"完":{"docs":{},"成":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}}}},"拨":{"docs":{},"动":{"docs":{},"开":{"docs":{},"关":{"docs":{},"在":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}},"处":{"docs":{},"在":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}},"使":{"docs":{},"用":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.006535947712418301},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774}}}},"多":{"docs":{},"个":{"docs":{},"文":{"docs":{},"件":{"docs":{},"中":{"docs":{},"这":{"docs":{},"样":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}},"函":{"docs":{},"数":{"docs":{},"嵌":{"docs":{},"套":{"docs":{},"运":{"docs":{},"行":{"docs":{},"时":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}},"我":{"docs":{},"们":{"docs":{},"写":{"docs":{},"的":{"docs":{},"一":{"docs":{},"大":{"docs":{},"段":{"docs":{},"代":{"docs":{},"码":{"docs":{},"存":{"docs":{},"在":{"docs":{},"很":{"docs":{},"强":{"docs":{},"的":{"docs":{},"规":{"docs":{},"律":{"docs":{},"性":{"docs":{},"时":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}}}}}},"想":{"docs":{},"把":{"docs":{},"其":{"docs":{},"他":{"docs":{},"文":{"docs":{},"件":{"docs":{},"中":{"docs":{},"的":{"docs":{},"某":{"docs":{},"些":{"docs":{},"代":{"docs":{},"码":{"docs":{},"拿":{"docs":{},"到":{"docs":{},"当":{"docs":{},"前":{"docs":{},"文":{"docs":{},"件":{"docs":{},"中":{"docs":{},"使":{"docs":{},"用":{"docs":{},"时":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}}}}}}}}}}},"要":{"docs":{},"写":{"docs":{},"或":{"docs":{},"者":{"docs":{},"读":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"的":{"docs":{},"数":{"docs":{},"据":{"docs":{},"时":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}}}}}},"的":{"docs":{},"程":{"docs":{},"序":{"docs":{},"在":{"docs":{},"某":{"docs":{},"几":{"docs":{},"种":{"docs":{},"应":{"docs":{},"用":{"docs":{},"情":{"docs":{},"境":{"docs":{},"下":{"docs":{},"的":{"docs":{},"版":{"docs":{},"本":{"docs":{},"只":{"docs":{},"存":{"docs":{},"在":{"docs":{},"几":{"docs":{},"条":{"docs":{},"语":{"docs":{},"句":{"docs":{},"上":{"docs":{},"的":{"docs":{},"差":{"docs":{},"别":{"docs":{},"时":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"操":{"docs":{},"作":{"docs":{},"数":{"docs":{},"是":{"docs":{},"立":{"docs":{},"即":{"docs":{},"数":{"docs":{},"时":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}},"你":{"docs":{},"在":{"docs":{},"程":{"docs":{},"序":{"docs":{},"中":{"docs":{},"定":{"docs":{},"义":{"docs":{},"一":{"docs":{},"个":{"docs":{},"只":{"docs":{},"读":{"docs":{},"数":{"docs":{},"据":{"docs":{},"块":{"docs":{},"时":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}}}}}},"在":{"docs":{},"一":{"docs":{},"个":{"docs":{},"函":{"docs":{},"数":{"docs":{},"中":{"docs":{},"调":{"docs":{},"用":{"docs":{},"其":{"docs":{},"他":{"docs":{},"函":{"docs":{},"数":{"docs":{},"时":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}},"这":{"docs":{},"个":{"docs":{},"函":{"docs":{},"数":{"docs":{},"运":{"docs":{},"行":{"docs":{},"结":{"docs":{},"束":{"docs":{},"时":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}},"硬":{"docs":{},"件":{"docs":{},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"外":{"docs":{},"设":{"docs":{},"没":{"docs":{},"有":{"docs":{},"应":{"docs":{},"用":{"docs":{},"场":{"docs":{},"景":{"docs":{},"需":{"docs":{},"要":{"docs":{},"的":{"docs":{},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"模":{"docs":{},"式":{"docs":{},"时":{"docs":{},",":{"docs":{"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886}}}}}}}}}}}}}}}}}}}}}}}}},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"核":{"docs":{},"只":{"docs":{},"有":{"docs":{},"一":{"docs":{},"个":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}},"很":{"docs":{},"多":{"docs":{},"时":{"docs":{},"候":{"docs":{},"需":{"docs":{},"要":{"docs":{},"软":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"协":{"docs":{},"同":{"docs":{},"设":{"docs":{},"计":{"docs":{},"的":{"docs":{},"思":{"docs":{},"想":{"docs":{},"来":{"docs":{},"指":{"docs":{},"导":{"docs":{},"设":{"docs":{},"计":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}}}},"庆":{"docs":{},"幸":{"docs":{},"我":{"docs":{},"们":{"docs":{},"有":{"docs":{},"这":{"docs":{},"样":{"docs":{},"一":{"docs":{},"条":{"docs":{},"伪":{"docs":{},"指":{"docs":{},"令":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}},"想":{"docs":{},"弄":{"docs":{},"明":{"docs":{},"白":{"docs":{},"函":{"docs":{},"数":{"docs":{},"调":{"docs":{},"用":{"docs":{},"和":{"docs":{},"栈":{"docs":{},"的":{"docs":{},"深":{"docs":{},"层":{"docs":{},"原":{"docs":{},"理":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}},"性":{"docs":{},"能":{"docs":{},"差":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}},"价":{"docs":{},"比":{"docs":{},"较":{"docs":{},"高":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}},"想":{"docs":{},"要":{"docs":{},"再":{"docs":{},"次":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}},"或":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.005479452054794521},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125},"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.007547169811320755}},"者":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"一":{"docs":{},"些":{"docs":{},"受":{"docs":{},"限":{"docs":{},"的":{"docs":{},"数":{"docs":{},"据":{"docs":{},"处":{"docs":{},"理":{"docs":{},"任":{"docs":{},"务":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}},"嵌":{"docs":{},"入":{"docs":{},"数":{"docs":{},"字":{"docs":{},"信":{"docs":{},"号":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"(":{"docs":{},"d":{"docs":{},"i":{"docs":{},"g":{"docs":{},"i":{"docs":{},"t":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}},"移":{"docs":{},"位":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"(":{"docs":{},"s":{"docs":{},"r":{"docs":{},")":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}},"规":{"docs":{},"模":{"docs":{},"过":{"docs":{},"大":{"docs":{},"需":{"docs":{},"要":{"docs":{},"多":{"docs":{},"片":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}},"是":{"docs":{},"使":{"docs":{},"用":{"docs":{},"的":{"docs":{"verilog/introduction.html":{"ref":"verilog/introduction.html","tf":0.030303030303030304}}}}}},"写":{"docs":{},"信":{"docs":{},"到":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}},"在":{"docs":{},"简":{"docs":{},"单":{"docs":{},"双":{"docs":{},"端":{"docs":{},"口":{"docs":{},"模":{"docs":{},"式":{"docs":{},"下":{"docs":{},"的":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}},"许":{"docs":{},"你":{"docs":{},"应":{"docs":{},"该":{"docs":{},"思":{"docs":{},"考":{"docs":{},"自":{"docs":{},"己":{"docs":{},"能":{"docs":{},"否":{"docs":{},"应":{"docs":{},"付":{"docs":{},"以":{"docs":{},"后":{"docs":{},"日":{"docs":{},"渐":{"docs":{},"困":{"docs":{},"难":{"docs":{},"的":{"docs":{},"学":{"docs":{},"习":{"docs":{},"/":{"docs":{},"工":{"docs":{},"作":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}}}}}}}},"把":{"docs":{},"开":{"docs":{},"关":{"docs":{},"和":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}},"接":{"docs":{},"口":{"docs":{},"等":{"docs":{},"电":{"docs":{},"路":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}},"与":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}},"相":{"docs":{},"连":{"docs":{},"接":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}},"都":{"docs":{},"能":{"docs":{},"在":{"docs":{},"两":{"docs":{},"个":{"docs":{},"周":{"docs":{},"期":{"docs":{},"内":{"docs":{},"完":{"docs":{},"成":{"docs":{},"读":{"docs":{},"写":{"docs":{},"(":{"docs":{},"即":{"docs":{},"判":{"docs":{},"断":{"docs":{},"出":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}}}}}}},".":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"模":{"docs":{},"拟":{"docs":{},"各":{"docs":{},"个":{"docs":{},"驱":{"docs":{},"动":{"docs":{},"芯":{"docs":{},"片":{"docs":{},"的":{"docs":{},"通":{"docs":{},"信":{"docs":{},"时":{"docs":{},"序":{"docs":{},"以":{"docs":{},"达":{"docs":{},"到":{"docs":{},"驱":{"docs":{},"动":{"docs":{},"各":{"docs":{},"个":{"docs":{},"外":{"docs":{},"部":{"docs":{},"芯":{"docs":{},"片":{"docs":{},"的":{"docs":{},"功":{"docs":{},"能":{"docs":{},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"能":{"docs":{},"够":{"docs":{},"避":{"docs":{},"免":{"docs":{},"没":{"docs":{},"有":{"docs":{},"特":{"docs":{},"殊":{"docs":{},"芯":{"docs":{},"片":{"docs":{},"的":{"docs":{},"通":{"docs":{},"信":{"docs":{},"时":{"docs":{},"序":{"docs":{},"的":{"docs":{},"尴":{"docs":{},"尬":{"docs":{},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}}}}}}}},"还":{"docs":{},"可":{"docs":{},"以":{"docs":{},"配":{"docs":{},"置":{"docs":{},"连":{"docs":{},"接":{"docs":{},"到":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"的":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}},"受":{"docs":{},"可":{"docs":{},"综":{"docs":{},"合":{"docs":{},"的":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}},"收":{"docs":{},"外":{"docs":{},"设":{"docs":{},"输":{"docs":{},"入":{"docs":{},"的":{"docs":{},"信":{"docs":{},"号":{"docs":{},"或":{"docs":{},"向":{"docs":{},"外":{"docs":{},"设":{"docs":{},"输":{"docs":{},"出":{"docs":{},"信":{"docs":{},"号":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}}}}}}},"到":{"docs":{},"中":{"docs":{},"断":{"docs":{},"信":{"docs":{},"号":{"docs":{},"(":{"docs":{},"i":{"docs":{},"r":{"docs":{},"q":{"docs":{},"、":{"docs":{},"n":{"docs":{},"m":{"docs":{},"i":{"docs":{},"、":{"docs":{},"s":{"docs":{},"y":{"docs":{},"s":{"docs":{},"t":{"docs":{},"i":{"docs":{},"c":{"docs":{},"k":{"docs":{},"等":{"docs":{},"等":{"docs":{},")":{"docs":{},";":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}}}}}}}}}}}}}}}}}}}}}}}}}}},"着":{"docs":{},"将":{"docs":{},"机":{"docs":{},"器":{"docs":{},"码":{"docs":{},"存":{"docs":{},"入":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}}}}},"下":{"docs":{},"来":{"docs":{},",":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185},"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}},"继":{"docs":{},"续":{"docs":{},"单":{"docs":{},"步":{"docs":{},"调":{"docs":{},"试":{"docs":{},"就":{"docs":{},"能":{"docs":{},"看":{"docs":{},"到":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}},"数":{"docs":{},"字":{"docs":{},"信":{"docs":{},"号":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"(":{"docs":{},"d":{"docs":{},"s":{"docs":{},"p":{"docs":{},")":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}},"据":{"docs":{},"通":{"docs":{},"过":{"docs":{},"一":{"docs":{},"个":{"docs":{},"公":{"docs":{},"共":{"docs":{},"的":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}},"锁":{"docs":{},"存":{"docs":{},"器":{"docs":{},"中":{"docs":{},"的":{"docs":{},"任":{"docs":{},"何":{"docs":{},"一":{"docs":{},"个":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}},"宽":{"docs":{},"度":{"0":{"0":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}},"docs":{}},"docs":{}}},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":10.00609756097561}},"不":{"docs":{},"仅":{"docs":{},"用":{"docs":{},"来":{"docs":{},"运":{"docs":{},"算":{"docs":{},"的":{"docs":{},"数":{"docs":{},"据":{"docs":{},",":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}}}}}}}}},"对":{"docs":{},"于":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}},"特":{"docs":{},"定":{"docs":{},"的":{"docs":{},"一":{"docs":{},"段":{"docs":{},"地":{"docs":{},"址":{"docs":{},"空":{"docs":{},"间":{"docs":{},"会":{"docs":{},"被":{"docs":{},"编":{"docs":{},"译":{"docs":{},"器":{"docs":{},"分":{"docs":{},"配":{"docs":{},"为":{"docs":{},"栈":{"docs":{},"存":{"docs":{},"储":{"docs":{},"空":{"docs":{},"间":{"docs":{},",":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}}}}}}}}}}}}}}}}}}}}}},"(":{"docs":{},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"docs":{},")":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}},"的":{"docs":{},"地":{"docs":{},"址":{"docs":{},"为":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}},"模":{"docs":{},"转":{"docs":{},"换":{"docs":{},"器":{"docs":{},"(":{"docs":{},"d":{"docs":{},"a":{"docs":{},"c":{"docs":{},")":{"docs":{},"芯":{"docs":{},"片":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}},"码":{"docs":{},"管":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}},"动":{"docs":{},"态":{"docs":{},"显":{"docs":{},"示":{"docs":{},"的":{"docs":{},"更":{"docs":{},"多":{"docs":{},"资":{"docs":{},"料":{"docs":{},"了":{"docs":{},"解":{"docs":{},"更":{"docs":{},"多":{"docs":{},":":{"docs":{},"[":{"docs":{},"走":{"docs":{},"近":{"docs":{},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"]":{"docs":{},"之":{"docs":{},"数":{"docs":{},"码":{"docs":{},"管":{"docs":{},"动":{"docs":{},"态":{"docs":{},"显":{"docs":{},"示":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"方":{"docs":{},"便":{"docs":{},"与":{"docs":{},"外":{"docs":{},"界":{"docs":{},"电":{"docs":{},"路":{"docs":{},"通":{"docs":{},"信":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}},"开":{"docs":{},"发":{"docs":{},"人":{"docs":{},"员":{"docs":{},"使":{"docs":{},"用":{"docs":{},".":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818}}}}}}},"者":{"docs":{},"根":{"docs":{},"据":{"docs":{},"需":{"docs":{},"要":{"docs":{},"对":{"docs":{},"文":{"docs":{},"件":{"docs":{},"进":{"docs":{},"行":{"docs":{},"分":{"docs":{},"组":{"docs":{},"管":{"docs":{},"理":{"docs":{},".":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}}}}}}}},"法":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774}}},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},"既":{"docs":{},"可":{"docs":{},"以":{"docs":{},"独":{"docs":{},"立":{"docs":{},"使":{"docs":{},"用":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818}}}}}}}}},"然":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}},"当":{"docs":{},"我":{"docs":{},"写":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"程":{"docs":{},"序":{"docs":{},"时":{"docs":{},"用":{"docs":{},"不":{"docs":{},"到":{"docs":{},"栈":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}},"编":{"docs":{},"译":{"docs":{},"器":{"docs":{},"是":{"docs":{},"对":{"docs":{},"每":{"docs":{},"个":{"docs":{},"c":{"docs":{},"函":{"docs":{},"数":{"docs":{},"独":{"docs":{},"立":{"docs":{},"进":{"docs":{},"行":{"docs":{},"编":{"docs":{},"译":{"docs":{},"的":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}}}},"作":{"docs":{},"为":{"docs":{},"进":{"docs":{},"入":{"docs":{},"传":{"docs":{},"输":{"docs":{},"的":{"docs":{},"判":{"docs":{},"断":{"docs":{},"条":{"docs":{},"件":{"docs":{},"(":{"docs":{},"在":{"docs":{},"h":{"docs":{},"r":{"docs":{},"e":{"docs":{},"a":{"docs":{},"d":{"docs":{},"y":{"docs":{},"为":{"docs":{},"‘":{"0":{"docs":{},"’":{"docs":{},"时":{"docs":{},"不":{"docs":{},"会":{"docs":{},"开":{"docs":{},"始":{"docs":{},"下":{"docs":{},"一":{"docs":{},"个":{"docs":{},"传":{"docs":{},"输":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}}}},"docs":{}}}}}}}}}}}}}}}}}}}}}}},"是":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}},"一":{"docs":{},"种":{"docs":{},"依":{"docs":{},"产":{"docs":{},"品":{"docs":{},"需":{"docs":{},"求":{"docs":{},"不":{"docs":{},"同":{"docs":{},"而":{"docs":{},"全":{"docs":{},"定":{"docs":{},"制":{"docs":{},"的":{"docs":{},"特":{"docs":{},"殊":{"docs":{},"规":{"docs":{},"格":{"docs":{},"集":{"docs":{},"成":{"docs":{},"电":{"docs":{},"路":{"docs":{},".":{"docs":{},"了":{"docs":{},"解":{"docs":{},"更":{"docs":{},"多":{"docs":{},":":{"docs":{},"关":{"docs":{},"于":{"docs":{},"a":{"docs":{},"s":{"docs":{},"i":{"docs":{},"c":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"包":{"docs":{},"含":{"docs":{},"由":{"docs":{},"可":{"docs":{},"配":{"docs":{},"置":{"docs":{},"的":{"docs":{},"互":{"docs":{},"连":{"docs":{},"线":{"docs":{},"进":{"docs":{},"行":{"docs":{},"互":{"docs":{},"连":{"docs":{},"的":{"docs":{},"可":{"docs":{},"编":{"docs":{},"程":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"块":{"docs":{},"的":{"docs":{},"数":{"docs":{},"字":{"docs":{},"集":{"docs":{},"成":{"docs":{},"电":{"docs":{},"路":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"对":{"docs":{},"存":{"docs":{},"储":{"docs":{},"容":{"docs":{},"量":{"docs":{},"和":{"docs":{},"读":{"docs":{},"写":{"docs":{},"速":{"docs":{},"度":{"docs":{},"的":{"docs":{},"权":{"docs":{},"衡":{"docs":{},"取":{"docs":{},"舍":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}},"由":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}},"常":{"docs":{},"用":{"docs":{},"于":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"系":{"docs":{},"统":{"docs":{},"的":{"docs":{},"外":{"docs":{},"设":{"docs":{},"接":{"docs":{},"口":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}}}},"款":{"docs":{},"用":{"docs":{},"于":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}},"个":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"定":{"docs":{},"会":{"docs":{},"被":{"docs":{},"发":{"docs":{},"现":{"docs":{},"的":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}},"可":{"docs":{},"编":{"docs":{},"程":{"docs":{},"的":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}},"因":{"docs":{},"为":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}},"我":{"docs":{},"们":{"docs":{},"上":{"docs":{},"一":{"docs":{},"步":{"docs":{},"将":{"docs":{},"输":{"docs":{},"出":{"docs":{},"目":{"docs":{},"录":{"docs":{},"修":{"docs":{},"改":{"docs":{},"到":{"docs":{},"了":{"docs":{},"根":{"docs":{},"目":{"docs":{},"录":{"docs":{},".":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}}}}}}}}}},"带":{"docs":{},"有":{"docs":{},"软":{"docs":{},"件":{"docs":{},"/":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"协":{"docs":{},"同":{"docs":{},"设":{"docs":{},"计":{"docs":{},"的":{"docs":{},"系":{"docs":{},"统":{"docs":{},"级":{"docs":{},"规":{"docs":{},"范":{"docs":{},"的":{"docs":{},"理":{"docs":{},"想":{"docs":{},"选":{"docs":{},"择":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}}}}},"双":{"docs":{},"口":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}},"用":{"docs":{},"于":{"docs":{},"一":{"docs":{},"系":{"docs":{},"列":{"docs":{},"基":{"docs":{},"于":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406}}}}}}}}},"由":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}},"否":{"docs":{},"需":{"docs":{},"要":{"docs":{},"填":{"docs":{},"字":{"docs":{},"以":{"docs":{},"保":{"docs":{},"持":{"docs":{},"对":{"docs":{},"齐":{"docs":{},";":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}},"先":{"docs":{},"将":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"的":{"docs":{},"原":{"docs":{},"始":{"docs":{},"值":{"docs":{},"保":{"docs":{},"存":{"docs":{},"起":{"docs":{},"来":{"docs":{},"呢":{"docs":{},"?":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}}},"对":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"器":{"docs":{},"的":{"docs":{},"声":{"docs":{},"明":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}},"链":{"docs":{},"接":{"docs":{},"器":{"docs":{},"的":{"docs":{},"声":{"docs":{},"明":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}},"什":{"docs":{},"么":{"docs":{},"?":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}},"大":{"docs":{},"多":{"docs":{},"数":{"docs":{},"情":{"docs":{},"况":{"docs":{},"下":{"docs":{},"推":{"docs":{},"荐":{"docs":{},"的":{"docs":{},"选":{"docs":{},"择":{"docs":{},".":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}},"不":{"docs":{},"严":{"docs":{},"格":{"docs":{},"的":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}},"怎":{"docs":{},"么":{"docs":{},"一":{"docs":{},"步":{"docs":{},"步":{"docs":{},"被":{"docs":{},"加":{"docs":{},"载":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}},"从":{"docs":{},"组":{"docs":{},"合":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"和":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"的":{"docs":{},"层":{"docs":{},"面":{"docs":{},"对":{"docs":{},"设":{"docs":{},"计":{"docs":{},"的":{"docs":{},"表":{"docs":{},"达":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}}}}}}}}}}}}},"外":{"docs":{},"部":{"docs":{},"输":{"docs":{},"入":{"docs":{},"给":{"docs":{},"模":{"docs":{},"块":{"docs":{},"的":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}},"没":{"docs":{},"有":{"docs":{},"区":{"docs":{},"别":{"docs":{},"的":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}},"硬":{"docs":{},"件":{"docs":{},"描":{"docs":{},"述":{"docs":{},"语":{"docs":{},"言":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774}}}}}}}}}},"更":{"docs":{},"加":{"docs":{},"灵":{"docs":{},"活":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}},"直":{"docs":{},"观":{"docs":{},"清":{"docs":{},"晰":{"docs":{},".":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}},"新":{"docs":{},"时":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}},"最":{"docs":{},"好":{"docs":{},"的":{"docs":{},"方":{"docs":{},"法":{"docs":{},"是":{"docs":{},"再":{"docs":{},"买":{"docs":{},"一":{"docs":{},"个":{"docs":{},"(":{"docs":{},"如":{"docs":{},"果":{"docs":{},"你":{"docs":{},"能":{"docs":{},"承":{"docs":{},"受":{"docs":{},"昂":{"docs":{},"贵":{"docs":{},"的":{"docs":{},"费":{"docs":{},"用":{"docs":{},"的":{"docs":{},"话":{"docs":{},")":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}}}}}}}},"终":{"docs":{},"结":{"docs":{},"果":{"docs":{},"是":{"docs":{},"现":{"docs":{},"在":{"docs":{},"的":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}},"生":{"docs":{},"成":{"docs":{},"满":{"docs":{},"足":{"docs":{},"时":{"docs":{},"序":{"docs":{},"约":{"docs":{},"束":{"docs":{},"的":{"docs":{},"门":{"docs":{},"级":{"docs":{},"网":{"docs":{},"表":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}},"的":{"docs":{},"实":{"docs":{},"现":{"docs":{},"常":{"docs":{},"常":{"docs":{},"不":{"docs":{},"能":{"docs":{},"满":{"docs":{},"足":{"docs":{},"时":{"docs":{},"序":{"docs":{},"或":{"docs":{},"功":{"docs":{},"耗":{"docs":{},"要":{"docs":{},"求":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}},"主":{"docs":{},"要":{"docs":{},"的":{"docs":{},"一":{"docs":{},"个":{"docs":{},"原":{"docs":{},"因":{"docs":{},"是":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}},"低":{"docs":{},"的":{"docs":{},"抽":{"docs":{},"象":{"docs":{},"层":{"docs":{},"次":{"docs":{},"便":{"docs":{},"是":{"docs":{},"开":{"docs":{},"关":{"docs":{},"级":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}},"为":{"docs":{},"恒":{"docs":{},"为":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}},"后":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}},"通":{"docs":{},"过":{"docs":{},"对":{"docs":{},"比":{"docs":{},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"的":{"docs":{},"两":{"docs":{},"种":{"docs":{},"实":{"docs":{},"现":{"docs":{},"方":{"docs":{},"式":{"docs":{},",":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372}}}}}}}}}}}}}}}}},"一":{"docs":{},"个":{"docs":{},"是":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}},"新":{"docs":{},"一":{"docs":{},"代":{"docs":{},"的":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}},"重":{"docs":{},"要":{"docs":{},"的":{"docs":{},"是":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"综":{"docs":{},"合":{"docs":{},"(":{"docs":{},"l":{"docs":{},"o":{"docs":{},"g":{"docs":{},"i":{"docs":{},"c":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}},"高":{"docs":{},"抽":{"docs":{},"象":{"docs":{},"层":{"docs":{},"次":{"docs":{},"为":{"docs":{},"行":{"docs":{},"为":{"docs":{},"级":{"docs":{},"描":{"docs":{},"述":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}},"上":{"docs":{},"方":{"docs":{},"为":{"docs":{},"工":{"docs":{},"具":{"docs":{},"栏":{"docs":{},",":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}}}}}}}},"有":{"docs":{},"了":{"docs":{},"基":{"docs":{},"本":{"docs":{},"的":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"单":{"docs":{},"元":{"docs":{},"以":{"docs":{},"后":{"docs":{},"，":{"docs":{},"使":{"docs":{},"用":{"docs":{},"两":{"docs":{},"个":{"docs":{},"基":{"docs":{},"本":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"单":{"docs":{},"元":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}}}},"着":{"docs":{},"不":{"docs":{},"同":{"docs":{},"的":{"docs":{},"网":{"docs":{},"表":{"docs":{},"、":{"docs":{},"版":{"docs":{},"图":{"docs":{},"、":{"docs":{},"时":{"docs":{},"钟":{"docs":{},"树":{"docs":{},"、":{"docs":{},"复":{"docs":{},"位":{"docs":{},"电":{"docs":{},"路":{"docs":{},"、":{"docs":{},"存":{"docs":{},"储":{"docs":{},"结":{"docs":{},"构":{"docs":{},"、":{"docs":{},"i":{"docs":{},"/":{"docs":{},"o":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"关":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}},"的":{"docs":{},"译":{"docs":{},"码":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},".":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}},"单":{"docs":{},"独":{"docs":{},"的":{"docs":{},"片":{"docs":{},"上":{"docs":{},"数":{"docs":{},"据":{"docs":{},"锁":{"docs":{},"存":{"docs":{},"器":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}},"什":{"docs":{},"么":{"docs":{},"意":{"docs":{},"义":{"docs":{},"呢":{"docs":{},"?":{"docs":{},"伪":{"docs":{},"指":{"docs":{},"令":{"docs":{},"其":{"docs":{},"实":{"docs":{},"有":{"docs":{},"很":{"docs":{},"多":{"docs":{},"作":{"docs":{},"用":{"docs":{},"方":{"docs":{},"式":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}}}}}},"用":{"docs":{},"?":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}},"时":{"docs":{},"我":{"docs":{},"们":{"docs":{},"希":{"docs":{},"望":{"docs":{},"代":{"docs":{},"码":{"docs":{},"尽":{"docs":{},"可":{"docs":{},"能":{"docs":{},"简":{"docs":{},"洁":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}},"利":{"docs":{},"于":{"docs":{},"同":{"docs":{},"一":{"docs":{},"个":{"docs":{},"工":{"docs":{},"程":{"docs":{},"中":{"docs":{},"的":{"docs":{},"代":{"docs":{},"码":{"docs":{},"版":{"docs":{},"本":{"docs":{},"分":{"docs":{},"离":{"docs":{},".":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}}}}}},"三":{"docs":{},"个":{"docs":{},"编":{"docs":{},"译":{"docs":{},"按":{"docs":{},"钮":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}},"助":{"docs":{},"于":{"docs":{},"简":{"docs":{},"化":{"docs":{},"设":{"docs":{},"计":{"docs":{},".":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}},"之":{"docs":{},"前":{"docs":{},"介":{"docs":{},"绍":{"docs":{},"的":{"docs":{},"知":{"docs":{},"识":{"docs":{},"可":{"docs":{},"以":{"docs":{},"知":{"docs":{},"道":{"docs":{},",":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}}}}}}}}}}},"可":{"docs":{},"能":{"docs":{},"是":{"docs":{},"你":{"docs":{},"在":{"docs":{},"某":{"docs":{},"些":{"docs":{},"关":{"docs":{},"键":{"docs":{},"问":{"docs":{},"题":{"docs":{},"上":{"docs":{},"理":{"docs":{},"解":{"docs":{},"出":{"docs":{},"了":{"docs":{},"偏":{"docs":{},"差":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}},"来":{"docs":{},"实":{"docs":{},"现":{"docs":{},"存":{"docs":{},"储":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}},"对":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}},"源":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}},"填":{"docs":{},"补":{"docs":{},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},"说":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"了":{"docs":{},"解":{"docs":{},"一":{"docs":{},"下":{"docs":{},"使":{"docs":{},"能":{"docs":{},"信":{"docs":{},"号":{"docs":{},"在":{"docs":{},"具":{"docs":{},"体":{"docs":{},"模":{"docs":{},"块":{"docs":{},"中":{"docs":{},"的":{"docs":{},"用":{"docs":{},"法":{"docs":{},".":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}}}}}}}}}}},"模":{"docs":{},"块":{"docs":{},"，":{"docs":{},"任":{"docs":{},"意":{"docs":{},"外":{"docs":{},"设":{"docs":{},"功":{"docs":{},"能":{"docs":{},"都":{"docs":{},"可":{"docs":{},"以":{"docs":{},"用":{"docs":{},"可":{"docs":{},"编":{"docs":{},"程":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"块":{"docs":{},"实":{"docs":{},"现":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}}},"的":{"docs":{},"能":{"docs":{},"力":{"docs":{},"有":{"docs":{},"限":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}},"中":{"docs":{},"添":{"docs":{},"加":{"docs":{},"对":{"docs":{},"应":{"docs":{},"的":{"docs":{},"译":{"docs":{},"码":{"docs":{},"模":{"docs":{},"块":{"docs":{},"生":{"docs":{},"成":{"docs":{},"选":{"docs":{},"择":{"docs":{},"信":{"docs":{},"号":{"docs":{},"即":{"docs":{},"可":{"docs":{},".":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}}}}}}}}},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"就":{"docs":{},"包":{"docs":{},"含":{"docs":{},"了":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}},"内":{"docs":{},"部":{"docs":{},"定":{"docs":{},"义":{"docs":{},"的":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}},"拟":{"docs":{},"输":{"docs":{},"入":{"docs":{},":":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}},"每":{"docs":{},"个":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.005479452054794521},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}},"数":{"docs":{},"码":{"docs":{},"管":{"docs":{},"都":{"docs":{},"由":{"docs":{},"一":{"docs":{},"个":{"docs":{},"专":{"docs":{},"用":{"docs":{},"片":{"docs":{},"选":{"docs":{},"信":{"docs":{},"号":{"docs":{},"(":{"docs":{},"d":{"docs":{},"i":{"docs":{},"g":{"1":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}},"docs":{}}}}}}}}}}}}}}}}}},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"的":{"docs":{},"值":{"docs":{},"的":{"docs":{},"变":{"docs":{},"化":{"docs":{},".":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}},"c":{"docs":{},"函":{"docs":{},"数":{"docs":{},"经":{"docs":{},"过":{"docs":{},"编":{"docs":{},"译":{"docs":{},"会":{"docs":{},"得":{"docs":{},"到":{"docs":{},"一":{"docs":{},"个":{"docs":{},"程":{"docs":{},"序":{"docs":{},"段":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}},"函":{"docs":{},"数":{"docs":{},"只":{"docs":{},"和":{"docs":{},"调":{"docs":{},"用":{"docs":{},"它":{"docs":{},"的":{"docs":{},"函":{"docs":{},"数":{"docs":{},"(":{"docs":{},"直":{"docs":{},"接":{"docs":{},"上":{"docs":{},"层":{"docs":{},")":{"docs":{},"和":{"docs":{},"它":{"docs":{},"调":{"docs":{},"用":{"docs":{},"的":{"docs":{},"函":{"docs":{},"数":{"docs":{},"(":{"docs":{},"直":{"docs":{},"接":{"docs":{},"下":{"docs":{},"层":{"docs":{},")":{"docs":{},"之":{"docs":{},"间":{"docs":{},"有":{"docs":{},"直":{"docs":{},"接":{"docs":{},"的":{"docs":{},"信":{"docs":{},"息":{"docs":{},"传":{"docs":{},"递":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"文":{"docs":{},"件":{"docs":{},"编":{"docs":{},"译":{"docs":{},"得":{"docs":{},"到":{"docs":{},"的":{"docs":{},"目":{"docs":{},"标":{"docs":{},"文":{"docs":{},"件":{"docs":{},"最":{"docs":{},"终":{"docs":{},"由":{"docs":{},"链":{"docs":{},"接":{"docs":{},"器":{"docs":{},"链":{"docs":{},"接":{"docs":{},"生":{"docs":{},"成":{"docs":{},"可":{"docs":{},"执":{"docs":{},"行":{"docs":{},"文":{"docs":{},"件":{"docs":{},".":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"栈":{"docs":{},"帧":{"docs":{},"维":{"docs":{},"护":{"docs":{},"一":{"docs":{},"个":{"docs":{},"函":{"docs":{},"数":{"docs":{},"\"":{"docs":{},"层":{"docs":{},"\"":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}},"程":{"docs":{},"序":{"docs":{},"段":{"docs":{},"拥":{"docs":{},"有":{"docs":{},"一":{"docs":{},"个":{"docs":{},"基":{"docs":{},"地":{"docs":{},"址":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}},"嵌":{"docs":{},"套":{"docs":{},"一":{"docs":{},"个":{"docs":{},"函":{"docs":{},"数":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}},"一":{"docs":{},"个":{"docs":{},"外":{"docs":{},"设":{"docs":{},"在":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}},"增":{"docs":{},"加":{"docs":{},"一":{"docs":{},"个":{"docs":{},"外":{"docs":{},"设":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}},"比":{"docs":{},"同":{"docs":{},"种":{"docs":{},"工":{"docs":{},"艺":{"docs":{},"下":{"docs":{},"的":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}},"如":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}},"在":{"docs":{},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"平":{"docs":{},"台":{"docs":{},"上":{"docs":{},"实":{"docs":{},"现":{"docs":{},"卷":{"docs":{},"积":{"docs":{},"神":{"docs":{},"经":{"docs":{},"网":{"docs":{},"络":{"docs":{},"(":{"docs":{},"c":{"docs":{},"n":{"docs":{},"n":{"docs":{},")":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}}}},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}},"当":{"docs":{},"我":{"docs":{},"们":{"docs":{},"期":{"docs":{},"望":{"docs":{},"解":{"docs":{},"读":{"docs":{},"一":{"docs":{},"个":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}},":":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}},"结":{"docs":{},"构":{"docs":{},"化":{"docs":{},"描":{"docs":{},"述":{"docs":{},"更":{"docs":{},"高":{"docs":{},"一":{"docs":{},"层":{"docs":{},"的":{"docs":{},"是":{"docs":{},"对":{"docs":{},"电":{"docs":{},"路":{"docs":{},"功":{"docs":{},"能":{"docs":{},"的":{"docs":{},"描":{"docs":{},"述":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}}},"流":{"docs":{},"片":{"docs":{},"之":{"docs":{},"后":{"docs":{},")":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}},"程":{"docs":{},"非":{"docs":{},"常":{"docs":{},"类":{"docs":{},"似":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}},"水":{"docs":{},"灯":{"docs":{},"的":{"docs":{},"几":{"docs":{},"种":{"docs":{},"点":{"docs":{},"法":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":2.0232558139534884}},"实":{"docs":{},"验":{"docs":{},"中":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}},"中":{"docs":{},"实":{"docs":{},"现":{"docs":{},"的":{"docs":{},"s":{"docs":{},"o":{"docs":{},"c":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}}},"地":{"docs":{},"址":{"docs":{},"为":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}},"和":{"docs":{},"数":{"docs":{},"据":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"以":{"docs":{},"及":{"docs":{},"它":{"docs":{},"们":{"docs":{},"的":{"docs":{},"总":{"docs":{},"线":{"docs":{},"接":{"docs":{},"口":{"docs":{},"都":{"docs":{},"已":{"docs":{},"经":{"docs":{},"在":{"docs":{},"顶":{"docs":{},"层":{"docs":{},"模":{"docs":{},"块":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}}}}}}}}}}}}}},"模":{"docs":{},"式":{"docs":{},"保":{"docs":{},"持":{"docs":{},"不":{"docs":{},"变":{"docs":{},"知":{"docs":{},"道":{"docs":{},"计":{"docs":{},"数":{"docs":{},"器":{"docs":{},"计":{"docs":{},"时":{"docs":{},"完":{"docs":{},"成":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}}}}},"在":{"docs":{},"周":{"docs":{},"期":{"docs":{},"性":{"docs":{},"地":{"docs":{},"改":{"docs":{},"变":{"docs":{},".":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}},"控":{"docs":{},"制":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}},"改":{"docs":{},"变":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}},"速":{"docs":{},"度":{"docs":{},"控":{"docs":{},"制":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}},"滤":{"docs":{},"波":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}},"灯":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.005479452054794521}},"发":{"docs":{},"出":{"docs":{},"是":{"docs":{},"否":{"docs":{},"点":{"docs":{},"亮":{"docs":{},"的":{"docs":{},"指":{"docs":{},"令":{"docs":{},";":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}},"时":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}},"用":{"docs":{},"一":{"docs":{},"根":{"docs":{},"线":{"docs":{},"连":{"docs":{},"起":{"docs":{},"来":{"docs":{},"就":{"docs":{},"可":{"docs":{},"以":{"docs":{},"了":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}},"或":{"docs":{},"七":{"docs":{},"段":{"docs":{},"数":{"docs":{},"码":{"docs":{},"管":{"docs":{},"表":{"docs":{},"现":{"docs":{},"出":{"docs":{},"来":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}},"点":{"docs":{},"亮":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}},"上":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},"添":{"docs":{},"加":{"docs":{},"进":{"docs":{},"管":{"docs":{},"脚":{"docs":{},"约":{"docs":{},"束":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}},"片":{"docs":{},"上":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.004962779156327543}},"系":{"docs":{},"统":{"docs":{},"(":{"docs":{},"s":{"docs":{},"o":{"docs":{},"c":{"docs":{},")":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}},"和":{"docs":{},"板":{"docs":{},"级":{"docs":{},"设":{"docs":{},"计":{"docs":{},"验":{"docs":{},"证":{"docs":{},"与":{"docs":{},"调":{"docs":{},"试":{"docs":{},"已":{"docs":{},"成":{"docs":{},"为":{"docs":{},"基":{"docs":{},"于":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}},"外":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"的":{"docs":{},"综":{"docs":{},"合":{"docs":{},"支":{"docs":{},"持":{"docs":{},"非":{"docs":{},"常":{"docs":{},"重":{"docs":{},"要":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}},"的":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.007957559681697613},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717},"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.02185792349726776},"lab3/background.html":{"ref":"lab3/background.html","tf":0.003875968992248062},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"一":{"docs":{},"种":{"docs":{},"权":{"docs":{},"衡":{"docs":{},"取":{"docs":{},"舍":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}},"主":{"docs":{},"阵":{"docs":{},"列":{"docs":{},"中":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}},"低":{"docs":{},"成":{"docs":{},"本":{"docs":{},"和":{"docs":{},"开":{"docs":{},"发":{"docs":{},"快":{"docs":{},"捷":{"docs":{},"两":{"docs":{},"大":{"docs":{},"特":{"docs":{},"点":{"docs":{},"意":{"docs":{},"味":{"docs":{},"着":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}},"基":{"docs":{},"本":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"单":{"docs":{},"元":{"docs":{},"可":{"docs":{},"以":{"docs":{},"通":{"docs":{},"过":{"docs":{},"配":{"docs":{},"置":{"docs":{},"实":{"docs":{},"现":{"docs":{},"不":{"docs":{},"同":{"docs":{},"的":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"功":{"docs":{},"能":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}}},"语":{"docs":{},"法":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}},"庸":{"docs":{},"俗":{"docs":{},"化":{"docs":{},"理":{"docs":{},"解":{"docs":{},"可":{"docs":{},"以":{"docs":{},"认":{"docs":{},"为":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}},"灵":{"docs":{},"活":{"docs":{},"性":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}},"规":{"docs":{},"模":{"docs":{},"和":{"docs":{},"复":{"docs":{},"杂":{"docs":{},"程":{"docs":{},"度":{"docs":{},"的":{"docs":{},"提":{"docs":{},"高":{"docs":{},"，":{"docs":{},"它":{"docs":{},"们":{"docs":{},"的":{"docs":{},"应":{"docs":{},"用":{"docs":{},"场":{"docs":{},"景":{"docs":{},"通":{"docs":{},"常":{"docs":{},"是":{"docs":{},"通":{"docs":{},"信":{"docs":{},"和":{"docs":{},"网":{"docs":{},"络":{"docs":{},"领":{"docs":{},"域":{"docs":{},"里":{"docs":{},"的":{"docs":{},"更":{"docs":{},"加":{"docs":{},"复":{"docs":{},"杂":{"docs":{},"的":{"docs":{},"信":{"docs":{},"号":{"docs":{},"处":{"docs":{},"理":{"docs":{},"任":{"docs":{},"务":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"性":{"docs":{},"能":{"docs":{},"都":{"docs":{},"在":{"docs":{},"飞":{"docs":{},"速":{"docs":{},"发":{"docs":{},"展":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}},"原":{"docs":{},"型":{"docs":{},"与":{"docs":{},"最":{"docs":{},"终":{"docs":{},"的":{"docs":{},"产":{"docs":{},"品":{"docs":{},"依":{"docs":{},"然":{"docs":{},"存":{"docs":{},"在":{"docs":{},"一":{"docs":{},"些":{"docs":{},"差":{"docs":{},"别":{"docs":{},"(":{"docs":{},"比":{"docs":{},"如":{"docs":{},"片":{"docs":{},"间":{"docs":{},"互":{"docs":{},"连":{"docs":{},")":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}}}}}}}}}}}}}},"调":{"docs":{},"试":{"docs":{},"环":{"docs":{},"境":{"docs":{},"：":{"docs":{},"功":{"docs":{},"能":{"docs":{},"覆":{"docs":{},"盖":{"docs":{},"在":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}},"界":{"docs":{},"面":{"docs":{},"也":{"docs":{},"能":{"docs":{},"看":{"docs":{},"到":{"docs":{},"各":{"docs":{},"个":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"正":{"docs":{},"确":{"docs":{},"的":{"docs":{},"赋":{"docs":{},"值":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}}}}}}}}},"度":{"docs":{},"思":{"docs":{},"想":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}},"工":{"docs":{},"具":{"docs":{},"仍":{"docs":{},"然":{"docs":{},"存":{"docs":{},"在":{"docs":{},"明":{"docs":{},"显":{"docs":{},"的":{"docs":{},"缺":{"docs":{},"陷":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}},"作":{"docs":{},"依":{"docs":{},"赖":{"docs":{},"于":{"docs":{},"一":{"docs":{},"条":{"docs":{},"条":{"docs":{},"的":{"docs":{},"指":{"docs":{},"令":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}}}}}}}}},"程":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}},"扩":{"docs":{},"展":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}},"时":{"docs":{},"钟":{"docs":{},"扫":{"docs":{},"描":{"docs":{},"执":{"docs":{},"行":{"docs":{},"的":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}},"候":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774}}}}},"系":{"docs":{},"统":{"docs":{},"开":{"docs":{},"发":{"docs":{},"最":{"docs":{},"耗":{"docs":{},"时":{"docs":{},"的":{"docs":{},"方":{"docs":{},"面":{"docs":{},"之":{"docs":{},"一":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}},"级":{"docs":{},"设":{"docs":{},"计":{"docs":{},"工":{"docs":{},"具":{"docs":{},",":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}}}}}}}},"逻":{"docs":{},"辑":{"docs":{},"综":{"docs":{},"合":{"docs":{},"工":{"docs":{},"具":{"docs":{},"综":{"docs":{},"合":{"docs":{},"出":{"docs":{},"的":{"docs":{},"网":{"docs":{},"表":{"docs":{},"是":{"docs":{},"描":{"docs":{},"述":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"门":{"docs":{},"和":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"的":{"docs":{},"连":{"docs":{},"接":{"docs":{},"关":{"docs":{},"系":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"数":{"docs":{},"据":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}},"阶":{"docs":{},"段":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}},"矩":{"docs":{},"阵":{"docs":{},"键":{"docs":{},"盘":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}},"初":{"docs":{},"始":{"docs":{},"化":{"docs":{},"内":{"docs":{},"容":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}},"汇":{"docs":{},"编":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}},"存":{"docs":{},"储":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}},"器":{"docs":{},"中":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}},"地":{"docs":{},"址":{"docs":{},"空":{"docs":{},"间":{"docs":{},"分":{"docs":{},"为":{"docs":{},"只":{"docs":{},"读":{"docs":{},"和":{"docs":{},"可":{"docs":{},"读":{"docs":{},"可":{"docs":{},"写":{"docs":{},"两":{"docs":{},"部":{"docs":{},"分":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}}}}}}}},"映":{"docs":{},"射":{"docs":{},"方":{"docs":{},"式":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}},"微":{"docs":{},"控":{"docs":{},"制":{"docs":{},"器":{"docs":{},"设":{"docs":{},"备":{"docs":{},"的":{"docs":{},"一":{"docs":{},"个":{"docs":{},"完":{"docs":{},"整":{"docs":{},"的":{"docs":{},"软":{"docs":{},"件":{"docs":{},"开":{"docs":{},"发":{"docs":{},"环":{"docs":{},"境":{"docs":{},".":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406}}}}}}}}}}}}}}}}}}}}},"界":{"docs":{},"面":{"docs":{},"如":{"docs":{},"上":{"docs":{},"图":{"docs":{},"所":{"docs":{},"示":{"docs":{},",":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406}}}}}}}}}},"算":{"docs":{},"法":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}},"软":{"docs":{},"件":{"docs":{},"界":{"docs":{},"面":{"docs":{},"如":{"docs":{},"上":{"docs":{},"图":{"docs":{},".":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}}},"下":{"docs":{},"图":{"docs":{},"所":{"docs":{},"示":{"docs":{},",":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818}}}}}}}}}}}},"变":{"docs":{},"量":{"docs":{},"之":{"docs":{},"间":{"docs":{},"存":{"docs":{},"在":{"docs":{},"相":{"docs":{},"互":{"docs":{},"引":{"docs":{},"用":{"docs":{},"关":{"docs":{},"系":{"docs":{},"时":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}},"被":{"docs":{},"自":{"docs":{},"动":{"docs":{},"分":{"docs":{},"配":{"docs":{},"地":{"docs":{},"址":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}},"地":{"docs":{},"址":{"docs":{},")":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}},"编":{"docs":{},"码":{"docs":{},"为":{"0":{"docs":{},"x":{"0":{"0":{"0":{"0":{"0":{"0":{"0":{"0":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}}},"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.003875968992248062}}},"区":{"docs":{},"域":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}},"中":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}},"阶":{"docs":{},"段":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}},".":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}},"为":{"0":{"docs":{},"x":{"4":{"0":{"0":{"0":{"0":{"0":{"2":{"0":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}}},"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}},"对":{"docs":{},"象":{"docs":{},"不":{"docs":{},"是":{"docs":{},"开":{"docs":{},"发":{"docs":{},"者":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}},"方":{"docs":{},"式":{"docs":{},"貌":{"docs":{},"似":{"docs":{},"显":{"docs":{},"得":{"docs":{},"有":{"docs":{},"些":{"docs":{},"笨":{"docs":{},"拙":{"docs":{},".":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}},"满":{"docs":{},"足":{"docs":{},"需":{"docs":{},"求":{"docs":{},".":{"docs":{"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886}}}}}}}}},"命":{"docs":{},"令":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}},"器":{"docs":{},"件":{"docs":{},"包":{"docs":{},"?":{"docs":{},"k":{"docs":{},"e":{"docs":{},"i":{"docs":{},"l":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}},"都":{"docs":{},"可":{"docs":{},"以":{"docs":{},"从":{"docs":{},"官":{"docs":{},"方":{"docs":{},"网":{"docs":{},"站":{"docs":{},"上":{"docs":{},"直":{"docs":{},"接":{"docs":{},"下":{"docs":{},"载":{"docs":{},".":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}}}}}}},"形":{"docs":{},"式":{"docs":{},"存":{"docs":{},"在":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}},".":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}},"文":{"docs":{},"件":{"docs":{},"夹":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}},"经":{"docs":{},"典":{"docs":{},"产":{"docs":{},"品":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}},"值":{"docs":{},"在":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}},"不":{"docs":{},"断":{"docs":{},"变":{"docs":{},"化":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}},"是":{"docs":{},"怎":{"docs":{},"么":{"docs":{},"发":{"docs":{},"生":{"docs":{},"变":{"docs":{},"化":{"docs":{},"的":{"docs":{},"?":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},"决":{"docs":{},"定":{"docs":{},"了":{"docs":{},"每":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}},"进":{"docs":{},"行":{"docs":{},"调":{"docs":{},"整":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}},"入":{"docs":{},"口":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}},"栈":{"docs":{},"单":{"docs":{},"元":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}},"设":{"docs":{},"计":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976}}}}},"作":{"docs":{},"用":{"docs":{},"则":{"docs":{},"是":{"docs":{},"通":{"docs":{},"过":{"docs":{},"每":{"docs":{},"个":{"docs":{},"外":{"docs":{},"设":{"docs":{},"的":{"docs":{},"选":{"docs":{},"择":{"docs":{},"信":{"docs":{},"号":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}}}},"是":{"docs":{},"对":{"docs":{},"地":{"docs":{},"址":{"docs":{},"总":{"docs":{},"线":{"docs":{},"进":{"docs":{},"行":{"docs":{},"译":{"docs":{},"码":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}}},"总":{"docs":{},"线":{"docs":{},"操":{"docs":{},"作":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}},"编":{"docs":{},"码":{"docs":{},"为":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"上":{"docs":{},"外":{"docs":{},"挂":{"docs":{},"了":{"docs":{},"四":{"docs":{},"个":{"docs":{},"外":{"docs":{},"设":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}},"第":{"docs":{},"一":{"docs":{},"个":{"docs":{},"周":{"docs":{},"期":{"docs":{},"时":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}},"高":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.007751937984496124}}},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"docs":{},".":{"docs":{},"所":{"docs":{},"以":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}}}}}}}}},"介":{"docs":{},"绍":{"docs":{},",":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}},"译":{"docs":{},"码":{"docs":{},"器":{"docs":{},"代":{"docs":{},"码":{"docs":{},".":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}},"三":{"docs":{},"个":{"docs":{},"控":{"docs":{},"制":{"docs":{},"字":{"docs":{},"分":{"docs":{},"配":{"docs":{},"地":{"docs":{},"址":{"docs":{},"空":{"docs":{},"间":{"docs":{},"如":{"docs":{},"下":{"docs":{},":":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}}},"引":{"docs":{},"脚":{"docs":{},"输":{"docs":{},"出":{"docs":{},"的":{"docs":{},"电":{"docs":{},"平":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}},"操":{"docs":{},"作":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}},"输":{"docs":{},"入":{"docs":{},"功":{"docs":{},"能":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}},"输":{"docs":{},"出":{"docs":{},"状":{"docs":{},"态":{"docs":{},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}},"出":{"docs":{},"都":{"docs":{},"会":{"docs":{},"左":{"docs":{},"移":{"docs":{},"一":{"docs":{},"位":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}},"步":{"docs":{},"骤":{"docs":{},".":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"硬":{"docs":{},"件":{"docs":{},"代":{"docs":{},"码":{"docs":{},".":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}},"中":{"docs":{},"断":{"docs":{},"处":{"docs":{},"理":{"docs":{},"以":{"docs":{},"及":{"docs":{},"使":{"docs":{},"用":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}}}}}}}}},"关":{"docs":{},"键":{"docs":{},":":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},"某":{"docs":{},"几":{"docs":{},"位":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774}}},"}":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}},"硬":{"docs":{},"件":{"docs":{},"实":{"docs":{},"现":{"docs":{},"和":{"docs":{},"软":{"docs":{},"件":{"docs":{},"实":{"docs":{},"现":{"docs":{},"是":{"docs":{},"需":{"docs":{},"要":{"docs":{},"权":{"docs":{},"衡":{"docs":{},"取":{"docs":{},"舍":{"docs":{},"的":{"docs":{},"两":{"docs":{},"种":{"docs":{},"实":{"docs":{},"现":{"docs":{},"方":{"docs":{},"法":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}}}}},"辅":{"docs":{},"助":{"docs":{},"的":{"docs":{},"验":{"docs":{},"证":{"docs":{},"环":{"docs":{},"境":{"docs":{},"通":{"docs":{},"常":{"docs":{},"使":{"docs":{},"用":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}},"描":{"docs":{},"述":{"docs":{},"语":{"docs":{},"言":{"docs":{},"之":{"docs":{},"所":{"docs":{},"以":{"docs":{},"被":{"docs":{},"称":{"docs":{},"为":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"描":{"docs":{},"述":{"docs":{},"语":{"docs":{},"言":{"docs":{},"而":{"docs":{},"不":{"docs":{},"是":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"设":{"docs":{},"计":{"docs":{},"语":{"docs":{},"言":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}}}},"和":{"docs":{},"常":{"docs":{},"见":{"docs":{},"的":{"docs":{},"软":{"docs":{},"件":{"docs":{},"设":{"docs":{},"计":{"docs":{},"使":{"docs":{},"用":{"docs":{},"语":{"docs":{},"言":{"docs":{},"(":{"docs":{},"如":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}},"本":{"docs":{},"质":{"docs":{},"上":{"docs":{},"是":{"docs":{},"对":{"docs":{},"电":{"docs":{},"路":{"docs":{},"的":{"docs":{},"描":{"docs":{},"述":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}},"的":{"docs":{},"本":{"docs":{},"质":{"docs":{},"是":{"docs":{},"对":{"docs":{},"实":{"docs":{},"际":{"docs":{},"电":{"docs":{},"路":{"docs":{},"的":{"docs":{},"一":{"docs":{},"种":{"docs":{},"描":{"docs":{},"述":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}},"简":{"docs":{},"介":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}},",":{"docs":{"verilog/introduction.html":{"ref":"verilog/introduction.html","tf":0.030303030303030304}}}}},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}},"工":{"docs":{},"程":{"docs":{},"中":{"docs":{},"的":{"docs":{},"内":{"docs":{},"存":{"docs":{},"其":{"docs":{},"实":{"docs":{},"是":{"docs":{},"一":{"docs":{},"个":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}},"代":{"docs":{},"码":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}},"调":{"docs":{},"试":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":10.00137741046832}},"介":{"docs":{},"绍":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}},"包":{"docs":{},"括":{"docs":{},"两":{"docs":{},"个":{"docs":{},"控":{"docs":{},"制":{"docs":{},"字":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}},"结":{"docs":{},"构":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}},"的":{"docs":{},"特":{"docs":{},"点":{"docs":{},"在":{"docs":{},"于":{"docs":{},"其":{"docs":{},"专":{"docs":{},"用":{"docs":{},"性":{"docs":{},",":{"docs":{"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886}}}}}}}}}}}}}}}}},"离":{"docs":{},"时":{"docs":{},"钟":{"docs":{},"信":{"docs":{},"号":{"docs":{},"最":{"docs":{},"近":{"docs":{},"的":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"将":{"docs":{},"会":{"docs":{},"更":{"docs":{},"早":{"docs":{},"被":{"docs":{},"触":{"docs":{},"发":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}},"端":{"docs":{},"口":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}},"的":{"docs":{},"数":{"docs":{},"量":{"docs":{},"依":{"docs":{},"旧":{"docs":{},"是":{"docs":{},"一":{"docs":{},"个":{"docs":{},"瓶":{"docs":{},"颈":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}},"增":{"docs":{},"加":{"docs":{},"得":{"docs":{},"很":{"docs":{},"少":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}},"据":{"docs":{},"来":{"docs":{},"自":{"docs":{},"于":{"docs":{},"当":{"docs":{},"前":{"docs":{},"总":{"docs":{},"线":{"docs":{},"操":{"docs":{},"作":{"docs":{},"的":{"docs":{},"目":{"docs":{},"标":{"docs":{},"外":{"docs":{},"设":{"docs":{},".":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}}}}}}}},"越":{"docs":{},"来":{"docs":{},"越":{"docs":{},"多":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}},"、":{"docs":{},"电":{"docs":{},"源":{"docs":{},"管":{"docs":{},"理":{"docs":{},"单":{"docs":{},"元":{"docs":{},"、":{"docs":{},"时":{"docs":{},"钟":{"docs":{},"频":{"docs":{},"率":{"docs":{},"等":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}}},"输":{"docs":{},"出":{"docs":{},"低":{"docs":{},"电":{"docs":{},"平":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}},"高":{"docs":{},"电":{"docs":{},"平":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}},"参":{"docs":{},"数":{"docs":{},"将":{"docs":{},"其":{"docs":{},"使":{"docs":{},"能":{"docs":{},".":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}},"实":{"docs":{},"现":{"docs":{},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"功":{"docs":{},"能":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}},"拥":{"docs":{},"有":{"docs":{},"一":{"docs":{},"个":{"docs":{},"上":{"docs":{},"拉":{"docs":{},"电":{"docs":{},"阻":{"docs":{},"接":{"docs":{},"到":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}},"下":{"docs":{},"拉":{"docs":{},"电":{"docs":{},"阻":{"docs":{},"接":{"docs":{},"到":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}},"既":{"docs":{},"没":{"docs":{},"有":{"docs":{},"上":{"docs":{},"拉":{"docs":{},"电":{"docs":{},"阻":{"docs":{},"也":{"docs":{},"没":{"docs":{},"有":{"docs":{},"下":{"docs":{},"拉":{"docs":{},"电":{"docs":{},"阻":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}}}},"连":{"docs":{},"接":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"加":{"docs":{},"上":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"的":{"docs":{},"配":{"docs":{},"合":{"docs":{},"实":{"docs":{},"现":{"docs":{},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},",":{"docs":{"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886}}}}}}}}}}}}}}}}},"会":{"docs":{},"把":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}},"第":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}},"一":{"docs":{},"种":{"docs":{},"是":{"docs":{},"和":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}},"条":{"docs":{},"命":{"docs":{},"令":{"docs":{},"中":{"docs":{},"的":{"docs":{},"参":{"docs":{},"数":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}},"个":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"程":{"docs":{},"序":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":5.0049504950495045}}}}}}},"步":{"docs":{},",":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}},"三":{"docs":{},"步":{"docs":{},",":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"二":{"docs":{},"步":{"docs":{},",":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}},"等":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}},"模":{"docs":{},"块":{"docs":{},")":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}},")":{"docs":{},"配":{"docs":{},"置":{"docs":{},"成":{"docs":{},"为":{"docs":{},"有":{"docs":{},"序":{"docs":{},"的":{"docs":{},"电":{"docs":{},"路":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}}}}}}}}},".":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}},"等":{"docs":{},".":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"灯":{"docs":{},"\"":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":2.0232558139534884},"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}},",":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":2.0232558139534884},"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"信":{"docs":{},"号":{"docs":{},"进":{"docs":{},"入":{"docs":{},"传":{"docs":{},"输":{"docs":{},"状":{"docs":{},"态":{"docs":{},"后":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}},"价":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"同":{"docs":{},"于":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774}}}}},"简":{"docs":{},"介":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":5}}},"单":{"docs":{},"来":{"docs":{},"说":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}},"直":{"docs":{},"观":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}},"化":{"docs":{},"相":{"docs":{},"关":{"docs":{},"模":{"docs":{},"块":{"docs":{},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},".":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}},"组":{"docs":{},"成":{"docs":{},"的":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}},"基":{"docs":{},"本":{"docs":{},"可":{"docs":{},"配":{"docs":{},"置":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"块":{"docs":{},"(":{"docs":{},"c":{"docs":{},"l":{"docs":{},"b":{"docs":{},")":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}},"结":{"docs":{},"构":{"docs":{},"中":{"docs":{},"放":{"docs":{},"置":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}},"的":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}},"实":{"docs":{},"现":{"docs":{},"与":{"docs":{},"嵌":{"docs":{},"入":{"docs":{},"式":{"docs":{},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"硬":{"docs":{},"核":{"docs":{},"实":{"docs":{},"现":{"docs":{},"无":{"docs":{},"关":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}},"果":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.005305039787798408}}},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}},"为":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774}}},"的":{"docs":{},"符":{"docs":{},"号":{"docs":{},"位":{"docs":{},"采":{"docs":{},"用":{"docs":{},"模":{"docs":{},"运":{"docs":{},"算":{"docs":{},"符":{"docs":{},"中":{"docs":{},"第":{"docs":{},"一":{"docs":{},"个":{"docs":{},"操":{"docs":{},"作":{"docs":{},"数":{"docs":{},"的":{"docs":{},"符":{"docs":{},"号":{"docs":{},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}}}}}}}}}}}}}},"要":{"docs":{},"略":{"docs":{},"去":{"docs":{},"小":{"docs":{},"数":{"docs":{},"部":{"docs":{},"分":{"docs":{},",":{"docs":{},"只":{"docs":{},"取":{"docs":{},"整":{"docs":{},"数":{"docs":{},"部":{"docs":{},"分":{"docs":{},";":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}}}}}}}},"很":{"docs":{},"遗":{"docs":{},"憾":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}},"绝":{"docs":{},"大":{"docs":{},"多":{"docs":{},"数":{"docs":{},"的":{"docs":{},"算":{"docs":{},"术":{"docs":{},"单":{"docs":{},"元":{"docs":{},"如":{"docs":{},"果":{"docs":{},"使":{"docs":{},"用":{"docs":{},"l":{"docs":{},"u":{"docs":{},"t":{"docs":{},"来":{"docs":{},"实":{"docs":{},"现":{"docs":{},"将":{"docs":{},"会":{"docs":{},"非":{"docs":{},"常":{"docs":{},"浪":{"docs":{},"费":{"docs":{},"资":{"docs":{},"源":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"而":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506},"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"一":{"docs":{},"个":{"docs":{},"模":{"docs":{},"型":{"docs":{},"做":{"docs":{},"出":{"docs":{},"来":{"docs":{},"之":{"docs":{},"后":{"docs":{},"(":{"docs":{},"类":{"docs":{},"似":{"docs":{},"于":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}},"硬":{"docs":{},"件":{"docs":{},"实":{"docs":{},"现":{"docs":{},"计":{"docs":{},"算":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"中":{"docs":{},"的":{"docs":{},"基":{"docs":{},"本":{"docs":{},"结":{"docs":{},"构":{"docs":{},"为":{"docs":{},"查":{"docs":{},"找":{"docs":{},"表":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}},"其":{"docs":{},"他":{"docs":{},"重":{"docs":{},"要":{"docs":{},"方":{"docs":{},"面":{"docs":{},"则":{"docs":{},"无":{"docs":{},"人":{"docs":{},"关":{"docs":{},"注":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}},"后":{"docs":{},"一":{"docs":{},"部":{"docs":{},"分":{"docs":{},"功":{"docs":{},"能":{"docs":{},"验":{"docs":{},"证":{"docs":{},"特":{"docs":{},"性":{"docs":{},"则":{"docs":{},"是":{"docs":{},"一":{"docs":{},"门":{"docs":{},"面":{"docs":{},"向":{"docs":{},"对":{"docs":{},"象":{"docs":{},"程":{"docs":{},"序":{"docs":{},"设":{"docs":{},"计":{"docs":{},"语":{"docs":{},"言":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}}}}}}},"接":{"docs":{},"受":{"docs":{},"一":{"docs":{},"种":{"docs":{},"未":{"docs":{},"经":{"docs":{},"验":{"docs":{},"证":{"docs":{},"的":{"docs":{},"新":{"docs":{},"方":{"docs":{},"法":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}},"是":{"docs":{},"使":{"docs":{},"用":{"docs":{},"未":{"docs":{},"定":{"docs":{},"时":{"docs":{},"或":{"docs":{},"部":{"docs":{},"分":{"docs":{},"定":{"docs":{},"时":{"docs":{},"的":{"docs":{},"行":{"docs":{},"为":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}},"汇":{"docs":{},"编":{"docs":{},"器":{"docs":{},"或":{"docs":{},"链":{"docs":{},"接":{"docs":{},"器":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}},"软":{"docs":{},"件":{"docs":{},"设":{"docs":{},"计":{"docs":{},"所":{"docs":{},"使":{"docs":{},"用":{"docs":{},"的":{"docs":{},"语":{"docs":{},"言":{"docs":{},"则":{"docs":{},"是":{"docs":{},"按":{"docs":{},"照":{"docs":{},"时":{"docs":{},"间":{"docs":{},"顺":{"docs":{},"序":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}},"且":{"docs":{},"方":{"docs":{},"便":{"docs":{},"了":{"docs":{},"连":{"docs":{},"线":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}},"指":{"docs":{},"令":{"docs":{},"则":{"docs":{},"是":{"docs":{},"由":{"docs":{},"对":{"docs":{},"应":{"docs":{},"的":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"代":{"docs":{},"码":{"docs":{},"生":{"docs":{},"成":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}}}}}}}}}}}}},"最":{"docs":{},"底":{"docs":{},"层":{"docs":{},"的":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}},"右":{"docs":{},"下":{"docs":{},"角":{"docs":{},"的":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"界":{"docs":{},"面":{"docs":{},"则":{"docs":{},"可":{"docs":{},"以":{"docs":{},"查":{"docs":{},"看":{"docs":{},"当":{"docs":{},"前":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"中":{"docs":{},"不":{"docs":{},"同":{"docs":{},"地":{"docs":{},"址":{"docs":{},"的":{"docs":{},"存":{"docs":{},"储":{"docs":{},"单":{"docs":{},"元":{"docs":{},"的":{"docs":{},"值":{"docs":{},".":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"不":{"docs":{},"是":{"docs":{},"把":{"docs":{},"它":{"docs":{},"们":{"docs":{},"当":{"docs":{},"成":{"docs":{},"编":{"docs":{},"程":{"docs":{},"的":{"docs":{},"负":{"docs":{},"担":{"docs":{},".":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}},"管":{"docs":{},"什":{"docs":{},"么":{"docs":{},"数":{"docs":{},"值":{"docs":{},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}},"我":{"docs":{},"们":{"docs":{},"只":{"docs":{},"需":{"docs":{},"要":{"docs":{},"关":{"docs":{},"注":{"docs":{},"这":{"docs":{},"些":{"docs":{},"变":{"docs":{},"量":{"docs":{},"的":{"docs":{},"内":{"docs":{},"容":{"docs":{},"即":{"docs":{},"可":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}}}}}},"当":{"docs":{},"我":{"docs":{},"我":{"docs":{},"写":{"docs":{},"c":{"docs":{},"程":{"docs":{},"序":{"docs":{},"时":{"docs":{},"编":{"docs":{},"译":{"docs":{},"器":{"docs":{},"已":{"docs":{},"经":{"docs":{},"帮":{"docs":{},"我":{"docs":{},"把":{"docs":{},"一":{"docs":{},"切":{"docs":{},"都":{"docs":{},"做":{"docs":{},"好":{"docs":{},"了":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}}}}}}}},"栈":{"docs":{},"就":{"docs":{},"是":{"docs":{},"一":{"docs":{},"种":{"docs":{},"实":{"docs":{},"现":{"docs":{},"分":{"docs":{},"层":{"docs":{},"设":{"docs":{},"计":{"docs":{},"的":{"docs":{},"有":{"docs":{},"效":{"docs":{},"手":{"docs":{},"段":{"docs":{},".":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}},"编":{"docs":{},"写":{"docs":{},"这":{"docs":{},"些":{"docs":{},"代":{"docs":{},"码":{"docs":{},"文":{"docs":{},"件":{"docs":{},"的":{"docs":{},"过":{"docs":{},"程":{"docs":{},"称":{"docs":{},"为":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}}}}}}},"在":{"docs":{},"第":{"docs":{},"二":{"docs":{},"个":{"docs":{},"周":{"docs":{},"期":{"docs":{},"时":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}},"本":{"docs":{},"例":{"docs":{},"中":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}},"言":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}},"与":{"docs":{},"图":{"docs":{},"中":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}},"对":{"docs":{},"于":{"docs":{},"模":{"docs":{},"块":{"docs":{},"内":{"docs":{},"部":{"docs":{},"定":{"docs":{},"义":{"docs":{},"的":{"docs":{},"输":{"docs":{},"入":{"docs":{},"端":{"docs":{},"口":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}}}}}},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"的":{"docs":{},"有":{"docs":{},"效":{"docs":{},"长":{"docs":{},"度":{"docs":{},"为":{"0":{"docs":{},"x":{"0":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}},"docs":{}}},"docs":{}}}}}}}}}},"已":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}},"英":{"docs":{},"文":{"docs":{},"全":{"docs":{},"称":{"docs":{},"是":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}},"该":{"docs":{},"结":{"docs":{},"构":{"docs":{},"用":{"docs":{},"于":{"docs":{},"确":{"docs":{},"保":{"docs":{},"所":{"docs":{},"有":{"docs":{},"的":{"docs":{},"触":{"docs":{},"发":{"docs":{},"器":{"docs":{},"接":{"docs":{},"收":{"docs":{},"到":{"docs":{},"的":{"docs":{},"时":{"docs":{},"钟":{"docs":{},"信":{"docs":{},"号":{"docs":{},"尽":{"docs":{},"可":{"docs":{},"能":{"docs":{},"的":{"docs":{},"一":{"docs":{},"致":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"软":{"docs":{},"件":{"docs":{},"主":{"docs":{},"要":{"docs":{},"指":{"docs":{},"可":{"docs":{},"以":{"docs":{},"被":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"执":{"docs":{},"行":{"docs":{},"的":{"docs":{},"一":{"docs":{},"条":{"docs":{},"条":{"docs":{},"指":{"docs":{},"令":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}},"中":{"docs":{},"观":{"docs":{},"察":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}},"开":{"docs":{},"发":{"docs":{},"人":{"docs":{},"员":{"docs":{},"能":{"docs":{},"够":{"docs":{},"判":{"docs":{},"断":{"docs":{},"当":{"docs":{},"前":{"docs":{},"代":{"docs":{},"码":{"docs":{},"的":{"docs":{},"执":{"docs":{},"行":{"docs":{},"过":{"docs":{},"程":{"docs":{},"是":{"docs":{},"否":{"docs":{},"正":{"docs":{},"确":{"docs":{},",":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406}}}}}}}}}}}}}}}}}}}}}}}},"的":{"docs":{},"主":{"docs":{},"要":{"docs":{},"作":{"docs":{},"用":{"docs":{},"是":{"docs":{},"将":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406}}}}}}}},"执":{"docs":{},"行":{"docs":{},"效":{"docs":{},"率":{"docs":{},"是":{"docs":{},"没":{"docs":{},"有":{"docs":{},"专":{"docs":{},"用":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"高":{"docs":{},"的":{"docs":{},",":{"docs":{"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886}}}}}}}}}}}}}}}},"操":{"docs":{},"作":{"docs":{},"问":{"docs":{},"题":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}},"类":{"docs":{},"似":{"docs":{},",":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406}}}}},"可":{"docs":{},"以":{"docs":{},"在":{"docs":{},"官":{"docs":{},"网":{"docs":{},"上":{"docs":{},"下":{"docs":{},"载":{"docs":{},",":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}}}}}}}}},"界":{"docs":{},"面":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}},"协":{"docs":{},"同":{"docs":{},"使":{"docs":{},"用":{"docs":{},".":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818}}}}}}},"时":{"docs":{},"一":{"docs":{},"并":{"docs":{},"安":{"docs":{},"装":{"docs":{},".":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818}}}}}}}},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.004962779156327543}}}},"硬":{"docs":{},"件":{"docs":{},"关":{"docs":{},"系":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":10.02247191011236}}}},"协":{"docs":{},"同":{"docs":{},"设":{"docs":{},"计":{"docs":{},"的":{"docs":{},"层":{"docs":{},"次":{"docs":{},"结":{"docs":{},"构":{"docs":{},"如":{"docs":{},"下":{"docs":{},"图":{"docs":{},".":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}}}}}}}}}}},"开":{"docs":{},"发":{"docs":{},"层":{"docs":{},"次":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}}}}},"近":{"docs":{},"年":{"docs":{},"来":{"docs":{},"有":{"docs":{},"很":{"docs":{},"多":{"docs":{},"利":{"docs":{},"用":{"docs":{},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"对":{"docs":{},"复":{"docs":{},"杂":{"docs":{},"运":{"docs":{},"算":{"docs":{},"进":{"docs":{},"行":{"docs":{},"加":{"docs":{},"速":{"docs":{},"的":{"docs":{},"应":{"docs":{},"用":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}}}}}}}},"还":{"docs":{},"可":{"docs":{},"以":{"docs":{},"用":{"docs":{},"于":{"docs":{},"实":{"docs":{},"现":{"docs":{},"异":{"docs":{},"步":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}},"是":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}},"设":{"docs":{},"计":{"docs":{},"真":{"docs":{},"的":{"docs":{},"没":{"docs":{},"有":{"docs":{},"出":{"docs":{},"错":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}},"门":{"docs":{},"级":{"docs":{},"描":{"docs":{},"述":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}},"来":{"docs":{},"看":{"docs":{},"六":{"docs":{},"位":{"docs":{},"数":{"docs":{},"码":{"docs":{},"管":{"docs":{},"显":{"docs":{},"示":{"docs":{},"这":{"docs":{},"个":{"docs":{},"例":{"docs":{},"子":{"docs":{},".":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}}}}}}},"有":{"docs":{},"一":{"docs":{},"种":{"docs":{},"伪":{"docs":{},"指":{"docs":{},"令":{"docs":{},"专":{"docs":{},"门":{"docs":{},"用":{"docs":{},"于":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"的":{"docs":{},"传":{"docs":{},"参":{"docs":{},"顺":{"docs":{},"序":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}},"能":{"docs":{},"指":{"docs":{},"导":{"docs":{},"我":{"docs":{},"们":{"docs":{},"对":{"docs":{},"程":{"docs":{},"序":{"docs":{},"作":{"docs":{},"出":{"docs":{},"底":{"docs":{},"层":{"docs":{},"的":{"docs":{},"优":{"docs":{},"化":{"docs":{},".":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}},"在":{"docs":{},"程":{"docs":{},"序":{"docs":{},"跳":{"docs":{},"转":{"docs":{},"、":{"docs":{},"异":{"docs":{},"常":{"docs":{},"处":{"docs":{},"理":{"docs":{},"的":{"docs":{},"过":{"docs":{},"程":{"docs":{},"中":{"docs":{},"发":{"docs":{},"挥":{"docs":{},"重":{"docs":{},"要":{"docs":{},"作":{"docs":{},"用":{"docs":{},".":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}}}}}}}}}}}}}}}}}}}}},"这":{"docs":{},"一":{"docs":{},"级":{"docs":{},"又":{"docs":{},"一":{"docs":{},"级":{"docs":{},"的":{"docs":{},"组":{"docs":{},"成":{"docs":{},"层":{"docs":{},"次":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}},"步":{"docs":{},"是":{"docs":{},"为":{"docs":{},"什":{"docs":{},"么":{"docs":{},"呢":{"docs":{},"?":{"docs":{},"?":{"docs":{},"?":{"docs":{},"?":{"docs":{},"?":{"docs":{},"?":{"docs":{},"?":{"docs":{},"?":{"docs":{},"?":{"docs":{},"?":{"docs":{},"?":{"docs":{},"?":{"docs":{},"?":{"docs":{},"?":{"docs":{},"?":{"docs":{},"?":{"docs":{},"?":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.004962779156327543}}}}}}}}}}}}}}}}}}}}}}},"调":{"docs":{},"用":{"docs":{},"者":{"docs":{},"完":{"docs":{},"成":{"docs":{},"的":{"docs":{},"还":{"docs":{},"是":{"docs":{},"被":{"docs":{},"调":{"docs":{},"用":{"docs":{},"者":{"docs":{},"完":{"docs":{},"成":{"docs":{},"的":{"docs":{},"?":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}},"叫":{"docs":{},"做":{"docs":{},"\"":{"docs":{},"保":{"docs":{},"护":{"docs":{},"现":{"docs":{},"场":{"docs":{},"\"":{"docs":{},".":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}},"功":{"docs":{},"能":{"docs":{},"可":{"docs":{},"以":{"docs":{},"在":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}},"就":{"docs":{},"需":{"docs":{},"要":{"docs":{},"设":{"docs":{},"计":{"docs":{},"者":{"docs":{},"在":{"docs":{},"性":{"docs":{},"能":{"docs":{},"和":{"docs":{},"灵":{"docs":{},"活":{"docs":{},"性":{"docs":{},"上":{"docs":{},"做":{"docs":{},"一":{"docs":{},"定":{"docs":{},"的":{"docs":{},"取":{"docs":{},"舍":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}}},"解":{"docs":{},"决":{"docs":{},"了":{"docs":{},"问":{"docs":{},"题":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}},"放":{"docs":{},"了":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}},"是":{"docs":{},"我":{"docs":{},"们":{"docs":{},"本":{"docs":{},"节":{"docs":{},"设":{"docs":{},"计":{"docs":{},"的":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}}}}}},"样":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}},"便":{"docs":{},"可":{"docs":{},"以":{"docs":{},"使":{"docs":{},"设":{"docs":{},"计":{"docs":{},"工":{"docs":{},"具":{"docs":{},"更":{"docs":{},"加":{"docs":{},"简":{"docs":{},"单":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}},"做":{"docs":{},"的":{"docs":{},"结":{"docs":{},"果":{"docs":{},"就":{"docs":{},"是":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}},"不":{"docs":{},"仅":{"docs":{},"简":{"docs":{},"化":{"docs":{},"了":{"docs":{},"对":{"docs":{},"调":{"docs":{},"试":{"docs":{},"器":{"docs":{},"内":{"docs":{},"部":{"docs":{},"原":{"docs":{},"理":{"docs":{},"的":{"docs":{},"理":{"docs":{},"解":{"docs":{},"需":{"docs":{},"求":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}}}}}}}}}}},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"虽":{"docs":{},"然":{"docs":{},"在":{"docs":{},"某":{"docs":{},"种":{"docs":{},"程":{"docs":{},"度":{"docs":{},"上":{"docs":{},"提":{"docs":{},"高":{"docs":{},"了":{"docs":{},"抽":{"docs":{},"象":{"docs":{},"水":{"docs":{},"平":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}},"软":{"docs":{},"件":{"docs":{},"语":{"docs":{},"言":{"docs":{},"编":{"docs":{},"写":{"docs":{},"的":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}},"设":{"docs":{},"置":{"docs":{},"以":{"docs":{},"后":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}},"定":{"docs":{},"义":{"docs":{},"整":{"docs":{},"数":{"docs":{},"时":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}},"表":{"docs":{},"示":{"docs":{},"默":{"docs":{},"认":{"docs":{},"位":{"docs":{},"宽":{"docs":{},"为":{"3":{"2":{"docs":{},"位":{"docs":{},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},"docs":{}},"docs":{}}}}}}}},"描":{"docs":{},"述":{"docs":{},"译":{"docs":{},"码":{"docs":{},"器":{"docs":{},"只":{"docs":{},"使":{"docs":{},"用":{"docs":{},"了":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}},"种":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}},"实":{"docs":{},"现":{"docs":{},"方":{"docs":{},"式":{"docs":{},"的":{"docs":{},"一":{"docs":{},"大":{"docs":{},"优":{"docs":{},"势":{"docs":{},"在":{"docs":{},"于":{"docs":{},"主":{"docs":{},"要":{"docs":{},"的":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}},"层":{"docs":{},"次":{"docs":{},"结":{"docs":{},"构":{"docs":{},"本":{"docs":{},"质":{"docs":{},"上":{"docs":{},"是":{"docs":{},"互":{"docs":{},"连":{"docs":{},"的":{"docs":{},"便":{"docs":{},"捷":{"docs":{},"性":{"docs":{},"和":{"docs":{},"延":{"docs":{},"迟":{"docs":{},"(":{"docs":{},"速":{"docs":{},"度":{"docs":{},")":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}}}},"放":{"docs":{},"置":{"docs":{},"在":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}},"现":{"docs":{},"象":{"docs":{},"被":{"docs":{},"称":{"docs":{},"为":{"docs":{},"时":{"docs":{},"钟":{"docs":{},"偏":{"docs":{},"斜":{"docs":{},"(":{"docs":{},"s":{"docs":{},"k":{"docs":{},"e":{"docs":{},"w":{"docs":{},")":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}},"设":{"docs":{},"计":{"docs":{},"流":{"docs":{},"程":{"docs":{},"有":{"docs":{},"很":{"docs":{},"多":{"docs":{},"优":{"docs":{},"势":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}},"方":{"docs":{},"式":{"docs":{},"便":{"docs":{},"是":{"docs":{},"数":{"docs":{},"据":{"docs":{},"定":{"docs":{},"义":{"docs":{},"伪":{"docs":{},"指":{"docs":{},"令":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}},"看":{"docs":{},"起":{"docs":{},"来":{"docs":{},"没":{"docs":{},"什":{"docs":{},"么":{"docs":{},"问":{"docs":{},"题":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}},"法":{"docs":{},"只":{"docs":{},"适":{"docs":{},"用":{"docs":{},"于":{"docs":{},"简":{"docs":{},"单":{"docs":{},"的":{"docs":{},"译":{"docs":{},"码":{"docs":{},"器":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}}}},"解":{"docs":{},"决":{"docs":{},"办":{"docs":{},"法":{"docs":{},"未":{"docs":{},"免":{"docs":{},"过":{"docs":{},"于":{"docs":{},"繁":{"docs":{},"琐":{"docs":{},".":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}},"编":{"docs":{},"译":{"docs":{},"单":{"docs":{},"独":{"docs":{},"文":{"docs":{},"件":{"docs":{},"的":{"docs":{},"行":{"docs":{},"为":{"docs":{},"一":{"docs":{},"般":{"docs":{},"被":{"docs":{},"称":{"docs":{},"为":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}}}}},"类":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}},"意":{"docs":{},"味":{"docs":{},"着":{"docs":{},"为":{"docs":{},"了":{"docs":{},"解":{"docs":{},"决":{"docs":{},"很":{"docs":{},"小":{"docs":{},"问":{"docs":{},"题":{"docs":{},"而":{"docs":{},"对":{"docs":{},"设":{"docs":{},"计":{"docs":{},"进":{"docs":{},"行":{"docs":{},"反":{"docs":{},"复":{"docs":{},"修":{"docs":{},"改":{"docs":{},"再":{"docs":{},"利":{"docs":{},"用":{"docs":{},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"继":{"docs":{},"续":{"docs":{},"验":{"docs":{},"证":{"docs":{},"的":{"docs":{},"想":{"docs":{},"法":{"docs":{},"是":{"docs":{},"不":{"docs":{},"现":{"docs":{},"实":{"docs":{},"的":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"每":{"docs":{},"次":{"docs":{},"对":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}},"不":{"docs":{},"一":{"docs":{},"定":{"docs":{},"与":{"docs":{},"实":{"docs":{},"际":{"docs":{},"的":{"docs":{},"芯":{"docs":{},"片":{"docs":{},"面":{"docs":{},"积":{"docs":{},"和":{"docs":{},"功":{"docs":{},"耗":{"docs":{},"相":{"docs":{},"关":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}},"仅":{"docs":{},"仅":{"docs":{},"是":{"docs":{},"学":{"docs":{},"习":{"docs":{},"知":{"docs":{},"识":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}},"些":{"docs":{},"工":{"docs":{},"具":{"docs":{},"可":{"docs":{},"用":{"docs":{},"于":{"docs":{},"插":{"docs":{},"入":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"分":{"docs":{},"析":{"docs":{},"仪":{"docs":{},"内":{"docs":{},"核":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}},"结":{"docs":{},"果":{"docs":{},"与":{"docs":{},"手":{"docs":{},"动":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}},"都":{"docs":{},"大":{"docs":{},"大":{"docs":{},"提":{"docs":{},"高":{"docs":{},"了":{"docs":{},"验":{"docs":{},"证":{"docs":{},"平":{"docs":{},"台":{"docs":{},"搭":{"docs":{},"建":{"docs":{},"的":{"docs":{},"效":{"docs":{},"率":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}},"设":{"docs":{},"备":{"docs":{},"的":{"docs":{},"加":{"docs":{},"载":{"docs":{},"时":{"docs":{},"序":{"docs":{},"与":{"docs":{},"随":{"docs":{},"机":{"docs":{},"存":{"docs":{},"取":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"的":{"docs":{},"写":{"docs":{},"入":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}}}}}}}}},"现":{"docs":{},"象":{"docs":{},"表":{"docs":{},"明":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}},"规":{"docs":{},"定":{"docs":{},"被":{"docs":{},"称":{"docs":{},"为":{"docs":{},"指":{"docs":{},"令":{"docs":{},"集":{"docs":{},"架":{"docs":{},"构":{"docs":{},"的":{"docs":{},"函":{"docs":{},"数":{"docs":{},"调":{"docs":{},"用":{"docs":{},"标":{"docs":{},"准":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}}},"芯":{"docs":{},"片":{"docs":{},"的":{"docs":{},"通":{"docs":{},"信":{"docs":{},"协":{"docs":{},"议":{"docs":{},"各":{"docs":{},"不":{"docs":{},"相":{"docs":{},"同":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}},"语":{"docs":{},"句":{"docs":{},"只":{"docs":{},"是":{"docs":{},"用":{"docs":{},"来":{"docs":{},"仿":{"docs":{},"真":{"docs":{},"的":{"docs":{},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}}}},"使":{"docs":{},"得":{"docs":{},"难":{"docs":{},"以":{"docs":{},"一":{"docs":{},"致":{"docs":{},"地":{"docs":{},"测":{"docs":{},"量":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"的":{"docs":{},"执":{"docs":{},"行":{"docs":{},"效":{"docs":{},"率":{"docs":{},"非":{"docs":{},"常":{"docs":{},"低":{"docs":{},".":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}}}}},"便":{"docs":{},"是":{"docs":{},"“":{"docs":{},"自":{"docs":{},"顶":{"docs":{},"向":{"docs":{},"下":{"docs":{},"”":{"docs":{},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"思":{"docs":{},"想":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}},"在":{"docs":{},"之":{"docs":{},"后":{"docs":{},"章":{"docs":{},"节":{"docs":{},"会":{"docs":{},"进":{"docs":{},"行":{"docs":{},"详":{"docs":{},"细":{"docs":{},"的":{"docs":{},"介":{"docs":{},"绍":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}}}}},"时":{"docs":{},"候":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}},"你":{"docs":{},"应":{"docs":{},"该":{"docs":{},"主":{"docs":{},"动":{"docs":{},"找":{"docs":{},"老":{"docs":{},"师":{"docs":{},"或":{"docs":{},"者":{"docs":{},"助":{"docs":{},"教":{"docs":{},"聊":{"docs":{},"聊":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}},"的":{"docs":{},"情":{"docs":{},"况":{"docs":{},"又":{"docs":{},"还":{"docs":{},"原":{"docs":{},"回":{"docs":{},"了":{"docs":{},"问":{"docs":{},"题":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}},"按":{"docs":{},"下":{"docs":{},"或":{"docs":{},"者":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}},"你":{"docs":{},"需":{"docs":{},"要":{"docs":{},"一":{"docs":{},"部":{"docs":{},"手":{"docs":{},"机":{"docs":{},"和":{"docs":{},"朋":{"docs":{},"友":{"docs":{},"的":{"docs":{},"电":{"docs":{},"话":{"docs":{},"号":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}}}}}}},"两":{"docs":{},"种":{"docs":{},"伪":{"docs":{},"指":{"docs":{},"令":{"docs":{},"和":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}},"风":{"docs":{},"格":{"docs":{},"的":{"docs":{},"差":{"docs":{},"别":{"docs":{},"特":{"docs":{},"别":{"docs":{},"大":{"docs":{},".":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}},"是":{"docs":{},"一":{"docs":{},"条":{"docs":{},"为":{"docs":{},"强":{"docs":{},"者":{"docs":{},"节":{"docs":{},"省":{"docs":{},"时":{"docs":{},"间":{"docs":{},"的":{"docs":{},"提":{"docs":{},"示":{"docs":{},"如":{"docs":{},"果":{"docs":{},"你":{"docs":{},"觉":{"docs":{},"得":{"docs":{},"自":{"docs":{},"己":{"docs":{},"已":{"docs":{},"经":{"docs":{},"掌":{"docs":{},"握":{"docs":{},"了":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}},"栈":{"docs":{},"的":{"docs":{},"工":{"docs":{},"作":{"docs":{},"原":{"docs":{},"理":{"docs":{},"与":{"docs":{},"a":{"docs":{},"t":{"docs":{},"p":{"docs":{},"c":{"docs":{},"s":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"种":{"docs":{},"分":{"docs":{},"层":{"docs":{},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"思":{"docs":{},"想":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}},"因":{"docs":{},"为":{"docs":{},"刚":{"docs":{},"开":{"docs":{},"始":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}},"个":{"docs":{},"有":{"docs":{},"点":{"docs":{},"类":{"docs":{},"似":{"docs":{},"于":{"docs":{},"数":{"docs":{},"码":{"docs":{},"管":{"docs":{},"显":{"docs":{},"示":{"docs":{},"的":{"docs":{},"问":{"docs":{},"题":{"docs":{},".":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}}}}}}}},"显":{"docs":{},"然":{"docs":{},"是":{"docs":{},"不":{"docs":{},"合":{"docs":{},"理":{"docs":{},"的":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}},"里":{"docs":{},"简":{"docs":{},"要":{"docs":{},"跟":{"docs":{},"大":{"docs":{},"家":{"docs":{},"分":{"docs":{},"享":{"docs":{},"几":{"docs":{},"种":{"docs":{},".":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}},"为":{"docs":{},"了":{"docs":{},"方":{"docs":{},"便":{"docs":{},"后":{"docs":{},"续":{"docs":{},"的":{"docs":{},"一":{"docs":{},"些":{"docs":{},"操":{"docs":{},"作":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}},"命":{"docs":{},"令":{"docs":{},"中":{"docs":{},"引":{"docs":{},"用":{"docs":{},"的":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}},"我":{"docs":{},"们":{"docs":{},"只":{"docs":{},"对":{"docs":{},"代":{"docs":{},"码":{"docs":{},"和":{"docs":{},"数":{"docs":{},"据":{"docs":{},"部":{"docs":{},"分":{"docs":{},"感":{"docs":{},"兴":{"docs":{},"趣":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}}}}},"的":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717},"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}},"就":{"docs":{},"涉":{"docs":{},"及":{"docs":{},"到":{"docs":{},"了":{"docs":{},"控":{"docs":{},"制":{"docs":{},"字":{"docs":{},"的":{"docs":{},"概":{"docs":{},"念":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}},"着":{"docs":{},"重":{"docs":{},"介":{"docs":{},"绍":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}},"个":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}},"可":{"docs":{},"执":{"docs":{},"行":{"docs":{},"文":{"docs":{},"件":{"docs":{},"的":{"docs":{},"格":{"docs":{},"式":{"docs":{},"为":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}},"器":{"docs":{},"件":{"docs":{},"选":{"docs":{},"项":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}},"文":{"docs":{},"件":{"docs":{},"中":{"docs":{},"就":{"docs":{},"蕴":{"docs":{},"含":{"docs":{},"着":{"docs":{},"所":{"docs":{},"谓":{"docs":{},"的":{"docs":{},"程":{"docs":{},"序":{"docs":{},"的":{"docs":{},"机":{"docs":{},"器":{"docs":{},"码":{"docs":{},"信":{"docs":{},"息":{"docs":{},".":{"docs":{},"由":{"docs":{},"于":{"docs":{},"我":{"docs":{},"们":{"docs":{},"之":{"docs":{},"后":{"docs":{},"需":{"docs":{},"要":{"docs":{},"实":{"docs":{},"现":{"docs":{},"软":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"的":{"docs":{},"联":{"docs":{},"合":{"docs":{},"仿":{"docs":{},"真":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"数":{"docs":{},"据":{"docs":{},"用":{"docs":{},"于":{"docs":{},"控":{"docs":{},"制":{"docs":{},"总":{"docs":{},"线":{"docs":{},"外":{"docs":{},"部":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"电":{"docs":{},"路":{"docs":{},"就":{"docs":{},"被":{"docs":{},"称":{"docs":{},"为":{"docs":{},"控":{"docs":{},"制":{"docs":{},"字":{"docs":{},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}}}}}}}}}}},"位":{"docs":{},"置":{"docs":{},"必":{"docs":{},"须":{"docs":{},"是":{"docs":{},"常":{"docs":{},"量":{"docs":{},"表":{"docs":{},"达":{"docs":{},"式":{"docs":{},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}}}}},"款":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"进":{"docs":{},"行":{"docs":{},"的":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}},"段":{"docs":{},"代":{"docs":{},"码":{"docs":{},"实":{"docs":{},"现":{"docs":{},"的":{"docs":{},"功":{"docs":{},"能":{"docs":{},"很":{"docs":{},"简":{"docs":{},"单":{"docs":{},":":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}},"会":{"docs":{},"在":{"docs":{},"一":{"docs":{},"定":{"docs":{},"程":{"docs":{},"度":{"docs":{},"上":{"docs":{},"引":{"docs":{},"入":{"docs":{},"性":{"docs":{},"能":{"docs":{},"开":{"docs":{},"销":{"docs":{},".":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}},"导":{"docs":{},"致":{"docs":{},"无":{"docs":{},"法":{"docs":{},"综":{"docs":{},"合":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}},"几":{"docs":{},"个":{"docs":{},"层":{"docs":{},"级":{"docs":{},"从":{"docs":{},"抽":{"docs":{},"象":{"docs":{},"到":{"docs":{},"具":{"docs":{},"体":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}}}},"不":{"docs":{},"同":{"docs":{},"的":{"docs":{},"模":{"docs":{},"式":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}},"也":{"docs":{},"是":{"docs":{},"简":{"docs":{},"化":{"docs":{},"设":{"docs":{},"计":{"docs":{},"的":{"docs":{},"一":{"docs":{},"个":{"docs":{},"体":{"docs":{},"现":{"docs":{},".":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}},"其":{"docs":{},"中":{"docs":{},"每":{"docs":{},"种":{"docs":{},"运":{"docs":{},"算":{"docs":{},"符":{"docs":{},"实":{"docs":{},"际":{"docs":{},"上":{"docs":{},"都":{"docs":{},"与":{"docs":{},"电":{"docs":{},"路":{"docs":{},"对":{"docs":{},"应":{"docs":{},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}}}}}}}}}},"属":{"docs":{},"于":{"docs":{},"违":{"docs":{},"反":{"docs":{},"学":{"docs":{},"术":{"docs":{},"诚":{"docs":{},"信":{"docs":{},"的":{"docs":{},"行":{"docs":{},"为":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}},"进":{"docs":{},"入":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}},"选":{"docs":{},"项":{"docs":{},"设":{"docs":{},"置":{"docs":{},"界":{"docs":{},"面":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}},"行":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}},"控":{"docs":{},"制":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}},"比":{"docs":{},"较":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}},"配":{"docs":{},"置":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}},"需":{"docs":{},"要":{"docs":{},"消":{"docs":{},"耗":{"docs":{},"大":{"docs":{},"量":{"docs":{},"的":{"docs":{},"时":{"docs":{},"间":{"docs":{},"(":{"docs":{},"对":{"docs":{},"于":{"docs":{},"一":{"docs":{},"些":{"docs":{},"高":{"docs":{},"利":{"docs":{},"用":{"docs":{},"率":{"docs":{},"的":{"docs":{},"高":{"docs":{},"速":{"docs":{},"实":{"docs":{},"现":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}}}}}}}}}}}}}}},"原":{"docs":{},"型":{"docs":{},"设":{"docs":{},"计":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}},"实":{"docs":{},"现":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}},"安":{"docs":{},"装":{"docs":{},".":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}}},"设":{"docs":{},"计":{"docs":{},"工":{"docs":{},"作":{"docs":{},",":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}}}}},"初":{"docs":{},"始":{"docs":{},"化":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}},"处":{"docs":{},"理":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}},"译":{"docs":{},"码":{"docs":{},".":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}},";":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}},"调":{"docs":{},"试":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"乘":{"docs":{},"法":{"docs":{},"/":{"docs":{},"除":{"docs":{},"法":{"docs":{},"运":{"docs":{},"算":{"docs":{},"时":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}},"取":{"docs":{},"模":{"docs":{},"运":{"docs":{},"算":{"docs":{},"时":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}},"了":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"内":{"docs":{},"存":{"docs":{},"里":{"docs":{},".":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}},"而":{"docs":{},"生":{"docs":{},"成":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}},"指":{"docs":{},"令":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"总":{"docs":{},"线":{"docs":{},"选":{"docs":{},"择":{"docs":{},"信":{"docs":{},"号":{"docs":{},".":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}}}}}},"数":{"docs":{},"据":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"总":{"docs":{},"线":{"docs":{},"选":{"docs":{},"择":{"docs":{},"信":{"docs":{},"号":{"docs":{},".":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}}}}}}}}}}},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"总":{"docs":{},"线":{"docs":{},"选":{"docs":{},"择":{"docs":{},"信":{"docs":{},"号":{"docs":{},".":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}}}},"制":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"为":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"表":{"docs":{},"示":{"docs":{},"为":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}},"通":{"docs":{},"常":{"docs":{},"有":{"docs":{},"两":{"docs":{},"种":{"docs":{},"方":{"docs":{},"式":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}},"来":{"docs":{},"说":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}},"用":{"docs":{},"于":{"docs":{},"专":{"docs":{},"用":{"docs":{},"集":{"docs":{},"成":{"docs":{},"电":{"docs":{},"路":{"docs":{},"(":{"docs":{},"a":{"docs":{},"s":{"docs":{},"i":{"docs":{},"c":{"docs":{},")":{"docs":{},"的":{"docs":{},"原":{"docs":{},"型":{"docs":{},"设":{"docs":{},"计":{"docs":{},"，":{"docs":{},"也":{"docs":{},"是":{"docs":{},"一":{"docs":{},"种":{"docs":{},"用":{"docs":{},"于":{"docs":{},"验":{"docs":{},"证":{"docs":{},"算":{"docs":{},"法":{"docs":{},"实":{"docs":{},"现":{"docs":{},"的":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"平":{"docs":{},"台":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"内":{"docs":{},"部":{"docs":{},"集":{"docs":{},"成":{"docs":{},"的":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}},"描":{"docs":{},"述":{"docs":{},"整":{"docs":{},"数":{"docs":{},"参":{"docs":{},"数":{"docs":{},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}},"被":{"docs":{},"用":{"docs":{},"来":{"docs":{},"与":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}},"需":{"docs":{},"要":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}},"包":{"docs":{},"括":{"docs":{},"数":{"docs":{},"据":{"docs":{},"流":{"docs":{},"描":{"docs":{},"述":{"docs":{},"(":{"docs":{},"一":{"docs":{},"般":{"docs":{},"指":{"docs":{},"对":{"docs":{},"进":{"docs":{},"行":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"运":{"docs":{},"算":{"docs":{},"的":{"docs":{},"组":{"docs":{},"合":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"的":{"docs":{},"描":{"docs":{},"述":{"docs":{},")":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"是":{"docs":{},"由":{"docs":{},"于":{"docs":{},"时":{"docs":{},"钟":{"docs":{},"周":{"docs":{},"期":{"docs":{},"小":{"docs":{},"于":{"docs":{},"关":{"docs":{},"键":{"docs":{},"路":{"docs":{},"径":{"docs":{},"(":{"docs":{},"c":{"docs":{},"r":{"docs":{},"i":{"docs":{},"t":{"docs":{},"i":{"docs":{},"c":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}}}}}}}}}}}},"过":{"docs":{},"下":{"docs":{},"载":{"docs":{},"不":{"docs":{},"同":{"docs":{},"设":{"docs":{},"计":{"docs":{},"的":{"docs":{},"比":{"docs":{},"特":{"docs":{},"流":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}},"逻":{"docs":{},"辑":{"docs":{},"单":{"docs":{},"元":{"docs":{},"的":{"docs":{},"组":{"docs":{},"合":{"docs":{},"可":{"docs":{},"以":{"docs":{},"起":{"docs":{},"到":{"docs":{},"扩":{"docs":{},"展":{"docs":{},"功":{"docs":{},"能":{"docs":{},"的":{"docs":{},"作":{"docs":{},"用":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}}}}},"一":{"docs":{},"系":{"docs":{},"列":{"docs":{},"的":{"docs":{},"优":{"docs":{},"化":{"docs":{},"算":{"docs":{},"法":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}},"抽":{"docs":{},"象":{"docs":{},"的":{"docs":{},"结":{"docs":{},"构":{"docs":{},"(":{"docs":{},"如":{"docs":{},"循":{"docs":{},"环":{"docs":{},")":{"docs":{},"描":{"docs":{},"述":{"docs":{},"电":{"docs":{},"路":{"docs":{},"的":{"docs":{},"行":{"docs":{},"为":{"docs":{},"来":{"docs":{},"描":{"docs":{},"述":{"docs":{},"电":{"docs":{},"路":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}}}}},"描":{"docs":{},"述":{"docs":{},"信":{"docs":{},"号":{"docs":{},"在":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"之":{"docs":{},"间":{"docs":{},"的":{"docs":{},"流":{"docs":{},"动":{"docs":{},"来":{"docs":{},"描":{"docs":{},"述":{"docs":{},"电":{"docs":{},"路":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}},"晶":{"docs":{},"体":{"docs":{},"管":{"docs":{},"开":{"docs":{},"关":{"docs":{},"网":{"docs":{},"表":{"docs":{},"来":{"docs":{},"描":{"docs":{},"述":{"docs":{},"一":{"docs":{},"个":{"docs":{},"电":{"docs":{},"路":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}},"逻":{"docs":{},"辑":{"docs":{},"门":{"docs":{},"之":{"docs":{},"间":{"docs":{},"的":{"docs":{},"连":{"docs":{},"接":{"docs":{},"关":{"docs":{},"系":{"docs":{},"描":{"docs":{},"述":{"docs":{},"电":{"docs":{},"路":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}},"开":{"docs":{},"发":{"docs":{},"板":{"docs":{},"观":{"docs":{},"察":{"docs":{},"执":{"docs":{},"行":{"docs":{},"结":{"docs":{},"果":{"docs":{},".":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}}}}}}}},"点":{"docs":{},"击":{"docs":{},"菜":{"docs":{},"单":{"docs":{},"栏":{"docs":{},"中":{"docs":{},"的":{"docs":{},"选":{"docs":{},"项":{"docs":{},"可":{"docs":{},"以":{"docs":{},"实":{"docs":{},"现":{"docs":{},"代":{"docs":{},"码":{"docs":{},"调":{"docs":{},"试":{"docs":{},"所":{"docs":{},"需":{"docs":{},"的":{"docs":{},"全":{"docs":{},"部":{"docs":{},"功":{"docs":{},"能":{"docs":{},".":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406}}}}}}}}}}}}}}}},"完":{"docs":{},"成":{"docs":{},"从":{"docs":{},"工":{"docs":{},"程":{"docs":{},"建":{"docs":{},"立":{"docs":{},"到":{"docs":{},"源":{"docs":{},"代":{"docs":{},"码":{"docs":{},"编":{"docs":{},"译":{"docs":{},"这":{"docs":{},"一":{"docs":{},"流":{"docs":{},"程":{"docs":{},"所":{"docs":{},"需":{"docs":{},"的":{"docs":{},"全":{"docs":{},"部":{"docs":{},"功":{"docs":{},"能":{"docs":{},".":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"观":{"docs":{},"察":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"和":{"docs":{},"存":{"docs":{},"储":{"docs":{},"单":{"docs":{},"元":{"docs":{},"中":{"docs":{},"的":{"docs":{},"值":{"docs":{},",":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406}}}}}}}}}}}}}}}},"调":{"docs":{},"试":{"docs":{},"器":{"docs":{},"下":{"docs":{},"载":{"docs":{},"机":{"docs":{},"器":{"docs":{},"码":{"docs":{},"到":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406}}}}}}}}}}},"在":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}},"源":{"docs":{},"代":{"docs":{},"码":{"docs":{},"窗":{"docs":{},"口":{"docs":{},"可":{"docs":{},"以":{"docs":{},"看":{"docs":{},"到":{"docs":{},"程":{"docs":{},"序":{"docs":{},"停":{"docs":{},"留":{"docs":{},"在":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}}}},"上":{"docs":{},"升":{"docs":{},"沿":{"docs":{},"触":{"docs":{},"发":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}}}}}},"轮":{"docs":{},"流":{"docs":{},"点":{"docs":{},"亮":{"docs":{},"数":{"docs":{},"码":{"docs":{},"管":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}},"输":{"docs":{},"入":{"docs":{},"输":{"docs":{},"出":{"docs":{},"口":{"docs":{},"(":{"docs":{},"g":{"docs":{},"p":{"docs":{},"i":{"docs":{},"o":{"docs":{},")":{"docs":{},"以":{"docs":{},"及":{"docs":{},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"(":{"docs":{},"w":{"docs":{},"a":{"docs":{},"t":{"docs":{},"e":{"docs":{},"r":{"docs":{},"l":{"docs":{},"i":{"docs":{},"g":{"docs":{},"h":{"docs":{},"t":{"docs":{},")":{"docs":{},".":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"不":{"docs":{},"断":{"docs":{},"的":{"docs":{},"练":{"docs":{},"习":{"docs":{},"掌":{"docs":{},"握":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"程":{"docs":{},"序":{"docs":{},"设":{"docs":{},"计":{"docs":{},"以":{"docs":{},"及":{"docs":{},"软":{"docs":{},"硬":{"docs":{},"协":{"docs":{},"同":{"docs":{},"的":{"docs":{},"相":{"docs":{},"关":{"docs":{},"技":{"docs":{},"巧":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}}}}}}}},"用":{"docs":{},"输":{"docs":{},"入":{"docs":{},"/":{"docs":{},"输":{"docs":{},"出":{"docs":{},"接":{"docs":{},"口":{"docs":{},"(":{"docs":{},"g":{"docs":{},"e":{"docs":{},"n":{"docs":{},"e":{"docs":{},"r":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}},"性":{"docs":{},"就":{"docs":{},"来":{"docs":{},"自":{"docs":{},"于":{"docs":{},"软":{"docs":{},"件":{"docs":{},"程":{"docs":{},"序":{"docs":{},"的":{"docs":{},"灵":{"docs":{},"活":{"docs":{},"性":{"docs":{},",":{"docs":{"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886}}}}}}}}}}}}}}}}}},"速":{"docs":{},"度":{"docs":{},"便":{"docs":{},"有":{"docs":{},"了":{"docs":{},"明":{"docs":{},"显":{"docs":{},"的":{"docs":{},"下":{"docs":{},"降":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}},"部":{"docs":{},"分":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}},"依":{"docs":{},"然":{"docs":{},"包":{"docs":{},"括":{"docs":{},"嵌":{"docs":{},"入":{"docs":{},"的":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}},"包":{"docs":{},"括":{"docs":{},"嵌":{"docs":{},"入":{"docs":{},"的":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}},"信":{"docs":{},"号":{"docs":{},"说":{"docs":{},"明":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}},"的":{"docs":{},"修":{"docs":{},"改":{"docs":{},",":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}}},"插":{"docs":{},"件":{"docs":{},"的":{"docs":{},"定":{"docs":{},"制":{"docs":{},"参":{"docs":{},"考":{"docs":{},"了":{"docs":{},"南":{"docs":{},"京":{"docs":{},"大":{"docs":{},"学":{"docs":{},"i":{"docs":{},"c":{"docs":{},"s":{"docs":{},"课":{"docs":{},"程":{"docs":{},"实":{"docs":{},"验":{"docs":{},"主":{"docs":{},"页":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}}}}}}}}},"除":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}},"了":{"docs":{},"上":{"docs":{},"述":{"docs":{},"资":{"docs":{},"源":{"docs":{},"外":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}},"查":{"docs":{},"找":{"docs":{},"表":{"docs":{},"、":{"docs":{},"多":{"docs":{},"路":{"docs":{},"复":{"docs":{},"用":{"docs":{},"器":{"docs":{},"和":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"之":{"docs":{},"外":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}}}}}}}}}}},"综":{"docs":{},"合":{"docs":{},"出":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}},"可":{"docs":{},"以":{"docs":{},"作":{"docs":{},"为":{"docs":{},"计":{"docs":{},"算":{"docs":{},"机":{"docs":{},"系":{"docs":{},"统":{"docs":{},"中":{"docs":{},"的":{"docs":{},"存":{"docs":{},"储":{"docs":{},"芯":{"docs":{},"片":{"docs":{},"选":{"docs":{},"通":{"docs":{},"信":{"docs":{},"号":{"docs":{},"和":{"docs":{},"作":{"docs":{},"为":{"docs":{},"显":{"docs":{},"示":{"docs":{},"系":{"docs":{},"统":{"docs":{},"中":{"docs":{},"的":{"docs":{},"控":{"docs":{},"制":{"docs":{},"信":{"docs":{},"号":{"docs":{},"外":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"随":{"docs":{},"着":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}},"逻":{"docs":{},"辑":{"docs":{},"逐":{"docs":{},"渐":{"docs":{},"复":{"docs":{},"杂":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}}}}}}}},"技":{"docs":{},"术":{"docs":{},"的":{"docs":{},"发":{"docs":{},"展":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}},"片":{"docs":{},"上":{"docs":{},"系":{"docs":{},"统":{"docs":{},"复":{"docs":{},"杂":{"docs":{},"性":{"docs":{},"的":{"docs":{},"不":{"docs":{},"断":{"docs":{},"提":{"docs":{},"高":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}},"程":{"docs":{},"序":{"docs":{},"的":{"docs":{},"单":{"docs":{},"步":{"docs":{},"运":{"docs":{},"行":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}},"手":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}},"高":{"docs":{},"速":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.002457002457002457}}},"层":{"docs":{},"次":{"docs":{},"综":{"docs":{},"合":{"docs":{},"(":{"docs":{},"h":{"docs":{},"l":{"docs":{},"s":{"docs":{},")":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}},"设":{"docs":{},"计":{"docs":{},"方":{"docs":{},"法":{"docs":{},"才":{"docs":{},"取":{"docs":{},"得":{"docs":{},"了":{"docs":{},"一":{"docs":{},"定":{"docs":{},"的":{"docs":{},"成":{"docs":{},"果":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}}}}},"度":{"docs":{},"自":{"docs":{},"动":{"docs":{},"化":{"docs":{},"的":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}},"抽":{"docs":{},"象":{"docs":{},"层":{"docs":{},"次":{"docs":{},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"者":{"docs":{},"不":{"docs":{},"用":{"docs":{},"过":{"docs":{},"分":{"docs":{},"关":{"docs":{},"心":{"docs":{},"低":{"docs":{},"抽":{"docs":{},"象":{"docs":{},"层":{"docs":{},"次":{"docs":{},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"细":{"docs":{},"节":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}}}}}}},"电":{"docs":{},"平":{"docs":{},"熄":{"docs":{},"灭":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}},"互":{"docs":{},"连":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}},"以":{"docs":{},"提":{"docs":{},"供":{"docs":{},"更":{"docs":{},"快":{"docs":{},"的":{"docs":{},"替":{"docs":{},"代":{"docs":{},"仿":{"docs":{},"真":{"docs":{},"的":{"docs":{},"验":{"docs":{},"证":{"docs":{},"方":{"docs":{},"案":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}}}},"事":{"docs":{},"务":{"docs":{},"而":{"docs":{},"非":{"docs":{},"单":{"docs":{},"个":{"docs":{},"信":{"docs":{},"号":{"docs":{},"作":{"docs":{},"为":{"docs":{},"监":{"docs":{},"测":{"docs":{},"对":{"docs":{},"象":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}},"满":{"docs":{},"足":{"docs":{},"复":{"docs":{},"杂":{"docs":{},"系":{"docs":{},"统":{"docs":{},"需":{"docs":{},"求":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}},"小":{"docs":{},"型":{"docs":{},"存":{"docs":{},"储":{"docs":{},"需":{"docs":{},"求":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}},"及":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}},"模":{"docs":{},"块":{"docs":{},"和":{"docs":{},"系":{"docs":{},"统":{"docs":{},"的":{"docs":{},"验":{"docs":{},"证":{"docs":{},".":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}}}}}}}}},"入":{"docs":{},"栈":{"docs":{},"出":{"docs":{},"栈":{"docs":{},"和":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"间":{"docs":{},"的":{"docs":{},"对":{"docs":{},"接":{"docs":{},"顺":{"docs":{},"序":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}},"添":{"docs":{},"加":{"docs":{},"了":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}}},"区":{"docs":{},"分":{"docs":{},"于":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}},"便":{"docs":{},"其":{"docs":{},"他":{"docs":{},"函":{"docs":{},"数":{"docs":{},"使":{"docs":{},"用":{"docs":{},"呢":{"docs":{},"?":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}},"单":{"docs":{},"片":{"docs":{},"机":{"docs":{},"这":{"docs":{},"一":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}},"检":{"docs":{},"验":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}},"适":{"docs":{},"应":{"docs":{},"不":{"docs":{},"同":{"docs":{},"的":{"docs":{},"应":{"docs":{},"用":{"docs":{},"场":{"docs":{},"景":{"docs":{},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}},"一":{"docs":{},"个":{"docs":{},"常":{"docs":{},"见":{"docs":{},"的":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}},"如":{"docs":{},"何":{"docs":{},"设":{"docs":{},"计":{"docs":{},"片":{"docs":{},"上":{"docs":{},"计":{"docs":{},"算":{"docs":{},"机":{"docs":{},"系":{"docs":{},"统":{"docs":{},"为":{"docs":{},"主":{"docs":{},"线":{"docs":{},"来":{"docs":{},"组":{"docs":{},"织":{"docs":{},"课":{"docs":{},"程":{"docs":{},".":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}}}}}},"则":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"很":{"docs":{},"难":{"docs":{},"知":{"docs":{},"道":{"docs":{},"它":{"docs":{},"是":{"docs":{},"真":{"docs":{},"的":{"docs":{},"没":{"docs":{},"有":{"docs":{},"产":{"docs":{},"生":{"docs":{},"极":{"docs":{},"端":{"docs":{},"情":{"docs":{},"况":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}}}}}},"该":{"docs":{},"产":{"docs":{},"品":{"docs":{},"可":{"docs":{},"能":{"docs":{},"会":{"docs":{},"变":{"docs":{},"得":{"docs":{},"无":{"docs":{},"用":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}},"调":{"docs":{},"试":{"docs":{},"将":{"docs":{},"非":{"docs":{},"常":{"docs":{},"耗":{"docs":{},"时":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}},"需":{"docs":{},"要":{"docs":{},"六":{"docs":{},"个":{"docs":{},"多":{"docs":{},"月":{"docs":{},"才":{"docs":{},"能":{"docs":{},"流":{"docs":{},"片":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}},"利":{"docs":{},"用":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}},"确":{"docs":{},"保":{"docs":{},"地":{"docs":{},"址":{"docs":{},"线":{"docs":{},"的":{"docs":{},"高":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}},"按":{"docs":{},"下":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}},"译":{"docs":{},"码":{"docs":{},"模":{"docs":{},"块":{"docs":{},"认":{"docs":{},"为":{"docs":{},"这":{"docs":{},"是":{"docs":{},"一":{"docs":{},"次":{"docs":{},"对":{"docs":{},"指":{"docs":{},"令":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"的":{"docs":{},"操":{"docs":{},"作":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}}}}}}}}}}}}}},"判":{"docs":{},"定":{"docs":{},"为":{"docs":{},"不":{"docs":{},"是":{"docs":{},"对":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"核":{"docs":{},"对":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}},"根":{"docs":{},"据":{"docs":{},"这":{"docs":{},"些":{"docs":{},"选":{"docs":{},"择":{"docs":{},"信":{"docs":{},"号":{"docs":{},"选":{"docs":{},"中":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}},"d":{"docs":{},"e":{"docs":{},"c":{"docs":{},"o":{"docs":{},"d":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}},"为":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"a":{"docs":{},"s":{"docs":{},"s":{"docs":{},"i":{"docs":{},"g":{"docs":{},"n":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}},"可":{"docs":{},"以":{"docs":{},"表":{"docs":{},"示":{"docs":{},"为":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}},"整":{"docs":{},"个":{"docs":{},"运":{"docs":{},"算":{"docs":{},"的":{"docs":{},"结":{"docs":{},"果":{"docs":{},"也":{"docs":{},"为":{"docs":{},"不":{"docs":{},"确":{"docs":{},"定":{"docs":{},"的":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}}}}}},"用":{"docs":{},"二":{"docs":{},"进":{"docs":{},"制":{"docs":{},"表":{"docs":{},"示":{"docs":{},"为":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}},"是":{"docs":{},"第":{"docs":{},"六":{"docs":{},"位":{"docs":{},"数":{"docs":{},"码":{"docs":{},"管":{"docs":{},"点":{"docs":{},"亮":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"核":{"docs":{},"就":{"docs":{},"可":{"docs":{},"以":{"docs":{},"访":{"docs":{},"问":{"docs":{},"这":{"docs":{},"个":{"docs":{},"外":{"docs":{},"设":{"docs":{},"了":{"docs":{},".":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}}}}}},"把":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"前":{"docs":{},"面":{"docs":{},"一":{"docs":{},"节":{"docs":{},"介":{"docs":{},"绍":{"docs":{},"了":{"docs":{},"什":{"docs":{},"么":{"docs":{},"是":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}},"提":{"docs":{},"到":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}},"一":{"docs":{},"部":{"docs":{},"分":{"docs":{},"基":{"docs":{},"本":{"docs":{},"上":{"docs":{},"是":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}},"身":{"docs":{},"是":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}},"和":{"docs":{},"生":{"docs":{},"成":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}},"者":{"docs":{},"以":{"docs":{},"片":{"docs":{},"上":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}},"用":{"docs":{},"来":{"docs":{},"存":{"docs":{},"放":{"docs":{},"代":{"docs":{},"码":{"docs":{},"和":{"docs":{},"常":{"docs":{},"量":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}},"提":{"docs":{},"是":{"docs":{},"不":{"docs":{},"违":{"docs":{},"反":{"docs":{},"学":{"docs":{},"术":{"docs":{},"诚":{"docs":{},"信":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}},"置":{"docs":{},"知":{"docs":{},"识":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}},"即":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}},"使":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}},"是":{"docs":{},"使":{"docs":{},"用":{"docs":{},"最":{"docs":{},"先":{"docs":{},"进":{"docs":{},"的":{"docs":{},"探":{"docs":{},"测":{"docs":{},"技":{"docs":{},"术":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}},"可":{"docs":{},"立":{"docs":{},"马":{"docs":{},"在":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}},"进":{"docs":{},"行":{"docs":{},"仿":{"docs":{},"真":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}}},".":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"在":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}},"「":{"docs":{},"从":{"docs":{},"实":{"docs":{},"践":{"docs":{},"中":{"docs":{},"来":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}},"只":{"docs":{},"有":{"docs":{},"三":{"docs":{},"分":{"docs":{},"之":{"docs":{},"一":{"docs":{},"的":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}},"关":{"docs":{},"注":{"docs":{},"数":{"docs":{},"据":{"docs":{},"路":{"docs":{},"径":{"docs":{},"综":{"docs":{},"合":{"docs":{},"：":{"docs":{},"许":{"docs":{},"多":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}},"是":{"docs":{},"与":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}},"涉":{"docs":{},"及":{"docs":{},"一":{"docs":{},"些":{"docs":{},"基":{"docs":{},"础":{"docs":{},"的":{"docs":{},"内":{"docs":{},"存":{"docs":{},"访":{"docs":{},"问":{"docs":{},"和":{"docs":{},"计":{"docs":{},"算":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}}}}},"要":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}},"满":{"docs":{},"足":{"docs":{},"程":{"docs":{},"序":{"docs":{},"运":{"docs":{},"行":{"docs":{},"的":{"docs":{},"需":{"docs":{},"要":{"docs":{},".":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}},"地":{"docs":{},"址":{"docs":{},"总":{"docs":{},"线":{"docs":{},"的":{"docs":{},"高":{"1":{"6":{"docs":{},"位":{"docs":{},"全":{"docs":{},"为":{"0":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}},"docs":{}}}}},"docs":{}},"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}},"上":{"docs":{},"的":{"docs":{},"值":{"docs":{},"在":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}},"高":{"1":{"6":{"docs":{},"位":{"docs":{},"全":{"docs":{},"为":{"0":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}},"docs":{}}}}},"docs":{}},"docs":{}},"速":{"docs":{},"度":{"docs":{},"合":{"docs":{},"适":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}},"保":{"docs":{},"证":{"docs":{},"地":{"docs":{},"址":{"docs":{},"的":{"docs":{},"高":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}},"对":{"docs":{},"修":{"docs":{},"改":{"docs":{},"过":{"docs":{},"了":{"docs":{},"的":{"docs":{},"文":{"docs":{},"件":{"docs":{},"进":{"docs":{},"行":{"docs":{},"编":{"docs":{},"译":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}}},"编":{"docs":{},"译":{"docs":{},"当":{"docs":{},"前":{"docs":{},"文":{"docs":{},"件":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}},"能":{"docs":{},"通":{"docs":{},"过":{"docs":{},"观":{"docs":{},"察":{"docs":{},"机":{"docs":{},"器":{"docs":{},"码":{"docs":{},"的":{"docs":{},"运":{"docs":{},"行":{"docs":{},"情":{"docs":{},"况":{"docs":{},"对":{"docs":{},"程":{"docs":{},"序":{"docs":{},"进":{"docs":{},"行":{"docs":{},"调":{"docs":{},"试":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}}}}}}}}}}},"需":{"docs":{},"要":{"docs":{},"作":{"docs":{},"为":{"docs":{},"进":{"docs":{},"入":{"docs":{},"传":{"docs":{},"输":{"docs":{},"的":{"docs":{},"判":{"docs":{},"断":{"docs":{},"条":{"docs":{},"件":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}},"将":{"docs":{},"外":{"docs":{},"设":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}},"其":{"docs":{},"总":{"docs":{},"线":{"docs":{},"接":{"docs":{},"口":{"docs":{},"的":{"docs":{},"连":{"docs":{},"线":{"docs":{},"部":{"docs":{},"分":{"docs":{},"补":{"docs":{},"充":{"docs":{},"完":{"docs":{},"毕":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}}}}}}},"查":{"docs":{},"阅":{"docs":{},"参":{"docs":{},"数":{"docs":{},"文":{"docs":{},"档":{"docs":{},"中":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}},"满":{"docs":{},"足":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}},"因":{"docs":{},"为":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.005305039787798408}},"大":{"docs":{},"多":{"docs":{},"数":{"docs":{},"设":{"docs":{},"计":{"docs":{},"团":{"docs":{},"队":{"docs":{},"都":{"docs":{},"关":{"docs":{},"注":{"docs":{},"在":{"docs":{},"整":{"docs":{},"个":{"docs":{},"指":{"docs":{},"定":{"docs":{},"环":{"docs":{},"境":{"docs":{},"和":{"docs":{},"功":{"docs":{},"能":{"docs":{},"操":{"docs":{},"作":{"docs":{},"条":{"docs":{},"件":{"docs":{},"下":{"docs":{},"的":{"docs":{},"可":{"docs":{},"靠":{"docs":{},"操":{"docs":{},"作":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"这":{"docs":{},"些":{"docs":{},"设":{"docs":{},"计":{"docs":{},"可":{"docs":{},"能":{"docs":{},"会":{"docs":{},"包":{"docs":{},"含":{"docs":{},"一":{"docs":{},"些":{"docs":{},"模":{"docs":{},"拟":{"docs":{},"电":{"docs":{},"路":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}}}}},"它":{"docs":{},"们":{"docs":{},"都":{"docs":{},"属":{"docs":{},"于":{"docs":{},"对":{"docs":{},"电":{"docs":{},"路":{"docs":{},"元":{"docs":{},"件":{"docs":{},"连":{"docs":{},"接":{"docs":{},"结":{"docs":{},"构":{"docs":{},"的":{"docs":{},"一":{"docs":{},"种":{"docs":{},"描":{"docs":{},"述":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}},"的":{"docs":{},"价":{"docs":{},"值":{"docs":{},"不":{"docs":{},"仅":{"docs":{},"体":{"docs":{},"现":{"docs":{},"在":{"docs":{},"程":{"docs":{},"序":{"docs":{},"的":{"docs":{},"调":{"docs":{},"试":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}}}}},"采":{"docs":{},"用":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}},"你":{"docs":{},"很":{"docs":{},"可":{"docs":{},"能":{"docs":{},"在":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}}}}},"本":{"docs":{},"课":{"docs":{},"程":{"docs":{},"的":{"docs":{},"实":{"docs":{},"验":{"docs":{},"都":{"docs":{},"是":{"docs":{},"基":{"docs":{},"于":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}},"进":{"docs":{},"入":{"docs":{},"传":{"docs":{},"输":{"docs":{},"后":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}},"对":{"docs":{},"于":{"docs":{},"一":{"docs":{},"次":{"docs":{},"总":{"docs":{},"线":{"docs":{},"操":{"docs":{},"作":{"docs":{},",":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}},"此":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.003875968992248062}},"应":{"docs":{},"该":{"docs":{},"充":{"docs":{},"分":{"docs":{},"考":{"docs":{},"虑":{"docs":{},"多":{"docs":{},"方":{"docs":{},"面":{"docs":{},"的":{"docs":{},"因":{"docs":{},"素":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}},"追":{"docs":{},"查":{"docs":{},"出":{"docs":{},"错":{"docs":{},"的":{"docs":{},"源":{"docs":{},"头":{"docs":{},"可":{"docs":{},"能":{"docs":{},"很":{"docs":{},"困":{"docs":{},"难":{"docs":{},"且":{"docs":{},"耗":{"docs":{},"时":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}}}}},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.005305039787798408},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"厂":{"docs":{},"商":{"docs":{},"还":{"docs":{},"需":{"docs":{},"要":{"docs":{},"开":{"docs":{},"发":{"docs":{},"映":{"docs":{},"射":{"docs":{},"(":{"docs":{},"m":{"docs":{},"a":{"docs":{},"p":{"docs":{},"p":{"docs":{},"i":{"docs":{},"n":{"docs":{},"g":{"docs":{},")":{"docs":{},"、":{"docs":{},"打":{"docs":{},"包":{"docs":{},"(":{"docs":{},"p":{"docs":{},"a":{"docs":{},"c":{"docs":{},"k":{"docs":{},"i":{"docs":{},"n":{"docs":{},"g":{"docs":{},")":{"docs":{},"、":{"docs":{},"布":{"docs":{},"局":{"docs":{},"布":{"docs":{},"线":{"docs":{},"(":{"docs":{},"p":{"docs":{},"l":{"docs":{},"a":{"docs":{},"c":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"我":{"docs":{},"们":{"docs":{},"定":{"docs":{},"义":{"docs":{},"的":{"docs":{},"变":{"docs":{},"量":{"docs":{},"必":{"docs":{},"须":{"docs":{},"要":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}},"建":{"docs":{},"议":{"docs":{},"你":{"docs":{},"在":{"docs":{},"学":{"docs":{},"习":{"docs":{},"本":{"docs":{},"实":{"docs":{},"验":{"docs":{},"之":{"docs":{},"前":{"docs":{},"仍":{"docs":{},"应":{"docs":{},"该":{"docs":{},"适":{"docs":{},"当":{"docs":{},"回":{"docs":{},"顾":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}},"认":{"docs":{},"为":{"docs":{},"在":{"docs":{},"软":{"docs":{},"件":{"docs":{},"操":{"docs":{},"作":{"docs":{},"上":{"docs":{},"不":{"docs":{},"会":{"docs":{},"存":{"docs":{},"在":{"docs":{},"太":{"docs":{},"大":{"docs":{},"的":{"docs":{},"障":{"docs":{},"碍":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}},"w":{"docs":{},"a":{"docs":{},"t":{"docs":{},"e":{"docs":{},"r":{"docs":{},"l":{"docs":{},"i":{"docs":{},"g":{"docs":{},"h":{"docs":{},"t":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}},"一":{"docs":{},"次":{"docs":{},"读":{"docs":{},"传":{"docs":{},"输":{"docs":{},"至":{"docs":{},"少":{"docs":{},"需":{"docs":{},"要":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}},"对":{"docs":{},"应":{"docs":{},"的":{"docs":{},"选":{"docs":{},"择":{"docs":{},"信":{"docs":{},"号":{"docs":{},"被":{"docs":{},"置":{"docs":{},"位":{"docs":{},"无":{"docs":{},"效":{"docs":{},".":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}}},"当":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}},"所":{"docs":{},"有":{"docs":{},"外":{"docs":{},"设":{"docs":{},"的":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}},"说":{"docs":{},"明":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}},"暂":{"docs":{},"时":{"docs":{},"不":{"docs":{},"必":{"docs":{},"对":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}},"通":{"docs":{},"用":{"docs":{},"对":{"docs":{},"于":{"docs":{},"实":{"docs":{},"现":{"docs":{},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"功":{"docs":{},"能":{"docs":{},",":{"docs":{"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886}}}}}}}}}}}}}},"需":{"docs":{},"要":{"docs":{},"学":{"docs":{},"习":{"docs":{},"的":{"docs":{},"工":{"docs":{},"具":{"docs":{},"仅":{"docs":{},"是":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}},"导":{"docs":{},"致":{"docs":{},"可":{"docs":{},"观":{"docs":{},"察":{"docs":{},"到":{"docs":{},"的":{"docs":{},"故":{"docs":{},"障":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}},"努":{"docs":{},"力":{"docs":{},"的":{"docs":{},"方":{"docs":{},"向":{"docs":{},"错":{"docs":{},"了":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}},"布":{"docs":{},"局":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}},"才":{"docs":{},"能":{"docs":{},"确":{"docs":{},"保":{"docs":{},"设":{"docs":{},"计":{"docs":{},"更":{"docs":{},"好":{"docs":{},"、":{"docs":{},"更":{"docs":{},"准":{"docs":{},"确":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}},"新":{"docs":{},"产":{"docs":{},"品":{"docs":{},"的":{"docs":{},"出":{"docs":{},"现":{"docs":{},"非":{"docs":{},"常":{"docs":{},"迅":{"docs":{},"速":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}},"建":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}},"曲":{"docs":{},"线":{"docs":{},"上":{"docs":{},"的":{"docs":{},"单":{"docs":{},"个":{"docs":{},"点":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}},"未":{"docs":{},"能":{"docs":{},"在":{"docs":{},"给":{"docs":{},"定":{"docs":{},"的":{"docs":{},"市":{"docs":{},"场":{"docs":{},"窗":{"docs":{},"口":{"docs":{},"中":{"docs":{},"准":{"docs":{},"备":{"docs":{},"好":{"docs":{},"产":{"docs":{},"品":{"docs":{},"会":{"docs":{},"给":{"docs":{},"公":{"docs":{},"司":{"docs":{},"带":{"docs":{},"来":{"docs":{},"极":{"docs":{},"大":{"docs":{},"的":{"docs":{},"开":{"docs":{},"发":{"docs":{},"成":{"docs":{},"本":{"docs":{},"浪":{"docs":{},"费":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"确":{"docs":{},"定":{"docs":{},"以":{"docs":{},"后":{"docs":{},"再":{"docs":{},"开":{"docs":{},"始":{"docs":{},"流":{"docs":{},"片":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}},"我":{"docs":{},"们":{"docs":{},"要":{"docs":{},"对":{"docs":{},"哪":{"docs":{},"一":{"docs":{},"个":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"进":{"docs":{},"行":{"docs":{},"操":{"docs":{},"作":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}}}}}}}}},"综":{"docs":{},"上":{"docs":{},"所":{"docs":{},"述":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}},"合":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}},"工":{"docs":{},"具":{"docs":{},"已":{"docs":{},"经":{"docs":{},"能":{"docs":{},"够":{"docs":{},"输":{"docs":{},"出":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}},"无":{"docs":{},"法":{"docs":{},"综":{"docs":{},"合":{"docs":{},"高":{"docs":{},"级":{"docs":{},"编":{"docs":{},"程":{"docs":{},"语":{"docs":{},"言":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}},"输":{"docs":{},"出":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}},"分":{"docs":{},"析":{"docs":{},"的":{"docs":{},"软":{"docs":{},"件":{"docs":{},",":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}}}}}},"布":{"docs":{},"局":{"docs":{},"布":{"docs":{},"线":{"docs":{},"后":{"docs":{},"生":{"docs":{},"成":{"docs":{},"比":{"docs":{},"特":{"docs":{},"流":{"docs":{},"文":{"docs":{},"件":{"docs":{},"并":{"docs":{},"下":{"docs":{},"载":{"docs":{},"进":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}}}}}}}}},"连":{"docs":{},"接":{"docs":{},"器":{"docs":{},"等":{"docs":{},")":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"静":{"docs":{},"态":{"docs":{},"时":{"docs":{},"序":{"docs":{},"分":{"docs":{},"析":{"docs":{},"和":{"docs":{},"比":{"docs":{},"特":{"docs":{},"流":{"docs":{},"生":{"docs":{},"成":{"docs":{},"的":{"docs":{},"过":{"docs":{},"程":{"docs":{},"可":{"docs":{},"能":{"docs":{},"会":{"docs":{},"消":{"docs":{},"耗":{"docs":{},"大":{"docs":{},"量":{"docs":{},"的":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"和":{"docs":{},"内":{"docs":{},"存":{"docs":{},"资":{"docs":{},"源":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"验":{"docs":{},"证":{"docs":{},"既":{"docs":{},"有":{"docs":{},"一":{"docs":{},"定":{"docs":{},"优":{"docs":{},"势":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.00625}}}}}}}}}}},"+":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.009433962264150943},"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}},"+":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.005305039787798408}}},"、":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"/":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.007547169811320755}},"*":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.00508130081300813},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.006887052341597796}},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"/":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.012195121951219513},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}},"/":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0040650406504065045},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.005509641873278237}}}}}}}}}}}}},"/":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.012195121951219513},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}}}}}}}}}}}}}}}}}}}}}},"i":{"docs":{},"n":{"docs":{},"s":{"docs":{},"e":{"docs":{},"r":{"docs":{},"t":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.012195121951219513},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}}}},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{},"c":{"docs":{},"o":{"docs":{},"d":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976}}}}},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.012195121951219513}}}}}}}}},"g":{"docs":{},"p":{"docs":{},"i":{"docs":{},"o":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}},"w":{"docs":{},"a":{"docs":{},"t":{"docs":{},"e":{"docs":{},"r":{"docs":{},"l":{"docs":{},"i":{"docs":{},"g":{"docs":{},"h":{"docs":{},"t":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}},"/":{"0":{"docs":{},"x":{"0":{"0":{"0":{"0":{"0":{"0":{"0":{"0":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"2":{"0":{"0":{"0":{"0":{"0":{"0":{"0":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.012195121951219513}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"4":{"0":{"0":{"0":{"0":{"0":{"0":{"0":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}},"4":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}},"docs":{}},"2":{"0":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522}}},"4":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522}}},"8":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}}},"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.008264462809917356}}}},"e":{"docs":{},"d":{"docs":{},"a":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.005305039787798408},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}},"i":{"docs":{},"t":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}}},"q":{"docs":{},"u":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}},"x":{"docs":{},"p":{"docs":{},"o":{"docs":{},"r":{"docs":{},"t":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}},"t":{"docs":{},"e":{"docs":{},"r":{"docs":{},"n":{"docs":{},".":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}},"i":{"docs":{},"s":{"docs":{},"t":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}},"l":{"docs":{},"f":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}},"n":{"docs":{},"d":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.01702127659574468}},"p":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}},"c":{"docs":{},"a":{"docs":{},"s":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}},"m":{"docs":{},"o":{"docs":{},"d":{"docs":{},"u":{"docs":{},"l":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.006382978723404255}}}}}}}},"a":{"docs":{},"b":{"docs":{},"l":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.012195121951219513},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.008130081300813009},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}},"s":{"docs":{},"l":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},"t":{"2":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},"3":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},"4":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},"5":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},"8":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"9":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},"docs":{},"r":{"docs":{},"a":{"docs":{},"n":{"docs":{},"s":{"docs":{},"f":{"docs":{},"e":{"docs":{},"r":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}},"l":{"docs":{},"a":{"docs":{},"t":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}},"e":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}},"i":{"docs":{},":":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},"t":{"docs":{},"l":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}},"l":{"docs":{},"c":{"7":{"5":{"2":{"8":{"docs":{},"c":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.005479452054794521}}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}}},"a":{"docs":{},"s":{"docs":{},"k":{"1":{"docs":{"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655}}},"docs":{}}},"r":{"docs":{},"g":{"docs":{},"e":{"docs":{},"t":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.03722084367245657}},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}},"e":{"docs":{},"m":{"docs":{},"p":{"docs":{},"l":{"docs":{},"a":{"docs":{},"t":{"docs":{},"e":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}},"h":{"docs":{},"e":{"docs":{},"r":{"docs":{},"e":{"docs":{},";":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.009900990099009901}}},"*":{"docs":{},"/":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.012195121951219513},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}}}}},"代":{"docs":{},"码":{"docs":{},"外":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}},"用":{"docs":{},"于":{"docs":{},"仿":{"docs":{},"真":{"docs":{},"验":{"docs":{},"证":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}},"中":{"docs":{},"加":{"docs":{},"入":{"docs":{},"一":{"docs":{},"些":{"docs":{},"声":{"docs":{},"明":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}},"时":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"表":{"docs":{},"右":{"docs":{},"移":{"docs":{},"的":{"docs":{},"位":{"docs":{},"数":{"docs":{},";":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}},"要":{"docs":{},"进":{"docs":{},"行":{"docs":{},"右":{"docs":{},"移":{"docs":{},"的":{"docs":{},"操":{"docs":{},"作":{"docs":{},"数":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}}},"总":{"docs":{},"线":{"docs":{},"现":{"docs":{},"在":{"docs":{},"对":{"docs":{},"指":{"docs":{},"令":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"进":{"docs":{},"行":{"docs":{},"操":{"docs":{},"作":{"docs":{},".":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}}}}}}}},"例":{"docs":{},"如":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774}},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.005305039787798408},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774}}},"与":{"docs":{},"其":{"docs":{},"他":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"/":{"docs":{},"软":{"docs":{},"件":{"docs":{},"模":{"docs":{},"块":{"docs":{},"的":{"docs":{},"接":{"docs":{},"口":{"docs":{},"和":{"docs":{},"平":{"docs":{},"台":{"docs":{},"集":{"docs":{},"成":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}},"现":{"docs":{},"代":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}},"设":{"docs":{},"计":{"docs":{},"层":{"docs":{},"次":{"docs":{},"结":{"docs":{},"构":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}},"上":{"docs":{},"图":{"docs":{},"中":{"docs":{},"的":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}},"当":{"docs":{},"前":{"docs":{},"总":{"docs":{},"线":{"docs":{},"操":{"docs":{},"作":{"docs":{},"是":{"docs":{},"读":{"docs":{},"取":{"docs":{},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{},"c":{"docs":{},"o":{"docs":{},"d":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}}}}},"把":{"docs":{},"上":{"docs":{},"图":{"docs":{},"中":{"docs":{},"的":{"docs":{},"a":{"docs":{},"与":{"docs":{},"b":{"docs":{},"看":{"docs":{},"作":{"docs":{},"两":{"docs":{},"次":{"docs":{},"传":{"docs":{},"输":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}}}}},":":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"下":{"docs":{},"面":{"docs":{},"这":{"docs":{},"个":{"docs":{},"式":{"docs":{},"子":{"docs":{},":":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}},"定":{"docs":{},"义":{"docs":{},"一":{"docs":{},"个":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"整":{"docs":{},"个":{"docs":{},"模":{"docs":{},"块":{"docs":{},"中":{"docs":{},"数":{"docs":{},"据":{"docs":{},"位":{"docs":{},"宽":{"docs":{},"为":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}}}}},"想":{"docs":{},"要":{"docs":{},"表":{"docs":{},"示":{"docs":{},"整":{"docs":{},"数":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}},"给":{"docs":{},"位":{"docs":{},"宽":{"docs":{},"为":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}},"我":{"docs":{},"们":{"docs":{},"给":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}},"依":{"docs":{},"赖":{"docs":{},"于":{"docs":{},"目":{"docs":{},"标":{"docs":{},"或":{"docs":{},"实":{"docs":{},"现":{"docs":{},"平":{"docs":{},"台":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}},"次":{"docs":{},"为":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}},"点":{"docs":{},"亮":{"docs":{},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}},"右":{"docs":{},"移":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"左":{"docs":{},"移":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}},"促":{"docs":{},"使":{"docs":{},"工":{"docs":{},"业":{"docs":{},"界":{"docs":{},"将":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"设":{"docs":{},"计":{"docs":{},"的":{"docs":{},"抽":{"docs":{},"象":{"docs":{},"级":{"docs":{},"别":{"docs":{},"进":{"docs":{},"一":{"docs":{},"步":{"docs":{},"提":{"docs":{},"高":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}}},"保":{"docs":{},"证":{"docs":{},"了":{"docs":{},"大":{"docs":{},"多":{"docs":{},"数":{"docs":{},"验":{"docs":{},"证":{"docs":{},"都":{"docs":{},"可":{"docs":{},"以":{"docs":{},"通":{"docs":{},"过":{"docs":{},"执":{"docs":{},"行":{"docs":{},"原":{"docs":{},"始":{"docs":{},"的":{"docs":{},"非":{"docs":{},"定":{"docs":{},"时":{"docs":{},"c":{"docs":{},"语":{"docs":{},"言":{"docs":{},"模":{"docs":{},"型":{"docs":{},"来":{"docs":{},"执":{"docs":{},"行":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"核":{"docs":{},"能":{"docs":{},"够":{"docs":{},"正":{"docs":{},"确":{"docs":{},"读":{"docs":{},"取":{"docs":{},".":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}},"返":{"docs":{},"回":{"docs":{},"给":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}},"存":{"docs":{},"编":{"docs":{},"写":{"docs":{},"的":{"docs":{},"文":{"docs":{},"件":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}},"护":{"docs":{},"和":{"docs":{},"重":{"docs":{},"加":{"docs":{},"载":{"docs":{},"的":{"docs":{},"?":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}},"像":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}},"公":{"docs":{},"司":{"docs":{},"的":{"docs":{},"使":{"docs":{},"用":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}},"开":{"docs":{},"发":{"docs":{},"的":{"docs":{},"用":{"docs":{},"于":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}}}}}}},"功":{"docs":{},"能":{"docs":{},"规":{"docs":{},"范":{"docs":{},"变":{"docs":{},"得":{"docs":{},"高":{"docs":{},"度":{"docs":{},"依":{"docs":{},"赖":{"docs":{},"于":{"docs":{},"工":{"docs":{},"具":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}},".":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"发":{"docs":{},"展":{"docs":{},"而":{"docs":{},"来":{"docs":{},"的":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"描":{"docs":{},"述":{"docs":{},"、":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"验":{"docs":{},"证":{"docs":{},"统":{"docs":{},"一":{"docs":{},"语":{"docs":{},"言":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}},"出":{"docs":{},"的":{"docs":{},"地":{"docs":{},"址":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}},"合":{"docs":{},"成":{"docs":{},"引":{"docs":{},"擎":{"docs":{},"中":{"docs":{},"许":{"docs":{},"多":{"docs":{},"常":{"docs":{},"用":{"docs":{},"的":{"docs":{},"算":{"docs":{},"法":{"docs":{},"都":{"docs":{},"集":{"docs":{},"中":{"docs":{},"在":{"docs":{},"减":{"docs":{},"少":{"docs":{},"功":{"docs":{},"能":{"docs":{},"单":{"docs":{},"元":{"docs":{},"数":{"docs":{},"和":{"docs":{},"等":{"docs":{},"待":{"docs":{},"时":{"docs":{},"间":{"docs":{},"上":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"图":{"2":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}},"docs":{},"中":{"docs":{},"的":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.003875968992248062}}}}},"块":{"docs":{},"和":{"docs":{},"片":{"docs":{},"上":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}},"大":{"docs":{},"多":{"docs":{},"数":{"docs":{},"早":{"docs":{},"期":{"docs":{},"的":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}},"小":{"docs":{},"为":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.004962779156327543}}}},"致":{"docs":{},"可":{"docs":{},"以":{"docs":{},"分":{"docs":{},"为":{"docs":{},":":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}},"家":{"docs":{},"需":{"docs":{},"要":{"docs":{},"携":{"docs":{},"带":{"docs":{},"个":{"docs":{},"人":{"docs":{},"电":{"docs":{},"脑":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}},"学":{"docs":{},"习":{"docs":{},"时":{"docs":{},"应":{"docs":{},"注":{"docs":{},"意":{"docs":{},"区":{"docs":{},"别":{"docs":{},"于":{"docs":{},"软":{"docs":{},"件":{"docs":{},"编":{"docs":{},"程":{"docs":{},"语":{"docs":{},"言":{"docs":{},"(":{"docs":{},"对":{"docs":{},"过":{"docs":{},"程":{"docs":{},"的":{"docs":{},"一":{"docs":{},"种":{"docs":{},"描":{"docs":{},"述":{"docs":{},")":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}}}}}},"栈":{"docs":{},"的":{"docs":{},"工":{"docs":{},"作":{"docs":{},"原":{"docs":{},"理":{"docs":{},"能":{"docs":{},"够":{"docs":{},"帮":{"docs":{},"助":{"docs":{},"我":{"docs":{},"们":{"docs":{},"更":{"docs":{},"好":{"docs":{},"地":{"docs":{},"理":{"docs":{},"解":{"docs":{},"c":{"docs":{},"语":{"docs":{},"言":{"docs":{},"编":{"docs":{},"程":{"docs":{},"中":{"docs":{},"的":{"docs":{},"一":{"docs":{},"些":{"docs":{},"\"":{"docs":{},"忌":{"docs":{},"讳":{"docs":{},"\"":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"传":{"docs":{},"输":{"docs":{},"级":{"docs":{},"描":{"docs":{},"述":{"docs":{},"(":{"docs":{},"r":{"docs":{},"t":{"docs":{},"l":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}},")":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}},"界":{"docs":{},"面":{"docs":{},"可":{"docs":{},"以":{"docs":{},"查":{"docs":{},"看":{"docs":{},"执":{"docs":{},"行":{"docs":{},"当":{"docs":{},"前":{"docs":{},"指":{"docs":{},"令":{"docs":{},"时":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406}}}}}}}}}}}}}}},"窗":{"docs":{},"口":{"docs":{},".":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}},"不":{"docs":{},"够":{"docs":{},"用":{"docs":{},"时":{"docs":{},"就":{"docs":{},"用":{"docs":{},"栈":{"docs":{},".":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}},"中":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522}}}},"入":{"docs":{},"栈":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}},",":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}}}},"出":{"docs":{},"栈":{"docs":{},",":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}}}}}}},"对":{"docs":{},"于":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.003875968992248062}},"描":{"docs":{},"述":{"docs":{},"数":{"docs":{},"字":{"docs":{},"电":{"docs":{},"路":{"docs":{},"的":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"描":{"docs":{},"述":{"docs":{},"语":{"docs":{},"言":{"docs":{},"来":{"docs":{},"说":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}},"这":{"docs":{},"些":{"docs":{},"代":{"docs":{},"码":{"docs":{},"大":{"docs":{},"家":{"docs":{},"可":{"docs":{},"以":{"docs":{},"先":{"docs":{},"不":{"docs":{},"用":{"docs":{},"去":{"docs":{},"关":{"docs":{},"心":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}}}}},"每":{"docs":{},"个":{"docs":{},"外":{"docs":{},"设":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}},"的":{"docs":{},"选":{"docs":{},"择":{"docs":{},"信":{"docs":{},"号":{"docs":{},"(":{"docs":{},"h":{"docs":{},"s":{"docs":{},"e":{"docs":{},"l":{"docs":{},"_":{"docs":{},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{},"c":{"docs":{},"o":{"docs":{},"d":{"docs":{},"e":{"docs":{},")":{"docs":{},"需":{"docs":{},"要":{"docs":{},"对":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}}}}}}}}}}}},"用":{"docs":{},"户":{"docs":{},"来":{"docs":{},"说":{"docs":{},",":{"docs":{"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886}}}}}}},"一":{"docs":{},"个":{"docs":{},"模":{"docs":{},"块":{"docs":{},"来":{"docs":{},"说":{"docs":{},",":{"docs":{},"输":{"docs":{},"入":{"docs":{},"端":{"docs":{},"口":{"docs":{},"可":{"docs":{},"以":{"docs":{},"由":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}}}}}}},"上":{"docs":{},"图":{"docs":{},"这":{"docs":{},"个":{"docs":{},"模":{"docs":{},"块":{"docs":{},"来":{"docs":{},"说":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}},"不":{"docs":{},"熟":{"docs":{},"悉":{"docs":{},"软":{"docs":{},"件":{"docs":{},"操":{"docs":{},"作":{"docs":{},"的":{"docs":{},"同":{"docs":{},"学":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}},"应":{"docs":{},"的":{"docs":{},"字":{"docs":{},"码":{"docs":{},"段":{"docs":{},"点":{"docs":{},"亮":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}},"数":{"docs":{},"码":{"docs":{},"管":{"docs":{},"选":{"docs":{},"中":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}},"就":{"docs":{},"不":{"docs":{},"会":{"docs":{},"点":{"docs":{},"亮":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}},"地":{"docs":{},"址":{"docs":{},"进":{"docs":{},"行":{"docs":{},"正":{"docs":{},"确":{"docs":{},"的":{"docs":{},"译":{"docs":{},"码":{"docs":{},".":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}}}},"选":{"docs":{},"择":{"docs":{},"信":{"docs":{},"号":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}},"(":{"docs":{},"h":{"docs":{},"s":{"docs":{},"e":{"docs":{},"l":{"docs":{},"_":{"docs":{},"w":{"docs":{},"a":{"docs":{},"t":{"docs":{},"e":{"docs":{},"r":{"docs":{},"l":{"docs":{},"i":{"docs":{},"g":{"docs":{},"h":{"docs":{},"t":{"docs":{},")":{"docs":{},"需":{"docs":{},"要":{"docs":{},"对":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}}}}}}}}}},"为":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}},"硬":{"docs":{},"件":{"docs":{},"按":{"docs":{},"照":{"docs":{},"这":{"docs":{},"两":{"docs":{},"个":{"docs":{},"控":{"docs":{},"制":{"docs":{},"信":{"docs":{},"息":{"docs":{},"来":{"docs":{},"执":{"docs":{},"行":{"docs":{},"相":{"docs":{},"应":{"docs":{},"的":{"docs":{},"输":{"docs":{},"出":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}}}}}}}}}}}},"于":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.004962779156327543}}},"输":{"docs":{},"入":{"docs":{},"为":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.004132231404958678}}}}}},"软":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"协":{"docs":{},"同":{"docs":{},"开":{"docs":{},"发":{"docs":{},"的":{"docs":{},"流":{"docs":{},"程":{"docs":{},"更":{"docs":{},"加":{"docs":{},"熟":{"docs":{},"悉":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}}}}}}}}}}}},"硬":{"docs":{},"件":{"docs":{},"工":{"docs":{},"程":{"docs":{},"进":{"docs":{},"行":{"docs":{},"仿":{"docs":{},"真":{"docs":{},"时":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}},"这":{"docs":{},"两":{"docs":{},"部":{"docs":{},"分":{"docs":{},"的":{"docs":{},"实":{"docs":{},"现":{"docs":{},"方":{"docs":{},"式":{"docs":{},"其":{"docs":{},"实":{"docs":{},"不":{"docs":{},"用":{"docs":{},"过":{"docs":{},"于":{"docs":{},"区":{"docs":{},"分":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}}}}}}}},"工":{"docs":{},"程":{"docs":{},"进":{"docs":{},"行":{"docs":{},"编":{"docs":{},"译":{"docs":{},".":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}},"整":{"docs":{},"个":{"docs":{},"工":{"docs":{},"程":{"docs":{},"的":{"docs":{},"全":{"docs":{},"部":{"docs":{},"文":{"docs":{},"件":{"docs":{},"进":{"docs":{},"行":{"docs":{},"编":{"docs":{},"译":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}}}},"一":{"docs":{},"个":{"docs":{},"包":{"docs":{},"含":{"docs":{},"多":{"docs":{},"个":{"docs":{},"c":{"docs":{},"函":{"docs":{},"数":{"docs":{},"的":{"docs":{},"c":{"docs":{},"文":{"docs":{},"件":{"docs":{},"进":{"docs":{},"行":{"docs":{},"编":{"docs":{},"译":{"docs":{},"时":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}}}},"所":{"docs":{},"有":{"docs":{},"外":{"docs":{},"设":{"docs":{},"返":{"docs":{},"回":{"docs":{},"的":{"docs":{},"读":{"docs":{},"取":{"docs":{},"数":{"docs":{},"据":{"docs":{},"(":{"docs":{},"h":{"docs":{},"r":{"docs":{},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"docs":{},")":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}}}}}}}}},"不":{"docs":{},"同":{"docs":{},"外":{"docs":{},"设":{"docs":{},"进":{"docs":{},"行":{"docs":{},"操":{"docs":{},"作":{"docs":{},"时":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}},"尤":{"docs":{},"其":{"docs":{},"是":{"docs":{},"在":{"docs":{},"电":{"docs":{},"路":{"docs":{},"规":{"docs":{},"模":{"docs":{},"不":{"docs":{},"断":{"docs":{},"增":{"docs":{},"加":{"docs":{},"且":{"docs":{},"设":{"docs":{},"计":{"docs":{},"复":{"docs":{},"杂":{"docs":{},"性":{"docs":{},"不":{"docs":{},"断":{"docs":{},"提":{"docs":{},"高":{"docs":{},"的":{"docs":{},"情":{"docs":{},"况":{"docs":{},"下":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"尽":{"docs":{},"管":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}},"在":{"docs":{},"上":{"docs":{},"世":{"docs":{},"纪":{"8":{"0":{"docs":{},"年":{"docs":{},"代":{"docs":{},"初":{"docs":{},"便":{"docs":{},"有":{"docs":{},"关":{"docs":{},"于":{"docs":{},"高":{"docs":{},"层":{"docs":{},"次":{"docs":{},"综":{"docs":{},"合":{"docs":{},"(":{"docs":{},"h":{"docs":{},"l":{"docs":{},"s":{"docs":{},")":{"docs":{},"技":{"docs":{},"术":{"docs":{},"的":{"docs":{},"研":{"docs":{},"究":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}}}}}},"docs":{}},"docs":{}}}}},"它":{"docs":{},"具":{"docs":{},"有":{"docs":{},"潜":{"docs":{},"在":{"docs":{},"的":{"docs":{},"巨":{"docs":{},"大":{"docs":{},"优":{"docs":{},"势":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}},"早":{"docs":{},"期":{"docs":{},"的":{"docs":{},"基":{"docs":{},"于":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}},"第":{"docs":{},"二":{"docs":{},"代":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}},"我":{"docs":{},"们":{"docs":{},"已":{"docs":{},"经":{"docs":{},"尽":{"docs":{},"最":{"docs":{},"大":{"docs":{},"的":{"docs":{},"努":{"docs":{},"力":{"docs":{},"使":{"docs":{},"得":{"docs":{},"你":{"docs":{},"能":{"docs":{},"够":{"docs":{},"获":{"docs":{},"得":{"docs":{},"更":{"docs":{},"高":{"docs":{},"效":{"docs":{},"的":{"docs":{},"训":{"docs":{},"练":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}}}}}}}},"平":{"docs":{},"台":{"docs":{},"上":{"docs":{},"的":{"docs":{},"通":{"docs":{},"用":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}},"介":{"docs":{},"绍":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":10.002739726027396}}}},".":{"docs":{"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886}}}}},"引":{"docs":{},"入":{"docs":{},"抽":{"docs":{},"象":{"docs":{},"的":{"docs":{},"目":{"docs":{},"的":{"docs":{},"在":{"docs":{},"于":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}},"脚":{"docs":{},"相":{"docs":{},"连":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}},"驱":{"docs":{},"动":{"docs":{},"的":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}},"输":{"docs":{},"入":{"docs":{},"的":{"docs":{},"电":{"docs":{},"平":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}},"的":{"docs":{},"电":{"docs":{},"平":{"docs":{},"为":{"docs":{},"高":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}},"导":{"docs":{},"大":{"docs":{},"家":{"docs":{},"在":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}},"强":{"docs":{},"大":{"docs":{},"的":{"docs":{},"编":{"docs":{},"译":{"docs":{},"技":{"docs":{},"术":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}},"我":{"docs":{},"们":{"docs":{},"在":{"docs":{},"用":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"描":{"docs":{},"述":{"docs":{},"语":{"docs":{},"言":{"docs":{},"描":{"docs":{},"述":{"docs":{},"我":{"docs":{},"们":{"docs":{},"设":{"docs":{},"计":{"docs":{},"的":{"docs":{},"电":{"docs":{},"路":{"docs":{},"时":{"docs":{},"并":{"docs":{},"不":{"docs":{},"需":{"docs":{},"要":{"docs":{},"过":{"docs":{},"分":{"docs":{},"关":{"docs":{},"心":{"docs":{},"电":{"docs":{},"路":{"docs":{},"使":{"docs":{},"用":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"地":{"docs":{},"址":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}},"代":{"docs":{},"码":{"docs":{},"的":{"docs":{},"一":{"docs":{},"开":{"docs":{},"始":{"docs":{},"还":{"docs":{},"将":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}},"仍":{"docs":{},"需":{"docs":{},"要":{"docs":{},"良":{"docs":{},"好":{"docs":{},"的":{"docs":{},"代":{"docs":{},"码":{"docs":{},"风":{"docs":{},"格":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}},"可":{"docs":{},"以":{"docs":{},"使":{"docs":{},"用":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}},"条":{"docs":{},"件":{"docs":{},"运":{"docs":{},"算":{"docs":{},"符":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}},"看":{"docs":{},"到":{"docs":{},"读":{"docs":{},"取":{"docs":{},"到":{"docs":{},"的":{"docs":{},"值":{"docs":{},"存":{"docs":{},"储":{"docs":{},"到":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}},"就":{"docs":{},"变":{"docs":{},"成":{"docs":{},"了":{"docs":{},"一":{"docs":{},"个":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}},"完":{"docs":{},"成":{"docs":{},"了":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}},"善":{"docs":{},"好":{"docs":{},"了":{"docs":{},"所":{"docs":{},"有":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}},"进":{"docs":{},"行":{"docs":{},"外":{"docs":{},"设":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}}}},"希":{"docs":{},"望":{"docs":{},"先":{"docs":{},"把":{"docs":{},"变":{"docs":{},"量":{"docs":{},"的":{"docs":{},"地":{"docs":{},"址":{"docs":{},"读":{"docs":{},"到":{"docs":{},"某":{"docs":{},"个":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"中":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}}}}},"用":{"docs":{},"一":{"docs":{},"种":{"docs":{},"类":{"docs":{},"似":{"docs":{},"于":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}},"通":{"docs":{},"过":{"docs":{},"一":{"docs":{},"条":{"docs":{},"语":{"docs":{},"句":{"docs":{},"把":{"docs":{},"它":{"docs":{},"引":{"docs":{},"用":{"docs":{},"过":{"docs":{},"来":{"docs":{},"而":{"docs":{},"不":{"docs":{},"是":{"docs":{},"笨":{"docs":{},"拙":{"docs":{},"地":{"docs":{},"复":{"docs":{},"制":{"docs":{},"粘":{"docs":{},"贴":{"docs":{},";":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}}}}}}}}}}}},"首":{"docs":{},"先":{"docs":{},"通":{"docs":{},"过":{"docs":{},"一":{"docs":{},"个":{"docs":{},"情":{"docs":{},"景":{"docs":{},"指":{"docs":{},"示":{"docs":{},"符":{"docs":{},"去":{"docs":{},"选":{"docs":{},"择":{"docs":{},"使":{"docs":{},"用":{"docs":{},"哪":{"docs":{},"几":{"docs":{},"条":{"docs":{},"语":{"docs":{},"句":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}}}}}}}}}}}}},"应":{"docs":{},"该":{"docs":{},"对":{"docs":{},"其":{"docs":{},"心":{"docs":{},"怀":{"docs":{},"感":{"docs":{},"激":{"docs":{},"地":{"docs":{},"去":{"docs":{},"使":{"docs":{},"用":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}},"还":{"docs":{},"是":{"docs":{},"需":{"docs":{},"要":{"docs":{},"将":{"docs":{},"这":{"docs":{},"一":{"docs":{},"切":{"docs":{},"交":{"docs":{},"给":{"docs":{},"真":{"docs":{},"正":{"docs":{},"的":{"docs":{},"链":{"docs":{},"接":{"docs":{},"器":{"docs":{},"去":{"docs":{},"执":{"docs":{},"行":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}}}}}}},"以":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"没":{"docs":{},"有":{"docs":{},"这":{"docs":{},"么":{"docs":{},"如":{"docs":{},"今":{"docs":{},"这":{"docs":{},"么":{"docs":{},"先":{"docs":{},"进":{"docs":{},"的":{"docs":{},"调":{"docs":{},"试":{"docs":{},"工":{"docs":{},"具":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}}}}}},"必":{"docs":{},"须":{"docs":{},"规":{"docs":{},"定":{"docs":{},"死":{"docs":{},"使":{"docs":{},"用":{"docs":{},"哪":{"docs":{},"几":{"docs":{},"个":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"传":{"docs":{},"参":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}},"主":{"docs":{},"要":{"docs":{},"使":{"docs":{},"用":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}},"再":{"docs":{},"将":{"docs":{},"其":{"docs":{},"内":{"docs":{},"容":{"docs":{},"转":{"docs":{},"换":{"docs":{},"输":{"docs":{},"出":{"docs":{},"到":{"docs":{},"一":{"docs":{},"个":{"docs":{},"新":{"docs":{},"的":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}}}},"将":{"docs":{},"输":{"docs":{},"出":{"docs":{},"文":{"docs":{},"件":{"docs":{},"目":{"docs":{},"录":{"docs":{},"修":{"docs":{},"改":{"docs":{},"为":{"docs":{},"工":{"docs":{},"程":{"docs":{},"根":{"docs":{},"目":{"docs":{},"录":{"docs":{},".":{"docs":{},"同":{"docs":{},"样":{"docs":{},"在":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}}}}}}}},"在":{"docs":{},"源":{"docs":{},"文":{"docs":{},"件":{"docs":{},"中":{"docs":{},"编":{"docs":{},"写":{"docs":{},"程":{"docs":{},"序":{"docs":{},"并":{"docs":{},"进":{"docs":{},"行":{"docs":{},"仿":{"docs":{},"真":{"docs":{},"测":{"docs":{},"试":{"docs":{},".":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}}}}}}},"延":{"docs":{},"迟":{"docs":{},"的":{"docs":{},"间":{"docs":{},"隔":{"docs":{},"时":{"docs":{},"间":{"docs":{},"设":{"docs":{},"置":{"docs":{},"得":{"docs":{},"非":{"docs":{},"常":{"docs":{},"小":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}}},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"模":{"docs":{},"式":{"docs":{},"转":{"docs":{},"换":{"docs":{},"间":{"docs":{},"隔":{"docs":{},"时":{"docs":{},"间":{"docs":{},"设":{"docs":{},"置":{"docs":{},"得":{"docs":{},"非":{"docs":{},"常":{"docs":{},"小":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}}}}}}}}},"会":{"docs":{},"更":{"docs":{},"多":{"docs":{},"的":{"docs":{},"见":{"docs":{},"到":{"docs":{},"使":{"docs":{},"能":{"docs":{},"信":{"docs":{},"号":{"docs":{},"的":{"docs":{},"作":{"docs":{},"用":{"docs":{},".":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}}}}}}},"已":{"docs":{},"经":{"docs":{},"学":{"docs":{},"过":{"docs":{},"了":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}},"搭":{"docs":{},"建":{"docs":{},"好":{"docs":{},"了":{"docs":{},"一":{"docs":{},"个":{"docs":{},"基":{"docs":{},"础":{"docs":{},"的":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}},"提":{"docs":{},"供":{"docs":{},"了":{"docs":{},"足":{"docs":{},"够":{"docs":{},"的":{"docs":{},"帮":{"docs":{},"助":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}},"认":{"docs":{},"为":{"docs":{},"你":{"docs":{},"已":{"docs":{},"经":{"docs":{},"掌":{"docs":{},"握":{"docs":{},"了":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}},"为":{"docs":{},"什":{"docs":{},"么":{"docs":{},"要":{"docs":{},"学":{"docs":{},"栈":{"docs":{},"?":{"docs":{},"你":{"docs":{},"是":{"docs":{},"否":{"docs":{},"有":{"docs":{},"这":{"docs":{},"样":{"docs":{},"的":{"docs":{},"问":{"docs":{},"题":{"docs":{},":":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}},"需":{"docs":{},"要":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}},"索":{"docs":{},"性":{"docs":{},"将":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}},"需":{"docs":{},"要":{"docs":{},"对":{"docs":{},"代":{"docs":{},"码":{"docs":{},"进":{"docs":{},"行":{"docs":{},"一":{"docs":{},"些":{"docs":{},"简":{"docs":{},"单":{"docs":{},"的":{"docs":{},"修":{"docs":{},"改":{"docs":{},".":{"docs":{},"/":{"docs":{},"l":{"docs":{},"a":{"docs":{},"b":{"1":{"docs":{},"/":{"docs":{},"c":{"docs":{},"o":{"docs":{},"d":{"docs":{},"e":{"1":{"docs":{},".":{"docs":{},"v":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}},"docs":{}}}}}}},"docs":{}}}}}}}}}}}}}}}}}},"参":{"docs":{},"考":{"docs":{},"完":{"docs":{},"成":{"docs":{},"之":{"docs":{},"前":{"docs":{},"添":{"docs":{},"加":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}},"借":{"docs":{},"助":{"docs":{},"于":{"docs":{},"总":{"docs":{},"线":{"docs":{},"译":{"docs":{},"码":{"docs":{},"器":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}},"用":{"docs":{},"到":{"docs":{},"两":{"docs":{},"个":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},".":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}},"先":{"docs":{},"介":{"docs":{},"绍":{"docs":{},"如":{"docs":{},"何":{"docs":{},"添":{"docs":{},"加":{"docs":{},"数":{"docs":{},"据":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},",":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372}}}}}}}}}}}},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"核":{"docs":{},"心":{"docs":{},"是":{"docs":{},"如":{"docs":{},"何":{"docs":{},"让":{"docs":{},"这":{"docs":{},"些":{"docs":{},"外":{"docs":{},"设":{"docs":{},"按":{"docs":{},"照":{"docs":{},"想":{"docs":{},"要":{"docs":{},"的":{"docs":{},"方":{"docs":{},"式":{"docs":{},"工":{"docs":{},"作":{"docs":{},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}}}}}}}}}}}}}},"以":{"docs":{},"一":{"docs":{},"个":{"docs":{},"例":{"docs":{},"子":{"docs":{},"来":{"docs":{},"看":{"docs":{},"本":{"docs":{},"次":{"docs":{},"实":{"docs":{},"验":{"docs":{},"需":{"docs":{},"要":{"docs":{},"怎":{"docs":{},"样":{"docs":{},"的":{"docs":{},"译":{"docs":{},"码":{"docs":{},"器":{"docs":{},".":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}}}}}}}}}}},"列":{"docs":{},"出":{"docs":{},"它":{"docs":{},"的":{"docs":{},"真":{"docs":{},"值":{"docs":{},"表":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}},"搭":{"docs":{},"建":{"docs":{},"了":{"docs":{},"一":{"docs":{},"个":{"docs":{},"最":{"docs":{},"简":{"docs":{},"单":{"docs":{},"的":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372}}}}}}}}}}},"借":{"docs":{},"助":{"docs":{},"于":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}},"构":{"docs":{},"建":{"docs":{},"了":{"docs":{},"有":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"内":{"docs":{},"核":{"docs":{},"和":{"docs":{},"指":{"docs":{},"令":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"的":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}}}}}}}}}}}}}}},"不":{"docs":{},"能":{"docs":{},"实":{"docs":{},"现":{"docs":{},"上":{"docs":{},"述":{"docs":{},"的":{"docs":{},"那":{"docs":{},"些":{"docs":{},"模":{"docs":{},"拟":{"docs":{},"电":{"docs":{},"路":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}},"可":{"docs":{},"能":{"docs":{},"同":{"docs":{},"时":{"docs":{},"对":{"docs":{},"不":{"docs":{},"同":{"docs":{},"的":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"写":{"docs":{},"入":{"docs":{},"不":{"docs":{},"同":{"docs":{},"的":{"docs":{},"数":{"docs":{},"据":{"docs":{},".":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}}}}}}}}}}}},"介":{"docs":{},"绍":{"docs":{},"了":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"通":{"docs":{},"过":{"docs":{},"总":{"docs":{},"线":{"docs":{},"给":{"docs":{},"固":{"docs":{},"定":{"docs":{},"的":{"docs":{},"地":{"docs":{},"址":{"docs":{},"写":{"docs":{},"入":{"docs":{},"一":{"docs":{},"个":{"docs":{},"字":{"docs":{},"长":{"docs":{},"数":{"docs":{},"据":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}}}}}}}}}}}}}},"使":{"docs":{},"用":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"来":{"docs":{},"延":{"docs":{},"迟":{"docs":{},"和":{"docs":{},"控":{"docs":{},"制":{"docs":{},"输":{"docs":{},"出":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}}}},"提":{"docs":{},"到":{"docs":{},"了":{"docs":{},"使":{"docs":{},"用":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}},"规":{"docs":{},"定":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"以":{"docs":{},"本":{"docs":{},"次":{"docs":{},"实":{"docs":{},"验":{"docs":{},"中":{"docs":{},"开":{"docs":{},"发":{"docs":{},"板":{"docs":{},"上":{"docs":{},"的":{"docs":{},"七":{"docs":{},"段":{"docs":{},"数":{"docs":{},"码":{"docs":{},"管":{"docs":{},"显":{"docs":{},"示":{"docs":{},"模":{"docs":{},"块":{"docs":{},"为":{"docs":{},"例":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}}}}}}}}}}}}}},"第":{"docs":{},"一":{"docs":{},"行":{"docs":{},"代":{"docs":{},"码":{"docs":{},"为":{"docs":{},"例":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}},"却":{"docs":{},"只":{"docs":{},"有":{"docs":{},"一":{"docs":{},"条":{"docs":{},"数":{"docs":{},"据":{"docs":{},"总":{"docs":{},"线":{"docs":{},".":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}},"只":{"docs":{},"有":{"docs":{},"一":{"docs":{},"条":{"docs":{},"数":{"docs":{},"据":{"docs":{},"总":{"docs":{},"线":{"docs":{},".":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}},"公":{"docs":{},"用":{"docs":{},"的":{"docs":{},"一":{"docs":{},"组":{"docs":{},"段":{"docs":{},"选":{"docs":{},"信":{"docs":{},"号":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}}}},"来":{"docs":{},"看":{"docs":{},"另":{"docs":{},"外":{"docs":{},"一":{"docs":{},"个":{"docs":{},"例":{"docs":{},"子":{"docs":{},".":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}},"看":{"docs":{},"到":{"docs":{},"的":{"docs":{},"六":{"docs":{},"位":{"docs":{},"数":{"docs":{},"码":{"docs":{},"管":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}},"此":{"docs":{},"时":{"docs":{},"就":{"docs":{},"需":{"docs":{},"要":{"docs":{},"译":{"docs":{},"码":{"docs":{},"器":{"docs":{},"(":{"docs":{},"运":{"docs":{},"营":{"docs":{},"商":{"docs":{},")":{"docs":{},"发":{"docs":{},"挥":{"docs":{},"作":{"docs":{},"用":{"docs":{},".":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}}}}}}}}},"讲":{"docs":{},"到":{"docs":{},"了":{"docs":{},"条":{"docs":{},"件":{"docs":{},"运":{"docs":{},"算":{"docs":{},"符":{"docs":{},".":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}},"会":{"docs":{},"将":{"docs":{},"你":{"docs":{},"加":{"docs":{},"入":{"docs":{},"贡":{"docs":{},"献":{"docs":{},"名":{"docs":{},"单":{"docs":{},"中":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}},"发":{"docs":{},"现":{"docs":{},"参":{"docs":{},"与":{"docs":{},"本":{"docs":{},"课":{"docs":{},"程":{"docs":{},"学":{"docs":{},"习":{"docs":{},"的":{"docs":{},"同":{"docs":{},"学":{"docs":{},"软":{"docs":{},"件":{"docs":{},"编":{"docs":{},"程":{"docs":{},"能":{"docs":{},"力":{"docs":{},"普":{"docs":{},"遍":{"docs":{},"较":{"docs":{},"弱":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}}}}},"鼓":{"docs":{},"励":{"docs":{},"你":{"docs":{},"在":{"docs":{},"私":{"docs":{},"下":{"docs":{},"帮":{"docs":{},"助":{"docs":{},"完":{"docs":{},"成":{"docs":{},"实":{"docs":{},"验":{"docs":{},"有":{"docs":{},"困":{"docs":{},"难":{"docs":{},"的":{"docs":{},"同":{"docs":{},"学":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}},"好":{"docs":{},"像":{"docs":{},"已":{"docs":{},"经":{"docs":{},"理":{"docs":{},"解":{"docs":{},"了":{"docs":{},"伪":{"docs":{},"指":{"docs":{},"令":{"docs":{},"的":{"docs":{},"含":{"docs":{},"义":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}}},"需":{"docs":{},"要":{"docs":{},"首":{"docs":{},"先":{"docs":{},"掌":{"docs":{},"握":{"docs":{},"哪":{"docs":{},"些":{"docs":{},"知":{"docs":{},"识":{"docs":{},"呢":{"docs":{},"?":{"docs":{},"如":{"docs":{},"果":{"docs":{},"你":{"docs":{},"想":{"docs":{},"顺":{"docs":{},"利":{"docs":{},"地":{"docs":{},"完":{"docs":{},"成":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}},"不":{"docs":{},"确":{"docs":{},"定":{"docs":{},"自":{"docs":{},"己":{"docs":{},"的":{"docs":{},"理":{"docs":{},"论":{"docs":{},"储":{"docs":{},"备":{"docs":{},"是":{"docs":{},"否":{"docs":{},"合":{"docs":{},"格":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"应":{"docs":{},"该":{"docs":{},"选":{"docs":{},"哪":{"docs":{},"一":{"docs":{},"个":{"docs":{},"?":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}},"完":{"docs":{},"全":{"docs":{},"不":{"docs":{},"需":{"docs":{},"要":{"docs":{},"关":{"docs":{},"心":{"docs":{},"我":{"docs":{},"的":{"docs":{},"程":{"docs":{},"序":{"docs":{},"是":{"docs":{},"怎":{"docs":{},"么":{"docs":{},"在":{"docs":{},"栈":{"docs":{},"中":{"docs":{},"运":{"docs":{},"行":{"docs":{},"的":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}}}}}},"想":{"docs":{},"深":{"docs":{},"入":{"docs":{},"学":{"docs":{},"习":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}},"要":{"docs":{},"在":{"docs":{},"公":{"docs":{},"开":{"docs":{},"的":{"docs":{},"地":{"docs":{},"方":{"docs":{},"分":{"docs":{},"享":{"docs":{},"代":{"docs":{},"码":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}},"觉":{"docs":{},"得":{"docs":{},"实":{"docs":{},"验":{"docs":{},"指":{"docs":{},"导":{"docs":{},"书":{"docs":{},"写":{"docs":{},"得":{"docs":{},"不":{"docs":{},"好":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}},"很":{"docs":{},"难":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}},"技":{"docs":{},"术":{"docs":{},"取":{"docs":{},"得":{"docs":{},"了":{"docs":{},"一":{"docs":{},"定":{"docs":{},"的":{"docs":{},"成":{"docs":{},"功":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}},"已":{"docs":{},"经":{"docs":{},"大":{"docs":{},"大":{"docs":{},"提":{"docs":{},"高":{"docs":{},"了":{"docs":{},"易":{"docs":{},"用":{"docs":{},"性":{"docs":{},"和":{"docs":{},"设":{"docs":{},"计":{"docs":{},"抽":{"docs":{},"象":{"docs":{},"水":{"docs":{},"平":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}},"还":{"docs":{},"有":{"docs":{},"很":{"docs":{},"大":{"docs":{},"的":{"docs":{},"发":{"docs":{},"展":{"docs":{},"空":{"docs":{},"间":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}},"抽":{"docs":{},"象":{"docs":{},"是":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"设":{"docs":{},"计":{"docs":{},"的":{"docs":{},"一":{"docs":{},"个":{"docs":{},"重":{"docs":{},"要":{"docs":{},"思":{"docs":{},"想":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}},"描":{"docs":{},"述":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}},"数":{"docs":{},"字":{"docs":{},"电":{"docs":{},"路":{"docs":{},"的":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"描":{"docs":{},"述":{"docs":{},"语":{"docs":{},"言":{"docs":{},"中":{"docs":{},"被":{"docs":{},"广":{"docs":{},"泛":{"docs":{},"使":{"docs":{},"用":{"docs":{},"的":{"docs":{},"主":{"docs":{},"要":{"docs":{},"有":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}}},"相":{"docs":{},"比":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"了":{"docs":{},"当":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"时":{"docs":{},"序":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"电":{"docs":{},"路":{"docs":{},"时":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}}},"改":{"docs":{},"善":{"docs":{},"了":{"docs":{},"代":{"docs":{},"码":{"docs":{},"可":{"docs":{},"重":{"docs":{},"用":{"docs":{},"性":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}},"为":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.012195121951219513},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.00508130081300813},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.008264462809917356}},":":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976}}},"：":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}},"文":{"docs":{},"件":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}},"被":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}},"中":{"docs":{},".":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.004962779156327543}},"另":{"docs":{},"外":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}},"修":{"docs":{},"改":{"docs":{},"总":{"docs":{},"线":{"docs":{},"译":{"docs":{},"码":{"docs":{},"模":{"docs":{},"块":{"docs":{},"代":{"docs":{},"码":{"docs":{},".":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}}},"初":{"docs":{},"始":{"docs":{},"化":{"docs":{},"函":{"docs":{},"数":{"docs":{},"中":{"docs":{},"的":{"docs":{},"文":{"docs":{},"件":{"docs":{},"路":{"docs":{},"径":{"docs":{},",":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}}}}}}}}}}}}},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}},"夹":{"docs":{},"下":{"docs":{},"新":{"docs":{},"建":{"docs":{},"一":{"docs":{},"个":{"docs":{},"名":{"docs":{},"为":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}},"的":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"文":{"docs":{},"件":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}},"是":{"docs":{},"在":{"docs":{},"工":{"docs":{},"程":{"docs":{},"根":{"docs":{},"目":{"docs":{},"录":{"docs":{},"下":{"docs":{},"的":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}},"格":{"docs":{},"式":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}},"非":{"docs":{},"常":{"docs":{},"复":{"docs":{},"杂":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}},"的":{"docs":{},"内":{"docs":{},"容":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}},"机":{"docs":{},"器":{"docs":{},"码":{"docs":{},"信":{"docs":{},"息":{"docs":{},"输":{"docs":{},"出":{"docs":{},"到":{"docs":{},"一":{"docs":{},"个":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}},"转":{"docs":{},"换":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}},"进":{"docs":{},"行":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}},".":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}},"添":{"docs":{},"加":{"docs":{},"进":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}},"工":{"docs":{},"程":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}},"档":{"docs":{},"中":{"docs":{},"提":{"docs":{},"供":{"docs":{},"了":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}},"详":{"docs":{},"细":{"docs":{},"介":{"docs":{},"绍":{"docs":{},"了":{"docs":{},"总":{"docs":{},"线":{"docs":{},"的":{"docs":{},"信":{"docs":{},"号":{"docs":{},"描":{"docs":{},"述":{"docs":{},"、":{"docs":{},"传":{"docs":{},"输":{"docs":{},"类":{"docs":{},"型":{"docs":{},"与":{"docs":{},"时":{"docs":{},"序":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}}}}}}}}}}}}}},"时":{"docs":{},"序":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}},"相":{"docs":{},"似":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}},"违":{"docs":{},"例":{"docs":{},"是":{"docs":{},"一":{"docs":{},"个":{"docs":{},"很":{"docs":{},"严":{"docs":{},"重":{"docs":{},"的":{"docs":{},"问":{"docs":{},"题":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}}}},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.00821917808219178},"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694},"lab3/background.html":{"ref":"lab3/background.html","tf":0.009689922480620155}}},"钟":{"docs":{},"使":{"docs":{},"能":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}},"(":{"docs":{},"例":{"docs":{},"如":{"0":{"docs":{},"x":{"4":{"0":{"0":{"0":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}}},"docs":{}}}},"不":{"docs":{},"会":{"docs":{},"退":{"docs":{},"出":{"docs":{},"当":{"docs":{},"前":{"docs":{},"传":{"docs":{},"输":{"docs":{},")":{"docs":{},".":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}},"读":{"docs":{},"取":{"docs":{},"数":{"docs":{},"据":{"docs":{},"总":{"docs":{},"线":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}},"根":{"docs":{},"据":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105},"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}},"数":{"docs":{},"字":{"docs":{},"系":{"docs":{},"统":{"docs":{},"设":{"docs":{},"计":{"docs":{},"的":{"docs":{},"流":{"docs":{},"程":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}}}},"第":{"docs":{},"二":{"docs":{},"章":{"docs":{},"所":{"docs":{},"述":{"docs":{},"的":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}},"以":{"docs":{},"上":{"docs":{},"分":{"docs":{},"析":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}},"存":{"docs":{},"储":{"docs":{},"系":{"docs":{},"统":{"docs":{},"章":{"docs":{},"节":{"docs":{},"所":{"docs":{},"述":{"docs":{},"的":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}}}}}}}},"上":{"docs":{},"一":{"docs":{},"节":{"docs":{},"所":{"docs":{},"述":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}},"之":{"docs":{},"前":{"docs":{},"所":{"docs":{},"述":{"docs":{},"的":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}},"中":{"docs":{},"断":{"docs":{},"信":{"docs":{},"号":{"docs":{},"查":{"docs":{},"找":{"docs":{},"中":{"docs":{},"断":{"docs":{},"向":{"docs":{},"量":{"docs":{},"表":{"docs":{},"(":{"docs":{},"对":{"docs":{},"应":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"启":{"docs":{},"动":{"docs":{},"代":{"docs":{},"码":{"docs":{},"中":{"docs":{},"的":{"docs":{},"_":{"docs":{},"_":{"docs":{},"v":{"docs":{},"e":{"docs":{},"c":{"docs":{},"t":{"docs":{},"o":{"docs":{},"r":{"docs":{},"段":{"docs":{},")":{"docs":{},",":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"真":{"docs":{},"值":{"docs":{},"表":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}},"具":{"docs":{},"体":{"docs":{},"题":{"docs":{},"目":{"docs":{},"的":{"docs":{},"要":{"docs":{},"求":{"docs":{},"补":{"docs":{},"充":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"程":{"docs":{},"序":{"docs":{},"实":{"docs":{},"现":{"docs":{},"相":{"docs":{},"应":{"docs":{},"的":{"docs":{},"功":{"docs":{},"能":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}}},"完":{"docs":{},"成":{"docs":{},"情":{"docs":{},"况":{"docs":{},"获":{"docs":{},"得":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}},"正":{"docs":{},"确":{"docs":{},"填":{"docs":{},"空":{"docs":{},"的":{"docs":{},"数":{"docs":{},"量":{"docs":{},"获":{"docs":{},"得":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}},"检":{"docs":{},"测":{"docs":{},"此":{"docs":{},"类":{"docs":{},"错":{"docs":{},"误":{"docs":{},"的":{"docs":{},"常":{"docs":{},"见":{"docs":{},"做":{"docs":{},"法":{"docs":{},"是":{"docs":{},"执":{"docs":{},"行":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}},"没":{"docs":{},"有":{"docs":{},"可":{"docs":{},"靠":{"docs":{},"的":{"docs":{},"r":{"docs":{},"t":{"docs":{},"l":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}},"关":{"docs":{},"系":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}},"生":{"docs":{},"成":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}},"比":{"docs":{},"特":{"docs":{},"流":{"docs":{},"下":{"docs":{},"载":{"docs":{},"到":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}},"的":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}},"对":{"docs":{},"应":{"docs":{},"的":{"docs":{},"外":{"docs":{},"设":{"docs":{},"的":{"docs":{},"选":{"docs":{},"择":{"docs":{},"信":{"docs":{},"号":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}},"选":{"docs":{},"择":{"docs":{},"信":{"docs":{},"号":{"docs":{},"后":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}},"电":{"docs":{},"路":{"docs":{},"内":{"docs":{},"部":{"docs":{},"信":{"docs":{},"号":{"docs":{},"的":{"docs":{},"功":{"docs":{},"能":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}},"图":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}},"上":{"docs":{},"只":{"docs":{},"有":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}},"稍":{"docs":{},"微":{"docs":{},"高":{"docs":{},"一":{"docs":{},"层":{"docs":{},"的":{"docs":{},"抽":{"docs":{},"象":{"docs":{},"层":{"docs":{},"次":{"docs":{},"是":{"docs":{},"门":{"docs":{},"级":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}},"级":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.005305039787798408},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}},"描":{"docs":{},"述":{"docs":{},"和":{"docs":{},"一":{"docs":{},"些":{"docs":{},"人":{"docs":{},"为":{"docs":{},"添":{"docs":{},"加":{"docs":{},"的":{"docs":{},"时":{"docs":{},"序":{"docs":{},"约":{"docs":{},"束":{"docs":{},"输":{"docs":{},"入":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}},"相":{"docs":{},"比":{"docs":{},"于":{"docs":{},"门":{"docs":{},"级":{"docs":{},"电":{"docs":{},"路":{"docs":{},"来":{"docs":{},"说":{"docs":{},"更":{"docs":{},"容":{"docs":{},"易":{"docs":{},"被":{"docs":{},"理":{"docs":{},"解":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}},"转":{"docs":{},"换":{"docs":{},"成":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"和":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"运":{"docs":{},"算":{"docs":{},"表":{"docs":{},"达":{"docs":{},"式":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}},"进":{"docs":{},"行":{"docs":{},"功":{"docs":{},"能":{"docs":{},"仿":{"docs":{},"真":{"docs":{},"比":{"docs":{},"对":{"docs":{},"门":{"docs":{},"级":{"docs":{},"描":{"docs":{},"述":{"docs":{},"进":{"docs":{},"行":{"docs":{},"仿":{"docs":{},"真":{"docs":{},"快":{"docs":{},"很":{"docs":{},"多":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}}}},"时":{"docs":{},"序":{"docs":{},"精":{"docs":{},"确":{"docs":{},"仿":{"docs":{},"真":{"docs":{},"或":{"docs":{},"使":{"docs":{},"用":{"docs":{},"主":{"docs":{},"要":{"docs":{},"供":{"docs":{},"应":{"docs":{},"商":{"docs":{},"提":{"docs":{},"供":{"docs":{},"的":{"docs":{},"系":{"docs":{},"统":{"docs":{},"内":{"docs":{},"调":{"docs":{},"试":{"docs":{},"工":{"docs":{},"具":{"docs":{},"(":{"docs":{},"如":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}}}}}}}},"网":{"docs":{},"表":{"docs":{},"到":{"docs":{},"布":{"docs":{},"局":{"docs":{},"布":{"docs":{},"线":{"docs":{},"工":{"docs":{},"具":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}},"联":{"docs":{},"时":{"docs":{},")":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}},"缺":{"docs":{},"乏":{"docs":{},"令":{"docs":{},"人":{"docs":{},"信":{"docs":{},"服":{"docs":{},"的":{"docs":{},"理":{"docs":{},"由":{"docs":{},"：":{"docs":{},"第":{"docs":{},"一":{"docs":{},"代":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}},"满":{"docs":{},"意":{"docs":{},"的":{"docs":{},"结":{"docs":{},"果":{"docs":{},"：":{"docs":{},"当":{"docs":{},"从":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}},"全":{"docs":{},"面":{"docs":{},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"语":{"docs":{},"言":{"docs":{},"支":{"docs":{},"持":{"docs":{},"：":{"docs":{},"第":{"docs":{},"一":{"docs":{},"代":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}},"可":{"docs":{},"重":{"docs":{},"复":{"docs":{},"使":{"docs":{},"用":{"docs":{},"和":{"docs":{},"可":{"docs":{},"移":{"docs":{},"植":{"docs":{},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"规":{"docs":{},"范":{"docs":{},"：":{"docs":{},"许":{"docs":{},"多":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}},"少":{"docs":{},"必":{"docs":{},"要":{"docs":{},"的":{"docs":{},"构":{"docs":{},"造":{"docs":{},"和":{"docs":{},"语":{"docs":{},"义":{"docs":{},"来":{"docs":{},"表":{"docs":{},"示":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"属":{"docs":{},"性":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}},"网":{"docs":{},"表":{"docs":{},"在":{"docs":{},"输":{"docs":{},"入":{"docs":{},"到":{"docs":{},"布":{"docs":{},"局":{"docs":{},"布":{"docs":{},"线":{"docs":{},"工":{"docs":{},"具":{"docs":{},"中":{"docs":{},"后":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}},"级":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}},"是":{"docs":{},"综":{"docs":{},"合":{"docs":{},"得":{"docs":{},"到":{"docs":{},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"表":{"docs":{},"达":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}}}}}}}},"虽":{"docs":{},"然":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}},"现":{"docs":{},"在":{"docs":{},"的":{"docs":{},"综":{"docs":{},"合":{"docs":{},"工":{"docs":{},"具":{"docs":{},"非":{"docs":{},"常":{"docs":{},"强":{"docs":{},"大":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}}},"有":{"docs":{},"些":{"docs":{},"易":{"docs":{},"错":{"docs":{},"点":{"docs":{},"我":{"docs":{},"还":{"docs":{},"是":{"docs":{},"会":{"docs":{},"强":{"docs":{},"调":{"docs":{},"指":{"docs":{},"出":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}}}},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"核":{"docs":{},"的":{"docs":{},"代":{"docs":{},"码":{"docs":{},"不":{"docs":{},"具":{"docs":{},"可":{"docs":{},"读":{"docs":{},"性":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}}},"对":{"docs":{},"于":{"docs":{},"一":{"docs":{},"次":{"docs":{},"传":{"docs":{},"输":{"docs":{},"至":{"docs":{},"少":{"docs":{},"需":{"docs":{},"要":{"docs":{},"两":{"docs":{},"个":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}}}},"行":{"docs":{},"业":{"docs":{},"中":{"docs":{},"的":{"docs":{},"任":{"docs":{},"何":{"docs":{},"重":{"docs":{},"大":{"docs":{},"转":{"docs":{},"变":{"docs":{},"一":{"docs":{},"样":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}},"仍":{"docs":{},"在":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"与":{"docs":{},"物":{"docs":{},"理":{"docs":{},"设":{"docs":{},"计":{"docs":{},"之":{"docs":{},"间":{"docs":{},"的":{"docs":{},"时":{"docs":{},"序":{"docs":{},"收":{"docs":{},"敛":{"docs":{},"问":{"docs":{},"题":{"docs":{},"上":{"docs":{},"苦":{"docs":{},"苦":{"docs":{},"挣":{"docs":{},"扎":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}}}}}}},"为":{"docs":{},"级":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}},"反":{"docs":{},"映":{"docs":{},"了":{"docs":{},"设":{"docs":{},"计":{"docs":{},"代":{"docs":{},"码":{"docs":{},"反":{"docs":{},"映":{"docs":{},"的":{"docs":{},"抽":{"docs":{},"象":{"docs":{},"行":{"docs":{},"为":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}}}}}}}}}}},"代":{"docs":{},"码":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}},"被":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}},"配":{"docs":{},"置":{"docs":{},"成":{"docs":{},"为":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}}},"解":{"docs":{},"决":{"docs":{},"方":{"docs":{},"案":{"docs":{},"仅":{"docs":{},"在":{"2":{"0":{"0":{"0":{"docs":{},"年":{"docs":{},"代":{"docs":{},"后":{"docs":{},"期":{"docs":{},"才":{"docs":{},"可":{"docs":{},"用":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"致":{"docs":{},"力":{"docs":{},"于":{"docs":{},"这":{"docs":{},"些":{"docs":{},"输":{"docs":{},"入":{"docs":{},"语":{"docs":{},"言":{"docs":{},"中":{"docs":{},"的":{"docs":{},"一":{"docs":{},"种":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}},"系":{"docs":{},"统":{"docs":{},"集":{"docs":{},"成":{"docs":{},"问":{"docs":{},"题":{"docs":{},"成":{"docs":{},"为":{"docs":{},"关":{"docs":{},"键":{"docs":{},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"瓶":{"docs":{},"颈":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}},"后":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}},"语":{"docs":{},"言":{"docs":{},")":{"docs":{},"的":{"docs":{},"区":{"docs":{},"别":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"描":{"docs":{},"述":{"docs":{},"语":{"docs":{},"言":{"docs":{},"具":{"docs":{},"有":{"docs":{},"空":{"docs":{},"间":{"docs":{},"上":{"docs":{},"的":{"docs":{},"并":{"docs":{},"行":{"docs":{},"性":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}}},"来":{"docs":{},"设":{"docs":{},"计":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}},"描":{"docs":{},"述":{"docs":{},"时":{"docs":{},"如":{"docs":{},"果":{"docs":{},"想":{"docs":{},"要":{"docs":{},"利":{"docs":{},"用":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}},"/":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"语":{"docs":{},"言":{"docs":{},"写":{"docs":{},"的":{"docs":{},"程":{"docs":{},"序":{"docs":{},"编":{"docs":{},"译":{"docs":{},"成":{"docs":{},"机":{"docs":{},"器":{"docs":{},"码":{"docs":{},",":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406}}}}}}}}}}}}}}}}}},"中":{"docs":{},"以":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}},"的":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}},"高":{"docs":{},"效":{"docs":{},"地":{"docs":{},"编":{"docs":{},"程":{"docs":{},".":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}}}}}}},"进":{"docs":{},"行":{"docs":{},"设":{"docs":{},"计":{"docs":{},",":{"docs":{"verilog/introduction.html":{"ref":"verilog/introduction.html","tf":0.030303030303030304}}}}}}},"一":{"docs":{},"模":{"docs":{},"一":{"docs":{},"样":{"docs":{},"?":{"docs":{},"是":{"docs":{},"的":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}},"类":{"docs":{},"似":{"docs":{},"的":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}},"编":{"docs":{},"程":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}},"句":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.007547169811320755},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.00425531914893617}},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.006382978723404255}}},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"中":{"docs":{},"描":{"docs":{},"述":{"docs":{},"上":{"docs":{},"升":{"docs":{},"沿":{"docs":{},"时":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}},"几":{"docs":{},"乎":{"docs":{},"等":{"docs":{},"同":{"docs":{},"于":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}},"和":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"时":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774}}}},"用":{"docs":{},"于":{"docs":{},"给":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},"描":{"docs":{},"述":{"docs":{},"每":{"docs":{},"一":{"docs":{},"种":{"docs":{},"情":{"docs":{},"况":{"docs":{},"的":{"docs":{},"条":{"docs":{},"件":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}},"组":{"docs":{},"合":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"时":{"docs":{},"容":{"docs":{},"易":{"docs":{},"出":{"docs":{},"现":{"docs":{},"的":{"docs":{},"毛":{"docs":{},"刺":{"docs":{},"等":{"docs":{},"问":{"docs":{},"题":{"docs":{},".":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}}}}}}},"输":{"docs":{},"入":{"docs":{},"输":{"docs":{},"出":{"docs":{},"之":{"docs":{},"间":{"docs":{},"的":{"docs":{},"关":{"docs":{},"系":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}}},"来":{"docs":{},"编":{"docs":{},"写":{"docs":{},"译":{"docs":{},"码":{"docs":{},"器":{"docs":{},".":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}},"相":{"docs":{},"比":{"docs":{},"于":{"docs":{},"使":{"docs":{},"用":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}},"还":{"docs":{},"是":{"docs":{},"不":{"docs":{},"够":{"docs":{},"直":{"docs":{},"观":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}},"资":{"docs":{},"源":{"docs":{},"利":{"docs":{},"用":{"docs":{},"率":{"docs":{},"、":{"docs":{},"时":{"docs":{},"序":{"docs":{},"延":{"docs":{},"迟":{"docs":{},"等":{"docs":{},"信":{"docs":{},"息":{"docs":{},"的":{"docs":{},"综":{"docs":{},"合":{"docs":{},"报":{"docs":{},"告":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}}}},"跟":{"docs":{},"踪":{"docs":{},"和":{"docs":{},"优":{"docs":{},"化":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}},"过":{"docs":{},"渡":{"docs":{},"到":{"docs":{},"更":{"docs":{},"高":{"docs":{},"级":{"docs":{},"别":{"docs":{},"的":{"docs":{},"抽":{"docs":{},"象":{"docs":{},"层":{"docs":{},"次":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}},"逻":{"docs":{},"辑":{"docs":{},"仿":{"docs":{},"真":{"docs":{},"器":{"docs":{},"对":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}},"综":{"docs":{},"合":{"docs":{},"技":{"docs":{},"术":{"docs":{},"最":{"docs":{},"早":{"docs":{},"出":{"docs":{},"现":{"docs":{},"于":{"docs":{},"上":{"docs":{},"世":{"docs":{},"纪":{"8":{"0":{"docs":{},"年":{"docs":{},"代":{"docs":{},"中":{"docs":{},"期":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}},"docs":{}},"docs":{}}}}}}}}}}}}},"运":{"docs":{},"算":{"docs":{},"中":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"的":{"docs":{},"结":{"docs":{},"果":{"docs":{},"要":{"docs":{},"么":{"docs":{},"为":{"docs":{},"真":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}},"符":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"只":{"docs":{},"区":{"docs":{},"分":{"docs":{},"真":{"docs":{},"假":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}}}},"都":{"docs":{},"可":{"docs":{},"以":{"docs":{},"被":{"docs":{},"归":{"docs":{},"类":{"docs":{},"到":{"docs":{},"结":{"docs":{},"构":{"docs":{},"化":{"docs":{},"描":{"docs":{},"述":{"docs":{},"中":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}},"由":{"docs":{},"开":{"docs":{},"发":{"docs":{},"者":{"docs":{},"任":{"docs":{},"意":{"docs":{},"创":{"docs":{},"建":{"docs":{},"和":{"docs":{},"命":{"docs":{},"名":{"docs":{},".":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}}},"不":{"docs":{},"影":{"docs":{},"响":{"docs":{},"总":{"docs":{},"线":{"docs":{},"的":{"docs":{},"译":{"docs":{},"码":{"docs":{},"结":{"docs":{},"果":{"docs":{},")":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}}}}}},"认":{"docs":{},"为":{"docs":{},"是":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"核":{"docs":{},"在":{"docs":{},"向":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}},"表":{"docs":{},"示":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"真":{"docs":{},";":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}},"应":{"docs":{},"该":{"docs":{},"在":{"docs":{},"数":{"docs":{},"字":{"docs":{},"电":{"docs":{},"路":{"docs":{},"课":{"docs":{},"程":{"docs":{},"中":{"docs":{},"学":{"docs":{},"习":{"docs":{},"过":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}},"针":{"docs":{},"对":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}},"功":{"docs":{},"耗":{"docs":{},"进":{"docs":{},"行":{"docs":{},"了":{"docs":{},"优":{"docs":{},"化":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}},"门":{"docs":{},"级":{"docs":{},"网":{"docs":{},"表":{"docs":{},"可":{"docs":{},"以":{"docs":{},"用":{"docs":{},"于":{"docs":{},"进":{"docs":{},"一":{"docs":{},"步":{"docs":{},"的":{"docs":{},"仿":{"docs":{},"真":{"docs":{},"验":{"docs":{},"证":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}}}},"限":{"docs":{},"制":{"docs":{},"结":{"docs":{},"果":{"docs":{},"质":{"docs":{},"量":{"docs":{},"的":{"docs":{},"另":{"docs":{},"一":{"docs":{},"个":{"docs":{},"主":{"docs":{},"要":{"docs":{},"因":{"docs":{},"素":{"docs":{},"是":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}}},"面":{"docs":{},"向":{"docs":{},"对":{"docs":{},"象":{"docs":{},"特":{"docs":{},"性":{"docs":{},"很":{"docs":{},"好":{"docs":{},"地":{"docs":{},"弥":{"docs":{},"补":{"docs":{},"了":{"docs":{},"传":{"docs":{},"统":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204}}}}}}}}}}}}}}}},"首":{"docs":{},"先":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.002652519893899204},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}},"需":{"docs":{},"要":{"docs":{},"利":{"docs":{},"用":{"docs":{},"编":{"docs":{},"译":{"docs":{},"器":{"docs":{},"将":{"docs":{},"代":{"docs":{},"码":{"docs":{},"编":{"docs":{},"译":{"docs":{},"为":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"代":{"docs":{},"码":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}}}}}}}}}}}}}}}},"配":{"docs":{},"置":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}},"j":{"docs":{},"t":{"docs":{},"a":{"docs":{},"g":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}},"a":{"docs":{},"v":{"docs":{},"a":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}},"k":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}},"b":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.00821917808219178}},"i":{"docs":{},"t":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}},"e":{"docs":{},"y":{"1":{"5":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.005479452054794521}}},"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.005479452054794521}}},"2":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}},"4":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}},"5":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.005479452054794521}}},"8":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}},"docs":{}},"i":{"docs":{},"l":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775},"lab0/keil.html":{"ref":"lab0/keil.html","tf":10.101449275362318},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":3.368072787427626},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.01485148514851485},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.003048780487804878},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.004132231404958678},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.012987012987012988}},".":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}},"i":{"docs":{},"n":{"docs":{},"t":{"docs":{},"e":{"docs":{},"x":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}},"七":{"docs":{},"段":{"docs":{},"数":{"docs":{},"码":{"docs":{},"管":{"docs":{},"的":{"docs":{},"每":{"docs":{},"个":{"docs":{},"引":{"docs":{},"脚":{"docs":{},"(":{"docs":{},"共":{"docs":{},"阴":{"docs":{},"模":{"docs":{},"式":{"docs":{},")":{"docs":{},"均":{"docs":{},"连":{"docs":{},"接":{"docs":{},"到":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}}}}},"片":{"docs":{},"选":{"docs":{},"信":{"docs":{},"号":{"docs":{},"也":{"docs":{},"直":{"docs":{},"接":{"docs":{},"与":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}}}}},"位":{"docs":{},"的":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}},"地":{"docs":{},"址":{"docs":{},"加":{"docs":{},"载":{"docs":{},"到":{"docs":{},"一":{"docs":{},"个":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"中":{"docs":{},"呢":{"docs":{},"?":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}},"变":{"docs":{},"量":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774}}}}},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}},"移":{"docs":{},"位":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}},"置":{"docs":{},"(":{"docs":{},"靠":{"docs":{},"近":{"docs":{},"开":{"docs":{},"发":{"docs":{},"板":{"docs":{},"边":{"docs":{},"缘":{"docs":{},")":{"docs":{},"时":{"docs":{},"向":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}},"时":{"docs":{},"向":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}},"输":{"docs":{},"入":{"docs":{},"端":{"docs":{},"口":{"docs":{},"传":{"docs":{},"输":{"docs":{},"到":{"docs":{},"两":{"docs":{},"个":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}},"地":{"docs":{},"址":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}},"立":{"docs":{},"即":{"docs":{},"数":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}},"或":{"docs":{},"变":{"docs":{},"量":{"docs":{},"标":{"docs":{},"号":{"docs":{},".":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}},"的":{"docs":{},"功":{"docs":{},"能":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}},"为":{"1":{"6":{"docs":{},"'":{"docs":{},"h":{"0":{"0":{"0":{"0":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}}}},"docs":{}},"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},"宽":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"定":{"docs":{},"义":{"docs":{},"为":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}},"信":{"docs":{},"号":{"2":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}},"分":{"docs":{},"别":{"docs":{},"代":{"docs":{},"表":{"docs":{},"横":{"docs":{},"竖":{"docs":{},"的":{"4":{"docs":{},"个":{"docs":{},"端":{"docs":{},"口":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}},"docs":{}}}}}}}},"和":{"docs":{},"一":{"docs":{},"个":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}},"都":{"docs":{},"被":{"docs":{},"置":{"docs":{},"为":{"docs":{},"常":{"docs":{},"量":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}},"养":{"docs":{},"成":{"docs":{},"良":{"docs":{},"好":{"docs":{},"的":{"docs":{},"习":{"docs":{},"惯":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}},"分":{"docs":{},"别":{"docs":{},"与":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}},"是":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}},"为":{"docs":{},"指":{"docs":{},"令":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"(":{"docs":{},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{},"c":{"docs":{},"o":{"docs":{},"d":{"docs":{},"e":{"docs":{},")":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}}}}}}}},"支":{"docs":{},"与":{"docs":{},"循":{"docs":{},"环":{"docs":{"lab1/sec_4.html":{"ref":"lab1/sec_4.html","tf":3.3809523809523805}}}}}},"配":{"docs":{},"了":{"docs":{},"一":{"docs":{},"个":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}},"到":{"docs":{},"开":{"docs":{},"发":{"docs":{},"的":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}},"(":{"docs":{},"课":{"docs":{},"程":{"docs":{},"总":{"docs":{},"成":{"docs":{},"绩":{"docs":{},"为":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}},")":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}},"反":{"docs":{},"之":{"docs":{},"则":{"docs":{},"不":{"docs":{},"选":{"docs":{},"中":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}},"熄":{"docs":{},"灭":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}},"汇":{"docs":{},"编":{"docs":{},"和":{"docs":{},"注":{"docs":{},"释":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}},"器":{"docs":{},"是":{"docs":{},"个":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}},"窗":{"docs":{},"口":{"docs":{},".":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}},"还":{"docs":{},"在":{"docs":{},"发":{"docs":{},"挥":{"docs":{},"着":{"docs":{},"巨":{"docs":{},"大":{"docs":{},"的":{"docs":{},"作":{"docs":{},"用":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}}}},"唯":{"docs":{},"一":{"docs":{},"需":{"docs":{},"要":{"docs":{},"注":{"docs":{},"意":{"docs":{},"的":{"docs":{},"是":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}},"型":{"docs":{},"号":{"docs":{},"的":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774}}},";":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774}}},"变":{"docs":{},"量":{"docs":{},"赋":{"docs":{},"值":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}},"属":{"docs":{},"于":{"docs":{},"一":{"docs":{},"种":{"docs":{},"数":{"docs":{},"据":{"docs":{},"转":{"docs":{},"换":{"docs":{},"器":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}},"左":{"docs":{},"侧":{"docs":{},"的":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}},"为":{"docs":{},"设":{"docs":{},"计":{"docs":{},"流":{"docs":{},"程":{"docs":{},"的":{"docs":{},"各":{"docs":{},"个":{"docs":{},"步":{"docs":{},"骤":{"docs":{},",":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}}}}}}}}}}}},"右":{"docs":{},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}},"移":{"docs":{},"一":{"docs":{},"位":{"docs":{},"(":{"docs":{},"即":{"0":{"docs":{},"x":{"0":{"2":{"docs":{},")":{"docs":{},"写":{"docs":{},"入":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}},"docs":{}},"docs":{}}},"docs":{}}}}},"模":{"docs":{},"式":{"docs":{},":":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"同":{"docs":{},"理":{"docs":{},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}},"扩":{"docs":{},"展":{"docs":{},"类":{"docs":{},"模":{"docs":{},"块":{"docs":{},"、":{"docs":{},"存":{"docs":{},"储":{"docs":{},"类":{"docs":{},"模":{"docs":{},"块":{"docs":{},"及":{"docs":{},"电":{"docs":{},"源":{"docs":{},"模":{"docs":{},"块":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}}},"主":{"docs":{},"要":{"docs":{},"用":{"docs":{},"于":{"docs":{},"扩":{"docs":{},"展":{"docs":{},"外":{"docs":{},"设":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}}}}},"拥":{"docs":{},"有":{"docs":{},"最":{"docs":{},"强":{"docs":{},"悍":{"docs":{},"的":{"docs":{},"性":{"docs":{},"能":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}},"拨":{"docs":{},"码":{"docs":{},"开":{"docs":{},"关":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}},"按":{"docs":{},"下":{"docs":{},"按":{"docs":{},"键":{"docs":{},"时":{"docs":{},"信":{"docs":{},"号":{"docs":{},"存":{"docs":{},"在":{"docs":{},"抖":{"docs":{},"动":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}},"键":{"docs":{},"后":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.005479452054794521}}}}},"实":{"docs":{},"验":{"docs":{},"顺":{"docs":{},"序":{"docs":{},"设":{"docs":{},"有":{"docs":{"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655}}}}}}}},"顺":{"docs":{},"序":{"docs":{},"将":{"docs":{},"实":{"docs":{},"验":{"docs":{},"标":{"docs":{},"记":{"docs":{},"为":{"docs":{},"t":{"docs":{},"a":{"docs":{},"s":{"docs":{},"k":{"1":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}},"docs":{}}}}}}}}}}}}},"照":{"docs":{},"实":{"docs":{},"验":{"docs":{},"一":{"docs":{},"所":{"docs":{},"述":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}},"二":{"docs":{},"讲":{"docs":{},"述":{"docs":{},"的":{"docs":{},"方":{"docs":{},"法":{"docs":{},"连":{"docs":{},"接":{"docs":{},"调":{"docs":{},"试":{"docs":{},"器":{"docs":{},"与":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}}},"之":{"docs":{},"前":{"docs":{},"所":{"docs":{},"说":{"docs":{},"的":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"的":{"4":{"docs":{},"种":{"docs":{},"模":{"docs":{},"式":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}},"docs":{}}}}}}}}}}}},"第":{"docs":{},"一":{"docs":{},"节":{"docs":{},"讲":{"docs":{},"述":{"docs":{},"的":{"docs":{},"方":{"docs":{},"法":{"docs":{},"连":{"docs":{},"接":{"docs":{},"调":{"docs":{},"试":{"docs":{},"器":{"docs":{},"与":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}}}}}},"位":{"docs":{},"运":{"docs":{},"算":{"docs":{},"符":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"要":{"docs":{},"求":{"docs":{},"对":{"docs":{},"两":{"docs":{},"个":{"docs":{},"操":{"docs":{},"作":{"docs":{},"数":{"docs":{},"的":{"docs":{},"相":{"docs":{},"应":{"docs":{},"位":{"docs":{},"数":{"docs":{},"逐":{"docs":{},"位":{"docs":{},"进":{"docs":{},"行":{"docs":{},"计":{"docs":{},"算":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}}}}}}}}}}}}}}}}}},"控":{"docs":{},"制":{"docs":{},"信":{"docs":{},"号":{"docs":{},"输":{"docs":{},"入":{"docs":{},"包":{"docs":{},"括":{"docs":{},"时":{"docs":{},"钟":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"写":{"docs":{},"入":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}},"字":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}},"硬":{"docs":{},"件":{"docs":{},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"以":{"docs":{},"不":{"docs":{},"同":{"docs":{},"模":{"docs":{},"式":{"docs":{},"运":{"docs":{},"行":{"docs":{},".":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}}}}}}}}}}}}}}}},"机":{"docs":{},"通":{"docs":{},"信":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}},"器":{"docs":{},"码":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}},"松":{"docs":{},"开":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}},"板":{"docs":{},"上":{"docs":{},"的":{"docs":{},"各":{"docs":{},"部":{"docs":{},"分":{"docs":{},"做":{"docs":{},"一":{"docs":{},"个":{"docs":{},"简":{"docs":{},"单":{"docs":{},"的":{"docs":{},"介":{"docs":{},"绍":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}}}}},"带":{"docs":{},"有":{"docs":{},"一":{"docs":{},"个":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}},"用":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774}},"于":{"docs":{},"向":{"docs":{},"系":{"docs":{},"统":{"docs":{},"输":{"docs":{},"入":{"docs":{},"中":{"docs":{},"断":{"docs":{},"信":{"docs":{},"号":{"docs":{},"或":{"docs":{},"操":{"docs":{},"作":{"docs":{},"信":{"docs":{},"号":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}}}}}},"管":{"docs":{},"理":{"docs":{},"c":{"docs":{},"函":{"docs":{},"数":{"docs":{},"调":{"docs":{},"用":{"docs":{},".":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}},"控":{"docs":{},"制":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522}},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"的":{"docs":{},"流":{"docs":{},"水":{"docs":{},"速":{"docs":{},"度":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}},"硬":{"docs":{},"件":{"docs":{},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}},"表":{"docs":{},"明":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}},"硬":{"docs":{},"件":{"docs":{},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"的":{"docs":{"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886}}}}}}}}},"户":{"docs":{},"分":{"docs":{},"配":{"docs":{},"的":{"docs":{},"变":{"docs":{},"量":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}},"只":{"docs":{},"能":{"docs":{},"更":{"docs":{"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886}}}}},"手":{"docs":{},"册":{"docs":{},",":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}}}}},"十":{"docs":{},"进":{"docs":{},"制":{"docs":{},"表":{"docs":{},"示":{"docs":{},"为":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}},"法":{"docs":{},":":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"为":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774}}}},"来":{"docs":{},"控":{"docs":{},"制":{"docs":{},"这":{"docs":{},"六":{"docs":{},"位":{"docs":{},"数":{"docs":{},"码":{"docs":{},"管":{"docs":{},"的":{"docs":{},"亮":{"docs":{},"灭":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}}}}}},"矩":{"docs":{},"阵":{"docs":{},"键":{"docs":{},"盘":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}},"的":{"docs":{},"工":{"docs":{},"作":{"docs":{},"原":{"docs":{},"理":{"docs":{},"可":{"docs":{},"以":{"docs":{},"举":{"docs":{},"个":{"docs":{},"例":{"docs":{},"子":{"docs":{},"说":{"docs":{},"明":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}}}}},"原":{"docs":{},"理":{"docs":{"lab4/keyboards.html":{"ref":"lab4/keyboards.html","tf":10}}}}}}}},"种":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}},"类":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}},"模":{"docs":{},"式":{"docs":{},".":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"输":{"docs":{},"出":{"docs":{},"模":{"docs":{},"式":{"docs":{},".":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}},"系":{"docs":{},"列":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.00821917808219178},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}},"中":{"docs":{},"最":{"docs":{},"低":{"docs":{},"端":{"docs":{},"的":{"docs":{},"种":{"docs":{},"类":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"软":{"docs":{},"核":{"docs":{},"i":{"docs":{},"p":{"docs":{},"如":{"docs":{},"何":{"docs":{},"在":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}},"统":{"docs":{},",":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372}}},"的":{"docs":{},"仿":{"docs":{},"真":{"docs":{},".":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}},"通":{"docs":{},"用":{"docs":{},"性":{"docs":{},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}},"效":{"docs":{},"率":{"docs":{},"就":{"docs":{},"比":{"docs":{},"软":{"docs":{},"件":{"docs":{},"实":{"docs":{},"现":{"docs":{},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"的":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"系":{"docs":{},"统":{"docs":{},"高":{"docs":{},".":{"docs":{"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886}}}}}}}}}}}}}}}}}}}}}},"非":{"docs":{},"常":{"docs":{},"重":{"docs":{},"要":{"docs":{},".":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}}}},"中":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}},"为":{"docs":{},"例":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}},"仿":{"docs":{},"真":{"docs":{},"和":{"docs":{},"调":{"docs":{},"试":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}},"与":{"docs":{},"调":{"docs":{},"试":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}},"外":{"docs":{},"的":{"docs":{},"电":{"docs":{},"平":{"docs":{},"信":{"docs":{},"号":{"docs":{},"触":{"docs":{},"发":{"docs":{},"中":{"docs":{},"断":{"docs":{},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}},"芯":{"docs":{},"片":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}},"上":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}},"型":{"docs":{},"号":{"docs":{},"为":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}},"进":{"docs":{},"行":{"docs":{},"数":{"docs":{},"字":{"docs":{},"信":{"docs":{},"号":{"docs":{},"到":{"docs":{},"模":{"docs":{},"拟":{"docs":{},"信":{"docs":{},"号":{"docs":{},"的":{"docs":{},"转":{"docs":{},"换":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}}}}}}}},"调":{"docs":{},"试":{"docs":{},"器":{"docs":{},"部":{"docs":{},"分":{"docs":{},"的":{"docs":{},"端":{"docs":{},"口":{"docs":{},"需":{"docs":{},"要":{"docs":{},"约":{"docs":{},"束":{"docs":{},"的":{"docs":{},"有":{"docs":{},"一":{"docs":{},"个":{"docs":{},"时":{"docs":{},"钟":{"docs":{},"信":{"docs":{},"号":{"docs":{},"和":{"docs":{},"一":{"docs":{},"个":{"docs":{},"双":{"docs":{},"向":{"docs":{},"的":{"docs":{},"数":{"docs":{},"据":{"docs":{},"信":{"docs":{},"号":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"模":{"docs":{},"块":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}},"系":{"docs":{},"统":{"docs":{},"是":{"docs":{},"必":{"docs":{},"不":{"docs":{},"可":{"docs":{},"少":{"docs":{},"的":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}},"界":{"docs":{},"面":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}},"可":{"docs":{},"以":{"docs":{},"看":{"docs":{},"到":{"docs":{},"的":{"docs":{},"信":{"docs":{},"息":{"docs":{},"更":{"docs":{},"多":{"docs":{},",":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406}}}}}}}}}}}}}},"工":{"docs":{},"作":{"docs":{},"需":{"docs":{},"要":{"docs":{},"在":{"docs":{},"物":{"docs":{},"理":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"和":{"docs":{},"调":{"docs":{},"试":{"docs":{},"器":{"docs":{},"的":{"docs":{},"配":{"docs":{},"合":{"docs":{},"下":{"docs":{},"进":{"docs":{},"行":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}}}}}}}}}},"是":{"docs":{},"进":{"docs":{},"行":{"docs":{},"的":{"docs":{},"单":{"docs":{},"步":{"docs":{},"调":{"docs":{},"试":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}},"结":{"docs":{},"果":{"docs":{},"如":{"docs":{},"下":{"docs":{},"图":{"docs":{},"所":{"docs":{},"示":{"docs":{},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}},"用":{"docs":{},"语":{"docs":{},"句":{"docs":{},"会":{"docs":{},"被":{"docs":{},"编":{"docs":{},"译":{"docs":{},"成":{"docs":{},"一":{"docs":{},"个":{"docs":{},"跳":{"docs":{},"转":{"docs":{},"指":{"docs":{},"令":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}},"输":{"docs":{},"出":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}},"低":{"docs":{},"电":{"docs":{},"压":{"docs":{},"时":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}},"显":{"docs":{},"示":{"docs":{},"类":{"docs":{},"模":{"docs":{},"块":{"docs":{},"主":{"docs":{},"要":{"docs":{},"用":{"docs":{},"于":{"docs":{},"将":{"docs":{},"实":{"docs":{},"验":{"docs":{},"结":{"docs":{},"果":{"docs":{},"通":{"docs":{},"过":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}}}}}}}}}}}},"高":{"docs":{},"电":{"docs":{},"压":{"docs":{},"时":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}},"平":{"docs":{},"时":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}},".":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}},"使":{"docs":{},"能":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"的":{"docs":{},"地":{"docs":{},"址":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}},"数":{"docs":{},"据":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}},"端":{"docs":{},"两":{"docs":{},"个":{"docs":{},"互":{"docs":{},"补":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}},"口":{"docs":{},"则":{"docs":{},"可":{"docs":{},"以":{"docs":{},"是":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}},"来":{"docs":{},"说":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}},"对":{"docs":{},"应":{"docs":{},"的":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}},"入":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"地":{"docs":{},"址":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}},"数":{"docs":{},"据":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}},"的":{"docs":{},"值":{"docs":{},"为":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"时":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}},"端":{"docs":{},"口":{"docs":{},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}},"需":{"docs":{},"要":{"docs":{},"在":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}},"函":{"docs":{},"数":{"docs":{},"间":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}},"顶":{"docs":{},"层":{"docs":{},"文":{"docs":{},"件":{"docs":{},"(":{"docs":{},"c":{"docs":{},"o":{"docs":{},"r":{"docs":{},"t":{"docs":{},"e":{"docs":{},"x":{"docs":{},"m":{"0":{"docs":{},"s":{"docs":{},"o":{"docs":{},"c":{"docs":{},".":{"docs":{},"v":{"docs":{},")":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}},"docs":{}}}}}}}}}}},"模":{"docs":{},"块":{"docs":{},"中":{"docs":{},"将":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"总":{"docs":{},"线":{"docs":{},"接":{"docs":{},"口":{"docs":{},"与":{"docs":{},"数":{"docs":{},"据":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"总":{"docs":{},"线":{"docs":{},"接":{"docs":{},"口":{"docs":{},"分":{"docs":{},"别":{"docs":{},"与":{"docs":{},"总":{"docs":{},"线":{"docs":{},"扩":{"docs":{},"展":{"docs":{},"模":{"docs":{},"块":{"docs":{},"的":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"设":{"docs":{},"计":{"docs":{},"芯":{"docs":{},"片":{"docs":{},"的":{"docs":{},"时":{"docs":{},"候":{"docs":{},"设":{"docs":{},"计":{"docs":{},"了":{"docs":{},"不":{"docs":{},"同":{"docs":{},"的":{"docs":{},"模":{"docs":{},"拟":{"docs":{},"电":{"docs":{},"路":{"docs":{},"进":{"docs":{},"行":{"docs":{},"配":{"docs":{},"合":{"docs":{},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}}}}}}}}}}}},"注":{"docs":{},"意":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"以":{"docs":{},"下":{"docs":{},"几":{"docs":{},"点":{"docs":{},"：":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}},"的":{"docs":{},"是":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}},"从":{"docs":{},"外":{"docs":{},"设":{"docs":{},"读":{"docs":{},"取":{"docs":{},"数":{"docs":{},"据":{"docs":{},"时":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}},"完":{"docs":{},"成":{"docs":{},"将":{"docs":{},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}}}}}},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"总":{"docs":{},"线":{"docs":{},"接":{"docs":{},"口":{"docs":{},"接":{"docs":{},"入":{"docs":{},"总":{"docs":{},"线":{"docs":{},"扩":{"docs":{},"展":{"docs":{},"模":{"docs":{},"块":{"docs":{},"中":{"docs":{},"预":{"docs":{},"留":{"docs":{},"的":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}}}}}}}}}}}}},"重":{"docs":{},"新":{"docs":{},"修":{"docs":{},"改":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}},"使":{"docs":{},"用":{"docs":{},"关":{"docs":{},"键":{"docs":{},"字":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},"阻":{"docs":{},"塞":{"docs":{},"赋":{"docs":{},"值":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}},"非":{"docs":{},"阻":{"docs":{},"塞":{"docs":{},"赋":{"docs":{},"值":{"docs":{},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}},"判":{"docs":{},"断":{"docs":{},"对":{"docs":{},"应":{"docs":{},"外":{"docs":{},"设":{"docs":{},"的":{"docs":{},"使":{"docs":{},"能":{"docs":{},"信":{"docs":{},"号":{"docs":{},"是":{"docs":{},"否":{"docs":{},"拉":{"docs":{},"高":{"docs":{},"(":{"docs":{},"也":{"docs":{},"就":{"docs":{},"是":{"docs":{},"你":{"docs":{},"的":{"docs":{},"朋":{"docs":{},"友":{"docs":{},"有":{"docs":{},"没":{"docs":{},"有":{"docs":{},"挂":{"docs":{},"你":{"docs":{},"的":{"docs":{},"电":{"docs":{},"话":{"docs":{},")":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"学":{"docs":{},"习":{"docs":{},"的":{"docs":{},"工":{"docs":{},"具":{"docs":{},"很":{"docs":{},"多":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}},"提":{"docs":{},"交":{"docs":{},"实":{"docs":{},"验":{"docs":{},"报":{"docs":{},"告":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}},"有":{"docs":{},"数":{"docs":{},"字":{"docs":{},"电":{"docs":{},"路":{"docs":{},"和":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"描":{"docs":{},"述":{"docs":{},"语":{"docs":{},"言":{"docs":{},"的":{"docs":{},"基":{"docs":{},"础":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}},"预":{"docs":{},"留":{"docs":{},"出":{"docs":{},"来":{"docs":{},"一":{"docs":{},"个":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0027397260273972603}}}}}}}},"下":{"docs":{},"图":{"docs":{},"是":{"docs":{},"它":{"docs":{},"们":{"docs":{},"的":{"docs":{},"依":{"docs":{},"赖":{"docs":{},"关":{"docs":{},"系":{"docs":{},".":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}}}}}}},"展":{"docs":{},"示":{"docs":{},"了":{"docs":{},"本":{"docs":{},"节":{"docs":{},"将":{"docs":{},"实":{"docs":{},"现":{"docs":{},"的":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}}}},"方":{"docs":{},"为":{"docs":{},"调":{"docs":{},"试":{"docs":{},"信":{"docs":{},"息":{"docs":{},"和":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}}}}}}},"载":{"docs":{},"后":{"docs":{},"的":{"docs":{},"文":{"docs":{},"件":{"docs":{},"直":{"docs":{},"接":{"docs":{},"打":{"docs":{},"开":{"docs":{},"即":{"docs":{},"可":{"docs":{},"选":{"docs":{},"择":{"docs":{},"对":{"docs":{},"应":{"docs":{},"目":{"docs":{},"录":{"docs":{},"安":{"docs":{},"装":{"docs":{},".":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}}}}}}}}}},"拉":{"docs":{},"输":{"docs":{},"入":{"docs":{},":":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}},"面":{"docs":{},"分":{"docs":{},"别":{"docs":{},"介":{"docs":{},"绍":{"docs":{},"一":{"docs":{},"下":{"docs":{},"它":{"docs":{},"们":{"docs":{},"的":{"docs":{},"用":{"docs":{},"途":{"docs":{},":":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}},"举":{"docs":{},"一":{"docs":{},"个":{"docs":{},"例":{"docs":{},"子":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}},"一":{"docs":{},"条":{"docs":{},"语":{"docs":{},"句":{"docs":{},"和":{"docs":{},"当":{"docs":{},"前":{"docs":{},"语":{"docs":{},"句":{"docs":{},"的":{"docs":{},"执":{"docs":{},"行":{"docs":{},"时":{"docs":{},"同":{"docs":{},"时":{"docs":{},"进":{"docs":{},"行":{"docs":{},"的":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}}}}}}}},"执":{"docs":{},"行":{"docs":{},"前":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}},"执":{"docs":{},"行":{"docs":{},"编":{"docs":{},"写":{"docs":{},"的":{"docs":{},"程":{"docs":{},"序":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}}}}}},"搭":{"docs":{},"建":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":3.335814722911497}},"过":{"docs":{},"程":{"docs":{},"中":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}}}},"汇":{"docs":{},"编":{"docs":{},"代":{"docs":{},"码":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}},"通":{"docs":{},"常":{"docs":{},"又":{"docs":{},"是":{"docs":{},"由":{"docs":{},"编":{"docs":{},"译":{"docs":{},"器":{"docs":{},"编":{"docs":{},"译":{"docs":{},"高":{"docs":{},"层":{"docs":{},"次":{"docs":{},"编":{"docs":{},"程":{"docs":{},"语":{"docs":{},"言":{"docs":{},"得":{"docs":{},"到":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}}}}}}}}}}}}}}}}}},"修":{"docs":{},"改":{"docs":{},"完":{"docs":{},"成":{"docs":{},"后":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}},"器":{"docs":{},"会":{"docs":{},"自":{"docs":{},"动":{"docs":{},"地":{"docs":{},"帮":{"docs":{},"我":{"docs":{},"们":{"docs":{},"定":{"docs":{},"义":{"docs":{},"和":{"docs":{},"加":{"docs":{},"载":{"docs":{},"数":{"docs":{},"据":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}}}},"就":{"docs":{},"将":{"docs":{},"这":{"docs":{},"条":{"docs":{},"伪":{"docs":{},"指":{"docs":{},"令":{"docs":{},"转":{"docs":{},"换":{"docs":{},"成":{"docs":{},"一":{"docs":{},"条":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}},"自":{"docs":{},"动":{"docs":{},"分":{"docs":{},"配":{"docs":{},"的":{"docs":{},"变":{"docs":{},"量":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}},"回":{"docs":{},"顾":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":5.003267973856209}}}},"指":{"docs":{},"令":{"docs":{},"允":{"docs":{},"许":{"docs":{},"我":{"docs":{},"可":{"docs":{},"以":{"docs":{},"通":{"docs":{},"过":{"docs":{},"在":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}},"若":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"将":{"docs":{},"机":{"docs":{},"器":{"docs":{},"码":{"docs":{},"通":{"docs":{},"过":{"docs":{},"工":{"docs":{},"具":{"docs":{},"下":{"docs":{},"载":{"docs":{},"到":{"docs":{},"由":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}}}}}}}}}}},"负":{"docs":{},"责":{"docs":{},"将":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"描":{"docs":{},"述":{"docs":{},"语":{"docs":{},"言":{"docs":{},"(":{"docs":{},"v":{"docs":{},"e":{"docs":{},"r":{"docs":{},"i":{"docs":{},"l":{"docs":{},"o":{"docs":{},"g":{"docs":{},"/":{"docs":{},"v":{"docs":{},"h":{"docs":{},"d":{"docs":{},"l":{"docs":{},")":{"docs":{},"所":{"docs":{},"描":{"docs":{},"述":{"docs":{},"的":{"docs":{},"s":{"docs":{},"o":{"docs":{},"c":{"docs":{},"编":{"docs":{},"译":{"docs":{},"、":{"docs":{},"综":{"docs":{},"合":{"docs":{},"、":{"docs":{},"实":{"docs":{},"现":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"编":{"docs":{},"写":{"docs":{},"的":{"docs":{},"软":{"docs":{},"件":{"docs":{},"编":{"docs":{},"程":{"docs":{},"语":{"docs":{},"言":{"docs":{},"(":{"docs":{},"c":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}}}}}}}}}}}},"那":{"docs":{},"么":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.005813953488372093}},"就":{"docs":{},"可":{"docs":{},"以":{"docs":{},"让":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011235955056179775}}}}}},"你":{"docs":{},"至":{"docs":{},"少":{"docs":{},"需":{"docs":{},"要":{"docs":{},":":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}},"我":{"docs":{},"们":{"docs":{},"只":{"docs":{},"能":{"docs":{},"这":{"docs":{},"样":{"docs":{},"做":{"docs":{},":":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}},"在":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}},"当":{"docs":{},"前":{"docs":{},"函":{"docs":{},"数":{"docs":{},"中":{"docs":{},"的":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"操":{"docs":{},"作":{"docs":{},"必":{"docs":{},"然":{"docs":{},"会":{"docs":{},"覆":{"docs":{},"盖":{"docs":{},"之":{"docs":{},"前":{"docs":{},"的":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"值":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}}}}}}}}}},"请":{"docs":{},"试":{"docs":{},"着":{"docs":{},"回":{"docs":{},"答":{"docs":{},"下":{"docs":{},"面":{"docs":{},"几":{"docs":{},"个":{"docs":{},"问":{"docs":{},"题":{"docs":{},"来":{"docs":{},"检":{"docs":{},"验":{"docs":{},"自":{"docs":{},"己":{"docs":{},":":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}},"s":{"docs":{},"l":{"docs":{},"a":{"docs":{},"v":{"docs":{},"e":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}},"只":{"docs":{},"要":{"docs":{},"地":{"docs":{},"址":{"docs":{},"总":{"docs":{},"线":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"核":{"docs":{},"通":{"docs":{},"过":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}},"所":{"docs":{},"有":{"docs":{},"外":{"docs":{},"设":{"docs":{},"的":{"docs":{},"选":{"docs":{},"择":{"docs":{},"信":{"docs":{},"号":{"docs":{},"中":{"docs":{},"只":{"docs":{},"有":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}},",":{"docs":{"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886}}},"操":{"docs":{},"作":{"docs":{},"数":{"docs":{},"必":{"docs":{},"须":{"docs":{},"完":{"docs":{},"全":{"docs":{},"相":{"docs":{},"同":{"docs":{},"结":{"docs":{},"果":{"docs":{},"才":{"docs":{},"为":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}}}}}},"结":{"docs":{},"果":{"docs":{},"也":{"docs":{},"是":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}},"我":{"docs":{},"们":{"docs":{},"要":{"docs":{},"一":{"docs":{},"种":{"docs":{},"不":{"docs":{},"能":{"docs":{},"够":{"docs":{},"被":{"docs":{},"转":{"docs":{},"换":{"docs":{},"为":{"docs":{},"机":{"docs":{},"器":{"docs":{},"码":{"docs":{},"的":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}}},"可":{"docs":{},"不":{"docs":{},"可":{"docs":{},"以":{"docs":{},"将":{"docs":{},"延":{"docs":{},"迟":{"docs":{},"和":{"docs":{},"移":{"docs":{},"位":{"docs":{},"的":{"docs":{},"功":{"docs":{},"能":{"docs":{},"交":{"docs":{},"给":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"执":{"docs":{},"行":{"docs":{},"呢":{"docs":{},"?":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}}}}}}}}}}}}},"为":{"docs":{},"什":{"docs":{},"么":{"docs":{},"还":{"docs":{},"要":{"docs":{},"学":{"docs":{},"习":{"docs":{},"栈":{"docs":{},"呢":{"docs":{},"?":{"docs":{},"其":{"docs":{},"实":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}},"它":{"docs":{},"是":{"docs":{},"怎":{"docs":{},"么":{"docs":{},"知":{"docs":{},"道":{"docs":{},"函":{"docs":{},"数":{"docs":{},"传":{"docs":{},"入":{"docs":{},"的":{"docs":{},"参":{"docs":{},"数":{"docs":{},"应":{"docs":{},"该":{"docs":{},"从":{"docs":{},"哪":{"docs":{},"里":{"docs":{},"获":{"docs":{},"取":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}}}}}}},"双":{"docs":{},"击":{"docs":{},"文":{"docs":{},"件":{"docs":{},"名":{"docs":{},"可":{"docs":{},"以":{"docs":{},"在":{"docs":{},"右":{"docs":{},"侧":{"docs":{},"打":{"docs":{},"开":{"docs":{},"窗":{"docs":{},"口":{"docs":{},"查":{"docs":{},"看":{"docs":{},"并":{"docs":{},"编":{"docs":{},"辑":{"docs":{},"该":{"docs":{},"文":{"docs":{},"件":{"docs":{},"的":{"docs":{},"内":{"docs":{},"容":{"docs":{},".":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406}}},",":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}}}}}}}}}}}}}}}}}}}}}}}}}},"启":{"docs":{},"动":{"docs":{},"后":{"docs":{},",":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406}}}}}},"处":{"docs":{},"理":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}},"器":{"docs":{},"中":{"docs":{},"各":{"docs":{},"个":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"的":{"docs":{},"值":{"docs":{},",":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406}}}}}}}}}}},"内":{"docs":{},"核":{"docs":{},"和":{"docs":{},"一":{"docs":{},"个":{"docs":{},"用":{"docs":{},"于":{"docs":{},"存":{"docs":{},"储":{"docs":{},"指":{"docs":{},"令":{"docs":{},"代":{"docs":{},"码":{"docs":{},"的":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372}}}}}}}}}}}}}}}},"核":{"docs":{},"的":{"docs":{},"特":{"docs":{},"性":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}},"通":{"docs":{},"过":{"docs":{},"地":{"docs":{},"址":{"docs":{},"编":{"docs":{},"码":{"docs":{},"访":{"docs":{},"问":{"docs":{},"外":{"docs":{},"设":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}},"只":{"docs":{},"需":{"docs":{},"要":{"docs":{},"控":{"docs":{},"制":{"docs":{},"延":{"docs":{},"迟":{"docs":{},"信":{"docs":{},"息":{"docs":{},"和":{"docs":{},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"端":{"docs":{},"口":{"docs":{},"的":{"docs":{},"输":{"docs":{},"出":{"docs":{},"模":{"docs":{},"式":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}}}}}}},"其":{"docs":{},"该":{"docs":{},"怎":{"docs":{},"么":{"docs":{},"去":{"docs":{},"干":{"docs":{},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"这":{"docs":{},"件":{"docs":{},"事":{"docs":{},"情":{"docs":{},"就":{"docs":{},"可":{"docs":{},"以":{"docs":{},"了":{"docs":{},",":{"docs":{"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886}}}}}}}}}}}}}}}}}}}}}}}},"能":{"docs":{},"做":{"docs":{},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"这":{"docs":{},"一":{"docs":{},"件":{"docs":{},"事":{"docs":{},".":{"docs":{"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886}}}}}}}}}}}}},"的":{"docs":{},"执":{"docs":{},"行":{"docs":{},"效":{"docs":{},"率":{"docs":{},"太":{"docs":{},"低":{"docs":{},",":{"docs":{"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886}}}}}}}}}}}},"于":{"docs":{},"激":{"docs":{},"活":{"docs":{},"状":{"docs":{},"态":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}},"界":{"docs":{},"面":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406}},"中":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}},"的":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.004962779156327543}}}},"最":{"docs":{},"后":{"docs":{},"一":{"docs":{},"行":{"docs":{},"工":{"docs":{},"具":{"docs":{},"栏":{"docs":{},"中":{"docs":{},"的":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}},"的":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.007444168734491315}}}}},"窗":{"docs":{},"口":{"docs":{},"中":{"docs":{},"包":{"docs":{},"含":{"docs":{},"菜":{"docs":{},"单":{"docs":{},"栏":{"docs":{},"、":{"docs":{},"快":{"docs":{},"捷":{"docs":{},"键":{"docs":{},"、":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"界":{"docs":{},"面":{"docs":{},"、":{"docs":{},"内":{"docs":{},"存":{"docs":{},"界":{"docs":{},"面":{"docs":{},"等":{"docs":{},".":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406}}}}}}}}}}}}}}}}}}}}}}}}}}},"菜":{"docs":{},"单":{"docs":{},"栏":{"docs":{},"中":{"docs":{},"依":{"docs":{},"次":{"docs":{},"为":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.014492753623188406},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818}}}}}}},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}},"安":{"docs":{},"装":{"docs":{},"时":{"docs":{},"需":{"docs":{},"要":{"docs":{},"选":{"docs":{},"择":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}}}}}}},"推":{"docs":{},"荐":{"docs":{},"使":{"docs":{},"用":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}},"地":{"docs":{},"址":{"docs":{},"分":{"docs":{},"配":{"docs":{},",":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}}}}},"挽":{"docs":{},"输":{"docs":{},"出":{"docs":{},":":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}},"核":{"docs":{},"打":{"docs":{},"包":{"docs":{},"以":{"docs":{},"供":{"docs":{},"重":{"docs":{},"用":{"docs":{},",":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}}}}}}},"发":{"docs":{},"出":{"docs":{},"的":{"docs":{},"写":{"docs":{},"数":{"docs":{},"据":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}},"版":{"docs":{},"本":{"docs":{},",":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.0125}}}}},"q":{"docs":{},"u":{"docs":{},"a":{"docs":{},"r":{"docs":{},"t":{"docs":{},"u":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.03636363636363636}}}}}},"e":{"docs":{},"s":{"docs":{},"t":{"docs":{},"i":{"docs":{},"o":{"docs":{},"n":{"docs":{},"使":{"docs":{},"用":{"docs":{},"条":{"docs":{},"件":{"docs":{},"运":{"docs":{},"算":{"docs":{},"符":{"docs":{},"时":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}}}}}}}}}},"官":{"docs":{},"网":{"docs":{},"上":{"docs":{},"可":{"docs":{},"以":{"docs":{},"下":{"docs":{},"载":{"docs":{},"到":{"docs":{},"免":{"docs":{},"费":{"docs":{},"版":{"docs":{},",":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.01818181818181818}}}}}}}}}}}}}},"\"":{"docs":{},"c":{"docs":{},"o":{"docs":{},"r":{"docs":{},"t":{"docs":{},"e":{"docs":{},"x":{"docs":{},"m":{"0":{"docs":{},"_":{"docs":{},"s":{"docs":{},"o":{"docs":{},"c":{"docs":{},"\"":{"docs":{"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655}}},"/":{"docs":{},"t":{"docs":{},"a":{"docs":{},"s":{"docs":{},"k":{"1":{"docs":{},"/":{"docs":{},"r":{"docs":{},"t":{"docs":{},"l":{"docs":{},"/":{"docs":{},"a":{"docs":{},"h":{"docs":{},"b":{"docs":{},"l":{"docs":{},"i":{"docs":{},"t":{"docs":{},"e":{"docs":{},"_":{"docs":{},"d":{"docs":{},"e":{"docs":{},"c":{"docs":{},"o":{"docs":{},"d":{"docs":{},"e":{"docs":{},"r":{"docs":{},".":{"docs":{},"v":{"docs":{},"\"":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}}}}}}}}}}}}}}}}}},"2":{"docs":{},"/":{"docs":{},"p":{"docs":{},"r":{"docs":{},"o":{"docs":{},"j":{"docs":{},"e":{"docs":{},"c":{"docs":{},"t":{"0":{"docs":{},"/":{"docs":{},"r":{"docs":{},"t":{"docs":{},"l":{"docs":{},"/":{"docs":{},"g":{"docs":{},"p":{"docs":{},"i":{"docs":{},"o":{"docs":{},".":{"docs":{},"v":{"docs":{},"\"":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}},"docs":{}}}}}}}}}},"docs":{}}}},"e":{"docs":{},"s":{"docs":{},"t":{"3":{"docs":{},"/":{"docs":{},"w":{"docs":{},"a":{"docs":{},"t":{"docs":{},"e":{"docs":{},"r":{"docs":{},"l":{"docs":{},"i":{"docs":{},"g":{"docs":{},"h":{"docs":{},"t":{"docs":{},"\"":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}}}},"docs":{}}}}}},".":{"docs":{},"v":{"docs":{},"\"":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}},"docs":{}}}}}}}},"施":{"docs":{},"法":{"docs":{},"\"":{"docs":{},"让":{"docs":{"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":2.5344827586206895}}}}}},"#":{"docs":{},"\"":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}},"=":{"docs":{},"\"":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}},"不":{"docs":{},"确":{"docs":{},"定":{"docs":{},"的":{"docs":{},"\"":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}},"人":{"docs":{},"工":{"docs":{},"链":{"docs":{},"接":{"docs":{},"器":{"docs":{},"\"":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}},"伪":{"docs":{},"指":{"docs":{},"令":{"docs":{},"\"":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}},"声":{"docs":{},"明":{"docs":{},"\"":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}},"手":{"docs":{},"动":{"docs":{},"分":{"docs":{},"配":{"docs":{},"地":{"docs":{},"址":{"docs":{},"\"":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}},"定":{"docs":{},"义":{"docs":{},"\"":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}},"替":{"docs":{},"换":{"docs":{},"\"":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}},"生":{"docs":{},"成":{"docs":{},"\"":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}},".":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}},"搬":{"docs":{},"硬":{"docs":{},"套":{"docs":{},"\"":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}},"符":{"docs":{},"号":{"docs":{},"化":{"docs":{},"\"":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}},"编":{"docs":{},"译":{"docs":{},"预":{"docs":{},"处":{"docs":{},"理":{"docs":{},"指":{"docs":{},"令":{"docs":{},"\"":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}},"风":{"docs":{},"格":{"docs":{},"\"":{"docs":{},"伪":{"docs":{},"指":{"docs":{},"令":{"docs":{},"是":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}},"/":{"docs":{},"c":{"docs":{},"o":{"docs":{},"r":{"docs":{},"t":{"docs":{},"e":{"docs":{},"x":{"docs":{},"m":{"0":{"docs":{},"_":{"docs":{},"s":{"docs":{},"o":{"docs":{},"c":{"docs":{},"/":{"docs":{},"t":{"docs":{},"a":{"docs":{},"s":{"docs":{},"k":{"0":{"docs":{},"/":{"docs":{},"k":{"docs":{},"e":{"docs":{},"i":{"docs":{},"l":{"docs":{},"/":{"docs":{},"\"":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.004962779156327543}}}}}}}}}},"docs":{}}}}}}}}}}},"docs":{}}}}}}}},"t":{"docs":{},"a":{"docs":{},"s":{"docs":{},"k":{"2":{"docs":{},"/":{"docs":{},"p":{"docs":{},"r":{"docs":{},"o":{"docs":{},"j":{"docs":{},"e":{"docs":{},"c":{"docs":{},"t":{"0":{"docs":{},"/":{"docs":{},"k":{"docs":{},"e":{"docs":{},"i":{"docs":{},"l":{"docs":{},"/":{"docs":{},"s":{"docs":{},"t":{"docs":{},"a":{"docs":{},"r":{"docs":{},"t":{"docs":{},"u":{"docs":{},"p":{"docs":{},"_":{"docs":{},"c":{"docs":{},"m":{"docs":{},"s":{"docs":{},"d":{"docs":{},"k":{"docs":{},"_":{"docs":{},"c":{"docs":{},"m":{"0":{"docs":{},".":{"docs":{},"s":{"docs":{},"\"":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}},"docs":{}}}}}}}}}}}}}}}}}}}}}}}},"docs":{}}}}}}}},"k":{"docs":{},"e":{"docs":{},"i":{"docs":{},"l":{"docs":{},"/":{"docs":{},"s":{"docs":{},"t":{"docs":{},"a":{"docs":{},"r":{"docs":{},"t":{"docs":{},"u":{"docs":{},"p":{"docs":{},"_":{"docs":{},"c":{"docs":{},"m":{"docs":{},"s":{"docs":{},"d":{"docs":{},"k":{"docs":{},"_":{"docs":{},"c":{"docs":{},"m":{"0":{"docs":{},".":{"docs":{},"s":{"docs":{},"\"":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}},"docs":{}}}}}}}}}}}}}}}}}}}}}}}},"docs":{}}}}}},"a":{"docs":{},"d":{"docs":{},"d":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}},"h":{"docs":{},"b":{"docs":{},"l":{"docs":{},"i":{"docs":{},"t":{"docs":{},"e":{"docs":{},"_":{"docs":{},"d":{"docs":{},"e":{"docs":{},"c":{"docs":{},"o":{"docs":{},"d":{"docs":{},"e":{"docs":{},"r":{"docs":{},".":{"docs":{},"v":{"docs":{},"\"":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}}}}}}}}},"d":{"docs":{},"o":{"docs":{},"n":{"docs":{},"’":{"docs":{},"t":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}},"f":{"docs":{},"r":{"docs":{},"o":{"docs":{},"m":{"docs":{},"e":{"docs":{},"l":{"docs":{},"f":{"docs":{},"\"":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}},"o":{"docs":{},"p":{"docs":{},"t":{"docs":{},"i":{"docs":{},"o":{"docs":{},"n":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}},"s":{"docs":{},"e":{"docs":{},"l":{"docs":{},"e":{"docs":{},"c":{"docs":{},"t":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}},"t":{"docs":{},"a":{"docs":{},"r":{"docs":{},"t":{"docs":{},"u":{"docs":{},"p":{"docs":{},"_":{"docs":{},"c":{"docs":{},"m":{"docs":{},"s":{"docs":{},"d":{"docs":{},"k":{"docs":{},"_":{"docs":{},"c":{"docs":{},"m":{"0":{"docs":{},".":{"docs":{},"s":{"docs":{},"\"":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}},"docs":{}}}}}}}}}}}}}}}}},"u":{"docs":{},"p":{"docs":{},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}},"s":{"docs":{},"e":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.004962779156327543}}}}},"下":{"docs":{},"载":{"docs":{},"\"":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}},"魔":{"docs":{},"术":{"docs":{},"棒":{"docs":{},"\"":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}},"反":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"\"":{"docs":{},"?":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}},"复":{"docs":{},"横":{"docs":{},"跳":{"docs":{},"\"":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}},"死":{"docs":{},"心":{"docs":{},"眼":{"docs":{},"\"":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}},"保":{"docs":{},"护":{"docs":{},"现":{"docs":{},"场":{"docs":{},"\"":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}},"先":{"docs":{},"入":{"docs":{},"后":{"docs":{},"出":{"docs":{},"\"":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.01092896174863388}}}}}}},"压":{"docs":{},"在":{"docs":{},"下":{"docs":{},"面":{"docs":{},"\"":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}},"合":{"docs":{},"并":{"docs":{},"\"":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}},"嵌":{"docs":{},"套":{"docs":{},"狂":{"docs":{},"魔":{"docs":{},"\"":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}},"开":{"docs":{},"辟":{"docs":{},"\"":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}},"无":{"docs":{},"用":{"docs":{},"功":{"docs":{},"\"":{"docs":{},"?":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.01092896174863388}}}}}}},"栈":{"docs":{},"\"":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}},"点":{"docs":{},"石":{"docs":{},"成":{"docs":{},"金":{"docs":{},"\"":{"docs":{"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":2.5454545454545454}}}}}}},"r":{"docs":{},"t":{"docs":{},"l":{"docs":{},"设":{"docs":{},"计":{"docs":{},"\"":{"docs":{},".":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}},"程":{"docs":{},"序":{"docs":{},"\"":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}},"灯":{"docs":{},",":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":2.0232558139534884},"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},".":{"docs":{},"/":{"docs":{},"r":{"docs":{},"t":{"docs":{},"l":{"docs":{},"/":{"docs":{},"w":{"docs":{},"a":{"docs":{},"t":{"docs":{},"e":{"docs":{},"r":{"docs":{},"l":{"docs":{},"i":{"docs":{},"g":{"docs":{},"h":{"docs":{},"t":{"docs":{},".":{"docs":{},"v":{"docs":{},"\"":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}}}}}}}}}}},"同":{"docs":{},"时":{"docs":{},"\"":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}},"关":{"docs":{},"于":{"docs":{},"本":{"docs":{},"书":{"docs":{},"的":{"docs":{},"配":{"docs":{},"套":{"docs":{},"代":{"docs":{},"码":{"docs":{},"本":{"docs":{},"书":{"docs":{},"提":{"docs":{},"供":{"docs":{},"的":{"docs":{},"代":{"docs":{},"码":{"docs":{},"工":{"docs":{},"程":{"docs":{},"名":{"docs":{},"为":{"docs":{"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655}}}}}}}}}}}}}}}}}}},"网":{"docs":{},"页":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}},"这":{"docs":{},"一":{"docs":{},"步":{"docs":{},"如":{"docs":{},"果":{"docs":{},"你":{"docs":{},"还":{"docs":{},"想":{"docs":{},"了":{"docs":{},"解":{"docs":{},"更":{"docs":{},"多":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}},"实":{"docs":{},"验":{"docs":{},"考":{"docs":{},"试":{"docs":{},"难":{"docs":{},"度":{"docs":{},"说":{"docs":{},"明":{"docs":{},"实":{"docs":{},"验":{"docs":{},"考":{"docs":{},"试":{"docs":{},"难":{"docs":{},"度":{"docs":{},"会":{"docs":{},"略":{"docs":{},"高":{"docs":{},"于":{"docs":{},"课":{"docs":{},"程":{"docs":{},"实":{"docs":{},"验":{"docs":{},"内":{"docs":{},"容":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}}}}}}}},"系":{"docs":{},"运":{"docs":{},"算":{"docs":{},"符":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}},"动":{"docs":{},"起":{"docs":{},"来":{"docs":{"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":2.5344827586206895}}}}},"(":{"0":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}},"docs":{},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"1":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}},"docs":{}}}}},"实":{"docs":{},"验":{"docs":{},"指":{"docs":{},"导":{"docs":{},"书":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.013071895424836602}}}}}}},"你":{"docs":{},"也":{"docs":{},"可":{"docs":{},"以":{"docs":{},"给":{"docs":{},"工":{"docs":{},"程":{"docs":{},"取":{"docs":{},"你":{"docs":{},"喜":{"docs":{},"欢":{"docs":{},"的":{"docs":{},"名":{"docs":{},"字":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}}}}},"代":{"docs":{},"码":{"docs":{},"中":{"docs":{},"的":{"docs":{},"r":{"docs":{},"e":{"docs":{},"s":{"docs":{},"e":{"docs":{},"t":{"docs":{},"_":{"docs":{},"h":{"docs":{},"a":{"docs":{},"n":{"docs":{},"d":{"docs":{},"l":{"docs":{},"e":{"docs":{},"r":{"docs":{},")":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}}}}}}}},"当":{"docs":{},"然":{"docs":{},"这":{"docs":{},"个":{"docs":{},"c":{"docs":{},"p":{"docs":{},"u":{"docs":{},"是":{"docs":{},"软":{"docs":{},"件":{"docs":{},"模":{"docs":{},"拟":{"docs":{},"出":{"docs":{},"来":{"docs":{},"的":{"docs":{},")":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}}}}}},"汇":{"docs":{},"编":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}},"/":{"docs":{},"*":{"docs":{},"p":{"docs":{},"o":{"docs":{},"r":{"docs":{},"t":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.037800687285223365},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.022357723577235773},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.030303030303030304}}}}}}}},"c":{"docs":{},"l":{"docs":{},"k":{"docs":{},")":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0040650406504065045},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.005509641873278237}}}}}},"p":{"docs":{},"u":{"docs":{},"r":{"docs":{},"e":{"docs":{},"s":{"docs":{},"e":{"docs":{},"t":{"docs":{},"n":{"docs":{},")":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0040650406504065045},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.005509641873278237}}}}}}}}}}}}},"h":{"docs":{},"a":{"docs":{},"d":{"docs":{},"d":{"docs":{},"r":{"docs":{},"[":{"3":{"1":{"docs":{},":":{"1":{"6":{"docs":{},"]":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.00425531914893617}}}},"docs":{}},"4":{"docs":{},"]":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.00425531914893617}}}},"docs":{}}},"docs":{}},"docs":{}},"_":{"docs":{},"p":{"0":{"docs":{},")":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}},"1":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"2":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"4":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}},"docs":{}}}}}},"r":{"docs":{},"d":{"docs":{},"w":{"docs":{},"a":{"docs":{},"r":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}},"p":{"docs":{},"r":{"docs":{},"o":{"docs":{},"t":{"docs":{},"_":{"docs":{},"p":{"0":{"docs":{},")":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}},"1":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"2":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"4":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}},"docs":{}}}}}}},"r":{"docs":{},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"docs":{},"_":{"docs":{},"p":{"0":{"docs":{},")":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}},"1":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"2":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"4":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}},"docs":{}}}}}}},"e":{"docs":{},"a":{"docs":{},"d":{"docs":{},"y":{"docs":{},"_":{"docs":{},"p":{"0":{"docs":{},")":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}},"1":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"2":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"4":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}},"docs":{}}},"o":{"docs":{},"u":{"docs":{},"t":{"docs":{},"_":{"docs":{},"p":{"0":{"docs":{},")":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}},"1":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"2":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"4":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}},"docs":{}}}}}}}}},"s":{"docs":{},"p":{"docs":{},"_":{"docs":{},"p":{"0":{"docs":{},")":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}},"1":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"2":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"4":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}},"docs":{}}}}}}},"s":{"docs":{},"e":{"docs":{},"l":{"docs":{},"_":{"docs":{},"p":{"0":{"docs":{},")":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}},"1":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"2":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"4":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}},"docs":{}}}}},"i":{"docs":{},"z":{"docs":{},"e":{"docs":{},"_":{"docs":{},"p":{"0":{"docs":{},")":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}},"1":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"2":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"4":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}},"docs":{}}}}}}},"t":{"docs":{},"r":{"docs":{},"a":{"docs":{},"n":{"docs":{},"s":{"docs":{},"_":{"docs":{},"p":{"0":{"docs":{},")":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}},"1":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"2":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"4":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}},"docs":{}}}}}}}},"w":{"docs":{},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"docs":{},"_":{"docs":{},"p":{"0":{"docs":{},")":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}},"1":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"2":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"4":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}},"docs":{}}}}}}},"r":{"docs":{},"i":{"docs":{},"t":{"docs":{},"e":{"docs":{},"_":{"docs":{},"p":{"0":{"docs":{},")":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}},"1":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"2":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"4":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}},"docs":{}}}}}}}}},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{},"c":{"docs":{},"o":{"docs":{},"d":{"docs":{},"e":{"docs":{},")":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976}}},"_":{"docs":{},"r":{"docs":{},"a":{"docs":{},"d":{"docs":{},"d":{"docs":{},"r":{"docs":{},")":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976}}}}}}}},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"docs":{},")":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976}}}}}}}}},"w":{"docs":{},"a":{"docs":{},"d":{"docs":{},"d":{"docs":{},"r":{"docs":{},")":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976}}}}}}}},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"docs":{},")":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976}}}}}}}},"r":{"docs":{},"i":{"docs":{},"t":{"docs":{},"e":{"docs":{},")":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976}}}}}}}}}}}}},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"docs":{},"_":{"docs":{},"r":{"docs":{},"a":{"docs":{},"d":{"docs":{},"d":{"docs":{},"r":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}}}},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}}}}},"w":{"docs":{},"a":{"docs":{},"d":{"docs":{},"d":{"docs":{},"r":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}}}},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}}}},"r":{"docs":{},"i":{"docs":{},"t":{"docs":{},"e":{"docs":{},")":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}}}}}}}}}}},"e":{"docs":{},"g":{"docs":{},"i":{"docs":{},"s":{"docs":{},"t":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}},"在":{"docs":{},"实":{"docs":{},"验":{"docs":{},"指":{"docs":{},"导":{"docs":{},"书":{"docs":{},"第":{"docs":{},"三":{"docs":{},"章":{"docs":{},"中":{"docs":{},"有":{"docs":{},"详":{"docs":{},"细":{"docs":{},"的":{"docs":{},"介":{"docs":{},"绍":{"docs":{},")":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976}}}}}}}}}}}}}}}}}}},"总":{"docs":{},"线":{"docs":{},"操":{"docs":{},"作":{"docs":{},"的":{"docs":{},"地":{"docs":{},"址":{"docs":{},"为":{"0":{"docs":{},"x":{"0":{"0":{"0":{"0":{"docs":{},"x":{"docs":{},"x":{"docs":{},"x":{"docs":{},"x":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}}},"docs":{}}}}}}}}},"p":{"docs":{},"o":{"docs":{},"r":{"docs":{},"t":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}},"s":{"docs":{},"e":{"docs":{},"d":{"docs":{},"g":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}},"i":{"docs":{},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"docs":{},")":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522}}}}}}}},"o":{"docs":{},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522}}}}}}}},"u":{"docs":{},"t":{"docs":{},"e":{"docs":{},"n":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522}}}}}}}}},"w":{"docs":{},"a":{"docs":{},"t":{"docs":{},"e":{"docs":{},"r":{"docs":{},"l":{"docs":{},"i":{"docs":{},"g":{"docs":{},"h":{"docs":{},"t":{"docs":{},"_":{"docs":{},"m":{"docs":{},"o":{"docs":{},"d":{"docs":{},"e":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}}}},"s":{"docs":{},"p":{"docs":{},"e":{"docs":{},"e":{"docs":{},"d":{"docs":{},")":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}}}}}}}}}}}}}}},"(":{"docs":{},"(":{"docs":{},"b":{"docs":{},"[":{"0":{"docs":{},"]":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"docs":{}}}}},"全":{"docs":{},"等":{"docs":{},")":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},"*":{"docs":{},")":{"docs":{},"b":{"docs":{},"e":{"docs":{},"g":{"docs":{},"i":{"docs":{},"n":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}},"也":{"docs":{},"就":{"docs":{},"是":{"docs":{},"指":{"docs":{},"令":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},")":{"docs":{},"的":{"docs":{},"使":{"docs":{},"能":{"docs":{},"信":{"docs":{},"号":{"docs":{},"赋":{"docs":{},"给":{"docs":{},"片":{"docs":{},"选":{"docs":{},"信":{"docs":{},"号":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}}}}}}}}}}}}},".":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.003875968992248062},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},".":{"docs":{},".":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.006535947712418301}},".":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}},"对":{"docs":{},"于":{"docs":{},"这":{"docs":{},"些":{"docs":{},"问":{"docs":{},"题":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}},"a":{"docs":{},"x":{"docs":{},"f":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.01240694789081886},"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}},"h":{"docs":{},"e":{"docs":{},"x":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}},"a":{"docs":{},"d":{"docs":{},"d":{"docs":{},"r":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0040650406504065045},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.005509641873278237}}}}}},"c":{"docs":{},"l":{"docs":{},"k":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0040650406504065045},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.005509641873278237}}}}},"p":{"docs":{},"r":{"docs":{},"o":{"docs":{},"t":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0040650406504065045},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.005509641873278237}}}}}},"r":{"docs":{},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0040650406504065045},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.005509641873278237}}}}}},"e":{"docs":{},"a":{"docs":{},"d":{"docs":{},"i":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0040650406504065045},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.005509641873278237}}},"y":{"docs":{},"o":{"docs":{},"u":{"docs":{},"t":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0040650406504065045},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.005509641873278237}}}}}}}},"s":{"docs":{},"e":{"docs":{},"t":{"docs":{},"n":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0040650406504065045},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.005509641873278237}}}}},"p":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0040650406504065045},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.005509641873278237}}}}}},"s":{"docs":{},"e":{"docs":{},"l":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0040650406504065045},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.005509641873278237}}}},"i":{"docs":{},"z":{"docs":{},"e":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0040650406504065045},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.005509641873278237}}}}}},"t":{"docs":{},"r":{"docs":{},"a":{"docs":{},"n":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0040650406504065045},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.005509641873278237}}}}}},"w":{"docs":{},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0040650406504065045},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.005509641873278237}}}}}},"r":{"docs":{},"i":{"docs":{},"t":{"docs":{},"e":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0040650406504065045},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.005509641873278237}}}}}}}},"t":{"docs":{},"x":{"docs":{},"t":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}},"o":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.01485148514851485}},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522}}}}}},"u":{"docs":{},"t":{"docs":{},"e":{"docs":{},"n":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522}}}}}}},"b":{"docs":{},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{},"_":{"docs":{},"r":{"docs":{},"d":{"docs":{},"a":{"docs":{},"d":{"docs":{},"d":{"docs":{},"r":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}},"t":{"docs":{},"a":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}}},"w":{"docs":{},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}},"r":{"docs":{},"a":{"docs":{},"d":{"docs":{},"d":{"docs":{},"r":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}},"i":{"docs":{},"t":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}}}}}}},"i":{"docs":{},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522}}}}}}},"w":{"docs":{},"a":{"docs":{},"t":{"docs":{},"e":{"docs":{},"r":{"docs":{},"l":{"docs":{},"i":{"docs":{},"g":{"docs":{},"h":{"docs":{},"t":{"docs":{},"_":{"docs":{},"m":{"docs":{},"o":{"docs":{},"d":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}},"s":{"docs":{},"p":{"docs":{},"e":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}}}}}}}}}}}}},";":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.003875968992248062},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.005509641873278237},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.00851063829787234}},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"1":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}},"docs":{}}}}},"l":{"docs":{},"d":{"docs":{},"r":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.006535947712418301}}}}},"地":{"docs":{},"址":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}},"汇":{"docs":{},"编":{"docs":{},"得":{"docs":{},"到":{"docs":{},"的":{"docs":{},"机":{"docs":{},"器":{"docs":{},"码":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}},"源":{"docs":{},"代":{"docs":{},"码":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}},"通":{"docs":{},"过":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.006535947712418301}}}},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},";":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.009900990099009901}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"i":{"docs":{},"n":{"docs":{},"s":{"docs":{},"e":{"docs":{},"t":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.009900990099009901}}}}},"t":{"docs":{},"e":{"docs":{},"r":{"docs":{},"v":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.008130081300813009},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}},";":{"docs":{},";":{"docs":{},";":{"docs":{},";":{"docs":{},";":{"docs":{},";":{"docs":{},";":{"docs":{},";":{"docs":{},";":{"docs":{},";":{"docs":{},";":{"docs":{},";":{"docs":{},";":{"docs":{},";":{"docs":{},";":{"docs":{},";":{"docs":{},";":{"docs":{},";":{"docs":{},";":{"docs":{},";":{"docs":{},";":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}}}}}}}}}}}}}}}}}}},"g":{"docs":{},"p":{"docs":{},"i":{"docs":{},"o":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522}},"_":{"0":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"1":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"2":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"3":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"4":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"5":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"6":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"7":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"docs":{}}}}}},"r":{"docs":{},"e":{"docs":{},"a":{"docs":{},"d":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}},"s":{"docs":{},"e":{"docs":{},"t":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}},"t":{"docs":{},"o":{"docs":{},"r":{"docs":{},"e":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.008130081300813009}}}}}}},"w":{"docs":{},"a":{"docs":{},"t":{"docs":{},"e":{"docs":{},"r":{"docs":{},"l":{"docs":{},"i":{"docs":{},"g":{"docs":{},"h":{"docs":{},"t":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}},"=":{"0":{"docs":{},"x":{"0":{"0":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"1":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522}}},"2":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"4":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"8":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"docs":{}},"1":{"0":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"docs":{}},"2":{"0":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"docs":{}},"4":{"0":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"docs":{}},"8":{"0":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"docs":{}},"docs":{}}},"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.013745704467353952},"lab3/background.html":{"ref":"lab3/background.html","tf":0.007751937984496124},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.024390243902439025},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0040650406504065045},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.011019283746556474},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.026415094339622643},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.036170212765957444}},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"1":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}},"docs":{}}}}},"=":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.00851063829787234}},"\\":{"docs":{},"=":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774}}}}},"、":{"docs":{},"!":{"docs":{},"=":{"docs":{},"=":{"docs":{},"(":{"docs":{},"不":{"docs":{},"全":{"docs":{},"等":{"docs":{},")":{"docs":{},"、":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}}},"a":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.00425531914893617}}}},"[":{"0":{"docs":{},"]":{"docs":{},")":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}},"1":{"docs":{},":":{"0":{"docs":{},"]":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"docs":{}}},"2":{"docs":{},":":{"0":{"docs":{},"]":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"docs":{}},"]":{"docs":{},")":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}},"7":{"docs":{},":":{"0":{"docs":{},"]":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.00425531914893617}}}},"docs":{}}},"docs":{},"p":{"docs":{},"c":{"docs":{},",":{"docs":{},"#":{"0":{"docs":{},"x":{"4":{"0":{"docs":{},"]":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}},"docs":{}},"docs":{}}},"docs":{}}}}},"r":{"0":{"docs":{},",":{"docs":{},"#":{"0":{"docs":{},"]":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}},"docs":{}}},"]":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}},"2":{"docs":{},"]":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.008130081300813009},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}},"3":{"docs":{},"]":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}},"4":{"docs":{},"]":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522}}}},"docs":{}},"g":{"docs":{},"e":{"docs":{},"t":{"docs":{},"_":{"docs":{},"n":{"docs":{},"e":{"docs":{},"t":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"p":{"docs":{},"o":{"docs":{},"r":{"docs":{},"t":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.024390243902439025},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.03581267217630854}}}}}}}}}}},"|":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.006535947712418301},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.009433962264150943}}},"两":{"docs":{},"种":{"docs":{},"风":{"docs":{},"格":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}},"不":{"docs":{},"同":{"docs":{},"的":{"docs":{},"方":{"docs":{},"式":{"docs":{},"实":{"docs":{},"现":{"docs":{},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"就":{"docs":{},"体":{"docs":{},"现":{"docs":{},"了":{"docs":{},"我":{"docs":{},"们":{"docs":{},"常":{"docs":{},"说":{"docs":{},"的":{"docs":{},"软":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"结":{"docs":{},"合":{"docs":{},".":{"docs":{"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886}}}}}}}}}}}}}}}}}}}}}}}}}}}},"个":{"docs":{},"选":{"docs":{},"项":{"docs":{},".":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}},"了":{"docs":{},"解":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.006535947712418301}}}},"于":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}},"是":{"docs":{},"便":{"docs":{},"有":{"docs":{},"了":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"控":{"docs":{},"制":{"docs":{},"伪":{"docs":{},"指":{"docs":{},"令":{"docs":{},"和":{"docs":{},"符":{"docs":{},"号":{"docs":{},"定":{"docs":{},"义":{"docs":{},"伪":{"docs":{},"指":{"docs":{},"令":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}}}}}}}},"我":{"docs":{},"们":{"docs":{},"希":{"docs":{},"望":{"docs":{},"通":{"docs":{},"过":{"docs":{},"一":{"docs":{},"种":{"docs":{},"方":{"docs":{},"式":{"docs":{},"使":{"docs":{},"这":{"docs":{},"些":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}},"有":{"docs":{},"了":{"docs":{},"反":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"器":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}},"仅":{"docs":{},"依":{"docs":{},"靠":{"docs":{},"机":{"docs":{},"器":{"docs":{},"码":{"docs":{},"运":{"docs":{},"行":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}},"支":{"docs":{},"持":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}},"伪":{"docs":{},"指":{"docs":{},"令":{"docs":{},"做":{"docs":{},"了":{"docs":{},"哪":{"docs":{},"些":{"docs":{},"事":{"docs":{},":":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}},"加":{"docs":{},"载":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}},"把":{"docs":{},"变":{"docs":{},"量":{"docs":{},"地":{"docs":{},"址":{"docs":{},"加":{"docs":{},"载":{"docs":{},"到":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"中":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}},"时":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}},"是":{"docs":{},"为":{"docs":{},"了":{"docs":{},"方":{"docs":{},"便":{"docs":{},"开":{"docs":{},"发":{"docs":{},"者":{"docs":{},"而":{"docs":{},"诞":{"docs":{},"生":{"docs":{},"的":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}},"什":{"docs":{},"么":{"docs":{},"东":{"docs":{},"西":{"docs":{},".":{"docs":{},"我":{"docs":{},"们":{"docs":{},"在":{"docs":{},"程":{"docs":{},"序":{"docs":{},"编":{"docs":{},"写":{"docs":{},"中":{"docs":{},"经":{"docs":{},"常":{"docs":{},"遇":{"docs":{},"到":{"docs":{},"这":{"docs":{},"样":{"docs":{},"两":{"docs":{},"种":{"docs":{},"问":{"docs":{},"题":{"docs":{},":":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}}}}}}}}}}}}}},"有":{"docs":{},"的":{"docs":{},"小":{"docs":{},"伙":{"docs":{},"伴":{"docs":{},"又":{"docs":{},"有":{"docs":{},"问":{"docs":{},"题":{"docs":{},"了":{"docs":{},":":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}},"的":{"docs":{},"不":{"docs":{},"同":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}},"能":{"docs":{},"够":{"docs":{},"实":{"docs":{},"现":{"docs":{},"向":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"直":{"docs":{},"接":{"docs":{},"加":{"docs":{},"载":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}}}},"假":{"docs":{},"想":{"docs":{},"我":{"docs":{},"们":{"docs":{},"手":{"docs":{},"上":{"docs":{},"只":{"docs":{},"有":{"docs":{},"指":{"docs":{},"令":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}},"如":{"docs":{},"本":{"docs":{},"实":{"docs":{},"验":{"docs":{},"难":{"docs":{},"度":{"docs":{},"太":{"docs":{},"大":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}},"先":{"docs":{},"商":{"docs":{},"定":{"docs":{},"一":{"docs":{},"个":{"docs":{},"地":{"docs":{},"址":{"docs":{},"作":{"docs":{},"为":{"docs":{},"这":{"docs":{},"个":{"docs":{},"变":{"docs":{},"量":{"docs":{},"的":{"docs":{},"存":{"docs":{},"储":{"docs":{},"地":{"docs":{},"址":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}}}}}}},"打":{"docs":{},"开":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"千":{"docs":{},"万":{"docs":{},"切":{"docs":{},"记":{"docs":{},"不":{"docs":{},"要":{"docs":{},"对":{"docs":{},"今":{"docs":{},"天":{"docs":{},"学":{"docs":{},"到":{"docs":{},"的":{"docs":{},"东":{"docs":{},"西":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}}},"告":{"docs":{},"诉":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"器":{"docs":{},"应":{"docs":{},"该":{"docs":{},"把":{"docs":{},"指":{"docs":{},"令":{"docs":{},"翻":{"docs":{},"译":{"docs":{},"成":{"docs":{},"多":{"docs":{},"少":{"docs":{},"位":{"docs":{},"的":{"docs":{},"机":{"docs":{},"器":{"docs":{},"码":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}}}}}}}},"链":{"docs":{},"接":{"docs":{},"器":{"docs":{},"这":{"docs":{},"个":{"docs":{},"符":{"docs":{},"号":{"docs":{},"是":{"docs":{},"否":{"docs":{},"是":{"docs":{},"从":{"docs":{},"别":{"docs":{},"的":{"docs":{},"文":{"docs":{},"件":{"docs":{},"引":{"docs":{},"用":{"docs":{},"过":{"docs":{},"来":{"docs":{},"的":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}}}}}}}}}}}},"哦":{"docs":{},"!":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}},"地":{"docs":{},"址":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}},"处":{"docs":{},"的":{"docs":{},"数":{"docs":{},"据":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}},"空":{"docs":{},"间":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}},".":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}},"执":{"docs":{},"行":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}},"正":{"docs":{},"是":{"docs":{},"我":{"docs":{},"们":{"docs":{},"添":{"docs":{},"加":{"docs":{},"的":{"docs":{},"循":{"docs":{},"环":{"docs":{},"计":{"docs":{},"数":{"docs":{},"程":{"docs":{},"序":{"docs":{},"的":{"docs":{},"入":{"docs":{},"口":{"docs":{},".":{"docs":{},"复":{"docs":{},"位":{"docs":{},"中":{"docs":{},"断":{"docs":{},"服":{"docs":{},"务":{"docs":{},"程":{"docs":{},"序":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}}}}}}}}}}}}}}},"是":{"docs":{},"如":{"docs":{},"何":{"docs":{},"增":{"docs":{},"长":{"docs":{},"的":{"docs":{},"?":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}},"译":{"docs":{},"码":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"只":{"docs":{},"需":{"docs":{},"要":{"docs":{},"对":{"docs":{},"地":{"docs":{},"址":{"docs":{},"的":{"docs":{},"高":{"1":{"6":{"docs":{},"位":{"docs":{},"进":{"docs":{},"行":{"docs":{},"判":{"docs":{},"断":{"docs":{},"即":{"docs":{},"可":{"docs":{},".":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}}},"docs":{}},"docs":{}}}}}}}}}}}}},"总":{"docs":{},"线":{"docs":{},"的":{"docs":{},"值":{"docs":{},"不":{"docs":{},"处":{"docs":{},"于":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}},"必":{"docs":{},"定":{"docs":{},"处":{"docs":{},"于":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}},"为":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}},"常":{"docs":{},"见":{"docs":{},"的":{"docs":{},"伪":{"docs":{},"指":{"docs":{},"令":{"docs":{},"有":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}},"问":{"docs":{},"题":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":10.006493506493506}}}}},"数":{"docs":{},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"用":{"docs":{},"于":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"语":{"docs":{},"句":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},"量":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"类":{"docs":{},"型":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}},"循":{"docs":{},"环":{"docs":{},"的":{"docs":{},"语":{"docs":{},"句":{"docs":{},"去":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}},"往":{"docs":{},"复":{"docs":{},".":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}},"序":{"docs":{},"渐":{"docs":{},"进":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}},"总":{"docs":{},"之":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}},"共":{"docs":{},"需":{"docs":{},"要":{"docs":{},"修":{"docs":{},"改":{"docs":{},"两":{"docs":{},"个":{"docs":{},"部":{"docs":{},"分":{"docs":{},"的":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"设":{"docs":{},"计":{"docs":{},":":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}}}}}},"经":{"docs":{},"历":{"docs":{},"两":{"docs":{},"个":{"docs":{},"阶":{"docs":{},"段":{"docs":{},":":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}},"线":{"docs":{},"接":{"docs":{},"口":{"docs":{},"与":{"docs":{},"总":{"docs":{},"线":{"docs":{},"扩":{"docs":{},"展":{"docs":{},"模":{"docs":{},"块":{"docs":{},"连":{"docs":{},"接":{"docs":{},".":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}},"接":{"docs":{},"口":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}}}},"数":{"docs":{},"据":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"总":{"docs":{},"线":{"docs":{},"接":{"docs":{},"口":{"docs":{},"分":{"docs":{},"别":{"docs":{},"与":{"docs":{},"总":{"docs":{},"线":{"docs":{},"扩":{"docs":{},"展":{"docs":{},"模":{"docs":{},"块":{"docs":{},"的":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}}}}}}}}},"的":{"docs":{},"情":{"docs":{},"况":{"docs":{},"下":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}},"以":{"docs":{},"及":{"docs":{},"对":{"docs":{},"应":{"docs":{},"的":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}},"硬":{"docs":{},"件":{"docs":{},"代":{"docs":{},"码":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}},"接":{"docs":{},"入":{"docs":{},"总":{"docs":{},"线":{"docs":{},"扩":{"docs":{},"展":{"docs":{},"模":{"docs":{},"块":{"docs":{},"中":{"docs":{},"预":{"docs":{},"留":{"docs":{},"的":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}}}}}}}}}}},"时":{"docs":{},"(":{"docs":{},"相":{"docs":{},"当":{"docs":{},"于":{"docs":{},"只":{"docs":{},"有":{"docs":{},"一":{"docs":{},"部":{"docs":{},"手":{"docs":{},"机":{"docs":{},"的":{"docs":{},"时":{"docs":{},"候":{"docs":{},")":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}}}}}}}}},"发":{"docs":{},"出":{"docs":{},"的":{"docs":{},"任":{"docs":{},"何":{"docs":{},"一":{"docs":{},"次":{"docs":{},"总":{"docs":{},"线":{"docs":{},"操":{"docs":{},"作":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}},"扩":{"docs":{},"展":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}},"模":{"docs":{},"块":{"docs":{},"主":{"docs":{},"要":{"docs":{},"由":{"docs":{},"两":{"docs":{},"部":{"docs":{},"分":{"docs":{},"组":{"docs":{},"成":{"docs":{},":":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}},"结":{"docs":{},"构":{"docs":{},"图":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}},"是":{"docs":{},"流":{"docs":{},"水":{"docs":{},"线":{"docs":{},"结":{"docs":{},"构":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}},"流":{"docs":{},"水":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}},"选":{"docs":{},"择":{"docs":{},"信":{"docs":{},"号":{"docs":{},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}},"就":{"docs":{},"可":{"docs":{},"以":{"docs":{},"对":{"docs":{},"其":{"docs":{},"进":{"docs":{},"行":{"docs":{},"读":{"docs":{},"写":{"docs":{},"了":{"docs":{},".":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}}},"译":{"docs":{},"码":{"docs":{},"器":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":10.002127659574468}},"的":{"docs":{},"主":{"docs":{},"要":{"docs":{},"作":{"docs":{},"用":{"docs":{},"是":{"docs":{},"对":{"docs":{},"地":{"docs":{},"址":{"docs":{},"总":{"docs":{},"线":{"docs":{},"上":{"docs":{},"的":{"docs":{},"地":{"docs":{},"址":{"docs":{},"信":{"docs":{},"号":{"docs":{},"进":{"docs":{},"行":{"docs":{},"译":{"docs":{},"码":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"指":{"docs":{},"令":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}},".":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}},"下":{"docs":{},"面":{"docs":{},"给":{"docs":{},"出":{"docs":{},"了":{"docs":{},"一":{"docs":{},"个":{"docs":{},"具":{"docs":{},"体":{"docs":{},"例":{"docs":{},"子":{"docs":{},"来":{"docs":{},"展":{"docs":{},"示":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"器":{"docs":{},"对":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}}}}}}}},"功":{"docs":{},"能":{"docs":{},"不":{"docs":{},"同":{"docs":{},":":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}},"加":{"docs":{},"载":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}},"去":{"docs":{},"读":{"docs":{},"取":{"docs":{},"一":{"docs":{},"个":{"docs":{},"变":{"docs":{},"量":{"docs":{},"时":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}},"向":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"加":{"docs":{},"载":{"docs":{},"立":{"docs":{},"即":{"docs":{},"数":{"docs":{},"时":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"的":{"docs":{},"地":{"docs":{},"址":{"docs":{},"为":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}},"明":{"docs":{},"将":{"docs":{},"其":{"docs":{},"转":{"docs":{},"换":{"docs":{},"到":{"docs":{},"只":{"docs":{},"包":{"docs":{},"含":{"docs":{},"代":{"docs":{},"码":{"docs":{},"(":{"docs":{},"机":{"docs":{},"器":{"docs":{},"码":{"docs":{},")":{"docs":{},"和":{"docs":{},"数":{"docs":{},"据":{"docs":{},"(":{"docs":{},"变":{"docs":{},"量":{"docs":{},"存":{"docs":{},"储":{"docs":{},")":{"docs":{},"的":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}}}}}}}}}}}}}}},"通":{"docs":{},"过":{"docs":{},"软":{"docs":{},"件":{"docs":{},"仿":{"docs":{},"真":{"docs":{},"进":{"docs":{},"行":{"docs":{},"程":{"docs":{},"序":{"docs":{},"的":{"docs":{},"测":{"docs":{},"试":{"docs":{},".":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}}}}},"出":{"docs":{},"了":{"docs":{},"我":{"docs":{},"们":{"docs":{},"学":{"docs":{},"习":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}},"掌":{"docs":{},"握":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.006535947712418301}}}},"操":{"docs":{},"作":{"docs":{},"数":{"docs":{},"前":{"docs":{},"需":{"docs":{},"要":{"docs":{},"加":{"docs":{},"上":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}},"类":{"docs":{},"似":{"docs":{},"于":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504},"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}},"基":{"docs":{},"本":{"docs":{},"读":{"docs":{},"操":{"docs":{},"作":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}},"型":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}},"传":{"docs":{},"输":{"docs":{},"即":{"docs":{},"可":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},"继":{"docs":{},"续":{"docs":{},"往":{"docs":{},"下":{"docs":{},"做":{"docs":{},"吧":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}},"编":{"docs":{},"程":{"docs":{},"模":{"docs":{},"型":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}},"写":{"docs":{},"的":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}},"代":{"docs":{},"码":{"docs":{},"文":{"docs":{},"件":{"docs":{},"称":{"docs":{},"作":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}},"汇":{"docs":{},"编":{"docs":{},"程":{"docs":{},"序":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}},",":{"docs":{"verilog/introduction.html":{"ref":"verilog/introduction.html","tf":0.030303030303030304}}}},"译":{"docs":{},"前":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}},"器":{"docs":{},"下":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}},"保":{"docs":{},"留":{"docs":{},"了":{"docs":{},"多":{"docs":{},"个":{"docs":{},"c":{"docs":{},"函":{"docs":{},"数":{"docs":{},"之":{"docs":{},"间":{"docs":{},"的":{"docs":{},"调":{"docs":{},"用":{"docs":{},"关":{"docs":{},"系":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}},"做":{"docs":{},"了":{"docs":{},"哪":{"docs":{},"些":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}},"对":{"docs":{},"一":{"docs":{},"个":{"docs":{},"c":{"docs":{},"文":{"docs":{},"件":{"docs":{},"中":{"docs":{},"的":{"docs":{},"多":{"docs":{},"个":{"docs":{},"c":{"docs":{},"函":{"docs":{},"数":{"docs":{},"也":{"docs":{},"是":{"docs":{},"独":{"docs":{},"立":{"docs":{},"编":{"docs":{},"译":{"docs":{},"处":{"docs":{},"理":{"docs":{},"的":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}}}}},"工":{"docs":{},"程":{"docs":{},"中":{"docs":{},"的":{"docs":{},"多":{"docs":{},"个":{"docs":{},"c":{"docs":{},"文":{"docs":{},"件":{"docs":{},"是":{"docs":{},"独":{"docs":{},"立":{"docs":{},"编":{"docs":{},"译":{"docs":{},"的":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}}}},"是":{"docs":{},"怎":{"docs":{},"样":{"docs":{},"处":{"docs":{},"理":{"docs":{},"函":{"docs":{},"数":{"docs":{},"调":{"docs":{},"用":{"docs":{},"的":{"docs":{},"?":{"docs":{},"我":{"docs":{},"们":{"docs":{},"知":{"docs":{},"道":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}},"工":{"docs":{},"程":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}},"成":{"docs":{},"功":{"docs":{},"后":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}},"出":{"docs":{},"来":{"docs":{},"的":{"docs":{},"结":{"docs":{},"果":{"docs":{},"是":{"docs":{},"每":{"docs":{},"个":{"docs":{},"函":{"docs":{},"数":{"docs":{},"各":{"docs":{},"成":{"docs":{},"一":{"docs":{},"段":{"docs":{},"还":{"docs":{},"是":{"docs":{},"根":{"docs":{},"据":{"docs":{},"函":{"docs":{},"数":{"docs":{},"的":{"docs":{},"嵌":{"docs":{},"套":{"docs":{},"关":{"docs":{},"系":{"docs":{},"将":{"docs":{},"所":{"docs":{},"有":{"docs":{},"程":{"docs":{},"序":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"并":{"docs":{},"开":{"docs":{},"始":{"docs":{},"仿":{"docs":{},"真":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}},"迷":{"docs":{},"惑":{"docs":{},"众":{"docs":{},"人":{"docs":{},"的":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}},"选":{"docs":{},"择":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.007444168734491315}},"好":{"docs":{},"了":{"docs":{},"再":{"docs":{},"进":{"docs":{},"行":{"docs":{},"汇":{"docs":{},"编":{"docs":{},".":{"docs":{},".":{"docs":{},".":{"docs":{},".":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}},"在":{"docs":{},"工":{"docs":{},"程":{"docs":{},"目":{"docs":{},"录":{"docs":{},"下":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}},"遇":{"docs":{},"到":{"docs":{},"不":{"docs":{},"懂":{"docs":{},"的":{"docs":{},"地":{"docs":{},"方":{"docs":{},"再":{"docs":{},"去":{"docs":{},"查":{"docs":{},"阅":{"docs":{},"相":{"docs":{},"关":{"docs":{},"资":{"docs":{},"料":{"docs":{},".":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0032679738562091504}}}}}}}}}}}}}}}}}},"问":{"docs":{},"题":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.006535947712418301}}}},"'":{"0":{"docs":{},"'":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}},"1":{"docs":{},"'":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.013565891472868217}}}},"docs":{},"s":{"docs":{},"o":{"docs":{},"u":{"docs":{},"r":{"docs":{},"c":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}},"t":{"docs":{},"a":{"docs":{},"r":{"docs":{},"g":{"docs":{},"e":{"docs":{},"t":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}},"h":{"1":{"6":{"docs":{},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"docs":{}},"docs":{}}},"n":{"6":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.005660377358490566}},"a":{"docs":{},"n":{"docs":{},"d":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}},"e":{"docs":{},"w":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}},"t":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.011320754716981131}},";":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"型":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},"o":{"docs":{},"n":{"docs":{},"s":{"docs":{},"e":{"docs":{},"q":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.009689922480620155}}}}}}}},"o":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774}},"b":{"docs":{},"j":{"docs":{},"e":{"docs":{},"c":{"docs":{},"t":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}},"s":{"docs":{},"\"":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}},"p":{"docs":{},"t":{"docs":{},"i":{"docs":{},"o":{"docs":{},"n":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.01488833746898263}}}}}}},"u":{"docs":{},"t":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0040650406504065045},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.005660377358490566}},"p":{"docs":{},"u":{"docs":{},"t":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.007444168734491315},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.006382978723404255}}}}},"e":{"docs":{},"n":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522}}}}}},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0040650406504065045}}}}}}},"仿":{"docs":{},"真":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}},"/":{"docs":{},"调":{"docs":{},"试":{"docs":{},"设":{"docs":{},"置":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}},"和":{"docs":{},"调":{"docs":{},"试":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}},".":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}},"修":{"docs":{},"改":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}},"完":{"docs":{},"总":{"docs":{},"线":{"docs":{},"译":{"docs":{},"码":{"docs":{},"模":{"docs":{},"块":{"docs":{},"后":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}}},"总":{"docs":{},"线":{"docs":{},"扩":{"docs":{},"展":{"docs":{},"模":{"docs":{},"块":{"docs":{},"中":{"docs":{},"的":{"docs":{},"译":{"docs":{},"码":{"docs":{},"模":{"docs":{},"块":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}}}}}}},"硬":{"docs":{},"件":{"docs":{},"代":{"docs":{},"码":{"docs":{},"添":{"docs":{},"加":{"docs":{},"数":{"docs":{},"据":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}}}}}}}}}}}},"共":{"docs":{},"享":{"docs":{},"相":{"docs":{},"同":{"docs":{},"的":{"docs":{},"源":{"docs":{},"文":{"docs":{},"件":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}},"切":{"docs":{},"换":{"docs":{},"到":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}},"创":{"docs":{},"建":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}},"又":{"docs":{},"是":{"docs":{},"什":{"docs":{},"么":{"docs":{},"?":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}},"右":{"docs":{},"键":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.004962779156327543}}},"移":{"docs":{},"模":{"docs":{},"式":{"docs":{},":":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}},"后":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}},"执":{"docs":{},"行":{"docs":{},".":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}},"者":{"docs":{},"以":{"docs":{},"片":{"docs":{},"上":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}},"用":{"docs":{},"来":{"docs":{},"存":{"docs":{},"放":{"docs":{},"程":{"docs":{},"序":{"docs":{},"变":{"docs":{},"量":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}},"能":{"docs":{},"在":{"docs":{},"下":{"docs":{},"一":{"docs":{},"个":{"docs":{},"周":{"docs":{},"期":{"docs":{},"完":{"docs":{},"成":{"docs":{},"数":{"docs":{},"据":{"docs":{},"读":{"docs":{},"写":{"docs":{},")":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}}}}},"返":{"docs":{},"回":{"docs":{},"实":{"docs":{},"现":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}},"d":{"docs":{},"e":{"docs":{},"l":{"docs":{},"a":{"docs":{},"y":{"docs":{},"功":{"docs":{},"能":{"docs":{},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}},"则":{"docs":{},"为":{"docs":{},"对":{"docs":{},"应":{"docs":{},"外":{"docs":{},"设":{"docs":{},"的":{"docs":{},"使":{"docs":{},"能":{"docs":{},"端":{"docs":{},".":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}},"的":{"docs":{},"表":{"docs":{},"达":{"docs":{},"式":{"docs":{},"中":{"docs":{},"写":{"docs":{},"需":{"docs":{},"要":{"docs":{},"访":{"docs":{},"问":{"docs":{},"的":{"docs":{},"外":{"docs":{},"设":{"docs":{},"的":{"docs":{},"地":{"docs":{},"址":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}}}}}}}}}},"向":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}},"上":{"docs":{},"生":{"docs":{},"长":{"docs":{},".":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}},"你":{"docs":{},"的":{"docs":{},"编":{"docs":{},"译":{"docs":{},"器":{"docs":{},"学":{"docs":{},"习":{"docs":{},"学":{"docs":{},"习":{"docs":{},"?":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}},"命":{"docs":{},"令":{"docs":{},"来":{"docs":{},"完":{"docs":{},"成":{"docs":{},"上":{"docs":{},"述":{"docs":{},"操":{"docs":{},"作":{"docs":{},".":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}},"名":{"docs":{},"为":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},"器":{"docs":{},"件":{"docs":{},"型":{"docs":{},"号":{"docs":{},"选":{"docs":{},"择":{"docs":{},"界":{"docs":{},"面":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}},"多":{"docs":{},"个":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}},"字":{"docs":{},"节":{"docs":{},"的":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}},"片":{"docs":{},"上":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}},"完":{"docs":{},"成":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}},"对":{"docs":{},"软":{"docs":{},"件":{"docs":{},"工":{"docs":{},"程":{"docs":{},"的":{"docs":{},"基":{"docs":{},"础":{"docs":{},"编":{"docs":{},"译":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}}},"建":{"docs":{},"议":{"docs":{},"按":{"docs":{},"照":{"docs":{},"本":{"docs":{},"书":{"docs":{},"的":{"docs":{},"要":{"docs":{},"求":{"docs":{},"创":{"docs":{},"建":{"docs":{},"和":{"docs":{},"命":{"docs":{},"名":{"docs":{},")":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}}}}}},"打":{"docs":{},"开":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.004962779156327543},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}},"支":{"docs":{},"持":{"docs":{},"灵":{"docs":{},"活":{"docs":{},"丰":{"docs":{},"富":{"docs":{},"的":{"docs":{},"配":{"docs":{},"置":{"docs":{},"和":{"docs":{},"调":{"docs":{},"试":{"docs":{},"等":{"docs":{},"功":{"docs":{},"能":{"docs":{},".":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}}}},"的":{"docs":{},"总":{"docs":{},"线":{"docs":{},"传":{"docs":{},"输":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}},"架":{"docs":{},"构":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"开":{"docs":{},"发":{"docs":{},"的":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}},"参":{"docs":{},"考":{"docs":{},"手":{"docs":{},"册":{"docs":{},"以":{"docs":{},"及":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}}}}}}}}},"栏":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}},".":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}},"中":{"docs":{},"勾":{"docs":{},"选":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}},"取":{"docs":{},"消":{"docs":{},"勾":{"docs":{},"选":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}},"添":{"docs":{},"加":{"docs":{},"两":{"docs":{},"条":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}},"根":{"docs":{},"据":{"docs":{},"执":{"docs":{},"行":{"docs":{},"时":{"docs":{},"间":{"docs":{},"将":{"docs":{},"预":{"docs":{},"设":{"docs":{},"置":{"docs":{},"命":{"docs":{},"令":{"docs":{},"分":{"docs":{},"为":{"docs":{},"三":{"docs":{},"类":{"docs":{},":":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}}}}}}},"添":{"docs":{},"加":{"docs":{},"命":{"docs":{},"令":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}},"的":{"docs":{},"设":{"docs":{},"置":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}},"注":{"docs":{},"意":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717},"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}},"添":{"docs":{},"加":{"docs":{},"文":{"docs":{},"件":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}},"源":{"docs":{},"文":{"docs":{},"件":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}},"进":{"docs":{},"来":{"docs":{},".":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}},"外":{"docs":{},"设":{"docs":{},",":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372}}}}}}},"点":{"docs":{},"击":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}},"左":{"docs":{},"上":{"docs":{},"角":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}},"工":{"docs":{},"具":{"docs":{},"栏":{"docs":{},"中":{"docs":{},"的":{"docs":{},"按":{"docs":{},"钮":{"docs":{},"进":{"docs":{},"入":{"docs":{},"程":{"docs":{},"序":{"docs":{},"调":{"docs":{},"试":{"docs":{},"模":{"docs":{},"式":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}}}}}},"编":{"docs":{},"译":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}},"亮":{"docs":{},"右":{"docs":{},"边":{"docs":{},"第":{"docs":{},"一":{"docs":{},"个":{"docs":{},"灯":{"docs":{},"并":{"docs":{},"且":{"docs":{},"延":{"docs":{},"迟":{"docs":{},"一":{"docs":{},"定":{"docs":{},"时":{"docs":{},"间":{"docs":{},";":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}}}}}},"环":{"docs":{},"境":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":3.335814722911497}},"就":{"docs":{},"搭":{"docs":{},"建":{"docs":{},"好":{"docs":{},"啦":{"docs":{},".":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}},"符":{"docs":{},"号":{"docs":{},"表":{"docs":{},"和":{"docs":{},"调":{"docs":{},"试":{"docs":{},"信":{"docs":{},"息":{"docs":{},"等":{"docs":{},"等":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}},"合":{"docs":{},"实":{"docs":{},"验":{"docs":{},"现":{"docs":{},"象":{"docs":{},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}},"经":{"docs":{},"过":{"docs":{},"编":{"docs":{},"译":{"docs":{},"链":{"docs":{},"接":{"docs":{},"最":{"docs":{},"终":{"docs":{},"会":{"docs":{},"生":{"docs":{},"成":{"docs":{},"一":{"docs":{},"个":{"docs":{},"唯":{"docs":{},"一":{"docs":{},"的":{"docs":{},"可":{"docs":{},"执":{"docs":{},"行":{"docs":{},"文":{"docs":{},"件":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}}}}}}}}}}}},"考":{"docs":{},"虑":{"docs":{},"到":{"docs":{},"我":{"docs":{},"们":{"docs":{},"接":{"docs":{},"下":{"docs":{},"来":{"docs":{},"将":{"docs":{},"要":{"docs":{},"编":{"docs":{},"写":{"docs":{},"的":{"docs":{},"程":{"docs":{},"序":{"docs":{},"没":{"docs":{},"有":{"docs":{},"涉":{"docs":{},"及":{"docs":{},"对":{"docs":{},"专":{"docs":{},"用":{"docs":{},"外":{"docs":{},"设":{"docs":{},"的":{"docs":{},"操":{"docs":{},"作":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}}}}}}}}}}}}}}}}}},"很":{"docs":{},"多":{"docs":{},"同":{"docs":{},"学":{"docs":{},"之":{"docs":{},"前":{"docs":{},"并":{"docs":{},"没":{"docs":{},"有":{"docs":{},"接":{"docs":{},"触":{"docs":{},"过":{"docs":{"verilog/introduction.html":{"ref":"verilog/introduction.html","tf":0.030303030303030304}}}}}}}}}}}}}}}}},"至":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}},"此":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}},"传":{"docs":{},"输":{"docs":{},"完":{"docs":{},"成":{"docs":{},".":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}},"要":{"docs":{},"求":{"docs":{},"使":{"docs":{},"用":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}},"实":{"docs":{},"现":{"docs":{},"这":{"docs":{},"些":{"docs":{},"不":{"docs":{},"同":{"docs":{},"状":{"docs":{},"态":{"docs":{},"的":{"docs":{},"切":{"docs":{},"换":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}},"输":{"docs":{},"出":{"docs":{},"高":{"docs":{},"电":{"docs":{},"平":{"docs":{},"需":{"docs":{},"要":{"docs":{},"外":{"docs":{},"接":{"docs":{},"上":{"docs":{},"拉":{"docs":{},"电":{"docs":{},"阻":{"docs":{},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}}},"么":{"docs":{},"为":{"docs":{},"假":{"docs":{},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}},"时":{"docs":{},"刻":{"docs":{},"牢":{"docs":{},"记":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}},"查":{"docs":{},"看":{"docs":{},"该":{"docs":{},"许":{"docs":{},"可":{"docs":{},"协":{"docs":{},"议":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}},"路":{"docs":{},"径":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}},"配":{"docs":{},"置":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"参":{"docs":{},"数":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}},"成":{"docs":{},"输":{"docs":{},"入":{"docs":{},"模":{"docs":{},"式":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}},"链":{"docs":{},"接":{"docs":{},"设":{"docs":{},"置":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}},"默":{"docs":{},"认":{"docs":{},"用":{"docs":{},"来":{"docs":{},"存":{"docs":{},"放":{"docs":{},"输":{"docs":{},"出":{"docs":{},"文":{"docs":{},"件":{"docs":{},",":{"docs":{"lab1/sec_2.html":{"ref":"lab1/sec_2.html","tf":0.0024813895781637717}}}}}}}}}}},"位":{"docs":{},"宽":{"docs":{},"为":{"3":{"2":{"docs":{},"位":{"docs":{},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},"docs":{}},"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774}}}}},"是":{"docs":{},"无":{"docs":{},"符":{"docs":{},"号":{"docs":{},"数":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}},"进":{"docs":{},"制":{"docs":{},"为":{"1":{"0":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"docs":{}},"docs":{}}}}}},"#":{"0":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}},"1":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.008130081300813009},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},"2":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},"4":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}},"docs":{},"#":{"docs":{},"c":{"docs":{},"l":{"docs":{},"k":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"d":{"docs":{},"e":{"docs":{},"b":{"docs":{},"u":{"docs":{},"g":{"docs":{},"g":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}},"i":{"docs":{},"o":{"docs":{},"p":{"docs":{},"i":{"docs":{},"n":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}},"r":{"docs":{},"s":{"docs":{},"t":{"docs":{},"n":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}},"l":{"docs":{},"e":{"docs":{},"d":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}},":":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.01485148514851485},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"lab3/background.html":{"ref":"lab3/background.html","tf":0.01744186046511628},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.006887052341597796},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.02830188679245283},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.01276595744680851}}},"会":{"docs":{},"接":{"docs":{},"收":{"docs":{},"到":{"docs":{},"一":{"docs":{},"个":{"docs":{},"复":{"docs":{},"位":{"docs":{},"中":{"docs":{},"断":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}},"生":{"docs":{},"成":{"docs":{},"当":{"docs":{},"前":{"docs":{},"文":{"docs":{},"件":{"docs":{},"的":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}},"在":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}},"将":{"docs":{},"写":{"docs":{},"数":{"docs":{},"据":{"docs":{},"放":{"docs":{},"在":{"docs":{},"数":{"docs":{},"据":{"docs":{},"总":{"docs":{},"线":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}},"把":{"docs":{},"写":{"docs":{},"地":{"docs":{},"址":{"docs":{},"输":{"docs":{},"出":{"docs":{},"在":{"docs":{},"地":{"docs":{},"址":{"docs":{},"总":{"docs":{},"线":{"docs":{},"上":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}},"读":{"docs":{},"取":{"docs":{},"地":{"docs":{},"址":{"docs":{},"输":{"docs":{},"出":{"docs":{},"在":{"docs":{},"地":{"docs":{},"址":{"docs":{},"总":{"docs":{},"线":{"docs":{},"上":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}}}},"通":{"docs":{},"过":{"docs":{},"堆":{"docs":{},"栈":{"docs":{},"和":{"docs":{},"出":{"docs":{},"栈":{"docs":{},"的":{"docs":{},"方":{"docs":{},"式":{"docs":{},"保":{"docs":{},"存":{"docs":{},"和":{"docs":{},"恢":{"docs":{},"复":{"docs":{},"跳":{"docs":{},"转":{"docs":{},"前":{"docs":{},"的":{"docs":{},"执":{"docs":{},"行":{"docs":{},"状":{"docs":{},"况":{"docs":{},".":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}}}}}}}}}}}}}}}}}}}}}}},"很":{"docs":{},"繁":{"docs":{},"琐":{"docs":{},".":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}},"复":{"docs":{},"位":{"docs":{},"中":{"docs":{},"断":{"docs":{},"服":{"docs":{},"务":{"docs":{},"程":{"docs":{},"序":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}},"展":{"docs":{},"示":{"docs":{},"了":{"docs":{},"随":{"docs":{},"着":{"docs":{},"程":{"docs":{},"序":{"docs":{},"运":{"docs":{},"行":{"docs":{},"的":{"docs":{},"每":{"docs":{},"一":{"docs":{},"步":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}},"反":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"得":{"docs":{},"到":{"docs":{},"的":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"代":{"docs":{},"码":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}},"程":{"docs":{},"序":{"docs":{},"的":{"docs":{},"源":{"docs":{},"代":{"docs":{},"码":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}},"怎":{"docs":{},"样":{"docs":{},"理":{"docs":{},"解":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}},"栈":{"docs":{},"帧":{"docs":{},"?":{"docs":{},"程":{"docs":{},"序":{"docs":{},"运":{"docs":{},"行":{"docs":{},"栈":{"docs":{},"运":{"docs":{},"用":{"docs":{},"了":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}},"为":{"docs":{},"函":{"docs":{},"数":{"docs":{},"内":{"docs":{},"定":{"docs":{},"义":{"docs":{},"的":{"docs":{},"局":{"docs":{},"部":{"docs":{},"变":{"docs":{},"量":{"docs":{},"分":{"docs":{},"配":{"docs":{},"存":{"docs":{},"储":{"docs":{},"空":{"docs":{},"间":{"docs":{},"呢":{"docs":{},"?":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}}}},"提":{"docs":{},"升":{"docs":{},"函":{"docs":{},"数":{"docs":{},"调":{"docs":{},"用":{"docs":{},"时":{"docs":{},"参":{"docs":{},"数":{"docs":{},"传":{"docs":{},"递":{"docs":{},"的":{"docs":{},"效":{"docs":{},"率":{"docs":{},"?":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}},"正":{"docs":{},"确":{"docs":{},"返":{"docs":{},"回":{"docs":{},"到":{"docs":{},"调":{"docs":{},"用":{"docs":{},"它":{"docs":{},"的":{"docs":{},"函":{"docs":{},"数":{"docs":{},"里":{"docs":{},"继":{"docs":{},"续":{"docs":{},"运":{"docs":{},"行":{"docs":{},"呢":{"docs":{},"?":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}}}},"么":{"docs":{},"实":{"docs":{},"现":{"docs":{},"同":{"docs":{},"时":{"docs":{},"显":{"docs":{},"示":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}},"插":{"docs":{},"入":{"docs":{},"以":{"docs":{},"下":{"docs":{},"代":{"docs":{},"码":{"docs":{},":":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}},"效":{"docs":{},"果":{"docs":{},"与":{"docs":{},"增":{"docs":{},"量":{"docs":{},"编":{"docs":{},"译":{"docs":{},"相":{"docs":{},"同":{"docs":{},".":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}},"整":{"docs":{},"个":{"docs":{},"工":{"docs":{},"程":{"docs":{},"的":{"docs":{},"增":{"docs":{},"量":{"docs":{},"编":{"docs":{},"译":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}},"实":{"docs":{},"验":{"docs":{},"分":{"docs":{},"为":{"docs":{},"工":{"docs":{},"具":{"docs":{},"使":{"docs":{},"用":{"docs":{},"、":{"docs":{},"软":{"docs":{},"件":{"docs":{},"编":{"docs":{},"程":{"docs":{},"、":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}}},"数":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"的":{"docs":{},"表":{"docs":{},"述":{"docs":{},"方":{"docs":{},"法":{"docs":{},"一":{"docs":{},"般":{"docs":{},"有":{"docs":{},"以":{"docs":{},"下":{"docs":{},"几":{"docs":{},"种":{"docs":{},":":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}}}}}}}},"源":{"docs":{},"代":{"docs":{},"码":{"docs":{},"窗":{"docs":{},"口":{"docs":{},".":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}},"目":{"docs":{},"标":{"docs":{},"文":{"docs":{},"件":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}},".":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}},"中":{"docs":{},"的":{"docs":{},"机":{"docs":{},"器":{"docs":{},"码":{"docs":{},"时":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}},"前":{"docs":{},"几":{"docs":{},"乎":{"docs":{},"所":{"docs":{},"有":{"docs":{},"的":{"docs":{},"计":{"docs":{},"算":{"docs":{},"机":{"docs":{},"体":{"docs":{},"系":{"docs":{},"都":{"docs":{},"采":{"docs":{},"用":{"docs":{},"了":{"docs":{},"类":{"docs":{},"似":{"docs":{},"的":{"docs":{},"解":{"docs":{},"决":{"docs":{},"方":{"docs":{},"式":{"docs":{},":":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}}}}}}}},"录":{"docs":{},"下":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}},"直":{"docs":{},"到":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.003875968992248062}},"如":{"docs":{},"今":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}},"程":{"docs":{},"序":{"docs":{},"是":{"docs":{},"基":{"docs":{},"于":{"docs":{},"最":{"docs":{},"终":{"docs":{},"的":{"docs":{},"机":{"docs":{},"器":{"docs":{},"码":{"docs":{},"运":{"docs":{},"行":{"docs":{},"的":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}}}},"都":{"docs":{},"会":{"docs":{},"被":{"docs":{},"复":{"docs":{},"位":{"docs":{},"到":{"docs":{},"这":{"docs":{},"个":{"docs":{},"地":{"docs":{},"方":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}}}}},"运":{"docs":{},"行":{"docs":{},"栈":{"docs":{},"是":{"docs":{},"内":{"docs":{},"存":{"docs":{},"中":{"docs":{},"一":{"docs":{},"块":{"docs":{},"很":{"docs":{},"重":{"docs":{},"要":{"docs":{},"的":{"docs":{},"区":{"docs":{},"域":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}},"进":{"docs":{},"入":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}},"跳":{"docs":{},"转":{"docs":{},"至":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"返":{"docs":{},"回":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"员":{"docs":{},"还":{"docs":{},"可":{"docs":{},"以":{"docs":{},"通":{"docs":{},"过":{"docs":{},"软":{"docs":{},"件":{"docs":{},"编":{"docs":{},"程":{"docs":{},"配":{"docs":{},"合":{"docs":{"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886}}}}}}}}}}}}}}}},"运":{"docs":{},"行":{"docs":{},"吧":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":5.0049504950495045}}}}},"算":{"docs":{},"符":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"对":{"docs":{},"应":{"docs":{},"与":{"docs":{},"门":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},"加":{"docs":{},"法":{"docs":{},"器":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}},"键":{"docs":{},"启":{"docs":{},"动":{"docs":{},"单":{"docs":{},"步":{"docs":{},"调":{"docs":{},"试":{"docs":{},",":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}}}},"间":{"docs":{},"循":{"docs":{},"环":{"docs":{},"计":{"docs":{},"数":{"docs":{},".":{"docs":{"lab1/sec_3.html":{"ref":"lab1/sec_3.html","tf":0.0049504950495049506}}}}}}}},"*":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}},"汇":{"docs":{},"编":{"docs":{},"进":{"docs":{},"阶":{"docs":{"lab1/sec_4.html":{"ref":"lab1/sec_4.html","tf":3.3809523809523805}}}}}},"c":{"docs":{"lab1/sec_7.html":{"ref":"lab1/sec_7.html","tf":5.05}}},"/":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.006872852233676976},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0040650406504065045},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.005509641873278237}}}},"顺":{"docs":{},"序":{"docs":{},",":{"docs":{"lab1/sec_4.html":{"ref":"lab1/sec_4.html","tf":3.3809523809523805}}}},"带":{"docs":{},"一":{"docs":{},"提":{"docs":{},"的":{"docs":{},"是":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}},"?":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694},"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.007547169811320755},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.01276595744680851}}},"任":{"docs":{},"意":{"docs":{},"一":{"docs":{},"个":{"docs":{},"相":{"docs":{},"对":{"docs":{},"寻":{"docs":{},"址":{"docs":{},"的":{"docs":{},"栈":{"docs":{},"单":{"docs":{},"元":{"docs":{},".":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}},"体":{"docs":{},"系":{"docs":{},"结":{"docs":{},"构":{"docs":{},"中":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}},"函":{"docs":{},"数":{"docs":{},"的":{"docs":{},"调":{"docs":{},"用":{"docs":{},"有":{"docs":{},"个":{"docs":{},"重":{"docs":{},"要":{"docs":{},"的":{"docs":{},"特":{"docs":{},"点":{"docs":{},":":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}},"调":{"docs":{},"用":{"docs":{},"的":{"docs":{},"指":{"docs":{},"挥":{"docs":{},"官":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":5.005464480874317}}}}}}}},",":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}},"局":{"docs":{},"部":{"docs":{},"变":{"docs":{},"量":{"docs":{},"在":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"中":{"docs":{},"的":{"docs":{},"定":{"docs":{},"义":{"docs":{},"顺":{"docs":{},"序":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}},"栈":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":5.005464480874317}},"就":{"docs":{},"开":{"docs":{},"始":{"docs":{},"发":{"docs":{},"挥":{"docs":{},"作":{"docs":{},"用":{"docs":{},"了":{"docs":{},".":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}},"帧":{"docs":{},"在":{"docs":{},"栈":{"docs":{},"中":{"docs":{},"向":{"docs":{},"上":{"docs":{},"\"":{"docs":{},"堆":{"docs":{},"积":{"docs":{},"\"":{"docs":{},".":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}},"是":{"docs":{},"一":{"docs":{},"个":{"docs":{},"什":{"docs":{},"么":{"docs":{},"样":{"docs":{},"的":{"docs":{},"概":{"docs":{},"念":{"docs":{},"?":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}},"如":{"docs":{},"何":{"docs":{},"被":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}},"指":{"docs":{},"针":{"docs":{},"是":{"docs":{},"什":{"docs":{},"么":{"docs":{},"?":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}},"被":{"docs":{},"映":{"docs":{},"射":{"docs":{},"在":{"docs":{},"哪":{"docs":{},"个":{"docs":{},"存":{"docs":{},"储":{"docs":{},"区":{"docs":{},"?":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}},"理":{"docs":{},"论":{"docs":{},"的":{"docs":{},"灌":{"docs":{},"输":{"docs":{},"可":{"docs":{},"能":{"docs":{},"是":{"docs":{},"抽":{"docs":{},"象":{"docs":{},"的":{"docs":{},".":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}},"解":{"docs":{},"函":{"docs":{},"数":{"docs":{},"调":{"docs":{},"用":{"docs":{"lab1/sec_6.html":{"ref":"lab1/sec_6.html","tf":5.05}}}}}},"软":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"结":{"docs":{},"合":{"docs":{},"和":{"docs":{},"控":{"docs":{},"制":{"docs":{},"字":{"docs":{},"的":{"docs":{},"概":{"docs":{},"念":{"docs":{},".":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372}}}}}}}}}}}}}}}}},"能":{"docs":{},"否":{"docs":{},"通":{"docs":{},"过":{"docs":{},"指":{"docs":{},"令":{"docs":{},"直":{"docs":{},"接":{"docs":{},"修":{"docs":{},"改":{"docs":{},"这":{"docs":{},"个":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"的":{"docs":{},"值":{"docs":{},"?":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}},"够":{"docs":{},"实":{"docs":{},"现":{"docs":{},"是":{"docs":{},"一":{"docs":{},"些":{"docs":{},"选":{"docs":{},"择":{"docs":{},"不":{"docs":{},"同":{"docs":{},"输":{"docs":{},"出":{"docs":{},"模":{"docs":{},"式":{"docs":{},"开":{"docs":{},"关":{"docs":{},"控":{"docs":{},"制":{"docs":{},"信":{"docs":{},"号":{"docs":{},"和":{"docs":{},"如":{"docs":{},"下":{"docs":{},"图":{"docs":{},"所":{"docs":{},"示":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}}}}}}}}}}}}}}},"提":{"docs":{},"高":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"的":{"docs":{},"代":{"docs":{},"码":{"docs":{},"执":{"docs":{},"行":{"docs":{},"效":{"docs":{},"率":{"docs":{},".":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}}}},"看":{"docs":{},"到":{"docs":{},"其":{"docs":{},"跟":{"docs":{},"随":{"docs":{},"程":{"docs":{},"序":{"docs":{},"的":{"docs":{},"运":{"docs":{},"行":{"docs":{},"做":{"docs":{},"出":{"docs":{},"对":{"docs":{},"应":{"docs":{},"的":{"docs":{},"反":{"docs":{},"应":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}}}}}}}}}},"规":{"docs":{},"定":{"docs":{},"优":{"docs":{},"先":{"docs":{},"使":{"docs":{},"用":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"传":{"docs":{},"参":{"docs":{},"和":{"docs":{},"保":{"docs":{},"存":{"docs":{},"局":{"docs":{},"部":{"docs":{},"变":{"docs":{},"量":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}},"使":{"docs":{},"用":{"docs":{},"入":{"docs":{},"栈":{"docs":{},"的":{"docs":{},"方":{"docs":{},"式":{"docs":{},"来":{"docs":{},"保":{"docs":{},"存":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"值":{"docs":{},"和":{"docs":{},"返":{"docs":{},"回":{"docs":{},"地":{"docs":{},"址":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}}}}}}},"让":{"docs":{},"我":{"docs":{},"们":{"docs":{},"从":{"docs":{},"本":{"docs":{},"质":{"docs":{},"上":{"docs":{},"搞":{"docs":{},"明":{"docs":{},"白":{"docs":{},"一":{"docs":{},"些":{"docs":{},"\"":{"docs":{},"玄":{"docs":{},"学":{"docs":{},"\"":{"docs":{},"问":{"docs":{},"题":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}}},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"流":{"docs":{},"起":{"docs":{},"来":{"docs":{},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}},"编":{"docs":{},"程":{"docs":{},"人":{"docs":{},"员":{"docs":{},"通":{"docs":{},"过":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"控":{"docs":{},"制":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}},"跳":{"docs":{},"转":{"docs":{},"到":{"docs":{},"被":{"docs":{},"调":{"docs":{},"用":{"docs":{},"函":{"docs":{},"数":{"docs":{},"的":{"docs":{},"入":{"docs":{},"口":{"docs":{},"地":{"docs":{},"址":{"docs":{},".":{"docs":{},"这":{"docs":{},"意":{"docs":{},"味":{"docs":{},"着":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}}}}}}}}}}},".":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}},"至":{"docs":{},"中":{"docs":{},"断":{"docs":{},"处":{"docs":{},"理":{"docs":{},"函":{"docs":{},"数":{"docs":{},";":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}}}}}}}}}}},"返":{"docs":{},"回":{"docs":{},"的":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}},"数":{"docs":{},"据":{"docs":{},"应":{"docs":{},"该":{"docs":{},"存":{"docs":{},"储":{"docs":{},"在":{"docs":{},"哪":{"docs":{},"里":{"docs":{},",":{"docs":{"lab1/sec_5.html":{"ref":"lab1/sec_5.html","tf":0.00546448087431694}}}}}}}}}},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}},"自":{"docs":{},"己":{"docs":{},"动":{"docs":{},"手":{"docs":{},",":{"docs":{"lab1/sec_6.html":{"ref":"lab1/sec_6.html","tf":5.05}}}}},"看":{"docs":{},"书":{"docs":{},"或":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}},"行":{"docs":{},"控":{"docs":{},"制":{"docs":{},"传":{"docs":{},"输":{"docs":{},"结":{"docs":{},"束":{"docs":{},"的":{"docs":{},"时":{"docs":{},"间":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}},"动":{"docs":{},"生":{"docs":{},"成":{"docs":{},"目":{"docs":{},"标":{"docs":{},"文":{"docs":{},"件":{"docs":{},".":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}},"令":{"docs":{},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{},"c":{"docs":{},"o":{"docs":{},"d":{"docs":{},"e":{"docs":{},"使":{"docs":{},"能":{"docs":{},"有":{"docs":{},"效":{"docs":{},".":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}}}}}}},"区":{"docs":{},"分":{"docs":{},"开":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}},"别":{"docs":{},"在":{"docs":{},"于":{"docs":{},"在":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}},"层":{"docs":{},"层":{"docs":{},"而":{"docs":{},"下":{"docs":{},".":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}},"已":{"docs":{},"经":{"docs":{},"完":{"docs":{},"成":{"docs":{},"了":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"核":{"docs":{},"、":{"docs":{},"总":{"docs":{},"线":{"docs":{},"扩":{"docs":{},"展":{"docs":{},"模":{"docs":{},"块":{"docs":{},"、":{"docs":{},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{},"c":{"docs":{},"o":{"docs":{},"d":{"docs":{},"e":{"docs":{},"总":{"docs":{},"线":{"docs":{},"接":{"docs":{},"口":{"docs":{},"模":{"docs":{},"块":{"docs":{},"以":{"docs":{},"及":{"docs":{},"b":{"docs":{},"l":{"docs":{},"o":{"docs":{},"c":{"docs":{},"k":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"签":{"docs":{},"约":{"docs":{},"平":{"docs":{},"头":{"docs":{},"哥":{"docs":{},"半":{"docs":{},"导":{"docs":{},"体":{"docs":{},"有":{"docs":{},"限":{"docs":{},"公":{"docs":{},"司":{"docs":{},".":{"docs":{},"何":{"docs":{},"甜":{"docs":{},":":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}},"手":{"docs":{},"册":{"docs":{},"推":{"docs":{},"荐":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}},"晶":{"docs":{},"体":{"docs":{},"管":{"docs":{},"级":{"docs":{},",":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}},"是":{"docs":{},"设":{"docs":{},"计":{"docs":{},"在":{"docs":{},"实":{"docs":{},"际":{"docs":{},"电":{"docs":{},"路":{"docs":{},"上":{"docs":{},"的":{"docs":{},"表":{"docs":{},"达":{"docs":{},".":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}}}}}}}}}}}},"称":{"docs":{},"不":{"docs":{},"上":{"docs":{},"是":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}},"起":{"docs":{},"始":{"docs":{},"地":{"docs":{},"址":{"docs":{},"分":{"docs":{},"配":{"docs":{},"为":{"docs":{"lab2/sec_1.html":{"ref":"lab2/sec_1.html","tf":0.003436426116838488}}}}}}}}},"再":{"docs":{},"介":{"docs":{},"绍":{"docs":{},"如":{"docs":{},"何":{"docs":{},"给":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.023255813953488372}}}}}}},"在":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}},"次":{"docs":{},"跳":{"docs":{},"转":{"docs":{},"到":{"docs":{},"第":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}},"&":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.011320754716981131}},"&":{"docs":{},"、":{"docs":{},"|":{"docs":{},"|":{"docs":{},"、":{"docs":{},"！":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}},"b":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}},"的":{"docs":{},"含":{"docs":{},"义":{"docs":{},"为":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}},"&":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}},"c":{"docs":{},";":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"~":{"docs":{},"c":{"docs":{},";":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}},"、":{"docs":{},"|":{"docs":{},"、":{"docs":{},"~":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774}}}}}},"c":{"docs":{},";":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"~":{"docs":{},"b":{"docs":{},"&":{"docs":{},"c":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}},";":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"~":{"docs":{},"c":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}},";":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}},"w":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"a":{"docs":{},"t":{"docs":{},"e":{"docs":{},"r":{"docs":{},"l":{"docs":{},"i":{"docs":{},"g":{"docs":{},"h":{"docs":{},"t":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.01790633608815427}},"_":{"docs":{},"m":{"docs":{},"o":{"docs":{},"d":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.008264462809917356}}}}},"s":{"docs":{},"p":{"docs":{},"e":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}}}}}}}}}}},"o":{"docs":{},"r":{"docs":{},"d":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"i":{"docs":{},"r":{"docs":{},"e":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.005660377358490566}},":":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"变":{"docs":{},"量":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"型":{"docs":{},"变":{"docs":{},"量":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}},"‘":{"0":{"docs":{},"‘":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}},"1":{"docs":{},"’":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}},"docs":{}},"、":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"响":{"docs":{},"应":{"docs":{},"信":{"docs":{},"号":{"docs":{},"(":{"docs":{},"h":{"docs":{},"r":{"docs":{},"e":{"docs":{},"s":{"docs":{},"p":{"docs":{},")":{"docs":{},"以":{"docs":{},"及":{"docs":{},"反":{"docs":{},"馈":{"docs":{},"信":{"docs":{},"号":{"docs":{},"(":{"docs":{},"h":{"docs":{},"r":{"docs":{},"e":{"docs":{},"a":{"docs":{},"d":{"docs":{},"y":{"docs":{},"o":{"docs":{},"u":{"docs":{},"t":{"docs":{},")":{"docs":{},"进":{"docs":{},"行":{"docs":{},"选":{"docs":{},"择":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"第":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"!":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"*":{"docs":{},"、":{"docs":{},"/":{"docs":{},"、":{"docs":{},"%":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}},"^":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"(":{"docs":{},"异":{"docs":{},"或":{"docs":{},")":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}},"~":{"docs":{},"^":{"docs":{},"(":{"docs":{},"同":{"docs":{},"或":{"docs":{},")":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}},"、":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}},"传":{"docs":{},"输":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}},".":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}},"地":{"docs":{},"址":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}},"完":{"docs":{},"成":{"docs":{},".":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}},"时":{"docs":{},"序":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}},"是":{"docs":{},"否":{"docs":{},"成":{"docs":{},"功":{"docs":{},"(":{"docs":{},"通":{"docs":{},"常":{"docs":{},"为":{"0":{"docs":{},")":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}},"docs":{}}}}}}}}},"类":{"docs":{},"型":{"0":{"0":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}},"docs":{}},"docs":{}}}}},"何":{"docs":{},"时":{"docs":{},"传":{"docs":{},"输":{"docs":{},"完":{"docs":{},"成":{"docs":{},"(":{"docs":{},"通":{"docs":{},"常":{"docs":{},"为":{"1":{"docs":{},")":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}},"docs":{}}}}}}}}}}},"具":{"docs":{},"体":{"docs":{},"设":{"docs":{},"计":{"docs":{},"中":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}},"有":{"docs":{},"多":{"docs":{},"个":{"docs":{},"外":{"docs":{},"设":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}},"等":{"docs":{},"待":{"docs":{},"的":{"docs":{},"读":{"docs":{},"写":{"docs":{},"操":{"docs":{},"作":{"docs":{},":":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}},"操":{"docs":{},"作":{"docs":{},"与":{"docs":{},"写":{"docs":{},"操":{"docs":{},"作":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}},"写":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}},"操":{"docs":{},"作":{"docs":{},"也":{"docs":{},"会":{"docs":{},"经":{"docs":{},"历":{"docs":{},"两":{"docs":{},"个":{"docs":{},"阶":{"docs":{},"段":{"docs":{},":":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}},"名":{"docs":{},"称":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}},"提":{"docs":{},"出":{"docs":{},"总":{"docs":{},"线":{"docs":{},"操":{"docs":{},"作":{"docs":{},".":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}},"起":{"docs":{},"的":{"docs":{},"一":{"docs":{},"次":{"docs":{},"总":{"docs":{},"线":{"docs":{},"操":{"docs":{},"作":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}},"放":{"docs":{},"出":{"docs":{},"地":{"docs":{},"址":{"docs":{},"后":{"docs":{},"直":{"docs":{},"接":{"docs":{},"进":{"docs":{},"入":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.003875968992248062}}}}}}}}}}},"无":{"docs":{},"异":{"docs":{},"，":{"docs":{},"最":{"docs":{},"终":{"docs":{},"实":{"docs":{},"现":{"docs":{},"如":{"docs":{},"下":{"docs":{},"图":{"docs":{},"所":{"docs":{},"示":{"docs":{},"的":{"docs":{},"流":{"docs":{},"水":{"docs":{},"线":{"docs":{},"传":{"docs":{},"输":{"docs":{},".":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}}}}}}}},"操":{"docs":{},"作":{"0":{"1":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}},"docs":{}},"docs":{}}},"需":{"docs":{},"自":{"docs":{},"行":{"docs":{},"设":{"docs":{},"计":{"docs":{},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}},"正":{"docs":{},"如":{"docs":{},"前":{"docs":{},"面":{"docs":{},"所":{"docs":{},"说":{"docs":{},",":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}},"背":{"docs":{},"景":{"docs":{},"知":{"docs":{},"识":{"docs":{},"介":{"docs":{},"绍":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":10.001937984496124}}}}}}}},"访":{"docs":{},"问":{"docs":{},"这":{"docs":{},"块":{"docs":{},"区":{"docs":{},"域":{"docs":{},"就":{"docs":{},"是":{"docs":{},"访":{"docs":{},"问":{"docs":{},"对":{"docs":{},"应":{"docs":{},"的":{"docs":{},"外":{"docs":{},"设":{"docs":{},".":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}}}}}}}}}}}}}}}}},"读":{"docs":{},")":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}},"写":{"docs":{},"选":{"docs":{},"择":{"docs":{},"(":{"1":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":0.001937984496124031}}},"docs":{}}}}},"取":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}},"$":{"docs":{},"r":{"docs":{},"e":{"docs":{},"a":{"docs":{},"d":{"docs":{},"m":{"docs":{},"e":{"docs":{},"m":{"docs":{},"h":{"docs":{},"(":{"docs":{},"\"":{"docs":{},"g":{"docs":{},":":{"docs":{},"/":{"docs":{},"y":{"docs":{},"o":{"docs":{},"u":{"docs":{},"r":{"docs":{},"/":{"docs":{},"p":{"docs":{},"a":{"docs":{},"t":{"docs":{},"h":{"docs":{},"/":{"docs":{},"c":{"docs":{},"o":{"docs":{},"d":{"docs":{},"e":{"docs":{},".":{"docs":{},"h":{"docs":{},"e":{"docs":{},"x":{"docs":{},"\"":{"docs":{},",":{"docs":{},"m":{"docs":{},"e":{"docs":{},"m":{"docs":{},")":{"docs":{},";":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"初":{"docs":{},"始":{"docs":{},"化":{"docs":{},"到":{"docs":{},"程":{"docs":{},"序":{"docs":{},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{},"中":{"docs":{},".":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}}}}}}}}}},"参":{"docs":{},"考":{"docs":{},"实":{"docs":{},"验":{"docs":{},"二":{"docs":{},"添":{"docs":{},"加":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}},"数":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"加":{"docs":{},"“":{"docs":{},"集":{"docs":{},"创":{"docs":{},"赛":{"docs":{},"”":{"docs":{},"中":{"docs":{},"的":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}},"与":{"docs":{},"编":{"docs":{},"写":{"docs":{},"实":{"docs":{},"验":{"docs":{},"指":{"docs":{},"导":{"docs":{},"书":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}},"和":{"docs":{},"网":{"docs":{},"站":{"docs":{},"建":{"docs":{},"设":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}},"网":{"docs":{},"站":{"docs":{},"建":{"docs":{},"设":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.024193548387096774}}}}}}},"课":{"docs":{},"程":{"docs":{},"实":{"docs":{},"验":{"docs":{},"的":{"docs":{},"改":{"docs":{},"进":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}},"步":{"docs":{},"骤":{"docs":{},".":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"左":{"docs":{},"右":{"docs":{},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"模":{"docs":{},"式":{"docs":{},"改":{"docs":{},"变":{"docs":{},"一":{"docs":{},"次":{"docs":{},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}}}},"认":{"docs":{},"为":{"docs":{},"这":{"docs":{},"是":{"docs":{},"一":{"docs":{},"次":{"docs":{},"对":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}},"数":{"docs":{},"据":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"的":{"docs":{},"操":{"docs":{},"作":{"docs":{},",":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.006097560975609756}}}}}}}}}}},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"的":{"docs":{},"操":{"docs":{},"作":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}}}}}}}}},"{":{"4":{"docs":{},"{":{"docs":{},"w":{"docs":{},"}":{"docs":{},"}":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}},"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"i":{"docs":{},"o":{"docs":{},"p":{"docs":{},"i":{"docs":{},"n":{"docs":{},"[":{"0":{"docs":{},"]":{"docs":{},"}":{"docs":{},"]":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522}}}}}},"1":{"docs":{},"]":{"docs":{},"}":{"docs":{},"]":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522}}}}}},"2":{"docs":{},"]":{"docs":{},"}":{"docs":{},"]":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522}}}}}},"3":{"docs":{},"]":{"docs":{},"}":{"docs":{},"]":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522}}}}}},"4":{"docs":{},"]":{"docs":{},"}":{"docs":{},"]":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522}}}}}},"5":{"docs":{},"]":{"docs":{},"}":{"docs":{},"]":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522}}}}}},"6":{"docs":{},"]":{"docs":{},"}":{"docs":{},"]":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522}}}}}},"7":{"docs":{},"]":{"docs":{},"}":{"docs":{},"]":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0020325203252032522}}}}}},"docs":{}}}}}}},"l":{"docs":{},"e":{"docs":{},"d":{"docs":{},"[":{"0":{"docs":{},"]":{"docs":{},"}":{"docs":{},"]":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}},"1":{"docs":{},"]":{"docs":{},"}":{"docs":{},"]":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}},"2":{"docs":{},"]":{"docs":{},"}":{"docs":{},"]":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}},"3":{"docs":{},"]":{"docs":{},"}":{"docs":{},"]":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}},"4":{"docs":{},"]":{"docs":{},"}":{"docs":{},"]":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}},"5":{"docs":{},"]":{"docs":{},"}":{"docs":{},"]":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}},"6":{"docs":{},"]":{"docs":{},"}":{"docs":{},"]":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}},"7":{"docs":{},"]":{"docs":{},"}":{"docs":{},"]":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0027548209366391185}}}}}},"docs":{}}}}},"a":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774}}}},"w":{"docs":{},",":{"docs":{},"w":{"docs":{},",":{"docs":{},"w":{"docs":{},",":{"docs":{},"w":{"docs":{},"}":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}},"信":{"docs":{},"号":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},"介":{"docs":{},"绍":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}},"实":{"docs":{},"验":{"docs":{},"用":{"docs":{},"到":{"docs":{},"的":{"docs":{},"工":{"docs":{},"具":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}},"允":{"docs":{},"许":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}},"往":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}},"上":{"docs":{},"拨":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}},"往":{"docs":{},"具":{"docs":{},"有":{"docs":{},"几":{"docs":{},"种":{"docs":{},"不":{"docs":{},"同":{"docs":{},"输":{"docs":{},"入":{"docs":{},"/":{"docs":{},"输":{"docs":{},"出":{"docs":{},"模":{"docs":{},"式":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}}},"需":{"docs":{},"要":{"docs":{},"驱":{"docs":{},"动":{"docs":{},"不":{"docs":{},"同":{"docs":{},"的":{"docs":{},"芯":{"docs":{},"片":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}},"段":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}},"后":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}},"开":{"docs":{},"始":{"docs":{},"计":{"docs":{},"时":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}},"浮":{"docs":{},"空":{"docs":{},"输":{"docs":{},"入":{"docs":{},":":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}},"、":{"docs":{},"上":{"docs":{},"拉":{"docs":{},"输":{"docs":{},"入":{"docs":{},"、":{"docs":{},"下":{"docs":{},"拉":{"docs":{},"输":{"docs":{},"入":{"docs":{},"、":{"docs":{},"模":{"docs":{},"拟":{"docs":{},"输":{"docs":{},"入":{"docs":{},"、":{"docs":{},"开":{"docs":{},"漏":{"docs":{},"输":{"docs":{},"出":{"docs":{},"、":{"docs":{},"推":{"docs":{},"挽":{"docs":{},"输":{"docs":{},"出":{"docs":{},"和":{"docs":{},"一":{"docs":{},"些":{"docs":{},"复":{"docs":{},"用":{"docs":{},"功":{"docs":{},"能":{"docs":{},"的":{"docs":{},"输":{"docs":{},"入":{"docs":{},"/":{"docs":{},"输":{"docs":{},"出":{"docs":{},"模":{"docs":{},"式":{"docs":{},".":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"管":{"docs":{},"构":{"docs":{},"成":{"docs":{},"推":{"docs":{},"挽":{"docs":{},"结":{"docs":{},"构":{"docs":{},"输":{"docs":{},"出":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}}}}}}},"约":{"docs":{},"束":{"docs":{},"到":{"docs":{},"开":{"docs":{},"关":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}},"表":{"docs":{},"示":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.007547169811320755}},"一":{"docs":{},"般":{"docs":{},"的":{"docs":{},"连":{"docs":{},"接":{"docs":{},"线":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}},"电":{"docs":{},"路":{"docs":{},"连":{"docs":{},"接":{"docs":{},"是":{"docs":{},"三":{"docs":{},"态":{"docs":{},"类":{"docs":{},"型":{"docs":{},"的":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}}}}},"达":{"docs":{},"式":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774}},"和":{"docs":{},"操":{"docs":{},"作":{"docs":{},"数":{"docs":{},"表":{"docs":{},"达":{"docs":{},"式":{"docs":{},"由":{"docs":{},"操":{"docs":{},"作":{"docs":{},"符":{"docs":{},"和":{"docs":{},"操":{"docs":{},"作":{"docs":{},"数":{"docs":{},"构":{"docs":{},"成":{"docs":{},"，":{"docs":{},"其":{"docs":{},"目":{"docs":{},"的":{"docs":{},"是":{"docs":{},"根":{"docs":{},"据":{"docs":{},"操":{"docs":{},"作":{"docs":{},"符":{"docs":{},"的":{"docs":{},"意":{"docs":{},"义":{"docs":{},"得":{"docs":{},"到":{"docs":{},"一":{"docs":{},"个":{"docs":{},"计":{"docs":{},"算":{"docs":{},"结":{"docs":{},"果":{"docs":{},"。":{"docs":{},"表":{"docs":{},"达":{"docs":{},"式":{"docs":{},"可":{"docs":{},"以":{"docs":{},"在":{"docs":{},"出":{"docs":{},"现":{"docs":{},"数":{"docs":{},"值":{"docs":{},"的":{"docs":{},"任":{"docs":{},"何":{"docs":{},"地":{"docs":{},"方":{"docs":{},"使":{"docs":{},"用":{"docs":{},"。":{"docs":{},"操":{"docs":{},"作":{"docs":{},"数":{"docs":{},"可":{"docs":{},"以":{"docs":{},"是":{"docs":{},"任":{"docs":{},"意":{"docs":{},"的":{"docs":{},"数":{"docs":{},"据":{"docs":{},"类":{"docs":{},"型":{"docs":{},"，":{"docs":{},"只":{"docs":{},"是":{"docs":{},"某":{"docs":{},"些":{"docs":{},"特":{"docs":{},"定":{"docs":{},"的":{"docs":{},"语":{"docs":{},"法":{"docs":{},"结":{"docs":{},"构":{"docs":{},"要":{"docs":{},"求":{"docs":{},"使":{"docs":{},"用":{"docs":{},"特":{"docs":{},"定":{"docs":{},"类":{"docs":{},"型":{"docs":{},"的":{"docs":{},"操":{"docs":{},"作":{"docs":{},"数":{"docs":{},"。":{"docs":{},"操":{"docs":{},"作":{"docs":{},"数":{"docs":{},"可":{"docs":{},"以":{"docs":{},"为":{"docs":{},"常":{"docs":{},"数":{"docs":{},"，":{"docs":{},"整":{"docs":{},"数":{"docs":{},"，":{"docs":{},"实":{"docs":{},"数":{"docs":{},"，":{"docs":{},"线":{"docs":{},"网":{"docs":{},"，":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"，":{"docs":{},"时":{"docs":{},"间":{"docs":{},"，":{"docs":{},"位":{"docs":{},"选":{"docs":{},"，":{"docs":{},"域":{"docs":{},"选":{"docs":{},"，":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"及":{"docs":{},"函":{"docs":{},"数":{"docs":{},"调":{"docs":{},"用":{"docs":{},"等":{"docs":{},"。":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"的":{"docs":{},"判":{"docs":{},"别":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}},"观":{"docs":{},"察":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}},"波":{"docs":{},"形":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}},"计":{"docs":{},"数":{"docs":{},"至":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}},"说":{"docs":{},"到":{"docs":{},"这":{"docs":{},"里":{"docs":{},",":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}}}},"重":{"docs":{},"复":{"docs":{},"第":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}},"集":{"docs":{},"成":{"docs":{},"到":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.0010162601626016261}}}}},"全":{"docs":{},"灭":{"docs":{},"模":{"docs":{},"式":{"docs":{},":":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}},"查":{"docs":{},"看":{"docs":{},"调":{"docs":{},"试":{"docs":{},"结":{"docs":{},"果":{"docs":{},".":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}},"照":{"docs":{},"实":{"docs":{},"验":{"docs":{},"一":{"docs":{},"所":{"docs":{},"述":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}},"补":{"docs":{},"全":{"docs":{},"输":{"docs":{},"出":{"docs":{},"代":{"docs":{},"码":{"docs":{},",":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}}}},"闪":{"docs":{},"烁":{"docs":{},"模":{"docs":{},"式":{"docs":{},":":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.0013774104683195593}}}}}}},"专":{"docs":{},"用":{"docs":{},"性":{"docs":{},"就":{"docs":{},"来":{"docs":{},"自":{"docs":{},"于":{"docs":{},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"只":{"docs":{},"干":{"docs":{},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"一":{"docs":{},"件":{"docs":{},"事":{"docs":{},"情":{"docs":{},",":{"docs":{"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.018867924528301886}}}}}}}}}}}}}}}}}}}}}}}},"异":{"docs":{},"常":{"docs":{},"中":{"docs":{},"断":{"docs":{},"向":{"docs":{},"量":{"docs":{},"表":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}},"如":{"docs":{},"下":{"docs":{},"图":{"docs":{},"所":{"docs":{},"示":{"docs":{},".":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}}}}}}}}}}}}}},"现":{"docs":{},"在":{"docs":{},"我":{"docs":{},"们":{"docs":{},"简":{"docs":{},"述":{"docs":{},"中":{"docs":{},"断":{"docs":{},"的":{"docs":{},"处":{"docs":{},"理":{"docs":{},"过":{"docs":{},"程":{"docs":{},".":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}}}}}}}}}}}}}},"代":{"docs":{},"集":{"docs":{},"成":{"docs":{},"电":{"docs":{},"路":{"docs":{},"已":{"docs":{},"经":{"docs":{},"演":{"docs":{},"变":{"docs":{},"成":{"docs":{},"为":{"docs":{},"以":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"为":{"docs":{},"核":{"docs":{},"心":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}}}},"就":{"docs":{},"职":{"docs":{},"于":{"docs":{},"平":{"docs":{},"头":{"docs":{},"哥":{"docs":{},"半":{"docs":{},"导":{"docs":{},"体":{"docs":{},"有":{"docs":{},"限":{"docs":{},"公":{"docs":{},"司":{"docs":{},".":{"docs":{},"彭":{"docs":{},"吉":{"docs":{},"安":{"docs":{},":":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}},"明":{"docs":{},"小":{"docs":{},"满":{"docs":{},":":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}},"读":{"docs":{},"于":{"docs":{},"香":{"docs":{},"港":{"docs":{},"科":{"docs":{},"技":{"docs":{},"大":{"docs":{},"学":{"docs":{},".":{"docs":{},"王":{"docs":{},"梓":{"docs":{},"任":{"docs":{},":":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}},"研":{"docs":{},"一":{"docs":{},"在":{"docs":{},"读":{"docs":{},".":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}},"梁":{"docs":{},"一":{"docs":{},"凡":{"docs":{},":":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}},"江":{"docs":{},"凯":{"docs":{},":":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}},"三":{"docs":{},"在":{"docs":{},"读":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}},"二":{"docs":{},"在":{"docs":{},"读":{"docs":{},".":{"docs":{},"刘":{"docs":{},"丰":{"docs":{},"瑞":{"docs":{},":":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}},"仰":{"docs":{},"猛":{"docs":{},":":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}},"曹":{"docs":{},"文":{"docs":{},"旭":{"docs":{},":":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}},"讲":{"docs":{},"解":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.013157894736842105}}},"义":{"docs":{},"能":{"docs":{},"回":{"docs":{},"答":{"docs":{},"的":{"docs":{},"问":{"docs":{},"题":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}},"故":{"docs":{},"本":{"docs":{},"章":{"docs":{},"主":{"docs":{},"要":{"docs":{},"目":{"docs":{},"的":{"docs":{},"是":{"docs":{},"帮":{"docs":{},"助":{"docs":{},"同":{"docs":{},"学":{"docs":{},"们":{"docs":{},"熟":{"docs":{},"悉":{"docs":{"verilog/introduction.html":{"ref":"verilog/introduction.html","tf":0.030303030303030304}}}}}}}}}}}}}}}}},"附":{"docs":{},"录":{"docs":{"verilog/introduction.html":{"ref":"verilog/introduction.html","tf":10.030303030303031}}}},"!":{"docs":{},"=":{"docs":{},"=":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},"%":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.005660377358490566}}},">":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.005660377358490566}},"(":{"docs":{},"右":{"docs":{},"移":{"docs":{},")":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}},">":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"y":{"0":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.00425531914893617}}},"1":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}},"=":{"docs":{},"~":{"docs":{},"a":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}},"2":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}},"=":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"3":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}},"=":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"4":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}},"=":{"docs":{},"a":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}},"5":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}},",":{"docs":{},"y":{"6":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"docs":{}}},"=":{"docs":{},"a":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}},"6":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.00425531914893617}}},"7":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.006382978723404255}}},"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0037735849056603774},"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.023404255319148935}},">":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"=":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}},"[":{"0":{"docs":{},"]":{"docs":{},"=":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}},"1":{"docs":{},"]":{"docs":{},"=":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}},"2":{"docs":{},"]":{"docs":{},"=":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}},"3":{"docs":{},"]":{"docs":{},"=":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}},"4":{"docs":{},"]":{"docs":{},"=":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}},"5":{"docs":{},"]":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"6":{"docs":{},"]":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"7":{"docs":{},"]":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"docs":{}},"l":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"o":{"docs":{},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}},"z":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"}":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"~":{"docs":{},"&":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"a":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.006382978723404255}}},"c":{"docs":{},";":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}},"…":{"docs":{},"…":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"举":{"docs":{},"例":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},"二":{"docs":{},"进":{"docs":{},"制":{"docs":{},"整":{"docs":{},"数":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}},"仍":{"docs":{},"然":{"docs":{},"拿":{"docs":{},"整":{"docs":{},"数":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},"以":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}},"八":{"docs":{},"进":{"docs":{},"制":{"docs":{},"整":{"docs":{},"数":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}},"十":{"docs":{},"六":{"docs":{},"进":{"docs":{},"制":{"docs":{},"整":{"docs":{},"数":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}},"进":{"docs":{},"制":{"docs":{},"整":{"docs":{},"数":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}},"变":{"docs":{},"量":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}},"定":{"docs":{},"义":{"docs":{},"的":{"docs":{},"方":{"docs":{},"法":{"docs":{},"为":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}},"类":{"docs":{},"型":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"赋":{"docs":{},"值":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}},"否":{"docs":{},"则":{"docs":{},"为":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},"声":{"docs":{},"明":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},"拼":{"docs":{},"接":{"docs":{},"运":{"docs":{},"算":{"docs":{},"符":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"可":{"docs":{},"以":{"docs":{},"将":{"docs":{},"变":{"docs":{},"量":{"docs":{},"任":{"docs":{},"意":{"docs":{},"组":{"docs":{},"合":{"docs":{},"后":{"docs":{},"输":{"docs":{},"出":{"docs":{},"给":{"docs":{},"另":{"docs":{},"一":{"docs":{},"个":{"docs":{},"变":{"docs":{},"量":{"docs":{},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}}}}}}}}}}}}}}}}},"条":{"docs":{},"件":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"运":{"docs":{},"算":{"docs":{},"符":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"中":{"docs":{},"的":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}},"某":{"docs":{},"一":{"docs":{},"个":{"docs":{},"操":{"docs":{},"作":{"docs":{},"数":{"docs":{},"有":{"docs":{},"不":{"docs":{},"确":{"docs":{},"定":{"docs":{},"的":{"docs":{},"值":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}}}}},"求":{"docs":{},"余":{"docs":{},"数":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}},"特":{"docs":{},"例":{"docs":{},"是":{"docs":{},"如":{"docs":{},"果":{"docs":{},"有":{"docs":{},"一":{"docs":{},"个":{"docs":{},"输":{"docs":{},"入":{"docs":{},"为":{"docs":{},"未":{"docs":{},"知":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}}}}}},"移":{"docs":{},"位":{"docs":{},"产":{"docs":{},"生":{"docs":{},"的":{"docs":{},"空":{"docs":{},"位":{"docs":{},"用":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}},"运":{"docs":{},"算":{"docs":{},"符":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}},"算":{"docs":{},"数":{"docs":{},"运":{"docs":{},"算":{"docs":{},"符":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}},"术":{"docs":{},"运":{"docs":{},"算":{"docs":{},"符":{"docs":{},"中":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}},"缩":{"docs":{},"位":{"docs":{},"运":{"docs":{},"算":{"docs":{},"符":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"作":{"docs":{},"用":{"docs":{},"于":{"docs":{},"一":{"docs":{},"个":{"docs":{},"多":{"docs":{},"位":{"docs":{},"的":{"docs":{},"变":{"docs":{},"量":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}}}}}}}}},"诸":{"docs":{},"如":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"赋":{"docs":{},"值":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887},"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}},"和":{"docs":{},"电":{"docs":{},"路":{"docs":{},"的":{"docs":{},"关":{"docs":{},"系":{"docs":{},"描":{"docs":{},"述":{"docs":{},"组":{"docs":{},"合":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"电":{"docs":{},"路":{"docs":{},"时":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}}}}}}}}}}},"阻":{"docs":{},"塞":{"docs":{},"赋":{"docs":{},"值":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}},"为":{"docs":{},"顺":{"docs":{},"序":{"docs":{},"赋":{"docs":{},"值":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}},"使":{"docs":{},"用":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}},"和":{"docs":{},"非":{"docs":{},"阻":{"docs":{},"塞":{"docs":{},"赋":{"docs":{},"值":{"docs":{},"均":{"docs":{},"可":{"docs":{},"使":{"docs":{},"用":{"docs":{},".":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}}}}}}}}}}}}}},"驱":{"docs":{},"动":{"docs":{},",":{"docs":{"verilog/grammar.html":{"ref":"verilog/grammar.html","tf":0.0018867924528301887}}}}},"低":{"docs":{},"电":{"docs":{},"平":{"docs":{},"点":{"docs":{},"亮":{"docs":{},".":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}},"六":{"docs":{},"位":{"docs":{},"数":{"docs":{},"码":{"docs":{},"管":{"docs":{},"的":{"docs":{},"使":{"docs":{},"能":{"docs":{},"信":{"docs":{},"号":{"docs":{},"有":{"docs":{},"些":{"docs":{},"同":{"docs":{},"学":{"docs":{},"可":{"docs":{},"能":{"docs":{},"看":{"docs":{},"到":{"docs":{},"数":{"docs":{},"码":{"docs":{},"管":{"docs":{},"的":{"docs":{},"引":{"docs":{},"脚":{"docs":{},"图":{"docs":{},"会":{"docs":{},"感":{"docs":{},"到":{"docs":{},"困":{"docs":{},"惑":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}}}}}}}}}}}}}}}}},"段":{"docs":{},"选":{"docs":{},"信":{"docs":{},"号":{"docs":{},"是":{"docs":{},"连":{"docs":{},"在":{"docs":{},"一":{"docs":{},"起":{"docs":{},"的":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}}}}}}}}},"应":{"docs":{},"该":{"docs":{},"怎":{"docs":{},"么":{"docs":{},"做":{"docs":{},"呢":{"docs":{},"?":{"docs":{},"由":{"docs":{},"于":{"docs":{},"所":{"docs":{},"有":{"docs":{},"的":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"都":{"docs":{},"共":{"docs":{},"用":{"docs":{},"一":{"docs":{},"条":{"docs":{},"数":{"docs":{},"据":{"docs":{},"总":{"docs":{},"线":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}}}}}}}}}}}}}}}},"用":{"docs":{},"与":{"docs":{},"片":{"docs":{},"上":{"docs":{},"系":{"docs":{},"统":{"docs":{},"软":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"设":{"docs":{},"计":{"docs":{},"的":{"docs":{},"高":{"docs":{},"端":{"docs":{},"设":{"docs":{},"计":{"docs":{},"人":{"docs":{},"才":{"docs":{},"为":{"docs":{},"目":{"docs":{},"标":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}}}}}}}},"显":{"docs":{},"示":{"docs":{},"六":{"docs":{},"个":{"docs":{},"不":{"docs":{},"同":{"docs":{},"的":{"docs":{},"数":{"docs":{},"字":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}}}}}}},"构":{"docs":{},"成":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}},"建":{"docs":{},"、":{"docs":{},"外":{"docs":{},"围":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}},"顾":{"docs":{},"名":{"docs":{},"思":{"docs":{},"义":{"docs":{},",":{"docs":{"verilog/enable_signal.html":{"ref":"verilog/enable_signal.html","tf":0.008130081300813009}}}}}}},")":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.00425531914893617}},";":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}},"译":{"docs":{},"码":{"docs":{},"器":{"docs":{},".":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}},"为":{"docs":{},"例":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}},",":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.00425531914893617}}}}},"的":{"docs":{},"常":{"docs":{},"见":{"docs":{},"描":{"docs":{},"述":{"docs":{},"方":{"docs":{},"法":{"docs":{"verilog/decoder.html":{"ref":"verilog/decoder.html","tf":0.002127659574468085}}}}}}}}}}}},"“":{"docs":{},"以":{"docs":{},"赛":{"docs":{},"促":{"docs":{},"学":{"docs":{},"”":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}},"努":{"docs":{},"力":{"docs":{},"了":{"docs":{},"也":{"docs":{},"难":{"docs":{},"以":{"docs":{},"完":{"docs":{},"成":{"docs":{},"实":{"docs":{},"验":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}},"回":{"docs":{},"到":{"docs":{},"正":{"docs":{},"确":{"docs":{},"的":{"docs":{},"方":{"docs":{},"向":{"docs":{},"上":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}},"希":{"docs":{},"望":{"docs":{},"大":{"docs":{},"家":{"docs":{},"和":{"docs":{},"我":{"docs":{},"们":{"docs":{},"一":{"docs":{},"起":{"docs":{},"使":{"docs":{},"这":{"docs":{},"门":{"docs":{},"课":{"docs":{},"程":{"docs":{},"变":{"docs":{},"得":{"docs":{},"更":{"docs":{},"好":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}},"通":{"docs":{},"过":{"docs":{},"本":{"docs":{},"实":{"docs":{},"验":{"docs":{},"的":{"docs":{},"学":{"docs":{},"习":{"docs":{},"让":{"docs":{},"同":{"docs":{},"学":{"docs":{},"们":{"docs":{},"更":{"docs":{},"好":{"docs":{},"地":{"docs":{},"理":{"docs":{},"解":{"docs":{},"和":{"docs":{},"掌":{"docs":{},"握":{"docs":{},"「":{"docs":{},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"系":{"docs":{},"统":{"docs":{},"结":{"docs":{},"构":{"docs":{},"与":{"docs":{},"嵌":{"docs":{},"入":{"docs":{},"式":{"docs":{},"系":{"docs":{},"统":{"docs":{},"设":{"docs":{},"计":{"docs":{},"」":{"docs":{},"讲":{"docs":{},"授":{"docs":{},"的":{"docs":{},"内":{"docs":{},"容":{"docs":{},".":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"抓":{"docs":{},"住":{"docs":{},"机":{"docs":{},"会":{"docs":{},"吧":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}},"报":{"docs":{},"告":{"docs":{},"或":{"docs":{},"者":{"docs":{},"心":{"docs":{},"得":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}},"考":{"docs":{},"智":{"docs":{},"能":{"docs":{},"化":{"docs":{},"芯":{"docs":{},"片":{"docs":{},"与":{"docs":{},"系":{"docs":{},"统":{"docs":{},"设":{"docs":{},"计":{"docs":{},"团":{"docs":{},"队":{"docs":{},"等":{"docs":{},"从":{"docs":{},"事":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}},"欢":{"docs":{},"迎":{"docs":{},"向":{"docs":{},"助":{"docs":{},"教":{"docs":{},"或":{"docs":{},"老":{"docs":{},"师":{"docs":{},"提":{"docs":{},"问":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}},"随":{"docs":{},"时":{"docs":{},"给":{"docs":{},"实":{"docs":{},"验":{"docs":{},"指":{"docs":{},"导":{"docs":{},"书":{"docs":{},"和":{"docs":{},"网":{"docs":{},"站":{"docs":{},"的":{"docs":{},"维":{"docs":{},"护":{"docs":{},"者":{"docs":{},"(":{"docs":{},"f":{"docs":{},"e":{"docs":{},"n":{"docs":{},"g":{"docs":{},"r":{"docs":{},"u":{"docs":{},"i":{"9":{"8":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}},"docs":{}},"docs":{}}}}}}}}}}}}}}}}}}}}}}}}}},"研":{"docs":{},"究":{"docs":{},"的":{"docs":{},"科":{"docs":{},"研":{"docs":{},"团":{"docs":{},"队":{"docs":{},"的":{"docs":{},"硕":{"docs":{},"士":{"docs":{},"/":{"docs":{},"博":{"docs":{},"士":{"docs":{},"研":{"docs":{},"究":{"docs":{},"生":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}},"赛":{"docs":{},"道":{"docs":{},"相":{"docs":{},"关":{"docs":{},"杯":{"docs":{},"赛":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}},"历":{"docs":{},"届":{"docs":{},"助":{"docs":{},"教":{"docs":{},"(":{"docs":{},"按":{"docs":{},"担":{"docs":{},"任":{"docs":{},"助":{"docs":{},"教":{"docs":{},"时":{"docs":{},"间":{"docs":{},"排":{"docs":{},"序":{"docs":{},")":{"docs":{},"赵":{"docs":{},"天":{"docs":{},"津":{"docs":{},":":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}}}},"王":{"docs":{},"刚":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}},"贡":{"docs":{},"献":{"docs":{},"名":{"docs":{},"单":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}},"陈":{"docs":{},"骏":{"docs":{},"莲":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}},"黄":{"docs":{},"乐":{"docs":{},"天":{"docs":{},"副":{"docs":{},"组":{"docs":{},"长":{"docs":{},":":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}},"length":5187},"corpusTokens":["!==","\"#\"","\"./rtl/waterlight.v\",","\"/cortexm0_soc/task0/keil/\"","\"/task2/keil/startup_cmsdk_cm0.s\"","\"/task2/project0/keil/startup_cmsdk_cm0.s\"","\"=\"","\"add","\"ahblite_decoder.v\"","\"cortexm0_soc\"","\"cortexm0_soc.v\"","\"cortexm0_soc/task1/rtl/ahblite_decoder.v\"","\"cortexm0_soc/task2/project0/rtl/gpio.v\"","\"cortexm0_soc/test3/waterlight\"","\"don’t","\"fromelf\"","\"option","\"rtl设计\".","\"select","\"startup_cmsdk_cm0.s\"","\"startup_cmsdk_cm0.s\",","\"updat","\"use","\"下载\"","\"不确定的\",","\"人工链接器\",","\"伪指令\"","\"保护现场\"","\"先入后出\"","\"压在下面\"","\"反复横跳\",","\"反汇编\"?","\"合并\"","\"同时\"","\"声明\"","\"声明\",","\"嵌套狂魔\"","\"开辟\"","\"手动分配地址\"","\"手动定义\"","\"施法\"让","\"无用功\"?","\"替换\"","\"栈\"","\"死心眼\",","\"灯,","\"点石成金\"","\"生成\"","\"生成\".","\"生搬硬套\"","\"程序\"","\"程序\",","\"符号化\"","\"符号化\",","\"编译预处理指令\"","\"风格\"伪指令是","\"魔术棒\"","##clk","##debugg","##iopin","##led","##rstn","#0","#1","#2","#4","$readmemh(\"g:/your/path/code.hex\",mem);","%","&","&&、||、！","&b","&b&","&b&c;","&b&~c;","&b的含义为","&c;","&~b&c","&~b&c;","&~b&~c","&~b&~c;","&、|、~","'0'","'1'","'h16.","'sourc","'target","(((b[0]","(*)begin","(/*port","(0","(clk),","(cpuresetn),","(data1","(haddr[31:16]","(haddr[31:4]","(haddr_p0),","(haddr_p1),","(haddr_p2),","(haddr_p4),","(hardwar","(hprot_p0),","(hprot_p1),","(hprot_p2),","(hprot_p4),","(hrdata_p0),","(hrdata_p1),","(hrdata_p2),","(hrdata_p4),","(hready_p0),","(hready_p1),","(hready_p2),","(hready_p4),","(hreadyout_p0),","(hreadyout_p1),","(hreadyout_p2),","(hreadyout_p4),","(hresp_p0),","(hresp_p1),","(hresp_p2),","(hresp_p4),","(hsel_p0),","(hsel_p1),","(hsel_p2),","(hsel_p4),","(hsize_p0),","(hsize_p1),","(hsize_p2),","(hsize_p4),","(htrans_p0),","(htrans_p1),","(htrans_p2),","(htrans_p4),","(hwdata_p0),","(hwdata_p1),","(hwdata_p2),","(hwdata_p4),","(hwrite_p0),","(hwrite_p1),","(hwrite_p2),","(hwrite_p4),","(idata)","(odata),","(outen),","(port","(posedg","(ramcode)","(ramcode_raddr),","(ramcode_rdata),","(ramcode_waddr),","(ramcode_wdata),","(ramcode_write)","(ramdata_raddr),","(ramdata_rdata),","(ramdata_waddr),","(ramdata_wdata),","(ramdata_write)","(regist","(waterlight_mode),","(waterlight_speed)","(也就是指令存储器)的使能信号赋给片选信号,","(代码中的reset_handler)","(你也可以给工程取你喜欢的名字,","(全等)","(在实验指导书第三章中有详细的介绍)","(实验指导书","(当然这个cpu是软件模拟出来的)","(总线操作的地址为0x0000xxxx,","(汇编,",")",");","*","*/","*c","*汇编进阶","+","++","+、",",",",1b'1,",",while",".","...","....","...对于这些问题,",".axf",".axf,",".bram_rdaddr",".bram_rdata",".bram_wdata",".bram_wraddr",".bram_writ",".haddr",".hclk",".hex",".hprot",".hrdata",".hreadi",".hreadyout",".hresetn",".hresp",".hsel",".hsize",".htran",".hwdata",".hwrite",".idata",".o",".odata",".outen",".txt",".waterlight_mod",".waterlight_spe","/","/*","/***********************************/","/**********************************/","/************************/","/*gpio","/*insert","/*ramcod","/*ramdata","/*waterlight","//","//0x00000000","//0x20000000","//0x40000000","//0x40000004","//0x40000020","//0x40000024","//0x40000028","0","0*/),","0,","0/1,","0001,","01","0101","03","06","0x0","0x0000","0x00000000","0x00000000,","0x0000004c","0x00000080,","0x000000ff,","0x0000ffff","0x0000ffff,","0x01","0x02","0x03","0x10000","0x11223344","0x1fffffff.","0x2000","0x20000000","0x20000000,","0x2000ffff","0x2000ffff,","0x3ffffffff.","0x4000000","0x4000000.","0x40000000","0x40000004","0x4000000f","0x4000000f.","0x4000002","0x40000020,","0x40000024","0x40000028","0x40000028,","0x4807","0x48:","0x4a:","0x4c:","0x68","0x6807","0x68:","0xf","0xf),","0xffff","0xffff,","0~12","0~8","1","1'\",","1'b0,","1'b0;","1'b1;","1'b1},","1'bl;","1'd0;","1(与相邻的","1)","1)clb","1)不同的物理实现：fpga","1)与仅依靠软件仿真来验证其硬件设计是否合理的方法相比,","1*/),","1,","1.","1/0.","10","10'd32;","10,","100","1000.","1001","11","1100","111110,","12","13:36:06","13:37:01","13:53:41","13:54:00","13:58:29","14","14:47:54","14为","15","15:09:16","15:12:28","15:12:47","15:15:18","15:15:40","15:31:05","16","16'h0000)","16'h2000)","16:23:56","16:30:15","16bit","16k","17","18","1866,","18、1k","1990","19:51:17","1:","1@example.com","1s","1’b0;","1、16k","1、8k","2","2)","2)fpga","2)触发器资源丰富,","2*/),","2,","2.","2000","2005","2009","2018","2018.2","2018.3","2019","2020","2021","2021/11/15:","2022","21","21:56:03","22","22,","22:20:17","23:57:52","255),","26","28","28'h4000000)","28'h4000002)","28bit","29","2:","2;","2@example.com","2cycl","2、8k","3","3'b101}","3'd0:","3'd1:","3'd2:","3'd3:","3'd4:","3'd5:","3'd6:","3'd7:","3)","3)fpga","3)控制输入在","3.","3.0","3.2.3)","3.2.4)","3.6)","30","32","32'h16等价.","32,","32bit","32k","35t,","36","36.","36k","38","3:","3@example.com","4","4'b1001","4'd10;","4'h01","4'ha1","4)","4)6输入","4)追查错误困难：由于","4*/),","4.","4.2)如果你对自己不够自信,","4、2k","4、4k","5","5)","5)fpga配置时间长：对于以","5)专用进位逻辑可有效实现算术功能.","512","512kb","6","6),","6)工艺、电压、温度差异：fpga","64","64k","7","72.","8","8\"","8'b00000001;","8'b00000010;","8'b00000100;","8'b00001000;","8'b00010000;","8'b00010110或8'b0001_0110;","8'b00100000;","8'b01000000;","8'b0;","8'b10000000;","8'd22;","8'h00;end","8'h01","8'h02","8'h03","8'h16;","8'o26.","8,","80","8bit","8进制表示为","90","94042,","9、1k","9、2k",":",";",";****************************;",";;;;;;;;;;;;;;;;;;;;;;",";data1",";data1,",";gpio",";gpio_0",";gpio_1",";gpio_2",";gpio_3",";gpio_4",";gpio_5",";gpio_6",";gpio_7",";inset",";interv",";ldr",";read",";set",";store",";waterlight",";地址",";汇编得到的机器码",";源代码",";通过","=","=0x00","=0x01","=0x02","=0x04","=0x08","=0x10","=0x20","=0x40","=0x80","==","==\\=","=a","=data1","=、!==(不全等)、",">",">(右移)",">>","?","[0])","[1:0]","[2:0]","[2])","[7:0]","[get_net","[get_port","[pc,#0x40]","[r0,#0]","[r0]","[r2]","[r3]","[r4]","a,","a.","a[0])","ad","adc","add","add,","adder","address","ahb","ahblit","algorithm","align","alway","always(*)","always@","always@(*)","amba®","analog","ansi","area","area,","arm","armv6","array","artix","asic","asic?asic,全程appl","asic和其他芯片有什么不同?","assembler)编译成为机器码十六进制文件.","assign","atpc","atpcs?试想,","autopilot","b","b,","b,c,","b[0],","b[1])","b[1],","b[2])","b[2],","b[3:0],","b[3])","b[3],","basic","befor","begin","beq","bl","block","block_ram.v","block，clb),","block，lab).","bne","box","bram","burst","busy10","bx","bxxxxxxxx","byte01","b地址对应的外设在","b站录播,","c","c++,","c++或systemc","c,","c?我们为什么不能用","ca","case","case(a)","case(waterlight_mode)","cdel,","cell),","chip","chipscope).","circuit,中文名为专用集成电路,","clb","clear","clk)","clk]","clock_dedicated_rout","cmo","cmp","cmsdk_cm0","cmsdk_cm0.","cnt","code","code,","code.hex","code16,","commons,","connect","converters,","cortex","cortexm0_soc.v”中,","cpu","cpu中","creativ","cycl","c等),","d","d4","dac","dac全称","data","data1","data_width","dataram","dcd","dcd,","dcoder","debug","debugging\".","dec38case(","decod","decoder38if(","decoder3t8(","default","default:","delay","descript","design","dialog\"","dig","dig1","dig6(当正放","dig6)控制.","digit","diy","down","dsp","dsp).","eda","edit","elf","enabl","end","endcas","endmodul","endp","equ,","esl","exist","export","extern.","f11","fals","fastcal","field","fifo.","file","file、edit、flow、tools、reports、window、layout、view、help,","file、edit、view、compile、simulate、add、structure、tools、layout、bookmarks、window","file、edit、view、project、debug、peripherals、tools、svcs、window","finish","fir","flash","folder","for,","fpga","fpga)","fpga,","fpga?","fpga中,","fpga中一般称为逻辑阵列块(log","fpga中两个lc构成的单元被称为slice,","fpga中有另外的名称).","fpga原型验证不能取代基于仿真的验证方法.","fpga开发板中验证中得到检验.","fpga的基本结构","fpga简介","fpga芯片","fpga？","function","f的任何值,","gate","gdsii","gitbook","gnd","gnu","googl","google)寻找解决方案.","gpio","gpio(port","gpio),","gpio7","gpio[0:6]","gpio外设实现流水灯","gpio模块","group","h","h12","h14","haddr","haddr[31:0]","halfword10","hburst","hburst[0]","hburst[1]","hburst[2:0]","hburst[2]","hdl","hdl)","hdl.","hdl基本语法","hdl基本语法中,","help.","hex","hl","hls,","hls.","hotmail.com)发邮件详细讨论.","hrdata","hrdata[31:0]","hreadi","hreadout","hreadyout","hready就会被切换到自己的输出hreadout","hresp","hsel","hsize[2:0]","htran","htrans[0]","htrans[1:0]","hwdata","hwdata[31:0]","hwrite","i/o","ic","idata","idl","if(","if(a","if(a[0])","if(a[1])","import","import,","in0.","in0;","in1","in1,","initi","input","input/output,","input[2:0]","integer:","integr","intel","intellig","interconnect","introduct","io","iostandard","ip","irq","is","ise,","ise.","ise?很多同学之前可能使用","java","jtag","k","kb","kbit","keil","keil.","key1","key15","key2","key4","key5","key8","kintex","lab.","lab0","lab0:","lab0~lab5,","lab1","lab1:","lab1~lab4","lab2:","lab3:","lab4:","language),","layout","lc","lc(logic","ldr","ldr,","led","led0","led16,","led6","ledclk]","level),","level,","librarie\"","linker","linux","lite","logic","loop","lp","lr","lut","lut/clb","lvcmos33","m","m0","m0不支持","mac,","map","map,","master","mcu","mdk","memori","mo","mode","mode1;end","mode2;end","mode3;end","model","modelsim","modelsim,","modelsim界面","modul","mountain","mov","mov,","mux","n","n6","nand","net","net;","net型","new","nonseq","o","object","objects\",","odata","option","out","outen","output","p0_hsel","p1","p1_hsel","p1、p2","p1、p4","p2","p2_hsel","p3_hsel","p4","p4_hsel","p9","package_pin","paramet","parameter*/","path)导致.","pc","peripher","phase","phase,","po","port","port0_en","port1_en","port2_en","port3_en","port4_en","prime,","proc","process","processor,","programm","project","project.","protocol","purpos","pvt","quartu","question使用条件运算符时,","r0","r0,","r0,=0x10","r0,r1","r0,r1,r2,r3,r12,lr,pc,xpsr","r1","r1,","r1,r1,#1","r15(pc)","r2","r3","r4","r4存储计数器时间.当流水灯切换到当前模式后,","r5","r5,","r6,","r7","r8","ram","ram,","ram.","ram?这一步设置是为了匹配你的","ramcod","ramdata","ram、乘法器等模块.","ram或一个","ram模块的例化(调用模块,","readmemh","readonli","reg","reg:","regist","reset","reset_handl","right","rom","rom,","route)等功能.","rstn]","rtl","rtl,","rtl?","rtl设计","sdk","search","sel","seq","set","set_properti","side","signal","signal),","signaltap","simulator\",","singl","size","slave","slice","slice(一般为2个或4个)","soc","soc,","soc.","soc?","soc想要访问多个外设的时候也是如此.","sourc","sp","space","space,","spartan","spartan、artix、kintex、virtex.","specif","speed","sram","standard","start","stm","str","str,","sub,","sw0,","sw1","sw11","swclk]","swdio]","synthesis)技术.","system","systemc","systemverilog.","systemverilogsystemverilog","t2","t3","t4","t5","t8","t9","target","target,","task1","template,","there*/","there;","tlc7528c","transfer","translat","translate,","tri:","ttl,","uestc","up","usa.","user","util","uvis","valu","variable型","vdd","verilog","verilog,","verilog基本语法","vhdl","vhdl,","vhx","view,","virtex","vivado","vivado,","w","w,","waterlight","waterlight_mod","waterlight_spe","wire","wire:","wire变量","wire型变量","word","x","x,","x.","x2、4k","x86","xilinx","x在此处表示无论该位为0","y","y0","y1","y1=~a","y2","y2,","y2=","y3","y3,","y3=","y4","y4,","y4=a","y5","y5,y6,","y5=a","y6","y7","y=","y>","y[0]=","y[1]=","y[2]=","y[3]=","y[4]=","y[5]","y[6]","y[7]","yl,","yo,","z","{","{4{w}}","{a,","{iopin[0]}]","{iopin[1]}]","{iopin[2]}]","{iopin[3]}]","{iopin[4]}]","{iopin[5]}]","{iopin[6]}]","{iopin[7]}]","{led[0]}]","{led[1]}]","{led[2]}]","{led[3]}]","{led[4]}]","{led[5]}]","{led[6]}]","{led[7]}]","{w,w,w,w},","{信号","|","}","~&","~a","~c;","‘0‘","‘1’","“以赛促学”","……","、","、!","、*、/、%","、^","、^(异或)","、~^(同或)","、~^、","、响应信号(hresp)以及反馈信号(hreadyout)进行选择,","、第","一个","一个为","一个例子帮你理解","一个基本的逻辑单元一般还会包括一些特殊的快速进位单元用于算术操作.","一个多路复用器(mux)和一个寄存器组成,","一个新的","一个是","一位数码管有","一共有六个数码管,","一凡(假设)","一定要使用阻塞赋值,","一定要注意资源的合理利用以及避免出现时序问题.","一方面可能是之前的课程没有给你足够的训练,","一旦流片便无法修改,","一旦这个立即数超过了指定范围","一旦逻辑综合工具生成了门级网表,","一直为","一种关于","一般","一般人难以承受;","一般来说,","一般用于实现嵌入式微处理器核,","一般由一个查找表(lut)、","一般电路设计都是采用“自顶向下”的思想完成的.","一节.","七段数码管的每个引脚(共阴模式)均连接到","七段数码管的片选信号也直接与","上,","上.","上世纪","上图为六位七段数码管的引脚图,","上图展示了调试界面的三个重要窗口:","上图是lab3:","上增减任意值作为地址来","上完全实现,","上实现时,","上实现的加速电路进行运算.","上拉输入:","上搭建一个","上构建","上的","上的一块连续区域,","上的数据,","上进行验证,","上面的代码就是根据","上面的四行代码展示了本次实验中的总线译码器的设计方法.","上面这部分代码通过利用","上，直到","下一条语句和当前语句的执行时同时进行的,","下一条语句执行前,","下图展示了本节将实现的","下图是它们的依赖关系.","下拉输入:","下方为调试信息和","下载后的文件直接打开即可选择对应目录安装.","下面举一个例子","下面分别介绍一下它们的用途:","不为","不仅会让某些同学失去锻炼自己的机会,","不仅节约了时间,","不会去访问更底层的栈帧中的数据?","不会吧?","不会有写好的讲义告诉你每一步该怎么做,","不同的汇编器支持的伪指令一般是不同的,","不幸的是,","不愿意面对我们设置的挑战,","不放在","不是应该有","不管是开关级描述,","不管这些数据是否是机器码,","不能同时使用","不能实现的模块：一个完整的设计一般不能在一片","不要在设计过程中使用它们,","不要指望我在这里讲解基本语法在实验过程中,","不要用执行软件的思路来理解学习","不要着急,","不过你也可以这样简单地理解:","与","与之相对的也有“自底向上”的设计思想,","与思考题难度基本持平.我们强调,","与总线扩展","与汇编的混合编程","专用性就来自于流水灯硬件只干流水灯一件事情,","且","且只能赋值一次.","世纪以后,","两个选项.","两种不同的方式实现流水灯就体现了我们常说的软硬件结合.","两种风格,","个","个小时).","个引脚,","个引脚吗?","个或","个拨动开关","个按键,","个按键实现更加复杂的终端控制功能.","个控制字,","个数字呢?事实上,","个灯点亮之后,","个直接由","个输出端口连接.","中","中,","中.","中一般会嵌入一些算术操作单元,","中一般称为","中互连的层次结构类似,","中例化完成,","中内嵌的中断向量表会告知","中国大陆","中国大陆许可协议进行许可.","中将ramcode总线接口与总线扩展模块连接,","中嵌入了微处理器硬核,","中嵌入了硬核微处理器,","中嵌入硬核的方法便是直接将其嵌入fpga的主要结构中.","中找不到本实验要使用的开发板型号.","中文名是可编程逻辑门阵列,","中断.","中断上,","中断处理函数执行完成后,","中断处理过程如下:","中有大量的","中添加","中的","中的基本可配置逻辑块(configur","中的时钟信号由外部世界产生,","中触发器有一个","中还有一定的速度优势.","中都需要一个比较器用于产生相应的选择信号.","中间是文件管理和代码编辑的区域,","中需要存储单元,","为","为了与外界更好地进行通信,","为了在运行速度和灵活性之间做权衡取舍,","为了实现上图所示的","为了实现函数调用,","为了将其与","为了描述复杂的硬件电路,","为了方便仿真观察,","为了方便使用,","为了方便阅读分析","为了更好地理解本课程实验,","为了解决这类问题,","为什么会做这些","为什么函数里不建议定义大型局部数组?","为什么在c语言中不允许返回局部变量的指针,","为什么是","为什么程序只会去访问当前栈帧和相邻栈帧中的数据,","为什么要发生变化?","为什么要是","为什么要设置","为什么需要","为什么需要使能信号?","为何不去自己动手写个程序编译一下,","为写传输","为当前正在进行传输的","为新建的工程添加源代码文件,","为简化设计提供的条件.","为输出模式;","为逻辑假.","主界面","主界面也是由工具栏、工程目录、代码编辑、调试信息组成.","主要体现在以下两个方面：","主要关心的是电路的功能是否正确.","主要有以下几点原因：","主要由工具栏、模块列表和波形图等几部分组成.","主要的","主要的传输方式11","主要规定了哪几个方面?","举例,","之前提到的几种译码器的描述方式均不是很适合本实验的译码器设计.","之后会弹出一个让你选择器件型号的窗口,","之后再添加其他外设即可.","之后微处理器会不断地扫描检测开关是否打开,","之后生成对应外设的选择信号(这个过程相当于拨通了电话).","之后的代码也是同理.","之后的流程便和手画电路的","之后的读写操作都在这个地址上进行,","之外,","之所以在研究初期并未取得成功,","之所以是可编程的,","之类,","之间,","之间共享.","之间循环计数.","之间的互连是很快的,","也不会有人像助教一样耐心地解答你的各种疑问.","也不需要首要考虑芯片使用的工艺,","也会作为传输完成的条件(在hready为","也会破坏课程的公平性.","也包括使用算术运算(如加法和乘法)来描述电路的算术行为.","也可以利用fpga的灵活性,","也可以和","也可以在安装","也可以在快捷键一栏选择仿真时间、启动或停止仿真.","也可以实现译码器.","也可以是一个","也可以用于时序分析.","也可以被组织成任意位宽的","也可以通过点击","也可用作","也就是必须要把这些机器码导入到硬件工程中的内存里,","也恒为0","也是学习解决问题的一种方法,","也更容易找出错误,","也有很多局限性,","也节约了有故障的设计带来的额外流片费用.","也输出包含","了解","二进制整数","于","于是便有了汇编控制伪指令和符号定义伪指令,","于是我们希望通过一种方式使这些","于是有了反汇编器,","互连,","什么?","什么叫","什么是","什么是fpga？","什么是使能信号?","什么是总线译码器?","什么样的问题需要自己解决","仅依靠机器码运行,","仅支持","介绍","介绍实验用到的工具,","仍然以","仍然拿整数","从上图中可以看出,","从上往下看(从软件到硬件),","从上面的示例代码中,","从下往上看(从硬件到软件),","从主窗口中可以查看当前正在调试的源代码,","从地址上我们可以看到,","从左至右为","从最基本的逻辑单元","从本实验开始,","从而为我们调试程序提供了方便.","从而使公司损失了对该产品的投资资本.","从而可以轻松地与大多数流行的微处理器总线和输出端口连接.","从而将它们的使用限制在特定的应用程序域中.","从而更好的完成本节课的实验.","从而通过修改代码完成对软件的调试与纠错.","从而避免在流片以后再发现问题导致浪费成本.","从而限制了在设计中向","代码.","代码中加入一些声明,","代码外,","代码时,","代码用于仿真验证.","代表右移的位数;","代表总线现在对指令存储器进行操作.","代表要进行右移的操作数,","令ramcode使能有效.","以一个常见的","以事务而非单个信号作为监测对象,","以便其他函数使用呢?","以区分于","以单片机这一","以及","以及入栈出栈和寄存器间的对接顺序","以及模块和系统的验证.","以及添加了","以如何设计片上计算机系统为主线来组织课程.","以提供更快的替代仿真的验证方案,","以检验","以满足复杂系统需求,","以满足小型存储需求.","以适应不同的应用场景.","任意一个相对寻址的栈单元.","仿真","仿真/调试设置","仿真和调试,","仿真和调试.","会在","会将写数据放在数据总线","会很繁琐.","会把写地址输出在地址总线上,","会把读取地址输出在地址总线上,","会接收到一个复位中断,","会生成当前文件的","会通过堆栈和出栈的方式保存和恢复跳转前的执行状况.","传输,","传输.","传输地址","传输完成.","传输时序","传输是否成功(通常为0)","传输类型00","伪指令做了哪些事:","伪指令加载","伪指令把变量地址加载到寄存器中,","伪指令时,","伪指令是为了方便开发者而诞生的,","伪指令是什么东西.我们在程序编写中经常遇到这样两种问题:","伪指令有的小伙伴又有问题了:","伪指令的不同","伪指令能够实现向寄存器直接加载","但","但不得不强调的是,","但也同时作为读传输","但也能从中找到一些蛛丝马迹,","但你们更应该养成独立查阅资料的习惯.","但允许返回静态局部变量的指针?","但即便如此,","但同时对软件和硬件开发人员都施加了陡峭的学习曲线.","但在学习实验的过程中建立对计算机系统的认识依然需要你投入大量的时间.","但大多数设计人员仍不愿冒险摆脱熟悉的","但如果你的提问没有体现出你的思考/尝试过程,","但当我们写c程序时,","但是,","但是为了方便比对,","但是仍然存在许多值得优化的地方.","但是其功能本质确是需要严格划分的:","但是在编写","但是处理器核只有一个","但是它只能驱动","但是对于两次传输,","但是当变量的个数很多时,","但是我却搞不懂","但是本实验中最好换为","但是机器码看着实在太难受了.","但是板上出现的与时序和数据相关的错误通常很难调试.","但是每个slice内部的各逻辑单元都使用同一个时钟和使能信号.","但是现有的大多数","但是许多基于","但是软件的灵活性更强,","但是输入端口本身只能是","但是输出端口只能驱动","但是速度通常慢于直接使用硬件实现.","但是需要注意,","但是需要注意的是,","但是，fpga","但未在总线扩展模块接口部分连接ramcode总线接口。因此,","但永远不会模拟最终芯片的工艺公差.","但灵活性差;","但现在的","但直到最近几年,","位为","位为16'h0000,","位地址,","位宽","位宽定义为","位的","位的变量,","位的地址加载到一个寄存器中呢?","位的寄存器,","位移位寄存器,","位立即数,","位立即数或变量标号.","位立即数的功能,","位置(靠近开发板边缘)时向","位置时向","位输入端口传输到两个","低电平点亮.","体系结构中,","何时传输完成(通常为1)","作为一种特殊的数字电路,","作为传输类型中最简单的一种,","作为描述硬件的语言,","作为该程序的入口地址,","作为赋值符.","作为赋值符;","作为输入,","作用很相似,","作用是将多位变量的每一位进行逻辑运算.","你只能继续打电话给下一个朋友.","你只需要利用硬件描述语言(vhdl","你可以先去试着阅读实验中用到的程序,","你可以直接使用","你可以直接使用描述性的语言来编写译码器.","你可能要问:","你很敏锐,","你想自己造轮子?本实验只会教你基于现有的代码基础改进实现","你想要和自己的朋友哭诉,","你手上的编译器才是最好的老师文字的表达有时是无力的,","你的朋友并没有接你的电话,","你的第一个汇编程序已经成功运行起来啦!","你还在用","你需要做的只是在源代码的这个位置:","你需要编写软件代码到微处理器中,","使","使其能对","使其连接到电源","使处理器核能够访问多个外设,","使得编译器能够找到","使流水灯模式转换时间保持在","使用","使用fpga设计","使用与","使用哪几个寄存器保存局部变量,","使用寄存器存储数据显然是不现实的,","使用方法为","使用时与","使用时需注意阅读.","使用的开发板如下图.","使用矩阵键盘4个按键控制流水灯模式","使用矩阵键盘控制数码管显示","使用硬件实现虽然速度更快,","使用积木时,可以随心所欲地搭建你想要的东西(可以理解为fpga的可编程性);","使用移位运算符时,","使用组合逻辑直接赋值","使用软件实现虽然灵活性更好,","使能信号","使能信号(enabl","使能信号在这里用于确定被选择的存储器能否进行工作.","使能信号在这里起到的作用就显而易见了.","使能信号的用途非常广泛,","使能信号还有什么作用?","例如","例如,","例如:","例如上图中的","例如下面这个式子:","例如与其他硬件/软件模块的接口和平台集成.","例如定义一个","例如定义整个模块中数据位宽为","例如当前总线操作是读取ramcod","例如想要表示整数","例如我们给","例如把上图中的a与b看作两次传输,","例如现代","例如给位宽为","例如设计层次结构,","依次为","依次右移,","依次左移,","依次点亮.","依赖于目标或实现平台.","便可以通过再一次编程配置的方式进行修改.","便可以配置成各种不同功能的电路.","便可构成一个slice（在xilinx","促使工业界将硬件设计的抽象级别进一步提高.","保存编写的文件,","保护和重加载的?","保证了大多数验证都可以通过执行原始的非定时c语言模型来执行,","保证处理器核能够正确读取.","保证返回给","信号","信号,","信号.","信号2","信号分别代表横竖的4个端口,","信号和一个","信号都被置为常量","修改","修改完总线译码模块后,","修改总线扩展模块中的译码模块,","修改硬件代码添加数据存储器","值得一提的是,","假如本实验难度太大,","假想我们手上只有指令,","像","允许","先商定一个地址作为这个变量的存储地址,","先打开","全灭模式:","八进制整数","公司开发的用于","公司的使用","六位数码管的使能信号有些同学可能看到数码管的引脚图会感到困惑,","六位数码管的段选信号是连在一起的,","共享相同的源文件,","关于实验考试难度说明实验考试难度会略高于课程实验内容,","关于本书的配套代码本书提供的代码工程名为","关于本网页","关于这一步如果你还想了解更多","关系运算符","其中","其中,","其中分为两大块设置:","其中硬件主要指使用逻辑门和寄存器等,","其他所有选择信号为","其他设置","其仿真速度较慢.","其余的数码管熄灭.","其作用是使程序跳转到","其值是","其原因在于,","其地址编码为","其存储地址就会从","其实,","其实也就迎刃而解了:","其实可以任意分配,","其实是利用视觉暂留效果做到的.","其操作数可以是","其有一个致命的缺点,","其有效长度为","其本质是对指令代码的","其核心的一点就是使能信号控制了芯片的功能是否能被正常的启用.","其次,","其特点在于其通用性,","其特点是具有输出/输入逻辑电平的功能.","其特点是既可以输入电流也可以输出电流.","其程序流程如下:","其缺点也很明显,","其缺点就是硬件流水灯系统的输出模式是固定的,","具体设计中,","具有多个外设,","具有等待的读写操作:","具有等待的读操作与写操作","养成良好的习惯.","内的几个","内部事件的可控性和可观察性也是不足的.","内部有一个时钟树结构,","内部本身无序的各种逻辑资源(如查找表、触发器、ram","内部的","内部结构","内部逻辑单元之间的互连线也可以通过配置实现基本逻辑功能的扩展.","再介绍如何给","再在","再次跳转到第","写,","写操作也会经历两个阶段:","几乎所有的单片机都具有","几乎所有的逻辑功能都可以用硬件或软件实现,","几乎有一半的重新设计是由功能逻辑错误引起的.","出来的?","出现包含有百万级门电路的高性能","函数,","函数的调用有个重要的特点:","函数调用的指挥官","分(课程总成绩为","分).","分.","分别与","分别为指令存储器(ramcode),","分别是","分支与循环","分配了一个","分配到开发的","切换到","刘红星","刘红星,","则","则decod","则为","则为assign","则判定为不是对","则判定为处理器核对","则可以表示为","则处理器核就可以访问这个外设了.","则很难知道它是真的没有产生极端情况,","则把","则按下","则整个运算的结果也为不确定的","则是第六位数码管点亮,","则根据这些选择信号选中","则用二进制表示为","则译码模块认为这是一次对指令存储器的操作,","则该产品可能会变得无用,","则调试将非常耗时.","则需要六个多月才能流片.","则需要利用","则需要确保地址线的高","刚问世时,","创建","初始化到程序ram中.","利用","利用地址总线生成选择信号","利用开发板上面的矩阵键盘最下方的","利用软件实现控制功能,","利用链接寄存器返回,","到","到一起?","到两个基本逻辑单元","到了","到基本可配置逻辑块(clb)","到实践中去」.","前一部分基本上是","前和生成","前提是不违反学术诚信.","前置知识","前者以片上","前者用来存放代码和常量,","前身是","前面一节介绍了什么是","前面提到","功能.","功能规范变得高度依赖于工具,","加载","加速,通常由主机控制数据搬运过程,","动起来","助教","努力了也难以完成实验","包含不断发展的软件,","包含了代码,","包括","包括专用加速器、接口电路、转换电路在内的单片化集成系统.","包括指令语法和伪指令语法,","包括每个源文件编译或汇编得到的可重定位目标文件和最终链接生成的可执行文件等.","包括用于综合和验证基于","包括讲义和","包括通信设备,","区分开,","区别在于在","十六进制整数","十进制整数","千万切记不要对今天学到的东西","单个原型平台可以在第一颗芯片流片之前就对硬件、固件和应用软件设计功能进行验证,","单元之间的互连时,","单元再到","单元的方法实现存储功能","单元里的两个逻辑单元","单片机作为工业设备的控制核心,","即","即「从实践中来,","即使","即使是使用最先进的探测技术,","即可.","即可立马在","即可进行仿真,","即在","却依然无法解决问题,","厂商可以打包一些额外的功能，用主要fpga结构之外的部分(如微处理器、ram","厂商在部分","历届助教(按担任助教时间排序)赵天津:","原型,","原型上的任何操作都代表所有器件环境操作条件的有限子集(以及不同的物理实现)","原型上运行","原型环境也用于同时调试印制电路板(具有插座,","原型的重要性,","原型系统.","原型设计缩短了产品的面市时间.","原型验证","原型验证依然有其局限性.","原型验证是非常重要的,","原型验证环境中很难实现.","原型验证环境也有着很多需要考虑的因素：","原型验证环境可能会在电压和温度上施加有限的约束,","原型验证的局限性","原型验证确实提高了验证的效率,","原型验证阶段发现问题并及时修改,","原有的课程内容已不适宜于培养集成电路设计人才.","参与编写实验指导书,","参与编写实验指导书和网站建设,","参与网站建设,","参与课程实验的改进,","参加“集创赛”中的","参数","参考实验二添加","又是什么?","双击文件名可以在右侧打开窗口查看并编辑该文件的内容,","双击文件名可以在右侧打开窗口查看并编辑该文件的内容.","反之则不选中.","反之则熄灭.","反汇编和注释","反汇编器是个","反汇编窗口.","反汇编还在发挥着巨大的作用,","发出的地址,","发展而来的硬件描述、硬件验证统一语言,","变量,","变量定义的方法为","变量类型","变量赋值","口用于和","口等电路部分作为一个整体,","另一个为","另一个是","另一大优势在于","另一方面可能是你的态度不够端正,","另一种在","另外,","只关注数据路径综合：许多","只对修改过了的文件进行编译,","只是与","只有三分之一的","只涉及一些基础的内存访问和计算,","只编译当前文件,","只能通过观察机器码的运行情况对程序进行调试,","只要","只要保证地址的高","只要地址总线上的值在","只要地址总线的高","只要地址总线的高16位全为0","只要满足程序运行的需要.","只要速度合适,","只要高16位全为0,","只需要作为进入传输的判断条件,","只需要将其总线接口的连线部分补充完毕,","只需要将外设","只需要查阅参数文档中","只需要满足","可以为","可以使用","可以使用非阻塞赋值吗?","可以先稍回顾一下教科书,","可以写出对应的","可以单独进行某些文件的屏蔽等操作.","可以参考总线扩展模块的设计","可以发现我们已经编辑好了","可以增强可读性","可以实现","可以实现对","可以将设计在不同阶段中的表现分为","可以得到答案的问题","可以更快地发现错误,","可以点击这里进入官网下载,","可以理解为","可以理解为三极管集极输出电路,","可以用于一些外界的控制交互.","可以用作","可以用来实现几乎所有可以用","可以直接使用","可以直接得出输出的逻辑表达式.","可以看作是六位数码管的使能信号.","可以看到,","可以看到处理器核端的","可以看到寄存器窗口中","可以看到每个一段时间,","可以看到流水灯速度正确设置,","可以组成","可以考虑使用流水线(pipeline)提高性能.","可以设计硬件替代软件的部分工作,","可以调用反汇编器将其转换成方便阅读的汇编代码.","可以通过提取到更准确的电路参数进行更加准确的时序分析.","可以配置为","可以阅读我们的知乎专栏.","可存储多达","可执行文件","可执行文件,","可执行文件处理","可能不会得到有用的回复,","可能引起一系列更严重的问题.","可访问这里,","右移模式:","右键","各个基本可配置逻辑块（clb）是通过可配置的互连线相互连接的.","各触发器接收到的时钟信号便会有一定的偏差.","合成引擎中许多常用的算法都集中在减少功能单元数和等待时间上,","同一时刻只能有一个","同一时间点亮一个灯,","同时为了验证输入功能将gpio7","同时可以让验证工程师在比寄存器传输级更高的抽象级别,","同时避免了使用","同样,","同样以","同样实现一个了","同样的,","同步和显式并发.","同理,","名称","后,","后则为对应外设的使能端.","后执行.","后的表达式中写需要访问的外设的地址,","后者以片上","后者用来存放程序变量,","后能在下一个周期完成数据读写),","后返回实现","后返回实现delay功能.","向","向上生长.","向你的编译器学习学习?","否则为","启动后,","告诉汇编器应该把指令翻译成多少位的机器码,","告诉链接器这个符号是否是从别的文件引用过来的,","命令来完成上述操作.","命名为","和","和一些转移指令等","和实验一添加","和微处理器的区别当你打算用一个开关去控制一个","和我们学到的","和所有类型的系统构件的系统集成,","哦!","唯一需要注意的是,","器件型号选择界面","回到正确的方向上,","因为","因为你很可能在","因为大多数设计团队都关注在整个指定环境和功能操作条件下的可靠操作,","因为它们都属于对电路元件连接结构的一种描述.","因为它的价值不仅体现在程序的调试,","因为对于一次总线操作,","因为本课程的实验都是基于","因为这些设计可能会包含一些模拟电路,","因为进入传输后,","因为采用","因此","因此,","因此fpga厂商还需要开发映射(mapping)、打包(packing)、布局布线(plac","因此waterlight","因此一次读传输至少需要","因此对应的选择信号被置位无效.","因此应该充分考虑多方面的因素,","因此当","因此我们定义的变量必须要","因此我们建议你在学习本实验之前仍应该适当回顾","因此我们认为在软件操作上不会存在太大的障碍.","因此所有外设的","因此暂时不必对","因此说明","因此追查出错的源头可能很困难且耗时.","因此通用对于实现流水灯功能,","因此需要学习的工具仅是","图2","图中的","在","在intel","在“cortexm0_soc/task1/rtl/","在一个slice中虽然每一个逻辑单元有独立的查找表、多路复用器,","在一个能够执行复杂程序的系统中,","在一些单片机中,","在上一小节中,","在上一节中,","在上图中,","在不满足应用需求时,","在之前的内容,","在之前的内容中,","在之后的实验中我们将会知道,","在之后的章节中我们会对这些初始化代码进行展开讨论.","在人眼中就相当于六位数码管同时显示不同的数字.","在仿真开始以后,","在使用","在做数字设计时,","在公开的地方分享你解决问题的思路,","在功能上运算符是和","在动手的过程中不妨思考这样几个问题:","在单步调试到下图所示的","在同一时刻只能显示相同的数字.","在后续介绍的","在后面","在后面的外设总线接口设计中,","在基于硬件描述语言的设计流程中,","在处理大量数据或高数据速率的应用中,","在复杂系统中,","在实习报名时选择","在实验一中,","在实验二中,","在实验考试中获得高分的途径只有一条:","在对于效率要求高的场景,","在工作中,","在工具栏下方的快捷键一栏则对应有新建文件、打开文件、复制和粘贴、调试功能、编译代码等一系列常用菜单的快捷键按钮,","在工具栏中的快捷键一栏对应有新建工程、新建文件、打开文件、复制和粘贴、启动仿真工具等一系列常用菜单的快捷键按钮,","在工程目录一栏可以看到当前工程名及工程中包含的源文件、头文件等各种程序文件.","在已有的代码基础上,","在市场上商用的单片机中,","在当今的技术驱动型社会中,","在很久以前,","在很多情况下,","在快捷键一栏则对应有新建文件、打开文件、复制和粘贴、调试功能、编译代码等一系列常用菜单的快捷键按钮,","在我们之前写汇编程序的时候,","在我们将要实现的","在接下来的上板调试时,","在接下来的讲解中,","在搭建基于","在数码管显示中,","在文件管理一栏可以看到当前工程名及工程中包含的源文件、头文件等各种程序文件.","在无信号输入的情况下输入状态是低电平.","在无信号输入的情况下输入状态是高电平.","在无信号输入的情况输入状态的电平是不确定的.","在本小节中,","在本次实验中,","在本章扩展部分,","在本课程中,","在板级验证与调试方面,","在此之前,","在此之前请确保你了解提问的智慧.","在此感谢所有为本课程付出的老师和同学们.","在此表示感谢.","在每一个模块是按照空间分布并行执行的;","在汇编文件中补充","在汇编文件中补充代码段,","在满足一定时序的条件下,","在研究生阶段选择实验课程「片上系统设计与实现」","在硬件实现计算时通常也需要考虑硬件的并行性能否很好地加速计算的问题.","在程序跳转和异常处理的过程中,","在端口参数部分,","在简单的双端口模式下,","在芯片验证领域的缺陷,","在规定时间内,","在计算机系统结构中,","在译码部分插入","在译码部分插入流水灯的译码器代码.","在输出产品时有着","在这儿模块中,","在这种方式下,","在进入调试模式时,","在进行算数运算时,","在进行调试之前,","在选择本课程的后半学期选择挑战性课程「微处理器与片上系统设计」","在附录的第一部分verilog","在顶层文件中将","在顶层模块中已经添加好","在顶层模块中已经添加好流水灯总线接口以及对应的硬件代码,","地址","地址为","地址处的数据","地址总线的值不处于","地址总线的值必定处于","地址执行,","地址是如何增长的?","地址正是我们添加的循环计数程序的入口.复位中断服务程序","地址空间,","地址空间.","地址译码逻辑只需要对地址的高16位进行判断即可.","块和片上存储器.","型.","型;","型变量赋值,","型号的","基于平台的建模以及特定域的系统级集成方面取得了重大进展.","基于标准的","基于标准的算法和rtl","基于硬件描述语言的设计方法","基本写操作","基本写操作:","基本已降低到简单难度,","基本读操作","基本读操作:","基本输入操作类模块主要有拨码开关和矩阵键盘,","基本逻辑单元","基本逻辑单元一般被称为","基础伪指令,","基础指令,","基础来支持","声明,","处于激活状态,","处理","处理器中各个寄存器的值,","处理器内核和一个用于存储指令代码的","处理器只能做流水灯这一件事.","处理器只需要控制其该怎么去干流水灯这件事情就可以了,","处理器只需要控制延迟信息和流水灯端口的输出模式,","处理器核的特性,","处理器核通过地址编码访问外设,","处理器的执行效率太低,","复位中断服务程序","外设,","外设为例,","外设和数据存储器以及它们的总线接口都已经在顶层模块","外设就如上图所示.","外设总线接口与总线扩展接口","外设的","外设的目的就是为了提高","外设返回的读数据","外部资源","多个","大多数早期的","大家需要携带个人电脑,","大小为","大致可以分为:","如","如一个四位的变量","如上图.","如上图所示.","如下图","如下图.","如下图所示,","如下图所示.","如下图所示;","如下所示:","如乘累加(mac),","如何召唤\"沉睡的软件\"","如何处理请自行脑补.","如何提交实验报告请大家按每一次实验的要求,","如何用我们设计的","如何获取","如果产品在市场窗口中发布太晚,","如果你以后去从事","如果你做了以上尝试,","如果你在没有亲手做实验的前提下写出了实验报告,","如果你对这些问题感觉到有些吃力,","如果你很强,","如果你很有兴趣,","如果你想从完全的裸核开始设计,","如果你想搞明白程序从哪里开始运行刚进入调试界面时,","如果你想要新的玩法,","如果你独立思考并投入了很多时间依然无法正常完成实验,","如果你的弹框处没有","如果你经过思考和不懈努力依然有无法解决的问题,","如果你觉得","如果你觉得使用逻辑表达式输出很麻烦,","如果你认为现在的难度依然过高,","如果你遇到问题","如果使用","如果使用嵌入式进行控制,","如果原型环境没有引起故障,","如果原型环境碰巧产生了极端情况,","如果发现功能不对,","如果在","如果地址位的前","如果对这部分不熟悉,","如果将","如果想要对不同的存储器写入数据,","如果想要运行编写好的软件,","如果我们想要对指令存储器进行一次操作,","如果我们想要对流水灯进行操作,","如果我们想让六个数码管同时显示的话,","如果我们期望实现对一个变量的反复读取,","如果我们认为你提出的意见对本实验的改进有重大意义,","如果操作数中存在","如果此时使能有效,","如果没有时钟树结构的存在,","如果点亮所有数码管,","如果熟悉单片机的同学,","如果用","如果立即数超出了范围,","如果要使用的话应该怎样使用?","如果译码器位数过多,","如果这个函数被调用运行,","如果这个立即数没有超出范围,","字节的","字节的片上","存储","存储,","存储体系中被映射至","存储器,","存储器.","存储器层次结构和","存储器的使能信号在lab3:","存储器的使能如果有效,","存储模式转换计数器地址,","存储流水灯模式,","存储流水灯模式寄存器地址,","存储系统","存储计数器时间.","存储输入/输出模式控制寄存器地址,","存在什么问题?","学习时应注意区别于软件编程语言(对过程的一种描述).","学习栈的工作原理能够帮助我们更好地理解c语言编程中的一些\"忌讳\",","它不容易移植重用.","它也叫","它仅包含了","它们可以快速提供很好的结果,","它们而不是把时间浪费在敲代码上;","它会把所有二进制数据都进行反汇编,","它可以用于加载任意","它对算法设计人员来说是陌生的,","它并不意味着我不能去访问那些被","它接受","它是怎样指导嵌套的程序找到返回地址的?","它能执行指令和利用内部的寄存器存储数据.","它被存放在哪个寄存器中?","它通常被用于中等复杂度状态机的实现,","它通过机器码反向生成其对应的汇编代码,","安装时需要选择","完成","完成对软件工程的基础编译,","官网上可以下载到免费版,","定义参数时,","定制化、自动化及部分工业应用中占的比重越来越大.","实现","实现.","实现不同的电路功能.","实现为目标的复杂","实现你的首个","实现完总线扩展模块后,向soc中添加存储指令的","实现往右流的流水灯功能,","实现更复杂的功能的同时拥有更强的性能.","实现更高的效率.","实现正确的端口连接.","实现的","实现的功能,","实现的是多路复用器,","实现简单的功能模块后将其连接实现复杂的功能,","实际是由互连的层次结构决定的.","实验,","实验三soc","实验三soc结构图","实验三设计的","实验三需要实现的","实验也很复杂,","实验内容经过几次版本迭代以后,","实验前阅读","实验报告提交邮箱","实验考试时我们会给出比特流文件和挖空后的汇编程序,","寄存器不够用时就用栈.","寄存器中,","寄存器传输级)","寄存器传输级描述(rtl,","寄存器入栈","寄存器入栈,","寄存器出栈,","寄存器界面可以查看执行当前指令时","寄存器窗口.","对一个包含多个c函数的c文件进行编译时,","对不同外设进行操作时,","对于","对于一个模块来说,输入端口可以由","对于上图这个模块来说,","对于不熟悉软件操作的同学,","对于描述数字电路的硬件描述语言来说,","对于每个外设,","对于用户来说,","对于的选择信号(hsel_ramcode)需要对","对于这些代码大家可以先不用去关心,","对工程进行编译.","对应于","对应的地址进行正确的译码.","对应的字码段点亮,","对应的数码管就不会点亮,","对应的数码管选中,","对应的硬件按照这两个控制信息来执行相应的输出,","对应的选择信号","对应的选择信号(hsel_waterlight)需要对","对应的选择信号为","对应输入为","对所有外设返回的读取数据(hrdata)","对整个工程的全部文件进行编译,","对硬件工程进行仿真时,","对软硬件协同开发的流程更加熟悉","对这两部分的实现方式其实不用过于区分,","导致努力的方向错了.","导致可观察到的故障,","将","将keil编译生成的机器码,","将之前编写的","将介绍如何利用矩阵键盘的全部","将介绍如何将","将会导致大量的资源浪费,","将会被置位有效;","将其修改为工程根目录.","将在下一节具体介绍.","将已有模块添加至设计中)","将开发板的拨码开关","将微处理器硬核嵌入","将指令存储器连入soc中。","将数字信号转换为模拟信号输出.","将数据存储器","将新编写的","将机器码作为","将机器码作为初始化文件对该","将流水灯","将源文件分到多个","将符合规范的实验报告提交至自己所在班级对应的邮箱.","将输出目录修改为工程根目录","将这些接口接到开发板的","尝试使用搜索引擎(只推荐","尝试理解伪指令的意义可能有的小伙伴会有这样的问题:","尤其是在电路规模不断增加且设计复杂性不断提高的情况下.","就为它开辟一个栈帧用于存放这个函数的运行数据,","就代表了当前的整个工程.","就会知道,","就是一件很困难的事,","就是上图所示的","就是信号输入的过程中会经过放大器、缓冲器等模拟电路,","就是处理器需要全程参与控制的过程,","就是控制某个电路/芯片开启的信号.","就构成了左向流水灯.","就相当于我们在仿真层面上把编写的汇编程序","就能开始执行一条条的指令,","就要手动定义一个数据,","就需要用到总线扩展模块,","尽管","尽管在上世纪80年代初便有关于高层次综合(hls)技术的研究,","尽管它具有潜在的巨大优势.","尽管我们已经尽最大的努力使得你能够获得更高效的训练,","尽管早期的基于","尽管第二代","局部变量在寄存器中的定义顺序,","层层而下.","展示了随着程序运行的每一步,","展示反汇编得到的汇编代码,","展示程序的源代码","属于一种数据转换器,","工作时各个信号的波形.","工具只关注数据路径综合,","工具在优化现实的设计指标方面都很弱.","工具在提供广泛的语言覆盖范围,","工具在特定平台上利用性能优化和高能效的","工具对这方面的支持不够好.","工具提高了设计抽象层次,","工具时,","工具显然领先于时代,","工具栏中的编译按钮,","工具用于综合实现,","工具的时序分析功能已经非常强大,","工具要求用户将详细的时序和接口信息以及综合约束嵌入到源代码中.","工具输出的一些报告,","工具进入该界面.","工欲善其事","工程","工程,","工程中,","工程中打开源文件","工程可以包含多个","工程都自动包含一个名为","左侧为设计流程的各个步骤,","左侧的","左右.","左移一位(即0x02)写入","左移同理.","左移模式:","已签约平头哥半导体有限公司.何甜:","已经完成了处理器核、总线扩展模块、ramcode总线接口模块以及block","布局,","希望大家和我们一起使这门课程变得更好.","希望通过本实验的学习让同学们更好地理解和掌握「微处理器系统结构与嵌入式系统设计」讲授的内容.","常数.","常用于","常用语句","常见的伪指令有","常见问题","常量","常量类型","平台.","平台上的通用","平台介绍","年代中期","年代中期到","年代初期引入早期","年代后期,","年代后期仍然可以胜任当时设计的复杂程度.","年代早期,","年担任课程助教,","年改为现名,","年春季学期正式开出专门面向集成电路设计与集成系统专业同学的课程.","年版","年电子科技大学示范性微电子学院独立组成了「微处理器系统结构与嵌入式系统设计」课程组,","并不是最终产品,","并不能进入传输,","并且","并且,","并且一次流片费用高昂,","并且与传统","并且于90年代推出了一些商业工具,","并且使用","并且使用软件编程控制它实现流水灯的功能.","并且利用","并且延迟一定时间;","并且每次按下复位按钮时,","并依此控制hreadyout","并允许软件开发与硬件设计并行进行.","并可配置为两个独立的","并在不同的时间给出不同的段选信号,","并对课程内容进行了重大改革和升级.随着集成电路技术的高速发展,","并指示当前程序运行到的位置.","并提供触发和探测","并没有使用到这块区域,","并设置一块片上起始地址为","并连到合适的寄存器上.","应用与片上系统软硬件设计的高端设计人才为目标,","应该怎么做呢?由于所有的存储器都共用一条数据总线,","廖永波","廖永波授课教师(排名不分先后):","延迟不同,","建议按照本书的要求创建和命名),","开发,","开发了第一版课程实验,","开发板上有","开发板上配有6个七段数码管","开发板包含基本输入操作类模块、输出显示类模块、蜂鸣器发声模块、时钟模块、i/o","开发板和各类开发工具软件是我们学习","开发板在设计之初便将调试电路封装在板上,","开发板带有","开发板时,","开发板的其他模块做一个简单的介绍.","开发环境,","开发的设计流程.","开发者便可以通过编写软件程序利用微处理器的强大控制能力,","开头的","开始一条条地取指并执行.","开工了!","开根等操作,","开漏输出:","异常中断向量表","异常中断向量表如下图所示.","引入抽象的目的在于,","引导大家在","引脚的电平为高,","引脚相连,","引脚输入的电平,","引脚驱动的","强大的编译技术,","当","当你在程序中定义一个只读数据块时,","当使用","当前","当前,","当前语句一定会执行完成,","当在一个函数中调用其他函数时,","当处理器核只有一个","当多个函数嵌套运行时,","当多个文件中这样","当我们写的一大段代码存在很强的规律性时,","当我们想把其他文件中的某些代码拿到当前文件中使用时,","当我们想要写或者读存储器的数据时,","当我们的程序在某几种应用情境下的版本只存在几条语句上的差别时,","当拨动开关在","当拨动开关处在","当操作数是立即数时,","当然,","当硬件流水灯外设没有应用场景需要的流水灯模式时,","当这个函数运行结束时,","往","往上拨,","往往具有几种不同输入/输出模式,","往往需要驱动不同的芯片,","很多时候需要软硬件协同设计的思想来指导设计,","很庆幸我们有这样一条伪指令,","很想弄明白函数调用和栈的深层原理,","循序渐进,","循环往复.","循环的语句去","微处理器+fpga","微处理器硬核被视为一个“黑盒”嵌入","微处理器系统结构与嵌入式系统设计","必先利其器","必读通知","必须拥有数据存储器.","必须是","怎么实现同时显示","怎样为函数内定义的局部变量分配存储空间呢?","怎样提升函数调用时参数传递的效率?","怎样正确返回到调用它的函数里继续运行呢?","怎样理解","怎样理解栈帧?程序运行栈运用了","性价比较高,","性能差,","总之,","总共需要修改两个部分的硬件设计:","总共需要经历两个阶段:","总线发出的任何一次总线操作,","总线就可以对其进行读写了.","总线扩展","总线扩展模块主要由两部分组成:","总线扩展模块结构图","总线接口与总线扩展接口","总线接口与总线扩展模块连接.","总线接口与数据存储器总线接口分别与总线扩展模块的","总线接口以及对应的","总线接口以及对应的硬件代码,","总线接口接入总线扩展模块中预留的","总线接口时(相当于只有一部手机的时候),","总线接口的情况下,","总线是流水线结构,","总线流水","总线译码器","总线译码器的主要作用是对地址总线上的地址信号进行译码,","总线选择信号.","想要再次","我们不可能同时对不同的存储器写入不同的数据.","我们不能实现上述的那些模拟电路,","我们为什么要学栈?你是否有这样的问题:","我们为什么需要","我们主要使用","我们介绍了","我们介绍了处理器通过总线给固定的地址写入一个字长数据,","我们仍需要良好的代码风格,","我们以本次实验中开发板上的七段数码管显示模块为例,","我们以第一行代码为例,","我们会将你加入贡献名单中.","我们使用硬件来延迟和控制输出,","我们借助于","我们先介绍处理器核心是如何让这些外设按照想要的方式工作.","我们先介绍如何添加数据存储器,","我们先以一个例子来看本次实验需要怎样的译码器.","我们先列出它的真值表","我们再将其内容转换输出到一个新的","我们却只有一条数据总线.","我们发现参与本课程学习的同学软件编程能力普遍较弱.","我们只有一条数据总线.","我们只有公用的一组段选信号,","我们可以使用","我们可以使用条件运算符","我们可以看到,","我们可以看到读取到的值存储到","我们在代码的一开始还将","我们在地址","我们在用硬件描述语言描述我们设计的电路时并不需要过分关心电路使用","我们将会更多的见到使能信号的作用.","我们将在源文件中编写程序并进行仿真测试.","我们将延迟的间隔时间设置得非常小,","我们将流水灯模式转换间隔时间设置得非常小,","我们将输出文件目录修改为工程根目录.同样在","我们就变成了一个","我们就完善好了所有","我们就完成了","我们就进行外设","我们已经学过了","我们已经提供了足够的帮助,","我们已经搭建好了一个基础的","我们希望先把变量的地址读到某个寄存器中,","我们希望用一种类似于","我们希望通过一条语句把它引用过来而不是笨拙地复制粘贴;","我们希望首先通过一个情景指示符去选择使用哪几条语句,","我们应该对其心怀感激地去使用,","我们提到了使用","我们搭建了一个最简单的","我们来看另外一个例子.","我们构建了有处理器内核和指令存储器的","我们此时就需要译码器(运营商)发挥作用.","我们看到的六位数码管","我们索性将","我们规定,","我们认为你已经掌握了","我们讲到了条件运算符.","我们还必须规定死使用哪几个寄存器传参,","我们还是以","我们还是需要将这一切交给真正的链接器去执行,","我们还没有这么如今这么先进的调试工具,","我们需要借助于总线译码器,","我们需要参考完成之前添加","我们需要对代码进行一些简单的修改./lab1/code1.v","我们需要用到两个存储器.","我们鼓励你在私下帮助完成实验有困难的同学,","我好像已经理解了伪指令的含义,","我完全不需要关心我的程序是怎么在栈中运行的,","我应该选哪一个?","我想深入学习","我想要在公开的地方分享代码,","我觉得实验指导书写得不好","我觉得很难","我需要首先掌握哪些知识呢?如果你不确定自己的理论储备是否合格,","我需要首先掌握哪些知识呢?如果你想顺利地完成","或","或在简单双端口模式下的","或者","或者一些受限的数据处理任务.","或者写信到","或者嵌入数字信号处理器(digit","或者是使用的","或者移位寄存器(sr),","或者规模过大需要多片","或许你应该思考自己能否应付以后日渐困难的学习/工作.","所不能比拟的优势.","所以","所以,","所以一般来说,","所以一般采用在","所以不同指令集架构中的规定也各不相同,","所以利用fpga中的dsp块进行复杂算术操作将会非常方便并且节省资源.","所以只能将命令设置在生成","所以大多数设计人员不愿探索提高生产效率带来的潜在收益.","所以对于一次总线操作,","所以当你是一个","所以我们会看到反汇编窗口中所有未使用的0数据都被反汇编成了","所以我们在学习时一定要多看工具输出的报告,","所以我们需要在译码模块插入","所以我们需要通过使能信号来选择哪一位数码管输出什么数据.","所以接下来的程序运行现象都是软件仿真得到的.","所以软件编程部分主要考虑的问题便是如何编写程序才可以编译出能高效地控制硬件的指令.","所以这里勾选","所以这里我们需要把","所以这里选择","所以需要设计按键消抖模块以免按键抖动带来未预期的系统错误.","所有灯同时闪烁,","所有灯都不亮;","所有的","所有的器件都被封装在同一硅片上.","所有的外设在处理器核看来都是","所有的存储单元都可以使用嵌入的","所有的程序段共同构成了目标文件中完整的代码段(.text).","所需的","所需要的宽度是不同的.","所需要的相关步骤.","手册推荐","才能确保设计更好、更准确.","打开","执行编写的程序,","扩展类模块、存储类模块及电源模块.","扩展类模块主要用于扩展外设,","技术取得了一定的成功,","技术已经大大提高了易用性和设计抽象水平,","技术还有很大的发展空间.","把开关和","抓住机会吧.","报告或者心得","报考智能化芯片与系统设计团队等从事","抽象是硬件设计的一个重要思想,","拥有最强悍的性能.","拨码开关","拼接运算符","拼接运算符可以将变量任意组合后输出给另一个变量.","指令,","指令.","指令.下面给出了一个具体例子来展示汇编器对","指令功能不同:","指令加载","指令去读取一个变量时,","指令向寄存器加载立即数时,","指令存储器的地址为","指出了我们学习","指明将其转换到只包含代码(机器码)和数据(变量存储)的","指明通过软件仿真进行程序的测试.","按下按键时信号存在抖动,","按位运算符","按位运算符要求对两个操作数的相应位数逐位进行计算,","按实验顺序设有","按照之前所说的硬件流水灯的4种模式,","按照实验一所述,","按照实验二讲述的方法连接调试器与","按照第一节讲述的方法连接调试器与","按键后,","按顺序将实验标记为task1","授课教师","掌握","接下来,","接下来继续单步调试就能看到","接受可综合的","接口,","接口.","接口与","接口模拟各个驱动芯片的通信时序以达到驱动各个外部芯片的功能.","接口相连接,","接口等电路,","接口能够避免没有特殊芯片的通信时序的尴尬.","接口还可以配置连接到处理器的","接口都能在两个周期内完成读写(即判断出","接收到中断信号(irq、nmi、systick等等);","接收外设输入的信号或向外设输出信号.","接着将机器码存入","控制信号输入包括时钟,","控制字,","控制寄存器写入","控制硬件流水灯以不同模式运行.","推挽输出:","推荐使用","推荐地址分配,","描述","描述.","描述了当","描述数字电路的硬件描述语言中被广泛使用的主要有","描述时序逻辑电路时,","描述相比,","提出总线操作.","提起的一次总线操作,","插入以下代码:","搭建","搭建过程中,","操作数前需要加上","支持灵活丰富的配置和调试等功能.","支持的总线传输","改为","改为:","改为：","改善了代码可重用性,","放出地址后直接进入","故本章主要目的是帮助同学们熟悉","效果与增量编译相同.","数字信号处理器(dsp),","数据,","数据存储器","数据存储器(ramdata),","数据存储器不仅用来运算的数据,","数据存储器对于","数据存储器特定的一段地址空间会被编译器分配为栈存储空间,","数据存储器的地址为","数据宽度00","数据通过一个公共的","数据锁存器中的任何一个.","数模转换器(dac)芯片","数码管","数码管动态显示的更多资料了解更多:[走近fpga]之数码管动态显示","整个实验分为工具使用、软件编程、处理器","整个工程的增量编译,","整数","整数.","整数的表述方法一般有以下几种:","文件","文件,","文件.","文件中,","文件中.","文件中.另外,","文件中修改初始化函数中的文件路径,","文件中修改总线译码模块代码.","文件夹下新建一个名为","文件夹下的汇编文件","文件是在工程根目录下的,","文件格式,","文件格式非常复杂,","文件添加进","文件添加进工程,","文件的内容,","文件的机器码信息输出到一个","文件的转换,","文件被","文件进行","文档中提供了","文档中详细介绍了总线的信号描述、传输类型与时序,","新产品的出现非常迅速,","新建","方便与外界电路通信,","方便开发人员使用.","方便开发者根据需要对文件进行分组管理.","方法,","方法.","无异，最终实现如下图所示的流水线传输.","无操作01","无需自行设计.","既作为进入传输的判断条件(在hready为‘0’时不会开始下一个传输),","既可以独立使用,","既然","既然当我写汇编程序时用不到栈,","既然编译器是对每个c函数独立进行编译的,","旭神(假设)","时(例如0x4000),","时,","时不会退出当前传输).","时序,","时序相似,","时序违例是一个很严重的问题,","时读取数据总线","时钟使能,","是","是一个","是一定会被发现的.","是一款用于","是一种依产品需求不同而全定制的特殊规格集成电路.了解更多:关于asic","是一种包含由可配置的互连线进行互连的可编程逻辑块的数字集成电路.","是一种对存储容量和读写速度的权衡取舍.","是一种常用于处理器系统的外设接口,","是一种由","是不严格的,","是什么?","是从组合逻辑和寄存器的层面对设计的表达,","是双口,","是可编程的,","是否需要先将寄存器的原始值保存起来呢?","是否需要填字以保持对齐;","是因为","是因为我们上一步将输出目录修改到了根目录.","是外部输入给模块的,","是大多数情况下推荐的选择.","是对汇编器的声明,","是对链接器的声明,","是带有软件/硬件协同设计的系统级规范的理想选择.","是怎么一步步被加载,","是没有区别的,","是用于一系列基于","是由","是硬件描述语言,","显示六个不同的数字,","晶体管级,","晶体管级是设计在实际电路上的表达.","曲线上的单个点.","更加灵活,","更加直观清晰.","更新时,","最上方为工具栏,","最主要的一个原因是,","最低为恒为","最低的抽象层次便是开关级,","最后,","最后一个是","最后通过对比流水灯的两种实现方式,","最好的方法是再买一个(如果你能承受昂贵的费用的话).","最新一代的","最终生成满足时序约束的门级网表.","最终的实现常常不能满足时序或功耗要求.","最终结果是现在的","最重要的是逻辑综合(logic","最高抽象层次为行为级描述,","有三个编译按钮,","有之前介绍的知识可以知道,","有了基本的逻辑单元以后，使用两个基本逻辑单元","有什么意义呢?伪指令其实有很多作用方式,","有什么用?","有关","有关的译码逻辑.","有利于同一个工程中的代码版本分离.","有助于简化设计.","有单独的片上数据锁存器.","有可能是你在某些关键问题上理解出了偏差,","有时我们希望代码尽可能简洁,","有着不同的网表、版图、时钟树、复位电路、存储结构、i/o","未能在给定的市场窗口中准备好产品会给公司带来极大的开发成本浪费.","本书使用的","本书提供的代码工程名为\"cortexm0_soc\",","本实验中中断服务程序中只有一条指令,","本实验中总线译码器的描述方法","本实验只会教你基于现有的代码基础改进实现","本实验将会在此文档的基础上精简设计,","本实验已经编写好如下图所示的总线扩展模块.","本实验所搭建的","本实验需要用到的工具,","本次实验使用的","本次实验使用的fpga开发板","本次实验使用的开发板提供","本次实验实现的","本次实验的soc","本次实验给","本次的代码都在","本章以键盘模块实验为基础,","本章实现如下图所示的","本章实现的soc","本章将对之后介绍的实验内容中使用到的硬件平台和各种开发工具软件做简要的介绍.","本章小结","本章用两种不同的方式实现了流水灯外设,","本章节的实验完成了.","本网页为电子科技大学示范性微电子学院为集成电路设计与集成系统专业同学开设的「微处理器系统结构与嵌入式系统设计」课程配套实验线上教学网站.该课程前身为「微型计算机原理与接口技术」,","本节和接下来的三节将要介绍本次实验过程中用到的三个软件:","本节将对","本节将致力于回答这些问题,","本节的剩余部分将对","本课程以培养熟练掌握微处理器","本课程配套实验主要讲授基于","本门课程的助教经验丰富,","本项目部分网页风格以及","本项目采用知识共享署名","机器码","机通信,","条件","条件运算符","条件运算符中的","来了解一下使能信号在具体模块中的用法.","来填补.","来实现存储,","来对","来源","来说,","松开","板上的各部分做一个简单的介绍.","板带有一个","构建、外围","构成,","架构参考手册以及","架构处理器开发的","某一个操作数有不确定的值","查看调试结果.","栈","栈就开始发挥作用了.","栈帧在栈中向上\"堆积\".","栈帧是一个什么样的概念?","栈帧是如何被","栈指针是什么?","栈被映射在哪个存储区?","栏,","栏.","栏中勾选","栏中取消勾选","栏中添加两条","栏根据执行时间将预设置命令分为三类:","栏添加命令","栏的设置,","核发出的写数据","核打包以供重用,","根据","根据上一节所述,","根据中断信号查找中断向量表(对应汇编启动代码中的__vector段),","根据之前所述的","根据以上分析,","根据具体题目的要求补充汇编程序实现相应的功能.","根据存储系统章节所述的","根据完成情况获得","根据数字系统设计的流程,","根据正确填空的数量获得","根据真值表,","根据第二章所述的","检测此类错误的常见做法是执行","模块.","模块中添加对应的译码模块生成选择信号即可.","模块内部定义的","模块就包含了","模块的能力有限,","模块，任意外设功能都可以用可编程逻辑块实现,","模拟输入:","欢迎向助教或老师提问.","欢迎随时给实验指导书和网站的维护者(fengrui98","正如前面所说,","此外,","此时,","此时并不代表处理器核已经可以访问这个外设了,","此页面修订于","步,","步.","步左右流水灯模式改变一次.","步骤.","段","段,","段后,","段开始计时,","每一个外设在","每个","每个c函数经过编译会得到一个程序段,","每个函数只和调用它的函数(直接上层)和它调用的函数(直接下层)之间有直接的信息传递,","每个寄存器的值的变化.","每个数码管都由一个专用片选信号(dig1","每个文件编译得到的目标文件最终由链接器链接生成可执行文件.","每个栈帧维护一个函数\"层\",","每个程序段拥有一个基地址,","每增加一个外设,","每嵌套一个函数,","比同种工艺下的","比如","比如,","比如:","比如在fpga平台上实现卷积神经网络(cnn)","比如当我们期望解读一个","比结构化描述更高一层的是对电路功能的描述,","求余数,","汇编,","汇编代码","汇编代码修改完成后,","汇编代码通常又是由编译器编译高层次编程语言得到,","汇编器会自动地帮我们定义和加载数据,","汇编器就将这条伪指令转换成一条","汇编器自动分配的变量","汇编回顾","汇编指令允许我可以通过在","江凯(假设)","没有关系,","没有可靠的rtl","注意,","流水灯和数据存储器以及它们的总线接口都已经在顶层模块","流水灯模式保持不变知道计数器计时完成,","流水灯模式在周期性地改变.","流水灯模式控制寄存器","流水灯模式改变,","流水灯的几种点法","流水灯的几种点法中实现的soc,","流水灯的几种点法实验中,","流水灯的地址为","流水灯速度控制寄存器","流片之后)","流程非常类似.","浮空输入:","浮空输入、上拉输入、下拉输入、模拟输入、开漏输出、推挽输出和一些复用功能的输入/输出模式.","添加外设,","添加文件","添加源文件","添加进来.","源代码窗口.","滤波,","灯","灯,","灯上,","灯发出是否点亮的指令;","灯或七段数码管表现出来.","灯时,","灯添加进管脚约束,","灯点亮.","灯用一根线连起来就可以了.","点亮右边第一个灯并且延迟一定时间;","点击","点击工具栏中的按钮进入程序调试模式,","点击左上角","点击编译,","然后以这个寄存器作为索引去加载对应地址处的内存数据.","然后在这个原型基础上学习一些嵌入式软件开发和软硬件协同设计的知识,","然后处理器在中断服务程序中,","然后将汇编代码与指令集对应生成机器码,","然后把这个数据加载到寄存器中,","然后点击","然后用这个寄存器去寻址内存,","然后看一看下面的内容...","然后给","然后链接生成","然而,","然而怎样将一个","照实验一所述,","片上","片上和板级设计验证与调试已成为基于","片上系统(soc).","片外存储器的综合支持非常重要,","版本,","特例是如果有一个输入为未知","王刚,","环境","环境就搭建好啦.","现代集成电路已经演变成为以处理器为核心,","现在我们简述中断的处理过程.","现就职于平头哥半导体有限公司.彭吉安:","现就职于平头哥半导体有限公司.明小满:","现就读于香港科技大学.王梓任:","现研一在读.","现研一在读.梁一凡:","现研一在读.江凯:","现研三在读,","现研二在读.刘丰瑞:","现研二在读.刘仰猛:","现研二在读.曹文旭:","理解函数调用","理解软硬件结合和控制字的概念.","理论的灌输可能是抽象的.","生成","生成对应的外设的选择信号,","生成比特流下载到","生成的","生成选择信号后,","用","用于向系统输入中断信号或操作信号.","用于控制","用于控制流水灯的流水速度,","用于控制硬件流水灯","用于硬件流水灯的","用于管理c函数调用.","用于表明","用十进制表示为","用户分配的变量","用户只能更","用户手册,","用来控制这六位数码管的亮灭,","用法:","用法为","由","由于","由于不同指令集架构中寄存器的数量和功能不同,","由于其地址编码为0x00000000","由于变量标号代表的是变量的","由于在上一节中我们设置调试模式为软件仿真,","由于外设的有效地址长度不同(如指令存储器的有效长度为","由于多方面的客观原因,","由于我们同一时间只能输出一个数据,","由于我们要对","由于时钟信号到各个寄存器的距离不同,","由于本实验是在","由于本实验的硬件设计部分使用","由于绝大多数应用都需要使用存储单元进行数据存储,","由于调试是进行的单步调试,","由多个","电路内部信号的功能.","电路图","电路图上只有","界面","界面中,","界面中的","界面最后一行工具栏中的","界面的","的","的ramdata.所以","的一种权衡取舍.","的三个控制字分配地址空间如下:","的中断处理以及使用","的主阵列中.","的介绍,","的低成本和开发快捷两大特点意味着","的作用则是通过每个外设的选择信号,","的作用是对地址总线进行译码,","的值,","的值决定了每","的值在","的值在不断变化,","的值是怎么发生变化的?","的值进行调整,","的入口,","的关键:","的初始化,","的初始化内容,","的初始化汇编,","的原型与最终的产品依然存在一些差别(比如片间互连).","的变量之间存在相互引用关系时,","的变量被自动分配地址,","的命令","的器件包?keil","的器件包都可以从官方网站上直接下载.","的地址)","的地址,","的地址为","的地址为0x40000020,","的地址编码为","的地址编码为0x00000000","的地址编码区域,","的地址编码区域中,","的地址阶段,","的地址阶段.","的基本语法,","的基本逻辑单元可以通过配置实现不同的逻辑功能,","的存储","的存储器中,","的存储器地址空间分为只读和可读可写两部分,","的存储映射方式,","的对象不是开发者,","的工作依赖于一条条的指令,","的工具仍然存在明显的缺陷.","的工程","的庸俗化理解可以认为","的引脚输出的电平,","的形式存在,","的形式存在.","的微控制器设备的一个完整的软件开发环境.","的总线上外挂了四个外设,","的总线操作,","的总线编码为","的扩展,","的操作,","的数据,","的数据阶段,","的文件夹,","的方式满足需求.","的方式貌似显得有些笨拙.","的时候,","的时钟扫描执行的.","的某几位,","的某几位}","的栈单元,","的步骤.","的灵活性,","的界面如上图所示,","的矩阵键盘,","的硬件代码.","的第一个周期时,","的算法","的系统开发最耗时的方面之一,","的系统级设计工具,","的经典产品","的规模和复杂程度的提高，它们的应用场景通常是通信和网络领域里的更加复杂的信号处理任务.","的规模和性能都在飞速发展.","的设计,","的译码器代码.","的调度思想,","的调试环境：功能覆盖在","的调试界面也能看到各个寄存器正确的赋值,","的软件界面如上图.","的软件界面如下图所示,","的输入功能,","的输入输出状态.","的输出都会左移一位,","的逻辑综合工具综合出的网表是描述逻辑门和寄存器的连接关系.","的高","目前几乎所有的计算机体系都采用了类似的解决方式:","目录下,","目标文件,","目标文件.","目标文件中的机器码时,","直到","直到如今,","相信大家会对软硬件协同设计的思想有更深的理解,","相信问题能够迎刃而解.","相关的企业和实习岗位","相关的异常与中断的处理过程.","相反,","相同方式共享","相应引脚输入低电平,","相应引脚输入高电平.","相当于模型,","相当于积木,","相比,","相等运算符","相等运算符中的","知乎专栏(如果不熟悉","知道","矩阵键盘","矩阵键盘原理","矩阵键盘的工作原理可以举个例子说明,","研究的科研团队的硕士/博士研究生","硬件,","硬件代码","硬件实现和软件实现是需要权衡取舍的两种实现方法,","硬件工程中的内存其实是一个","硬件描述.","硬件描述语言,","硬件描述语言之所以被称为硬件描述语言而不是硬件设计语言,","硬件描述语言和常见的软件设计使用语言(如","硬件描述语言本质上是对电路的描述.","硬件描述语言的本质是对实际电路的一种描述,","硬件描述语言简介","硬件流水灯","硬件流水灯介绍","硬件流水灯包括两个控制字,","硬件流水灯的特点在于其专用性,","硬件流水灯结构","硬件调试","硬件辅助的验证环境通常使用","确定以后再开始流片,","确定我们要对哪一个存储器进行操作,","离时钟信号最近的寄存器将会更早被触发,","种","种模式.","种类,","种输出模式.","称不上是","移位产生的空位用","移位运算符","程序员还可以通过软件编程配合","程序是基于最终的机器码运行的,","程序跳转至","程序运行栈是内存中一块很重要的区域,","程序返回,","程序进入","程序都会被复位到这个地方,","稍微高一层的抽象层次是门级,","窗口中包含菜单栏、快捷键、寄存器界面、内存界面等.","站录播","站视频自学","端会把","端口,","端口、电源管理单元、时钟频率等.","端口加上处理器的配合实现流水灯,","端口参数将其使能.","端口实现流水灯,","端口实现流水灯功能,","端口拥有一个上拉电阻接到","端口拥有一个下拉电阻接到","端口既没有上拉电阻也没有下拉电阻,","端口的数据来自于当前总线操作的目标外设.","端口的数量依旧是一个瓶颈,","端口的数量增加得很少.","端口越来越多,","端口输出低电平,","端口输出高电平.","端口连接,","端口连接.","符号表和调试信息等等,","符合实验现象.","第","第一个汇编程序","第一条命令中的参数","第一步,","第一种是和","第三步,","第二步,","等","等)配置成为有序的电路,","等.","等价,","等信号进入传输状态后,","等同于","等模块)","等灯\"","等灯,","等等.","简介","简化相关模块的设计.","简单来说,","简单直观,","算数运算符","算术运算符中,","管构成推挽结构输出,","类似于","类似基本读操作,","类型","类型,","类型.","类型传输即可,","系列","系列中最低端的种类,","系列处理器软核ip如何在","系统,","系统中,","系统为例,","系统仿真与调试","系统仿真和调试","系统外的电平信号触发中断.","系统的仿真.","系统的效率就比软件实现流水灯的处理器系统高.","系统的通用性.","系统非常重要.","约束到开关","级","级描述和一些人为添加的时序约束输入,","级描述相比于门级电路来说更容易被理解,","级描述转换成寄存器和逻辑运算表达式,","级描述进行功能仿真比对门级描述进行仿真快很多,","级时序精确仿真或使用主要供应商提供的系统内调试工具(如","级网表到布局布线工具.","级联时),","组成的","组成的基本可配置逻辑块(clb),","经过编译链接最终会生成一个唯一的可执行文件,","结构,","结构中放置","结构中的","结构实现与嵌入式微处理器硬核实现无关,","结果,","结果.","结果为","结果很遗憾,","结果的符号位采用模运算符中第一个操作数的符号.","结果要略去小数部分,只取整数部分;","绝大多数的算术单元如果使用lut来实现将会非常浪费资源,","继续往下做吧,","综上所述,","综合,","综合分析的软件,","综合工具已经能够输出","综合工具无法综合高级编程语言.","综合布局布线后生成比特流文件并下载进","综合输出","编写,","编写汇编程序,","编写的","编写的代码文件称作","编程模型","编译出来的结果是每个函数各成一段还是根据函数的嵌套关系将所有程序","编译前,","编译器下,","编译器保留了多个c函数之间的调用关系,","编译器做了哪些","编译器对一个c文件中的多个c函数也是独立编译处理的,","编译器对一个工程中的多个c文件是独立编译的,","编译器是怎样处理函数调用的?我们知道,","编译工程","编译并开始仿真,","编译成功后,","缩位运算符","缩位运算符作用于一个多位的变量,","缺乏令人信服的理由：第一代","缺乏令人满意的结果：当从","缺乏全面的设计语言支持：第一代","缺乏可重复使用和可移植的设计规范：许多","缺少必要的构造和语义来表示硬件属性,","网表在输入到布局布线工具中后,","网表级","网表级是综合得到的设计表达,","署名","考虑到很多同学之前并没有接触过","考虑到我们接下来将要编写的程序没有涉及对专用外设的操作,","而","而fpga中的基本结构为查找表,","而一个模型做出来之后(类似于","而不是把它们当成编程的负担.","而不管什么数值.","而且方便了连线.","而其他重要方面则无人关注,","而右下角的存储器界面则可以查看当前存储器中不同地址的存储单元的值.","而后一部分功能验证特性则是一门面向对象程序设计语言.","而在本例中,","而在第二个周期时,","而对于模块内部定义的输入端口","而已.","而当我我写c程序时编译器已经帮我把一切都做好了,","而我们只需要关注这些变量的内容即可,","而指令则是由对应的汇编代码生成,","而接受一种未经验证的新方法,","而是使用未定时或部分定时的行为","而是汇编器或链接器,","而最底层的","而栈就是一种实现分层设计的有效手段.","而流水灯的有效长度为0x0","而硬件实现计算,","而编写这些代码文件的过程称为","而言,","而言与图中","而软件设计所使用的语言则是按照时间顺序,","背景知识介绍","能否通过指令直接修改这个寄存器的值?","能够实现是一些选择不同输出模式开关控制信号和如下图所示","能提高处理器的代码执行效率.","能看到其跟随程序的运行做出对应的反应,","自动生成目标文件.","自己动手,","自己看书或","自行控制传输结束的时间,","至","至此,","至此传输完成.","芯片,","芯片.","芯片上,","芯片型号为","芯片进行数字信号到模拟信号的转换.","若","若将机器码通过工具下载到由","英文全称是","菜单,","菜单栏中依次为","虽然","虽然处理器核的代码不具可读性,","虽然对于一次传输至少需要两个","虽然有些易错点我还是会强调指出,","虽然现在的综合工具非常强大,","行业中的任何重大转变一样,","行业仍在逻辑与物理设计之间的时序收敛问题上苦苦挣扎.","行为级,","行为级反映了设计代码反映的抽象行为,","行代码,","补全输出代码,","表示","表示一般的连接线","表示电路连接是三态类型的,","表达式","表达式和操作数表达式由操作符和操作数构成，其目的是根据操作符的意义得到一个计算结果。表达式可以在出现数值的任何地方使用。操作数可以是任意的数据类型，只是某些特定的语法结构要求使用特定类型的操作数。操作数可以为常数，整数，实数，线网，寄存器，时间，位选，域选，存储器及函数调用等。","表达式的判别,","被","被配置成为","要么为假.","要实现这些不同状态的切换,","要时刻牢记,","要查看该许可协议,","要求使用","要输出高电平需要外接上拉电阻.","观察","观察波形,","规定优先使用寄存器传参和保存局部变量,","规定使用入栈的方式来保存寄存器值和返回地址,","解决后,","解决方案仅在2000年代后期才可用.","解决方案仅致力于这些输入语言中的一种,","解决系统集成问题成为关键的设计瓶颈,","计数至","认为这是一次对","认为这是一次对数据存储器的操作,","认为这是一次对流水灯的操作,","让我们从本质上搞明白一些\"玄学\"问题,","让流水灯流起来.","让编程人员通过处理器控制","讲义能回答的问题","讲解","许可协议","许可协议发布","许多hl","设置","设置/复位和写使能.","设置一块起始地址为","设置中的","设置为低电平,","设置为高电平,","设置多个","设置运行在软件仿真模式","设计","设计不同之处在于,","设计与集成、中断系统与人机接口等五个方面,","设计中在第一次流片时不会出现故障,","设计人员不可能把每一种芯片的通信协议都制作成硬件的形式集成在","设计公司更多地应用于实际开发工作.","设计师需要一个令人信服的理由来促使他们采用新的设计方法,","设计所需的控制信号输入的数量应该最小化.","设计方法","设计方法,","设计是确保其功能正确的可靠方法.","设计流程可以实现良好的结果,","设计流程非常类似.","设计的一个基础.","设计相比差不多甚至更好.","设计者可以通过编程对","设计者的生产效率大大提高.","设计者通常将复杂的功能划分为简单的功能,","设计过程完成后,","访问这块区域就是访问对应的外设.","译码器.","译码器为例","译码器为例,","译码器的常见描述方法","该结构用于确保所有的触发器接收到的时钟信号尽可能的一致,","语句","语句,","语句.","语句中描述上升沿时,","语句几乎等同于","语句和","语句描述每一种情况的条件,","语句描述组合逻辑时容易出现的毛刺等问题.","语句描述输入输出之间的关系,","语句时,","语句来编写译码器.","语句用于给","语句相比于使用","语句还是不够直观,","语言)的区别硬件描述语言具有空间上的并行性,","语言/汇编语言写的程序编译成机器码,","语言一模一样?是的,","语言中以","语言中的","语言描述时如果想要利用","语言来设计","语言类似的,","语言编程.","语言进行设计,","语言高效地编程.","说到这里,","请不要整活也许你还看到了其他的一些语句,","请先阅读常见问题.","请向助教或老师提问.","请知悉.","请跳过本小节.","诸如","读)","读写选择(1","读取","课程后于","课程实验","课程实验分为","课程实验的构成","课程组教师组长:","调用语句会被编译成一个跳转指令,","调试器部分的端口需要约束的有一个时钟信号和一个双向的数据信号.","调试工作需要在物理硬件和调试器的配合下进行,","调试是进行的单步调试,","调试模块","调试界面","调试界面可以看到的信息更多,","调试系统是必不可少的.","调试结果如下图所示.","负责将硬件描述语言(verilog/vhdl)所描述的soc编译、综合、实现,","负责将编写的软件编程语言(c","贡献名单","资源利用率、时序延迟等信息的综合报告.","赋值","赋值和电路的关系描述组合逻辑电路时,","赛道相关杯赛,","起始地址分配为","跟踪和优化","路径","跳转.","跳转到被调用函数的入口地址.这意味着,","跳转至中断处理函数;","软件,","软件中观察","软件主要指可以被处理器执行的一条条指令.","软件协同使用.","软件可以在官网上下载,","软件开发人员能够判断当前代码的执行过程是否正确,","软件时一并安装.","软件界面","软件的主要作用是将","软件的执行效率是没有专用硬件高的,","软件的操作问题","软件类似,","软硬件关系","软硬件协同设计的层次结构如下图.","软硬件开发层次","输入","输入寄存器地址,","输入数据寄存器","输入的值为","输入的值时,","输入端口.","输出","输出.","输出低电压时,","输出使能寄存器","输出寄存器的地址,","输出对应的","输出数据寄存器","输出显示类模块主要用于将实验结果通过","输出端两个互补","输出端口则可以是","输出端口来说,","输出高电压时,","输出高电平时,","过渡到更高级别的抽象层次.","运算符","运算符对应与门,","运算符对应加法器,","运行吧,","近年来有很多利用fpga对复杂运算进行加速的应用,","返回的","返回的数据,","返回的数据应该存储在哪里,","还可以用于实现异步","还在程序跳转、异常处理的过程中发挥重要作用.","还是","还是来看六位数码管显示这个例子.","还是设计真的没有出错.","还是门级描述,","还有一种伪指令专门用于","还有寄存器的传参顺序,","还能指导我们对程序作出底层的优化.","这一功能可以在","这一步叫做\"保护现场\".","这一步是为什么呢?????????????????","这一步是调用者完成的还是被调用者完成的?","这一级又一级的组成层次,","这不一定与实际的芯片面积和功耗相关.","这不仅仅是学习知识,","这两种伪指令和","这两种风格的差别特别大.","这个","这个位置必须是常量表达式.","这个可执行文件的格式为","这个器件选项,","这个数据用于控制总线外部硬件电路就被称为控制字.","这个文件中就蕴含着所谓的程序的机器码信息.由于我们之后需要实现软硬件的联合仿真,","这也是简化设计的一个体现.","这些工具可用于插入逻辑分析仪内核,","这些现象表明,","这些结果与手动","这些芯片的通信协议各不相同,","这些规定被称为指令集架构的函数调用标准,","这些设备的加载时序与随机存取存储器的写入","这些语句只是用来仿真的.","这些都大大提高了验证平台搭建的效率.","这会在一定程度上引入性能开销.","这会导致无法综合,","这使得处理器的执行效率非常低.","这使得难以一致地测量,","这便是“自顶向下”的设计思想,","这其中每种运算符实际上都与电路对应.","这几不同的模式,","这几个层级从抽象到具体,","这在之后章节会进行详细的介绍.","这就是我们本节设计的硬件流水灯,","这就解决了问题","这就解放了处理器,","这就需要设计者在性能和灵活性上做一定的取舍.","这属于违反学术诚信的行为,","这意味着为了解决很小问题而对设计进行反复修改再利用fpga继续验证的想法是不现实的.","这意味着每次对","这时你需要一部手机和朋友的电话号,","这时候","这时候你应该主动找老师或者助教聊聊,","这时按下或者","这时的情况又还原回了问题","这是一条为强者节省时间的提示如果你觉得自己已经掌握了","这是一条为强者节省时间的提示如果你觉得自己已经掌握了栈的工作原理与atpcs,","这是一种分层的设计思想,","这是个有点类似于数码管显示的问题.","这是因为刚开始","这显然是不合理的,","这样,","这样便可以使设计工具更加简单,","这样做不仅简化了对调试器内部原理的理解需求,","这样做的结果就是,","这样定义整数时,","这样描述译码器只使用了","这样的设计虽然在某种程度上提高了抽象水平,","这样的软件语言编写的","这样表示默认位宽为32位.","这样设置以后,","这款处理器进行的,","这段代码实现的功能很简单:","这种","这种实现方式的一大优势在于主要的","这种层次结构本质上是互连的便捷性和延迟(速度)","这种放置在","这种方式便是数据定义伪指令,","这种方式看起来没什么问题,","这种方法只适用于简单的译码器,","这种现象被称为时钟偏斜(skew),","这种编译单独文件的行为一般被称为","这种解决办法未免过于繁琐.","这种设计流程有很多优势,","这类","这里为了方便后续的一些操作,","这里命令中引用的","这里就涉及到了控制字的概念,","这里我们只对代码和数据部分感兴趣,","这里的","这里着重介绍","这里简要跟大家分享几种.","进了硬件内存里.","进入","进入选项设置界面,","进制,","进制为","进制表示为","进而生成","进而生成指令存储器总线选择信号.","进而生成数据存储器总线选择信号.","进而生成流水灯总线选择信号.","进行","进行乘法/除法运算时,","进行初始化,","进行原型设计,","进行取模运算时,","进行处理,","进行安装.","进行实现,","进行控制,","进行比较,","进行设计工作,","进行译码.","进行译码;","进行调试,","进行配置,","进行配置需要消耗大量的时间(对于一些高利用率的高速实现,","连接.","连接器等),","迷惑众人的","选择","选择在工程目录下","选择好了再进行汇编....","通常包括数据流描述(一般指对进行逻辑运算的组合逻辑的描述),","通常是由于时钟周期小于关键路径(critic","通常有两种方式,","通常来说,","通常用于专用集成电路(asic)的原型设计，也是一种用于验证算法实现的硬件平台.","通常用于内部集成的","通常用于描述整数参数.","通常被用来与","通常需要","通用性就来自于软件程序的灵活性,","通用输入/输出接口(gener","通过一系列的优化算法,","通过上升沿触发","通过下载不同设计的比特流,","通过不断的练习掌握汇编程序设计以及软硬协同的相关技巧.","通过在","通过开发板观察执行结果.","通过抽象的结构(如循环)描述电路的行为来描述电路,","通过描述信号在寄存器之间的流动来描述电路.","通过描述晶体管开关网表来描述一个电路.","通过描述逻辑门之间的连接关系描述电路.","通过源代码窗口可以看到程序停留在","通过点击菜单栏中的选项可以完成从工程建立到源代码编译这一流程所需的全部功能.","通过点击菜单栏中的选项可以实现代码调试所需的全部功能.","通过观察寄存器和存储单元中的值,","通过调试器下载机器码到","通过轮流点亮数码管,","通过输入输出口(gpio)以及流水灯(waterlight).","通过逻辑单元的组合可以起到扩展功能的作用.","速度便有了明显的下降.","逻辑仿真器对","逻辑综合技术最早出现于上世纪80年代中期,","逻辑运算中,","逻辑运算的结果要么为真,","逻辑运算符","逻辑运算符只区分真假,","遇到不懂的地方再去查阅相关资料.","邓兴成","邓兴成,","那么","那么,","那么slave","那么你至少需要:","那么只要地址总线","那么在","那么在当前函数中的寄存器操作必然会覆盖之前的寄存器值,","那么处理器核通过","那么就可以让","那么我们只能这样做:","那么所有外设的选择信号中只有","那么操作数必须完全相同结果才为","那么结果也是","那么请试着回答下面几个问题来检验自己:","那它是怎么知道函数传入的参数应该从哪里获取,","那我为什么还要学习栈呢?其实,","那我们可不可以将延迟和移位的功能交给硬件执行呢?","那我们要一种不能够被转换为机器码的","部分","部分依然包括嵌入的","部分信号说明","部分包括嵌入的","部分插件的定制参考了南京大学ics课程实验主页,","部分的修改,","都不影响总线的译码结果),","都可以被归类到结构化描述中,","都可由开发者任意创建和命名.","都应该在数字电路课程中学习过,","都表示逻辑真;","都认为是处理器核在向","配置","配置存储器参数","配置成输入模式,","采用","采用知识共享","重复第","针对","针对功耗进行了优化,","链接设置","键启动单步调试,","门级网表可以用于进一步的仿真验证,","闪烁模式:","问题","间循环计数.","阅读官方文档.","阻塞赋值","阻塞赋值为顺序赋值,","阻塞赋值使用","阻塞赋值和非阻塞赋值均可使用.","附录","陈骏莲","限制结果质量的另一个主要因素是","除","除了上述资源外,","除了可以作为计算机系统中的存储芯片选通信号和作为显示系统中的控制信号外,","除了查找表、多路复用器和寄存器之外,","除了综合出","随手","随着","随着技术的发展,","随着片上系统复杂性的不断提高,","随着程序的单步运行,","随着逻辑逐渐复杂,","集成到","需要从外设读取数据时,","需要使用关键字","需要使用阻塞赋值,","需要使用非阻塞赋值.","需要判断对应外设的使能信号是否拉高(也就是你的朋友有没有挂你的电话),","需要在","需要在函数间","需要在设计芯片的时候设计了不同的模拟电路进行配合.","需要在顶层文件(cortexm0soc.v)","需要在顶层模块中将","需要在顶层模块中将流水灯总线接口与数据存储器总线接口分别与总线扩展模块的","需要学习的工具很多,","需要完成将ramdata","需要完成将流水灯总线接口接入总线扩展模块中预留的","需要提交实验报告,","需要有数字电路和硬件描述语言的基础.","需要注意","需要注意以下几点：","需要注意的是,","需要重新修改","静态时序分析和比特流生成的过程可能会消耗大量的处理器和内存资源,","非商业性使用","非阻塞赋值","非阻塞赋值为并行赋值,","非阻塞赋值使用","面向对象特性很好地弥补了传统","顺带一提的是,","顺序,","顾名思义,","预留出来一个","首先,","首先配置","首先需要利用编译器将代码编译为汇编代码,","驱动,","验证既有一定优势,","高层次综合(hls)","高层次综合(hls)设计方法才取得了一定的成果,","高度自动化的","高抽象层次的设计者不用过分关心低抽象层次的设计细节,","高电平熄灭,","高速","黄乐天副组长:","默认位宽为","默认位宽为32位.","默认是无符号数","默认用来存放输出文件,","默认进制为10,"],"pipeline":["stopWordFilter","stemmer"]},"store":{"./":{"url":"./","title":"Introduction","keywords":"","body":"微处理器系统结构与嵌入式系统设计 课程实验 2022\n实验前阅读\n 必读通知\n2021/11/15: 开工了!\n\n\n 如何提交实验报告请大家按每一次实验的要求, 在规定时间内, 将符合规范的实验报告提交至自己所在班级对应的邮箱.\n\n\n授课教师\n助教\n实验报告提交邮箱\n\n\n\n\n廖永波\n旭神(假设)\n1@example.com\n\n\n刘红星\n一凡(假设)\n2@example.com\n\n\n邓兴成\n江凯(假设)\n3@example.com\n\n\n\n\n 如果你遇到问题\n请先阅读常见问题.\n阅读官方文档.\n尝试使用搜索引擎(只推荐 Google)寻找解决方案.\n如果你做了以上尝试, 却依然无法解决问题, 请向助教或老师提问. 在此之前请确保你了解提问的智慧.\n\n\n 外部资源\nB 站录播\n知乎专栏(如果不熟悉 Verilog 和 FPGA)\n\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-17 13:54:00  "},"lab0/introduction.html":{"url":"lab0/introduction.html","title":"LAB0: 工欲善其事 必先利其器","keywords":"","body":"LAB0 - 工欲善其事 必先利其器\n由于本实验是在 FPGA 上搭建一个 SoC 原型, 然后在这个原型基础上学习一些嵌入式软件开发和软硬件协同设计的知识, 所以 FPGA 开发板和各类开发工具软件是我们学习 SoC 设计的一个基础. 本章将对之后介绍的实验内容中使用到的硬件平台和各种开发工具软件做简要的介绍. \n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-15 19:51:17  "},"lab0/FPGAintro.html":{"url":"lab0/FPGAintro.html","title":"FPGA 简介","keywords":"","body":"FPGA简介\n什么是FPGA？\nFPGA 中文名是可编程逻辑门阵列,  英文全称是 Field Programmable Gate Arrays , 是一种包含由可配置的互连线进行互连的可编程逻辑块的数字集成电路. 设计者可以通过编程对 FPGA 进行配置, 实现不同的电路功能. \n上世纪 80 年代中期 FPGA 刚问世时, 它通常被用于中等复杂度状态机的实现, 或者一些受限的数据处理任务. 在 90 年代早期, 随着 FPGA 的规模和复杂程度的提高，它们的应用场景通常是通信和网络领域里的更加复杂的信号处理任务. 到了 90 年代后期, FPGA 在 定制化、自动化及部分工业应用中占的比重越来越大. \nFPGA 通常用于专用集成电路(ASIC)的原型设计，也是一种用于验证算法实现的硬件平台. 但是，FPGA 的低成本和开发快捷两大特点意味着 FPGA 在输出产品时有着 ASIC 所不能比拟的优势.  进入 21 世纪以后, 出现包含有百万级门电路的高性能 FPGA, 这类 FPGA 一般用于实现嵌入式微处理器核, 高速 IO 接口等电路, 并且 FPGA 的规模和性能都在飞速发展. 最终结果是现在的 FPGA 可以用来实现几乎所有可以用 ASIC 实现的功能, 包括通信设备, 数字信号处理器(DSP), 片上系统(SoC). \n 什么是 asic?asic,全程Application Specific Integrated Circuit,中文名为专用集成电路, 是一种依产品需求不同而全定制的特殊规格集成电路.了解更多:关于asic  asic和其他芯片有什么不同?\nFPGA 通常被用来与 ASIC 进行比较, 与 ASIC 相比, FPGA 更加灵活, ASIC 一旦流片便无法修改, 并且一次流片费用高昂, 一般人难以承受; 而 FPGA 是可编程的, 如果发现功能不对, 便可以通过再一次编程配置的方式进行修改. 但是, 通常来说, FPGA 比同种工艺下的 ASIC 性能差, 这就需要设计者在性能和灵活性上做一定的取舍. \n 一种关于 FPGA 和  ASIC 的庸俗化理解可以认为 FPGA 相当于积木, ASIC 相当于模型, 使用积木时,可以随心所欲地搭建你想要的东西(可以理解为FPGA的可编程性); 而一个模型做出来之后(类似于 asic 流片之后) 想要再次 diy 就是一件很困难的事, 如果你想要新的玩法, 最好的方法是再买一个(如果你能承受昂贵的费用的话).\nFPGA的基本结构\nFPGA 之所以是可编程的, 是因为 FPGA 的基本逻辑单元可以通过配置实现不同的逻辑功能, 且 FPGA 内部逻辑单元之间的互连线也可以通过配置实现基本逻辑功能的扩展. 在 Xilinx FPGA中, 基本逻辑单元一般被称为 LC(logic cell), 一个 LC 一般由一个查找表(LUT)、 一个多路复用器(MUX)和一个寄存器组成, 其中 LUT 也可以是一个 RAM 或者移位寄存器(SR), 如下图所示. \n\nFPGA 基本逻辑单元\n\n除了查找表、多路复用器和寄存器之外, 一个基本的逻辑单元一般还会包括一些特殊的快速进位单元用于算术操作.\n有了基本的逻辑单元以后，使用两个基本逻辑单元 LC 便可构成一个Slice（在Xilinx FPGA中两个LC构成的单元被称为slice, 在Intel FPGA中有另外的名称). 通过逻辑单元的组合可以起到扩展功能的作用. 值得一提的是, 在一个slice中虽然每一个逻辑单元有独立的查找表、多路复用器, 但是每个slice内部的各逻辑单元都使用同一个时钟和使能信号. \n由多个 slice(一般为2个或4个) 可以组成 Xilinx FPGA 中的基本可配置逻辑块(Configurable Logic Block，CLB), 在Intel FPGA中一般称为逻辑阵列块(Logic Array Block，LAB).\n在 FPGA 中, 各个基本可配置逻辑块（CLB）是通过可配置的互连线相互连接的. 其实, 从最基本的逻辑单元 LC 到两个基本逻辑单元 LC 组成的 slice 单元再到 2 个或 4 个 slice 组成的基本可配置逻辑块(CLB), 这一级又一级的组成层次, 实际是由互连的层次结构决定的. 在 slice 单元里的两个逻辑单元 LC 之间的互连是很快的, 到基本可配置逻辑块(CLB) 内的几个 slice 单元之间的互连时, 速度便有了明显的下降. 这种层次结构本质上是互连的便捷性和延迟(速度) 的一种权衡取舍. 在计算机系统结构中, 存储器层次结构和 FPGA 中互连的层次结构类似, 是一种对存储容量和读写速度的权衡取舍. \n由于绝大多数应用都需要使用存储单元进行数据存储, 所以 FPGA 中需要存储单元, 如果用 CLB 来实现存储, 将会导致大量的资源浪费, 所以一般采用在 FPGA 结构中放置 RAM 单元的方法实现存储功能 这种放置在 FPGA 结构中的 RAM 在 Xilinx FPGA 中一般称为 Block RAM, 每个 Block RAM 既可以独立使用, 也可以被组织成任意位宽的 RAM, 还可以用于实现异步 FIFO.\n绝大多数的算术单元如果使用LUT来实现将会非常浪费资源, 为了解决这类问题, 在 FPGA 中一般会嵌入一些算术操作单元, 如乘累加(MAC), 或者嵌入数字信号处理器(Digital Signal Processor, DSP). 一般 DSP 可以实现 MAC, FIR 滤波, 开根等操作, 所以利用FPGA中的DSP块进行复杂算术操作将会非常方便并且节省资源.\n除了上述资源外, 部分 FPGA 中嵌入了硬核微处理器, 将在下一节具体介绍. 另外, FPGA 中有大量的 I/O 端口, 方便与外界电路通信, 但即便如此, I/O 端口的数量依旧是一个瓶颈, 随着逻辑逐渐复杂, 所需的 I/O 端口越来越多, 但 FPGA 更新时, I/O 端口的数量增加得很少.\nFPGA 中的时钟信号由外部世界产生, 并连到合适的寄存器上. 在 FPGA 内部有一个时钟树结构, 该结构用于确保所有的触发器接收到的时钟信号尽可能的一致, 如果没有时钟树结构的存在, 由于时钟信号到各个寄存器的距离不同, 延迟不同, 各触发器接收到的时钟信号便会有一定的偏差. 离时钟信号最近的寄存器将会更早被触发, 这种现象被称为时钟偏斜(skew), 可能引起一系列更严重的问题.\n微处理器+FPGA\n几乎所有的逻辑功能都可以用硬件或软件实现, 其中硬件主要指使用逻辑门和寄存器等, 软件主要指可以被处理器执行的一条条指令. 硬件实现和软件实现是需要权衡取舍的两种实现方法, 使用硬件实现虽然速度更快, 但灵活性差; 使用软件实现虽然灵活性更好, 但是速度通常慢于直接使用硬件实现. 所以, 为了在运行速度和灵活性之间做权衡取舍, 很多时候需要软硬件协同设计的思想来指导设计, 利用软件实现控制功能, 而硬件实现计算, 当然, 在硬件实现计算时通常也需要考虑硬件的并行性能否很好地加速计算的问题.\n由于 FPGA 的灵活性, 近年来有很多利用FPGA对复杂运算进行加速的应用, 比如在FPGA平台上实现卷积神经网络(CNN) 加速,通常由主机控制数据搬运过程, 由 FPGA 上实现的加速电路进行运算.\n既然 FPGA 作为一种特殊的数字电路, 通过下载不同设计的比特流, 便可以配置成各种不同功能的电路. 所以, FPGA 厂商在部分 FPGA 中嵌入了微处理器硬核, 开发者便可以通过编写软件程序利用微处理器的强大控制能力, 也可以利用FPGA的灵活性, 实现更复杂的功能的同时拥有更强的性能.\n微处理器硬核被视为一个“黑盒”嵌入 FPGA 中, 通常有两种方式, 第一种是和 RAM, I/O 口等电路部分作为一个整体, 不放在 FPGA 的主阵列中. 在这种方式下, 所有的器件都被封装在同一硅片上. 主要的 FPGA 部分依然包括嵌入的 RAM、乘法器等模块. 这种实现方式的一大优势在于主要的 FPGA 结构实现与嵌入式微处理器硬核实现无关, 这样便可以使设计工具更加简单, 另一大优势在于 FPGA 厂商可以打包一些额外的功能，用主要FPGA结构之外的部分(如微处理器、RAM 等模块) 实现.\n另一种在 FPGA 中嵌入硬核的方法便是直接将其嵌入FPGA的主要结构中. 同样, 主要的 FPGA 部分包括嵌入的 RAM、乘法器等模块. 这样, 所有的存储单元都可以使用嵌入的 RAM 模块，任意外设功能都可以用可编程逻辑块实现, 另外, 将微处理器硬核嵌入 FPGA 中还有一定的速度优势.\n 一个例子帮你理解 FPGA 和微处理器的区别当你打算用一个开关去控制一个 LED 灯时, 如果使用嵌入式进行控制, 你需要编写软件代码到微处理器中, 之后微处理器会不断地扫描检测开关是否打开, 然后给 LED 灯发出是否点亮的指令; 如果使用 FPGA 进行控制, 你只需要利用硬件描述语言(VHDL 或者 Verilog HDL) 把开关和 LED 灯用一根线连起来就可以了. \n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-29 13:36:06  "},"lab0/whyFPGA.html":{"url":"lab0/whyFPGA.html","title":"为什么是 FPGA？","keywords":"","body":"为什么是 FPGA?\n前面一节介绍了什么是 FPGA, 你可能要问: 为什么要是 FPGA? 使用FPGA设计 SoC 存在什么问题? 本节将致力于回答这些问题,\nFPGA 原型验证\n硬件辅助的验证环境通常使用 FPGA 来对 ASIC 或 SoC 进行原型设计, 以提供更快的替代仿真的验证方案, 并允许软件开发与硬件设计并行进行. FPGA 原型验证是非常重要的, 主要体现在以下两个方面：\n1)与仅依靠软件仿真来验证其硬件设计是否合理的方法相比, 在 FPGA 原型上运行 SoC 设计是确保其功能正确的可靠方法. 只有三分之一的 SoC 设计中在第一次流片时不会出现故障, 但是, 几乎有一半的重新设计是由功能逻辑错误引起的. 单个原型平台可以在第一颗芯片流片之前就对硬件、固件和应用软件设计功能进行验证, 从而避免在流片以后再发现问题导致浪费成本. \n2)FPGA 原型设计缩短了产品的面市时间. 在当今的技术驱动型社会中, 新产品的出现非常迅速, 未能在给定的市场窗口中准备好产品会给公司带来极大的开发成本浪费. 如果产品在市场窗口中发布太晚, 则该产品可能会变得无用, 从而使公司损失了对该产品的投资资本. 设计过程完成后, 即可立马在 FPGA 上进行验证, 而 ASIC 则需要六个多月才能流片. 如果在 FPGA 原型验证阶段发现问题并及时修改, 确定以后再开始流片, 不仅节约了时间, 也节约了有故障的设计带来的额外流片费用. \nFPGA 原型验证的局限性\n前面提到 FPGA 原型的重要性, FPGA 原型验证确实提高了验证的效率, 但不得不强调的是, FPGA原型验证不能取代基于仿真的验证方法. 最主要的一个原因是, FPGA 并不是最终产品, 并且使用 FPGA 原型验证环境也有着很多需要考虑的因素：\n1)不同的物理实现：FPGA 有着不同的网表、版图、时钟树、复位电路、存储结构、I/O 端口、电源管理单元、时钟频率等. \n2)FPGA 不能实现的模块：一个完整的设计一般不能在一片 FPGA 上完全实现, 因为这些设计可能会包含一些模拟电路, 或者规模过大需要多片 FPGA 互连, FPGA 的原型与最终的产品依然存在一些差别(比如片间互连). \n3)FPGA 的调试环境：功能覆盖在 FPGA 原型验证环境中很难实现. 即使是使用最先进的探测技术, FPGA 内部事件的可控性和可观察性也是不足的. 如果原型环境碰巧产生了极端情况, 导致可观察到的故障, 则调试将非常耗时. 如果原型环境没有引起故障, 则很难知道它是真的没有产生极端情况, 还是设计真的没有出错. \n4)追查错误困难：由于 FPGA 原型环境也用于同时调试印制电路板(具有插座, 连接器等), 包含不断发展的软件, 因此追查出错的源头可能很困难且耗时. \n5)FPGA配置时间长：对于以 FPGA 实现为目标的复杂 SoC, 综合, 布局, 静态时序分析和比特流生成的过程可能会消耗大量的处理器和内存资源, 这意味着每次对 FPGA 进行配置需要消耗大量的时间(对于一些高利用率的高速实现, 通常需要 4 到 8 个小时). 这意味着为了解决很小问题而对设计进行反复修改再利用FPGA继续验证的想法是不现实的. \n6)工艺、电压、温度差异：FPGA 原型上的任何操作都代表所有器件环境操作条件的有限子集(以及不同的物理实现) - 即 PVT 曲线上的单个点. 即使 FPGA 原型验证环境可能会在电压和温度上施加有限的约束, 但永远不会模拟最终芯片的工艺公差. 因为大多数设计团队都关注在整个指定环境和功能操作条件下的可靠操作, 所以 FPGA 原型验证依然有其局限性. \n综上所述, 使用 FPGA 验证既有一定优势, 也有很多局限性, 因此应该充分考虑多方面的因素, 才能确保设计更好、更准确. \n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-29 13:36:06  "},"lab0/design_method.html":{"url":"lab0/design_method.html","title":"设计方法","keywords":"","body":"设计方法\n硬件描述语言简介\n硬件描述语言之所以被称为硬件描述语言而不是硬件设计语言, 其原因在于, 硬件描述语言的本质是对实际电路的一种描述, 学习时应注意区别于软件编程语言(对过程的一种描述). 描述数字电路的硬件描述语言中被广泛使用的主要有 VHDL, Verilog, SystemVerilog. \n 有关 SystemVerilogSystemVerilog 是一种由 Verilog 发展而来的硬件描述、硬件验证统一语言, 前一部分基本上是 2005 年版 Verilog 的扩展, 而后一部分功能验证特性则是一门面向对象程序设计语言. 面向对象特性很好地弥补了传统 Verilog 在芯片验证领域的缺陷, 改善了代码可重用性, 同时可以让验证工程师在比寄存器传输级更高的抽象级别, 以事务而非单个信号作为监测对象, 这些都大大提高了验证平台搭建的效率. \n为了描述复杂的硬件电路, 设计者通常将复杂的功能划分为简单的功能, 实现简单的功能模块后将其连接实现复杂的功能, 这便是“自顶向下”的设计思想, 与之相对的也有“自底向上”的设计思想, 一般电路设计都是采用“自顶向下”的思想完成的. \n抽象是硬件设计的一个重要思想, 简单来说, 引入抽象的目的在于, 高抽象层次的设计者不用过分关心低抽象层次的设计细节, 比如, 我们在用硬件描述语言描述我们设计的电路时并不需要过分关心电路使用 CMOS 还是 TTL, 也不需要首要考虑芯片使用的工艺, 主要关心的是电路的功能是否正确. \n对于描述数字电路的硬件描述语言来说, 最低的抽象层次便是开关级, 通过描述晶体管开关网表来描述一个电路. 稍微高一层的抽象层次是门级, 通过描述逻辑门之间的连接关系描述电路. 不管是开关级描述, 还是门级描述, 都可以被归类到结构化描述中, 因为它们都属于对电路元件连接结构的一种描述. 比结构化描述更高一层的是对电路功能的描述, 通常包括数据流描述(一般指对进行逻辑运算的组合逻辑的描述), 寄存器传输级描述(RTL, Register Transfer Level), 通过描述信号在寄存器之间的流动来描述电路. 最高抽象层次为行为级描述, 通过抽象的结构(如循环)描述电路的行为来描述电路, 也包括使用算术运算(如加法和乘法)来描述电路的算术行为. \n 硬件描述语言和常见的软件设计使用语言(如 C 语言)的区别硬件描述语言具有空间上的并行性, 在每一个模块是按照空间分布并行执行的; 而软件设计所使用的语言则是按照时间顺序, 根据 CPU 的时钟扫描执行的. 硬件描述语言本质上是对电路的描述. \n基于硬件描述语言的设计方法\n在基于硬件描述语言的设计流程中, 最重要的是逻辑综合(logic synthesis)技术. 逻辑综合技术最早出现于上世纪80年代中期, 它接受 RTL 级描述和一些人为添加的时序约束输入, 将 RTL 级描述转换成寄存器和逻辑运算表达式, 通过一系列的优化算法, 最终生成满足时序约束的门级网表.\n这种设计流程有很多优势, 首先, 因为 RTL 级描述相比于门级电路来说更容易被理解, 也更容易找出错误, 其次, 逻辑仿真器对 RTL 级描述进行功能仿真比对门级描述进行仿真快很多, 可以更快地发现错误, 设计者的生产效率大大提高. 一旦逻辑综合工具生成了门级网表, 之后的流程便和手画电路的 ASIC 设计流程非常类似. 门级网表可以用于进一步的仿真验证, 也可以用于时序分析. 网表在输入到布局布线工具中后, 可以通过提取到更准确的电路参数进行更加准确的时序分析. 在 FPGA 上实现时, 流程非常类似. 与 ASIC 设计不同之处在于, 针对 ASIC 的逻辑综合工具综合出的网表是描述逻辑门和寄存器的连接关系. 而FPGA中的基本结构为查找表, 因此FPGA厂商还需要开发映射(mapping)、打包(packing)、布局布线(place-and-route)等功能. 随着技术的发展, 综合工具已经能够输出 LUT/CLB 级网表到布局布线工具.\n高层次综合(HLS)\n随着片上系统复杂性的不断提高, 促使工业界将硬件设计的抽象级别进一步提高. 尽管在上世纪80年代初便有关于高层次综合(HLS)技术的研究, 并且于90年代推出了一些商业工具, 但直到最近几年, 高层次综合(HLS)设计方法才取得了一定的成果, 被 IC 设计公司更多地应用于实际开发工作. HLS 之所以在研究初期并未取得成功, 主要有以下几点原因：\n1) 缺乏全面的设计语言支持：第一代 HLS 综合工具无法综合高级编程语言. 而是使用未定时或部分定时的行为 HDL. 这样的设计虽然在某种程度上提高了抽象水平, 但同时对软件和硬件开发人员都施加了陡峭的学习曲线. 尽管早期的基于 C 的 HLS 技术已经大大提高了易用性和设计抽象水平, 但是许多基于 C 的工具仍然存在明显的缺陷. 例如, C 和 C ++ 缺少必要的构造和语义来表示硬件属性, 例如设计层次结构, 时序, 同步和显式并发. 相反, SystemC 是带有软件/硬件协同设计的系统级规范的理想选择. 但是, 它对算法设计人员来说是陌生的, 并且与传统 ANSI C / C ++ 描述相比, 其仿真速度较慢. 不幸的是, 大多数早期的 HLS 解决方案仅致力于这些输入语言中的一种, 从而将它们的使用限制在特定的应用程序域中. \n2) 缺乏可重复使用和可移植的设计规范：许多 HLS 工具要求用户将详细的时序和接口信息以及综合约束嵌入到源代码中. 这样做的结果就是, 功能规范变得高度依赖于工具, 依赖于目标或实现平台. 因此, 它不容易移植重用. \n3) 只关注数据路径综合：许多 HLS 工具只关注数据路径综合, 而其他重要方面则无人关注, 例如与其他硬件/软件模块的接口和平台集成. 因此, 解决系统集成问题成为关键的设计瓶颈, 从而限制了在设计中向 IP 过渡到更高级别的抽象层次. \n4) 缺乏令人满意的结果：当从 1990 年代中期到 2000 年代初期引入早期 HLS 工具时, EDA 行业仍在逻辑与物理设计之间的时序收敛问题上苦苦挣扎. 没有可靠的RTL 到 GDSII 基础来支持 HLS, 这使得难以一致地测量, 跟踪和优化 HLS 结果. 高度自动化的 RTL 到 GDSII 解决方案仅在2000年代后期才可用. 此外, 许多HLS 工具在优化现实的设计指标方面都很弱. 例如, 合成引擎中许多常用的算法都集中在减少功能单元数和等待时间上, 这不一定与实际的芯片面积和功耗相关. 结果, 最终的实现常常不能满足时序或功耗要求. 限制结果质量的另一个主要因素是 HLS 工具在特定平台上利用性能优化和高能效的 IP 模块的能力有限, 例如现代 FPGA 平台上的通用 DSP 块和片上存储器. 因为采用 RTL 设计流程可以实现良好的结果, 所以大多数设计人员不愿探索提高生产效率带来的潜在收益. \n5) 缺乏令人信服的理由：第一代 HLS 工具显然领先于时代, 因为 RTL 在 1990 年代后期仍然可以胜任当时设计的复杂程度. 尽管第二代 HLS 工具提高了设计抽象层次, 但大多数设计人员仍不愿冒险摆脱熟悉的 RTL 设计方法, 而接受一种未经验证的新方法, 尽管它具有潜在的巨大优势. 像 EDA 行业中的任何重大转变一样, 设计师需要一个令人信服的理由来促使他们采用新的设计方法, 即 HLS. \n图2-14为 Xilinx 公司的使用 HLS 进行 FPGA 开发的设计流程. AutoPilot 接受可综合的 ANSI C, C++或SystemC 作为输入, 综合输出 RTL 级 HDL 代码用于仿真验证. 除了综合出 RTL 级 HDL 代码外, AutoPilot 也输出包含 FPGA 资源利用率、时序延迟等信息的综合报告. 最后, 生成的 HDL 文件被 Xilinx 工具用于综合实现, 生成比特流下载到 FPGA 中. \n最新一代的 FPGA HLS 工具在提供广泛的语言覆盖范围, 强大的编译技术, 基于平台的建模以及特定域的系统级集成方面取得了重大进展. 结果, 它们可以快速提供很好的结果, 在很多情况下, 这些结果与手动 RTL 设计相比差不多甚至更好. \n虽然 HLS 技术取得了一定的成功, 但是仍然存在许多值得优化的地方. 在处理大量数据或高数据速率的应用中, 片外存储器的综合支持非常重要, 但是现有的大多数 HLS 工具对这方面的支持不够好. 另外, 片上和板级设计验证与调试已成为基于 FPGA 的系统开发最耗时的方面之一, 尤其是在电路规模不断增加且设计复杂性不断提高的情况下. 尽管 HLS 保证了大多数验证都可以通过执行原始的非定时C语言模型来执行, 但是板上出现的与时序和数据相关的错误通常很难调试. 当前, 检测此类错误的常见做法是执行 RTL 级时序精确仿真或使用主要供应商提供的系统内调试工具(如 Intel FPGA 的 SignalTap 和 Xilinx 的 ChipScope). 这些工具可用于插入逻辑分析仪内核, 并提供触发和探测 FPGA 电路内部信号的功能. 在板级验证与调试方面, HLS 技术还有很大的发展空间. \n Why not C?我们为什么不能用 C 语言来设计 SoC? 如果要使用的话应该怎样使用?\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-29 13:36:06  "},"lab0/board_intro.html":{"url":"lab0/board_intro.html","title":"平台介绍","keywords":"","body":"平台介绍\n本次实验使用的 FPGA 芯片型号为 Xilinx ARTIX-7 35t, 使用的开发板如下图.\n\n本次实验使用的FPGA开发板\n\n一般来说, 开发板包含基本输入操作类模块、输出显示类模块、蜂鸣器发声模块、时钟模块、I/O 扩展类模块、存储类模块及电源模块. 其中, 基本输入操作类模块主要有拨码开关和矩阵键盘, 用于向系统输入中断信号或操作信号. 输出显示类模块主要用于将实验结果通过 LED 灯或七段数码管表现出来. I/O 扩展类模块主要用于扩展外设, 接收外设输入的信号或向外设输出信号. 本节将对 FPGA 板上的各部分做一个简单的介绍.\nFPGA芯片\nXilinx 7 系列 FPGA 包括 4 种 FPGA 种类, 分别是 Spartan、Artix、Kintex、Virtex. 其中 Spartan-7 是 7 系列中最低端的种类, Artix-7 针对功耗进行了优化, Kintex-7 性价比较高, 而 Virtex-7 拥有最强悍的性能. 虽然现在的综合工具非常强大, 但是在编写 HDL 代码时, 我们仍需要良好的代码风格, 在使用 Artix 系列 FPGA 时, 需要注意以下几点：\n1)CLB 中触发器有一个 set 信号和一个 reset 信号, 不能同时使用 set 和 reset 信号. \n2)触发器资源丰富, 可以考虑使用流水线(pipeline)提高性能. \n3)控制输入在 slice 或 CLB 之间共享. 设计所需的控制信号输入的数量应该最小化. 控制信号输入包括时钟, 时钟使能, 设置/复位和写使能. \n4)6输入 LUT 可以用作 32 位移位寄存器, 以满足复杂系统需求, 也可用作 64 x 1 存储器, 以满足小型存储需求. \n5)专用进位逻辑可有效实现算术功能. \n在 Xilinx ARTIX 7 系列 FPGA 中的 Block RAM 可存储多达 36 Kbit 的数据, 并可配置为两个独立的 18 K RAM或一个 36 Kb RAM. 每个 36 Kb Block RAM 可以配置为 64K x 1(与相邻的 36K Block RAM 级联时), 32K x 1、16K x 2、8K x 4、4K x 9、2K x 18、1K x 36 或在简单双端口模式下的 512 x 72. 在简单的双端口模式下, 每个 18 Kb Block RAM 可以配置为 16K x 1、8K x2、4K x 4、2K x 9、1K x 18 或 512 x 36. 在使用 HDL 语言描述时如果想要利用 FPGA 内部的 Block RAM 进行实现, 需要在 HDL 代码中加入一些声明, 这在之后章节会进行详细的介绍. \n在使用 FPGA 时, 一定要注意资源的合理利用以及避免出现时序问题. 在复杂系统中, 时序违例是一个很严重的问题, 通常是由于时钟周期小于关键路径(critical path)导致. 但现在的 EDA 工具的时序分析功能已经非常强大, 所以我们在学习时一定要多看工具输出的报告, 养成良好的习惯. \n本节的剩余部分将对 FPGA 开发板的其他模块做一个简单的介绍.\nLED 灯\n本次实验使用的开发板提供 17 个直接由 FPGA 引脚驱动的 LED 灯 LED0 - LED16, 当 FPGA 输出高电平时, LED 灯点亮.\n数码管\n开发板上配有6个七段数码管 DIG1-DIG6(当正放 FPGA 开发板时, 从左至右为 1-6), 每个数码管都由一个专用片选信号(DIG1- DIG6)控制. 七段数码管的每个引脚(共阴模式)均连接到 FPGA 芯片上, 当 FPGA 输出高电压时, 对应的字码段点亮, 反之则熄灭. 七段数码管的片选信号也直接与 FPGA 引脚相连, 当 FPGA 输出低电压时, 对应的数码管选中, 反之则不选中.\n拨码开关\n开发板上有 12 个拨动开关 SW11-SW0, 当拨动开关处在 DOWN 位置(靠近开发板边缘)时向 FPGA 相应引脚输入低电平, 当拨动开关在 UP 位置时向 FPGA 相应引脚输入高电平. \n调试模块\n在搭建基于 Cortex-M0 的 SoC 时, 调试系统是必不可少的. 为了方便使用, FPGA 开发板在设计之初便将调试电路封装在板上, 预留出来一个 JTAG 口用于和 PC 机通信, 这样做不仅简化了对调试器内部原理的理解需求, 而且方便了连线. 调试器部分的端口需要约束的有一个时钟信号和一个双向的数据信号.\n矩阵键盘\nFPGA 板带有一个 4 x 4 的矩阵键盘, 可以用于一些外界的控制交互. 左侧的 KEY1 - KEY8 信号分别代表横竖的4个端口, 分别与 FPGA 上的 4 个输出端口连接. 矩阵键盘的工作原理可以举个例子说明, 如果将 KEY1 设置为低电平, KEY2 - KEY4 设置为高电平, 则按下 KEY15 按键后, KEY5 端口输出低电平, 松开 KEY15 按键后, KEY5 端口输出高电平. 唯一需要注意的是, 按下按键时信号存在抖动, 所以需要设计按键消抖模块以免按键抖动带来未预期的系统错误.\n数模转换器(DAC)芯片\n为了与外界更好地进行通信, 通常需要 DAC 芯片进行数字信号到模拟信号的转换. 本书使用的 FPGA 开发板带有 TLC7528C 型号的 DAC 芯片. DAC全称 Digital-to-Analog Converters, 属于一种数据转换器, 在满足一定时序的条件下, 将数字信号转换为模拟信号输出. TLC7528C 是双口, 8 位的 DAC 芯片, 有单独的片上数据锁存器. 数据通过一个公共的 8 位输入端口传输到两个 DAC 数据锁存器中的任何一个. 这些设备的加载时序与随机存取存储器的写入 时序相似, 从而可以轻松地与大多数流行的微处理器总线和输出端口连接.\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-26 15:12:28  "},"lab0/intro_tools.html":{"url":"lab0/intro_tools.html","title":"软硬件关系","keywords":"","body":"软硬件关系\n本节和接下来的三节将要介绍本次实验过程中用到的三个软件: Modelsim, Vivado, Keil. 下图是它们的依赖关系.\n\n软硬件关系\n\n从上图中可以看出, Vivado 负责将硬件描述语言(Verilog/VHDL)所描述的SoC编译、综合、实现, 将 FPGA 内部本身无序的各种逻辑资源(如查找表、触发器、RAM 等)配置成为有序的电路, 实现 SoC 功能. 而 Keil 负责将编写的软件编程语言(C / Assembler)编译成为机器码十六进制文件. 将机器码作为 RAM 的初始化内容, 即可进行仿真, 在 Modelsim 软件中观察 SoC 工作时各个信号的波形. 若将机器码通过工具下载到由 FPGA 实现的 SoC 中, 那么就可以让 SoC 执行编写的程序, 通过开发板观察执行结果. \n软硬件协同设计的层次结构如下图.\n\n软硬件开发层次\n\n从下往上看(从硬件到软件), FPGA 被配置成为 SoC, SoC 的工作依赖于一条条的指令, 而指令则是由对应的汇编代码生成, 汇编代码通常又是由编译器编译高层次编程语言得到, 所以软件编程部分主要考虑的问题便是如何编写程序才可以编译出能高效地控制硬件的指令. \n从上往下看(从软件到硬件), 如果想要运行编写好的软件, 首先需要利用编译器将代码编译为汇编代码, 然后将汇编代码与指令集对应生成机器码, 接着将机器码存入 SoC 的存储器中, 这时候 SoC 就能开始执行一条条的指令, 而最底层的 SoC 则需要利用 FPGA 实现. \n在后续介绍的 SoC 搭建过程中, 相信大家会对软硬件协同设计的思想有更深的理解, 对软硬件协同开发的流程更加熟悉\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-26 15:12:47  "},"lab0/keil.html":{"url":"lab0/keil.html","title":"Keil","keywords":"","body":"Keil\nKeil MDK 是用于一系列基于 Arm Cortex-M 的微控制器设备的一个完整的软件开发环境. Keil 软件的主要作用是将 C 语言/汇编语言写的程序编译成机器码, 在进入调试模式时, 通过调试器下载机器码到 RAM 中, CPU 启动后, 开始一条条地取指并执行. \n\nkeil 界面\n\nKeil 的界面如上图所示, 与 Xilinx Vivado 软件类似, 主界面也是由工具栏、工程目录、代码编辑、调试信息组成. Keil 窗口中包含菜单栏、快捷键、寄存器界面、内存界面等. 菜单栏中依次为 File、Edit、View、Project、Debug、Peripherals、Tools、SVCS、Window 和 Help. 通过点击菜单栏中的选项可以实现代码调试所需的全部功能. 在快捷键一栏则对应有新建文件、打开文件、复制和粘贴、调试功能、编译代码等一系列常用菜单的快捷键按钮, 方便开发人员使用. 在工程目录一栏可以看到当前工程名及工程中包含的源文件、头文件等各种程序文件. 双击文件名可以在右侧打开窗口查看并编辑该文件的内容. \n\nkeil 调试界面\n\n调试界面可以看到的信息更多, 如上图. 从主窗口中可以查看当前正在调试的源代码, 寄存器界面可以查看执行当前指令时 ARM 处理器中各个寄存器的值, 而右下角的存储器界面则可以查看当前存储器中不同地址的存储单元的值. 通过观察寄存器和存储单元中的值, 软件开发人员能够判断当前代码的执行过程是否正确, 从而通过修改代码完成对软件的调试与纠错. \n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-26 15:15:18  "},"lab0/vivado.html":{"url":"lab0/vivado.html","title":"Vivado","keywords":"","body":"Vivado\nVivado 是由 Xilinx 公司开发的用于 HDL 综合分析的软件, 前身是 Xilinx ISE. Vivado 包括用于综合和验证基于 C 的算法 IP 的系统级设计工具, 基于标准的算法和RTL 级 IP 核打包以供重用, 基于标准的 IP 和所有类型的系统构件的系统集成, 以及模块和系统的验证. \nVivado 软件可以在官网上下载, 推荐使用 2018.2 或 2018.3 版本, 安装时需要选择 System Edition 进行安装. \n\nvivado 软件界面\n\nVivado 的软件界面如上图. 最上方为工具栏, 依次为 File、Edit、Flow、Tools、Reports、Window、Layout、View、Help, 在工具栏下方的快捷键一栏则对应有新建文件、打开文件、复制和粘贴、调试功能、编译代码等一系列常用菜单的快捷键按钮, 方便开发人员使用. 左侧为设计流程的各个步骤, 中间是文件管理和代码编辑的区域, 在文件管理一栏可以看到当前工程名及工程中包含的源文件、头文件等各种程序文件. 双击文件名可以在右侧打开窗口查看并编辑该文件的内容, 下方为调试信息和 EDA 工具输出的一些报告, 使用时需注意阅读.\n 不会吧? 你还在用 ISE?很多同学之前可能使用 ISE 进行设计工作, 但是本实验中最好换为 Vivado, 因为你很可能在 ISE 中找不到本实验要使用的开发板型号. \n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-29 13:36:06  "},"lab0/modelsim.html":{"url":"lab0/modelsim.html","title":"Modelsim","keywords":"","body":"Modelsim\nModelsim 既可以独立使用, 也可以和 Intel Quartus Prime, Xilinx ISE, Xilinx Vivado 软件协同使用. 在 Modelsim 官网上可以下载到免费版, 也可以在安装 Intel Quartus Prime, Xilinx ISE, Xilinx Vivado 软件时一并安装. \nModelsim 的软件界面如下图所示, 主要由工具栏、模块列表和波形图等几部分组成.\n\nmodelsim界面\n\n\n菜单栏中依次为 File、Edit、View、Compile、Simulate、Add、Structure、Tools、Layout、Bookmarks、Window 和 Help. 通过点击菜单栏中的选项可以完成从工程建立到源代码编译这一流程所需的全部功能. 在工具栏中的快捷键一栏对应有新建工程、新建文件、打开文件、复制和粘贴、启动仿真工具等一系列常用菜单的快捷键按钮, 方便开发人员使用. 在仿真开始以后, 也可以在快捷键一栏选择仿真时间、启动或停止仿真. \n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-26 15:15:40  "},"lab1/introduction.html":{"url":"lab1/introduction.html","title":"LAB1: \"施法\"让 CPU 动起来","keywords":"","body":"LAB1: \"施法\"让 CPU 动起来\n\n 关于本书的配套代码本书提供的代码工程名为 \"CortexM0_SoC\" , 从本实验开始, 按实验顺序设有 Task1-4.\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-16 14:47:54  "},"lab1/sec_1.html":{"url":"lab1/sec_1.html","title":"ARM 汇编回顾","keywords":"","body":"ARM 汇编回顾\n\n 这是一条为强者节省时间的提示如果你觉得自己已经掌握了 ARM 汇编, 请跳过本小节.\n\n 我需要首先掌握哪些知识呢?如果你想顺利地完成 LAB1 实验, 那么你至少需要:\n了解 Cortex-M0 编程模型 (实验指导书 3.2.3)\n了解 Cortex-M0 存储系统 (实验指导书 3.2.4)\n掌握 ARM 基础指令, 如 MOV, ADD, SUB, LDR, STR, CMP 和一些转移指令等 (实验指导书 3.6)\n掌握 ARM 基础伪指令, 如 AREA, DCD, SPACE, EQU, LDR 等 (实验指导书 4.2)如果你对自己不够自信, 没有关系, 继续往下做吧, 你可以先去试着阅读实验中用到的程序, 遇到不懂的地方再去查阅相关资料.\n\n\n 尝试理解伪指令的意义可能有的小伙伴会有这样的问题: 既然 CPU 仅依靠机器码运行, 那我们要一种不能够被转换为机器码的 \"伪指令\" 有什么意义呢?伪指令其实有很多作用方式, 这里简要跟大家分享几种.\n假想我们手上只有指令, 如果我们期望实现对一个变量的反复读取, 处理 和 存储, 那么我们只能这样做: 先商定一个地址作为这个变量的存储地址, 之后的读写操作都在这个地址上进行, 这种方式看起来没什么问题, 但是当变量的个数很多时, 这种 \"手动分配地址\" 的方式貌似显得有些笨拙. 当多个文件中这样 \"手动定义\" 的变量之间存在相互引用关系时, 我们就变成了一个 \"人工链接器\", 这显然是不合理的, 我们还是需要将这一切交给真正的链接器去执行, 因此我们定义的变量必须要 \"符号化\", 于是我们希望通过一种方式使这些 \"符号化\" 的变量被自动分配地址, 而我们只需要关注这些变量的内容即可, 这种方式便是数据定义伪指令, 如 DCD, SPACE 等.\n有时我们希望代码尽可能简洁, 比如, 当我们想把其他文件中的某些代码拿到当前文件中使用时, 我们希望通过一条语句把它引用过来而不是笨拙地复制粘贴; 当我们写的一大段代码存在很强的规律性时, 我们希望用一种类似于 for 循环的语句去 \"生成\" 它们而不是把时间浪费在敲代码上; 当我们的程序在某几种应用情境下的版本只存在几条语句上的差别时, 我们希望首先通过一个情景指示符去选择使用哪几条语句, 选择好了再进行汇编.... 于是便有了汇编控制伪指令和符号定义伪指令, 这两种伪指令和 c 语言中以 \"#\" 开头的 \"编译预处理指令\" 作用很相似, 其本质是对指令代码的 \"替换\" 和 \"生成\".\n还有一种伪指令专门用于 \"声明\", \"声明\" 的对象不是开发者, 而是汇编器或链接器, 比如 CODE16, ALIGN 是对汇编器的声明, 告诉汇编器应该把指令翻译成多少位的机器码, 是否需要填字以保持对齐; IMPORT, EXPORT 是对链接器的声明, 告诉链接器这个符号是否是从别的文件引用过来的, IMPORT 类似于 c 语言中的 extern.  \n总之, 伪指令是为了方便开发者而诞生的, 我们应该对其心怀感激地去使用, 而不是把它们当成编程的负担.\n\n 迷惑众人的 LDR 伪指令有的小伙伴又有问题了: 我好像已经理解了伪指令的含义, 但是我却搞不懂 LDR 伪指令是什么东西.我们在程序编写中经常遇到这样两种问题: \n使用 MOV 指令向寄存器加载立即数时, 一旦这个立即数超过了指定范围 (0-255), 就要手动定义一个数据, 然后把这个数据加载到寄存器中, 这种解决办法未免过于繁琐. \n当使用 LDR 指令去读取一个变量时, 我们希望先把变量的地址读到某个寄存器中, 然后用这个寄存器去寻址内存, 然而怎样将一个 32 位的地址加载到一个寄存器中呢? 这时的情况又还原回了问题 1.\n很庆幸我们有这样一条伪指令, 它也叫 LDR, 只是与 LDR 指令功能不同: 它可以用于加载任意 32 位立即数, 其操作数可以是 32 位立即数或变量标号.  \n当操作数是立即数时, LDR 伪指令能够实现向寄存器直接加载 32 位立即数的功能, 如果这个立即数没有超出范围, 汇编器就将这条伪指令转换成一条 MOV 指令, 如果立即数超出了范围, 汇编器会自动地帮我们定义和加载数据, 这就解决了问题 1. \n问题 1 解决后, 问题 2 其实也就迎刃而解了: 由于变量标号代表的是变量的 32 位地址, 我们可以使用 LDR 伪指令把变量地址加载到寄存器中, 然后以这个寄存器作为索引去加载对应地址处的内存数据.  \n另外, 当使用 LDR 伪指令时, 操作数前需要加上 \"=\" 以区分于 LDR 指令.下面给出了一个具体例子来展示汇编器对 LDR 伪指令做了哪些事: ;源代码\n         LDR    R0,    =data1 ;通过 LDR 伪指令加载 data1 地址\n         LDR    R1,    [R0] ;通过 LDR 指令加载 data1\ndata1    DCD    0x11223344\n\n;汇编得到的机器码\n;地址 |  机器码  |   反汇编和注释\n0x48: 0x4807     ;LDR R0, [PC,#0x40] 加载 0x68 地址处的数据 (data1 的地址) 到 R0\n0x4A: 0x6807     ;LDR R1, [R0,#0] 加载 data1 到 R1\n  ...\n0x4C: 0x11223344 ;data1, 用户分配的变量\n  ...\n0x68: 0x0000004C ;data1 的地址, 汇编器自动分配的变量\n\n\n\n\n 伪指令的不同 \"风格\"伪指令是 \"不确定的\", 不同的汇编器支持的伪指令一般是不同的, 常见的伪指令有 ADS 和 GNU 两种风格, 这两种风格的差别特别大. 如果你以后去从事 GNU 上的 ARM 开发, 千万切记不要对今天学到的东西 \"生搬硬套\" 哦!\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-26 15:31:05  "},"lab1/sec_2.html":{"url":"lab1/sec_2.html","title":"搭建 Keil 环境","keywords":"","body":"搭建 Keil 环境\nKeil 是一款用于 ARM 架构处理器开发的 SDK 软件, 支持灵活丰富的配置和调试等功能. 在本课程中, 我们主要使用 Keil 完成对软件工程的基础编译, 仿真和调试.\n\n创建 Keil 工程\n\n\n打开 Keil 软件, 点击左上角 Project 菜单, 选择 new uVision project.\nKeil 主界面  \n选择在工程目录下 \"/CortexM0_SoC/Task0/keil/\" 文件夹下新建一个名为 code 的工程 (你也可以给工程取你喜欢的名字, 但是为了方便比对, 建议按照本书的要求创建和命名), 之后会弹出一个让你选择器件型号的窗口, 因为本课程的实验都是基于 Cortex-M0 这款处理器进行的, 所以这里选择 CMSDK_CM0.\n器件型号选择界面 \n\n 如何获取 Keil 的器件包?Keil 的器件包都可以从官方网站上直接下载.\n如果你的弹框处没有 CMSDK_CM0 这个器件选项, 可以点击这里进入官网下载, 下载后的文件直接打开即可选择对应目录安装.\n\n添加文件\n\n\n为新建的工程添加源代码文件, 右键 Source Group 1, 选择 \"Add Existing Files to Group 'Source Group 1'\", 将 \"/CortexM0_SoC/Task0/keil/\" 文件夹下的汇编文件 \"startup_CMSDK_CM0.s\" 添加进来.\n添加源文件 \n\n Target 是什么? Source Group 又是什么?\n一个 Keil 工程可以包含多个 Target, 多个 Target 共享相同的源文件, 可以单独进行某些文件的屏蔽等操作. 设置多个 Target 有利于同一个工程中的代码版本分离. 同一时刻只能有一个 Target 处于激活状态, 这个 Target 就代表了当前的整个工程.\n将源文件分到多个 Source Group 中, 方便开发者根据需要对文件进行分组管理.\nTarget 和 Source Group 都可由开发者任意创建和命名.\n\n\n配置存储器参数\n\n\n右键 Target 1, 选择 \"Options for Target 'Target 1'\", 进入选项设置界面, 也可以通过点击 Keil 界面最后一行工具栏中的 \"魔术棒\" 工具进入该界面. \n首先配置 Target 栏. 设置一块起始地址为 0x00000000, 大小为 0x10000 字节的片上 ROM 地址空间, 并设置一块片上起始地址为 0x20000000, 大小为 0x10000 字节的 RAM 地址空间.\nTarget 设置 \n\n\n 为什么要设置 ROM 和 RAM?这一步设置是为了匹配你的 SoC 硬件, 我们已经学过了 Cortex-M0 的存储映射方式, 知道 ARM 的存储器地址空间分为只读和可读可写两部分, 比如, 在 ARM 的经典产品 STM 系列 MCU 中, 前者以片上 NAND FLASH 的形式存在, 后者以片上 SRAM 的形式存在. 在我们将要实现的 SoC 中, 对这两部分的实现方式其实不用过于区分, 但是其功能本质确是需要严格划分的: \n前者用来存放代码和常量, 对应于 Target 设置中的 片上 ROM, 在 Cortex-M0 存储体系中被映射至 0x00000000 - 0x1FFFFFFF. \n后者用来存放程序变量, 对应于 Target 设置中的 片上 RAM, 在 Cortex-M0 存储体系中被映射至 0x20000000 - 0x3FFFFFFFF.  \n这里的 Size 其实可以任意分配, 只要满足程序运行的需要.\n这样设置以后, 当你在程序中定义一个只读数据块时, 其存储地址就会从 0x00000000 向上生长.\n\n修改 Output 路径\n\n\n每个 Keil 工程都自动包含一个名为 Objects 的文件夹, 默认用来存放输出文件, 包括每个源文件编译或汇编得到的可重定位目标文件和最终链接生成的可执行文件等. 这里为了方便后续的一些操作, 我们将输出文件目录修改为工程根目录.同样在 Options 界面中, 切换到 Output 栏的设置, 点击 \"Select Folder for Objects\", 将其修改为工程根目录.\nOutput 设置 \n\n将输出目录修改为工程根目录 \n\n\n可执行文件处理\n\n\n一个 Target 经过编译链接最终会生成一个唯一的可执行文件, 在 Keil 的 ADS 编译器下, 这个可执行文件的格式为 .axf, 这个文件中就蕴含着所谓的程序的机器码信息.由于我们之后需要实现软硬件的联合仿真, 也就是必须要把这些机器码导入到硬件工程中的内存里, 在之后的实验中我们将会知道, 硬件工程中的内存其实是一个 Verilog 编写的 RAM, 当使用 Modelsim 对硬件工程进行仿真时, 将机器码作为初始化文件对该 RAM 进行初始化, 就相当于我们在仿真层面上把编写的汇编程序 \"下载\" 进了硬件内存里. 由于 Modelsim 要求使用 hex 文件进行 RAM 的初始化, 所以这里我们需要把 .axf 文件的机器码信息输出到一个 .hex 文件中.另外, 为了方便阅读分析 .axf 文件的内容, 我们再将其内容转换输出到一个新的 .txt 文件中.\n通过在 Options 界面的 User 栏中添加两条 Keil 命令来完成上述操作. 注意, 这里命令中引用的 .axf 文件是在工程根目录下的, 是因为我们上一步将输出目录修改到了根目录.\n在 User 栏添加命令 \n\n\n 关于这一步如果你还想了解更多\n.axf 文件格式非常复杂, 类似于 Linux 中的 ELF 文件格式, 包含了代码, 数据, 符号表和调试信息等等, 这里我们只对代码和数据部分感兴趣, 采用 keil 的命令 \"fromelf\" 可以实现对 .axf 文件的转换, 第一条命令中的参数 --vhx 指明将其转换到只包含代码(机器码)和数据(变量存储)的 hex 文件中.\nOptions 界面的 User 栏根据执行时间将预设置命令分为三类: 编译前, 生成 可执行文件 前和生成 可执行文件 后, 由于我们要对 可执行文件 进行处理, 所以只能将命令设置在生成 可执行文件 后执行.\n\n\n链接设置\n\n\n在 Options 界面中的 Linker 栏中勾选 \"Use Memory Layout from Target Dialog\" 以及 \"Don’t Search Standard Librarie\" 两个选项.\nLinker 设置 \n\n\n 这一步是为什么呢?????????????????\n\n仿真/调试设置\n\n\n打开 Options 界面中的 Debug 栏, 其中分为两大块设置: 仿真和调试, 调试工作需要在物理硬件和调试器的配合下进行, 考虑到我们接下来将要编写的程序没有涉及对专用外设的操作, 只涉及一些基础的内存访问和计算, 所以这里勾选 \"Use Simulator\", 指明通过软件仿真进行程序的测试.\n设置运行在软件仿真模式 \n\n\n其他设置\n\n\n在 Options 界面的 Utilities 栏中取消勾选 \"Update Target before Debugging\".\nUtilities 设置 \n\n\n 这一步是为什么呢?????????????????\n至此, 一个新的 Keil 环境就搭建好啦.\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-26 15:31:05  "},"lab1/sec_3.html":{"url":"lab1/sec_3.html","title":"运行吧, 第一个汇编程序","keywords":"","body":"运行吧, 第一个汇编程序\n在上一小节中, 我们已经搭建好了一个基础的 Keil 开发环境, 在本小节中, 我们将在源文件中编写程序并进行仿真测试.\n在 Keil 工程中打开源文件 \"startup_CMSDK_CM0.s\", 可以发现我们已经编辑好了 Cortex-M0 的初始化汇编, 对于这些代码大家可以先不用去关心, 在之后的章节中我们会对这些初始化代码进行展开讨论. 你需要做的只是在源代码的这个位置:\n;Inset a loop algorithm there;\n\n;****************************;\n\n插入以下代码:\n;Inset a loop algorithm there;\n                AREA    template, CODE, READONLY\nstart           PROC\n                MOVS    R1,     #4\nClear           MOVS    R0,     #0\nAdder           ADDS    R0,     R0,     #1\n                CMP     R0,     R1\n                BEQ     Clear\n                BNE     Adder\n                ENDP\n;****************************;\n\n这段代码实现的功能很简单: 使 R0 在 0 到 4 间循环计数. \n\n 不要指望我在这里讲解基本语法在实验过程中, 我们认为你已经掌握了 ARM 的基本语法, 包括指令语法和伪指令语法, 虽然有些易错点我还是会强调指出, 但你们更应该养成独立查阅资料的习惯.\n保存编写的文件, 然后点击 Keil 工具栏中的编译按钮, 对工程进行编译.\n编译工程 \n\n\n 有三个编译按钮, 我应该选哪一个?\n\n: 只编译当前文件, 这种编译单独文件的行为一般被称为 translate, translate 会生成当前文件的 .o 目标文件.\n\n: 整个工程的增量编译, 只对修改过了的文件进行编译, 生成 .o 目标文件, 然后链接生成 .axf 可执行文件, 是大多数情况下推荐的选择.\n\n: 对整个工程的全部文件进行编译, 效果与增量编译相同.\n\n编译成功后, 点击工具栏中的按钮进入程序调试模式, 由于在上一节中我们设置调试模式为软件仿真, 所以接下来的程序运行现象都是软件仿真得到的.\n调试界面 \n\n上图展示了调试界面的三个重要窗口:\n\n1: 寄存器窗口. 展示了随着程序运行的每一步, CPU中 (当然这个CPU是软件模拟出来的) 每个寄存器的值的变化.\n2: 反汇编窗口. 展示反汇编得到的汇编代码, 并指示当前程序运行到的位置.\n3: 源代码窗口. 展示程序的源代码 (汇编, c等), 并指示当前程序运行到的位置.\n\n\n 怎样理解 \"反汇编\"?\n程序是基于最终的机器码运行的, 在很久以前, 我们还没有这么如今这么先进的调试工具, 只能通过观察机器码的运行情况对程序进行调试, 但是机器码看着实在太难受了. 于是有了反汇编器, 它通过机器码反向生成其对应的汇编代码, 从而为我们调试程序提供了方便. \n直到如今, 反汇编还在发挥着巨大的作用, 因为它的价值不仅体现在程序的调试, 比如当我们期望解读一个 .o 目标文件中的机器码时, 可以调用反汇编器将其转换成方便阅读的汇编代码.\n反汇编器是个 \"死心眼\", 它会把所有二进制数据都进行反汇编, 不管这些数据是否是机器码, 所以我们会看到反汇编窗口中所有未使用的0数据都被反汇编成了 MOV R0, R0 指令.\n\n\n 如果你想搞明白程序从哪里开始运行刚进入调试界面时, 通过源代码窗口可以看到程序停留在 Reset_Handler 中, 并且每次按下复位按钮时, 程序都会被复位到这个地方, 这是因为刚开始 CPU 会接收到一个复位中断, ROM 中内嵌的中断向量表会告知 CPU 复位中断服务程序 (代码中的Reset_Handler) 的入口, 本实验中中断服务程序中只有一条指令, 其作用是使程序跳转到 start 地址执行, 而 start 地址正是我们添加的循环计数程序的入口.复位中断服务程序\n这时按下或者 F11 键启动单步调试, 随着程序的单步运行, 可以看到寄存器窗口中 R15(PC) 的值在不断变化, R0 的值在 0-4 之间循环计数. 这些现象表明, 你的第一个汇编程序已经成功运行起来啦!\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-26 15:31:05  "},"lab1/sec_4.html":{"url":"lab1/sec_4.html","title":"*汇编进阶-顺序, 分支与循环","keywords":"","body":"*汇编进阶-顺序, 分支与循环\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-26 15:31:05  "},"lab1/sec_5.html":{"url":"lab1/sec_5.html","title":"栈-函数调用的指挥官","keywords":"","body":"栈-函数调用的指挥官\n程序运行栈是内存中一块很重要的区域, 在我们之前写汇编程序的时候, 并没有使用到这块区域, 但当我们写c程序时, 栈就开始发挥作用了.\n\n 这是一条为强者节省时间的提示如果你觉得自己已经掌握了栈的工作原理与ATPCS, 请跳过本小节.\n\n 我需要首先掌握哪些知识呢?如果你不确定自己的理论储备是否合格, 那么请试着回答下面几个问题来检验自己:\n对一个包含多个c函数的c文件进行编译时, 编译出来的结果是每个函数各成一段还是根据函数的嵌套关系将所有程序 \"合并\" 到一起?\n在 Cortex-M0 体系结构中, 栈被映射在哪个存储区? 地址是如何增长的?\n栈指针是什么? 它被存放在哪个寄存器中? 能否通过指令直接修改这个寄存器的值? \n栈帧是一个什么样的概念?\n为什么需要 ATPCS ? ATPCS 主要规定了哪几个方面?\n如果你对这些问题感觉到有些吃力, 不要着急, 可以先稍回顾一下教科书, 然后看一看下面的内容...\n\n 编译器是怎样处理函数调用的?我们知道, 编译器对一个工程中的多个c文件是独立编译的, 每个文件编译得到的目标文件最终由链接器链接生成可执行文件. 其实, 编译器对一个c文件中的多个c函数也是独立编译处理的, 每个c函数经过编译会得到一个程序段, 每个程序段拥有一个基地址, 作为该程序的入口地址, 所有的程序段共同构成了目标文件中完整的代码段(.text). 当在一个函数中调用其他函数时, 调用语句会被编译成一个跳转指令, 跳转到被调用函数的入口地址.这意味着, 编译器保留了多个c函数之间的调用关系, 所以当你是一个 \"嵌套狂魔\" 时, CPU 需要在函数间 \"反复横跳\", 这会在一定程度上引入性能开销. \n\n 怎样理解栈帧?程序运行栈运用了 \"栈\" 的 \"先入后出\" 的调度思想, 用于管理c函数调用. 函数的调用有个重要的特点: 当多个函数嵌套运行时, 每个函数只和调用它的函数(直接上层)和它调用的函数(直接下层)之间有直接的信息传递, 这是一种分层的设计思想, 而栈就是一种实现分层设计的有效手段. 每嵌套一个函数, 就为它开辟一个栈帧用于存放这个函数的运行数据, 每个栈帧维护一个函数\"层\", 栈帧在栈中向上\"堆积\". 注意, 这里的 \"先入后出\" 是不严格的, 它并不意味着我不能去访问那些被 \"压在下面\" 的栈单元, 汇编指令允许我可以通过在 SP 上增减任意值作为地址来 LDR 或 STR 任意一个相对寻址的栈单元. \n\n 我们为什么要学栈?你是否有这样的问题: 既然当我写汇编程序时用不到栈, 而当我我写c程序时编译器已经帮我把一切都做好了, 我完全不需要关心我的程序是怎么在栈中运行的, 那我为什么还要学习栈呢?其实, 学习栈的工作原理能够帮助我们更好地理解c语言编程中的一些\"忌讳\", 让我们从本质上搞明白一些\"玄学\"问题, 还能指导我们对程序作出底层的优化. 比如:\n为什么在c语言中不允许返回局部变量的指针, 但允许返回静态局部变量的指针?\n为什么函数里不建议定义大型局部数组?\n怎样提升函数调用时参数传递的效率?\n\n\n 我们为什么需要 ATPCS?试想, 既然编译器是对每个c函数独立进行编译的, 那它是怎么知道函数传入的参数应该从哪里获取, 返回的数据应该存储在哪里, 以便其他函数使用呢? 另外, 如果这个函数被调用运行, 那么在当前函数中的寄存器操作必然会覆盖之前的寄存器值, 是否需要先将寄存器的原始值保存起来呢? 当这个函数运行结束时, 怎样正确返回到调用它的函数里继续运行呢? 怎样为函数内定义的局部变量分配存储空间呢? ...对于这些问题, 目前几乎所有的计算机体系都采用了类似的解决方式:\n规定优先使用寄存器传参和保存局部变量, 寄存器不够用时就用栈.\n规定使用入栈的方式来保存寄存器值和返回地址, 这一步叫做\"保护现场\".\n另外, 为了实现函数调用, 我们还必须规定死使用哪几个寄存器传参, 使用哪几个寄存器保存局部变量, 还有寄存器的传参顺序, 局部变量在寄存器中的定义顺序, 以及入栈出栈和寄存器间的对接顺序 .... 然而, 由于不同指令集架构中寄存器的数量和功能不同, 所以不同指令集架构中的规定也各不相同, 这些规定被称为指令集架构的函数调用标准, 如 x86 的 cdel, x86-64 的 fastcall 和我们学到的 ARM 的 ATPCS 等等.\n\n 你手上的编译器才是最好的老师文字的表达有时是无力的, 理论的灌输可能是抽象的. 如果你很有兴趣, 很想弄明白函数调用和栈的深层原理, 为何不去自己动手写个程序编译一下, 向你的编译器学习学习? 在动手的过程中不妨思考这样几个问题:\nSP 的值是怎么发生变化的? 为什么要发生变化?\nLP 是怎么一步步被加载, 保护和重加载的? 它是怎样指导嵌套的程序找到返回地址的?\n\"保护现场\" 这一步是调用者完成的还是被调用者完成的?\n栈帧是如何被 \"开辟\" 出来的?\n为什么程序只会去访问当前栈帧和相邻栈帧中的数据, 不会去访问更底层的栈帧中的数据?\n编译器做了哪些 \"无用功\"? 为什么会做这些 \"无用功\"?\n\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-12-06 21:56:03  "},"lab1/sec_6.html":{"url":"lab1/sec_6.html","title":"自己动手, 理解函数调用","keywords":"","body":"自己动手, 理解函数调用\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-26 15:31:05  "},"lab1/sec_7.html":{"url":"lab1/sec_7.html","title":"*c 与汇编的混合编程","keywords":"","body":"*c 与汇编的混合编程\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-26 15:31:05  "},"lab2/introduction.html":{"url":"lab2/introduction.html","title":"LAB2: \"点石成金\" - 实现你的首个 SoC","keywords":"","body":"LAB2: \"点石成金\" - 实现你的首个 SoC\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-12 16:23:56  "},"lab2/sec_1.html":{"url":"lab2/sec_1.html","title":"RTL设计","keywords":"","body":"RTL设计\n\n 什么叫 RTL?\n根据数字系统设计的流程, 可以将设计在不同阶段中的表现分为 行为级, RTL, 网表级 和 晶体管级, 行为级反映了设计代码反映的抽象行为, RTL (Register Transfer Level, 寄存器传输级) 是从组合逻辑和寄存器的层面对设计的表达, 网表级是综合得到的设计表达, 晶体管级是设计在实际电路上的表达. 这几个层级从抽象到具体, 层层而下.\n不过你也可以这样简单地理解: HDL 作为描述硬件的语言, 称不上是 \"程序\", 为了将其与 c, c++, java 这样的软件语言编写的 \"程序\" 区分开, 我们索性将 HDL 编写的代码文件称作 RTL 文件, 而编写这些代码文件的过程称为 \"RTL设计\".\n\n本实验只会教你基于现有的代码基础改进实现 SoC 的设计, 如果你想从完全的裸核开始设计, 可以参考总线扩展模块的设计 (在实验指导书第三章中有详细的介绍) , 实现完总线扩展模块后,向SoC中添加存储指令的 RAM (RAMCODE) , 之后再添加其他外设即可.\n下图展示了本节将实现的 SoC.\n\n为了实现上图所示的 SoC, 在已有的代码基础上, 总共需要修改两个部分的硬件设计:\n\n修改总线扩展模块中的译码模块, 使其能对 BRAM 对应的地址进行正确的译码.\n\n在顶层文件中将 RAMCODE 总线接口与总线扩展模块连接.\n\n\n\n 什么? 你想自己造轮子?本实验只会教你基于现有的代码基础改进实现 SoC 的设计, 如果你想从完全的裸核开始设计, 可以参考总线扩展模块的设计 (在实验指导书第三章中有详细的介绍) , 实现完总线扩展模块后,向SoC中添加存储指令的 RAM (RAMCODE) , 之后再添加其他外设即可.\n 本书提供的代码工程名为\"CortexM0_SoC\", 从本实验开始, 按顺序将实验标记为Task1-4.\n首先, 在 \"CortexM0_SoC/Task1/rtl/AHBlite_Decoder.v\" 文件中修改总线译码模块代码.\n\n在端口参数部分, 令RAMCODE使能有效.\n/*RAMCODE enable parameter*/\nparameter Port0_en = 0,\n/************************/\n\n改为：\n/*RAMCODE enable parameter*/\nparameter Port0_en = 1,\n/************************/\n\n\n根据第二章所述的 memory map, Cortex-M0 手册推荐 ROM 起始地址分配为 0x00000000, 所以 RAMCODE 的地址编码为0x00000000-0x0000ffff, 所以对于一次总线操作, 只要地址总线的高16位全为0 (总线操作的地址为0x0000xxxx, x在此处表示无论该位为0-f的任何值, 只要高16位全为0, 都不影响总线的译码结果), 则译码模块认为这是一次对指令存储器的操作, 进而生成指令存储器总线选择信号. 因此, 地址译码逻辑只需要对地址的高16位进行判断即可. 所以我们需要在译码模块插入 RAMCODE 有关的译码逻辑. \n//0x00000000-0x0000ffff\n/*Insert RAMCODE decoder code there*/\nassign P0_HSEL = 1’b0;\n/***********************************/\n\n改为:\n//0x00000000-0x0000ffff\n/*Insert RAMCODE decoder code there*/\nassign P0_HSEL = (HADDR[31:16] == 16'h0000) ? Port0_en : 1'b0; \n/***********************************/\n\n修改完总线译码模块后, 需要在顶层文件(CortexM0SoC.v) 中将RAMCODE总线接口与总线扩展模块连接, 将指令存储器连入SoC中。\n在“CortexM0_SoC/Task1/rtl/ CortexM0_SoC.v”中, 已经完成了处理器核、总线扩展模块、RAMCODE总线接口模块以及Block RAM模块的例化(调用模块, 将已有模块添加至设计中) , 但未在总线扩展模块接口部分连接RAMCODE总线接口。因此, 我们需要对代码进行一些简单的修改./lab1/code1.v\n/* Connect to Interconnect Port 0 */\n.HCLK            (clk),\n.HRESETn        (cpuresetn),\n.HSEL            (/*Port 0*/),\n.HADDR            (/*Port 0*/),\n.HPROT            (/*Port 0*/),\n.HSIZE            (/*Port 0*/),\n.HTRANS            (/*Port 0*/),\n.HWDATA            (/*Port 0*/),\n.HWRITE            (/*Port 0*/),\n.HRDATA            (/*Port 0*/),\n.HREADY            (/*Port 0*/),\n.HREADYOUT        (/*Port 0*/),\n.HRESP            (/*Port 0*/),\n.BRAM_WRADDR    (RAMCODE_WADDR),\n.BRAM_RDADDR    (RAMCODE_RADDR),\n.BRAM_RDATA        (RAMCODE_RDATA),\n.BRAM_WDATA        (RAMCODE_WDATA),\n.BRAM_WRITE        (RAMCODE_WRITE)\n/**********************************/\n\n改为:\n/* Connect to Interconnect Port 0 */\n.HCLK            (clk),\n.HRESETn        (cpuresetn),\n.HSEL            (HSEL_P0),\n.HADDR            (HADDR_P0),\n.HPROT            (HPROT_P0),\n.HSIZE            (HSIZE_P0),\n.HTRANS            (HTRANS_P0),\n.HWDATA            (HWDATA_P0),\n.HWRITE            (HWRITE_P0),\n.HRDATA            (HRDATA_P0),\n.HREADY            (HREADY_P0),\n.HREADYOUT        (HREADYOUT_P0),\n.HRESP            (HRESP_P0),\n.BRAM_WRADDR    (RAMCODE_WADDR),\n.BRAM_RDADDR    (RAMCODE_RADDR),\n.BRAM_RDATA        (RAMCODE_RDATA),\n.BRAM_WDATA        (RAMCODE_WDATA),\n.BRAM_WRITE        (RAMCODE_WRITE)\n/**********************************/\n\n\n\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-26 15:31:05  "},"lab3/introduction.html":{"url":"lab3/introduction.html","title":"LAB3: \"灯, 等灯, 等灯\"-流水灯的几种点法","keywords":"","body":"LAB3: \"灯, 等灯, 等灯\" - 流水灯的几种点法\n\n实验三SoC\n\n在实验二中, 我们搭建了一个最简单的 SoC 系统, 它仅包含了 Cortex-M0 处理器内核和一个用于存储指令代码的 RAM 存储器. 实验三需要实现的 SoC 如上图所示. 我们先介绍如何添加数据存储器, 再介绍如何给 SoC 添加外设, 最后通过对比流水灯的两种实现方式, 理解软硬件结合和控制字的概念.\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-21 13:53:41  "},"lab3/background.html":{"url":"lab3/background.html","title":"背景知识介绍","keywords":"","body":"背景知识介绍\n在 AMBA® 3 AHB-Lite Protocol 文档中详细介绍了总线的信号描述、传输类型与时序, 由于 Cortex-M0 处理器核的特性, 本实验将会在此文档的基础上精简设计, 简化相关模块的设计.\n部分信号说明\n\n\n\n名称\n来源\n描述\n\n\n\n\nHADDR[31:0]\nMaster\n传输地址\n\n\nHBURST[2:0]\nMaster\nBurst 类型\n\n\nHSIZE[2:0]\nMaster\n数据宽度00 : 8bit Byte01 : 16bit Halfword10 : 32bit Word\n\n\nHTRANS[1:0]\nMaster\n传输类型00 : IDLE , 无操作01 : BUSY10 : NONSEQ , 主要的传输方式11 : SEQ\n\n\nHWDATA[31:0]\nMaster\n核发出的写数据\n\n\nHWRITE\nMaster\n读写选择(1 : 写, 0 : 读)\n\n\nHRDATA[31:0]\nSlave\n外设返回的读数据\n\n\nHREADOUT\nSlave\n何时传输完成(通常为1)\n\n\nHRESP\nSlave\n传输是否成功(通常为0)\n\n\n\nCortex-M0 支持的总线传输\n虽然处理器核的代码不具可读性, 但也能从中找到一些蛛丝马迹, 有助于简化设计.\nassign HTRANS[0] = 1'b0;\nassign HBURST[2] = 1'b0;\nassign HBURST[1] = 1'b0;\nassign HBURST[0] = 1'b0;\n\n可以看到处理器核端的 HTRANS 最低为恒为 0 , 因此说明 M0 仅支持 NONSEQ 传输, 并且 HBURST 也恒为0 , 因此 M0不支持 BURST 传输. 在后面的外设总线接口设计中, 只需要满足 NONSEQ 类型传输即可, 为简化设计提供的条件.\nNONSEQ 传输时序\nNONSEQ 作为传输类型中最简单的一种, 只需要查阅参数文档中 Basic transfers 一节.\n基本读操作: 如下图.\n\n基本读操作\n\n当 Master 需要从外设读取数据时, 总共需要经历两个阶段: Address phase & Data phase, 因此一次读传输至少需要 2cycle . 在 Address phase 时, Master 会把读取地址输出在地址总线上, 直到 HREADY 为 '1' , 在上图中, 由于 HREADY 一直为 '1' , 那么 Master 在 Address phase 放出地址后直接进入 Data phase ; 在 Data phase 时, Master 会在 HREADY 为 '1' 时读取数据总线 HRDATA 上的数据, 至此传输完成.\n基本写操作: 如下图.\n\n基本写操作\n\n类似基本读操作, 写操作也会经历两个阶段: 在 Address phase 时, Master 会把写地址输出在地址总线上, 直到 HREADY 为 '1' , 在上图中, 由于 HREADY 一直为 '1' , 那么 Master 在 Address phase 放出地址后直接进入 Data phase ; 在 Data phase 时, Master 会将写数据放在数据总线 HWDATA 上，直到 HREADY 为 '1' , 传输完成.\n具有等待的读写操作: 如下图\n\n\n    \n    \n\n具有等待的读操作与写操作\n\n正如前面所说, HREADY 为当前正在进行传输的 Slave 返回的 HREADYOUT , Master 端会把 HREADY 既作为进入传输的判断条件(在HREADY为‘0’时不会开始下一个传输), 也会作为传输完成的条件(在HREADY为 ‘0‘ 时不会退出当前传输). 但是, 总线是流水线结构, 虽然对于一次传输至少需要两个 cycle , 但是对于两次传输, 例如把上图中的A与B看作两次传输, 图中的 Address phase 为写传输 A 的地址阶段, 图中的 Data phase 为 A 的数据阶段, 但也同时作为读传输 B 的地址阶段. B地址对应的外设在 Data phase 的第一个周期时, 由于 HREADY 为 0 , 并不能进入传输, 而在第二个周期时, 对于 B 而言与图中 A 的 Address phase 无异，最终实现如下图所示的流水线传输.\n\n总线流水\n\n对于 Slave 而言, HREADY 只需要作为进入传输的判断条件, 因为进入传输后, HREADY就会被切换到自己的输出HREADOUT 上, 因此当 Slave 根据 HREADY 等信号进入传输状态后, 自行控制传输结束的时间, 并依此控制HREADYOUT 输出. \n在后面 SoC 具体设计中, 所有的 Slave 接口都能在两个周期内完成读写(即判断出 Address phase 后能在下一个周期完成数据读写), 因此所有外设的 HREADYOUT 信号都被置为常量 ‘1’ , 这也是简化设计的一个体现.\nMemory Map 与总线扩展\n本实验所搭建的 SoC 的 memory map 如下图所示.\n\nmemory map\n\n处理器核通过地址编码访问外设, 所有的外设在处理器核看来都是 memory map 上的一块连续区域, 访问这块区域就是访问对应的外设. 例如上图中的 RAMCODE , 其地址编码为 0x00000000-0x0000ffff , 那么处理器核通过 AHB 总线发出的任何一次总线操作, 只要地址总线上的值在 0x00000000-0x0000ffff 之间, 都认为是处理器核在向 RAMCODE 提出总线操作.\n那么在 SoC 具有多个外设, 但是处理器核只有一个 Master 总线接口的情况下, 就需要用到总线扩展模块, 使处理器核能够访问多个外设, 在 AMBA® 3 AHB-Lite Protocol 文档中提供了 Single Master AHB Interconnect 结构, 如下图.\n\n总线扩展\n\n总线扩展模块主要由两部分组成: Decoder 与 Slave MUX .\nDecoder 的作用是对地址总线进行译码, 生成对应的外设的选择信号, 同样以 RAMCODE 外设为例, 由于其地址编码为0x00000000-0x0000ffff , 那么只要地址总线 HADDR 的高 16bit 为 0x0000 时, 地址总线的值必定处于 RAMCODE 的地址编码区域中, 则判定为处理器核对 RAMCODE 提起的一次总线操作, 因此 RAMCODE 对应的选择信号 HSEL 将会被置位有效; 若 HADDR 的高 16bit 不为 0x0000 时(例如0x4000), 地址总线的值不处于 RAMCODE 的地址编码区域, 则判定为不是对 RAMCODE 的总线操作, 因此对应的选择信号被置位无效. 如下图所示, 每一个外设在 Decoder 中都需要一个比较器用于产生相应的选择信号.\n\nDecoder 内部结构\n\n需要注意的是, 对于每个外设, Decoder 利用地址总线生成选择信号 HSEL 所需要的宽度是不同的. 例如 RAMCODE 的地址编码为 0x00000000-0x0000ffff , 其有效长度为 0x0000-0xffff , 那么 RAMCODE 对于的选择信号(HSEL_RAMCODE)需要对 HADDR 的高 16bit 进行译码; 而 WaterLight 的地址编码为 0x40000000-0x4000000f , 其有效长度为 0x0-0xf , 因此WaterLight 对应的选择信号(HSEL_WaterLight)需要对 HADDR 的高 28bit 进行译码.\nSlave MUX 的作用则是通过每个外设的选择信号, 对所有外设返回的读取数据(HRDATA) 、响应信号(HRESP)以及反馈信号(HREADYOUT)进行选择, 保证返回给 Master 端口的数据来自于当前总线操作的目标外设. 例如当前总线操作是读取RAMCODE 的数据, 那么所有外设的选择信号中只有 RAMCODE 对应的选择信号为 '1' , 其他所有选择信号为 '0' , 那么Slave MUX 则根据这些选择信号选中 RAMCODE 返回的数据, 保证处理器核能够正确读取.\n根据以上分析, 本实验已经编写好如下图所示的总线扩展模块.\n\n总线扩展模块结构图\n\n在接下来的讲解中, 每增加一个外设, 只需要将外设 Slave 接口与 Peripheral Side AHBlite Master 接口相连接, 再在 Dcoder 模块中添加对应的译码模块生成选择信号即可.\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-21 13:37:01  "},"lab3/data_storage.html":{"url":"lab3/data_storage.html","title":"数据存储器","keywords":"","body":"数据存储器\n\n本章实现的SoC\n\n在实验一中, 我们构建了有处理器内核和指令存储器的 SoC , 它能执行指令和利用内部的寄存器存储数据. 使用寄存器存储数据显然是不现实的, 因此, 在一个能够执行复杂程序的系统中, 必须拥有数据存储器.\n数据存储器对于 SoC 系统非常重要. 数据存储器不仅用来运算的数据, 还在程序跳转、异常处理的过程中发挥重要作用. 数据存储器特定的一段地址空间会被编译器分配为栈存储空间, 有之前介绍的知识可以知道, 在程序跳转和异常处理的过程中, 会通过堆栈和出栈的方式保存和恢复跳转前的执行状况.\n修改硬件代码添加数据存储器\n参考实验二添加 RAMCODE 步骤. 在顶层模块中已经添加好 RAMDATA 总线接口以及对应的 Block RAM , 需要完成将RAMDATA 总线接口接入总线扩展模块中预留的 P1 接口.\n第一步, 在 \"AHBlite_Decoder.v\" 中 RAMDATA (Port 1) 端口参数将其使能.\n/*RAMDATA enable parameter*/\nparameter Port1_en = 0,\n/************************/\n\n改为\n/*RAMDATA enable parameter*/\nparameter Port1_en = 1,\n/************************/\n\n第二步, 根据存储系统章节所述的 memory map 推荐地址分配, 我们在地址 0x20000000 分配了一个 512KB 的RAMDATA.所以 RAMDATA 的总线编码为 0x20000000-0x2000ffff , 因为对于一次总线操作, 只要地址总线的高 16 位为 0x2000 , 则Decoder 认为这是一次对数据存储器的操作, 进而生成数据存储器总线选择信号. 在译码部分插入 RAMDATA 的译码器代码.\n//0x20000000-0x2000ffff\n/*Insert RAMDATA decoder code there*/\nassign P1_HSEL = 1’b0;\n/***********************************/\n\n改为\n//0x20000000-0x2000ffff\n/*Insert RAMDATA decoder code there*/\nassign P1_HSEL = (HADDR[31:16] == 16'h2000) ? Port1_en : 1'b0;\n/***********************************/\n\n第三步, 我们借助于 readmemh 函数, 将keil编译生成的机器码, 初始化到程序RAM中. 即在 Block_RAM.v 文件中修改初始化函数中的文件路径, 使得编译器能够找到 code.hex 文件.\ninitial begin\n    $readmemh(\"G:/YOUR/PATH/code.hex\",mem);\nend\n\n至此, 我们就完成了 RAMDATA 部分的修改, 接下来, 我们就进行外设 GPIO 的介绍, 以及添加了 GPIO 外设的 SoC 系统的仿真.\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-21 13:37:01  "},"lab3/GPIO.html":{"url":"lab3/GPIO.html","title":"GPIO外设实现流水灯","keywords":"","body":"GPIO外设实现流水灯\nGPIO 介绍\n通用输入/输出接口(General-purpose input/output, GPIO), 是一种常用于处理器系统的外设接口, 其特点是具有输出/输入逻辑电平的功能.\n设计 GPIO 外设的目的就是为了提高 SoC 系统的通用性. 以单片机这一 SoC 系统为例, 单片机作为工业设备的控制核心, 往往需要驱动不同的芯片, 这些芯片的通信协议各不相同, SoC 设计人员不可能把每一种芯片的通信协议都制作成硬件的形式集成在 SoC 中. 因此, 设计 GPIO 外设, 让编程人员通过处理器控制 GPIO 接口模拟各个驱动芯片的通信时序以达到驱动各个外部芯片的功能. GPIO 接口能够避免没有特殊芯片的通信时序的尴尬.\n如果熟悉单片机的同学, 就会知道, 几乎所有的单片机都具有 GPIO 接口. 在一些单片机中, GPIO 接口还可以配置连接到处理器的 IRQ 中断上, 允许 SoC 系统外的电平信号触发中断.\n在市场上商用的单片机中, GPIO 往往具有几种不同输入/输出模式, 以适应不同的应用场景. 这几不同的模式, 大致可以分为: 浮空输入、上拉输入、下拉输入、模拟输入、开漏输出、推挽输出和一些复用功能的输入/输出模式. 下面分别介绍一下它们的用途:\n\n浮空输入: 可以理解为 GPIO 端口既没有上拉电阻也没有下拉电阻, 在无信号输入的情况输入状态的电平是不确定的.\n上拉输入: 可以理解为 GPIO 端口拥有一个上拉电阻接到 VDD , 在无信号输入的情况下输入状态是高电平.\n下拉输入: 可以理解为 GPIO 端口拥有一个下拉电阻接到 GND , 在无信号输入的情况下输入状态是低电平.\n模拟输入: 就是信号输入的过程中会经过放大器、缓冲器等模拟电路, 通常用于内部集成的 ADC 输入端口.\n开漏输出: 可以理解为三极管集极输出电路, 要输出高电平需要外接上拉电阻.\n推挽输出: 输出端两个互补 MOS 管构成推挽结构输出, 其特点是既可以输入电流也可以输出电流.\n\n要实现这些不同状态的切换, 需要在设计芯片的时候设计了不同的模拟电路进行配合. 在做数字设计时, 我们不能实现上述的那些模拟电路, 能够实现是一些选择不同输出模式开关控制信号和如下图所示 GPIO 模块.\n\nGPIO模块\n\n本次实验实现的 GPIO 外设就如上图所示. 说到这里, 我们先介绍处理器核心是如何让这些外设按照想要的方式工作. 这里就涉及到了控制字的概念, 在之前的内容中, 我们介绍了处理器通过总线给固定的地址写入一个字长数据, 这个数据用于控制总线外部硬件电路就被称为控制字. 实验三设计的 GPIO 模块就包含了 3 个控制字, 一个是 oData 用于控制 GPIO 的引脚输出的电平, 另一个是 iData 用于表明 GPIO 引脚输入的电平, 最后一个是 outEn 用于控制 GPIO 的输入输出状态.\n接下来, 将介绍如何将 GPIO 集成到 SoC 系统中, 并且使用软件编程控制它实现流水灯的功能.\n硬件代码\n文件 \"CortexM0_SoC/Task2/project0/rtl/GPIO.v\" 就是上图所示的 8 个 GPIO 接口, 无需自行设计.\n同理, 向 SoC 中添加 GPIO , 参考实验二添加 RAMCODE 步骤. 在顶层模块中已经添加好 GPIO 总线接口以及对应的硬件代码, 需要完成将流水灯总线接口接入总线扩展模块中预留的 P4 接口.\n第一步, 在 \"AHBlite_Decoder.v\" 中 GPIO(Port 4) 端口参数将其使能.\n/*GPIO enable parameter*/\nparameter Port4_en = 0,\n/************************/\n\n改为\n/* GPIO enable parameter*/\nparameter Port4_en = 1,\n/************************/\n\n第二步, 根据上一节所述, 本次实验给 GPIO 的三个控制字分配地址空间如下: 输出数据寄存器 oData 的地址为0x40000020, 输入数据寄存器 iData 的地址为 0x40000024 , 输出使能寄存器 outEn 的地址为 0x40000028 . 因为对于一次总线操作, 只要地址总线的高 28 位为 0x4000002 , 则 Decoder 认为这是一次对 GPIO 的操作, 进而生成 GPIO 总线选择信号. 在译码部分插入 GPIO 的译码器代码.\n//0x40000028 OUT  ENABLE\n//0X40000024 IN DATA\n//0X40000020 OUT DATA\n/*Insert GPIO decoder code there*/\nassign P4_HSEL = 1’b0;\n/***********************************/\n\n改为\n//0x40000028 OUT  ENABLE\n//0X40000024 IN DATA\n//0X40000020 OUT DATA\n/*Insert GPIO decoder code there*/\nassign P4_HSEL = (HADDR[31:4] == 28'h4000002) ? Port4_en : 1'd0;\n/***********************************/\n\n接下来, 需要在顶层模块中将 GPIO 总线接口与数据存储器总线接口分别与总线扩展模块的 P1、P4 端口连接, GPIO 外设和数据存储器以及它们的总线接口都已经在顶层模块 \"CortexM0_SoC.v\" 中例化完成, 只需要将其总线接口的连线部分补充完毕, 实现正确的端口连接.\n第一步, 将数据存储器 RAMDATA 总线接口与总线扩展接口 P1 端口连接.\n/* Connect to Interconnect Port 1 */\n.HCLK            (clk),\n.HRESETn        (cpuresetn),\n.HSEL            (/*Port 1*/),\n.HADDR            (/*Port 1*/),\n.HPROT            (/*Port 1*/),\n.HSIZE            (/*Port 1*/),\n.HTRANS            (/*Port 1*/),\n.HWDATA            (/*Port 1*/),\n.HWRITE            (/*Port 1*/),\n.HRDATA            (/*Port 1*/),\n.HREADY            (/*Port 1*/),\n.HREADYOUT        (/*Port 1*/),\n.HRESP            (/*Port 1*/),\n.BRAM_WRADDR    (RAMDATA_WADDR),\n.BRAM_RDADDR    (RAMDATA_RADDR),\n.BRAM_RDATA        (RAMDATA_RDATA),\n.BRAM_WDATA        (RAMDATA_WDATA),\n.BRAM_WRITE        (RAMDATA_WRITE)\n/**********************************/\n\n改为\n/* Connect to Interconnect Port 1 */\n.HCLK            (clk),\n.HRESETn        (cpuresetn),\n.HSEL            (HSEL_P1),\n.HADDR            (HADDR_P1),\n.HPROT            (HPROT_P1),\n.HSIZE            (HSIZE_P1),\n.HTRANS            (HTRANS_P1),\n.HWDATA        (HWDATA_P1),\n.HWRITE            (HWRITE_P1),\n.HRDATA            (HRDATA_P1),\n.HREADY            (HREADY_P1),\n.HREADYOUT        (HREADYOUT_P1),\n.HRESP            (HRESP_P1),\n.BRAM_WRADDR    (RAMDATA_WADDR),\n.BRAM_RDADDR    (RAMDATA_RADDR),\n.BRAM_RDATA    (RAMDATA_RDATA),\n.BRAM_WDATA    (RAMDATA_WDATA),\n.BRAM_WRITE    (RAMDATA_WRITE)\n/**********************************/\n\n第二步, 将 GPIO 外设总线接口与总线扩展接口 P4 连接.\n/* Connect to Interconnect Port 2 */\n.HCLK            (clk),\n.HRESETn        (cpuresetn),\n.HSEL            (/*Port 4*/),\n.HADDR            (/*Port 4*/),\n.HPROT            (/*Port 4*/),\n.HSIZE            (/*Port 4*/),\n.HTRANS            (/*Port 4*/),\n.HWDATA             (/*Port 4*/),\n.HWRITE            (/*Port 4*/),\n.HRDATA            (/*Port 4*/),\n.HREADY            (/*Port 4*/),\n.HREADYOUT        (/*Port 4*/),\n.HRESP            (/*Port 4*/),\n.outEn            (outEn),\n.oData            (oData),\n.iData            (iData)\n/**********************************/\n\n改为\n/* Connect to Interconnect Port 4 */\n        .HCLK                   (clk),\n        .HRESETn                (cpuresetn),\n        .HSEL                   (HSEL_P4),\n        .HADDR                  (HADDR_P4),\n        .HPROT                  (HPROT_P4),\n        .HSIZE                  (HSIZE_P4),\n        .HTRANS                 (HTRANS_P4),\n        .HWDATA                 (HWDATA_P4),\n        .HWRITE                 (HWRITE_P4),\n        .HRDATA                 (HRDATA_P4),\n        .HREADY                 (HREADY_P4),\n        .HREADYOUT              (HREADYOUT_P4),\n        .HRESP                  (HRESP_P4),\n        .outEn                  (outEn),\n        .oData                  (oData),\n        .iData                  (iData)\n     /**********************************/\n\n汇编代码\n按照实验一所述, 新建 keil 工程, 编写汇编程序, 让流水灯流起来.\n在 \"/Task2/project0/keil/startup_CMSDK_CM0.s\" 文件中, 程序进入 GPIO 段后, R2 的存储 GPIO 输出寄存器的地址, R3 存储 GPIO 输入寄存器地址, R4 存储输入/输出模式控制寄存器地址, R1 存储计数器时间.\n如何用我们设计的 8 个 GPIO 端口实现流水灯功能, 其程序流程如下:\n\n配置 GPIO 为输出模式;\n往 oData 控制寄存器写入 0x01 点亮右边第一个灯并且延迟一定时间;\n将 0x01 左移一位(即0x02)写入 oData 寄存器中, 并且延迟一定时间;\n重复第 2 、第 3 步, 第 8 个灯点亮之后, 再次跳转到第 2 步.\n\n需要注意的是, 为了方便仿真观察, 我们将延迟的间隔时间设置得非常小, 在接下来的上板调试时, 需要重新修改 R0 的值, 使流水灯模式转换时间保持在 1s 左右.\n在汇编文件中补充代码段, 实现往右流的流水灯功能, 并且利用 R1 计数至 16 后返回实现delay功能.\n; Finish function code \n\n;;;;;;;;;;;;;;;;;;;;;;\n改为\n; Finish function code \nGPIO            LDR R6, =0x00         ;GPIO INPUT ENABLE VALUE\n                STR R6, [R4]          ;Set input ENABLE\n                LDR R5, [R3]          ;read GPIO value\n\n                LDR R6, =0x01         ;GPIO OUTPUT ENABLE VALUE\n                STR R6, [R4]          ;Set OUTPUT ENABLE\n\n                LDR R6, =0X01         ;GPIO_0 Set value\n                STR R6, [R2]          ;store\n                MOVS R1, #1           ;Interval cnt initial\n                BL delay\n                LDR R6, =0X02         ;GPIO_1 Set value\n                STR R6, [R2]          ;store\n                MOVS R1, #1           ;Interval cnt initial\n                BL delay\n                LDR R6, =0X04         ;GPIO_2 Set value\n                STR R6, [R2]           ;store\n                MOVS R1, #1            ;Interval cnt initial\n                BL delay\n                LDR R6, =0X08          ;GPIO_3 Set value\n                STR R6, [R2]           ;store\n                MOVS R1, #1            ;Interval cnt initial\n                BL delay\n                LDR R6, =0X10          ;GPIO_4 Set value\n                STR R6, [R2]           ;store\n                MOVS R1, #1            ;Interval cnt initial\n                BL delay\n                LDR R6, =0X20          ;GPIO_5 Set value\n                STR R6, [R2]           ;store\n                MOVS R1, #1            ;Interval cnt initial\n                BL delay\n                LDR R6, =0X40          ;GPIO_6 Set value\n                STR R6, [R2]           ;store\n                MOVS R1, #1            ;Interval cnt initial\n                BL delay\n                LDR R6, =0X80          ;GPIO_7 Set value\n                STR R6, [R2]           ;store\n                MOVS R1, #1            ;Interval cnt initial\n                BL delay\n                B GPIO\n\ndelay           ADDS R1,R1,#1\n                LDR R0,=0X10\n                CMP R0,R1\n                BNE delay\n                BX  LR\n;;;;;;;;;;;;;;;;;;;;;;\n\n从上面的示例代码中, 我们在代码的一开始还将 GPIO 配置成输入模式, 以检验 GPIO 的输入功能, 这一功能可以在 FPGA开发板中验证中得到检验.\n系统仿真和调试\nModelSim 仿真\n按照实验一所述, 新建 modelsim 工程, 将之前编写的 verilog 文件添加进工程, 编译并开始仿真, 观察波形, 可以看到每个一段时间, GPIO 的输出都会左移一位, 将这些接口接到开发板的 LED 灯上, 就构成了左向流水灯.\n硬件调试\n由于 Keil 调试是进行的单步调试, 因此暂时不必对 R1 的值进行调整, 当前 R1 的值决定了每 30 步左右流水灯模式改变一次.\n将新编写的 verilog 文件添加进 vivado 工程中, 将 GPIO[0:6] 分配到开发的 LED0-LED6 上, 同时为了验证输入功能将GPIO7 约束到开关 SW1 上, 综合布局布线后生成比特流文件并下载进 FPGA 中.\n##clk\nset_property PACKAGE_PIN D4 [get_ports clk]\nset_property IOSTANDARD LVCMOS33 [get_ports clk]\n\n##RSTn\nset_property PACKAGE_PIN T9 [get_ports RSTn]\nset_property IOSTANDARD LVCMOS33 [get_ports RSTn]\n\n##DEBUGGER\nset_property PACKAGE_PIN H14 [get_ports SWDIO]\nset_property IOSTANDARD LVCMOS33 [get_ports SWDIO]\nset_property PACKAGE_PIN H12 [get_ports SWCLK]\nset_property IOSTANDARD LVCMOS33 [get_ports SWCLK]\nset_property CLOCK_DEDICATED_ROUTE FALSE [get_nets SWCLK]\n\n##ioPin\nset_property PACKAGE_PIN P9 [get_ports {ioPin[0]}]\nset_property PACKAGE_PIN R8 [get_ports {ioPin[1]}]\nset_property PACKAGE_PIN R7 [get_ports {ioPin[2]}]\nset_property PACKAGE_PIN T5 [get_ports {ioPin[3]}]\nset_property PACKAGE_PIN N6 [get_ports {ioPin[4]}]\nset_property PACKAGE_PIN T4 [get_ports {ioPin[5]}]\nset_property PACKAGE_PIN T3 [get_ports {ioPin[6]}]\nset_property PACKAGE_PIN T8 [get_ports {ioPin[7]}]\n\nset_property IOSTANDARD LVCMOS33 [get_ports {ioPin[7]}]\nset_property IOSTANDARD LVCMOS33 [get_ports {ioPin[6]}]\nset_property IOSTANDARD LVCMOS33 [get_ports {ioPin[5]}]\nset_property IOSTANDARD LVCMOS33 [get_ports {ioPin[4]}]\nset_property IOSTANDARD LVCMOS33 [get_ports {ioPin[3]}]\nset_property IOSTANDARD LVCMOS33 [get_ports {ioPin[2]}]\nset_property IOSTANDARD LVCMOS33 [get_ports {ioPin[1]}]\nset_property IOSTANDARD LVCMOS33 [get_ports {ioPin[0]}]\n\n按照实验二讲述的方法连接调试器与 PC , 打开 Keil 进行调试, 调试结果如下图所示. 在进行调试之前, 将开发板的拨码开关 SW1 往上拨, 使其连接到电源 VDD 上. 在单步调试到下图所示的 38 行代码, 读取 GPIO 输入的值时, 我们可以看到读取到的值存储到 R5 寄存器中, 其值是 0x00000080, 表示 GPIO7 输入的值为 1 , 符合实验现象. 接下来继续单步调试就能看到 LED0 至 LED6 依次点亮.\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-21 13:37:01  "},"lab3/WaterLight.html":{"url":"lab3/WaterLight.html","title":"硬件流水灯","keywords":"","body":"硬件流水灯\n硬件流水灯介绍\n在上一节中, 我们提到了使用 GPIO 端口实现流水灯, 其有一个致命的缺点, 就是处理器需要全程参与控制的过程, 这使得处理器的执行效率非常低. 那我们可不可以将延迟和移位的功能交给硬件执行呢?\n\n硬件流水灯结构\n\n这就是我们本节设计的硬件流水灯, 如上图所示. 我们使用硬件来延迟和控制输出, 处理器只需要控制延迟信息和流水灯端口的输出模式, 对应的硬件按照这两个控制信息来执行相应的输出, 这就解放了处理器, 能提高处理器的代码执行效率. 硬件流水灯包括两个控制字, 一个为 WaterLight_speed 用于控制流水灯的流水速度, 另一个为 WaterLight_mode 用于控制硬件流水灯 8bits 的 4 种输出模式. 我们规定, 流水灯模式控制寄存器 WaterLight_mode 地址为 0x40000000 , 流水灯速度控制寄存器 WaterLight_speed 地址为 0x40000004 .\n\n全灭模式: 所有灯都不亮;\n左移模式: 同一时间点亮一个灯, 依次左移, WaterLight_mode 对应输入为 0x01 ;\n右移模式: 同一时间点亮一个灯, 依次右移, WaterLight_mode 对应输入为 0x02 ;\n闪烁模式: 所有灯同时闪烁, WaterLight_mode 对应输入为 0x03 .\n\n硬件代码\n本次的代码都在 \"CortexM0_SoC/Test3/WaterLight\" 目录下, 先打开 \"./rtl/WaterLight.v\", 按照之前所说的硬件流水灯的4种模式, 补全输出代码, 如下所示:\n//------------------------------------------------------\n//  OUTPUT MUX\n//------------------------------------------------------\n\n改为\n//------------------------------------------------------\n//  OUTPUT MUX\n//------------------------------------------------------\nalways@(*) begin\n    case(WaterLight_mode)\n    8'h01 : begin LED = mode1;end  \n    8'h02 : begin LED = mode2;end\n    8'h03 : begin LED = mode3;end\n    default : begin LED = 8'h00;end\n    endcase\nend\n\n上面的代码就是根据 WaterLight_mode 控制字, 将 LED 输出对应的 4 种模式.\n接下来, 向 SoC 中添加 WaterLight , 在此之前, 我们需要参考完成之前添加 DATARAM 和实验一添加 RAMCODE 的步骤. 在顶层模块中已经添加好流水灯总线接口以及对应的硬件代码, 需要完成将流水灯总线接口接入总线扩展模块中预留的 P2 接口.\n第一步, 完成 DATARAM 所需要的相关步骤.\n第二步, 在 \"AHBlite_Decoder.v\" 中 WaterLight (Port 2) 端口参数将其使能.\n/*WaterLight enable parameter*/\nparameter Port2_en = 0,\n/************************/\n\n改为\n/* WaterLight enable parameter*/\nparameter Port2_en = 1,\n/************************/\n\n第三步, 根据之前所述的 memory map , WaterLight 的总线编码为 0x40000000-0x4000000f , 因为对于一次总线操作, 只要地址总线的高 28 位为 0x4000000 , 则Decoder 认为这是一次对流水灯的操作, 进而生成流水灯总线选择信号. 在译码部分插入流水灯的译码器代码.\n//0x40000000 WaterLight MODE\n//0x40000004 WaterLight SPEED\n/*Insert WaterLight decoder code there*/\nassign P2_HSEL = 1’b0;\n/***********************************/\n\n改为\n//0x40000000 WaterLight MODE\n//0x40000004 WaterLight SPEED\n/*Insert WaterLight decoder code there*/\nassign P2_HSEL = (HADDR[31:4] == 28'h4000000) ? Port2_en : 1'b0; \n/***********************************/\n\n接下来, 需要在顶层模块中将流水灯总线接口与数据存储器总线接口分别与总线扩展模块的 P1、P2 端口连接, 流水灯和数据存储器以及它们的总线接口都已经在顶层模块 \"CortexM0_SoC.v\" 中例化完成, 只需要将其总线接口的连线部分补充完毕, 实现正确的端口连接.\n第一步, 将数据存储器 RAMDATA 总线接口与总线扩展接口 P1 端口连接.\n/* Connect to Interconnect Port 1 */\n.HCLK            (clk),\n.HRESETn        (cpuresetn),\n.HSEL            (/*Port 1*/),\n.HADDR            (/*Port 1*/),\n.HPROT            (/*Port 1*/),\n.HSIZE            (/*Port 1*/),\n.HTRANS            (/*Port 1*/),\n.HWDATA        (/*Port 1*/),\n.HWRITE            (/*Port 1*/),\n.HRDATA            (/*Port 1*/),\n.HREADY            (/*Port 1*/),\n.HREADYOUT        (/*Port 1*/),\n.HRESP            (/*Port 1*/),\n.BRAM_WRADDR    (RAMDATA_WADDR),\n.BRAM_RDADDR    (RAMDATA_RADDR),\n.BRAM_RDATA    (RAMDATA_RDATA),\n.BRAM_WDATA    (RAMDATA_WDATA),\n.BRAM_WRITE    (RAMDATA_WRITE)\n/**********************************/\n\n改为\n/* Connect to Interconnect Port 1 */\n.HCLK            (clk),\n.HRESETn        (cpuresetn),\n.HSEL            (HSEL_P1),\n.HADDR            (HADDR_P1),\n.HPROT            (HPROT_P1),\n.HSIZE            (HSIZE_P1),\n.HTRANS            (HTRANS_P1),\n.HWDATA             (HWDATA_P1),\n.HWRITE            (HWRITE_P1),\n.HRDATA            (HRDATA_P1),\n.HREADY            (HREADY_P1),\n.HREADYOUT        (HREADYOUT_P1),\n.HRESP            (HRESP_P1),\n.BRAM_WRADDR    (RAMDATA_WADDR),\n.BRAM_RDADDR    (RAMDATA_RADDR),\n.BRAM_RDATA    (RAMDATA_RDATA),\n.BRAM_WDATA    (RAMDATA_WDATA),\n.BRAM_WRITE    (RAMDATA_WRITE)\n/**********************************/\n\n第二步, 将流水灯 WaterLight 总线接口与总线扩展接口 P2 连接.\n/* Connect to Interconnect Port 2 */\n.HCLK            (clk),\n.HRESETn        (cpuresetn),\n.HSEL            (/*Port 2*/),\n.HADDR            (/*Port 2*/),\n.HPROT            (/*Port 2*/),\n.HSIZE            (/*Port 2*/),\n.HTRANS            (/*Port 2*/),\n.HWDATA             (/*Port 2*/),\n.HWRITE            (/*Port 2*/),\n.HRDATA            (/*Port 2*/),\n.HREADY            (/*Port 2*/),\n.HREADYOUT        (/*Port 2*/),\n.HRESP            (/*Port 2*/),\n.WaterLight_mode    (WaterLight_mode),\n.WaterLight_speed    (WaterLight_speed)\n/**********************************/\n\n改为\n/* Connect to Interconnect Port 2 */\n.HCLK            (clk),\n.HRESETn        (cpuresetn),\n.HSEL            (HSEL_P2),\n.HADDR            (HADDR_P2),\n.HPROT            (HPROT_P2),\n.HSIZE            (HSIZE_P2),\n.HTRANS            (HTRANS_P2),\n.HWDATA             (HWDATA_P2),\n.HWRITE            (HWRITE_P2),\n.HRDATA            (HRDATA_P2),\n.HREADY            (HREADY_P2),\n.HREADYOUT        (HREADYOUT_P2),\n.HRESP            (HRESP_P2),\n.WaterLight_mode    (WaterLight_mode),\n.WaterLight_speed    (WaterLight_speed)\n/**********************************/\n\n至此, 我们就完善好了所有 SoC 的硬件代码.\n汇编代码\n按照实验一所述, 新建 keil 工程, 编写汇编程序, 让流水灯流起来.\n在 \"/Task2/keil/startup_CMSDK_CM0.s\" 文件中, 程序进入 WaterLight 段后, R0 存储流水灯模式, R1 存储模式转换计数器地址, R2 存储流水灯模式寄存器地址, R4存储计数器时间.当流水灯切换到当前模式后, 程序跳转至 delay 段开始计时, 流水灯模式保持不变知道计数器计时完成, 程序返回, 流水灯模式改变, 循环往复.\n需要注意的是, 为了方便仿真观察, 我们将流水灯模式转换间隔时间设置得非常小, 在接下来的上板调试时, 需要重新修改 R4 的值, 使流水灯模式转换时间保持在 10s 左右.\n在汇编文件中补充 delay 段, 利用 R4 计数至 16 后返回实现 delay 功能.\n; Finish function right model\n\n;;;;;;;;;;;;;;;;;;;;;;\n\n改为\n; Finish function right model\n                STR R0, [R2]                      ;Set WaterLight mode\n                MOVS R0, #2                       ;WaterLight mode initial\n                MOVS R1, #1                       ;Interval cnt initial\n                BL delay\n;;;;;;;;;;;;;;;;;;;;;;\n\n汇编代码修改完成后, 点击编译, 自动生成目标文件.\n系统仿真与调试\nModelSim 仿真\n照实验一所述, 新建 modelsim 工程, 将之前编写的 verilog 文件添加进工程, 编译并开始仿真, 观察波形, 可以看到流水灯速度正确设置, 流水灯模式在周期性地改变.\n硬件调试\n由于调试是进行的单步调试, 因此暂时不必对 R4 的值进行调整, 当前 R4 的值决定了每 30 步左右流水灯模式改变一次.\n将新编写的 verilog 文件添加进 vivado 工程中, 将 led 灯添加进管脚约束, 综合布局布线后生成比特流文件并下载进 FPGA 中.\n##clk\nset_property PACKAGE_PIN D4 [get_ports clk]\nset_property IOSTANDARD LVCMOS33 [get_ports clk]\n\n##RSTn\nset_property PACKAGE_PIN T9 [get_ports RSTn]\nset_property IOSTANDARD LVCMOS33 [get_ports RSTn]\n\n##DEBUGGER\nset_property PACKAGE_PIN H14 [get_ports SWDIO]\nset_property IOSTANDARD LVCMOS33 [get_ports SWDIO]\nset_property PACKAGE_PIN H12 [get_ports SWCLK]\nset_property IOSTANDARD LVCMOS33 [get_ports SWCLK]\nset_property CLOCK_DEDICATED_ROUTE FALSE [get_nets SWCLK]\n\n##led\nset_property PACKAGE_PIN P9 [get_ports {LED[0]}]\nset_property PACKAGE_PIN R8 [get_ports {LED[1]}]\nset_property PACKAGE_PIN R7 [get_ports {LED[2]}]\nset_property PACKAGE_PIN T5 [get_ports {LED[3]}]\nset_property PACKAGE_PIN N6 [get_ports {LED[4]}]\nset_property PACKAGE_PIN T4 [get_ports {LED[5]}]\nset_property PACKAGE_PIN T3 [get_ports {LED[6]}]\nset_property PACKAGE_PIN T2 [get_ports {LED[7]}]\nset_property PACKAGE_PIN R1 [get_ports LEDclk]\n\nset_property IOSTANDARD LVCMOS33 [get_ports LEDclk]\nset_property IOSTANDARD LVCMOS33 [get_ports {LED[7]}]\nset_property IOSTANDARD LVCMOS33 [get_ports {LED[6]}]\nset_property IOSTANDARD LVCMOS33 [get_ports {LED[5]}]\nset_property IOSTANDARD LVCMOS33 [get_ports {LED[4]}]\nset_property IOSTANDARD LVCMOS33 [get_ports {LED[3]}]\nset_property IOSTANDARD LVCMOS33 [get_ports {LED[2]}]\nset_property IOSTANDARD LVCMOS33 [get_ports {LED[1]}]\nset_property IOSTANDARD LVCMOS33 [get_ports {LED[0]}]\n\n按照第一节讲述的方法连接调试器与 PC , 打开 Keil 进行调试, 查看调试结果.\n观察 FPGA 上的 LED 灯, 能看到其跟随程序的运行做出对应的反应, 在 Keil 的调试界面也能看到各个寄存器正确的赋值, 至此, 本章节的实验完成了.\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-21 13:37:01  "},"lab3/conclusion.html":{"url":"lab3/conclusion.html","title":"本章小结","keywords":"","body":"本章小结\nGPIO 端口加上处理器的配合实现流水灯, 其特点在于其通用性, 通用性就来自于软件程序的灵活性, 对于用户来说, 当硬件流水灯外设没有应用场景需要的流水灯模式时, 程序员还可以通过软件编程配合 GPIO 的方式满足需求. 当然, 其缺点也很明显, 处理器的执行效率太低, 处理器只能做流水灯这一件事. 那么, 硬件流水灯的特点在于其专用性, 专用性就来自于流水灯硬件只干流水灯一件事情, 处理器只需要控制其该怎么去干流水灯这件事情就可以了, 因此通用对于实现流水灯功能, 用于硬件流水灯的 SoC 系统的效率就比软件实现流水灯的处理器系统高. 同样的, 其缺点就是硬件流水灯系统的输出模式是固定的, 在不满足应用需求时, 用户只能更 SoC 平台.\n本章用两种不同的方式实现了流水灯外设, 两种不同的方式实现流水灯就体现了我们常说的软硬件结合. 软件的执行效率是没有专用硬件高的, 但是软件的灵活性更强, 在对于效率要求高的场景, 可以设计硬件替代软件的部分工作, 实现更高的效率.\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-21 13:37:01  "},"lab4/introduction.html":{"url":"lab4/introduction.html","title":"LAB4: 如何召唤\"沉睡的软件\"","keywords":"","body":"LAB4: 如何召唤\"沉睡的软件\"\n在之前的内容, 我们介绍了 Cortex-M0 相关的异常与中断的处理过程. 本章以键盘模块实验为基础, 讲解 CPU 的中断处理以及使用 C 语言高效地编程. 现在我们简述中断的处理过程.\n根据 ARMv6-M 架构参考手册以及 Cortex-M0 用户手册, CPU 中断处理过程如下:\n\nCPU 接收到中断信号(IRQ、NMI、Systick等等);\n将 R0,R1,R2,R3,R12,LR,PC,xPSR 寄存器入栈, 如下图所示;\n根据中断信号查找中断向量表(对应汇编启动代码中的__Vector段), 跳转至中断处理函数;\n中断处理函数执行完成后, 利用链接寄存器返回, 寄存器出栈, PC 跳转.\n\n\n寄存器入栈\n\n异常中断向量表如下图所示.\n\n异常中断向量表\n\n本章实现如下图所示的 SoC . 利用开发板上面的矩阵键盘最下方的 4 个按键, 通过上升沿触发 Cortex-M0 的 IRQ 中断. 然后处理器在中断服务程序中, 控制硬件流水灯以不同模式运行. 在本章扩展部分, 将介绍如何利用矩阵键盘的全部 16 个按键实现更加复杂的终端控制功能.\n\n本次实验的SoC\n\n\n\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-21 13:37:01  "},"lab4/keyboards.html":{"url":"lab4/keyboards.html","title":"矩阵键盘原理","keywords":"","body":"  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-21 13:37:01  "},"lab4/keyboards_waterlight.html":{"url":"lab4/keyboards_waterlight.html","title":"使用矩阵键盘4个按键控制流水灯模式","keywords":"","body":"  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-21 13:37:01  "},"lab4/keyboards_led.html":{"url":"lab4/keyboards_led.html","title":"使用矩阵键盘控制数码管显示","keywords":"","body":"  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-21 13:37:01  "},"lab4/conclusion.html":{"url":"lab4/conclusion.html","title":"本章小结","keywords":"","body":"  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-21 13:37:01  "},"verilog/introduction.html":{"url":"verilog/introduction.html","title":"附录","keywords":"","body":"附录\n由于本实验的硬件设计部分使用 Verilog HDL 编写, 考虑到很多同学之前并没有接触过 Verilog 或者是使用的 VHDL 语言进行设计, 故本章主要目的是帮助同学们熟悉 Verilog HDL 硬件描述语言, 从而更好的完成本节课的实验. \n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-26 13:58:29  "},"verilog/grammar.html":{"url":"verilog/grammar.html","title":"Verilog基本语法","keywords":"","body":"Verilog HDL基本语法\nHDL (hardware description language), 指出了我们学习 Verilog 的关键: 硬件描述. 要时刻牢记, Verilog 是硬件描述语言, 不要用执行软件的思路来理解学习 Verilog 代码.\n常量类型\n\n整数\n\n二进制整数 : b 或 B 表示\n十进制整数 : d 或 D 表示\n十六进制整数 : h 或 H 表示\n八进制整数 : o 或 O 表示\n\n\n\n整数的表述方法一般有以下几种:\n1.  方法,\n\n例如想要表示整数 22, 位宽定义为 8, 则用二进制表示为 8'b00010110或8'b0001_0110; 用十进制表示为 8'd22; 用 16 进制表示为 8'h16; 用 8进制表示为 8'o26.\n\n\n\n\n2.  方法,  一般来说, 这样表示默认位宽为32位. \n\n仍然拿整数 22 举例, 进制为 16 进制, 则可以表示为 'h16. 与 32'h16等价.\n\n\n\n\n3. 方法. 一般来说, 这样定义整数时, 默认进制为10, 默认位宽为32位.  \n\n参数\n\n定义参数时, 需要使用关键字 parameter 声明, 且只能赋值一次. 用法为 parameter 常量 = 整数. \n\n例如定义整个模块中数据位宽为 32, 则 parameter data_width = 10'd32; \n\n\n变量类型\n\nnet型\n\n\nwire: 表示一般的连接线\n\ntri: 表示电路连接是三态类型的, 使用时与 wire 等价, 可以增强可读性\n\n\n\n\n\nvariable型\n\nreg: 默认位宽为 1 位的变量, 默认是无符号数\ninteger: 默认位宽为 32 位的变量, 通常用于描述整数参数.\n\n\n\n变量定义的方法为   . \n\n例如定义一个 reg 变量, 位宽 2, 命名为 a, 则为 reg [1:0] a.\n\n\n\n\n对于一个模块来说,输入端口可以由 reg / net 驱动, 但是输入端口本身只能是 net; 输出端口则可以是 reg / net 类型, 但是输出端口只能驱动 net 型. 下面举一个例子\n\n                                 +------------+\n           a-------------------> A           Y>--------> y\n                                 |            |\n                                 |            |\n           b-------------------> B            |\n                                 +------------+\n对于上图这个模块来说, a, b 是外部输入给模块的, 所以 a, b 可以为 reg / net 型; 而对于模块内部定义的输入端口 A, B 来说, 必须是 wire 类型. 同样的, 模块内部定义的 Y 输出端口来说, 可以为 reg / net 型; 但是它只能驱动 net 型.\n运算符\n\n算数运算符 :  +、-、*、/、%\n\n\n算术运算符中, 进行乘法/除法运算时, 结果要略去小数部分,只取整数部分; 进行取模运算时, 可以使用 % 求余数, 结果的符号位采用模运算符中第一个操作数的符号. 例如, -10 % 3 结果为 -1, 11 % -3 结果为 2. 另外, 在进行算数运算时, 某一个操作数有不确定的值 X, 则整个运算的结果也为不确定的 X.\n\n\n\n按位运算符 : &、|、~ 、^(异或) 、~^(同或)\n\n\n按位运算符要求对两个操作数的相应位数逐位进行计算,  例如 0101 & 1001 = 0001, 1100 & 1001 = 1000.\n\n\n\n缩位运算符 : &、|、~ 、^ 、~^、 ~& \n\n\n缩位运算符作用于一个多位的变量, 作用是将多位变量的每一位进行逻辑运算.  如一个四位的变量 b, c = &b的含义为 c = (((b[0] & b[1]) & b[2]) & b[3])\n\n\n\n逻辑运算符 : &&、||、！\n\n\n逻辑运算符只区分真假, 而不管什么数值. 例如, 逻辑运算中, 输入 4'ha1 和 4'h01 是没有区别的, 都表示逻辑真; 而 0 为逻辑假. 所以一般来说, 逻辑运算的结果要么为真, 要么为假. 特例是如果有一个输入为未知 X, 那么结果也是 X.\n\n\n\n关系运算符 : 、\n相等运算符 : == 、! =、!==(不全等)、 ==\\= (全等)\n\n\n 相等运算符中的 !== 和 ==\\= 常用于 case 表达式的判别, 如果操作数中存在 Z 或者 X, 那么操作数必须完全相同结果才为 0/1, 否则为 1/0. \n\n\n\n移位运算符 : >(右移)\n\n\n使用移位运算符时, a >> n 中 a 代表要进行右移的操作数, n 代表右移的位数; 左移同理. 移位产生的空位用 0 来填补.  例如 a 是一个 5 位的寄存器, 若 a = 4'b1001 \n\n\n\n拼接运算符 : { }\n\n\n拼接运算符可以将变量任意组合后输出给另一个变量. 用法: {信号 1 的某几位, 信号2 的某几位, …… , 信号 n 的某几位}  例如: {a, b[3:0], w, 3'b101} 等同于 {a, b[3], b[2], b[1], b[0], w ,1b'1, 1'b0, 1'b1}, {4{w}} 等同于 {w,w,w,w}, 需要注意 4 这个位置必须是常量表达式. \n\n\n\n条件运算符 : ? :\n\n\n条件运算符中的 ? 实现的是多路复用器, 用法为 assign wire变量 = 条件 ? 表达式 1: 表达式 2; 例如下面这个式子: assign out = sel ? in1 : in0; 描述了当 sel 为 1 的时候, out = in1, sel 为 0 的时候, out = in0.\n\n\n\n  和 C 语言一模一样?是的, 你很敏锐, 在功能上运算符是和 c 语言类似的, 但是需要注意的是, Verilog 是硬件描述语言, 这其中每种运算符实际上都与电路对应. 如 + 运算符对应加法器, & 运算符对应与门, 等等.\n\n  表达式和操作数表达式由操作符和操作数构成，其目的是根据操作符的意义得到一个计算结果。表达式可以在出现数值的任何地方使用。操作数可以是任意的数据类型，只是某些特定的语法结构要求使用特定类型的操作数。操作数可以为常数，整数，实数，线网，寄存器，时间，位选，域选，存储器及函数调用等。\n常用语句\n\nif-esle 语句\n\ncase 语句\n\nalways 语句\nassign 语句\n\n这里着重介绍 always 语句和 assign 语句.\nalways 语句几乎等同于 VHDL 中的 process 语句, 区别在于在 always 语句中描述上升沿时, 可以直接使用   always (posedge clk) 描述. \nassign 语句用于给 wire 型变量赋值, 使用方法为 assign wire型变量 = 常数. \n\n例如给位宽为 4 的 data 变量赋值 10, 则为assign data =  4'd10;\n\n\n\n  请不要整活也许你还看到了其他的一些语句, 诸如 for, function ,while 之类, 不要在设计过程中使用它们, 这会导致无法综合, 这些语句只是用来仿真的. \n赋值\n\n阻塞赋值\n非阻塞赋值\n\n阻塞赋值为顺序赋值, 下一条语句执行前, 当前语句一定会执行完成, 阻塞赋值使用 = 作为赋值符;\n非阻塞赋值为并行赋值, 下一条语句和当前语句的执行时同时进行的, 非阻塞赋值使用  作为赋值符.\n  赋值和电路的关系描述组合逻辑电路时, 需要使用阻塞赋值, 描述时序逻辑电路时, 需要使用非阻塞赋值. 当使用 assign 语句时, 一定要使用阻塞赋值, 当使用 always 语句时, 阻塞赋值和非阻塞赋值均可使用.\n\n question使用条件运算符时, 可以使用非阻塞赋值吗?\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-12-03 23:57:52  "},"verilog/enable_signal.html":{"url":"verilog/enable_signal.html","title":"使能信号","keywords":"","body":"什么是使能信号?\n使能信号(Enable Signal), 顾名思义, 就是控制某个电路/芯片开启的信号. \n我们以本次实验中开发板上的七段数码管显示模块为例, 来了解一下使能信号在具体模块中的用法.\n\n电路图\n\n上图为六位七段数码管的引脚图, 其中 DIG1-6 用来控制这六位数码管的亮灭, 高电平熄灭, 低电平点亮. 例如我们给 DIG1-6 赋值 111110, 则是第六位数码管点亮, 其余的数码管熄灭.\n在这儿模块中, 只要 DIG 引脚的电平为高, 对应的数码管就不会点亮, 所以 DIG1-6 可以看作是六位数码管的使能信号. \n为什么需要使能信号?\n还是来看六位数码管显示这个例子.\n 六位数码管的使能信号有些同学可能看到数码管的引脚图会感到困惑, 一位数码管有 8 段 LED 构成, 一共有六个数码管, 如果我们想让六个数码管同时显示的话, 不是应该有 6 * 8 个引脚吗? 电路图上只有 6 + 8 个引脚, 怎么实现同时显示 6 个数字呢?事实上, 六位数码管的段选信号是连在一起的, 如果点亮所有数码管, 在同一时刻只能显示相同的数字. 我们看到的六位数码管 \"同时\" 显示六个不同的数字, 其实是利用视觉暂留效果做到的. 通过轮流点亮数码管,  并在不同的时间给出不同的段选信号, 只要速度合适, 在人眼中就相当于六位数码管同时显示不同的数字. 所以, 使能信号在这里起到的作用就显而易见了. 由于我们同一时间只能输出一个数据, 所以我们需要通过使能信号来选择哪一位数码管输出什么数据. \n\n 数码管动态显示的更多资料了解更多:[走近FPGA]之数码管动态显示\n接下来, 我们来看另外一个例子. \n 存储器的使能信号在LAB3: \"灯, 等灯, 等灯\"-流水灯的几种点法实验中, 我们需要用到两个存储器. 然而, 我们却只有一条数据总线. 当我们想要写或者读存储器的数据时, 应该怎么做呢?由于所有的存储器都共用一条数据总线, 我们不可能同时对不同的存储器写入不同的数据. 如果想要对不同的存储器写入数据, 我们需要借助于总线译码器, 根据 CPU 发出的地址, 确定我们要对哪一个存储器进行操作, 此时, 存储器的使能如果有效, 总线就可以对其进行读写了. 所以, 这是个有点类似于数码管显示的问题. 在数码管显示中, 我们只有公用的一组段选信号, 而在本例中, 我们只有一条数据总线. 使能信号在这里用于确定被选择的存储器能否进行工作.\n使能信号还有什么作用?\n使能信号的用途非常广泛, 除了可以作为计算机系统中的存储芯片选通信号和作为显示系统中的控制信号外, 其核心的一点就是使能信号控制了芯片的功能是否能被正常的启用. 在本次实验中, 我们将会更多的见到使能信号的作用.\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2022-01-14 22:20:17  "},"verilog/decoder.html":{"url":"verilog/decoder.html","title":"总线译码器","keywords":"","body":"总线译码器\n什么是总线译码器? 有什么用?\n假如本实验难度太大, 你想要和自己的朋友哭诉, 这时你需要一部手机和朋友的电话号, 结果很遗憾, 你的朋友并没有接你的电话, 你只能继续打电话给下一个朋友. SoC想要访问多个外设的时候也是如此. 当处理器核只有一个 Master 总线接口时(相当于只有一部手机的时候),  我们此时就需要译码器(运营商)发挥作用. 总线译码器的主要作用是对地址总线上的地址信号进行译码, 之后生成对应外设的选择信号(这个过程相当于拨通了电话). 但是需要注意, 此时并不代表处理器核已经可以访问这个外设了, 生成选择信号后, 需要判断对应外设的使能信号是否拉高(也就是你的朋友有没有挂你的电话), 如果此时使能有效, 则处理器核就可以访问这个外设了. \n译码器的常见描述方法\n使用组合逻辑直接赋值\n以一个常见的 3-8 译码器为例, 我们先列出它的真值表\n\n\n\n输入\n输出\n\n\n\n\nA    B     C\nY0  Y1  Y2  Y3  Y4  Y5  Y6  Y7\n\n\n0    0     0\n1    0     0    0    0    0    0    0\n\n\n0    0     1\n0    1     0    0    0    0    0    0\n\n\n0    1     0\n0    0     1    0    0    0    0    0\n\n\n0    1     1\n0    0     0    1    0    0    0    0\n\n\n1    0     0\n0    0     0    0    1    0    0    0\n\n\n1    0     1\n0    0     0    0    0    1    0    0\n\n\n1    1     0\n0    0     0    0    0    0    1    0\n\n\n1    1     1\n0    0     0    0    0    0    0    1\n\n\n\n根据真值表, 可以直接得出输出的逻辑表达式. 利用 assign 语句, 可以写出对应的 Verilog 代码.\nmodule decoder3t8(\n    input a, b,c,\n    output yo, yl, y2, y3, y4, y5,y6, y7\n) ;\n    assign y0 = ~a &~b&~c ;\n    assign y1=~a &~b&c;\n    assign y2= ~a &b& ~c;\n    assign y3= ~a &b &c;\n    assign y4=a &~b&~c;\n    assign y5=a &~b&c ;\n    assign y6 =a &b&~c;\n    assign y7 =a &b&c;\n    endmodule\n\n这种方法只适用于简单的译码器, 如果译码器位数过多, 会很繁琐.\n使用 if-else 语句\n如果你觉得使用逻辑表达式输出很麻烦, 你可以直接使用描述性的语言来编写译码器. 使用 if-else 语句描述输入输出之间的关系, 也可以实现译码器. 我们还是以 3-8 译码器为例, \nmodule decoder38if(\n    input[2:0] a,\n    output reg [7:0] y\n);\n    always@ (*)begin\n        y= 8'b0;\n\n        if(a [2])\n        begin\n            if(a[1])\n            begin\n                if(a [0]) y[7] = 1'b1;\n                else y[6] = 1'b1;\n            end\n            else\n            begin\n                if(a[0]) y[5] = 1'b1;\n                else y[4]= 1'b1;\n            end\n        end\n        else\n        begin\n            if(a[1])\n            begin\n                if( a[0]) y[3]= 1'b1;\n                else y[2]= 1'b1;\n            end\n            else\n            begin\n                if(a[0]) y[1]= 1'bl;\n                else y[0]= 1'b1;\n            end\n        end\n    end\nendmodule\n\n上面这部分代码通过利用 if-else 语句描述每一种情况的条件, 同样实现一个了 3-8 译码器.  \n使用 case 语句\n如果你觉得 if-else 语句还是不够直观, 你可以直接使用 case 语句来编写译码器. 仍然以 3-8 译码器为例\nmodule dec38case(\n    input [2:0] a,\n    output reg [7:0] y\n) ;\n    always(*)\n    begin\n        case(a)\n            3'd7: y = 8'b10000000;\n            3'd6: y = 8'b01000000;\n            3'd5: y = 8'b00100000;\n            3'd4: y = 8'b00010000;\n            3'd3: y = 8'b00001000;\n            3'd2: y = 8'b00000100;\n            3'd1: y = 8'b00000010;\n            3'd0: y = 8'b00000001;\n            default: y = 8\" bxxxxxxxx\n        endcase\n    end\nendmodule\n\n使用 case 语句相比于使用 if-else 语句, 更加直观清晰.\n本实验中总线译码器的描述方法\n我们先以一个例子来看本次实验需要怎样的译码器.\n\n实验三SoC结构图\n\n上图是LAB3: \"灯, 等灯, 等灯\"-流水灯的几种点法中实现的SoC, 我们可以看到,  SoC 的总线上外挂了四个外设, 分别为指令存储器(RAMCODE), 数据存储器(RAMDATA), 通过输入输出口(GPIO)以及流水灯(WATERLIGHT). 指令存储器的地址为 0x00000000 - 0x000000ff, 数据存储器的地址为 0x20000000 - 0x2000ffff, GPIO 的地址为 0x40000020, 0x40000024 和 0x40000028, 流水灯的地址为 0x40000000 - 0x4000000f. \n从地址上我们可以看到, 如果我们想要对指令存储器进行一次操作, 只要保证地址的高 16bit 为 0x0000 即可. 如果我们想要对流水灯进行操作, 则需要确保地址线的高 28bit 为 0x4000000. 可以看到, 对不同外设进行操作时, 由于外设的有效地址长度不同(如指令存储器的有效长度为 0x0000 - 0xffff, 而流水灯的有效长度为0x0 - 0xf), 之前提到的几种译码器的描述方式均不是很适合本实验的译码器设计. \n在附录的第一部分Verilog HDL基本语法中, 我们讲到了条件运算符. 我们可以使用条件运算符 ? : 进行译码. 在 ? 后的表达式中写需要访问的外设的地址, : 后则为对应外设的使能端. 这样描述译码器只使用了 assign 语句, 简单直观, 同时避免了使用 always 语句描述组合逻辑时容易出现的毛刺等问题. \nassign P0_HSEL = (HADDR[31:16] == 16'h0000) ? Port0_en : 1'b0; \nassign P1_HSEL = (HADDR[31:16] == 16'h2000) ? Port1_en : 1'b0; \nassign P3_HSEL = (HADDR[31:4] == 28'h4000000) ? Port3_en : 1'b0;\nassign P4_HSEL = (HADDR[31:4] == 28'h4000002) ? Port4_en : 1'b0;\n\n上面的四行代码展示了本次实验中的总线译码器的设计方法. 我们以第一行代码为例, 如果地址位的前 16 位为16'h0000, 则把 Port0_en (也就是指令存储器)的使能信号赋给片选信号, 代表总线现在对指令存储器进行操作. 之后的代码也是同理.\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2022-01-14 22:20:17  "},"faq/introduction.html":{"url":"faq/introduction.html","title":"常见问题","keywords":"","body":"常见问题\n课程实验的构成\n课程实验分为 LAB0~LAB5, LAB0 介绍实验用到的工具, LAB1~LAB4 循序渐进, 引导大家在 FPGA 上构建 SoC 原型系统.\n其中 LAB1~LAB4 需要提交实验报告, 根据完成情况获得 0~12 分(课程总成绩为 100 分).\n实验考试时我们会给出比特流文件和挖空后的汇编程序, 大家需要携带个人电脑, 根据具体题目的要求补充汇编程序实现相应的功能.\n根据正确填空的数量获得 0~8 分.\n 关于实验考试难度说明实验考试难度会略高于课程实验内容, 与思考题难度基本持平.我们强调, 在实验考试中获得高分的途径只有一条: 通过不断的练习掌握汇编程序设计以及软硬协同的相关技巧.\n前置知识\n为了更好地理解本课程实验, 需要有数字电路和硬件描述语言的基础. 如果对这部分不熟悉, 可以阅读我们的知乎专栏.\n由于多方面的客观原因, 我们发现参与本课程学习的同学软件编程能力普遍较弱. 因此我们建议你在学习本实验之前仍应该适当回顾 C 语言编程.\n需要学习的工具很多, 实验也很复杂, 我觉得很难\n本实验需要用到的工具, 除 Keil 之外, Modelsim 和 Vivado 都应该在数字电路课程中学习过, 因此需要学习的工具仅是 Keil 而已.\n并且, 对于不熟悉软件操作的同学, 我们已经提供了足够的帮助, 包括讲义和 B站录播, \n因此我们认为在软件操作上不会存在太大的障碍.\n实验内容经过几次版本迭代以后, 基本已降低到简单难度, 如果你认为现在的难度依然过高, 一方面可能是之前的课程没有给你足够的训练, 另一方面可能是你的态度不够端正, 不愿意面对我们设置的挑战, 或许你应该思考自己能否应付以后日渐困难的学习/工作. 在工作中, 不会有写好的讲义告诉你每一步该怎么做, 也不会有人像助教一样耐心地解答你的各种疑问. 所以, 抓住机会吧.\n尽管我们已经尽最大的努力使得你能够获得更高效的训练, 但在学习实验的过程中建立对计算机系统的认识依然需要你投入大量的时间. 这不仅仅是学习知识, 也是学习解决问题的一种方法, 即「从实践中来, 到实践中去」. \n我想要在公开的地方分享代码, 报告或者心得\n如果你很强, 我们鼓励你在私下帮助完成实验有困难的同学, 前提是不违反学术诚信.\n在公开的地方分享你解决问题的思路, 不仅会让某些同学失去锻炼自己的机会, 也会破坏课程的公平性.\n顺带一提的是, 本门课程的助教经验丰富, 如果你在没有亲手做实验的前提下写出了实验报告, 是一定会被发现的. 这属于违反学术诚信的行为, 如何处理请自行脑补.\n希望大家和我们一起使这门课程变得更好.\n什么样的问题需要自己解决\n\n讲义能回答的问题\n软件的操作问题\n随手 Google 可以得到答案的问题\n\n当然, 如果你经过思考和不懈努力依然有无法解决的问题, 欢迎向助教或老师提问. 但如果你的提问没有体现出你的思考/尝试过程, 可能不会得到有用的回复, 请知悉.\n努力了也难以完成实验\n如果你独立思考并投入了很多时间依然无法正常完成实验, 有可能是你在某些关键问题上理解出了偏差, 导致努力的方向错了. 这时候你应该主动找老师或者助教聊聊, 回到正确的方向上, 相信问题能够迎刃而解.\n我觉得实验指导书写得不好\n欢迎随时给实验指导书和网站的维护者(fengrui98 AT hotmail.com)发邮件详细讨论. 如果我们认为你提出的意见对本实验的改进有重大意义, 我们会将你加入贡献名单中.\n我想深入学习 SoC 设计\n\n自己看书或 B 站视频自学\n在选择本课程的后半学期选择挑战性课程「微处理器与片上系统设计」\n在实习报名时选择 SoC 相关的企业和实习岗位\n参加“集创赛”中的 SoC 赛道相关杯赛, “以赛促学”\n在研究生阶段选择实验课程「片上系统设计与实现」\n报考智能化芯片与系统设计团队等从事 SoC 研究的科研团队的硕士/博士研究生\n\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-26 15:09:16  "},"about/introduction.html":{"url":"about/introduction.html","title":"About","keywords":"","body":"关于本网页\n本网页为电子科技大学示范性微电子学院为集成电路设计与集成系统专业同学开设的「微处理器系统结构与嵌入式系统设计」课程配套实验线上教学网站.该课程前身为「微型计算机原理与接口技术」, 课程后于 2009 年改为现名, 并对课程内容进行了重大改革和升级.随着集成电路技术的高速发展, 现代集成电路已经演变成为以处理器为核心, 包括专用加速器、接口电路、转换电路在内的单片化集成系统. 原有的课程内容已不适宜于培养集成电路设计人才. 2018 年电子科技大学示范性微电子学院独立组成了「微处理器系统结构与嵌入式系统设计」课程组, 于 2019 年春季学期正式开出专门面向集成电路设计与集成系统专业同学的课程. 本课程以培养熟练掌握微处理器 IP 应用与片上系统软硬件设计的高端设计人才为目标, 以如何设计片上计算机系统为主线来组织课程. 本课程配套实验主要讲授基于 Arm Cortex M0 系列处理器软核IP如何在 FPGA 上构建 SoC 原型系统. 整个实验分为工具使用、软件编程、处理器 IP 使用与 SoC 构建、外围 IP 设计与集成、中断系统与人机接口等五个方面, 希望通过本实验的学习让同学们更好地理解和掌握「微处理器系统结构与嵌入式系统设计」讲授的内容. \n在此感谢所有为本课程付出的老师和同学们.\n贡献名单\n 课程组教师组长: 黄乐天副组长: 廖永波授课教师(排名不分先后): 刘红星, 邓兴成, 王刚, 陈骏莲\n\n 历届助教(按担任助教时间排序)赵天津: 2019 年担任课程助教, 开发了第一版课程实验, 现就职于平头哥半导体有限公司.明小满: 2019 年担任课程助教, 现就职于平头哥半导体有限公司.彭吉安: 2020 年担任课程助教, 参与编写实验指导书, 现就读于香港科技大学.王梓任: 2020 年担任课程助教, 参与课程实验的改进, 现研三在读, 已签约平头哥半导体有限公司.何甜: 2021 年担任课程助教, 现研二在读.刘仰猛: 2021 年担任课程助教, 现研二在读.刘丰瑞: 2021 年担任课程助教, 参与编写实验指导书和网站建设, 现研二在读.曹文旭: 2022 年担任课程助教, 参与网站建设, 现研一在读.梁一凡: 2022 年担任课程助教, 参与网站建设, 现研一在读.江凯: 2022 年担任课程助教, 参与网站建设, 现研一在读.\n许可协议\n本项目部分网页风格以及 GitBook 部分插件的定制参考了南京大学ICS课程实验主页, 在此表示感谢.\n本项目采用知识共享署名-非商业性使用-相同方式共享 3.0 中国大陆许可协议进行许可. 要查看该许可协议, \n可访问这里, 或者写信到 Creative Commons, PO Box 1866, Mountain View, CA 94042, USA.\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-15 16:30:15  "}}}