<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xA;report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1353.180 ; gain = 519.297&#xD;&#xA;Contents of report file './report/comp_d_map_timing_synth.rpt' is as follows:&#xD;&#xA;Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;------------------------------------------------------------------------------------&#xD;&#xA;| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018&#xD;&#xA;| Date         : Wed Jun  5 20:47:02 2019&#xD;&#xA;| Host         : Laszlo-LPT running 64-bit major release  (build 9200)&#xD;&#xA;| Command      : report_timing_summary -file ./report/comp_d_map_timing_synth.rpt&#xD;&#xA;| Design       : bd_0_wrapper&#xD;&#xA;| Device       : 7z020-clg484&#xD;&#xA;| Speed File   : -1  PRODUCTION 1.11 2014-09-11&#xD;&#xA;------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Timing Summary Report&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timer Settings&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;  Enable Multi Corner Analysis               :  Yes&#xD;&#xA;  Enable Pessimism Removal                   :  Yes&#xD;&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xD;&#xA;  Enable Input Delay Default Clock           :  No&#xD;&#xA;  Enable Preset / Clear Arcs                 :  No&#xD;&#xA;  Disable Flight Delays                      :  No&#xD;&#xA;  Ignore I/O Paths                           :  No&#xD;&#xA;  Timing Early Launch at Borrowing Latches   :  false&#xD;&#xA;&#xD;&#xA;  Corner  Analyze    Analyze    &#xD;&#xA;  Name    Max Paths  Min Paths  &#xD;&#xA;  ------  ---------  ---------  &#xD;&#xA;  Slow    Yes        Yes        &#xD;&#xA;  Fast    Yes        Yes        &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;check_timing report&#xD;&#xA;&#xD;&#xA;Table of Contents&#xD;&#xA;-----------------&#xD;&#xA;1. checking no_clock&#xD;&#xA;2. checking constant_clock&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;9. checking loops&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;12. checking latch_loops&#xD;&#xA;&#xD;&#xA;1. checking no_clock&#xD;&#xA;--------------------&#xD;&#xA; There are 0 register/latch pins with no clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;2. checking constant_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with constant_clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;-----------------------------&#xD;&#xA; There are 0 register/latch pins which need pulse_width check&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;--------------------------------------------&#xD;&#xA; There are 0 pins that are not constrained for maximum delay.&#xD;&#xA;&#xD;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;--------------------------&#xD;&#xA; There are 134 input ports with no input delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;---------------------------&#xD;&#xA; There are 258 ports with no output delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with multiple clocks.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;----------------------------&#xD;&#xA; There are 0 generated clocks that are not connected to a clock source.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;9. checking loops&#xD;&#xA;-----------------&#xD;&#xA; There are 0 combinational loops in the design.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;--------------------------------&#xD;&#xA; There are 0 input ports with partial input delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;---------------------------------&#xD;&#xA; There are 0 ports with partial output delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;12. checking latch_loops&#xD;&#xA;------------------------&#xD;&#xA; There are 0 combinational latch loops in the design through latch input&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Design Timing Summary&#xD;&#xA;| ---------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;      2.528        0.000                      0                 6191        0.219        0.000                      0                 6191        4.020        0.000                       0                  3000  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;All user specified timing constraints are met.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Clock Summary&#xD;&#xA;| -------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock   Waveform(ns)       Period(ns)      Frequency(MHz)&#xD;&#xA;-----   ------------       ----------      --------------&#xD;&#xA;ap_clk  {0.000 5.000}      10.000          100.000         &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Intra Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;ap_clk              2.528        0.000                      0                 6191        0.219        0.000                      0                 6191        4.020        0.000                       0                  3000  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Inter Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Other Path Groups Table&#xD;&#xA;| -----------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timing Details&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;From Clock:  ap_clk&#xD;&#xA;  To Clock:  ap_clk&#xD;&#xA;&#xD;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        2.528ns,  Total Violation        0.000ns&#xD;&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns&#xD;&#xA;PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Max Delay Paths&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Slack (MET) :             2.528ns  (required time - arrival time)&#xD;&#xA;  Source:                 bd_0_i/hls_inst/U0/j_cast_i_reg_811_reg[1]/C&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Destination:            bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[29]/D&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Path Group:             ap_clk&#xD;&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xD;&#xA;  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)&#xD;&#xA;  Data Path Delay:        7.497ns  (logic 5.386ns (71.838%)  route 2.111ns (28.162%))&#xD;&#xA;  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=2)&#xD;&#xA;  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)&#xD;&#xA;    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) &#xD;&#xA;    Source Clock Delay      (SCD):    0.973ns&#xD;&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xD;&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xD;&#xA;    Total System Jitter     (TSJ):    0.071ns&#xD;&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xD;&#xA;    Discrete Jitter          (DJ):    0.000ns&#xD;&#xA;    Phase Error              (PE):    0.000ns&#xD;&#xA;&#xD;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=3001, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/j_cast_i_reg_811_reg[1]/C&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/j_cast_i_reg_811_reg[1]/Q&#xD;&#xA;                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/U0/j_cast_i_reg_811[1]&#xD;&#xA;                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/U0/tmp_i_i_9_fu_575_p2_i_26/O&#xD;&#xA;                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/U0/tmp_i_i_9_fu_575_p2_i_26_n_2&#xD;&#xA;                         CARRY4 (Prop_carry4_S[1]_CO[3])&#xD;&#xA;                                                      0.533     2.813 r  bd_0_i/hls_inst/U0/tmp_i_i_9_fu_575_p2_i_7/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/U0/tmp_i_i_9_fu_575_p2_i_7_n_2&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     2.939 r  bd_0_i/hls_inst/U0/tmp_i_i_9_fu_575_p2_i_6/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/U0/tmp_i_i_9_fu_575_p2_i_6_n_2&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_O[0])&#xD;&#xA;                                                      0.232     3.171 r  bd_0_i/hls_inst/U0/tmp_i_i_9_fu_575_p2_i_5/O[0]&#xD;&#xA;                         net (fo=41, unplaced)        0.800     3.971    bd_0_i/hls_inst/U0/clj_fu_521_p2[8]&#xD;&#xA;                         DSP48E1 (Prop_dsp48e1_C[47]_P[1])&#xD;&#xA;                                                      1.995     5.966 r  bd_0_i/hls_inst/U0/tmp_i_i_9_fu_575_p2/P[1]&#xD;&#xA;                         net (fo=2, unplaced)         0.800     6.765    bd_0_i/hls_inst/U0/tmp_i_i_9_fu_575_p2__0[1]&#xD;&#xA;                         LUT2 (Prop_lut2_I0_O)        0.124     6.889 r  bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889[3]_i_4/O&#xD;&#xA;                         net (fo=1, unplaced)         0.000     6.889    bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889[3]_i_4_n_2&#xD;&#xA;                         CARRY4 (Prop_carry4_S[1]_CO[3])&#xD;&#xA;                                                      0.533     7.422 r  bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[3]_i_1/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.009     7.431    bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[3]_i_1_n_2&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     7.548 r  bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[7]_i_1/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     7.548    bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[7]_i_1_n_2&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     7.665 r  bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[11]_i_1/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     7.665    bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[11]_i_1_n_2&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     7.782 r  bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[15]_i_1/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     7.782    bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[15]_i_1_n_2&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     7.899 r  bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[19]_i_1/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     7.899    bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[19]_i_1_n_2&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     8.016 r  bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[23]_i_1/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     8.016    bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[23]_i_1_n_2&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     8.133 r  bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[27]_i_1/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     8.133    bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[27]_i_1_n_2&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_O[1])&#xD;&#xA;                                                      0.337     8.470 r  bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[31]_i_1/O[1]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     8.470    bd_0_i/hls_inst/U0/left_m_img_sum_fu_584_p2[29]&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[29]/D&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;&#xD;&#xA;                         (clock ap_clk rise edge)    10.000    10.000 r  &#xD;&#xA;                                                      0.000    10.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=3001, unset)         0.924    10.924    bd_0_i/hls_inst/U0/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[29]/C&#xD;&#xA;                         clock pessimism              0.000    10.924    &#xD;&#xA;                         clock uncertainty           -0.035    10.889    &#xD;&#xA;                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/U0/IMG_BUS_addr_1_reg_889_reg[29]&#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         required time                         10.998    &#xD;&#xA;                         arrival time                          -8.470    &#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         slack                                  2.528    &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Min Delay Paths&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Slack (MET) :             0.219ns  (arrival time - required time)&#xD;&#xA;  Source:                 bd_0_i/hls_inst/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/rs_rreq/data_p1_reg[10]/C&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Destination:            bd_0_i/hls_inst/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5/D&#xD;&#xA;                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Path Group:             ap_clk&#xD;&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xD;&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xD;&#xA;  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))&#xD;&#xA;  Logic Levels:           0  &#xD;&#xA;  Clock Path Skew:        0.022ns (DCD - SCD - CPR)&#xD;&#xA;    Destination Clock Delay (DCD):    0.432ns&#xD;&#xA;    Source Clock Delay      (SCD):    0.410ns&#xD;&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xD;&#xA;&#xD;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=3001, unset)         0.410     0.410    bd_0_i/hls_inst/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/rs_rreq/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/rs_rreq/data_p1_reg[10]/C&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/rs_rreq/data_p1_reg[10]/Q&#xD;&#xA;                         net (fo=1, unplaced)         0.141     0.715    bd_0_i/hls_inst/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[21]_0[9]&#xD;&#xA;                         SRL16E                                       r  bd_0_i/hls_inst/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5/D&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=3001, unset)         0.432     0.432    bd_0_i/hls_inst/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/ap_clk&#xD;&#xA;                         SRL16E                                       r  bd_0_i/hls_inst/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5/CLK&#xD;&#xA;                         clock pessimism              0.000     0.432    &#xD;&#xA;                         SRL16E (Hold_srl16e_CLK_D)&#xD;&#xA;                                                      0.064     0.496    bd_0_i/hls_inst/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5&#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         required time                         -0.496    &#xD;&#xA;                         arrival time                           0.715    &#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         slack                                  0.219    &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Pulse Width Checks&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Clock Name:         ap_clk&#xD;&#xA;Waveform(ns):       { 0.000 5.000 }&#xD;&#xA;Period(ns):         10.000&#xD;&#xA;Sources:            { ap_clk }&#xD;&#xA;&#xD;&#xA;Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xD;&#xA;Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056                bd_0_i/hls_inst/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKARDCLK&#xD;&#xA;Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020                bd_0_i/hls_inst/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5/CLK&#xD;&#xA;High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020                bd_0_i/hls_inst/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5/CLK&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;HLS EXTRACTION: calculating BRAM count: (4 bram18) + 2 * (0 bram36)&#xD;&#xA;HLS EXTRACTION: synth area_totals:  0 53200 106400 220 280 0 0&#xD;&#xA;HLS EXTRACTION: synth area_current: 0 1893 2828 2 4 0 164 0 0 0&#xD;&#xA;HLS EXTRACTION: generated E:/Git/Thesis_SGM_FPGA/hw_sgm/solution1/impl/report/vhdl/comp_d_map_export.xml&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Implementation tool: Xilinx Vivado v.2018.3&#xD;&#xA;Project:             hw_sgm&#xD;&#xA;Solution:            solution1&#xD;&#xA;Device target:       xc7z020clg484-1&#xD;&#xA;Report date:         Wed Jun 05 20:47:02 +0300 2019&#xD;&#xA;&#xD;&#xA;#=== Post-Synthesis Resource usage ===&#xD;&#xA;SLICE:            0&#xD;&#xA;LUT:           1893&#xD;&#xA;FF:            2828&#xD;&#xA;DSP:              2&#xD;&#xA;BRAM:             4&#xD;&#xA;SRL:            164&#xD;&#xA;#=== Final timing ===&#xD;&#xA;CP required:    10.000&#xD;&#xA;CP achieved post-synthesis:    7.472&#xD;&#xA;Timing met&#xD;&#xA;&#xD;&#xA;HLS EXTRACTION: generated E:/Git/Thesis_SGM_FPGA/hw_sgm/solution1/impl/report/vhdl/comp_d_map_export.rpt" projectName="hw_sgm" solutionName="solution1" date="2019-06-05T20:47:03.047+0300" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xD;&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="hw_sgm" solutionName="solution1" date="2019-06-05T20:46:41.096+0300" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 801.391 ; gain = 427.648&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 855.875 ; gain = 482.133&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 855.949 ; gain = 482.207&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 865.719 ; gain = 491.977&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 865.719 ; gain = 491.977&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 865.719 ; gain = 491.977&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 865.719 ; gain = 491.977&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 865.719 ; gain = 491.977&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 865.719 ; gain = 491.977&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 865.719 ; gain = 491.977&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report BlackBoxes: &#xD;&#xA;+------+----------------+----------+&#xD;&#xA;|      |BlackBox name   |Instances |&#xD;&#xA;+------+----------------+----------+&#xD;&#xA;|1     |bd_0_hls_inst_0 |         1|&#xD;&#xA;+------+----------------+----------+&#xD;&#xA;&#xD;&#xA;Report Cell Usage: &#xD;&#xA;+------+-----------------------+------+&#xD;&#xA;|      |Cell                   |Count |&#xD;&#xA;+------+-----------------------+------+&#xD;&#xA;|1     |bd_0_hls_inst_0_bbox_0 |     1|&#xD;&#xA;+------+-----------------------+------+&#xD;&#xA;&#xD;&#xA;Report Instance Areas: &#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;|      |Instance |Module |Cells |&#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;|1     |top      |       |   374|&#xD;&#xA;|2     |  bd_0_i |bd_0   |   374|&#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 865.719 ; gain = 491.977&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 865.719 ; gain = 216.031&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 865.719 ; gain = 491.977" projectName="hw_sgm" solutionName="solution1" date="2019-06-05T20:46:36.076+0300" type="Warning"/>
        <logs message="CRITICAL WARNING: [BD 41-1265] Different peripherals &lt;/m_axi_IMG_BUS/Reg> and &lt;/m_axi_COST_BUS/Reg> are mapped into related masters &lt;/hls_inst/Data_m_axi_IMG_BUS> and &lt;/hls_inst/Data_m_axi_COST_BUS> at the same offset 0x44A00000 [ 64K ]&#xD;&#xA;VHDL Output written to : E:/Git/Thesis_SGM_FPGA/hw_sgm/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd&#xD;&#xA;VHDL Output written to : E:/Git/Thesis_SGM_FPGA/hw_sgm/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/sim/bd_0.vhd&#xD;&#xA;VHDL Output written to : E:/Git/Thesis_SGM_FPGA/hw_sgm/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd" projectName="hw_sgm" solutionName="solution1" date="2019-06-05T20:44:41.745+0300" type="Warning"/>
        <logs message="WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.&#xD;&#xA;&#x9;CLK_DOMAIN=bd_0_ap_clk_0 &#xD;&#xA;Wrote  : &lt;E:\Git\Thesis_SGM_FPGA\hw_sgm\solution1\impl\vhdl\project.srcs\sources_1\bd\bd_0\bd_0.bd> &#xD;&#xA;VHDL Output written to : E:/Git/Thesis_SGM_FPGA/hw_sgm/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd&#xD;&#xA;VHDL Output written to : E:/Git/Thesis_SGM_FPGA/hw_sgm/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/sim/bd_0.vhd&#xD;&#xA;VHDL Output written to : E:/Git/Thesis_SGM_FPGA/hw_sgm/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd&#xD;&#xA;Using BD top: bd_0_wrapper" projectName="hw_sgm" solutionName="solution1" date="2019-06-05T20:44:41.453+0300" type="Warning"/>
        <logs message="CRITICAL WARNING: [BD 41-1265] Different peripherals &lt;/m_axi_IMG_BUS/Reg> and &lt;/m_axi_COST_BUS/Reg> are mapped into related masters &lt;/hls_inst/Data_m_axi_IMG_BUS> and &lt;/hls_inst/Data_m_axi_COST_BUS> at the same offset 0x44A00000 [ 64K ]" projectName="hw_sgm" solutionName="solution1" date="2019-06-05T20:44:40.757+0300" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
