# arc\_arc700

- Highly configurable 32-bit processor core
- Linux acceleration package including shared library address space identifier (ASID) support in MMU and load lock/store conditional instructions
- MMU-based memory solution supports Linux and other high-end operating systems
- Built-in DSP features include instruction and register extensions that accelerate signal processing algorithms
- Optional DesignWare ARC XY Advanced DSP solution delivers the performance of dedicated DSP cores, allowing external logic and DSP blocks to be eliminated
- DesignWare ARCompact™ 16-/32-bit Instruction Set Architecture reduces code size by up to 40 percent compared to 32-bit only instruction sets
- JTAG debug port and optional embedded hardware breakpoints facilitate software debug
- Delivered as synthesizable RTL source code (Verilog®), fully compatible with industry standard design methodologies and tool flows

[source](https://www.synopsys.com/dw/ipdir.php?ds=arc_770d "https://www.synopsys.com/dw/ipdir.php?ds=arc_770d")

## Download Packages

HTTP [https://downloads.openwrt.org/releases/packages-18.06/arc\_arc700/](https://downloads.openwrt.org/releases/packages-18.06/arc_arc700/ "https://downloads.openwrt.org/releases/packages-18.06/arc_arc700/") FTP [ftp://ftp.halifax.rwth-aachen.de/lede/releases/packages-18.06/arc\_arc700/](ftp://ftp.halifax.rwth-aachen.de/lede/releases/packages-18.06/arc_arc700/ "ftp://ftp.halifax.rwth-aachen.de/lede/releases/packages-18.06/arc_arc700/")

See [Mirrors](/downloads#mirrors "downloads") for more download sites.

## Devices with this instructionset
