<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › tile › kernel › irq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>irq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2010 Tilera Corporation. All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is free software; you can redistribute it and/or</span>
<span class="cm"> *   modify it under the terms of the GNU General Public License</span>
<span class="cm"> *   as published by the Free Software Foundation, version 2.</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is distributed in the hope that it will be useful, but</span>
<span class="cm"> *   WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *   MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, GOOD TITLE or</span>
<span class="cm"> *   NON INFRINGEMENT.  See the GNU General Public License for</span>
<span class="cm"> *   more details.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/seq_file.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/kernel_stat.h&gt;</span>
<span class="cp">#include &lt;linux/uaccess.h&gt;</span>
<span class="cp">#include &lt;hv/drv_pcie_rc_intf.h&gt;</span>
<span class="cp">#include &lt;arch/spr_def.h&gt;</span>
<span class="cp">#include &lt;asm/traps.h&gt;</span>

<span class="cm">/* Bit-flag stored in irq_desc-&gt;chip_data to indicate HW-cleared irqs. */</span>
<span class="cp">#define IS_HW_CLEARED 1</span>

<span class="cm">/*</span>
<span class="cm"> * The set of interrupts we enable for arch_local_irq_enable().</span>
<span class="cm"> * This is initialized to have just a single interrupt that the kernel</span>
<span class="cm"> * doesn&#39;t actually use as a sentinel.  During kernel init,</span>
<span class="cm"> * interrupts are added as the kernel gets prepared to support them.</span>
<span class="cm"> * NOTE: we could probably initialize them all statically up front.</span>
<span class="cm"> */</span>
<span class="n">DEFINE_PER_CPU</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">,</span> <span class="n">interrupts_enabled_mask</span><span class="p">)</span> <span class="o">=</span>
  <span class="n">INITIAL_INTERRUPTS_ENABLED</span><span class="p">;</span>
<span class="n">EXPORT_PER_CPU_SYMBOL</span><span class="p">(</span><span class="n">interrupts_enabled_mask</span><span class="p">);</span>

<span class="cm">/* Define per-tile device interrupt statistics state. */</span>
<span class="n">DEFINE_PER_CPU</span><span class="p">(</span><span class="n">irq_cpustat_t</span><span class="p">,</span> <span class="n">irq_stat</span><span class="p">)</span> <span class="n">____cacheline_internodealigned_in_smp</span><span class="p">;</span>
<span class="n">EXPORT_PER_CPU_SYMBOL</span><span class="p">(</span><span class="n">irq_stat</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Define per-tile irq disable mask; the hardware/HV only has a single</span>
<span class="cm"> * mask that we use to implement both masking and disabling.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">DEFINE_PER_CPU</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">,</span> <span class="n">irq_disable_mask</span><span class="p">)</span>
	<span class="n">____cacheline_internodealigned_in_smp</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * Per-tile IRQ nesting depth.  Used to make sure we enable newly</span>
<span class="cm"> * enabled IRQs before exiting the outermost interrupt.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">DEFINE_PER_CPU</span><span class="p">(</span><span class="kt">int</span><span class="p">,</span> <span class="n">irq_depth</span><span class="p">);</span>

<span class="cm">/* State for allocating IRQs on Gx. */</span>
<span class="cp">#if CHIP_HAS_IPI()</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">available_irqs</span> <span class="o">=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_RESCHEDULE</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">available_irqs_lock</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cp">#if CHIP_HAS_IPI()</span>
<span class="cm">/* Use SPRs to manipulate device interrupts. */</span>
<span class="cp">#define mask_irqs(irq_mask) __insn_mtspr(SPR_IPI_MASK_SET_K, irq_mask)</span>
<span class="cp">#define unmask_irqs(irq_mask) __insn_mtspr(SPR_IPI_MASK_RESET_K, irq_mask)</span>
<span class="cp">#define clear_irqs(irq_mask) __insn_mtspr(SPR_IPI_EVENT_RESET_K, irq_mask)</span>
<span class="cp">#else</span>
<span class="cm">/* Use HV to manipulate device interrupts. */</span>
<span class="cp">#define mask_irqs(irq_mask) hv_disable_intr(irq_mask)</span>
<span class="cp">#define unmask_irqs(irq_mask) hv_enable_intr(irq_mask)</span>
<span class="cp">#define clear_irqs(irq_mask) hv_clear_intr(irq_mask)</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * The interrupt handling path, implemented in terms of HV interrupt</span>
<span class="cm"> * emulation on TILE64 and TILEPro, and IPI hardware on TILE-Gx.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">tile_dev_intr</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span> <span class="kt">int</span> <span class="n">intnum</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">depth</span> <span class="o">=</span> <span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">irq_depth</span><span class="p">)</span><span class="o">++</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">original_irqs</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">remaining_irqs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">old_regs</span><span class="p">;</span>

<span class="cp">#if CHIP_HAS_IPI()</span>
	<span class="cm">/*</span>
<span class="cm">	 * Pending interrupts are listed in an SPR.  We might be</span>
<span class="cm">	 * nested, so be sure to only handle irqs that weren&#39;t already</span>
<span class="cm">	 * masked by a previous interrupt.  Then, mask out the ones</span>
<span class="cm">	 * we&#39;re going to handle.</span>
<span class="cm">	 */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">masked</span> <span class="o">=</span> <span class="n">__insn_mfspr</span><span class="p">(</span><span class="n">SPR_IPI_MASK_K</span><span class="p">);</span>
	<span class="n">original_irqs</span> <span class="o">=</span> <span class="n">__insn_mfspr</span><span class="p">(</span><span class="n">SPR_IPI_EVENT_K</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">masked</span><span class="p">;</span>
	<span class="n">__insn_mtspr</span><span class="p">(</span><span class="n">SPR_IPI_MASK_SET_K</span><span class="p">,</span> <span class="n">original_irqs</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="cm">/*</span>
<span class="cm">	 * Hypervisor performs the equivalent of the Gx code above and</span>
<span class="cm">	 * then puts the pending interrupt mask into a system save reg</span>
<span class="cm">	 * for us to find.</span>
<span class="cm">	 */</span>
	<span class="n">original_irqs</span> <span class="o">=</span> <span class="n">__insn_mfspr</span><span class="p">(</span><span class="n">SPR_SYSTEM_SAVE_K_3</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="n">remaining_irqs</span> <span class="o">=</span> <span class="n">original_irqs</span><span class="p">;</span>

	<span class="cm">/* Track time spent here in an interrupt context. */</span>
	<span class="n">old_regs</span> <span class="o">=</span> <span class="n">set_irq_regs</span><span class="p">(</span><span class="n">regs</span><span class="p">);</span>
	<span class="n">irq_enter</span><span class="p">();</span>

<span class="cp">#ifdef CONFIG_DEBUG_STACKOVERFLOW</span>
	<span class="cm">/* Debugging check for stack overflow: less than 1/8th stack free? */</span>
	<span class="p">{</span>
		<span class="kt">long</span> <span class="n">sp</span> <span class="o">=</span> <span class="n">stack_pointer</span> <span class="o">-</span> <span class="p">(</span><span class="kt">long</span><span class="p">)</span> <span class="n">current_thread_info</span><span class="p">();</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">sp</span> <span class="o">&lt;</span> <span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">thread_info</span><span class="p">)</span> <span class="o">+</span> <span class="n">STACK_WARN</span><span class="p">)))</span> <span class="p">{</span>
			<span class="n">pr_emerg</span><span class="p">(</span><span class="s">&quot;tile_dev_intr: &quot;</span>
			       <span class="s">&quot;stack overflow: %ld</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			       <span class="n">sp</span> <span class="o">-</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">thread_info</span><span class="p">));</span>
			<span class="n">dump_stack</span><span class="p">();</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="cp">#endif</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">remaining_irqs</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">__ffs</span><span class="p">(</span><span class="n">remaining_irqs</span><span class="p">);</span>
		<span class="n">remaining_irqs</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">);</span>

		<span class="cm">/* Count device irqs; Linux IPIs are counted elsewhere. */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">!=</span> <span class="n">IRQ_RESCHEDULE</span><span class="p">)</span>
			<span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">irq_stat</span><span class="p">).</span><span class="n">irq_dev_intr_count</span><span class="o">++</span><span class="p">;</span>

		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * If we weren&#39;t nested, turn on all enabled interrupts,</span>
<span class="cm">	 * including any that were reenabled during interrupt</span>
<span class="cm">	 * handling.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">depth</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">unmask_irqs</span><span class="p">(</span><span class="o">~</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">irq_disable_mask</span><span class="p">));</span>

	<span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">irq_depth</span><span class="p">)</span><span class="o">--</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Track time spent against the current process again and</span>
<span class="cm">	 * process any softirqs if they are waiting.</span>
<span class="cm">	 */</span>
	<span class="n">irq_exit</span><span class="p">();</span>
	<span class="n">set_irq_regs</span><span class="p">(</span><span class="n">old_regs</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * Remove an irq from the disabled mask.  If we&#39;re in an interrupt</span>
<span class="cm"> * context, defer enabling the HW interrupt until we leave.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">tile_irq_chip_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">get_cpu_var</span><span class="p">(</span><span class="n">irq_disable_mask</span><span class="p">)</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">irq_depth</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">unmask_irqs</span><span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">put_cpu_var</span><span class="p">(</span><span class="n">irq_disable_mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Add an irq to the disabled mask.  We disable the HW interrupt</span>
<span class="cm"> * immediately so that there&#39;s no possibility of it firing.  If we&#39;re</span>
<span class="cm"> * in an interrupt context, the return path is careful to avoid</span>
<span class="cm"> * unmasking a newly disabled interrupt.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">tile_irq_chip_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">get_cpu_var</span><span class="p">(</span><span class="n">irq_disable_mask</span><span class="p">)</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">mask_irqs</span><span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">put_cpu_var</span><span class="p">(</span><span class="n">irq_disable_mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Mask an interrupt. */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">tile_irq_chip_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mask_irqs</span><span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Unmask an interrupt. */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">tile_irq_chip_unmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">unmask_irqs</span><span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Clear an interrupt before processing it so that any new assertions</span>
<span class="cm"> * will trigger another irq.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">tile_irq_chip_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">)</span> <span class="o">!=</span> <span class="n">IS_HW_CLEARED</span><span class="p">)</span>
		<span class="n">clear_irqs</span><span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * For per-cpu interrupts, we need to avoid unmasking any interrupts</span>
<span class="cm"> * that we disabled via disable_percpu_irq().</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">tile_irq_chip_eoi</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">irq_disable_mask</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">)))</span>
		<span class="n">unmask_irqs</span><span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">tile_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;tile_irq_chip&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_enable</span> <span class="o">=</span> <span class="n">tile_irq_chip_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_disable</span> <span class="o">=</span> <span class="n">tile_irq_chip_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span> <span class="o">=</span> <span class="n">tile_irq_chip_ack</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_eoi</span> <span class="o">=</span> <span class="n">tile_irq_chip_eoi</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">tile_irq_chip_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">tile_irq_chip_unmask</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">init_IRQ</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ipi_init</span><span class="p">();</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">setup_irq_regs</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Enable interrupt delivery. */</span>
	<span class="n">unmask_irqs</span><span class="p">(</span><span class="o">~</span><span class="mi">0UL</span><span class="p">);</span>
<span class="cp">#if CHIP_HAS_IPI()</span>
	<span class="n">arch_local_irq_unmask</span><span class="p">(</span><span class="n">INT_IPI_K</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">tile_irq_activate</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">int</span> <span class="n">tile_irq_type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * We use handle_level_irq() by default because the pending</span>
<span class="cm">	 * interrupt vector (whether modeled by the HV on TILE64 and</span>
<span class="cm">	 * TILEPro or implemented in hardware on TILE-Gx) has</span>
<span class="cm">	 * level-style semantics for each bit.  An interrupt fires</span>
<span class="cm">	 * whenever a bit is high, not just at edges.</span>
<span class="cm">	 */</span>
	<span class="n">irq_flow_handler_t</span> <span class="n">handle</span> <span class="o">=</span> <span class="n">handle_level_irq</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tile_irq_type</span> <span class="o">==</span> <span class="n">TILE_IRQ_PERCPU</span><span class="p">)</span>
		<span class="n">handle</span> <span class="o">=</span> <span class="n">handle_percpu_irq</span><span class="p">;</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tile_irq_chip</span><span class="p">,</span> <span class="n">handle</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Flag interrupts that are hardware-cleared so that ack()</span>
<span class="cm">	 * won&#39;t clear them.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tile_irq_type</span> <span class="o">==</span> <span class="n">TILE_IRQ_HW_CLEAR</span><span class="p">)</span>
		<span class="n">irq_set_chip_data</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">IS_HW_CLEARED</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">tile_irq_activate</span><span class="p">);</span>


<span class="kt">void</span> <span class="nf">ack_bad_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;unexpected IRQ trap at vector %02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Generic, controller-independent functions:</span>
<span class="cm"> */</span>

<span class="cp">#if CHIP_HAS_IPI()</span>
<span class="kt">int</span> <span class="nf">create_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">result</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">available_irqs_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">available_irqs</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">result</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">result</span> <span class="o">=</span> <span class="n">__ffs</span><span class="p">(</span><span class="n">available_irqs</span><span class="p">);</span>
		<span class="n">available_irqs</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">result</span><span class="p">);</span>
		<span class="n">dynamic_irq_init</span><span class="p">(</span><span class="n">result</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">available_irqs_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">result</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">create_irq</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">destroy_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">available_irqs_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">available_irqs</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">);</span>
	<span class="n">dynamic_irq_cleanup</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">available_irqs_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">destroy_irq</span><span class="p">);</span>
<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
