//////
/// don't edit! auto-generated by docc: emm.h
////////////////////////////////////////////////////////////
#ifndef emm_h
#define emm_h (){}


#include "ctypes.h"

#pragma pack(1)
#ifdef __cplusplus
  extern "C" {
#endif

#ifndef _DOCC_H_BITOPS_
#define _DOCC_H_BITOPS_ (){}

    #define _bSETMASK_(b)                                      ((b)<32 ? (1<<((b)&31)) : 0)
    #define _NSETMASK_(msb,lsb)                                (_bSETMASK_((msb)+1)-_bSETMASK_(lsb))
    #define _bCLRMASK_(b)                                      (~_bSETMASK_(b))
    #define _NCLRMASK_(msb,lsb)                                (~_NSETMASK_(msb,lsb))
    #define _BFGET_(r,msb,lsb)                                 (_NSETMASK_((msb)-(lsb),0)&((r)>>(lsb)))
    #define _BFSET_(r,msb,lsb,v)                               do{ (r)&=_NCLRMASK_(msb,lsb); (r)|=_NSETMASK_(msb,lsb)&((v)<<(lsb)); }while(0)

#endif



//////
/// 
/// $INTERFACE EMM_BUFF                                 (4,4)
///     # # ----------------------------------------------------------
///     @ 0x00000 EMM                  (P)
///               %unsigned 32 BUFF_0i                   0x0
///     # 0x00004 EMM1                 
///               %unsigned 32 BUFF_1i                   0x0
///     # 0x00008 EMM2                 
///               %unsigned 32 BUFF_2i                   0x0
///     # 0x0000C EMM3                 
///               %unsigned 32 BUFF_3i                   0x0
///     # 0x00010 EMM4                 
///               %unsigned 32 BUFF_4i                   0x0
///     # 0x00014 EMM5                 
///               %unsigned 32 BUFF_5i                   0x0
///     # 0x00018 EMM6                 
///               %unsigned 32 BUFF_6i                   0x0
///     # 0x0001C EMM7                 
///               %unsigned 32 BUFF_7i                   0x0
///     # 0x00020 EMM8                 
///               %unsigned 32 BUFF_8i                   0x0
///     # 0x00024 EMM9                 
///               %unsigned 32 BUFF_9i                   0x0
///     # 0x00028 EMM10                
///               %unsigned 32 BUFF_10i                  0x0
///     # 0x0002C EMM11                
///               %unsigned 32 BUFF_11i                  0x0
///     # 0x00030 EMM12                
///               %unsigned 32 BUFF_12i                  0x0
///     # 0x00034 EMM13                
///               %unsigned 32 BUFF_13i                  0x0
///     # 0x00038 EMM14                
///               %unsigned 32 BUFF_14i                  0x0
///     # 0x0003C EMM15                
///               %unsigned 32 BUFF_15i                  0x0
///     # 0x00040 EMM16                
///               %unsigned 32 BUFF_16i                  0x0
///     # 0x00044 EMM17                
///               %unsigned 32 BUFF_17i                  0x0
///     # 0x00048 EMM18                
///               %unsigned 32 BUFF_18i                  0x0
///     # 0x0004C EMM19                
///               %unsigned 32 BUFF_19i                  0x0
///     # 0x00050 EMM20                
///               %unsigned 32 BUFF_20i                  0x0
///     # 0x00054 EMM21                
///               %unsigned 32 BUFF_21i                  0x0
///     # 0x00058 EMM22                
///               %unsigned 32 BUFF_22i                  0x0
///     # 0x0005C EMM23                
///               %unsigned 32 BUFF_23i                  0x0
///     # 0x00060 EMM24                
///               %unsigned 32 BUFF_24i                  0x0
///     # 0x00064 EMM25                
///               %unsigned 32 BUFF_25i                  0x0
///     # 0x00068 EMM26                
///               %unsigned 32 BUFF_26i                  0x0
///     # 0x0006C EMM27                
///               %unsigned 32 BUFF_27i                  0x0
///     # 0x00070 EMM28                
///               %unsigned 32 BUFF_28i                  0x0
///     # 0x00074 EMM29                
///               %unsigned 32 BUFF_29i                  0x0
///     # 0x00078 EMM30                
///               %unsigned 32 BUFF_30i                  0x0
///     # 0x0007C EMM31                
///               %unsigned 32 BUFF_31i                  0x0
///     # 0x00080 EMM32                
///               %unsigned 32 BUFF_32i                  0x0
///     # 0x00084 EMM33                
///               %unsigned 32 BUFF_33i                  0x0
///     # 0x00088 EMM34                
///               %unsigned 32 BUFF_34i                  0x0
///     # 0x0008C EMM35                
///               %unsigned 32 BUFF_35i                  0x0
///     # 0x00090 EMM36                
///               %unsigned 32 BUFF_36i                  0x0
///     # 0x00094 EMM37                
///               %unsigned 32 BUFF_37i                  0x0
///     # 0x00098 EMM38                
///               %unsigned 32 BUFF_38i                  0x0
///     # 0x0009C EMM39                
///               %unsigned 32 BUFF_39i                  0x0
///     # 0x000A0 EMM40                
///               %unsigned 32 BUFF_40i                  0x0
///     # 0x000A4 EMM41                
///               %unsigned 32 BUFF_41i                  0x0
///     # 0x000A8 EMM42                
///               %unsigned 32 BUFF_42i                  0x0
///     # 0x000AC EMM43                
///               %unsigned 32 BUFF_43i                  0x0
///     # 0x000B0 EMM44                
///               %unsigned 32 BUFF_44i                  0x0
///     # 0x000B4 EMM45                
///               %unsigned 32 BUFF_45i                  0x0
///     # 0x000B8 EMM46                
///               %unsigned 32 BUFF_46i                  0x0
///     # 0x000BC EMM47                
///               %unsigned 32 BUFF_47i                  0x0
///     # 0x000C0 EMM48                
///               %unsigned 32 BUFF_48i                  0x0
///     # 0x000C4 EMM49                
///               %unsigned 32 BUFF_49i                  0x0
///     # 0x000C8 EMM50                
///               %unsigned 32 BUFF_50i                  0x0
///     # 0x000CC EMM51                
///               %unsigned 32 BUFF_51i                  0x0
///     # 0x000D0 EMM52                
///               %unsigned 32 BUFF_52i                  0x0
///     # 0x000D4 EMM53                
///               %unsigned 32 BUFF_53i                  0x0
///     # 0x000D8 EMM54                
///               %unsigned 32 BUFF_54i                  0x0
///     # 0x000DC EMM55                
///               %unsigned 32 BUFF_55i                  0x0
///     # 0x000E0 EMM56                
///               %unsigned 32 BUFF_56i                  0x0
///     # 0x000E4 EMM57                
///               %unsigned 32 BUFF_57i                  0x0
///     # 0x000E8 EMM58                
///               %unsigned 32 BUFF_58i                  0x0
///     # 0x000EC EMM59                
///               %unsigned 32 BUFF_59i                  0x0
///     # 0x000F0 EMM60                
///               %unsigned 32 BUFF_60i                  0x0
///     # 0x000F4 EMM61                
///               %unsigned 32 BUFF_61i                  0x0
///     # 0x000F8 EMM62                
///               %unsigned 32 BUFF_62i                  0x0
///     # 0x000FC EMM63                
///               %unsigned 32 BUFF_63i                  0x0
///     # # ----------------------------------------------------------
/// $ENDOFINTERFACE  # size:     256B, bits:    2048b, padding:     0B
////////////////////////////////////////////////////////////
#ifndef h_EMM_BUFF
#define h_EMM_BUFF (){}

    #define     RA_EMM_BUFF_EMM                                0x0000

    #define     BA_EMM_BUFF_EMM_BUFF_0i                        0x0000
    #define     B16EMM_BUFF_EMM_BUFF_0i                        0x0000
    #define   LSb32EMM_BUFF_EMM_BUFF_0i                           0
    #define   LSb16EMM_BUFF_EMM_BUFF_0i                           0
    #define       bEMM_BUFF_EMM_BUFF_0i                        32
    #define   MSK32EMM_BUFF_EMM_BUFF_0i                           0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM1                               0x0004

    #define     BA_EMM_BUFF_EMM_BUFF_1i                        0x0004
    #define     B16EMM_BUFF_EMM_BUFF_1i                        0x0004
    #define   LSb32EMM_BUFF_EMM_BUFF_1i                           0
    #define   LSb16EMM_BUFF_EMM_BUFF_1i                           0
    #define       bEMM_BUFF_EMM_BUFF_1i                        32
    #define   MSK32EMM_BUFF_EMM_BUFF_1i                           0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM2                               0x0008

    #define     BA_EMM_BUFF_EMM_BUFF_2i                        0x0008
    #define     B16EMM_BUFF_EMM_BUFF_2i                        0x0008
    #define   LSb32EMM_BUFF_EMM_BUFF_2i                           0
    #define   LSb16EMM_BUFF_EMM_BUFF_2i                           0
    #define       bEMM_BUFF_EMM_BUFF_2i                        32
    #define   MSK32EMM_BUFF_EMM_BUFF_2i                           0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM3                               0x000C

    #define     BA_EMM_BUFF_EMM_BUFF_3i                        0x000C
    #define     B16EMM_BUFF_EMM_BUFF_3i                        0x000C
    #define   LSb32EMM_BUFF_EMM_BUFF_3i                           0
    #define   LSb16EMM_BUFF_EMM_BUFF_3i                           0
    #define       bEMM_BUFF_EMM_BUFF_3i                        32
    #define   MSK32EMM_BUFF_EMM_BUFF_3i                           0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM4                               0x0010

    #define     BA_EMM_BUFF_EMM_BUFF_4i                        0x0010
    #define     B16EMM_BUFF_EMM_BUFF_4i                        0x0010
    #define   LSb32EMM_BUFF_EMM_BUFF_4i                           0
    #define   LSb16EMM_BUFF_EMM_BUFF_4i                           0
    #define       bEMM_BUFF_EMM_BUFF_4i                        32
    #define   MSK32EMM_BUFF_EMM_BUFF_4i                           0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM5                               0x0014

    #define     BA_EMM_BUFF_EMM_BUFF_5i                        0x0014
    #define     B16EMM_BUFF_EMM_BUFF_5i                        0x0014
    #define   LSb32EMM_BUFF_EMM_BUFF_5i                           0
    #define   LSb16EMM_BUFF_EMM_BUFF_5i                           0
    #define       bEMM_BUFF_EMM_BUFF_5i                        32
    #define   MSK32EMM_BUFF_EMM_BUFF_5i                           0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM6                               0x0018

    #define     BA_EMM_BUFF_EMM_BUFF_6i                        0x0018
    #define     B16EMM_BUFF_EMM_BUFF_6i                        0x0018
    #define   LSb32EMM_BUFF_EMM_BUFF_6i                           0
    #define   LSb16EMM_BUFF_EMM_BUFF_6i                           0
    #define       bEMM_BUFF_EMM_BUFF_6i                        32
    #define   MSK32EMM_BUFF_EMM_BUFF_6i                           0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM7                               0x001C

    #define     BA_EMM_BUFF_EMM_BUFF_7i                        0x001C
    #define     B16EMM_BUFF_EMM_BUFF_7i                        0x001C
    #define   LSb32EMM_BUFF_EMM_BUFF_7i                           0
    #define   LSb16EMM_BUFF_EMM_BUFF_7i                           0
    #define       bEMM_BUFF_EMM_BUFF_7i                        32
    #define   MSK32EMM_BUFF_EMM_BUFF_7i                           0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM8                               0x0020

    #define     BA_EMM_BUFF_EMM_BUFF_8i                        0x0020
    #define     B16EMM_BUFF_EMM_BUFF_8i                        0x0020
    #define   LSb32EMM_BUFF_EMM_BUFF_8i                           0
    #define   LSb16EMM_BUFF_EMM_BUFF_8i                           0
    #define       bEMM_BUFF_EMM_BUFF_8i                        32
    #define   MSK32EMM_BUFF_EMM_BUFF_8i                           0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM9                               0x0024

    #define     BA_EMM_BUFF_EMM_BUFF_9i                        0x0024
    #define     B16EMM_BUFF_EMM_BUFF_9i                        0x0024
    #define   LSb32EMM_BUFF_EMM_BUFF_9i                           0
    #define   LSb16EMM_BUFF_EMM_BUFF_9i                           0
    #define       bEMM_BUFF_EMM_BUFF_9i                        32
    #define   MSK32EMM_BUFF_EMM_BUFF_9i                           0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM10                              0x0028

    #define     BA_EMM_BUFF_EMM_BUFF_10i                       0x0028
    #define     B16EMM_BUFF_EMM_BUFF_10i                       0x0028
    #define   LSb32EMM_BUFF_EMM_BUFF_10i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_10i                          0
    #define       bEMM_BUFF_EMM_BUFF_10i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_10i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM11                              0x002C

    #define     BA_EMM_BUFF_EMM_BUFF_11i                       0x002C
    #define     B16EMM_BUFF_EMM_BUFF_11i                       0x002C
    #define   LSb32EMM_BUFF_EMM_BUFF_11i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_11i                          0
    #define       bEMM_BUFF_EMM_BUFF_11i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_11i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM12                              0x0030

    #define     BA_EMM_BUFF_EMM_BUFF_12i                       0x0030
    #define     B16EMM_BUFF_EMM_BUFF_12i                       0x0030
    #define   LSb32EMM_BUFF_EMM_BUFF_12i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_12i                          0
    #define       bEMM_BUFF_EMM_BUFF_12i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_12i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM13                              0x0034

    #define     BA_EMM_BUFF_EMM_BUFF_13i                       0x0034
    #define     B16EMM_BUFF_EMM_BUFF_13i                       0x0034
    #define   LSb32EMM_BUFF_EMM_BUFF_13i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_13i                          0
    #define       bEMM_BUFF_EMM_BUFF_13i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_13i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM14                              0x0038

    #define     BA_EMM_BUFF_EMM_BUFF_14i                       0x0038
    #define     B16EMM_BUFF_EMM_BUFF_14i                       0x0038
    #define   LSb32EMM_BUFF_EMM_BUFF_14i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_14i                          0
    #define       bEMM_BUFF_EMM_BUFF_14i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_14i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM15                              0x003C

    #define     BA_EMM_BUFF_EMM_BUFF_15i                       0x003C
    #define     B16EMM_BUFF_EMM_BUFF_15i                       0x003C
    #define   LSb32EMM_BUFF_EMM_BUFF_15i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_15i                          0
    #define       bEMM_BUFF_EMM_BUFF_15i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_15i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM16                              0x0040

    #define     BA_EMM_BUFF_EMM_BUFF_16i                       0x0040
    #define     B16EMM_BUFF_EMM_BUFF_16i                       0x0040
    #define   LSb32EMM_BUFF_EMM_BUFF_16i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_16i                          0
    #define       bEMM_BUFF_EMM_BUFF_16i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_16i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM17                              0x0044

    #define     BA_EMM_BUFF_EMM_BUFF_17i                       0x0044
    #define     B16EMM_BUFF_EMM_BUFF_17i                       0x0044
    #define   LSb32EMM_BUFF_EMM_BUFF_17i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_17i                          0
    #define       bEMM_BUFF_EMM_BUFF_17i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_17i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM18                              0x0048

    #define     BA_EMM_BUFF_EMM_BUFF_18i                       0x0048
    #define     B16EMM_BUFF_EMM_BUFF_18i                       0x0048
    #define   LSb32EMM_BUFF_EMM_BUFF_18i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_18i                          0
    #define       bEMM_BUFF_EMM_BUFF_18i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_18i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM19                              0x004C

    #define     BA_EMM_BUFF_EMM_BUFF_19i                       0x004C
    #define     B16EMM_BUFF_EMM_BUFF_19i                       0x004C
    #define   LSb32EMM_BUFF_EMM_BUFF_19i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_19i                          0
    #define       bEMM_BUFF_EMM_BUFF_19i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_19i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM20                              0x0050

    #define     BA_EMM_BUFF_EMM_BUFF_20i                       0x0050
    #define     B16EMM_BUFF_EMM_BUFF_20i                       0x0050
    #define   LSb32EMM_BUFF_EMM_BUFF_20i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_20i                          0
    #define       bEMM_BUFF_EMM_BUFF_20i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_20i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM21                              0x0054

    #define     BA_EMM_BUFF_EMM_BUFF_21i                       0x0054
    #define     B16EMM_BUFF_EMM_BUFF_21i                       0x0054
    #define   LSb32EMM_BUFF_EMM_BUFF_21i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_21i                          0
    #define       bEMM_BUFF_EMM_BUFF_21i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_21i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM22                              0x0058

    #define     BA_EMM_BUFF_EMM_BUFF_22i                       0x0058
    #define     B16EMM_BUFF_EMM_BUFF_22i                       0x0058
    #define   LSb32EMM_BUFF_EMM_BUFF_22i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_22i                          0
    #define       bEMM_BUFF_EMM_BUFF_22i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_22i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM23                              0x005C

    #define     BA_EMM_BUFF_EMM_BUFF_23i                       0x005C
    #define     B16EMM_BUFF_EMM_BUFF_23i                       0x005C
    #define   LSb32EMM_BUFF_EMM_BUFF_23i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_23i                          0
    #define       bEMM_BUFF_EMM_BUFF_23i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_23i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM24                              0x0060

    #define     BA_EMM_BUFF_EMM_BUFF_24i                       0x0060
    #define     B16EMM_BUFF_EMM_BUFF_24i                       0x0060
    #define   LSb32EMM_BUFF_EMM_BUFF_24i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_24i                          0
    #define       bEMM_BUFF_EMM_BUFF_24i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_24i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM25                              0x0064

    #define     BA_EMM_BUFF_EMM_BUFF_25i                       0x0064
    #define     B16EMM_BUFF_EMM_BUFF_25i                       0x0064
    #define   LSb32EMM_BUFF_EMM_BUFF_25i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_25i                          0
    #define       bEMM_BUFF_EMM_BUFF_25i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_25i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM26                              0x0068

    #define     BA_EMM_BUFF_EMM_BUFF_26i                       0x0068
    #define     B16EMM_BUFF_EMM_BUFF_26i                       0x0068
    #define   LSb32EMM_BUFF_EMM_BUFF_26i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_26i                          0
    #define       bEMM_BUFF_EMM_BUFF_26i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_26i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM27                              0x006C

    #define     BA_EMM_BUFF_EMM_BUFF_27i                       0x006C
    #define     B16EMM_BUFF_EMM_BUFF_27i                       0x006C
    #define   LSb32EMM_BUFF_EMM_BUFF_27i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_27i                          0
    #define       bEMM_BUFF_EMM_BUFF_27i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_27i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM28                              0x0070

    #define     BA_EMM_BUFF_EMM_BUFF_28i                       0x0070
    #define     B16EMM_BUFF_EMM_BUFF_28i                       0x0070
    #define   LSb32EMM_BUFF_EMM_BUFF_28i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_28i                          0
    #define       bEMM_BUFF_EMM_BUFF_28i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_28i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM29                              0x0074

    #define     BA_EMM_BUFF_EMM_BUFF_29i                       0x0074
    #define     B16EMM_BUFF_EMM_BUFF_29i                       0x0074
    #define   LSb32EMM_BUFF_EMM_BUFF_29i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_29i                          0
    #define       bEMM_BUFF_EMM_BUFF_29i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_29i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM30                              0x0078

    #define     BA_EMM_BUFF_EMM_BUFF_30i                       0x0078
    #define     B16EMM_BUFF_EMM_BUFF_30i                       0x0078
    #define   LSb32EMM_BUFF_EMM_BUFF_30i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_30i                          0
    #define       bEMM_BUFF_EMM_BUFF_30i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_30i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM31                              0x007C

    #define     BA_EMM_BUFF_EMM_BUFF_31i                       0x007C
    #define     B16EMM_BUFF_EMM_BUFF_31i                       0x007C
    #define   LSb32EMM_BUFF_EMM_BUFF_31i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_31i                          0
    #define       bEMM_BUFF_EMM_BUFF_31i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_31i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM32                              0x0080

    #define     BA_EMM_BUFF_EMM_BUFF_32i                       0x0080
    #define     B16EMM_BUFF_EMM_BUFF_32i                       0x0080
    #define   LSb32EMM_BUFF_EMM_BUFF_32i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_32i                          0
    #define       bEMM_BUFF_EMM_BUFF_32i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_32i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM33                              0x0084

    #define     BA_EMM_BUFF_EMM_BUFF_33i                       0x0084
    #define     B16EMM_BUFF_EMM_BUFF_33i                       0x0084
    #define   LSb32EMM_BUFF_EMM_BUFF_33i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_33i                          0
    #define       bEMM_BUFF_EMM_BUFF_33i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_33i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM34                              0x0088

    #define     BA_EMM_BUFF_EMM_BUFF_34i                       0x0088
    #define     B16EMM_BUFF_EMM_BUFF_34i                       0x0088
    #define   LSb32EMM_BUFF_EMM_BUFF_34i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_34i                          0
    #define       bEMM_BUFF_EMM_BUFF_34i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_34i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM35                              0x008C

    #define     BA_EMM_BUFF_EMM_BUFF_35i                       0x008C
    #define     B16EMM_BUFF_EMM_BUFF_35i                       0x008C
    #define   LSb32EMM_BUFF_EMM_BUFF_35i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_35i                          0
    #define       bEMM_BUFF_EMM_BUFF_35i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_35i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM36                              0x0090

    #define     BA_EMM_BUFF_EMM_BUFF_36i                       0x0090
    #define     B16EMM_BUFF_EMM_BUFF_36i                       0x0090
    #define   LSb32EMM_BUFF_EMM_BUFF_36i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_36i                          0
    #define       bEMM_BUFF_EMM_BUFF_36i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_36i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM37                              0x0094

    #define     BA_EMM_BUFF_EMM_BUFF_37i                       0x0094
    #define     B16EMM_BUFF_EMM_BUFF_37i                       0x0094
    #define   LSb32EMM_BUFF_EMM_BUFF_37i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_37i                          0
    #define       bEMM_BUFF_EMM_BUFF_37i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_37i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM38                              0x0098

    #define     BA_EMM_BUFF_EMM_BUFF_38i                       0x0098
    #define     B16EMM_BUFF_EMM_BUFF_38i                       0x0098
    #define   LSb32EMM_BUFF_EMM_BUFF_38i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_38i                          0
    #define       bEMM_BUFF_EMM_BUFF_38i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_38i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM39                              0x009C

    #define     BA_EMM_BUFF_EMM_BUFF_39i                       0x009C
    #define     B16EMM_BUFF_EMM_BUFF_39i                       0x009C
    #define   LSb32EMM_BUFF_EMM_BUFF_39i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_39i                          0
    #define       bEMM_BUFF_EMM_BUFF_39i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_39i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM40                              0x00A0

    #define     BA_EMM_BUFF_EMM_BUFF_40i                       0x00A0
    #define     B16EMM_BUFF_EMM_BUFF_40i                       0x00A0
    #define   LSb32EMM_BUFF_EMM_BUFF_40i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_40i                          0
    #define       bEMM_BUFF_EMM_BUFF_40i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_40i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM41                              0x00A4

    #define     BA_EMM_BUFF_EMM_BUFF_41i                       0x00A4
    #define     B16EMM_BUFF_EMM_BUFF_41i                       0x00A4
    #define   LSb32EMM_BUFF_EMM_BUFF_41i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_41i                          0
    #define       bEMM_BUFF_EMM_BUFF_41i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_41i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM42                              0x00A8

    #define     BA_EMM_BUFF_EMM_BUFF_42i                       0x00A8
    #define     B16EMM_BUFF_EMM_BUFF_42i                       0x00A8
    #define   LSb32EMM_BUFF_EMM_BUFF_42i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_42i                          0
    #define       bEMM_BUFF_EMM_BUFF_42i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_42i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM43                              0x00AC

    #define     BA_EMM_BUFF_EMM_BUFF_43i                       0x00AC
    #define     B16EMM_BUFF_EMM_BUFF_43i                       0x00AC
    #define   LSb32EMM_BUFF_EMM_BUFF_43i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_43i                          0
    #define       bEMM_BUFF_EMM_BUFF_43i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_43i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM44                              0x00B0

    #define     BA_EMM_BUFF_EMM_BUFF_44i                       0x00B0
    #define     B16EMM_BUFF_EMM_BUFF_44i                       0x00B0
    #define   LSb32EMM_BUFF_EMM_BUFF_44i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_44i                          0
    #define       bEMM_BUFF_EMM_BUFF_44i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_44i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM45                              0x00B4

    #define     BA_EMM_BUFF_EMM_BUFF_45i                       0x00B4
    #define     B16EMM_BUFF_EMM_BUFF_45i                       0x00B4
    #define   LSb32EMM_BUFF_EMM_BUFF_45i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_45i                          0
    #define       bEMM_BUFF_EMM_BUFF_45i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_45i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM46                              0x00B8

    #define     BA_EMM_BUFF_EMM_BUFF_46i                       0x00B8
    #define     B16EMM_BUFF_EMM_BUFF_46i                       0x00B8
    #define   LSb32EMM_BUFF_EMM_BUFF_46i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_46i                          0
    #define       bEMM_BUFF_EMM_BUFF_46i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_46i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM47                              0x00BC

    #define     BA_EMM_BUFF_EMM_BUFF_47i                       0x00BC
    #define     B16EMM_BUFF_EMM_BUFF_47i                       0x00BC
    #define   LSb32EMM_BUFF_EMM_BUFF_47i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_47i                          0
    #define       bEMM_BUFF_EMM_BUFF_47i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_47i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM48                              0x00C0

    #define     BA_EMM_BUFF_EMM_BUFF_48i                       0x00C0
    #define     B16EMM_BUFF_EMM_BUFF_48i                       0x00C0
    #define   LSb32EMM_BUFF_EMM_BUFF_48i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_48i                          0
    #define       bEMM_BUFF_EMM_BUFF_48i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_48i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM49                              0x00C4

    #define     BA_EMM_BUFF_EMM_BUFF_49i                       0x00C4
    #define     B16EMM_BUFF_EMM_BUFF_49i                       0x00C4
    #define   LSb32EMM_BUFF_EMM_BUFF_49i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_49i                          0
    #define       bEMM_BUFF_EMM_BUFF_49i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_49i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM50                              0x00C8

    #define     BA_EMM_BUFF_EMM_BUFF_50i                       0x00C8
    #define     B16EMM_BUFF_EMM_BUFF_50i                       0x00C8
    #define   LSb32EMM_BUFF_EMM_BUFF_50i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_50i                          0
    #define       bEMM_BUFF_EMM_BUFF_50i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_50i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM51                              0x00CC

    #define     BA_EMM_BUFF_EMM_BUFF_51i                       0x00CC
    #define     B16EMM_BUFF_EMM_BUFF_51i                       0x00CC
    #define   LSb32EMM_BUFF_EMM_BUFF_51i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_51i                          0
    #define       bEMM_BUFF_EMM_BUFF_51i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_51i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM52                              0x00D0

    #define     BA_EMM_BUFF_EMM_BUFF_52i                       0x00D0
    #define     B16EMM_BUFF_EMM_BUFF_52i                       0x00D0
    #define   LSb32EMM_BUFF_EMM_BUFF_52i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_52i                          0
    #define       bEMM_BUFF_EMM_BUFF_52i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_52i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM53                              0x00D4

    #define     BA_EMM_BUFF_EMM_BUFF_53i                       0x00D4
    #define     B16EMM_BUFF_EMM_BUFF_53i                       0x00D4
    #define   LSb32EMM_BUFF_EMM_BUFF_53i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_53i                          0
    #define       bEMM_BUFF_EMM_BUFF_53i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_53i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM54                              0x00D8

    #define     BA_EMM_BUFF_EMM_BUFF_54i                       0x00D8
    #define     B16EMM_BUFF_EMM_BUFF_54i                       0x00D8
    #define   LSb32EMM_BUFF_EMM_BUFF_54i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_54i                          0
    #define       bEMM_BUFF_EMM_BUFF_54i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_54i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM55                              0x00DC

    #define     BA_EMM_BUFF_EMM_BUFF_55i                       0x00DC
    #define     B16EMM_BUFF_EMM_BUFF_55i                       0x00DC
    #define   LSb32EMM_BUFF_EMM_BUFF_55i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_55i                          0
    #define       bEMM_BUFF_EMM_BUFF_55i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_55i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM56                              0x00E0

    #define     BA_EMM_BUFF_EMM_BUFF_56i                       0x00E0
    #define     B16EMM_BUFF_EMM_BUFF_56i                       0x00E0
    #define   LSb32EMM_BUFF_EMM_BUFF_56i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_56i                          0
    #define       bEMM_BUFF_EMM_BUFF_56i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_56i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM57                              0x00E4

    #define     BA_EMM_BUFF_EMM_BUFF_57i                       0x00E4
    #define     B16EMM_BUFF_EMM_BUFF_57i                       0x00E4
    #define   LSb32EMM_BUFF_EMM_BUFF_57i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_57i                          0
    #define       bEMM_BUFF_EMM_BUFF_57i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_57i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM58                              0x00E8

    #define     BA_EMM_BUFF_EMM_BUFF_58i                       0x00E8
    #define     B16EMM_BUFF_EMM_BUFF_58i                       0x00E8
    #define   LSb32EMM_BUFF_EMM_BUFF_58i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_58i                          0
    #define       bEMM_BUFF_EMM_BUFF_58i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_58i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM59                              0x00EC

    #define     BA_EMM_BUFF_EMM_BUFF_59i                       0x00EC
    #define     B16EMM_BUFF_EMM_BUFF_59i                       0x00EC
    #define   LSb32EMM_BUFF_EMM_BUFF_59i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_59i                          0
    #define       bEMM_BUFF_EMM_BUFF_59i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_59i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM60                              0x00F0

    #define     BA_EMM_BUFF_EMM_BUFF_60i                       0x00F0
    #define     B16EMM_BUFF_EMM_BUFF_60i                       0x00F0
    #define   LSb32EMM_BUFF_EMM_BUFF_60i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_60i                          0
    #define       bEMM_BUFF_EMM_BUFF_60i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_60i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM61                              0x00F4

    #define     BA_EMM_BUFF_EMM_BUFF_61i                       0x00F4
    #define     B16EMM_BUFF_EMM_BUFF_61i                       0x00F4
    #define   LSb32EMM_BUFF_EMM_BUFF_61i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_61i                          0
    #define       bEMM_BUFF_EMM_BUFF_61i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_61i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM62                              0x00F8

    #define     BA_EMM_BUFF_EMM_BUFF_62i                       0x00F8
    #define     B16EMM_BUFF_EMM_BUFF_62i                       0x00F8
    #define   LSb32EMM_BUFF_EMM_BUFF_62i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_62i                          0
    #define       bEMM_BUFF_EMM_BUFF_62i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_62i                          0xFFFFFFFF

    #define     RA_EMM_BUFF_EMM63                              0x00FC

    #define     BA_EMM_BUFF_EMM_BUFF_63i                       0x00FC
    #define     B16EMM_BUFF_EMM_BUFF_63i                       0x00FC
    #define   LSb32EMM_BUFF_EMM_BUFF_63i                          0
    #define   LSb16EMM_BUFF_EMM_BUFF_63i                          0
    #define       bEMM_BUFF_EMM_BUFF_63i                       32
    #define   MSK32EMM_BUFF_EMM_BUFF_63i                          0xFFFFFFFF
    ///////////////////////////////////////////////////////////

    typedef struct SIE_EMM_BUFF {
    ///////////////////////////////////////////////////////////
    #define   GET32EMM_BUFF_EMM_BUFF_0i(r32)                   _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_0i(r32,v)                 _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM                                {\
            UNSG32 uEMM_BUFF_0i                                : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM;
            struct w32EMM_BUFF_EMM;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_1i(r32)                   _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_1i(r32,v)                 _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM1                               {\
            UNSG32 uEMM_BUFF_1i                                : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM1;
            struct w32EMM_BUFF_EMM1;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_2i(r32)                   _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_2i(r32,v)                 _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM2                               {\
            UNSG32 uEMM_BUFF_2i                                : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM2;
            struct w32EMM_BUFF_EMM2;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_3i(r32)                   _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_3i(r32,v)                 _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM3                               {\
            UNSG32 uEMM_BUFF_3i                                : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM3;
            struct w32EMM_BUFF_EMM3;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_4i(r32)                   _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_4i(r32,v)                 _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM4                               {\
            UNSG32 uEMM_BUFF_4i                                : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM4;
            struct w32EMM_BUFF_EMM4;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_5i(r32)                   _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_5i(r32,v)                 _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM5                               {\
            UNSG32 uEMM_BUFF_5i                                : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM5;
            struct w32EMM_BUFF_EMM5;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_6i(r32)                   _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_6i(r32,v)                 _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM6                               {\
            UNSG32 uEMM_BUFF_6i                                : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM6;
            struct w32EMM_BUFF_EMM6;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_7i(r32)                   _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_7i(r32,v)                 _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM7                               {\
            UNSG32 uEMM_BUFF_7i                                : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM7;
            struct w32EMM_BUFF_EMM7;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_8i(r32)                   _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_8i(r32,v)                 _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM8                               {\
            UNSG32 uEMM_BUFF_8i                                : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM8;
            struct w32EMM_BUFF_EMM8;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_9i(r32)                   _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_9i(r32,v)                 _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM9                               {\
            UNSG32 uEMM_BUFF_9i                                : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM9;
            struct w32EMM_BUFF_EMM9;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_10i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_10i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM10                              {\
            UNSG32 uEMM_BUFF_10i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM10;
            struct w32EMM_BUFF_EMM10;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_11i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_11i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM11                              {\
            UNSG32 uEMM_BUFF_11i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM11;
            struct w32EMM_BUFF_EMM11;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_12i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_12i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM12                              {\
            UNSG32 uEMM_BUFF_12i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM12;
            struct w32EMM_BUFF_EMM12;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_13i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_13i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM13                              {\
            UNSG32 uEMM_BUFF_13i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM13;
            struct w32EMM_BUFF_EMM13;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_14i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_14i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM14                              {\
            UNSG32 uEMM_BUFF_14i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM14;
            struct w32EMM_BUFF_EMM14;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_15i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_15i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM15                              {\
            UNSG32 uEMM_BUFF_15i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM15;
            struct w32EMM_BUFF_EMM15;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_16i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_16i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM16                              {\
            UNSG32 uEMM_BUFF_16i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM16;
            struct w32EMM_BUFF_EMM16;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_17i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_17i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM17                              {\
            UNSG32 uEMM_BUFF_17i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM17;
            struct w32EMM_BUFF_EMM17;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_18i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_18i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM18                              {\
            UNSG32 uEMM_BUFF_18i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM18;
            struct w32EMM_BUFF_EMM18;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_19i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_19i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM19                              {\
            UNSG32 uEMM_BUFF_19i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM19;
            struct w32EMM_BUFF_EMM19;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_20i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_20i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM20                              {\
            UNSG32 uEMM_BUFF_20i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM20;
            struct w32EMM_BUFF_EMM20;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_21i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_21i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM21                              {\
            UNSG32 uEMM_BUFF_21i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM21;
            struct w32EMM_BUFF_EMM21;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_22i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_22i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM22                              {\
            UNSG32 uEMM_BUFF_22i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM22;
            struct w32EMM_BUFF_EMM22;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_23i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_23i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM23                              {\
            UNSG32 uEMM_BUFF_23i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM23;
            struct w32EMM_BUFF_EMM23;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_24i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_24i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM24                              {\
            UNSG32 uEMM_BUFF_24i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM24;
            struct w32EMM_BUFF_EMM24;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_25i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_25i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM25                              {\
            UNSG32 uEMM_BUFF_25i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM25;
            struct w32EMM_BUFF_EMM25;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_26i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_26i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM26                              {\
            UNSG32 uEMM_BUFF_26i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM26;
            struct w32EMM_BUFF_EMM26;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_27i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_27i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM27                              {\
            UNSG32 uEMM_BUFF_27i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM27;
            struct w32EMM_BUFF_EMM27;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_28i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_28i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM28                              {\
            UNSG32 uEMM_BUFF_28i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM28;
            struct w32EMM_BUFF_EMM28;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_29i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_29i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM29                              {\
            UNSG32 uEMM_BUFF_29i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM29;
            struct w32EMM_BUFF_EMM29;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_30i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_30i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM30                              {\
            UNSG32 uEMM_BUFF_30i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM30;
            struct w32EMM_BUFF_EMM30;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_31i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_31i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM31                              {\
            UNSG32 uEMM_BUFF_31i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM31;
            struct w32EMM_BUFF_EMM31;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_32i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_32i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM32                              {\
            UNSG32 uEMM_BUFF_32i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM32;
            struct w32EMM_BUFF_EMM32;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_33i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_33i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM33                              {\
            UNSG32 uEMM_BUFF_33i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM33;
            struct w32EMM_BUFF_EMM33;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_34i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_34i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM34                              {\
            UNSG32 uEMM_BUFF_34i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM34;
            struct w32EMM_BUFF_EMM34;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_35i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_35i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM35                              {\
            UNSG32 uEMM_BUFF_35i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM35;
            struct w32EMM_BUFF_EMM35;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_36i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_36i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM36                              {\
            UNSG32 uEMM_BUFF_36i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM36;
            struct w32EMM_BUFF_EMM36;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_37i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_37i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM37                              {\
            UNSG32 uEMM_BUFF_37i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM37;
            struct w32EMM_BUFF_EMM37;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_38i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_38i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM38                              {\
            UNSG32 uEMM_BUFF_38i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM38;
            struct w32EMM_BUFF_EMM38;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_39i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_39i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM39                              {\
            UNSG32 uEMM_BUFF_39i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM39;
            struct w32EMM_BUFF_EMM39;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_40i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_40i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM40                              {\
            UNSG32 uEMM_BUFF_40i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM40;
            struct w32EMM_BUFF_EMM40;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_41i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_41i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM41                              {\
            UNSG32 uEMM_BUFF_41i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM41;
            struct w32EMM_BUFF_EMM41;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_42i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_42i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM42                              {\
            UNSG32 uEMM_BUFF_42i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM42;
            struct w32EMM_BUFF_EMM42;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_43i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_43i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM43                              {\
            UNSG32 uEMM_BUFF_43i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM43;
            struct w32EMM_BUFF_EMM43;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_44i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_44i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM44                              {\
            UNSG32 uEMM_BUFF_44i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM44;
            struct w32EMM_BUFF_EMM44;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_45i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_45i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM45                              {\
            UNSG32 uEMM_BUFF_45i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM45;
            struct w32EMM_BUFF_EMM45;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_46i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_46i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM46                              {\
            UNSG32 uEMM_BUFF_46i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM46;
            struct w32EMM_BUFF_EMM46;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_47i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_47i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM47                              {\
            UNSG32 uEMM_BUFF_47i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM47;
            struct w32EMM_BUFF_EMM47;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_48i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_48i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM48                              {\
            UNSG32 uEMM_BUFF_48i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM48;
            struct w32EMM_BUFF_EMM48;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_49i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_49i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM49                              {\
            UNSG32 uEMM_BUFF_49i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM49;
            struct w32EMM_BUFF_EMM49;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_50i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_50i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM50                              {\
            UNSG32 uEMM_BUFF_50i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM50;
            struct w32EMM_BUFF_EMM50;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_51i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_51i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM51                              {\
            UNSG32 uEMM_BUFF_51i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM51;
            struct w32EMM_BUFF_EMM51;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_52i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_52i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM52                              {\
            UNSG32 uEMM_BUFF_52i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM52;
            struct w32EMM_BUFF_EMM52;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_53i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_53i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM53                              {\
            UNSG32 uEMM_BUFF_53i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM53;
            struct w32EMM_BUFF_EMM53;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_54i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_54i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM54                              {\
            UNSG32 uEMM_BUFF_54i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM54;
            struct w32EMM_BUFF_EMM54;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_55i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_55i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM55                              {\
            UNSG32 uEMM_BUFF_55i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM55;
            struct w32EMM_BUFF_EMM55;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_56i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_56i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM56                              {\
            UNSG32 uEMM_BUFF_56i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM56;
            struct w32EMM_BUFF_EMM56;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_57i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_57i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM57                              {\
            UNSG32 uEMM_BUFF_57i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM57;
            struct w32EMM_BUFF_EMM57;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_58i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_58i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM58                              {\
            UNSG32 uEMM_BUFF_58i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM58;
            struct w32EMM_BUFF_EMM58;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_59i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_59i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM59                              {\
            UNSG32 uEMM_BUFF_59i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM59;
            struct w32EMM_BUFF_EMM59;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_60i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_60i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM60                              {\
            UNSG32 uEMM_BUFF_60i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM60;
            struct w32EMM_BUFF_EMM60;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_61i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_61i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM61                              {\
            UNSG32 uEMM_BUFF_61i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM61;
            struct w32EMM_BUFF_EMM61;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_62i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_62i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM62                              {\
            UNSG32 uEMM_BUFF_62i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM62;
            struct w32EMM_BUFF_EMM62;
          };
    #define   GET32EMM_BUFF_EMM_BUFF_63i(r32)                  _BFGET_(r32,31, 0)
    #define   SET32EMM_BUFF_EMM_BUFF_63i(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32EMM_BUFF_EMM63                              {\
            UNSG32 uEMM_BUFF_63i                               : 32;\
          }
    union { UNSG32 u32EMM_BUFF_EMM63;
            struct w32EMM_BUFF_EMM63;
          };
    ///////////////////////////////////////////////////////////
    } SIE_EMM_BUFF;

    typedef union  T32EMM_BUFF_EMM
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM;
                 } T32EMM_BUFF_EMM;
    typedef union  T32EMM_BUFF_EMM1
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM1;
                 } T32EMM_BUFF_EMM1;
    typedef union  T32EMM_BUFF_EMM2
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM2;
                 } T32EMM_BUFF_EMM2;
    typedef union  T32EMM_BUFF_EMM3
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM3;
                 } T32EMM_BUFF_EMM3;
    typedef union  T32EMM_BUFF_EMM4
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM4;
                 } T32EMM_BUFF_EMM4;
    typedef union  T32EMM_BUFF_EMM5
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM5;
                 } T32EMM_BUFF_EMM5;
    typedef union  T32EMM_BUFF_EMM6
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM6;
                 } T32EMM_BUFF_EMM6;
    typedef union  T32EMM_BUFF_EMM7
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM7;
                 } T32EMM_BUFF_EMM7;
    typedef union  T32EMM_BUFF_EMM8
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM8;
                 } T32EMM_BUFF_EMM8;
    typedef union  T32EMM_BUFF_EMM9
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM9;
                 } T32EMM_BUFF_EMM9;
    typedef union  T32EMM_BUFF_EMM10
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM10;
                 } T32EMM_BUFF_EMM10;
    typedef union  T32EMM_BUFF_EMM11
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM11;
                 } T32EMM_BUFF_EMM11;
    typedef union  T32EMM_BUFF_EMM12
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM12;
                 } T32EMM_BUFF_EMM12;
    typedef union  T32EMM_BUFF_EMM13
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM13;
                 } T32EMM_BUFF_EMM13;
    typedef union  T32EMM_BUFF_EMM14
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM14;
                 } T32EMM_BUFF_EMM14;
    typedef union  T32EMM_BUFF_EMM15
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM15;
                 } T32EMM_BUFF_EMM15;
    typedef union  T32EMM_BUFF_EMM16
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM16;
                 } T32EMM_BUFF_EMM16;
    typedef union  T32EMM_BUFF_EMM17
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM17;
                 } T32EMM_BUFF_EMM17;
    typedef union  T32EMM_BUFF_EMM18
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM18;
                 } T32EMM_BUFF_EMM18;
    typedef union  T32EMM_BUFF_EMM19
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM19;
                 } T32EMM_BUFF_EMM19;
    typedef union  T32EMM_BUFF_EMM20
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM20;
                 } T32EMM_BUFF_EMM20;
    typedef union  T32EMM_BUFF_EMM21
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM21;
                 } T32EMM_BUFF_EMM21;
    typedef union  T32EMM_BUFF_EMM22
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM22;
                 } T32EMM_BUFF_EMM22;
    typedef union  T32EMM_BUFF_EMM23
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM23;
                 } T32EMM_BUFF_EMM23;
    typedef union  T32EMM_BUFF_EMM24
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM24;
                 } T32EMM_BUFF_EMM24;
    typedef union  T32EMM_BUFF_EMM25
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM25;
                 } T32EMM_BUFF_EMM25;
    typedef union  T32EMM_BUFF_EMM26
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM26;
                 } T32EMM_BUFF_EMM26;
    typedef union  T32EMM_BUFF_EMM27
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM27;
                 } T32EMM_BUFF_EMM27;
    typedef union  T32EMM_BUFF_EMM28
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM28;
                 } T32EMM_BUFF_EMM28;
    typedef union  T32EMM_BUFF_EMM29
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM29;
                 } T32EMM_BUFF_EMM29;
    typedef union  T32EMM_BUFF_EMM30
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM30;
                 } T32EMM_BUFF_EMM30;
    typedef union  T32EMM_BUFF_EMM31
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM31;
                 } T32EMM_BUFF_EMM31;
    typedef union  T32EMM_BUFF_EMM32
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM32;
                 } T32EMM_BUFF_EMM32;
    typedef union  T32EMM_BUFF_EMM33
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM33;
                 } T32EMM_BUFF_EMM33;
    typedef union  T32EMM_BUFF_EMM34
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM34;
                 } T32EMM_BUFF_EMM34;
    typedef union  T32EMM_BUFF_EMM35
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM35;
                 } T32EMM_BUFF_EMM35;
    typedef union  T32EMM_BUFF_EMM36
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM36;
                 } T32EMM_BUFF_EMM36;
    typedef union  T32EMM_BUFF_EMM37
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM37;
                 } T32EMM_BUFF_EMM37;
    typedef union  T32EMM_BUFF_EMM38
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM38;
                 } T32EMM_BUFF_EMM38;
    typedef union  T32EMM_BUFF_EMM39
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM39;
                 } T32EMM_BUFF_EMM39;
    typedef union  T32EMM_BUFF_EMM40
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM40;
                 } T32EMM_BUFF_EMM40;
    typedef union  T32EMM_BUFF_EMM41
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM41;
                 } T32EMM_BUFF_EMM41;
    typedef union  T32EMM_BUFF_EMM42
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM42;
                 } T32EMM_BUFF_EMM42;
    typedef union  T32EMM_BUFF_EMM43
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM43;
                 } T32EMM_BUFF_EMM43;
    typedef union  T32EMM_BUFF_EMM44
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM44;
                 } T32EMM_BUFF_EMM44;
    typedef union  T32EMM_BUFF_EMM45
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM45;
                 } T32EMM_BUFF_EMM45;
    typedef union  T32EMM_BUFF_EMM46
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM46;
                 } T32EMM_BUFF_EMM46;
    typedef union  T32EMM_BUFF_EMM47
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM47;
                 } T32EMM_BUFF_EMM47;
    typedef union  T32EMM_BUFF_EMM48
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM48;
                 } T32EMM_BUFF_EMM48;
    typedef union  T32EMM_BUFF_EMM49
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM49;
                 } T32EMM_BUFF_EMM49;
    typedef union  T32EMM_BUFF_EMM50
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM50;
                 } T32EMM_BUFF_EMM50;
    typedef union  T32EMM_BUFF_EMM51
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM51;
                 } T32EMM_BUFF_EMM51;
    typedef union  T32EMM_BUFF_EMM52
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM52;
                 } T32EMM_BUFF_EMM52;
    typedef union  T32EMM_BUFF_EMM53
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM53;
                 } T32EMM_BUFF_EMM53;
    typedef union  T32EMM_BUFF_EMM54
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM54;
                 } T32EMM_BUFF_EMM54;
    typedef union  T32EMM_BUFF_EMM55
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM55;
                 } T32EMM_BUFF_EMM55;
    typedef union  T32EMM_BUFF_EMM56
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM56;
                 } T32EMM_BUFF_EMM56;
    typedef union  T32EMM_BUFF_EMM57
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM57;
                 } T32EMM_BUFF_EMM57;
    typedef union  T32EMM_BUFF_EMM58
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM58;
                 } T32EMM_BUFF_EMM58;
    typedef union  T32EMM_BUFF_EMM59
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM59;
                 } T32EMM_BUFF_EMM59;
    typedef union  T32EMM_BUFF_EMM60
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM60;
                 } T32EMM_BUFF_EMM60;
    typedef union  T32EMM_BUFF_EMM61
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM61;
                 } T32EMM_BUFF_EMM61;
    typedef union  T32EMM_BUFF_EMM62
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM62;
                 } T32EMM_BUFF_EMM62;
    typedef union  T32EMM_BUFF_EMM63
          { UNSG32 u32;
            struct w32EMM_BUFF_EMM63;
                 } T32EMM_BUFF_EMM63;
    ///////////////////////////////////////////////////////////

    typedef union  TEMM_BUFF_EMM
          { UNSG32 u32[64];
            struct {
            struct w32EMM_BUFF_EMM;
            struct w32EMM_BUFF_EMM1;
            struct w32EMM_BUFF_EMM2;
            struct w32EMM_BUFF_EMM3;
            struct w32EMM_BUFF_EMM4;
            struct w32EMM_BUFF_EMM5;
            struct w32EMM_BUFF_EMM6;
            struct w32EMM_BUFF_EMM7;
            struct w32EMM_BUFF_EMM8;
            struct w32EMM_BUFF_EMM9;
            struct w32EMM_BUFF_EMM10;
            struct w32EMM_BUFF_EMM11;
            struct w32EMM_BUFF_EMM12;
            struct w32EMM_BUFF_EMM13;
            struct w32EMM_BUFF_EMM14;
            struct w32EMM_BUFF_EMM15;
            struct w32EMM_BUFF_EMM16;
            struct w32EMM_BUFF_EMM17;
            struct w32EMM_BUFF_EMM18;
            struct w32EMM_BUFF_EMM19;
            struct w32EMM_BUFF_EMM20;
            struct w32EMM_BUFF_EMM21;
            struct w32EMM_BUFF_EMM22;
            struct w32EMM_BUFF_EMM23;
            struct w32EMM_BUFF_EMM24;
            struct w32EMM_BUFF_EMM25;
            struct w32EMM_BUFF_EMM26;
            struct w32EMM_BUFF_EMM27;
            struct w32EMM_BUFF_EMM28;
            struct w32EMM_BUFF_EMM29;
            struct w32EMM_BUFF_EMM30;
            struct w32EMM_BUFF_EMM31;
            struct w32EMM_BUFF_EMM32;
            struct w32EMM_BUFF_EMM33;
            struct w32EMM_BUFF_EMM34;
            struct w32EMM_BUFF_EMM35;
            struct w32EMM_BUFF_EMM36;
            struct w32EMM_BUFF_EMM37;
            struct w32EMM_BUFF_EMM38;
            struct w32EMM_BUFF_EMM39;
            struct w32EMM_BUFF_EMM40;
            struct w32EMM_BUFF_EMM41;
            struct w32EMM_BUFF_EMM42;
            struct w32EMM_BUFF_EMM43;
            struct w32EMM_BUFF_EMM44;
            struct w32EMM_BUFF_EMM45;
            struct w32EMM_BUFF_EMM46;
            struct w32EMM_BUFF_EMM47;
            struct w32EMM_BUFF_EMM48;
            struct w32EMM_BUFF_EMM49;
            struct w32EMM_BUFF_EMM50;
            struct w32EMM_BUFF_EMM51;
            struct w32EMM_BUFF_EMM52;
            struct w32EMM_BUFF_EMM53;
            struct w32EMM_BUFF_EMM54;
            struct w32EMM_BUFF_EMM55;
            struct w32EMM_BUFF_EMM56;
            struct w32EMM_BUFF_EMM57;
            struct w32EMM_BUFF_EMM58;
            struct w32EMM_BUFF_EMM59;
            struct w32EMM_BUFF_EMM60;
            struct w32EMM_BUFF_EMM61;
            struct w32EMM_BUFF_EMM62;
            struct w32EMM_BUFF_EMM63;
                   };
                 } TEMM_BUFF_EMM;

    ///////////////////////////////////////////////////////////
     SIGN32 EMM_BUFF_drvrd(SIE_EMM_BUFF *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 EMM_BUFF_drvwr(SIE_EMM_BUFF *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void EMM_BUFF_reset(SIE_EMM_BUFF *p);
     SIGN32 EMM_BUFF_cmp  (SIE_EMM_BUFF *p, SIE_EMM_BUFF *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define EMM_BUFF_check(p,pie,pfx,hLOG) EMM_BUFF_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define EMM_BUFF_print(p,    pfx,hLOG) EMM_BUFF_cmp(p,0,  pfx,(void*)(hLOG),0,0)

#endif
//////
/// ENDOFINTERFACE: EMM_BUFF
////////////////////////////////////////////////////////////

//////
/// 
/// $INTERFACE EMM_REG                 biu              (4,4)
///     # # ----------------------------------------------------------
///     @ 0x00000 TID                  (P)
///               %unsigned 32 MODE                      0x0
///                                    ###
///                                    * A detailed description of the registers required to implement the EMM filter algorithms
///                                    ###
///     @ 0x00004 DATA_ID1             (P)
///               %unsigned 32 data1                     0x0
///                                    ###
///                                    * 32-bit data used for EMM CA address filtering used to compare against incoming EMM CA addresses.
///                                    ###
///     @ 0x00008 DATA_ID2             (P)
///               %unsigned 32 data2                     0x0
///                                    ###
///                                    * 32-bit data used for EMM CA address filtering used to compare against incoming EMM CA addresses.
///                                    ###
///     @ 0x0000C DATA_ID3             (P)
///               %unsigned 32 data3                     0x0
///                                    ###
///                                    * 32-bit data used for EMM CA address filtering used to compare against incoming EMM CA addresses.
///                                    ###
///     @ 0x00010 MASK_ID1             (P)
///               %unsigned 32 mask1                     0x0
///                                    ###
///                                    * 32-bit data used for EMM CA address filtering. Used to mask the EMM address comparison when performing ID mode address filtering.
///                                    ###
///     @ 0x00014 MASK_ID2             (P)
///               %unsigned 32 mask2                     0x0
///                                    ###
///                                    * 32-bit data used for EMM CA address filtering. Used to mask the EMM address comparison when performing ID mode address filtering.
///                                    ###
///     @ 0x00018 MASK_ID3             (P)
///               %unsigned 32 mask3                     0x0
///                                    ###
///                                    * 32-bit data used for EMM CA address filtering. Used to mask the EMM address comparison when performing ID mode address filtering.
///                                    ###
///     @ 0x0001C CAM                  (P)
///               %unsigned 13 PID                       
///                                    ###
///                                    * Register holding a 13-bit PID value used to identify the EMM packet to buffer.
///                                    ###
///               %unsigned 1  EMM_FIL_EN                
///                                    ###
///                                    * 1'b1: Enable EMM Filter
///                                    * 1'b0: Disable EMM Filter
///                                    ###
///               %unsigned 1  TID_FIL_EN                
///                                    ###
///                                    * 1'b1: Enable TID Filter
///                                    * 1'b0: Disable TID Filter
///                                    ###
///               %unsigned 8  TID                       0x80
///                                    ###
///                                    * Register holding Table ID value used to identify the EMM packets to buffer. Only the most significant 4-bits are used, providing sixteen simultaneous table Ids used for filtering.
///                                    ###
///               %%        9          # Stuffing bits...
///     @ 0x00020 INT                  (P)
///               %unsigned 1  RESERVED                  0x0
///               %unsigned 1  PKT_ARRIVE                0x0
///                                    ###
///                                    * Indicate EMM packet arrived
///                                    ###
///               %unsigned 1  OVERFLOW                  0x0
///                                    ###
///                                    * Indicate EMM buffer overflow
///                                    ###
///               %unsigned 4  SPARE                     0x0
///                                    ###
///                                    * Not used
///                                    ###
///               %unsigned 1  MASK_RESET                0x0
///                                    ###
///                                    * 1'b0:Interrupt Mask. Each interrupt bit is enabled by setting the corresponding mask bit to 1.
///                                    * 1'b1:Reset Interrupt Bit. The Overflow interrupt status bit is reset by setting the corresponding bit to 1.
///                                    ###
///               %%        24         # Stuffing bits...
///     @ 0x00024 INT_STAT             (P)
///               %unsigned 8  R_ADDR                    0x0
///                                    ###
///                                    * Start address of next packet to be read
///                                    ###
///               %%        24         # Stuffing bits...
///     @ 0x00028 DATA_ID4             (P)
///               %unsigned 32 data4                     0x0
///                                    ###
///                                    * 32-bit data used for EMM CA address filtering used to compare against incoming EMM CA addresses.
///                                    ###
///     @ 0x0002C DATA_ID5             (P)
///               %unsigned 32 data5                     0x0
///                                    ###
///                                    * 32-bit data used for EMM CA address filtering used to compare against incoming EMM CA addresses.
///                                    ###
///     @ 0x00030 DATA_ID6             (P)
///               %unsigned 32 data6                     0x0
///                                    ###
///                                    * 32-bit data used for EMM CA address filtering used to compare against incoming EMM CA addresses.
///                                    ###
///     @ 0x00034 DATA_ID7             (P)
///               %unsigned 32 data7                     0x0
///                                    ###
///                                    * 32-bit data used for EMM CA address filtering used to compare against incoming EMM CA addresses.
///                                    ###
///     @ 0x00038 DATA_ID8             (P)
///               %unsigned 32 data8                     0x0
///                                    ###
///                                    * 32-bit data used for EMM CA address filtering used to compare against incoming EMM CA addresses.
///                                    ###
///     @ 0x0003C MASK_ID4             (P)
///               %unsigned 32 mask4                     0x0
///                                    ###
///                                    * 32-bit data used for EMM CA address filtering. Used to mask the EMM address comparison when performing ID mode address filtering.
///                                    ###
///     @ 0x00040 MASK_ID5             (P)
///               %unsigned 32 mask5                     0x0
///                                    ###
///                                    * 32-bit data used for EMM CA address filtering. Used to mask the EMM address comparison when performing ID mode address filtering.
///                                    ###
///     @ 0x00044 MASK_ID6             (P)
///               %unsigned 32 mask6                     0x0
///                                    ###
///                                    * 32-bit data used for EMM CA address filtering. Used to mask the EMM address comparison when performing ID mode address filtering.
///                                    ###
///     @ 0x00048 MASK_ID7             (P)
///               %unsigned 32 mask7                     0x0
///                                    ###
///                                    * 32-bit data used for EMM CA address filtering. Used to mask the EMM address comparison when performing ID mode address filtering.
///                                    ###
///     @ 0x0004C MASK_ID8             (P)
///               %unsigned 32 mask8                     0x0
///                                    ###
///                                    * 32-bit data used for EMM CA address filtering. Used to mask the EMM address comparison when performing ID mode address filtering.
///                                    ###
///     @ 0x00050 CTRL_ID              (P)
///               %unsigned 2  IRD1                      0x1
///                                    ###
///                                    * Number/Label associated with IRD register 1
///                                    ###
///               %unsigned 2  IRD2                      0x2
///                                    ###
///                                    * Number/Label associated with IRD register 2
///                                    ###
///               %unsigned 2  IRD3                      0x3
///                                    ###
///                                    * Number/Label associated with IRD register 3
///                                    ###
///               %unsigned 2  IRD4                      0x0
///                                    ###
///                                    * Number/Label associated with IRD register 4
///                                    ###
///               %unsigned 2  IRD5                      0x0
///                                    ###
///                                    * Number/Label associated with IRD register 5
///                                    ###
///               %unsigned 2  IRD6                      0x0
///                                    ###
///                                    * Number/Label associated with IRD register 6
///                                    ###
///               %unsigned 2  IRD7                      0x0
///                                    ###
///                                    * Number/Label associated with IRD register 7
///                                    ###
///               %unsigned 2  IRD8                      0x0
///                                    ###
///                                    * Number/Label associated with IRD register 8
///                                    ###
///               %%        16         # Stuffing bits...
///     @ 0x00054                      (W-)
///     #         # Stuffing bytes...
///               %% 32096
///     @ 0x01000                      (P)
///     # 0x01000 EMM_BUFFER           
///               $EMM_BUFF            EMM_BUFFER        MEM      [10]
///     # # ----------------------------------------------------------
/// $ENDOFINTERFACE  # size:    8192B, bits:     631b, padding:     0B
////////////////////////////////////////////////////////////
#ifndef h_EMM_REG
#define h_EMM_REG (){}

    #define     RA_EMM_REG_TID                                 0x0000

    #define     BA_EMM_REG_TID_MODE                            0x0000
    #define     B16EMM_REG_TID_MODE                            0x0000
    #define   LSb32EMM_REG_TID_MODE                               0
    #define   LSb16EMM_REG_TID_MODE                               0
    #define       bEMM_REG_TID_MODE                            32
    #define   MSK32EMM_REG_TID_MODE                               0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_EMM_REG_DATA_ID1                            0x0004

    #define     BA_EMM_REG_DATA_ID1_data1                      0x0004
    #define     B16EMM_REG_DATA_ID1_data1                      0x0004
    #define   LSb32EMM_REG_DATA_ID1_data1                         0
    #define   LSb16EMM_REG_DATA_ID1_data1                         0
    #define       bEMM_REG_DATA_ID1_data1                      32
    #define   MSK32EMM_REG_DATA_ID1_data1                         0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_EMM_REG_DATA_ID2                            0x0008

    #define     BA_EMM_REG_DATA_ID2_data2                      0x0008
    #define     B16EMM_REG_DATA_ID2_data2                      0x0008
    #define   LSb32EMM_REG_DATA_ID2_data2                         0
    #define   LSb16EMM_REG_DATA_ID2_data2                         0
    #define       bEMM_REG_DATA_ID2_data2                      32
    #define   MSK32EMM_REG_DATA_ID2_data2                         0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_EMM_REG_DATA_ID3                            0x000C

    #define     BA_EMM_REG_DATA_ID3_data3                      0x000C
    #define     B16EMM_REG_DATA_ID3_data3                      0x000C
    #define   LSb32EMM_REG_DATA_ID3_data3                         0
    #define   LSb16EMM_REG_DATA_ID3_data3                         0
    #define       bEMM_REG_DATA_ID3_data3                      32
    #define   MSK32EMM_REG_DATA_ID3_data3                         0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_EMM_REG_MASK_ID1                            0x0010

    #define     BA_EMM_REG_MASK_ID1_mask1                      0x0010
    #define     B16EMM_REG_MASK_ID1_mask1                      0x0010
    #define   LSb32EMM_REG_MASK_ID1_mask1                         0
    #define   LSb16EMM_REG_MASK_ID1_mask1                         0
    #define       bEMM_REG_MASK_ID1_mask1                      32
    #define   MSK32EMM_REG_MASK_ID1_mask1                         0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_EMM_REG_MASK_ID2                            0x0014

    #define     BA_EMM_REG_MASK_ID2_mask2                      0x0014
    #define     B16EMM_REG_MASK_ID2_mask2                      0x0014
    #define   LSb32EMM_REG_MASK_ID2_mask2                         0
    #define   LSb16EMM_REG_MASK_ID2_mask2                         0
    #define       bEMM_REG_MASK_ID2_mask2                      32
    #define   MSK32EMM_REG_MASK_ID2_mask2                         0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_EMM_REG_MASK_ID3                            0x0018

    #define     BA_EMM_REG_MASK_ID3_mask3                      0x0018
    #define     B16EMM_REG_MASK_ID3_mask3                      0x0018
    #define   LSb32EMM_REG_MASK_ID3_mask3                         0
    #define   LSb16EMM_REG_MASK_ID3_mask3                         0
    #define       bEMM_REG_MASK_ID3_mask3                      32
    #define   MSK32EMM_REG_MASK_ID3_mask3                         0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_EMM_REG_CAM                                 0x001C

    #define     BA_EMM_REG_CAM_PID                             0x001C
    #define     B16EMM_REG_CAM_PID                             0x001C
    #define   LSb32EMM_REG_CAM_PID                                0
    #define   LSb16EMM_REG_CAM_PID                                0
    #define       bEMM_REG_CAM_PID                             13
    #define   MSK32EMM_REG_CAM_PID                                0x00001FFF

    #define     BA_EMM_REG_CAM_EMM_FIL_EN                      0x001D
    #define     B16EMM_REG_CAM_EMM_FIL_EN                      0x001C
    #define   LSb32EMM_REG_CAM_EMM_FIL_EN                         13
    #define   LSb16EMM_REG_CAM_EMM_FIL_EN                         13
    #define       bEMM_REG_CAM_EMM_FIL_EN                      1
    #define   MSK32EMM_REG_CAM_EMM_FIL_EN                         0x00002000

    #define     BA_EMM_REG_CAM_TID_FIL_EN                      0x001D
    #define     B16EMM_REG_CAM_TID_FIL_EN                      0x001C
    #define   LSb32EMM_REG_CAM_TID_FIL_EN                         14
    #define   LSb16EMM_REG_CAM_TID_FIL_EN                         14
    #define       bEMM_REG_CAM_TID_FIL_EN                      1
    #define   MSK32EMM_REG_CAM_TID_FIL_EN                         0x00004000

    #define     BA_EMM_REG_CAM_TID                             0x001D
    #define     B16EMM_REG_CAM_TID                             0x001C
    #define   LSb32EMM_REG_CAM_TID                                15
    #define   LSb16EMM_REG_CAM_TID                                15
    #define       bEMM_REG_CAM_TID                             8
    #define   MSK32EMM_REG_CAM_TID                                0x007F8000
    ///////////////////////////////////////////////////////////
    #define     RA_EMM_REG_INT                                 0x0020

    #define     BA_EMM_REG_INT_RESERVED                        0x0020
    #define     B16EMM_REG_INT_RESERVED                        0x0020
    #define   LSb32EMM_REG_INT_RESERVED                           0
    #define   LSb16EMM_REG_INT_RESERVED                           0
    #define       bEMM_REG_INT_RESERVED                        1
    #define   MSK32EMM_REG_INT_RESERVED                           0x00000001

    #define     BA_EMM_REG_INT_PKT_ARRIVE                      0x0020
    #define     B16EMM_REG_INT_PKT_ARRIVE                      0x0020
    #define   LSb32EMM_REG_INT_PKT_ARRIVE                         1
    #define   LSb16EMM_REG_INT_PKT_ARRIVE                         1
    #define       bEMM_REG_INT_PKT_ARRIVE                      1
    #define   MSK32EMM_REG_INT_PKT_ARRIVE                         0x00000002

    #define     BA_EMM_REG_INT_OVERFLOW                        0x0020
    #define     B16EMM_REG_INT_OVERFLOW                        0x0020
    #define   LSb32EMM_REG_INT_OVERFLOW                           2
    #define   LSb16EMM_REG_INT_OVERFLOW                           2
    #define       bEMM_REG_INT_OVERFLOW                        1
    #define   MSK32EMM_REG_INT_OVERFLOW                           0x00000004

    #define     BA_EMM_REG_INT_SPARE                           0x0020
    #define     B16EMM_REG_INT_SPARE                           0x0020
    #define   LSb32EMM_REG_INT_SPARE                              3
    #define   LSb16EMM_REG_INT_SPARE                              3
    #define       bEMM_REG_INT_SPARE                           4
    #define   MSK32EMM_REG_INT_SPARE                              0x00000078

    #define     BA_EMM_REG_INT_MASK_RESET                      0x0020
    #define     B16EMM_REG_INT_MASK_RESET                      0x0020
    #define   LSb32EMM_REG_INT_MASK_RESET                         7
    #define   LSb16EMM_REG_INT_MASK_RESET                         7
    #define       bEMM_REG_INT_MASK_RESET                      1
    #define   MSK32EMM_REG_INT_MASK_RESET                         0x00000080
    ///////////////////////////////////////////////////////////
    #define     RA_EMM_REG_INT_STAT                            0x0024

    #define     BA_EMM_REG_INT_STAT_R_ADDR                     0x0024
    #define     B16EMM_REG_INT_STAT_R_ADDR                     0x0024
    #define   LSb32EMM_REG_INT_STAT_R_ADDR                        0
    #define   LSb16EMM_REG_INT_STAT_R_ADDR                        0
    #define       bEMM_REG_INT_STAT_R_ADDR                     8
    #define   MSK32EMM_REG_INT_STAT_R_ADDR                        0x000000FF
    ///////////////////////////////////////////////////////////
    #define     RA_EMM_REG_DATA_ID4                            0x0028

    #define     BA_EMM_REG_DATA_ID4_data4                      0x0028
    #define     B16EMM_REG_DATA_ID4_data4                      0x0028
    #define   LSb32EMM_REG_DATA_ID4_data4                         0
    #define   LSb16EMM_REG_DATA_ID4_data4                         0
    #define       bEMM_REG_DATA_ID4_data4                      32
    #define   MSK32EMM_REG_DATA_ID4_data4                         0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_EMM_REG_DATA_ID5                            0x002C

    #define     BA_EMM_REG_DATA_ID5_data5                      0x002C
    #define     B16EMM_REG_DATA_ID5_data5                      0x002C
    #define   LSb32EMM_REG_DATA_ID5_data5                         0
    #define   LSb16EMM_REG_DATA_ID5_data5                         0
    #define       bEMM_REG_DATA_ID5_data5                      32
    #define   MSK32EMM_REG_DATA_ID5_data5                         0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_EMM_REG_DATA_ID6                            0x0030

    #define     BA_EMM_REG_DATA_ID6_data6                      0x0030
    #define     B16EMM_REG_DATA_ID6_data6                      0x0030
    #define   LSb32EMM_REG_DATA_ID6_data6                         0
    #define   LSb16EMM_REG_DATA_ID6_data6                         0
    #define       bEMM_REG_DATA_ID6_data6                      32
    #define   MSK32EMM_REG_DATA_ID6_data6                         0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_EMM_REG_DATA_ID7                            0x0034

    #define     BA_EMM_REG_DATA_ID7_data7                      0x0034
    #define     B16EMM_REG_DATA_ID7_data7                      0x0034
    #define   LSb32EMM_REG_DATA_ID7_data7                         0
    #define   LSb16EMM_REG_DATA_ID7_data7                         0
    #define       bEMM_REG_DATA_ID7_data7                      32
    #define   MSK32EMM_REG_DATA_ID7_data7                         0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_EMM_REG_DATA_ID8                            0x0038

    #define     BA_EMM_REG_DATA_ID8_data8                      0x0038
    #define     B16EMM_REG_DATA_ID8_data8                      0x0038
    #define   LSb32EMM_REG_DATA_ID8_data8                         0
    #define   LSb16EMM_REG_DATA_ID8_data8                         0
    #define       bEMM_REG_DATA_ID8_data8                      32
    #define   MSK32EMM_REG_DATA_ID8_data8                         0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_EMM_REG_MASK_ID4                            0x003C

    #define     BA_EMM_REG_MASK_ID4_mask4                      0x003C
    #define     B16EMM_REG_MASK_ID4_mask4                      0x003C
    #define   LSb32EMM_REG_MASK_ID4_mask4                         0
    #define   LSb16EMM_REG_MASK_ID4_mask4                         0
    #define       bEMM_REG_MASK_ID4_mask4                      32
    #define   MSK32EMM_REG_MASK_ID4_mask4                         0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_EMM_REG_MASK_ID5                            0x0040

    #define     BA_EMM_REG_MASK_ID5_mask5                      0x0040
    #define     B16EMM_REG_MASK_ID5_mask5                      0x0040
    #define   LSb32EMM_REG_MASK_ID5_mask5                         0
    #define   LSb16EMM_REG_MASK_ID5_mask5                         0
    #define       bEMM_REG_MASK_ID5_mask5                      32
    #define   MSK32EMM_REG_MASK_ID5_mask5                         0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_EMM_REG_MASK_ID6                            0x0044

    #define     BA_EMM_REG_MASK_ID6_mask6                      0x0044
    #define     B16EMM_REG_MASK_ID6_mask6                      0x0044
    #define   LSb32EMM_REG_MASK_ID6_mask6                         0
    #define   LSb16EMM_REG_MASK_ID6_mask6                         0
    #define       bEMM_REG_MASK_ID6_mask6                      32
    #define   MSK32EMM_REG_MASK_ID6_mask6                         0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_EMM_REG_MASK_ID7                            0x0048

    #define     BA_EMM_REG_MASK_ID7_mask7                      0x0048
    #define     B16EMM_REG_MASK_ID7_mask7                      0x0048
    #define   LSb32EMM_REG_MASK_ID7_mask7                         0
    #define   LSb16EMM_REG_MASK_ID7_mask7                         0
    #define       bEMM_REG_MASK_ID7_mask7                      32
    #define   MSK32EMM_REG_MASK_ID7_mask7                         0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_EMM_REG_MASK_ID8                            0x004C

    #define     BA_EMM_REG_MASK_ID8_mask8                      0x004C
    #define     B16EMM_REG_MASK_ID8_mask8                      0x004C
    #define   LSb32EMM_REG_MASK_ID8_mask8                         0
    #define   LSb16EMM_REG_MASK_ID8_mask8                         0
    #define       bEMM_REG_MASK_ID8_mask8                      32
    #define   MSK32EMM_REG_MASK_ID8_mask8                         0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_EMM_REG_CTRL_ID                             0x0050

    #define     BA_EMM_REG_CTRL_ID_IRD1                        0x0050
    #define     B16EMM_REG_CTRL_ID_IRD1                        0x0050
    #define   LSb32EMM_REG_CTRL_ID_IRD1                           0
    #define   LSb16EMM_REG_CTRL_ID_IRD1                           0
    #define       bEMM_REG_CTRL_ID_IRD1                        2
    #define   MSK32EMM_REG_CTRL_ID_IRD1                           0x00000003

    #define     BA_EMM_REG_CTRL_ID_IRD2                        0x0050
    #define     B16EMM_REG_CTRL_ID_IRD2                        0x0050
    #define   LSb32EMM_REG_CTRL_ID_IRD2                           2
    #define   LSb16EMM_REG_CTRL_ID_IRD2                           2
    #define       bEMM_REG_CTRL_ID_IRD2                        2
    #define   MSK32EMM_REG_CTRL_ID_IRD2                           0x0000000C

    #define     BA_EMM_REG_CTRL_ID_IRD3                        0x0050
    #define     B16EMM_REG_CTRL_ID_IRD3                        0x0050
    #define   LSb32EMM_REG_CTRL_ID_IRD3                           4
    #define   LSb16EMM_REG_CTRL_ID_IRD3                           4
    #define       bEMM_REG_CTRL_ID_IRD3                        2
    #define   MSK32EMM_REG_CTRL_ID_IRD3                           0x00000030

    #define     BA_EMM_REG_CTRL_ID_IRD4                        0x0050
    #define     B16EMM_REG_CTRL_ID_IRD4                        0x0050
    #define   LSb32EMM_REG_CTRL_ID_IRD4                           6
    #define   LSb16EMM_REG_CTRL_ID_IRD4                           6
    #define       bEMM_REG_CTRL_ID_IRD4                        2
    #define   MSK32EMM_REG_CTRL_ID_IRD4                           0x000000C0

    #define     BA_EMM_REG_CTRL_ID_IRD5                        0x0051
    #define     B16EMM_REG_CTRL_ID_IRD5                        0x0050
    #define   LSb32EMM_REG_CTRL_ID_IRD5                           8
    #define   LSb16EMM_REG_CTRL_ID_IRD5                           8
    #define       bEMM_REG_CTRL_ID_IRD5                        2
    #define   MSK32EMM_REG_CTRL_ID_IRD5                           0x00000300

    #define     BA_EMM_REG_CTRL_ID_IRD6                        0x0051
    #define     B16EMM_REG_CTRL_ID_IRD6                        0x0050
    #define   LSb32EMM_REG_CTRL_ID_IRD6                           10
    #define   LSb16EMM_REG_CTRL_ID_IRD6                           10
    #define       bEMM_REG_CTRL_ID_IRD6                        2
    #define   MSK32EMM_REG_CTRL_ID_IRD6                           0x00000C00

    #define     BA_EMM_REG_CTRL_ID_IRD7                        0x0051
    #define     B16EMM_REG_CTRL_ID_IRD7                        0x0050
    #define   LSb32EMM_REG_CTRL_ID_IRD7                           12
    #define   LSb16EMM_REG_CTRL_ID_IRD7                           12
    #define       bEMM_REG_CTRL_ID_IRD7                        2
    #define   MSK32EMM_REG_CTRL_ID_IRD7                           0x00003000

    #define     BA_EMM_REG_CTRL_ID_IRD8                        0x0051
    #define     B16EMM_REG_CTRL_ID_IRD8                        0x0050
    #define   LSb32EMM_REG_CTRL_ID_IRD8                           14
    #define   LSb16EMM_REG_CTRL_ID_IRD8                           14
    #define       bEMM_REG_CTRL_ID_IRD8                        2
    #define   MSK32EMM_REG_CTRL_ID_IRD8                           0x0000C000
    ///////////////////////////////////////////////////////////
    #define     RA_EMM_REG_EMM_BUFFER                          0x1000
    ///////////////////////////////////////////////////////////

    typedef struct SIE_EMM_REG {
    ///////////////////////////////////////////////////////////
    #define   GET32EMM_REG_TID_MODE(r32)                       _BFGET_(r32,31, 0)
    #define   SET32EMM_REG_TID_MODE(r32,v)                     _BFSET_(r32,31, 0,v)

    #define     w32EMM_REG_TID                                 {\
            UNSG32 uTID_MODE                                   : 32;\
          }
    union { UNSG32 u32EMM_REG_TID;
            struct w32EMM_REG_TID;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32EMM_REG_DATA_ID1_data1(r32)                 _BFGET_(r32,31, 0)
    #define   SET32EMM_REG_DATA_ID1_data1(r32,v)               _BFSET_(r32,31, 0,v)

    #define     w32EMM_REG_DATA_ID1                            {\
            UNSG32 uDATA_ID1_data1                             : 32;\
          }
    union { UNSG32 u32EMM_REG_DATA_ID1;
            struct w32EMM_REG_DATA_ID1;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32EMM_REG_DATA_ID2_data2(r32)                 _BFGET_(r32,31, 0)
    #define   SET32EMM_REG_DATA_ID2_data2(r32,v)               _BFSET_(r32,31, 0,v)

    #define     w32EMM_REG_DATA_ID2                            {\
            UNSG32 uDATA_ID2_data2                             : 32;\
          }
    union { UNSG32 u32EMM_REG_DATA_ID2;
            struct w32EMM_REG_DATA_ID2;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32EMM_REG_DATA_ID3_data3(r32)                 _BFGET_(r32,31, 0)
    #define   SET32EMM_REG_DATA_ID3_data3(r32,v)               _BFSET_(r32,31, 0,v)

    #define     w32EMM_REG_DATA_ID3                            {\
            UNSG32 uDATA_ID3_data3                             : 32;\
          }
    union { UNSG32 u32EMM_REG_DATA_ID3;
            struct w32EMM_REG_DATA_ID3;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32EMM_REG_MASK_ID1_mask1(r32)                 _BFGET_(r32,31, 0)
    #define   SET32EMM_REG_MASK_ID1_mask1(r32,v)               _BFSET_(r32,31, 0,v)

    #define     w32EMM_REG_MASK_ID1                            {\
            UNSG32 uMASK_ID1_mask1                             : 32;\
          }
    union { UNSG32 u32EMM_REG_MASK_ID1;
            struct w32EMM_REG_MASK_ID1;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32EMM_REG_MASK_ID2_mask2(r32)                 _BFGET_(r32,31, 0)
    #define   SET32EMM_REG_MASK_ID2_mask2(r32,v)               _BFSET_(r32,31, 0,v)

    #define     w32EMM_REG_MASK_ID2                            {\
            UNSG32 uMASK_ID2_mask2                             : 32;\
          }
    union { UNSG32 u32EMM_REG_MASK_ID2;
            struct w32EMM_REG_MASK_ID2;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32EMM_REG_MASK_ID3_mask3(r32)                 _BFGET_(r32,31, 0)
    #define   SET32EMM_REG_MASK_ID3_mask3(r32,v)               _BFSET_(r32,31, 0,v)

    #define     w32EMM_REG_MASK_ID3                            {\
            UNSG32 uMASK_ID3_mask3                             : 32;\
          }
    union { UNSG32 u32EMM_REG_MASK_ID3;
            struct w32EMM_REG_MASK_ID3;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32EMM_REG_CAM_PID(r32)                        _BFGET_(r32,12, 0)
    #define   SET32EMM_REG_CAM_PID(r32,v)                      _BFSET_(r32,12, 0,v)
    #define   GET16EMM_REG_CAM_PID(r16)                        _BFGET_(r16,12, 0)
    #define   SET16EMM_REG_CAM_PID(r16,v)                      _BFSET_(r16,12, 0,v)

    #define   GET32EMM_REG_CAM_EMM_FIL_EN(r32)                 _BFGET_(r32,13,13)
    #define   SET32EMM_REG_CAM_EMM_FIL_EN(r32,v)               _BFSET_(r32,13,13,v)
    #define   GET16EMM_REG_CAM_EMM_FIL_EN(r16)                 _BFGET_(r16,13,13)
    #define   SET16EMM_REG_CAM_EMM_FIL_EN(r16,v)               _BFSET_(r16,13,13,v)

    #define   GET32EMM_REG_CAM_TID_FIL_EN(r32)                 _BFGET_(r32,14,14)
    #define   SET32EMM_REG_CAM_TID_FIL_EN(r32,v)               _BFSET_(r32,14,14,v)
    #define   GET16EMM_REG_CAM_TID_FIL_EN(r16)                 _BFGET_(r16,14,14)
    #define   SET16EMM_REG_CAM_TID_FIL_EN(r16,v)               _BFSET_(r16,14,14,v)

    #define   GET32EMM_REG_CAM_TID(r32)                        _BFGET_(r32,22,15)
    #define   SET32EMM_REG_CAM_TID(r32,v)                      _BFSET_(r32,22,15,v)

    #define     w32EMM_REG_CAM                                 {\
            UNSG32 uCAM_PID                                    : 13;\
            UNSG32 uCAM_EMM_FIL_EN                             :  1;\
            UNSG32 uCAM_TID_FIL_EN                             :  1;\
            UNSG32 uCAM_TID                                    :  8;\
            UNSG32 RSVDx1C_b23                                 :  9;\
          }
    union { UNSG32 u32EMM_REG_CAM;
            struct w32EMM_REG_CAM;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32EMM_REG_INT_RESERVED(r32)                   _BFGET_(r32, 0, 0)
    #define   SET32EMM_REG_INT_RESERVED(r32,v)                 _BFSET_(r32, 0, 0,v)
    #define   GET16EMM_REG_INT_RESERVED(r16)                   _BFGET_(r16, 0, 0)
    #define   SET16EMM_REG_INT_RESERVED(r16,v)                 _BFSET_(r16, 0, 0,v)

    #define   GET32EMM_REG_INT_PKT_ARRIVE(r32)                 _BFGET_(r32, 1, 1)
    #define   SET32EMM_REG_INT_PKT_ARRIVE(r32,v)               _BFSET_(r32, 1, 1,v)
    #define   GET16EMM_REG_INT_PKT_ARRIVE(r16)                 _BFGET_(r16, 1, 1)
    #define   SET16EMM_REG_INT_PKT_ARRIVE(r16,v)               _BFSET_(r16, 1, 1,v)

    #define   GET32EMM_REG_INT_OVERFLOW(r32)                   _BFGET_(r32, 2, 2)
    #define   SET32EMM_REG_INT_OVERFLOW(r32,v)                 _BFSET_(r32, 2, 2,v)
    #define   GET16EMM_REG_INT_OVERFLOW(r16)                   _BFGET_(r16, 2, 2)
    #define   SET16EMM_REG_INT_OVERFLOW(r16,v)                 _BFSET_(r16, 2, 2,v)

    #define   GET32EMM_REG_INT_SPARE(r32)                      _BFGET_(r32, 6, 3)
    #define   SET32EMM_REG_INT_SPARE(r32,v)                    _BFSET_(r32, 6, 3,v)
    #define   GET16EMM_REG_INT_SPARE(r16)                      _BFGET_(r16, 6, 3)
    #define   SET16EMM_REG_INT_SPARE(r16,v)                    _BFSET_(r16, 6, 3,v)

    #define   GET32EMM_REG_INT_MASK_RESET(r32)                 _BFGET_(r32, 7, 7)
    #define   SET32EMM_REG_INT_MASK_RESET(r32,v)               _BFSET_(r32, 7, 7,v)
    #define   GET16EMM_REG_INT_MASK_RESET(r16)                 _BFGET_(r16, 7, 7)
    #define   SET16EMM_REG_INT_MASK_RESET(r16,v)               _BFSET_(r16, 7, 7,v)

    #define     w32EMM_REG_INT                                 {\
            UNSG32 uINT_RESERVED                               :  1;\
            UNSG32 uINT_PKT_ARRIVE                             :  1;\
            UNSG32 uINT_OVERFLOW                               :  1;\
            UNSG32 uINT_SPARE                                  :  4;\
            UNSG32 uINT_MASK_RESET                             :  1;\
            UNSG32 RSVDx20_b8                                  : 24;\
          }
    union { UNSG32 u32EMM_REG_INT;
            struct w32EMM_REG_INT;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32EMM_REG_INT_STAT_R_ADDR(r32)                _BFGET_(r32, 7, 0)
    #define   SET32EMM_REG_INT_STAT_R_ADDR(r32,v)              _BFSET_(r32, 7, 0,v)
    #define   GET16EMM_REG_INT_STAT_R_ADDR(r16)                _BFGET_(r16, 7, 0)
    #define   SET16EMM_REG_INT_STAT_R_ADDR(r16,v)              _BFSET_(r16, 7, 0,v)

    #define     w32EMM_REG_INT_STAT                            {\
            UNSG32 uINT_STAT_R_ADDR                            :  8;\
            UNSG32 RSVDx24_b8                                  : 24;\
          }
    union { UNSG32 u32EMM_REG_INT_STAT;
            struct w32EMM_REG_INT_STAT;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32EMM_REG_DATA_ID4_data4(r32)                 _BFGET_(r32,31, 0)
    #define   SET32EMM_REG_DATA_ID4_data4(r32,v)               _BFSET_(r32,31, 0,v)

    #define     w32EMM_REG_DATA_ID4                            {\
            UNSG32 uDATA_ID4_data4                             : 32;\
          }
    union { UNSG32 u32EMM_REG_DATA_ID4;
            struct w32EMM_REG_DATA_ID4;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32EMM_REG_DATA_ID5_data5(r32)                 _BFGET_(r32,31, 0)
    #define   SET32EMM_REG_DATA_ID5_data5(r32,v)               _BFSET_(r32,31, 0,v)

    #define     w32EMM_REG_DATA_ID5                            {\
            UNSG32 uDATA_ID5_data5                             : 32;\
          }
    union { UNSG32 u32EMM_REG_DATA_ID5;
            struct w32EMM_REG_DATA_ID5;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32EMM_REG_DATA_ID6_data6(r32)                 _BFGET_(r32,31, 0)
    #define   SET32EMM_REG_DATA_ID6_data6(r32,v)               _BFSET_(r32,31, 0,v)

    #define     w32EMM_REG_DATA_ID6                            {\
            UNSG32 uDATA_ID6_data6                             : 32;\
          }
    union { UNSG32 u32EMM_REG_DATA_ID6;
            struct w32EMM_REG_DATA_ID6;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32EMM_REG_DATA_ID7_data7(r32)                 _BFGET_(r32,31, 0)
    #define   SET32EMM_REG_DATA_ID7_data7(r32,v)               _BFSET_(r32,31, 0,v)

    #define     w32EMM_REG_DATA_ID7                            {\
            UNSG32 uDATA_ID7_data7                             : 32;\
          }
    union { UNSG32 u32EMM_REG_DATA_ID7;
            struct w32EMM_REG_DATA_ID7;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32EMM_REG_DATA_ID8_data8(r32)                 _BFGET_(r32,31, 0)
    #define   SET32EMM_REG_DATA_ID8_data8(r32,v)               _BFSET_(r32,31, 0,v)

    #define     w32EMM_REG_DATA_ID8                            {\
            UNSG32 uDATA_ID8_data8                             : 32;\
          }
    union { UNSG32 u32EMM_REG_DATA_ID8;
            struct w32EMM_REG_DATA_ID8;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32EMM_REG_MASK_ID4_mask4(r32)                 _BFGET_(r32,31, 0)
    #define   SET32EMM_REG_MASK_ID4_mask4(r32,v)               _BFSET_(r32,31, 0,v)

    #define     w32EMM_REG_MASK_ID4                            {\
            UNSG32 uMASK_ID4_mask4                             : 32;\
          }
    union { UNSG32 u32EMM_REG_MASK_ID4;
            struct w32EMM_REG_MASK_ID4;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32EMM_REG_MASK_ID5_mask5(r32)                 _BFGET_(r32,31, 0)
    #define   SET32EMM_REG_MASK_ID5_mask5(r32,v)               _BFSET_(r32,31, 0,v)

    #define     w32EMM_REG_MASK_ID5                            {\
            UNSG32 uMASK_ID5_mask5                             : 32;\
          }
    union { UNSG32 u32EMM_REG_MASK_ID5;
            struct w32EMM_REG_MASK_ID5;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32EMM_REG_MASK_ID6_mask6(r32)                 _BFGET_(r32,31, 0)
    #define   SET32EMM_REG_MASK_ID6_mask6(r32,v)               _BFSET_(r32,31, 0,v)

    #define     w32EMM_REG_MASK_ID6                            {\
            UNSG32 uMASK_ID6_mask6                             : 32;\
          }
    union { UNSG32 u32EMM_REG_MASK_ID6;
            struct w32EMM_REG_MASK_ID6;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32EMM_REG_MASK_ID7_mask7(r32)                 _BFGET_(r32,31, 0)
    #define   SET32EMM_REG_MASK_ID7_mask7(r32,v)               _BFSET_(r32,31, 0,v)

    #define     w32EMM_REG_MASK_ID7                            {\
            UNSG32 uMASK_ID7_mask7                             : 32;\
          }
    union { UNSG32 u32EMM_REG_MASK_ID7;
            struct w32EMM_REG_MASK_ID7;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32EMM_REG_MASK_ID8_mask8(r32)                 _BFGET_(r32,31, 0)
    #define   SET32EMM_REG_MASK_ID8_mask8(r32,v)               _BFSET_(r32,31, 0,v)

    #define     w32EMM_REG_MASK_ID8                            {\
            UNSG32 uMASK_ID8_mask8                             : 32;\
          }
    union { UNSG32 u32EMM_REG_MASK_ID8;
            struct w32EMM_REG_MASK_ID8;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32EMM_REG_CTRL_ID_IRD1(r32)                   _BFGET_(r32, 1, 0)
    #define   SET32EMM_REG_CTRL_ID_IRD1(r32,v)                 _BFSET_(r32, 1, 0,v)
    #define   GET16EMM_REG_CTRL_ID_IRD1(r16)                   _BFGET_(r16, 1, 0)
    #define   SET16EMM_REG_CTRL_ID_IRD1(r16,v)                 _BFSET_(r16, 1, 0,v)

    #define   GET32EMM_REG_CTRL_ID_IRD2(r32)                   _BFGET_(r32, 3, 2)
    #define   SET32EMM_REG_CTRL_ID_IRD2(r32,v)                 _BFSET_(r32, 3, 2,v)
    #define   GET16EMM_REG_CTRL_ID_IRD2(r16)                   _BFGET_(r16, 3, 2)
    #define   SET16EMM_REG_CTRL_ID_IRD2(r16,v)                 _BFSET_(r16, 3, 2,v)

    #define   GET32EMM_REG_CTRL_ID_IRD3(r32)                   _BFGET_(r32, 5, 4)
    #define   SET32EMM_REG_CTRL_ID_IRD3(r32,v)                 _BFSET_(r32, 5, 4,v)
    #define   GET16EMM_REG_CTRL_ID_IRD3(r16)                   _BFGET_(r16, 5, 4)
    #define   SET16EMM_REG_CTRL_ID_IRD3(r16,v)                 _BFSET_(r16, 5, 4,v)

    #define   GET32EMM_REG_CTRL_ID_IRD4(r32)                   _BFGET_(r32, 7, 6)
    #define   SET32EMM_REG_CTRL_ID_IRD4(r32,v)                 _BFSET_(r32, 7, 6,v)
    #define   GET16EMM_REG_CTRL_ID_IRD4(r16)                   _BFGET_(r16, 7, 6)
    #define   SET16EMM_REG_CTRL_ID_IRD4(r16,v)                 _BFSET_(r16, 7, 6,v)

    #define   GET32EMM_REG_CTRL_ID_IRD5(r32)                   _BFGET_(r32, 9, 8)
    #define   SET32EMM_REG_CTRL_ID_IRD5(r32,v)                 _BFSET_(r32, 9, 8,v)
    #define   GET16EMM_REG_CTRL_ID_IRD5(r16)                   _BFGET_(r16, 9, 8)
    #define   SET16EMM_REG_CTRL_ID_IRD5(r16,v)                 _BFSET_(r16, 9, 8,v)

    #define   GET32EMM_REG_CTRL_ID_IRD6(r32)                   _BFGET_(r32,11,10)
    #define   SET32EMM_REG_CTRL_ID_IRD6(r32,v)                 _BFSET_(r32,11,10,v)
    #define   GET16EMM_REG_CTRL_ID_IRD6(r16)                   _BFGET_(r16,11,10)
    #define   SET16EMM_REG_CTRL_ID_IRD6(r16,v)                 _BFSET_(r16,11,10,v)

    #define   GET32EMM_REG_CTRL_ID_IRD7(r32)                   _BFGET_(r32,13,12)
    #define   SET32EMM_REG_CTRL_ID_IRD7(r32,v)                 _BFSET_(r32,13,12,v)
    #define   GET16EMM_REG_CTRL_ID_IRD7(r16)                   _BFGET_(r16,13,12)
    #define   SET16EMM_REG_CTRL_ID_IRD7(r16,v)                 _BFSET_(r16,13,12,v)

    #define   GET32EMM_REG_CTRL_ID_IRD8(r32)                   _BFGET_(r32,15,14)
    #define   SET32EMM_REG_CTRL_ID_IRD8(r32,v)                 _BFSET_(r32,15,14,v)
    #define   GET16EMM_REG_CTRL_ID_IRD8(r16)                   _BFGET_(r16,15,14)
    #define   SET16EMM_REG_CTRL_ID_IRD8(r16,v)                 _BFSET_(r16,15,14,v)

    #define     w32EMM_REG_CTRL_ID                             {\
            UNSG32 uCTRL_ID_IRD1                               :  2;\
            UNSG32 uCTRL_ID_IRD2                               :  2;\
            UNSG32 uCTRL_ID_IRD3                               :  2;\
            UNSG32 uCTRL_ID_IRD4                               :  2;\
            UNSG32 uCTRL_ID_IRD5                               :  2;\
            UNSG32 uCTRL_ID_IRD6                               :  2;\
            UNSG32 uCTRL_ID_IRD7                               :  2;\
            UNSG32 uCTRL_ID_IRD8                               :  2;\
            UNSG32 RSVDx50_b16                                 : 16;\
          }
    union { UNSG32 u32EMM_REG_CTRL_ID;
            struct w32EMM_REG_CTRL_ID;
          };
    ///////////////////////////////////////////////////////////
             UNSG8 RSVDx54                                     [4012];
    ///////////////////////////////////////////////////////////
              SIE_EMM_BUFF                                     ie_EMM_BUFFER[10];
             UNSG8 RSVD_EMM_BUFFER                             [1536];
    ///////////////////////////////////////////////////////////
    } SIE_EMM_REG;

    typedef union  T32EMM_REG_TID
          { UNSG32 u32;
            struct w32EMM_REG_TID;
                 } T32EMM_REG_TID;
    typedef union  T32EMM_REG_DATA_ID1
          { UNSG32 u32;
            struct w32EMM_REG_DATA_ID1;
                 } T32EMM_REG_DATA_ID1;
    typedef union  T32EMM_REG_DATA_ID2
          { UNSG32 u32;
            struct w32EMM_REG_DATA_ID2;
                 } T32EMM_REG_DATA_ID2;
    typedef union  T32EMM_REG_DATA_ID3
          { UNSG32 u32;
            struct w32EMM_REG_DATA_ID3;
                 } T32EMM_REG_DATA_ID3;
    typedef union  T32EMM_REG_MASK_ID1
          { UNSG32 u32;
            struct w32EMM_REG_MASK_ID1;
                 } T32EMM_REG_MASK_ID1;
    typedef union  T32EMM_REG_MASK_ID2
          { UNSG32 u32;
            struct w32EMM_REG_MASK_ID2;
                 } T32EMM_REG_MASK_ID2;
    typedef union  T32EMM_REG_MASK_ID3
          { UNSG32 u32;
            struct w32EMM_REG_MASK_ID3;
                 } T32EMM_REG_MASK_ID3;
    typedef union  T32EMM_REG_CAM
          { UNSG32 u32;
            struct w32EMM_REG_CAM;
                 } T32EMM_REG_CAM;
    typedef union  T32EMM_REG_INT
          { UNSG32 u32;
            struct w32EMM_REG_INT;
                 } T32EMM_REG_INT;
    typedef union  T32EMM_REG_INT_STAT
          { UNSG32 u32;
            struct w32EMM_REG_INT_STAT;
                 } T32EMM_REG_INT_STAT;
    typedef union  T32EMM_REG_DATA_ID4
          { UNSG32 u32;
            struct w32EMM_REG_DATA_ID4;
                 } T32EMM_REG_DATA_ID4;
    typedef union  T32EMM_REG_DATA_ID5
          { UNSG32 u32;
            struct w32EMM_REG_DATA_ID5;
                 } T32EMM_REG_DATA_ID5;
    typedef union  T32EMM_REG_DATA_ID6
          { UNSG32 u32;
            struct w32EMM_REG_DATA_ID6;
                 } T32EMM_REG_DATA_ID6;
    typedef union  T32EMM_REG_DATA_ID7
          { UNSG32 u32;
            struct w32EMM_REG_DATA_ID7;
                 } T32EMM_REG_DATA_ID7;
    typedef union  T32EMM_REG_DATA_ID8
          { UNSG32 u32;
            struct w32EMM_REG_DATA_ID8;
                 } T32EMM_REG_DATA_ID8;
    typedef union  T32EMM_REG_MASK_ID4
          { UNSG32 u32;
            struct w32EMM_REG_MASK_ID4;
                 } T32EMM_REG_MASK_ID4;
    typedef union  T32EMM_REG_MASK_ID5
          { UNSG32 u32;
            struct w32EMM_REG_MASK_ID5;
                 } T32EMM_REG_MASK_ID5;
    typedef union  T32EMM_REG_MASK_ID6
          { UNSG32 u32;
            struct w32EMM_REG_MASK_ID6;
                 } T32EMM_REG_MASK_ID6;
    typedef union  T32EMM_REG_MASK_ID7
          { UNSG32 u32;
            struct w32EMM_REG_MASK_ID7;
                 } T32EMM_REG_MASK_ID7;
    typedef union  T32EMM_REG_MASK_ID8
          { UNSG32 u32;
            struct w32EMM_REG_MASK_ID8;
                 } T32EMM_REG_MASK_ID8;
    typedef union  T32EMM_REG_CTRL_ID
          { UNSG32 u32;
            struct w32EMM_REG_CTRL_ID;
                 } T32EMM_REG_CTRL_ID;
    ///////////////////////////////////////////////////////////

    typedef union  TEMM_REG_TID
          { UNSG32 u32[1];
            struct {
            struct w32EMM_REG_TID;
                   };
                 } TEMM_REG_TID;
    typedef union  TEMM_REG_DATA_ID1
          { UNSG32 u32[1];
            struct {
            struct w32EMM_REG_DATA_ID1;
                   };
                 } TEMM_REG_DATA_ID1;
    typedef union  TEMM_REG_DATA_ID2
          { UNSG32 u32[1];
            struct {
            struct w32EMM_REG_DATA_ID2;
                   };
                 } TEMM_REG_DATA_ID2;
    typedef union  TEMM_REG_DATA_ID3
          { UNSG32 u32[1];
            struct {
            struct w32EMM_REG_DATA_ID3;
                   };
                 } TEMM_REG_DATA_ID3;
    typedef union  TEMM_REG_MASK_ID1
          { UNSG32 u32[1];
            struct {
            struct w32EMM_REG_MASK_ID1;
                   };
                 } TEMM_REG_MASK_ID1;
    typedef union  TEMM_REG_MASK_ID2
          { UNSG32 u32[1];
            struct {
            struct w32EMM_REG_MASK_ID2;
                   };
                 } TEMM_REG_MASK_ID2;
    typedef union  TEMM_REG_MASK_ID3
          { UNSG32 u32[1];
            struct {
            struct w32EMM_REG_MASK_ID3;
                   };
                 } TEMM_REG_MASK_ID3;
    typedef union  TEMM_REG_CAM
          { UNSG32 u32[1];
            struct {
            struct w32EMM_REG_CAM;
                   };
                 } TEMM_REG_CAM;
    typedef union  TEMM_REG_INT
          { UNSG32 u32[1];
            struct {
            struct w32EMM_REG_INT;
                   };
                 } TEMM_REG_INT;
    typedef union  TEMM_REG_INT_STAT
          { UNSG32 u32[1];
            struct {
            struct w32EMM_REG_INT_STAT;
                   };
                 } TEMM_REG_INT_STAT;
    typedef union  TEMM_REG_DATA_ID4
          { UNSG32 u32[1];
            struct {
            struct w32EMM_REG_DATA_ID4;
                   };
                 } TEMM_REG_DATA_ID4;
    typedef union  TEMM_REG_DATA_ID5
          { UNSG32 u32[1];
            struct {
            struct w32EMM_REG_DATA_ID5;
                   };
                 } TEMM_REG_DATA_ID5;
    typedef union  TEMM_REG_DATA_ID6
          { UNSG32 u32[1];
            struct {
            struct w32EMM_REG_DATA_ID6;
                   };
                 } TEMM_REG_DATA_ID6;
    typedef union  TEMM_REG_DATA_ID7
          { UNSG32 u32[1];
            struct {
            struct w32EMM_REG_DATA_ID7;
                   };
                 } TEMM_REG_DATA_ID7;
    typedef union  TEMM_REG_DATA_ID8
          { UNSG32 u32[1];
            struct {
            struct w32EMM_REG_DATA_ID8;
                   };
                 } TEMM_REG_DATA_ID8;
    typedef union  TEMM_REG_MASK_ID4
          { UNSG32 u32[1];
            struct {
            struct w32EMM_REG_MASK_ID4;
                   };
                 } TEMM_REG_MASK_ID4;
    typedef union  TEMM_REG_MASK_ID5
          { UNSG32 u32[1];
            struct {
            struct w32EMM_REG_MASK_ID5;
                   };
                 } TEMM_REG_MASK_ID5;
    typedef union  TEMM_REG_MASK_ID6
          { UNSG32 u32[1];
            struct {
            struct w32EMM_REG_MASK_ID6;
                   };
                 } TEMM_REG_MASK_ID6;
    typedef union  TEMM_REG_MASK_ID7
          { UNSG32 u32[1];
            struct {
            struct w32EMM_REG_MASK_ID7;
                   };
                 } TEMM_REG_MASK_ID7;
    typedef union  TEMM_REG_MASK_ID8
          { UNSG32 u32[1];
            struct {
            struct w32EMM_REG_MASK_ID8;
                   };
                 } TEMM_REG_MASK_ID8;
    typedef union  TEMM_REG_CTRL_ID
          { UNSG32 u32[1];
            struct {
            struct w32EMM_REG_CTRL_ID;
                   };
                 } TEMM_REG_CTRL_ID;

    ///////////////////////////////////////////////////////////
     SIGN32 EMM_REG_drvrd(SIE_EMM_REG *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 EMM_REG_drvwr(SIE_EMM_REG *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void EMM_REG_reset(SIE_EMM_REG *p);
     SIGN32 EMM_REG_cmp  (SIE_EMM_REG *p, SIE_EMM_REG *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define EMM_REG_check(p,pie,pfx,hLOG) EMM_REG_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define EMM_REG_print(p,    pfx,hLOG) EMM_REG_cmp(p,0,  pfx,(void*)(hLOG),0,0)

#endif
//////
/// ENDOFINTERFACE: EMM_REG
////////////////////////////////////////////////////////////



#ifdef __cplusplus
  }
#endif
#pragma  pack()

#endif
//////
/// ENDOFFILE: emm.h
////////////////////////////////////////////////////////////

