/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [28:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [7:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [10:0] celloutsig_0_28z;
  wire [17:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [7:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [12:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_41z;
  wire [21:0] celloutsig_0_42z;
  reg [10:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  reg [7:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~((celloutsig_1_7z | celloutsig_1_1z) & (in_data[175] | in_data[127]));
  assign celloutsig_0_11z = ~((celloutsig_0_5z[1] | celloutsig_0_0z) & (celloutsig_0_3z | celloutsig_0_2z[14]));
  assign celloutsig_0_27z = ~((celloutsig_0_23z[3] | celloutsig_0_6z[0]) & (celloutsig_0_20z | celloutsig_0_14z));
  assign celloutsig_1_18z = celloutsig_1_16z[7] | ~(celloutsig_1_1z);
  assign celloutsig_1_6z = celloutsig_1_1z ^ celloutsig_1_4z;
  assign celloutsig_1_13z = celloutsig_1_5z ^ celloutsig_1_7z;
  assign celloutsig_1_0z = ~(in_data[102] ^ in_data[125]);
  assign celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z } + { celloutsig_0_4z[2:1], celloutsig_0_4z };
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 3'h0;
    else _00_ <= celloutsig_0_19z;
  assign celloutsig_0_32z = { celloutsig_0_4z[9:8], celloutsig_0_25z, celloutsig_0_7z } / { 1'h1, celloutsig_0_28z[7:2], celloutsig_0_31z };
  assign celloutsig_0_5z = celloutsig_0_1z[12:7] / { 1'h1, celloutsig_0_1z[5:2], celloutsig_0_0z };
  assign celloutsig_0_12z = celloutsig_0_1z <= { celloutsig_0_8z[11], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_0z = ! in_data[44:39];
  assign celloutsig_1_4z = { in_data[116:104], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } || { in_data[147:142], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_7z = { in_data[103], celloutsig_1_6z, celloutsig_1_5z } || celloutsig_1_3z[2:0];
  assign celloutsig_0_16z = { celloutsig_0_9z[1:0], celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_3z } || { celloutsig_0_13z[21:18], celloutsig_0_9z };
  assign celloutsig_0_20z = { celloutsig_0_8z[4:1], celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_10z } || in_data[39:21];
  assign celloutsig_1_8z = celloutsig_1_0z & ~(celloutsig_1_5z);
  assign celloutsig_0_7z = celloutsig_0_0z & ~(celloutsig_0_5z[3]);
  assign celloutsig_0_2z = { in_data[9:7], celloutsig_0_1z, celloutsig_0_0z } * in_data[74:57];
  assign celloutsig_1_10z = celloutsig_1_9z ? { in_data[144:143], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_7z } : { celloutsig_1_3z[2], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_41z = ~ { celloutsig_0_32z[3:0], celloutsig_0_20z, celloutsig_0_34z, celloutsig_0_0z };
  assign celloutsig_0_42z = ~ { celloutsig_0_35z[11:4], celloutsig_0_19z, _00_, celloutsig_0_41z, celloutsig_0_3z };
  assign celloutsig_0_6z = ~ { celloutsig_0_2z[13:12], celloutsig_0_5z };
  assign celloutsig_0_1z = ~ { in_data[18:6], celloutsig_0_0z };
  assign celloutsig_0_34z = celloutsig_0_15z & _00_[0];
  assign celloutsig_1_5z = celloutsig_1_4z & in_data[184];
  assign celloutsig_0_15z = in_data[39] & celloutsig_0_14z;
  assign celloutsig_0_3z = in_data[57] & celloutsig_0_1z[4];
  assign celloutsig_0_31z = celloutsig_0_28z[8] & celloutsig_0_21z;
  assign celloutsig_0_14z = ~^ { celloutsig_0_10z[9:8], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_21z = ~^ { celloutsig_0_18z[3:2], celloutsig_0_11z };
  assign celloutsig_0_35z = { celloutsig_0_10z[8:0], celloutsig_0_19z, celloutsig_0_3z } >> { celloutsig_0_23z[5], celloutsig_0_19z, _00_, celloutsig_0_25z, celloutsig_0_31z };
  assign celloutsig_0_9z = in_data[2:0] >> in_data[82:80];
  assign celloutsig_0_19z = { celloutsig_0_18z[4:3], celloutsig_0_14z } << celloutsig_0_1z[5:3];
  assign celloutsig_1_11z = { in_data[151:150], celloutsig_1_5z, celloutsig_1_6z } >> celloutsig_1_3z[3:0];
  assign celloutsig_1_12z = in_data[128:126] >> celloutsig_1_11z[2:0];
  assign celloutsig_1_3z = in_data[165:161] - { in_data[128:127], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_10z = celloutsig_0_8z - celloutsig_0_8z;
  assign celloutsig_0_25z = celloutsig_0_4z[5:1] - { celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_0_18z = { celloutsig_0_10z[2:1], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_16z } ~^ { celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_11z };
  assign celloutsig_0_23z = celloutsig_0_8z[8:1] ~^ { celloutsig_0_1z[8:2], celloutsig_0_20z };
  assign celloutsig_0_28z = { celloutsig_0_23z[6:2], celloutsig_0_9z, celloutsig_0_19z } ~^ { in_data[16:10], celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_27z };
  assign celloutsig_0_13z = { celloutsig_0_9z[1:0], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_7z } ^ { celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_1_1z = ~((in_data[121] & celloutsig_1_0z) | celloutsig_1_0z);
  always_latch
    if (clkin_data[64]) celloutsig_0_4z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_4z = in_data[94:84];
  always_latch
    if (!clkin_data[96]) celloutsig_1_16z = 8'h00;
    else if (clkin_data[32]) celloutsig_1_16z = { celloutsig_1_10z[6:4], celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_1_2z = ~((in_data[96] & celloutsig_1_1z) | (in_data[184] & celloutsig_1_0z));
  assign celloutsig_1_19z = ~((celloutsig_1_2z & celloutsig_1_13z) | (celloutsig_1_10z[5] & celloutsig_1_8z));
  assign { out_data[128], out_data[96], out_data[38:32], out_data[21:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
