
sync-firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004dd0  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f4  08005008  08005008  00006008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080050fc  080050fc  000060fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005104  08005104  00006104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08005108  08005108  00006108  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000020  20000000  0800510c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000000d0  20000020  0800512c  00007020  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200000f0  0800512c  000070f0  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  00007020  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000e65e  00000000  00000000  00007056  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00001e5f  00000000  00000000  000156b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000c40  00000000  00000000  00017518  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000095d  00000000  00000000  00018158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0002d011  00000000  00000000  00018ab5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0000f349  00000000  00000000  00045ac6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001191f7  00000000  00000000  00054e0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0016e006  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000031ac  00000000  00000000  0016e04c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000072  00000000  00000000  001711f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	20000020 	.word	0x20000020
 8000254:	00000000 	.word	0x00000000
 8000258:	08004ff0 	.word	0x08004ff0

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000024 	.word	0x20000024
 8000274:	08004ff0 	.word	0x08004ff0

08000278 <__aeabi_uldivmod>:
 8000278:	b953      	cbnz	r3, 8000290 <__aeabi_uldivmod+0x18>
 800027a:	b94a      	cbnz	r2, 8000290 <__aeabi_uldivmod+0x18>
 800027c:	2900      	cmp	r1, #0
 800027e:	bf08      	it	eq
 8000280:	2800      	cmpeq	r0, #0
 8000282:	bf1c      	itt	ne
 8000284:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000288:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800028c:	f000 b9b0 	b.w	80005f0 <__aeabi_idiv0>
 8000290:	f1ad 0c08 	sub.w	ip, sp, #8
 8000294:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000298:	f000 f806 	bl	80002a8 <__udivmoddi4>
 800029c:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002a4:	b004      	add	sp, #16
 80002a6:	4770      	bx	lr

080002a8 <__udivmoddi4>:
 80002a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002ac:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002ae:	4688      	mov	r8, r1
 80002b0:	4604      	mov	r4, r0
 80002b2:	468e      	mov	lr, r1
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d14a      	bne.n	800034e <__udivmoddi4+0xa6>
 80002b8:	428a      	cmp	r2, r1
 80002ba:	4617      	mov	r7, r2
 80002bc:	d95f      	bls.n	800037e <__udivmoddi4+0xd6>
 80002be:	fab2 f682 	clz	r6, r2
 80002c2:	b14e      	cbz	r6, 80002d8 <__udivmoddi4+0x30>
 80002c4:	f1c6 0320 	rsb	r3, r6, #32
 80002c8:	fa01 fe06 	lsl.w	lr, r1, r6
 80002cc:	40b7      	lsls	r7, r6
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	ea43 0e0e 	orr.w	lr, r3, lr
 80002d8:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002dc:	fa1f fc87 	uxth.w	ip, r7
 80002e0:	0c23      	lsrs	r3, r4, #16
 80002e2:	fbbe f1f8 	udiv	r1, lr, r8
 80002e6:	fb08 ee11 	mls	lr, r8, r1, lr
 80002ea:	fb01 f20c 	mul.w	r2, r1, ip
 80002ee:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 80002f2:	429a      	cmp	r2, r3
 80002f4:	d907      	bls.n	8000306 <__udivmoddi4+0x5e>
 80002f6:	18fb      	adds	r3, r7, r3
 80002f8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002fc:	d202      	bcs.n	8000304 <__udivmoddi4+0x5c>
 80002fe:	429a      	cmp	r2, r3
 8000300:	f200 8154 	bhi.w	80005ac <__udivmoddi4+0x304>
 8000304:	4601      	mov	r1, r0
 8000306:	1a9b      	subs	r3, r3, r2
 8000308:	b2a2      	uxth	r2, r4
 800030a:	fbb3 f0f8 	udiv	r0, r3, r8
 800030e:	fb08 3310 	mls	r3, r8, r0, r3
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800031a:	4594      	cmp	ip, r2
 800031c:	d90b      	bls.n	8000336 <__udivmoddi4+0x8e>
 800031e:	18ba      	adds	r2, r7, r2
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8000324:	bf2c      	ite	cs
 8000326:	2401      	movcs	r4, #1
 8000328:	2400      	movcc	r4, #0
 800032a:	4594      	cmp	ip, r2
 800032c:	d902      	bls.n	8000334 <__udivmoddi4+0x8c>
 800032e:	2c00      	cmp	r4, #0
 8000330:	f000 813f 	beq.w	80005b2 <__udivmoddi4+0x30a>
 8000334:	4618      	mov	r0, r3
 8000336:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800033a:	eba2 020c 	sub.w	r2, r2, ip
 800033e:	2100      	movs	r1, #0
 8000340:	b11d      	cbz	r5, 800034a <__udivmoddi4+0xa2>
 8000342:	40f2      	lsrs	r2, r6
 8000344:	2300      	movs	r3, #0
 8000346:	e9c5 2300 	strd	r2, r3, [r5]
 800034a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800034e:	428b      	cmp	r3, r1
 8000350:	d905      	bls.n	800035e <__udivmoddi4+0xb6>
 8000352:	b10d      	cbz	r5, 8000358 <__udivmoddi4+0xb0>
 8000354:	e9c5 0100 	strd	r0, r1, [r5]
 8000358:	2100      	movs	r1, #0
 800035a:	4608      	mov	r0, r1
 800035c:	e7f5      	b.n	800034a <__udivmoddi4+0xa2>
 800035e:	fab3 f183 	clz	r1, r3
 8000362:	2900      	cmp	r1, #0
 8000364:	d14e      	bne.n	8000404 <__udivmoddi4+0x15c>
 8000366:	4543      	cmp	r3, r8
 8000368:	f0c0 8112 	bcc.w	8000590 <__udivmoddi4+0x2e8>
 800036c:	4282      	cmp	r2, r0
 800036e:	f240 810f 	bls.w	8000590 <__udivmoddi4+0x2e8>
 8000372:	4608      	mov	r0, r1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e8      	beq.n	800034a <__udivmoddi4+0xa2>
 8000378:	e9c5 4e00 	strd	r4, lr, [r5]
 800037c:	e7e5      	b.n	800034a <__udivmoddi4+0xa2>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f000 80ac 	beq.w	80004dc <__udivmoddi4+0x234>
 8000384:	fab2 f682 	clz	r6, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	f040 80bb 	bne.w	8000504 <__udivmoddi4+0x25c>
 800038e:	1a8b      	subs	r3, r1, r2
 8000390:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000394:	b2bc      	uxth	r4, r7
 8000396:	2101      	movs	r1, #1
 8000398:	0c02      	lsrs	r2, r0, #16
 800039a:	b280      	uxth	r0, r0
 800039c:	fbb3 fcfe 	udiv	ip, r3, lr
 80003a0:	fb0e 331c 	mls	r3, lr, ip, r3
 80003a4:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80003a8:	fb04 f20c 	mul.w	r2, r4, ip
 80003ac:	429a      	cmp	r2, r3
 80003ae:	d90e      	bls.n	80003ce <__udivmoddi4+0x126>
 80003b0:	18fb      	adds	r3, r7, r3
 80003b2:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003b6:	bf2c      	ite	cs
 80003b8:	f04f 0901 	movcs.w	r9, #1
 80003bc:	f04f 0900 	movcc.w	r9, #0
 80003c0:	429a      	cmp	r2, r3
 80003c2:	d903      	bls.n	80003cc <__udivmoddi4+0x124>
 80003c4:	f1b9 0f00 	cmp.w	r9, #0
 80003c8:	f000 80ec 	beq.w	80005a4 <__udivmoddi4+0x2fc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f8fe 	udiv	r8, r3, lr
 80003d4:	fb0e 3318 	mls	r3, lr, r8, r3
 80003d8:	fb04 f408 	mul.w	r4, r4, r8
 80003dc:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 80003e0:	4294      	cmp	r4, r2
 80003e2:	d90b      	bls.n	80003fc <__udivmoddi4+0x154>
 80003e4:	18ba      	adds	r2, r7, r2
 80003e6:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 80003ea:	bf2c      	ite	cs
 80003ec:	2001      	movcs	r0, #1
 80003ee:	2000      	movcc	r0, #0
 80003f0:	4294      	cmp	r4, r2
 80003f2:	d902      	bls.n	80003fa <__udivmoddi4+0x152>
 80003f4:	2800      	cmp	r0, #0
 80003f6:	f000 80d1 	beq.w	800059c <__udivmoddi4+0x2f4>
 80003fa:	4698      	mov	r8, r3
 80003fc:	1b12      	subs	r2, r2, r4
 80003fe:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000402:	e79d      	b.n	8000340 <__udivmoddi4+0x98>
 8000404:	f1c1 0620 	rsb	r6, r1, #32
 8000408:	408b      	lsls	r3, r1
 800040a:	fa08 f401 	lsl.w	r4, r8, r1
 800040e:	fa00 f901 	lsl.w	r9, r0, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	fa28 f806 	lsr.w	r8, r8, r6
 800041a:	408a      	lsls	r2, r1
 800041c:	431f      	orrs	r7, r3
 800041e:	fa20 f306 	lsr.w	r3, r0, r6
 8000422:	0c38      	lsrs	r0, r7, #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fa1f fc87 	uxth.w	ip, r7
 800042a:	0c1c      	lsrs	r4, r3, #16
 800042c:	fbb8 fef0 	udiv	lr, r8, r0
 8000430:	fb00 881e 	mls	r8, r0, lr, r8
 8000434:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000438:	fb0e f80c 	mul.w	r8, lr, ip
 800043c:	45a0      	cmp	r8, r4
 800043e:	d90e      	bls.n	800045e <__udivmoddi4+0x1b6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000446:	bf2c      	ite	cs
 8000448:	f04f 0b01 	movcs.w	fp, #1
 800044c:	f04f 0b00 	movcc.w	fp, #0
 8000450:	45a0      	cmp	r8, r4
 8000452:	d903      	bls.n	800045c <__udivmoddi4+0x1b4>
 8000454:	f1bb 0f00 	cmp.w	fp, #0
 8000458:	f000 80b8 	beq.w	80005cc <__udivmoddi4+0x324>
 800045c:	46d6      	mov	lr, sl
 800045e:	eba4 0408 	sub.w	r4, r4, r8
 8000462:	fa1f f883 	uxth.w	r8, r3
 8000466:	fbb4 f3f0 	udiv	r3, r4, r0
 800046a:	fb00 4413 	mls	r4, r0, r3, r4
 800046e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000472:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000476:	45a4      	cmp	ip, r4
 8000478:	d90e      	bls.n	8000498 <__udivmoddi4+0x1f0>
 800047a:	193c      	adds	r4, r7, r4
 800047c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000480:	bf2c      	ite	cs
 8000482:	f04f 0801 	movcs.w	r8, #1
 8000486:	f04f 0800 	movcc.w	r8, #0
 800048a:	45a4      	cmp	ip, r4
 800048c:	d903      	bls.n	8000496 <__udivmoddi4+0x1ee>
 800048e:	f1b8 0f00 	cmp.w	r8, #0
 8000492:	f000 809f 	beq.w	80005d4 <__udivmoddi4+0x32c>
 8000496:	4603      	mov	r3, r0
 8000498:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800049c:	eba4 040c 	sub.w	r4, r4, ip
 80004a0:	fba0 ec02 	umull	lr, ip, r0, r2
 80004a4:	4564      	cmp	r4, ip
 80004a6:	4673      	mov	r3, lr
 80004a8:	46e0      	mov	r8, ip
 80004aa:	d302      	bcc.n	80004b2 <__udivmoddi4+0x20a>
 80004ac:	d107      	bne.n	80004be <__udivmoddi4+0x216>
 80004ae:	45f1      	cmp	r9, lr
 80004b0:	d205      	bcs.n	80004be <__udivmoddi4+0x216>
 80004b2:	ebbe 0302 	subs.w	r3, lr, r2
 80004b6:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004ba:	3801      	subs	r0, #1
 80004bc:	46e0      	mov	r8, ip
 80004be:	b15d      	cbz	r5, 80004d8 <__udivmoddi4+0x230>
 80004c0:	ebb9 0203 	subs.w	r2, r9, r3
 80004c4:	eb64 0408 	sbc.w	r4, r4, r8
 80004c8:	fa04 f606 	lsl.w	r6, r4, r6
 80004cc:	fa22 f301 	lsr.w	r3, r2, r1
 80004d0:	40cc      	lsrs	r4, r1
 80004d2:	431e      	orrs	r6, r3
 80004d4:	e9c5 6400 	strd	r6, r4, [r5]
 80004d8:	2100      	movs	r1, #0
 80004da:	e736      	b.n	800034a <__udivmoddi4+0xa2>
 80004dc:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e0:	0c01      	lsrs	r1, r0, #16
 80004e2:	4614      	mov	r4, r2
 80004e4:	b280      	uxth	r0, r0
 80004e6:	4696      	mov	lr, r2
 80004e8:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 80004ec:	2620      	movs	r6, #32
 80004ee:	4690      	mov	r8, r2
 80004f0:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 80004f4:	4610      	mov	r0, r2
 80004f6:	fbb1 f1f2 	udiv	r1, r1, r2
 80004fa:	eba3 0308 	sub.w	r3, r3, r8
 80004fe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000502:	e74b      	b.n	800039c <__udivmoddi4+0xf4>
 8000504:	40b7      	lsls	r7, r6
 8000506:	f1c6 0320 	rsb	r3, r6, #32
 800050a:	fa01 f206 	lsl.w	r2, r1, r6
 800050e:	fa21 f803 	lsr.w	r8, r1, r3
 8000512:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000516:	fa20 f303 	lsr.w	r3, r0, r3
 800051a:	b2bc      	uxth	r4, r7
 800051c:	40b0      	lsls	r0, r6
 800051e:	4313      	orrs	r3, r2
 8000520:	0c02      	lsrs	r2, r0, #16
 8000522:	0c19      	lsrs	r1, r3, #16
 8000524:	b280      	uxth	r0, r0
 8000526:	fbb8 f9fe 	udiv	r9, r8, lr
 800052a:	fb0e 8819 	mls	r8, lr, r9, r8
 800052e:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	4588      	cmp	r8, r1
 8000538:	d951      	bls.n	80005de <__udivmoddi4+0x336>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
 8000540:	bf2c      	ite	cs
 8000542:	f04f 0a01 	movcs.w	sl, #1
 8000546:	f04f 0a00 	movcc.w	sl, #0
 800054a:	4588      	cmp	r8, r1
 800054c:	d902      	bls.n	8000554 <__udivmoddi4+0x2ac>
 800054e:	f1ba 0f00 	cmp.w	sl, #0
 8000552:	d031      	beq.n	80005b8 <__udivmoddi4+0x310>
 8000554:	eba1 0108 	sub.w	r1, r1, r8
 8000558:	fbb1 f9fe 	udiv	r9, r1, lr
 800055c:	fb09 f804 	mul.w	r8, r9, r4
 8000560:	fb0e 1119 	mls	r1, lr, r9, r1
 8000564:	b29b      	uxth	r3, r3
 8000566:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800056a:	4543      	cmp	r3, r8
 800056c:	d235      	bcs.n	80005da <__udivmoddi4+0x332>
 800056e:	18fb      	adds	r3, r7, r3
 8000570:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000574:	bf2c      	ite	cs
 8000576:	f04f 0a01 	movcs.w	sl, #1
 800057a:	f04f 0a00 	movcc.w	sl, #0
 800057e:	4543      	cmp	r3, r8
 8000580:	d2bb      	bcs.n	80004fa <__udivmoddi4+0x252>
 8000582:	f1ba 0f00 	cmp.w	sl, #0
 8000586:	d1b8      	bne.n	80004fa <__udivmoddi4+0x252>
 8000588:	f1a9 0102 	sub.w	r1, r9, #2
 800058c:	443b      	add	r3, r7
 800058e:	e7b4      	b.n	80004fa <__udivmoddi4+0x252>
 8000590:	1a84      	subs	r4, r0, r2
 8000592:	eb68 0203 	sbc.w	r2, r8, r3
 8000596:	2001      	movs	r0, #1
 8000598:	4696      	mov	lr, r2
 800059a:	e6eb      	b.n	8000374 <__udivmoddi4+0xcc>
 800059c:	443a      	add	r2, r7
 800059e:	f1a8 0802 	sub.w	r8, r8, #2
 80005a2:	e72b      	b.n	80003fc <__udivmoddi4+0x154>
 80005a4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a8:	443b      	add	r3, r7
 80005aa:	e710      	b.n	80003ce <__udivmoddi4+0x126>
 80005ac:	3902      	subs	r1, #2
 80005ae:	443b      	add	r3, r7
 80005b0:	e6a9      	b.n	8000306 <__udivmoddi4+0x5e>
 80005b2:	443a      	add	r2, r7
 80005b4:	3802      	subs	r0, #2
 80005b6:	e6be      	b.n	8000336 <__udivmoddi4+0x8e>
 80005b8:	eba7 0808 	sub.w	r8, r7, r8
 80005bc:	f1a9 0c02 	sub.w	ip, r9, #2
 80005c0:	4441      	add	r1, r8
 80005c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c6:	fb09 f804 	mul.w	r8, r9, r4
 80005ca:	e7c9      	b.n	8000560 <__udivmoddi4+0x2b8>
 80005cc:	f1ae 0e02 	sub.w	lr, lr, #2
 80005d0:	443c      	add	r4, r7
 80005d2:	e744      	b.n	800045e <__udivmoddi4+0x1b6>
 80005d4:	3b02      	subs	r3, #2
 80005d6:	443c      	add	r4, r7
 80005d8:	e75e      	b.n	8000498 <__udivmoddi4+0x1f0>
 80005da:	4649      	mov	r1, r9
 80005dc:	e78d      	b.n	80004fa <__udivmoddi4+0x252>
 80005de:	eba1 0108 	sub.w	r1, r1, r8
 80005e2:	46cc      	mov	ip, r9
 80005e4:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e8:	fb09 f804 	mul.w	r8, r9, r4
 80005ec:	e7b8      	b.n	8000560 <__udivmoddi4+0x2b8>
 80005ee:	bf00      	nop

080005f0 <__aeabi_idiv0>:
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b08a      	sub	sp, #40	@ 0x28
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	4603      	mov	r3, r0
 80005fc:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80005fe:	2300      	movs	r3, #0
 8000600:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitTypeDef  gpio_init_structure;
#if defined (USE_NUCLEO_144)
  uint32_t pwrenabled = 0U;
#endif /* USE_NUCLEO_144 */

  if ((Led != LED2)
 8000602:	79fb      	ldrb	r3, [r7, #7]
 8000604:	2b00      	cmp	r3, #0
 8000606:	d003      	beq.n	8000610 <BSP_LED_Init+0x1c>
#if defined (USE_NUCLEO_144)
      && (Led != LED1) && (Led != LED3)
#endif /* defined (USE_NUCLEO_144) */
     )
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000608:	f06f 0301 	mvn.w	r3, #1
 800060c:	627b      	str	r3, [r7, #36]	@ 0x24
 800060e:	e023      	b.n	8000658 <BSP_LED_Init+0x64>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if (Led == LED2)
 8000610:	79fb      	ldrb	r3, [r7, #7]
 8000612:	2b00      	cmp	r3, #0
 8000614:	d10e      	bne.n	8000634 <BSP_LED_Init+0x40>
    {
      LED2_GPIO_CLK_ENABLE();
 8000616:	4b13      	ldr	r3, [pc, #76]	@ (8000664 <BSP_LED_Init+0x70>)
 8000618:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800061c:	4a11      	ldr	r2, [pc, #68]	@ (8000664 <BSP_LED_Init+0x70>)
 800061e:	f043 0301 	orr.w	r3, r3, #1
 8000622:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000626:	4b0f      	ldr	r3, [pc, #60]	@ (8000664 <BSP_LED_Init+0x70>)
 8000628:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800062c:	f003 0301 	and.w	r3, r3, #1
 8000630:	60fb      	str	r3, [r7, #12]
 8000632:	68fb      	ldr	r3, [r7, #12]

      LED3_GPIO_CLK_ENABLE();
    }
#endif /* defined (USE_NUCLEO_144) */
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8000634:	2320      	movs	r3, #32
 8000636:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000638:	2301      	movs	r3, #1
 800063a:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 800063c:	2300      	movs	r3, #0
 800063e:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000640:	2303      	movs	r3, #3
 8000642:	61fb      	str	r3, [r7, #28]

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000644:	79fb      	ldrb	r3, [r7, #7]
 8000646:	4a08      	ldr	r2, [pc, #32]	@ (8000668 <BSP_LED_Init+0x74>)
 8000648:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800064c:	f107 0210 	add.w	r2, r7, #16
 8000650:	4611      	mov	r1, r2
 8000652:	4618      	mov	r0, r3
 8000654:	f000 fc4a 	bl	8000eec <HAL_GPIO_Init>
  }

  return ret;
 8000658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800065a:	4618      	mov	r0, r3
 800065c:	3728      	adds	r7, #40	@ 0x28
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	46020c00 	.word	0x46020c00
 8000668:	20000004 	.word	0x20000004

0800066c <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b088      	sub	sp, #32
 8000670:	af00      	add	r7, sp, #0
 8000672:	4603      	mov	r3, r0
 8000674:	460a      	mov	r2, r1
 8000676:	71fb      	strb	r3, [r7, #7]
 8000678:	4613      	mov	r3, r2
 800067a:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 800067c:	4b30      	ldr	r3, [pc, #192]	@ (8000740 <BSP_PB_Init+0xd4>)
 800067e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000682:	4a2f      	ldr	r2, [pc, #188]	@ (8000740 <BSP_PB_Init+0xd4>)
 8000684:	f043 0304 	orr.w	r3, r3, #4
 8000688:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800068c:	4b2c      	ldr	r3, [pc, #176]	@ (8000740 <BSP_PB_Init+0xd4>)
 800068e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000692:	f003 0304 	and.w	r3, r3, #4
 8000696:	60bb      	str	r3, [r7, #8]
 8000698:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 800069a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800069e:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 80006a0:	2302      	movs	r3, #2
 80006a2:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80006a4:	2302      	movs	r3, #2
 80006a6:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == BUTTON_MODE_GPIO)
 80006a8:	79bb      	ldrb	r3, [r7, #6]
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d10c      	bne.n	80006c8 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80006ae:	2300      	movs	r3, #0
 80006b0:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 80006b2:	79fb      	ldrb	r3, [r7, #7]
 80006b4:	4a23      	ldr	r2, [pc, #140]	@ (8000744 <BSP_PB_Init+0xd8>)
 80006b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006ba:	f107 020c 	add.w	r2, r7, #12
 80006be:	4611      	mov	r1, r2
 80006c0:	4618      	mov	r0, r3
 80006c2:	f000 fc13 	bl	8000eec <HAL_GPIO_Init>
 80006c6:	e036      	b.n	8000736 <BSP_PB_Init+0xca>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80006c8:	4b1f      	ldr	r3, [pc, #124]	@ (8000748 <BSP_PB_Init+0xdc>)
 80006ca:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80006cc:	79fb      	ldrb	r3, [r7, #7]
 80006ce:	4a1d      	ldr	r2, [pc, #116]	@ (8000744 <BSP_PB_Init+0xd8>)
 80006d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006d4:	f107 020c 	add.w	r2, r7, #12
 80006d8:	4611      	mov	r1, r2
 80006da:	4618      	mov	r0, r3
 80006dc:	f000 fc06 	bl	8000eec <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 80006e0:	79fa      	ldrb	r2, [r7, #7]
 80006e2:	4613      	mov	r3, r2
 80006e4:	005b      	lsls	r3, r3, #1
 80006e6:	4413      	add	r3, r2
 80006e8:	009b      	lsls	r3, r3, #2
 80006ea:	4a18      	ldr	r2, [pc, #96]	@ (800074c <BSP_PB_Init+0xe0>)
 80006ec:	441a      	add	r2, r3
 80006ee:	79fb      	ldrb	r3, [r7, #7]
 80006f0:	4917      	ldr	r1, [pc, #92]	@ (8000750 <BSP_PB_Init+0xe4>)
 80006f2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80006f6:	4619      	mov	r1, r3
 80006f8:	4610      	mov	r0, r2
 80006fa:	f000 fb9b 	bl	8000e34 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 80006fe:	79fa      	ldrb	r2, [r7, #7]
 8000700:	4613      	mov	r3, r2
 8000702:	005b      	lsls	r3, r3, #1
 8000704:	4413      	add	r3, r2
 8000706:	009b      	lsls	r3, r3, #2
 8000708:	4a10      	ldr	r2, [pc, #64]	@ (800074c <BSP_PB_Init+0xe0>)
 800070a:	1898      	adds	r0, r3, r2
 800070c:	79fb      	ldrb	r3, [r7, #7]
 800070e:	4a11      	ldr	r2, [pc, #68]	@ (8000754 <BSP_PB_Init+0xe8>)
 8000710:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000714:	461a      	mov	r2, r3
 8000716:	2100      	movs	r1, #0
 8000718:	f000 fb60 	bl	8000ddc <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 800071c:	2018      	movs	r0, #24
 800071e:	79fb      	ldrb	r3, [r7, #7]
 8000720:	4a0d      	ldr	r2, [pc, #52]	@ (8000758 <BSP_PB_Init+0xec>)
 8000722:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000726:	2200      	movs	r2, #0
 8000728:	4619      	mov	r1, r3
 800072a:	f000 fa7b 	bl	8000c24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 800072e:	2318      	movs	r3, #24
 8000730:	4618      	mov	r0, r3
 8000732:	f000 fa91 	bl	8000c58 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8000736:	2300      	movs	r3, #0
}
 8000738:	4618      	mov	r0, r3
 800073a:	3720      	adds	r7, #32
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}
 8000740:	46020c00 	.word	0x46020c00
 8000744:	20000008 	.word	0x20000008
 8000748:	10110000 	.word	0x10110000
 800074c:	2000003c 	.word	0x2000003c
 8000750:	08005008 	.word	0x08005008
 8000754:	2000000c 	.word	0x2000000c
 8000758:	20000010 	.word	0x20000010

0800075c <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b082      	sub	sp, #8
 8000760:	af00      	add	r7, sp, #0
 8000762:	4603      	mov	r3, r0
 8000764:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8000766:	79fa      	ldrb	r2, [r7, #7]
 8000768:	4613      	mov	r3, r2
 800076a:	005b      	lsls	r3, r3, #1
 800076c:	4413      	add	r3, r2
 800076e:	009b      	lsls	r3, r3, #2
 8000770:	4a04      	ldr	r2, [pc, #16]	@ (8000784 <BSP_PB_IRQHandler+0x28>)
 8000772:	4413      	add	r3, r2
 8000774:	4618      	mov	r0, r3
 8000776:	f000 fb71 	bl	8000e5c <HAL_EXTI_IRQHandler>
}
 800077a:	bf00      	nop
 800077c:	3708      	adds	r7, #8
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	2000003c 	.word	0x2000003c

08000788 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8000788:	b480      	push	{r7}
 800078a:	b083      	sub	sp, #12
 800078c:	af00      	add	r7, sp, #0
 800078e:	4603      	mov	r3, r0
 8000790:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8000792:	bf00      	nop
 8000794:	370c      	adds	r7, #12
 8000796:	46bd      	mov	sp, r7
 8000798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079c:	4770      	bx	lr
	...

080007a0 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b084      	sub	sp, #16
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	4603      	mov	r3, r0
 80007a8:	6039      	str	r1, [r7, #0]
 80007aa:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80007ac:	2300      	movs	r3, #0
 80007ae:	60fb      	str	r3, [r7, #12]

  if (COM >= COMn)
 80007b0:	79fb      	ldrb	r3, [r7, #7]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d003      	beq.n	80007be <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80007b6:	f06f 0301 	mvn.w	r3, #1
 80007ba:	60fb      	str	r3, [r7, #12]
 80007bc:	e018      	b.n	80007f0 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 80007be:	79fb      	ldrb	r3, [r7, #7]
 80007c0:	2294      	movs	r2, #148	@ 0x94
 80007c2:	fb02 f303 	mul.w	r3, r2, r3
 80007c6:	4a0d      	ldr	r2, [pc, #52]	@ (80007fc <BSP_COM_Init+0x5c>)
 80007c8:	4413      	add	r3, r2
 80007ca:	4618      	mov	r0, r3
 80007cc:	f000 f854 	bl	8000878 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS == 0) */

    if (MX_USART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 80007d0:	79fb      	ldrb	r3, [r7, #7]
 80007d2:	2294      	movs	r2, #148	@ 0x94
 80007d4:	fb02 f303 	mul.w	r3, r2, r3
 80007d8:	4a08      	ldr	r2, [pc, #32]	@ (80007fc <BSP_COM_Init+0x5c>)
 80007da:	4413      	add	r3, r2
 80007dc:	6839      	ldr	r1, [r7, #0]
 80007de:	4618      	mov	r0, r3
 80007e0:	f000 f80e 	bl	8000800 <MX_USART1_Init>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d002      	beq.n	80007f0 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80007ea:	f06f 0303 	mvn.w	r3, #3
 80007ee:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80007f0:	68fb      	ldr	r3, [r7, #12]
}
 80007f2:	4618      	mov	r0, r3
 80007f4:	3710      	adds	r7, #16
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	20000048 	.word	0x20000048

08000800 <MX_USART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
 8000808:	6039      	str	r1, [r7, #0]
  /* USART configuration */
  huart->Instance                = COM_USART[COM1];
 800080a:	4b16      	ldr	r3, [pc, #88]	@ (8000864 <MX_USART1_Init+0x64>)
 800080c:	681a      	ldr	r2, [r3, #0]
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate           = COM_Init->BaudRate;
 8000812:	683b      	ldr	r3, [r7, #0]
 8000814:	681a      	ldr	r2, [r3, #0]
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	605a      	str	r2, [r3, #4]
  huart->Init.Mode               = UART_MODE_TX_RX;
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	220c      	movs	r2, #12
 800081e:	615a      	str	r2, [r3, #20]
  huart->Init.Parity             = (uint32_t)COM_Init->Parity;
 8000820:	683b      	ldr	r3, [r7, #0]
 8000822:	895b      	ldrh	r3, [r3, #10]
 8000824:	461a      	mov	r2, r3
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	611a      	str	r2, [r3, #16]
  huart->Init.WordLength         = (uint32_t)COM_Init->WordLength;
 800082a:	683b      	ldr	r3, [r7, #0]
 800082c:	685a      	ldr	r2, [r3, #4]
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits           = (uint32_t)COM_Init->StopBits;
 8000832:	683b      	ldr	r3, [r7, #0]
 8000834:	891b      	ldrh	r3, [r3, #8]
 8000836:	461a      	mov	r2, r3
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	60da      	str	r2, [r3, #12]
  huart->Init.HwFlowCtl          = (uint32_t)COM_Init->HwFlowCtl;
 800083c:	683b      	ldr	r3, [r7, #0]
 800083e:	899b      	ldrh	r3, [r3, #12]
 8000840:	461a      	mov	r2, r3
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling       = UART_OVERSAMPLING_8;
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800084c:	61da      	str	r2, [r3, #28]
  huart->Init.ClockPrescaler     = UART_PRESCALER_DIV1;
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	2200      	movs	r2, #0
 8000852:	625a      	str	r2, [r3, #36]	@ 0x24
  return HAL_UART_Init(huart);
 8000854:	6878      	ldr	r0, [r7, #4]
 8000856:	f003 fe29 	bl	80044ac <HAL_UART_Init>
 800085a:	4603      	mov	r3, r0
}
 800085c:	4618      	mov	r0, r3
 800085e:	3708      	adds	r7, #8
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}
 8000864:	20000000 	.word	0x20000000

08000868 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 800086c:	2000      	movs	r0, #0
 800086e:	f7ff ff8b 	bl	8000788 <BSP_PB_Callback>
}
 8000872:	bf00      	nop
 8000874:	bd80      	pop	{r7, pc}
	...

08000878 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b08a      	sub	sp, #40	@ 0x28
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8000880:	4b27      	ldr	r3, [pc, #156]	@ (8000920 <COM1_MspInit+0xa8>)
 8000882:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000886:	4a26      	ldr	r2, [pc, #152]	@ (8000920 <COM1_MspInit+0xa8>)
 8000888:	f043 0301 	orr.w	r3, r3, #1
 800088c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000890:	4b23      	ldr	r3, [pc, #140]	@ (8000920 <COM1_MspInit+0xa8>)
 8000892:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000896:	f003 0301 	and.w	r3, r3, #1
 800089a:	613b      	str	r3, [r7, #16]
 800089c:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 800089e:	4b20      	ldr	r3, [pc, #128]	@ (8000920 <COM1_MspInit+0xa8>)
 80008a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80008a4:	4a1e      	ldr	r2, [pc, #120]	@ (8000920 <COM1_MspInit+0xa8>)
 80008a6:	f043 0301 	orr.w	r3, r3, #1
 80008aa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80008ae:	4b1c      	ldr	r3, [pc, #112]	@ (8000920 <COM1_MspInit+0xa8>)
 80008b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80008b4:	f003 0301 	and.w	r3, r3, #1
 80008b8:	60fb      	str	r3, [r7, #12]
 80008ba:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 80008bc:	4b18      	ldr	r3, [pc, #96]	@ (8000920 <COM1_MspInit+0xa8>)
 80008be:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80008c2:	4a17      	ldr	r2, [pc, #92]	@ (8000920 <COM1_MspInit+0xa8>)
 80008c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008c8:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80008cc:	4b14      	ldr	r3, [pc, #80]	@ (8000920 <COM1_MspInit+0xa8>)
 80008ce:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80008d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008d6:	60bb      	str	r3, [r7, #8]
 80008d8:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 80008da:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80008de:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80008e0:	2302      	movs	r3, #2
 80008e2:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 80008e4:	2302      	movs	r3, #2
 80008e6:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 80008e8:	2301      	movs	r3, #1
 80008ea:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 80008ec:	2307      	movs	r3, #7
 80008ee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 80008f0:	f107 0314 	add.w	r3, r7, #20
 80008f4:	4619      	mov	r1, r3
 80008f6:	480b      	ldr	r0, [pc, #44]	@ (8000924 <COM1_MspInit+0xac>)
 80008f8:	f000 faf8 	bl	8000eec <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin       = COM1_RX_PIN;
 80008fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000900:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8000902:	2302      	movs	r3, #2
 8000904:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8000906:	2307      	movs	r3, #7
 8000908:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 800090a:	f107 0314 	add.w	r3, r7, #20
 800090e:	4619      	mov	r1, r3
 8000910:	4804      	ldr	r0, [pc, #16]	@ (8000924 <COM1_MspInit+0xac>)
 8000912:	f000 faeb 	bl	8000eec <HAL_GPIO_Init>
}
 8000916:	bf00      	nop
 8000918:	3728      	adds	r7, #40	@ 0x28
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	46020c00 	.word	0x46020c00
 8000924:	42020000 	.word	0x42020000

08000928 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800092c:	4b12      	ldr	r3, [pc, #72]	@ (8000978 <HAL_Init+0x50>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4a11      	ldr	r2, [pc, #68]	@ (8000978 <HAL_Init+0x50>)
 8000932:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000936:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000938:	2003      	movs	r0, #3
 800093a:	f000 f968 	bl	8000c0e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800093e:	f001 fe87 	bl	8002650 <HAL_RCC_GetSysClockFreq>
 8000942:	4602      	mov	r2, r0
 8000944:	4b0d      	ldr	r3, [pc, #52]	@ (800097c <HAL_Init+0x54>)
 8000946:	6a1b      	ldr	r3, [r3, #32]
 8000948:	f003 030f 	and.w	r3, r3, #15
 800094c:	490c      	ldr	r1, [pc, #48]	@ (8000980 <HAL_Init+0x58>)
 800094e:	5ccb      	ldrb	r3, [r1, r3]
 8000950:	fa22 f303 	lsr.w	r3, r2, r3
 8000954:	4a0b      	ldr	r2, [pc, #44]	@ (8000984 <HAL_Init+0x5c>)
 8000956:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000958:	2004      	movs	r0, #4
 800095a:	f000 f9ad 	bl	8000cb8 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800095e:	200f      	movs	r0, #15
 8000960:	f000 f812 	bl	8000988 <HAL_InitTick>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <HAL_Init+0x46>
  {
    return HAL_ERROR;
 800096a:	2301      	movs	r3, #1
 800096c:	e002      	b.n	8000974 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800096e:	f004 fa61 	bl	8004e34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000972:	2300      	movs	r3, #0
}
 8000974:	4618      	mov	r0, r3
 8000976:	bd80      	pop	{r7, pc}
 8000978:	40022000 	.word	0x40022000
 800097c:	46020c00 	.word	0x46020c00
 8000980:	080050a4 	.word	0x080050a4
 8000984:	2000001c 	.word	0x2000001c

08000988 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b084      	sub	sp, #16
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8000990:	2300      	movs	r3, #0
 8000992:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000994:	4b33      	ldr	r3, [pc, #204]	@ (8000a64 <HAL_InitTick+0xdc>)
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	2b00      	cmp	r3, #0
 800099a:	d101      	bne.n	80009a0 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 800099c:	2301      	movs	r3, #1
 800099e:	e05c      	b.n	8000a5a <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 80009a0:	4b31      	ldr	r3, [pc, #196]	@ (8000a68 <HAL_InitTick+0xe0>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	f003 0304 	and.w	r3, r3, #4
 80009a8:	2b04      	cmp	r3, #4
 80009aa:	d10c      	bne.n	80009c6 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 80009ac:	4b2f      	ldr	r3, [pc, #188]	@ (8000a6c <HAL_InitTick+0xe4>)
 80009ae:	681a      	ldr	r2, [r3, #0]
 80009b0:	4b2c      	ldr	r3, [pc, #176]	@ (8000a64 <HAL_InitTick+0xdc>)
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	4619      	mov	r1, r3
 80009b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80009be:	fbb2 f3f3 	udiv	r3, r2, r3
 80009c2:	60fb      	str	r3, [r7, #12]
 80009c4:	e037      	b.n	8000a36 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 80009c6:	f000 f9cf 	bl	8000d68 <HAL_SYSTICK_GetCLKSourceConfig>
 80009ca:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80009cc:	68bb      	ldr	r3, [r7, #8]
 80009ce:	2b02      	cmp	r3, #2
 80009d0:	d023      	beq.n	8000a1a <HAL_InitTick+0x92>
 80009d2:	68bb      	ldr	r3, [r7, #8]
 80009d4:	2b02      	cmp	r3, #2
 80009d6:	d82d      	bhi.n	8000a34 <HAL_InitTick+0xac>
 80009d8:	68bb      	ldr	r3, [r7, #8]
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d003      	beq.n	80009e6 <HAL_InitTick+0x5e>
 80009de:	68bb      	ldr	r3, [r7, #8]
 80009e0:	2b01      	cmp	r3, #1
 80009e2:	d00d      	beq.n	8000a00 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 80009e4:	e026      	b.n	8000a34 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80009e6:	4b21      	ldr	r3, [pc, #132]	@ (8000a6c <HAL_InitTick+0xe4>)
 80009e8:	681a      	ldr	r2, [r3, #0]
 80009ea:	4b1e      	ldr	r3, [pc, #120]	@ (8000a64 <HAL_InitTick+0xdc>)
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	4619      	mov	r1, r3
 80009f0:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80009f4:	fbb3 f3f1 	udiv	r3, r3, r1
 80009f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80009fc:	60fb      	str	r3, [r7, #12]
        break;
 80009fe:	e01a      	b.n	8000a36 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000a00:	4b18      	ldr	r3, [pc, #96]	@ (8000a64 <HAL_InitTick+0xdc>)
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	461a      	mov	r2, r3
 8000a06:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a0a:	fbb3 f3f2 	udiv	r3, r3, r2
 8000a0e:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8000a12:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a16:	60fb      	str	r3, [r7, #12]
        break;
 8000a18:	e00d      	b.n	8000a36 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000a1a:	4b12      	ldr	r3, [pc, #72]	@ (8000a64 <HAL_InitTick+0xdc>)
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	461a      	mov	r2, r3
 8000a20:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a24:	fbb3 f3f2 	udiv	r3, r3, r2
 8000a28:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a30:	60fb      	str	r3, [r7, #12]
        break;
 8000a32:	e000      	b.n	8000a36 <HAL_InitTick+0xae>
        break;
 8000a34:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8000a36:	68f8      	ldr	r0, [r7, #12]
 8000a38:	f000 f91c 	bl	8000c74 <HAL_SYSTICK_Config>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d001      	beq.n	8000a46 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8000a42:	2301      	movs	r3, #1
 8000a44:	e009      	b.n	8000a5a <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a46:	2200      	movs	r2, #0
 8000a48:	6879      	ldr	r1, [r7, #4]
 8000a4a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000a4e:	f000 f8e9 	bl	8000c24 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8000a52:	4a07      	ldr	r2, [pc, #28]	@ (8000a70 <HAL_InitTick+0xe8>)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8000a58:	2300      	movs	r3, #0
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	3710      	adds	r7, #16
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	20000018 	.word	0x20000018
 8000a68:	e000e010 	.word	0xe000e010
 8000a6c:	2000001c 	.word	0x2000001c
 8000a70:	20000014 	.word	0x20000014

08000a74 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000a78:	4b06      	ldr	r3, [pc, #24]	@ (8000a94 <HAL_IncTick+0x20>)
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	461a      	mov	r2, r3
 8000a7e:	4b06      	ldr	r3, [pc, #24]	@ (8000a98 <HAL_IncTick+0x24>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	4413      	add	r3, r2
 8000a84:	4a04      	ldr	r2, [pc, #16]	@ (8000a98 <HAL_IncTick+0x24>)
 8000a86:	6013      	str	r3, [r2, #0]
}
 8000a88:	bf00      	nop
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop
 8000a94:	20000018 	.word	0x20000018
 8000a98:	200000dc 	.word	0x200000dc

08000a9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  return uwTick;
 8000aa0:	4b03      	ldr	r3, [pc, #12]	@ (8000ab0 <HAL_GetTick+0x14>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
}
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop
 8000ab0:	200000dc 	.word	0x200000dc

08000ab4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	b085      	sub	sp, #20
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	f003 0307 	and.w	r3, r3, #7
 8000ac2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ac4:	4b0c      	ldr	r3, [pc, #48]	@ (8000af8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ac6:	68db      	ldr	r3, [r3, #12]
 8000ac8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000aca:	68ba      	ldr	r2, [r7, #8]
 8000acc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ad0:	4013      	ands	r3, r2
 8000ad2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ad8:	68bb      	ldr	r3, [r7, #8]
 8000ada:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000adc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ae0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ae4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ae6:	4a04      	ldr	r2, [pc, #16]	@ (8000af8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ae8:	68bb      	ldr	r3, [r7, #8]
 8000aea:	60d3      	str	r3, [r2, #12]
}
 8000aec:	bf00      	nop
 8000aee:	3714      	adds	r7, #20
 8000af0:	46bd      	mov	sp, r7
 8000af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af6:	4770      	bx	lr
 8000af8:	e000ed00 	.word	0xe000ed00

08000afc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b00:	4b04      	ldr	r3, [pc, #16]	@ (8000b14 <__NVIC_GetPriorityGrouping+0x18>)
 8000b02:	68db      	ldr	r3, [r3, #12]
 8000b04:	0a1b      	lsrs	r3, r3, #8
 8000b06:	f003 0307 	and.w	r3, r3, #7
}
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b12:	4770      	bx	lr
 8000b14:	e000ed00 	.word	0xe000ed00

08000b18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b083      	sub	sp, #12
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	4603      	mov	r3, r0
 8000b20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	db0b      	blt.n	8000b42 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b2a:	79fb      	ldrb	r3, [r7, #7]
 8000b2c:	f003 021f 	and.w	r2, r3, #31
 8000b30:	4907      	ldr	r1, [pc, #28]	@ (8000b50 <__NVIC_EnableIRQ+0x38>)
 8000b32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b36:	095b      	lsrs	r3, r3, #5
 8000b38:	2001      	movs	r0, #1
 8000b3a:	fa00 f202 	lsl.w	r2, r0, r2
 8000b3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000b42:	bf00      	nop
 8000b44:	370c      	adds	r7, #12
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop
 8000b50:	e000e100 	.word	0xe000e100

08000b54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b083      	sub	sp, #12
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	6039      	str	r1, [r7, #0]
 8000b5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	db0a      	blt.n	8000b7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	b2da      	uxtb	r2, r3
 8000b6c:	490c      	ldr	r1, [pc, #48]	@ (8000ba0 <__NVIC_SetPriority+0x4c>)
 8000b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b72:	0112      	lsls	r2, r2, #4
 8000b74:	b2d2      	uxtb	r2, r2
 8000b76:	440b      	add	r3, r1
 8000b78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b7c:	e00a      	b.n	8000b94 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	b2da      	uxtb	r2, r3
 8000b82:	4908      	ldr	r1, [pc, #32]	@ (8000ba4 <__NVIC_SetPriority+0x50>)
 8000b84:	79fb      	ldrb	r3, [r7, #7]
 8000b86:	f003 030f 	and.w	r3, r3, #15
 8000b8a:	3b04      	subs	r3, #4
 8000b8c:	0112      	lsls	r2, r2, #4
 8000b8e:	b2d2      	uxtb	r2, r2
 8000b90:	440b      	add	r3, r1
 8000b92:	761a      	strb	r2, [r3, #24]
}
 8000b94:	bf00      	nop
 8000b96:	370c      	adds	r7, #12
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr
 8000ba0:	e000e100 	.word	0xe000e100
 8000ba4:	e000ed00 	.word	0xe000ed00

08000ba8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b089      	sub	sp, #36	@ 0x24
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	60f8      	str	r0, [r7, #12]
 8000bb0:	60b9      	str	r1, [r7, #8]
 8000bb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	f003 0307 	and.w	r3, r3, #7
 8000bba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bbc:	69fb      	ldr	r3, [r7, #28]
 8000bbe:	f1c3 0307 	rsb	r3, r3, #7
 8000bc2:	2b04      	cmp	r3, #4
 8000bc4:	bf28      	it	cs
 8000bc6:	2304      	movcs	r3, #4
 8000bc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bca:	69fb      	ldr	r3, [r7, #28]
 8000bcc:	3304      	adds	r3, #4
 8000bce:	2b06      	cmp	r3, #6
 8000bd0:	d902      	bls.n	8000bd8 <NVIC_EncodePriority+0x30>
 8000bd2:	69fb      	ldr	r3, [r7, #28]
 8000bd4:	3b03      	subs	r3, #3
 8000bd6:	e000      	b.n	8000bda <NVIC_EncodePriority+0x32>
 8000bd8:	2300      	movs	r3, #0
 8000bda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bdc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000be0:	69bb      	ldr	r3, [r7, #24]
 8000be2:	fa02 f303 	lsl.w	r3, r2, r3
 8000be6:	43da      	mvns	r2, r3
 8000be8:	68bb      	ldr	r3, [r7, #8]
 8000bea:	401a      	ands	r2, r3
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bf0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000bf4:	697b      	ldr	r3, [r7, #20]
 8000bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8000bfa:	43d9      	mvns	r1, r3
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c00:	4313      	orrs	r3, r2
         );
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	3724      	adds	r7, #36	@ 0x24
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr

08000c0e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c0e:	b580      	push	{r7, lr}
 8000c10:	b082      	sub	sp, #8
 8000c12:	af00      	add	r7, sp, #0
 8000c14:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c16:	6878      	ldr	r0, [r7, #4]
 8000c18:	f7ff ff4c 	bl	8000ab4 <__NVIC_SetPriorityGrouping>
}
 8000c1c:	bf00      	nop
 8000c1e:	3708      	adds	r7, #8
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}

08000c24 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b086      	sub	sp, #24
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	60b9      	str	r1, [r7, #8]
 8000c2e:	607a      	str	r2, [r7, #4]
 8000c30:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000c32:	f7ff ff63 	bl	8000afc <__NVIC_GetPriorityGrouping>
 8000c36:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c38:	687a      	ldr	r2, [r7, #4]
 8000c3a:	68b9      	ldr	r1, [r7, #8]
 8000c3c:	6978      	ldr	r0, [r7, #20]
 8000c3e:	f7ff ffb3 	bl	8000ba8 <NVIC_EncodePriority>
 8000c42:	4602      	mov	r2, r0
 8000c44:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c48:	4611      	mov	r1, r2
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f7ff ff82 	bl	8000b54 <__NVIC_SetPriority>
}
 8000c50:	bf00      	nop
 8000c52:	3718      	adds	r7, #24
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}

08000c58 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	4603      	mov	r3, r0
 8000c60:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c66:	4618      	mov	r0, r3
 8000c68:	f7ff ff56 	bl	8000b18 <__NVIC_EnableIRQ>
}
 8000c6c:	bf00      	nop
 8000c6e:	3708      	adds	r7, #8
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}

08000c74 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c74:	b480      	push	{r7}
 8000c76:	b083      	sub	sp, #12
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	3b01      	subs	r3, #1
 8000c80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c84:	d301      	bcc.n	8000c8a <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8000c86:	2301      	movs	r3, #1
 8000c88:	e00d      	b.n	8000ca6 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8000c8a:	4a0a      	ldr	r2, [pc, #40]	@ (8000cb4 <HAL_SYSTICK_Config+0x40>)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	3b01      	subs	r3, #1
 8000c90:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8000c92:	4b08      	ldr	r3, [pc, #32]	@ (8000cb4 <HAL_SYSTICK_Config+0x40>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8000c98:	4b06      	ldr	r3, [pc, #24]	@ (8000cb4 <HAL_SYSTICK_Config+0x40>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	4a05      	ldr	r2, [pc, #20]	@ (8000cb4 <HAL_SYSTICK_Config+0x40>)
 8000c9e:	f043 0303 	orr.w	r3, r3, #3
 8000ca2:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8000ca4:	2300      	movs	r3, #0
}
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	370c      	adds	r7, #12
 8000caa:	46bd      	mov	sp, r7
 8000cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop
 8000cb4:	e000e010 	.word	0xe000e010

08000cb8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b083      	sub	sp, #12
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	2b04      	cmp	r3, #4
 8000cc4:	d844      	bhi.n	8000d50 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8000cc6:	a201      	add	r2, pc, #4	@ (adr r2, 8000ccc <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8000cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ccc:	08000cef 	.word	0x08000cef
 8000cd0:	08000d0d 	.word	0x08000d0d
 8000cd4:	08000d2f 	.word	0x08000d2f
 8000cd8:	08000d51 	.word	0x08000d51
 8000cdc:	08000ce1 	.word	0x08000ce1
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000ce0:	4b1f      	ldr	r3, [pc, #124]	@ (8000d60 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a1e      	ldr	r2, [pc, #120]	@ (8000d60 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000ce6:	f043 0304 	orr.w	r3, r3, #4
 8000cea:	6013      	str	r3, [r2, #0]
      break;
 8000cec:	e031      	b.n	8000d52 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000cee:	4b1c      	ldr	r3, [pc, #112]	@ (8000d60 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	4a1b      	ldr	r2, [pc, #108]	@ (8000d60 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000cf4:	f023 0304 	bic.w	r3, r3, #4
 8000cf8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8000cfa:	4b1a      	ldr	r3, [pc, #104]	@ (8000d64 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000cfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d00:	4a18      	ldr	r2, [pc, #96]	@ (8000d64 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000d02:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000d06:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8000d0a:	e022      	b.n	8000d52 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000d0c:	4b14      	ldr	r3, [pc, #80]	@ (8000d60 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	4a13      	ldr	r2, [pc, #76]	@ (8000d60 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000d12:	f023 0304 	bic.w	r3, r3, #4
 8000d16:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8000d18:	4b12      	ldr	r3, [pc, #72]	@ (8000d64 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000d1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d1e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000d22:	4a10      	ldr	r2, [pc, #64]	@ (8000d64 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000d24:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000d28:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8000d2c:	e011      	b.n	8000d52 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000d2e:	4b0c      	ldr	r3, [pc, #48]	@ (8000d60 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	4a0b      	ldr	r2, [pc, #44]	@ (8000d60 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000d34:	f023 0304 	bic.w	r3, r3, #4
 8000d38:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8000d3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000d64 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000d3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d40:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000d44:	4a07      	ldr	r2, [pc, #28]	@ (8000d64 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000d46:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000d4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8000d4e:	e000      	b.n	8000d52 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8000d50:	bf00      	nop
  }
}
 8000d52:	bf00      	nop
 8000d54:	370c      	adds	r7, #12
 8000d56:	46bd      	mov	sp, r7
 8000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop
 8000d60:	e000e010 	.word	0xe000e010
 8000d64:	46020c00 	.word	0x46020c00

08000d68 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b083      	sub	sp, #12
 8000d6c:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8000d6e:	4b19      	ldr	r3, [pc, #100]	@ (8000dd4 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f003 0304 	and.w	r3, r3, #4
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d002      	beq.n	8000d80 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8000d7a:	2304      	movs	r3, #4
 8000d7c:	607b      	str	r3, [r7, #4]
 8000d7e:	e021      	b.n	8000dc4 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8000d80:	4b15      	ldr	r3, [pc, #84]	@ (8000dd8 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8000d82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d86:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8000d8a:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8000d92:	d011      	beq.n	8000db8 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8000d9a:	d810      	bhi.n	8000dbe <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d004      	beq.n	8000dac <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8000da8:	d003      	beq.n	8000db2 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8000daa:	e008      	b.n	8000dbe <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8000dac:	2300      	movs	r3, #0
 8000dae:	607b      	str	r3, [r7, #4]
        break;
 8000db0:	e008      	b.n	8000dc4 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8000db2:	2301      	movs	r3, #1
 8000db4:	607b      	str	r3, [r7, #4]
        break;
 8000db6:	e005      	b.n	8000dc4 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8000db8:	2302      	movs	r3, #2
 8000dba:	607b      	str	r3, [r7, #4]
        break;
 8000dbc:	e002      	b.n	8000dc4 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	607b      	str	r3, [r7, #4]
        break;
 8000dc2:	bf00      	nop
    }
  }
  return systick_source;
 8000dc4:	687b      	ldr	r3, [r7, #4]
}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	370c      	adds	r7, #12
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	e000e010 	.word	0xe000e010
 8000dd8:	46020c00 	.word	0x46020c00

08000ddc <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b087      	sub	sp, #28
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	60f8      	str	r0, [r7, #12]
 8000de4:	460b      	mov	r3, r1
 8000de6:	607a      	str	r2, [r7, #4]
 8000de8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8000dea:	2300      	movs	r3, #0
 8000dec:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8000dee:	7afb      	ldrb	r3, [r7, #11]
 8000df0:	2b02      	cmp	r3, #2
 8000df2:	d011      	beq.n	8000e18 <HAL_EXTI_RegisterCallback+0x3c>
 8000df4:	2b02      	cmp	r3, #2
 8000df6:	dc13      	bgt.n	8000e20 <HAL_EXTI_RegisterCallback+0x44>
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d002      	beq.n	8000e02 <HAL_EXTI_RegisterCallback+0x26>
 8000dfc:	2b01      	cmp	r3, #1
 8000dfe:	d007      	beq.n	8000e10 <HAL_EXTI_RegisterCallback+0x34>
 8000e00:	e00e      	b.n	8000e20 <HAL_EXTI_RegisterCallback+0x44>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	687a      	ldr	r2, [r7, #4]
 8000e06:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	687a      	ldr	r2, [r7, #4]
 8000e0c:	609a      	str	r2, [r3, #8]
      break;
 8000e0e:	e00a      	b.n	8000e26 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	687a      	ldr	r2, [r7, #4]
 8000e14:	605a      	str	r2, [r3, #4]
      break;
 8000e16:	e006      	b.n	8000e26 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	687a      	ldr	r2, [r7, #4]
 8000e1c:	609a      	str	r2, [r3, #8]
      break;
 8000e1e:	e002      	b.n	8000e26 <HAL_EXTI_RegisterCallback+0x4a>

    default:
      status = HAL_ERROR;
 8000e20:	2301      	movs	r3, #1
 8000e22:	75fb      	strb	r3, [r7, #23]
      break;
 8000e24:	bf00      	nop
  }

  return status;
 8000e26:	7dfb      	ldrb	r3, [r7, #23]
}
 8000e28:	4618      	mov	r0, r3
 8000e2a:	371c      	adds	r7, #28
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e32:	4770      	bx	lr

08000e34 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b083      	sub	sp, #12
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
 8000e3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d101      	bne.n	8000e48 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8000e44:	2301      	movs	r3, #1
 8000e46:	e003      	b.n	8000e50 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	683a      	ldr	r2, [r7, #0]
 8000e4c:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8000e4e:	2300      	movs	r3, #0
  }
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	370c      	adds	r7, #12
 8000e54:	46bd      	mov	sp, r7
 8000e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5a:	4770      	bx	lr

08000e5c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b086      	sub	sp, #24
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	0c1b      	lsrs	r3, r3, #16
 8000e6a:	f003 0301 	and.w	r3, r3, #1
 8000e6e:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	f003 031f 	and.w	r3, r3, #31
 8000e78:	2201      	movs	r2, #1
 8000e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7e:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	015a      	lsls	r2, r3, #5
 8000e84:	4b17      	ldr	r3, [pc, #92]	@ (8000ee4 <HAL_EXTI_IRQHandler+0x88>)
 8000e86:	4413      	add	r3, r2
 8000e88:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	693a      	ldr	r2, [r7, #16]
 8000e90:	4013      	ands	r3, r2
 8000e92:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8000e94:	68bb      	ldr	r3, [r7, #8]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d009      	beq.n	8000eae <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	693a      	ldr	r2, [r7, #16]
 8000e9e:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d002      	beq.n	8000eae <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->RisingCallback();
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	685b      	ldr	r3, [r3, #4]
 8000eac:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 8000eae:	697b      	ldr	r3, [r7, #20]
 8000eb0:	015a      	lsls	r2, r3, #5
 8000eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8000ee8 <HAL_EXTI_IRQHandler+0x8c>)
 8000eb4:	4413      	add	r3, r2
 8000eb6:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	693a      	ldr	r2, [r7, #16]
 8000ebe:	4013      	ands	r3, r2
 8000ec0:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8000ec2:	68bb      	ldr	r3, [r7, #8]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d009      	beq.n	8000edc <HAL_EXTI_IRQHandler+0x80>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	693a      	ldr	r2, [r7, #16]
 8000ecc:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	689b      	ldr	r3, [r3, #8]
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d002      	beq.n	8000edc <HAL_EXTI_IRQHandler+0x80>
    {
      hexti->FallingCallback();
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	689b      	ldr	r3, [r3, #8]
 8000eda:	4798      	blx	r3
    }
  }
}
 8000edc:	bf00      	nop
 8000ede:	3718      	adds	r7, #24
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	4602200c 	.word	0x4602200c
 8000ee8:	46022010 	.word	0x46022010

08000eec <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b089      	sub	sp, #36	@ 0x24
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
 8000ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000efe:	e1ba      	b.n	8001276 <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	681a      	ldr	r2, [r3, #0]
 8000f04:	2101      	movs	r1, #1
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	fa01 f303 	lsl.w	r3, r1, r3
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8000f10:	697b      	ldr	r3, [r7, #20]
 8000f12:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	f000 81aa 	beq.w	8001270 <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	4a55      	ldr	r2, [pc, #340]	@ (8001074 <HAL_GPIO_Init+0x188>)
 8000f20:	4293      	cmp	r3, r2
 8000f22:	d15d      	bne.n	8000fe0 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f32:	43db      	mvns	r3, r3
 8000f34:	69fa      	ldr	r2, [r7, #28]
 8000f36:	4013      	ands	r3, r2
 8000f38:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	685b      	ldr	r3, [r3, #4]
 8000f3e:	f003 0201 	and.w	r2, r3, #1
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	fa02 f303 	lsl.w	r3, r2, r3
 8000f48:	69fa      	ldr	r2, [r7, #28]
 8000f4a:	4313      	orrs	r3, r2
 8000f4c:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	69fa      	ldr	r2, [r7, #28]
 8000f52:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8000f54:	4a48      	ldr	r2, [pc, #288]	@ (8001078 <HAL_GPIO_Init+0x18c>)
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000f5c:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8000f5e:	4a46      	ldr	r2, [pc, #280]	@ (8001078 <HAL_GPIO_Init+0x18c>)
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	00db      	lsls	r3, r3, #3
 8000f64:	4413      	add	r3, r2
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8000f6a:	69bb      	ldr	r3, [r7, #24]
 8000f6c:	08da      	lsrs	r2, r3, #3
 8000f6e:	693b      	ldr	r3, [r7, #16]
 8000f70:	3208      	adds	r2, #8
 8000f72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f76:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8000f78:	69bb      	ldr	r3, [r7, #24]
 8000f7a:	f003 0307 	and.w	r3, r3, #7
 8000f7e:	009b      	lsls	r3, r3, #2
 8000f80:	220f      	movs	r2, #15
 8000f82:	fa02 f303 	lsl.w	r3, r2, r3
 8000f86:	43db      	mvns	r3, r3
 8000f88:	69fa      	ldr	r2, [r7, #28]
 8000f8a:	4013      	ands	r3, r2
 8000f8c:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8000f8e:	69bb      	ldr	r3, [r7, #24]
 8000f90:	f003 0307 	and.w	r3, r3, #7
 8000f94:	009b      	lsls	r3, r3, #2
 8000f96:	220b      	movs	r2, #11
 8000f98:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9c:	69fa      	ldr	r2, [r7, #28]
 8000f9e:	4313      	orrs	r3, r2
 8000fa0:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8000fa2:	69bb      	ldr	r3, [r7, #24]
 8000fa4:	08da      	lsrs	r2, r3, #3
 8000fa6:	693b      	ldr	r3, [r7, #16]
 8000fa8:	3208      	adds	r2, #8
 8000faa:	69f9      	ldr	r1, [r7, #28]
 8000fac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8000fb0:	693b      	ldr	r3, [r7, #16]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8000fb6:	69bb      	ldr	r3, [r7, #24]
 8000fb8:	005b      	lsls	r3, r3, #1
 8000fba:	2203      	movs	r2, #3
 8000fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc0:	43db      	mvns	r3, r3
 8000fc2:	69fa      	ldr	r2, [r7, #28]
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8000fc8:	69bb      	ldr	r3, [r7, #24]
 8000fca:	005b      	lsls	r3, r3, #1
 8000fcc:	2202      	movs	r2, #2
 8000fce:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd2:	69fa      	ldr	r2, [r7, #28]
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8000fd8:	693b      	ldr	r3, [r7, #16]
 8000fda:	69fa      	ldr	r2, [r7, #28]
 8000fdc:	601a      	str	r2, [r3, #0]
 8000fde:	e067      	b.n	80010b0 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	2b02      	cmp	r3, #2
 8000fe6:	d003      	beq.n	8000ff0 <HAL_GPIO_Init+0x104>
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	2b12      	cmp	r3, #18
 8000fee:	d145      	bne.n	800107c <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8000ff0:	697b      	ldr	r3, [r7, #20]
 8000ff2:	08da      	lsrs	r2, r3, #3
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	3208      	adds	r2, #8
 8000ff8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ffc:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8000ffe:	697b      	ldr	r3, [r7, #20]
 8001000:	f003 0307 	and.w	r3, r3, #7
 8001004:	009b      	lsls	r3, r3, #2
 8001006:	220f      	movs	r2, #15
 8001008:	fa02 f303 	lsl.w	r3, r2, r3
 800100c:	43db      	mvns	r3, r3
 800100e:	69fa      	ldr	r2, [r7, #28]
 8001010:	4013      	ands	r3, r2
 8001012:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	691b      	ldr	r3, [r3, #16]
 8001018:	f003 020f 	and.w	r2, r3, #15
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	f003 0307 	and.w	r3, r3, #7
 8001022:	009b      	lsls	r3, r3, #2
 8001024:	fa02 f303 	lsl.w	r3, r2, r3
 8001028:	69fa      	ldr	r2, [r7, #28]
 800102a:	4313      	orrs	r3, r2
 800102c:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 800102e:	697b      	ldr	r3, [r7, #20]
 8001030:	08da      	lsrs	r2, r3, #3
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	3208      	adds	r2, #8
 8001036:	69f9      	ldr	r1, [r7, #28]
 8001038:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 800103c:	693b      	ldr	r3, [r7, #16]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001042:	69bb      	ldr	r3, [r7, #24]
 8001044:	005b      	lsls	r3, r3, #1
 8001046:	2203      	movs	r2, #3
 8001048:	fa02 f303 	lsl.w	r3, r2, r3
 800104c:	43db      	mvns	r3, r3
 800104e:	69fa      	ldr	r2, [r7, #28]
 8001050:	4013      	ands	r3, r2
 8001052:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	f003 0203 	and.w	r2, r3, #3
 800105c:	69bb      	ldr	r3, [r7, #24]
 800105e:	005b      	lsls	r3, r3, #1
 8001060:	fa02 f303 	lsl.w	r3, r2, r3
 8001064:	69fa      	ldr	r2, [r7, #28]
 8001066:	4313      	orrs	r3, r2
 8001068:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800106a:	693b      	ldr	r3, [r7, #16]
 800106c:	69fa      	ldr	r2, [r7, #28]
 800106e:	601a      	str	r2, [r3, #0]
 8001070:	e01e      	b.n	80010b0 <HAL_GPIO_Init+0x1c4>
 8001072:	bf00      	nop
 8001074:	46020000 	.word	0x46020000
 8001078:	0800500c 	.word	0x0800500c
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 800107c:	693b      	ldr	r3, [r7, #16]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001082:	69bb      	ldr	r3, [r7, #24]
 8001084:	005b      	lsls	r3, r3, #1
 8001086:	2203      	movs	r2, #3
 8001088:	fa02 f303 	lsl.w	r3, r2, r3
 800108c:	43db      	mvns	r3, r3
 800108e:	69fa      	ldr	r2, [r7, #28]
 8001090:	4013      	ands	r3, r2
 8001092:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	f003 0203 	and.w	r2, r3, #3
 800109c:	69bb      	ldr	r3, [r7, #24]
 800109e:	005b      	lsls	r3, r3, #1
 80010a0:	fa02 f303 	lsl.w	r3, r2, r3
 80010a4:	69fa      	ldr	r2, [r7, #28]
 80010a6:	4313      	orrs	r3, r2
 80010a8:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80010aa:	693b      	ldr	r3, [r7, #16]
 80010ac:	69fa      	ldr	r2, [r7, #28]
 80010ae:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	d00b      	beq.n	80010d0 <HAL_GPIO_Init+0x1e4>
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	2b02      	cmp	r3, #2
 80010be:	d007      	beq.n	80010d0 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010c4:	2b11      	cmp	r3, #17
 80010c6:	d003      	beq.n	80010d0 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	2b12      	cmp	r3, #18
 80010ce:	d130      	bne.n	8001132 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 80010d0:	693b      	ldr	r3, [r7, #16]
 80010d2:	689b      	ldr	r3, [r3, #8]
 80010d4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 80010d6:	69bb      	ldr	r3, [r7, #24]
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	2203      	movs	r2, #3
 80010dc:	fa02 f303 	lsl.w	r3, r2, r3
 80010e0:	43db      	mvns	r3, r3
 80010e2:	69fa      	ldr	r2, [r7, #28]
 80010e4:	4013      	ands	r3, r2
 80010e6:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	68da      	ldr	r2, [r3, #12]
 80010ec:	69bb      	ldr	r3, [r7, #24]
 80010ee:	005b      	lsls	r3, r3, #1
 80010f0:	fa02 f303 	lsl.w	r3, r2, r3
 80010f4:	69fa      	ldr	r2, [r7, #28]
 80010f6:	4313      	orrs	r3, r2
 80010f8:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 80010fa:	693b      	ldr	r3, [r7, #16]
 80010fc:	69fa      	ldr	r2, [r7, #28]
 80010fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8001100:	693b      	ldr	r3, [r7, #16]
 8001102:	685b      	ldr	r3, [r3, #4]
 8001104:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8001106:	2201      	movs	r2, #1
 8001108:	69bb      	ldr	r3, [r7, #24]
 800110a:	fa02 f303 	lsl.w	r3, r2, r3
 800110e:	43db      	mvns	r3, r3
 8001110:	69fa      	ldr	r2, [r7, #28]
 8001112:	4013      	ands	r3, r2
 8001114:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	091b      	lsrs	r3, r3, #4
 800111c:	f003 0201 	and.w	r2, r3, #1
 8001120:	69bb      	ldr	r3, [r7, #24]
 8001122:	fa02 f303 	lsl.w	r3, r2, r3
 8001126:	69fa      	ldr	r2, [r7, #28]
 8001128:	4313      	orrs	r3, r2
 800112a:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 800112c:	693b      	ldr	r3, [r7, #16]
 800112e:	69fa      	ldr	r2, [r7, #28]
 8001130:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	2b03      	cmp	r3, #3
 8001138:	d017      	beq.n	800116a <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 800113a:	693b      	ldr	r3, [r7, #16]
 800113c:	68db      	ldr	r3, [r3, #12]
 800113e:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8001140:	69bb      	ldr	r3, [r7, #24]
 8001142:	005b      	lsls	r3, r3, #1
 8001144:	2203      	movs	r2, #3
 8001146:	fa02 f303 	lsl.w	r3, r2, r3
 800114a:	43db      	mvns	r3, r3
 800114c:	69fa      	ldr	r2, [r7, #28]
 800114e:	4013      	ands	r3, r2
 8001150:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	689a      	ldr	r2, [r3, #8]
 8001156:	69bb      	ldr	r3, [r7, #24]
 8001158:	005b      	lsls	r3, r3, #1
 800115a:	fa02 f303 	lsl.w	r3, r2, r3
 800115e:	69fa      	ldr	r2, [r7, #28]
 8001160:	4313      	orrs	r3, r2
 8001162:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	69fa      	ldr	r2, [r7, #28]
 8001168:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	685b      	ldr	r3, [r3, #4]
 800116e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001172:	2b00      	cmp	r3, #0
 8001174:	d07c      	beq.n	8001270 <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001176:	4a47      	ldr	r2, [pc, #284]	@ (8001294 <HAL_GPIO_Init+0x3a8>)
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	089b      	lsrs	r3, r3, #2
 800117c:	3318      	adds	r3, #24
 800117e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001182:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	f003 0303 	and.w	r3, r3, #3
 800118a:	00db      	lsls	r3, r3, #3
 800118c:	220f      	movs	r2, #15
 800118e:	fa02 f303 	lsl.w	r3, r2, r3
 8001192:	43db      	mvns	r3, r3
 8001194:	69fa      	ldr	r2, [r7, #28]
 8001196:	4013      	ands	r3, r2
 8001198:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	0a9a      	lsrs	r2, r3, #10
 800119e:	4b3e      	ldr	r3, [pc, #248]	@ (8001298 <HAL_GPIO_Init+0x3ac>)
 80011a0:	4013      	ands	r3, r2
 80011a2:	697a      	ldr	r2, [r7, #20]
 80011a4:	f002 0203 	and.w	r2, r2, #3
 80011a8:	00d2      	lsls	r2, r2, #3
 80011aa:	4093      	lsls	r3, r2
 80011ac:	69fa      	ldr	r2, [r7, #28]
 80011ae:	4313      	orrs	r3, r2
 80011b0:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 80011b2:	4938      	ldr	r1, [pc, #224]	@ (8001294 <HAL_GPIO_Init+0x3a8>)
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	089b      	lsrs	r3, r3, #2
 80011b8:	3318      	adds	r3, #24
 80011ba:	69fa      	ldr	r2, [r7, #28]
 80011bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80011c0:	4b34      	ldr	r3, [pc, #208]	@ (8001294 <HAL_GPIO_Init+0x3a8>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	43db      	mvns	r3, r3
 80011ca:	69fa      	ldr	r2, [r7, #28]
 80011cc:	4013      	ands	r3, r2
 80011ce:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d003      	beq.n	80011e4 <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 80011dc:	69fa      	ldr	r2, [r7, #28]
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	4313      	orrs	r3, r2
 80011e2:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 80011e4:	4a2b      	ldr	r2, [pc, #172]	@ (8001294 <HAL_GPIO_Init+0x3a8>)
 80011e6:	69fb      	ldr	r3, [r7, #28]
 80011e8:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80011ea:	4b2a      	ldr	r3, [pc, #168]	@ (8001294 <HAL_GPIO_Init+0x3a8>)
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	43db      	mvns	r3, r3
 80011f4:	69fa      	ldr	r2, [r7, #28]
 80011f6:	4013      	ands	r3, r2
 80011f8:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001202:	2b00      	cmp	r3, #0
 8001204:	d003      	beq.n	800120e <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 8001206:	69fa      	ldr	r2, [r7, #28]
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	4313      	orrs	r3, r2
 800120c:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 800120e:	4a21      	ldr	r2, [pc, #132]	@ (8001294 <HAL_GPIO_Init+0x3a8>)
 8001210:	69fb      	ldr	r3, [r7, #28]
 8001212:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8001214:	4b1f      	ldr	r3, [pc, #124]	@ (8001294 <HAL_GPIO_Init+0x3a8>)
 8001216:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800121a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	43db      	mvns	r3, r3
 8001220:	69fa      	ldr	r2, [r7, #28]
 8001222:	4013      	ands	r3, r2
 8001224:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800122e:	2b00      	cmp	r3, #0
 8001230:	d003      	beq.n	800123a <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 8001232:	69fa      	ldr	r2, [r7, #28]
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	4313      	orrs	r3, r2
 8001238:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 800123a:	4a16      	ldr	r2, [pc, #88]	@ (8001294 <HAL_GPIO_Init+0x3a8>)
 800123c:	69fb      	ldr	r3, [r7, #28]
 800123e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8001242:	4b14      	ldr	r3, [pc, #80]	@ (8001294 <HAL_GPIO_Init+0x3a8>)
 8001244:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001248:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	43db      	mvns	r3, r3
 800124e:	69fa      	ldr	r2, [r7, #28]
 8001250:	4013      	ands	r3, r2
 8001252:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800125c:	2b00      	cmp	r3, #0
 800125e:	d003      	beq.n	8001268 <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 8001260:	69fa      	ldr	r2, [r7, #28]
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	4313      	orrs	r3, r2
 8001266:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8001268:	4a0a      	ldr	r2, [pc, #40]	@ (8001294 <HAL_GPIO_Init+0x3a8>)
 800126a:	69fb      	ldr	r3, [r7, #28]
 800126c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	3301      	adds	r3, #1
 8001274:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	fa22 f303 	lsr.w	r3, r2, r3
 8001280:	2b00      	cmp	r3, #0
 8001282:	f47f ae3d 	bne.w	8000f00 <HAL_GPIO_Init+0x14>
  }
}
 8001286:	bf00      	nop
 8001288:	bf00      	nop
 800128a:	3724      	adds	r7, #36	@ 0x24
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr
 8001294:	46022000 	.word	0x46022000
 8001298:	002f7f7f 	.word	0x002f7f7f

0800129c <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 800129c:	b480      	push	{r7}
 800129e:	b085      	sub	sp, #20
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80012a4:	2300      	movs	r3, #0
 80012a6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 80012a8:	4b0b      	ldr	r3, [pc, #44]	@ (80012d8 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f003 0301 	and.w	r3, r3, #1
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d002      	beq.n	80012ba <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 80012b4:	2301      	movs	r3, #1
 80012b6:	73fb      	strb	r3, [r7, #15]
 80012b8:	e007      	b.n	80012ca <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 80012ba:	4b07      	ldr	r3, [pc, #28]	@ (80012d8 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f023 0204 	bic.w	r2, r3, #4
 80012c2:	4905      	ldr	r1, [pc, #20]	@ (80012d8 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	4313      	orrs	r3, r2
 80012c8:	600b      	str	r3, [r1, #0]
  }

  return status;
 80012ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	3714      	adds	r7, #20
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr
 80012d8:	40030400 	.word	0x40030400

080012dc <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 80012dc:	b480      	push	{r7}
 80012de:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 80012e0:	4b05      	ldr	r3, [pc, #20]	@ (80012f8 <HAL_ICACHE_Enable+0x1c>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a04      	ldr	r2, [pc, #16]	@ (80012f8 <HAL_ICACHE_Enable+0x1c>)
 80012e6:	f043 0301 	orr.w	r3, r3, #1
 80012ea:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80012ec:	2300      	movs	r3, #0
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	46bd      	mov	sp, r7
 80012f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f6:	4770      	bx	lr
 80012f8:	40030400 	.word	0x40030400

080012fc <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b085      	sub	sp, #20
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8001304:	4b39      	ldr	r3, [pc, #228]	@ (80013ec <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001306:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001308:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800130c:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 800130e:	68ba      	ldr	r2, [r7, #8]
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	429a      	cmp	r2, r3
 8001314:	d10b      	bne.n	800132e <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800131c:	d905      	bls.n	800132a <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 800131e:	4b33      	ldr	r3, [pc, #204]	@ (80013ec <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001320:	68db      	ldr	r3, [r3, #12]
 8001322:	4a32      	ldr	r2, [pc, #200]	@ (80013ec <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001324:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001328:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 800132a:	2300      	movs	r3, #0
 800132c:	e057      	b.n	80013de <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001334:	d90a      	bls.n	800134c <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8001336:	4b2d      	ldr	r3, [pc, #180]	@ (80013ec <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001338:	68db      	ldr	r3, [r3, #12]
 800133a:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	4313      	orrs	r3, r2
 8001342:	4a2a      	ldr	r2, [pc, #168]	@ (80013ec <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001344:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001348:	60d3      	str	r3, [r2, #12]
 800134a:	e007      	b.n	800135c <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 800134c:	4b27      	ldr	r3, [pc, #156]	@ (80013ec <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800134e:	68db      	ldr	r3, [r3, #12]
 8001350:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8001354:	4925      	ldr	r1, [pc, #148]	@ (80013ec <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	4313      	orrs	r3, r2
 800135a:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 800135c:	4b24      	ldr	r3, [pc, #144]	@ (80013f0 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	4a24      	ldr	r2, [pc, #144]	@ (80013f4 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8001362:	fba2 2303 	umull	r2, r3, r2, r3
 8001366:	099b      	lsrs	r3, r3, #6
 8001368:	2232      	movs	r2, #50	@ 0x32
 800136a:	fb02 f303 	mul.w	r3, r2, r3
 800136e:	4a21      	ldr	r2, [pc, #132]	@ (80013f4 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8001370:	fba2 2303 	umull	r2, r3, r2, r3
 8001374:	099b      	lsrs	r3, r3, #6
 8001376:	3301      	adds	r3, #1
 8001378:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800137a:	e002      	b.n	8001382 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	3b01      	subs	r3, #1
 8001380:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8001382:	4b1a      	ldr	r3, [pc, #104]	@ (80013ec <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001384:	68db      	ldr	r3, [r3, #12]
 8001386:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800138a:	2b00      	cmp	r3, #0
 800138c:	d102      	bne.n	8001394 <HAL_PWREx_ControlVoltageScaling+0x98>
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d1f3      	bne.n	800137c <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d01b      	beq.n	80013d2 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 800139a:	4b15      	ldr	r3, [pc, #84]	@ (80013f0 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	4a15      	ldr	r2, [pc, #84]	@ (80013f4 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80013a0:	fba2 2303 	umull	r2, r3, r2, r3
 80013a4:	099b      	lsrs	r3, r3, #6
 80013a6:	2232      	movs	r2, #50	@ 0x32
 80013a8:	fb02 f303 	mul.w	r3, r2, r3
 80013ac:	4a11      	ldr	r2, [pc, #68]	@ (80013f4 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80013ae:	fba2 2303 	umull	r2, r3, r2, r3
 80013b2:	099b      	lsrs	r3, r3, #6
 80013b4:	3301      	adds	r3, #1
 80013b6:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 80013b8:	e002      	b.n	80013c0 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	3b01      	subs	r3, #1
 80013be:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 80013c0:	4b0a      	ldr	r3, [pc, #40]	@ (80013ec <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80013c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80013c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d102      	bne.n	80013d2 <HAL_PWREx_ControlVoltageScaling+0xd6>
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d1f3      	bne.n	80013ba <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d101      	bne.n	80013dc <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 80013d8:	2303      	movs	r3, #3
 80013da:	e000      	b.n	80013de <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 80013dc:	2300      	movs	r3, #0
}
 80013de:	4618      	mov	r0, r3
 80013e0:	3714      	adds	r7, #20
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	46020800 	.word	0x46020800
 80013f0:	2000001c 	.word	0x2000001c
 80013f4:	10624dd3 	.word	0x10624dd3

080013f8 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 80013fc:	4b04      	ldr	r3, [pc, #16]	@ (8001410 <HAL_PWREx_GetVoltageRange+0x18>)
 80013fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001400:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8001404:	4618      	mov	r0, r3
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	46020800 	.word	0x46020800

08001414 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8001414:	b480      	push	{r7}
 8001416:	b085      	sub	sp, #20
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 800141c:	4b22      	ldr	r3, [pc, #136]	@ (80014a8 <HAL_PWREx_ConfigSupply+0x94>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a22      	ldr	r2, [pc, #136]	@ (80014ac <HAL_PWREx_ConfigSupply+0x98>)
 8001422:	fba2 2303 	umull	r2, r3, r2, r3
 8001426:	099b      	lsrs	r3, r3, #6
 8001428:	2232      	movs	r2, #50	@ 0x32
 800142a:	fb02 f303 	mul.w	r3, r2, r3
 800142e:	4a1f      	ldr	r2, [pc, #124]	@ (80014ac <HAL_PWREx_ConfigSupply+0x98>)
 8001430:	fba2 2303 	umull	r2, r3, r2, r3
 8001434:	099b      	lsrs	r3, r3, #6
 8001436:	3301      	adds	r3, #1
 8001438:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d113      	bne.n	8001468 <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8001440:	4b1b      	ldr	r3, [pc, #108]	@ (80014b0 <HAL_PWREx_ConfigSupply+0x9c>)
 8001442:	689b      	ldr	r3, [r3, #8]
 8001444:	4a1a      	ldr	r2, [pc, #104]	@ (80014b0 <HAL_PWREx_ConfigSupply+0x9c>)
 8001446:	f023 0302 	bic.w	r3, r3, #2
 800144a:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 800144c:	e002      	b.n	8001454 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	3b01      	subs	r3, #1
 8001452:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8001454:	4b16      	ldr	r3, [pc, #88]	@ (80014b0 <HAL_PWREx_ConfigSupply+0x9c>)
 8001456:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001458:	f003 0302 	and.w	r3, r3, #2
 800145c:	2b02      	cmp	r3, #2
 800145e:	d116      	bne.n	800148e <HAL_PWREx_ConfigSupply+0x7a>
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d1f3      	bne.n	800144e <HAL_PWREx_ConfigSupply+0x3a>
 8001466:	e012      	b.n	800148e <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8001468:	4b11      	ldr	r3, [pc, #68]	@ (80014b0 <HAL_PWREx_ConfigSupply+0x9c>)
 800146a:	689b      	ldr	r3, [r3, #8]
 800146c:	4a10      	ldr	r2, [pc, #64]	@ (80014b0 <HAL_PWREx_ConfigSupply+0x9c>)
 800146e:	f043 0302 	orr.w	r3, r3, #2
 8001472:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8001474:	e002      	b.n	800147c <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	3b01      	subs	r3, #1
 800147a:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 800147c:	4b0c      	ldr	r3, [pc, #48]	@ (80014b0 <HAL_PWREx_ConfigSupply+0x9c>)
 800147e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001480:	f003 0302 	and.w	r3, r3, #2
 8001484:	2b00      	cmp	r3, #0
 8001486:	d102      	bne.n	800148e <HAL_PWREx_ConfigSupply+0x7a>
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d1f3      	bne.n	8001476 <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d101      	bne.n	8001498 <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 8001494:	2303      	movs	r3, #3
 8001496:	e000      	b.n	800149a <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 8001498:	2300      	movs	r3, #0
}
 800149a:	4618      	mov	r0, r3
 800149c:	3714      	adds	r7, #20
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	2000001c 	.word	0x2000001c
 80014ac:	10624dd3 	.word	0x10624dd3
 80014b0:	46020800 	.word	0x46020800

080014b4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b08e      	sub	sp, #56	@ 0x38
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 80014bc:	2300      	movs	r3, #0
 80014be:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d102      	bne.n	80014ce <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80014c8:	2301      	movs	r3, #1
 80014ca:	f000 bec8 	b.w	800225e <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80014ce:	4b99      	ldr	r3, [pc, #612]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 80014d0:	69db      	ldr	r3, [r3, #28]
 80014d2:	f003 030c 	and.w	r3, r3, #12
 80014d6:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80014d8:	4b96      	ldr	r3, [pc, #600]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 80014da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014dc:	f003 0303 	and.w	r3, r3, #3
 80014e0:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f003 0310 	and.w	r3, r3, #16
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	f000 816c 	beq.w	80017c8 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80014f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d007      	beq.n	8001506 <HAL_RCC_OscConfig+0x52>
 80014f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014f8:	2b0c      	cmp	r3, #12
 80014fa:	f040 80de 	bne.w	80016ba <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80014fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001500:	2b01      	cmp	r3, #1
 8001502:	f040 80da 	bne.w	80016ba <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	69db      	ldr	r3, [r3, #28]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d102      	bne.n	8001514 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 800150e:	2301      	movs	r3, #1
 8001510:	f000 bea5 	b.w	800225e <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001518:	4b86      	ldr	r3, [pc, #536]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 800151a:	689b      	ldr	r3, [r3, #8]
 800151c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001520:	2b00      	cmp	r3, #0
 8001522:	d004      	beq.n	800152e <HAL_RCC_OscConfig+0x7a>
 8001524:	4b83      	ldr	r3, [pc, #524]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 8001526:	689b      	ldr	r3, [r3, #8]
 8001528:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800152c:	e005      	b.n	800153a <HAL_RCC_OscConfig+0x86>
 800152e:	4b81      	ldr	r3, [pc, #516]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 8001530:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001534:	041b      	lsls	r3, r3, #16
 8001536:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800153a:	4293      	cmp	r3, r2
 800153c:	d255      	bcs.n	80015ea <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800153e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001540:	2b00      	cmp	r3, #0
 8001542:	d10a      	bne.n	800155a <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001548:	4618      	mov	r0, r3
 800154a:	f001 f9d9 	bl	8002900 <RCC_SetFlashLatencyFromMSIRange>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d002      	beq.n	800155a <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8001554:	2301      	movs	r3, #1
 8001556:	f000 be82 	b.w	800225e <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800155a:	4b76      	ldr	r3, [pc, #472]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 800155c:	689b      	ldr	r3, [r3, #8]
 800155e:	4a75      	ldr	r2, [pc, #468]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 8001560:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001564:	6093      	str	r3, [r2, #8]
 8001566:	4b73      	ldr	r3, [pc, #460]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001572:	4970      	ldr	r1, [pc, #448]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 8001574:	4313      	orrs	r3, r2
 8001576:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800157c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001580:	d309      	bcc.n	8001596 <HAL_RCC_OscConfig+0xe2>
 8001582:	4b6c      	ldr	r3, [pc, #432]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 8001584:	68db      	ldr	r3, [r3, #12]
 8001586:	f023 021f 	bic.w	r2, r3, #31
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6a1b      	ldr	r3, [r3, #32]
 800158e:	4969      	ldr	r1, [pc, #420]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 8001590:	4313      	orrs	r3, r2
 8001592:	60cb      	str	r3, [r1, #12]
 8001594:	e07e      	b.n	8001694 <HAL_RCC_OscConfig+0x1e0>
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800159a:	2b00      	cmp	r3, #0
 800159c:	da0a      	bge.n	80015b4 <HAL_RCC_OscConfig+0x100>
 800159e:	4b65      	ldr	r3, [pc, #404]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 80015a0:	68db      	ldr	r3, [r3, #12]
 80015a2:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6a1b      	ldr	r3, [r3, #32]
 80015aa:	015b      	lsls	r3, r3, #5
 80015ac:	4961      	ldr	r1, [pc, #388]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 80015ae:	4313      	orrs	r3, r2
 80015b0:	60cb      	str	r3, [r1, #12]
 80015b2:	e06f      	b.n	8001694 <HAL_RCC_OscConfig+0x1e0>
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80015bc:	d30a      	bcc.n	80015d4 <HAL_RCC_OscConfig+0x120>
 80015be:	4b5d      	ldr	r3, [pc, #372]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 80015c0:	68db      	ldr	r3, [r3, #12]
 80015c2:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6a1b      	ldr	r3, [r3, #32]
 80015ca:	029b      	lsls	r3, r3, #10
 80015cc:	4959      	ldr	r1, [pc, #356]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 80015ce:	4313      	orrs	r3, r2
 80015d0:	60cb      	str	r3, [r1, #12]
 80015d2:	e05f      	b.n	8001694 <HAL_RCC_OscConfig+0x1e0>
 80015d4:	4b57      	ldr	r3, [pc, #348]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6a1b      	ldr	r3, [r3, #32]
 80015e0:	03db      	lsls	r3, r3, #15
 80015e2:	4954      	ldr	r1, [pc, #336]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 80015e4:	4313      	orrs	r3, r2
 80015e6:	60cb      	str	r3, [r1, #12]
 80015e8:	e054      	b.n	8001694 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80015ea:	4b52      	ldr	r3, [pc, #328]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 80015ec:	689b      	ldr	r3, [r3, #8]
 80015ee:	4a51      	ldr	r2, [pc, #324]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 80015f0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80015f4:	6093      	str	r3, [r2, #8]
 80015f6:	4b4f      	ldr	r3, [pc, #316]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 80015f8:	689b      	ldr	r3, [r3, #8]
 80015fa:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001602:	494c      	ldr	r1, [pc, #304]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 8001604:	4313      	orrs	r3, r2
 8001606:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800160c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001610:	d309      	bcc.n	8001626 <HAL_RCC_OscConfig+0x172>
 8001612:	4b48      	ldr	r3, [pc, #288]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 8001614:	68db      	ldr	r3, [r3, #12]
 8001616:	f023 021f 	bic.w	r2, r3, #31
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6a1b      	ldr	r3, [r3, #32]
 800161e:	4945      	ldr	r1, [pc, #276]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 8001620:	4313      	orrs	r3, r2
 8001622:	60cb      	str	r3, [r1, #12]
 8001624:	e028      	b.n	8001678 <HAL_RCC_OscConfig+0x1c4>
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800162a:	2b00      	cmp	r3, #0
 800162c:	da0a      	bge.n	8001644 <HAL_RCC_OscConfig+0x190>
 800162e:	4b41      	ldr	r3, [pc, #260]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 8001630:	68db      	ldr	r3, [r3, #12]
 8001632:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	6a1b      	ldr	r3, [r3, #32]
 800163a:	015b      	lsls	r3, r3, #5
 800163c:	493d      	ldr	r1, [pc, #244]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 800163e:	4313      	orrs	r3, r2
 8001640:	60cb      	str	r3, [r1, #12]
 8001642:	e019      	b.n	8001678 <HAL_RCC_OscConfig+0x1c4>
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001648:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800164c:	d30a      	bcc.n	8001664 <HAL_RCC_OscConfig+0x1b0>
 800164e:	4b39      	ldr	r3, [pc, #228]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 8001650:	68db      	ldr	r3, [r3, #12]
 8001652:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6a1b      	ldr	r3, [r3, #32]
 800165a:	029b      	lsls	r3, r3, #10
 800165c:	4935      	ldr	r1, [pc, #212]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 800165e:	4313      	orrs	r3, r2
 8001660:	60cb      	str	r3, [r1, #12]
 8001662:	e009      	b.n	8001678 <HAL_RCC_OscConfig+0x1c4>
 8001664:	4b33      	ldr	r3, [pc, #204]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 8001666:	68db      	ldr	r3, [r3, #12]
 8001668:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6a1b      	ldr	r3, [r3, #32]
 8001670:	03db      	lsls	r3, r3, #15
 8001672:	4930      	ldr	r1, [pc, #192]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 8001674:	4313      	orrs	r3, r2
 8001676:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800167a:	2b00      	cmp	r3, #0
 800167c:	d10a      	bne.n	8001694 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001682:	4618      	mov	r0, r3
 8001684:	f001 f93c 	bl	8002900 <RCC_SetFlashLatencyFromMSIRange>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d002      	beq.n	8001694 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 800168e:	2301      	movs	r3, #1
 8001690:	f000 bde5 	b.w	800225e <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8001694:	f001 f8de 	bl	8002854 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001698:	4b27      	ldr	r3, [pc, #156]	@ (8001738 <HAL_RCC_OscConfig+0x284>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4618      	mov	r0, r3
 800169e:	f7ff f973 	bl	8000988 <HAL_InitTick>
 80016a2:	4603      	mov	r3, r0
 80016a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 80016a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	f000 808a 	beq.w	80017c6 <HAL_RCC_OscConfig+0x312>
        {
          return status;
 80016b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80016b6:	f000 bdd2 	b.w	800225e <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	69db      	ldr	r3, [r3, #28]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d066      	beq.n	8001790 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 80016c2:	4b1c      	ldr	r3, [pc, #112]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a1b      	ldr	r2, [pc, #108]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 80016c8:	f043 0301 	orr.w	r3, r3, #1
 80016cc:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80016ce:	f7ff f9e5 	bl	8000a9c <HAL_GetTick>
 80016d2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80016d4:	e009      	b.n	80016ea <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80016d6:	f7ff f9e1 	bl	8000a9c <HAL_GetTick>
 80016da:	4602      	mov	r2, r0
 80016dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016de:	1ad3      	subs	r3, r2, r3
 80016e0:	2b02      	cmp	r3, #2
 80016e2:	d902      	bls.n	80016ea <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 80016e4:	2303      	movs	r3, #3
 80016e6:	f000 bdba 	b.w	800225e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80016ea:	4b12      	ldr	r3, [pc, #72]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f003 0304 	and.w	r3, r3, #4
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d0ef      	beq.n	80016d6 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80016f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 80016f8:	689b      	ldr	r3, [r3, #8]
 80016fa:	4a0e      	ldr	r2, [pc, #56]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 80016fc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001700:	6093      	str	r3, [r2, #8]
 8001702:	4b0c      	ldr	r3, [pc, #48]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 8001704:	689b      	ldr	r3, [r3, #8]
 8001706:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800170e:	4909      	ldr	r1, [pc, #36]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 8001710:	4313      	orrs	r3, r2
 8001712:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001718:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800171c:	d30e      	bcc.n	800173c <HAL_RCC_OscConfig+0x288>
 800171e:	4b05      	ldr	r3, [pc, #20]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 8001720:	68db      	ldr	r3, [r3, #12]
 8001722:	f023 021f 	bic.w	r2, r3, #31
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6a1b      	ldr	r3, [r3, #32]
 800172a:	4902      	ldr	r1, [pc, #8]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 800172c:	4313      	orrs	r3, r2
 800172e:	60cb      	str	r3, [r1, #12]
 8001730:	e04a      	b.n	80017c8 <HAL_RCC_OscConfig+0x314>
 8001732:	bf00      	nop
 8001734:	46020c00 	.word	0x46020c00
 8001738:	20000014 	.word	0x20000014
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001740:	2b00      	cmp	r3, #0
 8001742:	da0a      	bge.n	800175a <HAL_RCC_OscConfig+0x2a6>
 8001744:	4b98      	ldr	r3, [pc, #608]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6a1b      	ldr	r3, [r3, #32]
 8001750:	015b      	lsls	r3, r3, #5
 8001752:	4995      	ldr	r1, [pc, #596]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 8001754:	4313      	orrs	r3, r2
 8001756:	60cb      	str	r3, [r1, #12]
 8001758:	e036      	b.n	80017c8 <HAL_RCC_OscConfig+0x314>
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800175e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001762:	d30a      	bcc.n	800177a <HAL_RCC_OscConfig+0x2c6>
 8001764:	4b90      	ldr	r3, [pc, #576]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 8001766:	68db      	ldr	r3, [r3, #12]
 8001768:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6a1b      	ldr	r3, [r3, #32]
 8001770:	029b      	lsls	r3, r3, #10
 8001772:	498d      	ldr	r1, [pc, #564]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 8001774:	4313      	orrs	r3, r2
 8001776:	60cb      	str	r3, [r1, #12]
 8001778:	e026      	b.n	80017c8 <HAL_RCC_OscConfig+0x314>
 800177a:	4b8b      	ldr	r3, [pc, #556]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 800177c:	68db      	ldr	r3, [r3, #12]
 800177e:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6a1b      	ldr	r3, [r3, #32]
 8001786:	03db      	lsls	r3, r3, #15
 8001788:	4987      	ldr	r1, [pc, #540]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 800178a:	4313      	orrs	r3, r2
 800178c:	60cb      	str	r3, [r1, #12]
 800178e:	e01b      	b.n	80017c8 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8001790:	4b85      	ldr	r3, [pc, #532]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a84      	ldr	r2, [pc, #528]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 8001796:	f023 0301 	bic.w	r3, r3, #1
 800179a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800179c:	f7ff f97e 	bl	8000a9c <HAL_GetTick>
 80017a0:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80017a2:	e009      	b.n	80017b8 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80017a4:	f7ff f97a 	bl	8000a9c <HAL_GetTick>
 80017a8:	4602      	mov	r2, r0
 80017aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017ac:	1ad3      	subs	r3, r2, r3
 80017ae:	2b02      	cmp	r3, #2
 80017b0:	d902      	bls.n	80017b8 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 80017b2:	2303      	movs	r3, #3
 80017b4:	f000 bd53 	b.w	800225e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80017b8:	4b7b      	ldr	r3, [pc, #492]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f003 0304 	and.w	r3, r3, #4
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d1ef      	bne.n	80017a4 <HAL_RCC_OscConfig+0x2f0>
 80017c4:	e000      	b.n	80017c8 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80017c6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f003 0301 	and.w	r3, r3, #1
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	f000 808b 	beq.w	80018ec <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80017d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80017d8:	2b08      	cmp	r3, #8
 80017da:	d005      	beq.n	80017e8 <HAL_RCC_OscConfig+0x334>
 80017dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80017de:	2b0c      	cmp	r3, #12
 80017e0:	d109      	bne.n	80017f6 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80017e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017e4:	2b03      	cmp	r3, #3
 80017e6:	d106      	bne.n	80017f6 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d17d      	bne.n	80018ec <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 80017f0:	2301      	movs	r3, #1
 80017f2:	f000 bd34 	b.w	800225e <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017fe:	d106      	bne.n	800180e <HAL_RCC_OscConfig+0x35a>
 8001800:	4b69      	ldr	r3, [pc, #420]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a68      	ldr	r2, [pc, #416]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 8001806:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800180a:	6013      	str	r3, [r2, #0]
 800180c:	e041      	b.n	8001892 <HAL_RCC_OscConfig+0x3de>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001816:	d112      	bne.n	800183e <HAL_RCC_OscConfig+0x38a>
 8001818:	4b63      	ldr	r3, [pc, #396]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a62      	ldr	r2, [pc, #392]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 800181e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001822:	6013      	str	r3, [r2, #0]
 8001824:	4b60      	ldr	r3, [pc, #384]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a5f      	ldr	r2, [pc, #380]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 800182a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800182e:	6013      	str	r3, [r2, #0]
 8001830:	4b5d      	ldr	r3, [pc, #372]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a5c      	ldr	r2, [pc, #368]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 8001836:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800183a:	6013      	str	r3, [r2, #0]
 800183c:	e029      	b.n	8001892 <HAL_RCC_OscConfig+0x3de>
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8001846:	d112      	bne.n	800186e <HAL_RCC_OscConfig+0x3ba>
 8001848:	4b57      	ldr	r3, [pc, #348]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a56      	ldr	r2, [pc, #344]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 800184e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001852:	6013      	str	r3, [r2, #0]
 8001854:	4b54      	ldr	r3, [pc, #336]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a53      	ldr	r2, [pc, #332]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 800185a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800185e:	6013      	str	r3, [r2, #0]
 8001860:	4b51      	ldr	r3, [pc, #324]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a50      	ldr	r2, [pc, #320]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 8001866:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800186a:	6013      	str	r3, [r2, #0]
 800186c:	e011      	b.n	8001892 <HAL_RCC_OscConfig+0x3de>
 800186e:	4b4e      	ldr	r3, [pc, #312]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a4d      	ldr	r2, [pc, #308]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 8001874:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001878:	6013      	str	r3, [r2, #0]
 800187a:	4b4b      	ldr	r3, [pc, #300]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a4a      	ldr	r2, [pc, #296]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 8001880:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001884:	6013      	str	r3, [r2, #0]
 8001886:	4b48      	ldr	r3, [pc, #288]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4a47      	ldr	r2, [pc, #284]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 800188c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001890:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d014      	beq.n	80018c4 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 800189a:	f7ff f8ff 	bl	8000a9c <HAL_GetTick>
 800189e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018a0:	e009      	b.n	80018b6 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018a2:	f7ff f8fb 	bl	8000a9c <HAL_GetTick>
 80018a6:	4602      	mov	r2, r0
 80018a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018aa:	1ad3      	subs	r3, r2, r3
 80018ac:	2b64      	cmp	r3, #100	@ 0x64
 80018ae:	d902      	bls.n	80018b6 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 80018b0:	2303      	movs	r3, #3
 80018b2:	f000 bcd4 	b.w	800225e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018b6:	4b3c      	ldr	r3, [pc, #240]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d0ef      	beq.n	80018a2 <HAL_RCC_OscConfig+0x3ee>
 80018c2:	e013      	b.n	80018ec <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 80018c4:	f7ff f8ea 	bl	8000a9c <HAL_GetTick>
 80018c8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80018ca:	e009      	b.n	80018e0 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018cc:	f7ff f8e6 	bl	8000a9c <HAL_GetTick>
 80018d0:	4602      	mov	r2, r0
 80018d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018d4:	1ad3      	subs	r3, r2, r3
 80018d6:	2b64      	cmp	r3, #100	@ 0x64
 80018d8:	d902      	bls.n	80018e0 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80018da:	2303      	movs	r3, #3
 80018dc:	f000 bcbf 	b.w	800225e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80018e0:	4b31      	ldr	r3, [pc, #196]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d1ef      	bne.n	80018cc <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f003 0302 	and.w	r3, r3, #2
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d05f      	beq.n	80019b8 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80018f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80018fa:	2b04      	cmp	r3, #4
 80018fc:	d005      	beq.n	800190a <HAL_RCC_OscConfig+0x456>
 80018fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001900:	2b0c      	cmp	r3, #12
 8001902:	d114      	bne.n	800192e <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001904:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001906:	2b02      	cmp	r3, #2
 8001908:	d111      	bne.n	800192e <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	68db      	ldr	r3, [r3, #12]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d102      	bne.n	8001918 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	f000 bca3 	b.w	800225e <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8001918:	4b23      	ldr	r3, [pc, #140]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 800191a:	691b      	ldr	r3, [r3, #16]
 800191c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	691b      	ldr	r3, [r3, #16]
 8001924:	041b      	lsls	r3, r3, #16
 8001926:	4920      	ldr	r1, [pc, #128]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 8001928:	4313      	orrs	r3, r2
 800192a:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800192c:	e044      	b.n	80019b8 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	68db      	ldr	r3, [r3, #12]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d024      	beq.n	8001980 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8001936:	4b1c      	ldr	r3, [pc, #112]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	4a1b      	ldr	r2, [pc, #108]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 800193c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001940:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001942:	f7ff f8ab 	bl	8000a9c <HAL_GetTick>
 8001946:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001948:	e009      	b.n	800195e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800194a:	f7ff f8a7 	bl	8000a9c <HAL_GetTick>
 800194e:	4602      	mov	r2, r0
 8001950:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001952:	1ad3      	subs	r3, r2, r3
 8001954:	2b02      	cmp	r3, #2
 8001956:	d902      	bls.n	800195e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001958:	2303      	movs	r3, #3
 800195a:	f000 bc80 	b.w	800225e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800195e:	4b12      	ldr	r3, [pc, #72]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001966:	2b00      	cmp	r3, #0
 8001968:	d0ef      	beq.n	800194a <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800196a:	4b0f      	ldr	r3, [pc, #60]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 800196c:	691b      	ldr	r3, [r3, #16]
 800196e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	691b      	ldr	r3, [r3, #16]
 8001976:	041b      	lsls	r3, r3, #16
 8001978:	490b      	ldr	r1, [pc, #44]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 800197a:	4313      	orrs	r3, r2
 800197c:	610b      	str	r3, [r1, #16]
 800197e:	e01b      	b.n	80019b8 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8001980:	4b09      	ldr	r3, [pc, #36]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a08      	ldr	r2, [pc, #32]	@ (80019a8 <HAL_RCC_OscConfig+0x4f4>)
 8001986:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800198a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800198c:	f7ff f886 	bl	8000a9c <HAL_GetTick>
 8001990:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001992:	e00b      	b.n	80019ac <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001994:	f7ff f882 	bl	8000a9c <HAL_GetTick>
 8001998:	4602      	mov	r2, r0
 800199a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800199c:	1ad3      	subs	r3, r2, r3
 800199e:	2b02      	cmp	r3, #2
 80019a0:	d904      	bls.n	80019ac <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 80019a2:	2303      	movs	r3, #3
 80019a4:	f000 bc5b 	b.w	800225e <HAL_RCC_OscConfig+0xdaa>
 80019a8:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80019ac:	4baf      	ldr	r3, [pc, #700]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d1ed      	bne.n	8001994 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 0308 	and.w	r3, r3, #8
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	f000 80c8 	beq.w	8001b56 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 80019c6:	2300      	movs	r3, #0
 80019c8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019cc:	4ba7      	ldr	r3, [pc, #668]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 80019ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019d2:	f003 0304 	and.w	r3, r3, #4
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d111      	bne.n	80019fe <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019da:	4ba4      	ldr	r3, [pc, #656]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 80019dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019e0:	4aa2      	ldr	r2, [pc, #648]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 80019e2:	f043 0304 	orr.w	r3, r3, #4
 80019e6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80019ea:	4ba0      	ldr	r3, [pc, #640]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 80019ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019f0:	f003 0304 	and.w	r3, r3, #4
 80019f4:	617b      	str	r3, [r7, #20]
 80019f6:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 80019f8:	2301      	movs	r3, #1
 80019fa:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80019fe:	4b9c      	ldr	r3, [pc, #624]	@ (8001c70 <HAL_RCC_OscConfig+0x7bc>)
 8001a00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a02:	f003 0301 	and.w	r3, r3, #1
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d119      	bne.n	8001a3e <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8001a0a:	4b99      	ldr	r3, [pc, #612]	@ (8001c70 <HAL_RCC_OscConfig+0x7bc>)
 8001a0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a0e:	4a98      	ldr	r2, [pc, #608]	@ (8001c70 <HAL_RCC_OscConfig+0x7bc>)
 8001a10:	f043 0301 	orr.w	r3, r3, #1
 8001a14:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a16:	f7ff f841 	bl	8000a9c <HAL_GetTick>
 8001a1a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001a1c:	e009      	b.n	8001a32 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a1e:	f7ff f83d 	bl	8000a9c <HAL_GetTick>
 8001a22:	4602      	mov	r2, r0
 8001a24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a26:	1ad3      	subs	r3, r2, r3
 8001a28:	2b02      	cmp	r3, #2
 8001a2a:	d902      	bls.n	8001a32 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8001a2c:	2303      	movs	r3, #3
 8001a2e:	f000 bc16 	b.w	800225e <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001a32:	4b8f      	ldr	r3, [pc, #572]	@ (8001c70 <HAL_RCC_OscConfig+0x7bc>)
 8001a34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a36:	f003 0301 	and.w	r3, r3, #1
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d0ef      	beq.n	8001a1e <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	695b      	ldr	r3, [r3, #20]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d05f      	beq.n	8001b06 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8001a46:	4b89      	ldr	r3, [pc, #548]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 8001a48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001a4c:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	699a      	ldr	r2, [r3, #24]
 8001a52:	6a3b      	ldr	r3, [r7, #32]
 8001a54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d037      	beq.n	8001acc <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8001a5c:	6a3b      	ldr	r3, [r7, #32]
 8001a5e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d006      	beq.n	8001a74 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8001a66:	6a3b      	ldr	r3, [r7, #32]
 8001a68:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d101      	bne.n	8001a74 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8001a70:	2301      	movs	r3, #1
 8001a72:	e3f4      	b.n	800225e <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8001a74:	6a3b      	ldr	r3, [r7, #32]
 8001a76:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d01b      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 8001a7e:	4b7b      	ldr	r3, [pc, #492]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 8001a80:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001a84:	4a79      	ldr	r2, [pc, #484]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 8001a86:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8001a8a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 8001a8e:	f7ff f805 	bl	8000a9c <HAL_GetTick>
 8001a92:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001a94:	e008      	b.n	8001aa8 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a96:	f7ff f801 	bl	8000a9c <HAL_GetTick>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a9e:	1ad3      	subs	r3, r2, r3
 8001aa0:	2b05      	cmp	r3, #5
 8001aa2:	d901      	bls.n	8001aa8 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8001aa4:	2303      	movs	r3, #3
 8001aa6:	e3da      	b.n	800225e <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001aa8:	4b70      	ldr	r3, [pc, #448]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 8001aaa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001aae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d1ef      	bne.n	8001a96 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8001ab6:	4b6d      	ldr	r3, [pc, #436]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 8001ab8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001abc:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	699b      	ldr	r3, [r3, #24]
 8001ac4:	4969      	ldr	r1, [pc, #420]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8001acc:	4b67      	ldr	r3, [pc, #412]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 8001ace:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ad2:	4a66      	ldr	r2, [pc, #408]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 8001ad4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001ad8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8001adc:	f7fe ffde 	bl	8000a9c <HAL_GetTick>
 8001ae0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001ae2:	e008      	b.n	8001af6 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ae4:	f7fe ffda 	bl	8000a9c <HAL_GetTick>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001aec:	1ad3      	subs	r3, r2, r3
 8001aee:	2b05      	cmp	r3, #5
 8001af0:	d901      	bls.n	8001af6 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8001af2:	2303      	movs	r3, #3
 8001af4:	e3b3      	b.n	800225e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001af6:	4b5d      	ldr	r3, [pc, #372]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 8001af8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001afc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d0ef      	beq.n	8001ae4 <HAL_RCC_OscConfig+0x630>
 8001b04:	e01b      	b.n	8001b3e <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8001b06:	4b59      	ldr	r3, [pc, #356]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 8001b08:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b0c:	4a57      	ldr	r2, [pc, #348]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 8001b0e:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8001b12:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8001b16:	f7fe ffc1 	bl	8000a9c <HAL_GetTick>
 8001b1a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001b1c:	e008      	b.n	8001b30 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b1e:	f7fe ffbd 	bl	8000a9c <HAL_GetTick>
 8001b22:	4602      	mov	r2, r0
 8001b24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b26:	1ad3      	subs	r3, r2, r3
 8001b28:	2b05      	cmp	r3, #5
 8001b2a:	d901      	bls.n	8001b30 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8001b2c:	2303      	movs	r3, #3
 8001b2e:	e396      	b.n	800225e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001b30:	4b4e      	ldr	r3, [pc, #312]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 8001b32:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b36:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d1ef      	bne.n	8001b1e <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001b3e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001b42:	2b01      	cmp	r3, #1
 8001b44:	d107      	bne.n	8001b56 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b46:	4b49      	ldr	r3, [pc, #292]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 8001b48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b4c:	4a47      	ldr	r2, [pc, #284]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 8001b4e:	f023 0304 	bic.w	r3, r3, #4
 8001b52:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 0304 	and.w	r3, r3, #4
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	f000 8111 	beq.w	8001d86 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8001b64:	2300      	movs	r3, #0
 8001b66:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b6a:	4b40      	ldr	r3, [pc, #256]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 8001b6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b70:	f003 0304 	and.w	r3, r3, #4
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d111      	bne.n	8001b9c <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b78:	4b3c      	ldr	r3, [pc, #240]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 8001b7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b7e:	4a3b      	ldr	r2, [pc, #236]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 8001b80:	f043 0304 	orr.w	r3, r3, #4
 8001b84:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001b88:	4b38      	ldr	r3, [pc, #224]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 8001b8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b8e:	f003 0304 	and.w	r3, r3, #4
 8001b92:	613b      	str	r3, [r7, #16]
 8001b94:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8001b96:	2301      	movs	r3, #1
 8001b98:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001b9c:	4b34      	ldr	r3, [pc, #208]	@ (8001c70 <HAL_RCC_OscConfig+0x7bc>)
 8001b9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ba0:	f003 0301 	and.w	r3, r3, #1
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d118      	bne.n	8001bda <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8001ba8:	4b31      	ldr	r3, [pc, #196]	@ (8001c70 <HAL_RCC_OscConfig+0x7bc>)
 8001baa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bac:	4a30      	ldr	r2, [pc, #192]	@ (8001c70 <HAL_RCC_OscConfig+0x7bc>)
 8001bae:	f043 0301 	orr.w	r3, r3, #1
 8001bb2:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bb4:	f7fe ff72 	bl	8000a9c <HAL_GetTick>
 8001bb8:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001bba:	e008      	b.n	8001bce <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bbc:	f7fe ff6e 	bl	8000a9c <HAL_GetTick>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	2b02      	cmp	r3, #2
 8001bc8:	d901      	bls.n	8001bce <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8001bca:	2303      	movs	r3, #3
 8001bcc:	e347      	b.n	800225e <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001bce:	4b28      	ldr	r3, [pc, #160]	@ (8001c70 <HAL_RCC_OscConfig+0x7bc>)
 8001bd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bd2:	f003 0301 	and.w	r3, r3, #1
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d0f0      	beq.n	8001bbc <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	f003 0301 	and.w	r3, r3, #1
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d01f      	beq.n	8001c26 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	689b      	ldr	r3, [r3, #8]
 8001bea:	f003 0304 	and.w	r3, r3, #4
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d010      	beq.n	8001c14 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001bf2:	4b1e      	ldr	r3, [pc, #120]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 8001bf4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001bf8:	4a1c      	ldr	r2, [pc, #112]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 8001bfa:	f043 0304 	orr.w	r3, r3, #4
 8001bfe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001c02:	4b1a      	ldr	r3, [pc, #104]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 8001c04:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c08:	4a18      	ldr	r2, [pc, #96]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 8001c0a:	f043 0301 	orr.w	r3, r3, #1
 8001c0e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c12:	e018      	b.n	8001c46 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001c14:	4b15      	ldr	r3, [pc, #84]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 8001c16:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c1a:	4a14      	ldr	r2, [pc, #80]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 8001c1c:	f043 0301 	orr.w	r3, r3, #1
 8001c20:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c24:	e00f      	b.n	8001c46 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001c26:	4b11      	ldr	r3, [pc, #68]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 8001c28:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c2c:	4a0f      	ldr	r2, [pc, #60]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 8001c2e:	f023 0301 	bic.w	r3, r3, #1
 8001c32:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001c36:	4b0d      	ldr	r3, [pc, #52]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 8001c38:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c3c:	4a0b      	ldr	r2, [pc, #44]	@ (8001c6c <HAL_RCC_OscConfig+0x7b8>)
 8001c3e:	f023 0304 	bic.w	r3, r3, #4
 8001c42:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	689b      	ldr	r3, [r3, #8]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d057      	beq.n	8001cfe <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8001c4e:	f7fe ff25 	bl	8000a9c <HAL_GetTick>
 8001c52:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c54:	e00e      	b.n	8001c74 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c56:	f7fe ff21 	bl	8000a9c <HAL_GetTick>
 8001c5a:	4602      	mov	r2, r0
 8001c5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c5e:	1ad3      	subs	r3, r2, r3
 8001c60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d905      	bls.n	8001c74 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8001c68:	2303      	movs	r3, #3
 8001c6a:	e2f8      	b.n	800225e <HAL_RCC_OscConfig+0xdaa>
 8001c6c:	46020c00 	.word	0x46020c00
 8001c70:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c74:	4b9c      	ldr	r3, [pc, #624]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001c76:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c7a:	f003 0302 	and.w	r3, r3, #2
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d0e9      	beq.n	8001c56 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	689b      	ldr	r3, [r3, #8]
 8001c86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d01b      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001c8e:	4b96      	ldr	r3, [pc, #600]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001c90:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c94:	4a94      	ldr	r2, [pc, #592]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001c96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c9a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001c9e:	e00a      	b.n	8001cb6 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ca0:	f7fe fefc 	bl	8000a9c <HAL_GetTick>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d901      	bls.n	8001cb6 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8001cb2:	2303      	movs	r3, #3
 8001cb4:	e2d3      	b.n	800225e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001cb6:	4b8c      	ldr	r3, [pc, #560]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001cb8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001cbc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d0ed      	beq.n	8001ca0 <HAL_RCC_OscConfig+0x7ec>
 8001cc4:	e053      	b.n	8001d6e <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001cc6:	4b88      	ldr	r3, [pc, #544]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001cc8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ccc:	4a86      	ldr	r2, [pc, #536]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001cce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001cd2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001cd6:	e00a      	b.n	8001cee <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cd8:	f7fe fee0 	bl	8000a9c <HAL_GetTick>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d901      	bls.n	8001cee <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 8001cea:	2303      	movs	r3, #3
 8001cec:	e2b7      	b.n	800225e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001cee:	4b7e      	ldr	r3, [pc, #504]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001cf0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001cf4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d1ed      	bne.n	8001cd8 <HAL_RCC_OscConfig+0x824>
 8001cfc:	e037      	b.n	8001d6e <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8001cfe:	f7fe fecd 	bl	8000a9c <HAL_GetTick>
 8001d02:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d04:	e00a      	b.n	8001d1c <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d06:	f7fe fec9 	bl	8000a9c <HAL_GetTick>
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d0e:	1ad3      	subs	r3, r2, r3
 8001d10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d901      	bls.n	8001d1c <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8001d18:	2303      	movs	r3, #3
 8001d1a:	e2a0      	b.n	800225e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d1c:	4b72      	ldr	r3, [pc, #456]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001d1e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d22:	f003 0302 	and.w	r3, r3, #2
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d1ed      	bne.n	8001d06 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8001d2a:	4b6f      	ldr	r3, [pc, #444]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001d2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d01a      	beq.n	8001d6e <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001d38:	4b6b      	ldr	r3, [pc, #428]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001d3a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d3e:	4a6a      	ldr	r2, [pc, #424]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001d40:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001d44:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001d48:	e00a      	b.n	8001d60 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d4a:	f7fe fea7 	bl	8000a9c <HAL_GetTick>
 8001d4e:	4602      	mov	r2, r0
 8001d50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d52:	1ad3      	subs	r3, r2, r3
 8001d54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d901      	bls.n	8001d60 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8001d5c:	2303      	movs	r3, #3
 8001d5e:	e27e      	b.n	800225e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001d60:	4b61      	ldr	r3, [pc, #388]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001d62:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d66:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d1ed      	bne.n	8001d4a <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001d6e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d107      	bne.n	8001d86 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d76:	4b5c      	ldr	r3, [pc, #368]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001d78:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d7c:	4a5a      	ldr	r2, [pc, #360]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001d7e:	f023 0304 	bic.w	r3, r3, #4
 8001d82:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f003 0320 	and.w	r3, r3, #32
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d036      	beq.n	8001e00 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d019      	beq.n	8001dce <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 8001d9a:	4b53      	ldr	r3, [pc, #332]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a52      	ldr	r2, [pc, #328]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001da0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001da4:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001da6:	f7fe fe79 	bl	8000a9c <HAL_GetTick>
 8001daa:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001dac:	e008      	b.n	8001dc0 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001dae:	f7fe fe75 	bl	8000a9c <HAL_GetTick>
 8001db2:	4602      	mov	r2, r0
 8001db4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001db6:	1ad3      	subs	r3, r2, r3
 8001db8:	2b02      	cmp	r3, #2
 8001dba:	d901      	bls.n	8001dc0 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8001dbc:	2303      	movs	r3, #3
 8001dbe:	e24e      	b.n	800225e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001dc0:	4b49      	ldr	r3, [pc, #292]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d0f0      	beq.n	8001dae <HAL_RCC_OscConfig+0x8fa>
 8001dcc:	e018      	b.n	8001e00 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8001dce:	4b46      	ldr	r3, [pc, #280]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4a45      	ldr	r2, [pc, #276]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001dd4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001dd8:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001dda:	f7fe fe5f 	bl	8000a9c <HAL_GetTick>
 8001dde:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001de0:	e008      	b.n	8001df4 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001de2:	f7fe fe5b 	bl	8000a9c <HAL_GetTick>
 8001de6:	4602      	mov	r2, r0
 8001de8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001dea:	1ad3      	subs	r3, r2, r3
 8001dec:	2b02      	cmp	r3, #2
 8001dee:	d901      	bls.n	8001df4 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8001df0:	2303      	movs	r3, #3
 8001df2:	e234      	b.n	800225e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001df4:	4b3c      	ldr	r3, [pc, #240]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d1f0      	bne.n	8001de2 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d036      	beq.n	8001e7a <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d019      	beq.n	8001e48 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8001e14:	4b34      	ldr	r3, [pc, #208]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a33      	ldr	r2, [pc, #204]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001e1a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e1e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001e20:	f7fe fe3c 	bl	8000a9c <HAL_GetTick>
 8001e24:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8001e26:	e008      	b.n	8001e3a <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8001e28:	f7fe fe38 	bl	8000a9c <HAL_GetTick>
 8001e2c:	4602      	mov	r2, r0
 8001e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e30:	1ad3      	subs	r3, r2, r3
 8001e32:	2b02      	cmp	r3, #2
 8001e34:	d901      	bls.n	8001e3a <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 8001e36:	2303      	movs	r3, #3
 8001e38:	e211      	b.n	800225e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8001e3a:	4b2b      	ldr	r3, [pc, #172]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d0f0      	beq.n	8001e28 <HAL_RCC_OscConfig+0x974>
 8001e46:	e018      	b.n	8001e7a <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8001e48:	4b27      	ldr	r3, [pc, #156]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a26      	ldr	r2, [pc, #152]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001e4e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001e52:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001e54:	f7fe fe22 	bl	8000a9c <HAL_GetTick>
 8001e58:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8001e5a:	e008      	b.n	8001e6e <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8001e5c:	f7fe fe1e 	bl	8000a9c <HAL_GetTick>
 8001e60:	4602      	mov	r2, r0
 8001e62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e64:	1ad3      	subs	r3, r2, r3
 8001e66:	2b02      	cmp	r3, #2
 8001e68:	d901      	bls.n	8001e6e <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8001e6a:	2303      	movs	r3, #3
 8001e6c:	e1f7      	b.n	800225e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8001e6e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d1f0      	bne.n	8001e5c <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d07f      	beq.n	8001f86 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d062      	beq.n	8001f54 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8001e8e:	4b16      	ldr	r3, [pc, #88]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001e90:	689b      	ldr	r3, [r3, #8]
 8001e92:	4a15      	ldr	r2, [pc, #84]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001e94:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001e98:	6093      	str	r3, [r2, #8]
 8001e9a:	4b13      	ldr	r3, [pc, #76]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001e9c:	689b      	ldr	r3, [r3, #8]
 8001e9e:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ea6:	4910      	ldr	r1, [pc, #64]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eb0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001eb4:	d309      	bcc.n	8001eca <HAL_RCC_OscConfig+0xa16>
 8001eb6:	4b0c      	ldr	r3, [pc, #48]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001eb8:	68db      	ldr	r3, [r3, #12]
 8001eba:	f023 021f 	bic.w	r2, r3, #31
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6a1b      	ldr	r3, [r3, #32]
 8001ec2:	4909      	ldr	r1, [pc, #36]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	60cb      	str	r3, [r1, #12]
 8001ec8:	e02a      	b.n	8001f20 <HAL_RCC_OscConfig+0xa6c>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	da0c      	bge.n	8001eec <HAL_RCC_OscConfig+0xa38>
 8001ed2:	4b05      	ldr	r3, [pc, #20]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001ed4:	68db      	ldr	r3, [r3, #12]
 8001ed6:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6a1b      	ldr	r3, [r3, #32]
 8001ede:	015b      	lsls	r3, r3, #5
 8001ee0:	4901      	ldr	r1, [pc, #4]	@ (8001ee8 <HAL_RCC_OscConfig+0xa34>)
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	60cb      	str	r3, [r1, #12]
 8001ee6:	e01b      	b.n	8001f20 <HAL_RCC_OscConfig+0xa6c>
 8001ee8:	46020c00 	.word	0x46020c00
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ef0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ef4:	d30a      	bcc.n	8001f0c <HAL_RCC_OscConfig+0xa58>
 8001ef6:	4ba1      	ldr	r3, [pc, #644]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 8001ef8:	68db      	ldr	r3, [r3, #12]
 8001efa:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6a1b      	ldr	r3, [r3, #32]
 8001f02:	029b      	lsls	r3, r3, #10
 8001f04:	499d      	ldr	r1, [pc, #628]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 8001f06:	4313      	orrs	r3, r2
 8001f08:	60cb      	str	r3, [r1, #12]
 8001f0a:	e009      	b.n	8001f20 <HAL_RCC_OscConfig+0xa6c>
 8001f0c:	4b9b      	ldr	r3, [pc, #620]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 8001f0e:	68db      	ldr	r3, [r3, #12]
 8001f10:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6a1b      	ldr	r3, [r3, #32]
 8001f18:	03db      	lsls	r3, r3, #15
 8001f1a:	4998      	ldr	r1, [pc, #608]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8001f20:	4b96      	ldr	r3, [pc, #600]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a95      	ldr	r2, [pc, #596]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 8001f26:	f043 0310 	orr.w	r3, r3, #16
 8001f2a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001f2c:	f7fe fdb6 	bl	8000a9c <HAL_GetTick>
 8001f30:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8001f32:	e008      	b.n	8001f46 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8001f34:	f7fe fdb2 	bl	8000a9c <HAL_GetTick>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f3c:	1ad3      	subs	r3, r2, r3
 8001f3e:	2b02      	cmp	r3, #2
 8001f40:	d901      	bls.n	8001f46 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8001f42:	2303      	movs	r3, #3
 8001f44:	e18b      	b.n	800225e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8001f46:	4b8d      	ldr	r3, [pc, #564]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f003 0320 	and.w	r3, r3, #32
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d0f0      	beq.n	8001f34 <HAL_RCC_OscConfig+0xa80>
 8001f52:	e018      	b.n	8001f86 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8001f54:	4b89      	ldr	r3, [pc, #548]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a88      	ldr	r2, [pc, #544]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 8001f5a:	f023 0310 	bic.w	r3, r3, #16
 8001f5e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001f60:	f7fe fd9c 	bl	8000a9c <HAL_GetTick>
 8001f64:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8001f66:	e008      	b.n	8001f7a <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8001f68:	f7fe fd98 	bl	8000a9c <HAL_GetTick>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	2b02      	cmp	r3, #2
 8001f74:	d901      	bls.n	8001f7a <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8001f76:	2303      	movs	r3, #3
 8001f78:	e171      	b.n	800225e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8001f7a:	4b80      	ldr	r3, [pc, #512]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f003 0320 	and.w	r3, r3, #32
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d1f0      	bne.n	8001f68 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	f000 8166 	beq.w	800225c <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8001f90:	2300      	movs	r3, #0
 8001f92:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f96:	4b79      	ldr	r3, [pc, #484]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 8001f98:	69db      	ldr	r3, [r3, #28]
 8001f9a:	f003 030c 	and.w	r3, r3, #12
 8001f9e:	2b0c      	cmp	r3, #12
 8001fa0:	f000 80f2 	beq.w	8002188 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fa8:	2b02      	cmp	r3, #2
 8001faa:	f040 80c5 	bne.w	8002138 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8001fae:	4b73      	ldr	r3, [pc, #460]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a72      	ldr	r2, [pc, #456]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 8001fb4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001fb8:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001fba:	f7fe fd6f 	bl	8000a9c <HAL_GetTick>
 8001fbe:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001fc0:	e008      	b.n	8001fd4 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fc2:	f7fe fd6b 	bl	8000a9c <HAL_GetTick>
 8001fc6:	4602      	mov	r2, r0
 8001fc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fca:	1ad3      	subs	r3, r2, r3
 8001fcc:	2b02      	cmp	r3, #2
 8001fce:	d901      	bls.n	8001fd4 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8001fd0:	2303      	movs	r3, #3
 8001fd2:	e144      	b.n	800225e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001fd4:	4b69      	ldr	r3, [pc, #420]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d1f0      	bne.n	8001fc2 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fe0:	4b66      	ldr	r3, [pc, #408]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 8001fe2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001fe6:	f003 0304 	and.w	r3, r3, #4
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d111      	bne.n	8002012 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8001fee:	4b63      	ldr	r3, [pc, #396]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 8001ff0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ff4:	4a61      	ldr	r2, [pc, #388]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 8001ff6:	f043 0304 	orr.w	r3, r3, #4
 8001ffa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001ffe:	4b5f      	ldr	r3, [pc, #380]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 8002000:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002004:	f003 0304 	and.w	r3, r3, #4
 8002008:	60fb      	str	r3, [r7, #12]
 800200a:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 800200c:	2301      	movs	r3, #1
 800200e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8002012:	4b5b      	ldr	r3, [pc, #364]	@ (8002180 <HAL_RCC_OscConfig+0xccc>)
 8002014:	68db      	ldr	r3, [r3, #12]
 8002016:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800201a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800201e:	d102      	bne.n	8002026 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8002020:	2301      	movs	r3, #1
 8002022:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8002026:	4b56      	ldr	r3, [pc, #344]	@ (8002180 <HAL_RCC_OscConfig+0xccc>)
 8002028:	68db      	ldr	r3, [r3, #12]
 800202a:	4a55      	ldr	r2, [pc, #340]	@ (8002180 <HAL_RCC_OscConfig+0xccc>)
 800202c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002030:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8002032:	4b52      	ldr	r3, [pc, #328]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 8002034:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002036:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800203a:	f023 0303 	bic.w	r3, r3, #3
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002042:	687a      	ldr	r2, [r7, #4]
 8002044:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002046:	3a01      	subs	r2, #1
 8002048:	0212      	lsls	r2, r2, #8
 800204a:	4311      	orrs	r1, r2
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002050:	430a      	orrs	r2, r1
 8002052:	494a      	ldr	r1, [pc, #296]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 8002054:	4313      	orrs	r3, r2
 8002056:	628b      	str	r3, [r1, #40]	@ 0x28
 8002058:	4b48      	ldr	r3, [pc, #288]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 800205a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800205c:	4b49      	ldr	r3, [pc, #292]	@ (8002184 <HAL_RCC_OscConfig+0xcd0>)
 800205e:	4013      	ands	r3, r2
 8002060:	687a      	ldr	r2, [r7, #4]
 8002062:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002064:	3a01      	subs	r2, #1
 8002066:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800206a:	687a      	ldr	r2, [r7, #4]
 800206c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800206e:	3a01      	subs	r2, #1
 8002070:	0252      	lsls	r2, r2, #9
 8002072:	b292      	uxth	r2, r2
 8002074:	4311      	orrs	r1, r2
 8002076:	687a      	ldr	r2, [r7, #4]
 8002078:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800207a:	3a01      	subs	r2, #1
 800207c:	0412      	lsls	r2, r2, #16
 800207e:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8002082:	4311      	orrs	r1, r2
 8002084:	687a      	ldr	r2, [r7, #4]
 8002086:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8002088:	3a01      	subs	r2, #1
 800208a:	0612      	lsls	r2, r2, #24
 800208c:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8002090:	430a      	orrs	r2, r1
 8002092:	493a      	ldr	r1, [pc, #232]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 8002094:	4313      	orrs	r3, r2
 8002096:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8002098:	4b38      	ldr	r3, [pc, #224]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 800209a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800209c:	4a37      	ldr	r2, [pc, #220]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 800209e:	f023 0310 	bic.w	r3, r3, #16
 80020a2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020a8:	4a34      	ldr	r2, [pc, #208]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 80020aa:	00db      	lsls	r3, r3, #3
 80020ac:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 80020ae:	4b33      	ldr	r3, [pc, #204]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 80020b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020b2:	4a32      	ldr	r2, [pc, #200]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 80020b4:	f043 0310 	orr.w	r3, r3, #16
 80020b8:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 80020ba:	4b30      	ldr	r3, [pc, #192]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 80020bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020be:	f023 020c 	bic.w	r2, r3, #12
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020c6:	492d      	ldr	r1, [pc, #180]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 80020c8:	4313      	orrs	r3, r2
 80020ca:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 80020cc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d105      	bne.n	80020e0 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80020d4:	4b2a      	ldr	r3, [pc, #168]	@ (8002180 <HAL_RCC_OscConfig+0xccc>)
 80020d6:	68db      	ldr	r3, [r3, #12]
 80020d8:	4a29      	ldr	r2, [pc, #164]	@ (8002180 <HAL_RCC_OscConfig+0xccc>)
 80020da:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80020de:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 80020e0:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d107      	bne.n	80020f8 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 80020e8:	4b24      	ldr	r3, [pc, #144]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 80020ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80020ee:	4a23      	ldr	r2, [pc, #140]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 80020f0:	f023 0304 	bic.w	r3, r3, #4
 80020f4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 80020f8:	4b20      	ldr	r3, [pc, #128]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a1f      	ldr	r2, [pc, #124]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 80020fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002102:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8002104:	f7fe fcca 	bl	8000a9c <HAL_GetTick>
 8002108:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800210a:	e008      	b.n	800211e <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800210c:	f7fe fcc6 	bl	8000a9c <HAL_GetTick>
 8002110:	4602      	mov	r2, r0
 8002112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002114:	1ad3      	subs	r3, r2, r3
 8002116:	2b02      	cmp	r3, #2
 8002118:	d901      	bls.n	800211e <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 800211a:	2303      	movs	r3, #3
 800211c:	e09f      	b.n	800225e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800211e:	4b17      	ldr	r3, [pc, #92]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002126:	2b00      	cmp	r3, #0
 8002128:	d0f0      	beq.n	800210c <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800212a:	4b14      	ldr	r3, [pc, #80]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 800212c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800212e:	4a13      	ldr	r2, [pc, #76]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 8002130:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002134:	6293      	str	r3, [r2, #40]	@ 0x28
 8002136:	e091      	b.n	800225c <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8002138:	4b10      	ldr	r3, [pc, #64]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a0f      	ldr	r2, [pc, #60]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 800213e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002142:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8002144:	f7fe fcaa 	bl	8000a9c <HAL_GetTick>
 8002148:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800214a:	e008      	b.n	800215e <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800214c:	f7fe fca6 	bl	8000a9c <HAL_GetTick>
 8002150:	4602      	mov	r2, r0
 8002152:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002154:	1ad3      	subs	r3, r2, r3
 8002156:	2b02      	cmp	r3, #2
 8002158:	d901      	bls.n	800215e <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 800215a:	2303      	movs	r3, #3
 800215c:	e07f      	b.n	800225e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800215e:	4b07      	ldr	r3, [pc, #28]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002166:	2b00      	cmp	r3, #0
 8002168:	d1f0      	bne.n	800214c <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 800216a:	4b04      	ldr	r3, [pc, #16]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 800216c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800216e:	4a03      	ldr	r2, [pc, #12]	@ (800217c <HAL_RCC_OscConfig+0xcc8>)
 8002170:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8002174:	f023 0303 	bic.w	r3, r3, #3
 8002178:	6293      	str	r3, [r2, #40]	@ 0x28
 800217a:	e06f      	b.n	800225c <HAL_RCC_OscConfig+0xda8>
 800217c:	46020c00 	.word	0x46020c00
 8002180:	46020800 	.word	0x46020800
 8002184:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8002188:	4b37      	ldr	r3, [pc, #220]	@ (8002268 <HAL_RCC_OscConfig+0xdb4>)
 800218a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800218c:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800218e:	4b36      	ldr	r3, [pc, #216]	@ (8002268 <HAL_RCC_OscConfig+0xdb4>)
 8002190:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002192:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002198:	2b01      	cmp	r3, #1
 800219a:	d039      	beq.n	8002210 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 800219c:	69fb      	ldr	r3, [r7, #28]
 800219e:	f003 0203 	and.w	r2, r3, #3
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80021a6:	429a      	cmp	r2, r3
 80021a8:	d132      	bne.n	8002210 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	0a1b      	lsrs	r3, r3, #8
 80021ae:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b6:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 80021b8:	429a      	cmp	r2, r3
 80021ba:	d129      	bne.n	8002210 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80021bc:	69fb      	ldr	r3, [r7, #28]
 80021be:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 80021c6:	429a      	cmp	r2, r3
 80021c8:	d122      	bne.n	8002210 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80021ca:	69bb      	ldr	r3, [r7, #24]
 80021cc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021d4:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80021d6:	429a      	cmp	r2, r3
 80021d8:	d11a      	bne.n	8002210 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 80021da:	69bb      	ldr	r3, [r7, #24]
 80021dc:	0a5b      	lsrs	r3, r3, #9
 80021de:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021e6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80021e8:	429a      	cmp	r2, r3
 80021ea:	d111      	bne.n	8002210 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 80021ec:	69bb      	ldr	r3, [r7, #24]
 80021ee:	0c1b      	lsrs	r3, r3, #16
 80021f0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80021f8:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80021fa:	429a      	cmp	r2, r3
 80021fc:	d108      	bne.n	8002210 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 80021fe:	69bb      	ldr	r3, [r7, #24]
 8002200:	0e1b      	lsrs	r3, r3, #24
 8002202:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800220a:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800220c:	429a      	cmp	r2, r3
 800220e:	d001      	beq.n	8002214 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8002210:	2301      	movs	r3, #1
 8002212:	e024      	b.n	800225e <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002214:	4b14      	ldr	r3, [pc, #80]	@ (8002268 <HAL_RCC_OscConfig+0xdb4>)
 8002216:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002218:	08db      	lsrs	r3, r3, #3
 800221a:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002222:	429a      	cmp	r2, r3
 8002224:	d01a      	beq.n	800225c <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8002226:	4b10      	ldr	r3, [pc, #64]	@ (8002268 <HAL_RCC_OscConfig+0xdb4>)
 8002228:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800222a:	4a0f      	ldr	r2, [pc, #60]	@ (8002268 <HAL_RCC_OscConfig+0xdb4>)
 800222c:	f023 0310 	bic.w	r3, r3, #16
 8002230:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002232:	f7fe fc33 	bl	8000a9c <HAL_GetTick>
 8002236:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8002238:	bf00      	nop
 800223a:	f7fe fc2f 	bl	8000a9c <HAL_GetTick>
 800223e:	4602      	mov	r2, r0
 8002240:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002242:	4293      	cmp	r3, r2
 8002244:	d0f9      	beq.n	800223a <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800224a:	4a07      	ldr	r2, [pc, #28]	@ (8002268 <HAL_RCC_OscConfig+0xdb4>)
 800224c:	00db      	lsls	r3, r3, #3
 800224e:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8002250:	4b05      	ldr	r3, [pc, #20]	@ (8002268 <HAL_RCC_OscConfig+0xdb4>)
 8002252:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002254:	4a04      	ldr	r2, [pc, #16]	@ (8002268 <HAL_RCC_OscConfig+0xdb4>)
 8002256:	f043 0310 	orr.w	r3, r3, #16
 800225a:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 800225c:	2300      	movs	r3, #0
}
 800225e:	4618      	mov	r0, r3
 8002260:	3738      	adds	r7, #56	@ 0x38
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	46020c00 	.word	0x46020c00

0800226c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b086      	sub	sp, #24
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
 8002274:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d101      	bne.n	8002280 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800227c:	2301      	movs	r3, #1
 800227e:	e1d9      	b.n	8002634 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002280:	4b9b      	ldr	r3, [pc, #620]	@ (80024f0 <HAL_RCC_ClockConfig+0x284>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f003 030f 	and.w	r3, r3, #15
 8002288:	683a      	ldr	r2, [r7, #0]
 800228a:	429a      	cmp	r2, r3
 800228c:	d910      	bls.n	80022b0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800228e:	4b98      	ldr	r3, [pc, #608]	@ (80024f0 <HAL_RCC_ClockConfig+0x284>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f023 020f 	bic.w	r2, r3, #15
 8002296:	4996      	ldr	r1, [pc, #600]	@ (80024f0 <HAL_RCC_ClockConfig+0x284>)
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	4313      	orrs	r3, r2
 800229c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800229e:	4b94      	ldr	r3, [pc, #592]	@ (80024f0 <HAL_RCC_ClockConfig+0x284>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 030f 	and.w	r3, r3, #15
 80022a6:	683a      	ldr	r2, [r7, #0]
 80022a8:	429a      	cmp	r2, r3
 80022aa:	d001      	beq.n	80022b0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80022ac:	2301      	movs	r3, #1
 80022ae:	e1c1      	b.n	8002634 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0310 	and.w	r3, r3, #16
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d010      	beq.n	80022de <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	695a      	ldr	r2, [r3, #20]
 80022c0:	4b8c      	ldr	r3, [pc, #560]	@ (80024f4 <HAL_RCC_ClockConfig+0x288>)
 80022c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022c4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d908      	bls.n	80022de <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 80022cc:	4b89      	ldr	r3, [pc, #548]	@ (80024f4 <HAL_RCC_ClockConfig+0x288>)
 80022ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022d0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	695b      	ldr	r3, [r3, #20]
 80022d8:	4986      	ldr	r1, [pc, #536]	@ (80024f4 <HAL_RCC_ClockConfig+0x288>)
 80022da:	4313      	orrs	r3, r2
 80022dc:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f003 0308 	and.w	r3, r3, #8
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d012      	beq.n	8002310 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	691a      	ldr	r2, [r3, #16]
 80022ee:	4b81      	ldr	r3, [pc, #516]	@ (80024f4 <HAL_RCC_ClockConfig+0x288>)
 80022f0:	6a1b      	ldr	r3, [r3, #32]
 80022f2:	091b      	lsrs	r3, r3, #4
 80022f4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80022f8:	429a      	cmp	r2, r3
 80022fa:	d909      	bls.n	8002310 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 80022fc:	4b7d      	ldr	r3, [pc, #500]	@ (80024f4 <HAL_RCC_ClockConfig+0x288>)
 80022fe:	6a1b      	ldr	r3, [r3, #32]
 8002300:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	691b      	ldr	r3, [r3, #16]
 8002308:	011b      	lsls	r3, r3, #4
 800230a:	497a      	ldr	r1, [pc, #488]	@ (80024f4 <HAL_RCC_ClockConfig+0x288>)
 800230c:	4313      	orrs	r3, r2
 800230e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f003 0304 	and.w	r3, r3, #4
 8002318:	2b00      	cmp	r3, #0
 800231a:	d010      	beq.n	800233e <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	68da      	ldr	r2, [r3, #12]
 8002320:	4b74      	ldr	r3, [pc, #464]	@ (80024f4 <HAL_RCC_ClockConfig+0x288>)
 8002322:	6a1b      	ldr	r3, [r3, #32]
 8002324:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002328:	429a      	cmp	r2, r3
 800232a:	d908      	bls.n	800233e <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 800232c:	4b71      	ldr	r3, [pc, #452]	@ (80024f4 <HAL_RCC_ClockConfig+0x288>)
 800232e:	6a1b      	ldr	r3, [r3, #32]
 8002330:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	68db      	ldr	r3, [r3, #12]
 8002338:	496e      	ldr	r1, [pc, #440]	@ (80024f4 <HAL_RCC_ClockConfig+0x288>)
 800233a:	4313      	orrs	r3, r2
 800233c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f003 0302 	and.w	r3, r3, #2
 8002346:	2b00      	cmp	r3, #0
 8002348:	d010      	beq.n	800236c <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	689a      	ldr	r2, [r3, #8]
 800234e:	4b69      	ldr	r3, [pc, #420]	@ (80024f4 <HAL_RCC_ClockConfig+0x288>)
 8002350:	6a1b      	ldr	r3, [r3, #32]
 8002352:	f003 030f 	and.w	r3, r3, #15
 8002356:	429a      	cmp	r2, r3
 8002358:	d908      	bls.n	800236c <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 800235a:	4b66      	ldr	r3, [pc, #408]	@ (80024f4 <HAL_RCC_ClockConfig+0x288>)
 800235c:	6a1b      	ldr	r3, [r3, #32]
 800235e:	f023 020f 	bic.w	r2, r3, #15
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	4963      	ldr	r1, [pc, #396]	@ (80024f4 <HAL_RCC_ClockConfig+0x288>)
 8002368:	4313      	orrs	r3, r2
 800236a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f003 0301 	and.w	r3, r3, #1
 8002374:	2b00      	cmp	r3, #0
 8002376:	f000 80d2 	beq.w	800251e <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 800237a:	2300      	movs	r3, #0
 800237c:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	2b03      	cmp	r3, #3
 8002384:	d143      	bne.n	800240e <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002386:	4b5b      	ldr	r3, [pc, #364]	@ (80024f4 <HAL_RCC_ClockConfig+0x288>)
 8002388:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800238c:	f003 0304 	and.w	r3, r3, #4
 8002390:	2b00      	cmp	r3, #0
 8002392:	d110      	bne.n	80023b6 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002394:	4b57      	ldr	r3, [pc, #348]	@ (80024f4 <HAL_RCC_ClockConfig+0x288>)
 8002396:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800239a:	4a56      	ldr	r2, [pc, #344]	@ (80024f4 <HAL_RCC_ClockConfig+0x288>)
 800239c:	f043 0304 	orr.w	r3, r3, #4
 80023a0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80023a4:	4b53      	ldr	r3, [pc, #332]	@ (80024f4 <HAL_RCC_ClockConfig+0x288>)
 80023a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023aa:	f003 0304 	and.w	r3, r3, #4
 80023ae:	60bb      	str	r3, [r7, #8]
 80023b0:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 80023b2:	2301      	movs	r3, #1
 80023b4:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 80023b6:	f7fe fb71 	bl	8000a9c <HAL_GetTick>
 80023ba:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 80023bc:	4b4e      	ldr	r3, [pc, #312]	@ (80024f8 <HAL_RCC_ClockConfig+0x28c>)
 80023be:	68db      	ldr	r3, [r3, #12]
 80023c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d00f      	beq.n	80023e8 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80023c8:	e008      	b.n	80023dc <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 80023ca:	f7fe fb67 	bl	8000a9c <HAL_GetTick>
 80023ce:	4602      	mov	r2, r0
 80023d0:	693b      	ldr	r3, [r7, #16]
 80023d2:	1ad3      	subs	r3, r2, r3
 80023d4:	2b02      	cmp	r3, #2
 80023d6:	d901      	bls.n	80023dc <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 80023d8:	2303      	movs	r3, #3
 80023da:	e12b      	b.n	8002634 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80023dc:	4b46      	ldr	r3, [pc, #280]	@ (80024f8 <HAL_RCC_ClockConfig+0x28c>)
 80023de:	68db      	ldr	r3, [r3, #12]
 80023e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d0f0      	beq.n	80023ca <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80023e8:	7dfb      	ldrb	r3, [r7, #23]
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d107      	bne.n	80023fe <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80023ee:	4b41      	ldr	r3, [pc, #260]	@ (80024f4 <HAL_RCC_ClockConfig+0x288>)
 80023f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023f4:	4a3f      	ldr	r2, [pc, #252]	@ (80024f4 <HAL_RCC_ClockConfig+0x288>)
 80023f6:	f023 0304 	bic.w	r3, r3, #4
 80023fa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80023fe:	4b3d      	ldr	r3, [pc, #244]	@ (80024f4 <HAL_RCC_ClockConfig+0x288>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002406:	2b00      	cmp	r3, #0
 8002408:	d121      	bne.n	800244e <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 800240a:	2301      	movs	r3, #1
 800240c:	e112      	b.n	8002634 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	2b02      	cmp	r3, #2
 8002414:	d107      	bne.n	8002426 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002416:	4b37      	ldr	r3, [pc, #220]	@ (80024f4 <HAL_RCC_ClockConfig+0x288>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800241e:	2b00      	cmp	r3, #0
 8002420:	d115      	bne.n	800244e <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	e106      	b.n	8002634 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d107      	bne.n	800243e <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800242e:	4b31      	ldr	r3, [pc, #196]	@ (80024f4 <HAL_RCC_ClockConfig+0x288>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f003 0304 	and.w	r3, r3, #4
 8002436:	2b00      	cmp	r3, #0
 8002438:	d109      	bne.n	800244e <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	e0fa      	b.n	8002634 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800243e:	4b2d      	ldr	r3, [pc, #180]	@ (80024f4 <HAL_RCC_ClockConfig+0x288>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002446:	2b00      	cmp	r3, #0
 8002448:	d101      	bne.n	800244e <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	e0f2      	b.n	8002634 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 800244e:	4b29      	ldr	r3, [pc, #164]	@ (80024f4 <HAL_RCC_ClockConfig+0x288>)
 8002450:	69db      	ldr	r3, [r3, #28]
 8002452:	f023 0203 	bic.w	r2, r3, #3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	4926      	ldr	r1, [pc, #152]	@ (80024f4 <HAL_RCC_ClockConfig+0x288>)
 800245c:	4313      	orrs	r3, r2
 800245e:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8002460:	f7fe fb1c 	bl	8000a9c <HAL_GetTick>
 8002464:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	2b03      	cmp	r3, #3
 800246c:	d112      	bne.n	8002494 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800246e:	e00a      	b.n	8002486 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002470:	f7fe fb14 	bl	8000a9c <HAL_GetTick>
 8002474:	4602      	mov	r2, r0
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800247e:	4293      	cmp	r3, r2
 8002480:	d901      	bls.n	8002486 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8002482:	2303      	movs	r3, #3
 8002484:	e0d6      	b.n	8002634 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002486:	4b1b      	ldr	r3, [pc, #108]	@ (80024f4 <HAL_RCC_ClockConfig+0x288>)
 8002488:	69db      	ldr	r3, [r3, #28]
 800248a:	f003 030c 	and.w	r3, r3, #12
 800248e:	2b0c      	cmp	r3, #12
 8002490:	d1ee      	bne.n	8002470 <HAL_RCC_ClockConfig+0x204>
 8002492:	e044      	b.n	800251e <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	2b02      	cmp	r3, #2
 800249a:	d112      	bne.n	80024c2 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800249c:	e00a      	b.n	80024b4 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800249e:	f7fe fafd 	bl	8000a9c <HAL_GetTick>
 80024a2:	4602      	mov	r2, r0
 80024a4:	693b      	ldr	r3, [r7, #16]
 80024a6:	1ad3      	subs	r3, r2, r3
 80024a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d901      	bls.n	80024b4 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 80024b0:	2303      	movs	r3, #3
 80024b2:	e0bf      	b.n	8002634 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80024b4:	4b0f      	ldr	r3, [pc, #60]	@ (80024f4 <HAL_RCC_ClockConfig+0x288>)
 80024b6:	69db      	ldr	r3, [r3, #28]
 80024b8:	f003 030c 	and.w	r3, r3, #12
 80024bc:	2b08      	cmp	r3, #8
 80024be:	d1ee      	bne.n	800249e <HAL_RCC_ClockConfig+0x232>
 80024c0:	e02d      	b.n	800251e <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d123      	bne.n	8002512 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80024ca:	e00a      	b.n	80024e2 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024cc:	f7fe fae6 	bl	8000a9c <HAL_GetTick>
 80024d0:	4602      	mov	r2, r0
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	1ad3      	subs	r3, r2, r3
 80024d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024da:	4293      	cmp	r3, r2
 80024dc:	d901      	bls.n	80024e2 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 80024de:	2303      	movs	r3, #3
 80024e0:	e0a8      	b.n	8002634 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80024e2:	4b04      	ldr	r3, [pc, #16]	@ (80024f4 <HAL_RCC_ClockConfig+0x288>)
 80024e4:	69db      	ldr	r3, [r3, #28]
 80024e6:	f003 030c 	and.w	r3, r3, #12
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d1ee      	bne.n	80024cc <HAL_RCC_ClockConfig+0x260>
 80024ee:	e016      	b.n	800251e <HAL_RCC_ClockConfig+0x2b2>
 80024f0:	40022000 	.word	0x40022000
 80024f4:	46020c00 	.word	0x46020c00
 80024f8:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024fc:	f7fe face 	bl	8000a9c <HAL_GetTick>
 8002500:	4602      	mov	r2, r0
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	f241 3288 	movw	r2, #5000	@ 0x1388
 800250a:	4293      	cmp	r3, r2
 800250c:	d901      	bls.n	8002512 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 800250e:	2303      	movs	r3, #3
 8002510:	e090      	b.n	8002634 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002512:	4b4a      	ldr	r3, [pc, #296]	@ (800263c <HAL_RCC_ClockConfig+0x3d0>)
 8002514:	69db      	ldr	r3, [r3, #28]
 8002516:	f003 030c 	and.w	r3, r3, #12
 800251a:	2b04      	cmp	r3, #4
 800251c:	d1ee      	bne.n	80024fc <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 0302 	and.w	r3, r3, #2
 8002526:	2b00      	cmp	r3, #0
 8002528:	d010      	beq.n	800254c <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	689a      	ldr	r2, [r3, #8]
 800252e:	4b43      	ldr	r3, [pc, #268]	@ (800263c <HAL_RCC_ClockConfig+0x3d0>)
 8002530:	6a1b      	ldr	r3, [r3, #32]
 8002532:	f003 030f 	and.w	r3, r3, #15
 8002536:	429a      	cmp	r2, r3
 8002538:	d208      	bcs.n	800254c <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 800253a:	4b40      	ldr	r3, [pc, #256]	@ (800263c <HAL_RCC_ClockConfig+0x3d0>)
 800253c:	6a1b      	ldr	r3, [r3, #32]
 800253e:	f023 020f 	bic.w	r2, r3, #15
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	493d      	ldr	r1, [pc, #244]	@ (800263c <HAL_RCC_ClockConfig+0x3d0>)
 8002548:	4313      	orrs	r3, r2
 800254a:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800254c:	4b3c      	ldr	r3, [pc, #240]	@ (8002640 <HAL_RCC_ClockConfig+0x3d4>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f003 030f 	and.w	r3, r3, #15
 8002554:	683a      	ldr	r2, [r7, #0]
 8002556:	429a      	cmp	r2, r3
 8002558:	d210      	bcs.n	800257c <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800255a:	4b39      	ldr	r3, [pc, #228]	@ (8002640 <HAL_RCC_ClockConfig+0x3d4>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f023 020f 	bic.w	r2, r3, #15
 8002562:	4937      	ldr	r1, [pc, #220]	@ (8002640 <HAL_RCC_ClockConfig+0x3d4>)
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	4313      	orrs	r3, r2
 8002568:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800256a:	4b35      	ldr	r3, [pc, #212]	@ (8002640 <HAL_RCC_ClockConfig+0x3d4>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 030f 	and.w	r3, r3, #15
 8002572:	683a      	ldr	r2, [r7, #0]
 8002574:	429a      	cmp	r2, r3
 8002576:	d001      	beq.n	800257c <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	e05b      	b.n	8002634 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f003 0304 	and.w	r3, r3, #4
 8002584:	2b00      	cmp	r3, #0
 8002586:	d010      	beq.n	80025aa <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	68da      	ldr	r2, [r3, #12]
 800258c:	4b2b      	ldr	r3, [pc, #172]	@ (800263c <HAL_RCC_ClockConfig+0x3d0>)
 800258e:	6a1b      	ldr	r3, [r3, #32]
 8002590:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002594:	429a      	cmp	r2, r3
 8002596:	d208      	bcs.n	80025aa <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8002598:	4b28      	ldr	r3, [pc, #160]	@ (800263c <HAL_RCC_ClockConfig+0x3d0>)
 800259a:	6a1b      	ldr	r3, [r3, #32]
 800259c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	68db      	ldr	r3, [r3, #12]
 80025a4:	4925      	ldr	r1, [pc, #148]	@ (800263c <HAL_RCC_ClockConfig+0x3d0>)
 80025a6:	4313      	orrs	r3, r2
 80025a8:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f003 0308 	and.w	r3, r3, #8
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d012      	beq.n	80025dc <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	691a      	ldr	r2, [r3, #16]
 80025ba:	4b20      	ldr	r3, [pc, #128]	@ (800263c <HAL_RCC_ClockConfig+0x3d0>)
 80025bc:	6a1b      	ldr	r3, [r3, #32]
 80025be:	091b      	lsrs	r3, r3, #4
 80025c0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80025c4:	429a      	cmp	r2, r3
 80025c6:	d209      	bcs.n	80025dc <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 80025c8:	4b1c      	ldr	r3, [pc, #112]	@ (800263c <HAL_RCC_ClockConfig+0x3d0>)
 80025ca:	6a1b      	ldr	r3, [r3, #32]
 80025cc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	691b      	ldr	r3, [r3, #16]
 80025d4:	011b      	lsls	r3, r3, #4
 80025d6:	4919      	ldr	r1, [pc, #100]	@ (800263c <HAL_RCC_ClockConfig+0x3d0>)
 80025d8:	4313      	orrs	r3, r2
 80025da:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f003 0310 	and.w	r3, r3, #16
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d010      	beq.n	800260a <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	695a      	ldr	r2, [r3, #20]
 80025ec:	4b13      	ldr	r3, [pc, #76]	@ (800263c <HAL_RCC_ClockConfig+0x3d0>)
 80025ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025f0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d208      	bcs.n	800260a <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 80025f8:	4b10      	ldr	r3, [pc, #64]	@ (800263c <HAL_RCC_ClockConfig+0x3d0>)
 80025fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025fc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	695b      	ldr	r3, [r3, #20]
 8002604:	490d      	ldr	r1, [pc, #52]	@ (800263c <HAL_RCC_ClockConfig+0x3d0>)
 8002606:	4313      	orrs	r3, r2
 8002608:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800260a:	f000 f821 	bl	8002650 <HAL_RCC_GetSysClockFreq>
 800260e:	4602      	mov	r2, r0
 8002610:	4b0a      	ldr	r3, [pc, #40]	@ (800263c <HAL_RCC_ClockConfig+0x3d0>)
 8002612:	6a1b      	ldr	r3, [r3, #32]
 8002614:	f003 030f 	and.w	r3, r3, #15
 8002618:	490a      	ldr	r1, [pc, #40]	@ (8002644 <HAL_RCC_ClockConfig+0x3d8>)
 800261a:	5ccb      	ldrb	r3, [r1, r3]
 800261c:	fa22 f303 	lsr.w	r3, r2, r3
 8002620:	4a09      	ldr	r2, [pc, #36]	@ (8002648 <HAL_RCC_ClockConfig+0x3dc>)
 8002622:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002624:	4b09      	ldr	r3, [pc, #36]	@ (800264c <HAL_RCC_ClockConfig+0x3e0>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4618      	mov	r0, r3
 800262a:	f7fe f9ad 	bl	8000988 <HAL_InitTick>
 800262e:	4603      	mov	r3, r0
 8002630:	73fb      	strb	r3, [r7, #15]

  return status;
 8002632:	7bfb      	ldrb	r3, [r7, #15]
}
 8002634:	4618      	mov	r0, r3
 8002636:	3718      	adds	r7, #24
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}
 800263c:	46020c00 	.word	0x46020c00
 8002640:	40022000 	.word	0x40022000
 8002644:	080050a4 	.word	0x080050a4
 8002648:	2000001c 	.word	0x2000001c
 800264c:	20000014 	.word	0x20000014

08002650 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002650:	b480      	push	{r7}
 8002652:	b08b      	sub	sp, #44	@ 0x2c
 8002654:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8002656:	2300      	movs	r3, #0
 8002658:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 800265a:	2300      	movs	r3, #0
 800265c:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800265e:	4b78      	ldr	r3, [pc, #480]	@ (8002840 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002660:	69db      	ldr	r3, [r3, #28]
 8002662:	f003 030c 	and.w	r3, r3, #12
 8002666:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002668:	4b75      	ldr	r3, [pc, #468]	@ (8002840 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800266a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800266c:	f003 0303 	and.w	r3, r3, #3
 8002670:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002672:	69bb      	ldr	r3, [r7, #24]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d005      	beq.n	8002684 <HAL_RCC_GetSysClockFreq+0x34>
 8002678:	69bb      	ldr	r3, [r7, #24]
 800267a:	2b0c      	cmp	r3, #12
 800267c:	d121      	bne.n	80026c2 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800267e:	697b      	ldr	r3, [r7, #20]
 8002680:	2b01      	cmp	r3, #1
 8002682:	d11e      	bne.n	80026c2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8002684:	4b6e      	ldr	r3, [pc, #440]	@ (8002840 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800268c:	2b00      	cmp	r3, #0
 800268e:	d107      	bne.n	80026a0 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8002690:	4b6b      	ldr	r3, [pc, #428]	@ (8002840 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002692:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002696:	0b1b      	lsrs	r3, r3, #12
 8002698:	f003 030f 	and.w	r3, r3, #15
 800269c:	627b      	str	r3, [r7, #36]	@ 0x24
 800269e:	e005      	b.n	80026ac <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 80026a0:	4b67      	ldr	r3, [pc, #412]	@ (8002840 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80026a2:	689b      	ldr	r3, [r3, #8]
 80026a4:	0f1b      	lsrs	r3, r3, #28
 80026a6:	f003 030f 	and.w	r3, r3, #15
 80026aa:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80026ac:	4a65      	ldr	r2, [pc, #404]	@ (8002844 <HAL_RCC_GetSysClockFreq+0x1f4>)
 80026ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026b4:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80026b6:	69bb      	ldr	r3, [r7, #24]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d110      	bne.n	80026de <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80026bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026be:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80026c0:	e00d      	b.n	80026de <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80026c2:	4b5f      	ldr	r3, [pc, #380]	@ (8002840 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80026c4:	69db      	ldr	r3, [r3, #28]
 80026c6:	f003 030c 	and.w	r3, r3, #12
 80026ca:	2b04      	cmp	r3, #4
 80026cc:	d102      	bne.n	80026d4 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80026ce:	4b5e      	ldr	r3, [pc, #376]	@ (8002848 <HAL_RCC_GetSysClockFreq+0x1f8>)
 80026d0:	623b      	str	r3, [r7, #32]
 80026d2:	e004      	b.n	80026de <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80026d4:	69bb      	ldr	r3, [r7, #24]
 80026d6:	2b08      	cmp	r3, #8
 80026d8:	d101      	bne.n	80026de <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80026da:	4b5b      	ldr	r3, [pc, #364]	@ (8002848 <HAL_RCC_GetSysClockFreq+0x1f8>)
 80026dc:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80026de:	69bb      	ldr	r3, [r7, #24]
 80026e0:	2b0c      	cmp	r3, #12
 80026e2:	f040 80a5 	bne.w	8002830 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80026e6:	4b56      	ldr	r3, [pc, #344]	@ (8002840 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80026e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026ea:	f003 0303 	and.w	r3, r3, #3
 80026ee:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 80026f0:	4b53      	ldr	r3, [pc, #332]	@ (8002840 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80026f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026f4:	0a1b      	lsrs	r3, r3, #8
 80026f6:	f003 030f 	and.w	r3, r3, #15
 80026fa:	3301      	adds	r3, #1
 80026fc:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80026fe:	4b50      	ldr	r3, [pc, #320]	@ (8002840 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002700:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002702:	091b      	lsrs	r3, r3, #4
 8002704:	f003 0301 	and.w	r3, r3, #1
 8002708:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800270a:	4b4d      	ldr	r3, [pc, #308]	@ (8002840 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800270c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800270e:	08db      	lsrs	r3, r3, #3
 8002710:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002714:	68ba      	ldr	r2, [r7, #8]
 8002716:	fb02 f303 	mul.w	r3, r2, r3
 800271a:	ee07 3a90 	vmov	s15, r3
 800271e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002722:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	2b02      	cmp	r3, #2
 800272a:	d003      	beq.n	8002734 <HAL_RCC_GetSysClockFreq+0xe4>
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	2b03      	cmp	r3, #3
 8002730:	d022      	beq.n	8002778 <HAL_RCC_GetSysClockFreq+0x128>
 8002732:	e043      	b.n	80027bc <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	ee07 3a90 	vmov	s15, r3
 800273a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800273e:	eddf 6a43 	vldr	s13, [pc, #268]	@ 800284c <HAL_RCC_GetSysClockFreq+0x1fc>
 8002742:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002746:	4b3e      	ldr	r3, [pc, #248]	@ (8002840 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002748:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800274a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800274e:	ee07 3a90 	vmov	s15, r3
 8002752:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002756:	ed97 6a01 	vldr	s12, [r7, #4]
 800275a:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8002850 <HAL_RCC_GetSysClockFreq+0x200>
 800275e:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002762:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002766:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800276a:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800276e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002772:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002776:	e046      	b.n	8002806 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	ee07 3a90 	vmov	s15, r3
 800277e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002782:	eddf 6a32 	vldr	s13, [pc, #200]	@ 800284c <HAL_RCC_GetSysClockFreq+0x1fc>
 8002786:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800278a:	4b2d      	ldr	r3, [pc, #180]	@ (8002840 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800278c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800278e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002792:	ee07 3a90 	vmov	s15, r3
 8002796:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800279a:	ed97 6a01 	vldr	s12, [r7, #4]
 800279e:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8002850 <HAL_RCC_GetSysClockFreq+0x200>
 80027a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80027a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80027aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80027ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80027b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80027ba:	e024      	b.n	8002806 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80027bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027be:	ee07 3a90 	vmov	s15, r3
 80027c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	ee07 3a90 	vmov	s15, r3
 80027cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027d0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80027d4:	4b1a      	ldr	r3, [pc, #104]	@ (8002840 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80027d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027dc:	ee07 3a90 	vmov	s15, r3
 80027e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80027e4:	ed97 6a01 	vldr	s12, [r7, #4]
 80027e8:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8002850 <HAL_RCC_GetSysClockFreq+0x200>
 80027ec:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80027f0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80027f4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80027f8:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80027fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002800:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002804:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8002806:	4b0e      	ldr	r3, [pc, #56]	@ (8002840 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002808:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800280a:	0e1b      	lsrs	r3, r3, #24
 800280c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002810:	3301      	adds	r3, #1
 8002812:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	ee07 3a90 	vmov	s15, r3
 800281a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800281e:	edd7 6a07 	vldr	s13, [r7, #28]
 8002822:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002826:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800282a:	ee17 3a90 	vmov	r3, s15
 800282e:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8002830:	6a3b      	ldr	r3, [r7, #32]
}
 8002832:	4618      	mov	r0, r3
 8002834:	372c      	adds	r7, #44	@ 0x2c
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr
 800283e:	bf00      	nop
 8002840:	46020c00 	.word	0x46020c00
 8002844:	080050bc 	.word	0x080050bc
 8002848:	00f42400 	.word	0x00f42400
 800284c:	4b742400 	.word	0x4b742400
 8002850:	46000000 	.word	0x46000000

08002854 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002858:	f7ff fefa 	bl	8002650 <HAL_RCC_GetSysClockFreq>
 800285c:	4602      	mov	r2, r0
 800285e:	4b07      	ldr	r3, [pc, #28]	@ (800287c <HAL_RCC_GetHCLKFreq+0x28>)
 8002860:	6a1b      	ldr	r3, [r3, #32]
 8002862:	f003 030f 	and.w	r3, r3, #15
 8002866:	4906      	ldr	r1, [pc, #24]	@ (8002880 <HAL_RCC_GetHCLKFreq+0x2c>)
 8002868:	5ccb      	ldrb	r3, [r1, r3]
 800286a:	fa22 f303 	lsr.w	r3, r2, r3
 800286e:	4a05      	ldr	r2, [pc, #20]	@ (8002884 <HAL_RCC_GetHCLKFreq+0x30>)
 8002870:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8002872:	4b04      	ldr	r3, [pc, #16]	@ (8002884 <HAL_RCC_GetHCLKFreq+0x30>)
 8002874:	681b      	ldr	r3, [r3, #0]
}
 8002876:	4618      	mov	r0, r3
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	46020c00 	.word	0x46020c00
 8002880:	080050a4 	.word	0x080050a4
 8002884:	2000001c 	.word	0x2000001c

08002888 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 800288c:	f7ff ffe2 	bl	8002854 <HAL_RCC_GetHCLKFreq>
 8002890:	4602      	mov	r2, r0
 8002892:	4b05      	ldr	r3, [pc, #20]	@ (80028a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002894:	6a1b      	ldr	r3, [r3, #32]
 8002896:	091b      	lsrs	r3, r3, #4
 8002898:	f003 0307 	and.w	r3, r3, #7
 800289c:	4903      	ldr	r1, [pc, #12]	@ (80028ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800289e:	5ccb      	ldrb	r3, [r1, r3]
 80028a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	46020c00 	.word	0x46020c00
 80028ac:	080050b4 	.word	0x080050b4

080028b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 80028b4:	f7ff ffce 	bl	8002854 <HAL_RCC_GetHCLKFreq>
 80028b8:	4602      	mov	r2, r0
 80028ba:	4b05      	ldr	r3, [pc, #20]	@ (80028d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80028bc:	6a1b      	ldr	r3, [r3, #32]
 80028be:	0a1b      	lsrs	r3, r3, #8
 80028c0:	f003 0307 	and.w	r3, r3, #7
 80028c4:	4903      	ldr	r1, [pc, #12]	@ (80028d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80028c6:	5ccb      	ldrb	r3, [r1, r3]
 80028c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	bd80      	pop	{r7, pc}
 80028d0:	46020c00 	.word	0x46020c00
 80028d4:	080050b4 	.word	0x080050b4

080028d8 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 80028dc:	f7ff ffba 	bl	8002854 <HAL_RCC_GetHCLKFreq>
 80028e0:	4602      	mov	r2, r0
 80028e2:	4b05      	ldr	r3, [pc, #20]	@ (80028f8 <HAL_RCC_GetPCLK3Freq+0x20>)
 80028e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028e6:	091b      	lsrs	r3, r3, #4
 80028e8:	f003 0307 	and.w	r3, r3, #7
 80028ec:	4903      	ldr	r1, [pc, #12]	@ (80028fc <HAL_RCC_GetPCLK3Freq+0x24>)
 80028ee:	5ccb      	ldrb	r3, [r1, r3]
 80028f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	46020c00 	.word	0x46020c00
 80028fc:	080050b4 	.word	0x080050b4

08002900 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b086      	sub	sp, #24
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002908:	4b3e      	ldr	r3, [pc, #248]	@ (8002a04 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800290a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800290e:	f003 0304 	and.w	r3, r3, #4
 8002912:	2b00      	cmp	r3, #0
 8002914:	d003      	beq.n	800291e <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002916:	f7fe fd6f 	bl	80013f8 <HAL_PWREx_GetVoltageRange>
 800291a:	6178      	str	r0, [r7, #20]
 800291c:	e019      	b.n	8002952 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800291e:	4b39      	ldr	r3, [pc, #228]	@ (8002a04 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002920:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002924:	4a37      	ldr	r2, [pc, #220]	@ (8002a04 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002926:	f043 0304 	orr.w	r3, r3, #4
 800292a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800292e:	4b35      	ldr	r3, [pc, #212]	@ (8002a04 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002930:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002934:	f003 0304 	and.w	r3, r3, #4
 8002938:	60fb      	str	r3, [r7, #12]
 800293a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800293c:	f7fe fd5c 	bl	80013f8 <HAL_PWREx_GetVoltageRange>
 8002940:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002942:	4b30      	ldr	r3, [pc, #192]	@ (8002a04 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002944:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002948:	4a2e      	ldr	r2, [pc, #184]	@ (8002a04 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800294a:	f023 0304 	bic.w	r3, r3, #4
 800294e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002958:	d003      	beq.n	8002962 <RCC_SetFlashLatencyFromMSIRange+0x62>
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002960:	d109      	bne.n	8002976 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002968:	d202      	bcs.n	8002970 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 800296a:	2301      	movs	r3, #1
 800296c:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 800296e:	e033      	b.n	80029d8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8002970:	2300      	movs	r3, #0
 8002972:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8002974:	e030      	b.n	80029d8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800297c:	d208      	bcs.n	8002990 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002984:	d102      	bne.n	800298c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8002986:	2303      	movs	r3, #3
 8002988:	613b      	str	r3, [r7, #16]
 800298a:	e025      	b.n	80029d8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	e035      	b.n	80029fc <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002996:	d90f      	bls.n	80029b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d109      	bne.n	80029b2 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80029a4:	d902      	bls.n	80029ac <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 80029a6:	2300      	movs	r3, #0
 80029a8:	613b      	str	r3, [r7, #16]
 80029aa:	e015      	b.n	80029d8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 80029ac:	2301      	movs	r3, #1
 80029ae:	613b      	str	r3, [r7, #16]
 80029b0:	e012      	b.n	80029d8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 80029b2:	2300      	movs	r3, #0
 80029b4:	613b      	str	r3, [r7, #16]
 80029b6:	e00f      	b.n	80029d8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80029be:	d109      	bne.n	80029d4 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029c6:	d102      	bne.n	80029ce <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 80029c8:	2301      	movs	r3, #1
 80029ca:	613b      	str	r3, [r7, #16]
 80029cc:	e004      	b.n	80029d8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 80029ce:	2302      	movs	r3, #2
 80029d0:	613b      	str	r3, [r7, #16]
 80029d2:	e001      	b.n	80029d8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 80029d4:	2301      	movs	r3, #1
 80029d6:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80029d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002a08 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f023 020f 	bic.w	r2, r3, #15
 80029e0:	4909      	ldr	r1, [pc, #36]	@ (8002a08 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	4313      	orrs	r3, r2
 80029e6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80029e8:	4b07      	ldr	r3, [pc, #28]	@ (8002a08 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f003 030f 	and.w	r3, r3, #15
 80029f0:	693a      	ldr	r2, [r7, #16]
 80029f2:	429a      	cmp	r2, r3
 80029f4:	d001      	beq.n	80029fa <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	e000      	b.n	80029fc <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 80029fa:	2300      	movs	r3, #0
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	3718      	adds	r7, #24
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	46020c00 	.word	0x46020c00
 8002a08:	40022000 	.word	0x40022000

08002a0c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b089      	sub	sp, #36	@ 0x24
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8002a14:	4ba6      	ldr	r3, [pc, #664]	@ (8002cb0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002a16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a1c:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8002a1e:	4ba4      	ldr	r3, [pc, #656]	@ (8002cb0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002a20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a22:	f003 0303 	and.w	r3, r3, #3
 8002a26:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8002a28:	4ba1      	ldr	r3, [pc, #644]	@ (8002cb0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a2c:	0a1b      	lsrs	r3, r3, #8
 8002a2e:	f003 030f 	and.w	r3, r3, #15
 8002a32:	3301      	adds	r3, #1
 8002a34:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8002a36:	4b9e      	ldr	r3, [pc, #632]	@ (8002cb0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002a38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a3a:	091b      	lsrs	r3, r3, #4
 8002a3c:	f003 0301 	and.w	r3, r3, #1
 8002a40:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8002a42:	4b9b      	ldr	r3, [pc, #620]	@ (8002cb0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002a44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a46:	08db      	lsrs	r3, r3, #3
 8002a48:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002a4c:	68fa      	ldr	r2, [r7, #12]
 8002a4e:	fb02 f303 	mul.w	r3, r2, r3
 8002a52:	ee07 3a90 	vmov	s15, r3
 8002a56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a5a:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	2b03      	cmp	r3, #3
 8002a62:	d062      	beq.n	8002b2a <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	2b03      	cmp	r3, #3
 8002a68:	f200 8081 	bhi.w	8002b6e <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	2b01      	cmp	r3, #1
 8002a70:	d024      	beq.n	8002abc <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	2b02      	cmp	r3, #2
 8002a76:	d17a      	bne.n	8002b6e <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	ee07 3a90 	vmov	s15, r3
 8002a7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a82:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8002cb4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8002a86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a8a:	4b89      	ldr	r3, [pc, #548]	@ (8002cb0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002a8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a92:	ee07 3a90 	vmov	s15, r3
 8002a96:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8002a9a:	ed97 6a02 	vldr	s12, [r7, #8]
 8002a9e:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8002cb8 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8002aa2:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002aa6:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8002aaa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002aae:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002ab2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ab6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8002aba:	e08f      	b.n	8002bdc <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8002abc:	4b7c      	ldr	r3, [pc, #496]	@ (8002cb0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d005      	beq.n	8002ad4 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8002ac8:	4b79      	ldr	r3, [pc, #484]	@ (8002cb0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	0f1b      	lsrs	r3, r3, #28
 8002ace:	f003 030f 	and.w	r3, r3, #15
 8002ad2:	e006      	b.n	8002ae2 <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 8002ad4:	4b76      	ldr	r3, [pc, #472]	@ (8002cb0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002ad6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002ada:	041b      	lsls	r3, r3, #16
 8002adc:	0f1b      	lsrs	r3, r3, #28
 8002ade:	f003 030f 	and.w	r3, r3, #15
 8002ae2:	4a76      	ldr	r2, [pc, #472]	@ (8002cbc <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8002ae4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ae8:	ee07 3a90 	vmov	s15, r3
 8002aec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	ee07 3a90 	vmov	s15, r3
 8002af6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002afa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002afe:	69bb      	ldr	r3, [r7, #24]
 8002b00:	ee07 3a90 	vmov	s15, r3
 8002b04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b08:	ed97 6a02 	vldr	s12, [r7, #8]
 8002b0c:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8002cb8 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8002b10:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002b14:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002b18:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002b1c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8002b20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b24:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8002b28:	e058      	b.n	8002bdc <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	ee07 3a90 	vmov	s15, r3
 8002b30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b34:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8002cb4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8002b38:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b3c:	4b5c      	ldr	r3, [pc, #368]	@ (8002cb0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002b3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b44:	ee07 3a90 	vmov	s15, r3
 8002b48:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8002b4c:	ed97 6a02 	vldr	s12, [r7, #8]
 8002b50:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8002cb8 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8002b54:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002b58:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8002b5c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002b60:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002b64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b68:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8002b6c:	e036      	b.n	8002bdc <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8002b6e:	4b50      	ldr	r3, [pc, #320]	@ (8002cb0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d005      	beq.n	8002b86 <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 8002b7a:	4b4d      	ldr	r3, [pc, #308]	@ (8002cb0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	0f1b      	lsrs	r3, r3, #28
 8002b80:	f003 030f 	and.w	r3, r3, #15
 8002b84:	e006      	b.n	8002b94 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 8002b86:	4b4a      	ldr	r3, [pc, #296]	@ (8002cb0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002b88:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002b8c:	041b      	lsls	r3, r3, #16
 8002b8e:	0f1b      	lsrs	r3, r3, #28
 8002b90:	f003 030f 	and.w	r3, r3, #15
 8002b94:	4a49      	ldr	r2, [pc, #292]	@ (8002cbc <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8002b96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b9a:	ee07 3a90 	vmov	s15, r3
 8002b9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	ee07 3a90 	vmov	s15, r3
 8002ba8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002bb0:	69bb      	ldr	r3, [r7, #24]
 8002bb2:	ee07 3a90 	vmov	s15, r3
 8002bb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002bba:	ed97 6a02 	vldr	s12, [r7, #8]
 8002bbe:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8002cb8 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8002bc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002bc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002bca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002bce:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8002bd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bd6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8002bda:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8002bdc:	4b34      	ldr	r3, [pc, #208]	@ (8002cb0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002bde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002be0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d017      	beq.n	8002c18 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8002be8:	4b31      	ldr	r3, [pc, #196]	@ (8002cb0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002bea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bec:	0a5b      	lsrs	r3, r3, #9
 8002bee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002bf2:	ee07 3a90 	vmov	s15, r3
 8002bf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 8002bfa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002bfe:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8002c02:	edd7 6a07 	vldr	s13, [r7, #28]
 8002c06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c0e:	ee17 2a90 	vmov	r2, s15
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	601a      	str	r2, [r3, #0]
 8002c16:	e002      	b.n	8002c1e <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8002c1e:	4b24      	ldr	r3, [pc, #144]	@ (8002cb0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002c20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d017      	beq.n	8002c5a <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8002c2a:	4b21      	ldr	r3, [pc, #132]	@ (8002cb0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002c2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c2e:	0c1b      	lsrs	r3, r3, #16
 8002c30:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c34:	ee07 3a90 	vmov	s15, r3
 8002c38:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 8002c3c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002c40:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8002c44:	edd7 6a07 	vldr	s13, [r7, #28]
 8002c48:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c4c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c50:	ee17 2a90 	vmov	r2, s15
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	605a      	str	r2, [r3, #4]
 8002c58:	e002      	b.n	8002c60 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8002c60:	4b13      	ldr	r3, [pc, #76]	@ (8002cb0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c64:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d017      	beq.n	8002c9c <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8002c6c:	4b10      	ldr	r3, [pc, #64]	@ (8002cb0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002c6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c70:	0e1b      	lsrs	r3, r3, #24
 8002c72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c76:	ee07 3a90 	vmov	s15, r3
 8002c7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 8002c7e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002c82:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8002c86:	edd7 6a07 	vldr	s13, [r7, #28]
 8002c8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c92:	ee17 2a90 	vmov	r2, s15
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8002c9a:	e002      	b.n	8002ca2 <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	609a      	str	r2, [r3, #8]
}
 8002ca2:	bf00      	nop
 8002ca4:	3724      	adds	r7, #36	@ 0x24
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr
 8002cae:	bf00      	nop
 8002cb0:	46020c00 	.word	0x46020c00
 8002cb4:	4b742400 	.word	0x4b742400
 8002cb8:	46000000 	.word	0x46000000
 8002cbc:	080050bc 	.word	0x080050bc

08002cc0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b089      	sub	sp, #36	@ 0x24
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8002cc8:	4ba6      	ldr	r3, [pc, #664]	@ (8002f64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002cca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ccc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002cd0:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8002cd2:	4ba4      	ldr	r3, [pc, #656]	@ (8002f64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002cd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cd6:	f003 0303 	and.w	r3, r3, #3
 8002cda:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 8002cdc:	4ba1      	ldr	r3, [pc, #644]	@ (8002f64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002cde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ce0:	0a1b      	lsrs	r3, r3, #8
 8002ce2:	f003 030f 	and.w	r3, r3, #15
 8002ce6:	3301      	adds	r3, #1
 8002ce8:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8002cea:	4b9e      	ldr	r3, [pc, #632]	@ (8002f64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002cec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cee:	091b      	lsrs	r3, r3, #4
 8002cf0:	f003 0301 	and.w	r3, r3, #1
 8002cf4:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8002cf6:	4b9b      	ldr	r3, [pc, #620]	@ (8002f64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cfa:	08db      	lsrs	r3, r3, #3
 8002cfc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002d00:	68fa      	ldr	r2, [r7, #12]
 8002d02:	fb02 f303 	mul.w	r3, r2, r3
 8002d06:	ee07 3a90 	vmov	s15, r3
 8002d0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d0e:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 8002d12:	697b      	ldr	r3, [r7, #20]
 8002d14:	2b03      	cmp	r3, #3
 8002d16:	d062      	beq.n	8002dde <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	2b03      	cmp	r3, #3
 8002d1c:	f200 8081 	bhi.w	8002e22 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	2b01      	cmp	r3, #1
 8002d24:	d024      	beq.n	8002d70 <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	2b02      	cmp	r3, #2
 8002d2a:	d17a      	bne.n	8002e22 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	ee07 3a90 	vmov	s15, r3
 8002d32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d36:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8002f68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8002d3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002d3e:	4b89      	ldr	r3, [pc, #548]	@ (8002f64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002d40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d46:	ee07 3a90 	vmov	s15, r3
 8002d4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8002d4e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002d52:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8002f6c <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8002d56:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8002d5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8002d5e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002d62:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8002d66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d6a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8002d6e:	e08f      	b.n	8002e90 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8002d70:	4b7c      	ldr	r3, [pc, #496]	@ (8002f64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d005      	beq.n	8002d88 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8002d7c:	4b79      	ldr	r3, [pc, #484]	@ (8002f64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	0f1b      	lsrs	r3, r3, #28
 8002d82:	f003 030f 	and.w	r3, r3, #15
 8002d86:	e006      	b.n	8002d96 <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 8002d88:	4b76      	ldr	r3, [pc, #472]	@ (8002f64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002d8a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002d8e:	041b      	lsls	r3, r3, #16
 8002d90:	0f1b      	lsrs	r3, r3, #28
 8002d92:	f003 030f 	and.w	r3, r3, #15
 8002d96:	4a76      	ldr	r2, [pc, #472]	@ (8002f70 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8002d98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d9c:	ee07 3a90 	vmov	s15, r3
 8002da0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	ee07 3a90 	vmov	s15, r3
 8002daa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002dae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002db2:	69bb      	ldr	r3, [r7, #24]
 8002db4:	ee07 3a90 	vmov	s15, r3
 8002db8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002dbc:	ed97 6a02 	vldr	s12, [r7, #8]
 8002dc0:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8002f6c <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8002dc4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002dc8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002dcc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002dd0:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8002dd4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dd8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8002ddc:	e058      	b.n	8002e90 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8002dde:	693b      	ldr	r3, [r7, #16]
 8002de0:	ee07 3a90 	vmov	s15, r3
 8002de4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002de8:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8002f68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8002dec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002df0:	4b5c      	ldr	r3, [pc, #368]	@ (8002f64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002df2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002df4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002df8:	ee07 3a90 	vmov	s15, r3
 8002dfc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8002e00:	ed97 6a02 	vldr	s12, [r7, #8]
 8002e04:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8002f6c <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8002e08:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8002e0c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8002e10:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002e14:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8002e18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e1c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8002e20:	e036      	b.n	8002e90 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8002e22:	4b50      	ldr	r3, [pc, #320]	@ (8002f64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d005      	beq.n	8002e3a <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 8002e2e:	4b4d      	ldr	r3, [pc, #308]	@ (8002f64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	0f1b      	lsrs	r3, r3, #28
 8002e34:	f003 030f 	and.w	r3, r3, #15
 8002e38:	e006      	b.n	8002e48 <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 8002e3a:	4b4a      	ldr	r3, [pc, #296]	@ (8002f64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002e3c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002e40:	041b      	lsls	r3, r3, #16
 8002e42:	0f1b      	lsrs	r3, r3, #28
 8002e44:	f003 030f 	and.w	r3, r3, #15
 8002e48:	4a49      	ldr	r2, [pc, #292]	@ (8002f70 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8002e4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e4e:	ee07 3a90 	vmov	s15, r3
 8002e52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	ee07 3a90 	vmov	s15, r3
 8002e5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e60:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002e64:	69bb      	ldr	r3, [r7, #24]
 8002e66:	ee07 3a90 	vmov	s15, r3
 8002e6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002e6e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002e72:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8002f6c <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8002e76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002e7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002e7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002e82:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8002e86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e8a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8002e8e:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8002e90:	4b34      	ldr	r3, [pc, #208]	@ (8002f64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002e92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d017      	beq.n	8002ecc <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8002e9c:	4b31      	ldr	r3, [pc, #196]	@ (8002f64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002e9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ea0:	0a5b      	lsrs	r3, r3, #9
 8002ea2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ea6:	ee07 3a90 	vmov	s15, r3
 8002eaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 8002eae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002eb2:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8002eb6:	edd7 6a07 	vldr	s13, [r7, #28]
 8002eba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002ebe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ec2:	ee17 2a90 	vmov	r2, s15
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	601a      	str	r2, [r3, #0]
 8002eca:	e002      	b.n	8002ed2 <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8002ed2:	4b24      	ldr	r3, [pc, #144]	@ (8002f64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002ed4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ed6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d017      	beq.n	8002f0e <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8002ede:	4b21      	ldr	r3, [pc, #132]	@ (8002f64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002ee0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ee2:	0c1b      	lsrs	r3, r3, #16
 8002ee4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ee8:	ee07 3a90 	vmov	s15, r3
 8002eec:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 8002ef0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002ef4:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8002ef8:	edd7 6a07 	vldr	s13, [r7, #28]
 8002efc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f00:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f04:	ee17 2a90 	vmov	r2, s15
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	605a      	str	r2, [r3, #4]
 8002f0c:	e002      	b.n	8002f14 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2200      	movs	r2, #0
 8002f12:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8002f14:	4b13      	ldr	r3, [pc, #76]	@ (8002f64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f18:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d017      	beq.n	8002f50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8002f20:	4b10      	ldr	r3, [pc, #64]	@ (8002f64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002f22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f24:	0e1b      	lsrs	r3, r3, #24
 8002f26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f2a:	ee07 3a90 	vmov	s15, r3
 8002f2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 8002f32:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002f36:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8002f3a:	edd7 6a07 	vldr	s13, [r7, #28]
 8002f3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f46:	ee17 2a90 	vmov	r2, s15
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8002f4e:	e002      	b.n	8002f56 <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2200      	movs	r2, #0
 8002f54:	609a      	str	r2, [r3, #8]
}
 8002f56:	bf00      	nop
 8002f58:	3724      	adds	r7, #36	@ 0x24
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f60:	4770      	bx	lr
 8002f62:	bf00      	nop
 8002f64:	46020c00 	.word	0x46020c00
 8002f68:	4b742400 	.word	0x4b742400
 8002f6c:	46000000 	.word	0x46000000
 8002f70:	080050bc 	.word	0x080050bc

08002f74 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b089      	sub	sp, #36	@ 0x24
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8002f7c:	4ba6      	ldr	r3, [pc, #664]	@ (8003218 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8002f7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f84:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8002f86:	4ba4      	ldr	r3, [pc, #656]	@ (8003218 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8002f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f8a:	f003 0303 	and.w	r3, r3, #3
 8002f8e:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 8002f90:	4ba1      	ldr	r3, [pc, #644]	@ (8003218 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8002f92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f94:	0a1b      	lsrs	r3, r3, #8
 8002f96:	f003 030f 	and.w	r3, r3, #15
 8002f9a:	3301      	adds	r3, #1
 8002f9c:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8002f9e:	4b9e      	ldr	r3, [pc, #632]	@ (8003218 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8002fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fa2:	091b      	lsrs	r3, r3, #4
 8002fa4:	f003 0301 	and.w	r3, r3, #1
 8002fa8:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8002faa:	4b9b      	ldr	r3, [pc, #620]	@ (8003218 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8002fac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fae:	08db      	lsrs	r3, r3, #3
 8002fb0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002fb4:	68fa      	ldr	r2, [r7, #12]
 8002fb6:	fb02 f303 	mul.w	r3, r2, r3
 8002fba:	ee07 3a90 	vmov	s15, r3
 8002fbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fc2:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	2b03      	cmp	r3, #3
 8002fca:	d062      	beq.n	8003092 <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	2b03      	cmp	r3, #3
 8002fd0:	f200 8081 	bhi.w	80030d6 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d024      	beq.n	8003024 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	2b02      	cmp	r3, #2
 8002fde:	d17a      	bne.n	80030d6 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	ee07 3a90 	vmov	s15, r3
 8002fe6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fea:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 800321c <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8002fee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ff2:	4b89      	ldr	r3, [pc, #548]	@ (8003218 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8002ff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ff6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ffa:	ee07 3a90 	vmov	s15, r3
 8002ffe:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8003002:	ed97 6a02 	vldr	s12, [r7, #8]
 8003006:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8003220 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800300a:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800300e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8003012:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003016:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800301a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800301e:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 8003022:	e08f      	b.n	8003144 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8003024:	4b7c      	ldr	r3, [pc, #496]	@ (8003218 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800302c:	2b00      	cmp	r3, #0
 800302e:	d005      	beq.n	800303c <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8003030:	4b79      	ldr	r3, [pc, #484]	@ (8003218 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	0f1b      	lsrs	r3, r3, #28
 8003036:	f003 030f 	and.w	r3, r3, #15
 800303a:	e006      	b.n	800304a <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 800303c:	4b76      	ldr	r3, [pc, #472]	@ (8003218 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800303e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003042:	041b      	lsls	r3, r3, #16
 8003044:	0f1b      	lsrs	r3, r3, #28
 8003046:	f003 030f 	and.w	r3, r3, #15
 800304a:	4a76      	ldr	r2, [pc, #472]	@ (8003224 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 800304c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003050:	ee07 3a90 	vmov	s15, r3
 8003054:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003058:	693b      	ldr	r3, [r7, #16]
 800305a:	ee07 3a90 	vmov	s15, r3
 800305e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003062:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003066:	69bb      	ldr	r3, [r7, #24]
 8003068:	ee07 3a90 	vmov	s15, r3
 800306c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003070:	ed97 6a02 	vldr	s12, [r7, #8]
 8003074:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8003220 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8003078:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800307c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003080:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003084:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8003088:	ee67 7a27 	vmul.f32	s15, s14, s15
 800308c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003090:	e058      	b.n	8003144 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	ee07 3a90 	vmov	s15, r3
 8003098:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800309c:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800321c <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 80030a0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80030a4:	4b5c      	ldr	r3, [pc, #368]	@ (8003218 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80030a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030ac:	ee07 3a90 	vmov	s15, r3
 80030b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80030b4:	ed97 6a02 	vldr	s12, [r7, #8]
 80030b8:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8003220 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80030bc:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80030c0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80030c4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80030c8:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80030cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030d0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80030d4:	e036      	b.n	8003144 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80030d6:	4b50      	ldr	r3, [pc, #320]	@ (8003218 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80030d8:	689b      	ldr	r3, [r3, #8]
 80030da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d005      	beq.n	80030ee <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 80030e2:	4b4d      	ldr	r3, [pc, #308]	@ (8003218 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	0f1b      	lsrs	r3, r3, #28
 80030e8:	f003 030f 	and.w	r3, r3, #15
 80030ec:	e006      	b.n	80030fc <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 80030ee:	4b4a      	ldr	r3, [pc, #296]	@ (8003218 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80030f0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80030f4:	041b      	lsls	r3, r3, #16
 80030f6:	0f1b      	lsrs	r3, r3, #28
 80030f8:	f003 030f 	and.w	r3, r3, #15
 80030fc:	4a49      	ldr	r2, [pc, #292]	@ (8003224 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 80030fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003102:	ee07 3a90 	vmov	s15, r3
 8003106:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	ee07 3a90 	vmov	s15, r3
 8003110:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003114:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003118:	69bb      	ldr	r3, [r7, #24]
 800311a:	ee07 3a90 	vmov	s15, r3
 800311e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003122:	ed97 6a02 	vldr	s12, [r7, #8]
 8003126:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8003220 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800312a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800312e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003132:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003136:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800313a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800313e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003142:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8003144:	4b34      	ldr	r3, [pc, #208]	@ (8003218 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003146:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003148:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800314c:	2b00      	cmp	r3, #0
 800314e:	d017      	beq.n	8003180 <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8003150:	4b31      	ldr	r3, [pc, #196]	@ (8003218 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003152:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003154:	0a5b      	lsrs	r3, r3, #9
 8003156:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800315a:	ee07 3a90 	vmov	s15, r3
 800315e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 8003162:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003166:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800316a:	edd7 6a07 	vldr	s13, [r7, #28]
 800316e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003172:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003176:	ee17 2a90 	vmov	r2, s15
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	601a      	str	r2, [r3, #0]
 800317e:	e002      	b.n	8003186 <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2200      	movs	r2, #0
 8003184:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8003186:	4b24      	ldr	r3, [pc, #144]	@ (8003218 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800318a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800318e:	2b00      	cmp	r3, #0
 8003190:	d017      	beq.n	80031c2 <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8003192:	4b21      	ldr	r3, [pc, #132]	@ (8003218 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003194:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003196:	0c1b      	lsrs	r3, r3, #16
 8003198:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800319c:	ee07 3a90 	vmov	s15, r3
 80031a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 80031a4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80031a8:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80031ac:	edd7 6a07 	vldr	s13, [r7, #28]
 80031b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80031b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80031b8:	ee17 2a90 	vmov	r2, s15
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	605a      	str	r2, [r3, #4]
 80031c0:	e002      	b.n	80031c8 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2200      	movs	r2, #0
 80031c6:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 80031c8:	4b13      	ldr	r3, [pc, #76]	@ (8003218 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80031ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031cc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d017      	beq.n	8003204 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80031d4:	4b10      	ldr	r3, [pc, #64]	@ (8003218 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80031d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031d8:	0e1b      	lsrs	r3, r3, #24
 80031da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80031de:	ee07 3a90 	vmov	s15, r3
 80031e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 80031e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80031ea:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80031ee:	edd7 6a07 	vldr	s13, [r7, #28]
 80031f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80031f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80031fa:	ee17 2a90 	vmov	r2, s15
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8003202:	e002      	b.n	800320a <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2200      	movs	r2, #0
 8003208:	609a      	str	r2, [r3, #8]
}
 800320a:	bf00      	nop
 800320c:	3724      	adds	r7, #36	@ 0x24
 800320e:	46bd      	mov	sp, r7
 8003210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003214:	4770      	bx	lr
 8003216:	bf00      	nop
 8003218:	46020c00 	.word	0x46020c00
 800321c:	4b742400 	.word	0x4b742400
 8003220:	46000000 	.word	0x46000000
 8003224:	080050bc 	.word	0x080050bc

08003228 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b08e      	sub	sp, #56	@ 0x38
 800322c:	af00      	add	r7, sp, #0
 800322e:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8003232:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003236:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 800323a:	430b      	orrs	r3, r1
 800323c:	d145      	bne.n	80032ca <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800323e:	4b9b      	ldr	r3, [pc, #620]	@ (80034ac <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8003240:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003244:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003248:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800324a:	4b98      	ldr	r3, [pc, #608]	@ (80034ac <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 800324c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003250:	f003 0302 	and.w	r3, r3, #2
 8003254:	2b02      	cmp	r3, #2
 8003256:	d108      	bne.n	800326a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8003258:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800325a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800325e:	d104      	bne.n	800326a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8003260:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003264:	637b      	str	r3, [r7, #52]	@ 0x34
 8003266:	f001 b912 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 800326a:	4b90      	ldr	r3, [pc, #576]	@ (80034ac <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 800326c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003270:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003274:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003278:	d114      	bne.n	80032a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 800327a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800327c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003280:	d110      	bne.n	80032a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8003282:	4b8a      	ldr	r3, [pc, #552]	@ (80034ac <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8003284:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003288:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800328c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003290:	d103      	bne.n	800329a <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 8003292:	23fa      	movs	r3, #250	@ 0xfa
 8003294:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8003296:	f001 b8fa 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 800329a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800329e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80032a0:	f001 b8f5 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 80032a4:	4b81      	ldr	r3, [pc, #516]	@ (80034ac <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80032b0:	d107      	bne.n	80032c2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 80032b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032b4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80032b8:	d103      	bne.n	80032c2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 80032ba:	4b7d      	ldr	r3, [pc, #500]	@ (80034b0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80032bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80032be:	f001 b8e6 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 80032c2:	2300      	movs	r3, #0
 80032c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80032c6:	f001 b8e2 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80032ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80032ce:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80032d2:	430b      	orrs	r3, r1
 80032d4:	d151      	bne.n	800337a <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80032d6:	4b75      	ldr	r3, [pc, #468]	@ (80034ac <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80032d8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80032dc:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 80032e0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80032e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032e4:	2b80      	cmp	r3, #128	@ 0x80
 80032e6:	d035      	beq.n	8003354 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 80032e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032ea:	2b80      	cmp	r3, #128	@ 0x80
 80032ec:	d841      	bhi.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 80032ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032f0:	2b60      	cmp	r3, #96	@ 0x60
 80032f2:	d02a      	beq.n	800334a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 80032f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032f6:	2b60      	cmp	r3, #96	@ 0x60
 80032f8:	d83b      	bhi.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 80032fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032fc:	2b40      	cmp	r3, #64	@ 0x40
 80032fe:	d009      	beq.n	8003314 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8003300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003302:	2b40      	cmp	r3, #64	@ 0x40
 8003304:	d835      	bhi.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8003306:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003308:	2b00      	cmp	r3, #0
 800330a:	d00c      	beq.n	8003326 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 800330c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800330e:	2b20      	cmp	r3, #32
 8003310:	d012      	beq.n	8003338 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8003312:	e02e      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8003314:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003318:	4618      	mov	r0, r3
 800331a:	f7ff fb77 	bl	8002a0c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800331e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003320:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003322:	f001 b8b4 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003326:	f107 0318 	add.w	r3, r7, #24
 800332a:	4618      	mov	r0, r3
 800332c:	f7ff fcc8 	bl	8002cc0 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8003330:	69bb      	ldr	r3, [r7, #24]
 8003332:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003334:	f001 b8ab 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003338:	f107 030c 	add.w	r3, r7, #12
 800333c:	4618      	mov	r0, r3
 800333e:	f7ff fe19 	bl	8002f74 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003346:	f001 b8a2 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800334a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800334e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003350:	f001 b89d 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003354:	4b55      	ldr	r3, [pc, #340]	@ (80034ac <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800335c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003360:	d103      	bne.n	800336a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 8003362:	4b54      	ldr	r3, [pc, #336]	@ (80034b4 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8003364:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8003366:	f001 b892 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 800336a:	2300      	movs	r3, #0
 800336c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800336e:	f001 b88e 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default :
      {
        frequency = 0U;
 8003372:	2300      	movs	r3, #0
 8003374:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003376:	f001 b88a 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        break;
    }
  }
#endif /* SAI2 */
#if defined(SAES)
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 800337a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800337e:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8003382:	430b      	orrs	r3, r1
 8003384:	d126      	bne.n	80033d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 8003386:	4b49      	ldr	r3, [pc, #292]	@ (80034ac <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8003388:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800338c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003390:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 8003392:	4b46      	ldr	r3, [pc, #280]	@ (80034ac <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800339a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800339e:	d106      	bne.n	80033ae <HAL_RCCEx_GetPeriphCLKFreq+0x186>
 80033a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d103      	bne.n	80033ae <HAL_RCCEx_GetPeriphCLKFreq+0x186>
    {
      frequency = HSI_VALUE;
 80033a6:	4b43      	ldr	r3, [pc, #268]	@ (80034b4 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 80033a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80033aa:	f001 b870 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 80033ae:	4b3f      	ldr	r3, [pc, #252]	@ (80034ac <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033ba:	d107      	bne.n	80033cc <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 80033bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033be:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80033c2:	d103      	bne.n	80033cc <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
    {
      frequency = HSI_VALUE >> 1U;
 80033c4:	4b3c      	ldr	r3, [pc, #240]	@ (80034b8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80033c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80033c8:	f001 b861 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 80033cc:	2300      	movs	r3, #0
 80033ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80033d0:	f001 b85d 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 80033d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80033d8:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 80033dc:	430b      	orrs	r3, r1
 80033de:	d171      	bne.n	80034c4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 80033e0:	4b32      	ldr	r3, [pc, #200]	@ (80034ac <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80033e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80033e6:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80033ea:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80033ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033ee:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80033f2:	d034      	beq.n	800345e <HAL_RCCEx_GetPeriphCLKFreq+0x236>
 80033f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033f6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80033fa:	d853      	bhi.n	80034a4 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 80033fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003402:	d00b      	beq.n	800341c <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 8003404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003406:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800340a:	d84b      	bhi.n	80034a4 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 800340c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800340e:	2b00      	cmp	r3, #0
 8003410:	d016      	beq.n	8003440 <HAL_RCCEx_GetPeriphCLKFreq+0x218>
 8003412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003414:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003418:	d009      	beq.n	800342e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
 800341a:	e043      	b.n	80034a4 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800341c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003420:	4618      	mov	r0, r3
 8003422:	f7ff faf3 	bl	8002a0c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8003426:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003428:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800342a:	f001 b830 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800342e:	f107 0318 	add.w	r3, r7, #24
 8003432:	4618      	mov	r0, r3
 8003434:	f7ff fc44 	bl	8002cc0 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8003438:	69fb      	ldr	r3, [r7, #28]
 800343a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800343c:	f001 b827 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8003440:	4b1a      	ldr	r3, [pc, #104]	@ (80034ac <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003448:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800344c:	d103      	bne.n	8003456 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
        {
          frequency = HSI48_VALUE;
 800344e:	4b1b      	ldr	r3, [pc, #108]	@ (80034bc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003450:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8003452:	f001 b81c 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8003456:	2300      	movs	r3, #0
 8003458:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800345a:	f001 b818 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800345e:	4b13      	ldr	r3, [pc, #76]	@ (80034ac <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f003 0320 	and.w	r3, r3, #32
 8003466:	2b20      	cmp	r3, #32
 8003468:	d118      	bne.n	800349c <HAL_RCCEx_GetPeriphCLKFreq+0x274>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800346a:	4b10      	ldr	r3, [pc, #64]	@ (80034ac <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003472:	2b00      	cmp	r3, #0
 8003474:	d005      	beq.n	8003482 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8003476:	4b0d      	ldr	r3, [pc, #52]	@ (80034ac <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8003478:	689b      	ldr	r3, [r3, #8]
 800347a:	0e1b      	lsrs	r3, r3, #24
 800347c:	f003 030f 	and.w	r3, r3, #15
 8003480:	e006      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0x268>
 8003482:	4b0a      	ldr	r3, [pc, #40]	@ (80034ac <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8003484:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003488:	041b      	lsls	r3, r3, #16
 800348a:	0e1b      	lsrs	r3, r3, #24
 800348c:	f003 030f 	and.w	r3, r3, #15
 8003490:	4a0b      	ldr	r2, [pc, #44]	@ (80034c0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8003492:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003496:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8003498:	f000 bff9 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 800349c:	2300      	movs	r3, #0
 800349e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80034a0:	f000 bff5 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default :

        frequency = 0U;
 80034a4:	2300      	movs	r3, #0
 80034a6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80034a8:	f000 bff1 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 80034ac:	46020c00 	.word	0x46020c00
 80034b0:	0007a120 	.word	0x0007a120
 80034b4:	00f42400 	.word	0x00f42400
 80034b8:	007a1200 	.word	0x007a1200
 80034bc:	02dc6c00 	.word	0x02dc6c00
 80034c0:	080050bc 	.word	0x080050bc
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80034c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80034c8:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 80034cc:	430b      	orrs	r3, r1
 80034ce:	d17f      	bne.n	80035d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80034d0:	4ba8      	ldr	r3, [pc, #672]	@ (8003774 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80034d2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80034d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034da:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 80034dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d165      	bne.n	80035ae <HAL_RCCEx_GetPeriphCLKFreq+0x386>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 80034e2:	4ba4      	ldr	r3, [pc, #656]	@ (8003774 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80034e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80034e8:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80034ec:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 80034ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034f0:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80034f4:	d034      	beq.n	8003560 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 80034f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034f8:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80034fc:	d853      	bhi.n	80035a6 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 80034fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003500:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003504:	d00b      	beq.n	800351e <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
 8003506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003508:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800350c:	d84b      	bhi.n	80035a6 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 800350e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003510:	2b00      	cmp	r3, #0
 8003512:	d016      	beq.n	8003542 <HAL_RCCEx_GetPeriphCLKFreq+0x31a>
 8003514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003516:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800351a:	d009      	beq.n	8003530 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
 800351c:	e043      	b.n	80035a6 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800351e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003522:	4618      	mov	r0, r3
 8003524:	f7ff fa72 	bl	8002a0c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8003528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800352a:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800352c:	f000 bfaf 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003530:	f107 0318 	add.w	r3, r7, #24
 8003534:	4618      	mov	r0, r3
 8003536:	f7ff fbc3 	bl	8002cc0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800353a:	69fb      	ldr	r3, [r7, #28]
 800353c:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800353e:	f000 bfa6 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8003542:	4b8c      	ldr	r3, [pc, #560]	@ (8003774 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800354a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800354e:	d103      	bne.n	8003558 <HAL_RCCEx_GetPeriphCLKFreq+0x330>
          {
            frequency = HSI48_VALUE;
 8003550:	4b89      	ldr	r3, [pc, #548]	@ (8003778 <HAL_RCCEx_GetPeriphCLKFreq+0x550>)
 8003552:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8003554:	f000 bf9b 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
            frequency = 0U;
 8003558:	2300      	movs	r3, #0
 800355a:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800355c:	f000 bf97 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8003560:	4b84      	ldr	r3, [pc, #528]	@ (8003774 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f003 0320 	and.w	r3, r3, #32
 8003568:	2b20      	cmp	r3, #32
 800356a:	d118      	bne.n	800359e <HAL_RCCEx_GetPeriphCLKFreq+0x376>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800356c:	4b81      	ldr	r3, [pc, #516]	@ (8003774 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003574:	2b00      	cmp	r3, #0
 8003576:	d005      	beq.n	8003584 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
 8003578:	4b7e      	ldr	r3, [pc, #504]	@ (8003774 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 800357a:	689b      	ldr	r3, [r3, #8]
 800357c:	0e1b      	lsrs	r3, r3, #24
 800357e:	f003 030f 	and.w	r3, r3, #15
 8003582:	e006      	b.n	8003592 <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
 8003584:	4b7b      	ldr	r3, [pc, #492]	@ (8003774 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8003586:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800358a:	041b      	lsls	r3, r3, #16
 800358c:	0e1b      	lsrs	r3, r3, #24
 800358e:	f003 030f 	and.w	r3, r3, #15
 8003592:	4a7a      	ldr	r2, [pc, #488]	@ (800377c <HAL_RCCEx_GetPeriphCLKFreq+0x554>)
 8003594:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003598:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 800359a:	f000 bf78 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
            frequency = 0U;
 800359e:	2300      	movs	r3, #0
 80035a0:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80035a2:	f000 bf74 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        default :
        {
          frequency = 0U;
 80035a6:	2300      	movs	r3, #0
 80035a8:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80035aa:	f000 bf70 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 80035ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035b0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80035b4:	d108      	bne.n	80035c8 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80035b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80035ba:	4618      	mov	r0, r3
 80035bc:	f7ff fa26 	bl	8002a0c <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 80035c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80035c4:	f000 bf63 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else
    {
      frequency = 0U;
 80035c8:	2300      	movs	r3, #0
 80035ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80035cc:	f000 bf5f 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 80035d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80035d4:	1e51      	subs	r1, r2, #1
 80035d6:	430b      	orrs	r3, r1
 80035d8:	d136      	bne.n	8003648 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80035da:	4b66      	ldr	r3, [pc, #408]	@ (8003774 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80035dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80035e0:	f003 0303 	and.w	r3, r3, #3
 80035e4:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 80035e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d104      	bne.n	80035f6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 80035ec:	f7ff f960 	bl	80028b0 <HAL_RCC_GetPCLK2Freq>
 80035f0:	6378      	str	r0, [r7, #52]	@ 0x34
 80035f2:	f000 bf4c 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 80035f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d104      	bne.n	8003606 <HAL_RCCEx_GetPeriphCLKFreq+0x3de>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80035fc:	f7ff f828 	bl	8002650 <HAL_RCC_GetSysClockFreq>
 8003600:	6378      	str	r0, [r7, #52]	@ 0x34
 8003602:	f000 bf44 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8003606:	4b5b      	ldr	r3, [pc, #364]	@ (8003774 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800360e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003612:	d106      	bne.n	8003622 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 8003614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003616:	2b02      	cmp	r3, #2
 8003618:	d103      	bne.n	8003622 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
    {
      frequency = HSI_VALUE;
 800361a:	4b59      	ldr	r3, [pc, #356]	@ (8003780 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 800361c:	637b      	str	r3, [r7, #52]	@ 0x34
 800361e:	f000 bf36 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8003622:	4b54      	ldr	r3, [pc, #336]	@ (8003774 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8003624:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003628:	f003 0302 	and.w	r3, r3, #2
 800362c:	2b02      	cmp	r3, #2
 800362e:	d107      	bne.n	8003640 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 8003630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003632:	2b03      	cmp	r3, #3
 8003634:	d104      	bne.n	8003640 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
    {
      frequency = LSE_VALUE;
 8003636:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800363a:	637b      	str	r3, [r7, #52]	@ 0x34
 800363c:	f000 bf27 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 8003640:	2300      	movs	r3, #0
 8003642:	637b      	str	r3, [r7, #52]	@ 0x34
 8003644:	f000 bf23 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 8003648:	e9d7 2300 	ldrd	r2, r3, [r7]
 800364c:	1f11      	subs	r1, r2, #4
 800364e:	430b      	orrs	r3, r1
 8003650:	d136      	bne.n	80036c0 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8003652:	4b48      	ldr	r3, [pc, #288]	@ (8003774 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8003654:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003658:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800365c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 800365e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003660:	2b00      	cmp	r3, #0
 8003662:	d104      	bne.n	800366e <HAL_RCCEx_GetPeriphCLKFreq+0x446>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8003664:	f7ff f910 	bl	8002888 <HAL_RCC_GetPCLK1Freq>
 8003668:	6378      	str	r0, [r7, #52]	@ 0x34
 800366a:	f000 bf10 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 800366e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003670:	2b10      	cmp	r3, #16
 8003672:	d104      	bne.n	800367e <HAL_RCCEx_GetPeriphCLKFreq+0x456>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8003674:	f7fe ffec 	bl	8002650 <HAL_RCC_GetSysClockFreq>
 8003678:	6378      	str	r0, [r7, #52]	@ 0x34
 800367a:	f000 bf08 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 800367e:	4b3d      	ldr	r3, [pc, #244]	@ (8003774 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003686:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800368a:	d106      	bne.n	800369a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800368c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800368e:	2b20      	cmp	r3, #32
 8003690:	d103      	bne.n	800369a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
    {
      frequency = HSI_VALUE;
 8003692:	4b3b      	ldr	r3, [pc, #236]	@ (8003780 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 8003694:	637b      	str	r3, [r7, #52]	@ 0x34
 8003696:	f000 befa 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 800369a:	4b36      	ldr	r3, [pc, #216]	@ (8003774 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 800369c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80036a0:	f003 0302 	and.w	r3, r3, #2
 80036a4:	2b02      	cmp	r3, #2
 80036a6:	d107      	bne.n	80036b8 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
 80036a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036aa:	2b30      	cmp	r3, #48	@ 0x30
 80036ac:	d104      	bne.n	80036b8 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
    {
      frequency = LSE_VALUE;
 80036ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80036b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80036b4:	f000 beeb 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 80036b8:	2300      	movs	r3, #0
 80036ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80036bc:	f000 bee7 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 80036c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80036c4:	f1a2 0108 	sub.w	r1, r2, #8
 80036c8:	430b      	orrs	r3, r1
 80036ca:	d136      	bne.n	800373a <HAL_RCCEx_GetPeriphCLKFreq+0x512>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80036cc:	4b29      	ldr	r3, [pc, #164]	@ (8003774 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80036ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80036d2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80036d6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 80036d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d104      	bne.n	80036e8 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80036de:	f7ff f8d3 	bl	8002888 <HAL_RCC_GetPCLK1Freq>
 80036e2:	6378      	str	r0, [r7, #52]	@ 0x34
 80036e4:	f000 bed3 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 80036e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036ea:	2b40      	cmp	r3, #64	@ 0x40
 80036ec:	d104      	bne.n	80036f8 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80036ee:	f7fe ffaf 	bl	8002650 <HAL_RCC_GetSysClockFreq>
 80036f2:	6378      	str	r0, [r7, #52]	@ 0x34
 80036f4:	f000 becb 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 80036f8:	4b1e      	ldr	r3, [pc, #120]	@ (8003774 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003700:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003704:	d106      	bne.n	8003714 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 8003706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003708:	2b80      	cmp	r3, #128	@ 0x80
 800370a:	d103      	bne.n	8003714 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
    {
      frequency = HSI_VALUE;
 800370c:	4b1c      	ldr	r3, [pc, #112]	@ (8003780 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 800370e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003710:	f000 bebd 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8003714:	4b17      	ldr	r3, [pc, #92]	@ (8003774 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8003716:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800371a:	f003 0302 	and.w	r3, r3, #2
 800371e:	2b02      	cmp	r3, #2
 8003720:	d107      	bne.n	8003732 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 8003722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003724:	2bc0      	cmp	r3, #192	@ 0xc0
 8003726:	d104      	bne.n	8003732 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
    {
      frequency = LSE_VALUE;
 8003728:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800372c:	637b      	str	r3, [r7, #52]	@ 0x34
 800372e:	f000 beae 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 8003732:	2300      	movs	r3, #0
 8003734:	637b      	str	r3, [r7, #52]	@ 0x34
 8003736:	f000 beaa 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 800373a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800373e:	f1a2 0110 	sub.w	r1, r2, #16
 8003742:	430b      	orrs	r3, r1
 8003744:	d141      	bne.n	80037ca <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8003746:	4b0b      	ldr	r3, [pc, #44]	@ (8003774 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8003748:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800374c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003750:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8003752:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003754:	2b00      	cmp	r3, #0
 8003756:	d104      	bne.n	8003762 <HAL_RCCEx_GetPeriphCLKFreq+0x53a>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8003758:	f7ff f896 	bl	8002888 <HAL_RCC_GetPCLK1Freq>
 800375c:	6378      	str	r0, [r7, #52]	@ 0x34
 800375e:	f000 be96 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8003762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003764:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003768:	d10c      	bne.n	8003784 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800376a:	f7fe ff71 	bl	8002650 <HAL_RCC_GetSysClockFreq>
 800376e:	6378      	str	r0, [r7, #52]	@ 0x34
 8003770:	f000 be8d 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8003774:	46020c00 	.word	0x46020c00
 8003778:	02dc6c00 	.word	0x02dc6c00
 800377c:	080050bc 	.word	0x080050bc
 8003780:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8003784:	4baa      	ldr	r3, [pc, #680]	@ (8003a30 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800378c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003790:	d107      	bne.n	80037a2 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 8003792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003794:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003798:	d103      	bne.n	80037a2 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
    {
      frequency = HSI_VALUE;
 800379a:	4ba6      	ldr	r3, [pc, #664]	@ (8003a34 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 800379c:	637b      	str	r3, [r7, #52]	@ 0x34
 800379e:	f000 be76 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 80037a2:	4ba3      	ldr	r3, [pc, #652]	@ (8003a30 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80037a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80037a8:	f003 0302 	and.w	r3, r3, #2
 80037ac:	2b02      	cmp	r3, #2
 80037ae:	d108      	bne.n	80037c2 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
 80037b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80037b6:	d104      	bne.n	80037c2 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
    {
      frequency = LSE_VALUE;
 80037b8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80037bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80037be:	f000 be66 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 80037c2:	2300      	movs	r3, #0
 80037c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80037c6:	f000 be62 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 80037ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80037ce:	f1a2 0120 	sub.w	r1, r2, #32
 80037d2:	430b      	orrs	r3, r1
 80037d4:	d158      	bne.n	8003888 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80037d6:	4b96      	ldr	r3, [pc, #600]	@ (8003a30 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80037d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80037dc:	f003 0307 	and.w	r3, r3, #7
 80037e0:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 80037e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d104      	bne.n	80037f2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 80037e8:	f7ff f876 	bl	80028d8 <HAL_RCC_GetPCLK3Freq>
 80037ec:	6378      	str	r0, [r7, #52]	@ 0x34
 80037ee:	f000 be4e 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 80037f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037f4:	2b01      	cmp	r3, #1
 80037f6:	d104      	bne.n	8003802 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80037f8:	f7fe ff2a 	bl	8002650 <HAL_RCC_GetSysClockFreq>
 80037fc:	6378      	str	r0, [r7, #52]	@ 0x34
 80037fe:	f000 be46 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8003802:	4b8b      	ldr	r3, [pc, #556]	@ (8003a30 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800380a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800380e:	d106      	bne.n	800381e <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8003810:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003812:	2b02      	cmp	r3, #2
 8003814:	d103      	bne.n	800381e <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
    {
      frequency = HSI_VALUE;
 8003816:	4b87      	ldr	r3, [pc, #540]	@ (8003a34 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8003818:	637b      	str	r3, [r7, #52]	@ 0x34
 800381a:	f000 be38 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800381e:	4b84      	ldr	r3, [pc, #528]	@ (8003a30 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8003820:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003824:	f003 0302 	and.w	r3, r3, #2
 8003828:	2b02      	cmp	r3, #2
 800382a:	d107      	bne.n	800383c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800382c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800382e:	2b03      	cmp	r3, #3
 8003830:	d104      	bne.n	800383c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
    {
      frequency = LSE_VALUE;
 8003832:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003836:	637b      	str	r3, [r7, #52]	@ 0x34
 8003838:	f000 be29 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 800383c:	4b7c      	ldr	r3, [pc, #496]	@ (8003a30 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 0320 	and.w	r3, r3, #32
 8003844:	2b20      	cmp	r3, #32
 8003846:	d11b      	bne.n	8003880 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8003848:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800384a:	2b04      	cmp	r3, #4
 800384c:	d118      	bne.n	8003880 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800384e:	4b78      	ldr	r3, [pc, #480]	@ (8003a30 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003856:	2b00      	cmp	r3, #0
 8003858:	d005      	beq.n	8003866 <HAL_RCCEx_GetPeriphCLKFreq+0x63e>
 800385a:	4b75      	ldr	r3, [pc, #468]	@ (8003a30 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	0e1b      	lsrs	r3, r3, #24
 8003860:	f003 030f 	and.w	r3, r3, #15
 8003864:	e006      	b.n	8003874 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8003866:	4b72      	ldr	r3, [pc, #456]	@ (8003a30 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8003868:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800386c:	041b      	lsls	r3, r3, #16
 800386e:	0e1b      	lsrs	r3, r3, #24
 8003870:	f003 030f 	and.w	r3, r3, #15
 8003874:	4a70      	ldr	r2, [pc, #448]	@ (8003a38 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 8003876:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800387a:	637b      	str	r3, [r7, #52]	@ 0x34
 800387c:	f000 be07 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 8003880:	2300      	movs	r3, #0
 8003882:	637b      	str	r3, [r7, #52]	@ 0x34
 8003884:	f000 be03 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 8003888:	e9d7 2300 	ldrd	r2, r3, [r7]
 800388c:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8003890:	430b      	orrs	r3, r1
 8003892:	d16c      	bne.n	800396e <HAL_RCCEx_GetPeriphCLKFreq+0x746>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8003894:	4b66      	ldr	r3, [pc, #408]	@ (8003a30 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8003896:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800389a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800389e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 80038a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038a6:	d104      	bne.n	80038b2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80038a8:	f7fe fed2 	bl	8002650 <HAL_RCC_GetSysClockFreq>
 80038ac:	6378      	str	r0, [r7, #52]	@ 0x34
 80038ae:	f000 bdee 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 80038b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038b8:	d108      	bne.n	80038cc <HAL_RCCEx_GetPeriphCLKFreq+0x6a4>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80038ba:	f107 0318 	add.w	r3, r7, #24
 80038be:	4618      	mov	r0, r3
 80038c0:	f7ff f9fe 	bl	8002cc0 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 80038c4:	6a3b      	ldr	r3, [r7, #32]
 80038c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80038c8:	f000 bde1 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 80038cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d104      	bne.n	80038dc <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 80038d2:	f7fe ffbf 	bl	8002854 <HAL_RCC_GetHCLKFreq>
 80038d6:	6378      	str	r0, [r7, #52]	@ 0x34
 80038d8:	f000 bdd9 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 80038dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038de:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80038e2:	d122      	bne.n	800392a <HAL_RCCEx_GetPeriphCLKFreq+0x702>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80038e4:	4b52      	ldr	r3, [pc, #328]	@ (8003a30 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 0320 	and.w	r3, r3, #32
 80038ec:	2b20      	cmp	r3, #32
 80038ee:	d118      	bne.n	8003922 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80038f0:	4b4f      	ldr	r3, [pc, #316]	@ (8003a30 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d005      	beq.n	8003908 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 80038fc:	4b4c      	ldr	r3, [pc, #304]	@ (8003a30 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	0e1b      	lsrs	r3, r3, #24
 8003902:	f003 030f 	and.w	r3, r3, #15
 8003906:	e006      	b.n	8003916 <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 8003908:	4b49      	ldr	r3, [pc, #292]	@ (8003a30 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800390a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800390e:	041b      	lsls	r3, r3, #16
 8003910:	0e1b      	lsrs	r3, r3, #24
 8003912:	f003 030f 	and.w	r3, r3, #15
 8003916:	4a48      	ldr	r2, [pc, #288]	@ (8003a38 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 8003918:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800391c:	637b      	str	r3, [r7, #52]	@ 0x34
 800391e:	f000 bdb6 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 8003922:	2300      	movs	r3, #0
 8003924:	637b      	str	r3, [r7, #52]	@ 0x34
 8003926:	f000 bdb2 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 800392a:	4b41      	ldr	r3, [pc, #260]	@ (8003a30 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003932:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003936:	d107      	bne.n	8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8003938:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800393a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800393e:	d103      	bne.n	8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
    {
      frequency = HSE_VALUE;
 8003940:	4b3c      	ldr	r3, [pc, #240]	@ (8003a34 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8003942:	637b      	str	r3, [r7, #52]	@ 0x34
 8003944:	f000 bda3 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8003948:	4b39      	ldr	r3, [pc, #228]	@ (8003a30 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003950:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003954:	d107      	bne.n	8003966 <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
 8003956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003958:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800395c:	d103      	bne.n	8003966 <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
    {
      frequency = HSI_VALUE;
 800395e:	4b35      	ldr	r3, [pc, #212]	@ (8003a34 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8003960:	637b      	str	r3, [r7, #52]	@ 0x34
 8003962:	f000 bd94 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 8003966:	2300      	movs	r3, #0
 8003968:	637b      	str	r3, [r7, #52]	@ 0x34
 800396a:	f000 bd90 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 800396e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003972:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8003976:	430b      	orrs	r3, r1
 8003978:	d160      	bne.n	8003a3c <HAL_RCCEx_GetPeriphCLKFreq+0x814>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 800397a:	4b2d      	ldr	r3, [pc, #180]	@ (8003a30 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800397c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003980:	f003 0307 	and.w	r3, r3, #7
 8003984:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8003986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003988:	2b04      	cmp	r3, #4
 800398a:	d84c      	bhi.n	8003a26 <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
 800398c:	a201      	add	r2, pc, #4	@ (adr r2, 8003994 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>)
 800398e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003992:	bf00      	nop
 8003994:	080039cd 	.word	0x080039cd
 8003998:	080039a9 	.word	0x080039a9
 800399c:	080039bb 	.word	0x080039bb
 80039a0:	080039d7 	.word	0x080039d7
 80039a4:	080039e1 	.word	0x080039e1
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80039a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80039ac:	4618      	mov	r0, r3
 80039ae:	f7ff f82d 	bl	8002a0c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80039b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039b4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80039b6:	f000 bd6a 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80039ba:	f107 030c 	add.w	r3, r7, #12
 80039be:	4618      	mov	r0, r3
 80039c0:	f7ff fad8 	bl	8002f74 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80039c8:	f000 bd61 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 80039cc:	f7fe ff42 	bl	8002854 <HAL_RCC_GetHCLKFreq>
 80039d0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80039d2:	f000 bd5c 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80039d6:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80039da:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80039dc:	f000 bd57 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80039e0:	4b13      	ldr	r3, [pc, #76]	@ (8003a30 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f003 0320 	and.w	r3, r3, #32
 80039e8:	2b20      	cmp	r3, #32
 80039ea:	d118      	bne.n	8003a1e <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80039ec:	4b10      	ldr	r3, [pc, #64]	@ (8003a30 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d005      	beq.n	8003a04 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
 80039f8:	4b0d      	ldr	r3, [pc, #52]	@ (8003a30 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80039fa:	689b      	ldr	r3, [r3, #8]
 80039fc:	0e1b      	lsrs	r3, r3, #24
 80039fe:	f003 030f 	and.w	r3, r3, #15
 8003a02:	e006      	b.n	8003a12 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
 8003a04:	4b0a      	ldr	r3, [pc, #40]	@ (8003a30 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8003a06:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003a0a:	041b      	lsls	r3, r3, #16
 8003a0c:	0e1b      	lsrs	r3, r3, #24
 8003a0e:	f003 030f 	and.w	r3, r3, #15
 8003a12:	4a09      	ldr	r2, [pc, #36]	@ (8003a38 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 8003a14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a18:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8003a1a:	f000 bd38 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003a22:	f000 bd34 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8003a26:	2300      	movs	r3, #0
 8003a28:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003a2a:	f000 bd30 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8003a2e:	bf00      	nop
 8003a30:	46020c00 	.word	0x46020c00
 8003a34:	00f42400 	.word	0x00f42400
 8003a38:	080050bc 	.word	0x080050bc
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 8003a3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a40:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8003a44:	430b      	orrs	r3, r1
 8003a46:	d167      	bne.n	8003b18 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 8003a48:	4ba0      	ldr	r3, [pc, #640]	@ (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003a4a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003a4e:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8003a52:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8003a54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a56:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003a5a:	d036      	beq.n	8003aca <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8003a5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a5e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003a62:	d855      	bhi.n	8003b10 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8003a64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a66:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003a6a:	d029      	beq.n	8003ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
 8003a6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a6e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003a72:	d84d      	bhi.n	8003b10 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8003a74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a76:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003a7a:	d013      	beq.n	8003aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
 8003a7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a7e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003a82:	d845      	bhi.n	8003b10 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8003a84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d015      	beq.n	8003ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x88e>
 8003a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a90:	d13e      	bne.n	8003b10 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8003a92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003a96:	4618      	mov	r0, r3
 8003a98:	f7fe ffb8 	bl	8002a0c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8003a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a9e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003aa0:	f000 bcf5 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003aa4:	f107 030c 	add.w	r3, r7, #12
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f7ff fa63 	bl	8002f74 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8003aae:	693b      	ldr	r3, [r7, #16]
 8003ab0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003ab2:	f000 bcec 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8003ab6:	f7fe fecd 	bl	8002854 <HAL_RCC_GetHCLKFreq>
 8003aba:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8003abc:	f000 bce7 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8003ac0:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8003ac4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003ac6:	f000 bce2 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8003aca:	4b80      	ldr	r3, [pc, #512]	@ (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f003 0320 	and.w	r3, r3, #32
 8003ad2:	2b20      	cmp	r3, #32
 8003ad4:	d118      	bne.n	8003b08 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8003ad6:	4b7d      	ldr	r3, [pc, #500]	@ (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003ad8:	689b      	ldr	r3, [r3, #8]
 8003ada:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d005      	beq.n	8003aee <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8003ae2:	4b7a      	ldr	r3, [pc, #488]	@ (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	0e1b      	lsrs	r3, r3, #24
 8003ae8:	f003 030f 	and.w	r3, r3, #15
 8003aec:	e006      	b.n	8003afc <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
 8003aee:	4b77      	ldr	r3, [pc, #476]	@ (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003af0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003af4:	041b      	lsls	r3, r3, #16
 8003af6:	0e1b      	lsrs	r3, r3, #24
 8003af8:	f003 030f 	and.w	r3, r3, #15
 8003afc:	4a74      	ldr	r2, [pc, #464]	@ (8003cd0 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8003afe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b02:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8003b04:	f000 bcc3 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003b0c:	f000 bcbf 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8003b10:	2300      	movs	r3, #0
 8003b12:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003b14:	f000 bcbb 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 8003b18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b1c:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8003b20:	430b      	orrs	r3, r1
 8003b22:	d14c      	bne.n	8003bbe <HAL_RCCEx_GetPeriphCLKFreq+0x996>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8003b24:	4b69      	ldr	r3, [pc, #420]	@ (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003b26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b2a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003b2e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8003b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d104      	bne.n	8003b40 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8003b36:	f7fe fea7 	bl	8002888 <HAL_RCC_GetPCLK1Freq>
 8003b3a:	6378      	str	r0, [r7, #52]	@ 0x34
 8003b3c:	f000 bca7 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8003b40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b46:	d104      	bne.n	8003b52 <HAL_RCCEx_GetPeriphCLKFreq+0x92a>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8003b48:	f7fe fd82 	bl	8002650 <HAL_RCC_GetSysClockFreq>
 8003b4c:	6378      	str	r0, [r7, #52]	@ 0x34
 8003b4e:	f000 bc9e 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8003b52:	4b5e      	ldr	r3, [pc, #376]	@ (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b5e:	d107      	bne.n	8003b70 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
 8003b60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b62:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b66:	d103      	bne.n	8003b70 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
    {
      frequency = HSI_VALUE;
 8003b68:	4b5a      	ldr	r3, [pc, #360]	@ (8003cd4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003b6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b6c:	f000 bc8f 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 8003b70:	4b56      	ldr	r3, [pc, #344]	@ (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f003 0320 	and.w	r3, r3, #32
 8003b78:	2b20      	cmp	r3, #32
 8003b7a:	d11c      	bne.n	8003bb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
 8003b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b7e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003b82:	d118      	bne.n	8003bb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8003b84:	4b51      	ldr	r3, [pc, #324]	@ (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d005      	beq.n	8003b9c <HAL_RCCEx_GetPeriphCLKFreq+0x974>
 8003b90:	4b4e      	ldr	r3, [pc, #312]	@ (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	0e1b      	lsrs	r3, r3, #24
 8003b96:	f003 030f 	and.w	r3, r3, #15
 8003b9a:	e006      	b.n	8003baa <HAL_RCCEx_GetPeriphCLKFreq+0x982>
 8003b9c:	4b4b      	ldr	r3, [pc, #300]	@ (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003b9e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003ba2:	041b      	lsls	r3, r3, #16
 8003ba4:	0e1b      	lsrs	r3, r3, #24
 8003ba6:	f003 030f 	and.w	r3, r3, #15
 8003baa:	4a49      	ldr	r2, [pc, #292]	@ (8003cd0 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8003bac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bb0:	637b      	str	r3, [r7, #52]	@ 0x34
 8003bb2:	f000 bc6c 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	637b      	str	r3, [r7, #52]	@ 0x34
 8003bba:	f000 bc68 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 8003bbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003bc2:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 8003bc6:	430b      	orrs	r3, r1
 8003bc8:	d14c      	bne.n	8003c64 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8003bca:	4b40      	ldr	r3, [pc, #256]	@ (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003bcc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003bd0:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003bd4:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8003bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d104      	bne.n	8003be6 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8003bdc:	f7fe fe54 	bl	8002888 <HAL_RCC_GetPCLK1Freq>
 8003be0:	6378      	str	r0, [r7, #52]	@ 0x34
 8003be2:	f000 bc54 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8003be6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003be8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003bec:	d104      	bne.n	8003bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8003bee:	f7fe fd2f 	bl	8002650 <HAL_RCC_GetSysClockFreq>
 8003bf2:	6378      	str	r0, [r7, #52]	@ 0x34
 8003bf4:	f000 bc4b 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8003bf8:	4b34      	ldr	r3, [pc, #208]	@ (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c04:	d107      	bne.n	8003c16 <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
 8003c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c0c:	d103      	bne.n	8003c16 <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
    {
      frequency = HSI_VALUE;
 8003c0e:	4b31      	ldr	r3, [pc, #196]	@ (8003cd4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003c10:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c12:	f000 bc3c 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 8003c16:	4b2d      	ldr	r3, [pc, #180]	@ (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f003 0320 	and.w	r3, r3, #32
 8003c1e:	2b20      	cmp	r3, #32
 8003c20:	d11c      	bne.n	8003c5c <HAL_RCCEx_GetPeriphCLKFreq+0xa34>
 8003c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c24:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003c28:	d118      	bne.n	8003c5c <HAL_RCCEx_GetPeriphCLKFreq+0xa34>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8003c2a:	4b28      	ldr	r3, [pc, #160]	@ (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d005      	beq.n	8003c42 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8003c36:	4b25      	ldr	r3, [pc, #148]	@ (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003c38:	689b      	ldr	r3, [r3, #8]
 8003c3a:	0e1b      	lsrs	r3, r3, #24
 8003c3c:	f003 030f 	and.w	r3, r3, #15
 8003c40:	e006      	b.n	8003c50 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>
 8003c42:	4b22      	ldr	r3, [pc, #136]	@ (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003c44:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003c48:	041b      	lsls	r3, r3, #16
 8003c4a:	0e1b      	lsrs	r3, r3, #24
 8003c4c:	f003 030f 	and.w	r3, r3, #15
 8003c50:	4a1f      	ldr	r2, [pc, #124]	@ (8003cd0 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8003c52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c56:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c58:	f000 bc19 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c60:	f000 bc15 	b.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 8003c64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003c68:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8003c6c:	430b      	orrs	r3, r1
 8003c6e:	d157      	bne.n	8003d20 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8003c70:	4b16      	ldr	r3, [pc, #88]	@ (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003c72:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003c76:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003c7a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8003c7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c7e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003c80:	d02a      	beq.n	8003cd8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
 8003c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c84:	2bc0      	cmp	r3, #192	@ 0xc0
 8003c86:	d848      	bhi.n	8003d1a <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 8003c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c8a:	2b80      	cmp	r3, #128	@ 0x80
 8003c8c:	d00d      	beq.n	8003caa <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8003c8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c90:	2b80      	cmp	r3, #128	@ 0x80
 8003c92:	d842      	bhi.n	8003d1a <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 8003c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d003      	beq.n	8003ca2 <HAL_RCCEx_GetPeriphCLKFreq+0xa7a>
 8003c9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c9c:	2b40      	cmp	r3, #64	@ 0x40
 8003c9e:	d011      	beq.n	8003cc4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8003ca0:	e03b      	b.n	8003d1a <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 8003ca2:	f7fe fe19 	bl	80028d8 <HAL_RCC_GetPCLK3Freq>
 8003ca6:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8003ca8:	e3f1      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003caa:	4b08      	ldr	r3, [pc, #32]	@ (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cb2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cb6:	d102      	bne.n	8003cbe <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSI_VALUE;
 8003cb8:	4b06      	ldr	r3, [pc, #24]	@ (8003cd4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003cba:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8003cbc:	e3e7      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003cc2:	e3e4      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8003cc4:	f7fe fcc4 	bl	8002650 <HAL_RCC_GetSysClockFreq>
 8003cc8:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8003cca:	e3e0      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8003ccc:	46020c00 	.word	0x46020c00
 8003cd0:	080050bc 	.word	0x080050bc
 8003cd4:	00f42400 	.word	0x00f42400
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8003cd8:	4ba3      	ldr	r3, [pc, #652]	@ (8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f003 0320 	and.w	r3, r3, #32
 8003ce0:	2b20      	cmp	r3, #32
 8003ce2:	d117      	bne.n	8003d14 <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8003ce4:	4ba0      	ldr	r3, [pc, #640]	@ (8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003ce6:	689b      	ldr	r3, [r3, #8]
 8003ce8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d005      	beq.n	8003cfc <HAL_RCCEx_GetPeriphCLKFreq+0xad4>
 8003cf0:	4b9d      	ldr	r3, [pc, #628]	@ (8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	0e1b      	lsrs	r3, r3, #24
 8003cf6:	f003 030f 	and.w	r3, r3, #15
 8003cfa:	e006      	b.n	8003d0a <HAL_RCCEx_GetPeriphCLKFreq+0xae2>
 8003cfc:	4b9a      	ldr	r3, [pc, #616]	@ (8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003cfe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003d02:	041b      	lsls	r3, r3, #16
 8003d04:	0e1b      	lsrs	r3, r3, #24
 8003d06:	f003 030f 	and.w	r3, r3, #15
 8003d0a:	4a98      	ldr	r2, [pc, #608]	@ (8003f6c <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8003d0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d10:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8003d12:	e3bc      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8003d14:	2300      	movs	r3, #0
 8003d16:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003d18:	e3b9      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      default:
      {
        frequency = 0U;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003d1e:	e3b6      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 8003d20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003d24:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 8003d28:	430b      	orrs	r3, r1
 8003d2a:	d147      	bne.n	8003dbc <HAL_RCCEx_GetPeriphCLKFreq+0xb94>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8003d2c:	4b8e      	ldr	r3, [pc, #568]	@ (8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003d2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d32:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003d36:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 8003d38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d103      	bne.n	8003d46 <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8003d3e:	f7fe fda3 	bl	8002888 <HAL_RCC_GetPCLK1Freq>
 8003d42:	6378      	str	r0, [r7, #52]	@ 0x34
 8003d44:	e3a3      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 8003d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d48:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003d4c:	d103      	bne.n	8003d56 <HAL_RCCEx_GetPeriphCLKFreq+0xb2e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8003d4e:	f7fe fc7f 	bl	8002650 <HAL_RCC_GetSysClockFreq>
 8003d52:	6378      	str	r0, [r7, #52]	@ 0x34
 8003d54:	e39b      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8003d56:	4b84      	ldr	r3, [pc, #528]	@ (8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d62:	d106      	bne.n	8003d72 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
 8003d64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d6a:	d102      	bne.n	8003d72 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
    {
      frequency = HSI_VALUE;
 8003d6c:	4b80      	ldr	r3, [pc, #512]	@ (8003f70 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8003d6e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d70:	e38d      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 8003d72:	4b7d      	ldr	r3, [pc, #500]	@ (8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f003 0320 	and.w	r3, r3, #32
 8003d7a:	2b20      	cmp	r3, #32
 8003d7c:	d11b      	bne.n	8003db6 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
 8003d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d80:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003d84:	d117      	bne.n	8003db6 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8003d86:	4b78      	ldr	r3, [pc, #480]	@ (8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d005      	beq.n	8003d9e <HAL_RCCEx_GetPeriphCLKFreq+0xb76>
 8003d92:	4b75      	ldr	r3, [pc, #468]	@ (8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003d94:	689b      	ldr	r3, [r3, #8]
 8003d96:	0e1b      	lsrs	r3, r3, #24
 8003d98:	f003 030f 	and.w	r3, r3, #15
 8003d9c:	e006      	b.n	8003dac <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
 8003d9e:	4b72      	ldr	r3, [pc, #456]	@ (8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003da0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003da4:	041b      	lsls	r3, r3, #16
 8003da6:	0e1b      	lsrs	r3, r3, #24
 8003da8:	f003 030f 	and.w	r3, r3, #15
 8003dac:	4a6f      	ldr	r2, [pc, #444]	@ (8003f6c <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8003dae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003db2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003db4:	e36b      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 8003db6:	2300      	movs	r3, #0
 8003db8:	637b      	str	r3, [r7, #52]	@ 0x34
 8003dba:	e368      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 8003dbc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003dc0:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8003dc4:	430b      	orrs	r3, r1
 8003dc6:	d164      	bne.n	8003e92 <HAL_RCCEx_GetPeriphCLKFreq+0xc6a>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 8003dc8:	4b67      	ldr	r3, [pc, #412]	@ (8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003dca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003dce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003dd2:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 8003dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d120      	bne.n	8003e1c <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8003dda:	4b63      	ldr	r3, [pc, #396]	@ (8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 0320 	and.w	r3, r3, #32
 8003de2:	2b20      	cmp	r3, #32
 8003de4:	d117      	bne.n	8003e16 <HAL_RCCEx_GetPeriphCLKFreq+0xbee>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8003de6:	4b60      	ldr	r3, [pc, #384]	@ (8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003de8:	689b      	ldr	r3, [r3, #8]
 8003dea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d005      	beq.n	8003dfe <HAL_RCCEx_GetPeriphCLKFreq+0xbd6>
 8003df2:	4b5d      	ldr	r3, [pc, #372]	@ (8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003df4:	689b      	ldr	r3, [r3, #8]
 8003df6:	0e1b      	lsrs	r3, r3, #24
 8003df8:	f003 030f 	and.w	r3, r3, #15
 8003dfc:	e006      	b.n	8003e0c <HAL_RCCEx_GetPeriphCLKFreq+0xbe4>
 8003dfe:	4b5a      	ldr	r3, [pc, #360]	@ (8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003e00:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003e04:	041b      	lsls	r3, r3, #16
 8003e06:	0e1b      	lsrs	r3, r3, #24
 8003e08:	f003 030f 	and.w	r3, r3, #15
 8003e0c:	4a57      	ldr	r2, [pc, #348]	@ (8003f6c <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8003e0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e12:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e14:	e33b      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 8003e16:	2300      	movs	r3, #0
 8003e18:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e1a:	e338      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 8003e1c:	4b52      	ldr	r3, [pc, #328]	@ (8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003e1e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e22:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e26:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003e2a:	d112      	bne.n	8003e52 <HAL_RCCEx_GetPeriphCLKFreq+0xc2a>
 8003e2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e32:	d10e      	bne.n	8003e52 <HAL_RCCEx_GetPeriphCLKFreq+0xc2a>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8003e34:	4b4c      	ldr	r3, [pc, #304]	@ (8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003e36:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e3e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003e42:	d102      	bne.n	8003e4a <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
      {
        frequency = LSI_VALUE / 128U;
 8003e44:	23fa      	movs	r3, #250	@ 0xfa
 8003e46:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8003e48:	e321      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 8003e4a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003e4e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8003e50:	e31d      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 8003e52:	4b45      	ldr	r3, [pc, #276]	@ (8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e5e:	d106      	bne.n	8003e6e <HAL_RCCEx_GetPeriphCLKFreq+0xc46>
 8003e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e62:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e66:	d102      	bne.n	8003e6e <HAL_RCCEx_GetPeriphCLKFreq+0xc46>
    {
      frequency = HSI_VALUE;
 8003e68:	4b41      	ldr	r3, [pc, #260]	@ (8003f70 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8003e6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e6c:	e30f      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 8003e6e:	4b3e      	ldr	r3, [pc, #248]	@ (8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003e70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e74:	f003 0302 	and.w	r3, r3, #2
 8003e78:	2b02      	cmp	r3, #2
 8003e7a:	d107      	bne.n	8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
 8003e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e7e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e82:	d103      	bne.n	8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
    {
      frequency = LSE_VALUE;
 8003e84:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e88:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e8a:	e300      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e90:	e2fd      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 8003e92:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e96:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8003e9a:	430b      	orrs	r3, r1
 8003e9c:	d16a      	bne.n	8003f74 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8003e9e:	4b32      	ldr	r3, [pc, #200]	@ (8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003ea0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003ea4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003ea8:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 8003eaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d120      	bne.n	8003ef2 <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8003eb0:	4b2d      	ldr	r3, [pc, #180]	@ (8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 0320 	and.w	r3, r3, #32
 8003eb8:	2b20      	cmp	r3, #32
 8003eba:	d117      	bne.n	8003eec <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8003ebc:	4b2a      	ldr	r3, [pc, #168]	@ (8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d005      	beq.n	8003ed4 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
 8003ec8:	4b27      	ldr	r3, [pc, #156]	@ (8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	0e1b      	lsrs	r3, r3, #24
 8003ece:	f003 030f 	and.w	r3, r3, #15
 8003ed2:	e006      	b.n	8003ee2 <HAL_RCCEx_GetPeriphCLKFreq+0xcba>
 8003ed4:	4b24      	ldr	r3, [pc, #144]	@ (8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003ed6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003eda:	041b      	lsls	r3, r3, #16
 8003edc:	0e1b      	lsrs	r3, r3, #24
 8003ede:	f003 030f 	and.w	r3, r3, #15
 8003ee2:	4a22      	ldr	r2, [pc, #136]	@ (8003f6c <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8003ee4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ee8:	637b      	str	r3, [r7, #52]	@ 0x34
 8003eea:	e2d0      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 8003eec:	2300      	movs	r3, #0
 8003eee:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ef0:	e2cd      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8003ef2:	4b1d      	ldr	r3, [pc, #116]	@ (8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003ef4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ef8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003efc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f00:	d112      	bne.n	8003f28 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
 8003f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f08:	d10e      	bne.n	8003f28 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8003f0a:	4b17      	ldr	r3, [pc, #92]	@ (8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003f0c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f14:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003f18:	d102      	bne.n	8003f20 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
      {
        frequency = LSI_VALUE / 128U;
 8003f1a:	23fa      	movs	r3, #250	@ 0xfa
 8003f1c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8003f1e:	e2b6      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 8003f20:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003f24:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8003f26:	e2b2      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8003f28:	4b0f      	ldr	r3, [pc, #60]	@ (8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f34:	d106      	bne.n	8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
 8003f36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f3c:	d102      	bne.n	8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
    {
      frequency = HSI_VALUE;
 8003f3e:	4b0c      	ldr	r3, [pc, #48]	@ (8003f70 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8003f40:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f42:	e2a4      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8003f44:	4b08      	ldr	r3, [pc, #32]	@ (8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003f46:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f4a:	f003 0302 	and.w	r3, r3, #2
 8003f4e:	2b02      	cmp	r3, #2
 8003f50:	d107      	bne.n	8003f62 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 8003f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f54:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003f58:	d103      	bne.n	8003f62 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
    {
      frequency = LSE_VALUE;
 8003f5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f60:	e295      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 8003f62:	2300      	movs	r3, #0
 8003f64:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f66:	e292      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8003f68:	46020c00 	.word	0x46020c00
 8003f6c:	080050bc 	.word	0x080050bc
 8003f70:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 8003f74:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003f78:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8003f7c:	430b      	orrs	r3, r1
 8003f7e:	d147      	bne.n	8004010 <HAL_RCCEx_GetPeriphCLKFreq+0xde8>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8003f80:	4b9a      	ldr	r3, [pc, #616]	@ (80041ec <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8003f82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003f86:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8003f8a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8003f8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d103      	bne.n	8003f9a <HAL_RCCEx_GetPeriphCLKFreq+0xd72>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8003f92:	f7fe fc79 	bl	8002888 <HAL_RCC_GetPCLK1Freq>
 8003f96:	6378      	str	r0, [r7, #52]	@ 0x34
 8003f98:	e279      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 8003f9a:	4b94      	ldr	r3, [pc, #592]	@ (80041ec <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8003f9c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003fa0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003fa4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003fa8:	d112      	bne.n	8003fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
 8003faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fac:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003fb0:	d10e      	bne.n	8003fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8003fb2:	4b8e      	ldr	r3, [pc, #568]	@ (80041ec <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8003fb4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003fb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fbc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003fc0:	d102      	bne.n	8003fc8 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
      {
        frequency = LSI_VALUE / 128U;
 8003fc2:	23fa      	movs	r3, #250	@ 0xfa
 8003fc4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8003fc6:	e262      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 8003fc8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003fcc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8003fce:	e25e      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8003fd0:	4b86      	ldr	r3, [pc, #536]	@ (80041ec <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fdc:	d106      	bne.n	8003fec <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>
 8003fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fe0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003fe4:	d102      	bne.n	8003fec <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>
    {
      frequency = HSI_VALUE;
 8003fe6:	4b82      	ldr	r3, [pc, #520]	@ (80041f0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8003fe8:	637b      	str	r3, [r7, #52]	@ 0x34
 8003fea:	e250      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8003fec:	4b7f      	ldr	r3, [pc, #508]	@ (80041ec <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8003fee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ff2:	f003 0302 	and.w	r3, r3, #2
 8003ff6:	2b02      	cmp	r3, #2
 8003ff8:	d107      	bne.n	800400a <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
 8003ffa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ffc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004000:	d103      	bne.n	800400a <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
    {
      frequency = LSE_VALUE;
 8004002:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004006:	637b      	str	r3, [r7, #52]	@ 0x34
 8004008:	e241      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 800400a:	2300      	movs	r3, #0
 800400c:	637b      	str	r3, [r7, #52]	@ 0x34
 800400e:	e23e      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 8004010:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004014:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8004018:	430b      	orrs	r3, r1
 800401a:	d12d      	bne.n	8004078 <HAL_RCCEx_GetPeriphCLKFreq+0xe50>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 800401c:	4b73      	ldr	r3, [pc, #460]	@ (80041ec <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800401e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004022:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8004026:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 8004028:	4b70      	ldr	r3, [pc, #448]	@ (80041ec <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004030:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004034:	d105      	bne.n	8004042 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
 8004036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004038:	2b00      	cmp	r3, #0
 800403a:	d102      	bne.n	8004042 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
    {
      frequency = HSE_VALUE;
 800403c:	4b6c      	ldr	r3, [pc, #432]	@ (80041f0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 800403e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004040:	e225      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 8004042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004044:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004048:	d107      	bne.n	800405a <HAL_RCCEx_GetPeriphCLKFreq+0xe32>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800404a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800404e:	4618      	mov	r0, r3
 8004050:	f7fe fcdc 	bl	8002a0c <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 8004054:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004056:	637b      	str	r3, [r7, #52]	@ 0x34
 8004058:	e219      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 800405a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800405c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004060:	d107      	bne.n	8004072 <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004062:	f107 0318 	add.w	r3, r7, #24
 8004066:	4618      	mov	r0, r3
 8004068:	f7fe fe2a 	bl	8002cc0 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 800406c:	69bb      	ldr	r3, [r7, #24]
 800406e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004070:	e20d      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 8004072:	2300      	movs	r3, #0
 8004074:	637b      	str	r3, [r7, #52]	@ 0x34
 8004076:	e20a      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 8004078:	e9d7 2300 	ldrd	r2, r3, [r7]
 800407c:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 8004080:	430b      	orrs	r3, r1
 8004082:	d156      	bne.n	8004132 <HAL_RCCEx_GetPeriphCLKFreq+0xf0a>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8004084:	4b59      	ldr	r3, [pc, #356]	@ (80041ec <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8004086:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800408a:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800408e:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8004090:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004092:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004096:	d028      	beq.n	80040ea <HAL_RCCEx_GetPeriphCLKFreq+0xec2>
 8004098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800409a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800409e:	d845      	bhi.n	800412c <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
 80040a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040a2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80040a6:	d013      	beq.n	80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0xea8>
 80040a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040aa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80040ae:	d83d      	bhi.n	800412c <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
 80040b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d004      	beq.n	80040c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe98>
 80040b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80040bc:	d004      	beq.n	80040c8 <HAL_RCCEx_GetPeriphCLKFreq+0xea0>
 80040be:	e035      	b.n	800412c <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 80040c0:	f7fe fbf6 	bl	80028b0 <HAL_RCC_GetPCLK2Freq>
 80040c4:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80040c6:	e1e2      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80040c8:	f7fe fac2 	bl	8002650 <HAL_RCC_GetSysClockFreq>
 80040cc:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80040ce:	e1de      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80040d0:	4b46      	ldr	r3, [pc, #280]	@ (80041ec <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040dc:	d102      	bne.n	80040e4 <HAL_RCCEx_GetPeriphCLKFreq+0xebc>
        {
          frequency = HSI_VALUE;
 80040de:	4b44      	ldr	r3, [pc, #272]	@ (80041f0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 80040e0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80040e2:	e1d4      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80040e4:	2300      	movs	r3, #0
 80040e6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80040e8:	e1d1      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80040ea:	4b40      	ldr	r3, [pc, #256]	@ (80041ec <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f003 0320 	and.w	r3, r3, #32
 80040f2:	2b20      	cmp	r3, #32
 80040f4:	d117      	bne.n	8004126 <HAL_RCCEx_GetPeriphCLKFreq+0xefe>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80040f6:	4b3d      	ldr	r3, [pc, #244]	@ (80041ec <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d005      	beq.n	800410e <HAL_RCCEx_GetPeriphCLKFreq+0xee6>
 8004102:	4b3a      	ldr	r3, [pc, #232]	@ (80041ec <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	0e1b      	lsrs	r3, r3, #24
 8004108:	f003 030f 	and.w	r3, r3, #15
 800410c:	e006      	b.n	800411c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
 800410e:	4b37      	ldr	r3, [pc, #220]	@ (80041ec <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8004110:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004114:	041b      	lsls	r3, r3, #16
 8004116:	0e1b      	lsrs	r3, r3, #24
 8004118:	f003 030f 	and.w	r3, r3, #15
 800411c:	4a35      	ldr	r2, [pc, #212]	@ (80041f4 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>)
 800411e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004122:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004124:	e1b3      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8004126:	2300      	movs	r3, #0
 8004128:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800412a:	e1b0      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 800412c:	2300      	movs	r3, #0
 800412e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004130:	e1ad      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 8004132:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004136:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 800413a:	430b      	orrs	r3, r1
 800413c:	d15c      	bne.n	80041f8 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 800413e:	4b2b      	ldr	r3, [pc, #172]	@ (80041ec <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8004140:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004144:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004148:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 800414a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800414c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004150:	d028      	beq.n	80041a4 <HAL_RCCEx_GetPeriphCLKFreq+0xf7c>
 8004152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004154:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004158:	d845      	bhi.n	80041e6 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 800415a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800415c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004160:	d013      	beq.n	800418a <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
 8004162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004164:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004168:	d83d      	bhi.n	80041e6 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 800416a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800416c:	2b00      	cmp	r3, #0
 800416e:	d004      	beq.n	800417a <HAL_RCCEx_GetPeriphCLKFreq+0xf52>
 8004170:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004172:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004176:	d004      	beq.n	8004182 <HAL_RCCEx_GetPeriphCLKFreq+0xf5a>
 8004178:	e035      	b.n	80041e6 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 800417a:	f7fe fb85 	bl	8002888 <HAL_RCC_GetPCLK1Freq>
 800417e:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8004180:	e185      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8004182:	f7fe fa65 	bl	8002650 <HAL_RCC_GetSysClockFreq>
 8004186:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8004188:	e181      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800418a:	4b18      	ldr	r3, [pc, #96]	@ (80041ec <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004192:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004196:	d102      	bne.n	800419e <HAL_RCCEx_GetPeriphCLKFreq+0xf76>
        {
          frequency = HSI_VALUE;
 8004198:	4b15      	ldr	r3, [pc, #84]	@ (80041f0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 800419a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800419c:	e177      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 800419e:	2300      	movs	r3, #0
 80041a0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80041a2:	e174      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80041a4:	4b11      	ldr	r3, [pc, #68]	@ (80041ec <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f003 0320 	and.w	r3, r3, #32
 80041ac:	2b20      	cmp	r3, #32
 80041ae:	d117      	bne.n	80041e0 <HAL_RCCEx_GetPeriphCLKFreq+0xfb8>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80041b0:	4b0e      	ldr	r3, [pc, #56]	@ (80041ec <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d005      	beq.n	80041c8 <HAL_RCCEx_GetPeriphCLKFreq+0xfa0>
 80041bc:	4b0b      	ldr	r3, [pc, #44]	@ (80041ec <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80041be:	689b      	ldr	r3, [r3, #8]
 80041c0:	0e1b      	lsrs	r3, r3, #24
 80041c2:	f003 030f 	and.w	r3, r3, #15
 80041c6:	e006      	b.n	80041d6 <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
 80041c8:	4b08      	ldr	r3, [pc, #32]	@ (80041ec <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80041ca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80041ce:	041b      	lsls	r3, r3, #16
 80041d0:	0e1b      	lsrs	r3, r3, #24
 80041d2:	f003 030f 	and.w	r3, r3, #15
 80041d6:	4a07      	ldr	r2, [pc, #28]	@ (80041f4 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>)
 80041d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041dc:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80041de:	e156      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80041e0:	2300      	movs	r3, #0
 80041e2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80041e4:	e153      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 80041e6:	2300      	movs	r3, #0
 80041e8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80041ea:	e150      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 80041ec:	46020c00 	.word	0x46020c00
 80041f0:	00f42400 	.word	0x00f42400
 80041f4:	080050bc 	.word	0x080050bc
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 80041f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80041fc:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8004200:	430b      	orrs	r3, r1
 8004202:	d176      	bne.n	80042f2 <HAL_RCCEx_GetPeriphCLKFreq+0x10ca>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8004204:	4ba4      	ldr	r3, [pc, #656]	@ (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004206:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800420a:	f003 0318 	and.w	r3, r3, #24
 800420e:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8004210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004212:	2b18      	cmp	r3, #24
 8004214:	d86a      	bhi.n	80042ec <HAL_RCCEx_GetPeriphCLKFreq+0x10c4>
 8004216:	a201      	add	r2, pc, #4	@ (adr r2, 800421c <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8004218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800421c:	08004281 	.word	0x08004281
 8004220:	080042ed 	.word	0x080042ed
 8004224:	080042ed 	.word	0x080042ed
 8004228:	080042ed 	.word	0x080042ed
 800422c:	080042ed 	.word	0x080042ed
 8004230:	080042ed 	.word	0x080042ed
 8004234:	080042ed 	.word	0x080042ed
 8004238:	080042ed 	.word	0x080042ed
 800423c:	08004289 	.word	0x08004289
 8004240:	080042ed 	.word	0x080042ed
 8004244:	080042ed 	.word	0x080042ed
 8004248:	080042ed 	.word	0x080042ed
 800424c:	080042ed 	.word	0x080042ed
 8004250:	080042ed 	.word	0x080042ed
 8004254:	080042ed 	.word	0x080042ed
 8004258:	080042ed 	.word	0x080042ed
 800425c:	08004291 	.word	0x08004291
 8004260:	080042ed 	.word	0x080042ed
 8004264:	080042ed 	.word	0x080042ed
 8004268:	080042ed 	.word	0x080042ed
 800426c:	080042ed 	.word	0x080042ed
 8004270:	080042ed 	.word	0x080042ed
 8004274:	080042ed 	.word	0x080042ed
 8004278:	080042ed 	.word	0x080042ed
 800427c:	080042ab 	.word	0x080042ab
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 8004280:	f7fe fb2a 	bl	80028d8 <HAL_RCC_GetPCLK3Freq>
 8004284:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8004286:	e102      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8004288:	f7fe f9e2 	bl	8002650 <HAL_RCC_GetSysClockFreq>
 800428c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800428e:	e0fe      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004290:	4b81      	ldr	r3, [pc, #516]	@ (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004298:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800429c:	d102      	bne.n	80042a4 <HAL_RCCEx_GetPeriphCLKFreq+0x107c>
        {
          frequency = HSI_VALUE;
 800429e:	4b7f      	ldr	r3, [pc, #508]	@ (800449c <HAL_RCCEx_GetPeriphCLKFreq+0x1274>)
 80042a0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80042a2:	e0f4      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80042a4:	2300      	movs	r3, #0
 80042a6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80042a8:	e0f1      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80042aa:	4b7b      	ldr	r3, [pc, #492]	@ (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f003 0320 	and.w	r3, r3, #32
 80042b2:	2b20      	cmp	r3, #32
 80042b4:	d117      	bne.n	80042e6 <HAL_RCCEx_GetPeriphCLKFreq+0x10be>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80042b6:	4b78      	ldr	r3, [pc, #480]	@ (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d005      	beq.n	80042ce <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 80042c2:	4b75      	ldr	r3, [pc, #468]	@ (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80042c4:	689b      	ldr	r3, [r3, #8]
 80042c6:	0e1b      	lsrs	r3, r3, #24
 80042c8:	f003 030f 	and.w	r3, r3, #15
 80042cc:	e006      	b.n	80042dc <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>
 80042ce:	4b72      	ldr	r3, [pc, #456]	@ (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80042d0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80042d4:	041b      	lsls	r3, r3, #16
 80042d6:	0e1b      	lsrs	r3, r3, #24
 80042d8:	f003 030f 	and.w	r3, r3, #15
 80042dc:	4a70      	ldr	r2, [pc, #448]	@ (80044a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 80042de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042e2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80042e4:	e0d3      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80042e6:	2300      	movs	r3, #0
 80042e8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80042ea:	e0d0      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 80042ec:	2300      	movs	r3, #0
 80042ee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80042f0:	e0cd      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 80042f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80042f6:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 80042fa:	430b      	orrs	r3, r1
 80042fc:	d155      	bne.n	80043aa <HAL_RCCEx_GetPeriphCLKFreq+0x1182>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 80042fe:	4b66      	ldr	r3, [pc, #408]	@ (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004300:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004304:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8004308:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800430a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800430c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004310:	d013      	beq.n	800433a <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
 8004312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004314:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004318:	d844      	bhi.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
 800431a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800431c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004320:	d013      	beq.n	800434a <HAL_RCCEx_GetPeriphCLKFreq+0x1122>
 8004322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004324:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004328:	d83c      	bhi.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
 800432a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800432c:	2b00      	cmp	r3, #0
 800432e:	d014      	beq.n	800435a <HAL_RCCEx_GetPeriphCLKFreq+0x1132>
 8004330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004332:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004336:	d014      	beq.n	8004362 <HAL_RCCEx_GetPeriphCLKFreq+0x113a>
 8004338:	e034      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800433a:	f107 0318 	add.w	r3, r7, #24
 800433e:	4618      	mov	r0, r3
 8004340:	f7fe fcbe 	bl	8002cc0 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8004344:	69fb      	ldr	r3, [r7, #28]
 8004346:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004348:	e0a1      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800434a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800434e:	4618      	mov	r0, r3
 8004350:	f7fe fb5c 	bl	8002a0c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8004354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004356:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004358:	e099      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800435a:	f7fe f979 	bl	8002650 <HAL_RCC_GetSysClockFreq>
 800435e:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8004360:	e095      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004362:	4b4d      	ldr	r3, [pc, #308]	@ (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0320 	and.w	r3, r3, #32
 800436a:	2b20      	cmp	r3, #32
 800436c:	d117      	bne.n	800439e <HAL_RCCEx_GetPeriphCLKFreq+0x1176>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800436e:	4b4a      	ldr	r3, [pc, #296]	@ (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004376:	2b00      	cmp	r3, #0
 8004378:	d005      	beq.n	8004386 <HAL_RCCEx_GetPeriphCLKFreq+0x115e>
 800437a:	4b47      	ldr	r3, [pc, #284]	@ (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	0e1b      	lsrs	r3, r3, #24
 8004380:	f003 030f 	and.w	r3, r3, #15
 8004384:	e006      	b.n	8004394 <HAL_RCCEx_GetPeriphCLKFreq+0x116c>
 8004386:	4b44      	ldr	r3, [pc, #272]	@ (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004388:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800438c:	041b      	lsls	r3, r3, #16
 800438e:	0e1b      	lsrs	r3, r3, #24
 8004390:	f003 030f 	and.w	r3, r3, #15
 8004394:	4a42      	ldr	r2, [pc, #264]	@ (80044a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 8004396:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800439a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800439c:	e077      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 800439e:	2300      	movs	r3, #0
 80043a0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80043a2:	e074      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 80043a4:	2300      	movs	r3, #0
 80043a6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80043a8:	e071      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 80043aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80043ae:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 80043b2:	430b      	orrs	r3, r1
 80043b4:	d131      	bne.n	800441a <HAL_RCCEx_GetPeriphCLKFreq+0x11f2>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 80043b6:	4b38      	ldr	r3, [pc, #224]	@ (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80043b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80043bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80043c0:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 80043c2:	4b35      	ldr	r3, [pc, #212]	@ (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80043c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043c8:	f003 0302 	and.w	r3, r3, #2
 80043cc:	2b02      	cmp	r3, #2
 80043ce:	d106      	bne.n	80043de <HAL_RCCEx_GetPeriphCLKFreq+0x11b6>
 80043d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d103      	bne.n	80043de <HAL_RCCEx_GetPeriphCLKFreq+0x11b6>
    {
      frequency = LSE_VALUE;
 80043d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80043da:	637b      	str	r3, [r7, #52]	@ 0x34
 80043dc:	e057      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 80043de:	4b2e      	ldr	r3, [pc, #184]	@ (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80043e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80043e8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80043ec:	d112      	bne.n	8004414 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
 80043ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80043f4:	d10e      	bne.n	8004414 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80043f6:	4b28      	ldr	r3, [pc, #160]	@ (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80043f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004400:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004404:	d102      	bne.n	800440c <HAL_RCCEx_GetPeriphCLKFreq+0x11e4>
      {
        frequency = LSI_VALUE / 128U;
 8004406:	23fa      	movs	r3, #250	@ 0xfa
 8004408:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800440a:	e040      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 800440c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004410:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004412:	e03c      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 8004414:	2300      	movs	r3, #0
 8004416:	637b      	str	r3, [r7, #52]	@ 0x34
 8004418:	e039      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 800441a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800441e:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8004422:	430b      	orrs	r3, r1
 8004424:	d131      	bne.n	800448a <HAL_RCCEx_GetPeriphCLKFreq+0x1262>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8004426:	4b1c      	ldr	r3, [pc, #112]	@ (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004428:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800442c:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004430:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8004432:	4b19      	ldr	r3, [pc, #100]	@ (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800443a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800443e:	d105      	bne.n	800444c <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
 8004440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004442:	2b00      	cmp	r3, #0
 8004444:	d102      	bne.n	800444c <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
    {
      frequency = HSI48_VALUE;
 8004446:	4b17      	ldr	r3, [pc, #92]	@ (80044a4 <HAL_RCCEx_GetPeriphCLKFreq+0x127c>)
 8004448:	637b      	str	r3, [r7, #52]	@ 0x34
 800444a:	e020      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 800444c:	4b12      	ldr	r3, [pc, #72]	@ (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004454:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004458:	d106      	bne.n	8004468 <HAL_RCCEx_GetPeriphCLKFreq+0x1240>
 800445a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800445c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004460:	d102      	bne.n	8004468 <HAL_RCCEx_GetPeriphCLKFreq+0x1240>
    {
      frequency = HSI48_VALUE >> 1U ;
 8004462:	4b11      	ldr	r3, [pc, #68]	@ (80044a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8004464:	637b      	str	r3, [r7, #52]	@ 0x34
 8004466:	e012      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 8004468:	4b0b      	ldr	r3, [pc, #44]	@ (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004470:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004474:	d106      	bne.n	8004484 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>
 8004476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004478:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800447c:	d102      	bne.n	8004484 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>
    {
      frequency = HSI_VALUE;
 800447e:	4b07      	ldr	r3, [pc, #28]	@ (800449c <HAL_RCCEx_GetPeriphCLKFreq+0x1274>)
 8004480:	637b      	str	r3, [r7, #52]	@ 0x34
 8004482:	e004      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 8004484:	2300      	movs	r3, #0
 8004486:	637b      	str	r3, [r7, #52]	@ 0x34
 8004488:	e001      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 800448a:	2300      	movs	r3, #0
 800448c:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 800448e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8004490:	4618      	mov	r0, r3
 8004492:	3738      	adds	r7, #56	@ 0x38
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}
 8004498:	46020c00 	.word	0x46020c00
 800449c:	00f42400 	.word	0x00f42400
 80044a0:	080050bc 	.word	0x080050bc
 80044a4:	02dc6c00 	.word	0x02dc6c00
 80044a8:	016e3600 	.word	0x016e3600

080044ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b082      	sub	sp, #8
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d101      	bne.n	80044be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e042      	b.n	8004544 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d106      	bne.n	80044d6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2200      	movs	r2, #0
 80044cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80044d0:	6878      	ldr	r0, [r7, #4]
 80044d2:	f000 f83b 	bl	800454c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2224      	movs	r2, #36	@ 0x24
 80044da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	681a      	ldr	r2, [r3, #0]
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f022 0201 	bic.w	r2, r2, #1
 80044ec:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d002      	beq.n	80044fc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80044f6:	6878      	ldr	r0, [r7, #4]
 80044f8:	f000 f9ca 	bl	8004890 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80044fc:	6878      	ldr	r0, [r7, #4]
 80044fe:	f000 f82f 	bl	8004560 <UART_SetConfig>
 8004502:	4603      	mov	r3, r0
 8004504:	2b01      	cmp	r3, #1
 8004506:	d101      	bne.n	800450c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	e01b      	b.n	8004544 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	685a      	ldr	r2, [r3, #4]
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800451a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	689a      	ldr	r2, [r3, #8]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800452a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	681a      	ldr	r2, [r3, #0]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f042 0201 	orr.w	r2, r2, #1
 800453a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800453c:	6878      	ldr	r0, [r7, #4]
 800453e:	f000 fa49 	bl	80049d4 <UART_CheckIdleState>
 8004542:	4603      	mov	r3, r0
}
 8004544:	4618      	mov	r0, r3
 8004546:	3708      	adds	r7, #8
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}

0800454c <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800454c:	b480      	push	{r7}
 800454e:	b083      	sub	sp, #12
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8004554:	bf00      	nop
 8004556:	370c      	adds	r7, #12
 8004558:	46bd      	mov	sp, r7
 800455a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455e:	4770      	bx	lr

08004560 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004560:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004564:	b094      	sub	sp, #80	@ 0x50
 8004566:	af00      	add	r7, sp, #0
 8004568:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800456a:	2300      	movs	r3, #0
 800456c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8004570:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004572:	681a      	ldr	r2, [r3, #0]
 8004574:	4b9b      	ldr	r3, [pc, #620]	@ (80047e4 <UART_SetConfig+0x284>)
 8004576:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004578:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800457a:	689a      	ldr	r2, [r3, #8]
 800457c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800457e:	691b      	ldr	r3, [r3, #16]
 8004580:	431a      	orrs	r2, r3
 8004582:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004584:	695b      	ldr	r3, [r3, #20]
 8004586:	431a      	orrs	r2, r3
 8004588:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800458a:	69db      	ldr	r3, [r3, #28]
 800458c:	4313      	orrs	r3, r2
 800458e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004590:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4994      	ldr	r1, [pc, #592]	@ (80047e8 <UART_SetConfig+0x288>)
 8004598:	4019      	ands	r1, r3
 800459a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800459c:	681a      	ldr	r2, [r3, #0]
 800459e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045a0:	430b      	orrs	r3, r1
 80045a2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80045a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80045ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045b0:	68d9      	ldr	r1, [r3, #12]
 80045b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	ea40 0301 	orr.w	r3, r0, r1
 80045ba:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80045bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045be:	699b      	ldr	r3, [r3, #24]
 80045c0:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80045c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	4b87      	ldr	r3, [pc, #540]	@ (80047e4 <UART_SetConfig+0x284>)
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d009      	beq.n	80045e0 <UART_SetConfig+0x80>
 80045cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045ce:	681a      	ldr	r2, [r3, #0]
 80045d0:	4b86      	ldr	r3, [pc, #536]	@ (80047ec <UART_SetConfig+0x28c>)
 80045d2:	429a      	cmp	r2, r3
 80045d4:	d004      	beq.n	80045e0 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80045d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045d8:	6a1a      	ldr	r2, [r3, #32]
 80045da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045dc:	4313      	orrs	r3, r2
 80045de:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80045e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 80045ea:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 80045ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045f4:	430b      	orrs	r3, r1
 80045f6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80045f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045fe:	f023 000f 	bic.w	r0, r3, #15
 8004602:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004604:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004606:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004608:	681a      	ldr	r2, [r3, #0]
 800460a:	ea40 0301 	orr.w	r3, r0, r1
 800460e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004610:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004612:	681a      	ldr	r2, [r3, #0]
 8004614:	4b76      	ldr	r3, [pc, #472]	@ (80047f0 <UART_SetConfig+0x290>)
 8004616:	429a      	cmp	r2, r3
 8004618:	d102      	bne.n	8004620 <UART_SetConfig+0xc0>
 800461a:	2301      	movs	r3, #1
 800461c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800461e:	e021      	b.n	8004664 <UART_SetConfig+0x104>
 8004620:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004622:	681a      	ldr	r2, [r3, #0]
 8004624:	4b73      	ldr	r3, [pc, #460]	@ (80047f4 <UART_SetConfig+0x294>)
 8004626:	429a      	cmp	r2, r3
 8004628:	d102      	bne.n	8004630 <UART_SetConfig+0xd0>
 800462a:	2304      	movs	r3, #4
 800462c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800462e:	e019      	b.n	8004664 <UART_SetConfig+0x104>
 8004630:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	4b70      	ldr	r3, [pc, #448]	@ (80047f8 <UART_SetConfig+0x298>)
 8004636:	429a      	cmp	r2, r3
 8004638:	d102      	bne.n	8004640 <UART_SetConfig+0xe0>
 800463a:	2308      	movs	r3, #8
 800463c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800463e:	e011      	b.n	8004664 <UART_SetConfig+0x104>
 8004640:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004642:	681a      	ldr	r2, [r3, #0]
 8004644:	4b6d      	ldr	r3, [pc, #436]	@ (80047fc <UART_SetConfig+0x29c>)
 8004646:	429a      	cmp	r2, r3
 8004648:	d102      	bne.n	8004650 <UART_SetConfig+0xf0>
 800464a:	2310      	movs	r3, #16
 800464c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800464e:	e009      	b.n	8004664 <UART_SetConfig+0x104>
 8004650:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	4b63      	ldr	r3, [pc, #396]	@ (80047e4 <UART_SetConfig+0x284>)
 8004656:	429a      	cmp	r2, r3
 8004658:	d102      	bne.n	8004660 <UART_SetConfig+0x100>
 800465a:	2320      	movs	r3, #32
 800465c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800465e:	e001      	b.n	8004664 <UART_SetConfig+0x104>
 8004660:	2300      	movs	r3, #0
 8004662:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004664:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	4b5e      	ldr	r3, [pc, #376]	@ (80047e4 <UART_SetConfig+0x284>)
 800466a:	429a      	cmp	r2, r3
 800466c:	d004      	beq.n	8004678 <UART_SetConfig+0x118>
 800466e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	4b5e      	ldr	r3, [pc, #376]	@ (80047ec <UART_SetConfig+0x28c>)
 8004674:	429a      	cmp	r2, r3
 8004676:	d172      	bne.n	800475e <UART_SetConfig+0x1fe>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8004678:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800467a:	2200      	movs	r2, #0
 800467c:	623b      	str	r3, [r7, #32]
 800467e:	627a      	str	r2, [r7, #36]	@ 0x24
 8004680:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004684:	f7fe fdd0 	bl	8003228 <HAL_RCCEx_GetPeriphCLKFreq>
 8004688:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800468a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800468c:	2b00      	cmp	r3, #0
 800468e:	f000 80e7 	beq.w	8004860 <UART_SetConfig+0x300>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004696:	4a5a      	ldr	r2, [pc, #360]	@ (8004800 <UART_SetConfig+0x2a0>)
 8004698:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800469c:	461a      	mov	r2, r3
 800469e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80046a4:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80046a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046a8:	685a      	ldr	r2, [r3, #4]
 80046aa:	4613      	mov	r3, r2
 80046ac:	005b      	lsls	r3, r3, #1
 80046ae:	4413      	add	r3, r2
 80046b0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80046b2:	429a      	cmp	r2, r3
 80046b4:	d305      	bcc.n	80046c2 <UART_SetConfig+0x162>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80046b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80046bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80046be:	429a      	cmp	r2, r3
 80046c0:	d903      	bls.n	80046ca <UART_SetConfig+0x16a>
      {
        ret = HAL_ERROR;
 80046c2:	2301      	movs	r3, #1
 80046c4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80046c8:	e048      	b.n	800475c <UART_SetConfig+0x1fc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80046ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046cc:	2200      	movs	r2, #0
 80046ce:	61bb      	str	r3, [r7, #24]
 80046d0:	61fa      	str	r2, [r7, #28]
 80046d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046d6:	4a4a      	ldr	r2, [pc, #296]	@ (8004800 <UART_SetConfig+0x2a0>)
 80046d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80046dc:	b29b      	uxth	r3, r3
 80046de:	2200      	movs	r2, #0
 80046e0:	613b      	str	r3, [r7, #16]
 80046e2:	617a      	str	r2, [r7, #20]
 80046e4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80046e8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80046ec:	f7fb fdc4 	bl	8000278 <__aeabi_uldivmod>
 80046f0:	4602      	mov	r2, r0
 80046f2:	460b      	mov	r3, r1
 80046f4:	4610      	mov	r0, r2
 80046f6:	4619      	mov	r1, r3
 80046f8:	f04f 0200 	mov.w	r2, #0
 80046fc:	f04f 0300 	mov.w	r3, #0
 8004700:	020b      	lsls	r3, r1, #8
 8004702:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004706:	0202      	lsls	r2, r0, #8
 8004708:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800470a:	6849      	ldr	r1, [r1, #4]
 800470c:	0849      	lsrs	r1, r1, #1
 800470e:	2000      	movs	r0, #0
 8004710:	460c      	mov	r4, r1
 8004712:	4605      	mov	r5, r0
 8004714:	eb12 0804 	adds.w	r8, r2, r4
 8004718:	eb43 0905 	adc.w	r9, r3, r5
 800471c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	2200      	movs	r2, #0
 8004722:	60bb      	str	r3, [r7, #8]
 8004724:	60fa      	str	r2, [r7, #12]
 8004726:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800472a:	4640      	mov	r0, r8
 800472c:	4649      	mov	r1, r9
 800472e:	f7fb fda3 	bl	8000278 <__aeabi_uldivmod>
 8004732:	4602      	mov	r2, r0
 8004734:	460b      	mov	r3, r1
 8004736:	4613      	mov	r3, r2
 8004738:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800473a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800473c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004740:	d308      	bcc.n	8004754 <UART_SetConfig+0x1f4>
 8004742:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004744:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004748:	d204      	bcs.n	8004754 <UART_SetConfig+0x1f4>
        {
          huart->Instance->BRR = usartdiv;
 800474a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004750:	60da      	str	r2, [r3, #12]
 8004752:	e003      	b.n	800475c <UART_SetConfig+0x1fc>
        }
        else
        {
          ret = HAL_ERROR;
 8004754:	2301      	movs	r3, #1
 8004756:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800475a:	e081      	b.n	8004860 <UART_SetConfig+0x300>
 800475c:	e080      	b.n	8004860 <UART_SetConfig+0x300>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800475e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004760:	69db      	ldr	r3, [r3, #28]
 8004762:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004766:	d14d      	bne.n	8004804 <UART_SetConfig+0x2a4>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8004768:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800476a:	2200      	movs	r2, #0
 800476c:	603b      	str	r3, [r7, #0]
 800476e:	607a      	str	r2, [r7, #4]
 8004770:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004774:	f7fe fd58 	bl	8003228 <HAL_RCCEx_GetPeriphCLKFreq>
 8004778:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800477a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800477c:	2b00      	cmp	r3, #0
 800477e:	d06f      	beq.n	8004860 <UART_SetConfig+0x300>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004780:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004784:	4a1e      	ldr	r2, [pc, #120]	@ (8004800 <UART_SetConfig+0x2a0>)
 8004786:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800478a:	461a      	mov	r2, r3
 800478c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800478e:	fbb3 f3f2 	udiv	r3, r3, r2
 8004792:	005a      	lsls	r2, r3, #1
 8004794:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	085b      	lsrs	r3, r3, #1
 800479a:	441a      	add	r2, r3
 800479c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80047a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80047a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047a8:	2b0f      	cmp	r3, #15
 80047aa:	d916      	bls.n	80047da <UART_SetConfig+0x27a>
 80047ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047b2:	d212      	bcs.n	80047da <UART_SetConfig+0x27a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80047b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047b6:	b29b      	uxth	r3, r3
 80047b8:	f023 030f 	bic.w	r3, r3, #15
 80047bc:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80047be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047c0:	085b      	lsrs	r3, r3, #1
 80047c2:	b29b      	uxth	r3, r3
 80047c4:	f003 0307 	and.w	r3, r3, #7
 80047c8:	b29a      	uxth	r2, r3
 80047ca:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80047cc:	4313      	orrs	r3, r2
 80047ce:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 80047d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80047d6:	60da      	str	r2, [r3, #12]
 80047d8:	e042      	b.n	8004860 <UART_SetConfig+0x300>
      }
      else
      {
        ret = HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80047e0:	e03e      	b.n	8004860 <UART_SetConfig+0x300>
 80047e2:	bf00      	nop
 80047e4:	46002400 	.word	0x46002400
 80047e8:	cfff69f3 	.word	0xcfff69f3
 80047ec:	56002400 	.word	0x56002400
 80047f0:	40013800 	.word	0x40013800
 80047f4:	40004800 	.word	0x40004800
 80047f8:	40004c00 	.word	0x40004c00
 80047fc:	40005000 	.word	0x40005000
 8004800:	0800508c 	.word	0x0800508c
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8004804:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004806:	2200      	movs	r2, #0
 8004808:	469a      	mov	sl, r3
 800480a:	4693      	mov	fp, r2
 800480c:	4650      	mov	r0, sl
 800480e:	4659      	mov	r1, fp
 8004810:	f7fe fd0a 	bl	8003228 <HAL_RCCEx_GetPeriphCLKFreq>
 8004814:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8004816:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004818:	2b00      	cmp	r3, #0
 800481a:	d021      	beq.n	8004860 <UART_SetConfig+0x300>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800481c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800481e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004820:	4a1a      	ldr	r2, [pc, #104]	@ (800488c <UART_SetConfig+0x32c>)
 8004822:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004826:	461a      	mov	r2, r3
 8004828:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800482a:	fbb3 f2f2 	udiv	r2, r3, r2
 800482e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004830:	685b      	ldr	r3, [r3, #4]
 8004832:	085b      	lsrs	r3, r3, #1
 8004834:	441a      	add	r2, r3
 8004836:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004838:	685b      	ldr	r3, [r3, #4]
 800483a:	fbb2 f3f3 	udiv	r3, r2, r3
 800483e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004840:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004842:	2b0f      	cmp	r3, #15
 8004844:	d909      	bls.n	800485a <UART_SetConfig+0x2fa>
 8004846:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004848:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800484c:	d205      	bcs.n	800485a <UART_SetConfig+0x2fa>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800484e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004850:	b29a      	uxth	r2, r3
 8004852:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	60da      	str	r2, [r3, #12]
 8004858:	e002      	b.n	8004860 <UART_SetConfig+0x300>
      }
      else
      {
        ret = HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004862:	2201      	movs	r2, #1
 8004864:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8004868:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800486a:	2201      	movs	r2, #1
 800486c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004870:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004872:	2200      	movs	r2, #0
 8004874:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004878:	2200      	movs	r2, #0
 800487a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800487c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8004880:	4618      	mov	r0, r3
 8004882:	3750      	adds	r7, #80	@ 0x50
 8004884:	46bd      	mov	sp, r7
 8004886:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800488a:	bf00      	nop
 800488c:	0800508c 	.word	0x0800508c

08004890 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004890:	b480      	push	{r7}
 8004892:	b083      	sub	sp, #12
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800489c:	f003 0308 	and.w	r3, r3, #8
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d00a      	beq.n	80048ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	430a      	orrs	r2, r1
 80048b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048be:	f003 0301 	and.w	r3, r3, #1
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d00a      	beq.n	80048dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	430a      	orrs	r2, r1
 80048da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048e0:	f003 0302 	and.w	r3, r3, #2
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d00a      	beq.n	80048fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	430a      	orrs	r2, r1
 80048fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004902:	f003 0304 	and.w	r3, r3, #4
 8004906:	2b00      	cmp	r3, #0
 8004908:	d00a      	beq.n	8004920 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	430a      	orrs	r2, r1
 800491e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004924:	f003 0310 	and.w	r3, r3, #16
 8004928:	2b00      	cmp	r3, #0
 800492a:	d00a      	beq.n	8004942 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	689b      	ldr	r3, [r3, #8]
 8004932:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	430a      	orrs	r2, r1
 8004940:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004946:	f003 0320 	and.w	r3, r3, #32
 800494a:	2b00      	cmp	r3, #0
 800494c:	d00a      	beq.n	8004964 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	430a      	orrs	r2, r1
 8004962:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004968:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800496c:	2b00      	cmp	r3, #0
 800496e:	d01a      	beq.n	80049a6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	430a      	orrs	r2, r1
 8004984:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800498a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800498e:	d10a      	bne.n	80049a6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	430a      	orrs	r2, r1
 80049a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d00a      	beq.n	80049c8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	430a      	orrs	r2, r1
 80049c6:	605a      	str	r2, [r3, #4]
  }
}
 80049c8:	bf00      	nop
 80049ca:	370c      	adds	r7, #12
 80049cc:	46bd      	mov	sp, r7
 80049ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d2:	4770      	bx	lr

080049d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b098      	sub	sp, #96	@ 0x60
 80049d8:	af02      	add	r7, sp, #8
 80049da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2200      	movs	r2, #0
 80049e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80049e4:	f7fc f85a 	bl	8000a9c <HAL_GetTick>
 80049e8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f003 0308 	and.w	r3, r3, #8
 80049f4:	2b08      	cmp	r3, #8
 80049f6:	d12f      	bne.n	8004a58 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80049f8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80049fc:	9300      	str	r3, [sp, #0]
 80049fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a00:	2200      	movs	r2, #0
 8004a02:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004a06:	6878      	ldr	r0, [r7, #4]
 8004a08:	f000 f88e 	bl	8004b28 <UART_WaitOnFlagUntilTimeout>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d022      	beq.n	8004a58 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a1a:	e853 3f00 	ldrex	r3, [r3]
 8004a1e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004a20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004a26:	653b      	str	r3, [r7, #80]	@ 0x50
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	461a      	mov	r2, r3
 8004a2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004a30:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a32:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a34:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004a36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a38:	e841 2300 	strex	r3, r2, [r1]
 8004a3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004a3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d1e6      	bne.n	8004a12 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2220      	movs	r2, #32
 8004a48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a54:	2303      	movs	r3, #3
 8004a56:	e063      	b.n	8004b20 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f003 0304 	and.w	r3, r3, #4
 8004a62:	2b04      	cmp	r3, #4
 8004a64:	d149      	bne.n	8004afa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a66:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004a6a:	9300      	str	r3, [sp, #0]
 8004a6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a6e:	2200      	movs	r2, #0
 8004a70:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004a74:	6878      	ldr	r0, [r7, #4]
 8004a76:	f000 f857 	bl	8004b28 <UART_WaitOnFlagUntilTimeout>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d03c      	beq.n	8004afa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a88:	e853 3f00 	ldrex	r3, [r3]
 8004a8c:	623b      	str	r3, [r7, #32]
   return(result);
 8004a8e:	6a3b      	ldr	r3, [r7, #32]
 8004a90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a94:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	461a      	mov	r2, r3
 8004a9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a9e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004aa0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aa2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004aa4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004aa6:	e841 2300 	strex	r3, r2, [r1]
 8004aaa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004aac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d1e6      	bne.n	8004a80 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	3308      	adds	r3, #8
 8004ab8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	e853 3f00 	ldrex	r3, [r3]
 8004ac0:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	f023 0301 	bic.w	r3, r3, #1
 8004ac8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	3308      	adds	r3, #8
 8004ad0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004ad2:	61fa      	str	r2, [r7, #28]
 8004ad4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ad6:	69b9      	ldr	r1, [r7, #24]
 8004ad8:	69fa      	ldr	r2, [r7, #28]
 8004ada:	e841 2300 	strex	r3, r2, [r1]
 8004ade:	617b      	str	r3, [r7, #20]
   return(result);
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d1e5      	bne.n	8004ab2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2220      	movs	r2, #32
 8004aea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2200      	movs	r2, #0
 8004af2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004af6:	2303      	movs	r3, #3
 8004af8:	e012      	b.n	8004b20 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2220      	movs	r2, #32
 8004afe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2220      	movs	r2, #32
 8004b06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2200      	movs	r2, #0
 8004b14:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004b1e:	2300      	movs	r3, #0
}
 8004b20:	4618      	mov	r0, r3
 8004b22:	3758      	adds	r7, #88	@ 0x58
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bd80      	pop	{r7, pc}

08004b28 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b084      	sub	sp, #16
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	60f8      	str	r0, [r7, #12]
 8004b30:	60b9      	str	r1, [r7, #8]
 8004b32:	603b      	str	r3, [r7, #0]
 8004b34:	4613      	mov	r3, r2
 8004b36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b38:	e04f      	b.n	8004bda <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b3a:	69bb      	ldr	r3, [r7, #24]
 8004b3c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b40:	d04b      	beq.n	8004bda <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b42:	f7fb ffab 	bl	8000a9c <HAL_GetTick>
 8004b46:	4602      	mov	r2, r0
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	1ad3      	subs	r3, r2, r3
 8004b4c:	69ba      	ldr	r2, [r7, #24]
 8004b4e:	429a      	cmp	r2, r3
 8004b50:	d302      	bcc.n	8004b58 <UART_WaitOnFlagUntilTimeout+0x30>
 8004b52:	69bb      	ldr	r3, [r7, #24]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d101      	bne.n	8004b5c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004b58:	2303      	movs	r3, #3
 8004b5a:	e04e      	b.n	8004bfa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f003 0304 	and.w	r3, r3, #4
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d037      	beq.n	8004bda <UART_WaitOnFlagUntilTimeout+0xb2>
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	2b80      	cmp	r3, #128	@ 0x80
 8004b6e:	d034      	beq.n	8004bda <UART_WaitOnFlagUntilTimeout+0xb2>
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	2b40      	cmp	r3, #64	@ 0x40
 8004b74:	d031      	beq.n	8004bda <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	69db      	ldr	r3, [r3, #28]
 8004b7c:	f003 0308 	and.w	r3, r3, #8
 8004b80:	2b08      	cmp	r3, #8
 8004b82:	d110      	bne.n	8004ba6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	2208      	movs	r2, #8
 8004b8a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b8c:	68f8      	ldr	r0, [r7, #12]
 8004b8e:	f000 f838 	bl	8004c02 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2208      	movs	r2, #8
 8004b96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	e029      	b.n	8004bfa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	69db      	ldr	r3, [r3, #28]
 8004bac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004bb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004bb4:	d111      	bne.n	8004bda <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004bbe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004bc0:	68f8      	ldr	r0, [r7, #12]
 8004bc2:	f000 f81e 	bl	8004c02 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	2220      	movs	r2, #32
 8004bca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8004bd6:	2303      	movs	r3, #3
 8004bd8:	e00f      	b.n	8004bfa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	69da      	ldr	r2, [r3, #28]
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	4013      	ands	r3, r2
 8004be4:	68ba      	ldr	r2, [r7, #8]
 8004be6:	429a      	cmp	r2, r3
 8004be8:	bf0c      	ite	eq
 8004bea:	2301      	moveq	r3, #1
 8004bec:	2300      	movne	r3, #0
 8004bee:	b2db      	uxtb	r3, r3
 8004bf0:	461a      	mov	r2, r3
 8004bf2:	79fb      	ldrb	r3, [r7, #7]
 8004bf4:	429a      	cmp	r2, r3
 8004bf6:	d0a0      	beq.n	8004b3a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004bf8:	2300      	movs	r3, #0
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	3710      	adds	r7, #16
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd80      	pop	{r7, pc}

08004c02 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c02:	b480      	push	{r7}
 8004c04:	b095      	sub	sp, #84	@ 0x54
 8004c06:	af00      	add	r7, sp, #0
 8004c08:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c12:	e853 3f00 	ldrex	r3, [r3]
 8004c16:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004c18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c1a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	461a      	mov	r2, r3
 8004c26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c28:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c2a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c2c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004c2e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004c30:	e841 2300 	strex	r3, r2, [r1]
 8004c34:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004c36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d1e6      	bne.n	8004c0a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	3308      	adds	r3, #8
 8004c42:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c44:	6a3b      	ldr	r3, [r7, #32]
 8004c46:	e853 3f00 	ldrex	r3, [r3]
 8004c4a:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c4c:	69fb      	ldr	r3, [r7, #28]
 8004c4e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c52:	f023 0301 	bic.w	r3, r3, #1
 8004c56:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	3308      	adds	r3, #8
 8004c5e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c60:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c62:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c64:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c68:	e841 2300 	strex	r3, r2, [r1]
 8004c6c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d1e3      	bne.n	8004c3c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c78:	2b01      	cmp	r3, #1
 8004c7a:	d118      	bne.n	8004cae <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	e853 3f00 	ldrex	r3, [r3]
 8004c88:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	f023 0310 	bic.w	r3, r3, #16
 8004c90:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	461a      	mov	r2, r3
 8004c98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c9a:	61bb      	str	r3, [r7, #24]
 8004c9c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c9e:	6979      	ldr	r1, [r7, #20]
 8004ca0:	69ba      	ldr	r2, [r7, #24]
 8004ca2:	e841 2300 	strex	r3, r2, [r1]
 8004ca6:	613b      	str	r3, [r7, #16]
   return(result);
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d1e6      	bne.n	8004c7c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2220      	movs	r2, #32
 8004cb2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004cc2:	bf00      	nop
 8004cc4:	3754      	adds	r7, #84	@ 0x54
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ccc:	4770      	bx	lr

08004cce <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 8004cce:	b580      	push	{r7, lr}
 8004cd0:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8004cd2:	2000      	movs	r0, #0
 8004cd4:	f7fc fae2 	bl	800129c <HAL_ICACHE_ConfigAssociativityMode>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d001      	beq.n	8004ce2 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8004cde:	f000 f8a2 	bl	8004e26 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8004ce2:	f7fc fafb 	bl	80012dc <HAL_ICACHE_Enable>
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d001      	beq.n	8004cf0 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 8004cec:	f000 f89b 	bl	8004e26 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8004cf0:	bf00      	nop
 8004cf2:	bd80      	pop	{r7, pc}

08004cf4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004cf8:	f7fb fe16 	bl	8000928 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004cfc:	f000 f82a 	bl	8004d54 <SystemClock_Config>

  /* Configure the System Power */
  SystemPower_Config();
 8004d00:	f000 f885 	bl	8004e0e <SystemPower_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_ICACHE_Init();
 8004d04:	f7ff ffe3 	bl	8004cce <MX_ICACHE_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize led */
  BSP_LED_Init(LED_GREEN);
 8004d08:	2000      	movs	r0, #0
 8004d0a:	f7fb fc73 	bl	80005f4 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8004d0e:	2101      	movs	r1, #1
 8004d10:	2000      	movs	r0, #0
 8004d12:	f7fb fcab 	bl	800066c <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8004d16:	4b0e      	ldr	r3, [pc, #56]	@ (8004d50 <main+0x5c>)
 8004d18:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004d1c:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8004d1e:	4b0c      	ldr	r3, [pc, #48]	@ (8004d50 <main+0x5c>)
 8004d20:	2200      	movs	r2, #0
 8004d22:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8004d24:	4b0a      	ldr	r3, [pc, #40]	@ (8004d50 <main+0x5c>)
 8004d26:	2200      	movs	r2, #0
 8004d28:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8004d2a:	4b09      	ldr	r3, [pc, #36]	@ (8004d50 <main+0x5c>)
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8004d30:	4b07      	ldr	r3, [pc, #28]	@ (8004d50 <main+0x5c>)
 8004d32:	2200      	movs	r2, #0
 8004d34:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8004d36:	4906      	ldr	r1, [pc, #24]	@ (8004d50 <main+0x5c>)
 8004d38:	2000      	movs	r0, #0
 8004d3a:	f7fb fd31 	bl	80007a0 <BSP_COM_Init>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d002      	beq.n	8004d4a <main+0x56>
  {
    Error_Handler();
 8004d44:	f000 f86f 	bl	8004e26 <Error_Handler>
  }

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8004d48:	bf00      	nop
 8004d4a:	bf00      	nop
 8004d4c:	e7fd      	b.n	8004d4a <main+0x56>
 8004d4e:	bf00      	nop
 8004d50:	200000e0 	.word	0x200000e0

08004d54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b09e      	sub	sp, #120	@ 0x78
 8004d58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004d5a:	f107 0318 	add.w	r3, r7, #24
 8004d5e:	2260      	movs	r2, #96	@ 0x60
 8004d60:	2100      	movs	r1, #0
 8004d62:	4618      	mov	r0, r3
 8004d64:	f000 f917 	bl	8004f96 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004d68:	463b      	mov	r3, r7
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	601a      	str	r2, [r3, #0]
 8004d6e:	605a      	str	r2, [r3, #4]
 8004d70:	609a      	str	r2, [r3, #8]
 8004d72:	60da      	str	r2, [r3, #12]
 8004d74:	611a      	str	r2, [r3, #16]
 8004d76:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8004d78:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 8004d7c:	f7fc fabe 	bl	80012fc <HAL_PWREx_ControlVoltageScaling>
 8004d80:	4603      	mov	r3, r0
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d001      	beq.n	8004d8a <SystemClock_Config+0x36>
  {
    Error_Handler();
 8004d86:	f000 f84e 	bl	8004e26 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8004d8a:	2310      	movs	r3, #16
 8004d8c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8004d92:	2310      	movs	r3, #16
 8004d94:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
 8004d96:	2300      	movs	r3, #0
 8004d98:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004d9a:	2302      	movs	r3, #2
 8004d9c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
 8004da2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004da6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
 8004da8:	2303      	movs	r3, #3
 8004daa:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 18;
 8004dac:	2312      	movs	r3, #18
 8004dae:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 8004db0:	2302      	movs	r3, #2
 8004db2:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8004db4:	2302      	movs	r3, #2
 8004db6:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004db8:	2302      	movs	r3, #2
 8004dba:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 8004dbc:	230c      	movs	r3, #12
 8004dbe:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 4096;
 8004dc0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004dc4:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004dc6:	f107 0318 	add.w	r3, r7, #24
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f7fc fb72 	bl	80014b4 <HAL_RCC_OscConfig>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d001      	beq.n	8004dda <SystemClock_Config+0x86>
  {
    Error_Handler();
 8004dd6:	f000 f826 	bl	8004e26 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004dda:	231f      	movs	r3, #31
 8004ddc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004dde:	2303      	movs	r3, #3
 8004de0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004de2:	2300      	movs	r3, #0
 8004de4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004de6:	2300      	movs	r3, #0
 8004de8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004dea:	2300      	movs	r3, #0
 8004dec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8004dee:	2300      	movs	r3, #0
 8004df0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004df2:	463b      	mov	r3, r7
 8004df4:	2104      	movs	r1, #4
 8004df6:	4618      	mov	r0, r3
 8004df8:	f7fd fa38 	bl	800226c <HAL_RCC_ClockConfig>
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d001      	beq.n	8004e06 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8004e02:	f000 f810 	bl	8004e26 <Error_Handler>
  }
}
 8004e06:	bf00      	nop
 8004e08:	3778      	adds	r7, #120	@ 0x78
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}

08004e0e <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 8004e0e:	b580      	push	{r7, lr}
 8004e10:	af00      	add	r7, sp, #0

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 8004e12:	2002      	movs	r0, #2
 8004e14:	f7fc fafe 	bl	8001414 <HAL_PWREx_ConfigSupply>
 8004e18:	4603      	mov	r3, r0
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d001      	beq.n	8004e22 <SystemPower_Config+0x14>
  {
    Error_Handler();
 8004e1e:	f000 f802 	bl	8004e26 <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 8004e22:	bf00      	nop
 8004e24:	bd80      	pop	{r7, pc}

08004e26 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004e26:	b480      	push	{r7}
 8004e28:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004e2a:	b672      	cpsid	i
}
 8004e2c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004e2e:	bf00      	nop
 8004e30:	e7fd      	b.n	8004e2e <Error_Handler+0x8>
	...

08004e34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004e34:	b480      	push	{r7}
 8004e36:	b083      	sub	sp, #12
 8004e38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8004e3a:	4b0a      	ldr	r3, [pc, #40]	@ (8004e64 <HAL_MspInit+0x30>)
 8004e3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e40:	4a08      	ldr	r2, [pc, #32]	@ (8004e64 <HAL_MspInit+0x30>)
 8004e42:	f043 0304 	orr.w	r3, r3, #4
 8004e46:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004e4a:	4b06      	ldr	r3, [pc, #24]	@ (8004e64 <HAL_MspInit+0x30>)
 8004e4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e50:	f003 0304 	and.w	r3, r3, #4
 8004e54:	607b      	str	r3, [r7, #4]
 8004e56:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004e58:	bf00      	nop
 8004e5a:	370c      	adds	r7, #12
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e62:	4770      	bx	lr
 8004e64:	46020c00 	.word	0x46020c00

08004e68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004e6c:	bf00      	nop
 8004e6e:	e7fd      	b.n	8004e6c <NMI_Handler+0x4>

08004e70 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004e70:	b480      	push	{r7}
 8004e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004e74:	bf00      	nop
 8004e76:	e7fd      	b.n	8004e74 <HardFault_Handler+0x4>

08004e78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004e7c:	bf00      	nop
 8004e7e:	e7fd      	b.n	8004e7c <MemManage_Handler+0x4>

08004e80 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004e80:	b480      	push	{r7}
 8004e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004e84:	bf00      	nop
 8004e86:	e7fd      	b.n	8004e84 <BusFault_Handler+0x4>

08004e88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004e8c:	bf00      	nop
 8004e8e:	e7fd      	b.n	8004e8c <UsageFault_Handler+0x4>

08004e90 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004e90:	b480      	push	{r7}
 8004e92:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004e94:	bf00      	nop
 8004e96:	46bd      	mov	sp, r7
 8004e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9c:	4770      	bx	lr

08004e9e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004e9e:	b480      	push	{r7}
 8004ea0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004ea2:	bf00      	nop
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eaa:	4770      	bx	lr

08004eac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004eac:	b480      	push	{r7}
 8004eae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004eb0:	bf00      	nop
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb8:	4770      	bx	lr

08004eba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004eba:	b580      	push	{r7, lr}
 8004ebc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004ebe:	f7fb fdd9 	bl	8000a74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004ec2:	bf00      	nop
 8004ec4:	bd80      	pop	{r7, pc}

08004ec6 <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI Line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 8004ec6:	b580      	push	{r7, lr}
 8004ec8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8004eca:	2000      	movs	r0, #0
 8004ecc:	f7fb fc46 	bl	800075c <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 8004ed0:	bf00      	nop
 8004ed2:	bd80      	pop	{r7, pc}

08004ed4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8004ed8:	4b18      	ldr	r3, [pc, #96]	@ (8004f3c <SystemInit+0x68>)
 8004eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ede:	4a17      	ldr	r2, [pc, #92]	@ (8004f3c <SystemInit+0x68>)
 8004ee0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004ee4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8004ee8:	4b15      	ldr	r3, [pc, #84]	@ (8004f40 <SystemInit+0x6c>)
 8004eea:	2201      	movs	r2, #1
 8004eec:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8004eee:	4b14      	ldr	r3, [pc, #80]	@ (8004f40 <SystemInit+0x6c>)
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8004ef4:	4b12      	ldr	r3, [pc, #72]	@ (8004f40 <SystemInit+0x6c>)
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8004efa:	4b11      	ldr	r3, [pc, #68]	@ (8004f40 <SystemInit+0x6c>)
 8004efc:	2200      	movs	r2, #0
 8004efe:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8004f00:	4b0f      	ldr	r3, [pc, #60]	@ (8004f40 <SystemInit+0x6c>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4a0e      	ldr	r2, [pc, #56]	@ (8004f40 <SystemInit+0x6c>)
 8004f06:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8004f0a:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8004f0e:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8004f10:	4b0b      	ldr	r3, [pc, #44]	@ (8004f40 <SystemInit+0x6c>)
 8004f12:	2200      	movs	r2, #0
 8004f14:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8004f16:	4b0a      	ldr	r3, [pc, #40]	@ (8004f40 <SystemInit+0x6c>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a09      	ldr	r2, [pc, #36]	@ (8004f40 <SystemInit+0x6c>)
 8004f1c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004f20:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8004f22:	4b07      	ldr	r3, [pc, #28]	@ (8004f40 <SystemInit+0x6c>)
 8004f24:	2200      	movs	r2, #0
 8004f26:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004f28:	4b04      	ldr	r3, [pc, #16]	@ (8004f3c <SystemInit+0x68>)
 8004f2a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004f2e:	609a      	str	r2, [r3, #8]
  #endif
}
 8004f30:	bf00      	nop
 8004f32:	46bd      	mov	sp, r7
 8004f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f38:	4770      	bx	lr
 8004f3a:	bf00      	nop
 8004f3c:	e000ed00 	.word	0xe000ed00
 8004f40:	46020c00 	.word	0x46020c00

08004f44 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004f44:	480d      	ldr	r0, [pc, #52]	@ (8004f7c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004f46:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8004f48:	f7ff ffc4 	bl	8004ed4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004f4c:	480c      	ldr	r0, [pc, #48]	@ (8004f80 <LoopForever+0x6>)
  ldr r1, =_edata
 8004f4e:	490d      	ldr	r1, [pc, #52]	@ (8004f84 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004f50:	4a0d      	ldr	r2, [pc, #52]	@ (8004f88 <LoopForever+0xe>)
  movs r3, #0
 8004f52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004f54:	e002      	b.n	8004f5c <LoopCopyDataInit>

08004f56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004f56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004f58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004f5a:	3304      	adds	r3, #4

08004f5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004f5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004f5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004f60:	d3f9      	bcc.n	8004f56 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004f62:	4a0a      	ldr	r2, [pc, #40]	@ (8004f8c <LoopForever+0x12>)
  ldr r4, =_ebss
 8004f64:	4c0a      	ldr	r4, [pc, #40]	@ (8004f90 <LoopForever+0x16>)
  movs r3, #0
 8004f66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004f68:	e001      	b.n	8004f6e <LoopFillZerobss>

08004f6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004f6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004f6c:	3204      	adds	r2, #4

08004f6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004f6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004f70:	d3fb      	bcc.n	8004f6a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8004f72:	f000 f819 	bl	8004fa8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004f76:	f7ff febd 	bl	8004cf4 <main>

08004f7a <LoopForever>:

LoopForever:
    b LoopForever
 8004f7a:	e7fe      	b.n	8004f7a <LoopForever>
  ldr   r0, =_estack
 8004f7c:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8004f80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004f84:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 8004f88:	0800510c 	.word	0x0800510c
  ldr r2, =_sbss
 8004f8c:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 8004f90:	200000f0 	.word	0x200000f0

08004f94 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004f94:	e7fe      	b.n	8004f94 <ADC1_IRQHandler>

08004f96 <memset>:
 8004f96:	4402      	add	r2, r0
 8004f98:	4603      	mov	r3, r0
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d100      	bne.n	8004fa0 <memset+0xa>
 8004f9e:	4770      	bx	lr
 8004fa0:	f803 1b01 	strb.w	r1, [r3], #1
 8004fa4:	e7f9      	b.n	8004f9a <memset+0x4>
	...

08004fa8 <__libc_init_array>:
 8004fa8:	b570      	push	{r4, r5, r6, lr}
 8004faa:	4d0d      	ldr	r5, [pc, #52]	@ (8004fe0 <__libc_init_array+0x38>)
 8004fac:	2600      	movs	r6, #0
 8004fae:	4c0d      	ldr	r4, [pc, #52]	@ (8004fe4 <__libc_init_array+0x3c>)
 8004fb0:	1b64      	subs	r4, r4, r5
 8004fb2:	10a4      	asrs	r4, r4, #2
 8004fb4:	42a6      	cmp	r6, r4
 8004fb6:	d109      	bne.n	8004fcc <__libc_init_array+0x24>
 8004fb8:	4d0b      	ldr	r5, [pc, #44]	@ (8004fe8 <__libc_init_array+0x40>)
 8004fba:	2600      	movs	r6, #0
 8004fbc:	4c0b      	ldr	r4, [pc, #44]	@ (8004fec <__libc_init_array+0x44>)
 8004fbe:	f000 f817 	bl	8004ff0 <_init>
 8004fc2:	1b64      	subs	r4, r4, r5
 8004fc4:	10a4      	asrs	r4, r4, #2
 8004fc6:	42a6      	cmp	r6, r4
 8004fc8:	d105      	bne.n	8004fd6 <__libc_init_array+0x2e>
 8004fca:	bd70      	pop	{r4, r5, r6, pc}
 8004fcc:	f855 3b04 	ldr.w	r3, [r5], #4
 8004fd0:	3601      	adds	r6, #1
 8004fd2:	4798      	blx	r3
 8004fd4:	e7ee      	b.n	8004fb4 <__libc_init_array+0xc>
 8004fd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8004fda:	3601      	adds	r6, #1
 8004fdc:	4798      	blx	r3
 8004fde:	e7f2      	b.n	8004fc6 <__libc_init_array+0x1e>
 8004fe0:	08005104 	.word	0x08005104
 8004fe4:	08005104 	.word	0x08005104
 8004fe8:	08005104 	.word	0x08005104
 8004fec:	08005108 	.word	0x08005108

08004ff0 <_init>:
 8004ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ff2:	bf00      	nop
 8004ff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ff6:	bc08      	pop	{r3}
 8004ff8:	469e      	mov	lr, r3
 8004ffa:	4770      	bx	lr

08004ffc <_fini>:
 8004ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ffe:	bf00      	nop
 8005000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005002:	bc08      	pop	{r3}
 8005004:	469e      	mov	lr, r3
 8005006:	4770      	bx	lr
