/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire [11:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_14z;
  wire [14:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_21z;
  wire [11:0] celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [7:0] celloutsig_0_3z;
  wire [10:0] celloutsig_0_43z;
  wire [2:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire [6:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire [15:0] celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [14:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_25z = celloutsig_0_23z[2] ? celloutsig_0_7z : celloutsig_0_6z;
  assign celloutsig_1_0z = ~(in_data[134] | in_data[120]);
  assign celloutsig_0_18z = ~(celloutsig_0_0z[0] | celloutsig_0_1z[6]);
  assign celloutsig_0_2z = ~celloutsig_0_1z[4];
  assign celloutsig_0_38z = ~((celloutsig_0_22z[8] | celloutsig_0_25z) & celloutsig_0_26z[4]);
  assign celloutsig_0_4z = ~((celloutsig_0_2z | in_data[4]) & celloutsig_0_1z[2]);
  assign celloutsig_0_72z = ~((in_data[42] | celloutsig_0_69z[2]) & celloutsig_0_61z);
  assign celloutsig_0_7z = celloutsig_0_3z[0] ^ celloutsig_0_3z[2];
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 6'h00;
    else _00_ <= celloutsig_0_9z[7:2];
  assign celloutsig_0_5z = in_data[22:17] / { 1'h1, celloutsig_0_1z[6:2] };
  assign celloutsig_0_71z = { celloutsig_0_45z, celloutsig_0_44z } / { 1'h1, in_data[66:64] };
  assign celloutsig_1_18z = celloutsig_1_10z[14:10] / { 1'h1, celloutsig_1_11z[3:0] };
  assign celloutsig_0_16z = { celloutsig_0_11z[6:1], celloutsig_0_4z } / { 1'h1, celloutsig_0_11z[6:1] };
  assign celloutsig_0_27z = { celloutsig_0_21z[9:7], celloutsig_0_5z, celloutsig_0_18z } == celloutsig_0_0z[10:1];
  assign celloutsig_0_31z = { celloutsig_0_0z[9:1], celloutsig_0_8z } == { celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_27z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_45z = celloutsig_0_21z[9:7] > celloutsig_0_23z[4:2];
  assign celloutsig_0_61z = celloutsig_0_11z[5:3] > celloutsig_0_36z[2:0];
  assign celloutsig_0_6z = { celloutsig_0_5z[5], celloutsig_0_1z } > in_data[17:9];
  assign celloutsig_0_36z = celloutsig_0_9z[8] ? celloutsig_0_3z[7:4] : celloutsig_0_15z[8:5];
  assign celloutsig_1_2z = celloutsig_1_0z ? { celloutsig_1_1z[2:1], 1'h0 } : celloutsig_1_1z[4:2];
  assign celloutsig_0_3z = celloutsig_0_0z[8] ? celloutsig_0_1z : { in_data[76:70], celloutsig_0_2z };
  assign celloutsig_0_21z = ~ { celloutsig_0_3z[7:5], celloutsig_0_6z, _00_ };
  assign celloutsig_0_23z = ~ in_data[91:86];
  assign celloutsig_1_7z = ^ celloutsig_1_6z[4:0];
  assign celloutsig_0_12z = celloutsig_0_8z[10:0] >> { celloutsig_0_1z[5:4], celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_22z = { celloutsig_0_16z[5:2], celloutsig_0_1z } >> celloutsig_0_0z;
  assign celloutsig_0_26z = celloutsig_0_15z[10:4] >> { celloutsig_0_16z[2], celloutsig_0_23z };
  assign celloutsig_1_11z = { celloutsig_1_1z[4:3], celloutsig_1_2z } << in_data[117:113];
  assign celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_5z } << { celloutsig_0_1z[6:3], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_9z = { celloutsig_0_1z[6:1], celloutsig_0_6z, celloutsig_0_5z } << { celloutsig_0_8z[14:5], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_15z = { celloutsig_0_2z, celloutsig_0_1z, _00_ } << { celloutsig_0_9z[6:5], 1'h0, celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_0_44z = celloutsig_0_43z[2:0] >> celloutsig_0_5z[2:0];
  assign celloutsig_1_6z = { celloutsig_1_1z[5:1], 3'h2 } <<< { celloutsig_1_0z, 1'h1, celloutsig_1_1z[5:1], 1'h0 };
  assign celloutsig_0_0z = in_data[16:5] ^ in_data[11:0];
  assign celloutsig_0_43z = celloutsig_0_12z ^ { in_data[71:63], celloutsig_0_31z, celloutsig_0_6z };
  assign celloutsig_0_69z = { _00_, celloutsig_0_31z } ^ { celloutsig_0_1z[7:2], celloutsig_0_38z };
  assign celloutsig_0_1z = in_data[23:16] ^ in_data[87:80];
  assign celloutsig_0_14z = { celloutsig_0_1z[4:2], celloutsig_0_2z } ^ celloutsig_0_9z[9:6];
  assign celloutsig_1_12z[5] = ~ celloutsig_1_10z[11];
  assign out_data[96] = ~ celloutsig_1_12z[1];
  assign out_data[98] = ~ celloutsig_1_12z[3];
  assign { celloutsig_0_11z[1], celloutsig_0_11z[9:2] } = { celloutsig_0_7z, in_data[92:85] } ^ { celloutsig_0_1z[0], celloutsig_0_7z, celloutsig_0_1z[7:1] };
  assign celloutsig_1_1z[5:1] = in_data[157:153] ^ { in_data[152], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign { celloutsig_1_10z[0], celloutsig_1_10z[1], celloutsig_1_10z[14:3] } = { celloutsig_1_7z, celloutsig_1_0z, in_data[174:163] } ^ { in_data[176], in_data[177], in_data[190:179] };
  assign { celloutsig_1_12z[7], celloutsig_1_12z[4:0] } = { celloutsig_1_11z[4], celloutsig_1_11z } ^ { celloutsig_1_10z[13], celloutsig_1_10z[10:6] };
  assign { out_data[102], out_data[100:99], out_data[97], out_data[101] } = { celloutsig_1_12z[7], celloutsig_1_12z[5:4], celloutsig_1_12z[2], celloutsig_1_10z[12] } ^ { in_data[164], in_data[162:161], celloutsig_1_0z, in_data[163] };
  assign celloutsig_0_11z[0] = celloutsig_0_2z;
  assign celloutsig_1_10z[2] = in_data[178];
  assign celloutsig_1_12z[6] = celloutsig_1_10z[12];
  assign celloutsig_1_1z[0] = 1'h0;
  assign { out_data[132:128], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
