// Seed: 4054717177
module module_0 (
    input  wor  id_0,
    input  wire id_1,
    output wor  id_2
    , id_9,
    output tri0 id_3,
    input  tri  id_4,
    output tri  id_5,
    input  wor  id_6,
    input  wor  id_7
);
  assign id_9 = "" - -1;
  logic id_10;
  ;
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1,
    output uwire id_2,
    output logic id_3,
    input supply0 id_4,
    output supply0 id_5
);
  logic id_7;
  bit   id_8;
  task id_9;
    id_8 <= id_8;
    ;
  endtask
  logic id_10;
  always id_9 = id_7;
  always begin : LABEL_0
    id_3 <= 1;
  end
  parameter id_11 = 1;
  wire id_12;
  assign id_2 = id_11;
  logic [7:0][-1] id_13;
  `define pp_14 0
  assign id_1 = `pp_14;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_1,
      id_2,
      id_0,
      id_1,
      id_0,
      id_4
  );
  assign modCall_1.id_5 = 0;
  assign `pp_14 = id_4;
  assign id_9 = id_13;
endmodule
