assign out_or_bitwise = a | b;
assign out_or_logical = a & b;

always @(posedge clk) begin
    assign out_not[4:3] = ~b;
    assign out_not[2:1] = ~a;
endmodule