/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [5:0] _03_;
  wire [2:0] _04_;
  reg [3:0] _05_;
  wire [2:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [14:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = celloutsig_1_3z ? celloutsig_1_2z : in_data[114];
  assign celloutsig_0_18z = celloutsig_0_0z[2] ? celloutsig_0_14z : celloutsig_0_2z;
  assign celloutsig_0_49z = ~(_00_ & celloutsig_0_6z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z & in_data[162]);
  assign celloutsig_1_18z = ~(_01_ & celloutsig_1_7z);
  assign celloutsig_0_9z = ~(celloutsig_0_4z & celloutsig_0_3z);
  assign celloutsig_0_31z = ~celloutsig_0_12z;
  assign celloutsig_0_5z = ~celloutsig_0_3z;
  assign celloutsig_0_14z = ~celloutsig_0_1z;
  assign celloutsig_1_8z = ~((celloutsig_1_1z | in_data[128]) & in_data[102]);
  assign celloutsig_0_34z = ~((celloutsig_0_24z | celloutsig_0_9z) & (celloutsig_0_20z | celloutsig_0_6z));
  assign celloutsig_1_9z = ~((celloutsig_1_7z | celloutsig_1_4z) & (celloutsig_1_8z | celloutsig_1_2z));
  assign celloutsig_0_11z = ~((celloutsig_0_0z[0] | celloutsig_0_4z) & (celloutsig_0_4z | in_data[62]));
  assign celloutsig_0_22z = ~((celloutsig_0_11z | celloutsig_0_15z) & (celloutsig_0_18z | celloutsig_0_14z));
  assign celloutsig_0_32z = celloutsig_0_26z | ~(celloutsig_0_14z);
  assign celloutsig_1_2z = celloutsig_1_0z | ~(in_data[131]);
  assign celloutsig_0_6z = celloutsig_0_1z | ~(in_data[41]);
  assign celloutsig_1_7z = in_data[162] | ~(celloutsig_1_5z[1]);
  assign celloutsig_0_19z = celloutsig_0_11z | ~(celloutsig_0_9z);
  assign celloutsig_0_37z = celloutsig_0_12z | celloutsig_0_23z;
  assign celloutsig_0_15z = celloutsig_0_8z | _02_;
  assign celloutsig_1_0z = ~(in_data[130] ^ in_data[98]);
  assign celloutsig_0_26z = ~(celloutsig_0_9z ^ celloutsig_0_23z);
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z } + { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z };
  reg [11:0] _30_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _30_ <= 12'h000;
    else _30_ <= { celloutsig_0_30z[13:8], celloutsig_0_16z, celloutsig_0_35z, celloutsig_0_7z, celloutsig_0_40z };
  assign out_data[43:32] = _30_;
  reg [5:0] _31_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _31_ <= 6'h00;
    else _31_ <= { in_data[181:178], celloutsig_1_10z, celloutsig_1_2z };
  assign { _03_[5:3], _01_, _03_[1:0] } = _31_;
  reg [2:0] _32_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _32_ <= 3'h0;
    else _32_ <= { celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_4z };
  assign { _02_, _04_[1], _00_ } = _32_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _05_ <= 4'h0;
    else _05_ <= { celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_24z, celloutsig_0_9z };
  assign celloutsig_0_20z = { _02_, _04_[1], _00_, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_4z } === { celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_6z, _02_, _04_[1], _00_, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_24z = { in_data[14:8], celloutsig_0_0z } === { _04_[1], _00_, celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_23z, celloutsig_0_22z };
  assign celloutsig_0_35z = { celloutsig_0_23z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_34z, celloutsig_0_26z, celloutsig_0_23z, celloutsig_0_31z } > { celloutsig_0_32z, celloutsig_0_31z, _02_, _04_[1], _00_, celloutsig_0_5z, celloutsig_0_22z };
  assign celloutsig_0_4z = { in_data[78:54], celloutsig_0_3z } > { in_data[93:79], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_40z = { celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_37z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_31z, celloutsig_0_8z, celloutsig_0_22z, _02_, _04_[1], _00_, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_31z, celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_31z, celloutsig_0_35z, celloutsig_0_2z, _05_, celloutsig_0_32z } > in_data[50:23];
  assign celloutsig_1_19z = { celloutsig_1_2z, celloutsig_1_18z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_3z } > { celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_5z };
  assign celloutsig_0_8z = { in_data[27:13], celloutsig_0_7z } > { in_data[13], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_12z = { in_data[71:63], celloutsig_0_9z } > { in_data[74:67], celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_3z = celloutsig_0_0z && celloutsig_0_0z;
  assign celloutsig_1_13z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } && in_data[182:180];
  assign celloutsig_0_1z = in_data[23:20] && in_data[11:8];
  assign celloutsig_0_2z = { in_data[30:22], celloutsig_0_1z, celloutsig_0_0z } && in_data[74:62];
  assign celloutsig_0_23z = { celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_21z } && { celloutsig_0_0z[2], celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_2z };
  assign celloutsig_1_6z = in_data[174:172] || { in_data[166], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_10z = { in_data[116:113], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z } || { celloutsig_1_5z[2], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_0_17z = { in_data[47:45], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_4z } || { in_data[17:6], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_30z = { celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_26z, celloutsig_0_5z, _05_, celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_16z } % { 1'h1, in_data[73:61], celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[55:53] >>> in_data[66:64];
  assign celloutsig_0_10z = { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z } >>> { in_data[31:26], celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_0z[2:1], celloutsig_0_12z } >>> { _04_[1], _00_, celloutsig_0_15z };
  assign celloutsig_1_3z = ~((celloutsig_1_2z & celloutsig_1_0z) | in_data[175]);
  assign celloutsig_0_21z = ~((celloutsig_0_16z[1] & celloutsig_0_10z[5]) | celloutsig_0_5z);
  assign celloutsig_1_4z = ~((celloutsig_1_1z & celloutsig_1_0z) | (celloutsig_1_0z & celloutsig_1_3z));
  assign celloutsig_0_7z = ~((in_data[3] & celloutsig_0_1z) | (in_data[6] & celloutsig_0_6z));
  assign _03_[2] = _01_;
  assign { _04_[2], _04_[0] } = { _02_, _00_ };
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z };
endmodule
