// Seed: 1792754410
module module_0 (
    output tri0 id_0
);
  wire id_2, id_3;
  class id_4;
    id_5 id_6 = -1'b0;
  endclass
  assign id_4 = -1;
  wire id_7;
  wire id_8, id_9;
  parameter id_10 = (1);
  wire id_11 = id_7;
endmodule
module module_1 (
    input  tri0 id_0,
    input  wire id_1,
    output wire id_2,
    input  wand id_3,
    output tri0 id_4
);
  assign id_4 = id_3 << 1 == 1;
  id_6(
      id_3
  );
  assign id_4 = -1;
  assign id_2 = id_0;
  module_0 modCall_1 (id_2);
  wire id_7;
endmodule
