

================================================================
== Vivado HLS Report for 'correlator'
================================================================
* Date:           Tue Feb 26 02:14:48 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.32|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     317|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     132|
|Register         |        0|      -|     471|     128|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     471|     577|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_2_7_fu_433_p2              |     +    |      0|  0|  32|          32|          32|
    |tmp3_fu_424_p2                    |     +    |      0|  0|  32|          32|          32|
    |tmp4_fu_293_p2                    |     +    |      0|  0|  30|          23|          23|
    |tmp5_fu_283_p2                    |     +    |      0|  0|  29|          22|          22|
    |tmp_1_fu_456_p2                   |     +    |      0|  0|  39|          32|           1|
    |ap_block_state1_pp0_stage0_iter0  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   8|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_162                  |    and   |      0|  0|   8|           1|           1|
    |ap_condition_304                  |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op33_read_state1     |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op70_write_state3    |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op93_write_state4    |    and   |      0|  0|   8|           1|           1|
    |o_data_V_data_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |o_data_V_data_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |tmp_nbreadreq_fu_130_p4           |    and   |      0|  0|   8|           1|           0|
    |cond_fu_241_p2                    |   icmp   |      0|  0|   9|           4|           1|
    |o_data_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_4_fu_445_p2                   |   icmp   |      0|  0|  18|          32|          13|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   8|           1|           1|
    |ap_block_state4_pp0_stage0_iter3  |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 317|         194|         140|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_corState_flag_1_phi_fu_173_p4  |  15|          3|    1|          3|
    |ap_phi_mux_corState_flag_2_phi_fu_195_p4  |  15|          3|    1|          3|
    |ap_phi_mux_corState_flag_phi_fu_162_p4    |  15|          3|    1|          3|
    |ap_phi_mux_corState_new_1_phi_fu_184_p4   |  15|          3|    1|          3|
    |ap_phi_mux_corState_new_2_phi_fu_207_p4   |  15|          3|    1|          3|
    |i_data_TDATA_blk_n                        |   9|          2|    1|          2|
    |o_data_TDATA_blk_n                        |   9|          2|    1|          2|
    |o_data_V_data_V_1_data_out                |   9|          2|   32|         64|
    |o_data_V_data_V_1_state                   |  15|          3|    2|          6|
    |o_data_V_last_V_1_state                   |  15|          3|    2|          6|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 132|         27|   43|         95|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3         |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp_4_reg_502  |   1|   0|    1|          0|
    |cond_reg_485                    |   1|   0|    1|          0|
    |corHelper_V                     |  32|   0|   32|          0|
    |corState                        |   1|   0|    1|          0|
    |corState_load_reg_476           |   1|   0|    1|          0|
    |currentState                    |   1|   0|    1|          0|
    |currentState_load_reg_494       |   1|   0|    1|          0|
    |loadCount_V                     |  32|   0|   32|          0|
    |o_data_V_data_V_1_payload_A     |  32|   0|   32|          0|
    |o_data_V_data_V_1_payload_B     |  32|   0|   32|          0|
    |o_data_V_data_V_1_sel_rd        |   1|   0|    1|          0|
    |o_data_V_data_V_1_sel_wr        |   1|   0|    1|          0|
    |o_data_V_data_V_1_state         |   2|   0|    2|          0|
    |o_data_V_last_V_1_sel_rd        |   1|   0|    1|          0|
    |o_data_V_last_V_1_state         |   2|   0|    2|          0|
    |phaseClass0_V_0                 |  11|   0|   16|          5|
    |phaseClass0_V_1                 |  11|   0|   16|          5|
    |phaseClass0_V_2                 |  11|   0|   16|          5|
    |phaseClass0_V_2_load_reg_480    |  11|   0|   16|          5|
    |phaseClass0_V_3                 |  11|   0|   16|          5|
    |tmp4_reg_489                    |  13|   0|   23|         10|
    |tmp_4_reg_502                   |   1|   0|    1|          0|
    |tmp_reg_498                     |   1|   0|    1|          0|
    |cond_reg_485                    |  64|  32|    1|          0|
    |corState_load_reg_476           |  64|  32|    1|          0|
    |currentState_load_reg_494       |  64|  32|    1|          0|
    |tmp_reg_498                     |  64|  32|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 471| 128|  254|         35|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+-----------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+---------------+-----+-----+--------------+-----------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_none |    correlator   | return value |
|ap_rst_n       |  in |    1| ap_ctrl_none |    correlator   | return value |
|i_data_TDATA   |  in |   32|     axis     | i_data_V_data_V |    pointer   |
|i_data_TVALID  |  in |    1|     axis     | i_data_V_last_V |    pointer   |
|i_data_TREADY  | out |    1|     axis     | i_data_V_last_V |    pointer   |
|i_data_TLAST   |  in |    1|     axis     | i_data_V_last_V |    pointer   |
|o_data_TDATA   | out |   32|     axis     | o_data_V_data_V |    pointer   |
|o_data_TVALID  | out |    1|     axis     | o_data_V_last_V |    pointer   |
|o_data_TREADY  |  in |    1|     axis     | o_data_V_last_V |    pointer   |
|o_data_TLAST   | out |    1|     axis     | o_data_V_last_V |    pointer   |
|phaseClass_V   |  in |    4|    ap_none   |   phaseClass_V  |    scalar    |
|start_V        |  in |    1|    ap_none   |     start_V     |    scalar    |
+---------------+-----+-----+--------------+-----------------+--------------+

