--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml DataPath_01.twx DataPath_01.ncd -o DataPath_01.twr
DataPath_01.pcf

Design file:              DataPath_01.ncd
Physical constraint file: DataPath_01.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CW0         |    0.167(R)|    1.144(R)|CLK_BUFGP         |   0.000|
CW1         |    1.340(R)|    1.227(R)|CLK_BUFGP         |   0.000|
CW2         |    0.023(R)|    1.255(R)|CLK_BUFGP         |   0.000|
DataBus<0>  |    3.137(R)|    0.796(R)|CLK_BUFGP         |   0.000|
DataBus<1>  |    3.137(R)|    1.055(R)|CLK_BUFGP         |   0.000|
DataBus<2>  |    3.140(R)|    0.859(R)|CLK_BUFGP         |   0.000|
DataBus<3>  |    3.143(R)|    1.123(R)|CLK_BUFGP         |   0.000|
SEL_ALU<0>  |    4.639(R)|   -0.414(R)|CLK_BUFGP         |   0.000|
SEL_ALU<1>  |    4.425(R)|   -0.456(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
SalALU<0>   |    8.336(R)|CLK_BUFGP         |   0.000|
SalALU<1>   |    8.523(R)|CLK_BUFGP         |   0.000|
SalALU<2>   |   10.063(R)|CLK_BUFGP         |   0.000|
SalALU<3>   |   10.682(R)|CLK_BUFGP         |   0.000|
SalFZ       |    7.136(R)|CLK_BUFGP         |   0.000|
SalREGA<0>  |    7.220(R)|CLK_BUFGP         |   0.000|
SalREGA<1>  |    7.144(R)|CLK_BUFGP         |   0.000|
SalREGA<2>  |    7.154(R)|CLK_BUFGP         |   0.000|
SalREGA<3>  |    7.231(R)|CLK_BUFGP         |   0.000|
SalREGB<0>  |    5.751(R)|CLK_BUFGP         |   0.000|
SalREGB<1>  |    5.751(R)|CLK_BUFGP         |   0.000|
SalREGB<2>  |    5.751(R)|CLK_BUFGP         |   0.000|
SalREGB<3>  |    5.751(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.402|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SEL_ALU<0>     |SalALU<0>      |    7.317|
SEL_ALU<0>     |SalALU<1>      |    8.229|
SEL_ALU<0>     |SalALU<2>      |    9.279|
SEL_ALU<0>     |SalALU<3>      |    9.898|
SEL_ALU<1>     |SalALU<0>      |    6.700|
SEL_ALU<1>     |SalALU<1>      |    8.015|
SEL_ALU<1>     |SalALU<2>      |    9.065|
SEL_ALU<1>     |SalALU<3>      |    9.684|
---------------+---------------+---------+


Analysis completed Wed Nov 22 11:51:22 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



