-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ConvolutionInputGene_5 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_V_V_empty_n : IN STD_LOGIC;
    in_V_V_read : OUT STD_LOGIC;
    out_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_V_V_full_n : IN STD_LOGIC;
    out_V_V_write : OUT STD_LOGIC;
    numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    numReps_empty_n : IN STD_LOGIC;
    numReps_read : OUT STD_LOGIC;
    numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    numReps_out_full_n : IN STD_LOGIC;
    numReps_out_write : OUT STD_LOGIC );
end;


architecture behav of ConvolutionInputGene_5 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv44_0 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv44_EA0 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000111010100000";
    constant ap_const_lv44_1 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000000001";
    constant ap_const_lv12_EA0 : STD_LOGIC_VECTOR (11 downto 0) := "111010100000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_167 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal in_V_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_i_2850_reg_982 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_1021 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_V_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal tmp_i_2850_reg_982_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_166_i_reg_986 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_166_i_reg_986_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal numReps_blk_n : STD_LOGIC;
    signal numReps_out_blk_n : STD_LOGIC;
    signal indvar_flatten_reg_287 : STD_LOGIC_VECTOR (43 downto 0);
    signal i_i_reg_298 : STD_LOGIC_VECTOR (11 downto 0);
    signal reg_376 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state7_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op165_read_state9 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter4 : BOOLEAN;
    signal ap_predicate_op229_write_state12 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_i_2850_fu_466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_fu_638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_380 : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_read_reg_948 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_fu_411_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal bound_reg_958 : STD_LOGIC_VECTOR (43 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal exitcond_flatten_fu_417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_963 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next_fu_422_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal tmp_i_fu_428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_reg_972 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_440_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_i_2850_reg_982_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_2850_reg_982_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_166_i_fu_475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_166_i_reg_986_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_166_i_reg_986_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal count_simd_1_load_reg_990 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2978_fu_493_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2978_reg_995 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_167_i_fu_511_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_167_i_reg_1000 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_171_i_fu_523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_173_i_fu_540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_175_i_fu_551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_176_i_fu_571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_1021_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_181_i_fu_358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_181_i_reg_1025 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_172_i_fu_364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_172_i_reg_1030 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_line_in_bloc_fu_746_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_line_in_bloc_reg_1034 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_block_read_fu_757_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal current_block_read_reg_1039 : STD_LOGIC_VECTOR (1 downto 0);
    signal current_block_read_reg_1039_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2982_fu_770_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2982_reg_1044 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_0_V_addr_2_reg_1048 : STD_LOGIC_VECTOR (5 downto 0);
    signal inputBuf_1_V_addr_2_reg_1053 : STD_LOGIC_VECTOR (5 downto 0);
    signal inputBuf_2_V_addr_2_reg_1058 : STD_LOGIC_VECTOR (5 downto 0);
    signal inputBuf_3_V_addr_2_reg_1063 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2977_fu_817_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2977_reg_1068 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_0_V_addr_reg_1072 : STD_LOGIC_VECTOR (5 downto 0);
    signal inputBuf_1_V_addr_reg_1077 : STD_LOGIC_VECTOR (5 downto 0);
    signal inputBuf_2_V_addr_reg_1082 : STD_LOGIC_VECTOR (5 downto 0);
    signal inputBuf_3_V_addr_reg_1087 : STD_LOGIC_VECTOR (5 downto 0);
    signal outElem_V_fu_853_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal outElem_V_reg_1112 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state7 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal inputBuf_0_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal inputBuf_0_V_ce0 : STD_LOGIC;
    signal inputBuf_0_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inputBuf_0_V_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal inputBuf_0_V_ce1 : STD_LOGIC;
    signal inputBuf_0_V_we1 : STD_LOGIC;
    signal inputBuf_1_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal inputBuf_1_V_ce0 : STD_LOGIC;
    signal inputBuf_1_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inputBuf_1_V_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal inputBuf_1_V_ce1 : STD_LOGIC;
    signal inputBuf_1_V_we1 : STD_LOGIC;
    signal inputBuf_2_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal inputBuf_2_V_ce0 : STD_LOGIC;
    signal inputBuf_2_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inputBuf_2_V_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal inputBuf_2_V_ce1 : STD_LOGIC;
    signal inputBuf_2_V_we1 : STD_LOGIC;
    signal inputBuf_3_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal inputBuf_3_V_ce0 : STD_LOGIC;
    signal inputBuf_3_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inputBuf_3_V_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal inputBuf_3_V_ce1 : STD_LOGIC;
    signal inputBuf_3_V_we1 : STD_LOGIC;
    signal tmp_180_i_fu_762_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_165_i_fu_809_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_170_i_fu_846_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal read_block_2_fu_92 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_block_1_i_mid2_fu_454_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_block_3_cast_i_fu_666_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_block_fu_724_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ofm_y_1_i_fu_96 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ofm_y_9_i_fu_605_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ofm_x_1_fu_100 : STD_LOGIC_VECTOR (31 downto 0);
    signal ofm_x_fu_565_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_y_1_fu_104 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_y_fu_497_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_1_fu_108 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_inp_1_i_fu_597_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_fu_708_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_x_1_fu_112 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_x_fu_534_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal count_simd_1_fu_116 : STD_LOGIC_VECTOR (31 downto 0);
    signal count_simd_fu_517_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_block_write_5_fu_120 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_block_write_4_2847_fu_797_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_block_write_1_2844_fu_833_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_line_2_fu_124 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_line_3_i_fu_650_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_352_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal counter_internal_blo_fu_128 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_i_fu_695_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_411_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_411_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_i_op_fu_434_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_2981_fu_507_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_2980_fu_503_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal ofm_y_fu_585_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_177_i_fu_591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_178_i_fu_626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_179_i_fu_632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2976_fu_462_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_block_6_cast_fu_644_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_block_1_fu_658_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal counter_internal_blo_4_fu_683_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_183_i_fu_689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_169_i_fu_739_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2979_fu_735_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_751_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal current_block_write_2_2845_fu_777_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_182_i_fu_783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_block_write_3_2846_fu_789_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_block_write_fu_821_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_174_i_fu_827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_411_p00 : STD_LOGIC_VECTOR (43 downto 0);
    signal ap_condition_471 : BOOLEAN;
    signal ap_condition_483 : BOOLEAN;
    signal ap_condition_494 : BOOLEAN;
    signal ap_condition_505 : BOOLEAN;

    component BlackBoxJam_mul_3xdS IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (43 downto 0) );
    end component;


    component BlackBoxJam_mux_4pcA IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ConvolutionInputGyd2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    inputBuf_0_V_U : component ConvolutionInputGyd2
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_0_V_address0,
        ce0 => inputBuf_0_V_ce0,
        q0 => inputBuf_0_V_q0,
        address1 => inputBuf_0_V_address1,
        ce1 => inputBuf_0_V_ce1,
        we1 => inputBuf_0_V_we1,
        d1 => reg_380);

    inputBuf_1_V_U : component ConvolutionInputGyd2
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_1_V_address0,
        ce0 => inputBuf_1_V_ce0,
        q0 => inputBuf_1_V_q0,
        address1 => inputBuf_1_V_address1,
        ce1 => inputBuf_1_V_ce1,
        we1 => inputBuf_1_V_we1,
        d1 => reg_380);

    inputBuf_2_V_U : component ConvolutionInputGyd2
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_2_V_address0,
        ce0 => inputBuf_2_V_ce0,
        q0 => inputBuf_2_V_q0,
        address1 => inputBuf_2_V_address1,
        ce1 => inputBuf_2_V_ce1,
        we1 => inputBuf_2_V_we1,
        d1 => reg_380);

    inputBuf_3_V_U : component ConvolutionInputGyd2
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_3_V_address0,
        ce0 => inputBuf_3_V_ce0,
        q0 => inputBuf_3_V_q0,
        address1 => inputBuf_3_V_address1,
        ce1 => inputBuf_3_V_ce1,
        we1 => inputBuf_3_V_we1,
        d1 => reg_380);

    BlackBoxJam_mul_3xdS_U246 : component BlackBoxJam_mul_3xdS
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 13,
        dout_WIDTH => 44)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_411_p0,
        din1 => grp_fu_411_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_411_p2);

    BlackBoxJam_mux_4pcA_U247 : component BlackBoxJam_mux_4pcA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => inputBuf_0_V_q0,
        din1 => inputBuf_1_V_q0,
        din2 => inputBuf_2_V_q0,
        din3 => inputBuf_3_V_q0,
        din4 => current_block_read_reg_1039_pp0_iter3_reg,
        dout => outElem_V_fu_853_p6);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state7))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state7)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state7);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    count_simd_1_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_171_i_fu_523_p2 = ap_const_lv1_0) and (tmp_i_2850_fu_466_p2 = ap_const_lv1_0) and (tmp_166_i_fu_475_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                count_simd_1_fu_116 <= count_simd_fu_517_p2;
            elsif ((((tmp_173_i_fu_540_p2 = ap_const_lv1_0) and (tmp_i_2850_fu_466_p2 = ap_const_lv1_0) and (tmp_171_i_fu_523_p2 = ap_const_lv1_1) and (tmp_166_i_fu_475_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_175_i_fu_551_p2 = ap_const_lv1_0) and (tmp_i_2850_fu_466_p2 = ap_const_lv1_0) and (tmp_173_i_fu_540_p2 = ap_const_lv1_1) and (tmp_171_i_fu_523_p2 = ap_const_lv1_1) and (tmp_166_i_fu_475_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_176_i_fu_571_p2 = ap_const_lv1_0) and (tmp_i_2850_fu_466_p2 = ap_const_lv1_0) and (tmp_175_i_fu_551_p2 = ap_const_lv1_1) and (tmp_173_i_fu_540_p2 = ap_const_lv1_1) and (tmp_171_i_fu_523_p2 = ap_const_lv1_1) and (tmp_166_i_fu_475_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2850_fu_466_p2 = ap_const_lv1_0) and (tmp_176_i_fu_571_p2 = ap_const_lv1_1) and (tmp_175_i_fu_551_p2 = ap_const_lv1_1) and (tmp_173_i_fu_540_p2 = ap_const_lv1_1) and (tmp_171_i_fu_523_p2 = ap_const_lv1_1) and (tmp_166_i_fu_475_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                count_simd_1_fu_116 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    counter_internal_blo_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_2850_fu_466_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                counter_internal_blo_fu_128 <= p_i_fu_695_p3;
            elsif ((((tmp_172_i_fu_364_p2 = ap_const_lv1_1) and (tmp_i_2850_fu_466_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                counter_internal_blo_fu_128 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    current_block_write_5_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_172_i_reg_1030 = ap_const_lv1_1) and (tmp_i_2850_reg_982 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                current_block_write_5_fu_120 <= current_block_write_1_2844_fu_833_p3;
            elsif (((or_cond_i_reg_1021 = ap_const_lv1_1) and (tmp_i_2850_reg_982 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                current_block_write_5_fu_120 <= current_block_write_4_2847_fu_797_p3;
            elsif ((not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                current_block_write_5_fu_120 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    current_line_2_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_172_i_fu_364_p2 = ap_const_lv1_0) and (tmp_i_2850_fu_466_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                current_line_2_fu_124 <= grp_fu_352_p2;
            elsif (((tmp_i_2850_fu_466_p2 = ap_const_lv1_0) and (or_cond_i_fu_638_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                current_line_2_fu_124 <= current_line_3_i_fu_650_p3;
            elsif ((((tmp_172_i_fu_364_p2 = ap_const_lv1_1) and (tmp_i_2850_fu_466_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                current_line_2_fu_124 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    i_i_reg_298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_fu_417_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                i_i_reg_298 <= i_fu_440_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                i_i_reg_298 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_287_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_fu_417_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten_reg_287 <= indvar_flatten_next_fu_422_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                indvar_flatten_reg_287 <= ap_const_lv44_0;
            end if; 
        end if;
    end process;

    inp_1_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_2850_fu_466_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                inp_1_fu_108 <= inp_fu_708_p2;
            elsif (((tmp_i_2850_fu_466_p2 = ap_const_lv1_0) and (tmp_176_i_fu_571_p2 = ap_const_lv1_1) and (tmp_175_i_fu_551_p2 = ap_const_lv1_1) and (tmp_173_i_fu_540_p2 = ap_const_lv1_1) and (tmp_171_i_fu_523_p2 = ap_const_lv1_1) and (tmp_166_i_fu_475_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                inp_1_fu_108 <= p_inp_1_i_fu_597_p3;
            elsif ((not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                inp_1_fu_108 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    k_x_1_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_173_i_fu_540_p2 = ap_const_lv1_0) and (tmp_i_2850_fu_466_p2 = ap_const_lv1_0) and (tmp_171_i_fu_523_p2 = ap_const_lv1_1) and (tmp_166_i_fu_475_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                k_x_1_fu_112 <= k_x_fu_534_p2;
            elsif ((((tmp_175_i_fu_551_p2 = ap_const_lv1_0) and (tmp_i_2850_fu_466_p2 = ap_const_lv1_0) and (tmp_173_i_fu_540_p2 = ap_const_lv1_1) and (tmp_171_i_fu_523_p2 = ap_const_lv1_1) and (tmp_166_i_fu_475_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_176_i_fu_571_p2 = ap_const_lv1_0) and (tmp_i_2850_fu_466_p2 = ap_const_lv1_0) and (tmp_175_i_fu_551_p2 = ap_const_lv1_1) and (tmp_173_i_fu_540_p2 = ap_const_lv1_1) and (tmp_171_i_fu_523_p2 = ap_const_lv1_1) and (tmp_166_i_fu_475_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2850_fu_466_p2 = ap_const_lv1_0) and (tmp_176_i_fu_571_p2 = ap_const_lv1_1) and (tmp_175_i_fu_551_p2 = ap_const_lv1_1) and (tmp_173_i_fu_540_p2 = ap_const_lv1_1) and (tmp_171_i_fu_523_p2 = ap_const_lv1_1) and (tmp_166_i_fu_475_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                k_x_1_fu_112 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    k_y_1_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_175_i_fu_551_p2 = ap_const_lv1_0) and (tmp_i_2850_fu_466_p2 = ap_const_lv1_0) and (tmp_173_i_fu_540_p2 = ap_const_lv1_1) and (tmp_171_i_fu_523_p2 = ap_const_lv1_1) and (tmp_166_i_fu_475_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                k_y_1_fu_104 <= k_y_fu_497_p2;
            elsif ((((tmp_i_2850_fu_466_p2 = ap_const_lv1_0) and (tmp_175_i_fu_551_p2 = ap_const_lv1_1) and (tmp_173_i_fu_540_p2 = ap_const_lv1_1) and (tmp_171_i_fu_523_p2 = ap_const_lv1_1) and (tmp_166_i_fu_475_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                k_y_1_fu_104 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    ofm_x_1_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_176_i_fu_571_p2 = ap_const_lv1_0) and (tmp_i_2850_fu_466_p2 = ap_const_lv1_0) and (tmp_175_i_fu_551_p2 = ap_const_lv1_1) and (tmp_173_i_fu_540_p2 = ap_const_lv1_1) and (tmp_171_i_fu_523_p2 = ap_const_lv1_1) and (tmp_166_i_fu_475_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ofm_x_1_fu_100 <= ofm_x_fu_565_p2;
            elsif ((((tmp_i_2850_fu_466_p2 = ap_const_lv1_0) and (tmp_176_i_fu_571_p2 = ap_const_lv1_1) and (tmp_175_i_fu_551_p2 = ap_const_lv1_1) and (tmp_173_i_fu_540_p2 = ap_const_lv1_1) and (tmp_171_i_fu_523_p2 = ap_const_lv1_1) and (tmp_166_i_fu_475_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                ofm_x_1_fu_100 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    ofm_y_1_i_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_2850_fu_466_p2 = ap_const_lv1_0) and (tmp_176_i_fu_571_p2 = ap_const_lv1_1) and (tmp_175_i_fu_551_p2 = ap_const_lv1_1) and (tmp_173_i_fu_540_p2 = ap_const_lv1_1) and (tmp_171_i_fu_523_p2 = ap_const_lv1_1) and (tmp_166_i_fu_475_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ofm_y_1_i_fu_96 <= p_ofm_y_9_i_fu_605_p3;
            elsif ((not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                ofm_y_1_i_fu_96 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    read_block_2_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_172_i_fu_364_p2 = ap_const_lv1_1) and (tmp_i_2850_fu_466_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                read_block_2_fu_92 <= read_block_fu_724_p2;
            elsif (((tmp_i_2850_fu_466_p2 = ap_const_lv1_0) and (or_cond_i_fu_638_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                read_block_2_fu_92 <= read_block_3_cast_i_fu_666_p1;
            elsif ((((tmp_172_i_fu_364_p2 = ap_const_lv1_0) and (tmp_i_2850_fu_466_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((or_cond_i_fu_638_p2 = ap_const_lv1_0) and (tmp_i_2850_fu_466_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                read_block_2_fu_92 <= read_block_1_i_mid2_fu_454_p3;
            elsif ((not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                read_block_2_fu_92 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                bound_reg_958 <= grp_fu_411_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_2850_fu_466_p2 = ap_const_lv1_0) and (tmp_166_i_fu_475_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                count_simd_1_load_reg_990 <= count_simd_1_fu_116;
                tmp_167_i_reg_1000 <= tmp_167_i_fu_511_p2;
                tmp_2978_reg_995 <= tmp_2978_fu_493_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_166_i_reg_986 = ap_const_lv1_1) and (tmp_i_2850_reg_982 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                current_block_read_reg_1039 <= current_block_read_fu_757_p2;
                current_line_in_bloc_reg_1034 <= current_line_in_bloc_fu_746_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                current_block_read_reg_1039_pp0_iter3_reg <= current_block_read_reg_1039;
                or_cond_i_reg_1021_pp0_iter2_reg <= or_cond_i_reg_1021;
                tmp_166_i_reg_986_pp0_iter2_reg <= tmp_166_i_reg_986;
                tmp_166_i_reg_986_pp0_iter3_reg <= tmp_166_i_reg_986_pp0_iter2_reg;
                tmp_166_i_reg_986_pp0_iter4_reg <= tmp_166_i_reg_986_pp0_iter3_reg;
                tmp_i_2850_reg_982_pp0_iter2_reg <= tmp_i_2850_reg_982;
                tmp_i_2850_reg_982_pp0_iter3_reg <= tmp_i_2850_reg_982_pp0_iter2_reg;
                tmp_i_2850_reg_982_pp0_iter4_reg <= tmp_i_2850_reg_982_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                exitcond_flatten_reg_963 <= exitcond_flatten_fu_417_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op165_read_state9 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                inputBuf_0_V_addr_2_reg_1048 <= tmp_180_i_fu_762_p1(6 - 1 downto 0);
                inputBuf_1_V_addr_2_reg_1053 <= tmp_180_i_fu_762_p1(6 - 1 downto 0);
                inputBuf_2_V_addr_2_reg_1058 <= tmp_180_i_fu_762_p1(6 - 1 downto 0);
                inputBuf_3_V_addr_2_reg_1063 <= tmp_180_i_fu_762_p1(6 - 1 downto 0);
                tmp_2982_reg_1044 <= tmp_2982_fu_770_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_2850_reg_982 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                inputBuf_0_V_addr_reg_1072 <= tmp_165_i_fu_809_p1(6 - 1 downto 0);
                inputBuf_1_V_addr_reg_1077 <= tmp_165_i_fu_809_p1(6 - 1 downto 0);
                inputBuf_2_V_addr_reg_1082 <= tmp_165_i_fu_809_p1(6 - 1 downto 0);
                inputBuf_3_V_addr_reg_1087 <= tmp_165_i_fu_809_p1(6 - 1 downto 0);
                tmp_2977_reg_1068 <= tmp_2977_fu_817_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                numReps_read_reg_948 <= numReps_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_2850_fu_466_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                or_cond_i_reg_1021 <= or_cond_i_fu_638_p2;
                tmp_166_i_reg_986 <= tmp_166_i_fu_475_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_2850_reg_982_pp0_iter3_reg = ap_const_lv1_0) and (tmp_166_i_reg_986_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                outElem_V_reg_1112 <= outElem_V_fu_853_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((tmp_i_2850_fu_466_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2850_fu_466_p2 = ap_const_lv1_0) and (or_cond_i_fu_638_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_376 <= current_line_2_fu_124;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((tmp_i_2850_reg_982 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op165_read_state9 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_380 <= in_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_2850_fu_466_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_172_i_reg_1030 <= tmp_172_i_fu_364_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_2850_fu_466_p2 = ap_const_lv1_0) and (or_cond_i_fu_638_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_181_i_reg_1025 <= tmp_181_i_fu_358_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_963 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_2850_reg_982 <= tmp_i_2850_fu_466_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_fu_417_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_reg_972 <= tmp_i_fu_428_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, numReps_empty_n, numReps_out_full_n, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter1, exitcond_flatten_fu_417_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (exitcond_flatten_fu_417_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (exitcond_flatten_fu_417_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(6);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state13 <= ap_CS_fsm(7);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter2, tmp_i_2850_reg_982, ap_enable_reg_pp0_iter5, ap_predicate_op165_read_state9, ap_predicate_op229_write_state12)
    begin
                ap_block_pp0_stage0_01001 <= (((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op229_write_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op165_read_state9 = ap_const_boolean_1)) or ((tmp_i_2850_reg_982 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter2, tmp_i_2850_reg_982, ap_enable_reg_pp0_iter5, ap_predicate_op165_read_state9, ap_predicate_op229_write_state12)
    begin
                ap_block_pp0_stage0_11001 <= (((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op229_write_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op165_read_state9 = ap_const_boolean_1)) or ((tmp_i_2850_reg_982 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter2, tmp_i_2850_reg_982, ap_enable_reg_pp0_iter5, ap_predicate_op165_read_state9, ap_predicate_op229_write_state12)
    begin
                ap_block_pp0_stage0_subdone <= (((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op229_write_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op165_read_state9 = ap_const_boolean_1)) or ((tmp_i_2850_reg_982 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, numReps_empty_n, numReps_out_full_n)
    begin
                ap_block_state1 <= ((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state12_pp0_stage0_iter5_assign_proc : process(out_V_V_full_n, ap_predicate_op229_write_state12)
    begin
                ap_block_state12_pp0_stage0_iter5 <= ((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op229_write_state12 = ap_const_boolean_1));
    end process;

        ap_block_state7_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp0_stage0_iter2_assign_proc : process(in_V_V_empty_n, tmp_i_2850_reg_982, ap_predicate_op165_read_state9)
    begin
                ap_block_state9_pp0_stage0_iter2 <= (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op165_read_state9 = ap_const_boolean_1)) or ((tmp_i_2850_reg_982 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)));
    end process;


    ap_condition_471_assign_proc : process(tmp_i_2850_reg_982_pp0_iter2_reg, or_cond_i_reg_1021_pp0_iter2_reg, tmp_2982_reg_1044)
    begin
                ap_condition_471 <= ((tmp_i_2850_reg_982_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1021_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2982_reg_1044 = ap_const_lv2_0));
    end process;


    ap_condition_483_assign_proc : process(tmp_i_2850_reg_982_pp0_iter2_reg, or_cond_i_reg_1021_pp0_iter2_reg, tmp_2982_reg_1044)
    begin
                ap_condition_483 <= ((tmp_i_2850_reg_982_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1021_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2982_reg_1044 = ap_const_lv2_1));
    end process;


    ap_condition_494_assign_proc : process(tmp_i_2850_reg_982_pp0_iter2_reg, or_cond_i_reg_1021_pp0_iter2_reg, tmp_2982_reg_1044)
    begin
                ap_condition_494 <= ((tmp_i_2850_reg_982_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1021_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2982_reg_1044 = ap_const_lv2_2));
    end process;


    ap_condition_505_assign_proc : process(tmp_i_2850_reg_982_pp0_iter2_reg, or_cond_i_reg_1021_pp0_iter2_reg, tmp_2982_reg_1044)
    begin
                ap_condition_505 <= ((tmp_i_2850_reg_982_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1021_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2982_reg_1044 = ap_const_lv2_3));
    end process;


    ap_condition_pp0_exit_iter0_state7_assign_proc : process(exitcond_flatten_fu_417_p2)
    begin
        if ((exitcond_flatten_fu_417_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state7 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op165_read_state9_assign_proc : process(tmp_i_2850_reg_982, or_cond_i_reg_1021)
    begin
                ap_predicate_op165_read_state9 <= ((or_cond_i_reg_1021 = ap_const_lv1_1) and (tmp_i_2850_reg_982 = ap_const_lv1_0));
    end process;


    ap_predicate_op229_write_state12_assign_proc : process(tmp_i_2850_reg_982_pp0_iter4_reg, tmp_166_i_reg_986_pp0_iter4_reg)
    begin
                ap_predicate_op229_write_state12 <= ((tmp_i_2850_reg_982_pp0_iter4_reg = ap_const_lv1_0) and (tmp_166_i_reg_986_pp0_iter4_reg = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    count_simd_fu_517_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(count_simd_1_fu_116));
    counter_internal_blo_4_fu_683_p2 <= std_logic_vector(unsigned(counter_internal_blo_fu_128) + unsigned(ap_const_lv32_1));
    current_block_read_fu_757_p2 <= std_logic_vector(unsigned(tmp_fu_751_p2) + unsigned(tmp_2978_reg_995));
    current_block_write_1_2844_fu_833_p3 <= 
        ap_const_lv32_0 when (tmp_174_i_fu_827_p2(0) = '1') else 
        current_block_write_fu_821_p2;
    current_block_write_2_2845_fu_777_p2 <= std_logic_vector(unsigned(current_block_write_5_fu_120) + unsigned(ap_const_lv32_1));
    current_block_write_3_2846_fu_789_p3 <= 
        ap_const_lv32_0 when (tmp_182_i_fu_783_p2(0) = '1') else 
        current_block_write_2_2845_fu_777_p2;
    current_block_write_4_2847_fu_797_p3 <= 
        current_block_write_3_2846_fu_789_p3 when (tmp_181_i_reg_1025(0) = '1') else 
        current_block_write_5_fu_120;
    current_block_write_fu_821_p2 <= std_logic_vector(unsigned(current_block_write_5_fu_120) + unsigned(ap_const_lv32_1));
    current_line_3_i_fu_650_p3 <= 
        ap_const_lv32_0 when (tmp_181_i_fu_358_p2(0) = '1') else 
        grp_fu_352_p2;
    current_line_in_bloc_fu_746_p2 <= std_logic_vector(unsigned(tmp_169_i_fu_739_p3) + unsigned(count_simd_1_load_reg_990));
    exitcond_flatten_fu_417_p2 <= "1" when (indvar_flatten_reg_287 = bound_reg_958) else "0";
    grp_fu_352_p2 <= std_logic_vector(unsigned(current_line_2_fu_124) + unsigned(ap_const_lv32_1));
    grp_fu_411_p0 <= grp_fu_411_p00(32 - 1 downto 0);
    grp_fu_411_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(numReps_read_reg_948),44));
    grp_fu_411_p1 <= ap_const_lv44_EA0(13 - 1 downto 0);
    i_fu_440_p3 <= 
        ap_const_lv12_1 when (tmp_i_fu_428_p2(0) = '1') else 
        i_i_op_fu_434_p2;
    i_i_op_fu_434_p2 <= std_logic_vector(unsigned(i_i_reg_298) + unsigned(ap_const_lv12_1));

    in_V_V_blk_n_assign_proc : process(in_V_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, tmp_i_2850_reg_982, or_cond_i_reg_1021)
    begin
        if ((((or_cond_i_reg_1021 = ap_const_lv1_1) and (tmp_i_2850_reg_982 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_i_2850_reg_982 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            in_V_V_blk_n <= in_V_V_empty_n;
        else 
            in_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_V_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_i_2850_reg_982, ap_predicate_op165_read_state9, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_i_2850_reg_982 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op165_read_state9 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            in_V_V_read <= ap_const_logic_1;
        else 
            in_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    indvar_flatten_next_fu_422_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_287) + unsigned(ap_const_lv44_1));
    inp_fu_708_p2 <= std_logic_vector(unsigned(inp_1_fu_108) + unsigned(ap_const_lv32_1));
    inputBuf_0_V_address0 <= tmp_170_i_fu_846_p1(6 - 1 downto 0);

    inputBuf_0_V_address1_assign_proc : process(ap_block_pp0_stage0, tmp_i_2850_reg_982_pp0_iter2_reg, inputBuf_0_V_addr_2_reg_1048, tmp_2977_reg_1068, inputBuf_0_V_addr_reg_1072, ap_enable_reg_pp0_iter3, ap_condition_471)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if (((tmp_i_2850_reg_982_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2977_reg_1068 = ap_const_lv2_0))) then 
                inputBuf_0_V_address1 <= inputBuf_0_V_addr_reg_1072;
            elsif ((ap_const_boolean_1 = ap_condition_471)) then 
                inputBuf_0_V_address1 <= inputBuf_0_V_addr_2_reg_1048;
            else 
                inputBuf_0_V_address1 <= "XXXXXX";
            end if;
        else 
            inputBuf_0_V_address1 <= "XXXXXX";
        end if; 
    end process;


    inputBuf_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inputBuf_0_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_0_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, tmp_i_2850_reg_982_pp0_iter2_reg, or_cond_i_reg_1021_pp0_iter2_reg, tmp_2982_reg_1044, tmp_2977_reg_1068, ap_enable_reg_pp0_iter3)
    begin
        if ((((tmp_i_2850_reg_982_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2977_reg_1068 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2850_reg_982_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1021_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2982_reg_1044 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_0_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_0_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, tmp_i_2850_reg_982_pp0_iter2_reg, or_cond_i_reg_1021_pp0_iter2_reg, tmp_2982_reg_1044, tmp_2977_reg_1068, ap_enable_reg_pp0_iter3)
    begin
        if ((((tmp_i_2850_reg_982_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2977_reg_1068 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2850_reg_982_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1021_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2982_reg_1044 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_0_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_1_V_address0 <= tmp_170_i_fu_846_p1(6 - 1 downto 0);

    inputBuf_1_V_address1_assign_proc : process(ap_block_pp0_stage0, tmp_i_2850_reg_982_pp0_iter2_reg, inputBuf_1_V_addr_2_reg_1053, tmp_2977_reg_1068, inputBuf_1_V_addr_reg_1077, ap_enable_reg_pp0_iter3, ap_condition_483)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if (((tmp_i_2850_reg_982_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2977_reg_1068 = ap_const_lv2_1))) then 
                inputBuf_1_V_address1 <= inputBuf_1_V_addr_reg_1077;
            elsif ((ap_const_boolean_1 = ap_condition_483)) then 
                inputBuf_1_V_address1 <= inputBuf_1_V_addr_2_reg_1053;
            else 
                inputBuf_1_V_address1 <= "XXXXXX";
            end if;
        else 
            inputBuf_1_V_address1 <= "XXXXXX";
        end if; 
    end process;


    inputBuf_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inputBuf_1_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_1_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, tmp_i_2850_reg_982_pp0_iter2_reg, or_cond_i_reg_1021_pp0_iter2_reg, tmp_2982_reg_1044, tmp_2977_reg_1068, ap_enable_reg_pp0_iter3)
    begin
        if ((((tmp_i_2850_reg_982_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2977_reg_1068 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2850_reg_982_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1021_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2982_reg_1044 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_1_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_1_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, tmp_i_2850_reg_982_pp0_iter2_reg, or_cond_i_reg_1021_pp0_iter2_reg, tmp_2982_reg_1044, tmp_2977_reg_1068, ap_enable_reg_pp0_iter3)
    begin
        if ((((tmp_i_2850_reg_982_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2977_reg_1068 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2850_reg_982_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1021_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2982_reg_1044 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_1_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_2_V_address0 <= tmp_170_i_fu_846_p1(6 - 1 downto 0);

    inputBuf_2_V_address1_assign_proc : process(ap_block_pp0_stage0, tmp_i_2850_reg_982_pp0_iter2_reg, inputBuf_2_V_addr_2_reg_1058, tmp_2977_reg_1068, inputBuf_2_V_addr_reg_1082, ap_enable_reg_pp0_iter3, ap_condition_494)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if (((tmp_i_2850_reg_982_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2977_reg_1068 = ap_const_lv2_2))) then 
                inputBuf_2_V_address1 <= inputBuf_2_V_addr_reg_1082;
            elsif ((ap_const_boolean_1 = ap_condition_494)) then 
                inputBuf_2_V_address1 <= inputBuf_2_V_addr_2_reg_1058;
            else 
                inputBuf_2_V_address1 <= "XXXXXX";
            end if;
        else 
            inputBuf_2_V_address1 <= "XXXXXX";
        end if; 
    end process;


    inputBuf_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inputBuf_2_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_2_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, tmp_i_2850_reg_982_pp0_iter2_reg, or_cond_i_reg_1021_pp0_iter2_reg, tmp_2982_reg_1044, tmp_2977_reg_1068, ap_enable_reg_pp0_iter3)
    begin
        if ((((tmp_i_2850_reg_982_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2977_reg_1068 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2850_reg_982_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1021_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2982_reg_1044 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_2_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_2_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, tmp_i_2850_reg_982_pp0_iter2_reg, or_cond_i_reg_1021_pp0_iter2_reg, tmp_2982_reg_1044, tmp_2977_reg_1068, ap_enable_reg_pp0_iter3)
    begin
        if ((((tmp_i_2850_reg_982_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2977_reg_1068 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2850_reg_982_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1021_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2982_reg_1044 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_2_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_3_V_address0 <= tmp_170_i_fu_846_p1(6 - 1 downto 0);

    inputBuf_3_V_address1_assign_proc : process(ap_block_pp0_stage0, tmp_i_2850_reg_982_pp0_iter2_reg, inputBuf_3_V_addr_2_reg_1063, tmp_2977_reg_1068, inputBuf_3_V_addr_reg_1087, ap_enable_reg_pp0_iter3, ap_condition_505)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if (((tmp_i_2850_reg_982_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2977_reg_1068 = ap_const_lv2_3))) then 
                inputBuf_3_V_address1 <= inputBuf_3_V_addr_reg_1087;
            elsif ((ap_const_boolean_1 = ap_condition_505)) then 
                inputBuf_3_V_address1 <= inputBuf_3_V_addr_2_reg_1063;
            else 
                inputBuf_3_V_address1 <= "XXXXXX";
            end if;
        else 
            inputBuf_3_V_address1 <= "XXXXXX";
        end if; 
    end process;


    inputBuf_3_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inputBuf_3_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_3_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, tmp_i_2850_reg_982_pp0_iter2_reg, or_cond_i_reg_1021_pp0_iter2_reg, tmp_2982_reg_1044, tmp_2977_reg_1068, ap_enable_reg_pp0_iter3)
    begin
        if ((((tmp_i_2850_reg_982_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2977_reg_1068 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2850_reg_982_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1021_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2982_reg_1044 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_3_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_3_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, tmp_i_2850_reg_982_pp0_iter2_reg, or_cond_i_reg_1021_pp0_iter2_reg, tmp_2982_reg_1044, tmp_2977_reg_1068, ap_enable_reg_pp0_iter3)
    begin
        if ((((tmp_i_2850_reg_982_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2977_reg_1068 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2850_reg_982_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1021_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2982_reg_1044 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_3_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_3_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_x_fu_534_p2 <= std_logic_vector(unsigned(k_x_1_fu_112) + unsigned(ap_const_lv32_1));
    k_y_fu_497_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(k_y_1_fu_104));

    numReps_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, numReps_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            numReps_blk_n <= numReps_empty_n;
        else 
            numReps_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    numReps_out_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, numReps_out_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            numReps_out_blk_n <= numReps_out_full_n;
        else 
            numReps_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    numReps_out_din <= numReps_dout;

    numReps_out_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, numReps_empty_n, numReps_out_full_n)
    begin
        if ((not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            numReps_out_write <= ap_const_logic_1;
        else 
            numReps_out_write <= ap_const_logic_0;
        end if; 
    end process;


    numReps_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, numReps_empty_n, numReps_out_full_n)
    begin
        if ((not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            numReps_read <= ap_const_logic_1;
        else 
            numReps_read <= ap_const_logic_0;
        end if; 
    end process;

    ofm_x_fu_565_p2 <= std_logic_vector(unsigned(ofm_x_1_fu_100) + unsigned(ap_const_lv32_1));
    ofm_y_fu_585_p2 <= std_logic_vector(unsigned(ofm_y_1_i_fu_96) + unsigned(ap_const_lv32_1));
    or_cond_i_fu_638_p2 <= (tmp_179_i_fu_632_p2 and tmp_178_i_fu_626_p2);

    out_V_V_blk_n_assign_proc : process(out_V_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, tmp_i_2850_reg_982_pp0_iter4_reg, tmp_166_i_reg_986_pp0_iter4_reg)
    begin
        if (((tmp_i_2850_reg_982_pp0_iter4_reg = ap_const_lv1_0) and (tmp_166_i_reg_986_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            out_V_V_blk_n <= out_V_V_full_n;
        else 
            out_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_V_V_din <= outElem_V_reg_1112;

    out_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter5, ap_predicate_op229_write_state12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op229_write_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            out_V_V_write <= ap_const_logic_1;
        else 
            out_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_i_fu_695_p3 <= 
        ap_const_lv32_0 when (tmp_183_i_fu_689_p2(0) = '1') else 
        counter_internal_blo_4_fu_683_p2;
    p_inp_1_i_fu_597_p3 <= 
        ap_const_lv32_0 when (tmp_177_i_fu_591_p2(0) = '1') else 
        inp_1_fu_108;
    p_ofm_y_9_i_fu_605_p3 <= 
        ap_const_lv32_0 when (tmp_177_i_fu_591_p2(0) = '1') else 
        ofm_y_fu_585_p2;
    read_block_1_fu_658_p3 <= 
        read_block_6_cast_fu_644_p2 when (tmp_181_i_fu_358_p2(0) = '1') else 
        tmp_2976_fu_462_p1;
    read_block_1_i_mid2_fu_454_p3 <= 
        ap_const_lv32_0 when (tmp_i_reg_972(0) = '1') else 
        read_block_2_fu_92;
    read_block_3_cast_i_fu_666_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(read_block_1_fu_658_p3),32));
    read_block_6_cast_fu_644_p2 <= std_logic_vector(unsigned(tmp_2976_fu_462_p1) + unsigned(ap_const_lv4_1));
    read_block_fu_724_p2 <= std_logic_vector(unsigned(read_block_1_i_mid2_fu_454_p3) + unsigned(ap_const_lv32_1));
    tmp_165_i_fu_809_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_376),64));
    tmp_166_i_fu_475_p2 <= "1" when (unsigned(counter_internal_blo_fu_128) < unsigned(ap_const_lv32_167)) else "0";
    tmp_167_i_fu_511_p2 <= std_logic_vector(unsigned(tmp_2981_fu_507_p1) + unsigned(tmp_2980_fu_503_p1));
    tmp_169_i_fu_739_p3 <= (tmp_167_i_reg_1000 & ap_const_lv2_0);
    tmp_170_i_fu_846_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_line_in_bloc_reg_1034),64));
    tmp_171_i_fu_523_p2 <= "1" when (count_simd_fu_517_p2 = ap_const_lv32_4) else "0";
    tmp_172_i_fu_364_p2 <= "1" when (grp_fu_352_p2 = ap_const_lv32_30) else "0";
    tmp_173_i_fu_540_p2 <= "1" when (k_x_fu_534_p2 = ap_const_lv32_3) else "0";
    tmp_174_i_fu_827_p2 <= "1" when (current_block_write_fu_821_p2 = ap_const_lv32_4) else "0";
    tmp_175_i_fu_551_p2 <= "1" when (k_y_fu_497_p2 = ap_const_lv32_3) else "0";
    tmp_176_i_fu_571_p2 <= "1" when (ofm_x_fu_565_p2 = ap_const_lv32_A) else "0";
    tmp_177_i_fu_591_p2 <= "1" when (ofm_y_fu_585_p2 = ap_const_lv32_A) else "0";
    tmp_178_i_fu_626_p2 <= "1" when (unsigned(counter_internal_blo_fu_128) < unsigned(ap_const_lv32_2F)) else "0";
    tmp_179_i_fu_632_p2 <= "1" when (unsigned(read_block_1_i_mid2_fu_454_p3) < unsigned(ap_const_lv32_C)) else "0";
    tmp_180_i_fu_762_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_376),64));
    tmp_181_i_fu_358_p2 <= "1" when (grp_fu_352_p2 = ap_const_lv32_30) else "0";
    tmp_182_i_fu_783_p2 <= "1" when (current_block_write_2_2845_fu_777_p2 = ap_const_lv32_4) else "0";
    tmp_183_i_fu_689_p2 <= "1" when (counter_internal_blo_4_fu_683_p2 = ap_const_lv32_167) else "0";
    tmp_2976_fu_462_p1 <= read_block_1_i_mid2_fu_454_p3(4 - 1 downto 0);
    tmp_2977_fu_817_p1 <= current_block_write_5_fu_120(2 - 1 downto 0);
    tmp_2978_fu_493_p1 <= k_y_1_fu_104(2 - 1 downto 0);
    tmp_2979_fu_735_p1 <= current_block_write_5_fu_120(2 - 1 downto 0);
    tmp_2980_fu_503_p1 <= k_x_1_fu_112(30 - 1 downto 0);
    tmp_2981_fu_507_p1 <= ofm_x_1_fu_100(30 - 1 downto 0);
    tmp_2982_fu_770_p1 <= current_block_write_5_fu_120(2 - 1 downto 0);
    tmp_fu_751_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(tmp_2979_fu_735_p1));
    tmp_i_2850_fu_466_p2 <= "1" when (unsigned(inp_1_fu_108) < unsigned(ap_const_lv32_90)) else "0";
    tmp_i_fu_428_p2 <= "1" when (i_i_reg_298 = ap_const_lv12_EA0) else "0";
end behav;
