Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: basic_machine.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "basic_machine.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "basic_machine"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : basic_machine
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/CLK_QuarterHz.vhf" in Library work.
Architecture behavioral of Entity fjkc_mxilinx_clk_quarterhz is up to date.
Architecture behavioral of Entity clk_quarterhz is up to date.
Compiling vhdl file "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/YOGI_ST.vhf" in Library work.
Architecture behavioral of Entity yogi_st is up to date.
Compiling vhdl file "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/YOGI_ET.vhf" in Library work.
Architecture behavioral of Entity yogi_et is up to date.
Compiling vhdl file "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/BOOBOO_EN.vhf" in Library work.
Architecture behavioral of Entity booboo_en is up to date.
Compiling vhdl file "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/BOOBOO_ST.vhf" in Library work.
Architecture behavioral of Entity booboo_st is up to date.
Compiling vhdl file "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/RANGER_EN.vhf" in Library work.
Architecture behavioral of Entity ranger_en is up to date.
Compiling vhdl file "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/RANGER_RD.vhf" in Library work.
Architecture behavioral of Entity ranger_rd is up to date.
Compiling vhdl file "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/SNAGGLE_TX.vhf" in Library work.
Architecture behavioral of Entity snaggle_tx is up to date.
Compiling vhdl file "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/SNAGGLE_RX.vhf" in Library work.
Architecture behavioral of Entity snaggle_rx is up to date.
Compiling vhdl file "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/DCM_100M.vhd" in Library work.
Architecture behavioral of Entity dcm_100m is up to date.
Compiling vhdl file "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/mux4SSD.vhd" in Library work.
Architecture behavioral of Entity mux4ssd is up to date.
Compiling vhdl file "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/bin2BCD3en.vhd" in Library work.
Architecture behavioral of Entity bin2bcd3en is up to date.
Compiling vhdl file "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/SSD_1dig.vhd" in Library work.
Architecture behavioral of Entity ssd_1dig is up to date.
Compiling vhdl file "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/sel_strobeB.vhd" in Library work.
Architecture behavioral of Entity sel_strobeb is up to date.
Compiling vhdl file "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/basic_machine.vhf" in Library work.
Entity <d4_16e_mxilinx_basic_machine> compiled.
Entity <d4_16e_mxilinx_basic_machine> (Architecture <behavioral>) compiled.
Entity <m2_1b1_mxilinx_basic_machine> compiled.
Entity <m2_1b1_mxilinx_basic_machine> (Architecture <behavioral>) compiled.
Entity <m2_1_mxilinx_basic_machine> compiled.
Entity <m2_1_mxilinx_basic_machine> (Architecture <behavioral>) compiled.
Entity <ftclex_mxilinx_basic_machine> compiled.
Entity <ftclex_mxilinx_basic_machine> (Architecture <behavioral>) compiled.
Entity <cb4cled_mxilinx_basic_machine> compiled.
Entity <cb4cled_mxilinx_basic_machine> (Architecture <behavioral>) compiled.
Entity <basic_machine> compiled.
Entity <basic_machine> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <basic_machine> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CB4CLED_MXILINX_basic_machine> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CLK_QuarterHz> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <D4_16E_MXILINX_basic_machine> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <YOGI_ST> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <YOGI_ET> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <BOOBOO_EN> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <BOOBOO_ST> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RANGER_EN> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RANGER_RD> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SNAGGLE_TX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SNAGGLE_RX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DCM_100M> in library <work> (architecture <behavioral>) with generics.
	DIV100 = 25
	DIV100k = 25000
	DIV100m = 25000000
	DIV10k = 2500
	DIV1m = 250000

Analyzing hierarchy for entity <mux4SSD> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bin2BCD3en> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SSD_1dig> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sel_strobeB> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FTCLEX_MXILINX_basic_machine> in library <work> (architecture <behavioral>) with generics.
	INIT = '0'

Analyzing hierarchy for entity <M2_1_MXILINX_basic_machine> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1B1_MXILINX_basic_machine> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FJKC_MXILINX_CLK_QuarterHz> in library <work> (architecture <behavioral>) with generics.
	INIT = '0'


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <basic_machine> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/basic_machine.vhf" line 943: Unconnected output port 'CEO' of component 'CB4CLED_MXILINX_basic_machine'.
WARNING:Xst:753 - "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/basic_machine.vhf" line 943: Unconnected output port 'TC' of component 'CB4CLED_MXILINX_basic_machine'.
    Set user-defined property "HU_SET =  XLXI_5_9" for instance <XLXI_5> in unit <basic_machine>.
    Set user-defined property "HU_SET =  XLXI_9_10" for instance <XLXI_9> in unit <basic_machine>.
WARNING:Xst:753 - "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/basic_machine.vhf" line 1077: Unconnected output port 'CLK1M' of component 'DCM_100M'.
WARNING:Xst:753 - "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/basic_machine.vhf" line 1077: Unconnected output port 'CLK10k' of component 'DCM_100M'.
WARNING:Xst:753 - "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/basic_machine.vhf" line 1077: Unconnected output port 'CLK100' of component 'DCM_100M'.
WARNING:Xst:753 - "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/basic_machine.vhf" line 1098: Unconnected output port 'Dout3' of component 'bin2BCD3en'.
WARNING:Xst:753 - "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/basic_machine.vhf" line 1098: Unconnected output port 'RBout' of component 'bin2BCD3en'.
Entity <basic_machine> analyzed. Unit <basic_machine> generated.

Analyzing Entity <CB4CLED_MXILINX_basic_machine> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_4" for instance <I_Q0> in unit <CB4CLED_MXILINX_basic_machine>.
    Set user-defined property "HU_SET =  I_Q1_3" for instance <I_Q1> in unit <CB4CLED_MXILINX_basic_machine>.
    Set user-defined property "HU_SET =  I_Q2_2" for instance <I_Q2> in unit <CB4CLED_MXILINX_basic_machine>.
    Set user-defined property "HU_SET =  I_Q3_1" for instance <I_Q3> in unit <CB4CLED_MXILINX_basic_machine>.
    Set user-defined property "HU_SET =  I_TC_7" for instance <I_TC> in unit <CB4CLED_MXILINX_basic_machine>.
    Set user-defined property "HU_SET =  I_T1_8" for instance <I_T1> in unit <CB4CLED_MXILINX_basic_machine>.
    Set user-defined property "HU_SET =  I_T2_5" for instance <I_T2> in unit <CB4CLED_MXILINX_basic_machine>.
    Set user-defined property "HU_SET =  I_T3_6" for instance <I_T3> in unit <CB4CLED_MXILINX_basic_machine>.
Entity <CB4CLED_MXILINX_basic_machine> analyzed. Unit <CB4CLED_MXILINX_basic_machine> generated.

Analyzing generic Entity <FTCLEX_MXILINX_basic_machine> in library <work> (Architecture <behavioral>).
	INIT = '0'
    Set user-defined property "HU_SET =  I_36_30_0" for instance <I_36_30> in unit <FTCLEX_MXILINX_basic_machine>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCLEX_MXILINX_basic_machine>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCLEX_MXILINX_basic_machine>.
Entity <FTCLEX_MXILINX_basic_machine> analyzed. Unit <FTCLEX_MXILINX_basic_machine> generated.

Analyzing Entity <M2_1_MXILINX_basic_machine> in library <work> (Architecture <behavioral>).
Entity <M2_1_MXILINX_basic_machine> analyzed. Unit <M2_1_MXILINX_basic_machine> generated.

Analyzing Entity <M2_1B1_MXILINX_basic_machine> in library <work> (Architecture <behavioral>).
Entity <M2_1B1_MXILINX_basic_machine> analyzed. Unit <M2_1B1_MXILINX_basic_machine> generated.

Analyzing Entity <CLK_QuarterHz> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_11" for instance <XLXI_1> in unit <CLK_QuarterHz>.
    Set user-defined property "HU_SET =  XLXI_2_12" for instance <XLXI_2> in unit <CLK_QuarterHz>.
Entity <CLK_QuarterHz> analyzed. Unit <CLK_QuarterHz> generated.

Analyzing generic Entity <FJKC_MXILINX_CLK_QuarterHz> in library <work> (Architecture <behavioral>).
	INIT = '0'
    Set user-defined property "INIT =  0" for instance <I_36_32> in unit <FJKC_MXILINX_CLK_QuarterHz>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_32> in unit <FJKC_MXILINX_CLK_QuarterHz>.
Entity <FJKC_MXILINX_CLK_QuarterHz> analyzed. Unit <FJKC_MXILINX_CLK_QuarterHz> generated.

Analyzing Entity <D4_16E_MXILINX_basic_machine> in library <work> (Architecture <behavioral>).
Entity <D4_16E_MXILINX_basic_machine> analyzed. Unit <D4_16E_MXILINX_basic_machine> generated.

Analyzing Entity <YOGI_ST> in library <work> (Architecture <behavioral>).
Entity <YOGI_ST> analyzed. Unit <YOGI_ST> generated.

Analyzing Entity <YOGI_ET> in library <work> (Architecture <behavioral>).
Entity <YOGI_ET> analyzed. Unit <YOGI_ET> generated.

Analyzing Entity <BOOBOO_EN> in library <work> (Architecture <behavioral>).
Entity <BOOBOO_EN> analyzed. Unit <BOOBOO_EN> generated.

Analyzing Entity <BOOBOO_ST> in library <work> (Architecture <behavioral>).
Entity <BOOBOO_ST> analyzed. Unit <BOOBOO_ST> generated.

Analyzing Entity <RANGER_EN> in library <work> (Architecture <behavioral>).
Entity <RANGER_EN> analyzed. Unit <RANGER_EN> generated.

Analyzing Entity <RANGER_RD> in library <work> (Architecture <behavioral>).
Entity <RANGER_RD> analyzed. Unit <RANGER_RD> generated.

Analyzing Entity <SNAGGLE_TX> in library <work> (Architecture <behavioral>).
Entity <SNAGGLE_TX> analyzed. Unit <SNAGGLE_TX> generated.

Analyzing Entity <SNAGGLE_RX> in library <work> (Architecture <behavioral>).
Entity <SNAGGLE_RX> analyzed. Unit <SNAGGLE_RX> generated.

Analyzing generic Entity <DCM_100M> in library <work> (Architecture <behavioral>).
	DIV100 = 25
	DIV100k = 25000
	DIV100m = 25000000
	DIV10k = 2500
	DIV1m = 250000
Entity <DCM_100M> analyzed. Unit <DCM_100M> generated.

Analyzing Entity <mux4SSD> in library <work> (Architecture <behavioral>).
Entity <mux4SSD> analyzed. Unit <mux4SSD> generated.

Analyzing Entity <bin2BCD3en> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/bin2BCD3en.vhd" line 62: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/bin2BCD3en.vhd" line 62: Mux is complete : default of case is discarded
INFO:Xst:2679 - Register <Dout3> in unit <bin2BCD3en> has a constant value of 0000 during circuit operation. The register is replaced by logic.
Entity <bin2BCD3en> analyzed. Unit <bin2BCD3en> generated.

Analyzing Entity <SSD_1dig> in library <work> (Architecture <behavioral>).
Entity <SSD_1dig> analyzed. Unit <SSD_1dig> generated.

Analyzing Entity <sel_strobeB> in library <work> (Architecture <behavioral>).
Entity <sel_strobeB> analyzed. Unit <sel_strobeB> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <DCM_100M>.
    Related source file is "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/DCM_100M.vhd".
    Found 1-bit register for signal <clk_1<0>>.
    Found 1-bit register for signal <clk_100<0>>.
    Found 1-bit register for signal <clk_10k<0>>.
    Found 32-bit adder for signal <clk_1_0$add0000> created at line 163.
    Found 1-bit register for signal <clk_1k<0>>.
    Found 32-bit adder for signal <clk_1k_0$add0000> created at line 115.
    Found 1-bit register for signal <clk_1m<0>>.
    Found 32-bit adder for signal <clk_1m_0$add0000> created at line 67.
    Found 32-bit up counter for signal <cnt1>.
    Found 32-bit comparator greatequal for signal <cnt1$cmp_ge0000> created at line 164.
    Found 32-bit up counter for signal <cnt100>.
    Found 32-bit adder for signal <cnt100$add0000> created at line 139.
    Found 32-bit comparator greatequal for signal <cnt100$cmp_ge0000> created at line 140.
    Found 32-bit up counter for signal <cnt10k>.
    Found 32-bit adder for signal <cnt10k$add0000> created at line 91.
    Found 32-bit comparator greatequal for signal <cnt10k$cmp_ge0000> created at line 92.
    Found 32-bit up counter for signal <cnt1k>.
    Found 32-bit comparator greatequal for signal <cnt1k$cmp_ge0000> created at line 116.
    Found 32-bit up counter for signal <cnt1M>.
    Found 32-bit comparator greatequal for signal <cnt1M$cmp_ge0000> created at line 68.
    Summary:
	inferred   5 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <DCM_100M> synthesized.


Synthesizing Unit <mux4SSD>.
    Related source file is "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/mux4SSD.vhd".
Unit <mux4SSD> synthesized.


Synthesizing Unit <bin2BCD3en>.
    Related source file is "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/bin2BCD3en.vhd".
    Found 16x4-bit ROM for signal <b9$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b8$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b7$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b6$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b4$mux0000> created at line 50.
    Found 8x4-bit ROM for signal <b$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b11$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b10$mux0000> created at line 50.
    Found 4-bit register for signal <RBout>.
    Found 4-bit register for signal <Dout0>.
    Found 4-bit register for signal <Dout1>.
    Found 4-bit register for signal <Dout2>.
    Summary:
	inferred   8 ROM(s).
	inferred  12 D-type flip-flop(s).
Unit <bin2BCD3en> synthesized.


Synthesizing Unit <SSD_1dig>.
    Related source file is "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/SSD_1dig.vhd".
    Found 16x7-bit ROM for signal <hexD$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <SSD_1dig> synthesized.


Synthesizing Unit <sel_strobeB>.
    Related source file is "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/sel_strobeB.vhd".
    Found 4x2-bit ROM for signal <sel$mux0001> created at line 44.
    Found 2-bit register for signal <sel>.
    Found 2-bit register for signal <selx>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 D-type flip-flop(s).
Unit <sel_strobeB> synthesized.


Synthesizing Unit <D4_16E_MXILINX_basic_machine>.
    Related source file is "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/basic_machine.vhf".
Unit <D4_16E_MXILINX_basic_machine> synthesized.


Synthesizing Unit <YOGI_ST>.
    Related source file is "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/YOGI_ST.vhf".
Unit <YOGI_ST> synthesized.


Synthesizing Unit <YOGI_ET>.
    Related source file is "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/YOGI_ET.vhf".
Unit <YOGI_ET> synthesized.


Synthesizing Unit <BOOBOO_EN>.
    Related source file is "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/BOOBOO_EN.vhf".
Unit <BOOBOO_EN> synthesized.


Synthesizing Unit <BOOBOO_ST>.
    Related source file is "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/BOOBOO_ST.vhf".
Unit <BOOBOO_ST> synthesized.


Synthesizing Unit <RANGER_EN>.
    Related source file is "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/RANGER_EN.vhf".
Unit <RANGER_EN> synthesized.


Synthesizing Unit <RANGER_RD>.
    Related source file is "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/RANGER_RD.vhf".
WARNING:Xst:653 - Signal <XLXI_6_I1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_6_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <RANGER_RD> synthesized.


Synthesizing Unit <SNAGGLE_TX>.
    Related source file is "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/SNAGGLE_TX.vhf".
Unit <SNAGGLE_TX> synthesized.


Synthesizing Unit <SNAGGLE_RX>.
    Related source file is "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/SNAGGLE_RX.vhf".
Unit <SNAGGLE_RX> synthesized.


Synthesizing Unit <M2_1_MXILINX_basic_machine>.
    Related source file is "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/basic_machine.vhf".
Unit <M2_1_MXILINX_basic_machine> synthesized.


Synthesizing Unit <M2_1B1_MXILINX_basic_machine>.
    Related source file is "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/basic_machine.vhf".
Unit <M2_1B1_MXILINX_basic_machine> synthesized.


Synthesizing Unit <FJKC_MXILINX_CLK_QuarterHz>.
    Related source file is "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/CLK_QuarterHz.vhf".
Unit <FJKC_MXILINX_CLK_QuarterHz> synthesized.


Synthesizing Unit <CLK_QuarterHz>.
    Related source file is "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/CLK_QuarterHz.vhf".
Unit <CLK_QuarterHz> synthesized.


Synthesizing Unit <FTCLEX_MXILINX_basic_machine>.
    Related source file is "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/basic_machine.vhf".
Unit <FTCLEX_MXILINX_basic_machine> synthesized.


Synthesizing Unit <CB4CLED_MXILINX_basic_machine>.
    Related source file is "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/basic_machine.vhf".
Unit <CB4CLED_MXILINX_basic_machine> synthesized.


Synthesizing Unit <basic_machine>.
    Related source file is "C:/Users/Chris/Documents/School/7th Year/Fall 2018/Phys301/Programs/Lab9/Experiment4/basic_machine.vhf".
WARNING:Xst:653 - Signal <XLXI_5_L_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_5_D3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_5_D2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_5_D1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_5_D0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_49_dp_in_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
Unit <basic_machine> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 10
 16x4-bit ROM                                          : 7
 16x7-bit ROM                                          : 1
 4x2-bit ROM                                           : 1
 8x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 5
# Counters                                             : 5
 32-bit up counter                                     : 5
# Registers                                            : 17
 1-bit register                                        : 13
 2-bit register                                        : 2
 4-bit register                                        : 2
# Comparators                                          : 5
 32-bit comparator greatequal                          : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <Dout2_2> in Unit <XLXI_50> is equivalent to the following FF/Latch, which will be removed : <Dout2_3> 
WARNING:Xst:1710 - FF/Latch <Dout2_2> (without init value) has a constant value of 0 in block <XLXI_50>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <Dout2<3:2>> (without init value) have a constant value of 0 in block <bin2BCD3en>.

Synthesizing (advanced) Unit <sel_strobeB>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_sel_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <sel_strobeB> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 10
 16x4-bit ROM                                          : 7
 16x7-bit ROM                                          : 1
 4x2-bit ROM                                           : 1
 8x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 5
# Counters                                             : 5
 32-bit up counter                                     : 5
# Registers                                            : 29
 Flip-Flops                                            : 29
# Comparators                                          : 5
 32-bit comparator greatequal                          : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <RBout_1> in Unit <bin2BCD3en> is equivalent to the following FF/Latch, which will be removed : <RBout_0> 
WARNING:Xst:1710 - FF/Latch <RBout_3> (without init value) has a constant value of 1 in block <bin2BCD3en>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RBout_1> (without init value) has a constant value of 0 in block <bin2BCD3en>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <basic_machine> ...

Optimizing unit <DCM_100M> ...

Optimizing unit <D4_16E_MXILINX_basic_machine> ...

Optimizing unit <M2_1_MXILINX_basic_machine> ...

Optimizing unit <M2_1B1_MXILINX_basic_machine> ...

Optimizing unit <FJKC_MXILINX_CLK_QuarterHz> ...

Optimizing unit <bin2BCD3en> ...

Optimizing unit <FTCLEX_MXILINX_basic_machine> ...

Optimizing unit <CB4CLED_MXILINX_basic_machine> ...
WARNING:Xst:2677 - Node <XLXI_48/cnt1M_31> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt1M_30> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt1M_29> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt1M_28> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt1M_27> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt1M_26> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt1M_25> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt1M_24> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt1M_23> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt1M_22> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt1M_21> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt1M_20> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt1M_19> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt1M_18> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt1M_17> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt1M_16> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt1M_15> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt1M_14> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt1M_13> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt1M_12> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt1M_11> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt1M_10> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt1M_9> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt1M_8> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt1M_7> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt1M_6> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt1M_5> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt1M_4> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt1M_3> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt1M_2> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt1M_1> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt1M_0> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt10k_31> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt10k_30> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt10k_29> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt10k_28> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt10k_27> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt10k_26> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt10k_25> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt10k_24> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt10k_23> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt10k_22> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt10k_21> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt10k_20> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt10k_19> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt10k_18> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt10k_17> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt10k_16> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt10k_15> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt10k_14> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt10k_13> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt10k_12> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt10k_11> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt10k_10> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt10k_9> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt10k_8> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt10k_7> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt10k_6> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt10k_5> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt10k_4> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt10k_3> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt10k_2> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt10k_1> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt10k_0> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt100_31> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt100_30> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt100_29> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt100_28> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt100_27> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt100_26> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt100_25> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt100_24> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt100_23> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt100_22> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt100_21> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt100_20> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt100_19> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt100_18> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt100_17> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt100_16> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt100_15> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt100_14> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt100_13> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt100_12> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt100_11> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt100_10> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt100_9> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt100_8> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt100_7> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt100_6> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt100_5> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt100_4> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt100_3> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt100_2> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt100_1> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/cnt100_0> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/clk_10k_0> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/clk_100_0> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_48/clk_1m_0> of sequential type is unconnected in block <basic_machine>.
WARNING:Xst:2677 - Node <XLXI_50/RBout_2> of sequential type is unconnected in block <basic_machine>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block basic_machine, actual ratio is 12.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 86
 Flip-Flops                                            : 86

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : basic_machine.ngr
Top Level Output File Name         : basic_machine
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 570
#      AND2                        : 17
#      AND2B1                      : 11
#      AND2B2                      : 4
#      AND3                        : 1
#      AND3B1                      : 2
#      AND3B2                      : 2
#      AND3B3                      : 1
#      AND4                        : 1
#      AND4B4                      : 1
#      AND5                        : 1
#      AND5B1                      : 4
#      AND5B2                      : 6
#      AND5B3                      : 4
#      AND5B4                      : 1
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 68
#      LUT2                        : 22
#      LUT3                        : 72
#      LUT4                        : 42
#      MUXCY                       : 149
#      MUXF5                       : 4
#      OR2                         : 10
#      OR3                         : 2
#      OR4                         : 1
#      OR5                         : 2
#      VCC                         : 2
#      XOR2                        : 6
#      XORCY                       : 119
# FlipFlops/Latches                : 86
#      FD                          : 3
#      FDC                         : 4
#      FDCE                        : 4
#      FDCP                        : 8
#      FDE                         : 66
#      FDR                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      OBUF                        : 13
# Logical                          : 4
#      NAND2                       : 2
#      NAND2B2                     : 1
#      NOR2                        : 1
# Others                           : 6
#      PULLDOWN                    : 2
#      PULLUP                      : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      117  out of    960    12%  
 Number of Slice Flip Flops:             86  out of   1920     4%  
 Number of 4 input LUTs:                218  out of   1920    11%  
 Number of IOs:                          15
 Number of bonded IOBs:                  14  out of     83    16%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
XLXI_48/clk_1k_0                   | NONE(XLXI_52/sel_0)         | 14    |
CLK_in                             | BUFGP                       | 66    |
XLXI_48/clk_1_0                    | NONE(XLXI_8/XLXI_1/I_36_32) | 2     |
DIV_CLK_out_OBUF(XLXI_30:O)        | NONE(*)(XLXI_5/I_Q3/I_36_35)| 4     |
-----------------------------------+-----------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------+----------------------------+-------+
Control Signal                                     | Buffer(FF name)            | Load  |
---------------------------------------------------+----------------------------+-------+
XLXI_8/XLXN_9(XLXI_8/XLXI_5:G)                     | NONE(XLXI_8/XLXI_1/I_36_32)| 2     |
XLXI_50/Dout0_0_and0000(XLXI_50/Dout0_0_and00001:O)| NONE(XLXI_50/Dout0_0)      | 1     |
XLXI_50/Dout0_0_and0001(XLXI_50/Dout0_0_and00011:O)| NONE(XLXI_50/Dout0_0)      | 1     |
XLXI_50/Dout0_1_and0000(XLXI_50/Dout0_1_and00001:O)| NONE(XLXI_50/Dout0_1)      | 1     |
XLXI_50/Dout0_1_and0001(XLXI_50/Dout0_1_and00011:O)| NONE(XLXI_50/Dout0_1)      | 1     |
XLXI_50/Dout0_2_and0000(XLXI_50/Dout0_2_and00001:O)| NONE(XLXI_50/Dout0_2)      | 1     |
XLXI_50/Dout0_2_and0001(XLXI_50/Dout0_2_and00011:O)| NONE(XLXI_50/Dout0_2)      | 1     |
XLXI_50/Dout0_3_and0000(XLXI_50/Dout0_3_and00001:O)| NONE(XLXI_50/Dout0_3)      | 1     |
XLXI_50/Dout0_3_and0001(XLXI_50/Dout0_3_and00011:O)| NONE(XLXI_50/Dout0_3)      | 1     |
XLXI_50/Dout1_0_and0000(XLXI_50/Dout1_0_and00001:O)| NONE(XLXI_50/Dout1_0)      | 1     |
XLXI_50/Dout1_0_and0001(XLXI_50/Dout1_0_and00011:O)| NONE(XLXI_50/Dout1_0)      | 1     |
XLXI_50/Dout1_1_and0000(XLXI_50/Dout1_1_and00001:O)| NONE(XLXI_50/Dout1_1)      | 1     |
XLXI_50/Dout1_1_and0001(XLXI_50/Dout1_1_and00011:O)| NONE(XLXI_50/Dout1_1)      | 1     |
XLXI_50/Dout1_2_and0000(XLXI_50/Dout1_2_and00001:O)| NONE(XLXI_50/Dout1_2)      | 1     |
XLXI_50/Dout1_2_and0001(XLXI_50/Dout1_2_and00011:O)| NONE(XLXI_50/Dout1_2)      | 1     |
XLXI_50/Dout1_3_and0000(XLXI_50/Dout1_3_and00001:O)| NONE(XLXI_50/Dout1_3)      | 1     |
XLXI_50/Dout1_3_and0001(XLXI_50/Dout1_3_and00011:O)| NONE(XLXI_50/Dout1_3)      | 1     |
---------------------------------------------------+----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.348ns (Maximum Frequency: 80.986MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 8.159ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_48/clk_1k_0'
  Clock period: 2.225ns (frequency: 449.438MHz)
  Total number of paths / destination ports: 5 / 4
-------------------------------------------------------------------------
Delay:               2.225ns (Levels of Logic = 1)
  Source:            XLXI_52/selx_1 (FF)
  Destination:       XLXI_52/sel_0 (FF)
  Source Clock:      XLXI_48/clk_1k_0 rising
  Destination Clock: XLXI_48/clk_1k_0 rising

  Data Path: XLXI_52/selx_1 to XLXI_52/sel_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.622  XLXI_52/selx_1 (XLXI_52/selx_1)
     LUT2:I0->O            1   0.704   0.000  XLXI_52/Mrom_sel_mux0001111 (XLXI_52/Mrom_sel_mux00011)
     FD:D                      0.308          XLXI_52/sel_0
    ----------------------------------------
    Total                      2.225ns (1.603ns logic, 0.622ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_in'
  Clock period: 12.348ns (frequency: 80.986MHz)
  Total number of paths / destination ports: 578327 / 68
-------------------------------------------------------------------------
Delay:               12.348ns (Levels of Logic = 66)
  Source:            XLXI_48/cnt1_1 (FF)
  Destination:       XLXI_48/cnt1_31 (FF)
  Source Clock:      CLK_in rising
  Destination Clock: CLK_in rising

  Data Path: XLXI_48/cnt1_1 to XLXI_48/cnt1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.622  XLXI_48/cnt1_1 (XLXI_48/cnt1_1)
     LUT1:I0->O            1   0.704   0.000  XLXI_48/Madd_clk_1_0_add0000_cy<1>_rt (XLXI_48/Madd_clk_1_0_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_48/Madd_clk_1_0_add0000_cy<1> (XLXI_48/Madd_clk_1_0_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Madd_clk_1_0_add0000_cy<2> (XLXI_48/Madd_clk_1_0_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Madd_clk_1_0_add0000_cy<3> (XLXI_48/Madd_clk_1_0_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Madd_clk_1_0_add0000_cy<4> (XLXI_48/Madd_clk_1_0_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Madd_clk_1_0_add0000_cy<5> (XLXI_48/Madd_clk_1_0_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Madd_clk_1_0_add0000_cy<6> (XLXI_48/Madd_clk_1_0_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Madd_clk_1_0_add0000_cy<7> (XLXI_48/Madd_clk_1_0_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Madd_clk_1_0_add0000_cy<8> (XLXI_48/Madd_clk_1_0_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Madd_clk_1_0_add0000_cy<9> (XLXI_48/Madd_clk_1_0_add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Madd_clk_1_0_add0000_cy<10> (XLXI_48/Madd_clk_1_0_add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Madd_clk_1_0_add0000_cy<11> (XLXI_48/Madd_clk_1_0_add0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Madd_clk_1_0_add0000_cy<12> (XLXI_48/Madd_clk_1_0_add0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Madd_clk_1_0_add0000_cy<13> (XLXI_48/Madd_clk_1_0_add0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Madd_clk_1_0_add0000_cy<14> (XLXI_48/Madd_clk_1_0_add0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Madd_clk_1_0_add0000_cy<15> (XLXI_48/Madd_clk_1_0_add0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Madd_clk_1_0_add0000_cy<16> (XLXI_48/Madd_clk_1_0_add0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Madd_clk_1_0_add0000_cy<17> (XLXI_48/Madd_clk_1_0_add0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Madd_clk_1_0_add0000_cy<18> (XLXI_48/Madd_clk_1_0_add0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Madd_clk_1_0_add0000_cy<19> (XLXI_48/Madd_clk_1_0_add0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Madd_clk_1_0_add0000_cy<20> (XLXI_48/Madd_clk_1_0_add0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Madd_clk_1_0_add0000_cy<21> (XLXI_48/Madd_clk_1_0_add0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Madd_clk_1_0_add0000_cy<22> (XLXI_48/Madd_clk_1_0_add0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Madd_clk_1_0_add0000_cy<23> (XLXI_48/Madd_clk_1_0_add0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Madd_clk_1_0_add0000_cy<24> (XLXI_48/Madd_clk_1_0_add0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Madd_clk_1_0_add0000_cy<25> (XLXI_48/Madd_clk_1_0_add0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Madd_clk_1_0_add0000_cy<26> (XLXI_48/Madd_clk_1_0_add0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Madd_clk_1_0_add0000_cy<27> (XLXI_48/Madd_clk_1_0_add0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Madd_clk_1_0_add0000_cy<28> (XLXI_48/Madd_clk_1_0_add0000_cy<28>)
     XORCY:CI->O           1   0.804   0.595  XLXI_48/Madd_clk_1_0_add0000_xor<29> (XLXI_48/clk_1_0_add0000<29>)
     LUT2:I0->O            1   0.704   0.000  XLXI_48/Mcompar_cnt1_cmp_ge0000_lut<11> (XLXI_48/Mcompar_cnt1_cmp_ge0000_lut<11>)
     MUXCY:S->O            1   0.464   0.000  XLXI_48/Mcompar_cnt1_cmp_ge0000_cy<11> (XLXI_48/Mcompar_cnt1_cmp_ge0000_cy<11>)
     MUXCY:CI->O          34   0.459   1.298  XLXI_48/Mcompar_cnt1_cmp_ge0000_cy<12> (XLXI_48/cnt1_cmp_ge0000)
     LUT3:I2->O            1   0.704   0.000  XLXI_48/Mcount_cnt1_lut<0> (XLXI_48/Mcount_cnt1_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_48/Mcount_cnt1_cy<0> (XLXI_48/Mcount_cnt1_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Mcount_cnt1_cy<1> (XLXI_48/Mcount_cnt1_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Mcount_cnt1_cy<2> (XLXI_48/Mcount_cnt1_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Mcount_cnt1_cy<3> (XLXI_48/Mcount_cnt1_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Mcount_cnt1_cy<4> (XLXI_48/Mcount_cnt1_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Mcount_cnt1_cy<5> (XLXI_48/Mcount_cnt1_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Mcount_cnt1_cy<6> (XLXI_48/Mcount_cnt1_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Mcount_cnt1_cy<7> (XLXI_48/Mcount_cnt1_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Mcount_cnt1_cy<8> (XLXI_48/Mcount_cnt1_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Mcount_cnt1_cy<9> (XLXI_48/Mcount_cnt1_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Mcount_cnt1_cy<10> (XLXI_48/Mcount_cnt1_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Mcount_cnt1_cy<11> (XLXI_48/Mcount_cnt1_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Mcount_cnt1_cy<12> (XLXI_48/Mcount_cnt1_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Mcount_cnt1_cy<13> (XLXI_48/Mcount_cnt1_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Mcount_cnt1_cy<14> (XLXI_48/Mcount_cnt1_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Mcount_cnt1_cy<15> (XLXI_48/Mcount_cnt1_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Mcount_cnt1_cy<16> (XLXI_48/Mcount_cnt1_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Mcount_cnt1_cy<17> (XLXI_48/Mcount_cnt1_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Mcount_cnt1_cy<18> (XLXI_48/Mcount_cnt1_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Mcount_cnt1_cy<19> (XLXI_48/Mcount_cnt1_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Mcount_cnt1_cy<20> (XLXI_48/Mcount_cnt1_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Mcount_cnt1_cy<21> (XLXI_48/Mcount_cnt1_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Mcount_cnt1_cy<22> (XLXI_48/Mcount_cnt1_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Mcount_cnt1_cy<23> (XLXI_48/Mcount_cnt1_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Mcount_cnt1_cy<24> (XLXI_48/Mcount_cnt1_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Mcount_cnt1_cy<25> (XLXI_48/Mcount_cnt1_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Mcount_cnt1_cy<26> (XLXI_48/Mcount_cnt1_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Mcount_cnt1_cy<27> (XLXI_48/Mcount_cnt1_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Mcount_cnt1_cy<28> (XLXI_48/Mcount_cnt1_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_48/Mcount_cnt1_cy<29> (XLXI_48/Mcount_cnt1_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  XLXI_48/Mcount_cnt1_cy<30> (XLXI_48/Mcount_cnt1_cy<30>)
     XORCY:CI->O           1   0.804   0.000  XLXI_48/Mcount_cnt1_xor<31> (XLXI_48/Mcount_cnt131)
     FDE:D                     0.308          XLXI_48/cnt1_31
    ----------------------------------------
    Total                     12.348ns (9.833ns logic, 2.515ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_48/clk_1_0'
  Clock period: 4.181ns (frequency: 239.177MHz)
  Total number of paths / destination ports: 10 / 2
-------------------------------------------------------------------------
Delay:               4.181ns (Levels of Logic = 2)
  Source:            XLXI_8/XLXI_1/I_36_32 (FF)
  Destination:       XLXI_8/XLXI_1/I_36_32 (FF)
  Source Clock:      XLXI_48/clk_1_0 rising
  Destination Clock: XLXI_48/clk_1_0 rising

  Data Path: XLXI_8/XLXI_1/I_36_32 to XLXI_8/XLXI_1/I_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             16   0.591   1.034  I_36_32 (Q)
     end scope: 'XLXI_8/XLXI_1'
     begin scope: 'XLXI_8/XLXI_2'
     AND3B2:I0->O          1   0.704   0.420  I_36_37 (A0)
     OR3:I2->O             1   0.704   0.420  I_36_41 (AD)
     FDC:D                     0.308          I_36_32
    ----------------------------------------
    Total                      4.181ns (2.307ns logic, 1.874ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DIV_CLK_out_OBUF'
  Clock period: 8.903ns (frequency: 112.318MHz)
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Delay:               8.903ns (Levels of Logic = 9)
  Source:            XLXI_5/I_Q0/I_36_35 (FF)
  Destination:       XLXI_5/I_Q3/I_36_35 (FF)
  Source Clock:      DIV_CLK_out_OBUF rising
  Destination Clock: DIV_CLK_out_OBUF rising

  Data Path: XLXI_5/I_Q0/I_36_35 to XLXI_5/I_Q3/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            26   0.591   1.260  I_36_35 (Q)
     end scope: 'I_Q0'
     AND2B2:I1->O          1   0.704   0.420  I_36_3 (T2_DN)
     begin scope: 'I_T2'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'I_T2'
     begin scope: 'I_Q2'
     XOR2:I0->O            1   0.704   0.420  I_36_32 (TQ)
     begin scope: 'I_36_30'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'I_36_30'
     FDCE:D                    0.308          I_36_35
    ----------------------------------------
    Total                      8.903ns (5.123ns logic, 3.780ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_in'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.450ns (Levels of Logic = 1)
  Source:            XLXI_48/clk_1_0 (FF)
  Destination:       CLK_out (PAD)
  Source Clock:      CLK_in rising

  Data Path: XLXI_48/clk_1_0 to CLK_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.591   0.587  XLXI_48/clk_1_0 (XLXI_48/clk_1_0)
     OBUF:I->O                 3.272          CLK_out_OBUF (CLK_out)
    ----------------------------------------
    Total                      4.450ns (3.863ns logic, 0.587ns route)
                                       (86.8% logic, 13.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_48/clk_1_0'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              6.234ns (Levels of Logic = 3)
  Source:            XLXI_8/XLXI_1/I_36_32 (FF)
  Destination:       DIV_CLK_out (PAD)
  Source Clock:      XLXI_48/clk_1_0 rising

  Data Path: XLXI_8/XLXI_1/I_36_32 to DIV_CLK_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             16   0.591   1.034  I_36_32 (Q)
     end scope: 'XLXI_8/XLXI_1'
     AND2B2:I1->O          5   0.704   0.633  XLXI_30 (DIV_CLK_out_OBUF)
     OBUF:I->O                 3.272          DIV_CLK_out_OBUF (DIV_CLK_out)
    ----------------------------------------
    Total                      6.234ns (4.567ns logic, 1.667ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_48/clk_1k_0'
  Total number of paths / destination ports: 162 / 11
-------------------------------------------------------------------------
Offset:              8.003ns (Levels of Logic = 4)
  Source:            XLXI_52/sel_0 (FF)
  Destination:       LED_out<6> (PAD)
  Source Clock:      XLXI_48/clk_1k_0 rising

  Data Path: XLXI_52/sel_0 to LED_out<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.591   1.108  XLXI_52/sel_0 (XLXI_52/sel_0)
     LUT4:I0->O            1   0.704   0.000  XLXI_49/hexO<1>_F (N22)
     MUXF5:I0->O           7   0.321   0.883  XLXI_49/hexO<1> (XLXN_156<1>)
     LUT4:I0->O            1   0.704   0.420  XLXI_51/Mrom_hexD_rom000021 (LED_out_4_OBUF)
     OBUF:I->O                 3.272          LED_out_4_OBUF (LED_out<4>)
    ----------------------------------------
    Total                      8.003ns (5.592ns logic, 2.411ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DIV_CLK_out_OBUF'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              8.159ns (Levels of Logic = 5)
  Source:            XLXI_5/I_Q0/I_36_35 (FF)
  Destination:       LED_out<6> (PAD)
  Source Clock:      DIV_CLK_out_OBUF rising

  Data Path: XLXI_5/I_Q0/I_36_35 to LED_out<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            26   0.591   1.264  I_36_35 (Q)
     end scope: 'I_Q0'
     end scope: 'XLXI_5'
     LUT4:I3->O            1   0.704   0.000  XLXI_49/hexO<0>_G (N25)
     MUXF5:I1->O           7   0.321   0.883  XLXI_49/hexO<0> (XLXN_156<0>)
     LUT4:I0->O            1   0.704   0.420  XLXI_51/Mrom_hexD_rom000031 (LED_out_3_OBUF)
     OBUF:I->O                 3.272          LED_out_3_OBUF (LED_out<3>)
    ----------------------------------------
    Total                      8.159ns (5.592ns logic, 2.567ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.80 secs
 
--> 

Total memory usage is 4551712 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  119 (   0 filtered)
Number of infos    :    7 (   0 filtered)

