<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='668' ll='670' type='const llvm::RegClassOrRegBank &amp; llvm::MachineRegisterInfo::getRegClassOrRegBank(llvm::Register Reg) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='665'>/// Return the register bank or register class of \p Reg.
  /// \note Before the register bank gets assigned (i.e., before the
  /// RegBankSelect pass) \p Reg may not have either.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CSEInfo.cpp' l='376' u='c' c='_ZNK4llvm23GISelInstProfileBuilder12addNodeIDRegENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Localizer.cpp' l='136' u='c' c='_ZN4llvm9Localizer18localizeInterBlockERNS_15MachineFunctionERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='92' u='c' c='_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='136' u='c' c='_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='189' u='c' c='_ZN4llvm13canReplaceRegENS_8RegisterES0_RNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='190' u='c' c='_ZN4llvm13canReplaceRegENS_8RegisterES0_RNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='190' u='c' c='_ZN4llvm13canReplaceRegENS_8RegisterES0_RNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='100' u='c' c='_ZN4llvm19MachineRegisterInfo17constrainRegAttrsENS_8RegisterES1_j'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='102' u='c' c='_ZN4llvm19MachineRegisterInfo17constrainRegAttrsENS_8RegisterES1_j'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='2176' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='75' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector5isVCCENS_8RegisterERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='196' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector9selectPHIERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1945' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector18getArtifactRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='161' u='c' c='_ZN12_GLOBAL__N_119ApplyRegBankMapping9applyBankERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2138' u='c' c='_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE'/>
