Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed Sep 25 10:49:13 2013
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
pscgen -mhs system.mhs -expdir SDK\SDK_Export\hw
ZynqConfig: Terminated for pscgen mode
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 64 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 208 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 231 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 239 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 289 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 316 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 383 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 395 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_1 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 402 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 64 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 208 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 231 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 239 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 289 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 316 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 383 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 395 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_1 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 402 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 64 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 208 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 231 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 239 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 289 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 316 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 383 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 395 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_1 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 402 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 64 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 208 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 231 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 239 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 289 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 316 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 383 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 395 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_1 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 402 
WARNING:EDK:2486 - The bitwidth 52 of new value 0xc00000000fe81 is greater than
   32
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x41600000-0x4160ffff) axi_iic_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41640000-0x4164ffff) axi_iic_1	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_1	ps7_axi_interconnect_0->axi_interconnect_1
  (0x70e00000-0x70e0ffff)
axi_hdmi_tx_16b_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x75c00000-0x75c0ffff)
axi_spdif_tx_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x77600000-0x7760ffff)
axi_i2s_adi_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x77620000-0x7762ffff)
axi_ad7303_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x79000000-0x7900ffff)
axi_clkgen_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe0006000-0xe0006fff) ps7_spi_0	ps7_axi_interconnect_0
  (0xe0007000-0xe0007fff) ps7_spi_1	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf8007fff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x41600000-0x4160ffff) axi_iic_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41640000-0x4164ffff) axi_iic_1	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_1	ps7_axi_interconnect_0->axi_interconnect_1
  (0x70e00000-0x70e0ffff)
axi_hdmi_tx_16b_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x75c00000-0x75c0ffff)
axi_spdif_tx_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x77600000-0x7760ffff)
axi_i2s_adi_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x77620000-0x7762ffff)
axi_ad7303_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x79000000-0x7900ffff)
axi_clkgen_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe0006000-0xe0006fff) ps7_spi_0	ps7_axi_interconnect_0
  (0xe0007000-0xe0007fff) ps7_spi_1	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf8007fff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 

Checking platform address map ...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 64 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 208 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 231 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 239 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 289 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 316 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 383 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 395 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_1 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 402 
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v5_04_a;d=pg020_axi_vdm
   a.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v1_02_a;d=axi_iic_ds756.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v1_02_a;d=axi_iic_ds756.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v5_04_a;d=pg020_axi_vdm
   a.pdf
Generated Block Diagram.
Rasterizing processing_system7_0.jpg.....
Rasterizing axi_vdma_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing axi_interconnect_2.jpg.....
Rasterizing axi_hdmi_tx_16b_0.jpg.....
Rasterizing axi_spdif_tx_0.jpg.....
Rasterizing axi_iic_0.jpg.....
Rasterizing axi_clkgen_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing util_vector_logic_0.jpg.....
Rasterizing axi_i2s_adi_0.jpg.....
Rasterizing util_i2c_mixer_0.jpg.....
Rasterizing axi_iic_1.jpg.....
Rasterizing axi_interconnect_3.jpg.....
Rasterizing axi_vdma_1.jpg.....
Rasterizing axi_ad7303_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp D:/Temp/fpgahdl_xilinx/cf_lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
D:/Temp/fpgahdl_xilinx/cf_lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 64 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 208 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 231 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 239 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 289 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 316 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 383 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 395 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_1 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 402 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 64 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 208 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 231 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 239 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 289 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 316 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 383 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 395 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_1 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 402 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 8 -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_clkgen_0:clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x41640000-0x4164ffff) axi_iic_1	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_1	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x77620000-0x7762ffff) axi_ad7303_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: hdmi_int, CONNECTOR: hdmi_int - floating connection -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 32 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR:
   net_util_vector_logic_0_Op1_pin - floating connection -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 35 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\dat
   a\axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_1_M_AXIS_MM2S_TUSER - floating connection -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\dat
   a\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_3.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 64 - Copying cache
implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 208 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 231 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_2 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 239 - Copying cache
implementation netlist
IPNAME:axi_hdmi_tx_16b INSTANCE:axi_hdmi_tx_16b_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 247 - Copying cache
implementation netlist
IPNAME:axi_spdif_tx INSTANCE:axi_spdif_tx_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 268 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:axi_iic_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 289 - Copying cache
implementation netlist
IPNAME:axi_clkgen INSTANCE:axi_clkgen_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 305 - Copying cache
implementation netlist
IPNAME:util_vector_logic INSTANCE:util_vector_logic_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 326 - Copying cache
implementation netlist
IPNAME:axi_i2s_adi INSTANCE:axi_i2s_adi_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 335 - Copying cache
implementation netlist
IPNAME:util_i2c_mixer INSTANCE:util_i2c_mixer_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 370 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:axi_iic_1 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 383 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_3 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 395 - Copying cache
implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_1 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 402 - Copying cache
implementation netlist
IPNAME:axi_ad7303 INSTANCE:axi_ad7303_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 420 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 316 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi_hdmi_tx_16b_0 - D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs
line 247 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_spdif_tx_0 - D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line
268 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_clkgen_0 - D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 305
- Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:clock_generator_0 - D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs
line 316 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_i2s_adi_0 - D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line
335 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:util_i2c_mixer_0 - D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line
370 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_ad7303_0 - D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 420
- Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 316 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/clock_generator_0_wrapper/s
ystem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_ad7303_0_wrapper INSTANCE:axi_ad7303_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 420 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_ad7303_0_wrapper.ngc
../system_axi_ad7303_0_wrapper

Reading NGO file
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/axi_ad7303_0_wrapper/system
_axi_ad7303_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_ad7303_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_ad7303_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 124.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/fpga.flw 
Using Option File(s): 
 D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm system.bmm
D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system.ngc" ...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_processing_system7_0
_wrapper.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_util_vector_logic_0_
wrapper.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_i2s_adi_0_wrappe
r.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_interconnect_1_w
rapper.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_interconnect_2_w
rapper.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_interconnect_3_w
rapper.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_spdif_tx_0_wrapp
er.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_ad7303_0_wrapper
.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_clkgen_0_wrapper
.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_clock_generator_0_wr
apper.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_vdma_0_wrapper.n
gc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_hdmi_tx_16b_0_wr
apper.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_vdma_1_wrapper.n
gc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_iic_0_wrapper.ng
c"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_iic_1_wrapper.ng
c"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_util_i2c_mixer_0_wra
pper.ngc"...
Applying constraints in
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_processing_system7_0
_wrapper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_interconnect_1_w
rapper.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_interconnect_2_w
rapper.ncf" to module "axi_interconnect_2"...
Checking Constraint Associations...
Applying constraints in
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_interconnect_3_w
rapper.ncf" to module "axi_interconnect_3"...
Checking Constraint Associations...
Applying constraints in
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_vdma_0_wrapper.n
cf" to module "axi_vdma_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_vdma_1_wrapper.n
cf" to module "axi_vdma_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GENER
   ATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_t...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_620_o_MUX_640_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GENER
   ATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_fr...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_620_o_MUX_639_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_LEV
   EL_P_S_CDC.s_level_out_d1_cdc_to_GND_6...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_620_o_MUX_640_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_LEV
   EL_P_S_CDC.p_level_in_d1_cdc_from_GND_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_620_o_MUX_639_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.s_level_in_d1_cdc_from_GND_631_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_631_o_MUX_642_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.p_level_out_d1_cdc_to_GND_631_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_631_o_MUX_643_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.s_level_in_d1_cdc_from_GND_631_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_631_o_MUX_642_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GENER
   ATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_t...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_631_o_MUX_643_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.p_level_out_d1_cdc_to_GND_631_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_631_o_MUX_643_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GENER
   ATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_fr...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_631_o_MUX_642_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_150_o_MUX_590_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_150_o_MUX_590_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_150_o_MUX_589_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_150_o_MUX_589_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_150_o_MUX_590_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_150_o_MUX_590_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_150_o_MUX_589_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_150_o_MUX_589_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_134_o_MUX_584_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_134_o_MUX_584_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_134_o_MUX_585_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_134_o_MUX_585_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.
   LITE_WVALID_MM2S_CDC_I\/Mmux_GENERATE_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.
   LITE_WVALID_MM2S_CDC_I\/Mmux_GENERATE_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_34_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_34_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_26_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_26_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_10_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_10_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GE
   NERATE_LEVEL_P_S_CDC.s_level_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_618_o_MUX_710_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GE
   NERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_618_o_MUX_709_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_
   LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GN...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_618_o_MUX_710_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.p_level_out_d1_cdc_to_GND_629_o_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_
   LEVEL_P_S_CDC.p_level_in_d1_cdc_from_G...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_618_o_MUX_709_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.s_level_in_d1_cdc_from_GND_629_o...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I\/Mmux_GENERATE
   _LEVEL_S_P_CDC.s_level_in_d1_cdc_from_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I\/Mmux_GENERATE
   _LEVEL_S_P_CDC.p_level_out_d1_cdc_to_G...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.s_level_in_d1_cdc_from_GND_629_o...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.p_level_out_d1_cdc_to_GND_629_o_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GE
   NERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GE
   NERATE_LEVEL_S_P_CDC.p_level_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF\/Mm
   ux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF\/Mm
   ux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I\/Mmux_GENERAT
   E_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I\/Mmux_GENERAT
   E_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_148_o_MUX_596_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_148_o_MUX_596_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_148_o_MUX_595_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_148_o_MUX_595_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_148_o_MUX_596_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_148_o_MUX_596_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_148_o_MUX_595_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_148_o_MUX_595_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_132_o_MUX_591_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_132_o_MUX_591_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.
   LITE_WVALID_MM2S_CDC_I\/Mmux_GENERATE_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.
   LITE_WVALID_MM2S_CDC_I\/Mmux_GENERATE_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_34_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_34_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_26_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_26_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_10_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_10_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_3/axi_interconnect_3\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_3_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_3/axi_interconnect_3/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_3_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_3_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'clk_fpga_2', used in period specification
   'TS_clk_fpga_2', was traced into MMCME2_ADV instance
   axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_clkgen_0_axi_clkgen_0_USER_LOGIC_I_i_clkgen_mmcm_clk_s = PERIOD
   "axi_clkgen_0_axi_clkgen_0_USER_LOGIC_I_i_clkgen_mmcm_clk_s" TS_clk_fpga_2 *
   0.742424242 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'clk_fpga_2', used in period specification
   'TS_clk_fpga_2', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_clk_fpga_2
   * 0.061440678 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'axi_ad7303_0/axi_ad7303_0/up_dac_common_i/i_drp_rst_reg' has unconnected
   output pin
WARNING:NgdBuild:441 - FF primitive
   'axi_ad7303_0/axi_ad7303_0/up_dac_common_i/i_drp_rst_reg' has unconnected
   clock pin
WARNING:NgdBuild:440 - FF primitive
   'axi_ad7303_0/axi_ad7303_0/up_dac_common_i/i_mmcm_rst_reg' has unconnected
   output pin
WARNING:NgdBuild:441 - FF primitive
   'axi_ad7303_0/axi_ad7303_0/up_dac_common_i/i_mmcm_rst_reg' has unconnected
   clock pin
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N276' has no driver
WARNING:NgdBuild:452 - logical net 'N277' has no driver
WARNING:NgdBuild:452 - logical net 'N278' has no driver
WARNING:NgdBuild:452 - logical net 'N279' has no driver
WARNING:NgdBuild:452 - logical net 'N280' has no driver
WARNING:NgdBuild:452 - logical net 'N316' has no driver
WARNING:NgdBuild:452 - logical net 'N317' has no driver
WARNING:NgdBuild:452 - logical net 'N318' has no driver
WARNING:NgdBuild:452 - logical net 'N319' has no driver
WARNING:NgdBuild:452 - logical net 'N320' has no driver
WARNING:NgdBuild:452 - logical net 'N321' has no driver
WARNING:NgdBuild:452 - logical net 'N322' has no driver
WARNING:NgdBuild:452 - logical net 'N323' has no driver
WARNING:NgdBuild:452 - logical net 'N324' has no driver
WARNING:NgdBuild:452 - logical net 'N325' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 255

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  43 sec
Total CPU time to NGDBUILD completion:   42 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<53>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<53>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<52>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<52>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<51>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<51>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<50>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<50>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<49>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<49>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<48>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<48>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<47>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<47>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<46>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<46>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<45>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<45>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<44>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<44>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<43>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<43>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<42>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<42>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<41>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<41>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<40>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<40>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<39>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<39>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<38>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<38>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<37>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<37>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<36>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<36>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<35>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<35>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<34>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<34>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<33>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<33>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<32>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<32>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<31>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<31>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<30>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<30>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<29>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<29>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<28>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<28>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<27>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<27>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<26>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<26>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<25>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<25>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<24>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<24>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<23>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<23>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<22>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<22>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<21>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<21>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<20>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<20>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<19>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<19>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<18>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<18>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<17>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<17>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<16>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<16>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<15>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<15>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<14>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<14>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<13>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<12>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<11>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<10>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<9>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<8>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<7>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<6>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<5>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_BankAddr<2>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_BankAddr<2>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_BankAddr<1>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_BankAddr<1>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_BankAddr<0>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_BankAddr<0>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<14>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<14>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<13>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<13>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<12>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<12>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<11>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<11>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<10>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<10>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<9>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<8>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<7>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<6>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<5>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<4>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<3>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<2>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<1>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<0>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<31>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<31>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<30>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<30>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<29>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<29>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<28>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<28>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<27>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<27>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<26>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<26>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<25>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<25>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<24>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<24>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<23>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<23>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<22>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<22>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<21>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<21>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<20>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<20>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<19>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<19>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<18>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<18>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<17>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<17>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<16>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<16>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<15>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<15>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<14>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<14>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<13>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<12>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<11>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<10>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<9>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<8>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<7>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<6>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<5>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DM<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DM<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DM<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DM<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DM<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DM<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DM<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DM<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQS<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQS<3>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQS<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQS<2>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQS<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQS<1>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQS<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQS<0>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQS_n<3>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQS_n<3>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQS_n<2>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQS_n<2>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQS_n<1>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQS_n<1>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQS_n<0>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQS_n<0>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Clk" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Clk" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Clk_n" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Clk_n" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_CKE" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_CKE" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_CS_n" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_CS_n" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_RAS_n" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_RAS_n" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_CAS_n" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_CAS_n" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_WEB_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_WEB_pin" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_ODT" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_ODT" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_VRN" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_VRN" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_VRP" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_VRP" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 43 secs 
Total CPU  time at the beginning of Placer: 41 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:61fa115) REAL time: 49 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: processing_system7_0_GPIO_pin<0>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<1>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<2>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<4>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<8>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<9>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<10>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<11>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<12>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<13>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<14>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<15>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<16>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<17>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<18>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<19>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<20>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<21>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<22>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<23>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<24>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<25>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<26>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<27>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<28>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<29>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<30>   IOSTANDARD = LVCMOS25


Phase 2.7  Design Feasibility Check (Checksum:61fa115) REAL time: 50 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:b29a1e9a) REAL time: 50 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:692f0733) REAL time: 59 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:692f0733) REAL time: 59 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:692f0733) REAL time: 1 mins 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:692f0733) REAL time: 1 mins 

Phase 8.8  Global Placement
...............................
................................................................................................
..............................................................................................................................
.....................................................................................................................
Phase 8.8  Global Placement (Checksum:21d8df00) REAL time: 3 mins 5 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:21d8df00) REAL time: 3 mins 6 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:aab95451) REAL time: 3 mins 26 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:aab95451) REAL time: 3 mins 27 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:aab95451) REAL time: 3 mins 27 secs 

Total REAL time to Placer completion: 3 mins 28 secs 
Total CPU  time to Placer completion: 3 mins 23 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  282
Slice Logic Utilization:
  Number of Slice Registers:                 7,522 out of 106,400    7
    Number used as Flip Flops:               7,507
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               15
  Number of Slice LUTs:                      7,219 out of  53,200   13
    Number used as logic:                    6,390 out of  53,200   12
      Number using O6 output only:           4,473
      Number using O5 output only:             183
      Number using O5 and O6:                1,734
      Number used as ROM:                        0
    Number used as Memory:                     558 out of  17,400    3
      Number used as Dual Port RAM:             84
        Number using O6 output only:             8
        Number using O5 output only:             7
        Number using O5 and O6:                 69
      Number used as Single Port RAM:            0
      Number used as Shift Register:           474
        Number using O6 output only:           466
        Number using O5 output only:             0
        Number using O5 and O6:                  8
    Number used exclusively as route-thrus:    271
      Number with same-slice register load:    118
      Number with same-slice carry load:       151
      Number with other load:                    2

Slice Logic Distribution:
  Number of occupied Slices:                 3,584 out of  13,300   26
  Number of LUT Flip Flop pairs used:        9,966
    Number with an unused Flip Flop:         3,128 out of   9,966   31
    Number with an unused LUT:               2,747 out of   9,966   27
    Number of fully used LUT-FF pairs:       4,091 out of   9,966   41
    Number of unique control sets:             430
    Number of slice register sites lost
      to control set restrictions:           1,586 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        82 out of     200   41
    Number of LOCed IOBs:                       82 out of      82  100
  Number of bonded IOPAD:                      130 out of     130  100
    IOB Flip Flops:                             25

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  3 out of     140    2
    Number using RAMB36E1 only:                  3
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  3 out of     280    1
    Number using RAMB18E1 only:                  3
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21
    Number used as BUFGs:                        7
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        1 out of     200    1
    Number used as ILOGICE2s:                    1
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       55 out of     200   27
    Number used as OLOGICE2s:                   55
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         2 out of       4   50
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                3.43

Peak Memory Usage:  1037 MB
Total REAL time to MAP completion:  3 mins 38 secs 
Total CPU time to MAP completion:   3 mins 33 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.4\ISE_DS\ISE\;D:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.04 2012-12-04".



Device Utilization Summary:

   Number of BUFGs                           7 out of 32     21
   Number of ILOGICE2s                       1 out of 200     1
   Number of External IOB33s                82 out of 200    41
      Number of LOCed IOB33s                82 out of 82    100

   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs                 0 out of 130     0

   Number of MMCME2_ADVs                     2 out of 4      50
   Number of OLOGICE2s                      55 out of 200    27
   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       3 out of 280     1
   Number of RAMB36E1s                       3 out of 140     2
   Number of Slices                       3584 out of 13300  26
   Number of Slice Registers              7522 out of 106400  7
      Number used as Flip Flops           7522
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   7219 out of 53200  13
   Number of Slice LUT-Flip Flop pairs    9718 out of 53200  18


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 21 secs 
Finished initial Timing Analysis.  REAL time: 21 secs 

WARNING:Par:288 - The signal hdmi_int_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_sync_fifo_in<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/Mram_fifo_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo3_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo2_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo4_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo2_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo4_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo5_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo3_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo2_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo4_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
Starting Router


Phase  1  : 46764 unrouted;      REAL time: 24 secs 

Phase  2  : 37571 unrouted;      REAL time: 26 secs 

Phase  3  : 12502 unrouted;      REAL time: 38 secs 

Phase  4  : 12497 unrouted; (Setup:310, Hold:71214, Component Switching Limit:0)     REAL time: 45 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:59618, Component Switching Limit:0)     REAL time: 58 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:59618, Component Switching Limit:0)     REAL time: 58 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:59618, Component Switching Limit:0)     REAL time: 58 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:59618, Component Switching Limit:0)     REAL time: 58 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 2 secs 
Total REAL time to Router completion: 1 mins 2 secs 
Total CPU time to Router completion: 1 mins 3 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK1 |BUFGCTRL_X0Y28| No   | 1325 |  0.439     |  2.058      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  923 |  0.425     |  2.046      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_tx_16b_0_hd |              |      |      |            |             |
|          mi_ref_clk | BUFGCTRL_X0Y1| No   |  368 |  0.261     |  1.902      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK3 |BUFGCTRL_X0Y30| No   |   22 |  0.094     |  1.745      |
+---------------------+--------------+------+------+------------+-------------+
|axi_i2s_adi_0_MCLK_p |              |      |      |            |             |
|             in_OBUF |BUFGCTRL_X0Y27| No   |   16 |  0.238     |  1.890      |
+---------------------+--------------+------+------+------------+-------------+
|axi_clkgen_0/axi_clk |              |      |      |            |             |
|gen_0/USER_LOGIC_I/i |              |      |      |            |             |
|_clkgen/buf_fb_clk_s |              |      |      |            |             |
|                     | BUFGCTRL_X0Y0| No   |    1 |  0.000     |  1.759      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK2 |BUFGCTRL_X0Y29| No   |    2 |  0.218     |  1.980      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ad7303_0_cs_o_pi |              |      |      |            |             |
|              n_OBUF |         Local|      |   45 |  1.116     |  3.249      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.014      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.103ns|     9.897ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.003ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.108ns|     6.892ns|       0|           0
  1" 142.857 MHz HIGH 50| HOLD        |     0.001ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_axi_clkgen_0_axi_clkgen_0_USER_LOGIC_I | SETUP       |     0.745ns|     5.989ns|       0|           0
  _i_clkgen_mmcm_clk_s = PERIOD TIMEGRP     | HOLD        |     0.135ns|            |       0|           0
       "axi_clkgen_0_axi_clkgen_0_USER_LOGI |             |            |            |        |            
  C_I_i_clkgen_mmcm_clk_s"         TS_clk_f |             |            |            |        |            
  pga_2 * 0.742424242 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_2 = PERIOD TIMEGRP "clk_fpga_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  2" 200 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_3 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     3.171ns|     9.658ns|       0|           0
  3" 62.5 MHz HIGH 50| HOLD        |     0.186ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    77.753ns|     3.626ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.109ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_clk_fpga_2         * 0. |             |            |            |        |            
  061440678 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_1_cdc_tig_v_path" TIG   | SETUP       |         N/A|     6.490ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_1_cdc_from_2_cdc_to_pat | SETUP       |         N/A|     2.578ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_cdc_tig_v_path" TIG   | SETUP       |         N/A|     6.343ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_cdc_from_2_cdc_to_pat | SETUP       |         N/A|     1.991ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_3_reset_resync_ | SETUP       |         N/A|     1.100ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_2_reset_resync_ | SETUP       |         N/A|     1.055ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.118ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clk_fpga_2
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_fpga_2                  |      5.000ns|      2.800ns|      4.446ns|            0|            0|            0|        43851|
| TS_axi_clkgen_0_axi_clkgen_0_U|      6.735ns|      5.989ns|          N/A|            0|            0|        43794|            0|
| SER_LOGIC_I_i_clkgen_mmcm_clk_|             |             |             |             |             |             |             |
| s                             |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     81.379ns|      3.626ns|          N/A|            0|            0|           57|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 21 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 8 secs 
Total CPU time to PAR completion: 1 mins 6 secs 

Peak Memory Usage:  912 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 23
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.4\ISE_DS\ISE\;D:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.04 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 480610 paths, 0 nets, and 39736 connections

Design statistics:
   Minimum period:   9.897ns (Maximum frequency: 101.041MHz)


Analysis completed Wed Sep 25 10:58:32 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 23 secs 


xflow done!
touch __xps/system_routed
xilperl D:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.4\ISE_DS\ISE\;D:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Wed Sep 25 10:58:47 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal <hdmi_int_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_sync_fifo_in<3>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/Mram_fifo_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo1_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo3_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo2_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo4_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo1_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo2_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo4_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo5_RAMD_D
   1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo3_RAMD_D
   1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo2_RAMD_D
   1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo4_RAMD_D
   1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo1_RAMD_D
   1_O> is incomplete. The signal does not drive any load pins in the design.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_S
   OF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_g
   enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/g
   nativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WI
   DE_PRIM36.ram, are using the same clock signal (synchronous clocking) with
   WRITE_FIRST mode specified. This configuration may encounter address
   collisions if the same address appears on both ports. It is suggested for
   this configuration to use READ_FIRST mode to avoid any conditions for address
   collision. See the FPGA Memory Resources User Guide for additional
   information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.
   GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnat
   ivebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_
   PRIM18.ram, are using the same clock signal (synchronous clocking) with
   WRITE_FIRST mode specified. This configuration may encounter address
   collisions if the same address appears on both ports. It is suggested for
   this configuration to use READ_FIRST mode to avoid any conditions for address
   collision. See the FPGA Memory Resources User Guide for additional
   information.
DRC detected 0 errors and 21 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Sep 25 10:59:46 2013
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Sep 25 10:59:47 2013
 xsdk.exe -hwspec D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Sep 25 11:17:27 2013
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp D:/Temp/fpgahdl_xilinx/cf_lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
D:/Temp/fpgahdl_xilinx/cf_lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 64 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 208 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 231 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 239 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 289 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 316 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 383 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 395 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_1 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 402 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 64 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 208 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 231 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 239 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 289 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 316 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 383 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 395 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_1 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 402 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 8 -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_clkgen_0:clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x41640000-0x4164ffff) axi_iic_1	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_1	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x77620000-0x7762ffff) axi_ad7303_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: hdmi_int, CONNECTOR: hdmi_int - floating connection -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 32 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR:
   net_util_vector_logic_0_Op1_pin - floating connection -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 35 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\dat
   a\axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_1_M_AXIS_MM2S_TUSER - floating connection -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\dat
   a\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_3.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 64 - Copying cache
implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 208 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 231 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_2 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 239 - Copying cache
implementation netlist
IPNAME:axi_hdmi_tx_16b INSTANCE:axi_hdmi_tx_16b_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 247 - Copying cache
implementation netlist
IPNAME:axi_spdif_tx INSTANCE:axi_spdif_tx_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 268 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:axi_iic_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 289 - Copying cache
implementation netlist
IPNAME:axi_clkgen INSTANCE:axi_clkgen_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 305 - Copying cache
implementation netlist
IPNAME:util_vector_logic INSTANCE:util_vector_logic_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 326 - Copying cache
implementation netlist
IPNAME:axi_i2s_adi INSTANCE:axi_i2s_adi_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 335 - Copying cache
implementation netlist
IPNAME:util_i2c_mixer INSTANCE:util_i2c_mixer_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 370 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:axi_iic_1 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 383 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_3 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 395 - Copying cache
implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_1 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 402 - Copying cache
implementation netlist
IPNAME:axi_ad7303 INSTANCE:axi_ad7303_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 420 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 316 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi_hdmi_tx_16b_0 - D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs
line 247 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_spdif_tx_0 - D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line
268 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_clkgen_0 - D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 305
- Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:clock_generator_0 - D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs
line 316 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_i2s_adi_0 - D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line
335 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:util_i2c_mixer_0 - D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line
370 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_ad7303_0 - D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 420
- Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 316 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/clock_generator_0_wrapper/s
ystem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_ad7303_0_wrapper INSTANCE:axi_ad7303_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 420 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_ad7303_0_wrapper.ngc
../system_axi_ad7303_0_wrapper

Reading NGO file
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/axi_ad7303_0_wrapper/system
_axi_ad7303_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_ad7303_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_ad7303_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 118.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/fpga.flw 
Using Option File(s): 
 D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm system.bmm
D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system.ngc" ...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_processing_system7_0
_wrapper.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_util_vector_logic_0_
wrapper.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_i2s_adi_0_wrappe
r.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_interconnect_1_w
rapper.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_interconnect_2_w
rapper.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_interconnect_3_w
rapper.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_spdif_tx_0_wrapp
er.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_ad7303_0_wrapper
.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_clkgen_0_wrapper
.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_clock_generator_0_wr
apper.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_vdma_0_wrapper.n
gc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_hdmi_tx_16b_0_wr
apper.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_vdma_1_wrapper.n
gc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_iic_0_wrapper.ng
c"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_iic_1_wrapper.ng
c"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_util_i2c_mixer_0_wra
pper.ngc"...
Applying constraints in
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_processing_system7_0
_wrapper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_interconnect_1_w
rapper.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_interconnect_2_w
rapper.ncf" to module "axi_interconnect_2"...
Checking Constraint Associations...
Applying constraints in
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_interconnect_3_w
rapper.ncf" to module "axi_interconnect_3"...
Checking Constraint Associations...
Applying constraints in
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_vdma_0_wrapper.n
cf" to module "axi_vdma_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_vdma_1_wrapper.n
cf" to module "axi_vdma_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GENER
   ATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_t...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_620_o_MUX_640_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GENER
   ATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_fr...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_620_o_MUX_639_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_LEV
   EL_P_S_CDC.s_level_out_d1_cdc_to_GND_6...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_620_o_MUX_640_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_LEV
   EL_P_S_CDC.p_level_in_d1_cdc_from_GND_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_620_o_MUX_639_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.s_level_in_d1_cdc_from_GND_631_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_631_o_MUX_642_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.p_level_out_d1_cdc_to_GND_631_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_631_o_MUX_643_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.s_level_in_d1_cdc_from_GND_631_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_631_o_MUX_642_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GENER
   ATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_t...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_631_o_MUX_643_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.p_level_out_d1_cdc_to_GND_631_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_631_o_MUX_643_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GENER
   ATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_fr...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_631_o_MUX_642_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_150_o_MUX_590_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_150_o_MUX_590_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_150_o_MUX_589_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_150_o_MUX_589_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_150_o_MUX_590_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_150_o_MUX_590_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_150_o_MUX_589_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_150_o_MUX_589_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_134_o_MUX_584_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_134_o_MUX_584_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_134_o_MUX_585_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_134_o_MUX_585_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.
   LITE_WVALID_MM2S_CDC_I\/Mmux_GENERATE_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.
   LITE_WVALID_MM2S_CDC_I\/Mmux_GENERATE_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_34_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_34_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_26_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_26_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_10_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_10_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GE
   NERATE_LEVEL_P_S_CDC.s_level_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_618_o_MUX_710_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GE
   NERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_618_o_MUX_709_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_
   LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GN...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_618_o_MUX_710_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.p_level_out_d1_cdc_to_GND_629_o_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_
   LEVEL_P_S_CDC.p_level_in_d1_cdc_from_G...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_618_o_MUX_709_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.s_level_in_d1_cdc_from_GND_629_o...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I\/Mmux_GENERATE
   _LEVEL_S_P_CDC.s_level_in_d1_cdc_from_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I\/Mmux_GENERATE
   _LEVEL_S_P_CDC.p_level_out_d1_cdc_to_G...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.s_level_in_d1_cdc_from_GND_629_o...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.p_level_out_d1_cdc_to_GND_629_o_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GE
   NERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GE
   NERATE_LEVEL_S_P_CDC.p_level_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF\/Mm
   ux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF\/Mm
   ux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I\/Mmux_GENERAT
   E_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I\/Mmux_GENERAT
   E_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_148_o_MUX_596_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_148_o_MUX_596_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_148_o_MUX_595_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_148_o_MUX_595_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_148_o_MUX_596_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSY
   NC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_148_o_
   MUX_596_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_148_o_MUX_595_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_148_o_MUX_595_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_132_o_MUX_591_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_132_o_MUX_591_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.
   LITE_WVALID_MM2S_CDC_I\/Mmux_GENERATE_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.
   LITE_WVALID_MM2S_CDC_I\/Mmux_GENERATE_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_34_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_34_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_26_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_26_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_10_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_10_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_3/axi_interconnect_3\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_3_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_3/axi_interconnect_3/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_3_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_3_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'clk_fpga_2', used in period specification
   'TS_clk_fpga_2', was traced into MMCME2_ADV instance
   axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_clkgen_0_axi_clkgen_0_USER_LOGIC_I_i_clkgen_mmcm_clk_s = PERIOD
   "axi_clkgen_0_axi_clkgen_0_USER_LOGIC_I_i_clkgen_mmcm_clk_s" TS_clk_fpga_2 *
   0.742424242 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'clk_fpga_2', used in period specification
   'TS_clk_fpga_2', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_clk_fpga_2
   * 0.061440678 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'axi_ad7303_0/axi_ad7303_0/up_dac_common_i/i_drp_rst_reg' has unconnected
   output pin
WARNING:NgdBuild:441 - FF primitive
   'axi_ad7303_0/axi_ad7303_0/up_dac_common_i/i_drp_rst_reg' has unconnected
   clock pin
WARNING:NgdBuild:440 - FF primitive
   'axi_ad7303_0/axi_ad7303_0/up_dac_common_i/i_mmcm_rst_reg' has unconnected
   output pin
WARNING:NgdBuild:441 - FF primitive
   'axi_ad7303_0/axi_ad7303_0/up_dac_common_i/i_mmcm_rst_reg' has unconnected
   clock pin
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N276' has no driver
WARNING:NgdBuild:452 - logical net 'N277' has no driver
WARNING:NgdBuild:452 - logical net 'N278' has no driver
WARNING:NgdBuild:452 - logical net 'N279' has no driver
WARNING:NgdBuild:452 - logical net 'N280' has no driver
WARNING:NgdBuild:452 - logical net 'N316' has no driver
WARNING:NgdBuild:452 - logical net 'N317' has no driver
WARNING:NgdBuild:452 - logical net 'N318' has no driver
WARNING:NgdBuild:452 - logical net 'N319' has no driver
WARNING:NgdBuild:452 - logical net 'N320' has no driver
WARNING:NgdBuild:452 - logical net 'N321' has no driver
WARNING:NgdBuild:452 - logical net 'N322' has no driver
WARNING:NgdBuild:452 - logical net 'N323' has no driver
WARNING:NgdBuild:452 - logical net 'N324' has no driver
WARNING:NgdBuild:452 - logical net 'N325' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 255

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  42 sec
Total CPU time to NGDBUILD completion:   41 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<53>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<53>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<52>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<52>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<51>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<51>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<50>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<50>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<49>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<49>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<48>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<48>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<47>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<47>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<46>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<46>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<45>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<45>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<44>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<44>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<43>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<43>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<42>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<42>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<41>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<41>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<40>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<40>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<39>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<39>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<38>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<38>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<37>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<37>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<36>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<36>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<35>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<35>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<34>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<34>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<33>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<33>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<32>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<32>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<31>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<31>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<30>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<30>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<29>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<29>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<28>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<28>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<27>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<27>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<26>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<26>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<25>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<25>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<24>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<24>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<23>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<23>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<22>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<22>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<21>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<21>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<20>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<20>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<19>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<19>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<18>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<18>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<17>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<17>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<16>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<16>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<15>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<15>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<14>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<14>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<13>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<12>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<11>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<10>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<9>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<8>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<7>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<6>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<5>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_BankAddr<2>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_BankAddr<2>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_BankAddr<1>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_BankAddr<1>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_BankAddr<0>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_BankAddr<0>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<14>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<14>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<13>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<13>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<12>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<12>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<11>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<11>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<10>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<10>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<9>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<8>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<7>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<6>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<5>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<4>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<3>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<2>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<1>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<0>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<31>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<31>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<30>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<30>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<29>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<29>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<28>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<28>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<27>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<27>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<26>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<26>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<25>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<25>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<24>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<24>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<23>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<23>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<22>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<22>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<21>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<21>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<20>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<20>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<19>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<19>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<18>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<18>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<17>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<17>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<16>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<16>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<15>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<15>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<14>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<14>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<13>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<12>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<11>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<10>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<9>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<8>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<7>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<6>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<5>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DM<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DM<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DM<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DM<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DM<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DM<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DM<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DM<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQS<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQS<3>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQS<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQS<2>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQS<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQS<1>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQS<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQS<0>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQS_n<3>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQS_n<3>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQS_n<2>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQS_n<2>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQS_n<1>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQS_n<1>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQS_n<0>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQS_n<0>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Clk" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Clk" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Clk_n" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Clk_n" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_CKE" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_CKE" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_CS_n" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_CS_n" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_RAS_n" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_RAS_n" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_CAS_n" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_CAS_n" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_WEB_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_WEB_pin" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_ODT" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_ODT" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_VRN" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_VRN" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_VRP" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_VRP" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 40 secs 
Total CPU  time at the beginning of Placer: 40 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:61fa115) REAL time: 45 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: processing_system7_0_GPIO_pin<0>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<1>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<2>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<4>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<8>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<9>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<10>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<11>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<12>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<13>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<14>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<15>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<16>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<17>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<18>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<19>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<20>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<21>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<22>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<23>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<24>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<25>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<26>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<27>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<28>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<29>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<30>   IOSTANDARD = LVCMOS25


Phase 2.7  Design Feasibility Check (Checksum:61fa115) REAL time: 46 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:b29a1e9a) REAL time: 46 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:692f0733) REAL time: 56 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:692f0733) REAL time: 56 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:692f0733) REAL time: 56 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:692f0733) REAL time: 56 secs 

Phase 8.8  Global Placement
...............................
................................................................................................
..............................................................................................................................
.....................................................................................................................
Phase 8.8  Global Placement (Checksum:21d8df00) REAL time: 2 mins 53 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:21d8df00) REAL time: 2 mins 54 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:aab95451) REAL time: 3 mins 11 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:aab95451) REAL time: 3 mins 11 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:aab95451) REAL time: 3 mins 11 secs 

Total REAL time to Placer completion: 3 mins 12 secs 
Total CPU  time to Placer completion: 3 mins 10 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  282
Slice Logic Utilization:
  Number of Slice Registers:                 7,522 out of 106,400    7
    Number used as Flip Flops:               7,507
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               15
  Number of Slice LUTs:                      7,219 out of  53,200   13
    Number used as logic:                    6,390 out of  53,200   12
      Number using O6 output only:           4,473
      Number using O5 output only:             183
      Number using O5 and O6:                1,734
      Number used as ROM:                        0
    Number used as Memory:                     558 out of  17,400    3
      Number used as Dual Port RAM:             84
        Number using O6 output only:             8
        Number using O5 output only:             7
        Number using O5 and O6:                 69
      Number used as Single Port RAM:            0
      Number used as Shift Register:           474
        Number using O6 output only:           466
        Number using O5 output only:             0
        Number using O5 and O6:                  8
    Number used exclusively as route-thrus:    271
      Number with same-slice register load:    118
      Number with same-slice carry load:       151
      Number with other load:                    2

Slice Logic Distribution:
  Number of occupied Slices:                 3,584 out of  13,300   26
  Number of LUT Flip Flop pairs used:        9,966
    Number with an unused Flip Flop:         3,128 out of   9,966   31
    Number with an unused LUT:               2,747 out of   9,966   27
    Number of fully used LUT-FF pairs:       4,091 out of   9,966   41
    Number of unique control sets:             430
    Number of slice register sites lost
      to control set restrictions:           1,586 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        82 out of     200   41
    Number of LOCed IOBs:                       82 out of      82  100
  Number of bonded IOPAD:                      130 out of     130  100
    IOB Flip Flops:                             25

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  3 out of     140    2
    Number using RAMB36E1 only:                  3
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  3 out of     280    1
    Number using RAMB18E1 only:                  3
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21
    Number used as BUFGs:                        7
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        1 out of     200    1
    Number used as ILOGICE2s:                    1
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       55 out of     200   27
    Number used as OLOGICE2s:                   55
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         2 out of       4   50
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                3.43

Peak Memory Usage:  1036 MB
Total REAL time to MAP completion:  3 mins 20 secs 
Total CPU time to MAP completion:   3 mins 18 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.4\ISE_DS\ISE\;D:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.04 2012-12-04".



Device Utilization Summary:

   Number of BUFGs                           7 out of 32     21
   Number of ILOGICE2s                       1 out of 200     1
   Number of External IOB33s                82 out of 200    41
      Number of LOCed IOB33s                82 out of 82    100

   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs                 0 out of 130     0

   Number of MMCME2_ADVs                     2 out of 4      50
   Number of OLOGICE2s                      55 out of 200    27
   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       3 out of 280     1
   Number of RAMB36E1s                       3 out of 140     2
   Number of Slices                       3584 out of 13300  26
   Number of Slice Registers              7522 out of 106400  7
      Number used as Flip Flops           7522
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   7219 out of 53200  13
   Number of Slice LUT-Flip Flop pairs    9718 out of 53200  18


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 19 secs 
Finished initial Timing Analysis.  REAL time: 19 secs 

WARNING:Par:288 - The signal hdmi_int_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_sync_fifo_in<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/Mram_fifo_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo3_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo2_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo4_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo2_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo4_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo5_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo3_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo2_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo4_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
Starting Router


Phase  1  : 46764 unrouted;      REAL time: 20 secs 

Phase  2  : 37571 unrouted;      REAL time: 22 secs 

Phase  3  : 12502 unrouted;      REAL time: 33 secs 

Phase  4  : 12497 unrouted; (Setup:310, Hold:71214, Component Switching Limit:0)     REAL time: 40 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:59618, Component Switching Limit:0)     REAL time: 52 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:59618, Component Switching Limit:0)     REAL time: 52 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:59618, Component Switching Limit:0)     REAL time: 52 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:59618, Component Switching Limit:0)     REAL time: 52 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 56 secs 
Total REAL time to Router completion: 56 secs 
Total CPU time to Router completion: 59 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK1 |BUFGCTRL_X0Y28| No   | 1325 |  0.439     |  2.058      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  923 |  0.425     |  2.046      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_tx_16b_0_hd |              |      |      |            |             |
|          mi_ref_clk | BUFGCTRL_X0Y1| No   |  368 |  0.261     |  1.902      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK3 |BUFGCTRL_X0Y30| No   |   22 |  0.094     |  1.745      |
+---------------------+--------------+------+------+------------+-------------+
|axi_i2s_adi_0_MCLK_p |              |      |      |            |             |
|             in_OBUF |BUFGCTRL_X0Y27| No   |   16 |  0.238     |  1.890      |
+---------------------+--------------+------+------+------------+-------------+
|axi_clkgen_0/axi_clk |              |      |      |            |             |
|gen_0/USER_LOGIC_I/i |              |      |      |            |             |
|_clkgen/buf_fb_clk_s |              |      |      |            |             |
|                     | BUFGCTRL_X0Y0| No   |    1 |  0.000     |  1.759      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK2 |BUFGCTRL_X0Y29| No   |    2 |  0.218     |  1.980      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ad7303_0_cs_o_pi |              |      |      |            |             |
|              n_OBUF |         Local|      |   45 |  1.116     |  3.249      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.014      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.103ns|     9.897ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.003ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.108ns|     6.892ns|       0|           0
  1" 142.857 MHz HIGH 50| HOLD        |     0.001ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_axi_clkgen_0_axi_clkgen_0_USER_LOGIC_I | SETUP       |     0.745ns|     5.989ns|       0|           0
  _i_clkgen_mmcm_clk_s = PERIOD TIMEGRP     | HOLD        |     0.135ns|            |       0|           0
       "axi_clkgen_0_axi_clkgen_0_USER_LOGI |             |            |            |        |            
  C_I_i_clkgen_mmcm_clk_s"         TS_clk_f |             |            |            |        |            
  pga_2 * 0.742424242 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_2 = PERIOD TIMEGRP "clk_fpga_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  2" 200 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_3 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     3.171ns|     9.658ns|       0|           0
  3" 62.5 MHz HIGH 50| HOLD        |     0.186ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    77.753ns|     3.626ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.109ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_clk_fpga_2         * 0. |             |            |            |        |            
  061440678 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_1_cdc_tig_v_path" TIG   | SETUP       |         N/A|     6.490ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_1_cdc_from_2_cdc_to_pat | SETUP       |         N/A|     2.578ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_cdc_tig_v_path" TIG   | SETUP       |         N/A|     6.343ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_cdc_from_2_cdc_to_pat | SETUP       |         N/A|     1.991ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_3_reset_resync_ | SETUP       |         N/A|     1.100ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_2_reset_resync_ | SETUP       |         N/A|     1.055ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.118ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clk_fpga_2
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_fpga_2                  |      5.000ns|      2.800ns|      4.446ns|            0|            0|            0|        43851|
| TS_axi_clkgen_0_axi_clkgen_0_U|      6.735ns|      5.989ns|          N/A|            0|            0|        43794|            0|
| SER_LOGIC_I_i_clkgen_mmcm_clk_|             |             |             |             |             |             |             |
| s                             |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     81.379ns|      3.626ns|          N/A|            0|            0|           57|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 21 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 
Total CPU time to PAR completion: 1 mins 1 secs 

Peak Memory Usage:  912 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 23
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.4\ISE_DS\ISE\;D:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.04 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 480610 paths, 0 nets, and 39736 connections

Design statistics:
   Minimum period:   9.897ns (Maximum frequency: 101.041MHz)


Analysis completed Wed Sep 25 11:25:37 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 21 secs 


xflow done!
touch __xps/system_routed
xilperl D:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.4\ISE_DS\ISE\;D:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Wed Sep 25 11:25:50 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal <hdmi_int_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_sync_fifo_in<3>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/Mram_fifo_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo1_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo3_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo2_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo4_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo1_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo2_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo4_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo5_RAMD_D
   1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo3_RAMD_D
   1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo2_RAMD_D
   1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo4_RAMD_D
   1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo1_RAMD_D
   1_O> is incomplete. The signal does not drive any load pins in the design.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_S
   OF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_g
   enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/g
   nativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WI
   DE_PRIM36.ram, are using the same clock signal (synchronous clocking) with
   WRITE_FIRST mode specified. This configuration may encounter address
   collisions if the same address appears on both ports. It is suggested for
   this configuration to use READ_FIRST mode to avoid any conditions for address
   collision. See the FPGA Memory Resources User Guide for additional
   information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.
   GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnat
   ivebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_
   PRIM18.ram, are using the same clock signal (synchronous clocking) with
   WRITE_FIRST mode specified. This configuration may encounter address
   collisions if the same address appears on both ports. It is suggested for
   this configuration to use READ_FIRST mode to avoid any conditions for address
   collision. See the FPGA Memory Resources User Guide for additional
   information.
DRC detected 0 errors and 21 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Sep 25 11:26:38 2013
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Sep 25 11:26:38 2013
 xsdk.exe -hwspec D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Sep 25 11:34:14 2013
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp D:/Temp/fpgahdl_xilinx/cf_lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
D:/Temp/fpgahdl_xilinx/cf_lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 64 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 208 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 231 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 239 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 289 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 316 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 383 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 395 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_1 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 402 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 64 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 208 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 231 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 239 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 289 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 316 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 383 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 395 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_1 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 402 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 8 -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_clkgen_0:clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x41640000-0x4164ffff) axi_iic_1	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_1	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x77620000-0x7762ffff) axi_ad7303_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: hdmi_int, CONNECTOR: hdmi_int - floating connection -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 32 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR:
   net_util_vector_logic_0_Op1_pin - floating connection -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 35 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\dat
   a\axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_1_M_AXIS_MM2S_TUSER - floating connection -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\dat
   a\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_3.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 64 - Copying cache
implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 208 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 231 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_2 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 239 - Copying cache
implementation netlist
IPNAME:axi_hdmi_tx_16b INSTANCE:axi_hdmi_tx_16b_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 247 - Copying cache
implementation netlist
IPNAME:axi_spdif_tx INSTANCE:axi_spdif_tx_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 268 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:axi_iic_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 289 - Copying cache
implementation netlist
IPNAME:axi_clkgen INSTANCE:axi_clkgen_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 305 - Copying cache
implementation netlist
IPNAME:util_vector_logic INSTANCE:util_vector_logic_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 326 - Copying cache
implementation netlist
IPNAME:axi_i2s_adi INSTANCE:axi_i2s_adi_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 335 - Copying cache
implementation netlist
IPNAME:util_i2c_mixer INSTANCE:util_i2c_mixer_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 370 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:axi_iic_1 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 383 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_3 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 395 - Copying cache
implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_1 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 402 - Copying cache
implementation netlist
IPNAME:axi_ad7303 INSTANCE:axi_ad7303_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 420 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 316 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi_hdmi_tx_16b_0 - D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs
line 247 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_spdif_tx_0 - D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line
268 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_clkgen_0 - D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 305
- Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:clock_generator_0 - D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs
line 316 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_i2s_adi_0 - D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line
335 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:util_i2c_mixer_0 - D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line
370 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_ad7303_0 - D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 420
- Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 316 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/clock_generator_0_wrapper/s
ystem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_ad7303_0_wrapper INSTANCE:axi_ad7303_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 420 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_ad7303_0_wrapper.ngc
../system_axi_ad7303_0_wrapper

Reading NGO file
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/axi_ad7303_0_wrapper/system
_axi_ad7303_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_ad7303_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_ad7303_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 115.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/fpga.flw 
Using Option File(s): 
 D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm system.bmm
D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system.ngc" ...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_processing_system7_0
_wrapper.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_util_vector_logic_0_
wrapper.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_i2s_adi_0_wrappe
r.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_interconnect_1_w
rapper.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_interconnect_2_w
rapper.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_interconnect_3_w
rapper.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_spdif_tx_0_wrapp
er.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_ad7303_0_wrapper
.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_clkgen_0_wrapper
.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_clock_generator_0_wr
apper.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_vdma_0_wrapper.n
gc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_hdmi_tx_16b_0_wr
apper.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_vdma_1_wrapper.n
gc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_iic_0_wrapper.ng
c"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_iic_1_wrapper.ng
c"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_util_i2c_mixer_0_wra
pper.ngc"...
Applying constraints in
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_processing_system7_0
_wrapper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_interconnect_1_w
rapper.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_interconnect_2_w
rapper.ncf" to module "axi_interconnect_2"...
Checking Constraint Associations...
Applying constraints in
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_interconnect_3_w
rapper.ncf" to module "axi_interconnect_3"...
Checking Constraint Associations...
Applying constraints in
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_vdma_0_wrapper.n
cf" to module "axi_vdma_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_vdma_1_wrapper.n
cf" to module "axi_vdma_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GENER
   ATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_t...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_620_o_MUX_640_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GENER
   ATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_fr...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_620_o_MUX_639_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_LEV
   EL_P_S_CDC.s_level_out_d1_cdc_to_GND_6...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_620_o_MUX_640_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_LEV
   EL_P_S_CDC.p_level_in_d1_cdc_from_GND_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_620_o_MUX_639_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.s_level_in_d1_cdc_from_GND_631_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_631_o_MUX_642_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.p_level_out_d1_cdc_to_GND_631_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_631_o_MUX_643_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.s_level_in_d1_cdc_from_GND_631_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_631_o_MUX_642_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GENER
   ATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_t...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_631_o_MUX_643_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.p_level_out_d1_cdc_to_GND_631_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_631_o_MUX_643_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GENER
   ATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_fr...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_631_o_MUX_642_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_150_o_MUX_590_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_150_o_MUX_590_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_150_o_MUX_589_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_150_o_MUX_589_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_150_o_MUX_590_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_150_o_MUX_590_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_150_o_MUX_589_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_150_o_MUX_589_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_134_o_MUX_584_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_134_o_MUX_584_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_134_o_MUX_585_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_134_o_MUX_585_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.
   LITE_WVALID_MM2S_CDC_I\/Mmux_GENERATE_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.
   LITE_WVALID_MM2S_CDC_I\/Mmux_GENERATE_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_34_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_34_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_26_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_26_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_10_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_10_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GE
   NERATE_LEVEL_P_S_CDC.s_level_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_618_o_MUX_710_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GE
   NERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_618_o_MUX_709_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_
   LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GN...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_618_o_MUX_710_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.p_level_out_d1_cdc_to_GND_629_o_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_
   LEVEL_P_S_CDC.p_level_in_d1_cdc_from_G...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_618_o_MUX_709_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.s_level_in_d1_cdc_from_GND_629_o...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I\/Mmux_GENERATE
   _LEVEL_S_P_CDC.s_level_in_d1_cdc_from_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I\/Mmux_GENERATE
   _LEVEL_S_P_CDC.p_level_out_d1_cdc_to_G...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.s_level_in_d1_cdc_from_GND_629_o...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.p_level_out_d1_cdc_to_GND_629_o_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GE
   NERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GE
   NERATE_LEVEL_S_P_CDC.p_level_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF\/Mm
   ux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF\/Mm
   ux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I\/Mmux_GENERAT
   E_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I\/Mmux_GENERAT
   E_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_148_o_MUX_596_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_148_o_MUX_596_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_148_o_MUX_595_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_148_o_MUX_595_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_148_o_MUX_596_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_148_o_MUX_596_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_148_o_MUX_595_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_148_o_MUX_595_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_132_o_MUX_591_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_132_o_MUX_591_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.
   LITE_WVALID_MM2S_CDC_I\/Mmux_GENERATE_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.
   LITE_WVALID_MM2S_CDC_I\/Mmux_GENERATE_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_34_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_34_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_26_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_26_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_10_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_10_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_3/axi_interconnect_3\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_3_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_3/axi_interconnect_3/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_3_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_3_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'clk_fpga_2', used in period specification
   'TS_clk_fpga_2', was traced into MMCME2_ADV instance
   axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_clkgen_0_axi_clkgen_0_USER_LOGIC_I_i_clkgen_mmcm_clk_s = PERIOD
   "axi_clkgen_0_axi_clkgen_0_USER_LOGIC_I_i_clkgen_mmcm_clk_s" TS_clk_fpga_2 *
   0.742424242 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'clk_fpga_2', used in period specification
   'TS_clk_fpga_2', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_clk_fpga_2
   * 0.061440678 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'axi_ad7303_0/axi_ad7303_0/up_dac_common_i/i_drp_rst_reg' has unconnected
   output pin
WARNING:NgdBuild:441 - FF primitive
   'axi_ad7303_0/axi_ad7303_0/up_dac_common_i/i_drp_rst_reg' has unconnected
   clock pin
WARNING:NgdBuild:440 - FF primitive
   'axi_ad7303_0/axi_ad7303_0/up_dac_common_i/i_mmcm_rst_reg' has unconnected
   output pin
WARNING:NgdBuild:441 - FF primitive
   'axi_ad7303_0/axi_ad7303_0/up_dac_common_i/i_mmcm_rst_reg' has unconnected
   clock pin
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N276' has no driver
WARNING:NgdBuild:452 - logical net 'N277' has no driver
WARNING:NgdBuild:452 - logical net 'N278' has no driver
WARNING:NgdBuild:452 - logical net 'N279' has no driver
WARNING:NgdBuild:452 - logical net 'N280' has no driver
WARNING:NgdBuild:452 - logical net 'N316' has no driver
WARNING:NgdBuild:452 - logical net 'N317' has no driver
WARNING:NgdBuild:452 - logical net 'N318' has no driver
WARNING:NgdBuild:452 - logical net 'N319' has no driver
WARNING:NgdBuild:452 - logical net 'N320' has no driver
WARNING:NgdBuild:452 - logical net 'N321' has no driver
WARNING:NgdBuild:452 - logical net 'N322' has no driver
WARNING:NgdBuild:452 - logical net 'N323' has no driver
WARNING:NgdBuild:452 - logical net 'N324' has no driver
WARNING:NgdBuild:452 - logical net 'N325' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 255

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  42 sec
Total CPU time to NGDBUILD completion:   41 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<53>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<53>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<52>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<52>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<51>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<51>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<50>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<50>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<49>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<49>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<48>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<48>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<47>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<47>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<46>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<46>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<45>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<45>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<44>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<44>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<43>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<43>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<42>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<42>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<41>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<41>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<40>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<40>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<39>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<39>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<38>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<38>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<37>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<37>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<36>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<36>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<35>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<35>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<34>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<34>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<33>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<33>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<32>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<32>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<31>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<31>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<30>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<30>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<29>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<29>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<28>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<28>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<27>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<27>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<26>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<26>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<25>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<25>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<24>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<24>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<23>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<23>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<22>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<22>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<21>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<21>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<20>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<20>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<19>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<19>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<18>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<18>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<17>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<17>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<16>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<16>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<15>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<15>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<14>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<14>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<13>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<12>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<11>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<10>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<9>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<8>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<7>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<6>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<5>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_BankAddr<2>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_BankAddr<2>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_BankAddr<1>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_BankAddr<1>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_BankAddr<0>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_BankAddr<0>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<14>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<14>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<13>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<13>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<12>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<12>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<11>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<11>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<10>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<10>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<9>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<8>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<7>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<6>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<5>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<4>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<3>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<2>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<1>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<0>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<31>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<31>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<30>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<30>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<29>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<29>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<28>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<28>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<27>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<27>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<26>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<26>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<25>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<25>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<24>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<24>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<23>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<23>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<22>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<22>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<21>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<21>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<20>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<20>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<19>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<19>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<18>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<18>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<17>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<17>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<16>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<16>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<15>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<15>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<14>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<14>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<13>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<12>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<11>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<10>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<9>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<8>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<7>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<6>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<5>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DM<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DM<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DM<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DM<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DM<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DM<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DM<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DM<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQS<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQS<3>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQS<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQS<2>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQS<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQS<1>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQS<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQS<0>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQS_n<3>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQS_n<3>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQS_n<2>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQS_n<2>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQS_n<1>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQS_n<1>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQS_n<0>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQS_n<0>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Clk" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Clk" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Clk_n" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Clk_n" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_CKE" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_CKE" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_CS_n" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_CS_n" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_RAS_n" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_RAS_n" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_CAS_n" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_CAS_n" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_WEB_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_WEB_pin" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_ODT" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_ODT" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_VRN" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_VRN" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_VRP" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_VRP" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 41 secs 
Total CPU  time at the beginning of Placer: 41 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:985a5164) REAL time: 45 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: processing_system7_0_GPIO_pin<0>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<1>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<2>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<4>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<8>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<9>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<10>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<11>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<12>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<13>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<14>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<15>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<16>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<17>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<18>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<19>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<20>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<21>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<22>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<23>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<24>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<25>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<26>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<27>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<28>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<29>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<30>   IOSTANDARD = LVCMOS25


Phase 2.7  Design Feasibility Check (Checksum:985a5164) REAL time: 46 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:8df9f463) REAL time: 46 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:c35b7e05) REAL time: 56 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:c35b7e05) REAL time: 56 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:c35b7e05) REAL time: 56 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:c35b7e05) REAL time: 56 secs 

Phase 8.8  Global Placement
.................................
.................................................
...............................................................................................................
...........................................................................................................................
Phase 8.8  Global Placement (Checksum:642da2dc) REAL time: 2 mins 55 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:642da2dc) REAL time: 2 mins 56 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:a736e6e1) REAL time: 3 mins 14 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:a736e6e1) REAL time: 3 mins 14 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:a736e6e1) REAL time: 3 mins 15 secs 

Total REAL time to Placer completion: 3 mins 15 secs 
Total CPU  time to Placer completion: 3 mins 13 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  283
Slice Logic Utilization:
  Number of Slice Registers:                 7,522 out of 106,400    7
    Number used as Flip Flops:               7,507
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               15
  Number of Slice LUTs:                      7,225 out of  53,200   13
    Number used as logic:                    6,389 out of  53,200   12
      Number using O6 output only:           4,471
      Number using O5 output only:             182
      Number using O5 and O6:                1,736
      Number used as ROM:                        0
    Number used as Memory:                     558 out of  17,400    3
      Number used as Dual Port RAM:             84
        Number using O6 output only:             8
        Number using O5 output only:             7
        Number using O5 and O6:                 69
      Number used as Single Port RAM:            0
      Number used as Shift Register:           474
        Number using O6 output only:           466
        Number using O5 output only:             0
        Number using O5 and O6:                  8
    Number used exclusively as route-thrus:    278
      Number with same-slice register load:    126
      Number with same-slice carry load:       149
      Number with other load:                    3

Slice Logic Distribution:
  Number of occupied Slices:                 3,647 out of  13,300   27
  Number of LUT Flip Flop pairs used:       10,014
    Number with an unused Flip Flop:         3,179 out of  10,014   31
    Number with an unused LUT:               2,789 out of  10,014   27
    Number of fully used LUT-FF pairs:       4,046 out of  10,014   40
    Number of unique control sets:             430
    Number of slice register sites lost
      to control set restrictions:           1,586 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        82 out of     200   41
    Number of LOCed IOBs:                       82 out of      82  100
  Number of bonded IOPAD:                      130 out of     130  100
    IOB Flip Flops:                             25

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  3 out of     140    2
    Number using RAMB36E1 only:                  3
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  3 out of     280    1
    Number using RAMB18E1 only:                  3
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21
    Number used as BUFGs:                        7
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        1 out of     200    1
    Number used as ILOGICE2s:                    1
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       55 out of     200   27
    Number used as OLOGICE2s:                   55
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         2 out of       4   50
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                3.43

Peak Memory Usage:  1038 MB
Total REAL time to MAP completion:  3 mins 24 secs 
Total CPU time to MAP completion:   3 mins 21 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.4\ISE_DS\ISE\;D:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.04 2012-12-04".



Device Utilization Summary:

   Number of BUFGs                           7 out of 32     21
   Number of ILOGICE2s                       1 out of 200     1
   Number of External IOB33s                82 out of 200    41
      Number of LOCed IOB33s                82 out of 82    100

   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs                 0 out of 130     0

   Number of MMCME2_ADVs                     2 out of 4      50
   Number of OLOGICE2s                      55 out of 200    27
   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       3 out of 280     1
   Number of RAMB36E1s                       3 out of 140     2
   Number of Slices                       3647 out of 13300  27
   Number of Slice Registers              7522 out of 106400  7
      Number used as Flip Flops           7522
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   7225 out of 53200  13
   Number of Slice LUT-Flip Flop pairs    9787 out of 53200  18


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 19 secs 
Finished initial Timing Analysis.  REAL time: 19 secs 

WARNING:Par:288 - The signal hdmi_int_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_sync_fifo_in<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo3_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo2_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/Mram_fifo_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo4_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo4_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo2_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo2_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo5_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo3_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo4_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
Starting Router


Phase  1  : 46794 unrouted;      REAL time: 22 secs 

Phase  2  : 37601 unrouted;      REAL time: 24 secs 

Phase  3  : 12179 unrouted;      REAL time: 36 secs 

Phase  4  : 12217 unrouted; (Setup:0, Hold:73730, Component Switching Limit:0)     REAL time: 41 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:63432, Component Switching Limit:0)     REAL time: 53 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:63432, Component Switching Limit:0)     REAL time: 53 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:63432, Component Switching Limit:0)     REAL time: 53 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:63432, Component Switching Limit:0)     REAL time: 53 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 57 secs 
Total REAL time to Router completion: 57 secs 
Total CPU time to Router completion: 56 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK1 |BUFGCTRL_X0Y28| No   | 1320 |  0.436     |  2.058      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_tx_16b_0_hd |              |      |      |            |             |
|          mi_ref_clk | BUFGCTRL_X0Y1| No   |  366 |  0.261     |  1.902      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  933 |  0.352     |  1.971      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK3 |BUFGCTRL_X0Y30| No   |   23 |  0.101     |  1.750      |
+---------------------+--------------+------+------+------------+-------------+
|axi_i2s_adi_0_MCLK_p |              |      |      |            |             |
|             in_OBUF |BUFGCTRL_X0Y27| No   |   16 |  0.237     |  1.890      |
+---------------------+--------------+------+------+------------+-------------+
|axi_clkgen_0/axi_clk |              |      |      |            |             |
|gen_0/USER_LOGIC_I/i |              |      |      |            |             |
|_clkgen/buf_fb_clk_s |              |      |      |            |             |
|                     | BUFGCTRL_X0Y0| No   |    1 |  0.000     |  1.759      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK2 |BUFGCTRL_X0Y29| No   |    2 |  0.218     |  1.980      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ad7303_0_cs_o_pi |              |      |      |            |             |
|              n_OBUF |         Local|      |   76 |  2.042     |  3.368      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.014      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.017ns|     6.983ns|       0|           0
  1" 142.857 MHz HIGH 50| HOLD        |     0.001ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.130ns|     9.870ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.011ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_axi_clkgen_0_axi_clkgen_0_USER_LOGIC_I | SETUP       |     0.309ns|     6.425ns|       0|           0
  _i_clkgen_mmcm_clk_s = PERIOD TIMEGRP     | HOLD        |     0.063ns|            |       0|           0
       "axi_clkgen_0_axi_clkgen_0_USER_LOGI |             |            |            |        |            
  C_I_i_clkgen_mmcm_clk_s"         TS_clk_f |             |            |            |        |            
  pga_2 * 0.742424242 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_2 = PERIOD TIMEGRP "clk_fpga_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  2" 200 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_3 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     4.309ns|     7.382ns|       0|           0
  3" 62.5 MHz HIGH 50| HOLD        |     0.203ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    77.814ns|     3.565ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.034ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_clk_fpga_2         * 0. |             |            |            |        |            
  061440678 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_1_cdc_tig_v_path" TIG   | SETUP       |         N/A|     7.152ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_1_cdc_from_2_cdc_to_pat | SETUP       |         N/A|     2.705ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_cdc_tig_v_path" TIG   | SETUP       |         N/A|     6.613ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_cdc_from_2_cdc_to_pat | SETUP       |         N/A|     2.163ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_3_reset_resync_ | SETUP       |         N/A|     1.100ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_2_reset_resync_ | SETUP       |         N/A|     1.081ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.118ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clk_fpga_2
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_fpga_2                  |      5.000ns|      2.800ns|      4.770ns|            0|            0|            0|        43851|
| TS_axi_clkgen_0_axi_clkgen_0_U|      6.735ns|      6.425ns|          N/A|            0|            0|        43794|            0|
| SER_LOGIC_I_i_clkgen_mmcm_clk_|             |             |             |             |             |             |             |
| s                             |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     81.379ns|      3.565ns|          N/A|            0|            0|           57|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 21 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 2 secs 
Total CPU time to PAR completion: 59 secs 

Peak Memory Usage:  911 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 23
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.4\ISE_DS\ISE\;D:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.04 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 480610 paths, 0 nets, and 39742 connections

Design statistics:
   Minimum period:   9.870ns (Maximum frequency: 101.317MHz)


Analysis completed Wed Sep 25 11:42:29 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 22 secs 


xflow done!
touch __xps/system_routed
xilperl D:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.4\ISE_DS\ISE\;D:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Wed Sep 25 11:42:43 2013

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net axi_ad7303_0_cs_o_pin_OBUF
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <hdmi_int_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_sync_fifo_in<3>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo3_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo2_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/Mram_fifo_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo1_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo1_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo4_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo4_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo2_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo2_RAMD_D
   1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo5_RAMD_D
   1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo3_RAMD_D
   1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo4_RAMD_D
   1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo1_RAMD_D
   1_O> is incomplete. The signal does not drive any load pins in the design.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_S
   OF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_g
   enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/g
   nativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WI
   DE_PRIM36.ram, are using the same clock signal (synchronous clocking) with
   WRITE_FIRST mode specified. This configuration may encounter address
   collisions if the same address appears on both ports. It is suggested for
   this configuration to use READ_FIRST mode to avoid any conditions for address
   collision. See the FPGA Memory Resources User Guide for additional
   information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.
   GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnat
   ivebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_
   PRIM18.ram, are using the same clock signal (synchronous clocking) with
   WRITE_FIRST mode specified. This configuration may encounter address
   collisions if the same address appears on both ports. It is suggested for
   this configuration to use READ_FIRST mode to avoid any conditions for address
   collision. See the FPGA Memory Resources User Guide for additional
   information.
DRC detected 0 errors and 22 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Sep 25 11:44:54 2013
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Sep 25 11:44:54 2013
 xsdk.exe -hwspec D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Sep 25 11:49:20 2013
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
pscgen -mhs system.mhs -expdir SDK\SDK_Export\hw
ZynqConfig: Terminated for pscgen mode
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 64 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 208 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 231 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 239 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 289 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 316 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 383 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 395 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_1 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 402 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 64 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 208 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 231 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 239 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 289 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 316 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 383 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 395 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_1 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 402 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 64 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 208 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 231 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 239 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 289 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 316 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 383 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 395 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_1 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 402 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 64 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 208 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 231 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 239 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 289 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 316 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 383 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 395 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_1 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 402 
WARNING:EDK:2486 - The bitwidth 52 of new value 0xc00000000fe81 is greater than
   32
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x41600000-0x4160ffff) axi_iic_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41640000-0x4164ffff) axi_iic_1	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_1	ps7_axi_interconnect_0->axi_interconnect_1
  (0x70e00000-0x70e0ffff)
axi_hdmi_tx_16b_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x75c00000-0x75c0ffff)
axi_spdif_tx_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x77600000-0x7760ffff)
axi_i2s_adi_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x77620000-0x7762ffff)
axi_ad7303_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x79000000-0x7900ffff)
axi_clkgen_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe0006000-0xe0006fff) ps7_spi_0	ps7_axi_interconnect_0
  (0xe0007000-0xe0007fff) ps7_spi_1	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf8007fff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x41600000-0x4160ffff) axi_iic_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41640000-0x4164ffff) axi_iic_1	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_1	ps7_axi_interconnect_0->axi_interconnect_1
  (0x70e00000-0x70e0ffff)
axi_hdmi_tx_16b_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x75c00000-0x75c0ffff)
axi_spdif_tx_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x77600000-0x7760ffff)
axi_i2s_adi_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x77620000-0x7762ffff)
axi_ad7303_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x79000000-0x7900ffff)
axi_clkgen_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe0006000-0xe0006fff) ps7_spi_0	ps7_axi_interconnect_0
  (0xe0007000-0xe0007fff) ps7_spi_1	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf8007fff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   D:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 64 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 208 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 231 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 239 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 289 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 316 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 383 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 395 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_1 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 402 
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v5_04_a;d=pg020_axi_vdm
   a.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v1_02_a;d=axi_iic_ds756.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v1_02_a;d=axi_iic_ds756.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v5_04_a;d=pg020_axi_vdm
   a.pdf
Generated Block Diagram.
Rasterizing processing_system7_0.jpg.....
Rasterizing axi_vdma_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing axi_interconnect_2.jpg.....
Rasterizing axi_hdmi_tx_16b_0.jpg.....
Rasterizing axi_spdif_tx_0.jpg.....
Rasterizing axi_iic_0.jpg.....
Rasterizing axi_clkgen_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing util_vector_logic_0.jpg.....
Rasterizing axi_i2s_adi_0.jpg.....
Rasterizing util_i2c_mixer_0.jpg.....
Rasterizing axi_iic_1.jpg.....
Rasterizing axi_interconnect_3.jpg.....
Rasterizing axi_vdma_1.jpg.....
Rasterizing axi_ad7303_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp D:/Temp/fpgahdl_xilinx/cf_lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
D:/Temp/fpgahdl_xilinx/cf_lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 64 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 208 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 231 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 239 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 289 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 316 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 383 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 395 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_1 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 402 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 64 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 208 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 231 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 239 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 289 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 316 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: axi_iic_1 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 383 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 395 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_1 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 402 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 8 -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_clkgen_0:clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x41640000-0x4164ffff) axi_iic_1	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_1	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x77620000-0x7762ffff) axi_ad7303_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: hdmi_int, CONNECTOR: hdmi_int - floating connection -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 32 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR:
   net_util_vector_logic_0_Op1_pin - floating connection -
   D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 35 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\dat
   a\axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_1_M_AXIS_MM2S_TUSER - floating connection -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\dat
   a\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   D:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_3.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 64 - Copying cache
implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 208 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 231 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_2 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 239 - Copying cache
implementation netlist
IPNAME:axi_hdmi_tx_16b INSTANCE:axi_hdmi_tx_16b_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 247 - Copying cache
implementation netlist
IPNAME:axi_spdif_tx INSTANCE:axi_spdif_tx_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 268 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:axi_iic_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 289 - Copying cache
implementation netlist
IPNAME:axi_clkgen INSTANCE:axi_clkgen_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 305 - Copying cache
implementation netlist
IPNAME:util_vector_logic INSTANCE:util_vector_logic_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 326 - Copying cache
implementation netlist
IPNAME:axi_i2s_adi INSTANCE:axi_i2s_adi_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 335 - Copying cache
implementation netlist
IPNAME:util_i2c_mixer INSTANCE:util_i2c_mixer_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 370 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:axi_iic_1 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 383 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_3 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 395 - Copying cache
implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_1 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 402 - Copying cache
implementation netlist
IPNAME:axi_ad7303 INSTANCE:axi_ad7303_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 420 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 316 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi_hdmi_tx_16b_0 - D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs
line 247 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_spdif_tx_0 - D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line
268 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_clkgen_0 - D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 305
- Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:clock_generator_0 - D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs
line 316 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_i2s_adi_0 - D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line
335 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:util_i2c_mixer_0 - D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line
370 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_ad7303_0 - D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 420
- Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 316 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/clock_generator_0_wrapper/s
ystem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_ad7303_0_wrapper INSTANCE:axi_ad7303_0 -
D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\system.mhs line 420 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_ad7303_0_wrapper.ngc
../system_axi_ad7303_0_wrapper

Reading NGO file
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/axi_ad7303_0_wrapper/system
_axi_ad7303_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_ad7303_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_ad7303_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 116.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/fpga.flw 
Using Option File(s): 
 D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm system.bmm
D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system.ngc" ...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_processing_system7_0
_wrapper.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_util_vector_logic_0_
wrapper.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_i2s_adi_0_wrappe
r.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_interconnect_1_w
rapper.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_interconnect_2_w
rapper.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_interconnect_3_w
rapper.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_spdif_tx_0_wrapp
er.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_ad7303_0_wrapper
.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_clkgen_0_wrapper
.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_clock_generator_0_wr
apper.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_vdma_0_wrapper.n
gc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_hdmi_tx_16b_0_wr
apper.ngc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_vdma_1_wrapper.n
gc"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_iic_0_wrapper.ng
c"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_iic_1_wrapper.ng
c"...
Loading design module
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_util_i2c_mixer_0_wra
pper.ngc"...
Applying constraints in
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_processing_system7_0
_wrapper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_interconnect_1_w
rapper.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_interconnect_2_w
rapper.ncf" to module "axi_interconnect_2"...
Checking Constraint Associations...
Applying constraints in
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_interconnect_3_w
rapper.ncf" to module "axi_interconnect_3"...
Checking Constraint Associations...
Applying constraints in
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_vdma_0_wrapper.n
cf" to module "axi_vdma_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Temp/fpgahdl_xilinx/cf_ad7303_zed/implementation/system_axi_vdma_1_wrapper.n
cf" to module "axi_vdma_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GENER
   ATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_t...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_620_o_MUX_640_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GENER
   ATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_fr...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_620_o_MUX_639_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_LEV
   EL_P_S_CDC.s_level_out_d1_cdc_to_GND_6...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_620_o_MUX_640_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_LEV
   EL_P_S_CDC.p_level_in_d1_cdc_from_GND_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_620_o_MUX_639_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.s_level_in_d1_cdc_from_GND_631_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_631_o_MUX_642_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.p_level_out_d1_cdc_to_GND_631_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_631_o_MUX_643_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.s_level_in_d1_cdc_from_GND_631_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_631_o_MUX_642_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GENER
   ATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_t...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_631_o_MUX_643_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.p_level_out_d1_cdc_to_GND_631_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_631_o_MUX_643_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GENER
   ATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_fr...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_631_o_MUX_642_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_150_o_MUX_590_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_150_o_MUX_590_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_150_o_MUX_589_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_150_o_MUX_589_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_150_o_MUX_590_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_150_o_MUX_590_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_150_o_MUX_589_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_150_o_MUX_589_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_134_o_MUX_584_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_134_o_MUX_584_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_134_o_MUX_585_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_134_o_MUX_585_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.
   LITE_WVALID_MM2S_CDC_I\/Mmux_GENERATE_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.
   LITE_WVALID_MM2S_CDC_I\/Mmux_GENERATE_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_34_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_34_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_26_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_26_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_10_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_10_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GE
   NERATE_LEVEL_P_S_CDC.s_level_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_618_o_MUX_710_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GE
   NERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_618_o_MUX_709_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_
   LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GN...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_618_o_MUX_710_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.p_level_out_d1_cdc_to_GND_629_o_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_
   LEVEL_P_S_CDC.p_level_in_d1_cdc_from_G...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_618_o_MUX_709_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.s_level_in_d1_cdc_from_GND_629_o...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I\/Mmux_GENERATE
   _LEVEL_S_P_CDC.s_level_in_d1_cdc_from_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I\/Mmux_GENERATE
   _LEVEL_S_P_CDC.p_level_out_d1_cdc_to_G...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.s_level_in_d1_cdc_from_GND_629_o...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.p_level_out_d1_cdc_to_GND_629_o_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GE
   NERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GE
   NERATE_LEVEL_S_P_CDC.p_level_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF\/Mm
   ux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF\/Mm
   ux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I\/Mmux_GENERAT
   E_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I\/Mmux_GENERAT
   E_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_148_o_MUX_596_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_148_o_MUX_596_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_148_o_MUX_595_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_148_o_MUX_595_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_148_o_MUX_596_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_148_o_MUX_596_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_148_o_MUX_595_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_148_o_MUX_595_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_132_o_MUX_591_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_132_o_MUX_591_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.
   LITE_WVALID_MM2S_CDC_I\/Mmux_GENERATE_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.
   LITE_WVALID_MM2S_CDC_I\/Mmux_GENERATE_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_34_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_34_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_26_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_26_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_10_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_10_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_3/axi_interconnect_3\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_3_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_3/axi_interconnect_3/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_3_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_3_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'clk_fpga_2', used in period specification
   'TS_clk_fpga_2', was traced into MMCME2_ADV instance
   axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_clkgen_0_axi_clkgen_0_USER_LOGIC_I_i_clkgen_mmcm_clk_s = PERIOD
   "axi_clkgen_0_axi_clkgen_0_USER_LOGIC_I_i_clkgen_mmcm_clk_s" TS_clk_fpga_2 *
   0.742424242 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'clk_fpga_2', used in period specification
   'TS_clk_fpga_2', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_clk_fpga_2
   * 0.061440678 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'axi_ad7303_0/axi_ad7303_0/up_dac_common_i/i_drp_rst_reg' has unconnected
   output pin
WARNING:NgdBuild:441 - FF primitive
   'axi_ad7303_0/axi_ad7303_0/up_dac_common_i/i_drp_rst_reg' has unconnected
   clock pin
WARNING:NgdBuild:440 - FF primitive
   'axi_ad7303_0/axi_ad7303_0/up_dac_common_i/i_mmcm_rst_reg' has unconnected
   output pin
WARNING:NgdBuild:441 - FF primitive
   'axi_ad7303_0/axi_ad7303_0/up_dac_common_i/i_mmcm_rst_reg' has unconnected
   clock pin
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N276' has no driver
WARNING:NgdBuild:452 - logical net 'N277' has no driver
WARNING:NgdBuild:452 - logical net 'N278' has no driver
WARNING:NgdBuild:452 - logical net 'N279' has no driver
WARNING:NgdBuild:452 - logical net 'N280' has no driver
WARNING:NgdBuild:452 - logical net 'N316' has no driver
WARNING:NgdBuild:452 - logical net 'N317' has no driver
WARNING:NgdBuild:452 - logical net 'N318' has no driver
WARNING:NgdBuild:452 - logical net 'N319' has no driver
WARNING:NgdBuild:452 - logical net 'N320' has no driver
WARNING:NgdBuild:452 - logical net 'N321' has no driver
WARNING:NgdBuild:452 - logical net 'N322' has no driver
WARNING:NgdBuild:452 - logical net 'N323' has no driver
WARNING:NgdBuild:452 - logical net 'N324' has no driver
WARNING:NgdBuild:452 - logical net 'N325' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 255

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  43 sec
Total CPU time to NGDBUILD completion:   43 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<53>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<53>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<52>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<52>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<51>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<51>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<50>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<50>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<49>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<49>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<48>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<48>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<47>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<47>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<46>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<46>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<45>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<45>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<44>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<44>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<43>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<43>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<42>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<42>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<41>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<41>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<40>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<40>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<39>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<39>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<38>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<38>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<37>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<37>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<36>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<36>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<35>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<35>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<34>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<34>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<33>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<33>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<32>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<32>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<31>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<31>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<30>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<30>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<29>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<29>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<28>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<28>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<27>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<27>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<26>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<26>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<25>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<25>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<24>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<24>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<23>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<23>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<22>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<22>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<21>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<21>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<20>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<20>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<19>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<19>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<18>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<18>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<17>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<17>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<16>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<16>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<15>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<15>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<14>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<14>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<13>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<12>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<11>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<10>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<9>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<8>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<7>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<6>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<5>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_BankAddr<2>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_BankAddr<2>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_BankAddr<1>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_BankAddr<1>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_BankAddr<0>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_BankAddr<0>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<14>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<14>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<13>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<13>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<12>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<12>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<11>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<11>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<10>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<10>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<9>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<8>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<7>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<6>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<5>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<4>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<3>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<2>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<1>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Addr<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Addr<0>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<31>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<31>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<30>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<30>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<29>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<29>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<28>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<28>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<27>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<27>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<26>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<26>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<25>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<25>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<24>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<24>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<23>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<23>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<22>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<22>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<21>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<21>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<20>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<20>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<19>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<19>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<18>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<18>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<17>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<17>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<16>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<16>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<15>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<15>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<14>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<14>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<13>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<12>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<11>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<10>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<9>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<8>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<7>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<6>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<5>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQ<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQ<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DM<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DM<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DM<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DM<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DM<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DM<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DM<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DM<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQS<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQS<3>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQS<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQS<2>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQS<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQS<1>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQS<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQS<0>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQS_n<3>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQS_n<3>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQS_n<2>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQS_n<2>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQS_n<1>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQS_n<1>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DQS_n<0>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DQS_n<0>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Clk" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Clk" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_Clk_n" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_Clk_n" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_CKE" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_CKE" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_CS_n" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_CS_n" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_RAS_n" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_RAS_n" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_CAS_n" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_CAS_n" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_WEB_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_WEB_pin" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_ODT" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_ODT" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_DRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_DRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_VRN" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_VRN" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_DDR_VRP" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_DDR_VRP" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 41 secs 
Total CPU  time at the beginning of Placer: 40 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:985a5164) REAL time: 45 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: processing_system7_0_GPIO_pin<0>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<1>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<2>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<4>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<8>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<9>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<10>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<11>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<12>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<13>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<14>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<15>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<16>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<17>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<18>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<19>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<20>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<21>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<22>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<23>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<24>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<25>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<26>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<27>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<28>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<29>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<30>   IOSTANDARD = LVCMOS25


Phase 2.7  Design Feasibility Check (Checksum:985a5164) REAL time: 46 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:8df9f463) REAL time: 46 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:c35b7e05) REAL time: 55 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:c35b7e05) REAL time: 55 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:c35b7e05) REAL time: 55 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:c35b7e05) REAL time: 56 secs 

Phase 8.8  Global Placement
.................................
.................................................
...............................................................................................................
...........................................................................................................................
Phase 8.8  Global Placement (Checksum:642da2dc) REAL time: 3 mins 1 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:642da2dc) REAL time: 3 mins 2 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:a736e6e1) REAL time: 3 mins 23 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:a736e6e1) REAL time: 3 mins 23 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:a736e6e1) REAL time: 3 mins 23 secs 

Total REAL time to Placer completion: 3 mins 24 secs 
Total CPU  time to Placer completion: 3 mins 20 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  283
Slice Logic Utilization:
  Number of Slice Registers:                 7,522 out of 106,400    7
    Number used as Flip Flops:               7,507
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               15
  Number of Slice LUTs:                      7,225 out of  53,200   13
    Number used as logic:                    6,389 out of  53,200   12
      Number using O6 output only:           4,471
      Number using O5 output only:             182
      Number using O5 and O6:                1,736
      Number used as ROM:                        0
    Number used as Memory:                     558 out of  17,400    3
      Number used as Dual Port RAM:             84
        Number using O6 output only:             8
        Number using O5 output only:             7
        Number using O5 and O6:                 69
      Number used as Single Port RAM:            0
      Number used as Shift Register:           474
        Number using O6 output only:           466
        Number using O5 output only:             0
        Number using O5 and O6:                  8
    Number used exclusively as route-thrus:    278
      Number with same-slice register load:    126
      Number with same-slice carry load:       149
      Number with other load:                    3

Slice Logic Distribution:
  Number of occupied Slices:                 3,647 out of  13,300   27
  Number of LUT Flip Flop pairs used:       10,014
    Number with an unused Flip Flop:         3,179 out of  10,014   31
    Number with an unused LUT:               2,789 out of  10,014   27
    Number of fully used LUT-FF pairs:       4,046 out of  10,014   40
    Number of unique control sets:             430
    Number of slice register sites lost
      to control set restrictions:           1,586 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        82 out of     200   41
    Number of LOCed IOBs:                       82 out of      82  100
  Number of bonded IOPAD:                      130 out of     130  100
    IOB Flip Flops:                             25

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  3 out of     140    2
    Number using RAMB36E1 only:                  3
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  3 out of     280    1
    Number using RAMB18E1 only:                  3
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21
    Number used as BUFGs:                        7
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        1 out of     200    1
    Number used as ILOGICE2s:                    1
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       55 out of     200   27
    Number used as OLOGICE2s:                   55
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         2 out of       4   50
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                3.43

Peak Memory Usage:  1037 MB
Total REAL time to MAP completion:  3 mins 33 secs 
Total CPU time to MAP completion:   3 mins 30 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.4\ISE_DS\ISE\;D:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.04 2012-12-04".



Device Utilization Summary:

   Number of BUFGs                           7 out of 32     21
   Number of ILOGICE2s                       1 out of 200     1
   Number of External IOB33s                82 out of 200    41
      Number of LOCed IOB33s                82 out of 82    100

   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs                 0 out of 130     0

   Number of MMCME2_ADVs                     2 out of 4      50
   Number of OLOGICE2s                      55 out of 200    27
   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       3 out of 280     1
   Number of RAMB36E1s                       3 out of 140     2
   Number of Slices                       3647 out of 13300  27
   Number of Slice Registers              7522 out of 106400  7
      Number used as Flip Flops           7522
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   7225 out of 53200  13
   Number of Slice LUT-Flip Flop pairs    9787 out of 53200  18


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 21 secs 
Finished initial Timing Analysis.  REAL time: 22 secs 

WARNING:Par:288 - The signal hdmi_int_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_sync_fifo_in<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo3_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo2_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/Mram_fifo_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo4_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo4_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo2_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo2_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo5_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo3_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo4_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
Starting Router


Phase  1  : 46794 unrouted;      REAL time: 24 secs 

Phase  2  : 37601 unrouted;      REAL time: 26 secs 

Phase  3  : 12179 unrouted;      REAL time: 39 secs 

Phase  4  : 12217 unrouted; (Setup:0, Hold:73730, Component Switching Limit:0)     REAL time: 45 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:63432, Component Switching Limit:0)     REAL time: 58 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:63432, Component Switching Limit:0)     REAL time: 58 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:63432, Component Switching Limit:0)     REAL time: 58 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:63432, Component Switching Limit:0)     REAL time: 58 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 1 secs 
Total REAL time to Router completion: 1 mins 1 secs 
Total CPU time to Router completion: 1 mins 2 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK1 |BUFGCTRL_X0Y28| No   | 1320 |  0.436     |  2.058      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_tx_16b_0_hd |              |      |      |            |             |
|          mi_ref_clk | BUFGCTRL_X0Y1| No   |  366 |  0.261     |  1.902      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  933 |  0.352     |  1.971      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK3 |BUFGCTRL_X0Y30| No   |   23 |  0.101     |  1.750      |
+---------------------+--------------+------+------+------------+-------------+
|axi_i2s_adi_0_MCLK_p |              |      |      |            |             |
|             in_OBUF |BUFGCTRL_X0Y27| No   |   16 |  0.237     |  1.890      |
+---------------------+--------------+------+------+------------+-------------+
|axi_clkgen_0/axi_clk |              |      |      |            |             |
|gen_0/USER_LOGIC_I/i |              |      |      |            |             |
|_clkgen/buf_fb_clk_s |              |      |      |            |             |
|                     | BUFGCTRL_X0Y0| No   |    1 |  0.000     |  1.759      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK2 |BUFGCTRL_X0Y29| No   |    2 |  0.218     |  1.980      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ad7303_0_cs_o_pi |              |      |      |            |             |
|              n_OBUF |         Local|      |   76 |  2.042     |  3.368      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.014      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.017ns|     6.983ns|       0|           0
  1" 142.857 MHz HIGH 50| HOLD        |     0.001ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.130ns|     9.870ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.011ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_axi_clkgen_0_axi_clkgen_0_USER_LOGIC_I | SETUP       |     0.309ns|     6.425ns|       0|           0
  _i_clkgen_mmcm_clk_s = PERIOD TIMEGRP     | HOLD        |     0.063ns|            |       0|           0
       "axi_clkgen_0_axi_clkgen_0_USER_LOGI |             |            |            |        |            
  C_I_i_clkgen_mmcm_clk_s"         TS_clk_f |             |            |            |        |            
  pga_2 * 0.742424242 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_2 = PERIOD TIMEGRP "clk_fpga_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  2" 200 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_3 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     4.309ns|     7.382ns|       0|           0
  3" 62.5 MHz HIGH 50| HOLD        |     0.203ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    77.814ns|     3.565ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.034ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_clk_fpga_2         * 0. |             |            |            |        |            
  061440678 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_1_cdc_tig_v_path" TIG   | SETUP       |         N/A|     7.152ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_1_cdc_from_2_cdc_to_pat | SETUP       |         N/A|     2.705ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_cdc_tig_v_path" TIG   | SETUP       |         N/A|     6.613ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_cdc_from_2_cdc_to_pat | SETUP       |         N/A|     2.163ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_3_reset_resync_ | SETUP       |         N/A|     1.100ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_2_reset_resync_ | SETUP       |         N/A|     1.081ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.118ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clk_fpga_2
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_fpga_2                  |      5.000ns|      2.800ns|      4.770ns|            0|            0|            0|        43851|
| TS_axi_clkgen_0_axi_clkgen_0_U|      6.735ns|      6.425ns|          N/A|            0|            0|        43794|            0|
| SER_LOGIC_I_i_clkgen_mmcm_clk_|             |             |             |             |             |             |             |
| s                             |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     81.379ns|      3.565ns|          N/A|            0|            0|           57|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 21 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 6 secs 
Total CPU time to PAR completion: 1 mins 5 secs 

Peak Memory Usage:  911 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 23
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.4\ISE_DS\ISE\;D:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.04 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 480610 paths, 0 nets, and 39742 connections

Design statistics:
   Minimum period:   9.870ns (Maximum frequency: 101.317MHz)


Analysis completed Wed Sep 25 11:58:17 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 23 secs 


xflow done!
touch __xps/system_routed
xilperl D:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.4\ISE_DS\ISE\;D:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Wed Sep 25 11:58:31 2013

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net axi_ad7303_0_cs_o_pin_OBUF
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <hdmi_int_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_sync_fifo_in<3>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo3_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo2_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/Mram_fifo_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo1_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo1_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo4_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo4_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo2_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo2_RAMD_D
   1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo5_RAMD_D
   1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo3_RAMD_D
   1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo4_RAMD_D
   1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo1_RAMD_D
   1_O> is incomplete. The signal does not drive any load pins in the design.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_S
   OF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_g
   enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/g
   nativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WI
   DE_PRIM36.ram, are using the same clock signal (synchronous clocking) with
   WRITE_FIRST mode specified. This configuration may encounter address
   collisions if the same address appears on both ports. It is suggested for
   this configuration to use READ_FIRST mode to avoid any conditions for address
   collision. See the FPGA Memory Resources User Guide for additional
   information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.
   GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnat
   ivebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_
   PRIM18.ram, are using the same clock signal (synchronous clocking) with
   WRITE_FIRST mode specified. This configuration may encounter address
   collisions if the same address appears on both ports. It is suggested for
   this configuration to use READ_FIRST mode to avoid any conditions for address
   collision. See the FPGA Memory Resources User Guide for additional
   information.
DRC detected 0 errors and 22 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Sep 25 11:59:14 2013
 xsdk.exe -hwspec D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\etc\system.filters
Done writing Tab View settings to:
	D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <D:/Xilinx/14.4/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\etc\system.filters
Done writing Tab View settings to:
	D:\Temp\fpgahdl_xilinx\cf_ad7303_zed\etc\system.gui

********************************************************************************
At Local date and time: Fri Sep 27 16:55:29 2013
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_processing_system7_0_wrapper.ngc implementation/system_axi_vdma_0_wrapper.ngc implementation/system_axi_interconnect_1_wrapper.ngc implementation/system_axi_interconnect_2_wrapper.ngc implementation/system_axi_hdmi_tx_16b_0_wrapper.ngc implementation/system_axi_spdif_tx_0_wrapper.ngc implementation/system_axi_iic_0_wrapper.ngc implementation/system_axi_clkgen_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_util_vector_logic_0_wrapper.ngc implementation/system_axi_i2s_adi_0_wrapper.ngc implementation/system_util_i2c_mixer_0_wrapper.ngc implementation/system_axi_iic_1_wrapper.ngc implementation/system_axi_interconnect_3_wrapper.ngc implementation/system_axi_vdma_1_wrapper.ngc implementation/system_axi_ad7303_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Fri Sep 27 16:55:34 2013
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f implementation/system_processing_system7_0_wrapper.ngc implementation/system_axi_vdma_0_wrapper.ngc implementation/system_axi_interconnect_1_wrapper.ngc implementation/system_axi_interconnect_2_wrapper.ngc implementation/system_axi_hdmi_tx_16b_0_wrapper.ngc implementation/system_axi_spdif_tx_0_wrapper.ngc implementation/system_axi_iic_0_wrapper.ngc implementation/system_axi_clkgen_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_util_vector_logic_0_wrapper.ngc implementation/system_axi_i2s_adi_0_wrapper.ngc implementation/system_util_i2c_mixer_0_wrapper.ngc implementation/system_axi_iic_1_wrapper.ngc implementation/system_axi_interconnect_3_wrapper.ngc implementation/system_axi_vdma_1_wrapper.ngc implementation/system_axi_ad7303_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Fri Sep 27 16:55:37 2013
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
Done!

********************************************************************************
At Local date and time: Fri Sep 27 16:55:41 2013
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_processing_system7_0_wrapper.ngc implementation/system_axi_vdma_0_wrapper.ngc implementation/system_axi_interconnect_1_wrapper.ngc implementation/system_axi_interconnect_2_wrapper.ngc implementation/system_axi_hdmi_tx_16b_0_wrapper.ngc implementation/system_axi_spdif_tx_0_wrapper.ngc implementation/system_axi_iic_0_wrapper.ngc implementation/system_axi_clkgen_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_util_vector_logic_0_wrapper.ngc implementation/system_axi_i2s_adi_0_wrapper.ngc implementation/system_util_i2c_mixer_0_wrapper.ngc implementation/system_axi_iic_1_wrapper.ngc implementation/system_axi_interconnect_3_wrapper.ngc implementation/system_axi_vdma_1_wrapper.ngc implementation/system_axi_ad7303_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!
Writing filter settings....
Done writing filter settings to:
	D:\AD\GitHub\no-OS\Pmods\PmodDA1\cf_ad7303_zed\etc\system.filters
Done writing Tab View settings to:
	D:\AD\GitHub\no-OS\Pmods\PmodDA1\cf_ad7303_zed\etc\system.gui
