
---------- Begin Simulation Statistics ----------
final_tick                                  265450500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  97329                       # Simulator instruction rate (inst/s)
host_mem_usage                                 850704                       # Number of bytes of host memory used
host_op_rate                                   102847                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.14                       # Real time elapsed on the host
host_tick_rate                               51669054                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      500007                       # Number of instructions simulated
sim_ops                                        528374                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000265                       # Number of seconds simulated
sim_ticks                                   265450500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.267875                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   77150                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                77719                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1449                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            102457                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  6                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             213                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              207                       # Number of indirect misses.
system.cpu.branchPred.lookups                  127041                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect        50272                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong        13213                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect        44320                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong        19165                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect           61                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           17                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0         3248                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         1339                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4          308                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6          811                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         1770                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8         1513                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          433                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10          902                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11          979                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12          963                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13          855                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14          334                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15          655                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16          595                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17          960                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18          784                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19         1214                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20          401                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22         1469                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24         1659                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26          694                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28         1418                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect          706                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit           40                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          235                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect        39495                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          389                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2          372                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4          194                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         3284                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7          317                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         1006                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9         1322                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10         2368                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11          841                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          517                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13          965                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14          994                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15          245                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16          434                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17          423                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18         1210                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19         1016                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20          516                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22         1462                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24         1842                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26          755                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28         1677                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30         1544                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        22012                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          139                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong          351                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                     731                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           56                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    203148                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   203373                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1221                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      85775                       # Number of branches committed
system.cpu.commit.bw_lim_events                 42248                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          149818                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               500277                       # Number of instructions committed
system.cpu.commit.committedOps                 528644                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       468533                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.128296                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.405357                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       326775     69.74%     69.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        61232     13.07%     82.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        17282      3.69%     86.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         7872      1.68%     88.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2799      0.60%     88.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         5191      1.11%     89.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1841      0.39%     90.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         3293      0.70%     90.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        42248      9.02%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       468533                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  452                       # Number of function calls committed.
system.cpu.commit.int_insts                    465265                       # Number of committed integer instructions.
system.cpu.commit.loads                        186291                       # Number of loads committed
system.cpu.commit.membars                          36                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            9      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           257589     48.73%     48.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              21      0.00%     48.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     48.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     48.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     48.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     48.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     48.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     48.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     48.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     48.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     48.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              29      0.01%     48.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     48.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.01%     48.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              36      0.01%     48.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     48.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          186291     35.24%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          84606     16.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            528644                       # Class of committed instruction
system.cpu.commit.refs                         270897                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       224                       # Number of committed Vector instructions.
system.cpu.committedInsts                      500007                       # Number of Instructions Simulated
system.cpu.committedOps                        528374                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.061789                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.061789                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                293946                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   238                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                69270                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 696577                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    65517                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    102886                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2067                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   784                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 23753                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      127041                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     80126                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        394258                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   687                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         712195                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    4590                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.239293                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              91541                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              77887                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.341481                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             488169                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.524331                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.662098                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   322097     65.98%     65.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    46671      9.56%     75.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    10753      2.20%     77.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2677      0.55%     78.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    13712      2.81%     81.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    37961      7.78%     88.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     1639      0.34%     89.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     7836      1.61%     90.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    44823      9.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               488169                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           42733                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1382                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   113193                       # Number of branches executed
system.cpu.iew.exec_nop                           344                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.393734                       # Inst execution rate
system.cpu.iew.exec_refs                       397781                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     111912                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   28098                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                219266                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 81                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               329                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               114644                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              682198                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                285869                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1706                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                739936                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 18704                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2067                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 18124                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2098                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            54687                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        27169                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        32965                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30036                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             67                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          820                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            562                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    724643                       # num instructions consuming a value
system.cpu.iew.wb_count                        644037                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.575838                       # average fanout of values written-back
system.cpu.iew.wb_producers                    417277                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.213100                       # insts written-back per cycle
system.cpu.iew.wb_sent                         669570                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   910184                       # number of integer regfile reads
system.cpu.int_regfile_writes                  467728                       # number of integer regfile writes
system.cpu.ipc                               0.941807                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.941807                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                342670     46.20%     46.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     46.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     6      0.00%     46.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     46.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     46.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     46.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     46.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     46.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     46.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     46.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     46.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   35      0.00%     46.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     46.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   38      0.01%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   40      0.01%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  28      0.00%     46.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     46.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     46.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     46.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     46.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     46.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     46.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     46.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     46.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     46.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     46.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     46.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     46.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     46.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     46.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     46.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     46.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     46.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     46.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     46.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     46.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     46.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     46.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     46.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     46.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     46.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               286573     38.64%     84.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              112218     15.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 741642                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       18124                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.024438                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     745      4.11%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.01%      4.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.02%      4.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      4.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      4.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      4.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      4.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      4.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      4.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      4.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      4.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      4.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      4.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      4.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      4.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      4.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      4.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      4.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      4.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      4.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      4.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      4.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      4.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      4.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      4.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      4.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      4.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      4.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      4.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      4.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  16188     89.32%     93.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1186      6.54%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 759471                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1989258                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       643786                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            834889                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     681773                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    741642                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  81                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          153455                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               266                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             21                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        94555                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        488169                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.519232                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.969984                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              251315     51.48%     51.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               42165      8.64%     60.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               63076     12.92%     73.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               39168      8.02%     81.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               46548      9.54%     90.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               22055      4.52%     95.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               11472      2.35%     97.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                8438      1.73%     99.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                3932      0.81%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          488169                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.396947                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    285                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                585                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          251                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               478                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             48589                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            31042                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               219266                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              114644                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  573637                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    145                       # number of misc regfile writes
system.cpu.numCycles                           530902                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   73613                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                506606                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   9883                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    76961                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  37640                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1546                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1051627                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 690760                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              692058                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    113921                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 156928                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2067                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                211678                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   185409                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           839757                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           9929                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                204                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    139713                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             82                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              486                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1094334                       # The number of ROB reads
system.cpu.rob.rob_writes                     1376605                       # The number of ROB writes
system.cpu.timesIdled                             374                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      333                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     167                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1139                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6408                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         4485                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           16                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         9857                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             16                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1871                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1131                       # Transaction distribution
system.membus.trans_dist::CleanEvict                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3391                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3391                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1871                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        11670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       409152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  409152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5269                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5269    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5269                       # Request fanout histogram
system.membus.reqLayer0.occupancy            11696000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           27149000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    265450500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1941                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4383                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          142                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1115                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3423                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3423                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           517                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1424                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            8                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            8                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        14053                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 15229                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        42176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       518336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 560512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1155                       # Total snoops (count)
system.tol2bus.snoopTraffic                     72384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6527                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002605                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.050972                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6510     99.74%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     17      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6527                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            8322500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7274500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            775500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    265450500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    9                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   93                       # number of demand (read+write) hits
system.l2.demand_hits::total                      102                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   9                       # number of overall hits
system.l2.overall_hits::.cpu.data                  93                       # number of overall hits
system.l2.overall_hits::total                     102                       # number of overall hits
system.l2.demand_misses::.cpu.inst                508                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4754                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5262                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               508                       # number of overall misses
system.l2.overall_misses::.cpu.data              4754                       # number of overall misses
system.l2.overall_misses::total                  5262                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40426500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    420799000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        461225500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40426500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    420799000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       461225500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              517                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             4847                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5364                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             517                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            4847                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5364                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.982592                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.980813                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.980984                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.982592                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.980813                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.980984                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79579.724409                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88514.724443                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87652.128468                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79579.724409                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88514.724443                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87652.128468                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1131                       # number of writebacks
system.l2.writebacks::total                      1131                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4754                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5262                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4754                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5262                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35346500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    373259000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    408605500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35346500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    373259000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    408605500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.982592                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.980813                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.980984                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.982592                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.980813                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.980984                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69579.724409                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78514.724443                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77652.128468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69579.724409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78514.724443                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77652.128468                       # average overall mshr miss latency
system.l2.replacements                           1155                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3252                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3252                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3252                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3252                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          142                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              142                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          142                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          142                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                32                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    32                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3391                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3391                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    312801500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     312801500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3423                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3423                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.990651                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.990651                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 92244.618107                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92244.618107                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3391                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3391                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    278891500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    278891500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.990651                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.990651                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82244.618107                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82244.618107                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          508                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              508                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40426500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40426500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          517                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            517                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.982592                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.982592                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79579.724409                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79579.724409                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          508                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          508                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35346500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35346500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.982592                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.982592                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69579.724409                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69579.724409                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            61                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                61                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1363                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1363                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    107997500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    107997500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1424                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1424                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.957163                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.957163                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79235.143067                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79235.143067                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1363                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1363                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     94367500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     94367500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.957163                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.957163                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69235.143067                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69235.143067                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    265450500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2780.756713                       # Cycle average of tags in use
system.l2.tags.total_refs                        9849                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5274                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.867463                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.330732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       396.005107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2379.420874                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.012085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.072614                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.084862                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3842                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.125671                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     84122                       # Number of tag accesses
system.l2.tags.data_accesses                    84122                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    265450500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          32512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         304256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             336768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        72384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           72384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1131                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1131                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         122478579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1146187331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1268665909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    122478579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        122478579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      272683608                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            272683608                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      272683608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        122478579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1146187331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1541349517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000033068500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           69                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           69                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10756                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1039                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5262                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1131                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5262                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1131                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               65                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     91855000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   26310000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               190517500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17456.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36206.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4519                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     935                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5262                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1131                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    447.156970                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   380.953092                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   191.857435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           76      8.34%      8.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           84      9.22%     17.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           44      4.83%     22.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           36      3.95%     26.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          626     68.72%     95.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      0.66%     95.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           11      1.21%     96.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.22%     97.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           26      2.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          911                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           69                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      72.130435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.099648                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    317.712500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            64     92.75%     92.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      1.45%     94.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      4.35%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      1.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            69                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           69                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               69    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            69                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 336768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   70656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  336768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                72384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1268.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       266.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1268.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    272.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     265104500                       # Total gap between requests
system.mem_ctrls.avgGap                      41467.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       304256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        70656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 122478578.868753314018                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1146187330.594593048096                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 266173919.431306421757                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          508                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4754                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1131                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14431750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    176085750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   1775795750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28408.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37039.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1570111.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2891700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1533180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            17892840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2871000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     20897760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        113860350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          6050880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          165997710                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        625.343369                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     14815750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      8840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    241794750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3619980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1924065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            19677840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2891880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     20897760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         75650400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         38227680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          162889605                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        613.634576                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     98761750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      8840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    157848750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    265450500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        79431                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            79431                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        79431                       # number of overall hits
system.cpu.icache.overall_hits::total           79431                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          694                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            694                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          694                       # number of overall misses
system.cpu.icache.overall_misses::total           694                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52763999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52763999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52763999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52763999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        80125                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        80125                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        80125                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        80125                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008661                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008661                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008661                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008661                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76028.817003                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76028.817003                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76028.817003                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76028.817003                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          506                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          142                       # number of writebacks
system.cpu.icache.writebacks::total               142                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          177                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          177                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          177                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          177                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          517                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          517                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          517                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          517                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     41303999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41303999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     41303999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41303999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006452                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006452                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006452                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006452                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79891.680851                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79891.680851                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79891.680851                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79891.680851                       # average overall mshr miss latency
system.cpu.icache.replacements                    142                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        79431                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           79431                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          694                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           694                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52763999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52763999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        80125                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        80125                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008661                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008661                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76028.817003                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76028.817003                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          177                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          177                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          517                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          517                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     41303999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41303999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006452                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006452                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79891.680851                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79891.680851                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    265450500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           333.054457                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               79948                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               517                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            154.638298                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   333.054457                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.650497                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.650497                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          375                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          366                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            160767                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           160767                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    265450500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    265450500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    265450500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    265450500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    265450500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       239461                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           239461                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       239475                       # number of overall hits
system.cpu.dcache.overall_hits::total          239475                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7247                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7247                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7250                       # number of overall misses
system.cpu.dcache.overall_misses::total          7250                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    567154805                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    567154805                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    567154805                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    567154805                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       246708                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       246708                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       246725                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       246725                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029375                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029375                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029385                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029385                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78260.632676                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78260.632676                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78228.248966                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78228.248966                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       183880                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          380                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2117                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    86.858762                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           95                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3252                       # number of writebacks
system.cpu.dcache.writebacks::total              3252                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2395                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2395                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2395                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2395                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4852                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4852                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4855                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4855                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    429090975                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    429090975                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    429412975                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    429412975                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019667                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019667                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019678                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019678                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 88435.897568                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88435.897568                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 88447.574665                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88447.574665                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4343                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       159786                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          159786                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2356                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2356                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    162298000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    162298000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       162142                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       162142                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014530                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014530                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68887.096774                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68887.096774                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          934                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          934                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1422                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1422                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    110566000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    110566000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008770                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008770                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77753.867792                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77753.867792                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        79675                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          79675                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4884                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4884                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    404634307                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    404634307                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        84559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        84559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.057758                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.057758                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82848.957207                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82848.957207                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1461                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1461                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3423                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3423                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    318309477                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    318309477                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040481                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040481                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92991.375110                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92991.375110                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           14                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            14                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           17                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           17                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.176471                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.176471                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.176471                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.176471                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           44                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           44                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        84000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        84000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.043478                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.043478                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        42000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        42000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    265450500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           352.142630                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              244410                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4855                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.341916                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   352.142630                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.687779                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.687779                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          174                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            498469                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           498469                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    265450500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    265450500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
