<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2022.2 (Version 2022.2.0.10)</text>
<text>Date: Thu Mar  2 18:54:57 2023
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>PolarFireSoC</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>MPFS250T_ES</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCVG484</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.05V</cell>
</row>
<row>
 <cell>Part Range</cell>
 <cell>EXT</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 1.8V</cell>
</row>
<row>
 <cell>FPGA Hardware Breakpoint Auto Instantation</cell>
 <cell>Off</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>poly_ram</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>F:\RISC-V\Reference Code\icicle-kit-reference-design-master\MPFS_ICICLE\synthesis\poly_ram.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>711</cell>
 <cell>254196</cell>
 <cell>0.28</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>146</cell>
 <cell>254196</cell>
 <cell>0.06</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>432</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>220</cell>
 <cell>144</cell>
 <cell>152.78</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>220</cell>
 <cell>144</cell>
 <cell>152.78</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>72</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>uSRAM</cell>
 <cell>11</cell>
 <cell>2352</cell>
 <cell>0.47</cell>
</row>
<row>
 <cell>LSRAM</cell>
 <cell>0</cell>
 <cell>812</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Math</cell>
 <cell>0</cell>
 <cell>784</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>H-Chip Global</cell>
 <cell>1</cell>
 <cell>48</cell>
 <cell>2.08</cell>
</row>
<row>
 <cell>PLL</cell>
 <cell>0</cell>
 <cell>8</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>DLL</cell>
 <cell>0</cell>
 <cell>8</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Transceiver Lanes</cell>
 <cell>0</cell>
 <cell>4</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Transceiver PCIe</cell>
 <cell>0</cell>
 <cell>2</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>579</cell>
 <cell>14</cell>
</row>
<row>
 <cell>uSRAM Interface Logic</cell>
 <cell>132</cell>
 <cell>132</cell>
</row>
<row>
 <cell>LSRAM Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Math Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>711</cell>
 <cell>146</cell>
</row>
</table>
<section><name>Detailed 4LUT Groups Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>2</cell>
 <cell>116</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>116</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>128</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>92</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>105</cell>
 <cell>INT_NET</cell>
 <cell>Net   : NN_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: I_1/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>46</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mux2/u0_sm0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mux2/u0_m2s2</cell>
</row>
<row>
 <cell>46</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mux3/sel_a_2_out[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mux3/delay_8/gen_delay[7].level_buf_seqshift_gen_delay[7].level_buf_seqshift_0_0/RAM64x12_PHYS_0</cell>
</row>
<row>
 <cell>46</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mux3/sel_a_3_out[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mux3/delay_8/gen_delay[7].level_buf_seqshift_gen_delay[7].level_buf_seqshift_0_0/RAM64x12_PHYS_0</cell>
</row>
<row>
 <cell>46</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mux3/sel_a_0_out[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mux3/delay_8/gen_delay[7].level_buf_seqshift_gen_delay[7].level_buf_seqshift_0_0/RAM64x12_PHYS_0</cell>
</row>
<row>
 <cell>46</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mux3/sel_a_1_out[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mux3/delay_8/gen_delay[7].level_buf_seqshift_gen_delay[7].level_buf_seqshift_0_0/RAM64x12_PHYS_0</cell>
</row>
<row>
 <cell>26</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mux2/sel_a_0_tmp_Z[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mux2/sel_a_0_tmp[1]</cell>
</row>
<row>
 <cell>26</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mux2/sel_a_0_tmp_Z[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mux2/sel_a_0_tmp[0]</cell>
</row>
<row>
 <cell>25</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mux2/u028_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mux2/u028</cell>
</row>
<row>
 <cell>25</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mux2/u026_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mux2/u026</cell>
</row>
<row>
 <cell>25</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mux2/u027_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mux2/u027</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>46</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mux2/u0_sm0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mux2/u0_m2s2</cell>
</row>
<row>
 <cell>46</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mux3/sel_a_2_out[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mux3/delay_8/gen_delay[7].level_buf_seqshift_gen_delay[7].level_buf_seqshift_0_0/RAM64x12_PHYS_0</cell>
</row>
<row>
 <cell>46</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mux3/sel_a_3_out[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mux3/delay_8/gen_delay[7].level_buf_seqshift_gen_delay[7].level_buf_seqshift_0_0/RAM64x12_PHYS_0</cell>
</row>
<row>
 <cell>46</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mux3/sel_a_0_out[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mux3/delay_8/gen_delay[7].level_buf_seqshift_gen_delay[7].level_buf_seqshift_0_0/RAM64x12_PHYS_0</cell>
</row>
<row>
 <cell>46</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mux3/sel_a_1_out[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mux3/delay_8/gen_delay[7].level_buf_seqshift_gen_delay[7].level_buf_seqshift_0_0/RAM64x12_PHYS_0</cell>
</row>
<row>
 <cell>26</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mux2/sel_a_0_tmp_Z[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mux2/sel_a_0_tmp[1]</cell>
</row>
<row>
 <cell>26</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mux2/sel_a_0_tmp_Z[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mux2/sel_a_0_tmp[0]</cell>
</row>
<row>
 <cell>25</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mux2/u028_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mux2/u028</cell>
</row>
<row>
 <cell>25</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mux2/u026_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mux2/u026</cell>
</row>
<row>
 <cell>25</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mux2/u027_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mux2/u027</cell>
</row>
</table>
</doc>
