
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'dalila' on host 'k40pontenova.k40.pontenova' (Linux_x86_64 version 4.4.0-116-generic) on Mon Apr 27 13:44:44 -03 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.4 LTS
INFO: [HLS 200-10] In directory '/home/dalila/HLStools/vivado/ready/Fir'
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2K
[1;32mopen 
open_project 
open_solution 
[0m[32mopal_wrapper 
opalc++ 
opalcc 
open 
openssl 
openssl.exe 
openvt 
opl2ofm 
opldecode 
opt 
opt-3.8 
[0m
[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project r[26C[2Kvivado_hls> open_project ro[27C[2Kvivado_hls> open_project r[26C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project p[26C[2Kvivado_hls> open_project pr[27C[2Kvivado_hls> open_project pro[28C[2Kvivado_hls> open_project proj[29C
INFO: [HLS 200-10] Creating and opening project '/home/dalila/HLStools/vivado/ready/Fir/proj'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_s[18C[2Kvivado_hls> open_solution[25C[2Kvivado_hls> open_solution [26C[2Kvivado_hls> open_solution s[27C[2Kvivado_hls> open_solution so[28C[2Kvivado_hls> open_solution sol[29C
INFO: [HLS 200-10] Creating and opening solution '/home/dalila/HLStools/vivado/ready/Fir/proj/sol'.
/home/dalila/HLStools/vivado/ready/Fir/proj/vivado_hls.app
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files f[23C[2Kvivado_hls> add_files fir.[26C[2Kvivado_hls> add_files fir.h[27C
INFO: [HLS 200-10] Adding design file 'fir.h' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> add_files fir.h[27C[2Kvivado_hls> add_files fir.[26C[2Kvivado_hls> add_files fir.c[27C[2Kvivado_hls> add_files fir.cpp[29C
INFO: [HLS 200-10] Adding design file 'fir.cpp' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> se[14C[2Kvivado_hls> set[15C[2Kvivado_hls> set_[16C[2Kvivado_hls> set_t[17C[2Kvivado_hls> set_top[19C[2Kvivado_hls> set_top [20C[2Kvivado_hls> set_top {[21C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i[40C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[41C
[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> se[14C[2Kvivado_hls> set[15C[2Kvivado_hls> set_[16C[2Kvivado_hls> set_p[17C[2Kvivado_hls> set_pa[18C[2Kvivado_hls> set_par[19C[2Kvivado_hls> set_part[20C[2Kvivado_hls> set_par[19C[2Kvivado_hls> set_pa[18C[2Kvivado_hls> set_p[17C[2Kvivado_hls> set_[16C[2Kvivado_hls> set[15C[2Kvivado_hls> se[14C[2Kvivado_hls> s[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[41C[2Kvivado_hls> add_files fir.cpp[29C[2Kvivado_hls> add_files fir.h[27C[2Kvivado_hls> open_solution sol[29C[2Kvivado_hls> open_project proj[29C[2Kvivado_hls> open_project proj[29C[2Kvivado_hls> open_project proj[29C[2Kvivado_hls> open_project proj[29C[2Kvivado_hls> open_solution sol[29C[2Kvivado_hls> add_files fir.h[27C[2Kvivado_hls> add_files fir.cpp[29C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[41C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[40C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[39C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[38C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[37C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[36C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[35C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[34C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[33C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[32C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[31C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[30C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[29C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[28C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[27C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[26C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[25C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[24C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[23C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[22C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[21C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[20C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[19C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[18C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[19C[2Kvivado_hls> set_to {xcvu9p-flgb2104-2-i}[18C[2Kvivado_hls> set_t {xcvu9p-flgb2104-2-i}[17C[2Kvivado_hls> set_ {xcvu9p-flgb2104-2-i}[16C[2Kvivado_hls> set_p {xcvu9p-flgb2104-2-i}[17C[2Kvivado_hls> set_pa {xcvu9p-flgb2104-2-i}[18C[2Kvivado_hls> set_par {xcvu9p-flgb2104-2-i}[19C[2Kvivado_hls> set_part {xcvu9p-flgb2104-2-i}[20C
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2-i'
[2Kvivado_hls> [12C[2Kvivado_hls> se[14C[2Kvivado_hls> set[15C[2Kvivado_hls> set_[16C[2Kvivado_hls> set_t[17C[2Kvivado_hls> set_to[18C[2Kvivado_hls> set_top[19C[2Kvivado_hls> set_top [20C[2Kvivado_hls> set_top f[21C[2Kvivado_hls> set_top fi[22C[2Kvivado_hls> set_top fir[23C
[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> se[14C[2Kvivado_hls> set[15C[2Kvivado_hls> se[14C[2Kvivado_hls> s[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files -[23C[2Kvivado_hls> add_files -t[24C[2Kvivado_hls> add_files -tb[25C[2Kvivado_hls> add_files -tb [26C[2Kvivado_hls> add_files -tb t[27C[2Kvivado_hls> add_files -tb te[28C[2Kvivado_hls> add_files -tb testes.cpp[36C
INFO: [HLS 200-10] Adding test bench file 'testes.cpp' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 5 -name default[48C
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 10ns -name default[51C
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cs[14C[2Kvivado_hls> csy[15C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:01:17 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41864 ; free virtual = 125859
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:01:17 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41864 ; free virtual = 125859
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:01:18 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41862 ; free virtual = 125856
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:01:18 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41862 ; free virtual = 125856
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:01:18 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41852 ; free virtual = 125847
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:01:18 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41852 ; free virtual = 125847
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 77.87 seconds; current allocated memory: 97.331 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 97.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/coef' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/data_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/data_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fir_mac_muladd_16s_16s_16ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 97.962 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:01:18 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41848 ; free virtual = 125844
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> co[14C[2Kvivado_hls> cos[15C[2Kvivado_hls> cosim_design[24C
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/xilinx/Vivado/2019.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling fir.cpp_pre.cpp.tb.cpp
   Compiling testes.cpp_pre.cpp.tb.cpp
   Compiling apatb_fir.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
35578
40528
45377
50124
54768
59308
63743
2536
6758
10872
14877
18772
22556
26228
29787
33232
36562
39776
42873
45852
48712
51452
54071
56568
58942
61192
63317
65316
1652
3396
5011
6496
7850
9072
10161
11116
11936
12620
13167
13576
13846
13976
13965
13812
13516
13076
12491
11760
10882
9856
8681
7356
5880
4252
2471
536
63982
61736
59333
56772
54052
51172
48131
44928
41562
38032
34337
30476
26448
22252
17887
13352
8646
3768
64253
59028
53628
48052
42299
36368
30258
23968
17497
10844
4008
62524
55319
47928
40350
32584
24629
16484
8148
65156
56435
47520
38410
29104
19601
9900
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_fir_top glbl -prj fir.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s fir 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Fir/proj/sol/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Fir/proj/sol/sim/verilog/AESL_automem_data_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_data_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Fir/proj/sol/sim/verilog/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Fir/proj/sol/sim/verilog/AESL_automem_coef.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_coef
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Fir/proj/sol/sim/verilog/fir_mac_muladd_16s_16s_16ns_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_mac_muladd_16s_16s_16ns_16_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module fir_mac_muladd_16s_16s_16ns_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Fir/proj/sol/sim/verilog/AESL_automem_data_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_data_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Fir/proj/sol/sim/verilog/fir.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fir_top
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fir_mac_muladd_16s_16s_16ns_16_1...
Compiling module xil_defaultlib.fir_mac_muladd_16s_16s_16ns_16_1...
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.AESL_automem_coef
Compiling module xil_defaultlib.AESL_automem_data_in
Compiling module xil_defaultlib.AESL_automem_data_out
Compiling module xil_defaultlib.apatb_fir_top
Compiling module work.glbl
Built simulation snapshot fir

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/dalila/HLStools/vivado/ready/Fir/proj/sol/sim/verilog/xsim.dir/fir/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 27 13:46:12 2020...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/fir/xsim_script.tcl
# xsim {fir} -autoloadwcfg -tclbatch {fir.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source fir.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "20202165000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 20202205 ns : File "/home/dalila/HLStools/vivado/ready/Fir/proj/sol/sim/verilog/fir.autotb.v" Line 359
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1391.113 ; gain = 0.000 ; free physical = 41735 ; free virtual = 125735
## quit
INFO: [Common 17-206] Exiting xsim at Mon Apr 27 13:46:30 2020...
INFO: [COSIM 212-316] Starting C post checking ...
35578
40528
45377
50124
54768
59308
63743
2536
6758
10872
14877
18772
22556
26228
29787
33232
36562
39776
42873
45852
48712
51452
54071
56568
58942
61192
63317
65316
1652
3396
5011
6496
7850
9072
10161
11116
11936
12620
13167
13576
13846
13976
13965
13812
13516
13076
12491
11760
10882
9856
8681
7356
5880
4252
2471
536
63982
61736
59333
56772
54052
51172
48131
44928
41562
38032
34337
30476
26448
22252
17887
13352
8646
3768
64253
59028
53628
48052
42299
36368
30258
23968
17497
10844
4008
62524
55319
47928
40350
32584
24629
16484
8148
65156
56435
47520
38410
29104
19601
9900
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
[2Kvivado_hls> [12CINFO: [HLS 200-112] Total elapsed time: 107.86 seconds; peak allocated memory: 97.962 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Apr 27 13:46:32 2020...
