// Seed: 1904484039
module module_0;
  logic [7:0] id_1, id_3;
  assign id_3[1'b0&&1'b0] = 1;
  genvar id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    output tri1 id_2,
    input tri0 id_3,
    input supply1 id_4,
    output tri1 id_5,
    output wor id_6,
    input tri0 id_7,
    input wor id_8,
    output tri0 id_9,
    input wire id_10,
    input supply0 id_11,
    input tri id_12,
    output tri1 id_13,
    input uwire id_14,
    input wire id_15,
    input wand id_16,
    input tri0 id_17,
    input wire id_18,
    output wand id_19,
    output tri0 id_20,
    input supply0 id_21
);
  wire id_23;
  assign id_2 = ~"" == 1;
  nand (
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_21,
      id_23,
      id_24,
      id_25,
      id_26,
      id_3,
      id_4,
      id_7,
      id_8
  );
  wire id_24, id_25, id_26;
  module_0();
endmodule
