Initializing gui preferences from file  /net/ugrads/jfonda1/pvt/.synopsys_dv_prefs.tcl
dc_shell> gui_start
design_vision> source a.tcl
Loading db file '/net/ugrads/jfonda1/pvt/EE434/HW01/ng45.db'
Loading db file '/net/ic/tools/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/net/ic/tools/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Loading verilog file '/net/ugrads/jfonda1/pvt/EE434/HW01/and10.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /net/ugrads/jfonda1/pvt/EE434/HW01/and10.v
Presto compilation completed successfully.
Current design is now '/net/ugrads/jfonda1/pvt/EE434/HW01/Vand10.db:Vand10'
Loaded 1 design.
Current design is 'Vand10'.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.2 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Vand10'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'Vand10' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'Vand10'
  Mapping 'Vand10'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00       5.1      0.00       0.0       0.0                          
    0:00:00       5.1      0.00       0.0       0.0                          
    0:00:00       5.1      0.00       0.0       0.0                          
    0:00:00       5.1      0.00       0.0       0.0                          
    0:00:00       5.1      0.00       0.0       0.0                          
    0:00:00       5.1      0.00       0.0       0.0                          
    0:00:00       5.1      0.00       0.0       0.0                          
    0:00:00       5.1      0.00       0.0       0.0                          
    0:00:00       5.1      0.00       0.0       0.0                          
    0:00:00       5.1      0.00       0.0       0.0                          
    0:00:00       5.1      0.00       0.0       0.0                          
    0:00:00       5.1      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00       5.1      0.00       0.0       0.0                          
    0:00:00       5.1      0.00       0.0       0.0                          
    0:00:00       5.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00       5.1      0.00       0.0       0.0                          
    0:00:00       5.1      0.00       0.0       0.0                          
    0:00:00       5.1      0.00       0.0       0.0                          
    0:00:00       5.1      0.00       0.0       0.0                          
    0:00:00       5.1      0.00       0.0       0.0                          
    0:00:00       5.1      0.00       0.0       0.0                          
    0:00:00       5.1      0.00       0.0       0.0                          
    0:00:00       5.1      0.00       0.0       0.0                          
    0:00:00       5.1      0.00       0.0       0.0                          
    0:00:00       5.1      0.00       0.0       0.0                          
    0:00:00       5.1      0.00       0.0       0.0                          
Loading db file '/net/ugrads/jfonda1/pvt/EE434/HW01/ng45.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Writing verilog file '/net/ugrads/jfonda1/pvt/EE434/HW01/and10_syn.v'.
1
Current design is 'Vand10'.
design_vision> 
Loading db file '/net/ic/tools/synopsys/syn/libraries/syn/generic.sdb'
design_vision> exit

Thank you...

