
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-R8J42A9

Implementation : synthesis

# Written on Tue Jun  2 14:58:50 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "D:\SmartFusion2-Projects-Windows\demo-proj\demo\designer\demo_sb\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                         Requested     Requested     Clock        Clock                   Clock
Level     Clock                                                         Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------
0 -       demo_sb_sb_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     10.000        inferred     Inferred_clkgroup_0     39   
                                                                                                                                              
0 -       demo_sb_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     15   
                                                                                                                                              
0 -       demo_sb|BIBUF_1_Y_inferred_clock                              100.0 MHz     10.000        inferred     Inferred_clkgroup_2     1    
==============================================================================================================================================


Clock Load Summary
******************

                                                              Clock     Source                                                            Clock Pin                                                         Non-clock Pin     Non-clock Pin                                                   
Clock                                                         Load      Pin                                                               Seq Example                                                       Seq Example       Comb Example                                                    
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
demo_sb_sb_CCC_0_FCCC|GL0_net_inferred_clock                  39        demo_sb_sb_0.CCC_0.CCC_INST.GL0(CCC)                              demo_sb_sb_0.demo_sb_sb_MSS_0.MSS_ADLIB_INST.CLK_BASE             -                 demo_sb_sb_0.CCC_0.GL0_INST.I(BUFG)                             
                                                                                                                                                                                                                                                                                              
demo_sb_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     15        demo_sb_sb_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     demo_sb_sb_0.CORERESETP_0.release_sdif0_core.C                    -                 demo_sb_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
                                                                                                                                                                                                                                                                                              
demo_sb|BIBUF_1_Y_inferred_clock                              1         BIBUF_1.O(IOBUF)                                                  demo_sb_sb_0.demo_sb_sb_MSS_0.MSS_ADLIB_INST.I2C0_SCL_F2H_SCP     -                 -                                                               
==============================================================================================================================================================================================================================================================================================
