git clone --depth 1 --no-tags https://github.com/allrighteveryday/GeekClub.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632452215
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Up_Counter-Day-018-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633515614
git clone --depth 1 --no-tags https://github.com/somaniarushi/riscpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628680670
git clone --depth 1 --no-tags https://github.com/richard259/G6_imageprocessing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628053818
git clone --depth 1 --no-tags https://github.com/xaioxaioma/RO_PUF_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630363289
git clone --depth 1 --no-tags https://github.com/G1008/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628289020
git clone --depth 1 --no-tags https://github.com/vyom-elan/Counters-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632123670
git clone --depth 1 --no-tags https://github.com/Pietro4F/driver-for-sha-1-on-pynq-z2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632505264
git clone --depth 1 --no-tags https://github.com/abhinavprakash199/2D-Coordinate-Rotation-and-Vectoring-based-Design-Methodology-CORDIC-using-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628285378
git clone --depth 1 --no-tags https://github.com/Trehan-Mayank/P4_Vending_Machine_Controllers_VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631796030
git clone --depth 1 --no-tags https://github.com/YukunXue/pingpang_buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628575283
git clone --depth 1 --no-tags https://github.com/senina-m/circuit_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631942524
git clone --depth 1 --no-tags https://github.com/TeinkBR/lock_in_PLL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628386243
git clone --depth 1 --no-tags https://github.com/liy0212/verilog_learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630905024
git clone --depth 1 --no-tags https://github.com/Kieran-Du/PROJECTS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633373154
git clone --depth 1 --no-tags https://github.com/lq06668/Red-Light-Green-Light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634019790
git clone --depth 1 --no-tags https://github.com/NouraMedhat28/UART-RX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628734260
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Decade_Counter-Day-008-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629093078
git clone --depth 1 --no-tags https://github.com/ajs667/ece_5760_final_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629106490
git clone --depth 1 --no-tags https://github.com/YoungSTM32/LDPC_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629777491
git clone --depth 1 --no-tags https://github.com/IG2001/FPGA-Ping-Pong-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627736014
git clone --depth 1 --no-tags https://github.com/nnk03/PIPELINE-GROUP-13-BATCH-2021-CO-LAB-IIT-PALAKKAD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634147610
git clone --depth 1 --no-tags https://github.com/beatriz-emiliano/LASD_2022.2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633582647
git clone --depth 1 --no-tags https://github.com/sifferman/nes_controller_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632625784
git clone --depth 1 --no-tags https://github.com/VallepalliDheeraj/Ripple-Carry-Adder-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633839420
git clone --depth 1 --no-tags https://github.com/Ding-weiyi/MIPS_HUST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631980186
git clone --depth 1 --no-tags https://github.com/ogssensor/sar_adc_2023_caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633246978
git clone --depth 1 --no-tags https://github.com/DapengFeng/FPGA-Sync.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628296679
git clone --depth 1 --no-tags https://github.com/shreyas1998/HSCA_Multipliers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628714914
git clone --depth 1 --no-tags https://github.com/bohepidan/simpleMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629743541
git clone --depth 1 --no-tags https://github.com/Chshy/FPGA_QAM_Modulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628789524
git clone --depth 1 --no-tags https://github.com/Mahdiyeh-Asgharpour/Computer-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630118438
git clone --depth 1 --no-tags https://github.com/NikoScher/B31DE-Assignment-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629102271
git clone --depth 1 --no-tags https://github.com/jianlingg/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628940610
git clone --depth 1 --no-tags https://github.com/sujan-hn/Scrolling-msg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628676156
git clone --depth 1 --no-tags https://github.com/brsf11/RealTank2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627778132
git clone --depth 1 --no-tags https://github.com/wotupfoo/verilog-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628092271
git clone --depth 1 --no-tags https://github.com/Suhaib033/DeepDive.v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627948213
git clone --depth 1 --no-tags https://github.com/pbhanupr/Mtech-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629313956
git clone --depth 1 --no-tags https://github.com/DiegoSainzR/ArquitecturaComputacional.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629343709
git clone --depth 1 --no-tags https://github.com/Sahil9425/64bitveidicmultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634505133
git clone --depth 1 --no-tags https://github.com/xiaotianbc/verilog_modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634452112
git clone --depth 1 --no-tags https://github.com/DenizUlucan/gs_odev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634537499
git clone --depth 1 --no-tags https://github.com/0xff00a/network-python.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632740692
git clone --depth 1 --no-tags https://github.com/dachariy/EE287_FIR_Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632607974
git clone --depth 1 --no-tags https://github.com/alokerdas/faultSim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632770598
git clone --depth 1 --no-tags https://github.com/notsotalented/Crossroad-Traffic-Light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633805538
git clone --depth 1 --no-tags https://github.com/Sondos-Shabana/ATM_FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633632630
git clone --depth 1 --no-tags https://github.com/M0stafaRady/RST_CLK_CTRL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632831961
git clone --depth 1 --no-tags https://github.com/ahmedosama07/Chipions23-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634046857
git clone --depth 1 --no-tags https://github.com/garvin-stack/Lab03-SingleCycleDatapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634041145
git clone --depth 1 --no-tags https://github.com/mohanadabouserie/Basys-3-FPGA-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631624223
git clone --depth 1 --no-tags https://github.com/Ahmed-Waseem77/signed_sequential_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631385737
git clone --depth 1 --no-tags https://github.com/Sivaprakasam-741/Mouse_interface-_with_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630514071
git clone --depth 1 --no-tags https://github.com/arsdorintbp2003/EE2026-AY2022-23-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631274969
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/SR-FF_using_JK-FF-Day-013-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631319320
git clone --depth 1 --no-tags https://github.com/fivexxxxx/fpga_vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632448068
git clone --depth 1 --no-tags https://github.com/sujan-hn/interactive-parking-system-using-fpga-board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630112358
git clone --depth 1 --no-tags https://github.com/threonorm/bsv_orange.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631115941
git clone --depth 1 --no-tags https://github.com/WenbinTeng/t8086.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631231861
git clone --depth 1 --no-tags https://github.com/ftkovr9k/AHB-Master-to-Wishbone-Slave-Bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629991883
git clone --depth 1 --no-tags https://github.com/fran07981/ece5760finalproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630155940
git clone --depth 1 --no-tags https://github.com/Wevel/ExperiarSoC_Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631958270
git clone --depth 1 --no-tags https://github.com/henryseo1000/2023_VHDL_Study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633751838
git clone --depth 1 --no-tags https://github.com/ZITANIMohamed98/pong_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631262269
git clone --depth 1 --no-tags https://github.com/Harishtr1/7-segment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630066841
git clone --depth 1 --no-tags https://github.com/zhejianguk/GC_Backend.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630024414
git clone --depth 1 --no-tags https://github.com/IObundle/iob-ethmac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630479838
git clone --depth 1 --no-tags https://github.com/HMTCT/Slot_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629846080
git clone --depth 1 --no-tags https://github.com/minecraftdixit/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628411209
git clone --depth 1 --no-tags https://github.com/kevinhzhang/ECE385MusicSampler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628375475
git clone --depth 1 --no-tags https://github.com/AryaTripathi/AES_Decryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629175916
git clone --depth 1 --no-tags https://github.com/diesisfox/PuccinaLED-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630121741
git clone --depth 1 --no-tags https://github.com/longmeow/Digital-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631387402
git clone --depth 1 --no-tags https://github.com/Will-Denton/ECE350.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631015461
git clone --depth 1 --no-tags https://github.com/Sarvepalli53/SPI-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631040892
git clone --depth 1 --no-tags https://github.com/garvin-stack/Lab02-DatapathControlUnits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631093298
git clone --depth 1 --no-tags https://github.com/LohitDaksha/LWC_Pyjamask.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630972261
git clone --depth 1 --no-tags https://github.com/21758/mipsCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632235717
git clone --depth 1 --no-tags https://github.com/kaichodesu/elec2205.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632050961
git clone --depth 1 --no-tags https://github.com/sumanthbs17/0to99Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632368130
git clone --depth 1 --no-tags https://github.com/gawddivyansh/16BitMIPSProc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633088450
git clone --depth 1 --no-tags https://github.com/Invisiphantom/RISC-V-Mult-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634135069
git clone --depth 1 --no-tags https://github.com/im-prajwal/AHB2APB_Bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633830932
git clone --depth 1 --no-tags https://github.com/Aymontsh/ATM-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633934957
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/SIPO_Using_D-FF-Day-016--.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632321904
git clone --depth 1 --no-tags https://github.com/fivexxxxx/fpga_miller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632444479
git clone --depth 1 --no-tags https://github.com/sumanthbs17/0000to9999counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632759046
git clone --depth 1 --no-tags https://github.com/MYNAMEHOLO/SPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627775353
git clone --depth 1 --no-tags https://github.com/JOHNYVPD/verilog_combinational.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627826162
git clone --depth 1 --no-tags https://github.com/shanyangS/3d_self_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631808297
git clone --depth 1 --no-tags https://github.com/ogssensor/caravel_2304C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633292599
git clone --depth 1 --no-tags https://github.com/maatheusfp/Microwave-Oven-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631715813
git clone --depth 1 --no-tags https://github.com/Seif2001/rVProc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634547944
