{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1548233651539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548233651543 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 23 09:54:11 2019 " "Processing started: Wed Jan 23 09:54:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548233651543 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548233651543 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off voziloLabirint -c voziloLabirint " "Command: quartus_map --read_settings_files=on --write_settings_files=off voziloLabirint -c voziloLabirint" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548233651543 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1548233652328 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1548233652328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx " "Found entity 1: UART_Tx" {  } { { "UART_Tx.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/UART_Tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548233665066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548233665066 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hcsr04.v(24) " "Verilog HDL information at hcsr04.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "hcsr04.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/hcsr04.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1548233665082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hcsr04.v 1 1 " "Found 1 design units, including 1 entities, in source file hcsr04.v" { { "Info" "ISGN_ENTITY_NAME" "1 hcsr04 " "Found entity 1: hcsr04" {  } { { "hcsr04.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/hcsr04.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548233665082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548233665082 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PWM_generator.v(13) " "Verilog HDL information at PWM_generator.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "PWM_generator.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/PWM_generator.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1548233665098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_generator " "Found entity 1: PWM_generator" {  } { { "PWM_generator.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/PWM_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548233665098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548233665098 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "algoritamKretanja.v(98) " "Verilog HDL information at algoritamKretanja.v(98): always construct contains both blocking and non-blocking assignments" {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 98 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1548233665106 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "algoritamKretanja.v(123) " "Verilog HDL information at algoritamKretanja.v(123): always construct contains both blocking and non-blocking assignments" {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 123 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1548233665106 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "algoritamKretanja.v(304) " "Verilog HDL information at algoritamKretanja.v(304): always construct contains both blocking and non-blocking assignments" {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 304 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1548233665106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pravo PRAVO algoritamKretanja.v(29) " "Verilog HDL Declaration information at algoritamKretanja.v(29): object \"pravo\" differs only in case from object \"PRAVO\" in the same scope" {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548233665110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "algoritamkretanja.v 1 1 " "Found 1 design units, including 1 entities, in source file algoritamkretanja.v" { { "Info" "ISGN_ENTITY_NAME" "1 algoritamKretanja " "Found entity 1: algoritamKretanja" {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548233665110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548233665110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548233665118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548233665118 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "KRAJ algoritamKretanja.v(271) " "Verilog HDL error at algoritamKretanja.v(271): object \"KRAJ\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 271 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1548233665122 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "KRAJ algoritamKretanja.v(250) " "Verilog HDL error at algoritamKretanja.v(250): object \"KRAJ\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 250 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1548233665122 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/output_files/voziloLabirint.map.smsg " "Generated suppressed messages file C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/output_files/voziloLabirint.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548233665178 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "559 " "Peak virtual memory: 559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548233665330 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 23 09:54:25 2019 " "Processing ended: Wed Jan 23 09:54:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548233665330 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548233665330 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548233665330 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1548233665330 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1548233666118 ""}
