command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	2477629	File	/home/p4ultr4n/workplace/ReVeal/raw_code/disas_xtensa_insn_0.c								
ANR	2477630	Function	disas_xtensa_insn	1:0:0:60745							
ANR	2477631	FunctionDef	disas_xtensa_insn (DisasContext * dc)		2477630	0					
ANR	2477632	CompoundStatement		3:0:49:60745	2477630	0					
ANR	2477633	Statement	define	5:1:53:58	2477630	0	True				
ANR	2477634	Statement	HAS_OPTION_BITS	5:8:60:74	2477630	1	True				
ANR	2477635	Statement	(	5:23:75:75	2477630	2	True				
ANR	2477636	Statement	opt	5:24:76:78	2477630	3	True				
ANR	2477637	Statement	)	5:27:79:79	2477630	4	True				
ANR	2477638	DoStatement	do		2477630	5					
ANR	2477639	CompoundStatement		3:32:34:34	2477630	0					
ANR	2477640	IfStatement	"if ( ! option_bits_enabled ( dc , opt ) )"		2477630	0					
ANR	2477641	Condition	"! option_bits_enabled ( dc , opt )"	7:12:101:129	2477630	0	True				
ANR	2477642	UnaryOperationExpression	"! option_bits_enabled ( dc , opt )"		2477630	0					
ANR	2477643	UnaryOperator	!		2477630	0					
ANR	2477644	CallExpression	"option_bits_enabled ( dc , opt )"		2477630	1					
ANR	2477645	Callee	option_bits_enabled		2477630	0					
ANR	2477646	Identifier	option_bits_enabled		2477630	0					
ANR	2477647	ArgumentList	dc		2477630	1					
ANR	2477648	Argument	dc		2477630	0					
ANR	2477649	Identifier	dc		2477630	0					
ANR	2477650	Argument	opt		2477630	1					
ANR	2477651	Identifier	opt		2477630	0					
ANR	2477652	CompoundStatement		5:43:82:82	2477630	1					
ANR	2477653	ExpressionStatement	"qemu_log ( ""Option is not enabled %s:%d\\n"" , __FILE__ , __LINE__ )"	9:12:149:233	2477630	0	True				
ANR	2477654	CallExpression	"qemu_log ( ""Option is not enabled %s:%d\\n"" , __FILE__ , __LINE__ )"		2477630	0					
ANR	2477655	Callee	qemu_log		2477630	0					
ANR	2477656	Identifier	qemu_log		2477630	0					
ANR	2477657	ArgumentList	"""Option is not enabled %s:%d\\n"""		2477630	1					
ANR	2477658	Argument	"""Option is not enabled %s:%d\\n"""		2477630	0					
ANR	2477659	PrimaryExpression	"""Option is not enabled %s:%d\\n"""		2477630	0					
ANR	2477660	Argument	__FILE__		2477630	1					
ANR	2477661	Identifier	__FILE__		2477630	0					
ANR	2477662	Argument	__LINE__		2477630	2					
ANR	2477663	Identifier	__LINE__		2477630	0					
ANR	2477664	GotoStatement	goto invalid_opcode ;	13:12:250:269	2477630	1	True				
ANR	2477665	Identifier	invalid_opcode		2477630	0					
ANR	2477666	Condition	0	17:13:300:300	2477630	1	True				
ANR	2477667	PrimaryExpression	0		2477630	0					
ANR	2477668	Statement	HAS_OPTION	21:8:314:323	2477630	6	True				
ANR	2477669	Statement	(	21:18:324:324	2477630	7	True				
ANR	2477670	Statement	opt	21:19:325:327	2477630	8	True				
ANR	2477671	Statement	)	21:22:328:328	2477630	9	True				
ANR	2477672	Statement	HAS_OPTION_BITS	21:24:330:344	2477630	10	True				
ANR	2477673	Statement	(	21:39:345:345	2477630	11	True				
ANR	2477674	Statement	XTENSA_OPTION_BIT	21:40:346:362	2477630	12	True				
ANR	2477675	Statement	(	21:57:363:363	2477630	13	True				
ANR	2477676	Statement	opt	21:58:364:366	2477630	14	True				
ANR	2477677	Statement	)	21:61:367:367	2477630	15	True				
ANR	2477678	Statement	)	21:62:368:368	2477630	16	True				
ANR	2477679	Statement	define	25:1:374:379	2477630	17	True				
ANR	2477680	Statement	TBD	25:8:381:383	2477630	18	True				
ANR	2477681	Statement	(	25:11:384:384	2477630	19	True				
ANR	2477682	Statement	)	25:12:385:385	2477630	20	True				
ANR	2477683	Statement	qemu_log	25:14:387:394	2477630	21	True				
ANR	2477684	Statement	(	25:22:395:395	2477630	22	True				
ANR	2477685	Statement	"""TBD(pc = %08x): %s:%d\\n"""	25:23:396:420	2477630	23	True				
ANR	2477686	Statement	","	25:48:421:421	2477630	24	True				
ANR	2477687	Statement	dc	25:50:423:424	2477630	25	True				
ANR	2477688	Statement	->	25:52:425:426	2477630	26	True				
ANR	2477689	Statement	pc	25:54:427:428	2477630	27	True				
ANR	2477690	Statement	","	25:56:429:429	2477630	28	True				
ANR	2477691	Statement	__FILE__	25:58:431:438	2477630	29	True				
ANR	2477692	Statement	","	25:66:439:439	2477630	30	True				
ANR	2477693	Statement	__LINE__	25:68:441:448	2477630	31	True				
ANR	2477694	Statement	)	25:76:449:449	2477630	32	True				
ANR	2477695	Statement	define	27:1:453:458	2477630	33	True				
ANR	2477696	Statement	RESERVED	27:8:460:467	2477630	34	True				
ANR	2477697	Statement	(	27:16:468:468	2477630	35	True				
ANR	2477698	Statement	)	27:17:469:469	2477630	36	True				
ANR	2477699	DoStatement	do		2477630	37					
ANR	2477700	CompoundStatement		25:22:424:424	2477630	0					
ANR	2477701	ExpressionStatement	"qemu_log ( ""RESERVED(pc = %08x, %02x%02x%02x): %s:%d\\n"" , dc -> pc , b0 , b1 , b2 , __FILE__ , __LINE__ )"	29:8:487:600	2477630	0	True				
ANR	2477702	CallExpression	"qemu_log ( ""RESERVED(pc = %08x, %02x%02x%02x): %s:%d\\n"" , dc -> pc , b0 , b1 , b2 , __FILE__ , __LINE__ )"		2477630	0					
ANR	2477703	Callee	qemu_log		2477630	0					
ANR	2477704	Identifier	qemu_log		2477630	0					
ANR	2477705	ArgumentList	"""RESERVED(pc = %08x, %02x%02x%02x): %s:%d\\n"""		2477630	1					
ANR	2477706	Argument	"""RESERVED(pc = %08x, %02x%02x%02x): %s:%d\\n"""		2477630	0					
ANR	2477707	PrimaryExpression	"""RESERVED(pc = %08x, %02x%02x%02x): %s:%d\\n"""		2477630	0					
ANR	2477708	Argument	dc -> pc		2477630	1					
ANR	2477709	PtrMemberAccess	dc -> pc		2477630	0					
ANR	2477710	Identifier	dc		2477630	0					
ANR	2477711	Identifier	pc		2477630	1					
ANR	2477712	Argument	b0		2477630	2					
ANR	2477713	Identifier	b0		2477630	0					
ANR	2477714	Argument	b1		2477630	3					
ANR	2477715	Identifier	b1		2477630	0					
ANR	2477716	Argument	b2		2477630	4					
ANR	2477717	Identifier	b2		2477630	0					
ANR	2477718	Argument	__FILE__		2477630	5					
ANR	2477719	Identifier	__FILE__		2477630	0					
ANR	2477720	Argument	__LINE__		2477630	6					
ANR	2477721	Identifier	__LINE__		2477630	0					
ANR	2477722	GotoStatement	goto invalid_opcode ;	33:8:613:632	2477630	1	True				
ANR	2477723	Identifier	invalid_opcode		2477630	0					
ANR	2477724	Condition	0	35:13:650:650	2477630	1	True				
ANR	2477725	PrimaryExpression	0		2477630	0					
ANR	2477726	Statement	OP0	43:8:697:699	2477630	38	True				
ANR	2477727	Statement	(	43:12:701:701	2477630	39	True				
ANR	2477728	Statement	(	43:13:702:702	2477630	40	True				
ANR	2477729	Statement	(	43:14:703:703	2477630	41	True				
ANR	2477730	Statement	b0	43:15:704:705	2477630	42	True				
ANR	2477731	Statement	)	43:17:706:706	2477630	43	True				
ANR	2477732	Statement	&	43:19:708:708	2477630	44	True				
ANR	2477733	Statement	0xf0	43:21:710:713	2477630	45	True				
ANR	2477734	Statement	)	43:25:714:714	2477630	46	True				
ANR	2477735	Statement	>>	43:27:716:717	2477630	47	True				
ANR	2477736	Statement	4	43:30:719:719	2477630	48	True				
ANR	2477737	Statement	)	43:31:720:720	2477630	49	True				
ANR	2477738	Statement	define	45:1:724:729	2477630	50	True				
ANR	2477739	Statement	OP1	45:8:731:733	2477630	51	True				
ANR	2477740	Statement	(	45:12:735:735	2477630	52	True				
ANR	2477741	Statement	(	45:13:736:736	2477630	53	True				
ANR	2477742	Statement	(	45:14:737:737	2477630	54	True				
ANR	2477743	Statement	b2	45:15:738:739	2477630	55	True				
ANR	2477744	Statement	)	45:17:740:740	2477630	56	True				
ANR	2477745	Statement	&	45:19:742:742	2477630	57	True				
ANR	2477746	Statement	0xf0	45:21:744:747	2477630	58	True				
ANR	2477747	Statement	)	45:25:748:748	2477630	59	True				
ANR	2477748	Statement	>>	45:27:750:751	2477630	60	True				
ANR	2477749	Statement	4	45:30:753:753	2477630	61	True				
ANR	2477750	Statement	)	45:31:754:754	2477630	62	True				
ANR	2477751	Statement	define	47:1:758:763	2477630	63	True				
ANR	2477752	Statement	OP2	47:8:765:767	2477630	64	True				
ANR	2477753	Statement	(	47:12:769:769	2477630	65	True				
ANR	2477754	Statement	(	47:13:770:770	2477630	66	True				
ANR	2477755	Statement	b2	47:14:771:772	2477630	67	True				
ANR	2477756	Statement	)	47:16:773:773	2477630	68	True				
ANR	2477757	Statement	&	47:18:775:775	2477630	69	True				
ANR	2477758	Statement	0xf	47:20:777:779	2477630	70	True				
ANR	2477759	Statement	)	47:23:780:780	2477630	71	True				
ANR	2477760	Statement	define	49:1:784:789	2477630	72	True				
ANR	2477761	Statement	RRR_R	49:8:791:795	2477630	73	True				
ANR	2477762	Statement	(	49:14:797:797	2477630	74	True				
ANR	2477763	Statement	(	49:15:798:798	2477630	75	True				
ANR	2477764	Statement	b1	49:16:799:800	2477630	76	True				
ANR	2477765	Statement	)	49:18:801:801	2477630	77	True				
ANR	2477766	Statement	&	49:20:803:803	2477630	78	True				
ANR	2477767	Statement	0xf	49:22:805:807	2477630	79	True				
ANR	2477768	Statement	)	49:25:808:808	2477630	80	True				
ANR	2477769	Statement	define	51:1:812:817	2477630	81	True				
ANR	2477770	Statement	RRR_S	51:8:819:823	2477630	82	True				
ANR	2477771	Statement	(	51:14:825:825	2477630	83	True				
ANR	2477772	Statement	(	51:15:826:826	2477630	84	True				
ANR	2477773	Statement	(	51:16:827:827	2477630	85	True				
ANR	2477774	Statement	b1	51:17:828:829	2477630	86	True				
ANR	2477775	Statement	)	51:19:830:830	2477630	87	True				
ANR	2477776	Statement	&	51:21:832:832	2477630	88	True				
ANR	2477777	Statement	0xf0	51:23:834:837	2477630	89	True				
ANR	2477778	Statement	)	51:27:838:838	2477630	90	True				
ANR	2477779	Statement	>>	51:29:840:841	2477630	91	True				
ANR	2477780	Statement	4	51:32:843:843	2477630	92	True				
ANR	2477781	Statement	)	51:33:844:844	2477630	93	True				
ANR	2477782	Statement	define	53:1:848:853	2477630	94	True				
ANR	2477783	Statement	RRR_T	53:8:855:859	2477630	95	True				
ANR	2477784	Statement	(	53:14:861:861	2477630	96	True				
ANR	2477785	Statement	(	53:15:862:862	2477630	97	True				
ANR	2477786	Statement	b0	53:16:863:864	2477630	98	True				
ANR	2477787	Statement	)	53:18:865:865	2477630	99	True				
ANR	2477788	Statement	&	53:20:867:867	2477630	100	True				
ANR	2477789	Statement	0xf	53:22:869:871	2477630	101	True				
ANR	2477790	Statement	)	53:25:872:872	2477630	102	True				
ANR	2477791	Statement	define	71:1:1083:1088	2477630	103	True				
ANR	2477792	Statement	RRR_X	71:8:1090:1094	2477630	104	True				
ANR	2477793	Statement	(	71:14:1096:1096	2477630	105	True				
ANR	2477794	Statement	(	71:15:1097:1097	2477630	106	True				
ANR	2477795	Statement	RRR_R	71:16:1098:1102	2477630	107	True				
ANR	2477796	Statement	&	71:22:1104:1104	2477630	108	True				
ANR	2477797	Statement	0x4	71:24:1106:1108	2477630	109	True				
ANR	2477798	Statement	)	71:27:1109:1109	2477630	110	True				
ANR	2477799	Statement	>>	71:29:1111:1112	2477630	111	True				
ANR	2477800	Statement	2	71:32:1114:1114	2477630	112	True				
ANR	2477801	Statement	)	71:33:1115:1115	2477630	113	True				
ANR	2477802	Statement	define	73:1:1119:1124	2477630	114	True				
ANR	2477803	Statement	RRR_Y	73:8:1126:1130	2477630	115	True				
ANR	2477804	Statement	(	73:14:1132:1132	2477630	116	True				
ANR	2477805	Statement	(	73:15:1133:1133	2477630	117	True				
ANR	2477806	Statement	RRR_T	73:16:1134:1138	2477630	118	True				
ANR	2477807	Statement	&	73:22:1140:1140	2477630	119	True				
ANR	2477808	Statement	0x4	73:24:1142:1144	2477630	120	True				
ANR	2477809	Statement	)	73:27:1145:1145	2477630	121	True				
ANR	2477810	Statement	>>	73:29:1147:1148	2477630	122	True				
ANR	2477811	Statement	2	73:32:1150:1150	2477630	123	True				
ANR	2477812	Statement	)	73:33:1151:1151	2477630	124	True				
ANR	2477813	Statement	define	75:1:1155:1160	2477630	125	True				
ANR	2477814	Statement	RRR_W	75:8:1162:1166	2477630	126	True				
ANR	2477815	Statement	(	75:14:1168:1168	2477630	127	True				
ANR	2477816	Statement	RRR_R	75:15:1169:1173	2477630	128	True				
ANR	2477817	Statement	&	75:21:1175:1175	2477630	129	True				
ANR	2477818	Statement	0x3	75:23:1177:1179	2477630	130	True				
ANR	2477819	Statement	)	75:26:1180:1180	2477630	131	True				
ANR	2477820	Statement	define	79:1:1186:1191	2477630	132	True				
ANR	2477821	Statement	RRRN_R	79:8:1193:1198	2477630	133	True				
ANR	2477822	Statement	RRR_R	79:15:1200:1204	2477630	134	True				
ANR	2477823	Statement	define	81:1:1208:1213	2477630	135	True				
ANR	2477824	Statement	RRRN_S	81:8:1215:1220	2477630	136	True				
ANR	2477825	Statement	RRR_S	81:15:1222:1226	2477630	137	True				
ANR	2477826	Statement	define	83:1:1230:1235	2477630	138	True				
ANR	2477827	Statement	RRRN_T	83:8:1237:1242	2477630	139	True				
ANR	2477828	Statement	RRR_T	83:15:1244:1248	2477630	140	True				
ANR	2477829	Statement	define	87:1:1254:1259	2477630	141	True				
ANR	2477830	Statement	RRI8_R	87:8:1261:1266	2477630	142	True				
ANR	2477831	Statement	RRR_R	87:15:1268:1272	2477630	143	True				
ANR	2477832	Statement	define	89:1:1276:1281	2477630	144	True				
ANR	2477833	Statement	RRI8_S	89:8:1283:1288	2477630	145	True				
ANR	2477834	Statement	RRR_S	89:15:1290:1294	2477630	146	True				
ANR	2477835	Statement	define	91:1:1298:1303	2477630	147	True				
ANR	2477836	Statement	RRI8_T	91:8:1305:1310	2477630	148	True				
ANR	2477837	Statement	RRR_T	91:15:1312:1316	2477630	149	True				
ANR	2477838	Statement	define	93:1:1320:1325	2477630	150	True				
ANR	2477839	Statement	RRI8_IMM8	93:8:1327:1335	2477630	151	True				
ANR	2477840	Statement	(	93:18:1337:1337	2477630	152	True				
ANR	2477841	Statement	b2	93:19:1338:1339	2477630	153	True				
ANR	2477842	Statement	)	93:21:1340:1340	2477630	154	True				
ANR	2477843	Statement	define	95:1:1344:1349	2477630	155	True				
ANR	2477844	Statement	RRI8_IMM8_SE	95:8:1351:1362	2477630	156	True				
ANR	2477845	Statement	(	95:21:1364:1364	2477630	157	True				
ANR	2477846	Statement	(	95:22:1365:1365	2477630	158	True				
ANR	2477847	Statement	(	95:23:1366:1366	2477630	159	True				
ANR	2477848	Statement	(	95:24:1367:1367	2477630	160	True				
ANR	2477849	Statement	b2	95:25:1368:1369	2477630	161	True				
ANR	2477850	Statement	)	95:27:1370:1370	2477630	162	True				
ANR	2477851	Statement	&	95:29:1372:1372	2477630	163	True				
ANR	2477852	Statement	0x80	95:31:1374:1377	2477630	164	True				
ANR	2477853	Statement	)	95:35:1378:1378	2477630	165	True				
ANR	2477854	Statement	?	95:37:1380:1380	2477630	166	True				
ANR	2477855	Label	0xffffff00 :	95:39:1382:1393	2477630	167	True				
ANR	2477856	Statement	0	95:52:1395:1395	2477630	168	True				
ANR	2477857	Statement	)	95:53:1396:1396	2477630	169	True				
ANR	2477858	Statement	|	95:55:1398:1398	2477630	170	True				
ANR	2477859	Statement	RRI8_IMM8	95:57:1400:1408	2477630	171	True				
ANR	2477860	Statement	)	95:66:1409:1409	2477630	172	True				
ANR	2477861	Statement	define	101:1:1446:1451	2477630	173	True				
ANR	2477862	Statement	RI16_IMM16	101:8:1453:1462	2477630	174	True				
ANR	2477863	Statement	(	101:19:1464:1464	2477630	175	True				
ANR	2477864	Statement	(	101:20:1465:1465	2477630	176	True				
ANR	2477865	Statement	(	101:21:1466:1466	2477630	177	True				
ANR	2477866	Statement	b1	101:22:1467:1468	2477630	178	True				
ANR	2477867	Statement	)	101:24:1469:1469	2477630	179	True				
ANR	2477868	Statement	<<	101:26:1471:1472	2477630	180	True				
ANR	2477869	Statement	8	101:29:1474:1474	2477630	181	True				
ANR	2477870	Statement	)	101:30:1475:1475	2477630	182	True				
ANR	2477871	Statement	|	101:32:1477:1477	2477630	183	True				
ANR	2477872	Statement	(	101:34:1479:1479	2477630	184	True				
ANR	2477873	Statement	b2	101:35:1480:1481	2477630	185	True				
ANR	2477874	Statement	)	101:37:1482:1482	2477630	186	True				
ANR	2477875	Statement	)	101:38:1483:1483	2477630	187	True				
ANR	2477876	Statement	define	113:1:1576:1581	2477630	188	True				
ANR	2477877	Statement	CALL_N	113:8:1583:1588	2477630	189	True				
ANR	2477878	Statement	(	113:15:1590:1590	2477630	190	True				
ANR	2477879	Statement	(	113:16:1591:1591	2477630	191	True				
ANR	2477880	Statement	(	113:17:1592:1592	2477630	192	True				
ANR	2477881	Statement	b0	113:18:1593:1594	2477630	193	True				
ANR	2477882	Statement	)	113:20:1595:1595	2477630	194	True				
ANR	2477883	Statement	&	113:22:1597:1597	2477630	195	True				
ANR	2477884	Statement	0xc	113:24:1599:1601	2477630	196	True				
ANR	2477885	Statement	)	113:27:1602:1602	2477630	197	True				
ANR	2477886	Statement	>>	113:29:1604:1605	2477630	198	True				
ANR	2477887	Statement	2	113:32:1607:1607	2477630	199	True				
ANR	2477888	Statement	)	113:33:1608:1608	2477630	200	True				
ANR	2477889	Statement	define	115:1:1612:1617	2477630	201	True				
ANR	2477890	Statement	CALL_OFFSET	115:8:1619:1629	2477630	202	True				
ANR	2477891	Statement	(	115:20:1631:1631	2477630	203	True				
ANR	2477892	Statement	(	115:21:1632:1632	2477630	204	True				
ANR	2477893	Statement	(	115:22:1633:1633	2477630	205	True				
ANR	2477894	Statement	(	115:23:1634:1634	2477630	206	True				
ANR	2477895	Statement	b0	115:24:1635:1636	2477630	207	True				
ANR	2477896	Statement	)	115:26:1637:1637	2477630	208	True				
ANR	2477897	Statement	&	115:28:1639:1639	2477630	209	True				
ANR	2477898	Statement	0x3	115:30:1641:1643	2477630	210	True				
ANR	2477899	Statement	)	115:33:1644:1644	2477630	211	True				
ANR	2477900	Statement	<<	115:35:1646:1647	2477630	212	True				
ANR	2477901	Statement	16	115:38:1649:1650	2477630	213	True				
ANR	2477902	Statement	)	115:40:1651:1651	2477630	214	True				
ANR	2477903	Statement	|	115:42:1653:1653	2477630	215	True				
ANR	2477904	Statement	(	115:44:1655:1655	2477630	216	True				
ANR	2477905	Statement	(	115:45:1656:1656	2477630	217	True				
ANR	2477906	Statement	b1	115:46:1657:1658	2477630	218	True				
ANR	2477907	Statement	)	115:48:1659:1659	2477630	219	True				
ANR	2477908	Statement	<<	115:50:1661:1662	2477630	220	True				
ANR	2477909	Statement	8	115:53:1664:1664	2477630	221	True				
ANR	2477910	Statement	)	115:54:1665:1665	2477630	222	True				
ANR	2477911	Statement	|	115:56:1667:1667	2477630	223	True				
ANR	2477912	Statement	(	115:58:1669:1669	2477630	224	True				
ANR	2477913	Statement	b2	115:59:1670:1671	2477630	225	True				
ANR	2477914	Statement	)	115:61:1672:1672	2477630	226	True				
ANR	2477915	Statement	)	115:62:1673:1673	2477630	227	True				
ANR	2477916	Statement	define	125:1:1802:1807	2477630	228	True				
ANR	2477917	Statement	CALL_OFFSET_SE	125:8:1809:1822	2477630	229	True				
ANR	2477918	Statement	(	127:4:1831:1831	2477630	230	True				
ANR	2477919	Statement	(	127:5:1832:1832	2477630	231	True				
ANR	2477920	Statement	(	127:6:1833:1833	2477630	232	True				
ANR	2477921	Statement	CALL_OFFSET	127:7:1834:1844	2477630	233	True				
ANR	2477922	Statement	&	127:19:1846:1846	2477630	234	True				
ANR	2477923	Statement	0x20000	127:21:1848:1854	2477630	235	True				
ANR	2477924	Statement	)	127:28:1855:1855	2477630	236	True				
ANR	2477925	Statement	?	127:30:1857:1857	2477630	237	True				
ANR	2477926	Label	0xfffc0000 :	127:32:1859:1870	2477630	238	True				
ANR	2477927	Statement	0	127:45:1872:1872	2477630	239	True				
ANR	2477928	Statement	)	127:46:1873:1873	2477630	240	True				
ANR	2477929	Statement	|	127:48:1875:1875	2477630	241	True				
ANR	2477930	Statement	CALL_OFFSET	127:50:1877:1887	2477630	242	True				
ANR	2477931	Statement	)	127:61:1888:1888	2477630	243	True				
ANR	2477932	Statement	define	131:1:1894:1899	2477630	244	True				
ANR	2477933	Statement	CALLX_N	131:8:1901:1907	2477630	245	True				
ANR	2477934	Statement	CALL_N	131:16:1909:1914	2477630	246	True				
ANR	2477935	Statement	define	135:1:1949:1954	2477630	247	True				
ANR	2477936	Statement	CALLX_M	135:8:1956:1962	2477630	248	True				
ANR	2477937	Statement	(	135:16:1964:1964	2477630	249	True				
ANR	2477938	Statement	(	135:17:1965:1965	2477630	250	True				
ANR	2477939	Statement	b0	135:18:1966:1967	2477630	251	True				
ANR	2477940	Statement	)	135:20:1968:1968	2477630	252	True				
ANR	2477941	Statement	&	135:22:1970:1970	2477630	253	True				
ANR	2477942	Statement	0x3	135:24:1972:1974	2477630	254	True				
ANR	2477943	Statement	)	135:27:1975:1975	2477630	255	True				
ANR	2477944	Statement	define	143:1:2032:2037	2477630	256	True				
ANR	2477945	Statement	CALLX_S	143:8:2039:2045	2477630	257	True				
ANR	2477946	Statement	RRR_S	143:16:2047:2051	2477630	258	True				
ANR	2477947	Statement	define	147:1:2057:2062	2477630	259	True				
ANR	2477948	Statement	BRI12_M	147:8:2064:2070	2477630	260	True				
ANR	2477949	Statement	CALLX_M	147:16:2072:2078	2477630	261	True				
ANR	2477950	Statement	define	149:1:2082:2087	2477630	262	True				
ANR	2477951	Statement	BRI12_S	149:8:2089:2095	2477630	263	True				
ANR	2477952	Statement	RRR_S	149:16:2097:2101	2477630	264	True				
ANR	2477953	Statement	define	153:1:2136:2141	2477630	265	True				
ANR	2477954	Statement	BRI12_IMM12	153:8:2143:2153	2477630	266	True				
ANR	2477955	Statement	(	153:20:2155:2155	2477630	267	True				
ANR	2477956	Statement	(	153:21:2156:2156	2477630	268	True				
ANR	2477957	Statement	(	153:22:2157:2157	2477630	269	True				
ANR	2477958	Statement	(	153:23:2158:2158	2477630	270	True				
ANR	2477959	Statement	b1	153:24:2159:2160	2477630	271	True				
ANR	2477960	Statement	)	153:26:2161:2161	2477630	272	True				
ANR	2477961	Statement	&	153:28:2163:2163	2477630	273	True				
ANR	2477962	Statement	0xf	153:30:2165:2167	2477630	274	True				
ANR	2477963	Statement	)	153:33:2168:2168	2477630	275	True				
ANR	2477964	Statement	<<	153:35:2170:2171	2477630	276	True				
ANR	2477965	Statement	8	153:38:2173:2173	2477630	277	True				
ANR	2477966	Statement	)	153:39:2174:2174	2477630	278	True				
ANR	2477967	Statement	|	153:41:2176:2176	2477630	279	True				
ANR	2477968	Statement	(	153:43:2178:2178	2477630	280	True				
ANR	2477969	Statement	b2	153:44:2179:2180	2477630	281	True				
ANR	2477970	Statement	)	153:46:2181:2181	2477630	282	True				
ANR	2477971	Statement	)	153:47:2182:2182	2477630	283	True				
ANR	2477972	Statement	define	161:1:2259:2264	2477630	284	True				
ANR	2477973	Statement	BRI12_IMM12_SE	161:8:2266:2279	2477630	285	True				
ANR	2477974	Statement	(	161:23:2281:2281	2477630	286	True				
ANR	2477975	Statement	(	161:24:2282:2282	2477630	287	True				
ANR	2477976	Statement	(	161:25:2283:2283	2477630	288	True				
ANR	2477977	Statement	BRI12_IMM12	161:26:2284:2294	2477630	289	True				
ANR	2477978	Statement	&	161:38:2296:2296	2477630	290	True				
ANR	2477979	Statement	0x800	161:40:2298:2302	2477630	291	True				
ANR	2477980	Statement	)	161:45:2303:2303	2477630	292	True				
ANR	2477981	Statement	?	161:47:2305:2305	2477630	293	True				
ANR	2477982	Label	0xfffff000 :	161:49:2307:2318	2477630	294	True				
ANR	2477983	Statement	0	161:62:2320:2320	2477630	295	True				
ANR	2477984	Statement	)	161:63:2321:2321	2477630	296	True				
ANR	2477985	Statement	|	161:65:2323:2323	2477630	297	True				
ANR	2477986	Statement	BRI12_IMM12	161:67:2325:2335	2477630	298	True				
ANR	2477987	Statement	)	161:78:2336:2336	2477630	299	True				
ANR	2477988	Statement	define	165:1:2342:2347	2477630	300	True				
ANR	2477989	Statement	BRI8_M	165:8:2349:2354	2477630	301	True				
ANR	2477990	Statement	BRI12_M	165:15:2356:2362	2477630	302	True				
ANR	2477991	Statement	define	167:1:2366:2371	2477630	303	True				
ANR	2477992	Statement	BRI8_R	167:8:2373:2378	2477630	304	True				
ANR	2477993	Statement	RRI8_R	167:15:2380:2385	2477630	305	True				
ANR	2477994	Statement	define	169:1:2389:2394	2477630	306	True				
ANR	2477995	Statement	BRI8_S	169:8:2396:2401	2477630	307	True				
ANR	2477996	Statement	RRI8_S	169:15:2403:2408	2477630	308	True				
ANR	2477997	Statement	define	171:1:2412:2417	2477630	309	True				
ANR	2477998	Statement	BRI8_IMM8	171:8:2419:2427	2477630	310	True				
ANR	2477999	Statement	RRI8_IMM8	171:18:2429:2437	2477630	311	True				
ANR	2478000	Statement	define	173:1:2441:2446	2477630	312	True				
ANR	2478001	Statement	BRI8_IMM8_SE	173:8:2448:2459	2477630	313	True				
ANR	2478002	Statement	RRI8_IMM8_SE	173:21:2461:2472	2477630	314	True				
ANR	2478003	Statement	define	177:1:2478:2483	2477630	315	True				
ANR	2478004	Statement	RSR_SR	177:8:2485:2490	2477630	316	True				
ANR	2478005	Statement	(	177:15:2492:2492	2477630	317	True				
ANR	2478006	Statement	b1	177:16:2493:2494	2477630	318	True				
ANR	2478007	Statement	)	177:18:2495:2495	2477630	319	True				
ANR	2478008	IdentifierDeclStatement	uint8_t b0 = ldub_code ( dc -> pc ) ;	181:4:2504:2534	2477630	320	True				
ANR	2478009	IdentifierDecl	b0 = ldub_code ( dc -> pc )		2477630	0					
ANR	2478010	IdentifierDeclType	uint8_t		2477630	0					
ANR	2478011	Identifier	b0		2477630	1					
ANR	2478012	AssignmentExpression	b0 = ldub_code ( dc -> pc )		2477630	2		=			
ANR	2478013	Identifier	b0		2477630	0					
ANR	2478014	CallExpression	ldub_code ( dc -> pc )		2477630	1					
ANR	2478015	Callee	ldub_code		2477630	0					
ANR	2478016	Identifier	ldub_code		2477630	0					
ANR	2478017	ArgumentList	dc -> pc		2477630	1					
ANR	2478018	Argument	dc -> pc		2477630	0					
ANR	2478019	PtrMemberAccess	dc -> pc		2477630	0					
ANR	2478020	Identifier	dc		2477630	0					
ANR	2478021	Identifier	pc		2477630	1					
ANR	2478022	IdentifierDeclStatement	uint8_t b1 = ldub_code ( dc -> pc + 1 ) ;	183:4:2541:2575	2477630	321	True				
ANR	2478023	IdentifierDecl	b1 = ldub_code ( dc -> pc + 1 )		2477630	0					
ANR	2478024	IdentifierDeclType	uint8_t		2477630	0					
ANR	2478025	Identifier	b1		2477630	1					
ANR	2478026	AssignmentExpression	b1 = ldub_code ( dc -> pc + 1 )		2477630	2		=			
ANR	2478027	Identifier	b1		2477630	0					
ANR	2478028	CallExpression	ldub_code ( dc -> pc + 1 )		2477630	1					
ANR	2478029	Callee	ldub_code		2477630	0					
ANR	2478030	Identifier	ldub_code		2477630	0					
ANR	2478031	ArgumentList	dc -> pc + 1		2477630	1					
ANR	2478032	Argument	dc -> pc + 1		2477630	0					
ANR	2478033	AdditiveExpression	dc -> pc + 1		2477630	0		+			
ANR	2478034	PtrMemberAccess	dc -> pc		2477630	0					
ANR	2478035	Identifier	dc		2477630	0					
ANR	2478036	Identifier	pc		2477630	1					
ANR	2478037	PrimaryExpression	1		2477630	1					
ANR	2478038	IdentifierDeclStatement	uint8_t b2 = 0 ;	185:4:2582:2596	2477630	322	True				
ANR	2478039	IdentifierDecl	b2 = 0		2477630	0					
ANR	2478040	IdentifierDeclType	uint8_t		2477630	0					
ANR	2478041	Identifier	b2		2477630	1					
ANR	2478042	AssignmentExpression	b2 = 0		2477630	2		=			
ANR	2478043	Identifier	b2		2477630	0					
ANR	2478044	PrimaryExpression	0		2477630	1					
ANR	2478045	Statement	static	189:4:2605:2610	2477630	323	True				
ANR	2478046	IdentifierDeclStatement	"const uint32_t B4CONST [ ] = { 0xffffffff , 1 , 2 , 3 , 4 , 5 , 6 , 7 , 8 , 10 , 12 , 16 , 32 , 64 , 128 , 256 } ;"	189:11:2612:2721	2477630	324	True				
ANR	2478047	IdentifierDecl	"B4CONST [ ] = { 0xffffffff , 1 , 2 , 3 , 4 , 5 , 6 , 7 , 8 , 10 , 12 , 16 , 32 , 64 , 128 , 256 }"		2477630	0					
ANR	2478048	IdentifierDeclType	const uint32_t [ ]		2477630	0					
ANR	2478049	Identifier	B4CONST		2477630	1					
ANR	2478050	AssignmentExpression	"B4CONST [ ] = { 0xffffffff , 1 , 2 , 3 , 4 , 5 , 6 , 7 , 8 , 10 , 12 , 16 , 32 , 64 , 128 , 256 }"		2477630	2		=			
ANR	2478051	Identifier	B4CONST		2477630	0					
ANR	2478052	InitializerList	0xffffffff		2477630	1					
ANR	2478053	PrimaryExpression	0xffffffff		2477630	0					
ANR	2478054	PrimaryExpression	1		2477630	1					
ANR	2478055	PrimaryExpression	2		2477630	2					
ANR	2478056	PrimaryExpression	3		2477630	3					
ANR	2478057	PrimaryExpression	4		2477630	4					
ANR	2478058	PrimaryExpression	5		2477630	5					
ANR	2478059	PrimaryExpression	6		2477630	6					
ANR	2478060	PrimaryExpression	7		2477630	7					
ANR	2478061	PrimaryExpression	8		2477630	8					
ANR	2478062	PrimaryExpression	10		2477630	9					
ANR	2478063	PrimaryExpression	12		2477630	10					
ANR	2478064	PrimaryExpression	16		2477630	11					
ANR	2478065	PrimaryExpression	32		2477630	12					
ANR	2478066	PrimaryExpression	64		2477630	13					
ANR	2478067	PrimaryExpression	128		2477630	14					
ANR	2478068	PrimaryExpression	256		2477630	15					
ANR	2478069	Statement	static	197:4:2730:2735	2477630	325	True				
ANR	2478070	IdentifierDeclStatement	"const uint32_t B4CONSTU [ ] = { 32768 , 65536 , 2 , 3 , 4 , 5 , 6 , 7 , 8 , 10 , 12 , 16 , 32 , 64 , 128 , 256 } ;"	197:11:2737:2846	2477630	326	True				
ANR	2478071	IdentifierDecl	"B4CONSTU [ ] = { 32768 , 65536 , 2 , 3 , 4 , 5 , 6 , 7 , 8 , 10 , 12 , 16 , 32 , 64 , 128 , 256 }"		2477630	0					
ANR	2478072	IdentifierDeclType	const uint32_t [ ]		2477630	0					
ANR	2478073	Identifier	B4CONSTU		2477630	1					
ANR	2478074	AssignmentExpression	"B4CONSTU [ ] = { 32768 , 65536 , 2 , 3 , 4 , 5 , 6 , 7 , 8 , 10 , 12 , 16 , 32 , 64 , 128 , 256 }"		2477630	2		=			
ANR	2478075	Identifier	B4CONSTU		2477630	0					
ANR	2478076	InitializerList	32768		2477630	1					
ANR	2478077	PrimaryExpression	32768		2477630	0					
ANR	2478078	PrimaryExpression	65536		2477630	1					
ANR	2478079	PrimaryExpression	2		2477630	2					
ANR	2478080	PrimaryExpression	3		2477630	3					
ANR	2478081	PrimaryExpression	4		2477630	4					
ANR	2478082	PrimaryExpression	5		2477630	5					
ANR	2478083	PrimaryExpression	6		2477630	6					
ANR	2478084	PrimaryExpression	7		2477630	7					
ANR	2478085	PrimaryExpression	8		2477630	8					
ANR	2478086	PrimaryExpression	10		2477630	9					
ANR	2478087	PrimaryExpression	12		2477630	10					
ANR	2478088	PrimaryExpression	16		2477630	11					
ANR	2478089	PrimaryExpression	32		2477630	12					
ANR	2478090	PrimaryExpression	64		2477630	13					
ANR	2478091	PrimaryExpression	128		2477630	14					
ANR	2478092	PrimaryExpression	256		2477630	15					
ANR	2478093	IfStatement	if ( OP0 >= 8 )		2477630	327					
ANR	2478094	Condition	OP0 >= 8	205:8:2859:2866	2477630	0	True				
ANR	2478095	RelationalExpression	OP0 >= 8		2477630	0		>=			
ANR	2478096	Identifier	OP0		2477630	0					
ANR	2478097	PrimaryExpression	8		2477630	1					
ANR	2478098	CompoundStatement		203:18:2819:2819	2477630	1					
ANR	2478099	ExpressionStatement	dc -> next_pc = dc -> pc + 2	207:8:2880:2904	2477630	0	True				
ANR	2478100	AssignmentExpression	dc -> next_pc = dc -> pc + 2		2477630	0		=			
ANR	2478101	PtrMemberAccess	dc -> next_pc		2477630	0					
ANR	2478102	Identifier	dc		2477630	0					
ANR	2478103	Identifier	next_pc		2477630	1					
ANR	2478104	AdditiveExpression	dc -> pc + 2		2477630	1		+			
ANR	2478105	PtrMemberAccess	dc -> pc		2477630	0					
ANR	2478106	Identifier	dc		2477630	0					
ANR	2478107	Identifier	pc		2477630	1					
ANR	2478108	PrimaryExpression	2		2477630	1					
ANR	2478109	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_CODE_DENSITY )	209:8:2915:2953	2477630	1	True				
ANR	2478110	CallExpression	HAS_OPTION ( XTENSA_OPTION_CODE_DENSITY )		2477630	0					
ANR	2478111	Callee	HAS_OPTION		2477630	0					
ANR	2478112	Identifier	HAS_OPTION		2477630	0					
ANR	2478113	ArgumentList	XTENSA_OPTION_CODE_DENSITY		2477630	1					
ANR	2478114	Argument	XTENSA_OPTION_CODE_DENSITY		2477630	0					
ANR	2478115	Identifier	XTENSA_OPTION_CODE_DENSITY		2477630	0					
ANR	2478116	ElseStatement	else		2477630	0					
ANR	2478117	CompoundStatement		209:11:2917:2917	2477630	0					
ANR	2478118	ExpressionStatement	dc -> next_pc = dc -> pc + 3	213:8:2978:3002	2477630	0	True				
ANR	2478119	AssignmentExpression	dc -> next_pc = dc -> pc + 3		2477630	0		=			
ANR	2478120	PtrMemberAccess	dc -> next_pc		2477630	0					
ANR	2478121	Identifier	dc		2477630	0					
ANR	2478122	Identifier	next_pc		2477630	1					
ANR	2478123	AdditiveExpression	dc -> pc + 3		2477630	1		+			
ANR	2478124	PtrMemberAccess	dc -> pc		2477630	0					
ANR	2478125	Identifier	dc		2477630	0					
ANR	2478126	Identifier	pc		2477630	1					
ANR	2478127	PrimaryExpression	3		2477630	1					
ANR	2478128	ExpressionStatement	b2 = ldub_code ( dc -> pc + 2 )	215:8:3013:3039	2477630	1	True				
ANR	2478129	AssignmentExpression	b2 = ldub_code ( dc -> pc + 2 )		2477630	0		=			
ANR	2478130	Identifier	b2		2477630	0					
ANR	2478131	CallExpression	ldub_code ( dc -> pc + 2 )		2477630	1					
ANR	2478132	Callee	ldub_code		2477630	0					
ANR	2478133	Identifier	ldub_code		2477630	0					
ANR	2478134	ArgumentList	dc -> pc + 2		2477630	1					
ANR	2478135	Argument	dc -> pc + 2		2477630	0					
ANR	2478136	AdditiveExpression	dc -> pc + 2		2477630	0		+			
ANR	2478137	PtrMemberAccess	dc -> pc		2477630	0					
ANR	2478138	Identifier	dc		2477630	0					
ANR	2478139	Identifier	pc		2477630	1					
ANR	2478140	PrimaryExpression	2		2477630	1					
ANR	2478141	SwitchStatement	switch ( OP0 )		2477630	328					
ANR	2478142	Condition	OP0	221:12:3063:3065	2477630	0	True				
ANR	2478143	Identifier	OP0		2477630	0					
ANR	2478144	CompoundStatement		219:17:3018:3018	2477630	1					
ANR	2478145	Label	case 0 :	223:4:3075:3081	2477630	0	True				
ANR	2478146	SwitchStatement	switch ( OP1 )		2477630	1					
ANR	2478147	Condition	OP1	225:16:3109:3111	2477630	0	True				
ANR	2478148	Identifier	OP1		2477630	0					
ANR	2478149	CompoundStatement		223:21:3064:3064	2477630	1					
ANR	2478150	Label	case 0 :	227:8:3125:3131	2477630	0	True				
ANR	2478151	SwitchStatement	switch ( OP2 )		2477630	1					
ANR	2478152	Condition	OP2	229:20:3163:3165	2477630	0	True				
ANR	2478153	Identifier	OP2		2477630	0					
ANR	2478154	CompoundStatement		227:25:3118:3118	2477630	1					
ANR	2478155	Label	case 0 :	231:12:3183:3189	2477630	0	True				
ANR	2478156	IfStatement	if ( ( RRR_R & 0xc ) == 0x8 )		2477630	1					
ANR	2478157	Condition	( RRR_R & 0xc ) == 0x8	233:20:3220:3239	2477630	0	True				
ANR	2478158	EqualityExpression	( RRR_R & 0xc ) == 0x8		2477630	0		==			
ANR	2478159	BitAndExpression	RRR_R & 0xc		2477630	0		&			
ANR	2478160	Identifier	RRR_R		2477630	0					
ANR	2478161	PrimaryExpression	0xc		2477630	1					
ANR	2478162	PrimaryExpression	0x8		2477630	1					
ANR	2478163	CompoundStatement		231:42:3192:3192	2477630	1					
ANR	2478164	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )	235:20:3265:3298	2477630	0	True				
ANR	2478165	CallExpression	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )		2477630	0					
ANR	2478166	Callee	HAS_OPTION		2477630	0					
ANR	2478167	Identifier	HAS_OPTION		2477630	0					
ANR	2478168	ArgumentList	XTENSA_OPTION_BOOLEAN		2477630	1					
ANR	2478169	Argument	XTENSA_OPTION_BOOLEAN		2477630	0					
ANR	2478170	Identifier	XTENSA_OPTION_BOOLEAN		2477630	0					
ANR	2478171	SwitchStatement	switch ( RRR_R )		2477630	2					
ANR	2478172	Condition	RRR_R	241:24:3346:3350	2477630	0	True				
ANR	2478173	Identifier	RRR_R		2477630	0					
ANR	2478174	CompoundStatement		239:31:3303:3303	2477630	1					
ANR	2478175	Label	case 0 :	243:16:3372:3378	2477630	0	True				
ANR	2478176	SwitchStatement	switch ( CALLX_M )		2477630	1					
ANR	2478177	Condition	CALLX_M	245:28:3418:3424	2477630	0	True				
ANR	2478178	Identifier	CALLX_M		2477630	0					
ANR	2478179	CompoundStatement		243:37:3377:3377	2477630	1					
ANR	2478180	Label	case 0 :	247:20:3450:3456	2477630	0	True				
ANR	2478181	ExpressionStatement	"gen_exception_cause ( dc , ILLEGAL_INSTRUCTION_CAUSE )"	249:24:3491:3541	2477630	1	True				
ANR	2478182	CallExpression	"gen_exception_cause ( dc , ILLEGAL_INSTRUCTION_CAUSE )"		2477630	0					
ANR	2478183	Callee	gen_exception_cause		2477630	0					
ANR	2478184	Identifier	gen_exception_cause		2477630	0					
ANR	2478185	ArgumentList	dc		2477630	1					
ANR	2478186	Argument	dc		2477630	0					
ANR	2478187	Identifier	dc		2477630	0					
ANR	2478188	Argument	ILLEGAL_INSTRUCTION_CAUSE		2477630	1					
ANR	2478189	Identifier	ILLEGAL_INSTRUCTION_CAUSE		2477630	0					
ANR	2478190	BreakStatement	break ;	251:24:3568:3573	2477630	2	True				
ANR	2478191	Label	case 1 :	255:20:3598:3604	2477630	3	True				
ANR	2478192	ExpressionStatement	RESERVED ( )	257:24:3644:3654	2477630	4	True				
ANR	2478193	CallExpression	RESERVED ( )		2477630	0					
ANR	2478194	Callee	RESERVED		2477630	0					
ANR	2478195	Identifier	RESERVED		2477630	0					
ANR	2478196	ArgumentList			2477630	1					
ANR	2478197	BreakStatement	break ;	259:24:3681:3686	2477630	5	True				
ANR	2478198	Label	case 2 :	263:20:3711:3717	2477630	6	True				
ANR	2478199	SwitchStatement	switch ( CALLX_N )		2477630	7					
ANR	2478200	Condition	CALLX_N	265:32:3759:3765	2477630	0	True				
ANR	2478201	Identifier	CALLX_N		2477630	0					
ANR	2478202	CompoundStatement		263:41:3718:3718	2477630	1					
ANR	2478203	Label	case 0 :	267:24:3795:3801	2477630	0	True				
ANR	2478204	Label	case 2 :	269:24:3836:3842	2477630	1	True				
ANR	2478205	ExpressionStatement	"gen_window_check1 ( dc , CALLX_S )"	271:28:3880:3910	2477630	2	True				
ANR	2478206	CallExpression	"gen_window_check1 ( dc , CALLX_S )"		2477630	0					
ANR	2478207	Callee	gen_window_check1		2477630	0					
ANR	2478208	Identifier	gen_window_check1		2477630	0					
ANR	2478209	ArgumentList	dc		2477630	1					
ANR	2478210	Argument	dc		2477630	0					
ANR	2478211	Identifier	dc		2477630	0					
ANR	2478212	Argument	CALLX_S		2477630	1					
ANR	2478213	Identifier	CALLX_S		2477630	0					
ANR	2478214	ExpressionStatement	"gen_jump ( dc , cpu_R [ CALLX_S ] )"	273:28:3941:3969	2477630	3	True				
ANR	2478215	CallExpression	"gen_jump ( dc , cpu_R [ CALLX_S ] )"		2477630	0					
ANR	2478216	Callee	gen_jump		2477630	0					
ANR	2478217	Identifier	gen_jump		2477630	0					
ANR	2478218	ArgumentList	dc		2477630	1					
ANR	2478219	Argument	dc		2477630	0					
ANR	2478220	Identifier	dc		2477630	0					
ANR	2478221	Argument	cpu_R [ CALLX_S ]		2477630	1					
ANR	2478222	ArrayIndexing	cpu_R [ CALLX_S ]		2477630	0					
ANR	2478223	Identifier	cpu_R		2477630	0					
ANR	2478224	Identifier	CALLX_S		2477630	1					
ANR	2478225	BreakStatement	break ;	275:28:4000:4005	2477630	4	True				
ANR	2478226	Label	case 1 :	279:24:4034:4040	2477630	5	True				
ANR	2478227	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	281:28:4081:4124	2477630	6	True				
ANR	2478228	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2477630	0					
ANR	2478229	Callee	HAS_OPTION		2477630	0					
ANR	2478230	Identifier	HAS_OPTION		2477630	0					
ANR	2478231	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2477630	1					
ANR	2478232	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2477630	0					
ANR	2478233	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2477630	0					
ANR	2478234	CompoundStatement		283:32:4140:4176	2477630	7					
ANR	2478235	IdentifierDeclStatement	TCGv_i32 tmp = tcg_const_i32 ( dc -> pc ) ;	285:32:4190:4226	2477630	0	True				
ANR	2478236	IdentifierDecl	tmp = tcg_const_i32 ( dc -> pc )		2477630	0					
ANR	2478237	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2478238	Identifier	tmp		2477630	1					
ANR	2478239	AssignmentExpression	tmp = tcg_const_i32 ( dc -> pc )		2477630	2		=			
ANR	2478240	Identifier	tmp		2477630	0					
ANR	2478241	CallExpression	tcg_const_i32 ( dc -> pc )		2477630	1					
ANR	2478242	Callee	tcg_const_i32		2477630	0					
ANR	2478243	Identifier	tcg_const_i32		2477630	0					
ANR	2478244	ArgumentList	dc -> pc		2477630	1					
ANR	2478245	Argument	dc -> pc		2477630	0					
ANR	2478246	PtrMemberAccess	dc -> pc		2477630	0					
ANR	2478247	Identifier	dc		2477630	0					
ANR	2478248	Identifier	pc		2477630	1					
ANR	2478249	ExpressionStatement	gen_advance_ccount ( dc )	287:32:4261:4283	2477630	1	True				
ANR	2478250	CallExpression	gen_advance_ccount ( dc )		2477630	0					
ANR	2478251	Callee	gen_advance_ccount		2477630	0					
ANR	2478252	Identifier	gen_advance_ccount		2477630	0					
ANR	2478253	ArgumentList	dc		2477630	1					
ANR	2478254	Argument	dc		2477630	0					
ANR	2478255	Identifier	dc		2477630	0					
ANR	2478256	ExpressionStatement	"gen_helper_retw ( tmp , tmp )"	289:32:4318:4343	2477630	2	True				
ANR	2478257	CallExpression	"gen_helper_retw ( tmp , tmp )"		2477630	0					
ANR	2478258	Callee	gen_helper_retw		2477630	0					
ANR	2478259	Identifier	gen_helper_retw		2477630	0					
ANR	2478260	ArgumentList	tmp		2477630	1					
ANR	2478261	Argument	tmp		2477630	0					
ANR	2478262	Identifier	tmp		2477630	0					
ANR	2478263	Argument	tmp		2477630	1					
ANR	2478264	Identifier	tmp		2477630	0					
ANR	2478265	ExpressionStatement	"gen_jump ( dc , tmp )"	291:32:4378:4395	2477630	3	True				
ANR	2478266	CallExpression	"gen_jump ( dc , tmp )"		2477630	0					
ANR	2478267	Callee	gen_jump		2477630	0					
ANR	2478268	Identifier	gen_jump		2477630	0					
ANR	2478269	ArgumentList	dc		2477630	1					
ANR	2478270	Argument	dc		2477630	0					
ANR	2478271	Identifier	dc		2477630	0					
ANR	2478272	Argument	tmp		2477630	1					
ANR	2478273	Identifier	tmp		2477630	0					
ANR	2478274	ExpressionStatement	tcg_temp_free ( tmp )	293:32:4430:4448	2477630	4	True				
ANR	2478275	CallExpression	tcg_temp_free ( tmp )		2477630	0					
ANR	2478276	Callee	tcg_temp_free		2477630	0					
ANR	2478277	Identifier	tcg_temp_free		2477630	0					
ANR	2478278	ArgumentList	tmp		2477630	1					
ANR	2478279	Argument	tmp		2477630	0					
ANR	2478280	Identifier	tmp		2477630	0					
ANR	2478281	BreakStatement	break ;	297:28:4510:4515	2477630	8	True				
ANR	2478282	Label	case 3 :	301:24:4544:4550	2477630	9	True				
ANR	2478283	ExpressionStatement	RESERVED ( )	303:28:4594:4604	2477630	10	True				
ANR	2478284	CallExpression	RESERVED ( )		2477630	0					
ANR	2478285	Callee	RESERVED		2477630	0					
ANR	2478286	Identifier	RESERVED		2477630	0					
ANR	2478287	ArgumentList			2477630	1					
ANR	2478288	BreakStatement	break ;	305:28:4635:4640	2477630	11	True				
ANR	2478289	BreakStatement	break ;	309:24:4694:4699	2477630	8	True				
ANR	2478290	Label	case 3 :	313:20:4724:4730	2477630	9	True				
ANR	2478291	ExpressionStatement	"gen_window_check2 ( dc , CALLX_S , CALLX_N << 2 )"	315:24:4767:4811	2477630	10	True				
ANR	2478292	CallExpression	"gen_window_check2 ( dc , CALLX_S , CALLX_N << 2 )"		2477630	0					
ANR	2478293	Callee	gen_window_check2		2477630	0					
ANR	2478294	Identifier	gen_window_check2		2477630	0					
ANR	2478295	ArgumentList	dc		2477630	1					
ANR	2478296	Argument	dc		2477630	0					
ANR	2478297	Identifier	dc		2477630	0					
ANR	2478298	Argument	CALLX_S		2477630	1					
ANR	2478299	Identifier	CALLX_S		2477630	0					
ANR	2478300	Argument	CALLX_N << 2		2477630	2					
ANR	2478301	ShiftExpression	CALLX_N << 2		2477630	0		<<			
ANR	2478302	Identifier	CALLX_N		2477630	0					
ANR	2478303	PrimaryExpression	2		2477630	1					
ANR	2478304	SwitchStatement	switch ( CALLX_N )		2477630	11					
ANR	2478305	Condition	CALLX_N	317:32:4846:4852	2477630	0	True				
ANR	2478306	Identifier	CALLX_N		2477630	0					
ANR	2478307	CompoundStatement		315:41:4805:4805	2477630	1					
ANR	2478308	Label	case 0 :	319:24:4882:4888	2477630	0	True				
ANR	2478309	CompoundStatement		321:32:4915:4948	2477630	1					
ANR	2478310	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	323:32:4965:4998	2477630	0	True				
ANR	2478311	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2477630	0					
ANR	2478312	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2478313	Identifier	tmp		2477630	1					
ANR	2478314	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2477630	2		=			
ANR	2478315	Identifier	tmp		2477630	0					
ANR	2478316	CallExpression	tcg_temp_new_i32 ( )		2477630	1					
ANR	2478317	Callee	tcg_temp_new_i32		2477630	0					
ANR	2478318	Identifier	tcg_temp_new_i32		2477630	0					
ANR	2478319	ArgumentList			2477630	1					
ANR	2478320	ExpressionStatement	"tcg_gen_mov_i32 ( tmp , cpu_R [ CALLX_S ] )"	325:32:5033:5069	2477630	1	True				
ANR	2478321	CallExpression	"tcg_gen_mov_i32 ( tmp , cpu_R [ CALLX_S ] )"		2477630	0					
ANR	2478322	Callee	tcg_gen_mov_i32		2477630	0					
ANR	2478323	Identifier	tcg_gen_mov_i32		2477630	0					
ANR	2478324	ArgumentList	tmp		2477630	1					
ANR	2478325	Argument	tmp		2477630	0					
ANR	2478326	Identifier	tmp		2477630	0					
ANR	2478327	Argument	cpu_R [ CALLX_S ]		2477630	1					
ANR	2478328	ArrayIndexing	cpu_R [ CALLX_S ]		2477630	0					
ANR	2478329	Identifier	cpu_R		2477630	0					
ANR	2478330	Identifier	CALLX_S		2477630	1					
ANR	2478331	ExpressionStatement	"tcg_gen_movi_i32 ( cpu_R [ 0 ] , dc -> next_pc )"	327:32:5104:5143	2477630	2	True				
ANR	2478332	CallExpression	"tcg_gen_movi_i32 ( cpu_R [ 0 ] , dc -> next_pc )"		2477630	0					
ANR	2478333	Callee	tcg_gen_movi_i32		2477630	0					
ANR	2478334	Identifier	tcg_gen_movi_i32		2477630	0					
ANR	2478335	ArgumentList	cpu_R [ 0 ]		2477630	1					
ANR	2478336	Argument	cpu_R [ 0 ]		2477630	0					
ANR	2478337	ArrayIndexing	cpu_R [ 0 ]		2477630	0					
ANR	2478338	Identifier	cpu_R		2477630	0					
ANR	2478339	PrimaryExpression	0		2477630	1					
ANR	2478340	Argument	dc -> next_pc		2477630	1					
ANR	2478341	PtrMemberAccess	dc -> next_pc		2477630	0					
ANR	2478342	Identifier	dc		2477630	0					
ANR	2478343	Identifier	next_pc		2477630	1					
ANR	2478344	ExpressionStatement	"gen_jump ( dc , tmp )"	329:32:5178:5195	2477630	3	True				
ANR	2478345	CallExpression	"gen_jump ( dc , tmp )"		2477630	0					
ANR	2478346	Callee	gen_jump		2477630	0					
ANR	2478347	Identifier	gen_jump		2477630	0					
ANR	2478348	ArgumentList	dc		2477630	1					
ANR	2478349	Argument	dc		2477630	0					
ANR	2478350	Identifier	dc		2477630	0					
ANR	2478351	Argument	tmp		2477630	1					
ANR	2478352	Identifier	tmp		2477630	0					
ANR	2478353	ExpressionStatement	tcg_temp_free ( tmp )	331:32:5230:5248	2477630	4	True				
ANR	2478354	CallExpression	tcg_temp_free ( tmp )		2477630	0					
ANR	2478355	Callee	tcg_temp_free		2477630	0					
ANR	2478356	Identifier	tcg_temp_free		2477630	0					
ANR	2478357	ArgumentList	tmp		2477630	1					
ANR	2478358	Argument	tmp		2477630	0					
ANR	2478359	Identifier	tmp		2477630	0					
ANR	2478360	BreakStatement	break ;	335:28:5310:5315	2477630	2	True				
ANR	2478361	Label	case 1 :	339:24:5344:5350	2477630	3	True				
ANR	2478362	Label	case 2 :	341:24:5389:5395	2477630	4	True				
ANR	2478363	Label	case 3 :	343:24:5434:5440	2477630	5	True				
ANR	2478364	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	345:28:5484:5527	2477630	6	True				
ANR	2478365	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2477630	0					
ANR	2478366	Callee	HAS_OPTION		2477630	0					
ANR	2478367	Identifier	HAS_OPTION		2477630	0					
ANR	2478368	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2477630	1					
ANR	2478369	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2477630	0					
ANR	2478370	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2477630	0					
ANR	2478371	CompoundStatement		347:32:5543:5576	2477630	7					
ANR	2478372	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	349:32:5593:5626	2477630	0	True				
ANR	2478373	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2477630	0					
ANR	2478374	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2478375	Identifier	tmp		2477630	1					
ANR	2478376	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2477630	2		=			
ANR	2478377	Identifier	tmp		2477630	0					
ANR	2478378	CallExpression	tcg_temp_new_i32 ( )		2477630	1					
ANR	2478379	Callee	tcg_temp_new_i32		2477630	0					
ANR	2478380	Identifier	tcg_temp_new_i32		2477630	0					
ANR	2478381	ArgumentList			2477630	1					
ANR	2478382	ExpressionStatement	"tcg_gen_mov_i32 ( tmp , cpu_R [ CALLX_S ] )"	353:32:5663:5699	2477630	1	True				
ANR	2478383	CallExpression	"tcg_gen_mov_i32 ( tmp , cpu_R [ CALLX_S ] )"		2477630	0					
ANR	2478384	Callee	tcg_gen_mov_i32		2477630	0					
ANR	2478385	Identifier	tcg_gen_mov_i32		2477630	0					
ANR	2478386	ArgumentList	tmp		2477630	1					
ANR	2478387	Argument	tmp		2477630	0					
ANR	2478388	Identifier	tmp		2477630	0					
ANR	2478389	Argument	cpu_R [ CALLX_S ]		2477630	1					
ANR	2478390	ArrayIndexing	cpu_R [ CALLX_S ]		2477630	0					
ANR	2478391	Identifier	cpu_R		2477630	0					
ANR	2478392	Identifier	CALLX_S		2477630	1					
ANR	2478393	ExpressionStatement	"gen_callw ( dc , CALLX_N , tmp )"	355:32:5734:5761	2477630	2	True				
ANR	2478394	CallExpression	"gen_callw ( dc , CALLX_N , tmp )"		2477630	0					
ANR	2478395	Callee	gen_callw		2477630	0					
ANR	2478396	Identifier	gen_callw		2477630	0					
ANR	2478397	ArgumentList	dc		2477630	1					
ANR	2478398	Argument	dc		2477630	0					
ANR	2478399	Identifier	dc		2477630	0					
ANR	2478400	Argument	CALLX_N		2477630	1					
ANR	2478401	Identifier	CALLX_N		2477630	0					
ANR	2478402	Argument	tmp		2477630	2					
ANR	2478403	Identifier	tmp		2477630	0					
ANR	2478404	ExpressionStatement	tcg_temp_free ( tmp )	357:32:5796:5814	2477630	3	True				
ANR	2478405	CallExpression	tcg_temp_free ( tmp )		2477630	0					
ANR	2478406	Callee	tcg_temp_free		2477630	0					
ANR	2478407	Identifier	tcg_temp_free		2477630	0					
ANR	2478408	ArgumentList	tmp		2477630	1					
ANR	2478409	Argument	tmp		2477630	0					
ANR	2478410	Identifier	tmp		2477630	0					
ANR	2478411	BreakStatement	break ;	361:28:5876:5881	2477630	8	True				
ANR	2478412	BreakStatement	break ;	365:24:5935:5940	2477630	12	True				
ANR	2478413	BreakStatement	break ;	369:20:5986:5991	2477630	2	True				
ANR	2478414	Label	case 1 :	373:16:6012:6018	2477630	3	True				
ANR	2478415	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	375:20:6052:6095	2477630	4	True				
ANR	2478416	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2477630	0					
ANR	2478417	Callee	HAS_OPTION		2477630	0					
ANR	2478418	Identifier	HAS_OPTION		2477630	0					
ANR	2478419	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2477630	1					
ANR	2478420	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2477630	0					
ANR	2478421	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2477630	0					
ANR	2478422	ExpressionStatement	"gen_window_check2 ( dc , RRR_T , RRR_S )"	377:20:6118:6153	2477630	5	True				
ANR	2478423	CallExpression	"gen_window_check2 ( dc , RRR_T , RRR_S )"		2477630	0					
ANR	2478424	Callee	gen_window_check2		2477630	0					
ANR	2478425	Identifier	gen_window_check2		2477630	0					
ANR	2478426	ArgumentList	dc		2477630	1					
ANR	2478427	Argument	dc		2477630	0					
ANR	2478428	Identifier	dc		2477630	0					
ANR	2478429	Argument	RRR_T		2477630	1					
ANR	2478430	Identifier	RRR_T		2477630	0					
ANR	2478431	Argument	RRR_S		2477630	2					
ANR	2478432	Identifier	RRR_S		2477630	0					
ANR	2478433	CompoundStatement		379:24:6153:6188	2477630	6					
ANR	2478434	IdentifierDeclStatement	TCGv_i32 pc = tcg_const_i32 ( dc -> pc ) ;	381:24:6203:6238	2477630	0	True				
ANR	2478435	IdentifierDecl	pc = tcg_const_i32 ( dc -> pc )		2477630	0					
ANR	2478436	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2478437	Identifier	pc		2477630	1					
ANR	2478438	AssignmentExpression	pc = tcg_const_i32 ( dc -> pc )		2477630	2		=			
ANR	2478439	Identifier	pc		2477630	0					
ANR	2478440	CallExpression	tcg_const_i32 ( dc -> pc )		2477630	1					
ANR	2478441	Callee	tcg_const_i32		2477630	0					
ANR	2478442	Identifier	tcg_const_i32		2477630	0					
ANR	2478443	ArgumentList	dc -> pc		2477630	1					
ANR	2478444	Argument	dc -> pc		2477630	0					
ANR	2478445	PtrMemberAccess	dc -> pc		2477630	0					
ANR	2478446	Identifier	dc		2477630	0					
ANR	2478447	Identifier	pc		2477630	1					
ANR	2478448	ExpressionStatement	gen_advance_ccount ( dc )	383:24:6265:6287	2477630	1	True				
ANR	2478449	CallExpression	gen_advance_ccount ( dc )		2477630	0					
ANR	2478450	Callee	gen_advance_ccount		2477630	0					
ANR	2478451	Identifier	gen_advance_ccount		2477630	0					
ANR	2478452	ArgumentList	dc		2477630	1					
ANR	2478453	Argument	dc		2477630	0					
ANR	2478454	Identifier	dc		2477630	0					
ANR	2478455	ExpressionStatement	gen_helper_movsp ( pc )	385:24:6314:6334	2477630	2	True				
ANR	2478456	CallExpression	gen_helper_movsp ( pc )		2477630	0					
ANR	2478457	Callee	gen_helper_movsp		2477630	0					
ANR	2478458	Identifier	gen_helper_movsp		2477630	0					
ANR	2478459	ArgumentList	pc		2477630	1					
ANR	2478460	Argument	pc		2477630	0					
ANR	2478461	Identifier	pc		2477630	0					
ANR	2478462	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_T ] , cpu_R [ RRR_S ] )"	387:24:6361:6404	2477630	3	True				
ANR	2478463	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_T ] , cpu_R [ RRR_S ] )"		2477630	0					
ANR	2478464	Callee	tcg_gen_mov_i32		2477630	0					
ANR	2478465	Identifier	tcg_gen_mov_i32		2477630	0					
ANR	2478466	ArgumentList	cpu_R [ RRR_T ]		2477630	1					
ANR	2478467	Argument	cpu_R [ RRR_T ]		2477630	0					
ANR	2478468	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2478469	Identifier	cpu_R		2477630	0					
ANR	2478470	Identifier	RRR_T		2477630	1					
ANR	2478471	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2478472	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2478473	Identifier	cpu_R		2477630	0					
ANR	2478474	Identifier	RRR_S		2477630	1					
ANR	2478475	ExpressionStatement	tcg_temp_free ( pc )	389:24:6431:6448	2477630	4	True				
ANR	2478476	CallExpression	tcg_temp_free ( pc )		2477630	0					
ANR	2478477	Callee	tcg_temp_free		2477630	0					
ANR	2478478	Identifier	tcg_temp_free		2477630	0					
ANR	2478479	ArgumentList	pc		2477630	1					
ANR	2478480	Argument	pc		2477630	0					
ANR	2478481	Identifier	pc		2477630	0					
ANR	2478482	BreakStatement	break ;	393:20:6494:6499	2477630	7	True				
ANR	2478483	Label	case 2 :	397:16:6520:6526	2477630	8	True				
ANR	2478484	SwitchStatement	switch ( RRR_T )		2477630	9					
ANR	2478485	Condition	RRR_T	399:28:6566:6570	2477630	0	True				
ANR	2478486	Identifier	RRR_T		2477630	0					
ANR	2478487	CompoundStatement		397:35:6523:6523	2477630	1					
ANR	2478488	Label	case 0 :	401:20:6596:6602	2477630	0	True				
ANR	2478489	BreakStatement	break ;	403:24:6639:6644	2477630	1	True				
ANR	2478490	Label	case 1 :	407:20:6669:6675	2477630	2	True				
ANR	2478491	BreakStatement	break ;	409:24:6712:6717	2477630	3	True				
ANR	2478492	Label	case 2 :	413:20:6742:6748	2477630	4	True				
ANR	2478493	BreakStatement	break ;	415:24:6785:6790	2477630	5	True				
ANR	2478494	Label	case 3 :	419:20:6815:6821	2477630	6	True				
ANR	2478495	BreakStatement	break ;	421:24:6858:6863	2477630	7	True				
ANR	2478496	Label	case 8 :	425:20:6888:6894	2477630	8	True				
ANR	2478497	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_EXCEPTION )	427:24:6930:6965	2477630	9	True				
ANR	2478498	CallExpression	HAS_OPTION ( XTENSA_OPTION_EXCEPTION )		2477630	0					
ANR	2478499	Callee	HAS_OPTION		2477630	0					
ANR	2478500	Identifier	HAS_OPTION		2477630	0					
ANR	2478501	ArgumentList	XTENSA_OPTION_EXCEPTION		2477630	1					
ANR	2478502	Argument	XTENSA_OPTION_EXCEPTION		2477630	0					
ANR	2478503	Identifier	XTENSA_OPTION_EXCEPTION		2477630	0					
ANR	2478504	BreakStatement	break ;	429:24:6992:6997	2477630	10	True				
ANR	2478505	Label	case 12 :	433:20:7022:7029	2477630	11	True				
ANR	2478506	BreakStatement	break ;	435:24:7065:7070	2477630	12	True				
ANR	2478507	Label	case 13 :	439:20:7095:7102	2477630	13	True				
ANR	2478508	BreakStatement	break ;	441:24:7138:7143	2477630	14	True				
ANR	2478509	Label	case 15 :	445:20:7168:7175	2477630	15	True				
ANR	2478510	BreakStatement	break ;	447:24:7210:7215	2477630	16	True				
ANR	2478511	Label	default :	451:20:7240:7247	2477630	17	True				
ANR	2478512	Identifier	default		2477630	0					
ANR	2478513	ExpressionStatement	RESERVED ( )	453:24:7287:7297	2477630	18	True				
ANR	2478514	CallExpression	RESERVED ( )		2477630	0					
ANR	2478515	Callee	RESERVED		2477630	0					
ANR	2478516	Identifier	RESERVED		2477630	0					
ANR	2478517	ArgumentList			2477630	1					
ANR	2478518	BreakStatement	break ;	455:24:7324:7329	2477630	19	True				
ANR	2478519	BreakStatement	break ;	459:20:7375:7380	2477630	10	True				
ANR	2478520	Label	case 3 :	463:16:7401:7407	2477630	11	True				
ANR	2478521	SwitchStatement	switch ( RRR_T )		2477630	12					
ANR	2478522	Condition	RRR_T	465:28:7448:7452	2477630	0	True				
ANR	2478523	Identifier	RRR_T		2477630	0					
ANR	2478524	CompoundStatement		463:35:7405:7405	2477630	1					
ANR	2478525	Label	case 0 :	467:20:7478:7484	2477630	0	True				
ANR	2478526	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_EXCEPTION )	469:24:7521:7556	2477630	1	True				
ANR	2478527	CallExpression	HAS_OPTION ( XTENSA_OPTION_EXCEPTION )		2477630	0					
ANR	2478528	Callee	HAS_OPTION		2477630	0					
ANR	2478529	Identifier	HAS_OPTION		2477630	0					
ANR	2478530	ArgumentList	XTENSA_OPTION_EXCEPTION		2477630	1					
ANR	2478531	Argument	XTENSA_OPTION_EXCEPTION		2477630	0					
ANR	2478532	Identifier	XTENSA_OPTION_EXCEPTION		2477630	0					
ANR	2478533	SwitchStatement	switch ( RRR_S )		2477630	2					
ANR	2478534	Condition	RRR_S	471:32:7591:7595	2477630	0	True				
ANR	2478535	Identifier	RRR_S		2477630	0					
ANR	2478536	CompoundStatement		469:39:7548:7548	2477630	1					
ANR	2478537	Label	case 0 :	473:24:7625:7631	2477630	0	True				
ANR	2478538	ExpressionStatement	gen_check_privilege ( dc )	475:28:7671:7694	2477630	1	True				
ANR	2478539	CallExpression	gen_check_privilege ( dc )		2477630	0					
ANR	2478540	Callee	gen_check_privilege		2477630	0					
ANR	2478541	Identifier	gen_check_privilege		2477630	0					
ANR	2478542	ArgumentList	dc		2477630	1					
ANR	2478543	Argument	dc		2477630	0					
ANR	2478544	Identifier	dc		2477630	0					
ANR	2478545	ExpressionStatement	"tcg_gen_andi_i32 ( cpu_SR [ PS ] , cpu_SR [ PS ] , ~PS_EXCM )"	477:28:7725:7775	2477630	2	True				
ANR	2478546	CallExpression	"tcg_gen_andi_i32 ( cpu_SR [ PS ] , cpu_SR [ PS ] , ~PS_EXCM )"		2477630	0					
ANR	2478547	Callee	tcg_gen_andi_i32		2477630	0					
ANR	2478548	Identifier	tcg_gen_andi_i32		2477630	0					
ANR	2478549	ArgumentList	cpu_SR [ PS ]		2477630	1					
ANR	2478550	Argument	cpu_SR [ PS ]		2477630	0					
ANR	2478551	ArrayIndexing	cpu_SR [ PS ]		2477630	0					
ANR	2478552	Identifier	cpu_SR		2477630	0					
ANR	2478553	Identifier	PS		2477630	1					
ANR	2478554	Argument	cpu_SR [ PS ]		2477630	1					
ANR	2478555	ArrayIndexing	cpu_SR [ PS ]		2477630	0					
ANR	2478556	Identifier	cpu_SR		2477630	0					
ANR	2478557	Identifier	PS		2477630	1					
ANR	2478558	Argument	~PS_EXCM		2477630	2					
ANR	2478559	Identifier	~PS_EXCM		2477630	0					
ANR	2478560	ExpressionStatement	gen_helper_check_interrupts ( cpu_env )	479:28:7806:7842	2477630	3	True				
ANR	2478561	CallExpression	gen_helper_check_interrupts ( cpu_env )		2477630	0					
ANR	2478562	Callee	gen_helper_check_interrupts		2477630	0					
ANR	2478563	Identifier	gen_helper_check_interrupts		2477630	0					
ANR	2478564	ArgumentList	cpu_env		2477630	1					
ANR	2478565	Argument	cpu_env		2477630	0					
ANR	2478566	Identifier	cpu_env		2477630	0					
ANR	2478567	ExpressionStatement	"gen_jump ( dc , cpu_SR [ EPC1 ] )"	481:28:7873:7899	2477630	4	True				
ANR	2478568	CallExpression	"gen_jump ( dc , cpu_SR [ EPC1 ] )"		2477630	0					
ANR	2478569	Callee	gen_jump		2477630	0					
ANR	2478570	Identifier	gen_jump		2477630	0					
ANR	2478571	ArgumentList	dc		2477630	1					
ANR	2478572	Argument	dc		2477630	0					
ANR	2478573	Identifier	dc		2477630	0					
ANR	2478574	Argument	cpu_SR [ EPC1 ]		2477630	1					
ANR	2478575	ArrayIndexing	cpu_SR [ EPC1 ]		2477630	0					
ANR	2478576	Identifier	cpu_SR		2477630	0					
ANR	2478577	Identifier	EPC1		2477630	1					
ANR	2478578	BreakStatement	break ;	483:28:7930:7935	2477630	5	True				
ANR	2478579	Label	case 1 :	487:24:7964:7970	2477630	6	True				
ANR	2478580	ExpressionStatement	RESERVED ( )	489:28:8011:8021	2477630	7	True				
ANR	2478581	CallExpression	RESERVED ( )		2477630	0					
ANR	2478582	Callee	RESERVED		2477630	0					
ANR	2478583	Identifier	RESERVED		2477630	0					
ANR	2478584	ArgumentList			2477630	1					
ANR	2478585	BreakStatement	break ;	491:28:8052:8057	2477630	8	True				
ANR	2478586	Label	case 2 :	495:24:8086:8092	2477630	9	True				
ANR	2478587	ExpressionStatement	gen_check_privilege ( dc )	497:28:8133:8156	2477630	10	True				
ANR	2478588	CallExpression	gen_check_privilege ( dc )		2477630	0					
ANR	2478589	Callee	gen_check_privilege		2477630	0					
ANR	2478590	Identifier	gen_check_privilege		2477630	0					
ANR	2478591	ArgumentList	dc		2477630	1					
ANR	2478592	Argument	dc		2477630	0					
ANR	2478593	Identifier	dc		2477630	0					
ANR	2478594	ExpressionStatement	"gen_jump ( dc , cpu_SR [ dc -> config -> ndepc ? DEPC : EPC1 ] )"	499:28:8187:8278	2477630	11	True				
ANR	2478595	CallExpression	"gen_jump ( dc , cpu_SR [ dc -> config -> ndepc ? DEPC : EPC1 ] )"		2477630	0					
ANR	2478596	Callee	gen_jump		2477630	0					
ANR	2478597	Identifier	gen_jump		2477630	0					
ANR	2478598	ArgumentList	dc		2477630	1					
ANR	2478599	Argument	dc		2477630	0					
ANR	2478600	Identifier	dc		2477630	0					
ANR	2478601	Argument	cpu_SR [ dc -> config -> ndepc ? DEPC : EPC1 ]		2477630	1					
ANR	2478602	ArrayIndexing	cpu_SR [ dc -> config -> ndepc ? DEPC : EPC1 ]		2477630	0					
ANR	2478603	Identifier	cpu_SR		2477630	0					
ANR	2478604	ConditionalExpression	dc -> config -> ndepc ? DEPC : EPC1		2477630	1					
ANR	2478605	Condition	dc -> config -> ndepc		2477630	0					
ANR	2478606	PtrMemberAccess	dc -> config -> ndepc		2477630	0					
ANR	2478607	PtrMemberAccess	dc -> config		2477630	0					
ANR	2478608	Identifier	dc		2477630	0					
ANR	2478609	Identifier	config		2477630	1					
ANR	2478610	Identifier	ndepc		2477630	1					
ANR	2478611	Identifier	DEPC		2477630	1					
ANR	2478612	Identifier	EPC1		2477630	2					
ANR	2478613	BreakStatement	break ;	503:28:8309:8314	2477630	12	True				
ANR	2478614	Label	case 4 :	507:24:8343:8349	2477630	13	True				
ANR	2478615	Label	case 5 :	509:24:8386:8392	2477630	14	True				
ANR	2478616	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	511:28:8433:8476	2477630	15	True				
ANR	2478617	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2477630	0					
ANR	2478618	Callee	HAS_OPTION		2477630	0					
ANR	2478619	Identifier	HAS_OPTION		2477630	0					
ANR	2478620	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2477630	1					
ANR	2478621	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2477630	0					
ANR	2478622	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2477630	0					
ANR	2478623	ExpressionStatement	gen_check_privilege ( dc )	513:28:8507:8530	2477630	16	True				
ANR	2478624	CallExpression	gen_check_privilege ( dc )		2477630	0					
ANR	2478625	Callee	gen_check_privilege		2477630	0					
ANR	2478626	Identifier	gen_check_privilege		2477630	0					
ANR	2478627	ArgumentList	dc		2477630	1					
ANR	2478628	Argument	dc		2477630	0					
ANR	2478629	Identifier	dc		2477630	0					
ANR	2478630	CompoundStatement		515:32:8546:8577	2477630	17					
ANR	2478631	IdentifierDeclStatement	TCGv_i32 tmp = tcg_const_i32 ( 1 ) ;	517:32:8596:8627	2477630	0	True				
ANR	2478632	IdentifierDecl	tmp = tcg_const_i32 ( 1 )		2477630	0					
ANR	2478633	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2478634	Identifier	tmp		2477630	1					
ANR	2478635	AssignmentExpression	tmp = tcg_const_i32 ( 1 )		2477630	2		=			
ANR	2478636	Identifier	tmp		2477630	0					
ANR	2478637	CallExpression	tcg_const_i32 ( 1 )		2477630	1					
ANR	2478638	Callee	tcg_const_i32		2477630	0					
ANR	2478639	Identifier	tcg_const_i32		2477630	0					
ANR	2478640	ArgumentList	1		2477630	1					
ANR	2478641	Argument	1		2477630	0					
ANR	2478642	PrimaryExpression	1		2477630	0					
ANR	2478643	ExpressionStatement	"tcg_gen_andi_i32 ( cpu_SR [ PS ] , cpu_SR [ PS ] , ~PS_EXCM )"	521:32:8664:8756	2477630	1	True				
ANR	2478644	CallExpression	"tcg_gen_andi_i32 ( cpu_SR [ PS ] , cpu_SR [ PS ] , ~PS_EXCM )"		2477630	0					
ANR	2478645	Callee	tcg_gen_andi_i32		2477630	0					
ANR	2478646	Identifier	tcg_gen_andi_i32		2477630	0					
ANR	2478647	ArgumentList	cpu_SR [ PS ]		2477630	1					
ANR	2478648	Argument	cpu_SR [ PS ]		2477630	0					
ANR	2478649	ArrayIndexing	cpu_SR [ PS ]		2477630	0					
ANR	2478650	Identifier	cpu_SR		2477630	0					
ANR	2478651	Identifier	PS		2477630	1					
ANR	2478652	Argument	cpu_SR [ PS ]		2477630	1					
ANR	2478653	ArrayIndexing	cpu_SR [ PS ]		2477630	0					
ANR	2478654	Identifier	cpu_SR		2477630	0					
ANR	2478655	Identifier	PS		2477630	1					
ANR	2478656	Argument	~PS_EXCM		2477630	2					
ANR	2478657	Identifier	~PS_EXCM		2477630	0					
ANR	2478658	ExpressionStatement	"tcg_gen_shl_i32 ( tmp , tmp , cpu_SR [ WINDOW_BASE ] )"	525:32:8791:8837	2477630	2	True				
ANR	2478659	CallExpression	"tcg_gen_shl_i32 ( tmp , tmp , cpu_SR [ WINDOW_BASE ] )"		2477630	0					
ANR	2478660	Callee	tcg_gen_shl_i32		2477630	0					
ANR	2478661	Identifier	tcg_gen_shl_i32		2477630	0					
ANR	2478662	ArgumentList	tmp		2477630	1					
ANR	2478663	Argument	tmp		2477630	0					
ANR	2478664	Identifier	tmp		2477630	0					
ANR	2478665	Argument	tmp		2477630	1					
ANR	2478666	Identifier	tmp		2477630	0					
ANR	2478667	Argument	cpu_SR [ WINDOW_BASE ]		2477630	2					
ANR	2478668	ArrayIndexing	cpu_SR [ WINDOW_BASE ]		2477630	0					
ANR	2478669	Identifier	cpu_SR		2477630	0					
ANR	2478670	Identifier	WINDOW_BASE		2477630	1					
ANR	2478671	IfStatement	if ( RRR_S == 4 )		2477630	3					
ANR	2478672	Condition	RRR_S == 4	529:36:8878:8887	2477630	0	True				
ANR	2478673	EqualityExpression	RRR_S == 4		2477630	0		==			
ANR	2478674	Identifier	RRR_S		2477630	0					
ANR	2478675	PrimaryExpression	4		2477630	1					
ANR	2478676	CompoundStatement		527:48:8840:8840	2477630	1					
ANR	2478677	ExpressionStatement	"tcg_gen_andc_i32 ( cpu_SR [ WINDOW_START ] , cpu_SR [ WINDOW_START ] , tmp )"	531:36:8929:9039	2477630	0	True				
ANR	2478678	CallExpression	"tcg_gen_andc_i32 ( cpu_SR [ WINDOW_START ] , cpu_SR [ WINDOW_START ] , tmp )"		2477630	0					
ANR	2478679	Callee	tcg_gen_andc_i32		2477630	0					
ANR	2478680	Identifier	tcg_gen_andc_i32		2477630	0					
ANR	2478681	ArgumentList	cpu_SR [ WINDOW_START ]		2477630	1					
ANR	2478682	Argument	cpu_SR [ WINDOW_START ]		2477630	0					
ANR	2478683	ArrayIndexing	cpu_SR [ WINDOW_START ]		2477630	0					
ANR	2478684	Identifier	cpu_SR		2477630	0					
ANR	2478685	Identifier	WINDOW_START		2477630	1					
ANR	2478686	Argument	cpu_SR [ WINDOW_START ]		2477630	1					
ANR	2478687	ArrayIndexing	cpu_SR [ WINDOW_START ]		2477630	0					
ANR	2478688	Identifier	cpu_SR		2477630	0					
ANR	2478689	Identifier	WINDOW_START		2477630	1					
ANR	2478690	Argument	tmp		2477630	2					
ANR	2478691	Identifier	tmp		2477630	0					
ANR	2478692	ElseStatement	else		2477630	0					
ANR	2478693	CompoundStatement		533:39:9031:9031	2477630	0					
ANR	2478694	ExpressionStatement	"tcg_gen_or_i32 ( cpu_SR [ WINDOW_START ] , cpu_SR [ WINDOW_START ] , tmp )"	537:36:9120:9228	2477630	0	True				
ANR	2478695	CallExpression	"tcg_gen_or_i32 ( cpu_SR [ WINDOW_START ] , cpu_SR [ WINDOW_START ] , tmp )"		2477630	0					
ANR	2478696	Callee	tcg_gen_or_i32		2477630	0					
ANR	2478697	Identifier	tcg_gen_or_i32		2477630	0					
ANR	2478698	ArgumentList	cpu_SR [ WINDOW_START ]		2477630	1					
ANR	2478699	Argument	cpu_SR [ WINDOW_START ]		2477630	0					
ANR	2478700	ArrayIndexing	cpu_SR [ WINDOW_START ]		2477630	0					
ANR	2478701	Identifier	cpu_SR		2477630	0					
ANR	2478702	Identifier	WINDOW_START		2477630	1					
ANR	2478703	Argument	cpu_SR [ WINDOW_START ]		2477630	1					
ANR	2478704	ArrayIndexing	cpu_SR [ WINDOW_START ]		2477630	0					
ANR	2478705	Identifier	cpu_SR		2477630	0					
ANR	2478706	Identifier	WINDOW_START		2477630	1					
ANR	2478707	Argument	tmp		2477630	2					
ANR	2478708	Identifier	tmp		2477630	0					
ANR	2478709	ExpressionStatement	gen_helper_restore_owb ( )	545:32:9300:9324	2477630	4	True				
ANR	2478710	CallExpression	gen_helper_restore_owb ( )		2477630	0					
ANR	2478711	Callee	gen_helper_restore_owb		2477630	0					
ANR	2478712	Identifier	gen_helper_restore_owb		2477630	0					
ANR	2478713	ArgumentList			2477630	1					
ANR	2478714	ExpressionStatement	gen_helper_check_interrupts ( cpu_env )	547:32:9359:9395	2477630	5	True				
ANR	2478715	CallExpression	gen_helper_check_interrupts ( cpu_env )		2477630	0					
ANR	2478716	Callee	gen_helper_check_interrupts		2477630	0					
ANR	2478717	Identifier	gen_helper_check_interrupts		2477630	0					
ANR	2478718	ArgumentList	cpu_env		2477630	1					
ANR	2478719	Argument	cpu_env		2477630	0					
ANR	2478720	Identifier	cpu_env		2477630	0					
ANR	2478721	ExpressionStatement	"gen_jump ( dc , cpu_SR [ EPC1 ] )"	549:32:9430:9456	2477630	6	True				
ANR	2478722	CallExpression	"gen_jump ( dc , cpu_SR [ EPC1 ] )"		2477630	0					
ANR	2478723	Callee	gen_jump		2477630	0					
ANR	2478724	Identifier	gen_jump		2477630	0					
ANR	2478725	ArgumentList	dc		2477630	1					
ANR	2478726	Argument	dc		2477630	0					
ANR	2478727	Identifier	dc		2477630	0					
ANR	2478728	Argument	cpu_SR [ EPC1 ]		2477630	1					
ANR	2478729	ArrayIndexing	cpu_SR [ EPC1 ]		2477630	0					
ANR	2478730	Identifier	cpu_SR		2477630	0					
ANR	2478731	Identifier	EPC1		2477630	1					
ANR	2478732	ExpressionStatement	tcg_temp_free ( tmp )	553:32:9493:9511	2477630	7	True				
ANR	2478733	CallExpression	tcg_temp_free ( tmp )		2477630	0					
ANR	2478734	Callee	tcg_temp_free		2477630	0					
ANR	2478735	Identifier	tcg_temp_free		2477630	0					
ANR	2478736	ArgumentList	tmp		2477630	1					
ANR	2478737	Argument	tmp		2477630	0					
ANR	2478738	Identifier	tmp		2477630	0					
ANR	2478739	BreakStatement	break ;	557:28:9573:9578	2477630	18	True				
ANR	2478740	Label	default :	561:24:9607:9614	2477630	19	True				
ANR	2478741	Identifier	default		2477630	0					
ANR	2478742	ExpressionStatement	RESERVED ( )	563:28:9658:9668	2477630	20	True				
ANR	2478743	CallExpression	RESERVED ( )		2477630	0					
ANR	2478744	Callee	RESERVED		2477630	0					
ANR	2478745	Identifier	RESERVED		2477630	0					
ANR	2478746	ArgumentList			2477630	1					
ANR	2478747	BreakStatement	break ;	565:28:9699:9704	2477630	21	True				
ANR	2478748	BreakStatement	break ;	569:24:9758:9763	2477630	3	True				
ANR	2478749	Label	case 1 :	573:20:9788:9794	2477630	4	True				
ANR	2478750	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_HIGH_PRIORITY_INTERRUPT )	575:24:9830:9879	2477630	5	True				
ANR	2478751	CallExpression	HAS_OPTION ( XTENSA_OPTION_HIGH_PRIORITY_INTERRUPT )		2477630	0					
ANR	2478752	Callee	HAS_OPTION		2477630	0					
ANR	2478753	Identifier	HAS_OPTION		2477630	0					
ANR	2478754	ArgumentList	XTENSA_OPTION_HIGH_PRIORITY_INTERRUPT		2477630	1					
ANR	2478755	Argument	XTENSA_OPTION_HIGH_PRIORITY_INTERRUPT		2477630	0					
ANR	2478756	Identifier	XTENSA_OPTION_HIGH_PRIORITY_INTERRUPT		2477630	0					
ANR	2478757	IfStatement	if ( RRR_S >= 2 && RRR_S <= dc -> config -> nlevel )		2477630	6					
ANR	2478758	Condition	RRR_S >= 2 && RRR_S <= dc -> config -> nlevel	577:28:9910:9950	2477630	0	True				
ANR	2478759	AndExpression	RRR_S >= 2 && RRR_S <= dc -> config -> nlevel		2477630	0		&&			
ANR	2478760	RelationalExpression	RRR_S >= 2		2477630	0		>=			
ANR	2478761	Identifier	RRR_S		2477630	0					
ANR	2478762	PrimaryExpression	2		2477630	1					
ANR	2478763	RelationalExpression	RRR_S <= dc -> config -> nlevel		2477630	1		<=			
ANR	2478764	Identifier	RRR_S		2477630	0					
ANR	2478765	PtrMemberAccess	dc -> config -> nlevel		2477630	1					
ANR	2478766	PtrMemberAccess	dc -> config		2477630	0					
ANR	2478767	Identifier	dc		2477630	0					
ANR	2478768	Identifier	config		2477630	1					
ANR	2478769	Identifier	nlevel		2477630	1					
ANR	2478770	CompoundStatement		575:71:9903:9903	2477630	1					
ANR	2478771	ExpressionStatement	gen_check_privilege ( dc )	579:28:9984:10007	2477630	0	True				
ANR	2478772	CallExpression	gen_check_privilege ( dc )		2477630	0					
ANR	2478773	Callee	gen_check_privilege		2477630	0					
ANR	2478774	Identifier	gen_check_privilege		2477630	0					
ANR	2478775	ArgumentList	dc		2477630	1					
ANR	2478776	Argument	dc		2477630	0					
ANR	2478777	Identifier	dc		2477630	0					
ANR	2478778	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_SR [ PS ] , cpu_SR [ EPS2 + RRR_S - 2 ] )"	581:28:10038:10128	2477630	1	True				
ANR	2478779	CallExpression	"tcg_gen_mov_i32 ( cpu_SR [ PS ] , cpu_SR [ EPS2 + RRR_S - 2 ] )"		2477630	0					
ANR	2478780	Callee	tcg_gen_mov_i32		2477630	0					
ANR	2478781	Identifier	tcg_gen_mov_i32		2477630	0					
ANR	2478782	ArgumentList	cpu_SR [ PS ]		2477630	1					
ANR	2478783	Argument	cpu_SR [ PS ]		2477630	0					
ANR	2478784	ArrayIndexing	cpu_SR [ PS ]		2477630	0					
ANR	2478785	Identifier	cpu_SR		2477630	0					
ANR	2478786	Identifier	PS		2477630	1					
ANR	2478787	Argument	cpu_SR [ EPS2 + RRR_S - 2 ]		2477630	1					
ANR	2478788	ArrayIndexing	cpu_SR [ EPS2 + RRR_S - 2 ]		2477630	0					
ANR	2478789	Identifier	cpu_SR		2477630	0					
ANR	2478790	AdditiveExpression	EPS2 + RRR_S - 2		2477630	1		+			
ANR	2478791	Identifier	EPS2		2477630	0					
ANR	2478792	AdditiveExpression	RRR_S - 2		2477630	1		-			
ANR	2478793	Identifier	RRR_S		2477630	0					
ANR	2478794	PrimaryExpression	2		2477630	1					
ANR	2478795	ExpressionStatement	gen_helper_check_interrupts ( cpu_env )	585:28:10159:10195	2477630	2	True				
ANR	2478796	CallExpression	gen_helper_check_interrupts ( cpu_env )		2477630	0					
ANR	2478797	Callee	gen_helper_check_interrupts		2477630	0					
ANR	2478798	Identifier	gen_helper_check_interrupts		2477630	0					
ANR	2478799	ArgumentList	cpu_env		2477630	1					
ANR	2478800	Argument	cpu_env		2477630	0					
ANR	2478801	Identifier	cpu_env		2477630	0					
ANR	2478802	ExpressionStatement	"gen_jump ( dc , cpu_SR [ EPC1 + RRR_S - 1 ] )"	587:28:10226:10264	2477630	3	True				
ANR	2478803	CallExpression	"gen_jump ( dc , cpu_SR [ EPC1 + RRR_S - 1 ] )"		2477630	0					
ANR	2478804	Callee	gen_jump		2477630	0					
ANR	2478805	Identifier	gen_jump		2477630	0					
ANR	2478806	ArgumentList	dc		2477630	1					
ANR	2478807	Argument	dc		2477630	0					
ANR	2478808	Identifier	dc		2477630	0					
ANR	2478809	Argument	cpu_SR [ EPC1 + RRR_S - 1 ]		2477630	1					
ANR	2478810	ArrayIndexing	cpu_SR [ EPC1 + RRR_S - 1 ]		2477630	0					
ANR	2478811	Identifier	cpu_SR		2477630	0					
ANR	2478812	AdditiveExpression	EPC1 + RRR_S - 1		2477630	1		+			
ANR	2478813	Identifier	EPC1		2477630	0					
ANR	2478814	AdditiveExpression	RRR_S - 1		2477630	1		-			
ANR	2478815	Identifier	RRR_S		2477630	0					
ANR	2478816	PrimaryExpression	1		2477630	1					
ANR	2478817	ElseStatement	else		2477630	0					
ANR	2478818	CompoundStatement		587:31:10248:10248	2477630	0					
ANR	2478819	ExpressionStatement	"qemu_log ( ""RFI %d is illegal\\n"" , RRR_S )"	591:28:10329:10367	2477630	0	True				
ANR	2478820	CallExpression	"qemu_log ( ""RFI %d is illegal\\n"" , RRR_S )"		2477630	0					
ANR	2478821	Callee	qemu_log		2477630	0					
ANR	2478822	Identifier	qemu_log		2477630	0					
ANR	2478823	ArgumentList	"""RFI %d is illegal\\n"""		2477630	1					
ANR	2478824	Argument	"""RFI %d is illegal\\n"""		2477630	0					
ANR	2478825	PrimaryExpression	"""RFI %d is illegal\\n"""		2477630	0					
ANR	2478826	Argument	RRR_S		2477630	1					
ANR	2478827	Identifier	RRR_S		2477630	0					
ANR	2478828	ExpressionStatement	"gen_exception_cause ( dc , ILLEGAL_INSTRUCTION_CAUSE )"	593:28:10398:10448	2477630	1	True				
ANR	2478829	CallExpression	"gen_exception_cause ( dc , ILLEGAL_INSTRUCTION_CAUSE )"		2477630	0					
ANR	2478830	Callee	gen_exception_cause		2477630	0					
ANR	2478831	Identifier	gen_exception_cause		2477630	0					
ANR	2478832	ArgumentList	dc		2477630	1					
ANR	2478833	Argument	dc		2477630	0					
ANR	2478834	Identifier	dc		2477630	0					
ANR	2478835	Argument	ILLEGAL_INSTRUCTION_CAUSE		2477630	1					
ANR	2478836	Identifier	ILLEGAL_INSTRUCTION_CAUSE		2477630	0					
ANR	2478837	BreakStatement	break ;	597:24:10502:10507	2477630	7	True				
ANR	2478838	Label	case 2 :	601:20:10532:10538	2477630	8	True				
ANR	2478839	ExpressionStatement	TBD ( )	603:24:10574:10579	2477630	9	True				
ANR	2478840	CallExpression	TBD ( )		2477630	0					
ANR	2478841	Callee	TBD		2477630	0					
ANR	2478842	Identifier	TBD		2477630	0					
ANR	2478843	ArgumentList			2477630	1					
ANR	2478844	BreakStatement	break ;	605:24:10606:10611	2477630	10	True				
ANR	2478845	Label	default :	609:20:10636:10643	2477630	11	True				
ANR	2478846	Identifier	default		2477630	0					
ANR	2478847	ExpressionStatement	RESERVED ( )	611:24:10683:10693	2477630	12	True				
ANR	2478848	CallExpression	RESERVED ( )		2477630	0					
ANR	2478849	Callee	RESERVED		2477630	0					
ANR	2478850	Identifier	RESERVED		2477630	0					
ANR	2478851	ArgumentList			2477630	1					
ANR	2478852	BreakStatement	break ;	613:24:10720:10725	2477630	13	True				
ANR	2478853	BreakStatement	break ;	619:20:10773:10778	2477630	13	True				
ANR	2478854	Label	case 4 :	623:16:10799:10805	2477630	14	True				
ANR	2478855	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_DEBUG )	625:20:10839:10870	2477630	15	True				
ANR	2478856	CallExpression	HAS_OPTION ( XTENSA_OPTION_DEBUG )		2477630	0					
ANR	2478857	Callee	HAS_OPTION		2477630	0					
ANR	2478858	Identifier	HAS_OPTION		2477630	0					
ANR	2478859	ArgumentList	XTENSA_OPTION_DEBUG		2477630	1					
ANR	2478860	Argument	XTENSA_OPTION_DEBUG		2477630	0					
ANR	2478861	Identifier	XTENSA_OPTION_DEBUG		2477630	0					
ANR	2478862	IfStatement	if ( dc -> debug )		2477630	16					
ANR	2478863	Condition	dc -> debug	627:24:10897:10905	2477630	0	True				
ANR	2478864	PtrMemberAccess	dc -> debug		2477630	0					
ANR	2478865	Identifier	dc		2477630	0					
ANR	2478866	Identifier	debug		2477630	1					
ANR	2478867	CompoundStatement		625:35:10858:10858	2477630	1					
ANR	2478868	ExpressionStatement	"gen_debug_exception ( dc , DEBUGCAUSE_BI )"	629:24:10935:10973	2477630	0	True				
ANR	2478869	CallExpression	"gen_debug_exception ( dc , DEBUGCAUSE_BI )"		2477630	0					
ANR	2478870	Callee	gen_debug_exception		2477630	0					
ANR	2478871	Identifier	gen_debug_exception		2477630	0					
ANR	2478872	ArgumentList	dc		2477630	1					
ANR	2478873	Argument	dc		2477630	0					
ANR	2478874	Identifier	dc		2477630	0					
ANR	2478875	Argument	DEBUGCAUSE_BI		2477630	1					
ANR	2478876	Identifier	DEBUGCAUSE_BI		2477630	0					
ANR	2478877	BreakStatement	break ;	633:20:11019:11024	2477630	17	True				
ANR	2478878	Label	case 5 :	637:16:11045:11051	2477630	18	True				
ANR	2478879	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_EXCEPTION )	639:20:11087:11122	2477630	19	True				
ANR	2478880	CallExpression	HAS_OPTION ( XTENSA_OPTION_EXCEPTION )		2477630	0					
ANR	2478881	Callee	HAS_OPTION		2477630	0					
ANR	2478882	Identifier	HAS_OPTION		2477630	0					
ANR	2478883	ArgumentList	XTENSA_OPTION_EXCEPTION		2477630	1					
ANR	2478884	Argument	XTENSA_OPTION_EXCEPTION		2477630	0					
ANR	2478885	Identifier	XTENSA_OPTION_EXCEPTION		2477630	0					
ANR	2478886	SwitchStatement	switch ( RRR_S )		2477630	20					
ANR	2478887	Condition	RRR_S	641:28:11153:11157	2477630	0	True				
ANR	2478888	Identifier	RRR_S		2477630	0					
ANR	2478889	CompoundStatement		639:35:11110:11110	2477630	1					
ANR	2478890	Label	case 0 :	643:20:11183:11189	2477630	0	True				
ANR	2478891	ExpressionStatement	"gen_exception_cause ( dc , SYSCALL_CAUSE )"	645:24:11229:11267	2477630	1	True				
ANR	2478892	CallExpression	"gen_exception_cause ( dc , SYSCALL_CAUSE )"		2477630	0					
ANR	2478893	Callee	gen_exception_cause		2477630	0					
ANR	2478894	Identifier	gen_exception_cause		2477630	0					
ANR	2478895	ArgumentList	dc		2477630	1					
ANR	2478896	Argument	dc		2477630	0					
ANR	2478897	Identifier	dc		2477630	0					
ANR	2478898	Argument	SYSCALL_CAUSE		2477630	1					
ANR	2478899	Identifier	SYSCALL_CAUSE		2477630	0					
ANR	2478900	BreakStatement	break ;	647:24:11294:11299	2477630	2	True				
ANR	2478901	Label	case 1 :	651:20:11324:11330	2477630	3	True				
ANR	2478902	IfStatement	if ( semihosting_enabled )		2477630	4					
ANR	2478903	Condition	semihosting_enabled	653:28:11373:11391	2477630	0	True				
ANR	2478904	Identifier	semihosting_enabled		2477630	0					
ANR	2478905	CompoundStatement		651:49:11344:11344	2477630	1					
ANR	2478906	ExpressionStatement	gen_check_privilege ( dc )	655:28:11425:11448	2477630	0	True				
ANR	2478907	CallExpression	gen_check_privilege ( dc )		2477630	0					
ANR	2478908	Callee	gen_check_privilege		2477630	0					
ANR	2478909	Identifier	gen_check_privilege		2477630	0					
ANR	2478910	ArgumentList	dc		2477630	1					
ANR	2478911	Argument	dc		2477630	0					
ANR	2478912	Identifier	dc		2477630	0					
ANR	2478913	ExpressionStatement	gen_helper_simcall ( cpu_env )	657:28:11479:11506	2477630	1	True				
ANR	2478914	CallExpression	gen_helper_simcall ( cpu_env )		2477630	0					
ANR	2478915	Callee	gen_helper_simcall		2477630	0					
ANR	2478916	Identifier	gen_helper_simcall		2477630	0					
ANR	2478917	ArgumentList	cpu_env		2477630	1					
ANR	2478918	Argument	cpu_env		2477630	0					
ANR	2478919	Identifier	cpu_env		2477630	0					
ANR	2478920	ElseStatement	else		2477630	0					
ANR	2478921	CompoundStatement		657:31:11490:11490	2477630	0					
ANR	2478922	ExpressionStatement	"qemu_log ( ""SIMCALL but semihosting is disabled\\n"" )"	661:28:11571:11620	2477630	0	True				
ANR	2478923	CallExpression	"qemu_log ( ""SIMCALL but semihosting is disabled\\n"" )"		2477630	0					
ANR	2478924	Callee	qemu_log		2477630	0					
ANR	2478925	Identifier	qemu_log		2477630	0					
ANR	2478926	ArgumentList	"""SIMCALL but semihosting is disabled\\n"""		2477630	1					
ANR	2478927	Argument	"""SIMCALL but semihosting is disabled\\n"""		2477630	0					
ANR	2478928	PrimaryExpression	"""SIMCALL but semihosting is disabled\\n"""		2477630	0					
ANR	2478929	ExpressionStatement	"gen_exception_cause ( dc , ILLEGAL_INSTRUCTION_CAUSE )"	663:28:11651:11701	2477630	1	True				
ANR	2478930	CallExpression	"gen_exception_cause ( dc , ILLEGAL_INSTRUCTION_CAUSE )"		2477630	0					
ANR	2478931	Callee	gen_exception_cause		2477630	0					
ANR	2478932	Identifier	gen_exception_cause		2477630	0					
ANR	2478933	ArgumentList	dc		2477630	1					
ANR	2478934	Argument	dc		2477630	0					
ANR	2478935	Identifier	dc		2477630	0					
ANR	2478936	Argument	ILLEGAL_INSTRUCTION_CAUSE		2477630	1					
ANR	2478937	Identifier	ILLEGAL_INSTRUCTION_CAUSE		2477630	0					
ANR	2478938	BreakStatement	break ;	667:24:11755:11760	2477630	5	True				
ANR	2478939	Label	default :	671:20:11785:11792	2477630	6	True				
ANR	2478940	Identifier	default		2477630	0					
ANR	2478941	ExpressionStatement	RESERVED ( )	673:24:11819:11829	2477630	7	True				
ANR	2478942	CallExpression	RESERVED ( )		2477630	0					
ANR	2478943	Callee	RESERVED		2477630	0					
ANR	2478944	Identifier	RESERVED		2477630	0					
ANR	2478945	ArgumentList			2477630	1					
ANR	2478946	BreakStatement	break ;	675:24:11856:11861	2477630	8	True				
ANR	2478947	BreakStatement	break ;	679:20:11907:11912	2477630	21	True				
ANR	2478948	Label	case 6 :	683:16:11933:11939	2477630	22	True				
ANR	2478949	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_INTERRUPT )	685:20:11972:12007	2477630	23	True				
ANR	2478950	CallExpression	HAS_OPTION ( XTENSA_OPTION_INTERRUPT )		2477630	0					
ANR	2478951	Callee	HAS_OPTION		2477630	0					
ANR	2478952	Identifier	HAS_OPTION		2477630	0					
ANR	2478953	ArgumentList	XTENSA_OPTION_INTERRUPT		2477630	1					
ANR	2478954	Argument	XTENSA_OPTION_INTERRUPT		2477630	0					
ANR	2478955	Identifier	XTENSA_OPTION_INTERRUPT		2477630	0					
ANR	2478956	ExpressionStatement	gen_check_privilege ( dc )	687:20:12030:12053	2477630	24	True				
ANR	2478957	CallExpression	gen_check_privilege ( dc )		2477630	0					
ANR	2478958	Callee	gen_check_privilege		2477630	0					
ANR	2478959	Identifier	gen_check_privilege		2477630	0					
ANR	2478960	ArgumentList	dc		2477630	1					
ANR	2478961	Argument	dc		2477630	0					
ANR	2478962	Identifier	dc		2477630	0					
ANR	2478963	ExpressionStatement	"gen_window_check1 ( dc , RRR_T )"	689:20:12076:12104	2477630	25	True				
ANR	2478964	CallExpression	"gen_window_check1 ( dc , RRR_T )"		2477630	0					
ANR	2478965	Callee	gen_window_check1		2477630	0					
ANR	2478966	Identifier	gen_window_check1		2477630	0					
ANR	2478967	ArgumentList	dc		2477630	1					
ANR	2478968	Argument	dc		2477630	0					
ANR	2478969	Identifier	dc		2477630	0					
ANR	2478970	Argument	RRR_T		2477630	1					
ANR	2478971	Identifier	RRR_T		2477630	0					
ANR	2478972	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_T ] , cpu_SR [ PS ] )"	691:20:12127:12168	2477630	26	True				
ANR	2478973	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_T ] , cpu_SR [ PS ] )"		2477630	0					
ANR	2478974	Callee	tcg_gen_mov_i32		2477630	0					
ANR	2478975	Identifier	tcg_gen_mov_i32		2477630	0					
ANR	2478976	ArgumentList	cpu_R [ RRR_T ]		2477630	1					
ANR	2478977	Argument	cpu_R [ RRR_T ]		2477630	0					
ANR	2478978	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2478979	Identifier	cpu_R		2477630	0					
ANR	2478980	Identifier	RRR_T		2477630	1					
ANR	2478981	Argument	cpu_SR [ PS ]		2477630	1					
ANR	2478982	ArrayIndexing	cpu_SR [ PS ]		2477630	0					
ANR	2478983	Identifier	cpu_SR		2477630	0					
ANR	2478984	Identifier	PS		2477630	1					
ANR	2478985	ExpressionStatement	"tcg_gen_andi_i32 ( cpu_SR [ PS ] , cpu_SR [ PS ] , ~PS_INTLEVEL )"	693:20:12191:12245	2477630	27	True				
ANR	2478986	CallExpression	"tcg_gen_andi_i32 ( cpu_SR [ PS ] , cpu_SR [ PS ] , ~PS_INTLEVEL )"		2477630	0					
ANR	2478987	Callee	tcg_gen_andi_i32		2477630	0					
ANR	2478988	Identifier	tcg_gen_andi_i32		2477630	0					
ANR	2478989	ArgumentList	cpu_SR [ PS ]		2477630	1					
ANR	2478990	Argument	cpu_SR [ PS ]		2477630	0					
ANR	2478991	ArrayIndexing	cpu_SR [ PS ]		2477630	0					
ANR	2478992	Identifier	cpu_SR		2477630	0					
ANR	2478993	Identifier	PS		2477630	1					
ANR	2478994	Argument	cpu_SR [ PS ]		2477630	1					
ANR	2478995	ArrayIndexing	cpu_SR [ PS ]		2477630	0					
ANR	2478996	Identifier	cpu_SR		2477630	0					
ANR	2478997	Identifier	PS		2477630	1					
ANR	2478998	Argument	~PS_INTLEVEL		2477630	2					
ANR	2478999	Identifier	~PS_INTLEVEL		2477630	0					
ANR	2479000	ExpressionStatement	"tcg_gen_ori_i32 ( cpu_SR [ PS ] , cpu_SR [ PS ] , RRR_S )"	695:20:12268:12314	2477630	28	True				
ANR	2479001	CallExpression	"tcg_gen_ori_i32 ( cpu_SR [ PS ] , cpu_SR [ PS ] , RRR_S )"		2477630	0					
ANR	2479002	Callee	tcg_gen_ori_i32		2477630	0					
ANR	2479003	Identifier	tcg_gen_ori_i32		2477630	0					
ANR	2479004	ArgumentList	cpu_SR [ PS ]		2477630	1					
ANR	2479005	Argument	cpu_SR [ PS ]		2477630	0					
ANR	2479006	ArrayIndexing	cpu_SR [ PS ]		2477630	0					
ANR	2479007	Identifier	cpu_SR		2477630	0					
ANR	2479008	Identifier	PS		2477630	1					
ANR	2479009	Argument	cpu_SR [ PS ]		2477630	1					
ANR	2479010	ArrayIndexing	cpu_SR [ PS ]		2477630	0					
ANR	2479011	Identifier	cpu_SR		2477630	0					
ANR	2479012	Identifier	PS		2477630	1					
ANR	2479013	Argument	RRR_S		2477630	2					
ANR	2479014	Identifier	RRR_S		2477630	0					
ANR	2479015	ExpressionStatement	gen_helper_check_interrupts ( cpu_env )	697:20:12337:12373	2477630	29	True				
ANR	2479016	CallExpression	gen_helper_check_interrupts ( cpu_env )		2477630	0					
ANR	2479017	Callee	gen_helper_check_interrupts		2477630	0					
ANR	2479018	Identifier	gen_helper_check_interrupts		2477630	0					
ANR	2479019	ArgumentList	cpu_env		2477630	1					
ANR	2479020	Argument	cpu_env		2477630	0					
ANR	2479021	Identifier	cpu_env		2477630	0					
ANR	2479022	ExpressionStatement	"gen_jumpi_check_loop_end ( dc , 0 )"	699:20:12396:12427	2477630	30	True				
ANR	2479023	CallExpression	"gen_jumpi_check_loop_end ( dc , 0 )"		2477630	0					
ANR	2479024	Callee	gen_jumpi_check_loop_end		2477630	0					
ANR	2479025	Identifier	gen_jumpi_check_loop_end		2477630	0					
ANR	2479026	ArgumentList	dc		2477630	1					
ANR	2479027	Argument	dc		2477630	0					
ANR	2479028	Identifier	dc		2477630	0					
ANR	2479029	Argument	0		2477630	1					
ANR	2479030	PrimaryExpression	0		2477630	0					
ANR	2479031	BreakStatement	break ;	701:20:12450:12455	2477630	31	True				
ANR	2479032	Label	case 7 :	705:16:12476:12482	2477630	32	True				
ANR	2479033	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_INTERRUPT )	707:20:12516:12551	2477630	33	True				
ANR	2479034	CallExpression	HAS_OPTION ( XTENSA_OPTION_INTERRUPT )		2477630	0					
ANR	2479035	Callee	HAS_OPTION		2477630	0					
ANR	2479036	Identifier	HAS_OPTION		2477630	0					
ANR	2479037	ArgumentList	XTENSA_OPTION_INTERRUPT		2477630	1					
ANR	2479038	Argument	XTENSA_OPTION_INTERRUPT		2477630	0					
ANR	2479039	Identifier	XTENSA_OPTION_INTERRUPT		2477630	0					
ANR	2479040	ExpressionStatement	gen_check_privilege ( dc )	709:20:12574:12597	2477630	34	True				
ANR	2479041	CallExpression	gen_check_privilege ( dc )		2477630	0					
ANR	2479042	Callee	gen_check_privilege		2477630	0					
ANR	2479043	Identifier	gen_check_privilege		2477630	0					
ANR	2479044	ArgumentList	dc		2477630	1					
ANR	2479045	Argument	dc		2477630	0					
ANR	2479046	Identifier	dc		2477630	0					
ANR	2479047	ExpressionStatement	"gen_waiti ( dc , RRR_S )"	711:20:12620:12640	2477630	35	True				
ANR	2479048	CallExpression	"gen_waiti ( dc , RRR_S )"		2477630	0					
ANR	2479049	Callee	gen_waiti		2477630	0					
ANR	2479050	Identifier	gen_waiti		2477630	0					
ANR	2479051	ArgumentList	dc		2477630	1					
ANR	2479052	Argument	dc		2477630	0					
ANR	2479053	Identifier	dc		2477630	0					
ANR	2479054	Argument	RRR_S		2477630	1					
ANR	2479055	Identifier	RRR_S		2477630	0					
ANR	2479056	BreakStatement	break ;	713:20:12663:12668	2477630	36	True				
ANR	2479057	Label	case 8 :	717:16:12689:12695	2477630	37	True				
ANR	2479058	Label	case 9 :	719:16:12724:12730	2477630	38	True				
ANR	2479059	Label	case 10 :	721:16:12759:12766	2477630	39	True				
ANR	2479060	Label	case 11 :	723:16:12795:12802	2477630	40	True				
ANR	2479061	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )	725:20:12835:12868	2477630	41	True				
ANR	2479062	CallExpression	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )		2477630	0					
ANR	2479063	Callee	HAS_OPTION		2477630	0					
ANR	2479064	Identifier	HAS_OPTION		2477630	0					
ANR	2479065	ArgumentList	XTENSA_OPTION_BOOLEAN		2477630	1					
ANR	2479066	Argument	XTENSA_OPTION_BOOLEAN		2477630	0					
ANR	2479067	Identifier	XTENSA_OPTION_BOOLEAN		2477630	0					
ANR	2479068	CompoundStatement		733:24:13056:13089	2477630	42					
ANR	2479069	Statement	const	729:24:12918:12922	2477630	0	True				
ANR	2479070	IdentifierDeclStatement	unsigned shift = ( RRR_R & 2 ) ? 8 : 4 ;	729:30:12924:12960	2477630	1	True				
ANR	2479071	IdentifierDecl	shift = ( RRR_R & 2 ) ? 8 : 4		2477630	0					
ANR	2479072	IdentifierDeclType	unsigned		2477630	0					
ANR	2479073	Identifier	shift		2477630	1					
ANR	2479074	AssignmentExpression	shift = ( RRR_R & 2 ) ? 8 : 4		2477630	2		=			
ANR	2479075	Identifier	shift		2477630	0					
ANR	2479076	ConditionalExpression	( RRR_R & 2 ) ? 8 : 4		2477630	1					
ANR	2479077	Condition	RRR_R & 2		2477630	0					
ANR	2479078	BitAndExpression	RRR_R & 2		2477630	0		&			
ANR	2479079	Identifier	RRR_R		2477630	0					
ANR	2479080	PrimaryExpression	2		2477630	1					
ANR	2479081	PrimaryExpression	8		2477630	1					
ANR	2479082	PrimaryExpression	4		2477630	2					
ANR	2479083	IdentifierDeclStatement	TCGv_i32 mask = tcg_const_i32 ( ( ( 1 << shift ) - 1 ) << RRR_S ) ;	731:24:12987:13079	2477630	2	True				
ANR	2479084	IdentifierDecl	mask = tcg_const_i32 ( ( ( 1 << shift ) - 1 ) << RRR_S )		2477630	0					
ANR	2479085	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2479086	Identifier	mask		2477630	1					
ANR	2479087	AssignmentExpression	mask = tcg_const_i32 ( ( ( 1 << shift ) - 1 ) << RRR_S )		2477630	2		=			
ANR	2479088	Identifier	mask		2477630	0					
ANR	2479089	CallExpression	tcg_const_i32 ( ( ( 1 << shift ) - 1 ) << RRR_S )		2477630	1					
ANR	2479090	Callee	tcg_const_i32		2477630	0					
ANR	2479091	Identifier	tcg_const_i32		2477630	0					
ANR	2479092	ArgumentList	( ( 1 << shift ) - 1 ) << RRR_S		2477630	1					
ANR	2479093	Argument	( ( 1 << shift ) - 1 ) << RRR_S		2477630	0					
ANR	2479094	ShiftExpression	( ( 1 << shift ) - 1 ) << RRR_S		2477630	0		<<			
ANR	2479095	AdditiveExpression	( 1 << shift ) - 1		2477630	0		-			
ANR	2479096	ShiftExpression	1 << shift		2477630	0		<<			
ANR	2479097	PrimaryExpression	1		2477630	0					
ANR	2479098	Identifier	shift		2477630	1					
ANR	2479099	PrimaryExpression	1		2477630	1					
ANR	2479100	Identifier	RRR_S		2477630	1					
ANR	2479101	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	735:24:13106:13139	2477630	3	True				
ANR	2479102	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2477630	0					
ANR	2479103	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2479104	Identifier	tmp		2477630	1					
ANR	2479105	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2477630	2		=			
ANR	2479106	Identifier	tmp		2477630	0					
ANR	2479107	CallExpression	tcg_temp_new_i32 ( )		2477630	1					
ANR	2479108	Callee	tcg_temp_new_i32		2477630	0					
ANR	2479109	Identifier	tcg_temp_new_i32		2477630	0					
ANR	2479110	ArgumentList			2477630	1					
ANR	2479111	ExpressionStatement	"tcg_gen_and_i32 ( tmp , cpu_SR [ BR ] , mask )"	739:24:13168:13206	2477630	4	True				
ANR	2479112	CallExpression	"tcg_gen_and_i32 ( tmp , cpu_SR [ BR ] , mask )"		2477630	0					
ANR	2479113	Callee	tcg_gen_and_i32		2477630	0					
ANR	2479114	Identifier	tcg_gen_and_i32		2477630	0					
ANR	2479115	ArgumentList	tmp		2477630	1					
ANR	2479116	Argument	tmp		2477630	0					
ANR	2479117	Identifier	tmp		2477630	0					
ANR	2479118	Argument	cpu_SR [ BR ]		2477630	1					
ANR	2479119	ArrayIndexing	cpu_SR [ BR ]		2477630	0					
ANR	2479120	Identifier	cpu_SR		2477630	0					
ANR	2479121	Identifier	BR		2477630	1					
ANR	2479122	Argument	mask		2477630	2					
ANR	2479123	Identifier	mask		2477630	0					
ANR	2479124	IfStatement	if ( RRR_R & 1 )		2477630	5					
ANR	2479125	Condition	RRR_R & 1	741:28:13237:13245	2477630	0	True				
ANR	2479126	BitAndExpression	RRR_R & 1		2477630	0		&			
ANR	2479127	Identifier	RRR_R		2477630	0					
ANR	2479128	PrimaryExpression	1		2477630	1					
ANR	2479129	CompoundStatement		739:39:13198:13198	2477630	1					
ANR	2479130	ExpressionStatement	"tcg_gen_addi_i32 ( tmp , tmp , 1 << RRR_S )"	743:28:13287:13325	2477630	0	True				
ANR	2479131	CallExpression	"tcg_gen_addi_i32 ( tmp , tmp , 1 << RRR_S )"		2477630	0					
ANR	2479132	Callee	tcg_gen_addi_i32		2477630	0					
ANR	2479133	Identifier	tcg_gen_addi_i32		2477630	0					
ANR	2479134	ArgumentList	tmp		2477630	1					
ANR	2479135	Argument	tmp		2477630	0					
ANR	2479136	Identifier	tmp		2477630	0					
ANR	2479137	Argument	tmp		2477630	1					
ANR	2479138	Identifier	tmp		2477630	0					
ANR	2479139	Argument	1 << RRR_S		2477630	2					
ANR	2479140	ShiftExpression	1 << RRR_S		2477630	0		<<			
ANR	2479141	PrimaryExpression	1		2477630	0					
ANR	2479142	Identifier	RRR_S		2477630	1					
ANR	2479143	ElseStatement	else		2477630	0					
ANR	2479144	CompoundStatement		743:31:13309:13309	2477630	0					
ANR	2479145	ExpressionStatement	"tcg_gen_add_i32 ( tmp , tmp , mask )"	747:28:13398:13429	2477630	0	True				
ANR	2479146	CallExpression	"tcg_gen_add_i32 ( tmp , tmp , mask )"		2477630	0					
ANR	2479147	Callee	tcg_gen_add_i32		2477630	0					
ANR	2479148	Identifier	tcg_gen_add_i32		2477630	0					
ANR	2479149	ArgumentList	tmp		2477630	1					
ANR	2479150	Argument	tmp		2477630	0					
ANR	2479151	Identifier	tmp		2477630	0					
ANR	2479152	Argument	tmp		2477630	1					
ANR	2479153	Identifier	tmp		2477630	0					
ANR	2479154	Argument	mask		2477630	2					
ANR	2479155	Identifier	mask		2477630	0					
ANR	2479156	ExpressionStatement	"tcg_gen_shri_i32 ( tmp , tmp , RRR_S + shift )"	751:24:13483:13524	2477630	6	True				
ANR	2479157	CallExpression	"tcg_gen_shri_i32 ( tmp , tmp , RRR_S + shift )"		2477630	0					
ANR	2479158	Callee	tcg_gen_shri_i32		2477630	0					
ANR	2479159	Identifier	tcg_gen_shri_i32		2477630	0					
ANR	2479160	ArgumentList	tmp		2477630	1					
ANR	2479161	Argument	tmp		2477630	0					
ANR	2479162	Identifier	tmp		2477630	0					
ANR	2479163	Argument	tmp		2477630	1					
ANR	2479164	Identifier	tmp		2477630	0					
ANR	2479165	Argument	RRR_S + shift		2477630	2					
ANR	2479166	AdditiveExpression	RRR_S + shift		2477630	0		+			
ANR	2479167	Identifier	RRR_S		2477630	0					
ANR	2479168	Identifier	shift		2477630	1					
ANR	2479169	ExpressionStatement	"tcg_gen_deposit_i32 ( cpu_SR [ BR ] , cpu_SR [ BR ] , tmp , RRR_T , 1 )"	753:24:13551:13642	2477630	7	True				
ANR	2479170	CallExpression	"tcg_gen_deposit_i32 ( cpu_SR [ BR ] , cpu_SR [ BR ] , tmp , RRR_T , 1 )"		2477630	0					
ANR	2479171	Callee	tcg_gen_deposit_i32		2477630	0					
ANR	2479172	Identifier	tcg_gen_deposit_i32		2477630	0					
ANR	2479173	ArgumentList	cpu_SR [ BR ]		2477630	1					
ANR	2479174	Argument	cpu_SR [ BR ]		2477630	0					
ANR	2479175	ArrayIndexing	cpu_SR [ BR ]		2477630	0					
ANR	2479176	Identifier	cpu_SR		2477630	0					
ANR	2479177	Identifier	BR		2477630	1					
ANR	2479178	Argument	cpu_SR [ BR ]		2477630	1					
ANR	2479179	ArrayIndexing	cpu_SR [ BR ]		2477630	0					
ANR	2479180	Identifier	cpu_SR		2477630	0					
ANR	2479181	Identifier	BR		2477630	1					
ANR	2479182	Argument	tmp		2477630	2					
ANR	2479183	Identifier	tmp		2477630	0					
ANR	2479184	Argument	RRR_T		2477630	3					
ANR	2479185	Identifier	RRR_T		2477630	0					
ANR	2479186	Argument	1		2477630	4					
ANR	2479187	PrimaryExpression	1		2477630	0					
ANR	2479188	ExpressionStatement	tcg_temp_free ( mask )	757:24:13669:13688	2477630	8	True				
ANR	2479189	CallExpression	tcg_temp_free ( mask )		2477630	0					
ANR	2479190	Callee	tcg_temp_free		2477630	0					
ANR	2479191	Identifier	tcg_temp_free		2477630	0					
ANR	2479192	ArgumentList	mask		2477630	1					
ANR	2479193	Argument	mask		2477630	0					
ANR	2479194	Identifier	mask		2477630	0					
ANR	2479195	ExpressionStatement	tcg_temp_free ( tmp )	759:24:13715:13733	2477630	9	True				
ANR	2479196	CallExpression	tcg_temp_free ( tmp )		2477630	0					
ANR	2479197	Callee	tcg_temp_free		2477630	0					
ANR	2479198	Identifier	tcg_temp_free		2477630	0					
ANR	2479199	ArgumentList	tmp		2477630	1					
ANR	2479200	Argument	tmp		2477630	0					
ANR	2479201	Identifier	tmp		2477630	0					
ANR	2479202	BreakStatement	break ;	763:20:13779:13784	2477630	43	True				
ANR	2479203	Label	default :	767:16:13805:13812	2477630	44	True				
ANR	2479204	Identifier	default		2477630	0					
ANR	2479205	ExpressionStatement	RESERVED ( )	769:20:13848:13858	2477630	45	True				
ANR	2479206	CallExpression	RESERVED ( )		2477630	0					
ANR	2479207	Callee	RESERVED		2477630	0					
ANR	2479208	Identifier	RESERVED		2477630	0					
ANR	2479209	ArgumentList			2477630	1					
ANR	2479210	BreakStatement	break ;	771:20:13881:13886	2477630	46	True				
ANR	2479211	BreakStatement	break ;	777:16:13926:13931	2477630	3	True				
ANR	2479212	Label	case 1 :	781:12:13948:13954	2477630	4	True				
ANR	2479213	ExpressionStatement	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	783:16:13981:14023	2477630	5	True				
ANR	2479214	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2477630	0					
ANR	2479215	Callee	gen_window_check3		2477630	0					
ANR	2479216	Identifier	gen_window_check3		2477630	0					
ANR	2479217	ArgumentList	dc		2477630	1					
ANR	2479218	Argument	dc		2477630	0					
ANR	2479219	Identifier	dc		2477630	0					
ANR	2479220	Argument	RRR_R		2477630	1					
ANR	2479221	Identifier	RRR_R		2477630	0					
ANR	2479222	Argument	RRR_S		2477630	2					
ANR	2479223	Identifier	RRR_S		2477630	0					
ANR	2479224	Argument	RRR_T		2477630	3					
ANR	2479225	Identifier	RRR_T		2477630	0					
ANR	2479226	ExpressionStatement	"tcg_gen_and_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	785:16:14042:14099	2477630	6	True				
ANR	2479227	CallExpression	"tcg_gen_and_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2477630	0					
ANR	2479228	Callee	tcg_gen_and_i32		2477630	0					
ANR	2479229	Identifier	tcg_gen_and_i32		2477630	0					
ANR	2479230	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2479231	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2479232	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2479233	Identifier	cpu_R		2477630	0					
ANR	2479234	Identifier	RRR_R		2477630	1					
ANR	2479235	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2479236	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2479237	Identifier	cpu_R		2477630	0					
ANR	2479238	Identifier	RRR_S		2477630	1					
ANR	2479239	Argument	cpu_R [ RRR_T ]		2477630	2					
ANR	2479240	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2479241	Identifier	cpu_R		2477630	0					
ANR	2479242	Identifier	RRR_T		2477630	1					
ANR	2479243	BreakStatement	break ;	787:16:14118:14123	2477630	7	True				
ANR	2479244	Label	case 2 :	791:12:14140:14146	2477630	8	True				
ANR	2479245	ExpressionStatement	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	793:16:14172:14214	2477630	9	True				
ANR	2479246	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2477630	0					
ANR	2479247	Callee	gen_window_check3		2477630	0					
ANR	2479248	Identifier	gen_window_check3		2477630	0					
ANR	2479249	ArgumentList	dc		2477630	1					
ANR	2479250	Argument	dc		2477630	0					
ANR	2479251	Identifier	dc		2477630	0					
ANR	2479252	Argument	RRR_R		2477630	1					
ANR	2479253	Identifier	RRR_R		2477630	0					
ANR	2479254	Argument	RRR_S		2477630	2					
ANR	2479255	Identifier	RRR_S		2477630	0					
ANR	2479256	Argument	RRR_T		2477630	3					
ANR	2479257	Identifier	RRR_T		2477630	0					
ANR	2479258	ExpressionStatement	"tcg_gen_or_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	795:16:14233:14289	2477630	10	True				
ANR	2479259	CallExpression	"tcg_gen_or_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2477630	0					
ANR	2479260	Callee	tcg_gen_or_i32		2477630	0					
ANR	2479261	Identifier	tcg_gen_or_i32		2477630	0					
ANR	2479262	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2479263	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2479264	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2479265	Identifier	cpu_R		2477630	0					
ANR	2479266	Identifier	RRR_R		2477630	1					
ANR	2479267	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2479268	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2479269	Identifier	cpu_R		2477630	0					
ANR	2479270	Identifier	RRR_S		2477630	1					
ANR	2479271	Argument	cpu_R [ RRR_T ]		2477630	2					
ANR	2479272	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2479273	Identifier	cpu_R		2477630	0					
ANR	2479274	Identifier	RRR_T		2477630	1					
ANR	2479275	BreakStatement	break ;	797:16:14308:14313	2477630	11	True				
ANR	2479276	Label	case 3 :	801:12:14330:14336	2477630	12	True				
ANR	2479277	ExpressionStatement	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	803:16:14363:14405	2477630	13	True				
ANR	2479278	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2477630	0					
ANR	2479279	Callee	gen_window_check3		2477630	0					
ANR	2479280	Identifier	gen_window_check3		2477630	0					
ANR	2479281	ArgumentList	dc		2477630	1					
ANR	2479282	Argument	dc		2477630	0					
ANR	2479283	Identifier	dc		2477630	0					
ANR	2479284	Argument	RRR_R		2477630	1					
ANR	2479285	Identifier	RRR_R		2477630	0					
ANR	2479286	Argument	RRR_S		2477630	2					
ANR	2479287	Identifier	RRR_S		2477630	0					
ANR	2479288	Argument	RRR_T		2477630	3					
ANR	2479289	Identifier	RRR_T		2477630	0					
ANR	2479290	ExpressionStatement	"tcg_gen_xor_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	805:16:14424:14481	2477630	14	True				
ANR	2479291	CallExpression	"tcg_gen_xor_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2477630	0					
ANR	2479292	Callee	tcg_gen_xor_i32		2477630	0					
ANR	2479293	Identifier	tcg_gen_xor_i32		2477630	0					
ANR	2479294	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2479295	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2479296	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2479297	Identifier	cpu_R		2477630	0					
ANR	2479298	Identifier	RRR_R		2477630	1					
ANR	2479299	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2479300	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2479301	Identifier	cpu_R		2477630	0					
ANR	2479302	Identifier	RRR_S		2477630	1					
ANR	2479303	Argument	cpu_R [ RRR_T ]		2477630	2					
ANR	2479304	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2479305	Identifier	cpu_R		2477630	0					
ANR	2479306	Identifier	RRR_T		2477630	1					
ANR	2479307	BreakStatement	break ;	807:16:14500:14505	2477630	15	True				
ANR	2479308	Label	case 4 :	811:12:14522:14528	2477630	16	True				
ANR	2479309	SwitchStatement	switch ( RRR_R )		2477630	17					
ANR	2479310	Condition	RRR_R	813:24:14563:14567	2477630	0	True				
ANR	2479311	Identifier	RRR_R		2477630	0					
ANR	2479312	CompoundStatement		811:31:14520:14520	2477630	1					
ANR	2479313	Label	case 0 :	815:16:14589:14595	2477630	0	True				
ANR	2479314	ExpressionStatement	"gen_window_check1 ( dc , RRR_S )"	817:20:14626:14654	2477630	1	True				
ANR	2479315	CallExpression	"gen_window_check1 ( dc , RRR_S )"		2477630	0					
ANR	2479316	Callee	gen_window_check1		2477630	0					
ANR	2479317	Identifier	gen_window_check1		2477630	0					
ANR	2479318	ArgumentList	dc		2477630	1					
ANR	2479319	Argument	dc		2477630	0					
ANR	2479320	Identifier	dc		2477630	0					
ANR	2479321	Argument	RRR_S		2477630	1					
ANR	2479322	Identifier	RRR_S		2477630	0					
ANR	2479323	ExpressionStatement	"gen_right_shift_sar ( dc , cpu_R [ RRR_S ] )"	819:20:14677:14714	2477630	2	True				
ANR	2479324	CallExpression	"gen_right_shift_sar ( dc , cpu_R [ RRR_S ] )"		2477630	0					
ANR	2479325	Callee	gen_right_shift_sar		2477630	0					
ANR	2479326	Identifier	gen_right_shift_sar		2477630	0					
ANR	2479327	ArgumentList	dc		2477630	1					
ANR	2479328	Argument	dc		2477630	0					
ANR	2479329	Identifier	dc		2477630	0					
ANR	2479330	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2479331	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2479332	Identifier	cpu_R		2477630	0					
ANR	2479333	Identifier	RRR_S		2477630	1					
ANR	2479334	BreakStatement	break ;	821:20:14737:14742	2477630	3	True				
ANR	2479335	Label	case 1 :	825:16:14763:14769	2477630	4	True				
ANR	2479336	ExpressionStatement	"gen_window_check1 ( dc , RRR_S )"	827:20:14800:14828	2477630	5	True				
ANR	2479337	CallExpression	"gen_window_check1 ( dc , RRR_S )"		2477630	0					
ANR	2479338	Callee	gen_window_check1		2477630	0					
ANR	2479339	Identifier	gen_window_check1		2477630	0					
ANR	2479340	ArgumentList	dc		2477630	1					
ANR	2479341	Argument	dc		2477630	0					
ANR	2479342	Identifier	dc		2477630	0					
ANR	2479343	Argument	RRR_S		2477630	1					
ANR	2479344	Identifier	RRR_S		2477630	0					
ANR	2479345	ExpressionStatement	"gen_left_shift_sar ( dc , cpu_R [ RRR_S ] )"	829:20:14851:14887	2477630	6	True				
ANR	2479346	CallExpression	"gen_left_shift_sar ( dc , cpu_R [ RRR_S ] )"		2477630	0					
ANR	2479347	Callee	gen_left_shift_sar		2477630	0					
ANR	2479348	Identifier	gen_left_shift_sar		2477630	0					
ANR	2479349	ArgumentList	dc		2477630	1					
ANR	2479350	Argument	dc		2477630	0					
ANR	2479351	Identifier	dc		2477630	0					
ANR	2479352	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2479353	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2479354	Identifier	cpu_R		2477630	0					
ANR	2479355	Identifier	RRR_S		2477630	1					
ANR	2479356	BreakStatement	break ;	831:20:14910:14915	2477630	7	True				
ANR	2479357	Label	case 2 :	835:16:14936:14942	2477630	8	True				
ANR	2479358	ExpressionStatement	"gen_window_check1 ( dc , RRR_S )"	837:20:14975:15003	2477630	9	True				
ANR	2479359	CallExpression	"gen_window_check1 ( dc , RRR_S )"		2477630	0					
ANR	2479360	Callee	gen_window_check1		2477630	0					
ANR	2479361	Identifier	gen_window_check1		2477630	0					
ANR	2479362	ArgumentList	dc		2477630	1					
ANR	2479363	Argument	dc		2477630	0					
ANR	2479364	Identifier	dc		2477630	0					
ANR	2479365	Argument	RRR_S		2477630	1					
ANR	2479366	Identifier	RRR_S		2477630	0					
ANR	2479367	CompoundStatement		839:24:15003:15036	2477630	10					
ANR	2479368	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	841:24:15053:15086	2477630	0	True				
ANR	2479369	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2477630	0					
ANR	2479370	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2479371	Identifier	tmp		2477630	1					
ANR	2479372	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2477630	2		=			
ANR	2479373	Identifier	tmp		2477630	0					
ANR	2479374	CallExpression	tcg_temp_new_i32 ( )		2477630	1					
ANR	2479375	Callee	tcg_temp_new_i32		2477630	0					
ANR	2479376	Identifier	tcg_temp_new_i32		2477630	0					
ANR	2479377	ArgumentList			2477630	1					
ANR	2479378	ExpressionStatement	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , 3 )"	843:24:15113:15151	2477630	1	True				
ANR	2479379	CallExpression	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , 3 )"		2477630	0					
ANR	2479380	Callee	tcg_gen_shli_i32		2477630	0					
ANR	2479381	Identifier	tcg_gen_shli_i32		2477630	0					
ANR	2479382	ArgumentList	tmp		2477630	1					
ANR	2479383	Argument	tmp		2477630	0					
ANR	2479384	Identifier	tmp		2477630	0					
ANR	2479385	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2479386	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2479387	Identifier	cpu_R		2477630	0					
ANR	2479388	Identifier	RRR_S		2477630	1					
ANR	2479389	Argument	3		2477630	2					
ANR	2479390	PrimaryExpression	3		2477630	0					
ANR	2479391	ExpressionStatement	"gen_right_shift_sar ( dc , tmp )"	845:24:15178:15206	2477630	2	True				
ANR	2479392	CallExpression	"gen_right_shift_sar ( dc , tmp )"		2477630	0					
ANR	2479393	Callee	gen_right_shift_sar		2477630	0					
ANR	2479394	Identifier	gen_right_shift_sar		2477630	0					
ANR	2479395	ArgumentList	dc		2477630	1					
ANR	2479396	Argument	dc		2477630	0					
ANR	2479397	Identifier	dc		2477630	0					
ANR	2479398	Argument	tmp		2477630	1					
ANR	2479399	Identifier	tmp		2477630	0					
ANR	2479400	ExpressionStatement	tcg_temp_free ( tmp )	847:24:15233:15251	2477630	3	True				
ANR	2479401	CallExpression	tcg_temp_free ( tmp )		2477630	0					
ANR	2479402	Callee	tcg_temp_free		2477630	0					
ANR	2479403	Identifier	tcg_temp_free		2477630	0					
ANR	2479404	ArgumentList	tmp		2477630	1					
ANR	2479405	Argument	tmp		2477630	0					
ANR	2479406	Identifier	tmp		2477630	0					
ANR	2479407	BreakStatement	break ;	851:20:15297:15302	2477630	11	True				
ANR	2479408	Label	case 3 :	855:16:15323:15329	2477630	12	True				
ANR	2479409	ExpressionStatement	"gen_window_check1 ( dc , RRR_S )"	857:20:15362:15390	2477630	13	True				
ANR	2479410	CallExpression	"gen_window_check1 ( dc , RRR_S )"		2477630	0					
ANR	2479411	Callee	gen_window_check1		2477630	0					
ANR	2479412	Identifier	gen_window_check1		2477630	0					
ANR	2479413	ArgumentList	dc		2477630	1					
ANR	2479414	Argument	dc		2477630	0					
ANR	2479415	Identifier	dc		2477630	0					
ANR	2479416	Argument	RRR_S		2477630	1					
ANR	2479417	Identifier	RRR_S		2477630	0					
ANR	2479418	CompoundStatement		859:24:15390:15423	2477630	14					
ANR	2479419	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	861:24:15440:15473	2477630	0	True				
ANR	2479420	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2477630	0					
ANR	2479421	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2479422	Identifier	tmp		2477630	1					
ANR	2479423	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2477630	2		=			
ANR	2479424	Identifier	tmp		2477630	0					
ANR	2479425	CallExpression	tcg_temp_new_i32 ( )		2477630	1					
ANR	2479426	Callee	tcg_temp_new_i32		2477630	0					
ANR	2479427	Identifier	tcg_temp_new_i32		2477630	0					
ANR	2479428	ArgumentList			2477630	1					
ANR	2479429	ExpressionStatement	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , 3 )"	863:24:15500:15538	2477630	1	True				
ANR	2479430	CallExpression	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , 3 )"		2477630	0					
ANR	2479431	Callee	tcg_gen_shli_i32		2477630	0					
ANR	2479432	Identifier	tcg_gen_shli_i32		2477630	0					
ANR	2479433	ArgumentList	tmp		2477630	1					
ANR	2479434	Argument	tmp		2477630	0					
ANR	2479435	Identifier	tmp		2477630	0					
ANR	2479436	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2479437	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2479438	Identifier	cpu_R		2477630	0					
ANR	2479439	Identifier	RRR_S		2477630	1					
ANR	2479440	Argument	3		2477630	2					
ANR	2479441	PrimaryExpression	3		2477630	0					
ANR	2479442	ExpressionStatement	"gen_left_shift_sar ( dc , tmp )"	865:24:15565:15592	2477630	2	True				
ANR	2479443	CallExpression	"gen_left_shift_sar ( dc , tmp )"		2477630	0					
ANR	2479444	Callee	gen_left_shift_sar		2477630	0					
ANR	2479445	Identifier	gen_left_shift_sar		2477630	0					
ANR	2479446	ArgumentList	dc		2477630	1					
ANR	2479447	Argument	dc		2477630	0					
ANR	2479448	Identifier	dc		2477630	0					
ANR	2479449	Argument	tmp		2477630	1					
ANR	2479450	Identifier	tmp		2477630	0					
ANR	2479451	ExpressionStatement	tcg_temp_free ( tmp )	867:24:15619:15637	2477630	3	True				
ANR	2479452	CallExpression	tcg_temp_free ( tmp )		2477630	0					
ANR	2479453	Callee	tcg_temp_free		2477630	0					
ANR	2479454	Identifier	tcg_temp_free		2477630	0					
ANR	2479455	ArgumentList	tmp		2477630	1					
ANR	2479456	Argument	tmp		2477630	0					
ANR	2479457	Identifier	tmp		2477630	0					
ANR	2479458	BreakStatement	break ;	871:20:15683:15688	2477630	15	True				
ANR	2479459	Label	case 4 :	875:16:15709:15715	2477630	16	True				
ANR	2479460	CompoundStatement		877:24:15724:15814	2477630	17					
ANR	2479461	IdentifierDeclStatement	TCGv_i32 tmp = tcg_const_i32 ( RRR_S | ( ( RRR_T & 1 ) << 4 ) ) ;	879:24:15774:15864	2477630	0	True				
ANR	2479462	IdentifierDecl	tmp = tcg_const_i32 ( RRR_S | ( ( RRR_T & 1 ) << 4 ) )		2477630	0					
ANR	2479463	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2479464	Identifier	tmp		2477630	1					
ANR	2479465	AssignmentExpression	tmp = tcg_const_i32 ( RRR_S | ( ( RRR_T & 1 ) << 4 ) )		2477630	2		=			
ANR	2479466	Identifier	tmp		2477630	0					
ANR	2479467	CallExpression	tcg_const_i32 ( RRR_S | ( ( RRR_T & 1 ) << 4 ) )		2477630	1					
ANR	2479468	Callee	tcg_const_i32		2477630	0					
ANR	2479469	Identifier	tcg_const_i32		2477630	0					
ANR	2479470	ArgumentList	RRR_S | ( ( RRR_T & 1 ) << 4 )		2477630	1					
ANR	2479471	Argument	RRR_S | ( ( RRR_T & 1 ) << 4 )		2477630	0					
ANR	2479472	InclusiveOrExpression	RRR_S | ( ( RRR_T & 1 ) << 4 )		2477630	0		|			
ANR	2479473	Identifier	RRR_S		2477630	0					
ANR	2479474	ShiftExpression	( RRR_T & 1 ) << 4		2477630	1		<<			
ANR	2479475	BitAndExpression	RRR_T & 1		2477630	0		&			
ANR	2479476	Identifier	RRR_T		2477630	0					
ANR	2479477	PrimaryExpression	1		2477630	1					
ANR	2479478	PrimaryExpression	4		2477630	1					
ANR	2479479	ExpressionStatement	"gen_right_shift_sar ( dc , tmp )"	883:24:15891:15919	2477630	1	True				
ANR	2479480	CallExpression	"gen_right_shift_sar ( dc , tmp )"		2477630	0					
ANR	2479481	Callee	gen_right_shift_sar		2477630	0					
ANR	2479482	Identifier	gen_right_shift_sar		2477630	0					
ANR	2479483	ArgumentList	dc		2477630	1					
ANR	2479484	Argument	dc		2477630	0					
ANR	2479485	Identifier	dc		2477630	0					
ANR	2479486	Argument	tmp		2477630	1					
ANR	2479487	Identifier	tmp		2477630	0					
ANR	2479488	ExpressionStatement	tcg_temp_free ( tmp )	885:24:15946:15964	2477630	2	True				
ANR	2479489	CallExpression	tcg_temp_free ( tmp )		2477630	0					
ANR	2479490	Callee	tcg_temp_free		2477630	0					
ANR	2479491	Identifier	tcg_temp_free		2477630	0					
ANR	2479492	ArgumentList	tmp		2477630	1					
ANR	2479493	Argument	tmp		2477630	0					
ANR	2479494	Identifier	tmp		2477630	0					
ANR	2479495	BreakStatement	break ;	889:20:16010:16015	2477630	18	True				
ANR	2479496	Label	case 6 :	893:16:16036:16042	2477630	19	True				
ANR	2479497	ExpressionStatement	TBD ( )	895:20:16073:16078	2477630	20	True				
ANR	2479498	CallExpression	TBD ( )		2477630	0					
ANR	2479499	Callee	TBD		2477630	0					
ANR	2479500	Identifier	TBD		2477630	0					
ANR	2479501	ArgumentList			2477630	1					
ANR	2479502	BreakStatement	break ;	897:20:16101:16106	2477630	21	True				
ANR	2479503	Label	case 7 :	901:16:16127:16133	2477630	22	True				
ANR	2479504	ExpressionStatement	TBD ( )	903:20:16164:16169	2477630	23	True				
ANR	2479505	CallExpression	TBD ( )		2477630	0					
ANR	2479506	Callee	TBD		2477630	0					
ANR	2479507	Identifier	TBD		2477630	0					
ANR	2479508	ArgumentList			2477630	1					
ANR	2479509	BreakStatement	break ;	905:20:16192:16197	2477630	24	True				
ANR	2479510	Label	case 8 :	909:16:16218:16224	2477630	25	True				
ANR	2479511	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	911:20:16257:16300	2477630	26	True				
ANR	2479512	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2477630	0					
ANR	2479513	Callee	HAS_OPTION		2477630	0					
ANR	2479514	Identifier	HAS_OPTION		2477630	0					
ANR	2479515	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2477630	1					
ANR	2479516	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2477630	0					
ANR	2479517	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2477630	0					
ANR	2479518	ExpressionStatement	gen_check_privilege ( dc )	913:20:16323:16346	2477630	27	True				
ANR	2479519	CallExpression	gen_check_privilege ( dc )		2477630	0					
ANR	2479520	Callee	gen_check_privilege		2477630	0					
ANR	2479521	Identifier	gen_check_privilege		2477630	0					
ANR	2479522	ArgumentList	dc		2477630	1					
ANR	2479523	Argument	dc		2477630	0					
ANR	2479524	Identifier	dc		2477630	0					
ANR	2479525	CompoundStatement		915:24:16346:16448	2477630	28					
ANR	2479526	IdentifierDeclStatement	TCGv_i32 tmp = tcg_const_i32 ( RRR_T | ( ( RRR_T & 8 ) ? 0xfffffff0 : 0 ) ) ;	917:24:16396:16498	2477630	0	True				
ANR	2479527	IdentifierDecl	tmp = tcg_const_i32 ( RRR_T | ( ( RRR_T & 8 ) ? 0xfffffff0 : 0 ) )		2477630	0					
ANR	2479528	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2479529	Identifier	tmp		2477630	1					
ANR	2479530	AssignmentExpression	tmp = tcg_const_i32 ( RRR_T | ( ( RRR_T & 8 ) ? 0xfffffff0 : 0 ) )		2477630	2		=			
ANR	2479531	Identifier	tmp		2477630	0					
ANR	2479532	CallExpression	tcg_const_i32 ( RRR_T | ( ( RRR_T & 8 ) ? 0xfffffff0 : 0 ) )		2477630	1					
ANR	2479533	Callee	tcg_const_i32		2477630	0					
ANR	2479534	Identifier	tcg_const_i32		2477630	0					
ANR	2479535	ArgumentList	RRR_T | ( ( RRR_T & 8 ) ? 0xfffffff0 : 0 )		2477630	1					
ANR	2479536	Argument	RRR_T | ( ( RRR_T & 8 ) ? 0xfffffff0 : 0 )		2477630	0					
ANR	2479537	InclusiveOrExpression	RRR_T | ( ( RRR_T & 8 ) ? 0xfffffff0 : 0 )		2477630	0		|			
ANR	2479538	Identifier	RRR_T		2477630	0					
ANR	2479539	ConditionalExpression	( RRR_T & 8 ) ? 0xfffffff0 : 0		2477630	1					
ANR	2479540	Condition	RRR_T & 8		2477630	0					
ANR	2479541	BitAndExpression	RRR_T & 8		2477630	0		&			
ANR	2479542	Identifier	RRR_T		2477630	0					
ANR	2479543	PrimaryExpression	8		2477630	1					
ANR	2479544	PrimaryExpression	0xfffffff0		2477630	1					
ANR	2479545	PrimaryExpression	0		2477630	2					
ANR	2479546	ExpressionStatement	gen_helper_rotw ( tmp )	921:24:16525:16545	2477630	1	True				
ANR	2479547	CallExpression	gen_helper_rotw ( tmp )		2477630	0					
ANR	2479548	Callee	gen_helper_rotw		2477630	0					
ANR	2479549	Identifier	gen_helper_rotw		2477630	0					
ANR	2479550	ArgumentList	tmp		2477630	1					
ANR	2479551	Argument	tmp		2477630	0					
ANR	2479552	Identifier	tmp		2477630	0					
ANR	2479553	ExpressionStatement	tcg_temp_free ( tmp )	923:24:16572:16590	2477630	2	True				
ANR	2479554	CallExpression	tcg_temp_free ( tmp )		2477630	0					
ANR	2479555	Callee	tcg_temp_free		2477630	0					
ANR	2479556	Identifier	tcg_temp_free		2477630	0					
ANR	2479557	ArgumentList	tmp		2477630	1					
ANR	2479558	Argument	tmp		2477630	0					
ANR	2479559	Identifier	tmp		2477630	0					
ANR	2479560	ExpressionStatement	reset_used_window ( dc )	925:24:16617:16638	2477630	3	True				
ANR	2479561	CallExpression	reset_used_window ( dc )		2477630	0					
ANR	2479562	Callee	reset_used_window		2477630	0					
ANR	2479563	Identifier	reset_used_window		2477630	0					
ANR	2479564	ArgumentList	dc		2477630	1					
ANR	2479565	Argument	dc		2477630	0					
ANR	2479566	Identifier	dc		2477630	0					
ANR	2479567	BreakStatement	break ;	929:20:16684:16689	2477630	29	True				
ANR	2479568	Label	case 14 :	933:16:16710:16717	2477630	30	True				
ANR	2479569	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_MISC_OP_NSA )	935:20:16749:16786	2477630	31	True				
ANR	2479570	CallExpression	HAS_OPTION ( XTENSA_OPTION_MISC_OP_NSA )		2477630	0					
ANR	2479571	Callee	HAS_OPTION		2477630	0					
ANR	2479572	Identifier	HAS_OPTION		2477630	0					
ANR	2479573	ArgumentList	XTENSA_OPTION_MISC_OP_NSA		2477630	1					
ANR	2479574	Argument	XTENSA_OPTION_MISC_OP_NSA		2477630	0					
ANR	2479575	Identifier	XTENSA_OPTION_MISC_OP_NSA		2477630	0					
ANR	2479576	ExpressionStatement	"gen_window_check2 ( dc , RRR_S , RRR_T )"	937:20:16809:16844	2477630	32	True				
ANR	2479577	CallExpression	"gen_window_check2 ( dc , RRR_S , RRR_T )"		2477630	0					
ANR	2479578	Callee	gen_window_check2		2477630	0					
ANR	2479579	Identifier	gen_window_check2		2477630	0					
ANR	2479580	ArgumentList	dc		2477630	1					
ANR	2479581	Argument	dc		2477630	0					
ANR	2479582	Identifier	dc		2477630	0					
ANR	2479583	Argument	RRR_S		2477630	1					
ANR	2479584	Identifier	RRR_S		2477630	0					
ANR	2479585	Argument	RRR_T		2477630	2					
ANR	2479586	Identifier	RRR_T		2477630	0					
ANR	2479587	ExpressionStatement	"gen_helper_nsa ( cpu_R [ RRR_T ] , cpu_R [ RRR_S ] )"	939:20:16867:16909	2477630	33	True				
ANR	2479588	CallExpression	"gen_helper_nsa ( cpu_R [ RRR_T ] , cpu_R [ RRR_S ] )"		2477630	0					
ANR	2479589	Callee	gen_helper_nsa		2477630	0					
ANR	2479590	Identifier	gen_helper_nsa		2477630	0					
ANR	2479591	ArgumentList	cpu_R [ RRR_T ]		2477630	1					
ANR	2479592	Argument	cpu_R [ RRR_T ]		2477630	0					
ANR	2479593	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2479594	Identifier	cpu_R		2477630	0					
ANR	2479595	Identifier	RRR_T		2477630	1					
ANR	2479596	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2479597	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2479598	Identifier	cpu_R		2477630	0					
ANR	2479599	Identifier	RRR_S		2477630	1					
ANR	2479600	BreakStatement	break ;	941:20:16932:16937	2477630	34	True				
ANR	2479601	Label	case 15 :	945:16:16958:16965	2477630	35	True				
ANR	2479602	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_MISC_OP_NSA )	947:20:16998:17035	2477630	36	True				
ANR	2479603	CallExpression	HAS_OPTION ( XTENSA_OPTION_MISC_OP_NSA )		2477630	0					
ANR	2479604	Callee	HAS_OPTION		2477630	0					
ANR	2479605	Identifier	HAS_OPTION		2477630	0					
ANR	2479606	ArgumentList	XTENSA_OPTION_MISC_OP_NSA		2477630	1					
ANR	2479607	Argument	XTENSA_OPTION_MISC_OP_NSA		2477630	0					
ANR	2479608	Identifier	XTENSA_OPTION_MISC_OP_NSA		2477630	0					
ANR	2479609	ExpressionStatement	"gen_window_check2 ( dc , RRR_S , RRR_T )"	949:20:17058:17093	2477630	37	True				
ANR	2479610	CallExpression	"gen_window_check2 ( dc , RRR_S , RRR_T )"		2477630	0					
ANR	2479611	Callee	gen_window_check2		2477630	0					
ANR	2479612	Identifier	gen_window_check2		2477630	0					
ANR	2479613	ArgumentList	dc		2477630	1					
ANR	2479614	Argument	dc		2477630	0					
ANR	2479615	Identifier	dc		2477630	0					
ANR	2479616	Argument	RRR_S		2477630	1					
ANR	2479617	Identifier	RRR_S		2477630	0					
ANR	2479618	Argument	RRR_T		2477630	2					
ANR	2479619	Identifier	RRR_T		2477630	0					
ANR	2479620	ExpressionStatement	"gen_helper_nsau ( cpu_R [ RRR_T ] , cpu_R [ RRR_S ] )"	951:20:17116:17159	2477630	38	True				
ANR	2479621	CallExpression	"gen_helper_nsau ( cpu_R [ RRR_T ] , cpu_R [ RRR_S ] )"		2477630	0					
ANR	2479622	Callee	gen_helper_nsau		2477630	0					
ANR	2479623	Identifier	gen_helper_nsau		2477630	0					
ANR	2479624	ArgumentList	cpu_R [ RRR_T ]		2477630	1					
ANR	2479625	Argument	cpu_R [ RRR_T ]		2477630	0					
ANR	2479626	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2479627	Identifier	cpu_R		2477630	0					
ANR	2479628	Identifier	RRR_T		2477630	1					
ANR	2479629	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2479630	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2479631	Identifier	cpu_R		2477630	0					
ANR	2479632	Identifier	RRR_S		2477630	1					
ANR	2479633	BreakStatement	break ;	953:20:17182:17187	2477630	39	True				
ANR	2479634	Label	default :	957:16:17208:17215	2477630	40	True				
ANR	2479635	Identifier	default		2477630	0					
ANR	2479636	ExpressionStatement	RESERVED ( )	959:20:17251:17261	2477630	41	True				
ANR	2479637	CallExpression	RESERVED ( )		2477630	0					
ANR	2479638	Callee	RESERVED		2477630	0					
ANR	2479639	Identifier	RESERVED		2477630	0					
ANR	2479640	ArgumentList			2477630	1					
ANR	2479641	BreakStatement	break ;	961:20:17284:17289	2477630	42	True				
ANR	2479642	BreakStatement	break ;	965:16:17327:17332	2477630	18	True				
ANR	2479643	Label	case 5 :	969:12:17349:17355	2477630	19	True				
ANR	2479644	ExpressionStatement	HAS_OPTION_BITS ( XTENSA_OPTION_BIT ( XTENSA_OPTION_MMU ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_PROTECTION ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_TRANSLATION ) )	971:16:17382:17618	2477630	20	True				
ANR	2479645	CallExpression	HAS_OPTION_BITS ( XTENSA_OPTION_BIT ( XTENSA_OPTION_MMU ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_PROTECTION ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_TRANSLATION ) )		2477630	0					
ANR	2479646	Callee	HAS_OPTION_BITS		2477630	0					
ANR	2479647	Identifier	HAS_OPTION_BITS		2477630	0					
ANR	2479648	ArgumentList	XTENSA_OPTION_BIT ( XTENSA_OPTION_MMU ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_PROTECTION ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_TRANSLATION )		2477630	1					
ANR	2479649	Argument	XTENSA_OPTION_BIT ( XTENSA_OPTION_MMU ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_PROTECTION ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_TRANSLATION )		2477630	0					
ANR	2479650	InclusiveOrExpression	XTENSA_OPTION_BIT ( XTENSA_OPTION_MMU ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_PROTECTION ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_TRANSLATION )		2477630	0		|			
ANR	2479651	CallExpression	XTENSA_OPTION_BIT ( XTENSA_OPTION_MMU )		2477630	0					
ANR	2479652	Callee	XTENSA_OPTION_BIT		2477630	0					
ANR	2479653	Identifier	XTENSA_OPTION_BIT		2477630	0					
ANR	2479654	ArgumentList	XTENSA_OPTION_MMU		2477630	1					
ANR	2479655	Argument	XTENSA_OPTION_MMU		2477630	0					
ANR	2479656	Identifier	XTENSA_OPTION_MMU		2477630	0					
ANR	2479657	InclusiveOrExpression	XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_PROTECTION ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_TRANSLATION )		2477630	1		|			
ANR	2479658	CallExpression	XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_PROTECTION )		2477630	0					
ANR	2479659	Callee	XTENSA_OPTION_BIT		2477630	0					
ANR	2479660	Identifier	XTENSA_OPTION_BIT		2477630	0					
ANR	2479661	ArgumentList	XTENSA_OPTION_REGION_PROTECTION		2477630	1					
ANR	2479662	Argument	XTENSA_OPTION_REGION_PROTECTION		2477630	0					
ANR	2479663	Identifier	XTENSA_OPTION_REGION_PROTECTION		2477630	0					
ANR	2479664	CallExpression	XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_TRANSLATION )		2477630	1					
ANR	2479665	Callee	XTENSA_OPTION_BIT		2477630	0					
ANR	2479666	Identifier	XTENSA_OPTION_BIT		2477630	0					
ANR	2479667	ArgumentList	XTENSA_OPTION_REGION_TRANSLATION		2477630	1					
ANR	2479668	Argument	XTENSA_OPTION_REGION_TRANSLATION		2477630	0					
ANR	2479669	Identifier	XTENSA_OPTION_REGION_TRANSLATION		2477630	0					
ANR	2479670	ExpressionStatement	gen_check_privilege ( dc )	979:16:17637:17660	2477630	21	True				
ANR	2479671	CallExpression	gen_check_privilege ( dc )		2477630	0					
ANR	2479672	Callee	gen_check_privilege		2477630	0					
ANR	2479673	Identifier	gen_check_privilege		2477630	0					
ANR	2479674	ArgumentList	dc		2477630	1					
ANR	2479675	Argument	dc		2477630	0					
ANR	2479676	Identifier	dc		2477630	0					
ANR	2479677	ExpressionStatement	"gen_window_check2 ( dc , RRR_S , RRR_T )"	981:16:17679:17714	2477630	22	True				
ANR	2479678	CallExpression	"gen_window_check2 ( dc , RRR_S , RRR_T )"		2477630	0					
ANR	2479679	Callee	gen_window_check2		2477630	0					
ANR	2479680	Identifier	gen_window_check2		2477630	0					
ANR	2479681	ArgumentList	dc		2477630	1					
ANR	2479682	Argument	dc		2477630	0					
ANR	2479683	Identifier	dc		2477630	0					
ANR	2479684	Argument	RRR_S		2477630	1					
ANR	2479685	Identifier	RRR_S		2477630	0					
ANR	2479686	Argument	RRR_T		2477630	2					
ANR	2479687	Identifier	RRR_T		2477630	0					
ANR	2479688	CompoundStatement		983:20:17706:17753	2477630	23					
ANR	2479689	IdentifierDeclStatement	TCGv_i32 dtlb = tcg_const_i32 ( ( RRR_R & 8 ) != 0 ) ;	985:20:17756:17803	2477630	0	True				
ANR	2479690	IdentifierDecl	dtlb = tcg_const_i32 ( ( RRR_R & 8 ) != 0 )		2477630	0					
ANR	2479691	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2479692	Identifier	dtlb		2477630	1					
ANR	2479693	AssignmentExpression	dtlb = tcg_const_i32 ( ( RRR_R & 8 ) != 0 )		2477630	2		=			
ANR	2479694	Identifier	dtlb		2477630	0					
ANR	2479695	CallExpression	tcg_const_i32 ( ( RRR_R & 8 ) != 0 )		2477630	1					
ANR	2479696	Callee	tcg_const_i32		2477630	0					
ANR	2479697	Identifier	tcg_const_i32		2477630	0					
ANR	2479698	ArgumentList	( RRR_R & 8 ) != 0		2477630	1					
ANR	2479699	Argument	( RRR_R & 8 ) != 0		2477630	0					
ANR	2479700	EqualityExpression	( RRR_R & 8 ) != 0		2477630	0		!=			
ANR	2479701	BitAndExpression	RRR_R & 8		2477630	0		&			
ANR	2479702	Identifier	RRR_R		2477630	0					
ANR	2479703	PrimaryExpression	8		2477630	1					
ANR	2479704	PrimaryExpression	0		2477630	1					
ANR	2479705	SwitchStatement	switch ( RRR_R & 7 )		2477630	1					
ANR	2479706	Condition	RRR_R & 7	989:28:17836:17844	2477630	0	True				
ANR	2479707	BitAndExpression	RRR_R & 7		2477630	0		&			
ANR	2479708	Identifier	RRR_R		2477630	0					
ANR	2479709	PrimaryExpression	7		2477630	1					
ANR	2479710	CompoundStatement		987:39:17797:17797	2477630	1					
ANR	2479711	Label	case 3 :	991:20:17870:17876	2477630	0	True				
ANR	2479712	ExpressionStatement	"gen_helper_rtlb0 ( cpu_R [ RRR_T ] , cpu_R [ RRR_S ] , dtlb )"	993:24:17925:17975	2477630	1	True				
ANR	2479713	CallExpression	"gen_helper_rtlb0 ( cpu_R [ RRR_T ] , cpu_R [ RRR_S ] , dtlb )"		2477630	0					
ANR	2479714	Callee	gen_helper_rtlb0		2477630	0					
ANR	2479715	Identifier	gen_helper_rtlb0		2477630	0					
ANR	2479716	ArgumentList	cpu_R [ RRR_T ]		2477630	1					
ANR	2479717	Argument	cpu_R [ RRR_T ]		2477630	0					
ANR	2479718	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2479719	Identifier	cpu_R		2477630	0					
ANR	2479720	Identifier	RRR_T		2477630	1					
ANR	2479721	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2479722	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2479723	Identifier	cpu_R		2477630	0					
ANR	2479724	Identifier	RRR_S		2477630	1					
ANR	2479725	Argument	dtlb		2477630	2					
ANR	2479726	Identifier	dtlb		2477630	0					
ANR	2479727	BreakStatement	break ;	995:24:18002:18007	2477630	2	True				
ANR	2479728	Label	case 4 :	999:20:18032:18038	2477630	3	True				
ANR	2479729	ExpressionStatement	"gen_helper_itlb ( cpu_R [ RRR_S ] , dtlb )"	1001:24:18085:18120	2477630	4	True				
ANR	2479730	CallExpression	"gen_helper_itlb ( cpu_R [ RRR_S ] , dtlb )"		2477630	0					
ANR	2479731	Callee	gen_helper_itlb		2477630	0					
ANR	2479732	Identifier	gen_helper_itlb		2477630	0					
ANR	2479733	ArgumentList	cpu_R [ RRR_S ]		2477630	1					
ANR	2479734	Argument	cpu_R [ RRR_S ]		2477630	0					
ANR	2479735	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2479736	Identifier	cpu_R		2477630	0					
ANR	2479737	Identifier	RRR_S		2477630	1					
ANR	2479738	Argument	dtlb		2477630	1					
ANR	2479739	Identifier	dtlb		2477630	0					
ANR	2479740	ExpressionStatement	"gen_jumpi_check_loop_end ( dc , - 1 )"	1005:24:18223:18255	2477630	5	True				
ANR	2479741	CallExpression	"gen_jumpi_check_loop_end ( dc , - 1 )"		2477630	0					
ANR	2479742	Callee	gen_jumpi_check_loop_end		2477630	0					
ANR	2479743	Identifier	gen_jumpi_check_loop_end		2477630	0					
ANR	2479744	ArgumentList	dc		2477630	1					
ANR	2479745	Argument	dc		2477630	0					
ANR	2479746	Identifier	dc		2477630	0					
ANR	2479747	Argument	- 1		2477630	1					
ANR	2479748	UnaryOperationExpression	- 1		2477630	0					
ANR	2479749	UnaryOperator	-		2477630	0					
ANR	2479750	PrimaryExpression	1		2477630	1					
ANR	2479751	BreakStatement	break ;	1007:24:18282:18287	2477630	6	True				
ANR	2479752	Label	case 5 :	1011:20:18312:18318	2477630	7	True				
ANR	2479753	ExpressionStatement	"tcg_gen_movi_i32 ( cpu_pc , dc -> pc )"	1013:24:18365:18397	2477630	8	True				
ANR	2479754	CallExpression	"tcg_gen_movi_i32 ( cpu_pc , dc -> pc )"		2477630	0					
ANR	2479755	Callee	tcg_gen_movi_i32		2477630	0					
ANR	2479756	Identifier	tcg_gen_movi_i32		2477630	0					
ANR	2479757	ArgumentList	cpu_pc		2477630	1					
ANR	2479758	Argument	cpu_pc		2477630	0					
ANR	2479759	Identifier	cpu_pc		2477630	0					
ANR	2479760	Argument	dc -> pc		2477630	1					
ANR	2479761	PtrMemberAccess	dc -> pc		2477630	0					
ANR	2479762	Identifier	dc		2477630	0					
ANR	2479763	Identifier	pc		2477630	1					
ANR	2479764	ExpressionStatement	"gen_helper_ptlb ( cpu_R [ RRR_T ] , cpu_R [ RRR_S ] , dtlb )"	1015:24:18424:18473	2477630	9	True				
ANR	2479765	CallExpression	"gen_helper_ptlb ( cpu_R [ RRR_T ] , cpu_R [ RRR_S ] , dtlb )"		2477630	0					
ANR	2479766	Callee	gen_helper_ptlb		2477630	0					
ANR	2479767	Identifier	gen_helper_ptlb		2477630	0					
ANR	2479768	ArgumentList	cpu_R [ RRR_T ]		2477630	1					
ANR	2479769	Argument	cpu_R [ RRR_T ]		2477630	0					
ANR	2479770	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2479771	Identifier	cpu_R		2477630	0					
ANR	2479772	Identifier	RRR_T		2477630	1					
ANR	2479773	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2479774	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2479775	Identifier	cpu_R		2477630	0					
ANR	2479776	Identifier	RRR_S		2477630	1					
ANR	2479777	Argument	dtlb		2477630	2					
ANR	2479778	Identifier	dtlb		2477630	0					
ANR	2479779	BreakStatement	break ;	1017:24:18500:18505	2477630	10	True				
ANR	2479780	Label	case 6 :	1021:20:18530:18536	2477630	11	True				
ANR	2479781	ExpressionStatement	"gen_helper_wtlb ( cpu_R [ RRR_T ] , cpu_R [ RRR_S ] , dtlb )"	1023:24:18583:18632	2477630	12	True				
ANR	2479782	CallExpression	"gen_helper_wtlb ( cpu_R [ RRR_T ] , cpu_R [ RRR_S ] , dtlb )"		2477630	0					
ANR	2479783	Callee	gen_helper_wtlb		2477630	0					
ANR	2479784	Identifier	gen_helper_wtlb		2477630	0					
ANR	2479785	ArgumentList	cpu_R [ RRR_T ]		2477630	1					
ANR	2479786	Argument	cpu_R [ RRR_T ]		2477630	0					
ANR	2479787	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2479788	Identifier	cpu_R		2477630	0					
ANR	2479789	Identifier	RRR_T		2477630	1					
ANR	2479790	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2479791	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2479792	Identifier	cpu_R		2477630	0					
ANR	2479793	Identifier	RRR_S		2477630	1					
ANR	2479794	Argument	dtlb		2477630	2					
ANR	2479795	Identifier	dtlb		2477630	0					
ANR	2479796	ExpressionStatement	"gen_jumpi_check_loop_end ( dc , - 1 )"	1027:24:18735:18767	2477630	13	True				
ANR	2479797	CallExpression	"gen_jumpi_check_loop_end ( dc , - 1 )"		2477630	0					
ANR	2479798	Callee	gen_jumpi_check_loop_end		2477630	0					
ANR	2479799	Identifier	gen_jumpi_check_loop_end		2477630	0					
ANR	2479800	ArgumentList	dc		2477630	1					
ANR	2479801	Argument	dc		2477630	0					
ANR	2479802	Identifier	dc		2477630	0					
ANR	2479803	Argument	- 1		2477630	1					
ANR	2479804	UnaryOperationExpression	- 1		2477630	0					
ANR	2479805	UnaryOperator	-		2477630	0					
ANR	2479806	PrimaryExpression	1		2477630	1					
ANR	2479807	BreakStatement	break ;	1029:24:18794:18799	2477630	14	True				
ANR	2479808	Label	case 7 :	1033:20:18824:18830	2477630	15	True				
ANR	2479809	ExpressionStatement	"gen_helper_rtlb1 ( cpu_R [ RRR_T ] , cpu_R [ RRR_S ] , dtlb )"	1035:24:18879:18929	2477630	16	True				
ANR	2479810	CallExpression	"gen_helper_rtlb1 ( cpu_R [ RRR_T ] , cpu_R [ RRR_S ] , dtlb )"		2477630	0					
ANR	2479811	Callee	gen_helper_rtlb1		2477630	0					
ANR	2479812	Identifier	gen_helper_rtlb1		2477630	0					
ANR	2479813	ArgumentList	cpu_R [ RRR_T ]		2477630	1					
ANR	2479814	Argument	cpu_R [ RRR_T ]		2477630	0					
ANR	2479815	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2479816	Identifier	cpu_R		2477630	0					
ANR	2479817	Identifier	RRR_T		2477630	1					
ANR	2479818	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2479819	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2479820	Identifier	cpu_R		2477630	0					
ANR	2479821	Identifier	RRR_S		2477630	1					
ANR	2479822	Argument	dtlb		2477630	2					
ANR	2479823	Identifier	dtlb		2477630	0					
ANR	2479824	BreakStatement	break ;	1037:24:18956:18961	2477630	17	True				
ANR	2479825	Label	default :	1041:20:18986:18993	2477630	18	True				
ANR	2479826	Identifier	default		2477630	0					
ANR	2479827	ExpressionStatement	tcg_temp_free ( dtlb )	1043:24:19020:19039	2477630	19	True				
ANR	2479828	CallExpression	tcg_temp_free ( dtlb )		2477630	0					
ANR	2479829	Callee	tcg_temp_free		2477630	0					
ANR	2479830	Identifier	tcg_temp_free		2477630	0					
ANR	2479831	ArgumentList	dtlb		2477630	1					
ANR	2479832	Argument	dtlb		2477630	0					
ANR	2479833	Identifier	dtlb		2477630	0					
ANR	2479834	ExpressionStatement	RESERVED ( )	1045:24:19066:19076	2477630	20	True				
ANR	2479835	CallExpression	RESERVED ( )		2477630	0					
ANR	2479836	Callee	RESERVED		2477630	0					
ANR	2479837	Identifier	RESERVED		2477630	0					
ANR	2479838	ArgumentList			2477630	1					
ANR	2479839	BreakStatement	break ;	1047:24:19103:19108	2477630	21	True				
ANR	2479840	ExpressionStatement	tcg_temp_free ( dtlb )	1051:20:19154:19173	2477630	2	True				
ANR	2479841	CallExpression	tcg_temp_free ( dtlb )		2477630	0					
ANR	2479842	Callee	tcg_temp_free		2477630	0					
ANR	2479843	Identifier	tcg_temp_free		2477630	0					
ANR	2479844	ArgumentList	dtlb		2477630	1					
ANR	2479845	Argument	dtlb		2477630	0					
ANR	2479846	Identifier	dtlb		2477630	0					
ANR	2479847	BreakStatement	break ;	1055:16:19211:19216	2477630	24	True				
ANR	2479848	Label	case 6 :	1059:12:19233:19239	2477630	25	True				
ANR	2479849	ExpressionStatement	"gen_window_check2 ( dc , RRR_R , RRR_T )"	1061:16:19266:19301	2477630	26	True				
ANR	2479850	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_T )"		2477630	0					
ANR	2479851	Callee	gen_window_check2		2477630	0					
ANR	2479852	Identifier	gen_window_check2		2477630	0					
ANR	2479853	ArgumentList	dc		2477630	1					
ANR	2479854	Argument	dc		2477630	0					
ANR	2479855	Identifier	dc		2477630	0					
ANR	2479856	Argument	RRR_R		2477630	1					
ANR	2479857	Identifier	RRR_R		2477630	0					
ANR	2479858	Argument	RRR_T		2477630	2					
ANR	2479859	Identifier	RRR_T		2477630	0					
ANR	2479860	SwitchStatement	switch ( RRR_S )		2477630	27					
ANR	2479861	Condition	RRR_S	1063:24:19328:19332	2477630	0	True				
ANR	2479862	Identifier	RRR_S		2477630	0					
ANR	2479863	CompoundStatement		1061:31:19285:19285	2477630	1					
ANR	2479864	Label	case 0 :	1065:16:19354:19360	2477630	0	True				
ANR	2479865	ExpressionStatement	"tcg_gen_neg_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] )"	1067:20:19391:19434	2477630	1	True				
ANR	2479866	CallExpression	"tcg_gen_neg_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] )"		2477630	0					
ANR	2479867	Callee	tcg_gen_neg_i32		2477630	0					
ANR	2479868	Identifier	tcg_gen_neg_i32		2477630	0					
ANR	2479869	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2479870	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2479871	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2479872	Identifier	cpu_R		2477630	0					
ANR	2479873	Identifier	RRR_R		2477630	1					
ANR	2479874	Argument	cpu_R [ RRR_T ]		2477630	1					
ANR	2479875	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2479876	Identifier	cpu_R		2477630	0					
ANR	2479877	Identifier	RRR_T		2477630	1					
ANR	2479878	BreakStatement	break ;	1069:20:19457:19462	2477630	2	True				
ANR	2479879	Label	case 1 :	1073:16:19483:19489	2477630	3	True				
ANR	2479880	CompoundStatement		1075:24:19497:19524	2477630	4					
ANR	2479881	IdentifierDeclStatement	int label = gen_new_label ( ) ;	1077:24:19547:19574	2477630	0	True				
ANR	2479882	IdentifierDecl	label = gen_new_label ( )		2477630	0					
ANR	2479883	IdentifierDeclType	int		2477630	0					
ANR	2479884	Identifier	label		2477630	1					
ANR	2479885	AssignmentExpression	label = gen_new_label ( )		2477630	2		=			
ANR	2479886	Identifier	label		2477630	0					
ANR	2479887	CallExpression	gen_new_label ( )		2477630	1					
ANR	2479888	Callee	gen_new_label		2477630	0					
ANR	2479889	Identifier	gen_new_label		2477630	0					
ANR	2479890	ArgumentList			2477630	1					
ANR	2479891	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] )"	1079:24:19601:19644	2477630	1	True				
ANR	2479892	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] )"		2477630	0					
ANR	2479893	Callee	tcg_gen_mov_i32		2477630	0					
ANR	2479894	Identifier	tcg_gen_mov_i32		2477630	0					
ANR	2479895	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2479896	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2479897	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2479898	Identifier	cpu_R		2477630	0					
ANR	2479899	Identifier	RRR_R		2477630	1					
ANR	2479900	Argument	cpu_R [ RRR_T ]		2477630	1					
ANR	2479901	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2479902	Identifier	cpu_R		2477630	0					
ANR	2479903	Identifier	RRR_T		2477630	1					
ANR	2479904	ExpressionStatement	"tcg_gen_brcondi_i32 ( TCG_COND_GE , cpu_R [ RRR_R ] , 0 , label )"	1081:24:19671:19761	2477630	2	True				
ANR	2479905	CallExpression	"tcg_gen_brcondi_i32 ( TCG_COND_GE , cpu_R [ RRR_R ] , 0 , label )"		2477630	0					
ANR	2479906	Callee	tcg_gen_brcondi_i32		2477630	0					
ANR	2479907	Identifier	tcg_gen_brcondi_i32		2477630	0					
ANR	2479908	ArgumentList	TCG_COND_GE		2477630	1					
ANR	2479909	Argument	TCG_COND_GE		2477630	0					
ANR	2479910	Identifier	TCG_COND_GE		2477630	0					
ANR	2479911	Argument	cpu_R [ RRR_R ]		2477630	1					
ANR	2479912	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2479913	Identifier	cpu_R		2477630	0					
ANR	2479914	Identifier	RRR_R		2477630	1					
ANR	2479915	Argument	0		2477630	2					
ANR	2479916	PrimaryExpression	0		2477630	0					
ANR	2479917	Argument	label		2477630	3					
ANR	2479918	Identifier	label		2477630	0					
ANR	2479919	ExpressionStatement	"tcg_gen_neg_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] )"	1085:24:19788:19831	2477630	3	True				
ANR	2479920	CallExpression	"tcg_gen_neg_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] )"		2477630	0					
ANR	2479921	Callee	tcg_gen_neg_i32		2477630	0					
ANR	2479922	Identifier	tcg_gen_neg_i32		2477630	0					
ANR	2479923	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2479924	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2479925	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2479926	Identifier	cpu_R		2477630	0					
ANR	2479927	Identifier	RRR_R		2477630	1					
ANR	2479928	Argument	cpu_R [ RRR_T ]		2477630	1					
ANR	2479929	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2479930	Identifier	cpu_R		2477630	0					
ANR	2479931	Identifier	RRR_T		2477630	1					
ANR	2479932	ExpressionStatement	gen_set_label ( label )	1087:24:19858:19878	2477630	4	True				
ANR	2479933	CallExpression	gen_set_label ( label )		2477630	0					
ANR	2479934	Callee	gen_set_label		2477630	0					
ANR	2479935	Identifier	gen_set_label		2477630	0					
ANR	2479936	ArgumentList	label		2477630	1					
ANR	2479937	Argument	label		2477630	0					
ANR	2479938	Identifier	label		2477630	0					
ANR	2479939	BreakStatement	break ;	1091:20:19924:19929	2477630	5	True				
ANR	2479940	Label	default :	1095:16:19950:19957	2477630	6	True				
ANR	2479941	Identifier	default		2477630	0					
ANR	2479942	ExpressionStatement	RESERVED ( )	1097:20:19993:20003	2477630	7	True				
ANR	2479943	CallExpression	RESERVED ( )		2477630	0					
ANR	2479944	Callee	RESERVED		2477630	0					
ANR	2479945	Identifier	RESERVED		2477630	0					
ANR	2479946	ArgumentList			2477630	1					
ANR	2479947	BreakStatement	break ;	1099:20:20026:20031	2477630	8	True				
ANR	2479948	BreakStatement	break ;	1103:16:20069:20074	2477630	28	True				
ANR	2479949	Label	case 7 :	1107:12:20091:20097	2477630	29	True				
ANR	2479950	ExpressionStatement	RESERVED ( )	1109:16:20129:20139	2477630	30	True				
ANR	2479951	CallExpression	RESERVED ( )		2477630	0					
ANR	2479952	Callee	RESERVED		2477630	0					
ANR	2479953	Identifier	RESERVED		2477630	0					
ANR	2479954	ArgumentList			2477630	1					
ANR	2479955	BreakStatement	break ;	1111:16:20158:20163	2477630	31	True				
ANR	2479956	Label	case 8 :	1115:12:20180:20186	2477630	32	True				
ANR	2479957	ExpressionStatement	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	1117:16:20213:20255	2477630	33	True				
ANR	2479958	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2477630	0					
ANR	2479959	Callee	gen_window_check3		2477630	0					
ANR	2479960	Identifier	gen_window_check3		2477630	0					
ANR	2479961	ArgumentList	dc		2477630	1					
ANR	2479962	Argument	dc		2477630	0					
ANR	2479963	Identifier	dc		2477630	0					
ANR	2479964	Argument	RRR_R		2477630	1					
ANR	2479965	Identifier	RRR_R		2477630	0					
ANR	2479966	Argument	RRR_S		2477630	2					
ANR	2479967	Identifier	RRR_S		2477630	0					
ANR	2479968	Argument	RRR_T		2477630	3					
ANR	2479969	Identifier	RRR_T		2477630	0					
ANR	2479970	ExpressionStatement	"tcg_gen_add_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	1119:16:20274:20331	2477630	34	True				
ANR	2479971	CallExpression	"tcg_gen_add_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2477630	0					
ANR	2479972	Callee	tcg_gen_add_i32		2477630	0					
ANR	2479973	Identifier	tcg_gen_add_i32		2477630	0					
ANR	2479974	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2479975	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2479976	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2479977	Identifier	cpu_R		2477630	0					
ANR	2479978	Identifier	RRR_R		2477630	1					
ANR	2479979	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2479980	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2479981	Identifier	cpu_R		2477630	0					
ANR	2479982	Identifier	RRR_S		2477630	1					
ANR	2479983	Argument	cpu_R [ RRR_T ]		2477630	2					
ANR	2479984	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2479985	Identifier	cpu_R		2477630	0					
ANR	2479986	Identifier	RRR_T		2477630	1					
ANR	2479987	BreakStatement	break ;	1121:16:20350:20355	2477630	35	True				
ANR	2479988	Label	case 9 :	1125:12:20372:20378	2477630	36	True				
ANR	2479989	Label	case 10 :	1127:12:20402:20409	2477630	37	True				
ANR	2479990	Label	case 11 :	1129:12:20424:20431	2477630	38	True				
ANR	2479991	ExpressionStatement	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	1131:16:20450:20492	2477630	39	True				
ANR	2479992	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2477630	0					
ANR	2479993	Callee	gen_window_check3		2477630	0					
ANR	2479994	Identifier	gen_window_check3		2477630	0					
ANR	2479995	ArgumentList	dc		2477630	1					
ANR	2479996	Argument	dc		2477630	0					
ANR	2479997	Identifier	dc		2477630	0					
ANR	2479998	Argument	RRR_R		2477630	1					
ANR	2479999	Identifier	RRR_R		2477630	0					
ANR	2480000	Argument	RRR_S		2477630	2					
ANR	2480001	Identifier	RRR_S		2477630	0					
ANR	2480002	Argument	RRR_T		2477630	3					
ANR	2480003	Identifier	RRR_T		2477630	0					
ANR	2480004	CompoundStatement		1133:20:20484:20517	2477630	40					
ANR	2480005	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	1135:20:20534:20567	2477630	0	True				
ANR	2480006	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2477630	0					
ANR	2480007	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2480008	Identifier	tmp		2477630	1					
ANR	2480009	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2477630	2		=			
ANR	2480010	Identifier	tmp		2477630	0					
ANR	2480011	CallExpression	tcg_temp_new_i32 ( )		2477630	1					
ANR	2480012	Callee	tcg_temp_new_i32		2477630	0					
ANR	2480013	Identifier	tcg_temp_new_i32		2477630	0					
ANR	2480014	ArgumentList			2477630	1					
ANR	2480015	ExpressionStatement	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , OP2 - 8 )"	1137:20:20590:20634	2477630	1	True				
ANR	2480016	CallExpression	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , OP2 - 8 )"		2477630	0					
ANR	2480017	Callee	tcg_gen_shli_i32		2477630	0					
ANR	2480018	Identifier	tcg_gen_shli_i32		2477630	0					
ANR	2480019	ArgumentList	tmp		2477630	1					
ANR	2480020	Argument	tmp		2477630	0					
ANR	2480021	Identifier	tmp		2477630	0					
ANR	2480022	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2480023	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2480024	Identifier	cpu_R		2477630	0					
ANR	2480025	Identifier	RRR_S		2477630	1					
ANR	2480026	Argument	OP2 - 8		2477630	2					
ANR	2480027	AdditiveExpression	OP2 - 8		2477630	0		-			
ANR	2480028	Identifier	OP2		2477630	0					
ANR	2480029	PrimaryExpression	8		2477630	1					
ANR	2480030	ExpressionStatement	"tcg_gen_add_i32 ( cpu_R [ RRR_R ] , tmp , cpu_R [ RRR_T ] )"	1139:20:20657:20705	2477630	2	True				
ANR	2480031	CallExpression	"tcg_gen_add_i32 ( cpu_R [ RRR_R ] , tmp , cpu_R [ RRR_T ] )"		2477630	0					
ANR	2480032	Callee	tcg_gen_add_i32		2477630	0					
ANR	2480033	Identifier	tcg_gen_add_i32		2477630	0					
ANR	2480034	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2480035	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2480036	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2480037	Identifier	cpu_R		2477630	0					
ANR	2480038	Identifier	RRR_R		2477630	1					
ANR	2480039	Argument	tmp		2477630	1					
ANR	2480040	Identifier	tmp		2477630	0					
ANR	2480041	Argument	cpu_R [ RRR_T ]		2477630	2					
ANR	2480042	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2480043	Identifier	cpu_R		2477630	0					
ANR	2480044	Identifier	RRR_T		2477630	1					
ANR	2480045	ExpressionStatement	tcg_temp_free ( tmp )	1141:20:20728:20746	2477630	3	True				
ANR	2480046	CallExpression	tcg_temp_free ( tmp )		2477630	0					
ANR	2480047	Callee	tcg_temp_free		2477630	0					
ANR	2480048	Identifier	tcg_temp_free		2477630	0					
ANR	2480049	ArgumentList	tmp		2477630	1					
ANR	2480050	Argument	tmp		2477630	0					
ANR	2480051	Identifier	tmp		2477630	0					
ANR	2480052	BreakStatement	break ;	1145:16:20784:20789	2477630	41	True				
ANR	2480053	Label	case 12 :	1149:12:20806:20813	2477630	42	True				
ANR	2480054	ExpressionStatement	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	1151:16:20840:20882	2477630	43	True				
ANR	2480055	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2477630	0					
ANR	2480056	Callee	gen_window_check3		2477630	0					
ANR	2480057	Identifier	gen_window_check3		2477630	0					
ANR	2480058	ArgumentList	dc		2477630	1					
ANR	2480059	Argument	dc		2477630	0					
ANR	2480060	Identifier	dc		2477630	0					
ANR	2480061	Argument	RRR_R		2477630	1					
ANR	2480062	Identifier	RRR_R		2477630	0					
ANR	2480063	Argument	RRR_S		2477630	2					
ANR	2480064	Identifier	RRR_S		2477630	0					
ANR	2480065	Argument	RRR_T		2477630	3					
ANR	2480066	Identifier	RRR_T		2477630	0					
ANR	2480067	ExpressionStatement	"tcg_gen_sub_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	1153:16:20901:20958	2477630	44	True				
ANR	2480068	CallExpression	"tcg_gen_sub_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2477630	0					
ANR	2480069	Callee	tcg_gen_sub_i32		2477630	0					
ANR	2480070	Identifier	tcg_gen_sub_i32		2477630	0					
ANR	2480071	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2480072	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2480073	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2480074	Identifier	cpu_R		2477630	0					
ANR	2480075	Identifier	RRR_R		2477630	1					
ANR	2480076	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2480077	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2480078	Identifier	cpu_R		2477630	0					
ANR	2480079	Identifier	RRR_S		2477630	1					
ANR	2480080	Argument	cpu_R [ RRR_T ]		2477630	2					
ANR	2480081	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2480082	Identifier	cpu_R		2477630	0					
ANR	2480083	Identifier	RRR_T		2477630	1					
ANR	2480084	BreakStatement	break ;	1155:16:20977:20982	2477630	45	True				
ANR	2480085	Label	case 13 :	1159:12:20999:21006	2477630	46	True				
ANR	2480086	Label	case 14 :	1161:12:21030:21037	2477630	47	True				
ANR	2480087	Label	case 15 :	1163:12:21052:21059	2477630	48	True				
ANR	2480088	ExpressionStatement	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	1165:16:21078:21120	2477630	49	True				
ANR	2480089	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2477630	0					
ANR	2480090	Callee	gen_window_check3		2477630	0					
ANR	2480091	Identifier	gen_window_check3		2477630	0					
ANR	2480092	ArgumentList	dc		2477630	1					
ANR	2480093	Argument	dc		2477630	0					
ANR	2480094	Identifier	dc		2477630	0					
ANR	2480095	Argument	RRR_R		2477630	1					
ANR	2480096	Identifier	RRR_R		2477630	0					
ANR	2480097	Argument	RRR_S		2477630	2					
ANR	2480098	Identifier	RRR_S		2477630	0					
ANR	2480099	Argument	RRR_T		2477630	3					
ANR	2480100	Identifier	RRR_T		2477630	0					
ANR	2480101	CompoundStatement		1167:20:21112:21145	2477630	50					
ANR	2480102	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	1169:20:21162:21195	2477630	0	True				
ANR	2480103	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2477630	0					
ANR	2480104	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2480105	Identifier	tmp		2477630	1					
ANR	2480106	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2477630	2		=			
ANR	2480107	Identifier	tmp		2477630	0					
ANR	2480108	CallExpression	tcg_temp_new_i32 ( )		2477630	1					
ANR	2480109	Callee	tcg_temp_new_i32		2477630	0					
ANR	2480110	Identifier	tcg_temp_new_i32		2477630	0					
ANR	2480111	ArgumentList			2477630	1					
ANR	2480112	ExpressionStatement	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , OP2 - 12 )"	1171:20:21218:21263	2477630	1	True				
ANR	2480113	CallExpression	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , OP2 - 12 )"		2477630	0					
ANR	2480114	Callee	tcg_gen_shli_i32		2477630	0					
ANR	2480115	Identifier	tcg_gen_shli_i32		2477630	0					
ANR	2480116	ArgumentList	tmp		2477630	1					
ANR	2480117	Argument	tmp		2477630	0					
ANR	2480118	Identifier	tmp		2477630	0					
ANR	2480119	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2480120	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2480121	Identifier	cpu_R		2477630	0					
ANR	2480122	Identifier	RRR_S		2477630	1					
ANR	2480123	Argument	OP2 - 12		2477630	2					
ANR	2480124	AdditiveExpression	OP2 - 12		2477630	0		-			
ANR	2480125	Identifier	OP2		2477630	0					
ANR	2480126	PrimaryExpression	12		2477630	1					
ANR	2480127	ExpressionStatement	"tcg_gen_sub_i32 ( cpu_R [ RRR_R ] , tmp , cpu_R [ RRR_T ] )"	1173:20:21286:21334	2477630	2	True				
ANR	2480128	CallExpression	"tcg_gen_sub_i32 ( cpu_R [ RRR_R ] , tmp , cpu_R [ RRR_T ] )"		2477630	0					
ANR	2480129	Callee	tcg_gen_sub_i32		2477630	0					
ANR	2480130	Identifier	tcg_gen_sub_i32		2477630	0					
ANR	2480131	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2480132	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2480133	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2480134	Identifier	cpu_R		2477630	0					
ANR	2480135	Identifier	RRR_R		2477630	1					
ANR	2480136	Argument	tmp		2477630	1					
ANR	2480137	Identifier	tmp		2477630	0					
ANR	2480138	Argument	cpu_R [ RRR_T ]		2477630	2					
ANR	2480139	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2480140	Identifier	cpu_R		2477630	0					
ANR	2480141	Identifier	RRR_T		2477630	1					
ANR	2480142	ExpressionStatement	tcg_temp_free ( tmp )	1175:20:21357:21375	2477630	3	True				
ANR	2480143	CallExpression	tcg_temp_free ( tmp )		2477630	0					
ANR	2480144	Callee	tcg_temp_free		2477630	0					
ANR	2480145	Identifier	tcg_temp_free		2477630	0					
ANR	2480146	ArgumentList	tmp		2477630	1					
ANR	2480147	Argument	tmp		2477630	0					
ANR	2480148	Identifier	tmp		2477630	0					
ANR	2480149	BreakStatement	break ;	1179:16:21413:21418	2477630	51	True				
ANR	2480150	BreakStatement	break ;	1183:12:21448:21453	2477630	2	True				
ANR	2480151	Label	case 1 :	1187:8:21466:21472	2477630	3	True				
ANR	2480152	SwitchStatement	switch ( OP2 )		2477630	4					
ANR	2480153	Condition	OP2	1189:20:21504:21506	2477630	0	True				
ANR	2480154	Identifier	OP2		2477630	0					
ANR	2480155	CompoundStatement		1187:25:21459:21459	2477630	1					
ANR	2480156	Label	case 0 :	1191:12:21524:21530	2477630	0	True				
ANR	2480157	Label	case 1 :	1193:12:21554:21560	2477630	1	True				
ANR	2480158	ExpressionStatement	"gen_window_check2 ( dc , RRR_R , RRR_S )"	1195:16:21579:21614	2477630	2	True				
ANR	2480159	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_S )"		2477630	0					
ANR	2480160	Callee	gen_window_check2		2477630	0					
ANR	2480161	Identifier	gen_window_check2		2477630	0					
ANR	2480162	ArgumentList	dc		2477630	1					
ANR	2480163	Argument	dc		2477630	0					
ANR	2480164	Identifier	dc		2477630	0					
ANR	2480165	Argument	RRR_R		2477630	1					
ANR	2480166	Identifier	RRR_R		2477630	0					
ANR	2480167	Argument	RRR_S		2477630	2					
ANR	2480168	Identifier	RRR_S		2477630	0					
ANR	2480169	ExpressionStatement	"tcg_gen_shli_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , 32 - ( RRR_T | ( ( OP2 & 1 ) << 4 ) ) )"	1197:16:21633:21735	2477630	3	True				
ANR	2480170	CallExpression	"tcg_gen_shli_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , 32 - ( RRR_T | ( ( OP2 & 1 ) << 4 ) ) )"		2477630	0					
ANR	2480171	Callee	tcg_gen_shli_i32		2477630	0					
ANR	2480172	Identifier	tcg_gen_shli_i32		2477630	0					
ANR	2480173	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2480174	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2480175	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2480176	Identifier	cpu_R		2477630	0					
ANR	2480177	Identifier	RRR_R		2477630	1					
ANR	2480178	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2480179	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2480180	Identifier	cpu_R		2477630	0					
ANR	2480181	Identifier	RRR_S		2477630	1					
ANR	2480182	Argument	32 - ( RRR_T | ( ( OP2 & 1 ) << 4 ) )		2477630	2					
ANR	2480183	AdditiveExpression	32 - ( RRR_T | ( ( OP2 & 1 ) << 4 ) )		2477630	0		-			
ANR	2480184	PrimaryExpression	32		2477630	0					
ANR	2480185	InclusiveOrExpression	RRR_T | ( ( OP2 & 1 ) << 4 )		2477630	1		|			
ANR	2480186	Identifier	RRR_T		2477630	0					
ANR	2480187	ShiftExpression	( OP2 & 1 ) << 4		2477630	1		<<			
ANR	2480188	BitAndExpression	OP2 & 1		2477630	0		&			
ANR	2480189	Identifier	OP2		2477630	0					
ANR	2480190	PrimaryExpression	1		2477630	1					
ANR	2480191	PrimaryExpression	4		2477630	1					
ANR	2480192	BreakStatement	break ;	1201:16:21754:21759	2477630	4	True				
ANR	2480193	Label	case 2 :	1205:12:21776:21782	2477630	5	True				
ANR	2480194	Label	case 3 :	1207:12:21806:21812	2477630	6	True				
ANR	2480195	ExpressionStatement	"gen_window_check2 ( dc , RRR_R , RRR_T )"	1209:16:21831:21866	2477630	7	True				
ANR	2480196	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_T )"		2477630	0					
ANR	2480197	Callee	gen_window_check2		2477630	0					
ANR	2480198	Identifier	gen_window_check2		2477630	0					
ANR	2480199	ArgumentList	dc		2477630	1					
ANR	2480200	Argument	dc		2477630	0					
ANR	2480201	Identifier	dc		2477630	0					
ANR	2480202	Argument	RRR_R		2477630	1					
ANR	2480203	Identifier	RRR_R		2477630	0					
ANR	2480204	Argument	RRR_T		2477630	2					
ANR	2480205	Identifier	RRR_T		2477630	0					
ANR	2480206	ExpressionStatement	"tcg_gen_sari_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , RRR_S | ( ( OP2 & 1 ) << 4 ) )"	1211:16:21885:21980	2477630	8	True				
ANR	2480207	CallExpression	"tcg_gen_sari_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , RRR_S | ( ( OP2 & 1 ) << 4 ) )"		2477630	0					
ANR	2480208	Callee	tcg_gen_sari_i32		2477630	0					
ANR	2480209	Identifier	tcg_gen_sari_i32		2477630	0					
ANR	2480210	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2480211	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2480212	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2480213	Identifier	cpu_R		2477630	0					
ANR	2480214	Identifier	RRR_R		2477630	1					
ANR	2480215	Argument	cpu_R [ RRR_T ]		2477630	1					
ANR	2480216	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2480217	Identifier	cpu_R		2477630	0					
ANR	2480218	Identifier	RRR_T		2477630	1					
ANR	2480219	Argument	RRR_S | ( ( OP2 & 1 ) << 4 )		2477630	2					
ANR	2480220	InclusiveOrExpression	RRR_S | ( ( OP2 & 1 ) << 4 )		2477630	0		|			
ANR	2480221	Identifier	RRR_S		2477630	0					
ANR	2480222	ShiftExpression	( OP2 & 1 ) << 4		2477630	1		<<			
ANR	2480223	BitAndExpression	OP2 & 1		2477630	0		&			
ANR	2480224	Identifier	OP2		2477630	0					
ANR	2480225	PrimaryExpression	1		2477630	1					
ANR	2480226	PrimaryExpression	4		2477630	1					
ANR	2480227	BreakStatement	break ;	1215:16:21999:22004	2477630	9	True				
ANR	2480228	Label	case 4 :	1219:12:22021:22027	2477630	10	True				
ANR	2480229	ExpressionStatement	"gen_window_check2 ( dc , RRR_R , RRR_T )"	1221:16:22055:22090	2477630	11	True				
ANR	2480230	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_T )"		2477630	0					
ANR	2480231	Callee	gen_window_check2		2477630	0					
ANR	2480232	Identifier	gen_window_check2		2477630	0					
ANR	2480233	ArgumentList	dc		2477630	1					
ANR	2480234	Argument	dc		2477630	0					
ANR	2480235	Identifier	dc		2477630	0					
ANR	2480236	Argument	RRR_R		2477630	1					
ANR	2480237	Identifier	RRR_R		2477630	0					
ANR	2480238	Argument	RRR_T		2477630	2					
ANR	2480239	Identifier	RRR_T		2477630	0					
ANR	2480240	ExpressionStatement	"tcg_gen_shri_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , RRR_S )"	1223:16:22109:22160	2477630	12	True				
ANR	2480241	CallExpression	"tcg_gen_shri_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , RRR_S )"		2477630	0					
ANR	2480242	Callee	tcg_gen_shri_i32		2477630	0					
ANR	2480243	Identifier	tcg_gen_shri_i32		2477630	0					
ANR	2480244	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2480245	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2480246	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2480247	Identifier	cpu_R		2477630	0					
ANR	2480248	Identifier	RRR_R		2477630	1					
ANR	2480249	Argument	cpu_R [ RRR_T ]		2477630	1					
ANR	2480250	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2480251	Identifier	cpu_R		2477630	0					
ANR	2480252	Identifier	RRR_T		2477630	1					
ANR	2480253	Argument	RRR_S		2477630	2					
ANR	2480254	Identifier	RRR_S		2477630	0					
ANR	2480255	BreakStatement	break ;	1225:16:22179:22184	2477630	13	True				
ANR	2480256	Label	case 6 :	1229:12:22201:22207	2477630	14	True				
ANR	2480257	CompoundStatement		1231:20:22207:22240	2477630	15					
ANR	2480258	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	1233:20:22257:22290	2477630	0	True				
ANR	2480259	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2477630	0					
ANR	2480260	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2480261	Identifier	tmp		2477630	1					
ANR	2480262	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2477630	2		=			
ANR	2480263	Identifier	tmp		2477630	0					
ANR	2480264	CallExpression	tcg_temp_new_i32 ( )		2477630	1					
ANR	2480265	Callee	tcg_temp_new_i32		2477630	0					
ANR	2480266	Identifier	tcg_temp_new_i32		2477630	0					
ANR	2480267	ArgumentList			2477630	1					
ANR	2480268	IfStatement	if ( RSR_SR >= 64 )		2477630	1					
ANR	2480269	Condition	RSR_SR >= 64	1235:24:22317:22328	2477630	0	True				
ANR	2480270	RelationalExpression	RSR_SR >= 64		2477630	0		>=			
ANR	2480271	Identifier	RSR_SR		2477630	0					
ANR	2480272	PrimaryExpression	64		2477630	1					
ANR	2480273	CompoundStatement		1233:38:22281:22281	2477630	1					
ANR	2480274	ExpressionStatement	gen_check_privilege ( dc )	1237:24:22358:22381	2477630	0	True				
ANR	2480275	CallExpression	gen_check_privilege ( dc )		2477630	0					
ANR	2480276	Callee	gen_check_privilege		2477630	0					
ANR	2480277	Identifier	gen_check_privilege		2477630	0					
ANR	2480278	ArgumentList	dc		2477630	1					
ANR	2480279	Argument	dc		2477630	0					
ANR	2480280	Identifier	dc		2477630	0					
ANR	2480281	ExpressionStatement	"gen_window_check1 ( dc , RRR_T )"	1241:20:22427:22455	2477630	2	True				
ANR	2480282	CallExpression	"gen_window_check1 ( dc , RRR_T )"		2477630	0					
ANR	2480283	Callee	gen_window_check1		2477630	0					
ANR	2480284	Identifier	gen_window_check1		2477630	0					
ANR	2480285	ArgumentList	dc		2477630	1					
ANR	2480286	Argument	dc		2477630	0					
ANR	2480287	Identifier	dc		2477630	0					
ANR	2480288	Argument	RRR_T		2477630	1					
ANR	2480289	Identifier	RRR_T		2477630	0					
ANR	2480290	ExpressionStatement	"tcg_gen_mov_i32 ( tmp , cpu_R [ RRR_T ] )"	1243:20:22478:22512	2477630	3	True				
ANR	2480291	CallExpression	"tcg_gen_mov_i32 ( tmp , cpu_R [ RRR_T ] )"		2477630	0					
ANR	2480292	Callee	tcg_gen_mov_i32		2477630	0					
ANR	2480293	Identifier	tcg_gen_mov_i32		2477630	0					
ANR	2480294	ArgumentList	tmp		2477630	1					
ANR	2480295	Argument	tmp		2477630	0					
ANR	2480296	Identifier	tmp		2477630	0					
ANR	2480297	Argument	cpu_R [ RRR_T ]		2477630	1					
ANR	2480298	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2480299	Identifier	cpu_R		2477630	0					
ANR	2480300	Identifier	RRR_T		2477630	1					
ANR	2480301	ExpressionStatement	"gen_rsr ( dc , cpu_R [ RRR_T ] , RSR_SR )"	1245:20:22535:22568	2477630	4	True				
ANR	2480302	CallExpression	"gen_rsr ( dc , cpu_R [ RRR_T ] , RSR_SR )"		2477630	0					
ANR	2480303	Callee	gen_rsr		2477630	0					
ANR	2480304	Identifier	gen_rsr		2477630	0					
ANR	2480305	ArgumentList	dc		2477630	1					
ANR	2480306	Argument	dc		2477630	0					
ANR	2480307	Identifier	dc		2477630	0					
ANR	2480308	Argument	cpu_R [ RRR_T ]		2477630	1					
ANR	2480309	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2480310	Identifier	cpu_R		2477630	0					
ANR	2480311	Identifier	RRR_T		2477630	1					
ANR	2480312	Argument	RSR_SR		2477630	2					
ANR	2480313	Identifier	RSR_SR		2477630	0					
ANR	2480314	ExpressionStatement	"gen_wsr ( dc , RSR_SR , tmp )"	1247:20:22591:22615	2477630	5	True				
ANR	2480315	CallExpression	"gen_wsr ( dc , RSR_SR , tmp )"		2477630	0					
ANR	2480316	Callee	gen_wsr		2477630	0					
ANR	2480317	Identifier	gen_wsr		2477630	0					
ANR	2480318	ArgumentList	dc		2477630	1					
ANR	2480319	Argument	dc		2477630	0					
ANR	2480320	Identifier	dc		2477630	0					
ANR	2480321	Argument	RSR_SR		2477630	1					
ANR	2480322	Identifier	RSR_SR		2477630	0					
ANR	2480323	Argument	tmp		2477630	2					
ANR	2480324	Identifier	tmp		2477630	0					
ANR	2480325	ExpressionStatement	tcg_temp_free ( tmp )	1249:20:22638:22656	2477630	6	True				
ANR	2480326	CallExpression	tcg_temp_free ( tmp )		2477630	0					
ANR	2480327	Callee	tcg_temp_free		2477630	0					
ANR	2480328	Identifier	tcg_temp_free		2477630	0					
ANR	2480329	ArgumentList	tmp		2477630	1					
ANR	2480330	Argument	tmp		2477630	0					
ANR	2480331	Identifier	tmp		2477630	0					
ANR	2480332	IfStatement	if ( ! sregnames [ RSR_SR ] )		2477630	7					
ANR	2480333	Condition	! sregnames [ RSR_SR ]	1251:24:22683:22700	2477630	0	True				
ANR	2480334	UnaryOperationExpression	! sregnames [ RSR_SR ]		2477630	0					
ANR	2480335	UnaryOperator	!		2477630	0					
ANR	2480336	ArrayIndexing	sregnames [ RSR_SR ]		2477630	1					
ANR	2480337	Identifier	sregnames		2477630	0					
ANR	2480338	Identifier	RSR_SR		2477630	1					
ANR	2480339	CompoundStatement		1249:44:22653:22653	2477630	1					
ANR	2480340	ExpressionStatement	TBD ( )	1253:24:22730:22735	2477630	0	True				
ANR	2480341	CallExpression	TBD ( )		2477630	0					
ANR	2480342	Callee	TBD		2477630	0					
ANR	2480343	Identifier	TBD		2477630	0					
ANR	2480344	ArgumentList			2477630	1					
ANR	2480345	BreakStatement	break ;	1259:16:22796:22801	2477630	16	True				
ANR	2480346	Statement	define	1271:1:22962:22967	2477630	17	True				
ANR	2480347	Statement	gen_shift_reg	1271:8:22969:22981	2477630	18	True				
ANR	2480348	Statement	(	1271:21:22982:22982	2477630	19	True				
ANR	2480349	Statement	cmd	1271:22:22983:22985	2477630	20	True				
ANR	2480350	Statement	","	1271:25:22986:22986	2477630	21	True				
ANR	2480351	Statement	reg	1271:27:22988:22990	2477630	22	True				
ANR	2480352	Statement	)	1271:30:22991:22991	2477630	23	True				
ANR	2480353	DoStatement	do		2477630	24					
ANR	2480354	CompoundStatement		1275:20:23084:23114	2477630	0					
ANR	2480355	IdentifierDeclStatement	TCGv_i64 tmp = tcg_temp_new_i64 ( ) ;	1273:20:23021:23054	2477630	0	True				
ANR	2480356	IdentifierDecl	tmp = tcg_temp_new_i64 ( )		2477630	0					
ANR	2480357	IdentifierDeclType	TCGv_i64		2477630	0					
ANR	2480358	Identifier	tmp		2477630	1					
ANR	2480359	AssignmentExpression	tmp = tcg_temp_new_i64 ( )		2477630	2		=			
ANR	2480360	Identifier	tmp		2477630	0					
ANR	2480361	CallExpression	tcg_temp_new_i64 ( )		2477630	1					
ANR	2480362	Callee	tcg_temp_new_i64		2477630	0					
ANR	2480363	Identifier	tcg_temp_new_i64		2477630	0					
ANR	2480364	ArgumentList			2477630	1					
ANR	2480365	ExpressionStatement	"tcg_gen_extu_i32_i64 ( tmp , reg )"	1275:20:23079:23109	2477630	1	True				
ANR	2480366	CallExpression	"tcg_gen_extu_i32_i64 ( tmp , reg )"		2477630	0					
ANR	2480367	Callee	tcg_gen_extu_i32_i64		2477630	0					
ANR	2480368	Identifier	tcg_gen_extu_i32_i64		2477630	0					
ANR	2480369	ArgumentList	tmp		2477630	1					
ANR	2480370	Argument	tmp		2477630	0					
ANR	2480371	Identifier	tmp		2477630	0					
ANR	2480372	Argument	reg		2477630	1					
ANR	2480373	Identifier	reg		2477630	0					
ANR	2480374	IdentifierDeclStatement	"tcg_gen_ cmd _i64 ( v , v , tmp ) ;"	1277:20:23134:23164	2477630	2	True				
ANR	2480375	IdentifierDecl	"_i64 ( v , v , tmp )"		2477630	0					
ANR	2480376	IdentifierDeclType	tcg_gen_ cmd		2477630	0					
ANR	2480377	Identifier	_i64		2477630	1					
ANR	2480378	Expression	"v , v , tmp"		2477630	2					
ANR	2480379	Identifier	v		2477630	0					
ANR	2480380	Expression	"v , tmp"		2477630	1					
ANR	2480381	Identifier	v		2477630	0					
ANR	2480382	Identifier	tmp		2477630	1					
ANR	2480383	ExpressionStatement	"tcg_gen_trunc_i64_i32 ( cpu_R [ RRR_R ] , v )"	1279:20:23189:23227	2477630	3	True				
ANR	2480384	CallExpression	"tcg_gen_trunc_i64_i32 ( cpu_R [ RRR_R ] , v )"		2477630	0					
ANR	2480385	Callee	tcg_gen_trunc_i64_i32		2477630	0					
ANR	2480386	Identifier	tcg_gen_trunc_i64_i32		2477630	0					
ANR	2480387	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2480388	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2480389	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2480390	Identifier	cpu_R		2477630	0					
ANR	2480391	Identifier	RRR_R		2477630	1					
ANR	2480392	Argument	v		2477630	1					
ANR	2480393	Identifier	v		2477630	0					
ANR	2480394	ExpressionStatement	tcg_temp_free_i64 ( v )	1281:20:23252:23272	2477630	4	True				
ANR	2480395	CallExpression	tcg_temp_free_i64 ( v )		2477630	0					
ANR	2480396	Callee	tcg_temp_free_i64		2477630	0					
ANR	2480397	Identifier	tcg_temp_free_i64		2477630	0					
ANR	2480398	ArgumentList	v		2477630	1					
ANR	2480399	Argument	v		2477630	0					
ANR	2480400	Identifier	v		2477630	0					
ANR	2480401	ExpressionStatement	tcg_temp_free_i64 ( tmp )	1283:20:23297:23319	2477630	5	True				
ANR	2480402	CallExpression	tcg_temp_free_i64 ( tmp )		2477630	0					
ANR	2480403	Callee	tcg_temp_free_i64		2477630	0					
ANR	2480404	Identifier	tcg_temp_free_i64		2477630	0					
ANR	2480405	ArgumentList	tmp		2477630	1					
ANR	2480406	Argument	tmp		2477630	0					
ANR	2480407	Identifier	tmp		2477630	0					
ANR	2480408	Condition	0	1285:25:23349:23349	2477630	1	True				
ANR	2480409	PrimaryExpression	0		2477630	0					
ANR	2480410	Statement	gen_shift	1289:8:23363:23371	2477630	25	True				
ANR	2480411	Statement	(	1289:17:23372:23372	2477630	26	True				
ANR	2480412	Statement	cmd	1289:18:23373:23375	2477630	27	True				
ANR	2480413	Statement	)	1289:21:23376:23376	2477630	28	True				
ANR	2480414	Statement	gen_shift_reg	1289:23:23378:23390	2477630	29	True				
ANR	2480415	Statement	(	1289:36:23391:23391	2477630	30	True				
ANR	2480416	Statement	cmd	1289:37:23392:23394	2477630	31	True				
ANR	2480417	Statement	","	1289:40:23395:23395	2477630	32	True				
ANR	2480418	Statement	cpu_SR	1289:42:23397:23402	2477630	33	True				
ANR	2480419	Statement	[	1289:48:23403:23403	2477630	34	True				
ANR	2480420	Statement	SAR	1289:49:23404:23406	2477630	35	True				
ANR	2480421	Statement	]	1289:52:23407:23407	2477630	36	True				
ANR	2480422	Statement	)	1289:53:23408:23408	2477630	37	True				
ANR	2480423	Label	case 8 :	1293:12:23425:23431	2477630	38	True				
ANR	2480424	ExpressionStatement	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	1295:16:23458:23500	2477630	39	True				
ANR	2480425	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2477630	0					
ANR	2480426	Callee	gen_window_check3		2477630	0					
ANR	2480427	Identifier	gen_window_check3		2477630	0					
ANR	2480428	ArgumentList	dc		2477630	1					
ANR	2480429	Argument	dc		2477630	0					
ANR	2480430	Identifier	dc		2477630	0					
ANR	2480431	Argument	RRR_R		2477630	1					
ANR	2480432	Identifier	RRR_R		2477630	0					
ANR	2480433	Argument	RRR_S		2477630	2					
ANR	2480434	Identifier	RRR_S		2477630	0					
ANR	2480435	Argument	RRR_T		2477630	3					
ANR	2480436	Identifier	RRR_T		2477630	0					
ANR	2480437	CompoundStatement		1297:20:23492:23523	2477630	40					
ANR	2480438	IdentifierDeclStatement	TCGv_i64 v = tcg_temp_new_i64 ( ) ;	1299:20:23542:23573	2477630	0	True				
ANR	2480439	IdentifierDecl	v = tcg_temp_new_i64 ( )		2477630	0					
ANR	2480440	IdentifierDeclType	TCGv_i64		2477630	0					
ANR	2480441	Identifier	v		2477630	1					
ANR	2480442	AssignmentExpression	v = tcg_temp_new_i64 ( )		2477630	2		=			
ANR	2480443	Identifier	v		2477630	0					
ANR	2480444	CallExpression	tcg_temp_new_i64 ( )		2477630	1					
ANR	2480445	Callee	tcg_temp_new_i64		2477630	0					
ANR	2480446	Identifier	tcg_temp_new_i64		2477630	0					
ANR	2480447	ArgumentList			2477630	1					
ANR	2480448	ExpressionStatement	"tcg_gen_concat_i32_i64 ( v , cpu_R [ RRR_T ] , cpu_R [ RRR_S ] )"	1301:20:23596:23649	2477630	1	True				
ANR	2480449	CallExpression	"tcg_gen_concat_i32_i64 ( v , cpu_R [ RRR_T ] , cpu_R [ RRR_S ] )"		2477630	0					
ANR	2480450	Callee	tcg_gen_concat_i32_i64		2477630	0					
ANR	2480451	Identifier	tcg_gen_concat_i32_i64		2477630	0					
ANR	2480452	ArgumentList	v		2477630	1					
ANR	2480453	Argument	v		2477630	0					
ANR	2480454	Identifier	v		2477630	0					
ANR	2480455	Argument	cpu_R [ RRR_T ]		2477630	1					
ANR	2480456	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2480457	Identifier	cpu_R		2477630	0					
ANR	2480458	Identifier	RRR_T		2477630	1					
ANR	2480459	Argument	cpu_R [ RRR_S ]		2477630	2					
ANR	2480460	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2480461	Identifier	cpu_R		2477630	0					
ANR	2480462	Identifier	RRR_S		2477630	1					
ANR	2480463	ExpressionStatement	gen_shift ( shr )	1303:20:23672:23686	2477630	2	True				
ANR	2480464	CallExpression	gen_shift ( shr )		2477630	0					
ANR	2480465	Callee	gen_shift		2477630	0					
ANR	2480466	Identifier	gen_shift		2477630	0					
ANR	2480467	ArgumentList	shr		2477630	1					
ANR	2480468	Argument	shr		2477630	0					
ANR	2480469	Identifier	shr		2477630	0					
ANR	2480470	BreakStatement	break ;	1307:16:23724:23729	2477630	41	True				
ANR	2480471	Label	case 9 :	1311:12:23746:23752	2477630	42	True				
ANR	2480472	ExpressionStatement	"gen_window_check2 ( dc , RRR_R , RRR_T )"	1313:16:23779:23814	2477630	43	True				
ANR	2480473	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_T )"		2477630	0					
ANR	2480474	Callee	gen_window_check2		2477630	0					
ANR	2480475	Identifier	gen_window_check2		2477630	0					
ANR	2480476	ArgumentList	dc		2477630	1					
ANR	2480477	Argument	dc		2477630	0					
ANR	2480478	Identifier	dc		2477630	0					
ANR	2480479	Argument	RRR_R		2477630	1					
ANR	2480480	Identifier	RRR_R		2477630	0					
ANR	2480481	Argument	RRR_T		2477630	2					
ANR	2480482	Identifier	RRR_T		2477630	0					
ANR	2480483	IfStatement	if ( dc -> sar_5bit )		2477630	44					
ANR	2480484	Condition	dc -> sar_5bit	1315:20:23837:23848	2477630	0	True				
ANR	2480485	PtrMemberAccess	dc -> sar_5bit		2477630	0					
ANR	2480486	Identifier	dc		2477630	0					
ANR	2480487	Identifier	sar_5bit		2477630	1					
ANR	2480488	CompoundStatement		1313:34:23801:23801	2477630	1					
ANR	2480489	ExpressionStatement	"tcg_gen_shr_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , cpu_SR [ SAR ] )"	1317:20:23874:23930	2477630	0	True				
ANR	2480490	CallExpression	"tcg_gen_shr_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , cpu_SR [ SAR ] )"		2477630	0					
ANR	2480491	Callee	tcg_gen_shr_i32		2477630	0					
ANR	2480492	Identifier	tcg_gen_shr_i32		2477630	0					
ANR	2480493	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2480494	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2480495	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2480496	Identifier	cpu_R		2477630	0					
ANR	2480497	Identifier	RRR_R		2477630	1					
ANR	2480498	Argument	cpu_R [ RRR_T ]		2477630	1					
ANR	2480499	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2480500	Identifier	cpu_R		2477630	0					
ANR	2480501	Identifier	RRR_T		2477630	1					
ANR	2480502	Argument	cpu_SR [ SAR ]		2477630	2					
ANR	2480503	ArrayIndexing	cpu_SR [ SAR ]		2477630	0					
ANR	2480504	Identifier	cpu_SR		2477630	0					
ANR	2480505	Identifier	SAR		2477630	1					
ANR	2480506	ElseStatement	else		2477630	0					
ANR	2480507	CompoundStatement		1319:20:23929:23960	2477630	0					
ANR	2480508	IdentifierDeclStatement	TCGv_i64 v = tcg_temp_new_i64 ( ) ;	1321:20:23979:24010	2477630	0	True				
ANR	2480509	IdentifierDecl	v = tcg_temp_new_i64 ( )		2477630	0					
ANR	2480510	IdentifierDeclType	TCGv_i64		2477630	0					
ANR	2480511	Identifier	v		2477630	1					
ANR	2480512	AssignmentExpression	v = tcg_temp_new_i64 ( )		2477630	2		=			
ANR	2480513	Identifier	v		2477630	0					
ANR	2480514	CallExpression	tcg_temp_new_i64 ( )		2477630	1					
ANR	2480515	Callee	tcg_temp_new_i64		2477630	0					
ANR	2480516	Identifier	tcg_temp_new_i64		2477630	0					
ANR	2480517	ArgumentList			2477630	1					
ANR	2480518	ExpressionStatement	"tcg_gen_extu_i32_i64 ( v , cpu_R [ RRR_T ] )"	1323:20:24033:24070	2477630	1	True				
ANR	2480519	CallExpression	"tcg_gen_extu_i32_i64 ( v , cpu_R [ RRR_T ] )"		2477630	0					
ANR	2480520	Callee	tcg_gen_extu_i32_i64		2477630	0					
ANR	2480521	Identifier	tcg_gen_extu_i32_i64		2477630	0					
ANR	2480522	ArgumentList	v		2477630	1					
ANR	2480523	Argument	v		2477630	0					
ANR	2480524	Identifier	v		2477630	0					
ANR	2480525	Argument	cpu_R [ RRR_T ]		2477630	1					
ANR	2480526	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2480527	Identifier	cpu_R		2477630	0					
ANR	2480528	Identifier	RRR_T		2477630	1					
ANR	2480529	ExpressionStatement	gen_shift ( shr )	1325:20:24093:24107	2477630	2	True				
ANR	2480530	CallExpression	gen_shift ( shr )		2477630	0					
ANR	2480531	Callee	gen_shift		2477630	0					
ANR	2480532	Identifier	gen_shift		2477630	0					
ANR	2480533	ArgumentList	shr		2477630	1					
ANR	2480534	Argument	shr		2477630	0					
ANR	2480535	Identifier	shr		2477630	0					
ANR	2480536	BreakStatement	break ;	1329:16:24145:24150	2477630	45	True				
ANR	2480537	Label	case 10 :	1333:12:24167:24174	2477630	46	True				
ANR	2480538	ExpressionStatement	"gen_window_check2 ( dc , RRR_R , RRR_S )"	1335:16:24201:24236	2477630	47	True				
ANR	2480539	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_S )"		2477630	0					
ANR	2480540	Callee	gen_window_check2		2477630	0					
ANR	2480541	Identifier	gen_window_check2		2477630	0					
ANR	2480542	ArgumentList	dc		2477630	1					
ANR	2480543	Argument	dc		2477630	0					
ANR	2480544	Identifier	dc		2477630	0					
ANR	2480545	Argument	RRR_R		2477630	1					
ANR	2480546	Identifier	RRR_R		2477630	0					
ANR	2480547	Argument	RRR_S		2477630	2					
ANR	2480548	Identifier	RRR_S		2477630	0					
ANR	2480549	IfStatement	if ( dc -> sar_m32_5bit )		2477630	48					
ANR	2480550	Condition	dc -> sar_m32_5bit	1337:20:24259:24274	2477630	0	True				
ANR	2480551	PtrMemberAccess	dc -> sar_m32_5bit		2477630	0					
ANR	2480552	Identifier	dc		2477630	0					
ANR	2480553	Identifier	sar_m32_5bit		2477630	1					
ANR	2480554	CompoundStatement		1335:38:24227:24227	2477630	1					
ANR	2480555	ExpressionStatement	"tcg_gen_shl_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , dc -> sar_m32 )"	1339:20:24300:24356	2477630	0	True				
ANR	2480556	CallExpression	"tcg_gen_shl_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , dc -> sar_m32 )"		2477630	0					
ANR	2480557	Callee	tcg_gen_shl_i32		2477630	0					
ANR	2480558	Identifier	tcg_gen_shl_i32		2477630	0					
ANR	2480559	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2480560	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2480561	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2480562	Identifier	cpu_R		2477630	0					
ANR	2480563	Identifier	RRR_R		2477630	1					
ANR	2480564	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2480565	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2480566	Identifier	cpu_R		2477630	0					
ANR	2480567	Identifier	RRR_S		2477630	1					
ANR	2480568	Argument	dc -> sar_m32		2477630	2					
ANR	2480569	PtrMemberAccess	dc -> sar_m32		2477630	0					
ANR	2480570	Identifier	dc		2477630	0					
ANR	2480571	Identifier	sar_m32		2477630	1					
ANR	2480572	ElseStatement	else		2477630	0					
ANR	2480573	CompoundStatement		1343:20:24409:24439	2477630	0					
ANR	2480574	IdentifierDeclStatement	TCGv_i64 v = tcg_temp_new_i64 ( ) ;	1343:20:24405:24436	2477630	0	True				
ANR	2480575	IdentifierDecl	v = tcg_temp_new_i64 ( )		2477630	0					
ANR	2480576	IdentifierDeclType	TCGv_i64		2477630	0					
ANR	2480577	Identifier	v		2477630	1					
ANR	2480578	AssignmentExpression	v = tcg_temp_new_i64 ( )		2477630	2		=			
ANR	2480579	Identifier	v		2477630	0					
ANR	2480580	CallExpression	tcg_temp_new_i64 ( )		2477630	1					
ANR	2480581	Callee	tcg_temp_new_i64		2477630	0					
ANR	2480582	Identifier	tcg_temp_new_i64		2477630	0					
ANR	2480583	ArgumentList			2477630	1					
ANR	2480584	IdentifierDeclStatement	TCGv_i32 s = tcg_const_i32 ( 32 ) ;	1345:20:24459:24489	2477630	1	True				
ANR	2480585	IdentifierDecl	s = tcg_const_i32 ( 32 )		2477630	0					
ANR	2480586	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2480587	Identifier	s		2477630	1					
ANR	2480588	AssignmentExpression	s = tcg_const_i32 ( 32 )		2477630	2		=			
ANR	2480589	Identifier	s		2477630	0					
ANR	2480590	CallExpression	tcg_const_i32 ( 32 )		2477630	1					
ANR	2480591	Callee	tcg_const_i32		2477630	0					
ANR	2480592	Identifier	tcg_const_i32		2477630	0					
ANR	2480593	ArgumentList	32		2477630	1					
ANR	2480594	Argument	32		2477630	0					
ANR	2480595	PrimaryExpression	32		2477630	0					
ANR	2480596	ExpressionStatement	"tcg_gen_sub_i32 ( s , s , cpu_SR [ SAR ] )"	1347:20:24512:24546	2477630	2	True				
ANR	2480597	CallExpression	"tcg_gen_sub_i32 ( s , s , cpu_SR [ SAR ] )"		2477630	0					
ANR	2480598	Callee	tcg_gen_sub_i32		2477630	0					
ANR	2480599	Identifier	tcg_gen_sub_i32		2477630	0					
ANR	2480600	ArgumentList	s		2477630	1					
ANR	2480601	Argument	s		2477630	0					
ANR	2480602	Identifier	s		2477630	0					
ANR	2480603	Argument	s		2477630	1					
ANR	2480604	Identifier	s		2477630	0					
ANR	2480605	Argument	cpu_SR [ SAR ]		2477630	2					
ANR	2480606	ArrayIndexing	cpu_SR [ SAR ]		2477630	0					
ANR	2480607	Identifier	cpu_SR		2477630	0					
ANR	2480608	Identifier	SAR		2477630	1					
ANR	2480609	ExpressionStatement	"tcg_gen_andi_i32 ( s , s , 0x3f )"	1349:20:24569:24597	2477630	3	True				
ANR	2480610	CallExpression	"tcg_gen_andi_i32 ( s , s , 0x3f )"		2477630	0					
ANR	2480611	Callee	tcg_gen_andi_i32		2477630	0					
ANR	2480612	Identifier	tcg_gen_andi_i32		2477630	0					
ANR	2480613	ArgumentList	s		2477630	1					
ANR	2480614	Argument	s		2477630	0					
ANR	2480615	Identifier	s		2477630	0					
ANR	2480616	Argument	s		2477630	1					
ANR	2480617	Identifier	s		2477630	0					
ANR	2480618	Argument	0x3f		2477630	2					
ANR	2480619	PrimaryExpression	0x3f		2477630	0					
ANR	2480620	ExpressionStatement	"tcg_gen_extu_i32_i64 ( v , cpu_R [ RRR_S ] )"	1351:20:24620:24657	2477630	4	True				
ANR	2480621	CallExpression	"tcg_gen_extu_i32_i64 ( v , cpu_R [ RRR_S ] )"		2477630	0					
ANR	2480622	Callee	tcg_gen_extu_i32_i64		2477630	0					
ANR	2480623	Identifier	tcg_gen_extu_i32_i64		2477630	0					
ANR	2480624	ArgumentList	v		2477630	1					
ANR	2480625	Argument	v		2477630	0					
ANR	2480626	Identifier	v		2477630	0					
ANR	2480627	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2480628	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2480629	Identifier	cpu_R		2477630	0					
ANR	2480630	Identifier	RRR_S		2477630	1					
ANR	2480631	ExpressionStatement	"gen_shift_reg ( shl , s )"	1353:20:24680:24701	2477630	5	True				
ANR	2480632	CallExpression	"gen_shift_reg ( shl , s )"		2477630	0					
ANR	2480633	Callee	gen_shift_reg		2477630	0					
ANR	2480634	Identifier	gen_shift_reg		2477630	0					
ANR	2480635	ArgumentList	shl		2477630	1					
ANR	2480636	Argument	shl		2477630	0					
ANR	2480637	Identifier	shl		2477630	0					
ANR	2480638	Argument	s		2477630	1					
ANR	2480639	Identifier	s		2477630	0					
ANR	2480640	ExpressionStatement	tcg_temp_free ( s )	1355:20:24724:24740	2477630	6	True				
ANR	2480641	CallExpression	tcg_temp_free ( s )		2477630	0					
ANR	2480642	Callee	tcg_temp_free		2477630	0					
ANR	2480643	Identifier	tcg_temp_free		2477630	0					
ANR	2480644	ArgumentList	s		2477630	1					
ANR	2480645	Argument	s		2477630	0					
ANR	2480646	Identifier	s		2477630	0					
ANR	2480647	BreakStatement	break ;	1359:16:24778:24783	2477630	49	True				
ANR	2480648	Label	case 11 :	1363:12:24800:24807	2477630	50	True				
ANR	2480649	ExpressionStatement	"gen_window_check2 ( dc , RRR_R , RRR_T )"	1365:16:24834:24869	2477630	51	True				
ANR	2480650	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_T )"		2477630	0					
ANR	2480651	Callee	gen_window_check2		2477630	0					
ANR	2480652	Identifier	gen_window_check2		2477630	0					
ANR	2480653	ArgumentList	dc		2477630	1					
ANR	2480654	Argument	dc		2477630	0					
ANR	2480655	Identifier	dc		2477630	0					
ANR	2480656	Argument	RRR_R		2477630	1					
ANR	2480657	Identifier	RRR_R		2477630	0					
ANR	2480658	Argument	RRR_T		2477630	2					
ANR	2480659	Identifier	RRR_T		2477630	0					
ANR	2480660	IfStatement	if ( dc -> sar_5bit )		2477630	52					
ANR	2480661	Condition	dc -> sar_5bit	1367:20:24892:24903	2477630	0	True				
ANR	2480662	PtrMemberAccess	dc -> sar_5bit		2477630	0					
ANR	2480663	Identifier	dc		2477630	0					
ANR	2480664	Identifier	sar_5bit		2477630	1					
ANR	2480665	CompoundStatement		1365:34:24856:24856	2477630	1					
ANR	2480666	ExpressionStatement	"tcg_gen_sar_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , cpu_SR [ SAR ] )"	1369:20:24929:24985	2477630	0	True				
ANR	2480667	CallExpression	"tcg_gen_sar_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , cpu_SR [ SAR ] )"		2477630	0					
ANR	2480668	Callee	tcg_gen_sar_i32		2477630	0					
ANR	2480669	Identifier	tcg_gen_sar_i32		2477630	0					
ANR	2480670	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2480671	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2480672	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2480673	Identifier	cpu_R		2477630	0					
ANR	2480674	Identifier	RRR_R		2477630	1					
ANR	2480675	Argument	cpu_R [ RRR_T ]		2477630	1					
ANR	2480676	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2480677	Identifier	cpu_R		2477630	0					
ANR	2480678	Identifier	RRR_T		2477630	1					
ANR	2480679	Argument	cpu_SR [ SAR ]		2477630	2					
ANR	2480680	ArrayIndexing	cpu_SR [ SAR ]		2477630	0					
ANR	2480681	Identifier	cpu_SR		2477630	0					
ANR	2480682	Identifier	SAR		2477630	1					
ANR	2480683	ElseStatement	else		2477630	0					
ANR	2480684	CompoundStatement		1371:20:24984:25015	2477630	0					
ANR	2480685	IdentifierDeclStatement	TCGv_i64 v = tcg_temp_new_i64 ( ) ;	1373:20:25034:25065	2477630	0	True				
ANR	2480686	IdentifierDecl	v = tcg_temp_new_i64 ( )		2477630	0					
ANR	2480687	IdentifierDeclType	TCGv_i64		2477630	0					
ANR	2480688	Identifier	v		2477630	1					
ANR	2480689	AssignmentExpression	v = tcg_temp_new_i64 ( )		2477630	2		=			
ANR	2480690	Identifier	v		2477630	0					
ANR	2480691	CallExpression	tcg_temp_new_i64 ( )		2477630	1					
ANR	2480692	Callee	tcg_temp_new_i64		2477630	0					
ANR	2480693	Identifier	tcg_temp_new_i64		2477630	0					
ANR	2480694	ArgumentList			2477630	1					
ANR	2480695	ExpressionStatement	"tcg_gen_ext_i32_i64 ( v , cpu_R [ RRR_T ] )"	1375:20:25088:25124	2477630	1	True				
ANR	2480696	CallExpression	"tcg_gen_ext_i32_i64 ( v , cpu_R [ RRR_T ] )"		2477630	0					
ANR	2480697	Callee	tcg_gen_ext_i32_i64		2477630	0					
ANR	2480698	Identifier	tcg_gen_ext_i32_i64		2477630	0					
ANR	2480699	ArgumentList	v		2477630	1					
ANR	2480700	Argument	v		2477630	0					
ANR	2480701	Identifier	v		2477630	0					
ANR	2480702	Argument	cpu_R [ RRR_T ]		2477630	1					
ANR	2480703	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2480704	Identifier	cpu_R		2477630	0					
ANR	2480705	Identifier	RRR_T		2477630	1					
ANR	2480706	ExpressionStatement	gen_shift ( sar )	1377:20:25147:25161	2477630	2	True				
ANR	2480707	CallExpression	gen_shift ( sar )		2477630	0					
ANR	2480708	Callee	gen_shift		2477630	0					
ANR	2480709	Identifier	gen_shift		2477630	0					
ANR	2480710	ArgumentList	sar		2477630	1					
ANR	2480711	Argument	sar		2477630	0					
ANR	2480712	Identifier	sar		2477630	0					
ANR	2480713	BreakStatement	break ;	1381:16:25199:25204	2477630	53	True				
ANR	2480714	Statement	undef	1383:1:25208:25212	2477630	54	True				
ANR	2480715	Statement	gen_shift	1383:7:25214:25222	2477630	55	True				
ANR	2480716	Statement	undef	1385:1:25226:25230	2477630	56	True				
ANR	2480717	Statement	gen_shift_reg	1385:7:25232:25244	2477630	57	True				
ANR	2480718	Label	case 12 :	1389:12:25261:25268	2477630	58	True				
ANR	2480719	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_16_BIT_IMUL )	1391:16:25298:25335	2477630	59	True				
ANR	2480720	CallExpression	HAS_OPTION ( XTENSA_OPTION_16_BIT_IMUL )		2477630	0					
ANR	2480721	Callee	HAS_OPTION		2477630	0					
ANR	2480722	Identifier	HAS_OPTION		2477630	0					
ANR	2480723	ArgumentList	XTENSA_OPTION_16_BIT_IMUL		2477630	1					
ANR	2480724	Argument	XTENSA_OPTION_16_BIT_IMUL		2477630	0					
ANR	2480725	Identifier	XTENSA_OPTION_16_BIT_IMUL		2477630	0					
ANR	2480726	ExpressionStatement	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	1393:16:25354:25396	2477630	60	True				
ANR	2480727	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2477630	0					
ANR	2480728	Callee	gen_window_check3		2477630	0					
ANR	2480729	Identifier	gen_window_check3		2477630	0					
ANR	2480730	ArgumentList	dc		2477630	1					
ANR	2480731	Argument	dc		2477630	0					
ANR	2480732	Identifier	dc		2477630	0					
ANR	2480733	Argument	RRR_R		2477630	1					
ANR	2480734	Identifier	RRR_R		2477630	0					
ANR	2480735	Argument	RRR_S		2477630	2					
ANR	2480736	Identifier	RRR_S		2477630	0					
ANR	2480737	Argument	RRR_T		2477630	3					
ANR	2480738	Identifier	RRR_T		2477630	0					
ANR	2480739	CompoundStatement		1397:20:25443:25475	2477630	61					
ANR	2480740	IdentifierDeclStatement	TCGv_i32 v1 = tcg_temp_new_i32 ( ) ;	1397:20:25438:25470	2477630	0	True				
ANR	2480741	IdentifierDecl	v1 = tcg_temp_new_i32 ( )		2477630	0					
ANR	2480742	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2480743	Identifier	v1		2477630	1					
ANR	2480744	AssignmentExpression	v1 = tcg_temp_new_i32 ( )		2477630	2		=			
ANR	2480745	Identifier	v1		2477630	0					
ANR	2480746	CallExpression	tcg_temp_new_i32 ( )		2477630	1					
ANR	2480747	Callee	tcg_temp_new_i32		2477630	0					
ANR	2480748	Identifier	tcg_temp_new_i32		2477630	0					
ANR	2480749	ArgumentList			2477630	1					
ANR	2480750	IdentifierDeclStatement	TCGv_i32 v2 = tcg_temp_new_i32 ( ) ;	1399:20:25493:25525	2477630	1	True				
ANR	2480751	IdentifierDecl	v2 = tcg_temp_new_i32 ( )		2477630	0					
ANR	2480752	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2480753	Identifier	v2		2477630	1					
ANR	2480754	AssignmentExpression	v2 = tcg_temp_new_i32 ( )		2477630	2		=			
ANR	2480755	Identifier	v2		2477630	0					
ANR	2480756	CallExpression	tcg_temp_new_i32 ( )		2477630	1					
ANR	2480757	Callee	tcg_temp_new_i32		2477630	0					
ANR	2480758	Identifier	tcg_temp_new_i32		2477630	0					
ANR	2480759	ArgumentList			2477630	1					
ANR	2480760	ExpressionStatement	"tcg_gen_ext16u_i32 ( v1 , cpu_R [ RRR_S ] )"	1401:20:25548:25584	2477630	2	True				
ANR	2480761	CallExpression	"tcg_gen_ext16u_i32 ( v1 , cpu_R [ RRR_S ] )"		2477630	0					
ANR	2480762	Callee	tcg_gen_ext16u_i32		2477630	0					
ANR	2480763	Identifier	tcg_gen_ext16u_i32		2477630	0					
ANR	2480764	ArgumentList	v1		2477630	1					
ANR	2480765	Argument	v1		2477630	0					
ANR	2480766	Identifier	v1		2477630	0					
ANR	2480767	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2480768	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2480769	Identifier	cpu_R		2477630	0					
ANR	2480770	Identifier	RRR_S		2477630	1					
ANR	2480771	ExpressionStatement	"tcg_gen_ext16u_i32 ( v2 , cpu_R [ RRR_T ] )"	1403:20:25607:25643	2477630	3	True				
ANR	2480772	CallExpression	"tcg_gen_ext16u_i32 ( v2 , cpu_R [ RRR_T ] )"		2477630	0					
ANR	2480773	Callee	tcg_gen_ext16u_i32		2477630	0					
ANR	2480774	Identifier	tcg_gen_ext16u_i32		2477630	0					
ANR	2480775	ArgumentList	v2		2477630	1					
ANR	2480776	Argument	v2		2477630	0					
ANR	2480777	Identifier	v2		2477630	0					
ANR	2480778	Argument	cpu_R [ RRR_T ]		2477630	1					
ANR	2480779	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2480780	Identifier	cpu_R		2477630	0					
ANR	2480781	Identifier	RRR_T		2477630	1					
ANR	2480782	ExpressionStatement	"tcg_gen_mul_i32 ( cpu_R [ RRR_R ] , v1 , v2 )"	1405:20:25666:25703	2477630	4	True				
ANR	2480783	CallExpression	"tcg_gen_mul_i32 ( cpu_R [ RRR_R ] , v1 , v2 )"		2477630	0					
ANR	2480784	Callee	tcg_gen_mul_i32		2477630	0					
ANR	2480785	Identifier	tcg_gen_mul_i32		2477630	0					
ANR	2480786	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2480787	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2480788	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2480789	Identifier	cpu_R		2477630	0					
ANR	2480790	Identifier	RRR_R		2477630	1					
ANR	2480791	Argument	v1		2477630	1					
ANR	2480792	Identifier	v1		2477630	0					
ANR	2480793	Argument	v2		2477630	2					
ANR	2480794	Identifier	v2		2477630	0					
ANR	2480795	ExpressionStatement	tcg_temp_free ( v2 )	1407:20:25726:25743	2477630	5	True				
ANR	2480796	CallExpression	tcg_temp_free ( v2 )		2477630	0					
ANR	2480797	Callee	tcg_temp_free		2477630	0					
ANR	2480798	Identifier	tcg_temp_free		2477630	0					
ANR	2480799	ArgumentList	v2		2477630	1					
ANR	2480800	Argument	v2		2477630	0					
ANR	2480801	Identifier	v2		2477630	0					
ANR	2480802	ExpressionStatement	tcg_temp_free ( v1 )	1409:20:25766:25783	2477630	6	True				
ANR	2480803	CallExpression	tcg_temp_free ( v1 )		2477630	0					
ANR	2480804	Callee	tcg_temp_free		2477630	0					
ANR	2480805	Identifier	tcg_temp_free		2477630	0					
ANR	2480806	ArgumentList	v1		2477630	1					
ANR	2480807	Argument	v1		2477630	0					
ANR	2480808	Identifier	v1		2477630	0					
ANR	2480809	BreakStatement	break ;	1413:16:25821:25826	2477630	62	True				
ANR	2480810	Label	case 13 :	1417:12:25843:25850	2477630	63	True				
ANR	2480811	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_16_BIT_IMUL )	1419:16:25880:25917	2477630	64	True				
ANR	2480812	CallExpression	HAS_OPTION ( XTENSA_OPTION_16_BIT_IMUL )		2477630	0					
ANR	2480813	Callee	HAS_OPTION		2477630	0					
ANR	2480814	Identifier	HAS_OPTION		2477630	0					
ANR	2480815	ArgumentList	XTENSA_OPTION_16_BIT_IMUL		2477630	1					
ANR	2480816	Argument	XTENSA_OPTION_16_BIT_IMUL		2477630	0					
ANR	2480817	Identifier	XTENSA_OPTION_16_BIT_IMUL		2477630	0					
ANR	2480818	ExpressionStatement	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	1421:16:25936:25978	2477630	65	True				
ANR	2480819	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2477630	0					
ANR	2480820	Callee	gen_window_check3		2477630	0					
ANR	2480821	Identifier	gen_window_check3		2477630	0					
ANR	2480822	ArgumentList	dc		2477630	1					
ANR	2480823	Argument	dc		2477630	0					
ANR	2480824	Identifier	dc		2477630	0					
ANR	2480825	Argument	RRR_R		2477630	1					
ANR	2480826	Identifier	RRR_R		2477630	0					
ANR	2480827	Argument	RRR_S		2477630	2					
ANR	2480828	Identifier	RRR_S		2477630	0					
ANR	2480829	Argument	RRR_T		2477630	3					
ANR	2480830	Identifier	RRR_T		2477630	0					
ANR	2480831	CompoundStatement		1425:20:26025:26057	2477630	66					
ANR	2480832	IdentifierDeclStatement	TCGv_i32 v1 = tcg_temp_new_i32 ( ) ;	1425:20:26020:26052	2477630	0	True				
ANR	2480833	IdentifierDecl	v1 = tcg_temp_new_i32 ( )		2477630	0					
ANR	2480834	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2480835	Identifier	v1		2477630	1					
ANR	2480836	AssignmentExpression	v1 = tcg_temp_new_i32 ( )		2477630	2		=			
ANR	2480837	Identifier	v1		2477630	0					
ANR	2480838	CallExpression	tcg_temp_new_i32 ( )		2477630	1					
ANR	2480839	Callee	tcg_temp_new_i32		2477630	0					
ANR	2480840	Identifier	tcg_temp_new_i32		2477630	0					
ANR	2480841	ArgumentList			2477630	1					
ANR	2480842	IdentifierDeclStatement	TCGv_i32 v2 = tcg_temp_new_i32 ( ) ;	1427:20:26075:26107	2477630	1	True				
ANR	2480843	IdentifierDecl	v2 = tcg_temp_new_i32 ( )		2477630	0					
ANR	2480844	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2480845	Identifier	v2		2477630	1					
ANR	2480846	AssignmentExpression	v2 = tcg_temp_new_i32 ( )		2477630	2		=			
ANR	2480847	Identifier	v2		2477630	0					
ANR	2480848	CallExpression	tcg_temp_new_i32 ( )		2477630	1					
ANR	2480849	Callee	tcg_temp_new_i32		2477630	0					
ANR	2480850	Identifier	tcg_temp_new_i32		2477630	0					
ANR	2480851	ArgumentList			2477630	1					
ANR	2480852	ExpressionStatement	"tcg_gen_ext16s_i32 ( v1 , cpu_R [ RRR_S ] )"	1429:20:26130:26166	2477630	2	True				
ANR	2480853	CallExpression	"tcg_gen_ext16s_i32 ( v1 , cpu_R [ RRR_S ] )"		2477630	0					
ANR	2480854	Callee	tcg_gen_ext16s_i32		2477630	0					
ANR	2480855	Identifier	tcg_gen_ext16s_i32		2477630	0					
ANR	2480856	ArgumentList	v1		2477630	1					
ANR	2480857	Argument	v1		2477630	0					
ANR	2480858	Identifier	v1		2477630	0					
ANR	2480859	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2480860	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2480861	Identifier	cpu_R		2477630	0					
ANR	2480862	Identifier	RRR_S		2477630	1					
ANR	2480863	ExpressionStatement	"tcg_gen_ext16s_i32 ( v2 , cpu_R [ RRR_T ] )"	1431:20:26189:26225	2477630	3	True				
ANR	2480864	CallExpression	"tcg_gen_ext16s_i32 ( v2 , cpu_R [ RRR_T ] )"		2477630	0					
ANR	2480865	Callee	tcg_gen_ext16s_i32		2477630	0					
ANR	2480866	Identifier	tcg_gen_ext16s_i32		2477630	0					
ANR	2480867	ArgumentList	v2		2477630	1					
ANR	2480868	Argument	v2		2477630	0					
ANR	2480869	Identifier	v2		2477630	0					
ANR	2480870	Argument	cpu_R [ RRR_T ]		2477630	1					
ANR	2480871	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2480872	Identifier	cpu_R		2477630	0					
ANR	2480873	Identifier	RRR_T		2477630	1					
ANR	2480874	ExpressionStatement	"tcg_gen_mul_i32 ( cpu_R [ RRR_R ] , v1 , v2 )"	1433:20:26248:26285	2477630	4	True				
ANR	2480875	CallExpression	"tcg_gen_mul_i32 ( cpu_R [ RRR_R ] , v1 , v2 )"		2477630	0					
ANR	2480876	Callee	tcg_gen_mul_i32		2477630	0					
ANR	2480877	Identifier	tcg_gen_mul_i32		2477630	0					
ANR	2480878	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2480879	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2480880	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2480881	Identifier	cpu_R		2477630	0					
ANR	2480882	Identifier	RRR_R		2477630	1					
ANR	2480883	Argument	v1		2477630	1					
ANR	2480884	Identifier	v1		2477630	0					
ANR	2480885	Argument	v2		2477630	2					
ANR	2480886	Identifier	v2		2477630	0					
ANR	2480887	ExpressionStatement	tcg_temp_free ( v2 )	1435:20:26308:26325	2477630	5	True				
ANR	2480888	CallExpression	tcg_temp_free ( v2 )		2477630	0					
ANR	2480889	Callee	tcg_temp_free		2477630	0					
ANR	2480890	Identifier	tcg_temp_free		2477630	0					
ANR	2480891	ArgumentList	v2		2477630	1					
ANR	2480892	Argument	v2		2477630	0					
ANR	2480893	Identifier	v2		2477630	0					
ANR	2480894	ExpressionStatement	tcg_temp_free ( v1 )	1437:20:26348:26365	2477630	6	True				
ANR	2480895	CallExpression	tcg_temp_free ( v1 )		2477630	0					
ANR	2480896	Callee	tcg_temp_free		2477630	0					
ANR	2480897	Identifier	tcg_temp_free		2477630	0					
ANR	2480898	ArgumentList	v1		2477630	1					
ANR	2480899	Argument	v1		2477630	0					
ANR	2480900	Identifier	v1		2477630	0					
ANR	2480901	BreakStatement	break ;	1441:16:26403:26408	2477630	67	True				
ANR	2480902	Label	default :	1445:12:26425:26432	2477630	68	True				
ANR	2480903	Identifier	default		2477630	0					
ANR	2480904	ExpressionStatement	RESERVED ( )	1447:16:26464:26474	2477630	69	True				
ANR	2480905	CallExpression	RESERVED ( )		2477630	0					
ANR	2480906	Callee	RESERVED		2477630	0					
ANR	2480907	Identifier	RESERVED		2477630	0					
ANR	2480908	ArgumentList			2477630	1					
ANR	2480909	BreakStatement	break ;	1449:16:26493:26498	2477630	70	True				
ANR	2480910	BreakStatement	break ;	1453:12:26528:26533	2477630	5	True				
ANR	2480911	Label	case 2 :	1457:8:26546:26552	2477630	6	True				
ANR	2480912	IfStatement	if ( OP2 >= 8 )		2477630	7					
ANR	2480913	Condition	OP2 >= 8	1459:16:26580:26587	2477630	0	True				
ANR	2480914	RelationalExpression	OP2 >= 8		2477630	0		>=			
ANR	2480915	Identifier	OP2		2477630	0					
ANR	2480916	PrimaryExpression	8		2477630	1					
ANR	2480917	CompoundStatement		1457:26:26540:26540	2477630	1					
ANR	2480918	ExpressionStatement	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	1461:16:26609:26651	2477630	0	True				
ANR	2480919	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2477630	0					
ANR	2480920	Callee	gen_window_check3		2477630	0					
ANR	2480921	Identifier	gen_window_check3		2477630	0					
ANR	2480922	ArgumentList	dc		2477630	1					
ANR	2480923	Argument	dc		2477630	0					
ANR	2480924	Identifier	dc		2477630	0					
ANR	2480925	Argument	RRR_R		2477630	1					
ANR	2480926	Identifier	RRR_R		2477630	0					
ANR	2480927	Argument	RRR_S		2477630	2					
ANR	2480928	Identifier	RRR_S		2477630	0					
ANR	2480929	Argument	RRR_T		2477630	3					
ANR	2480930	Identifier	RRR_T		2477630	0					
ANR	2480931	IfStatement	if ( OP2 >= 12 )		2477630	8					
ANR	2480932	Condition	OP2 >= 12	1467:16:26687:26695	2477630	0	True				
ANR	2480933	RelationalExpression	OP2 >= 12		2477630	0		>=			
ANR	2480934	Identifier	OP2		2477630	0					
ANR	2480935	PrimaryExpression	12		2477630	1					
ANR	2480936	CompoundStatement		1469:16:26723:26750	2477630	1					
ANR	2480937	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_32_BIT_IDIV )	1469:16:26717:26754	2477630	0	True				
ANR	2480938	CallExpression	HAS_OPTION ( XTENSA_OPTION_32_BIT_IDIV )		2477630	0					
ANR	2480939	Callee	HAS_OPTION		2477630	0					
ANR	2480940	Identifier	HAS_OPTION		2477630	0					
ANR	2480941	ArgumentList	XTENSA_OPTION_32_BIT_IDIV		2477630	1					
ANR	2480942	Argument	XTENSA_OPTION_32_BIT_IDIV		2477630	0					
ANR	2480943	Identifier	XTENSA_OPTION_32_BIT_IDIV		2477630	0					
ANR	2480944	IdentifierDeclStatement	int label = gen_new_label ( ) ;	1471:16:26773:26800	2477630	1	True				
ANR	2480945	IdentifierDecl	label = gen_new_label ( )		2477630	0					
ANR	2480946	IdentifierDeclType	int		2477630	0					
ANR	2480947	Identifier	label		2477630	1					
ANR	2480948	AssignmentExpression	label = gen_new_label ( )		2477630	2		=			
ANR	2480949	Identifier	label		2477630	0					
ANR	2480950	CallExpression	gen_new_label ( )		2477630	1					
ANR	2480951	Callee	gen_new_label		2477630	0					
ANR	2480952	Identifier	gen_new_label		2477630	0					
ANR	2480953	ArgumentList			2477630	1					
ANR	2480954	ExpressionStatement	"tcg_gen_brcondi_i32 ( TCG_COND_NE , cpu_R [ RRR_T ] , 0 , label )"	1473:16:26819:26875	2477630	2	True				
ANR	2480955	CallExpression	"tcg_gen_brcondi_i32 ( TCG_COND_NE , cpu_R [ RRR_T ] , 0 , label )"		2477630	0					
ANR	2480956	Callee	tcg_gen_brcondi_i32		2477630	0					
ANR	2480957	Identifier	tcg_gen_brcondi_i32		2477630	0					
ANR	2480958	ArgumentList	TCG_COND_NE		2477630	1					
ANR	2480959	Argument	TCG_COND_NE		2477630	0					
ANR	2480960	Identifier	TCG_COND_NE		2477630	0					
ANR	2480961	Argument	cpu_R [ RRR_T ]		2477630	1					
ANR	2480962	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2480963	Identifier	cpu_R		2477630	0					
ANR	2480964	Identifier	RRR_T		2477630	1					
ANR	2480965	Argument	0		2477630	2					
ANR	2480966	PrimaryExpression	0		2477630	0					
ANR	2480967	Argument	label		2477630	3					
ANR	2480968	Identifier	label		2477630	0					
ANR	2480969	ExpressionStatement	"gen_exception_cause ( dc , INTEGER_DIVIDE_BY_ZERO_CAUSE )"	1475:16:26894:26947	2477630	3	True				
ANR	2480970	CallExpression	"gen_exception_cause ( dc , INTEGER_DIVIDE_BY_ZERO_CAUSE )"		2477630	0					
ANR	2480971	Callee	gen_exception_cause		2477630	0					
ANR	2480972	Identifier	gen_exception_cause		2477630	0					
ANR	2480973	ArgumentList	dc		2477630	1					
ANR	2480974	Argument	dc		2477630	0					
ANR	2480975	Identifier	dc		2477630	0					
ANR	2480976	Argument	INTEGER_DIVIDE_BY_ZERO_CAUSE		2477630	1					
ANR	2480977	Identifier	INTEGER_DIVIDE_BY_ZERO_CAUSE		2477630	0					
ANR	2480978	ExpressionStatement	gen_set_label ( label )	1477:16:26966:26986	2477630	4	True				
ANR	2480979	CallExpression	gen_set_label ( label )		2477630	0					
ANR	2480980	Callee	gen_set_label		2477630	0					
ANR	2480981	Identifier	gen_set_label		2477630	0					
ANR	2480982	ArgumentList	label		2477630	1					
ANR	2480983	Argument	label		2477630	0					
ANR	2480984	Identifier	label		2477630	0					
ANR	2480985	SwitchStatement	switch ( OP2 )		2477630	9					
ANR	2480986	Condition	OP2	1483:20:27026:27028	2477630	0	True				
ANR	2480987	Identifier	OP2		2477630	0					
ANR	2480988	CompoundStatement		1481:25:26981:26981	2477630	1					
ANR	2480989	Statement	define	1485:1:27035:27040	2477630	0	True				
ANR	2480990	Statement	BOOLEAN_LOGIC	1485:8:27042:27054	2477630	1	True				
ANR	2480991	Statement	(	1485:21:27055:27055	2477630	2	True				
ANR	2480992	Statement	fn	1485:22:27056:27057	2477630	3	True				
ANR	2480993	Statement	","	1485:24:27058:27058	2477630	4	True				
ANR	2480994	Statement	r	1485:26:27060:27060	2477630	5	True				
ANR	2480995	Statement	","	1485:27:27061:27061	2477630	6	True				
ANR	2480996	Statement	s	1485:29:27063:27063	2477630	7	True				
ANR	2480997	Statement	","	1485:30:27064:27064	2477630	8	True				
ANR	2480998	Statement	t	1485:32:27066:27066	2477630	9	True				
ANR	2480999	Statement	)	1485:33:27067:27067	2477630	10	True				
ANR	2481000	DoStatement	do		2477630	11					
ANR	2481001	CompoundStatement		1499:20:27389:27425	2477630	0					
ANR	2481002	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )	1489:20:27116:27149	2477630	0	True				
ANR	2481003	CallExpression	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )		2477630	0					
ANR	2481004	Callee	HAS_OPTION		2477630	0					
ANR	2481005	Identifier	HAS_OPTION		2477630	0					
ANR	2481006	ArgumentList	XTENSA_OPTION_BOOLEAN		2477630	1					
ANR	2481007	Argument	XTENSA_OPTION_BOOLEAN		2477630	0					
ANR	2481008	Identifier	XTENSA_OPTION_BOOLEAN		2477630	0					
ANR	2481009	IdentifierDeclStatement	TCGv_i32 tmp1 = tcg_temp_new_i32 ( ) ;	1491:20:27174:27208	2477630	1	True				
ANR	2481010	IdentifierDecl	tmp1 = tcg_temp_new_i32 ( )		2477630	0					
ANR	2481011	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2481012	Identifier	tmp1		2477630	1					
ANR	2481013	AssignmentExpression	tmp1 = tcg_temp_new_i32 ( )		2477630	2		=			
ANR	2481014	Identifier	tmp1		2477630	0					
ANR	2481015	CallExpression	tcg_temp_new_i32 ( )		2477630	1					
ANR	2481016	Callee	tcg_temp_new_i32		2477630	0					
ANR	2481017	Identifier	tcg_temp_new_i32		2477630	0					
ANR	2481018	ArgumentList			2477630	1					
ANR	2481019	IdentifierDeclStatement	TCGv_i32 tmp2 = tcg_temp_new_i32 ( ) ;	1493:20:27233:27267	2477630	2	True				
ANR	2481020	IdentifierDecl	tmp2 = tcg_temp_new_i32 ( )		2477630	0					
ANR	2481021	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2481022	Identifier	tmp2		2477630	1					
ANR	2481023	AssignmentExpression	tmp2 = tcg_temp_new_i32 ( )		2477630	2		=			
ANR	2481024	Identifier	tmp2		2477630	0					
ANR	2481025	CallExpression	tcg_temp_new_i32 ( )		2477630	1					
ANR	2481026	Callee	tcg_temp_new_i32		2477630	0					
ANR	2481027	Identifier	tcg_temp_new_i32		2477630	0					
ANR	2481028	ArgumentList			2477630	1					
ANR	2481029	ExpressionStatement	"tcg_gen_shri_i32 ( tmp1 , cpu_SR [ BR ] , s )"	1497:20:27315:27352	2477630	3	True				
ANR	2481030	CallExpression	"tcg_gen_shri_i32 ( tmp1 , cpu_SR [ BR ] , s )"		2477630	0					
ANR	2481031	Callee	tcg_gen_shri_i32		2477630	0					
ANR	2481032	Identifier	tcg_gen_shri_i32		2477630	0					
ANR	2481033	ArgumentList	tmp1		2477630	1					
ANR	2481034	Argument	tmp1		2477630	0					
ANR	2481035	Identifier	tmp1		2477630	0					
ANR	2481036	Argument	cpu_SR [ BR ]		2477630	1					
ANR	2481037	ArrayIndexing	cpu_SR [ BR ]		2477630	0					
ANR	2481038	Identifier	cpu_SR		2477630	0					
ANR	2481039	Identifier	BR		2477630	1					
ANR	2481040	Argument	s		2477630	2					
ANR	2481041	Identifier	s		2477630	0					
ANR	2481042	ExpressionStatement	"tcg_gen_shri_i32 ( tmp2 , cpu_SR [ BR ] , t )"	1499:20:27377:27414	2477630	4	True				
ANR	2481043	CallExpression	"tcg_gen_shri_i32 ( tmp2 , cpu_SR [ BR ] , t )"		2477630	0					
ANR	2481044	Callee	tcg_gen_shri_i32		2477630	0					
ANR	2481045	Identifier	tcg_gen_shri_i32		2477630	0					
ANR	2481046	ArgumentList	tmp2		2477630	1					
ANR	2481047	Argument	tmp2		2477630	0					
ANR	2481048	Identifier	tmp2		2477630	0					
ANR	2481049	Argument	cpu_SR [ BR ]		2477630	1					
ANR	2481050	ArrayIndexing	cpu_SR [ BR ]		2477630	0					
ANR	2481051	Identifier	cpu_SR		2477630	0					
ANR	2481052	Identifier	BR		2477630	1					
ANR	2481053	Argument	t		2477630	2					
ANR	2481054	Identifier	t		2477630	0					
ANR	2481055	IdentifierDeclStatement	"tcg_gen_ fn _i32 ( tmp1 , tmp1 , tmp2 ) ;"	1501:20:27439:27475	2477630	5	True				
ANR	2481056	IdentifierDecl	"_i32 ( tmp1 , tmp1 , tmp2 )"		2477630	0					
ANR	2481057	IdentifierDeclType	tcg_gen_ fn		2477630	0					
ANR	2481058	Identifier	_i32		2477630	1					
ANR	2481059	Expression	"tmp1 , tmp1 , tmp2"		2477630	2					
ANR	2481060	Identifier	tmp1		2477630	0					
ANR	2481061	Expression	"tmp1 , tmp2"		2477630	1					
ANR	2481062	Identifier	tmp1		2477630	0					
ANR	2481063	Identifier	tmp2		2477630	1					
ANR	2481064	ExpressionStatement	"tcg_gen_deposit_i32 ( cpu_SR [ BR ] , cpu_SR [ BR ] , tmp1 , r , 1 )"	1503:20:27500:27555	2477630	6	True				
ANR	2481065	CallExpression	"tcg_gen_deposit_i32 ( cpu_SR [ BR ] , cpu_SR [ BR ] , tmp1 , r , 1 )"		2477630	0					
ANR	2481066	Callee	tcg_gen_deposit_i32		2477630	0					
ANR	2481067	Identifier	tcg_gen_deposit_i32		2477630	0					
ANR	2481068	ArgumentList	cpu_SR [ BR ]		2477630	1					
ANR	2481069	Argument	cpu_SR [ BR ]		2477630	0					
ANR	2481070	ArrayIndexing	cpu_SR [ BR ]		2477630	0					
ANR	2481071	Identifier	cpu_SR		2477630	0					
ANR	2481072	Identifier	BR		2477630	1					
ANR	2481073	Argument	cpu_SR [ BR ]		2477630	1					
ANR	2481074	ArrayIndexing	cpu_SR [ BR ]		2477630	0					
ANR	2481075	Identifier	cpu_SR		2477630	0					
ANR	2481076	Identifier	BR		2477630	1					
ANR	2481077	Argument	tmp1		2477630	2					
ANR	2481078	Identifier	tmp1		2477630	0					
ANR	2481079	Argument	r		2477630	3					
ANR	2481080	Identifier	r		2477630	0					
ANR	2481081	Argument	1		2477630	4					
ANR	2481082	PrimaryExpression	1		2477630	0					
ANR	2481083	ExpressionStatement	tcg_temp_free ( tmp1 )	1505:20:27580:27599	2477630	7	True				
ANR	2481084	CallExpression	tcg_temp_free ( tmp1 )		2477630	0					
ANR	2481085	Callee	tcg_temp_free		2477630	0					
ANR	2481086	Identifier	tcg_temp_free		2477630	0					
ANR	2481087	ArgumentList	tmp1		2477630	1					
ANR	2481088	Argument	tmp1		2477630	0					
ANR	2481089	Identifier	tmp1		2477630	0					
ANR	2481090	ExpressionStatement	tcg_temp_free ( tmp2 )	1507:20:27624:27643	2477630	8	True				
ANR	2481091	CallExpression	tcg_temp_free ( tmp2 )		2477630	0					
ANR	2481092	Callee	tcg_temp_free		2477630	0					
ANR	2481093	Identifier	tcg_temp_free		2477630	0					
ANR	2481094	ArgumentList	tmp2		2477630	1					
ANR	2481095	Argument	tmp2		2477630	0					
ANR	2481096	Identifier	tmp2		2477630	0					
ANR	2481097	Condition	0	1509:25:27673:27673	2477630	1	True				
ANR	2481098	PrimaryExpression	0		2477630	0					
ANR	2481099	ExpressionStatement	"BOOLEAN_LOGIC ( and , RRR_R , RRR_S , RRR_T )"	1515:16:27726:27765	2477630	12	True				
ANR	2481100	CallExpression	"BOOLEAN_LOGIC ( and , RRR_R , RRR_S , RRR_T )"		2477630	0					
ANR	2481101	Callee	BOOLEAN_LOGIC		2477630	0					
ANR	2481102	Identifier	BOOLEAN_LOGIC		2477630	0					
ANR	2481103	ArgumentList	and		2477630	1					
ANR	2481104	Argument	and		2477630	0					
ANR	2481105	Identifier	and		2477630	0					
ANR	2481106	Argument	RRR_R		2477630	1					
ANR	2481107	Identifier	RRR_R		2477630	0					
ANR	2481108	Argument	RRR_S		2477630	2					
ANR	2481109	Identifier	RRR_S		2477630	0					
ANR	2481110	Argument	RRR_T		2477630	3					
ANR	2481111	Identifier	RRR_T		2477630	0					
ANR	2481112	BreakStatement	break ;	1517:16:27784:27789	2477630	13	True				
ANR	2481113	Label	case 1 :	1521:12:27806:27812	2477630	14	True				
ANR	2481114	ExpressionStatement	"BOOLEAN_LOGIC ( andc , RRR_R , RRR_S , RRR_T )"	1523:16:27842:27882	2477630	15	True				
ANR	2481115	CallExpression	"BOOLEAN_LOGIC ( andc , RRR_R , RRR_S , RRR_T )"		2477630	0					
ANR	2481116	Callee	BOOLEAN_LOGIC		2477630	0					
ANR	2481117	Identifier	BOOLEAN_LOGIC		2477630	0					
ANR	2481118	ArgumentList	andc		2477630	1					
ANR	2481119	Argument	andc		2477630	0					
ANR	2481120	Identifier	andc		2477630	0					
ANR	2481121	Argument	RRR_R		2477630	1					
ANR	2481122	Identifier	RRR_R		2477630	0					
ANR	2481123	Argument	RRR_S		2477630	2					
ANR	2481124	Identifier	RRR_S		2477630	0					
ANR	2481125	Argument	RRR_T		2477630	3					
ANR	2481126	Identifier	RRR_T		2477630	0					
ANR	2481127	BreakStatement	break ;	1525:16:27901:27906	2477630	16	True				
ANR	2481128	Label	case 2 :	1529:12:27923:27929	2477630	17	True				
ANR	2481129	ExpressionStatement	"BOOLEAN_LOGIC ( or , RRR_R , RRR_S , RRR_T )"	1531:16:27957:27995	2477630	18	True				
ANR	2481130	CallExpression	"BOOLEAN_LOGIC ( or , RRR_R , RRR_S , RRR_T )"		2477630	0					
ANR	2481131	Callee	BOOLEAN_LOGIC		2477630	0					
ANR	2481132	Identifier	BOOLEAN_LOGIC		2477630	0					
ANR	2481133	ArgumentList	or		2477630	1					
ANR	2481134	Argument	or		2477630	0					
ANR	2481135	Identifier	or		2477630	0					
ANR	2481136	Argument	RRR_R		2477630	1					
ANR	2481137	Identifier	RRR_R		2477630	0					
ANR	2481138	Argument	RRR_S		2477630	2					
ANR	2481139	Identifier	RRR_S		2477630	0					
ANR	2481140	Argument	RRR_T		2477630	3					
ANR	2481141	Identifier	RRR_T		2477630	0					
ANR	2481142	BreakStatement	break ;	1533:16:28014:28019	2477630	19	True				
ANR	2481143	Label	case 3 :	1537:12:28036:28042	2477630	20	True				
ANR	2481144	ExpressionStatement	"BOOLEAN_LOGIC ( orc , RRR_R , RRR_S , RRR_T )"	1539:16:28071:28110	2477630	21	True				
ANR	2481145	CallExpression	"BOOLEAN_LOGIC ( orc , RRR_R , RRR_S , RRR_T )"		2477630	0					
ANR	2481146	Callee	BOOLEAN_LOGIC		2477630	0					
ANR	2481147	Identifier	BOOLEAN_LOGIC		2477630	0					
ANR	2481148	ArgumentList	orc		2477630	1					
ANR	2481149	Argument	orc		2477630	0					
ANR	2481150	Identifier	orc		2477630	0					
ANR	2481151	Argument	RRR_R		2477630	1					
ANR	2481152	Identifier	RRR_R		2477630	0					
ANR	2481153	Argument	RRR_S		2477630	2					
ANR	2481154	Identifier	RRR_S		2477630	0					
ANR	2481155	Argument	RRR_T		2477630	3					
ANR	2481156	Identifier	RRR_T		2477630	0					
ANR	2481157	BreakStatement	break ;	1541:16:28129:28134	2477630	22	True				
ANR	2481158	Label	case 4 :	1545:12:28151:28157	2477630	23	True				
ANR	2481159	ExpressionStatement	"BOOLEAN_LOGIC ( xor , RRR_R , RRR_S , RRR_T )"	1547:16:28186:28225	2477630	24	True				
ANR	2481160	CallExpression	"BOOLEAN_LOGIC ( xor , RRR_R , RRR_S , RRR_T )"		2477630	0					
ANR	2481161	Callee	BOOLEAN_LOGIC		2477630	0					
ANR	2481162	Identifier	BOOLEAN_LOGIC		2477630	0					
ANR	2481163	ArgumentList	xor		2477630	1					
ANR	2481164	Argument	xor		2477630	0					
ANR	2481165	Identifier	xor		2477630	0					
ANR	2481166	Argument	RRR_R		2477630	1					
ANR	2481167	Identifier	RRR_R		2477630	0					
ANR	2481168	Argument	RRR_S		2477630	2					
ANR	2481169	Identifier	RRR_S		2477630	0					
ANR	2481170	Argument	RRR_T		2477630	3					
ANR	2481171	Identifier	RRR_T		2477630	0					
ANR	2481172	BreakStatement	break ;	1549:16:28244:28249	2477630	25	True				
ANR	2481173	Statement	undef	1553:1:28255:28259	2477630	26	True				
ANR	2481174	Statement	BOOLEAN_LOGIC	1553:7:28261:28273	2477630	27	True				
ANR	2481175	Label	case 8 :	1557:12:28290:28296	2477630	28	True				
ANR	2481176	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_32_BIT_IMUL )	1559:16:28325:28362	2477630	29	True				
ANR	2481177	CallExpression	HAS_OPTION ( XTENSA_OPTION_32_BIT_IMUL )		2477630	0					
ANR	2481178	Callee	HAS_OPTION		2477630	0					
ANR	2481179	Identifier	HAS_OPTION		2477630	0					
ANR	2481180	ArgumentList	XTENSA_OPTION_32_BIT_IMUL		2477630	1					
ANR	2481181	Argument	XTENSA_OPTION_32_BIT_IMUL		2477630	0					
ANR	2481182	Identifier	XTENSA_OPTION_32_BIT_IMUL		2477630	0					
ANR	2481183	ExpressionStatement	"tcg_gen_mul_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	1561:16:28381:28438	2477630	30	True				
ANR	2481184	CallExpression	"tcg_gen_mul_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2477630	0					
ANR	2481185	Callee	tcg_gen_mul_i32		2477630	0					
ANR	2481186	Identifier	tcg_gen_mul_i32		2477630	0					
ANR	2481187	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2481188	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2481189	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2481190	Identifier	cpu_R		2477630	0					
ANR	2481191	Identifier	RRR_R		2477630	1					
ANR	2481192	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2481193	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2481194	Identifier	cpu_R		2477630	0					
ANR	2481195	Identifier	RRR_S		2477630	1					
ANR	2481196	Argument	cpu_R [ RRR_T ]		2477630	2					
ANR	2481197	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2481198	Identifier	cpu_R		2477630	0					
ANR	2481199	Identifier	RRR_T		2477630	1					
ANR	2481200	BreakStatement	break ;	1563:16:28457:28462	2477630	31	True				
ANR	2481201	Label	case 10 :	1567:12:28479:28486	2477630	32	True				
ANR	2481202	Label	case 11 :	1569:12:28512:28519	2477630	33	True				
ANR	2481203	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_32_BIT_IMUL_HIGH )	1571:16:28549:28591	2477630	34	True				
ANR	2481204	CallExpression	HAS_OPTION ( XTENSA_OPTION_32_BIT_IMUL_HIGH )		2477630	0					
ANR	2481205	Callee	HAS_OPTION		2477630	0					
ANR	2481206	Identifier	HAS_OPTION		2477630	0					
ANR	2481207	ArgumentList	XTENSA_OPTION_32_BIT_IMUL_HIGH		2477630	1					
ANR	2481208	Argument	XTENSA_OPTION_32_BIT_IMUL_HIGH		2477630	0					
ANR	2481209	Identifier	XTENSA_OPTION_32_BIT_IMUL_HIGH		2477630	0					
ANR	2481210	CompoundStatement		1577:20:28691:28722	2477630	35					
ANR	2481211	IdentifierDeclStatement	TCGv_i64 r = tcg_temp_new_i64 ( ) ;	1575:20:28633:28664	2477630	0	True				
ANR	2481212	IdentifierDecl	r = tcg_temp_new_i64 ( )		2477630	0					
ANR	2481213	IdentifierDeclType	TCGv_i64		2477630	0					
ANR	2481214	Identifier	r		2477630	1					
ANR	2481215	AssignmentExpression	r = tcg_temp_new_i64 ( )		2477630	2		=			
ANR	2481216	Identifier	r		2477630	0					
ANR	2481217	CallExpression	tcg_temp_new_i64 ( )		2477630	1					
ANR	2481218	Callee	tcg_temp_new_i64		2477630	0					
ANR	2481219	Identifier	tcg_temp_new_i64		2477630	0					
ANR	2481220	ArgumentList			2477630	1					
ANR	2481221	IdentifierDeclStatement	TCGv_i64 s = tcg_temp_new_i64 ( ) ;	1577:20:28687:28718	2477630	1	True				
ANR	2481222	IdentifierDecl	s = tcg_temp_new_i64 ( )		2477630	0					
ANR	2481223	IdentifierDeclType	TCGv_i64		2477630	0					
ANR	2481224	Identifier	s		2477630	1					
ANR	2481225	AssignmentExpression	s = tcg_temp_new_i64 ( )		2477630	2		=			
ANR	2481226	Identifier	s		2477630	0					
ANR	2481227	CallExpression	tcg_temp_new_i64 ( )		2477630	1					
ANR	2481228	Callee	tcg_temp_new_i64		2477630	0					
ANR	2481229	Identifier	tcg_temp_new_i64		2477630	0					
ANR	2481230	ArgumentList			2477630	1					
ANR	2481231	IdentifierDeclStatement	TCGv_i64 t = tcg_temp_new_i64 ( ) ;	1579:20:28741:28772	2477630	2	True				
ANR	2481232	IdentifierDecl	t = tcg_temp_new_i64 ( )		2477630	0					
ANR	2481233	IdentifierDeclType	TCGv_i64		2477630	0					
ANR	2481234	Identifier	t		2477630	1					
ANR	2481235	AssignmentExpression	t = tcg_temp_new_i64 ( )		2477630	2		=			
ANR	2481236	Identifier	t		2477630	0					
ANR	2481237	CallExpression	tcg_temp_new_i64 ( )		2477630	1					
ANR	2481238	Callee	tcg_temp_new_i64		2477630	0					
ANR	2481239	Identifier	tcg_temp_new_i64		2477630	0					
ANR	2481240	ArgumentList			2477630	1					
ANR	2481241	IfStatement	if ( OP2 == 10 )		2477630	3					
ANR	2481242	Condition	OP2 == 10	1583:24:28801:28809	2477630	0	True				
ANR	2481243	EqualityExpression	OP2 == 10		2477630	0		==			
ANR	2481244	Identifier	OP2		2477630	0					
ANR	2481245	PrimaryExpression	10		2477630	1					
ANR	2481246	CompoundStatement		1581:35:28762:28762	2477630	1					
ANR	2481247	ExpressionStatement	"tcg_gen_extu_i32_i64 ( s , cpu_R [ RRR_S ] )"	1585:24:28839:28876	2477630	0	True				
ANR	2481248	CallExpression	"tcg_gen_extu_i32_i64 ( s , cpu_R [ RRR_S ] )"		2477630	0					
ANR	2481249	Callee	tcg_gen_extu_i32_i64		2477630	0					
ANR	2481250	Identifier	tcg_gen_extu_i32_i64		2477630	0					
ANR	2481251	ArgumentList	s		2477630	1					
ANR	2481252	Argument	s		2477630	0					
ANR	2481253	Identifier	s		2477630	0					
ANR	2481254	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2481255	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2481256	Identifier	cpu_R		2477630	0					
ANR	2481257	Identifier	RRR_S		2477630	1					
ANR	2481258	ExpressionStatement	"tcg_gen_extu_i32_i64 ( t , cpu_R [ RRR_T ] )"	1587:24:28903:28940	2477630	1	True				
ANR	2481259	CallExpression	"tcg_gen_extu_i32_i64 ( t , cpu_R [ RRR_T ] )"		2477630	0					
ANR	2481260	Callee	tcg_gen_extu_i32_i64		2477630	0					
ANR	2481261	Identifier	tcg_gen_extu_i32_i64		2477630	0					
ANR	2481262	ArgumentList	t		2477630	1					
ANR	2481263	Argument	t		2477630	0					
ANR	2481264	Identifier	t		2477630	0					
ANR	2481265	Argument	cpu_R [ RRR_T ]		2477630	1					
ANR	2481266	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2481267	Identifier	cpu_R		2477630	0					
ANR	2481268	Identifier	RRR_T		2477630	1					
ANR	2481269	ElseStatement	else		2477630	0					
ANR	2481270	CompoundStatement		1587:27:28920:28920	2477630	0					
ANR	2481271	ExpressionStatement	"tcg_gen_ext_i32_i64 ( s , cpu_R [ RRR_S ] )"	1591:24:28997:29033	2477630	0	True				
ANR	2481272	CallExpression	"tcg_gen_ext_i32_i64 ( s , cpu_R [ RRR_S ] )"		2477630	0					
ANR	2481273	Callee	tcg_gen_ext_i32_i64		2477630	0					
ANR	2481274	Identifier	tcg_gen_ext_i32_i64		2477630	0					
ANR	2481275	ArgumentList	s		2477630	1					
ANR	2481276	Argument	s		2477630	0					
ANR	2481277	Identifier	s		2477630	0					
ANR	2481278	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2481279	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2481280	Identifier	cpu_R		2477630	0					
ANR	2481281	Identifier	RRR_S		2477630	1					
ANR	2481282	ExpressionStatement	"tcg_gen_ext_i32_i64 ( t , cpu_R [ RRR_T ] )"	1593:24:29060:29096	2477630	1	True				
ANR	2481283	CallExpression	"tcg_gen_ext_i32_i64 ( t , cpu_R [ RRR_T ] )"		2477630	0					
ANR	2481284	Callee	tcg_gen_ext_i32_i64		2477630	0					
ANR	2481285	Identifier	tcg_gen_ext_i32_i64		2477630	0					
ANR	2481286	ArgumentList	t		2477630	1					
ANR	2481287	Argument	t		2477630	0					
ANR	2481288	Identifier	t		2477630	0					
ANR	2481289	Argument	cpu_R [ RRR_T ]		2477630	1					
ANR	2481290	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2481291	Identifier	cpu_R		2477630	0					
ANR	2481292	Identifier	RRR_T		2477630	1					
ANR	2481293	ExpressionStatement	"tcg_gen_mul_i64 ( r , s , t )"	1597:20:29142:29166	2477630	4	True				
ANR	2481294	CallExpression	"tcg_gen_mul_i64 ( r , s , t )"		2477630	0					
ANR	2481295	Callee	tcg_gen_mul_i64		2477630	0					
ANR	2481296	Identifier	tcg_gen_mul_i64		2477630	0					
ANR	2481297	ArgumentList	r		2477630	1					
ANR	2481298	Argument	r		2477630	0					
ANR	2481299	Identifier	r		2477630	0					
ANR	2481300	Argument	s		2477630	1					
ANR	2481301	Identifier	s		2477630	0					
ANR	2481302	Argument	t		2477630	2					
ANR	2481303	Identifier	t		2477630	0					
ANR	2481304	ExpressionStatement	"tcg_gen_shri_i64 ( r , r , 32 )"	1599:20:29189:29215	2477630	5	True				
ANR	2481305	CallExpression	"tcg_gen_shri_i64 ( r , r , 32 )"		2477630	0					
ANR	2481306	Callee	tcg_gen_shri_i64		2477630	0					
ANR	2481307	Identifier	tcg_gen_shri_i64		2477630	0					
ANR	2481308	ArgumentList	r		2477630	1					
ANR	2481309	Argument	r		2477630	0					
ANR	2481310	Identifier	r		2477630	0					
ANR	2481311	Argument	r		2477630	1					
ANR	2481312	Identifier	r		2477630	0					
ANR	2481313	Argument	32		2477630	2					
ANR	2481314	PrimaryExpression	32		2477630	0					
ANR	2481315	ExpressionStatement	"tcg_gen_trunc_i64_i32 ( cpu_R [ RRR_R ] , r )"	1601:20:29238:29276	2477630	6	True				
ANR	2481316	CallExpression	"tcg_gen_trunc_i64_i32 ( cpu_R [ RRR_R ] , r )"		2477630	0					
ANR	2481317	Callee	tcg_gen_trunc_i64_i32		2477630	0					
ANR	2481318	Identifier	tcg_gen_trunc_i64_i32		2477630	0					
ANR	2481319	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2481320	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2481321	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2481322	Identifier	cpu_R		2477630	0					
ANR	2481323	Identifier	RRR_R		2477630	1					
ANR	2481324	Argument	r		2477630	1					
ANR	2481325	Identifier	r		2477630	0					
ANR	2481326	ExpressionStatement	tcg_temp_free_i64 ( r )	1605:20:29301:29321	2477630	7	True				
ANR	2481327	CallExpression	tcg_temp_free_i64 ( r )		2477630	0					
ANR	2481328	Callee	tcg_temp_free_i64		2477630	0					
ANR	2481329	Identifier	tcg_temp_free_i64		2477630	0					
ANR	2481330	ArgumentList	r		2477630	1					
ANR	2481331	Argument	r		2477630	0					
ANR	2481332	Identifier	r		2477630	0					
ANR	2481333	ExpressionStatement	tcg_temp_free_i64 ( s )	1607:20:29344:29364	2477630	8	True				
ANR	2481334	CallExpression	tcg_temp_free_i64 ( s )		2477630	0					
ANR	2481335	Callee	tcg_temp_free_i64		2477630	0					
ANR	2481336	Identifier	tcg_temp_free_i64		2477630	0					
ANR	2481337	ArgumentList	s		2477630	1					
ANR	2481338	Argument	s		2477630	0					
ANR	2481339	Identifier	s		2477630	0					
ANR	2481340	ExpressionStatement	tcg_temp_free_i64 ( t )	1609:20:29387:29407	2477630	9	True				
ANR	2481341	CallExpression	tcg_temp_free_i64 ( t )		2477630	0					
ANR	2481342	Callee	tcg_temp_free_i64		2477630	0					
ANR	2481343	Identifier	tcg_temp_free_i64		2477630	0					
ANR	2481344	ArgumentList	t		2477630	1					
ANR	2481345	Argument	t		2477630	0					
ANR	2481346	Identifier	t		2477630	0					
ANR	2481347	BreakStatement	break ;	1613:16:29445:29450	2477630	36	True				
ANR	2481348	Label	case 12 :	1617:12:29467:29474	2477630	37	True				
ANR	2481349	ExpressionStatement	"tcg_gen_divu_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	1619:16:29503:29561	2477630	38	True				
ANR	2481350	CallExpression	"tcg_gen_divu_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2477630	0					
ANR	2481351	Callee	tcg_gen_divu_i32		2477630	0					
ANR	2481352	Identifier	tcg_gen_divu_i32		2477630	0					
ANR	2481353	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2481354	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2481355	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2481356	Identifier	cpu_R		2477630	0					
ANR	2481357	Identifier	RRR_R		2477630	1					
ANR	2481358	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2481359	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2481360	Identifier	cpu_R		2477630	0					
ANR	2481361	Identifier	RRR_S		2477630	1					
ANR	2481362	Argument	cpu_R [ RRR_T ]		2477630	2					
ANR	2481363	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2481364	Identifier	cpu_R		2477630	0					
ANR	2481365	Identifier	RRR_T		2477630	1					
ANR	2481366	BreakStatement	break ;	1621:16:29580:29585	2477630	39	True				
ANR	2481367	Label	case 13 :	1625:12:29602:29609	2477630	40	True				
ANR	2481368	Label	case 15 :	1627:12:29634:29641	2477630	41	True				
ANR	2481369	CompoundStatement		1631:20:29694:29722	2477630	42					
ANR	2481370	IdentifierDeclStatement	int label1 = gen_new_label ( ) ;	1631:20:29693:29721	2477630	0	True				
ANR	2481371	IdentifierDecl	label1 = gen_new_label ( )		2477630	0					
ANR	2481372	IdentifierDeclType	int		2477630	0					
ANR	2481373	Identifier	label1		2477630	1					
ANR	2481374	AssignmentExpression	label1 = gen_new_label ( )		2477630	2		=			
ANR	2481375	Identifier	label1		2477630	0					
ANR	2481376	CallExpression	gen_new_label ( )		2477630	1					
ANR	2481377	Callee	gen_new_label		2477630	0					
ANR	2481378	Identifier	gen_new_label		2477630	0					
ANR	2481379	ArgumentList			2477630	1					
ANR	2481380	IdentifierDeclStatement	int label2 = gen_new_label ( ) ;	1633:20:29744:29772	2477630	1	True				
ANR	2481381	IdentifierDecl	label2 = gen_new_label ( )		2477630	0					
ANR	2481382	IdentifierDeclType	int		2477630	0					
ANR	2481383	Identifier	label2		2477630	1					
ANR	2481384	AssignmentExpression	label2 = gen_new_label ( )		2477630	2		=			
ANR	2481385	Identifier	label2		2477630	0					
ANR	2481386	CallExpression	gen_new_label ( )		2477630	1					
ANR	2481387	Callee	gen_new_label		2477630	0					
ANR	2481388	Identifier	gen_new_label		2477630	0					
ANR	2481389	ArgumentList			2477630	1					
ANR	2481390	ExpressionStatement	"tcg_gen_brcondi_i32 ( TCG_COND_NE , cpu_R [ RRR_S ] , 0x80000000 , label1 )"	1637:20:29797:29892	2477630	2	True				
ANR	2481391	CallExpression	"tcg_gen_brcondi_i32 ( TCG_COND_NE , cpu_R [ RRR_S ] , 0x80000000 , label1 )"		2477630	0					
ANR	2481392	Callee	tcg_gen_brcondi_i32		2477630	0					
ANR	2481393	Identifier	tcg_gen_brcondi_i32		2477630	0					
ANR	2481394	ArgumentList	TCG_COND_NE		2477630	1					
ANR	2481395	Argument	TCG_COND_NE		2477630	0					
ANR	2481396	Identifier	TCG_COND_NE		2477630	0					
ANR	2481397	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2481398	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2481399	Identifier	cpu_R		2477630	0					
ANR	2481400	Identifier	RRR_S		2477630	1					
ANR	2481401	Argument	0x80000000		2477630	2					
ANR	2481402	PrimaryExpression	0x80000000		2477630	0					
ANR	2481403	Argument	label1		2477630	3					
ANR	2481404	Identifier	label1		2477630	0					
ANR	2481405	ExpressionStatement	"tcg_gen_brcondi_i32 ( TCG_COND_NE , cpu_R [ RRR_T ] , 0xffffffff , label1 )"	1641:20:29915:30010	2477630	3	True				
ANR	2481406	CallExpression	"tcg_gen_brcondi_i32 ( TCG_COND_NE , cpu_R [ RRR_T ] , 0xffffffff , label1 )"		2477630	0					
ANR	2481407	Callee	tcg_gen_brcondi_i32		2477630	0					
ANR	2481408	Identifier	tcg_gen_brcondi_i32		2477630	0					
ANR	2481409	ArgumentList	TCG_COND_NE		2477630	1					
ANR	2481410	Argument	TCG_COND_NE		2477630	0					
ANR	2481411	Identifier	TCG_COND_NE		2477630	0					
ANR	2481412	Argument	cpu_R [ RRR_T ]		2477630	1					
ANR	2481413	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2481414	Identifier	cpu_R		2477630	0					
ANR	2481415	Identifier	RRR_T		2477630	1					
ANR	2481416	Argument	0xffffffff		2477630	2					
ANR	2481417	PrimaryExpression	0xffffffff		2477630	0					
ANR	2481418	Argument	label1		2477630	3					
ANR	2481419	Identifier	label1		2477630	0					
ANR	2481420	ExpressionStatement	"tcg_gen_movi_i32 ( cpu_R [ RRR_R ] , OP2 == 13 ? 0x80000000 : 0 )"	1645:20:30033:30120	2477630	4	True				
ANR	2481421	CallExpression	"tcg_gen_movi_i32 ( cpu_R [ RRR_R ] , OP2 == 13 ? 0x80000000 : 0 )"		2477630	0					
ANR	2481422	Callee	tcg_gen_movi_i32		2477630	0					
ANR	2481423	Identifier	tcg_gen_movi_i32		2477630	0					
ANR	2481424	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2481425	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2481426	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2481427	Identifier	cpu_R		2477630	0					
ANR	2481428	Identifier	RRR_R		2477630	1					
ANR	2481429	Argument	OP2 == 13 ? 0x80000000 : 0		2477630	1					
ANR	2481430	ConditionalExpression	OP2 == 13 ? 0x80000000 : 0		2477630	0					
ANR	2481431	Condition	OP2 == 13		2477630	0					
ANR	2481432	EqualityExpression	OP2 == 13		2477630	0		==			
ANR	2481433	Identifier	OP2		2477630	0					
ANR	2481434	PrimaryExpression	13		2477630	1					
ANR	2481435	PrimaryExpression	0x80000000		2477630	1					
ANR	2481436	PrimaryExpression	0		2477630	2					
ANR	2481437	ExpressionStatement	tcg_gen_br ( label2 )	1649:20:30143:30161	2477630	5	True				
ANR	2481438	CallExpression	tcg_gen_br ( label2 )		2477630	0					
ANR	2481439	Callee	tcg_gen_br		2477630	0					
ANR	2481440	Identifier	tcg_gen_br		2477630	0					
ANR	2481441	ArgumentList	label2		2477630	1					
ANR	2481442	Argument	label2		2477630	0					
ANR	2481443	Identifier	label2		2477630	0					
ANR	2481444	ExpressionStatement	gen_set_label ( label1 )	1651:20:30184:30205	2477630	6	True				
ANR	2481445	CallExpression	gen_set_label ( label1 )		2477630	0					
ANR	2481446	Callee	gen_set_label		2477630	0					
ANR	2481447	Identifier	gen_set_label		2477630	0					
ANR	2481448	ArgumentList	label1		2477630	1					
ANR	2481449	Argument	label1		2477630	0					
ANR	2481450	Identifier	label1		2477630	0					
ANR	2481451	IfStatement	if ( OP2 == 13 )		2477630	7					
ANR	2481452	Condition	OP2 == 13	1653:24:30232:30240	2477630	0	True				
ANR	2481453	EqualityExpression	OP2 == 13		2477630	0		==			
ANR	2481454	Identifier	OP2		2477630	0					
ANR	2481455	PrimaryExpression	13		2477630	1					
ANR	2481456	CompoundStatement		1651:35:30193:30193	2477630	1					
ANR	2481457	ExpressionStatement	"tcg_gen_div_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	1655:24:30270:30360	2477630	0	True				
ANR	2481458	CallExpression	"tcg_gen_div_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2477630	0					
ANR	2481459	Callee	tcg_gen_div_i32		2477630	0					
ANR	2481460	Identifier	tcg_gen_div_i32		2477630	0					
ANR	2481461	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2481462	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2481463	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2481464	Identifier	cpu_R		2477630	0					
ANR	2481465	Identifier	RRR_R		2477630	1					
ANR	2481466	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2481467	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2481468	Identifier	cpu_R		2477630	0					
ANR	2481469	Identifier	RRR_S		2477630	1					
ANR	2481470	Argument	cpu_R [ RRR_T ]		2477630	2					
ANR	2481471	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2481472	Identifier	cpu_R		2477630	0					
ANR	2481473	Identifier	RRR_T		2477630	1					
ANR	2481474	ElseStatement	else		2477630	0					
ANR	2481475	CompoundStatement		1657:27:30340:30340	2477630	0					
ANR	2481476	ExpressionStatement	"tcg_gen_rem_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	1661:24:30417:30507	2477630	0	True				
ANR	2481477	CallExpression	"tcg_gen_rem_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2477630	0					
ANR	2481478	Callee	tcg_gen_rem_i32		2477630	0					
ANR	2481479	Identifier	tcg_gen_rem_i32		2477630	0					
ANR	2481480	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2481481	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2481482	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2481483	Identifier	cpu_R		2477630	0					
ANR	2481484	Identifier	RRR_R		2477630	1					
ANR	2481485	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2481486	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2481487	Identifier	cpu_R		2477630	0					
ANR	2481488	Identifier	RRR_S		2477630	1					
ANR	2481489	Argument	cpu_R [ RRR_T ]		2477630	2					
ANR	2481490	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2481491	Identifier	cpu_R		2477630	0					
ANR	2481492	Identifier	RRR_T		2477630	1					
ANR	2481493	ExpressionStatement	gen_set_label ( label2 )	1667:20:30553:30574	2477630	8	True				
ANR	2481494	CallExpression	gen_set_label ( label2 )		2477630	0					
ANR	2481495	Callee	gen_set_label		2477630	0					
ANR	2481496	Identifier	gen_set_label		2477630	0					
ANR	2481497	ArgumentList	label2		2477630	1					
ANR	2481498	Argument	label2		2477630	0					
ANR	2481499	Identifier	label2		2477630	0					
ANR	2481500	BreakStatement	break ;	1671:16:30612:30617	2477630	43	True				
ANR	2481501	Label	case 14 :	1675:12:30634:30641	2477630	44	True				
ANR	2481502	ExpressionStatement	"tcg_gen_remu_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	1677:16:30670:30728	2477630	45	True				
ANR	2481503	CallExpression	"tcg_gen_remu_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2477630	0					
ANR	2481504	Callee	tcg_gen_remu_i32		2477630	0					
ANR	2481505	Identifier	tcg_gen_remu_i32		2477630	0					
ANR	2481506	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2481507	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2481508	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2481509	Identifier	cpu_R		2477630	0					
ANR	2481510	Identifier	RRR_R		2477630	1					
ANR	2481511	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2481512	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2481513	Identifier	cpu_R		2477630	0					
ANR	2481514	Identifier	RRR_S		2477630	1					
ANR	2481515	Argument	cpu_R [ RRR_T ]		2477630	2					
ANR	2481516	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2481517	Identifier	cpu_R		2477630	0					
ANR	2481518	Identifier	RRR_T		2477630	1					
ANR	2481519	BreakStatement	break ;	1679:16:30747:30752	2477630	46	True				
ANR	2481520	Label	default :	1683:12:30769:30776	2477630	47	True				
ANR	2481521	Identifier	default		2477630	0					
ANR	2481522	ExpressionStatement	RESERVED ( )	1685:16:30808:30818	2477630	48	True				
ANR	2481523	CallExpression	RESERVED ( )		2477630	0					
ANR	2481524	Callee	RESERVED		2477630	0					
ANR	2481525	Identifier	RESERVED		2477630	0					
ANR	2481526	ArgumentList			2477630	1					
ANR	2481527	BreakStatement	break ;	1687:16:30837:30842	2477630	49	True				
ANR	2481528	BreakStatement	break ;	1691:12:30872:30877	2477630	10	True				
ANR	2481529	Label	case 3 :	1695:8:30890:30896	2477630	11	True				
ANR	2481530	SwitchStatement	switch ( OP2 )		2477630	12					
ANR	2481531	Condition	OP2	1697:20:30928:30930	2477630	0	True				
ANR	2481532	Identifier	OP2		2477630	0					
ANR	2481533	CompoundStatement		1695:25:30883:30883	2477630	1					
ANR	2481534	Label	case 0 :	1699:12:30948:30954	2477630	0	True				
ANR	2481535	IfStatement	if ( RSR_SR >= 64 )		2477630	1					
ANR	2481536	Condition	RSR_SR >= 64	1701:20:30985:30996	2477630	0	True				
ANR	2481537	RelationalExpression	RSR_SR >= 64		2477630	0		>=			
ANR	2481538	Identifier	RSR_SR		2477630	0					
ANR	2481539	PrimaryExpression	64		2477630	1					
ANR	2481540	CompoundStatement		1699:34:30949:30949	2477630	1					
ANR	2481541	ExpressionStatement	gen_check_privilege ( dc )	1703:20:31022:31045	2477630	0	True				
ANR	2481542	CallExpression	gen_check_privilege ( dc )		2477630	0					
ANR	2481543	Callee	gen_check_privilege		2477630	0					
ANR	2481544	Identifier	gen_check_privilege		2477630	0					
ANR	2481545	ArgumentList	dc		2477630	1					
ANR	2481546	Argument	dc		2477630	0					
ANR	2481547	Identifier	dc		2477630	0					
ANR	2481548	ExpressionStatement	"gen_window_check1 ( dc , RRR_T )"	1707:16:31083:31111	2477630	2	True				
ANR	2481549	CallExpression	"gen_window_check1 ( dc , RRR_T )"		2477630	0					
ANR	2481550	Callee	gen_window_check1		2477630	0					
ANR	2481551	Identifier	gen_window_check1		2477630	0					
ANR	2481552	ArgumentList	dc		2477630	1					
ANR	2481553	Argument	dc		2477630	0					
ANR	2481554	Identifier	dc		2477630	0					
ANR	2481555	Argument	RRR_T		2477630	1					
ANR	2481556	Identifier	RRR_T		2477630	0					
ANR	2481557	ExpressionStatement	"gen_rsr ( dc , cpu_R [ RRR_T ] , RSR_SR )"	1709:16:31130:31163	2477630	3	True				
ANR	2481558	CallExpression	"gen_rsr ( dc , cpu_R [ RRR_T ] , RSR_SR )"		2477630	0					
ANR	2481559	Callee	gen_rsr		2477630	0					
ANR	2481560	Identifier	gen_rsr		2477630	0					
ANR	2481561	ArgumentList	dc		2477630	1					
ANR	2481562	Argument	dc		2477630	0					
ANR	2481563	Identifier	dc		2477630	0					
ANR	2481564	Argument	cpu_R [ RRR_T ]		2477630	1					
ANR	2481565	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2481566	Identifier	cpu_R		2477630	0					
ANR	2481567	Identifier	RRR_T		2477630	1					
ANR	2481568	Argument	RSR_SR		2477630	2					
ANR	2481569	Identifier	RSR_SR		2477630	0					
ANR	2481570	IfStatement	if ( ! sregnames [ RSR_SR ] )		2477630	4					
ANR	2481571	Condition	! sregnames [ RSR_SR ]	1711:20:31186:31203	2477630	0	True				
ANR	2481572	UnaryOperationExpression	! sregnames [ RSR_SR ]		2477630	0					
ANR	2481573	UnaryOperator	!		2477630	0					
ANR	2481574	ArrayIndexing	sregnames [ RSR_SR ]		2477630	1					
ANR	2481575	Identifier	sregnames		2477630	0					
ANR	2481576	Identifier	RSR_SR		2477630	1					
ANR	2481577	CompoundStatement		1709:40:31156:31156	2477630	1					
ANR	2481578	ExpressionStatement	TBD ( )	1713:20:31229:31234	2477630	0	True				
ANR	2481579	CallExpression	TBD ( )		2477630	0					
ANR	2481580	Callee	TBD		2477630	0					
ANR	2481581	Identifier	TBD		2477630	0					
ANR	2481582	ArgumentList			2477630	1					
ANR	2481583	BreakStatement	break ;	1717:16:31272:31277	2477630	5	True				
ANR	2481584	Label	case 1 :	1721:12:31294:31300	2477630	6	True				
ANR	2481585	IfStatement	if ( RSR_SR >= 64 )		2477630	7					
ANR	2481586	Condition	RSR_SR >= 64	1723:20:31331:31342	2477630	0	True				
ANR	2481587	RelationalExpression	RSR_SR >= 64		2477630	0		>=			
ANR	2481588	Identifier	RSR_SR		2477630	0					
ANR	2481589	PrimaryExpression	64		2477630	1					
ANR	2481590	CompoundStatement		1721:34:31295:31295	2477630	1					
ANR	2481591	ExpressionStatement	gen_check_privilege ( dc )	1725:20:31368:31391	2477630	0	True				
ANR	2481592	CallExpression	gen_check_privilege ( dc )		2477630	0					
ANR	2481593	Callee	gen_check_privilege		2477630	0					
ANR	2481594	Identifier	gen_check_privilege		2477630	0					
ANR	2481595	ArgumentList	dc		2477630	1					
ANR	2481596	Argument	dc		2477630	0					
ANR	2481597	Identifier	dc		2477630	0					
ANR	2481598	ExpressionStatement	"gen_window_check1 ( dc , RRR_T )"	1729:16:31429:31457	2477630	8	True				
ANR	2481599	CallExpression	"gen_window_check1 ( dc , RRR_T )"		2477630	0					
ANR	2481600	Callee	gen_window_check1		2477630	0					
ANR	2481601	Identifier	gen_window_check1		2477630	0					
ANR	2481602	ArgumentList	dc		2477630	1					
ANR	2481603	Argument	dc		2477630	0					
ANR	2481604	Identifier	dc		2477630	0					
ANR	2481605	Argument	RRR_T		2477630	1					
ANR	2481606	Identifier	RRR_T		2477630	0					
ANR	2481607	ExpressionStatement	"gen_wsr ( dc , RSR_SR , cpu_R [ RRR_T ] )"	1731:16:31476:31509	2477630	9	True				
ANR	2481608	CallExpression	"gen_wsr ( dc , RSR_SR , cpu_R [ RRR_T ] )"		2477630	0					
ANR	2481609	Callee	gen_wsr		2477630	0					
ANR	2481610	Identifier	gen_wsr		2477630	0					
ANR	2481611	ArgumentList	dc		2477630	1					
ANR	2481612	Argument	dc		2477630	0					
ANR	2481613	Identifier	dc		2477630	0					
ANR	2481614	Argument	RSR_SR		2477630	1					
ANR	2481615	Identifier	RSR_SR		2477630	0					
ANR	2481616	Argument	cpu_R [ RRR_T ]		2477630	2					
ANR	2481617	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2481618	Identifier	cpu_R		2477630	0					
ANR	2481619	Identifier	RRR_T		2477630	1					
ANR	2481620	IfStatement	if ( ! sregnames [ RSR_SR ] )		2477630	10					
ANR	2481621	Condition	! sregnames [ RSR_SR ]	1733:20:31532:31549	2477630	0	True				
ANR	2481622	UnaryOperationExpression	! sregnames [ RSR_SR ]		2477630	0					
ANR	2481623	UnaryOperator	!		2477630	0					
ANR	2481624	ArrayIndexing	sregnames [ RSR_SR ]		2477630	1					
ANR	2481625	Identifier	sregnames		2477630	0					
ANR	2481626	Identifier	RSR_SR		2477630	1					
ANR	2481627	CompoundStatement		1731:40:31502:31502	2477630	1					
ANR	2481628	ExpressionStatement	TBD ( )	1735:20:31575:31580	2477630	0	True				
ANR	2481629	CallExpression	TBD ( )		2477630	0					
ANR	2481630	Callee	TBD		2477630	0					
ANR	2481631	Identifier	TBD		2477630	0					
ANR	2481632	ArgumentList			2477630	1					
ANR	2481633	BreakStatement	break ;	1739:16:31618:31623	2477630	11	True				
ANR	2481634	Label	case 2 :	1743:12:31640:31646	2477630	12	True				
ANR	2481635	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_MISC_OP_SEXT )	1745:16:31675:31713	2477630	13	True				
ANR	2481636	CallExpression	HAS_OPTION ( XTENSA_OPTION_MISC_OP_SEXT )		2477630	0					
ANR	2481637	Callee	HAS_OPTION		2477630	0					
ANR	2481638	Identifier	HAS_OPTION		2477630	0					
ANR	2481639	ArgumentList	XTENSA_OPTION_MISC_OP_SEXT		2477630	1					
ANR	2481640	Argument	XTENSA_OPTION_MISC_OP_SEXT		2477630	0					
ANR	2481641	Identifier	XTENSA_OPTION_MISC_OP_SEXT		2477630	0					
ANR	2481642	ExpressionStatement	"gen_window_check2 ( dc , RRR_R , RRR_S )"	1747:16:31732:31767	2477630	14	True				
ANR	2481643	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_S )"		2477630	0					
ANR	2481644	Callee	gen_window_check2		2477630	0					
ANR	2481645	Identifier	gen_window_check2		2477630	0					
ANR	2481646	ArgumentList	dc		2477630	1					
ANR	2481647	Argument	dc		2477630	0					
ANR	2481648	Identifier	dc		2477630	0					
ANR	2481649	Argument	RRR_R		2477630	1					
ANR	2481650	Identifier	RRR_R		2477630	0					
ANR	2481651	Argument	RRR_S		2477630	2					
ANR	2481652	Identifier	RRR_S		2477630	0					
ANR	2481653	CompoundStatement		1749:20:31759:31781	2477630	15					
ANR	2481654	IdentifierDeclStatement	int shift = 24 - RRR_T ;	1751:20:31809:31831	2477630	0	True				
ANR	2481655	IdentifierDecl	shift = 24 - RRR_T		2477630	0					
ANR	2481656	IdentifierDeclType	int		2477630	0					
ANR	2481657	Identifier	shift		2477630	1					
ANR	2481658	AssignmentExpression	shift = 24 - RRR_T		2477630	2		=			
ANR	2481659	Identifier	shift		2477630	0					
ANR	2481660	AdditiveExpression	24 - RRR_T		2477630	1		-			
ANR	2481661	PrimaryExpression	24		2477630	0					
ANR	2481662	Identifier	RRR_T		2477630	1					
ANR	2481663	IfStatement	if ( shift == 24 )		2477630	1					
ANR	2481664	Condition	shift == 24	1755:24:31860:31870	2477630	0	True				
ANR	2481665	EqualityExpression	shift == 24		2477630	0		==			
ANR	2481666	Identifier	shift		2477630	0					
ANR	2481667	PrimaryExpression	24		2477630	1					
ANR	2481668	CompoundStatement		1753:37:31823:31823	2477630	1					
ANR	2481669	ExpressionStatement	"tcg_gen_ext8s_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"	1757:24:31900:31945	2477630	0	True				
ANR	2481670	CallExpression	"tcg_gen_ext8s_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"		2477630	0					
ANR	2481671	Callee	tcg_gen_ext8s_i32		2477630	0					
ANR	2481672	Identifier	tcg_gen_ext8s_i32		2477630	0					
ANR	2481673	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2481674	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2481675	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2481676	Identifier	cpu_R		2477630	0					
ANR	2481677	Identifier	RRR_R		2477630	1					
ANR	2481678	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2481679	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2481680	Identifier	cpu_R		2477630	0					
ANR	2481681	Identifier	RRR_S		2477630	1					
ANR	2481682	ElseStatement	else		2477630	0					
ANR	2481683	IfStatement	if ( shift == 16 )		2477630	0					
ANR	2481684	Condition	shift == 16	1759:31:31979:31989	2477630	0	True				
ANR	2481685	EqualityExpression	shift == 16		2477630	0		==			
ANR	2481686	Identifier	shift		2477630	0					
ANR	2481687	PrimaryExpression	16		2477630	1					
ANR	2481688	CompoundStatement		1757:44:31942:31942	2477630	1					
ANR	2481689	ExpressionStatement	"tcg_gen_ext16s_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"	1761:24:32019:32065	2477630	0	True				
ANR	2481690	CallExpression	"tcg_gen_ext16s_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"		2477630	0					
ANR	2481691	Callee	tcg_gen_ext16s_i32		2477630	0					
ANR	2481692	Identifier	tcg_gen_ext16s_i32		2477630	0					
ANR	2481693	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2481694	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2481695	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2481696	Identifier	cpu_R		2477630	0					
ANR	2481697	Identifier	RRR_R		2477630	1					
ANR	2481698	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2481699	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2481700	Identifier	cpu_R		2477630	0					
ANR	2481701	Identifier	RRR_S		2477630	1					
ANR	2481702	ElseStatement	else		2477630	0					
ANR	2481703	CompoundStatement		1763:24:32072:32105	2477630	0					
ANR	2481704	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	1765:24:32122:32155	2477630	0	True				
ANR	2481705	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2477630	0					
ANR	2481706	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2481707	Identifier	tmp		2477630	1					
ANR	2481708	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2477630	2		=			
ANR	2481709	Identifier	tmp		2477630	0					
ANR	2481710	CallExpression	tcg_temp_new_i32 ( )		2477630	1					
ANR	2481711	Callee	tcg_temp_new_i32		2477630	0					
ANR	2481712	Identifier	tcg_temp_new_i32		2477630	0					
ANR	2481713	ArgumentList			2477630	1					
ANR	2481714	ExpressionStatement	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , shift )"	1767:24:32182:32224	2477630	1	True				
ANR	2481715	CallExpression	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , shift )"		2477630	0					
ANR	2481716	Callee	tcg_gen_shli_i32		2477630	0					
ANR	2481717	Identifier	tcg_gen_shli_i32		2477630	0					
ANR	2481718	ArgumentList	tmp		2477630	1					
ANR	2481719	Argument	tmp		2477630	0					
ANR	2481720	Identifier	tmp		2477630	0					
ANR	2481721	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2481722	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2481723	Identifier	cpu_R		2477630	0					
ANR	2481724	Identifier	RRR_S		2477630	1					
ANR	2481725	Argument	shift		2477630	2					
ANR	2481726	Identifier	shift		2477630	0					
ANR	2481727	ExpressionStatement	"tcg_gen_sari_i32 ( cpu_R [ RRR_R ] , tmp , shift )"	1769:24:32251:32293	2477630	2	True				
ANR	2481728	CallExpression	"tcg_gen_sari_i32 ( cpu_R [ RRR_R ] , tmp , shift )"		2477630	0					
ANR	2481729	Callee	tcg_gen_sari_i32		2477630	0					
ANR	2481730	Identifier	tcg_gen_sari_i32		2477630	0					
ANR	2481731	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2481732	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2481733	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2481734	Identifier	cpu_R		2477630	0					
ANR	2481735	Identifier	RRR_R		2477630	1					
ANR	2481736	Argument	tmp		2477630	1					
ANR	2481737	Identifier	tmp		2477630	0					
ANR	2481738	Argument	shift		2477630	2					
ANR	2481739	Identifier	shift		2477630	0					
ANR	2481740	ExpressionStatement	tcg_temp_free ( tmp )	1771:24:32320:32338	2477630	3	True				
ANR	2481741	CallExpression	tcg_temp_free ( tmp )		2477630	0					
ANR	2481742	Callee	tcg_temp_free		2477630	0					
ANR	2481743	Identifier	tcg_temp_free		2477630	0					
ANR	2481744	ArgumentList	tmp		2477630	1					
ANR	2481745	Argument	tmp		2477630	0					
ANR	2481746	Identifier	tmp		2477630	0					
ANR	2481747	BreakStatement	break ;	1777:16:32399:32404	2477630	16	True				
ANR	2481748	Label	case 3 :	1781:12:32421:32427	2477630	17	True				
ANR	2481749	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_MISC_OP_CLAMPS )	1783:16:32458:32498	2477630	18	True				
ANR	2481750	CallExpression	HAS_OPTION ( XTENSA_OPTION_MISC_OP_CLAMPS )		2477630	0					
ANR	2481751	Callee	HAS_OPTION		2477630	0					
ANR	2481752	Identifier	HAS_OPTION		2477630	0					
ANR	2481753	ArgumentList	XTENSA_OPTION_MISC_OP_CLAMPS		2477630	1					
ANR	2481754	Argument	XTENSA_OPTION_MISC_OP_CLAMPS		2477630	0					
ANR	2481755	Identifier	XTENSA_OPTION_MISC_OP_CLAMPS		2477630	0					
ANR	2481756	ExpressionStatement	"gen_window_check2 ( dc , RRR_R , RRR_S )"	1785:16:32517:32552	2477630	19	True				
ANR	2481757	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_S )"		2477630	0					
ANR	2481758	Callee	gen_window_check2		2477630	0					
ANR	2481759	Identifier	gen_window_check2		2477630	0					
ANR	2481760	ArgumentList	dc		2477630	1					
ANR	2481761	Argument	dc		2477630	0					
ANR	2481762	Identifier	dc		2477630	0					
ANR	2481763	Argument	RRR_R		2477630	1					
ANR	2481764	Identifier	RRR_R		2477630	0					
ANR	2481765	Argument	RRR_S		2477630	2					
ANR	2481766	Identifier	RRR_S		2477630	0					
ANR	2481767	CompoundStatement		1791:20:32658:32685	2477630	20					
ANR	2481768	IdentifierDeclStatement	TCGv_i32 tmp1 = tcg_temp_new_i32 ( ) ;	1789:20:32594:32628	2477630	0	True				
ANR	2481769	IdentifierDecl	tmp1 = tcg_temp_new_i32 ( )		2477630	0					
ANR	2481770	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2481771	Identifier	tmp1		2477630	1					
ANR	2481772	AssignmentExpression	tmp1 = tcg_temp_new_i32 ( )		2477630	2		=			
ANR	2481773	Identifier	tmp1		2477630	0					
ANR	2481774	CallExpression	tcg_temp_new_i32 ( )		2477630	1					
ANR	2481775	Callee	tcg_temp_new_i32		2477630	0					
ANR	2481776	Identifier	tcg_temp_new_i32		2477630	0					
ANR	2481777	ArgumentList			2477630	1					
ANR	2481778	IdentifierDeclStatement	TCGv_i32 tmp2 = tcg_temp_new_i32 ( ) ;	1791:20:32651:32685	2477630	1	True				
ANR	2481779	IdentifierDecl	tmp2 = tcg_temp_new_i32 ( )		2477630	0					
ANR	2481780	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2481781	Identifier	tmp2		2477630	1					
ANR	2481782	AssignmentExpression	tmp2 = tcg_temp_new_i32 ( )		2477630	2		=			
ANR	2481783	Identifier	tmp2		2477630	0					
ANR	2481784	CallExpression	tcg_temp_new_i32 ( )		2477630	1					
ANR	2481785	Callee	tcg_temp_new_i32		2477630	0					
ANR	2481786	Identifier	tcg_temp_new_i32		2477630	0					
ANR	2481787	ArgumentList			2477630	1					
ANR	2481788	IdentifierDeclStatement	int label = gen_new_label ( ) ;	1793:20:32708:32735	2477630	2	True				
ANR	2481789	IdentifierDecl	label = gen_new_label ( )		2477630	0					
ANR	2481790	IdentifierDeclType	int		2477630	0					
ANR	2481791	Identifier	label		2477630	1					
ANR	2481792	AssignmentExpression	label = gen_new_label ( )		2477630	2		=			
ANR	2481793	Identifier	label		2477630	0					
ANR	2481794	CallExpression	gen_new_label ( )		2477630	1					
ANR	2481795	Callee	gen_new_label		2477630	0					
ANR	2481796	Identifier	gen_new_label		2477630	0					
ANR	2481797	ArgumentList			2477630	1					
ANR	2481798	ExpressionStatement	"tcg_gen_sari_i32 ( tmp1 , cpu_R [ RRR_S ] , 24 - RRR_T )"	1797:20:32760:32808	2477630	3	True				
ANR	2481799	CallExpression	"tcg_gen_sari_i32 ( tmp1 , cpu_R [ RRR_S ] , 24 - RRR_T )"		2477630	0					
ANR	2481800	Callee	tcg_gen_sari_i32		2477630	0					
ANR	2481801	Identifier	tcg_gen_sari_i32		2477630	0					
ANR	2481802	ArgumentList	tmp1		2477630	1					
ANR	2481803	Argument	tmp1		2477630	0					
ANR	2481804	Identifier	tmp1		2477630	0					
ANR	2481805	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2481806	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2481807	Identifier	cpu_R		2477630	0					
ANR	2481808	Identifier	RRR_S		2477630	1					
ANR	2481809	Argument	24 - RRR_T		2477630	2					
ANR	2481810	AdditiveExpression	24 - RRR_T		2477630	0		-			
ANR	2481811	PrimaryExpression	24		2477630	0					
ANR	2481812	Identifier	RRR_T		2477630	1					
ANR	2481813	ExpressionStatement	"tcg_gen_xor_i32 ( tmp2 , tmp1 , cpu_R [ RRR_S ] )"	1799:20:32831:32872	2477630	4	True				
ANR	2481814	CallExpression	"tcg_gen_xor_i32 ( tmp2 , tmp1 , cpu_R [ RRR_S ] )"		2477630	0					
ANR	2481815	Callee	tcg_gen_xor_i32		2477630	0					
ANR	2481816	Identifier	tcg_gen_xor_i32		2477630	0					
ANR	2481817	ArgumentList	tmp2		2477630	1					
ANR	2481818	Argument	tmp2		2477630	0					
ANR	2481819	Identifier	tmp2		2477630	0					
ANR	2481820	Argument	tmp1		2477630	1					
ANR	2481821	Identifier	tmp1		2477630	0					
ANR	2481822	Argument	cpu_R [ RRR_S ]		2477630	2					
ANR	2481823	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2481824	Identifier	cpu_R		2477630	0					
ANR	2481825	Identifier	RRR_S		2477630	1					
ANR	2481826	ExpressionStatement	"tcg_gen_andi_i32 ( tmp2 , tmp2 , 0xffffffff << ( RRR_T + 7 ) )"	1801:20:32895:32950	2477630	5	True				
ANR	2481827	CallExpression	"tcg_gen_andi_i32 ( tmp2 , tmp2 , 0xffffffff << ( RRR_T + 7 ) )"		2477630	0					
ANR	2481828	Callee	tcg_gen_andi_i32		2477630	0					
ANR	2481829	Identifier	tcg_gen_andi_i32		2477630	0					
ANR	2481830	ArgumentList	tmp2		2477630	1					
ANR	2481831	Argument	tmp2		2477630	0					
ANR	2481832	Identifier	tmp2		2477630	0					
ANR	2481833	Argument	tmp2		2477630	1					
ANR	2481834	Identifier	tmp2		2477630	0					
ANR	2481835	Argument	0xffffffff << ( RRR_T + 7 )		2477630	2					
ANR	2481836	ShiftExpression	0xffffffff << ( RRR_T + 7 )		2477630	0		<<			
ANR	2481837	PrimaryExpression	0xffffffff		2477630	0					
ANR	2481838	AdditiveExpression	RRR_T + 7		2477630	1		+			
ANR	2481839	Identifier	RRR_T		2477630	0					
ANR	2481840	PrimaryExpression	7		2477630	1					
ANR	2481841	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"	1803:20:32973:33016	2477630	6	True				
ANR	2481842	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"		2477630	0					
ANR	2481843	Callee	tcg_gen_mov_i32		2477630	0					
ANR	2481844	Identifier	tcg_gen_mov_i32		2477630	0					
ANR	2481845	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2481846	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2481847	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2481848	Identifier	cpu_R		2477630	0					
ANR	2481849	Identifier	RRR_R		2477630	1					
ANR	2481850	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2481851	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2481852	Identifier	cpu_R		2477630	0					
ANR	2481853	Identifier	RRR_S		2477630	1					
ANR	2481854	ExpressionStatement	"tcg_gen_brcondi_i32 ( TCG_COND_EQ , tmp2 , 0 , label )"	1805:20:33039:33087	2477630	7	True				
ANR	2481855	CallExpression	"tcg_gen_brcondi_i32 ( TCG_COND_EQ , tmp2 , 0 , label )"		2477630	0					
ANR	2481856	Callee	tcg_gen_brcondi_i32		2477630	0					
ANR	2481857	Identifier	tcg_gen_brcondi_i32		2477630	0					
ANR	2481858	ArgumentList	TCG_COND_EQ		2477630	1					
ANR	2481859	Argument	TCG_COND_EQ		2477630	0					
ANR	2481860	Identifier	TCG_COND_EQ		2477630	0					
ANR	2481861	Argument	tmp2		2477630	1					
ANR	2481862	Identifier	tmp2		2477630	0					
ANR	2481863	Argument	0		2477630	2					
ANR	2481864	PrimaryExpression	0		2477630	0					
ANR	2481865	Argument	label		2477630	3					
ANR	2481866	Identifier	label		2477630	0					
ANR	2481867	ExpressionStatement	"tcg_gen_sari_i32 ( tmp1 , cpu_R [ RRR_S ] , 31 )"	1809:20:33112:33152	2477630	8	True				
ANR	2481868	CallExpression	"tcg_gen_sari_i32 ( tmp1 , cpu_R [ RRR_S ] , 31 )"		2477630	0					
ANR	2481869	Callee	tcg_gen_sari_i32		2477630	0					
ANR	2481870	Identifier	tcg_gen_sari_i32		2477630	0					
ANR	2481871	ArgumentList	tmp1		2477630	1					
ANR	2481872	Argument	tmp1		2477630	0					
ANR	2481873	Identifier	tmp1		2477630	0					
ANR	2481874	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2481875	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2481876	Identifier	cpu_R		2477630	0					
ANR	2481877	Identifier	RRR_S		2477630	1					
ANR	2481878	Argument	31		2477630	2					
ANR	2481879	PrimaryExpression	31		2477630	0					
ANR	2481880	ExpressionStatement	"tcg_gen_xori_i32 ( cpu_R [ RRR_R ] , tmp1 , 0xffffffff >> ( 25 - RRR_T ) )"	1811:20:33175:33268	2477630	9	True				
ANR	2481881	CallExpression	"tcg_gen_xori_i32 ( cpu_R [ RRR_R ] , tmp1 , 0xffffffff >> ( 25 - RRR_T ) )"		2477630	0					
ANR	2481882	Callee	tcg_gen_xori_i32		2477630	0					
ANR	2481883	Identifier	tcg_gen_xori_i32		2477630	0					
ANR	2481884	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2481885	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2481886	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2481887	Identifier	cpu_R		2477630	0					
ANR	2481888	Identifier	RRR_R		2477630	1					
ANR	2481889	Argument	tmp1		2477630	1					
ANR	2481890	Identifier	tmp1		2477630	0					
ANR	2481891	Argument	0xffffffff >> ( 25 - RRR_T )		2477630	2					
ANR	2481892	ShiftExpression	0xffffffff >> ( 25 - RRR_T )		2477630	0		>>			
ANR	2481893	PrimaryExpression	0xffffffff		2477630	0					
ANR	2481894	AdditiveExpression	25 - RRR_T		2477630	1		-			
ANR	2481895	PrimaryExpression	25		2477630	0					
ANR	2481896	Identifier	RRR_T		2477630	1					
ANR	2481897	ExpressionStatement	gen_set_label ( label )	1817:20:33293:33313	2477630	10	True				
ANR	2481898	CallExpression	gen_set_label ( label )		2477630	0					
ANR	2481899	Callee	gen_set_label		2477630	0					
ANR	2481900	Identifier	gen_set_label		2477630	0					
ANR	2481901	ArgumentList	label		2477630	1					
ANR	2481902	Argument	label		2477630	0					
ANR	2481903	Identifier	label		2477630	0					
ANR	2481904	ExpressionStatement	tcg_temp_free ( tmp1 )	1821:20:33338:33357	2477630	11	True				
ANR	2481905	CallExpression	tcg_temp_free ( tmp1 )		2477630	0					
ANR	2481906	Callee	tcg_temp_free		2477630	0					
ANR	2481907	Identifier	tcg_temp_free		2477630	0					
ANR	2481908	ArgumentList	tmp1		2477630	1					
ANR	2481909	Argument	tmp1		2477630	0					
ANR	2481910	Identifier	tmp1		2477630	0					
ANR	2481911	ExpressionStatement	tcg_temp_free ( tmp2 )	1823:20:33380:33399	2477630	12	True				
ANR	2481912	CallExpression	tcg_temp_free ( tmp2 )		2477630	0					
ANR	2481913	Callee	tcg_temp_free		2477630	0					
ANR	2481914	Identifier	tcg_temp_free		2477630	0					
ANR	2481915	ArgumentList	tmp2		2477630	1					
ANR	2481916	Argument	tmp2		2477630	0					
ANR	2481917	Identifier	tmp2		2477630	0					
ANR	2481918	BreakStatement	break ;	1827:16:33437:33442	2477630	21	True				
ANR	2481919	Label	case 4 :	1831:12:33459:33465	2477630	22	True				
ANR	2481920	Label	case 5 :	1833:12:33489:33495	2477630	23	True				
ANR	2481921	Label	case 6 :	1835:12:33519:33525	2477630	24	True				
ANR	2481922	Label	case 7 :	1837:12:33550:33556	2477630	25	True				
ANR	2481923	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_MISC_OP_MINMAX )	1839:16:33585:33625	2477630	26	True				
ANR	2481924	CallExpression	HAS_OPTION ( XTENSA_OPTION_MISC_OP_MINMAX )		2477630	0					
ANR	2481925	Callee	HAS_OPTION		2477630	0					
ANR	2481926	Identifier	HAS_OPTION		2477630	0					
ANR	2481927	ArgumentList	XTENSA_OPTION_MISC_OP_MINMAX		2477630	1					
ANR	2481928	Argument	XTENSA_OPTION_MISC_OP_MINMAX		2477630	0					
ANR	2481929	Identifier	XTENSA_OPTION_MISC_OP_MINMAX		2477630	0					
ANR	2481930	ExpressionStatement	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	1841:16:33644:33686	2477630	27	True				
ANR	2481931	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2477630	0					
ANR	2481932	Callee	gen_window_check3		2477630	0					
ANR	2481933	Identifier	gen_window_check3		2477630	0					
ANR	2481934	ArgumentList	dc		2477630	1					
ANR	2481935	Argument	dc		2477630	0					
ANR	2481936	Identifier	dc		2477630	0					
ANR	2481937	Argument	RRR_R		2477630	1					
ANR	2481938	Identifier	RRR_R		2477630	0					
ANR	2481939	Argument	RRR_S		2477630	2					
ANR	2481940	Identifier	RRR_S		2477630	0					
ANR	2481941	Argument	RRR_T		2477630	3					
ANR	2481942	Identifier	RRR_T		2477630	0					
ANR	2481943	CompoundStatement		1855:20:33908:33935	2477630	28					
ANR	2481944	Statement	static	1845:20:33728:33733	2477630	0	True				
ANR	2481945	IdentifierDeclStatement	"const TCGCond cond [ ] = { TCG_COND_LE , TCG_COND_GE , TCG_COND_LEU , TCG_COND_GEU } ;"	1845:27:33735:33935	2477630	1	True				
ANR	2481946	IdentifierDecl	"cond [ ] = { TCG_COND_LE , TCG_COND_GE , TCG_COND_LEU , TCG_COND_GEU }"		2477630	0					
ANR	2481947	IdentifierDeclType	const TCGCond [ ]		2477630	0					
ANR	2481948	Identifier	cond		2477630	1					
ANR	2481949	AssignmentExpression	"cond [ ] = { TCG_COND_LE , TCG_COND_GE , TCG_COND_LEU , TCG_COND_GEU }"		2477630	2		=			
ANR	2481950	Identifier	cond		2477630	0					
ANR	2481951	InitializerList	TCG_COND_LE		2477630	1					
ANR	2481952	Identifier	TCG_COND_LE		2477630	0					
ANR	2481953	Identifier	TCG_COND_GE		2477630	1					
ANR	2481954	Identifier	TCG_COND_LEU		2477630	2					
ANR	2481955	Identifier	TCG_COND_GEU		2477630	3					
ANR	2481956	IdentifierDeclStatement	int label = gen_new_label ( ) ;	1857:20:33958:33985	2477630	2	True				
ANR	2481957	IdentifierDecl	label = gen_new_label ( )		2477630	0					
ANR	2481958	IdentifierDeclType	int		2477630	0					
ANR	2481959	Identifier	label		2477630	1					
ANR	2481960	AssignmentExpression	label = gen_new_label ( )		2477630	2		=			
ANR	2481961	Identifier	label		2477630	0					
ANR	2481962	CallExpression	gen_new_label ( )		2477630	1					
ANR	2481963	Callee	gen_new_label		2477630	0					
ANR	2481964	Identifier	gen_new_label		2477630	0					
ANR	2481965	ArgumentList			2477630	1					
ANR	2481966	IfStatement	if ( RRR_R != RRR_T )		2477630	3					
ANR	2481967	Condition	RRR_R != RRR_T	1861:24:34014:34027	2477630	0	True				
ANR	2481968	EqualityExpression	RRR_R != RRR_T		2477630	0		!=			
ANR	2481969	Identifier	RRR_R		2477630	0					
ANR	2481970	Identifier	RRR_T		2477630	1					
ANR	2481971	CompoundStatement		1859:40:33980:33980	2477630	1					
ANR	2481972	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"	1863:24:34057:34100	2477630	0	True				
ANR	2481973	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"		2477630	0					
ANR	2481974	Callee	tcg_gen_mov_i32		2477630	0					
ANR	2481975	Identifier	tcg_gen_mov_i32		2477630	0					
ANR	2481976	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2481977	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2481978	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2481979	Identifier	cpu_R		2477630	0					
ANR	2481980	Identifier	RRR_R		2477630	1					
ANR	2481981	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2481982	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2481983	Identifier	cpu_R		2477630	0					
ANR	2481984	Identifier	RRR_S		2477630	1					
ANR	2481985	ExpressionStatement	"tcg_gen_brcond_i32 ( cond [ OP2 - 4 ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] , label )"	1865:24:34127:34228	2477630	1	True				
ANR	2481986	CallExpression	"tcg_gen_brcond_i32 ( cond [ OP2 - 4 ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] , label )"		2477630	0					
ANR	2481987	Callee	tcg_gen_brcond_i32		2477630	0					
ANR	2481988	Identifier	tcg_gen_brcond_i32		2477630	0					
ANR	2481989	ArgumentList	cond [ OP2 - 4 ]		2477630	1					
ANR	2481990	Argument	cond [ OP2 - 4 ]		2477630	0					
ANR	2481991	ArrayIndexing	cond [ OP2 - 4 ]		2477630	0					
ANR	2481992	Identifier	cond		2477630	0					
ANR	2481993	AdditiveExpression	OP2 - 4		2477630	1		-			
ANR	2481994	Identifier	OP2		2477630	0					
ANR	2481995	PrimaryExpression	4		2477630	1					
ANR	2481996	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2481997	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2481998	Identifier	cpu_R		2477630	0					
ANR	2481999	Identifier	RRR_S		2477630	1					
ANR	2482000	Argument	cpu_R [ RRR_T ]		2477630	2					
ANR	2482001	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2482002	Identifier	cpu_R		2477630	0					
ANR	2482003	Identifier	RRR_T		2477630	1					
ANR	2482004	Argument	label		2477630	3					
ANR	2482005	Identifier	label		2477630	0					
ANR	2482006	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] )"	1869:24:34255:34298	2477630	2	True				
ANR	2482007	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] )"		2477630	0					
ANR	2482008	Callee	tcg_gen_mov_i32		2477630	0					
ANR	2482009	Identifier	tcg_gen_mov_i32		2477630	0					
ANR	2482010	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2482011	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2482012	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2482013	Identifier	cpu_R		2477630	0					
ANR	2482014	Identifier	RRR_R		2477630	1					
ANR	2482015	Argument	cpu_R [ RRR_T ]		2477630	1					
ANR	2482016	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2482017	Identifier	cpu_R		2477630	0					
ANR	2482018	Identifier	RRR_T		2477630	1					
ANR	2482019	ElseStatement	else		2477630	0					
ANR	2482020	CompoundStatement		1869:27:34278:34278	2477630	0					
ANR	2482021	ExpressionStatement	"tcg_gen_brcond_i32 ( cond [ OP2 - 4 ] , cpu_R [ RRR_T ] , cpu_R [ RRR_S ] , label )"	1873:24:34355:34456	2477630	0	True				
ANR	2482022	CallExpression	"tcg_gen_brcond_i32 ( cond [ OP2 - 4 ] , cpu_R [ RRR_T ] , cpu_R [ RRR_S ] , label )"		2477630	0					
ANR	2482023	Callee	tcg_gen_brcond_i32		2477630	0					
ANR	2482024	Identifier	tcg_gen_brcond_i32		2477630	0					
ANR	2482025	ArgumentList	cond [ OP2 - 4 ]		2477630	1					
ANR	2482026	Argument	cond [ OP2 - 4 ]		2477630	0					
ANR	2482027	ArrayIndexing	cond [ OP2 - 4 ]		2477630	0					
ANR	2482028	Identifier	cond		2477630	0					
ANR	2482029	AdditiveExpression	OP2 - 4		2477630	1		-			
ANR	2482030	Identifier	OP2		2477630	0					
ANR	2482031	PrimaryExpression	4		2477630	1					
ANR	2482032	Argument	cpu_R [ RRR_T ]		2477630	1					
ANR	2482033	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2482034	Identifier	cpu_R		2477630	0					
ANR	2482035	Identifier	RRR_T		2477630	1					
ANR	2482036	Argument	cpu_R [ RRR_S ]		2477630	2					
ANR	2482037	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2482038	Identifier	cpu_R		2477630	0					
ANR	2482039	Identifier	RRR_S		2477630	1					
ANR	2482040	Argument	label		2477630	3					
ANR	2482041	Identifier	label		2477630	0					
ANR	2482042	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"	1877:24:34483:34526	2477630	1	True				
ANR	2482043	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"		2477630	0					
ANR	2482044	Callee	tcg_gen_mov_i32		2477630	0					
ANR	2482045	Identifier	tcg_gen_mov_i32		2477630	0					
ANR	2482046	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2482047	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2482048	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2482049	Identifier	cpu_R		2477630	0					
ANR	2482050	Identifier	RRR_R		2477630	1					
ANR	2482051	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2482052	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2482053	Identifier	cpu_R		2477630	0					
ANR	2482054	Identifier	RRR_S		2477630	1					
ANR	2482055	ExpressionStatement	gen_set_label ( label )	1881:20:34572:34592	2477630	4	True				
ANR	2482056	CallExpression	gen_set_label ( label )		2477630	0					
ANR	2482057	Callee	gen_set_label		2477630	0					
ANR	2482058	Identifier	gen_set_label		2477630	0					
ANR	2482059	ArgumentList	label		2477630	1					
ANR	2482060	Argument	label		2477630	0					
ANR	2482061	Identifier	label		2477630	0					
ANR	2482062	BreakStatement	break ;	1885:16:34630:34635	2477630	29	True				
ANR	2482063	Label	case 8 :	1889:12:34652:34658	2477630	30	True				
ANR	2482064	Label	case 9 :	1891:12:34684:34690	2477630	31	True				
ANR	2482065	Label	case 10 :	1893:12:34716:34723	2477630	32	True				
ANR	2482066	Label	case 11 :	1895:12:34749:34756	2477630	33	True				
ANR	2482067	ExpressionStatement	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	1897:16:34786:34828	2477630	34	True				
ANR	2482068	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2477630	0					
ANR	2482069	Callee	gen_window_check3		2477630	0					
ANR	2482070	Identifier	gen_window_check3		2477630	0					
ANR	2482071	ArgumentList	dc		2477630	1					
ANR	2482072	Argument	dc		2477630	0					
ANR	2482073	Identifier	dc		2477630	0					
ANR	2482074	Argument	RRR_R		2477630	1					
ANR	2482075	Identifier	RRR_R		2477630	0					
ANR	2482076	Argument	RRR_S		2477630	2					
ANR	2482077	Identifier	RRR_S		2477630	0					
ANR	2482078	Argument	RRR_T		2477630	3					
ANR	2482079	Identifier	RRR_T		2477630	0					
ANR	2482080	CompoundStatement		1911:20:35048:35075	2477630	35					
ANR	2482081	Statement	static	1901:20:34870:34875	2477630	0	True				
ANR	2482082	IdentifierDeclStatement	"const TCGCond cond [ ] = { TCG_COND_NE , TCG_COND_EQ , TCG_COND_GE , TCG_COND_LT } ;"	1901:27:34877:35075	2477630	1	True				
ANR	2482083	IdentifierDecl	"cond [ ] = { TCG_COND_NE , TCG_COND_EQ , TCG_COND_GE , TCG_COND_LT }"		2477630	0					
ANR	2482084	IdentifierDeclType	const TCGCond [ ]		2477630	0					
ANR	2482085	Identifier	cond		2477630	1					
ANR	2482086	AssignmentExpression	"cond [ ] = { TCG_COND_NE , TCG_COND_EQ , TCG_COND_GE , TCG_COND_LT }"		2477630	2		=			
ANR	2482087	Identifier	cond		2477630	0					
ANR	2482088	InitializerList	TCG_COND_NE		2477630	1					
ANR	2482089	Identifier	TCG_COND_NE		2477630	0					
ANR	2482090	Identifier	TCG_COND_EQ		2477630	1					
ANR	2482091	Identifier	TCG_COND_GE		2477630	2					
ANR	2482092	Identifier	TCG_COND_LT		2477630	3					
ANR	2482093	IdentifierDeclStatement	int label = gen_new_label ( ) ;	1913:20:35098:35125	2477630	2	True				
ANR	2482094	IdentifierDecl	label = gen_new_label ( )		2477630	0					
ANR	2482095	IdentifierDeclType	int		2477630	0					
ANR	2482096	Identifier	label		2477630	1					
ANR	2482097	AssignmentExpression	label = gen_new_label ( )		2477630	2		=			
ANR	2482098	Identifier	label		2477630	0					
ANR	2482099	CallExpression	gen_new_label ( )		2477630	1					
ANR	2482100	Callee	gen_new_label		2477630	0					
ANR	2482101	Identifier	gen_new_label		2477630	0					
ANR	2482102	ArgumentList			2477630	1					
ANR	2482103	ExpressionStatement	"tcg_gen_brcondi_i32 ( cond [ OP2 - 8 ] , cpu_R [ RRR_T ] , 0 , label )"	1915:20:35148:35206	2477630	3	True				
ANR	2482104	CallExpression	"tcg_gen_brcondi_i32 ( cond [ OP2 - 8 ] , cpu_R [ RRR_T ] , 0 , label )"		2477630	0					
ANR	2482105	Callee	tcg_gen_brcondi_i32		2477630	0					
ANR	2482106	Identifier	tcg_gen_brcondi_i32		2477630	0					
ANR	2482107	ArgumentList	cond [ OP2 - 8 ]		2477630	1					
ANR	2482108	Argument	cond [ OP2 - 8 ]		2477630	0					
ANR	2482109	ArrayIndexing	cond [ OP2 - 8 ]		2477630	0					
ANR	2482110	Identifier	cond		2477630	0					
ANR	2482111	AdditiveExpression	OP2 - 8		2477630	1		-			
ANR	2482112	Identifier	OP2		2477630	0					
ANR	2482113	PrimaryExpression	8		2477630	1					
ANR	2482114	Argument	cpu_R [ RRR_T ]		2477630	1					
ANR	2482115	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2482116	Identifier	cpu_R		2477630	0					
ANR	2482117	Identifier	RRR_T		2477630	1					
ANR	2482118	Argument	0		2477630	2					
ANR	2482119	PrimaryExpression	0		2477630	0					
ANR	2482120	Argument	label		2477630	3					
ANR	2482121	Identifier	label		2477630	0					
ANR	2482122	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"	1917:20:35229:35272	2477630	4	True				
ANR	2482123	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"		2477630	0					
ANR	2482124	Callee	tcg_gen_mov_i32		2477630	0					
ANR	2482125	Identifier	tcg_gen_mov_i32		2477630	0					
ANR	2482126	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2482127	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2482128	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2482129	Identifier	cpu_R		2477630	0					
ANR	2482130	Identifier	RRR_R		2477630	1					
ANR	2482131	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2482132	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2482133	Identifier	cpu_R		2477630	0					
ANR	2482134	Identifier	RRR_S		2477630	1					
ANR	2482135	ExpressionStatement	gen_set_label ( label )	1919:20:35295:35315	2477630	5	True				
ANR	2482136	CallExpression	gen_set_label ( label )		2477630	0					
ANR	2482137	Callee	gen_set_label		2477630	0					
ANR	2482138	Identifier	gen_set_label		2477630	0					
ANR	2482139	ArgumentList	label		2477630	1					
ANR	2482140	Argument	label		2477630	0					
ANR	2482141	Identifier	label		2477630	0					
ANR	2482142	BreakStatement	break ;	1923:16:35353:35358	2477630	36	True				
ANR	2482143	Label	case 12 :	1927:12:35375:35382	2477630	37	True				
ANR	2482144	Label	case 13 :	1929:12:35407:35414	2477630	38	True				
ANR	2482145	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )	1931:16:35443:35476	2477630	39	True				
ANR	2482146	CallExpression	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )		2477630	0					
ANR	2482147	Callee	HAS_OPTION		2477630	0					
ANR	2482148	Identifier	HAS_OPTION		2477630	0					
ANR	2482149	ArgumentList	XTENSA_OPTION_BOOLEAN		2477630	1					
ANR	2482150	Argument	XTENSA_OPTION_BOOLEAN		2477630	0					
ANR	2482151	Identifier	XTENSA_OPTION_BOOLEAN		2477630	0					
ANR	2482152	ExpressionStatement	"gen_window_check2 ( dc , RRR_R , RRR_S )"	1933:16:35495:35530	2477630	40	True				
ANR	2482153	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_S )"		2477630	0					
ANR	2482154	Callee	gen_window_check2		2477630	0					
ANR	2482155	Identifier	gen_window_check2		2477630	0					
ANR	2482156	ArgumentList	dc		2477630	1					
ANR	2482157	Argument	dc		2477630	0					
ANR	2482158	Identifier	dc		2477630	0					
ANR	2482159	Argument	RRR_R		2477630	1					
ANR	2482160	Identifier	RRR_R		2477630	0					
ANR	2482161	Argument	RRR_S		2477630	2					
ANR	2482162	Identifier	RRR_S		2477630	0					
ANR	2482163	CompoundStatement		1937:20:35572:35605	2477630	41					
ANR	2482164	IdentifierDeclStatement	int label = gen_new_label ( ) ;	1937:20:35572:35599	2477630	0	True				
ANR	2482165	IdentifierDecl	label = gen_new_label ( )		2477630	0					
ANR	2482166	IdentifierDeclType	int		2477630	0					
ANR	2482167	Identifier	label		2477630	1					
ANR	2482168	AssignmentExpression	label = gen_new_label ( )		2477630	2		=			
ANR	2482169	Identifier	label		2477630	0					
ANR	2482170	CallExpression	gen_new_label ( )		2477630	1					
ANR	2482171	Callee	gen_new_label		2477630	0					
ANR	2482172	Identifier	gen_new_label		2477630	0					
ANR	2482173	ArgumentList			2477630	1					
ANR	2482174	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	1939:20:35622:35655	2477630	1	True				
ANR	2482175	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2477630	0					
ANR	2482176	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2482177	Identifier	tmp		2477630	1					
ANR	2482178	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2477630	2		=			
ANR	2482179	Identifier	tmp		2477630	0					
ANR	2482180	CallExpression	tcg_temp_new_i32 ( )		2477630	1					
ANR	2482181	Callee	tcg_temp_new_i32		2477630	0					
ANR	2482182	Identifier	tcg_temp_new_i32		2477630	0					
ANR	2482183	ArgumentList			2477630	1					
ANR	2482184	ExpressionStatement	"tcg_gen_andi_i32 ( tmp , cpu_SR [ BR ] , 1 << RRR_T )"	1943:20:35680:35725	2477630	2	True				
ANR	2482185	CallExpression	"tcg_gen_andi_i32 ( tmp , cpu_SR [ BR ] , 1 << RRR_T )"		2477630	0					
ANR	2482186	Callee	tcg_gen_andi_i32		2477630	0					
ANR	2482187	Identifier	tcg_gen_andi_i32		2477630	0					
ANR	2482188	ArgumentList	tmp		2477630	1					
ANR	2482189	Argument	tmp		2477630	0					
ANR	2482190	Identifier	tmp		2477630	0					
ANR	2482191	Argument	cpu_SR [ BR ]		2477630	1					
ANR	2482192	ArrayIndexing	cpu_SR [ BR ]		2477630	0					
ANR	2482193	Identifier	cpu_SR		2477630	0					
ANR	2482194	Identifier	BR		2477630	1					
ANR	2482195	Argument	1 << RRR_T		2477630	2					
ANR	2482196	ShiftExpression	1 << RRR_T		2477630	0		<<			
ANR	2482197	PrimaryExpression	1		2477630	0					
ANR	2482198	Identifier	RRR_T		2477630	1					
ANR	2482199	ExpressionStatement	"tcg_gen_brcondi_i32 ( OP2 & 1 ? TCG_COND_EQ : TCG_COND_NE , tmp , 0 , label )"	1945:20:35748:35878	2477630	3	True				
ANR	2482200	CallExpression	"tcg_gen_brcondi_i32 ( OP2 & 1 ? TCG_COND_EQ : TCG_COND_NE , tmp , 0 , label )"		2477630	0					
ANR	2482201	Callee	tcg_gen_brcondi_i32		2477630	0					
ANR	2482202	Identifier	tcg_gen_brcondi_i32		2477630	0					
ANR	2482203	ArgumentList	OP2 & 1 ? TCG_COND_EQ : TCG_COND_NE		2477630	1					
ANR	2482204	Argument	OP2 & 1 ? TCG_COND_EQ : TCG_COND_NE		2477630	0					
ANR	2482205	ConditionalExpression	OP2 & 1 ? TCG_COND_EQ : TCG_COND_NE		2477630	0					
ANR	2482206	Condition	OP2 & 1		2477630	0					
ANR	2482207	BitAndExpression	OP2 & 1		2477630	0		&			
ANR	2482208	Identifier	OP2		2477630	0					
ANR	2482209	PrimaryExpression	1		2477630	1					
ANR	2482210	Identifier	TCG_COND_EQ		2477630	1					
ANR	2482211	Identifier	TCG_COND_NE		2477630	2					
ANR	2482212	Argument	tmp		2477630	1					
ANR	2482213	Identifier	tmp		2477630	0					
ANR	2482214	Argument	0		2477630	2					
ANR	2482215	PrimaryExpression	0		2477630	0					
ANR	2482216	Argument	label		2477630	3					
ANR	2482217	Identifier	label		2477630	0					
ANR	2482218	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"	1951:20:35901:35944	2477630	4	True				
ANR	2482219	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"		2477630	0					
ANR	2482220	Callee	tcg_gen_mov_i32		2477630	0					
ANR	2482221	Identifier	tcg_gen_mov_i32		2477630	0					
ANR	2482222	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2482223	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2482224	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2482225	Identifier	cpu_R		2477630	0					
ANR	2482226	Identifier	RRR_R		2477630	1					
ANR	2482227	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2482228	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2482229	Identifier	cpu_R		2477630	0					
ANR	2482230	Identifier	RRR_S		2477630	1					
ANR	2482231	ExpressionStatement	gen_set_label ( label )	1953:20:35967:35987	2477630	5	True				
ANR	2482232	CallExpression	gen_set_label ( label )		2477630	0					
ANR	2482233	Callee	gen_set_label		2477630	0					
ANR	2482234	Identifier	gen_set_label		2477630	0					
ANR	2482235	ArgumentList	label		2477630	1					
ANR	2482236	Argument	label		2477630	0					
ANR	2482237	Identifier	label		2477630	0					
ANR	2482238	ExpressionStatement	tcg_temp_free ( tmp )	1955:20:36010:36028	2477630	6	True				
ANR	2482239	CallExpression	tcg_temp_free ( tmp )		2477630	0					
ANR	2482240	Callee	tcg_temp_free		2477630	0					
ANR	2482241	Identifier	tcg_temp_free		2477630	0					
ANR	2482242	ArgumentList	tmp		2477630	1					
ANR	2482243	Argument	tmp		2477630	0					
ANR	2482244	Identifier	tmp		2477630	0					
ANR	2482245	BreakStatement	break ;	1959:16:36066:36071	2477630	42	True				
ANR	2482246	Label	case 14 :	1963:12:36088:36095	2477630	43	True				
ANR	2482247	ExpressionStatement	"gen_window_check1 ( dc , RRR_R )"	1965:16:36122:36150	2477630	44	True				
ANR	2482248	CallExpression	"gen_window_check1 ( dc , RRR_R )"		2477630	0					
ANR	2482249	Callee	gen_window_check1		2477630	0					
ANR	2482250	Identifier	gen_window_check1		2477630	0					
ANR	2482251	ArgumentList	dc		2477630	1					
ANR	2482252	Argument	dc		2477630	0					
ANR	2482253	Identifier	dc		2477630	0					
ANR	2482254	Argument	RRR_R		2477630	1					
ANR	2482255	Identifier	RRR_R		2477630	0					
ANR	2482256	CompoundStatement		1967:20:36142:36171	2477630	45					
ANR	2482257	IdentifierDeclStatement	int st = ( RRR_S << 4 ) + RRR_T ;	1969:20:36192:36221	2477630	0	True				
ANR	2482258	IdentifierDecl	st = ( RRR_S << 4 ) + RRR_T		2477630	0					
ANR	2482259	IdentifierDeclType	int		2477630	0					
ANR	2482260	Identifier	st		2477630	1					
ANR	2482261	AssignmentExpression	st = ( RRR_S << 4 ) + RRR_T		2477630	2		=			
ANR	2482262	Identifier	st		2477630	0					
ANR	2482263	AdditiveExpression	( RRR_S << 4 ) + RRR_T		2477630	1		+			
ANR	2482264	ShiftExpression	RRR_S << 4		2477630	0		<<			
ANR	2482265	Identifier	RRR_S		2477630	0					
ANR	2482266	PrimaryExpression	4		2477630	1					
ANR	2482267	Identifier	RRR_T		2477630	1					
ANR	2482268	IfStatement	if ( uregnames [ st ] )		2477630	1					
ANR	2482269	Condition	uregnames [ st ]	1971:24:36248:36260	2477630	0	True				
ANR	2482270	ArrayIndexing	uregnames [ st ]		2477630	0					
ANR	2482271	Identifier	uregnames		2477630	0					
ANR	2482272	Identifier	st		2477630	1					
ANR	2482273	CompoundStatement		1969:39:36213:36213	2477630	1					
ANR	2482274	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_UR [ st ] )"	1973:24:36290:36331	2477630	0	True				
ANR	2482275	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_UR [ st ] )"		2477630	0					
ANR	2482276	Callee	tcg_gen_mov_i32		2477630	0					
ANR	2482277	Identifier	tcg_gen_mov_i32		2477630	0					
ANR	2482278	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2482279	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2482280	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2482281	Identifier	cpu_R		2477630	0					
ANR	2482282	Identifier	RRR_R		2477630	1					
ANR	2482283	Argument	cpu_UR [ st ]		2477630	1					
ANR	2482284	ArrayIndexing	cpu_UR [ st ]		2477630	0					
ANR	2482285	Identifier	cpu_UR		2477630	0					
ANR	2482286	Identifier	st		2477630	1					
ANR	2482287	ElseStatement	else		2477630	0					
ANR	2482288	CompoundStatement		1973:27:36311:36311	2477630	0					
ANR	2482289	ExpressionStatement	"qemu_log ( ""RUR %d not implemented, "" , st )"	1977:24:36388:36428	2477630	0	True				
ANR	2482290	CallExpression	"qemu_log ( ""RUR %d not implemented, "" , st )"		2477630	0					
ANR	2482291	Callee	qemu_log		2477630	0					
ANR	2482292	Identifier	qemu_log		2477630	0					
ANR	2482293	ArgumentList	"""RUR %d not implemented, """		2477630	1					
ANR	2482294	Argument	"""RUR %d not implemented, """		2477630	0					
ANR	2482295	PrimaryExpression	"""RUR %d not implemented, """		2477630	0					
ANR	2482296	Argument	st		2477630	1					
ANR	2482297	Identifier	st		2477630	0					
ANR	2482298	ExpressionStatement	TBD ( )	1979:24:36455:36460	2477630	1	True				
ANR	2482299	CallExpression	TBD ( )		2477630	0					
ANR	2482300	Callee	TBD		2477630	0					
ANR	2482301	Identifier	TBD		2477630	0					
ANR	2482302	ArgumentList			2477630	1					
ANR	2482303	BreakStatement	break ;	1985:16:36521:36526	2477630	46	True				
ANR	2482304	Label	case 15 :	1989:12:36543:36550	2477630	47	True				
ANR	2482305	ExpressionStatement	"gen_window_check1 ( dc , RRR_T )"	1991:16:36577:36605	2477630	48	True				
ANR	2482306	CallExpression	"gen_window_check1 ( dc , RRR_T )"		2477630	0					
ANR	2482307	Callee	gen_window_check1		2477630	0					
ANR	2482308	Identifier	gen_window_check1		2477630	0					
ANR	2482309	ArgumentList	dc		2477630	1					
ANR	2482310	Argument	dc		2477630	0					
ANR	2482311	Identifier	dc		2477630	0					
ANR	2482312	Argument	RRR_T		2477630	1					
ANR	2482313	Identifier	RRR_T		2477630	0					
ANR	2482314	CompoundStatement		1991:16:36574:36574	2477630	49					
ANR	2482315	IfStatement	if ( uregnames [ RSR_SR ] )		2477630	0					
ANR	2482316	Condition	uregnames [ RSR_SR ]	1995:24:36651:36667	2477630	0	True				
ANR	2482317	ArrayIndexing	uregnames [ RSR_SR ]		2477630	0					
ANR	2482318	Identifier	uregnames		2477630	0					
ANR	2482319	Identifier	RSR_SR		2477630	1					
ANR	2482320	CompoundStatement		1993:43:36620:36620	2477630	1					
ANR	2482321	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_UR [ RSR_SR ] , cpu_R [ RRR_T ] )"	1997:24:36697:36742	2477630	0	True				
ANR	2482322	CallExpression	"tcg_gen_mov_i32 ( cpu_UR [ RSR_SR ] , cpu_R [ RRR_T ] )"		2477630	0					
ANR	2482323	Callee	tcg_gen_mov_i32		2477630	0					
ANR	2482324	Identifier	tcg_gen_mov_i32		2477630	0					
ANR	2482325	ArgumentList	cpu_UR [ RSR_SR ]		2477630	1					
ANR	2482326	Argument	cpu_UR [ RSR_SR ]		2477630	0					
ANR	2482327	ArrayIndexing	cpu_UR [ RSR_SR ]		2477630	0					
ANR	2482328	Identifier	cpu_UR		2477630	0					
ANR	2482329	Identifier	RSR_SR		2477630	1					
ANR	2482330	Argument	cpu_R [ RRR_T ]		2477630	1					
ANR	2482331	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2482332	Identifier	cpu_R		2477630	0					
ANR	2482333	Identifier	RRR_T		2477630	1					
ANR	2482334	ElseStatement	else		2477630	0					
ANR	2482335	CompoundStatement		1997:27:36722:36722	2477630	0					
ANR	2482336	ExpressionStatement	"qemu_log ( ""WUR %d not implemented, "" , RSR_SR )"	2001:24:36799:36843	2477630	0	True				
ANR	2482337	CallExpression	"qemu_log ( ""WUR %d not implemented, "" , RSR_SR )"		2477630	0					
ANR	2482338	Callee	qemu_log		2477630	0					
ANR	2482339	Identifier	qemu_log		2477630	0					
ANR	2482340	ArgumentList	"""WUR %d not implemented, """		2477630	1					
ANR	2482341	Argument	"""WUR %d not implemented, """		2477630	0					
ANR	2482342	PrimaryExpression	"""WUR %d not implemented, """		2477630	0					
ANR	2482343	Argument	RSR_SR		2477630	1					
ANR	2482344	Identifier	RSR_SR		2477630	0					
ANR	2482345	ExpressionStatement	TBD ( )	2003:24:36870:36875	2477630	1	True				
ANR	2482346	CallExpression	TBD ( )		2477630	0					
ANR	2482347	Callee	TBD		2477630	0					
ANR	2482348	Identifier	TBD		2477630	0					
ANR	2482349	ArgumentList			2477630	1					
ANR	2482350	BreakStatement	break ;	2009:16:36936:36941	2477630	50	True				
ANR	2482351	BreakStatement	break ;	2015:12:36973:36978	2477630	13	True				
ANR	2482352	Label	case 4 :	2019:8:36991:36997	2477630	14	True				
ANR	2482353	Label	case 5 :	2021:8:37018:37024	2477630	15	True				
ANR	2482354	ExpressionStatement	"gen_window_check2 ( dc , RRR_R , RRR_T )"	2023:12:37039:37074	2477630	16	True				
ANR	2482355	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_T )"		2477630	0					
ANR	2482356	Callee	gen_window_check2		2477630	0					
ANR	2482357	Identifier	gen_window_check2		2477630	0					
ANR	2482358	ArgumentList	dc		2477630	1					
ANR	2482359	Argument	dc		2477630	0					
ANR	2482360	Identifier	dc		2477630	0					
ANR	2482361	Argument	RRR_R		2477630	1					
ANR	2482362	Identifier	RRR_R		2477630	0					
ANR	2482363	Argument	RRR_T		2477630	2					
ANR	2482364	Identifier	RRR_T		2477630	0					
ANR	2482365	CompoundStatement		2031:16:37165:37198	2477630	17					
ANR	2482366	IdentifierDeclStatement	int shiftimm = RRR_S | ( OP1 << 4 ) ;	2027:16:37108:37141	2477630	0	True				
ANR	2482367	IdentifierDecl	shiftimm = RRR_S | ( OP1 << 4 )		2477630	0					
ANR	2482368	IdentifierDeclType	int		2477630	0					
ANR	2482369	Identifier	shiftimm		2477630	1					
ANR	2482370	AssignmentExpression	shiftimm = RRR_S | ( OP1 << 4 )		2477630	2		=			
ANR	2482371	Identifier	shiftimm		2477630	0					
ANR	2482372	InclusiveOrExpression	RRR_S | ( OP1 << 4 )		2477630	1		|			
ANR	2482373	Identifier	RRR_S		2477630	0					
ANR	2482374	ShiftExpression	OP1 << 4		2477630	1		<<			
ANR	2482375	Identifier	OP1		2477630	0					
ANR	2482376	PrimaryExpression	4		2477630	1					
ANR	2482377	IdentifierDeclStatement	int maskimm = ( 1 << ( OP2 + 1 ) ) - 1 ;	2029:16:37160:37194	2477630	1	True				
ANR	2482378	IdentifierDecl	maskimm = ( 1 << ( OP2 + 1 ) ) - 1		2477630	0					
ANR	2482379	IdentifierDeclType	int		2477630	0					
ANR	2482380	Identifier	maskimm		2477630	1					
ANR	2482381	AssignmentExpression	maskimm = ( 1 << ( OP2 + 1 ) ) - 1		2477630	2		=			
ANR	2482382	Identifier	maskimm		2477630	0					
ANR	2482383	AdditiveExpression	( 1 << ( OP2 + 1 ) ) - 1		2477630	1		-			
ANR	2482384	ShiftExpression	1 << ( OP2 + 1 )		2477630	0		<<			
ANR	2482385	PrimaryExpression	1		2477630	0					
ANR	2482386	AdditiveExpression	OP2 + 1		2477630	1		+			
ANR	2482387	Identifier	OP2		2477630	0					
ANR	2482388	PrimaryExpression	1		2477630	1					
ANR	2482389	PrimaryExpression	1		2477630	1					
ANR	2482390	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	2033:16:37215:37248	2477630	2	True				
ANR	2482391	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2477630	0					
ANR	2482392	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2482393	Identifier	tmp		2477630	1					
ANR	2482394	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2477630	2		=			
ANR	2482395	Identifier	tmp		2477630	0					
ANR	2482396	CallExpression	tcg_temp_new_i32 ( )		2477630	1					
ANR	2482397	Callee	tcg_temp_new_i32		2477630	0					
ANR	2482398	Identifier	tcg_temp_new_i32		2477630	0					
ANR	2482399	ArgumentList			2477630	1					
ANR	2482400	ExpressionStatement	"tcg_gen_shri_i32 ( tmp , cpu_R [ RRR_T ] , shiftimm )"	2035:16:37267:37312	2477630	3	True				
ANR	2482401	CallExpression	"tcg_gen_shri_i32 ( tmp , cpu_R [ RRR_T ] , shiftimm )"		2477630	0					
ANR	2482402	Callee	tcg_gen_shri_i32		2477630	0					
ANR	2482403	Identifier	tcg_gen_shri_i32		2477630	0					
ANR	2482404	ArgumentList	tmp		2477630	1					
ANR	2482405	Argument	tmp		2477630	0					
ANR	2482406	Identifier	tmp		2477630	0					
ANR	2482407	Argument	cpu_R [ RRR_T ]		2477630	1					
ANR	2482408	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2482409	Identifier	cpu_R		2477630	0					
ANR	2482410	Identifier	RRR_T		2477630	1					
ANR	2482411	Argument	shiftimm		2477630	2					
ANR	2482412	Identifier	shiftimm		2477630	0					
ANR	2482413	ExpressionStatement	"tcg_gen_andi_i32 ( cpu_R [ RRR_R ] , tmp , maskimm )"	2037:16:37331:37375	2477630	4	True				
ANR	2482414	CallExpression	"tcg_gen_andi_i32 ( cpu_R [ RRR_R ] , tmp , maskimm )"		2477630	0					
ANR	2482415	Callee	tcg_gen_andi_i32		2477630	0					
ANR	2482416	Identifier	tcg_gen_andi_i32		2477630	0					
ANR	2482417	ArgumentList	cpu_R [ RRR_R ]		2477630	1					
ANR	2482418	Argument	cpu_R [ RRR_R ]		2477630	0					
ANR	2482419	ArrayIndexing	cpu_R [ RRR_R ]		2477630	0					
ANR	2482420	Identifier	cpu_R		2477630	0					
ANR	2482421	Identifier	RRR_R		2477630	1					
ANR	2482422	Argument	tmp		2477630	1					
ANR	2482423	Identifier	tmp		2477630	0					
ANR	2482424	Argument	maskimm		2477630	2					
ANR	2482425	Identifier	maskimm		2477630	0					
ANR	2482426	ExpressionStatement	tcg_temp_free ( tmp )	2039:16:37394:37412	2477630	5	True				
ANR	2482427	CallExpression	tcg_temp_free ( tmp )		2477630	0					
ANR	2482428	Callee	tcg_temp_free		2477630	0					
ANR	2482429	Identifier	tcg_temp_free		2477630	0					
ANR	2482430	ArgumentList	tmp		2477630	1					
ANR	2482431	Argument	tmp		2477630	0					
ANR	2482432	Identifier	tmp		2477630	0					
ANR	2482433	BreakStatement	break ;	2043:12:37442:37447	2477630	18	True				
ANR	2482434	Label	case 6 :	2047:8:37460:37466	2477630	19	True				
ANR	2482435	ExpressionStatement	RESERVED ( )	2049:12:37491:37501	2477630	20	True				
ANR	2482436	CallExpression	RESERVED ( )		2477630	0					
ANR	2482437	Callee	RESERVED		2477630	0					
ANR	2482438	Identifier	RESERVED		2477630	0					
ANR	2482439	ArgumentList			2477630	1					
ANR	2482440	BreakStatement	break ;	2051:12:37516:37521	2477630	21	True				
ANR	2482441	Label	case 7 :	2055:8:37534:37540	2477630	22	True				
ANR	2482442	ExpressionStatement	RESERVED ( )	2057:12:37565:37575	2477630	23	True				
ANR	2482443	CallExpression	RESERVED ( )		2477630	0					
ANR	2482444	Callee	RESERVED		2477630	0					
ANR	2482445	Identifier	RESERVED		2477630	0					
ANR	2482446	ArgumentList			2477630	1					
ANR	2482447	BreakStatement	break ;	2059:12:37590:37595	2477630	24	True				
ANR	2482448	Label	case 8 :	2063:8:37608:37614	2477630	25	True				
ANR	2482449	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_COPROCESSOR )	2065:12:37639:37676	2477630	26	True				
ANR	2482450	CallExpression	HAS_OPTION ( XTENSA_OPTION_COPROCESSOR )		2477630	0					
ANR	2482451	Callee	HAS_OPTION		2477630	0					
ANR	2482452	Identifier	HAS_OPTION		2477630	0					
ANR	2482453	ArgumentList	XTENSA_OPTION_COPROCESSOR		2477630	1					
ANR	2482454	Argument	XTENSA_OPTION_COPROCESSOR		2477630	0					
ANR	2482455	Identifier	XTENSA_OPTION_COPROCESSOR		2477630	0					
ANR	2482456	ExpressionStatement	TBD ( )	2067:12:37691:37696	2477630	27	True				
ANR	2482457	CallExpression	TBD ( )		2477630	0					
ANR	2482458	Callee	TBD		2477630	0					
ANR	2482459	Identifier	TBD		2477630	0					
ANR	2482460	ArgumentList			2477630	1					
ANR	2482461	BreakStatement	break ;	2069:12:37711:37716	2477630	28	True				
ANR	2482462	Label	case 9 :	2073:8:37729:37735	2477630	29	True				
ANR	2482463	ExpressionStatement	"gen_window_check2 ( dc , RRR_S , RRR_T )"	2075:12:37759:37794	2477630	30	True				
ANR	2482464	CallExpression	"gen_window_check2 ( dc , RRR_S , RRR_T )"		2477630	0					
ANR	2482465	Callee	gen_window_check2		2477630	0					
ANR	2482466	Identifier	gen_window_check2		2477630	0					
ANR	2482467	ArgumentList	dc		2477630	1					
ANR	2482468	Argument	dc		2477630	0					
ANR	2482469	Identifier	dc		2477630	0					
ANR	2482470	Argument	RRR_S		2477630	1					
ANR	2482471	Identifier	RRR_S		2477630	0					
ANR	2482472	Argument	RRR_T		2477630	2					
ANR	2482473	Identifier	RRR_T		2477630	0					
ANR	2482474	SwitchStatement	switch ( OP2 )		2477630	31					
ANR	2482475	Condition	OP2	2077:20:37817:37819	2477630	0	True				
ANR	2482476	Identifier	OP2		2477630	0					
ANR	2482477	CompoundStatement		2075:25:37772:37772	2477630	1					
ANR	2482478	Label	case 0 :	2079:12:37837:37843	2477630	0	True				
ANR	2482479	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	2081:16:37871:37914	2477630	1	True				
ANR	2482480	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2477630	0					
ANR	2482481	Callee	HAS_OPTION		2477630	0					
ANR	2482482	Identifier	HAS_OPTION		2477630	0					
ANR	2482483	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2477630	1					
ANR	2482484	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2477630	0					
ANR	2482485	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2477630	0					
ANR	2482486	ExpressionStatement	gen_check_privilege ( dc )	2083:16:37933:37956	2477630	2	True				
ANR	2482487	CallExpression	gen_check_privilege ( dc )		2477630	0					
ANR	2482488	Callee	gen_check_privilege		2477630	0					
ANR	2482489	Identifier	gen_check_privilege		2477630	0					
ANR	2482490	ArgumentList	dc		2477630	1					
ANR	2482491	Argument	dc		2477630	0					
ANR	2482492	Identifier	dc		2477630	0					
ANR	2482493	CompoundStatement		2085:20:37948:37982	2477630	3					
ANR	2482494	IdentifierDeclStatement	TCGv_i32 addr = tcg_temp_new_i32 ( ) ;	2087:20:37998:38032	2477630	0	True				
ANR	2482495	IdentifierDecl	addr = tcg_temp_new_i32 ( )		2477630	0					
ANR	2482496	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2482497	Identifier	addr		2477630	1					
ANR	2482498	AssignmentExpression	addr = tcg_temp_new_i32 ( )		2477630	2		=			
ANR	2482499	Identifier	addr		2477630	0					
ANR	2482500	CallExpression	tcg_temp_new_i32 ( )		2477630	1					
ANR	2482501	Callee	tcg_temp_new_i32		2477630	0					
ANR	2482502	Identifier	tcg_temp_new_i32		2477630	0					
ANR	2482503	ArgumentList			2477630	1					
ANR	2482504	ExpressionStatement	"tcg_gen_addi_i32 ( addr , cpu_R [ RRR_S ] , ( 0xffffffc0 | ( RRR_R << 2 ) ) )"	2089:20:38055:38149	2477630	1	True				
ANR	2482505	CallExpression	"tcg_gen_addi_i32 ( addr , cpu_R [ RRR_S ] , ( 0xffffffc0 | ( RRR_R << 2 ) ) )"		2477630	0					
ANR	2482506	Callee	tcg_gen_addi_i32		2477630	0					
ANR	2482507	Identifier	tcg_gen_addi_i32		2477630	0					
ANR	2482508	ArgumentList	addr		2477630	1					
ANR	2482509	Argument	addr		2477630	0					
ANR	2482510	Identifier	addr		2477630	0					
ANR	2482511	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2482512	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2482513	Identifier	cpu_R		2477630	0					
ANR	2482514	Identifier	RRR_S		2477630	1					
ANR	2482515	Argument	0xffffffc0 | ( RRR_R << 2 )		2477630	2					
ANR	2482516	InclusiveOrExpression	0xffffffc0 | ( RRR_R << 2 )		2477630	0		|			
ANR	2482517	PrimaryExpression	0xffffffc0		2477630	0					
ANR	2482518	ShiftExpression	RRR_R << 2		2477630	1		<<			
ANR	2482519	Identifier	RRR_R		2477630	0					
ANR	2482520	PrimaryExpression	2		2477630	1					
ANR	2482521	ExpressionStatement	"tcg_gen_qemu_ld32u ( cpu_R [ RRR_T ] , addr , dc -> ring )"	2093:20:38172:38220	2477630	2	True				
ANR	2482522	CallExpression	"tcg_gen_qemu_ld32u ( cpu_R [ RRR_T ] , addr , dc -> ring )"		2477630	0					
ANR	2482523	Callee	tcg_gen_qemu_ld32u		2477630	0					
ANR	2482524	Identifier	tcg_gen_qemu_ld32u		2477630	0					
ANR	2482525	ArgumentList	cpu_R [ RRR_T ]		2477630	1					
ANR	2482526	Argument	cpu_R [ RRR_T ]		2477630	0					
ANR	2482527	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2482528	Identifier	cpu_R		2477630	0					
ANR	2482529	Identifier	RRR_T		2477630	1					
ANR	2482530	Argument	addr		2477630	1					
ANR	2482531	Identifier	addr		2477630	0					
ANR	2482532	Argument	dc -> ring		2477630	2					
ANR	2482533	PtrMemberAccess	dc -> ring		2477630	0					
ANR	2482534	Identifier	dc		2477630	0					
ANR	2482535	Identifier	ring		2477630	1					
ANR	2482536	ExpressionStatement	tcg_temp_free ( addr )	2095:20:38243:38262	2477630	3	True				
ANR	2482537	CallExpression	tcg_temp_free ( addr )		2477630	0					
ANR	2482538	Callee	tcg_temp_free		2477630	0					
ANR	2482539	Identifier	tcg_temp_free		2477630	0					
ANR	2482540	ArgumentList	addr		2477630	1					
ANR	2482541	Argument	addr		2477630	0					
ANR	2482542	Identifier	addr		2477630	0					
ANR	2482543	BreakStatement	break ;	2099:16:38300:38305	2477630	4	True				
ANR	2482544	Label	case 4 :	2103:12:38322:38328	2477630	5	True				
ANR	2482545	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	2105:16:38356:38399	2477630	6	True				
ANR	2482546	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2477630	0					
ANR	2482547	Callee	HAS_OPTION		2477630	0					
ANR	2482548	Identifier	HAS_OPTION		2477630	0					
ANR	2482549	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2477630	1					
ANR	2482550	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2477630	0					
ANR	2482551	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2477630	0					
ANR	2482552	ExpressionStatement	gen_check_privilege ( dc )	2107:16:38418:38441	2477630	7	True				
ANR	2482553	CallExpression	gen_check_privilege ( dc )		2477630	0					
ANR	2482554	Callee	gen_check_privilege		2477630	0					
ANR	2482555	Identifier	gen_check_privilege		2477630	0					
ANR	2482556	ArgumentList	dc		2477630	1					
ANR	2482557	Argument	dc		2477630	0					
ANR	2482558	Identifier	dc		2477630	0					
ANR	2482559	CompoundStatement		2109:20:38433:38467	2477630	8					
ANR	2482560	IdentifierDeclStatement	TCGv_i32 addr = tcg_temp_new_i32 ( ) ;	2111:20:38483:38517	2477630	0	True				
ANR	2482561	IdentifierDecl	addr = tcg_temp_new_i32 ( )		2477630	0					
ANR	2482562	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2482563	Identifier	addr		2477630	1					
ANR	2482564	AssignmentExpression	addr = tcg_temp_new_i32 ( )		2477630	2		=			
ANR	2482565	Identifier	addr		2477630	0					
ANR	2482566	CallExpression	tcg_temp_new_i32 ( )		2477630	1					
ANR	2482567	Callee	tcg_temp_new_i32		2477630	0					
ANR	2482568	Identifier	tcg_temp_new_i32		2477630	0					
ANR	2482569	ArgumentList			2477630	1					
ANR	2482570	ExpressionStatement	"tcg_gen_addi_i32 ( addr , cpu_R [ RRR_S ] , ( 0xffffffc0 | ( RRR_R << 2 ) ) )"	2113:20:38540:38634	2477630	1	True				
ANR	2482571	CallExpression	"tcg_gen_addi_i32 ( addr , cpu_R [ RRR_S ] , ( 0xffffffc0 | ( RRR_R << 2 ) ) )"		2477630	0					
ANR	2482572	Callee	tcg_gen_addi_i32		2477630	0					
ANR	2482573	Identifier	tcg_gen_addi_i32		2477630	0					
ANR	2482574	ArgumentList	addr		2477630	1					
ANR	2482575	Argument	addr		2477630	0					
ANR	2482576	Identifier	addr		2477630	0					
ANR	2482577	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2482578	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2482579	Identifier	cpu_R		2477630	0					
ANR	2482580	Identifier	RRR_S		2477630	1					
ANR	2482581	Argument	0xffffffc0 | ( RRR_R << 2 )		2477630	2					
ANR	2482582	InclusiveOrExpression	0xffffffc0 | ( RRR_R << 2 )		2477630	0		|			
ANR	2482583	PrimaryExpression	0xffffffc0		2477630	0					
ANR	2482584	ShiftExpression	RRR_R << 2		2477630	1		<<			
ANR	2482585	Identifier	RRR_R		2477630	0					
ANR	2482586	PrimaryExpression	2		2477630	1					
ANR	2482587	ExpressionStatement	"tcg_gen_qemu_st32 ( cpu_R [ RRR_T ] , addr , dc -> ring )"	2117:20:38657:38704	2477630	2	True				
ANR	2482588	CallExpression	"tcg_gen_qemu_st32 ( cpu_R [ RRR_T ] , addr , dc -> ring )"		2477630	0					
ANR	2482589	Callee	tcg_gen_qemu_st32		2477630	0					
ANR	2482590	Identifier	tcg_gen_qemu_st32		2477630	0					
ANR	2482591	ArgumentList	cpu_R [ RRR_T ]		2477630	1					
ANR	2482592	Argument	cpu_R [ RRR_T ]		2477630	0					
ANR	2482593	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2482594	Identifier	cpu_R		2477630	0					
ANR	2482595	Identifier	RRR_T		2477630	1					
ANR	2482596	Argument	addr		2477630	1					
ANR	2482597	Identifier	addr		2477630	0					
ANR	2482598	Argument	dc -> ring		2477630	2					
ANR	2482599	PtrMemberAccess	dc -> ring		2477630	0					
ANR	2482600	Identifier	dc		2477630	0					
ANR	2482601	Identifier	ring		2477630	1					
ANR	2482602	ExpressionStatement	tcg_temp_free ( addr )	2119:20:38727:38746	2477630	3	True				
ANR	2482603	CallExpression	tcg_temp_free ( addr )		2477630	0					
ANR	2482604	Callee	tcg_temp_free		2477630	0					
ANR	2482605	Identifier	tcg_temp_free		2477630	0					
ANR	2482606	ArgumentList	addr		2477630	1					
ANR	2482607	Argument	addr		2477630	0					
ANR	2482608	Identifier	addr		2477630	0					
ANR	2482609	BreakStatement	break ;	2123:16:38784:38789	2477630	9	True				
ANR	2482610	Label	default :	2127:12:38806:38813	2477630	10	True				
ANR	2482611	Identifier	default		2477630	0					
ANR	2482612	ExpressionStatement	RESERVED ( )	2129:16:38832:38842	2477630	11	True				
ANR	2482613	CallExpression	RESERVED ( )		2477630	0					
ANR	2482614	Callee	RESERVED		2477630	0					
ANR	2482615	Identifier	RESERVED		2477630	0					
ANR	2482616	ArgumentList			2477630	1					
ANR	2482617	BreakStatement	break ;	2131:16:38861:38866	2477630	12	True				
ANR	2482618	BreakStatement	break ;	2135:12:38896:38901	2477630	32	True				
ANR	2482619	Label	case 10 :	2139:8:38914:38921	2477630	33	True				
ANR	2482620	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_FP_COPROCESSOR )	2141:12:38944:38984	2477630	34	True				
ANR	2482621	CallExpression	HAS_OPTION ( XTENSA_OPTION_FP_COPROCESSOR )		2477630	0					
ANR	2482622	Callee	HAS_OPTION		2477630	0					
ANR	2482623	Identifier	HAS_OPTION		2477630	0					
ANR	2482624	ArgumentList	XTENSA_OPTION_FP_COPROCESSOR		2477630	1					
ANR	2482625	Argument	XTENSA_OPTION_FP_COPROCESSOR		2477630	0					
ANR	2482626	Identifier	XTENSA_OPTION_FP_COPROCESSOR		2477630	0					
ANR	2482627	ExpressionStatement	TBD ( )	2143:12:38999:39004	2477630	35	True				
ANR	2482628	CallExpression	TBD ( )		2477630	0					
ANR	2482629	Callee	TBD		2477630	0					
ANR	2482630	Identifier	TBD		2477630	0					
ANR	2482631	ArgumentList			2477630	1					
ANR	2482632	BreakStatement	break ;	2145:12:39019:39024	2477630	36	True				
ANR	2482633	Label	case 11 :	2149:8:39037:39044	2477630	37	True				
ANR	2482634	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_FP_COPROCESSOR )	2151:12:39067:39107	2477630	38	True				
ANR	2482635	CallExpression	HAS_OPTION ( XTENSA_OPTION_FP_COPROCESSOR )		2477630	0					
ANR	2482636	Callee	HAS_OPTION		2477630	0					
ANR	2482637	Identifier	HAS_OPTION		2477630	0					
ANR	2482638	ArgumentList	XTENSA_OPTION_FP_COPROCESSOR		2477630	1					
ANR	2482639	Argument	XTENSA_OPTION_FP_COPROCESSOR		2477630	0					
ANR	2482640	Identifier	XTENSA_OPTION_FP_COPROCESSOR		2477630	0					
ANR	2482641	ExpressionStatement	TBD ( )	2153:12:39122:39127	2477630	39	True				
ANR	2482642	CallExpression	TBD ( )		2477630	0					
ANR	2482643	Callee	TBD		2477630	0					
ANR	2482644	Identifier	TBD		2477630	0					
ANR	2482645	ArgumentList			2477630	1					
ANR	2482646	BreakStatement	break ;	2155:12:39142:39147	2477630	40	True				
ANR	2482647	Label	default :	2159:8:39160:39167	2477630	41	True				
ANR	2482648	Identifier	default		2477630	0					
ANR	2482649	ExpressionStatement	RESERVED ( )	2161:12:39195:39205	2477630	42	True				
ANR	2482650	CallExpression	RESERVED ( )		2477630	0					
ANR	2482651	Callee	RESERVED		2477630	0					
ANR	2482652	Identifier	RESERVED		2477630	0					
ANR	2482653	ArgumentList			2477630	1					
ANR	2482654	BreakStatement	break ;	2163:12:39220:39225	2477630	43	True				
ANR	2482655	BreakStatement	break ;	2167:8:39247:39252	2477630	2	True				
ANR	2482656	Label	case 1 :	2171:4:39261:39267	2477630	3	True				
ANR	2482657	ExpressionStatement	"gen_window_check1 ( dc , RRR_T )"	2173:8:39287:39315	2477630	4	True				
ANR	2482658	CallExpression	"gen_window_check1 ( dc , RRR_T )"		2477630	0					
ANR	2482659	Callee	gen_window_check1		2477630	0					
ANR	2482660	Identifier	gen_window_check1		2477630	0					
ANR	2482661	ArgumentList	dc		2477630	1					
ANR	2482662	Argument	dc		2477630	0					
ANR	2482663	Identifier	dc		2477630	0					
ANR	2482664	Argument	RRR_T		2477630	1					
ANR	2482665	Identifier	RRR_T		2477630	0					
ANR	2482666	CompoundStatement		2175:12:39291:39488	2477630	5					
ANR	2482667	IdentifierDeclStatement	TCGv_i32 tmp = tcg_const_i32 ( ( ( dc -> tb -> flags & XTENSA_TBFLAG_LITBASE ) ? 0 : ( ( dc -> pc + 3 ) & ~3 ) ) + ( 0xfffc0000 | ( RI16_IMM16 << 2 ) ) ) ;	2177:12:39341:39538	2477630	0	True				
ANR	2482668	IdentifierDecl	tmp = tcg_const_i32 ( ( ( dc -> tb -> flags & XTENSA_TBFLAG_LITBASE ) ? 0 : ( ( dc -> pc + 3 ) & ~3 ) ) + ( 0xfffc0000 | ( RI16_IMM16 << 2 ) ) )		2477630	0					
ANR	2482669	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2482670	Identifier	tmp		2477630	1					
ANR	2482671	AssignmentExpression	tmp = tcg_const_i32 ( ( ( dc -> tb -> flags & XTENSA_TBFLAG_LITBASE ) ? 0 : ( ( dc -> pc + 3 ) & ~3 ) ) + ( 0xfffc0000 | ( RI16_IMM16 << 2 ) ) )		2477630	2		=			
ANR	2482672	Identifier	tmp		2477630	0					
ANR	2482673	CallExpression	tcg_const_i32 ( ( ( dc -> tb -> flags & XTENSA_TBFLAG_LITBASE ) ? 0 : ( ( dc -> pc + 3 ) & ~3 ) ) + ( 0xfffc0000 | ( RI16_IMM16 << 2 ) ) )		2477630	1					
ANR	2482674	Callee	tcg_const_i32		2477630	0					
ANR	2482675	Identifier	tcg_const_i32		2477630	0					
ANR	2482676	ArgumentList	( ( dc -> tb -> flags & XTENSA_TBFLAG_LITBASE ) ? 0 : ( ( dc -> pc + 3 ) & ~3 ) ) + ( 0xfffc0000 | ( RI16_IMM16 << 2 ) )		2477630	1					
ANR	2482677	Argument	( ( dc -> tb -> flags & XTENSA_TBFLAG_LITBASE ) ? 0 : ( ( dc -> pc + 3 ) & ~3 ) ) + ( 0xfffc0000 | ( RI16_IMM16 << 2 ) )		2477630	0					
ANR	2482678	AdditiveExpression	( ( dc -> tb -> flags & XTENSA_TBFLAG_LITBASE ) ? 0 : ( ( dc -> pc + 3 ) & ~3 ) ) + ( 0xfffc0000 | ( RI16_IMM16 << 2 ) )		2477630	0		+			
ANR	2482679	ConditionalExpression	( dc -> tb -> flags & XTENSA_TBFLAG_LITBASE ) ? 0 : ( ( dc -> pc + 3 ) & ~3 )		2477630	0					
ANR	2482680	Condition	dc -> tb -> flags & XTENSA_TBFLAG_LITBASE		2477630	0					
ANR	2482681	BitAndExpression	dc -> tb -> flags & XTENSA_TBFLAG_LITBASE		2477630	0		&			
ANR	2482682	PtrMemberAccess	dc -> tb -> flags		2477630	0					
ANR	2482683	PtrMemberAccess	dc -> tb		2477630	0					
ANR	2482684	Identifier	dc		2477630	0					
ANR	2482685	Identifier	tb		2477630	1					
ANR	2482686	Identifier	flags		2477630	1					
ANR	2482687	Identifier	XTENSA_TBFLAG_LITBASE		2477630	1					
ANR	2482688	PrimaryExpression	0		2477630	1					
ANR	2482689	BitAndExpression	( dc -> pc + 3 ) & ~3		2477630	2		&			
ANR	2482690	AdditiveExpression	dc -> pc + 3		2477630	0		+			
ANR	2482691	PtrMemberAccess	dc -> pc		2477630	0					
ANR	2482692	Identifier	dc		2477630	0					
ANR	2482693	Identifier	pc		2477630	1					
ANR	2482694	PrimaryExpression	3		2477630	1					
ANR	2482695	Identifier	~3		2477630	1					
ANR	2482696	InclusiveOrExpression	0xfffc0000 | ( RI16_IMM16 << 2 )		2477630	1		|			
ANR	2482697	PrimaryExpression	0xfffc0000		2477630	0					
ANR	2482698	ShiftExpression	RI16_IMM16 << 2		2477630	1		<<			
ANR	2482699	Identifier	RI16_IMM16		2477630	0					
ANR	2482700	PrimaryExpression	2		2477630	1					
ANR	2482701	IfStatement	if ( dc -> tb -> flags & XTENSA_TBFLAG_LITBASE )		2477630	1					
ANR	2482702	Condition	dc -> tb -> flags & XTENSA_TBFLAG_LITBASE	2187:16:39559:39595	2477630	0	True				
ANR	2482703	BitAndExpression	dc -> tb -> flags & XTENSA_TBFLAG_LITBASE		2477630	0		&			
ANR	2482704	PtrMemberAccess	dc -> tb -> flags		2477630	0					
ANR	2482705	PtrMemberAccess	dc -> tb		2477630	0					
ANR	2482706	Identifier	dc		2477630	0					
ANR	2482707	Identifier	tb		2477630	1					
ANR	2482708	Identifier	flags		2477630	1					
ANR	2482709	Identifier	XTENSA_TBFLAG_LITBASE		2477630	1					
ANR	2482710	CompoundStatement		2185:55:39548:39548	2477630	1					
ANR	2482711	ExpressionStatement	"tcg_gen_add_i32 ( tmp , tmp , dc -> litbase )"	2189:16:39617:39655	2477630	0	True				
ANR	2482712	CallExpression	"tcg_gen_add_i32 ( tmp , tmp , dc -> litbase )"		2477630	0					
ANR	2482713	Callee	tcg_gen_add_i32		2477630	0					
ANR	2482714	Identifier	tcg_gen_add_i32		2477630	0					
ANR	2482715	ArgumentList	tmp		2477630	1					
ANR	2482716	Argument	tmp		2477630	0					
ANR	2482717	Identifier	tmp		2477630	0					
ANR	2482718	Argument	tmp		2477630	1					
ANR	2482719	Identifier	tmp		2477630	0					
ANR	2482720	Argument	dc -> litbase		2477630	2					
ANR	2482721	PtrMemberAccess	dc -> litbase		2477630	0					
ANR	2482722	Identifier	dc		2477630	0					
ANR	2482723	Identifier	litbase		2477630	1					
ANR	2482724	ExpressionStatement	"tcg_gen_qemu_ld32u ( cpu_R [ RRR_T ] , tmp , dc -> cring )"	2193:12:39685:39733	2477630	2	True				
ANR	2482725	CallExpression	"tcg_gen_qemu_ld32u ( cpu_R [ RRR_T ] , tmp , dc -> cring )"		2477630	0					
ANR	2482726	Callee	tcg_gen_qemu_ld32u		2477630	0					
ANR	2482727	Identifier	tcg_gen_qemu_ld32u		2477630	0					
ANR	2482728	ArgumentList	cpu_R [ RRR_T ]		2477630	1					
ANR	2482729	Argument	cpu_R [ RRR_T ]		2477630	0					
ANR	2482730	ArrayIndexing	cpu_R [ RRR_T ]		2477630	0					
ANR	2482731	Identifier	cpu_R		2477630	0					
ANR	2482732	Identifier	RRR_T		2477630	1					
ANR	2482733	Argument	tmp		2477630	1					
ANR	2482734	Identifier	tmp		2477630	0					
ANR	2482735	Argument	dc -> cring		2477630	2					
ANR	2482736	PtrMemberAccess	dc -> cring		2477630	0					
ANR	2482737	Identifier	dc		2477630	0					
ANR	2482738	Identifier	cring		2477630	1					
ANR	2482739	ExpressionStatement	tcg_temp_free ( tmp )	2195:12:39748:39766	2477630	3	True				
ANR	2482740	CallExpression	tcg_temp_free ( tmp )		2477630	0					
ANR	2482741	Callee	tcg_temp_free		2477630	0					
ANR	2482742	Identifier	tcg_temp_free		2477630	0					
ANR	2482743	ArgumentList	tmp		2477630	1					
ANR	2482744	Argument	tmp		2477630	0					
ANR	2482745	Identifier	tmp		2477630	0					
ANR	2482746	BreakStatement	break ;	2199:8:39788:39793	2477630	6	True				
ANR	2482747	Label	case 2 :	2203:4:39802:39808	2477630	7	True				
ANR	2482748	Statement	define	2205:1:39821:39826	2477630	8	True				
ANR	2482749	Statement	gen_load_store	2205:8:39828:39841	2477630	9	True				
ANR	2482750	Statement	(	2205:22:39842:39842	2477630	10	True				
ANR	2482751	Statement	type	2205:23:39843:39846	2477630	11	True				
ANR	2482752	Statement	","	2205:27:39847:39847	2477630	12	True				
ANR	2482753	Statement	shift	2205:29:39849:39853	2477630	13	True				
ANR	2482754	Statement	)	2205:34:39854:39854	2477630	14	True				
ANR	2482755	DoStatement	do		2477630	15					
ANR	2482756	CompoundStatement		2217:12:40119:40170	2477630	0					
ANR	2482757	IdentifierDeclStatement	TCGv_i32 addr = tcg_temp_new_i32 ( ) ;	2207:12:39876:39910	2477630	0	True				
ANR	2482758	IdentifierDecl	addr = tcg_temp_new_i32 ( )		2477630	0					
ANR	2482759	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2482760	Identifier	addr		2477630	1					
ANR	2482761	AssignmentExpression	addr = tcg_temp_new_i32 ( )		2477630	2		=			
ANR	2482762	Identifier	addr		2477630	0					
ANR	2482763	CallExpression	tcg_temp_new_i32 ( )		2477630	1					
ANR	2482764	Callee	tcg_temp_new_i32		2477630	0					
ANR	2482765	Identifier	tcg_temp_new_i32		2477630	0					
ANR	2482766	ArgumentList			2477630	1					
ANR	2482767	ExpressionStatement	"gen_window_check2 ( dc , RRI8_S , RRI8_T )"	2209:12:39927:39964	2477630	1	True				
ANR	2482768	CallExpression	"gen_window_check2 ( dc , RRI8_S , RRI8_T )"		2477630	0					
ANR	2482769	Callee	gen_window_check2		2477630	0					
ANR	2482770	Identifier	gen_window_check2		2477630	0					
ANR	2482771	ArgumentList	dc		2477630	1					
ANR	2482772	Argument	dc		2477630	0					
ANR	2482773	Identifier	dc		2477630	0					
ANR	2482774	Argument	RRI8_S		2477630	1					
ANR	2482775	Identifier	RRI8_S		2477630	0					
ANR	2482776	Argument	RRI8_T		2477630	2					
ANR	2482777	Identifier	RRI8_T		2477630	0					
ANR	2482778	ExpressionStatement	"tcg_gen_addi_i32 ( addr , cpu_R [ RRI8_S ] , RRI8_IMM8 << shift )"	2211:12:39981:40038	2477630	2	True				
ANR	2482779	CallExpression	"tcg_gen_addi_i32 ( addr , cpu_R [ RRI8_S ] , RRI8_IMM8 << shift )"		2477630	0					
ANR	2482780	Callee	tcg_gen_addi_i32		2477630	0					
ANR	2482781	Identifier	tcg_gen_addi_i32		2477630	0					
ANR	2482782	ArgumentList	addr		2477630	1					
ANR	2482783	Argument	addr		2477630	0					
ANR	2482784	Identifier	addr		2477630	0					
ANR	2482785	Argument	cpu_R [ RRI8_S ]		2477630	1					
ANR	2482786	ArrayIndexing	cpu_R [ RRI8_S ]		2477630	0					
ANR	2482787	Identifier	cpu_R		2477630	0					
ANR	2482788	Identifier	RRI8_S		2477630	1					
ANR	2482789	Argument	RRI8_IMM8 << shift		2477630	2					
ANR	2482790	ShiftExpression	RRI8_IMM8 << shift		2477630	0		<<			
ANR	2482791	Identifier	RRI8_IMM8		2477630	0					
ANR	2482792	Identifier	shift		2477630	1					
ANR	2482793	IfStatement	if ( shift )		2477630	3					
ANR	2482794	Condition	shift	2213:16:40059:40063	2477630	0	True				
ANR	2482795	Identifier	shift		2477630	0					
ANR	2482796	CompoundStatement		2211:23:40016:40016	2477630	1					
ANR	2482797	ExpressionStatement	"gen_load_store_alignment ( dc , shift , addr , false )"	2215:16:40087:40135	2477630	0	True				
ANR	2482798	CallExpression	"gen_load_store_alignment ( dc , shift , addr , false )"		2477630	0					
ANR	2482799	Callee	gen_load_store_alignment		2477630	0					
ANR	2482800	Identifier	gen_load_store_alignment		2477630	0					
ANR	2482801	ArgumentList	dc		2477630	1					
ANR	2482802	Argument	dc		2477630	0					
ANR	2482803	Identifier	dc		2477630	0					
ANR	2482804	Argument	shift		2477630	1					
ANR	2482805	Identifier	shift		2477630	0					
ANR	2482806	Argument	addr		2477630	2					
ANR	2482807	Identifier	addr		2477630	0					
ANR	2482808	Argument	false		2477630	3					
ANR	2482809	Identifier	false		2477630	0					
ANR	2482810	IdentifierDeclStatement	"tcg_gen_qemu_ type ( cpu_R [ RRI8_T ] , addr , dc -> cring ) ;"	2219:12:40169:40220	2477630	4	True				
ANR	2482811	IdentifierDecl	"type ( cpu_R [ RRI8_T ] , addr , dc -> cring )"		2477630	0					
ANR	2482812	IdentifierDeclType	tcg_gen_qemu_		2477630	0					
ANR	2482813	Identifier	type		2477630	1					
ANR	2482814	Expression	"cpu_R [ RRI8_T ] , addr , dc -> cring"		2477630	2					
ANR	2482815	ArrayIndexing	cpu_R [ RRI8_T ]		2477630	0					
ANR	2482816	Identifier	cpu_R		2477630	0					
ANR	2482817	Identifier	RRI8_T		2477630	1					
ANR	2482818	Expression	"addr , dc -> cring"		2477630	1					
ANR	2482819	Identifier	addr		2477630	0					
ANR	2482820	PtrMemberAccess	dc -> cring		2477630	1					
ANR	2482821	Identifier	dc		2477630	0					
ANR	2482822	Identifier	cring		2477630	1					
ANR	2482823	ExpressionStatement	tcg_temp_free ( addr )	2221:12:40237:40256	2477630	5	True				
ANR	2482824	CallExpression	tcg_temp_free ( addr )		2477630	0					
ANR	2482825	Callee	tcg_temp_free		2477630	0					
ANR	2482826	Identifier	tcg_temp_free		2477630	0					
ANR	2482827	ArgumentList	addr		2477630	1					
ANR	2482828	Argument	addr		2477630	0					
ANR	2482829	Identifier	addr		2477630	0					
ANR	2482830	Condition	0	2223:17:40278:40278	2477630	1	True				
ANR	2482831	PrimaryExpression	0		2477630	0					
ANR	2482832	BreakStatement	break ;	2609:8:45833:45838	2477630	16	True				
ANR	2482833	Label	case 3 :	2613:4:45847:45853	2477630	17	True				
ANR	2482834	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_COPROCESSOR )	2615:8:45874:45911	2477630	18	True				
ANR	2482835	CallExpression	HAS_OPTION ( XTENSA_OPTION_COPROCESSOR )		2477630	0					
ANR	2482836	Callee	HAS_OPTION		2477630	0					
ANR	2482837	Identifier	HAS_OPTION		2477630	0					
ANR	2482838	ArgumentList	XTENSA_OPTION_COPROCESSOR		2477630	1					
ANR	2482839	Argument	XTENSA_OPTION_COPROCESSOR		2477630	0					
ANR	2482840	Identifier	XTENSA_OPTION_COPROCESSOR		2477630	0					
ANR	2482841	ExpressionStatement	TBD ( )	2617:8:45922:45927	2477630	19	True				
ANR	2482842	CallExpression	TBD ( )		2477630	0					
ANR	2482843	Callee	TBD		2477630	0					
ANR	2482844	Identifier	TBD		2477630	0					
ANR	2482845	ArgumentList			2477630	1					
ANR	2482846	BreakStatement	break ;	2619:8:45938:45943	2477630	20	True				
ANR	2482847	Label	case 4 :	2623:4:45952:45958	2477630	21	True				
ANR	2482848	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_MAC16 )	2625:8:45980:46011	2477630	22	True				
ANR	2482849	CallExpression	HAS_OPTION ( XTENSA_OPTION_MAC16 )		2477630	0					
ANR	2482850	Callee	HAS_OPTION		2477630	0					
ANR	2482851	Identifier	HAS_OPTION		2477630	0					
ANR	2482852	ArgumentList	XTENSA_OPTION_MAC16		2477630	1					
ANR	2482853	Argument	XTENSA_OPTION_MAC16		2477630	0					
ANR	2482854	Identifier	XTENSA_OPTION_MAC16		2477630	0					
ANR	2482855	CompoundStatement		2645:12:46307:46329	2477630	23					
ANR	2482856	ClassDefStatement	"enum { MAC16_UMUL = 0x0 , MAC16_MUL = 0x4 , MAC16_MULA = 0x8 , MAC16_MULS = 0xc , MAC16_NONE = 0xf , } op = OP1 & 0xc ;"	2629:12:46037:46248	2477630	0	True				
ANR	2482857	IdentifierDecl	op = OP1 & 0xc		2477630	0					
ANR	2482858	IdentifierDeclType			2477630	0					
ANR	2482859	Identifier	op		2477630	1					
ANR	2482860	AssignmentExpression	op = OP1 & 0xc		2477630	2		=			
ANR	2482861	Identifier	op		2477630	0					
ANR	2482862	BitAndExpression	OP1 & 0xc		2477630	1		&			
ANR	2482863	Identifier	OP1		2477630	0					
ANR	2482864	PrimaryExpression	0xc		2477630	1					
ANR	2482865	IdentifierDeclStatement	bool is_m1_sr = ( OP2 & 0x3 ) == 2 ;	2643:12:46263:46295	2477630	1	True				
ANR	2482866	IdentifierDecl	is_m1_sr = ( OP2 & 0x3 ) == 2		2477630	0					
ANR	2482867	IdentifierDeclType	bool		2477630	0					
ANR	2482868	Identifier	is_m1_sr		2477630	1					
ANR	2482869	AssignmentExpression	is_m1_sr = ( OP2 & 0x3 ) == 2		2477630	2		=			
ANR	2482870	Identifier	is_m1_sr		2477630	0					
ANR	2482871	EqualityExpression	( OP2 & 0x3 ) == 2		2477630	1		==			
ANR	2482872	BitAndExpression	OP2 & 0x3		2477630	0		&			
ANR	2482873	Identifier	OP2		2477630	0					
ANR	2482874	PrimaryExpression	0x3		2477630	1					
ANR	2482875	PrimaryExpression	2		2477630	1					
ANR	2482876	IdentifierDeclStatement	bool is_m2_sr = ( OP2 & 0xc ) == 0 ;	2645:12:46310:46342	2477630	2	True				
ANR	2482877	IdentifierDecl	is_m2_sr = ( OP2 & 0xc ) == 0		2477630	0					
ANR	2482878	IdentifierDeclType	bool		2477630	0					
ANR	2482879	Identifier	is_m2_sr		2477630	1					
ANR	2482880	AssignmentExpression	is_m2_sr = ( OP2 & 0xc ) == 0		2477630	2		=			
ANR	2482881	Identifier	is_m2_sr		2477630	0					
ANR	2482882	EqualityExpression	( OP2 & 0xc ) == 0		2477630	1		==			
ANR	2482883	BitAndExpression	OP2 & 0xc		2477630	0		&			
ANR	2482884	Identifier	OP2		2477630	0					
ANR	2482885	PrimaryExpression	0xc		2477630	1					
ANR	2482886	PrimaryExpression	0		2477630	1					
ANR	2482887	IdentifierDeclStatement	uint32_t ld_offset = 0 ;	2647:12:46357:46379	2477630	3	True				
ANR	2482888	IdentifierDecl	ld_offset = 0		2477630	0					
ANR	2482889	IdentifierDeclType	uint32_t		2477630	0					
ANR	2482890	Identifier	ld_offset		2477630	1					
ANR	2482891	AssignmentExpression	ld_offset = 0		2477630	2		=			
ANR	2482892	Identifier	ld_offset		2477630	0					
ANR	2482893	PrimaryExpression	0		2477630	1					
ANR	2482894	IfStatement	if ( OP2 > 9 )		2477630	4					
ANR	2482895	Condition	OP2 > 9	2651:16:46400:46406	2477630	0	True				
ANR	2482896	RelationalExpression	OP2 > 9		2477630	0		>			
ANR	2482897	Identifier	OP2		2477630	0					
ANR	2482898	PrimaryExpression	9		2477630	1					
ANR	2482899	CompoundStatement		2649:25:46359:46359	2477630	1					
ANR	2482900	ExpressionStatement	RESERVED ( )	2653:16:46428:46438	2477630	0	True				
ANR	2482901	CallExpression	RESERVED ( )		2477630	0					
ANR	2482902	Callee	RESERVED		2477630	0					
ANR	2482903	Identifier	RESERVED		2477630	0					
ANR	2482904	ArgumentList			2477630	1					
ANR	2482905	SwitchStatement	switch ( OP2 & 2 )		2477630	5					
ANR	2482906	Condition	OP2 & 2	2659:20:46478:46484	2477630	0	True				
ANR	2482907	BitAndExpression	OP2 & 2		2477630	0		&			
ANR	2482908	Identifier	OP2		2477630	0					
ANR	2482909	PrimaryExpression	2		2477630	1					
ANR	2482910	CompoundStatement		2657:29:46437:46437	2477630	1					
ANR	2482911	Label	case 0 :	2661:12:46502:46508	2477630	0	True				
ANR	2482912	ExpressionStatement	is_m1_sr = true	2663:16:46543:46558	2477630	1	True				
ANR	2482913	AssignmentExpression	is_m1_sr = true		2477630	0		=			
ANR	2482914	Identifier	is_m1_sr		2477630	0					
ANR	2482915	Identifier	true		2477630	1					
ANR	2482916	ExpressionStatement	ld_offset = ( OP2 & 1 ) ? - 4 : 4	2665:16:46577:46607	2477630	2	True				
ANR	2482917	AssignmentExpression	ld_offset = ( OP2 & 1 ) ? - 4 : 4		2477630	0		=			
ANR	2482918	Identifier	ld_offset		2477630	0					
ANR	2482919	ConditionalExpression	( OP2 & 1 ) ? - 4 : 4		2477630	1					
ANR	2482920	Condition	OP2 & 1		2477630	0					
ANR	2482921	BitAndExpression	OP2 & 1		2477630	0		&			
ANR	2482922	Identifier	OP2		2477630	0					
ANR	2482923	PrimaryExpression	1		2477630	1					
ANR	2482924	UnaryOperationExpression	- 4		2477630	1					
ANR	2482925	UnaryOperator	-		2477630	0					
ANR	2482926	PrimaryExpression	4		2477630	1					
ANR	2482927	PrimaryExpression	4		2477630	2					
ANR	2482928	IfStatement	if ( OP2 >= 8 )		2477630	3					
ANR	2482929	Condition	OP2 >= 8	2669:20:46632:46639	2477630	0	True				
ANR	2482930	RelationalExpression	OP2 >= 8		2477630	0		>=			
ANR	2482931	Identifier	OP2		2477630	0					
ANR	2482932	PrimaryExpression	8		2477630	1					
ANR	2482933	CompoundStatement		2667:30:46592:46592	2477630	1					
ANR	2482934	IfStatement	if ( OP1 == 0 )		2477630	0					
ANR	2482935	Condition	OP1 == 0	2671:24:46683:46690	2477630	0	True				
ANR	2482936	EqualityExpression	OP1 == 0		2477630	0		==			
ANR	2482937	Identifier	OP1		2477630	0					
ANR	2482938	PrimaryExpression	0		2477630	1					
ANR	2482939	CompoundStatement		2669:34:46643:46643	2477630	1					
ANR	2482940	ExpressionStatement	op = MAC16_NONE	2673:24:46736:46751	2477630	0	True				
ANR	2482941	AssignmentExpression	op = MAC16_NONE		2477630	0		=			
ANR	2482942	Identifier	op		2477630	0					
ANR	2482943	Identifier	MAC16_NONE		2477630	1					
ANR	2482944	ElseStatement	else		2477630	0					
ANR	2482945	CompoundStatement		2673:27:46731:46731	2477630	0					
ANR	2482946	ExpressionStatement	RESERVED ( )	2677:24:46808:46818	2477630	0	True				
ANR	2482947	CallExpression	RESERVED ( )		2477630	0					
ANR	2482948	Callee	RESERVED		2477630	0					
ANR	2482949	Identifier	RESERVED		2477630	0					
ANR	2482950	ArgumentList			2477630	1					
ANR	2482951	ElseStatement	else		2477630	0					
ANR	2482952	IfStatement	if ( op != MAC16_MULA )		2477630	0					
ANR	2482953	Condition	op != MAC16_MULA	2681:27:46871:46886	2477630	0	True				
ANR	2482954	EqualityExpression	op != MAC16_MULA		2477630	0		!=			
ANR	2482955	Identifier	op		2477630	0					
ANR	2482956	Identifier	MAC16_MULA		2477630	1					
ANR	2482957	CompoundStatement		2679:45:46839:46839	2477630	1					
ANR	2482958	ExpressionStatement	RESERVED ( )	2683:20:46937:46947	2477630	0	True				
ANR	2482959	CallExpression	RESERVED ( )		2477630	0					
ANR	2482960	Callee	RESERVED		2477630	0					
ANR	2482961	Identifier	RESERVED		2477630	0					
ANR	2482962	ArgumentList			2477630	1					
ANR	2482963	BreakStatement	break ;	2687:16:46985:46990	2477630	4	True				
ANR	2482964	Label	case 2 :	2691:12:47007:47013	2477630	5	True				
ANR	2482965	IfStatement	if ( op == MAC16_UMUL && OP2 != 7 )		2477630	6					
ANR	2482966	Condition	op == MAC16_UMUL && OP2 != 7	2693:20:47052:47079	2477630	0	True				
ANR	2482967	AndExpression	op == MAC16_UMUL && OP2 != 7		2477630	0		&&			
ANR	2482968	EqualityExpression	op == MAC16_UMUL		2477630	0		==			
ANR	2482969	Identifier	op		2477630	0					
ANR	2482970	Identifier	MAC16_UMUL		2477630	1					
ANR	2482971	EqualityExpression	OP2 != 7		2477630	1		!=			
ANR	2482972	Identifier	OP2		2477630	0					
ANR	2482973	PrimaryExpression	7		2477630	1					
ANR	2482974	CompoundStatement		2691:50:47032:47032	2477630	1					
ANR	2482975	ExpressionStatement	RESERVED ( )	2695:20:47128:47138	2477630	0	True				
ANR	2482976	CallExpression	RESERVED ( )		2477630	0					
ANR	2482977	Callee	RESERVED		2477630	0					
ANR	2482978	Identifier	RESERVED		2477630	0					
ANR	2482979	ArgumentList			2477630	1					
ANR	2482980	BreakStatement	break ;	2699:16:47176:47181	2477630	7	True				
ANR	2482981	IfStatement	if ( op != MAC16_NONE )		2477630	6					
ANR	2482982	Condition	op != MAC16_NONE	2705:16:47217:47232	2477630	0	True				
ANR	2482983	EqualityExpression	op != MAC16_NONE		2477630	0		!=			
ANR	2482984	Identifier	op		2477630	0					
ANR	2482985	Identifier	MAC16_NONE		2477630	1					
ANR	2482986	CompoundStatement		2703:34:47185:47185	2477630	1					
ANR	2482987	IfStatement	if ( ! is_m1_sr )		2477630	0					
ANR	2482988	Condition	! is_m1_sr	2707:20:47258:47266	2477630	0	True				
ANR	2482989	UnaryOperationExpression	! is_m1_sr		2477630	0					
ANR	2482990	UnaryOperator	!		2477630	0					
ANR	2482991	Identifier	is_m1_sr		2477630	1					
ANR	2482992	CompoundStatement		2705:31:47219:47219	2477630	1					
ANR	2482993	ExpressionStatement	"gen_window_check1 ( dc , RRR_S )"	2709:20:47292:47320	2477630	0	True				
ANR	2482994	CallExpression	"gen_window_check1 ( dc , RRR_S )"		2477630	0					
ANR	2482995	Callee	gen_window_check1		2477630	0					
ANR	2482996	Identifier	gen_window_check1		2477630	0					
ANR	2482997	ArgumentList	dc		2477630	1					
ANR	2482998	Argument	dc		2477630	0					
ANR	2482999	Identifier	dc		2477630	0					
ANR	2483000	Argument	RRR_S		2477630	1					
ANR	2483001	Identifier	RRR_S		2477630	0					
ANR	2483002	IfStatement	if ( ! is_m2_sr )		2477630	1					
ANR	2483003	Condition	! is_m2_sr	2713:20:47362:47370	2477630	0	True				
ANR	2483004	UnaryOperationExpression	! is_m2_sr		2477630	0					
ANR	2483005	UnaryOperator	!		2477630	0					
ANR	2483006	Identifier	is_m2_sr		2477630	1					
ANR	2483007	CompoundStatement		2711:31:47323:47323	2477630	1					
ANR	2483008	ExpressionStatement	"gen_window_check1 ( dc , RRR_T )"	2715:20:47396:47424	2477630	0	True				
ANR	2483009	CallExpression	"gen_window_check1 ( dc , RRR_T )"		2477630	0					
ANR	2483010	Callee	gen_window_check1		2477630	0					
ANR	2483011	Identifier	gen_window_check1		2477630	0					
ANR	2483012	ArgumentList	dc		2477630	1					
ANR	2483013	Argument	dc		2477630	0					
ANR	2483014	Identifier	dc		2477630	0					
ANR	2483015	Argument	RRR_T		2477630	1					
ANR	2483016	Identifier	RRR_T		2477630	0					
ANR	2483017	CompoundStatement		2725:16:47498:47533	2477630	7					
ANR	2483018	IdentifierDeclStatement	TCGv_i32 vaddr = tcg_temp_new_i32 ( ) ;	2725:16:47494:47529	2477630	0	True				
ANR	2483019	IdentifierDecl	vaddr = tcg_temp_new_i32 ( )		2477630	0					
ANR	2483020	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2483021	Identifier	vaddr		2477630	1					
ANR	2483022	AssignmentExpression	vaddr = tcg_temp_new_i32 ( )		2477630	2		=			
ANR	2483023	Identifier	vaddr		2477630	0					
ANR	2483024	CallExpression	tcg_temp_new_i32 ( )		2477630	1					
ANR	2483025	Callee	tcg_temp_new_i32		2477630	0					
ANR	2483026	Identifier	tcg_temp_new_i32		2477630	0					
ANR	2483027	ArgumentList			2477630	1					
ANR	2483028	IdentifierDeclStatement	TCGv_i32 mem32 = tcg_temp_new_i32 ( ) ;	2727:16:47548:47583	2477630	1	True				
ANR	2483029	IdentifierDecl	mem32 = tcg_temp_new_i32 ( )		2477630	0					
ANR	2483030	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2483031	Identifier	mem32		2477630	1					
ANR	2483032	AssignmentExpression	mem32 = tcg_temp_new_i32 ( )		2477630	2		=			
ANR	2483033	Identifier	mem32		2477630	0					
ANR	2483034	CallExpression	tcg_temp_new_i32 ( )		2477630	1					
ANR	2483035	Callee	tcg_temp_new_i32		2477630	0					
ANR	2483036	Identifier	tcg_temp_new_i32		2477630	0					
ANR	2483037	ArgumentList			2477630	1					
ANR	2483038	IfStatement	if ( ld_offset )		2477630	2					
ANR	2483039	Condition	ld_offset	2731:20:47608:47616	2477630	0	True				
ANR	2483040	Identifier	ld_offset		2477630	0					
ANR	2483041	CompoundStatement		2729:31:47569:47569	2477630	1					
ANR	2483042	ExpressionStatement	"gen_window_check1 ( dc , RRR_S )"	2733:20:47642:47670	2477630	0	True				
ANR	2483043	CallExpression	"gen_window_check1 ( dc , RRR_S )"		2477630	0					
ANR	2483044	Callee	gen_window_check1		2477630	0					
ANR	2483045	Identifier	gen_window_check1		2477630	0					
ANR	2483046	ArgumentList	dc		2477630	1					
ANR	2483047	Argument	dc		2477630	0					
ANR	2483048	Identifier	dc		2477630	0					
ANR	2483049	Argument	RRR_S		2477630	1					
ANR	2483050	Identifier	RRR_S		2477630	0					
ANR	2483051	ExpressionStatement	"tcg_gen_addi_i32 ( vaddr , cpu_R [ RRR_S ] , ld_offset )"	2735:20:47693:47741	2477630	1	True				
ANR	2483052	CallExpression	"tcg_gen_addi_i32 ( vaddr , cpu_R [ RRR_S ] , ld_offset )"		2477630	0					
ANR	2483053	Callee	tcg_gen_addi_i32		2477630	0					
ANR	2483054	Identifier	tcg_gen_addi_i32		2477630	0					
ANR	2483055	ArgumentList	vaddr		2477630	1					
ANR	2483056	Argument	vaddr		2477630	0					
ANR	2483057	Identifier	vaddr		2477630	0					
ANR	2483058	Argument	cpu_R [ RRR_S ]		2477630	1					
ANR	2483059	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2483060	Identifier	cpu_R		2477630	0					
ANR	2483061	Identifier	RRR_S		2477630	1					
ANR	2483062	Argument	ld_offset		2477630	2					
ANR	2483063	Identifier	ld_offset		2477630	0					
ANR	2483064	ExpressionStatement	"gen_load_store_alignment ( dc , 2 , vaddr , false )"	2737:20:47764:47809	2477630	2	True				
ANR	2483065	CallExpression	"gen_load_store_alignment ( dc , 2 , vaddr , false )"		2477630	0					
ANR	2483066	Callee	gen_load_store_alignment		2477630	0					
ANR	2483067	Identifier	gen_load_store_alignment		2477630	0					
ANR	2483068	ArgumentList	dc		2477630	1					
ANR	2483069	Argument	dc		2477630	0					
ANR	2483070	Identifier	dc		2477630	0					
ANR	2483071	Argument	2		2477630	1					
ANR	2483072	PrimaryExpression	2		2477630	0					
ANR	2483073	Argument	vaddr		2477630	2					
ANR	2483074	Identifier	vaddr		2477630	0					
ANR	2483075	Argument	false		2477630	3					
ANR	2483076	Identifier	false		2477630	0					
ANR	2483077	ExpressionStatement	"tcg_gen_qemu_ld32u ( mem32 , vaddr , dc -> cring )"	2739:20:47832:47875	2477630	3	True				
ANR	2483078	CallExpression	"tcg_gen_qemu_ld32u ( mem32 , vaddr , dc -> cring )"		2477630	0					
ANR	2483079	Callee	tcg_gen_qemu_ld32u		2477630	0					
ANR	2483080	Identifier	tcg_gen_qemu_ld32u		2477630	0					
ANR	2483081	ArgumentList	mem32		2477630	1					
ANR	2483082	Argument	mem32		2477630	0					
ANR	2483083	Identifier	mem32		2477630	0					
ANR	2483084	Argument	vaddr		2477630	1					
ANR	2483085	Identifier	vaddr		2477630	0					
ANR	2483086	Argument	dc -> cring		2477630	2					
ANR	2483087	PtrMemberAccess	dc -> cring		2477630	0					
ANR	2483088	Identifier	dc		2477630	0					
ANR	2483089	Identifier	cring		2477630	1					
ANR	2483090	IfStatement	if ( op != MAC16_NONE )		2477630	3					
ANR	2483091	Condition	op != MAC16_NONE	2743:20:47917:47932	2477630	0	True				
ANR	2483092	EqualityExpression	op != MAC16_NONE		2477630	0		!=			
ANR	2483093	Identifier	op		2477630	0					
ANR	2483094	Identifier	MAC16_NONE		2477630	1					
ANR	2483095	CompoundStatement		2749:20:48088:48249	2477630	1					
ANR	2483096	IdentifierDeclStatement	"TCGv_i32 m1 = gen_mac16_m ( is_m1_sr ? cpu_SR [ MR + RRR_X ] : cpu_R [ RRR_S ] , OP1 & 1 , op == MAC16_UMUL ) ;"	2745:20:47958:48115	2477630	0	True				
ANR	2483097	IdentifierDecl	"m1 = gen_mac16_m ( is_m1_sr ? cpu_SR [ MR + RRR_X ] : cpu_R [ RRR_S ] , OP1 & 1 , op == MAC16_UMUL )"		2477630	0					
ANR	2483098	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2483099	Identifier	m1		2477630	1					
ANR	2483100	AssignmentExpression	"m1 = gen_mac16_m ( is_m1_sr ? cpu_SR [ MR + RRR_X ] : cpu_R [ RRR_S ] , OP1 & 1 , op == MAC16_UMUL )"		2477630	2		=			
ANR	2483101	Identifier	m1		2477630	0					
ANR	2483102	CallExpression	"gen_mac16_m ( is_m1_sr ? cpu_SR [ MR + RRR_X ] : cpu_R [ RRR_S ] , OP1 & 1 , op == MAC16_UMUL )"		2477630	1					
ANR	2483103	Callee	gen_mac16_m		2477630	0					
ANR	2483104	Identifier	gen_mac16_m		2477630	0					
ANR	2483105	ArgumentList	is_m1_sr ? cpu_SR [ MR + RRR_X ] : cpu_R [ RRR_S ]		2477630	1					
ANR	2483106	Argument	is_m1_sr ? cpu_SR [ MR + RRR_X ] : cpu_R [ RRR_S ]		2477630	0					
ANR	2483107	ConditionalExpression	is_m1_sr ? cpu_SR [ MR + RRR_X ] : cpu_R [ RRR_S ]		2477630	0					
ANR	2483108	Condition	is_m1_sr		2477630	0					
ANR	2483109	Identifier	is_m1_sr		2477630	0					
ANR	2483110	ArrayIndexing	cpu_SR [ MR + RRR_X ]		2477630	1					
ANR	2483111	Identifier	cpu_SR		2477630	0					
ANR	2483112	AdditiveExpression	MR + RRR_X		2477630	1		+			
ANR	2483113	Identifier	MR		2477630	0					
ANR	2483114	Identifier	RRR_X		2477630	1					
ANR	2483115	ArrayIndexing	cpu_R [ RRR_S ]		2477630	2					
ANR	2483116	Identifier	cpu_R		2477630	0					
ANR	2483117	Identifier	RRR_S		2477630	1					
ANR	2483118	Argument	OP1 & 1		2477630	1					
ANR	2483119	BitAndExpression	OP1 & 1		2477630	0		&			
ANR	2483120	Identifier	OP1		2477630	0					
ANR	2483121	PrimaryExpression	1		2477630	1					
ANR	2483122	Argument	op == MAC16_UMUL		2477630	2					
ANR	2483123	EqualityExpression	op == MAC16_UMUL		2477630	0		==			
ANR	2483124	Identifier	op		2477630	0					
ANR	2483125	Identifier	MAC16_UMUL		2477630	1					
ANR	2483126	IdentifierDeclStatement	"TCGv_i32 m2 = gen_mac16_m ( is_m2_sr ? cpu_SR [ MR + 2 + RRR_Y ] : cpu_R [ RRR_T ] , OP1 & 2 , op == MAC16_UMUL ) ;"	2751:20:48138:48299	2477630	1	True				
ANR	2483127	IdentifierDecl	"m2 = gen_mac16_m ( is_m2_sr ? cpu_SR [ MR + 2 + RRR_Y ] : cpu_R [ RRR_T ] , OP1 & 2 , op == MAC16_UMUL )"		2477630	0					
ANR	2483128	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2483129	Identifier	m2		2477630	1					
ANR	2483130	AssignmentExpression	"m2 = gen_mac16_m ( is_m2_sr ? cpu_SR [ MR + 2 + RRR_Y ] : cpu_R [ RRR_T ] , OP1 & 2 , op == MAC16_UMUL )"		2477630	2		=			
ANR	2483131	Identifier	m2		2477630	0					
ANR	2483132	CallExpression	"gen_mac16_m ( is_m2_sr ? cpu_SR [ MR + 2 + RRR_Y ] : cpu_R [ RRR_T ] , OP1 & 2 , op == MAC16_UMUL )"		2477630	1					
ANR	2483133	Callee	gen_mac16_m		2477630	0					
ANR	2483134	Identifier	gen_mac16_m		2477630	0					
ANR	2483135	ArgumentList	is_m2_sr ? cpu_SR [ MR + 2 + RRR_Y ] : cpu_R [ RRR_T ]		2477630	1					
ANR	2483136	Argument	is_m2_sr ? cpu_SR [ MR + 2 + RRR_Y ] : cpu_R [ RRR_T ]		2477630	0					
ANR	2483137	ConditionalExpression	is_m2_sr ? cpu_SR [ MR + 2 + RRR_Y ] : cpu_R [ RRR_T ]		2477630	0					
ANR	2483138	Condition	is_m2_sr		2477630	0					
ANR	2483139	Identifier	is_m2_sr		2477630	0					
ANR	2483140	ArrayIndexing	cpu_SR [ MR + 2 + RRR_Y ]		2477630	1					
ANR	2483141	Identifier	cpu_SR		2477630	0					
ANR	2483142	AdditiveExpression	MR + 2 + RRR_Y		2477630	1		+			
ANR	2483143	Identifier	MR		2477630	0					
ANR	2483144	AdditiveExpression	2 + RRR_Y		2477630	1		+			
ANR	2483145	PrimaryExpression	2		2477630	0					
ANR	2483146	Identifier	RRR_Y		2477630	1					
ANR	2483147	ArrayIndexing	cpu_R [ RRR_T ]		2477630	2					
ANR	2483148	Identifier	cpu_R		2477630	0					
ANR	2483149	Identifier	RRR_T		2477630	1					
ANR	2483150	Argument	OP1 & 2		2477630	1					
ANR	2483151	BitAndExpression	OP1 & 2		2477630	0		&			
ANR	2483152	Identifier	OP1		2477630	0					
ANR	2483153	PrimaryExpression	2		2477630	1					
ANR	2483154	Argument	op == MAC16_UMUL		2477630	2					
ANR	2483155	EqualityExpression	op == MAC16_UMUL		2477630	0		==			
ANR	2483156	Identifier	op		2477630	0					
ANR	2483157	Identifier	MAC16_UMUL		2477630	1					
ANR	2483158	IfStatement	if ( op == MAC16_MUL || op == MAC16_UMUL )		2477630	2					
ANR	2483159	Condition	op == MAC16_MUL || op == MAC16_UMUL	2759:24:48328:48362	2477630	0	True				
ANR	2483160	OrExpression	op == MAC16_MUL || op == MAC16_UMUL		2477630	0		||			
ANR	2483161	EqualityExpression	op == MAC16_MUL		2477630	0		==			
ANR	2483162	Identifier	op		2477630	0					
ANR	2483163	Identifier	MAC16_MUL		2477630	1					
ANR	2483164	EqualityExpression	op == MAC16_UMUL		2477630	1		==			
ANR	2483165	Identifier	op		2477630	0					
ANR	2483166	Identifier	MAC16_UMUL		2477630	1					
ANR	2483167	CompoundStatement		2757:61:48315:48315	2477630	1					
ANR	2483168	ExpressionStatement	"tcg_gen_mul_i32 ( cpu_SR [ ACCLO ] , m1 , m2 )"	2761:24:48392:48430	2477630	0	True				
ANR	2483169	CallExpression	"tcg_gen_mul_i32 ( cpu_SR [ ACCLO ] , m1 , m2 )"		2477630	0					
ANR	2483170	Callee	tcg_gen_mul_i32		2477630	0					
ANR	2483171	Identifier	tcg_gen_mul_i32		2477630	0					
ANR	2483172	ArgumentList	cpu_SR [ ACCLO ]		2477630	1					
ANR	2483173	Argument	cpu_SR [ ACCLO ]		2477630	0					
ANR	2483174	ArrayIndexing	cpu_SR [ ACCLO ]		2477630	0					
ANR	2483175	Identifier	cpu_SR		2477630	0					
ANR	2483176	Identifier	ACCLO		2477630	1					
ANR	2483177	Argument	m1		2477630	1					
ANR	2483178	Identifier	m1		2477630	0					
ANR	2483179	Argument	m2		2477630	2					
ANR	2483180	Identifier	m2		2477630	0					
ANR	2483181	IfStatement	if ( op == MAC16_UMUL )		2477630	1					
ANR	2483182	Condition	op == MAC16_UMUL	2763:28:48461:48476	2477630	0	True				
ANR	2483183	EqualityExpression	op == MAC16_UMUL		2477630	0		==			
ANR	2483184	Identifier	op		2477630	0					
ANR	2483185	Identifier	MAC16_UMUL		2477630	1					
ANR	2483186	CompoundStatement		2761:46:48429:48429	2477630	1					
ANR	2483187	ExpressionStatement	"tcg_gen_movi_i32 ( cpu_SR [ ACCHI ] , 0 )"	2765:28:48510:48544	2477630	0	True				
ANR	2483188	CallExpression	"tcg_gen_movi_i32 ( cpu_SR [ ACCHI ] , 0 )"		2477630	0					
ANR	2483189	Callee	tcg_gen_movi_i32		2477630	0					
ANR	2483190	Identifier	tcg_gen_movi_i32		2477630	0					
ANR	2483191	ArgumentList	cpu_SR [ ACCHI ]		2477630	1					
ANR	2483192	Argument	cpu_SR [ ACCHI ]		2477630	0					
ANR	2483193	ArrayIndexing	cpu_SR [ ACCHI ]		2477630	0					
ANR	2483194	Identifier	cpu_SR		2477630	0					
ANR	2483195	Identifier	ACCHI		2477630	1					
ANR	2483196	Argument	0		2477630	1					
ANR	2483197	PrimaryExpression	0		2477630	0					
ANR	2483198	ElseStatement	else		2477630	0					
ANR	2483199	CompoundStatement		2765:31:48528:48528	2477630	0					
ANR	2483200	ExpressionStatement	"tcg_gen_sari_i32 ( cpu_SR [ ACCHI ] , cpu_SR [ ACCLO ] , 31 )"	2769:28:48609:48659	2477630	0	True				
ANR	2483201	CallExpression	"tcg_gen_sari_i32 ( cpu_SR [ ACCHI ] , cpu_SR [ ACCLO ] , 31 )"		2477630	0					
ANR	2483202	Callee	tcg_gen_sari_i32		2477630	0					
ANR	2483203	Identifier	tcg_gen_sari_i32		2477630	0					
ANR	2483204	ArgumentList	cpu_SR [ ACCHI ]		2477630	1					
ANR	2483205	Argument	cpu_SR [ ACCHI ]		2477630	0					
ANR	2483206	ArrayIndexing	cpu_SR [ ACCHI ]		2477630	0					
ANR	2483207	Identifier	cpu_SR		2477630	0					
ANR	2483208	Identifier	ACCHI		2477630	1					
ANR	2483209	Argument	cpu_SR [ ACCLO ]		2477630	1					
ANR	2483210	ArrayIndexing	cpu_SR [ ACCLO ]		2477630	0					
ANR	2483211	Identifier	cpu_SR		2477630	0					
ANR	2483212	Identifier	ACCLO		2477630	1					
ANR	2483213	Argument	31		2477630	2					
ANR	2483214	PrimaryExpression	31		2477630	0					
ANR	2483215	ElseStatement	else		2477630	0					
ANR	2483216	CompoundStatement		2777:24:48815:48848	2477630	0					
ANR	2483217	IdentifierDeclStatement	TCGv_i32 res = tcg_temp_new_i32 ( ) ;	2775:24:48743:48776	2477630	0	True				
ANR	2483218	IdentifierDecl	res = tcg_temp_new_i32 ( )		2477630	0					
ANR	2483219	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2483220	Identifier	res		2477630	1					
ANR	2483221	AssignmentExpression	res = tcg_temp_new_i32 ( )		2477630	2		=			
ANR	2483222	Identifier	res		2477630	0					
ANR	2483223	CallExpression	tcg_temp_new_i32 ( )		2477630	1					
ANR	2483224	Callee	tcg_temp_new_i32		2477630	0					
ANR	2483225	Identifier	tcg_temp_new_i32		2477630	0					
ANR	2483226	ArgumentList			2477630	1					
ANR	2483227	IdentifierDeclStatement	TCGv_i64 res64 = tcg_temp_new_i64 ( ) ;	2777:24:48803:48838	2477630	1	True				
ANR	2483228	IdentifierDecl	res64 = tcg_temp_new_i64 ( )		2477630	0					
ANR	2483229	IdentifierDeclType	TCGv_i64		2477630	0					
ANR	2483230	Identifier	res64		2477630	1					
ANR	2483231	AssignmentExpression	res64 = tcg_temp_new_i64 ( )		2477630	2		=			
ANR	2483232	Identifier	res64		2477630	0					
ANR	2483233	CallExpression	tcg_temp_new_i64 ( )		2477630	1					
ANR	2483234	Callee	tcg_temp_new_i64		2477630	0					
ANR	2483235	Identifier	tcg_temp_new_i64		2477630	0					
ANR	2483236	ArgumentList			2477630	1					
ANR	2483237	IdentifierDeclStatement	TCGv_i64 tmp = tcg_temp_new_i64 ( ) ;	2779:24:48865:48898	2477630	2	True				
ANR	2483238	IdentifierDecl	tmp = tcg_temp_new_i64 ( )		2477630	0					
ANR	2483239	IdentifierDeclType	TCGv_i64		2477630	0					
ANR	2483240	Identifier	tmp		2477630	1					
ANR	2483241	AssignmentExpression	tmp = tcg_temp_new_i64 ( )		2477630	2		=			
ANR	2483242	Identifier	tmp		2477630	0					
ANR	2483243	CallExpression	tcg_temp_new_i64 ( )		2477630	1					
ANR	2483244	Callee	tcg_temp_new_i64		2477630	0					
ANR	2483245	Identifier	tcg_temp_new_i64		2477630	0					
ANR	2483246	ArgumentList			2477630	1					
ANR	2483247	ExpressionStatement	"tcg_gen_mul_i32 ( res , m1 , m2 )"	2783:24:48927:48955	2477630	3	True				
ANR	2483248	CallExpression	"tcg_gen_mul_i32 ( res , m1 , m2 )"		2477630	0					
ANR	2483249	Callee	tcg_gen_mul_i32		2477630	0					
ANR	2483250	Identifier	tcg_gen_mul_i32		2477630	0					
ANR	2483251	ArgumentList	res		2477630	1					
ANR	2483252	Argument	res		2477630	0					
ANR	2483253	Identifier	res		2477630	0					
ANR	2483254	Argument	m1		2477630	1					
ANR	2483255	Identifier	m1		2477630	0					
ANR	2483256	Argument	m2		2477630	2					
ANR	2483257	Identifier	m2		2477630	0					
ANR	2483258	ExpressionStatement	"tcg_gen_ext_i32_i64 ( res64 , res )"	2785:24:48982:49013	2477630	4	True				
ANR	2483259	CallExpression	"tcg_gen_ext_i32_i64 ( res64 , res )"		2477630	0					
ANR	2483260	Callee	tcg_gen_ext_i32_i64		2477630	0					
ANR	2483261	Identifier	tcg_gen_ext_i32_i64		2477630	0					
ANR	2483262	ArgumentList	res64		2477630	1					
ANR	2483263	Argument	res64		2477630	0					
ANR	2483264	Identifier	res64		2477630	0					
ANR	2483265	Argument	res		2477630	1					
ANR	2483266	Identifier	res		2477630	0					
ANR	2483267	ExpressionStatement	"tcg_gen_concat_i32_i64 ( tmp , cpu_SR [ ACCLO ] , cpu_SR [ ACCHI ] )"	2787:24:49040:49130	2477630	5	True				
ANR	2483268	CallExpression	"tcg_gen_concat_i32_i64 ( tmp , cpu_SR [ ACCLO ] , cpu_SR [ ACCHI ] )"		2477630	0					
ANR	2483269	Callee	tcg_gen_concat_i32_i64		2477630	0					
ANR	2483270	Identifier	tcg_gen_concat_i32_i64		2477630	0					
ANR	2483271	ArgumentList	tmp		2477630	1					
ANR	2483272	Argument	tmp		2477630	0					
ANR	2483273	Identifier	tmp		2477630	0					
ANR	2483274	Argument	cpu_SR [ ACCLO ]		2477630	1					
ANR	2483275	ArrayIndexing	cpu_SR [ ACCLO ]		2477630	0					
ANR	2483276	Identifier	cpu_SR		2477630	0					
ANR	2483277	Identifier	ACCLO		2477630	1					
ANR	2483278	Argument	cpu_SR [ ACCHI ]		2477630	2					
ANR	2483279	ArrayIndexing	cpu_SR [ ACCHI ]		2477630	0					
ANR	2483280	Identifier	cpu_SR		2477630	0					
ANR	2483281	Identifier	ACCHI		2477630	1					
ANR	2483282	IfStatement	if ( op == MAC16_MULA )		2477630	6					
ANR	2483283	Condition	op == MAC16_MULA	2791:28:49161:49176	2477630	0	True				
ANR	2483284	EqualityExpression	op == MAC16_MULA		2477630	0		==			
ANR	2483285	Identifier	op		2477630	0					
ANR	2483286	Identifier	MAC16_MULA		2477630	1					
ANR	2483287	CompoundStatement		2789:46:49129:49129	2477630	1					
ANR	2483288	ExpressionStatement	"tcg_gen_add_i64 ( tmp , tmp , res64 )"	2793:28:49210:49242	2477630	0	True				
ANR	2483289	CallExpression	"tcg_gen_add_i64 ( tmp , tmp , res64 )"		2477630	0					
ANR	2483290	Callee	tcg_gen_add_i64		2477630	0					
ANR	2483291	Identifier	tcg_gen_add_i64		2477630	0					
ANR	2483292	ArgumentList	tmp		2477630	1					
ANR	2483293	Argument	tmp		2477630	0					
ANR	2483294	Identifier	tmp		2477630	0					
ANR	2483295	Argument	tmp		2477630	1					
ANR	2483296	Identifier	tmp		2477630	0					
ANR	2483297	Argument	res64		2477630	2					
ANR	2483298	Identifier	res64		2477630	0					
ANR	2483299	ElseStatement	else		2477630	0					
ANR	2483300	CompoundStatement		2793:31:49226:49226	2477630	0					
ANR	2483301	ExpressionStatement	"tcg_gen_sub_i64 ( tmp , tmp , res64 )"	2797:28:49307:49339	2477630	0	True				
ANR	2483302	CallExpression	"tcg_gen_sub_i64 ( tmp , tmp , res64 )"		2477630	0					
ANR	2483303	Callee	tcg_gen_sub_i64		2477630	0					
ANR	2483304	Identifier	tcg_gen_sub_i64		2477630	0					
ANR	2483305	ArgumentList	tmp		2477630	1					
ANR	2483306	Argument	tmp		2477630	0					
ANR	2483307	Identifier	tmp		2477630	0					
ANR	2483308	Argument	tmp		2477630	1					
ANR	2483309	Identifier	tmp		2477630	0					
ANR	2483310	Argument	res64		2477630	2					
ANR	2483311	Identifier	res64		2477630	0					
ANR	2483312	ExpressionStatement	"tcg_gen_trunc_i64_i32 ( cpu_SR [ ACCLO ] , tmp )"	2801:24:49393:49434	2477630	7	True				
ANR	2483313	CallExpression	"tcg_gen_trunc_i64_i32 ( cpu_SR [ ACCLO ] , tmp )"		2477630	0					
ANR	2483314	Callee	tcg_gen_trunc_i64_i32		2477630	0					
ANR	2483315	Identifier	tcg_gen_trunc_i64_i32		2477630	0					
ANR	2483316	ArgumentList	cpu_SR [ ACCLO ]		2477630	1					
ANR	2483317	Argument	cpu_SR [ ACCLO ]		2477630	0					
ANR	2483318	ArrayIndexing	cpu_SR [ ACCLO ]		2477630	0					
ANR	2483319	Identifier	cpu_SR		2477630	0					
ANR	2483320	Identifier	ACCLO		2477630	1					
ANR	2483321	Argument	tmp		2477630	1					
ANR	2483322	Identifier	tmp		2477630	0					
ANR	2483323	ExpressionStatement	"tcg_gen_shri_i64 ( tmp , tmp , 32 )"	2803:24:49461:49491	2477630	8	True				
ANR	2483324	CallExpression	"tcg_gen_shri_i64 ( tmp , tmp , 32 )"		2477630	0					
ANR	2483325	Callee	tcg_gen_shri_i64		2477630	0					
ANR	2483326	Identifier	tcg_gen_shri_i64		2477630	0					
ANR	2483327	ArgumentList	tmp		2477630	1					
ANR	2483328	Argument	tmp		2477630	0					
ANR	2483329	Identifier	tmp		2477630	0					
ANR	2483330	Argument	tmp		2477630	1					
ANR	2483331	Identifier	tmp		2477630	0					
ANR	2483332	Argument	32		2477630	2					
ANR	2483333	PrimaryExpression	32		2477630	0					
ANR	2483334	ExpressionStatement	"tcg_gen_trunc_i64_i32 ( cpu_SR [ ACCHI ] , tmp )"	2805:24:49518:49559	2477630	9	True				
ANR	2483335	CallExpression	"tcg_gen_trunc_i64_i32 ( cpu_SR [ ACCHI ] , tmp )"		2477630	0					
ANR	2483336	Callee	tcg_gen_trunc_i64_i32		2477630	0					
ANR	2483337	Identifier	tcg_gen_trunc_i64_i32		2477630	0					
ANR	2483338	ArgumentList	cpu_SR [ ACCHI ]		2477630	1					
ANR	2483339	Argument	cpu_SR [ ACCHI ]		2477630	0					
ANR	2483340	ArrayIndexing	cpu_SR [ ACCHI ]		2477630	0					
ANR	2483341	Identifier	cpu_SR		2477630	0					
ANR	2483342	Identifier	ACCHI		2477630	1					
ANR	2483343	Argument	tmp		2477630	1					
ANR	2483344	Identifier	tmp		2477630	0					
ANR	2483345	ExpressionStatement	"tcg_gen_ext8s_i32 ( cpu_SR [ ACCHI ] , cpu_SR [ ACCHI ] )"	2807:24:49586:49633	2477630	10	True				
ANR	2483346	CallExpression	"tcg_gen_ext8s_i32 ( cpu_SR [ ACCHI ] , cpu_SR [ ACCHI ] )"		2477630	0					
ANR	2483347	Callee	tcg_gen_ext8s_i32		2477630	0					
ANR	2483348	Identifier	tcg_gen_ext8s_i32		2477630	0					
ANR	2483349	ArgumentList	cpu_SR [ ACCHI ]		2477630	1					
ANR	2483350	Argument	cpu_SR [ ACCHI ]		2477630	0					
ANR	2483351	ArrayIndexing	cpu_SR [ ACCHI ]		2477630	0					
ANR	2483352	Identifier	cpu_SR		2477630	0					
ANR	2483353	Identifier	ACCHI		2477630	1					
ANR	2483354	Argument	cpu_SR [ ACCHI ]		2477630	1					
ANR	2483355	ArrayIndexing	cpu_SR [ ACCHI ]		2477630	0					
ANR	2483356	Identifier	cpu_SR		2477630	0					
ANR	2483357	Identifier	ACCHI		2477630	1					
ANR	2483358	ExpressionStatement	tcg_temp_free ( res )	2811:24:49662:49680	2477630	11	True				
ANR	2483359	CallExpression	tcg_temp_free ( res )		2477630	0					
ANR	2483360	Callee	tcg_temp_free		2477630	0					
ANR	2483361	Identifier	tcg_temp_free		2477630	0					
ANR	2483362	ArgumentList	res		2477630	1					
ANR	2483363	Argument	res		2477630	0					
ANR	2483364	Identifier	res		2477630	0					
ANR	2483365	ExpressionStatement	tcg_temp_free_i64 ( res64 )	2813:24:49707:49731	2477630	12	True				
ANR	2483366	CallExpression	tcg_temp_free_i64 ( res64 )		2477630	0					
ANR	2483367	Callee	tcg_temp_free_i64		2477630	0					
ANR	2483368	Identifier	tcg_temp_free_i64		2477630	0					
ANR	2483369	ArgumentList	res64		2477630	1					
ANR	2483370	Argument	res64		2477630	0					
ANR	2483371	Identifier	res64		2477630	0					
ANR	2483372	ExpressionStatement	tcg_temp_free_i64 ( tmp )	2815:24:49758:49780	2477630	13	True				
ANR	2483373	CallExpression	tcg_temp_free_i64 ( tmp )		2477630	0					
ANR	2483374	Callee	tcg_temp_free_i64		2477630	0					
ANR	2483375	Identifier	tcg_temp_free_i64		2477630	0					
ANR	2483376	ArgumentList	tmp		2477630	1					
ANR	2483377	Argument	tmp		2477630	0					
ANR	2483378	Identifier	tmp		2477630	0					
ANR	2483379	ExpressionStatement	tcg_temp_free ( m1 )	2819:20:49826:49843	2477630	3	True				
ANR	2483380	CallExpression	tcg_temp_free ( m1 )		2477630	0					
ANR	2483381	Callee	tcg_temp_free		2477630	0					
ANR	2483382	Identifier	tcg_temp_free		2477630	0					
ANR	2483383	ArgumentList	m1		2477630	1					
ANR	2483384	Argument	m1		2477630	0					
ANR	2483385	Identifier	m1		2477630	0					
ANR	2483386	ExpressionStatement	tcg_temp_free ( m2 )	2821:20:49866:49883	2477630	4	True				
ANR	2483387	CallExpression	tcg_temp_free ( m2 )		2477630	0					
ANR	2483388	Callee	tcg_temp_free		2477630	0					
ANR	2483389	Identifier	tcg_temp_free		2477630	0					
ANR	2483390	ArgumentList	m2		2477630	1					
ANR	2483391	Argument	m2		2477630	0					
ANR	2483392	Identifier	m2		2477630	0					
ANR	2483393	IfStatement	if ( ld_offset )		2477630	4					
ANR	2483394	Condition	ld_offset	2825:20:49925:49933	2477630	0	True				
ANR	2483395	Identifier	ld_offset		2477630	0					
ANR	2483396	CompoundStatement		2823:31:49886:49886	2477630	1					
ANR	2483397	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_S ] , vaddr )"	2827:20:49959:49995	2477630	0	True				
ANR	2483398	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_S ] , vaddr )"		2477630	0					
ANR	2483399	Callee	tcg_gen_mov_i32		2477630	0					
ANR	2483400	Identifier	tcg_gen_mov_i32		2477630	0					
ANR	2483401	ArgumentList	cpu_R [ RRR_S ]		2477630	1					
ANR	2483402	Argument	cpu_R [ RRR_S ]		2477630	0					
ANR	2483403	ArrayIndexing	cpu_R [ RRR_S ]		2477630	0					
ANR	2483404	Identifier	cpu_R		2477630	0					
ANR	2483405	Identifier	RRR_S		2477630	1					
ANR	2483406	Argument	vaddr		2477630	1					
ANR	2483407	Identifier	vaddr		2477630	0					
ANR	2483408	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_SR [ MR + RRR_W ] , mem32 )"	2829:20:50018:50060	2477630	1	True				
ANR	2483409	CallExpression	"tcg_gen_mov_i32 ( cpu_SR [ MR + RRR_W ] , mem32 )"		2477630	0					
ANR	2483410	Callee	tcg_gen_mov_i32		2477630	0					
ANR	2483411	Identifier	tcg_gen_mov_i32		2477630	0					
ANR	2483412	ArgumentList	cpu_SR [ MR + RRR_W ]		2477630	1					
ANR	2483413	Argument	cpu_SR [ MR + RRR_W ]		2477630	0					
ANR	2483414	ArrayIndexing	cpu_SR [ MR + RRR_W ]		2477630	0					
ANR	2483415	Identifier	cpu_SR		2477630	0					
ANR	2483416	AdditiveExpression	MR + RRR_W		2477630	1		+			
ANR	2483417	Identifier	MR		2477630	0					
ANR	2483418	Identifier	RRR_W		2477630	1					
ANR	2483419	Argument	mem32		2477630	1					
ANR	2483420	Identifier	mem32		2477630	0					
ANR	2483421	ExpressionStatement	tcg_temp_free ( vaddr )	2833:16:50098:50118	2477630	5	True				
ANR	2483422	CallExpression	tcg_temp_free ( vaddr )		2477630	0					
ANR	2483423	Callee	tcg_temp_free		2477630	0					
ANR	2483424	Identifier	tcg_temp_free		2477630	0					
ANR	2483425	ArgumentList	vaddr		2477630	1					
ANR	2483426	Argument	vaddr		2477630	0					
ANR	2483427	Identifier	vaddr		2477630	0					
ANR	2483428	ExpressionStatement	tcg_temp_free ( mem32 )	2835:16:50137:50157	2477630	6	True				
ANR	2483429	CallExpression	tcg_temp_free ( mem32 )		2477630	0					
ANR	2483430	Callee	tcg_temp_free		2477630	0					
ANR	2483431	Identifier	tcg_temp_free		2477630	0					
ANR	2483432	ArgumentList	mem32		2477630	1					
ANR	2483433	Argument	mem32		2477630	0					
ANR	2483434	Identifier	mem32		2477630	0					
ANR	2483435	BreakStatement	break ;	2841:8:50194:50199	2477630	24	True				
ANR	2483436	Label	case 5 :	2845:4:50208:50214	2477630	25	True				
ANR	2483437	SwitchStatement	switch ( CALL_N )		2477630	26					
ANR	2483438	Condition	CALL_N	2847:16:50243:50248	2477630	0	True				
ANR	2483439	Identifier	CALL_N		2477630	0					
ANR	2483440	CompoundStatement		2845:24:50201:50201	2477630	1					
ANR	2483441	Label	case 0 :	2849:8:50262:50268	2477630	0	True				
ANR	2483442	ExpressionStatement	"tcg_gen_movi_i32 ( cpu_R [ 0 ] , dc -> next_pc )"	2851:12:50293:50332	2477630	1	True				
ANR	2483443	CallExpression	"tcg_gen_movi_i32 ( cpu_R [ 0 ] , dc -> next_pc )"		2477630	0					
ANR	2483444	Callee	tcg_gen_movi_i32		2477630	0					
ANR	2483445	Identifier	tcg_gen_movi_i32		2477630	0					
ANR	2483446	ArgumentList	cpu_R [ 0 ]		2477630	1					
ANR	2483447	Argument	cpu_R [ 0 ]		2477630	0					
ANR	2483448	ArrayIndexing	cpu_R [ 0 ]		2477630	0					
ANR	2483449	Identifier	cpu_R		2477630	0					
ANR	2483450	PrimaryExpression	0		2477630	1					
ANR	2483451	Argument	dc -> next_pc		2477630	1					
ANR	2483452	PtrMemberAccess	dc -> next_pc		2477630	0					
ANR	2483453	Identifier	dc		2477630	0					
ANR	2483454	Identifier	next_pc		2477630	1					
ANR	2483455	ExpressionStatement	"gen_jumpi ( dc , ( dc -> pc & ~3 ) + ( CALL_OFFSET_SE << 2 ) + 4 , 0 )"	2853:12:50347:50406	2477630	2	True				
ANR	2483456	CallExpression	"gen_jumpi ( dc , ( dc -> pc & ~3 ) + ( CALL_OFFSET_SE << 2 ) + 4 , 0 )"		2477630	0					
ANR	2483457	Callee	gen_jumpi		2477630	0					
ANR	2483458	Identifier	gen_jumpi		2477630	0					
ANR	2483459	ArgumentList	dc		2477630	1					
ANR	2483460	Argument	dc		2477630	0					
ANR	2483461	Identifier	dc		2477630	0					
ANR	2483462	Argument	( dc -> pc & ~3 ) + ( CALL_OFFSET_SE << 2 ) + 4		2477630	1					
ANR	2483463	AdditiveExpression	( dc -> pc & ~3 ) + ( CALL_OFFSET_SE << 2 ) + 4		2477630	0		+			
ANR	2483464	BitAndExpression	dc -> pc & ~3		2477630	0		&			
ANR	2483465	PtrMemberAccess	dc -> pc		2477630	0					
ANR	2483466	Identifier	dc		2477630	0					
ANR	2483467	Identifier	pc		2477630	1					
ANR	2483468	Identifier	~3		2477630	1					
ANR	2483469	AdditiveExpression	( CALL_OFFSET_SE << 2 ) + 4		2477630	1		+			
ANR	2483470	ShiftExpression	CALL_OFFSET_SE << 2		2477630	0		<<			
ANR	2483471	Identifier	CALL_OFFSET_SE		2477630	0					
ANR	2483472	PrimaryExpression	2		2477630	1					
ANR	2483473	PrimaryExpression	4		2477630	1					
ANR	2483474	Argument	0		2477630	2					
ANR	2483475	PrimaryExpression	0		2477630	0					
ANR	2483476	BreakStatement	break ;	2855:12:50421:50426	2477630	3	True				
ANR	2483477	Label	case 1 :	2859:8:50439:50445	2477630	4	True				
ANR	2483478	Label	case 2 :	2861:8:50467:50473	2477630	5	True				
ANR	2483479	Label	case 3 :	2863:8:50495:50501	2477630	6	True				
ANR	2483480	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	2865:12:50528:50571	2477630	7	True				
ANR	2483481	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2477630	0					
ANR	2483482	Callee	HAS_OPTION		2477630	0					
ANR	2483483	Identifier	HAS_OPTION		2477630	0					
ANR	2483484	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2477630	1					
ANR	2483485	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2477630	0					
ANR	2483486	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2477630	0					
ANR	2483487	ExpressionStatement	"gen_window_check1 ( dc , CALL_N << 2 )"	2867:12:50586:50620	2477630	8	True				
ANR	2483488	CallExpression	"gen_window_check1 ( dc , CALL_N << 2 )"		2477630	0					
ANR	2483489	Callee	gen_window_check1		2477630	0					
ANR	2483490	Identifier	gen_window_check1		2477630	0					
ANR	2483491	ArgumentList	dc		2477630	1					
ANR	2483492	Argument	dc		2477630	0					
ANR	2483493	Identifier	dc		2477630	0					
ANR	2483494	Argument	CALL_N << 2		2477630	1					
ANR	2483495	ShiftExpression	CALL_N << 2		2477630	0		<<			
ANR	2483496	Identifier	CALL_N		2477630	0					
ANR	2483497	PrimaryExpression	2		2477630	1					
ANR	2483498	ExpressionStatement	"gen_callwi ( dc , CALL_N , ( dc -> pc & ~3 ) + ( CALL_OFFSET_SE << 2 ) + 4 , 0 )"	2869:12:50635:50724	2477630	9	True				
ANR	2483499	CallExpression	"gen_callwi ( dc , CALL_N , ( dc -> pc & ~3 ) + ( CALL_OFFSET_SE << 2 ) + 4 , 0 )"		2477630	0					
ANR	2483500	Callee	gen_callwi		2477630	0					
ANR	2483501	Identifier	gen_callwi		2477630	0					
ANR	2483502	ArgumentList	dc		2477630	1					
ANR	2483503	Argument	dc		2477630	0					
ANR	2483504	Identifier	dc		2477630	0					
ANR	2483505	Argument	CALL_N		2477630	1					
ANR	2483506	Identifier	CALL_N		2477630	0					
ANR	2483507	Argument	( dc -> pc & ~3 ) + ( CALL_OFFSET_SE << 2 ) + 4		2477630	2					
ANR	2483508	AdditiveExpression	( dc -> pc & ~3 ) + ( CALL_OFFSET_SE << 2 ) + 4		2477630	0		+			
ANR	2483509	BitAndExpression	dc -> pc & ~3		2477630	0		&			
ANR	2483510	PtrMemberAccess	dc -> pc		2477630	0					
ANR	2483511	Identifier	dc		2477630	0					
ANR	2483512	Identifier	pc		2477630	1					
ANR	2483513	Identifier	~3		2477630	1					
ANR	2483514	AdditiveExpression	( CALL_OFFSET_SE << 2 ) + 4		2477630	1		+			
ANR	2483515	ShiftExpression	CALL_OFFSET_SE << 2		2477630	0		<<			
ANR	2483516	Identifier	CALL_OFFSET_SE		2477630	0					
ANR	2483517	PrimaryExpression	2		2477630	1					
ANR	2483518	PrimaryExpression	4		2477630	1					
ANR	2483519	Argument	0		2477630	3					
ANR	2483520	PrimaryExpression	0		2477630	0					
ANR	2483521	BreakStatement	break ;	2873:12:50739:50744	2477630	10	True				
ANR	2483522	BreakStatement	break ;	2877:8:50766:50771	2477630	27	True				
ANR	2483523	Label	case 6 :	2881:4:50780:50786	2477630	28	True				
ANR	2483524	SwitchStatement	switch ( CALL_N )		2477630	29					
ANR	2483525	Condition	CALL_N	2883:16:50812:50817	2477630	0	True				
ANR	2483526	Identifier	CALL_N		2477630	0					
ANR	2483527	CompoundStatement		2881:24:50770:50770	2477630	1					
ANR	2483528	Label	case 0 :	2885:8:50831:50837	2477630	0	True				
ANR	2483529	ExpressionStatement	"gen_jumpi ( dc , dc -> pc + 4 + CALL_OFFSET_SE , 0 )"	2887:12:50858:50903	2477630	1	True				
ANR	2483530	CallExpression	"gen_jumpi ( dc , dc -> pc + 4 + CALL_OFFSET_SE , 0 )"		2477630	0					
ANR	2483531	Callee	gen_jumpi		2477630	0					
ANR	2483532	Identifier	gen_jumpi		2477630	0					
ANR	2483533	ArgumentList	dc		2477630	1					
ANR	2483534	Argument	dc		2477630	0					
ANR	2483535	Identifier	dc		2477630	0					
ANR	2483536	Argument	dc -> pc + 4 + CALL_OFFSET_SE		2477630	1					
ANR	2483537	AdditiveExpression	dc -> pc + 4 + CALL_OFFSET_SE		2477630	0		+			
ANR	2483538	PtrMemberAccess	dc -> pc		2477630	0					
ANR	2483539	Identifier	dc		2477630	0					
ANR	2483540	Identifier	pc		2477630	1					
ANR	2483541	AdditiveExpression	4 + CALL_OFFSET_SE		2477630	1		+			
ANR	2483542	PrimaryExpression	4		2477630	0					
ANR	2483543	Identifier	CALL_OFFSET_SE		2477630	1					
ANR	2483544	Argument	0		2477630	2					
ANR	2483545	PrimaryExpression	0		2477630	0					
ANR	2483546	BreakStatement	break ;	2889:12:50918:50923	2477630	2	True				
ANR	2483547	Label	case 1 :	2893:8:50936:50942	2477630	3	True				
ANR	2483548	ExpressionStatement	"gen_window_check1 ( dc , BRI12_S )"	2895:12:50964:50994	2477630	4	True				
ANR	2483549	CallExpression	"gen_window_check1 ( dc , BRI12_S )"		2477630	0					
ANR	2483550	Callee	gen_window_check1		2477630	0					
ANR	2483551	Identifier	gen_window_check1		2477630	0					
ANR	2483552	ArgumentList	dc		2477630	1					
ANR	2483553	Argument	dc		2477630	0					
ANR	2483554	Identifier	dc		2477630	0					
ANR	2483555	Argument	BRI12_S		2477630	1					
ANR	2483556	Identifier	BRI12_S		2477630	0					
ANR	2483557	CompoundStatement		2895:12:50959:50959	2477630	5					
ANR	2483558	Statement	static	2899:16:51028:51033	2477630	0	True				
ANR	2483559	Statement	const	2899:23:51035:51039	2477630	1	True				
ANR	2483560	Statement	TCGCond	2899:29:51041:51047	2477630	2	True				
ANR	2483561	Statement	cond	2899:37:51049:51052	2477630	3	True				
ANR	2483562	Statement	[	2899:41:51053:51053	2477630	4	True				
ANR	2483563	Statement	]	2899:42:51054:51054	2477630	5	True				
ANR	2483564	Statement	=	2899:44:51056:51056	2477630	6	True				
ANR	2483565	CompoundStatement		2897:46:51008:51008	2477630	7					
ANR	2483566	Statement	TCG_COND_EQ	2901:20:51081:51091	2477630	0	True				
ANR	2483567	Statement	","	2901:31:51092:51092	2477630	1	True				
ANR	2483568	Statement	TCG_COND_NE	2903:20:51124:51134	2477630	2	True				
ANR	2483569	Statement	","	2903:31:51135:51135	2477630	3	True				
ANR	2483570	Statement	TCG_COND_LT	2905:20:51167:51177	2477630	4	True				
ANR	2483571	Statement	","	2905:31:51178:51178	2477630	5	True				
ANR	2483572	Statement	TCG_COND_GE	2907:20:51210:51220	2477630	6	True				
ANR	2483573	Statement	","	2907:31:51221:51221	2477630	7	True				
ANR	2483574	ExpressionStatement		2909:17:51250:51250	2477630	8	True				
ANR	2483575	ExpressionStatement	"gen_brcondi ( dc , cond [ BRI12_M & 3 ] , cpu_R [ BRI12_S ] , 0 , 4 + BRI12_IMM12_SE )"	2913:16:51271:51369	2477630	9	True				
ANR	2483576	CallExpression	"gen_brcondi ( dc , cond [ BRI12_M & 3 ] , cpu_R [ BRI12_S ] , 0 , 4 + BRI12_IMM12_SE )"		2477630	0					
ANR	2483577	Callee	gen_brcondi		2477630	0					
ANR	2483578	Identifier	gen_brcondi		2477630	0					
ANR	2483579	ArgumentList	dc		2477630	1					
ANR	2483580	Argument	dc		2477630	0					
ANR	2483581	Identifier	dc		2477630	0					
ANR	2483582	Argument	cond [ BRI12_M & 3 ]		2477630	1					
ANR	2483583	ArrayIndexing	cond [ BRI12_M & 3 ]		2477630	0					
ANR	2483584	Identifier	cond		2477630	0					
ANR	2483585	BitAndExpression	BRI12_M & 3		2477630	1		&			
ANR	2483586	Identifier	BRI12_M		2477630	0					
ANR	2483587	PrimaryExpression	3		2477630	1					
ANR	2483588	Argument	cpu_R [ BRI12_S ]		2477630	2					
ANR	2483589	ArrayIndexing	cpu_R [ BRI12_S ]		2477630	0					
ANR	2483590	Identifier	cpu_R		2477630	0					
ANR	2483591	Identifier	BRI12_S		2477630	1					
ANR	2483592	Argument	0		2477630	3					
ANR	2483593	PrimaryExpression	0		2477630	0					
ANR	2483594	Argument	4 + BRI12_IMM12_SE		2477630	4					
ANR	2483595	AdditiveExpression	4 + BRI12_IMM12_SE		2477630	0		+			
ANR	2483596	PrimaryExpression	4		2477630	0					
ANR	2483597	Identifier	BRI12_IMM12_SE		2477630	1					
ANR	2483598	BreakStatement	break ;	2919:12:51399:51404	2477630	6	True				
ANR	2483599	Label	case 2 :	2923:8:51417:51423	2477630	7	True				
ANR	2483600	ExpressionStatement	"gen_window_check1 ( dc , BRI8_S )"	2925:12:51446:51475	2477630	8	True				
ANR	2483601	CallExpression	"gen_window_check1 ( dc , BRI8_S )"		2477630	0					
ANR	2483602	Callee	gen_window_check1		2477630	0					
ANR	2483603	Identifier	gen_window_check1		2477630	0					
ANR	2483604	ArgumentList	dc		2477630	1					
ANR	2483605	Argument	dc		2477630	0					
ANR	2483606	Identifier	dc		2477630	0					
ANR	2483607	Argument	BRI8_S		2477630	1					
ANR	2483608	Identifier	BRI8_S		2477630	0					
ANR	2483609	CompoundStatement		2925:12:51440:51440	2477630	9					
ANR	2483610	Statement	static	2929:16:51509:51514	2477630	0	True				
ANR	2483611	Statement	const	2929:23:51516:51520	2477630	1	True				
ANR	2483612	Statement	TCGCond	2929:29:51522:51528	2477630	2	True				
ANR	2483613	Statement	cond	2929:37:51530:51533	2477630	3	True				
ANR	2483614	Statement	[	2929:41:51534:51534	2477630	4	True				
ANR	2483615	Statement	]	2929:42:51535:51535	2477630	5	True				
ANR	2483616	Statement	=	2929:44:51537:51537	2477630	6	True				
ANR	2483617	CompoundStatement		2927:46:51489:51489	2477630	7					
ANR	2483618	Statement	TCG_COND_EQ	2931:20:51562:51572	2477630	0	True				
ANR	2483619	Statement	","	2931:31:51573:51573	2477630	1	True				
ANR	2483620	Statement	TCG_COND_NE	2933:20:51605:51615	2477630	2	True				
ANR	2483621	Statement	","	2933:31:51616:51616	2477630	3	True				
ANR	2483622	Statement	TCG_COND_LT	2935:20:51648:51658	2477630	4	True				
ANR	2483623	Statement	","	2935:31:51659:51659	2477630	5	True				
ANR	2483624	Statement	TCG_COND_GE	2937:20:51691:51701	2477630	6	True				
ANR	2483625	Statement	","	2937:31:51702:51702	2477630	7	True				
ANR	2483626	ExpressionStatement		2939:17:51731:51731	2477630	8	True				
ANR	2483627	ExpressionStatement	"gen_brcondi ( dc , cond [ BRI8_M & 3 ] , cpu_R [ BRI8_S ] , B4CONST [ BRI8_R ] , 4 + BRI8_IMM8_SE )"	2943:16:51752:51860	2477630	9	True				
ANR	2483628	CallExpression	"gen_brcondi ( dc , cond [ BRI8_M & 3 ] , cpu_R [ BRI8_S ] , B4CONST [ BRI8_R ] , 4 + BRI8_IMM8_SE )"		2477630	0					
ANR	2483629	Callee	gen_brcondi		2477630	0					
ANR	2483630	Identifier	gen_brcondi		2477630	0					
ANR	2483631	ArgumentList	dc		2477630	1					
ANR	2483632	Argument	dc		2477630	0					
ANR	2483633	Identifier	dc		2477630	0					
ANR	2483634	Argument	cond [ BRI8_M & 3 ]		2477630	1					
ANR	2483635	ArrayIndexing	cond [ BRI8_M & 3 ]		2477630	0					
ANR	2483636	Identifier	cond		2477630	0					
ANR	2483637	BitAndExpression	BRI8_M & 3		2477630	1		&			
ANR	2483638	Identifier	BRI8_M		2477630	0					
ANR	2483639	PrimaryExpression	3		2477630	1					
ANR	2483640	Argument	cpu_R [ BRI8_S ]		2477630	2					
ANR	2483641	ArrayIndexing	cpu_R [ BRI8_S ]		2477630	0					
ANR	2483642	Identifier	cpu_R		2477630	0					
ANR	2483643	Identifier	BRI8_S		2477630	1					
ANR	2483644	Argument	B4CONST [ BRI8_R ]		2477630	3					
ANR	2483645	ArrayIndexing	B4CONST [ BRI8_R ]		2477630	0					
ANR	2483646	Identifier	B4CONST		2477630	0					
ANR	2483647	Identifier	BRI8_R		2477630	1					
ANR	2483648	Argument	4 + BRI8_IMM8_SE		2477630	4					
ANR	2483649	AdditiveExpression	4 + BRI8_IMM8_SE		2477630	0		+			
ANR	2483650	PrimaryExpression	4		2477630	0					
ANR	2483651	Identifier	BRI8_IMM8_SE		2477630	1					
ANR	2483652	BreakStatement	break ;	2949:12:51890:51895	2477630	10	True				
ANR	2483653	Label	case 3 :	2953:8:51908:51914	2477630	11	True				
ANR	2483654	SwitchStatement	switch ( BRI8_M )		2477630	12					
ANR	2483655	Condition	BRI8_M	2955:20:51945:51950	2477630	0	True				
ANR	2483656	Identifier	BRI8_M		2477630	0					
ANR	2483657	CompoundStatement		2953:28:51903:51903	2477630	1					
ANR	2483658	Label	case 0 :	2957:12:51968:51974	2477630	0	True				
ANR	2483659	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	2959:16:52004:52047	2477630	1	True				
ANR	2483660	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2477630	0					
ANR	2483661	Callee	HAS_OPTION		2477630	0					
ANR	2483662	Identifier	HAS_OPTION		2477630	0					
ANR	2483663	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2477630	1					
ANR	2483664	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2477630	0					
ANR	2483665	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2477630	0					
ANR	2483666	CompoundStatement		2965:20:52155:52196	2477630	2					
ANR	2483667	IdentifierDeclStatement	TCGv_i32 pc = tcg_const_i32 ( dc -> pc ) ;	2963:20:52089:52124	2477630	0	True				
ANR	2483668	IdentifierDecl	pc = tcg_const_i32 ( dc -> pc )		2477630	0					
ANR	2483669	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2483670	Identifier	pc		2477630	1					
ANR	2483671	AssignmentExpression	pc = tcg_const_i32 ( dc -> pc )		2477630	2		=			
ANR	2483672	Identifier	pc		2477630	0					
ANR	2483673	CallExpression	tcg_const_i32 ( dc -> pc )		2477630	1					
ANR	2483674	Callee	tcg_const_i32		2477630	0					
ANR	2483675	Identifier	tcg_const_i32		2477630	0					
ANR	2483676	ArgumentList	dc -> pc		2477630	1					
ANR	2483677	Argument	dc -> pc		2477630	0					
ANR	2483678	PtrMemberAccess	dc -> pc		2477630	0					
ANR	2483679	Identifier	dc		2477630	0					
ANR	2483680	Identifier	pc		2477630	1					
ANR	2483681	IdentifierDeclStatement	TCGv_i32 s = tcg_const_i32 ( BRI12_S ) ;	2965:20:52147:52182	2477630	1	True				
ANR	2483682	IdentifierDecl	s = tcg_const_i32 ( BRI12_S )		2477630	0					
ANR	2483683	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2483684	Identifier	s		2477630	1					
ANR	2483685	AssignmentExpression	s = tcg_const_i32 ( BRI12_S )		2477630	2		=			
ANR	2483686	Identifier	s		2477630	0					
ANR	2483687	CallExpression	tcg_const_i32 ( BRI12_S )		2477630	1					
ANR	2483688	Callee	tcg_const_i32		2477630	0					
ANR	2483689	Identifier	tcg_const_i32		2477630	0					
ANR	2483690	ArgumentList	BRI12_S		2477630	1					
ANR	2483691	Argument	BRI12_S		2477630	0					
ANR	2483692	Identifier	BRI12_S		2477630	0					
ANR	2483693	IdentifierDeclStatement	TCGv_i32 imm = tcg_const_i32 ( BRI12_IMM12 ) ;	2967:20:52205:52246	2477630	2	True				
ANR	2483694	IdentifierDecl	imm = tcg_const_i32 ( BRI12_IMM12 )		2477630	0					
ANR	2483695	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2483696	Identifier	imm		2477630	1					
ANR	2483697	AssignmentExpression	imm = tcg_const_i32 ( BRI12_IMM12 )		2477630	2		=			
ANR	2483698	Identifier	imm		2477630	0					
ANR	2483699	CallExpression	tcg_const_i32 ( BRI12_IMM12 )		2477630	1					
ANR	2483700	Callee	tcg_const_i32		2477630	0					
ANR	2483701	Identifier	tcg_const_i32		2477630	0					
ANR	2483702	ArgumentList	BRI12_IMM12		2477630	1					
ANR	2483703	Argument	BRI12_IMM12		2477630	0					
ANR	2483704	Identifier	BRI12_IMM12		2477630	0					
ANR	2483705	ExpressionStatement	gen_advance_ccount ( dc )	2969:20:52269:52291	2477630	3	True				
ANR	2483706	CallExpression	gen_advance_ccount ( dc )		2477630	0					
ANR	2483707	Callee	gen_advance_ccount		2477630	0					
ANR	2483708	Identifier	gen_advance_ccount		2477630	0					
ANR	2483709	ArgumentList	dc		2477630	1					
ANR	2483710	Argument	dc		2477630	0					
ANR	2483711	Identifier	dc		2477630	0					
ANR	2483712	ExpressionStatement	"gen_helper_entry ( pc , s , imm )"	2971:20:52314:52342	2477630	4	True				
ANR	2483713	CallExpression	"gen_helper_entry ( pc , s , imm )"		2477630	0					
ANR	2483714	Callee	gen_helper_entry		2477630	0					
ANR	2483715	Identifier	gen_helper_entry		2477630	0					
ANR	2483716	ArgumentList	pc		2477630	1					
ANR	2483717	Argument	pc		2477630	0					
ANR	2483718	Identifier	pc		2477630	0					
ANR	2483719	Argument	s		2477630	1					
ANR	2483720	Identifier	s		2477630	0					
ANR	2483721	Argument	imm		2477630	2					
ANR	2483722	Identifier	imm		2477630	0					
ANR	2483723	ExpressionStatement	tcg_temp_free ( imm )	2973:20:52365:52383	2477630	5	True				
ANR	2483724	CallExpression	tcg_temp_free ( imm )		2477630	0					
ANR	2483725	Callee	tcg_temp_free		2477630	0					
ANR	2483726	Identifier	tcg_temp_free		2477630	0					
ANR	2483727	ArgumentList	imm		2477630	1					
ANR	2483728	Argument	imm		2477630	0					
ANR	2483729	Identifier	imm		2477630	0					
ANR	2483730	ExpressionStatement	tcg_temp_free ( s )	2975:20:52406:52422	2477630	6	True				
ANR	2483731	CallExpression	tcg_temp_free ( s )		2477630	0					
ANR	2483732	Callee	tcg_temp_free		2477630	0					
ANR	2483733	Identifier	tcg_temp_free		2477630	0					
ANR	2483734	ArgumentList	s		2477630	1					
ANR	2483735	Argument	s		2477630	0					
ANR	2483736	Identifier	s		2477630	0					
ANR	2483737	ExpressionStatement	tcg_temp_free ( pc )	2977:20:52445:52462	2477630	7	True				
ANR	2483738	CallExpression	tcg_temp_free ( pc )		2477630	0					
ANR	2483739	Callee	tcg_temp_free		2477630	0					
ANR	2483740	Identifier	tcg_temp_free		2477630	0					
ANR	2483741	ArgumentList	pc		2477630	1					
ANR	2483742	Argument	pc		2477630	0					
ANR	2483743	Identifier	pc		2477630	0					
ANR	2483744	ExpressionStatement	reset_used_window ( dc )	2979:20:52485:52506	2477630	8	True				
ANR	2483745	CallExpression	reset_used_window ( dc )		2477630	0					
ANR	2483746	Callee	reset_used_window		2477630	0					
ANR	2483747	Identifier	reset_used_window		2477630	0					
ANR	2483748	ArgumentList	dc		2477630	1					
ANR	2483749	Argument	dc		2477630	0					
ANR	2483750	Identifier	dc		2477630	0					
ANR	2483751	BreakStatement	break ;	2983:16:52544:52549	2477630	3	True				
ANR	2483752	Label	case 1 :	2987:12:52566:52572	2477630	4	True				
ANR	2483753	SwitchStatement	switch ( BRI8_R )		2477630	5					
ANR	2483754	Condition	BRI8_R	2989:24:52606:52611	2477630	0	True				
ANR	2483755	Identifier	BRI8_R		2477630	0					
ANR	2483756	CompoundStatement		2987:32:52564:52564	2477630	1					
ANR	2483757	Label	case 0 :	2991:16:52633:52639	2477630	0	True				
ANR	2483758	Label	case 1 :	2993:16:52666:52672	2477630	1	True				
ANR	2483759	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )	2995:20:52703:52736	2477630	2	True				
ANR	2483760	CallExpression	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )		2477630	0					
ANR	2483761	Callee	HAS_OPTION		2477630	0					
ANR	2483762	Identifier	HAS_OPTION		2477630	0					
ANR	2483763	ArgumentList	XTENSA_OPTION_BOOLEAN		2477630	1					
ANR	2483764	Argument	XTENSA_OPTION_BOOLEAN		2477630	0					
ANR	2483765	Identifier	XTENSA_OPTION_BOOLEAN		2477630	0					
ANR	2483766	CompoundStatement		2997:24:52736:52769	2477630	3					
ANR	2483767	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	2999:24:52786:52819	2477630	0	True				
ANR	2483768	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2477630	0					
ANR	2483769	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2483770	Identifier	tmp		2477630	1					
ANR	2483771	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2477630	2		=			
ANR	2483772	Identifier	tmp		2477630	0					
ANR	2483773	CallExpression	tcg_temp_new_i32 ( )		2477630	1					
ANR	2483774	Callee	tcg_temp_new_i32		2477630	0					
ANR	2483775	Identifier	tcg_temp_new_i32		2477630	0					
ANR	2483776	ArgumentList			2477630	1					
ANR	2483777	ExpressionStatement	"tcg_gen_andi_i32 ( tmp , cpu_SR [ BR ] , 1 << RRI8_S )"	3001:24:52846:52892	2477630	1	True				
ANR	2483778	CallExpression	"tcg_gen_andi_i32 ( tmp , cpu_SR [ BR ] , 1 << RRI8_S )"		2477630	0					
ANR	2483779	Callee	tcg_gen_andi_i32		2477630	0					
ANR	2483780	Identifier	tcg_gen_andi_i32		2477630	0					
ANR	2483781	ArgumentList	tmp		2477630	1					
ANR	2483782	Argument	tmp		2477630	0					
ANR	2483783	Identifier	tmp		2477630	0					
ANR	2483784	Argument	cpu_SR [ BR ]		2477630	1					
ANR	2483785	ArrayIndexing	cpu_SR [ BR ]		2477630	0					
ANR	2483786	Identifier	cpu_SR		2477630	0					
ANR	2483787	Identifier	BR		2477630	1					
ANR	2483788	Argument	1 << RRI8_S		2477630	2					
ANR	2483789	ShiftExpression	1 << RRI8_S		2477630	0		<<			
ANR	2483790	PrimaryExpression	1		2477630	0					
ANR	2483791	Identifier	RRI8_S		2477630	1					
ANR	2483792	ExpressionStatement	"gen_brcondi ( dc , BRI8_R == 1 ? TCG_COND_NE : TCG_COND_EQ , tmp , 0 , 4 + RRI8_IMM8_SE )"	3003:24:52919:53067	2477630	2	True				
ANR	2483793	CallExpression	"gen_brcondi ( dc , BRI8_R == 1 ? TCG_COND_NE : TCG_COND_EQ , tmp , 0 , 4 + RRI8_IMM8_SE )"		2477630	0					
ANR	2483794	Callee	gen_brcondi		2477630	0					
ANR	2483795	Identifier	gen_brcondi		2477630	0					
ANR	2483796	ArgumentList	dc		2477630	1					
ANR	2483797	Argument	dc		2477630	0					
ANR	2483798	Identifier	dc		2477630	0					
ANR	2483799	Argument	BRI8_R == 1 ? TCG_COND_NE : TCG_COND_EQ		2477630	1					
ANR	2483800	ConditionalExpression	BRI8_R == 1 ? TCG_COND_NE : TCG_COND_EQ		2477630	0					
ANR	2483801	Condition	BRI8_R == 1		2477630	0					
ANR	2483802	EqualityExpression	BRI8_R == 1		2477630	0		==			
ANR	2483803	Identifier	BRI8_R		2477630	0					
ANR	2483804	PrimaryExpression	1		2477630	1					
ANR	2483805	Identifier	TCG_COND_NE		2477630	1					
ANR	2483806	Identifier	TCG_COND_EQ		2477630	2					
ANR	2483807	Argument	tmp		2477630	2					
ANR	2483808	Identifier	tmp		2477630	0					
ANR	2483809	Argument	0		2477630	3					
ANR	2483810	PrimaryExpression	0		2477630	0					
ANR	2483811	Argument	4 + RRI8_IMM8_SE		2477630	4					
ANR	2483812	AdditiveExpression	4 + RRI8_IMM8_SE		2477630	0		+			
ANR	2483813	PrimaryExpression	4		2477630	0					
ANR	2483814	Identifier	RRI8_IMM8_SE		2477630	1					
ANR	2483815	ExpressionStatement	tcg_temp_free ( tmp )	3009:24:53094:53112	2477630	3	True				
ANR	2483816	CallExpression	tcg_temp_free ( tmp )		2477630	0					
ANR	2483817	Callee	tcg_temp_free		2477630	0					
ANR	2483818	Identifier	tcg_temp_free		2477630	0					
ANR	2483819	ArgumentList	tmp		2477630	1					
ANR	2483820	Argument	tmp		2477630	0					
ANR	2483821	Identifier	tmp		2477630	0					
ANR	2483822	BreakStatement	break ;	3013:20:53158:53163	2477630	4	True				
ANR	2483823	Label	case 8 :	3017:16:53184:53190	2477630	5	True				
ANR	2483824	Label	case 9 :	3019:16:53218:53224	2477630	6	True				
ANR	2483825	Label	case 10 :	3021:16:53255:53262	2477630	7	True				
ANR	2483826	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_LOOP )	3023:20:53297:53327	2477630	8	True				
ANR	2483827	CallExpression	HAS_OPTION ( XTENSA_OPTION_LOOP )		2477630	0					
ANR	2483828	Callee	HAS_OPTION		2477630	0					
ANR	2483829	Identifier	HAS_OPTION		2477630	0					
ANR	2483830	ArgumentList	XTENSA_OPTION_LOOP		2477630	1					
ANR	2483831	Argument	XTENSA_OPTION_LOOP		2477630	0					
ANR	2483832	Identifier	XTENSA_OPTION_LOOP		2477630	0					
ANR	2483833	ExpressionStatement	"gen_window_check1 ( dc , RRI8_S )"	3025:20:53350:53379	2477630	9	True				
ANR	2483834	CallExpression	"gen_window_check1 ( dc , RRI8_S )"		2477630	0					
ANR	2483835	Callee	gen_window_check1		2477630	0					
ANR	2483836	Identifier	gen_window_check1		2477630	0					
ANR	2483837	ArgumentList	dc		2477630	1					
ANR	2483838	Argument	dc		2477630	0					
ANR	2483839	Identifier	dc		2477630	0					
ANR	2483840	Argument	RRI8_S		2477630	1					
ANR	2483841	Identifier	RRI8_S		2477630	0					
ANR	2483842	CompoundStatement		3029:24:53444:53478	2477630	10					
ANR	2483843	IdentifierDeclStatement	uint32_t lend = dc -> pc + RRI8_IMM8 + 4 ;	3029:24:53429:53467	2477630	0	True				
ANR	2483844	IdentifierDecl	lend = dc -> pc + RRI8_IMM8 + 4		2477630	0					
ANR	2483845	IdentifierDeclType	uint32_t		2477630	0					
ANR	2483846	Identifier	lend		2477630	1					
ANR	2483847	AssignmentExpression	lend = dc -> pc + RRI8_IMM8 + 4		2477630	2		=			
ANR	2483848	Identifier	lend		2477630	0					
ANR	2483849	AdditiveExpression	dc -> pc + RRI8_IMM8 + 4		2477630	1		+			
ANR	2483850	PtrMemberAccess	dc -> pc		2477630	0					
ANR	2483851	Identifier	dc		2477630	0					
ANR	2483852	Identifier	pc		2477630	1					
ANR	2483853	AdditiveExpression	RRI8_IMM8 + 4		2477630	1		+			
ANR	2483854	Identifier	RRI8_IMM8		2477630	0					
ANR	2483855	PrimaryExpression	4		2477630	1					
ANR	2483856	IdentifierDeclStatement	TCGv_i32 tmp = tcg_const_i32 ( lend ) ;	3031:24:53494:53528	2477630	1	True				
ANR	2483857	IdentifierDecl	tmp = tcg_const_i32 ( lend )		2477630	0					
ANR	2483858	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2483859	Identifier	tmp		2477630	1					
ANR	2483860	AssignmentExpression	tmp = tcg_const_i32 ( lend )		2477630	2		=			
ANR	2483861	Identifier	tmp		2477630	0					
ANR	2483862	CallExpression	tcg_const_i32 ( lend )		2477630	1					
ANR	2483863	Callee	tcg_const_i32		2477630	0					
ANR	2483864	Identifier	tcg_const_i32		2477630	0					
ANR	2483865	ArgumentList	lend		2477630	1					
ANR	2483866	Argument	lend		2477630	0					
ANR	2483867	Identifier	lend		2477630	0					
ANR	2483868	ExpressionStatement	"tcg_gen_subi_i32 ( cpu_SR [ LCOUNT ] , cpu_R [ RRI8_S ] , 1 )"	3035:24:53557:53607	2477630	2	True				
ANR	2483869	CallExpression	"tcg_gen_subi_i32 ( cpu_SR [ LCOUNT ] , cpu_R [ RRI8_S ] , 1 )"		2477630	0					
ANR	2483870	Callee	tcg_gen_subi_i32		2477630	0					
ANR	2483871	Identifier	tcg_gen_subi_i32		2477630	0					
ANR	2483872	ArgumentList	cpu_SR [ LCOUNT ]		2477630	1					
ANR	2483873	Argument	cpu_SR [ LCOUNT ]		2477630	0					
ANR	2483874	ArrayIndexing	cpu_SR [ LCOUNT ]		2477630	0					
ANR	2483875	Identifier	cpu_SR		2477630	0					
ANR	2483876	Identifier	LCOUNT		2477630	1					
ANR	2483877	Argument	cpu_R [ RRI8_S ]		2477630	1					
ANR	2483878	ArrayIndexing	cpu_R [ RRI8_S ]		2477630	0					
ANR	2483879	Identifier	cpu_R		2477630	0					
ANR	2483880	Identifier	RRI8_S		2477630	1					
ANR	2483881	Argument	1		2477630	2					
ANR	2483882	PrimaryExpression	1		2477630	0					
ANR	2483883	ExpressionStatement	"tcg_gen_movi_i32 ( cpu_SR [ LBEG ] , dc -> next_pc )"	3037:24:53634:53677	2477630	3	True				
ANR	2483884	CallExpression	"tcg_gen_movi_i32 ( cpu_SR [ LBEG ] , dc -> next_pc )"		2477630	0					
ANR	2483885	Callee	tcg_gen_movi_i32		2477630	0					
ANR	2483886	Identifier	tcg_gen_movi_i32		2477630	0					
ANR	2483887	ArgumentList	cpu_SR [ LBEG ]		2477630	1					
ANR	2483888	Argument	cpu_SR [ LBEG ]		2477630	0					
ANR	2483889	ArrayIndexing	cpu_SR [ LBEG ]		2477630	0					
ANR	2483890	Identifier	cpu_SR		2477630	0					
ANR	2483891	Identifier	LBEG		2477630	1					
ANR	2483892	Argument	dc -> next_pc		2477630	1					
ANR	2483893	PtrMemberAccess	dc -> next_pc		2477630	0					
ANR	2483894	Identifier	dc		2477630	0					
ANR	2483895	Identifier	next_pc		2477630	1					
ANR	2483896	ExpressionStatement	"gen_wsr_lend ( dc , LEND , tmp )"	3039:24:53704:53731	2477630	4	True				
ANR	2483897	CallExpression	"gen_wsr_lend ( dc , LEND , tmp )"		2477630	0					
ANR	2483898	Callee	gen_wsr_lend		2477630	0					
ANR	2483899	Identifier	gen_wsr_lend		2477630	0					
ANR	2483900	ArgumentList	dc		2477630	1					
ANR	2483901	Argument	dc		2477630	0					
ANR	2483902	Identifier	dc		2477630	0					
ANR	2483903	Argument	LEND		2477630	1					
ANR	2483904	Identifier	LEND		2477630	0					
ANR	2483905	Argument	tmp		2477630	2					
ANR	2483906	Identifier	tmp		2477630	0					
ANR	2483907	ExpressionStatement	tcg_temp_free ( tmp )	3041:24:53758:53776	2477630	5	True				
ANR	2483908	CallExpression	tcg_temp_free ( tmp )		2477630	0					
ANR	2483909	Callee	tcg_temp_free		2477630	0					
ANR	2483910	Identifier	tcg_temp_free		2477630	0					
ANR	2483911	ArgumentList	tmp		2477630	1					
ANR	2483912	Argument	tmp		2477630	0					
ANR	2483913	Identifier	tmp		2477630	0					
ANR	2483914	IfStatement	if ( BRI8_R > 8 )		2477630	6					
ANR	2483915	Condition	BRI8_R > 8	3045:28:53809:53818	2477630	0	True				
ANR	2483916	RelationalExpression	BRI8_R > 8		2477630	0		>			
ANR	2483917	Identifier	BRI8_R		2477630	0					
ANR	2483918	PrimaryExpression	8		2477630	1					
ANR	2483919	CompoundStatement		3045:28:53802:53829	2477630	1					
ANR	2483920	IdentifierDeclStatement	int label = gen_new_label ( ) ;	3047:28:53852:53879	2477630	0	True				
ANR	2483921	IdentifierDecl	label = gen_new_label ( )		2477630	0					
ANR	2483922	IdentifierDeclType	int		2477630	0					
ANR	2483923	Identifier	label		2477630	1					
ANR	2483924	AssignmentExpression	label = gen_new_label ( )		2477630	2		=			
ANR	2483925	Identifier	label		2477630	0					
ANR	2483926	CallExpression	gen_new_label ( )		2477630	1					
ANR	2483927	Callee	gen_new_label		2477630	0					
ANR	2483928	Identifier	gen_new_label		2477630	0					
ANR	2483929	ArgumentList			2477630	1					
ANR	2483930	ExpressionStatement	"tcg_gen_brcondi_i32 ( BRI8_R == 9 ? TCG_COND_NE : TCG_COND_GT , cpu_R [ RRI8_S ] , 0 , label )"	3049:28:53910:54070	2477630	1	True				
ANR	2483931	CallExpression	"tcg_gen_brcondi_i32 ( BRI8_R == 9 ? TCG_COND_NE : TCG_COND_GT , cpu_R [ RRI8_S ] , 0 , label )"		2477630	0					
ANR	2483932	Callee	tcg_gen_brcondi_i32		2477630	0					
ANR	2483933	Identifier	tcg_gen_brcondi_i32		2477630	0					
ANR	2483934	ArgumentList	BRI8_R == 9 ? TCG_COND_NE : TCG_COND_GT		2477630	1					
ANR	2483935	Argument	BRI8_R == 9 ? TCG_COND_NE : TCG_COND_GT		2477630	0					
ANR	2483936	ConditionalExpression	BRI8_R == 9 ? TCG_COND_NE : TCG_COND_GT		2477630	0					
ANR	2483937	Condition	BRI8_R == 9		2477630	0					
ANR	2483938	EqualityExpression	BRI8_R == 9		2477630	0		==			
ANR	2483939	Identifier	BRI8_R		2477630	0					
ANR	2483940	PrimaryExpression	9		2477630	1					
ANR	2483941	Identifier	TCG_COND_NE		2477630	1					
ANR	2483942	Identifier	TCG_COND_GT		2477630	2					
ANR	2483943	Argument	cpu_R [ RRI8_S ]		2477630	1					
ANR	2483944	ArrayIndexing	cpu_R [ RRI8_S ]		2477630	0					
ANR	2483945	Identifier	cpu_R		2477630	0					
ANR	2483946	Identifier	RRI8_S		2477630	1					
ANR	2483947	Argument	0		2477630	2					
ANR	2483948	PrimaryExpression	0		2477630	0					
ANR	2483949	Argument	label		2477630	3					
ANR	2483950	Identifier	label		2477630	0					
ANR	2483951	ExpressionStatement	"gen_jumpi ( dc , lend , 1 )"	3055:28:54101:54123	2477630	2	True				
ANR	2483952	CallExpression	"gen_jumpi ( dc , lend , 1 )"		2477630	0					
ANR	2483953	Callee	gen_jumpi		2477630	0					
ANR	2483954	Identifier	gen_jumpi		2477630	0					
ANR	2483955	ArgumentList	dc		2477630	1					
ANR	2483956	Argument	dc		2477630	0					
ANR	2483957	Identifier	dc		2477630	0					
ANR	2483958	Argument	lend		2477630	1					
ANR	2483959	Identifier	lend		2477630	0					
ANR	2483960	Argument	1		2477630	2					
ANR	2483961	PrimaryExpression	1		2477630	0					
ANR	2483962	ExpressionStatement	gen_set_label ( label )	3057:28:54154:54174	2477630	3	True				
ANR	2483963	CallExpression	gen_set_label ( label )		2477630	0					
ANR	2483964	Callee	gen_set_label		2477630	0					
ANR	2483965	Identifier	gen_set_label		2477630	0					
ANR	2483966	ArgumentList	label		2477630	1					
ANR	2483967	Argument	label		2477630	0					
ANR	2483968	Identifier	label		2477630	0					
ANR	2483969	ExpressionStatement	"gen_jumpi ( dc , dc -> next_pc , 0 )"	3063:24:54230:54259	2477630	7	True				
ANR	2483970	CallExpression	"gen_jumpi ( dc , dc -> next_pc , 0 )"		2477630	0					
ANR	2483971	Callee	gen_jumpi		2477630	0					
ANR	2483972	Identifier	gen_jumpi		2477630	0					
ANR	2483973	ArgumentList	dc		2477630	1					
ANR	2483974	Argument	dc		2477630	0					
ANR	2483975	Identifier	dc		2477630	0					
ANR	2483976	Argument	dc -> next_pc		2477630	1					
ANR	2483977	PtrMemberAccess	dc -> next_pc		2477630	0					
ANR	2483978	Identifier	dc		2477630	0					
ANR	2483979	Identifier	next_pc		2477630	1					
ANR	2483980	Argument	0		2477630	2					
ANR	2483981	PrimaryExpression	0		2477630	0					
ANR	2483982	BreakStatement	break ;	3067:20:54305:54310	2477630	11	True				
ANR	2483983	Label	default :	3071:16:54331:54338	2477630	12	True				
ANR	2483984	Identifier	default		2477630	0					
ANR	2483985	ExpressionStatement	RESERVED ( )	3073:20:54374:54384	2477630	13	True				
ANR	2483986	CallExpression	RESERVED ( )		2477630	0					
ANR	2483987	Callee	RESERVED		2477630	0					
ANR	2483988	Identifier	RESERVED		2477630	0					
ANR	2483989	ArgumentList			2477630	1					
ANR	2483990	BreakStatement	break ;	3075:20:54407:54412	2477630	14	True				
ANR	2483991	BreakStatement	break ;	3081:16:54452:54457	2477630	6	True				
ANR	2483992	Label	case 2 :	3085:12:54474:54480	2477630	7	True				
ANR	2483993	Label	case 3 :	3087:12:54505:54511	2477630	8	True				
ANR	2483994	ExpressionStatement	"gen_window_check1 ( dc , BRI8_S )"	3089:16:54540:54569	2477630	9	True				
ANR	2483995	CallExpression	"gen_window_check1 ( dc , BRI8_S )"		2477630	0					
ANR	2483996	Callee	gen_window_check1		2477630	0					
ANR	2483997	Identifier	gen_window_check1		2477630	0					
ANR	2483998	ArgumentList	dc		2477630	1					
ANR	2483999	Argument	dc		2477630	0					
ANR	2484000	Identifier	dc		2477630	0					
ANR	2484001	Argument	BRI8_S		2477630	1					
ANR	2484002	Identifier	BRI8_S		2477630	0					
ANR	2484003	ExpressionStatement	"gen_brcondi ( dc , BRI8_M == 2 ? TCG_COND_LTU : TCG_COND_GEU , cpu_R [ BRI8_S ] , B4CONSTU [ BRI8_R ] , 4 + BRI8_IMM8_SE )"	3091:16:54588:54722	2477630	10	True				
ANR	2484004	CallExpression	"gen_brcondi ( dc , BRI8_M == 2 ? TCG_COND_LTU : TCG_COND_GEU , cpu_R [ BRI8_S ] , B4CONSTU [ BRI8_R ] , 4 + BRI8_IMM8_SE )"		2477630	0					
ANR	2484005	Callee	gen_brcondi		2477630	0					
ANR	2484006	Identifier	gen_brcondi		2477630	0					
ANR	2484007	ArgumentList	dc		2477630	1					
ANR	2484008	Argument	dc		2477630	0					
ANR	2484009	Identifier	dc		2477630	0					
ANR	2484010	Argument	BRI8_M == 2 ? TCG_COND_LTU : TCG_COND_GEU		2477630	1					
ANR	2484011	ConditionalExpression	BRI8_M == 2 ? TCG_COND_LTU : TCG_COND_GEU		2477630	0					
ANR	2484012	Condition	BRI8_M == 2		2477630	0					
ANR	2484013	EqualityExpression	BRI8_M == 2		2477630	0		==			
ANR	2484014	Identifier	BRI8_M		2477630	0					
ANR	2484015	PrimaryExpression	2		2477630	1					
ANR	2484016	Identifier	TCG_COND_LTU		2477630	1					
ANR	2484017	Identifier	TCG_COND_GEU		2477630	2					
ANR	2484018	Argument	cpu_R [ BRI8_S ]		2477630	2					
ANR	2484019	ArrayIndexing	cpu_R [ BRI8_S ]		2477630	0					
ANR	2484020	Identifier	cpu_R		2477630	0					
ANR	2484021	Identifier	BRI8_S		2477630	1					
ANR	2484022	Argument	B4CONSTU [ BRI8_R ]		2477630	3					
ANR	2484023	ArrayIndexing	B4CONSTU [ BRI8_R ]		2477630	0					
ANR	2484024	Identifier	B4CONSTU		2477630	0					
ANR	2484025	Identifier	BRI8_R		2477630	1					
ANR	2484026	Argument	4 + BRI8_IMM8_SE		2477630	4					
ANR	2484027	AdditiveExpression	4 + BRI8_IMM8_SE		2477630	0		+			
ANR	2484028	PrimaryExpression	4		2477630	0					
ANR	2484029	Identifier	BRI8_IMM8_SE		2477630	1					
ANR	2484030	BreakStatement	break ;	3095:16:54741:54746	2477630	11	True				
ANR	2484031	BreakStatement	break ;	3099:12:54776:54781	2477630	13	True				
ANR	2484032	BreakStatement	break ;	3105:8:54805:54810	2477630	30	True				
ANR	2484033	Label	case 7 :	3109:4:54819:54825	2477630	31	True				
ANR	2484034	CompoundStatement		3111:12:54807:54863	2477630	32					
ANR	2484035	IdentifierDeclStatement	TCGCond eq_ne = ( RRI8_R & 8 ) ? TCG_COND_NE : TCG_COND_EQ ;	3113:12:54857:54913	2477630	0	True				
ANR	2484036	IdentifierDecl	eq_ne = ( RRI8_R & 8 ) ? TCG_COND_NE : TCG_COND_EQ		2477630	0					
ANR	2484037	IdentifierDeclType	TCGCond		2477630	0					
ANR	2484038	Identifier	eq_ne		2477630	1					
ANR	2484039	AssignmentExpression	eq_ne = ( RRI8_R & 8 ) ? TCG_COND_NE : TCG_COND_EQ		2477630	2		=			
ANR	2484040	Identifier	eq_ne		2477630	0					
ANR	2484041	ConditionalExpression	( RRI8_R & 8 ) ? TCG_COND_NE : TCG_COND_EQ		2477630	1					
ANR	2484042	Condition	RRI8_R & 8		2477630	0					
ANR	2484043	BitAndExpression	RRI8_R & 8		2477630	0		&			
ANR	2484044	Identifier	RRI8_R		2477630	0					
ANR	2484045	PrimaryExpression	8		2477630	1					
ANR	2484046	Identifier	TCG_COND_NE		2477630	1					
ANR	2484047	Identifier	TCG_COND_EQ		2477630	2					
ANR	2484048	SwitchStatement	switch ( RRI8_R & 7 )		2477630	1					
ANR	2484049	Condition	RRI8_R & 7	3117:20:54938:54947	2477630	0	True				
ANR	2484050	BitAndExpression	RRI8_R & 7		2477630	0		&			
ANR	2484051	Identifier	RRI8_R		2477630	0					
ANR	2484052	PrimaryExpression	7		2477630	1					
ANR	2484053	CompoundStatement		3115:32:54900:54900	2477630	1					
ANR	2484054	Label	case 0 :	3119:12:54965:54971	2477630	0	True				
ANR	2484055	ExpressionStatement	"gen_window_check2 ( dc , RRI8_S , RRI8_T )"	3121:16:55009:55046	2477630	1	True				
ANR	2484056	CallExpression	"gen_window_check2 ( dc , RRI8_S , RRI8_T )"		2477630	0					
ANR	2484057	Callee	gen_window_check2		2477630	0					
ANR	2484058	Identifier	gen_window_check2		2477630	0					
ANR	2484059	ArgumentList	dc		2477630	1					
ANR	2484060	Argument	dc		2477630	0					
ANR	2484061	Identifier	dc		2477630	0					
ANR	2484062	Argument	RRI8_S		2477630	1					
ANR	2484063	Identifier	RRI8_S		2477630	0					
ANR	2484064	Argument	RRI8_T		2477630	2					
ANR	2484065	Identifier	RRI8_T		2477630	0					
ANR	2484066	CompoundStatement		3123:20:55038:55071	2477630	2					
ANR	2484067	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	3125:20:55088:55121	2477630	0	True				
ANR	2484068	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2477630	0					
ANR	2484069	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2484070	Identifier	tmp		2477630	1					
ANR	2484071	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2477630	2		=			
ANR	2484072	Identifier	tmp		2477630	0					
ANR	2484073	CallExpression	tcg_temp_new_i32 ( )		2477630	1					
ANR	2484074	Callee	tcg_temp_new_i32		2477630	0					
ANR	2484075	Identifier	tcg_temp_new_i32		2477630	0					
ANR	2484076	ArgumentList			2477630	1					
ANR	2484077	ExpressionStatement	"tcg_gen_and_i32 ( tmp , cpu_R [ RRI8_S ] , cpu_R [ RRI8_T ] )"	3127:20:55144:55194	2477630	1	True				
ANR	2484078	CallExpression	"tcg_gen_and_i32 ( tmp , cpu_R [ RRI8_S ] , cpu_R [ RRI8_T ] )"		2477630	0					
ANR	2484079	Callee	tcg_gen_and_i32		2477630	0					
ANR	2484080	Identifier	tcg_gen_and_i32		2477630	0					
ANR	2484081	ArgumentList	tmp		2477630	1					
ANR	2484082	Argument	tmp		2477630	0					
ANR	2484083	Identifier	tmp		2477630	0					
ANR	2484084	Argument	cpu_R [ RRI8_S ]		2477630	1					
ANR	2484085	ArrayIndexing	cpu_R [ RRI8_S ]		2477630	0					
ANR	2484086	Identifier	cpu_R		2477630	0					
ANR	2484087	Identifier	RRI8_S		2477630	1					
ANR	2484088	Argument	cpu_R [ RRI8_T ]		2477630	2					
ANR	2484089	ArrayIndexing	cpu_R [ RRI8_T ]		2477630	0					
ANR	2484090	Identifier	cpu_R		2477630	0					
ANR	2484091	Identifier	RRI8_T		2477630	1					
ANR	2484092	ExpressionStatement	"gen_brcondi ( dc , eq_ne , tmp , 0 , 4 + RRI8_IMM8_SE )"	3129:20:55217:55265	2477630	2	True				
ANR	2484093	CallExpression	"gen_brcondi ( dc , eq_ne , tmp , 0 , 4 + RRI8_IMM8_SE )"		2477630	0					
ANR	2484094	Callee	gen_brcondi		2477630	0					
ANR	2484095	Identifier	gen_brcondi		2477630	0					
ANR	2484096	ArgumentList	dc		2477630	1					
ANR	2484097	Argument	dc		2477630	0					
ANR	2484098	Identifier	dc		2477630	0					
ANR	2484099	Argument	eq_ne		2477630	1					
ANR	2484100	Identifier	eq_ne		2477630	0					
ANR	2484101	Argument	tmp		2477630	2					
ANR	2484102	Identifier	tmp		2477630	0					
ANR	2484103	Argument	0		2477630	3					
ANR	2484104	PrimaryExpression	0		2477630	0					
ANR	2484105	Argument	4 + RRI8_IMM8_SE		2477630	4					
ANR	2484106	AdditiveExpression	4 + RRI8_IMM8_SE		2477630	0		+			
ANR	2484107	PrimaryExpression	4		2477630	0					
ANR	2484108	Identifier	RRI8_IMM8_SE		2477630	1					
ANR	2484109	ExpressionStatement	tcg_temp_free ( tmp )	3131:20:55288:55306	2477630	3	True				
ANR	2484110	CallExpression	tcg_temp_free ( tmp )		2477630	0					
ANR	2484111	Callee	tcg_temp_free		2477630	0					
ANR	2484112	Identifier	tcg_temp_free		2477630	0					
ANR	2484113	ArgumentList	tmp		2477630	1					
ANR	2484114	Argument	tmp		2477630	0					
ANR	2484115	Identifier	tmp		2477630	0					
ANR	2484116	BreakStatement	break ;	3135:16:55344:55349	2477630	3	True				
ANR	2484117	Label	case 1 :	3139:12:55366:55372	2477630	4	True				
ANR	2484118	Label	case 2 :	3141:12:55403:55409	2477630	5	True				
ANR	2484119	Label	case 3 :	3143:12:55440:55446	2477630	6	True				
ANR	2484120	ExpressionStatement	"gen_window_check2 ( dc , RRI8_S , RRI8_T )"	3145:16:55483:55520	2477630	7	True				
ANR	2484121	CallExpression	"gen_window_check2 ( dc , RRI8_S , RRI8_T )"		2477630	0					
ANR	2484122	Callee	gen_window_check2		2477630	0					
ANR	2484123	Identifier	gen_window_check2		2477630	0					
ANR	2484124	ArgumentList	dc		2477630	1					
ANR	2484125	Argument	dc		2477630	0					
ANR	2484126	Identifier	dc		2477630	0					
ANR	2484127	Argument	RRI8_S		2477630	1					
ANR	2484128	Identifier	RRI8_S		2477630	0					
ANR	2484129	Argument	RRI8_T		2477630	2					
ANR	2484130	Identifier	RRI8_T		2477630	0					
ANR	2484131	CompoundStatement		3145:16:55489:55489	2477630	8					
ANR	2484132	Statement	static	3149:20:55562:55567	2477630	0	True				
ANR	2484133	Statement	const	3149:27:55569:55573	2477630	1	True				
ANR	2484134	Statement	TCGCond	3149:33:55575:55581	2477630	2	True				
ANR	2484135	Statement	cond	3149:41:55583:55586	2477630	3	True				
ANR	2484136	Statement	[	3149:45:55587:55587	2477630	4	True				
ANR	2484137	Statement	]	3149:46:55588:55588	2477630	5	True				
ANR	2484138	Statement	=	3149:48:55590:55590	2477630	6	True				
ANR	2484139	CompoundStatement		3147:50:55542:55542	2477630	7					
ANR	2484140	Statement	[	3151:24:55619:55619	2477630	0	True				
ANR	2484141	Statement	1	3151:25:55620:55620	2477630	1	True				
ANR	2484142	Statement	]	3151:26:55621:55621	2477630	2	True				
ANR	2484143	Statement	=	3151:28:55623:55623	2477630	3	True				
ANR	2484144	Statement	TCG_COND_EQ	3151:30:55625:55635	2477630	4	True				
ANR	2484145	Statement	","	3151:41:55636:55636	2477630	5	True				
ANR	2484146	Statement	[	3153:24:55663:55663	2477630	6	True				
ANR	2484147	Statement	2	3153:25:55664:55664	2477630	7	True				
ANR	2484148	Statement	]	3153:26:55665:55665	2477630	8	True				
ANR	2484149	Statement	=	3153:28:55667:55667	2477630	9	True				
ANR	2484150	Statement	TCG_COND_LT	3153:30:55669:55679	2477630	10	True				
ANR	2484151	Statement	","	3153:41:55680:55680	2477630	11	True				
ANR	2484152	Statement	[	3155:24:55707:55707	2477630	12	True				
ANR	2484153	Statement	3	3155:25:55708:55708	2477630	13	True				
ANR	2484154	Statement	]	3155:26:55709:55709	2477630	14	True				
ANR	2484155	Statement	=	3155:28:55711:55711	2477630	15	True				
ANR	2484156	Statement	TCG_COND_LTU	3155:30:55713:55724	2477630	16	True				
ANR	2484157	Statement	","	3155:42:55725:55725	2477630	17	True				
ANR	2484158	Statement	[	3157:24:55752:55752	2477630	18	True				
ANR	2484159	Statement	9	3157:25:55753:55753	2477630	19	True				
ANR	2484160	Statement	]	3157:26:55754:55754	2477630	20	True				
ANR	2484161	Statement	=	3157:28:55756:55756	2477630	21	True				
ANR	2484162	Statement	TCG_COND_NE	3157:30:55758:55768	2477630	22	True				
ANR	2484163	Statement	","	3157:41:55769:55769	2477630	23	True				
ANR	2484164	Statement	[	3159:24:55796:55796	2477630	24	True				
ANR	2484165	Statement	10	3159:25:55797:55798	2477630	25	True				
ANR	2484166	Statement	]	3159:27:55799:55799	2477630	26	True				
ANR	2484167	Statement	=	3159:29:55801:55801	2477630	27	True				
ANR	2484168	Statement	TCG_COND_GE	3159:31:55803:55813	2477630	28	True				
ANR	2484169	Statement	","	3159:42:55814:55814	2477630	29	True				
ANR	2484170	Statement	[	3161:24:55841:55841	2477630	30	True				
ANR	2484171	Statement	11	3161:25:55842:55843	2477630	31	True				
ANR	2484172	Statement	]	3161:27:55844:55844	2477630	32	True				
ANR	2484173	Statement	=	3161:29:55846:55846	2477630	33	True				
ANR	2484174	Statement	TCG_COND_GEU	3161:31:55848:55859	2477630	34	True				
ANR	2484175	Statement	","	3161:43:55860:55860	2477630	35	True				
ANR	2484176	ExpressionStatement		3163:21:55884:55884	2477630	8	True				
ANR	2484177	ExpressionStatement	"gen_brcond ( dc , cond [ RRI8_R ] , cpu_R [ RRI8_S ] , cpu_R [ RRI8_T ] , 4 + RRI8_IMM8_SE )"	3165:20:55907:56012	2477630	9	True				
ANR	2484178	CallExpression	"gen_brcond ( dc , cond [ RRI8_R ] , cpu_R [ RRI8_S ] , cpu_R [ RRI8_T ] , 4 + RRI8_IMM8_SE )"		2477630	0					
ANR	2484179	Callee	gen_brcond		2477630	0					
ANR	2484180	Identifier	gen_brcond		2477630	0					
ANR	2484181	ArgumentList	dc		2477630	1					
ANR	2484182	Argument	dc		2477630	0					
ANR	2484183	Identifier	dc		2477630	0					
ANR	2484184	Argument	cond [ RRI8_R ]		2477630	1					
ANR	2484185	ArrayIndexing	cond [ RRI8_R ]		2477630	0					
ANR	2484186	Identifier	cond		2477630	0					
ANR	2484187	Identifier	RRI8_R		2477630	1					
ANR	2484188	Argument	cpu_R [ RRI8_S ]		2477630	2					
ANR	2484189	ArrayIndexing	cpu_R [ RRI8_S ]		2477630	0					
ANR	2484190	Identifier	cpu_R		2477630	0					
ANR	2484191	Identifier	RRI8_S		2477630	1					
ANR	2484192	Argument	cpu_R [ RRI8_T ]		2477630	3					
ANR	2484193	ArrayIndexing	cpu_R [ RRI8_T ]		2477630	0					
ANR	2484194	Identifier	cpu_R		2477630	0					
ANR	2484195	Identifier	RRI8_T		2477630	1					
ANR	2484196	Argument	4 + RRI8_IMM8_SE		2477630	4					
ANR	2484197	AdditiveExpression	4 + RRI8_IMM8_SE		2477630	0		+			
ANR	2484198	PrimaryExpression	4		2477630	0					
ANR	2484199	Identifier	RRI8_IMM8_SE		2477630	1					
ANR	2484200	BreakStatement	break ;	3171:16:56050:56055	2477630	9	True				
ANR	2484201	Label	case 4 :	3175:12:56072:56078	2477630	10	True				
ANR	2484202	ExpressionStatement	"gen_window_check2 ( dc , RRI8_S , RRI8_T )"	3177:16:56116:56153	2477630	11	True				
ANR	2484203	CallExpression	"gen_window_check2 ( dc , RRI8_S , RRI8_T )"		2477630	0					
ANR	2484204	Callee	gen_window_check2		2477630	0					
ANR	2484205	Identifier	gen_window_check2		2477630	0					
ANR	2484206	ArgumentList	dc		2477630	1					
ANR	2484207	Argument	dc		2477630	0					
ANR	2484208	Identifier	dc		2477630	0					
ANR	2484209	Argument	RRI8_S		2477630	1					
ANR	2484210	Identifier	RRI8_S		2477630	0					
ANR	2484211	Argument	RRI8_T		2477630	2					
ANR	2484212	Identifier	RRI8_T		2477630	0					
ANR	2484213	CompoundStatement		3179:20:56145:56178	2477630	12					
ANR	2484214	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	3181:20:56195:56228	2477630	0	True				
ANR	2484215	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2477630	0					
ANR	2484216	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2484217	Identifier	tmp		2477630	1					
ANR	2484218	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2477630	2		=			
ANR	2484219	Identifier	tmp		2477630	0					
ANR	2484220	CallExpression	tcg_temp_new_i32 ( )		2477630	1					
ANR	2484221	Callee	tcg_temp_new_i32		2477630	0					
ANR	2484222	Identifier	tcg_temp_new_i32		2477630	0					
ANR	2484223	ArgumentList			2477630	1					
ANR	2484224	ExpressionStatement	"tcg_gen_and_i32 ( tmp , cpu_R [ RRI8_S ] , cpu_R [ RRI8_T ] )"	3183:20:56251:56301	2477630	1	True				
ANR	2484225	CallExpression	"tcg_gen_and_i32 ( tmp , cpu_R [ RRI8_S ] , cpu_R [ RRI8_T ] )"		2477630	0					
ANR	2484226	Callee	tcg_gen_and_i32		2477630	0					
ANR	2484227	Identifier	tcg_gen_and_i32		2477630	0					
ANR	2484228	ArgumentList	tmp		2477630	1					
ANR	2484229	Argument	tmp		2477630	0					
ANR	2484230	Identifier	tmp		2477630	0					
ANR	2484231	Argument	cpu_R [ RRI8_S ]		2477630	1					
ANR	2484232	ArrayIndexing	cpu_R [ RRI8_S ]		2477630	0					
ANR	2484233	Identifier	cpu_R		2477630	0					
ANR	2484234	Identifier	RRI8_S		2477630	1					
ANR	2484235	Argument	cpu_R [ RRI8_T ]		2477630	2					
ANR	2484236	ArrayIndexing	cpu_R [ RRI8_T ]		2477630	0					
ANR	2484237	Identifier	cpu_R		2477630	0					
ANR	2484238	Identifier	RRI8_T		2477630	1					
ANR	2484239	ExpressionStatement	"gen_brcond ( dc , eq_ne , tmp , cpu_R [ RRI8_T ] , 4 + RRI8_IMM8_SE )"	3185:20:56324:56412	2477630	2	True				
ANR	2484240	CallExpression	"gen_brcond ( dc , eq_ne , tmp , cpu_R [ RRI8_T ] , 4 + RRI8_IMM8_SE )"		2477630	0					
ANR	2484241	Callee	gen_brcond		2477630	0					
ANR	2484242	Identifier	gen_brcond		2477630	0					
ANR	2484243	ArgumentList	dc		2477630	1					
ANR	2484244	Argument	dc		2477630	0					
ANR	2484245	Identifier	dc		2477630	0					
ANR	2484246	Argument	eq_ne		2477630	1					
ANR	2484247	Identifier	eq_ne		2477630	0					
ANR	2484248	Argument	tmp		2477630	2					
ANR	2484249	Identifier	tmp		2477630	0					
ANR	2484250	Argument	cpu_R [ RRI8_T ]		2477630	3					
ANR	2484251	ArrayIndexing	cpu_R [ RRI8_T ]		2477630	0					
ANR	2484252	Identifier	cpu_R		2477630	0					
ANR	2484253	Identifier	RRI8_T		2477630	1					
ANR	2484254	Argument	4 + RRI8_IMM8_SE		2477630	4					
ANR	2484255	AdditiveExpression	4 + RRI8_IMM8_SE		2477630	0		+			
ANR	2484256	PrimaryExpression	4		2477630	0					
ANR	2484257	Identifier	RRI8_IMM8_SE		2477630	1					
ANR	2484258	ExpressionStatement	tcg_temp_free ( tmp )	3189:20:56435:56453	2477630	3	True				
ANR	2484259	CallExpression	tcg_temp_free ( tmp )		2477630	0					
ANR	2484260	Callee	tcg_temp_free		2477630	0					
ANR	2484261	Identifier	tcg_temp_free		2477630	0					
ANR	2484262	ArgumentList	tmp		2477630	1					
ANR	2484263	Argument	tmp		2477630	0					
ANR	2484264	Identifier	tmp		2477630	0					
ANR	2484265	BreakStatement	break ;	3193:16:56491:56496	2477630	13	True				
ANR	2484266	Label	case 5 :	3197:12:56513:56519	2477630	14	True				
ANR	2484267	ExpressionStatement	"gen_window_check2 ( dc , RRI8_S , RRI8_T )"	3199:16:56554:56591	2477630	15	True				
ANR	2484268	CallExpression	"gen_window_check2 ( dc , RRI8_S , RRI8_T )"		2477630	0					
ANR	2484269	Callee	gen_window_check2		2477630	0					
ANR	2484270	Identifier	gen_window_check2		2477630	0					
ANR	2484271	ArgumentList	dc		2477630	1					
ANR	2484272	Argument	dc		2477630	0					
ANR	2484273	Identifier	dc		2477630	0					
ANR	2484274	Argument	RRI8_S		2477630	1					
ANR	2484275	Identifier	RRI8_S		2477630	0					
ANR	2484276	Argument	RRI8_T		2477630	2					
ANR	2484277	Identifier	RRI8_T		2477630	0					
ANR	2484278	CompoundStatement		3203:20:56637:56670	2477630	16					
ANR	2484279	IdentifierDeclStatement	TCGv_i32 bit = tcg_const_i32 ( 1 ) ;	3203:20:56633:56664	2477630	0	True				
ANR	2484280	IdentifierDecl	bit = tcg_const_i32 ( 1 )		2477630	0					
ANR	2484281	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2484282	Identifier	bit		2477630	1					
ANR	2484283	AssignmentExpression	bit = tcg_const_i32 ( 1 )		2477630	2		=			
ANR	2484284	Identifier	bit		2477630	0					
ANR	2484285	CallExpression	tcg_const_i32 ( 1 )		2477630	1					
ANR	2484286	Callee	tcg_const_i32		2477630	0					
ANR	2484287	Identifier	tcg_const_i32		2477630	0					
ANR	2484288	ArgumentList	1		2477630	1					
ANR	2484289	Argument	1		2477630	0					
ANR	2484290	PrimaryExpression	1		2477630	0					
ANR	2484291	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	3205:20:56687:56720	2477630	1	True				
ANR	2484292	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2477630	0					
ANR	2484293	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2484294	Identifier	tmp		2477630	1					
ANR	2484295	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2477630	2		=			
ANR	2484296	Identifier	tmp		2477630	0					
ANR	2484297	CallExpression	tcg_temp_new_i32 ( )		2477630	1					
ANR	2484298	Callee	tcg_temp_new_i32		2477630	0					
ANR	2484299	Identifier	tcg_temp_new_i32		2477630	0					
ANR	2484300	ArgumentList			2477630	1					
ANR	2484301	ExpressionStatement	"tcg_gen_andi_i32 ( tmp , cpu_R [ RRI8_T ] , 0x1f )"	3207:20:56743:56785	2477630	2	True				
ANR	2484302	CallExpression	"tcg_gen_andi_i32 ( tmp , cpu_R [ RRI8_T ] , 0x1f )"		2477630	0					
ANR	2484303	Callee	tcg_gen_andi_i32		2477630	0					
ANR	2484304	Identifier	tcg_gen_andi_i32		2477630	0					
ANR	2484305	ArgumentList	tmp		2477630	1					
ANR	2484306	Argument	tmp		2477630	0					
ANR	2484307	Identifier	tmp		2477630	0					
ANR	2484308	Argument	cpu_R [ RRI8_T ]		2477630	1					
ANR	2484309	ArrayIndexing	cpu_R [ RRI8_T ]		2477630	0					
ANR	2484310	Identifier	cpu_R		2477630	0					
ANR	2484311	Identifier	RRI8_T		2477630	1					
ANR	2484312	Argument	0x1f		2477630	2					
ANR	2484313	PrimaryExpression	0x1f		2477630	0					
ANR	2484314	ExpressionStatement	"tcg_gen_shl_i32 ( bit , bit , tmp )"	3209:20:56808:56838	2477630	3	True				
ANR	2484315	CallExpression	"tcg_gen_shl_i32 ( bit , bit , tmp )"		2477630	0					
ANR	2484316	Callee	tcg_gen_shl_i32		2477630	0					
ANR	2484317	Identifier	tcg_gen_shl_i32		2477630	0					
ANR	2484318	ArgumentList	bit		2477630	1					
ANR	2484319	Argument	bit		2477630	0					
ANR	2484320	Identifier	bit		2477630	0					
ANR	2484321	Argument	bit		2477630	1					
ANR	2484322	Identifier	bit		2477630	0					
ANR	2484323	Argument	tmp		2477630	2					
ANR	2484324	Identifier	tmp		2477630	0					
ANR	2484325	ExpressionStatement	"tcg_gen_and_i32 ( tmp , cpu_R [ RRI8_S ] , bit )"	3211:20:56861:56901	2477630	4	True				
ANR	2484326	CallExpression	"tcg_gen_and_i32 ( tmp , cpu_R [ RRI8_S ] , bit )"		2477630	0					
ANR	2484327	Callee	tcg_gen_and_i32		2477630	0					
ANR	2484328	Identifier	tcg_gen_and_i32		2477630	0					
ANR	2484329	ArgumentList	tmp		2477630	1					
ANR	2484330	Argument	tmp		2477630	0					
ANR	2484331	Identifier	tmp		2477630	0					
ANR	2484332	Argument	cpu_R [ RRI8_S ]		2477630	1					
ANR	2484333	ArrayIndexing	cpu_R [ RRI8_S ]		2477630	0					
ANR	2484334	Identifier	cpu_R		2477630	0					
ANR	2484335	Identifier	RRI8_S		2477630	1					
ANR	2484336	Argument	bit		2477630	2					
ANR	2484337	Identifier	bit		2477630	0					
ANR	2484338	ExpressionStatement	"gen_brcondi ( dc , eq_ne , tmp , 0 , 4 + RRI8_IMM8_SE )"	3213:20:56924:56972	2477630	5	True				
ANR	2484339	CallExpression	"gen_brcondi ( dc , eq_ne , tmp , 0 , 4 + RRI8_IMM8_SE )"		2477630	0					
ANR	2484340	Callee	gen_brcondi		2477630	0					
ANR	2484341	Identifier	gen_brcondi		2477630	0					
ANR	2484342	ArgumentList	dc		2477630	1					
ANR	2484343	Argument	dc		2477630	0					
ANR	2484344	Identifier	dc		2477630	0					
ANR	2484345	Argument	eq_ne		2477630	1					
ANR	2484346	Identifier	eq_ne		2477630	0					
ANR	2484347	Argument	tmp		2477630	2					
ANR	2484348	Identifier	tmp		2477630	0					
ANR	2484349	Argument	0		2477630	3					
ANR	2484350	PrimaryExpression	0		2477630	0					
ANR	2484351	Argument	4 + RRI8_IMM8_SE		2477630	4					
ANR	2484352	AdditiveExpression	4 + RRI8_IMM8_SE		2477630	0		+			
ANR	2484353	PrimaryExpression	4		2477630	0					
ANR	2484354	Identifier	RRI8_IMM8_SE		2477630	1					
ANR	2484355	ExpressionStatement	tcg_temp_free ( tmp )	3215:20:56995:57013	2477630	6	True				
ANR	2484356	CallExpression	tcg_temp_free ( tmp )		2477630	0					
ANR	2484357	Callee	tcg_temp_free		2477630	0					
ANR	2484358	Identifier	tcg_temp_free		2477630	0					
ANR	2484359	ArgumentList	tmp		2477630	1					
ANR	2484360	Argument	tmp		2477630	0					
ANR	2484361	Identifier	tmp		2477630	0					
ANR	2484362	ExpressionStatement	tcg_temp_free ( bit )	3217:20:57036:57054	2477630	7	True				
ANR	2484363	CallExpression	tcg_temp_free ( bit )		2477630	0					
ANR	2484364	Callee	tcg_temp_free		2477630	0					
ANR	2484365	Identifier	tcg_temp_free		2477630	0					
ANR	2484366	ArgumentList	bit		2477630	1					
ANR	2484367	Argument	bit		2477630	0					
ANR	2484368	Identifier	bit		2477630	0					
ANR	2484369	BreakStatement	break ;	3221:16:57092:57097	2477630	17	True				
ANR	2484370	Label	case 6 :	3225:12:57114:57120	2477630	18	True				
ANR	2484371	Label	case 7 :	3227:12:57153:57159	2477630	19	True				
ANR	2484372	ExpressionStatement	"gen_window_check1 ( dc , RRI8_S )"	3229:16:57178:57207	2477630	20	True				
ANR	2484373	CallExpression	"gen_window_check1 ( dc , RRI8_S )"		2477630	0					
ANR	2484374	Callee	gen_window_check1		2477630	0					
ANR	2484375	Identifier	gen_window_check1		2477630	0					
ANR	2484376	ArgumentList	dc		2477630	1					
ANR	2484377	Argument	dc		2477630	0					
ANR	2484378	Identifier	dc		2477630	0					
ANR	2484379	Argument	RRI8_S		2477630	1					
ANR	2484380	Identifier	RRI8_S		2477630	0					
ANR	2484381	CompoundStatement		3231:20:57199:57232	2477630	21					
ANR	2484382	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	3233:20:57249:57282	2477630	0	True				
ANR	2484383	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2477630	0					
ANR	2484384	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2484385	Identifier	tmp		2477630	1					
ANR	2484386	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2477630	2		=			
ANR	2484387	Identifier	tmp		2477630	0					
ANR	2484388	CallExpression	tcg_temp_new_i32 ( )		2477630	1					
ANR	2484389	Callee	tcg_temp_new_i32		2477630	0					
ANR	2484390	Identifier	tcg_temp_new_i32		2477630	0					
ANR	2484391	ArgumentList			2477630	1					
ANR	2484392	ExpressionStatement	"tcg_gen_andi_i32 ( tmp , cpu_R [ RRI8_S ] , 1 << ( ( ( RRI8_R & 1 ) << 4 ) | RRI8_T ) )"	3235:20:57305:57407	2477630	1	True				
ANR	2484393	CallExpression	"tcg_gen_andi_i32 ( tmp , cpu_R [ RRI8_S ] , 1 << ( ( ( RRI8_R & 1 ) << 4 ) | RRI8_T ) )"		2477630	0					
ANR	2484394	Callee	tcg_gen_andi_i32		2477630	0					
ANR	2484395	Identifier	tcg_gen_andi_i32		2477630	0					
ANR	2484396	ArgumentList	tmp		2477630	1					
ANR	2484397	Argument	tmp		2477630	0					
ANR	2484398	Identifier	tmp		2477630	0					
ANR	2484399	Argument	cpu_R [ RRI8_S ]		2477630	1					
ANR	2484400	ArrayIndexing	cpu_R [ RRI8_S ]		2477630	0					
ANR	2484401	Identifier	cpu_R		2477630	0					
ANR	2484402	Identifier	RRI8_S		2477630	1					
ANR	2484403	Argument	1 << ( ( ( RRI8_R & 1 ) << 4 ) | RRI8_T )		2477630	2					
ANR	2484404	ShiftExpression	1 << ( ( ( RRI8_R & 1 ) << 4 ) | RRI8_T )		2477630	0		<<			
ANR	2484405	PrimaryExpression	1		2477630	0					
ANR	2484406	InclusiveOrExpression	( ( RRI8_R & 1 ) << 4 ) | RRI8_T		2477630	1		|			
ANR	2484407	ShiftExpression	( RRI8_R & 1 ) << 4		2477630	0		<<			
ANR	2484408	BitAndExpression	RRI8_R & 1		2477630	0		&			
ANR	2484409	Identifier	RRI8_R		2477630	0					
ANR	2484410	PrimaryExpression	1		2477630	1					
ANR	2484411	PrimaryExpression	4		2477630	1					
ANR	2484412	Identifier	RRI8_T		2477630	1					
ANR	2484413	ExpressionStatement	"gen_brcondi ( dc , eq_ne , tmp , 0 , 4 + RRI8_IMM8_SE )"	3239:20:57430:57478	2477630	2	True				
ANR	2484414	CallExpression	"gen_brcondi ( dc , eq_ne , tmp , 0 , 4 + RRI8_IMM8_SE )"		2477630	0					
ANR	2484415	Callee	gen_brcondi		2477630	0					
ANR	2484416	Identifier	gen_brcondi		2477630	0					
ANR	2484417	ArgumentList	dc		2477630	1					
ANR	2484418	Argument	dc		2477630	0					
ANR	2484419	Identifier	dc		2477630	0					
ANR	2484420	Argument	eq_ne		2477630	1					
ANR	2484421	Identifier	eq_ne		2477630	0					
ANR	2484422	Argument	tmp		2477630	2					
ANR	2484423	Identifier	tmp		2477630	0					
ANR	2484424	Argument	0		2477630	3					
ANR	2484425	PrimaryExpression	0		2477630	0					
ANR	2484426	Argument	4 + RRI8_IMM8_SE		2477630	4					
ANR	2484427	AdditiveExpression	4 + RRI8_IMM8_SE		2477630	0		+			
ANR	2484428	PrimaryExpression	4		2477630	0					
ANR	2484429	Identifier	RRI8_IMM8_SE		2477630	1					
ANR	2484430	ExpressionStatement	tcg_temp_free ( tmp )	3241:20:57501:57519	2477630	3	True				
ANR	2484431	CallExpression	tcg_temp_free ( tmp )		2477630	0					
ANR	2484432	Callee	tcg_temp_free		2477630	0					
ANR	2484433	Identifier	tcg_temp_free		2477630	0					
ANR	2484434	ArgumentList	tmp		2477630	1					
ANR	2484435	Argument	tmp		2477630	0					
ANR	2484436	Identifier	tmp		2477630	0					
ANR	2484437	BreakStatement	break ;	3245:16:57557:57562	2477630	22	True				
ANR	2484438	BreakStatement	break ;	3253:8:57601:57606	2477630	33	True				
ANR	2484439	Statement	define	3257:1:57612:57617	2477630	34	True				
ANR	2484440	Statement	gen_narrow_load_store	3257:8:57619:57639	2477630	35	True				
ANR	2484441	Statement	(	3257:29:57640:57640	2477630	36	True				
ANR	2484442	Statement	type	3257:30:57641:57644	2477630	37	True				
ANR	2484443	Statement	)	3257:34:57645:57645	2477630	38	True				
ANR	2484444	DoStatement	do		2477630	39					
ANR	2484445	CompoundStatement		3265:12:57850:57901	2477630	0					
ANR	2484446	IdentifierDeclStatement	TCGv_i32 addr = tcg_temp_new_i32 ( ) ;	3259:12:57667:57701	2477630	0	True				
ANR	2484447	IdentifierDecl	addr = tcg_temp_new_i32 ( )		2477630	0					
ANR	2484448	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2484449	Identifier	addr		2477630	1					
ANR	2484450	AssignmentExpression	addr = tcg_temp_new_i32 ( )		2477630	2		=			
ANR	2484451	Identifier	addr		2477630	0					
ANR	2484452	CallExpression	tcg_temp_new_i32 ( )		2477630	1					
ANR	2484453	Callee	tcg_temp_new_i32		2477630	0					
ANR	2484454	Identifier	tcg_temp_new_i32		2477630	0					
ANR	2484455	ArgumentList			2477630	1					
ANR	2484456	ExpressionStatement	"gen_window_check2 ( dc , RRRN_S , RRRN_T )"	3261:12:57718:57755	2477630	1	True				
ANR	2484457	CallExpression	"gen_window_check2 ( dc , RRRN_S , RRRN_T )"		2477630	0					
ANR	2484458	Callee	gen_window_check2		2477630	0					
ANR	2484459	Identifier	gen_window_check2		2477630	0					
ANR	2484460	ArgumentList	dc		2477630	1					
ANR	2484461	Argument	dc		2477630	0					
ANR	2484462	Identifier	dc		2477630	0					
ANR	2484463	Argument	RRRN_S		2477630	1					
ANR	2484464	Identifier	RRRN_S		2477630	0					
ANR	2484465	Argument	RRRN_T		2477630	2					
ANR	2484466	Identifier	RRRN_T		2477630	0					
ANR	2484467	ExpressionStatement	"tcg_gen_addi_i32 ( addr , cpu_R [ RRRN_S ] , RRRN_R << 2 )"	3263:12:57772:57822	2477630	2	True				
ANR	2484468	CallExpression	"tcg_gen_addi_i32 ( addr , cpu_R [ RRRN_S ] , RRRN_R << 2 )"		2477630	0					
ANR	2484469	Callee	tcg_gen_addi_i32		2477630	0					
ANR	2484470	Identifier	tcg_gen_addi_i32		2477630	0					
ANR	2484471	ArgumentList	addr		2477630	1					
ANR	2484472	Argument	addr		2477630	0					
ANR	2484473	Identifier	addr		2477630	0					
ANR	2484474	Argument	cpu_R [ RRRN_S ]		2477630	1					
ANR	2484475	ArrayIndexing	cpu_R [ RRRN_S ]		2477630	0					
ANR	2484476	Identifier	cpu_R		2477630	0					
ANR	2484477	Identifier	RRRN_S		2477630	1					
ANR	2484478	Argument	RRRN_R << 2		2477630	2					
ANR	2484479	ShiftExpression	RRRN_R << 2		2477630	0		<<			
ANR	2484480	Identifier	RRRN_R		2477630	0					
ANR	2484481	PrimaryExpression	2		2477630	1					
ANR	2484482	ExpressionStatement	"gen_load_store_alignment ( dc , 2 , addr , false )"	3265:12:57839:57883	2477630	3	True				
ANR	2484483	CallExpression	"gen_load_store_alignment ( dc , 2 , addr , false )"		2477630	0					
ANR	2484484	Callee	gen_load_store_alignment		2477630	0					
ANR	2484485	Identifier	gen_load_store_alignment		2477630	0					
ANR	2484486	ArgumentList	dc		2477630	1					
ANR	2484487	Argument	dc		2477630	0					
ANR	2484488	Identifier	dc		2477630	0					
ANR	2484489	Argument	2		2477630	1					
ANR	2484490	PrimaryExpression	2		2477630	0					
ANR	2484491	Argument	addr		2477630	2					
ANR	2484492	Identifier	addr		2477630	0					
ANR	2484493	Argument	false		2477630	3					
ANR	2484494	Identifier	false		2477630	0					
ANR	2484495	IdentifierDeclStatement	"tcg_gen_qemu_ type ( cpu_R [ RRRN_T ] , addr , dc -> cring ) ;"	3267:12:57900:57951	2477630	4	True				
ANR	2484496	IdentifierDecl	"type ( cpu_R [ RRRN_T ] , addr , dc -> cring )"		2477630	0					
ANR	2484497	IdentifierDeclType	tcg_gen_qemu_		2477630	0					
ANR	2484498	Identifier	type		2477630	1					
ANR	2484499	Expression	"cpu_R [ RRRN_T ] , addr , dc -> cring"		2477630	2					
ANR	2484500	ArrayIndexing	cpu_R [ RRRN_T ]		2477630	0					
ANR	2484501	Identifier	cpu_R		2477630	0					
ANR	2484502	Identifier	RRRN_T		2477630	1					
ANR	2484503	Expression	"addr , dc -> cring"		2477630	1					
ANR	2484504	Identifier	addr		2477630	0					
ANR	2484505	PtrMemberAccess	dc -> cring		2477630	1					
ANR	2484506	Identifier	dc		2477630	0					
ANR	2484507	Identifier	cring		2477630	1					
ANR	2484508	ExpressionStatement	tcg_temp_free ( addr )	3269:12:57968:57987	2477630	5	True				
ANR	2484509	CallExpression	tcg_temp_free ( addr )		2477630	0					
ANR	2484510	Callee	tcg_temp_free		2477630	0					
ANR	2484511	Identifier	tcg_temp_free		2477630	0					
ANR	2484512	ArgumentList	addr		2477630	1					
ANR	2484513	Argument	addr		2477630	0					
ANR	2484514	Identifier	addr		2477630	0					
ANR	2484515	Condition	0	3271:17:58009:58009	2477630	1	True				
ANR	2484516	PrimaryExpression	0		2477630	0					
ANR	2484517	ExpressionStatement	gen_narrow_load_store ( ld32u )	3277:8:58048:58076	2477630	40	True				
ANR	2484518	CallExpression	gen_narrow_load_store ( ld32u )		2477630	0					
ANR	2484519	Callee	gen_narrow_load_store		2477630	0					
ANR	2484520	Identifier	gen_narrow_load_store		2477630	0					
ANR	2484521	ArgumentList	ld32u		2477630	1					
ANR	2484522	Argument	ld32u		2477630	0					
ANR	2484523	Identifier	ld32u		2477630	0					
ANR	2484524	BreakStatement	break ;	3279:8:58087:58092	2477630	41	True				
ANR	2484525	Label	case 9 :	3283:4:58101:58107	2477630	42	True				
ANR	2484526	ExpressionStatement	gen_narrow_load_store ( st32 )	3285:8:58130:58157	2477630	43	True				
ANR	2484527	CallExpression	gen_narrow_load_store ( st32 )		2477630	0					
ANR	2484528	Callee	gen_narrow_load_store		2477630	0					
ANR	2484529	Identifier	gen_narrow_load_store		2477630	0					
ANR	2484530	ArgumentList	st32		2477630	1					
ANR	2484531	Argument	st32		2477630	0					
ANR	2484532	Identifier	st32		2477630	0					
ANR	2484533	BreakStatement	break ;	3287:8:58168:58173	2477630	44	True				
ANR	2484534	Statement	undef	3289:1:58177:58181	2477630	45	True				
ANR	2484535	Statement	gen_narrow_load_store	3289:7:58183:58203	2477630	46	True				
ANR	2484536	Label	case 10 :	3293:4:58212:58219	2477630	47	True				
ANR	2484537	ExpressionStatement	"gen_window_check3 ( dc , RRRN_R , RRRN_S , RRRN_T )"	3295:8:58241:58286	2477630	48	True				
ANR	2484538	CallExpression	"gen_window_check3 ( dc , RRRN_R , RRRN_S , RRRN_T )"		2477630	0					
ANR	2484539	Callee	gen_window_check3		2477630	0					
ANR	2484540	Identifier	gen_window_check3		2477630	0					
ANR	2484541	ArgumentList	dc		2477630	1					
ANR	2484542	Argument	dc		2477630	0					
ANR	2484543	Identifier	dc		2477630	0					
ANR	2484544	Argument	RRRN_R		2477630	1					
ANR	2484545	Identifier	RRRN_R		2477630	0					
ANR	2484546	Argument	RRRN_S		2477630	2					
ANR	2484547	Identifier	RRRN_S		2477630	0					
ANR	2484548	Argument	RRRN_T		2477630	3					
ANR	2484549	Identifier	RRRN_T		2477630	0					
ANR	2484550	ExpressionStatement	"tcg_gen_add_i32 ( cpu_R [ RRRN_R ] , cpu_R [ RRRN_S ] , cpu_R [ RRRN_T ] )"	3297:8:58297:58357	2477630	49	True				
ANR	2484551	CallExpression	"tcg_gen_add_i32 ( cpu_R [ RRRN_R ] , cpu_R [ RRRN_S ] , cpu_R [ RRRN_T ] )"		2477630	0					
ANR	2484552	Callee	tcg_gen_add_i32		2477630	0					
ANR	2484553	Identifier	tcg_gen_add_i32		2477630	0					
ANR	2484554	ArgumentList	cpu_R [ RRRN_R ]		2477630	1					
ANR	2484555	Argument	cpu_R [ RRRN_R ]		2477630	0					
ANR	2484556	ArrayIndexing	cpu_R [ RRRN_R ]		2477630	0					
ANR	2484557	Identifier	cpu_R		2477630	0					
ANR	2484558	Identifier	RRRN_R		2477630	1					
ANR	2484559	Argument	cpu_R [ RRRN_S ]		2477630	1					
ANR	2484560	ArrayIndexing	cpu_R [ RRRN_S ]		2477630	0					
ANR	2484561	Identifier	cpu_R		2477630	0					
ANR	2484562	Identifier	RRRN_S		2477630	1					
ANR	2484563	Argument	cpu_R [ RRRN_T ]		2477630	2					
ANR	2484564	ArrayIndexing	cpu_R [ RRRN_T ]		2477630	0					
ANR	2484565	Identifier	cpu_R		2477630	0					
ANR	2484566	Identifier	RRRN_T		2477630	1					
ANR	2484567	BreakStatement	break ;	3299:8:58368:58373	2477630	50	True				
ANR	2484568	Label	case 11 :	3303:4:58382:58389	2477630	51	True				
ANR	2484569	ExpressionStatement	"gen_window_check2 ( dc , RRRN_R , RRRN_S )"	3305:8:58412:58449	2477630	52	True				
ANR	2484570	CallExpression	"gen_window_check2 ( dc , RRRN_R , RRRN_S )"		2477630	0					
ANR	2484571	Callee	gen_window_check2		2477630	0					
ANR	2484572	Identifier	gen_window_check2		2477630	0					
ANR	2484573	ArgumentList	dc		2477630	1					
ANR	2484574	Argument	dc		2477630	0					
ANR	2484575	Identifier	dc		2477630	0					
ANR	2484576	Argument	RRRN_R		2477630	1					
ANR	2484577	Identifier	RRRN_R		2477630	0					
ANR	2484578	Argument	RRRN_S		2477630	2					
ANR	2484579	Identifier	RRRN_S		2477630	0					
ANR	2484580	ExpressionStatement	"tcg_gen_addi_i32 ( cpu_R [ RRRN_R ] , cpu_R [ RRRN_S ] , RRRN_T ? RRRN_T : - 1 )"	3307:8:58460:58528	2477630	53	True				
ANR	2484581	CallExpression	"tcg_gen_addi_i32 ( cpu_R [ RRRN_R ] , cpu_R [ RRRN_S ] , RRRN_T ? RRRN_T : - 1 )"		2477630	0					
ANR	2484582	Callee	tcg_gen_addi_i32		2477630	0					
ANR	2484583	Identifier	tcg_gen_addi_i32		2477630	0					
ANR	2484584	ArgumentList	cpu_R [ RRRN_R ]		2477630	1					
ANR	2484585	Argument	cpu_R [ RRRN_R ]		2477630	0					
ANR	2484586	ArrayIndexing	cpu_R [ RRRN_R ]		2477630	0					
ANR	2484587	Identifier	cpu_R		2477630	0					
ANR	2484588	Identifier	RRRN_R		2477630	1					
ANR	2484589	Argument	cpu_R [ RRRN_S ]		2477630	1					
ANR	2484590	ArrayIndexing	cpu_R [ RRRN_S ]		2477630	0					
ANR	2484591	Identifier	cpu_R		2477630	0					
ANR	2484592	Identifier	RRRN_S		2477630	1					
ANR	2484593	Argument	RRRN_T ? RRRN_T : - 1		2477630	2					
ANR	2484594	ConditionalExpression	RRRN_T ? RRRN_T : - 1		2477630	0					
ANR	2484595	Condition	RRRN_T		2477630	0					
ANR	2484596	Identifier	RRRN_T		2477630	0					
ANR	2484597	Identifier	RRRN_T		2477630	1					
ANR	2484598	UnaryOperationExpression	- 1		2477630	2					
ANR	2484599	UnaryOperator	-		2477630	0					
ANR	2484600	PrimaryExpression	1		2477630	1					
ANR	2484601	BreakStatement	break ;	3309:8:58539:58544	2477630	54	True				
ANR	2484602	Label	case 12 :	3313:4:58553:58560	2477630	55	True				
ANR	2484603	ExpressionStatement	"gen_window_check1 ( dc , RRRN_S )"	3315:8:58580:58609	2477630	56	True				
ANR	2484604	CallExpression	"gen_window_check1 ( dc , RRRN_S )"		2477630	0					
ANR	2484605	Callee	gen_window_check1		2477630	0					
ANR	2484606	Identifier	gen_window_check1		2477630	0					
ANR	2484607	ArgumentList	dc		2477630	1					
ANR	2484608	Argument	dc		2477630	0					
ANR	2484609	Identifier	dc		2477630	0					
ANR	2484610	Argument	RRRN_S		2477630	1					
ANR	2484611	Identifier	RRRN_S		2477630	0					
ANR	2484612	IfStatement	if ( RRRN_T < 8 )		2477630	57					
ANR	2484613	Condition	RRRN_T < 8	3317:12:58624:58633	2477630	0	True				
ANR	2484614	RelationalExpression	RRRN_T < 8		2477630	0		<			
ANR	2484615	Identifier	RRRN_T		2477630	0					
ANR	2484616	PrimaryExpression	8		2477630	1					
ANR	2484617	CompoundStatement		3315:24:58586:58586	2477630	1					
ANR	2484618	ExpressionStatement	"tcg_gen_movi_i32 ( cpu_R [ RRRN_S ] , RRRN_R | ( RRRN_T << 4 ) | ( ( RRRN_T & 6 ) == 6 ? 0xffffff80 : 0 ) )"	3319:12:58663:58799	2477630	0	True				
ANR	2484619	CallExpression	"tcg_gen_movi_i32 ( cpu_R [ RRRN_S ] , RRRN_R | ( RRRN_T << 4 ) | ( ( RRRN_T & 6 ) == 6 ? 0xffffff80 : 0 ) )"		2477630	0					
ANR	2484620	Callee	tcg_gen_movi_i32		2477630	0					
ANR	2484621	Identifier	tcg_gen_movi_i32		2477630	0					
ANR	2484622	ArgumentList	cpu_R [ RRRN_S ]		2477630	1					
ANR	2484623	Argument	cpu_R [ RRRN_S ]		2477630	0					
ANR	2484624	ArrayIndexing	cpu_R [ RRRN_S ]		2477630	0					
ANR	2484625	Identifier	cpu_R		2477630	0					
ANR	2484626	Identifier	RRRN_S		2477630	1					
ANR	2484627	Argument	RRRN_R | ( RRRN_T << 4 ) | ( ( RRRN_T & 6 ) == 6 ? 0xffffff80 : 0 )		2477630	1					
ANR	2484628	InclusiveOrExpression	RRRN_R | ( RRRN_T << 4 ) | ( ( RRRN_T & 6 ) == 6 ? 0xffffff80 : 0 )		2477630	0		|			
ANR	2484629	Identifier	RRRN_R		2477630	0					
ANR	2484630	InclusiveOrExpression	( RRRN_T << 4 ) | ( ( RRRN_T & 6 ) == 6 ? 0xffffff80 : 0 )		2477630	1		|			
ANR	2484631	ShiftExpression	RRRN_T << 4		2477630	0		<<			
ANR	2484632	Identifier	RRRN_T		2477630	0					
ANR	2484633	PrimaryExpression	4		2477630	1					
ANR	2484634	ConditionalExpression	( RRRN_T & 6 ) == 6 ? 0xffffff80 : 0		2477630	1					
ANR	2484635	Condition	( RRRN_T & 6 ) == 6		2477630	0					
ANR	2484636	EqualityExpression	( RRRN_T & 6 ) == 6		2477630	0		==			
ANR	2484637	BitAndExpression	RRRN_T & 6		2477630	0		&			
ANR	2484638	Identifier	RRRN_T		2477630	0					
ANR	2484639	PrimaryExpression	6		2477630	1					
ANR	2484640	PrimaryExpression	6		2477630	1					
ANR	2484641	PrimaryExpression	0xffffff80		2477630	1					
ANR	2484642	PrimaryExpression	0		2477630	2					
ANR	2484643	ElseStatement	else		2477630	0					
ANR	2484644	CompoundStatement		3325:12:58806:58862	2477630	0					
ANR	2484645	IdentifierDeclStatement	TCGCond eq_ne = ( RRRN_T & 4 ) ? TCG_COND_NE : TCG_COND_EQ ;	3327:12:58856:58912	2477630	0	True				
ANR	2484646	IdentifierDecl	eq_ne = ( RRRN_T & 4 ) ? TCG_COND_NE : TCG_COND_EQ		2477630	0					
ANR	2484647	IdentifierDeclType	TCGCond		2477630	0					
ANR	2484648	Identifier	eq_ne		2477630	1					
ANR	2484649	AssignmentExpression	eq_ne = ( RRRN_T & 4 ) ? TCG_COND_NE : TCG_COND_EQ		2477630	2		=			
ANR	2484650	Identifier	eq_ne		2477630	0					
ANR	2484651	ConditionalExpression	( RRRN_T & 4 ) ? TCG_COND_NE : TCG_COND_EQ		2477630	1					
ANR	2484652	Condition	RRRN_T & 4		2477630	0					
ANR	2484653	BitAndExpression	RRRN_T & 4		2477630	0		&			
ANR	2484654	Identifier	RRRN_T		2477630	0					
ANR	2484655	PrimaryExpression	4		2477630	1					
ANR	2484656	Identifier	TCG_COND_NE		2477630	1					
ANR	2484657	Identifier	TCG_COND_EQ		2477630	2					
ANR	2484658	ExpressionStatement	"gen_brcondi ( dc , eq_ne , cpu_R [ RRRN_S ] , 0 , 4 + ( RRRN_R | ( ( RRRN_T & 3 ) << 4 ) ) )"	3331:12:58929:59026	2477630	1	True				
ANR	2484659	CallExpression	"gen_brcondi ( dc , eq_ne , cpu_R [ RRRN_S ] , 0 , 4 + ( RRRN_R | ( ( RRRN_T & 3 ) << 4 ) ) )"		2477630	0					
ANR	2484660	Callee	gen_brcondi		2477630	0					
ANR	2484661	Identifier	gen_brcondi		2477630	0					
ANR	2484662	ArgumentList	dc		2477630	1					
ANR	2484663	Argument	dc		2477630	0					
ANR	2484664	Identifier	dc		2477630	0					
ANR	2484665	Argument	eq_ne		2477630	1					
ANR	2484666	Identifier	eq_ne		2477630	0					
ANR	2484667	Argument	cpu_R [ RRRN_S ]		2477630	2					
ANR	2484668	ArrayIndexing	cpu_R [ RRRN_S ]		2477630	0					
ANR	2484669	Identifier	cpu_R		2477630	0					
ANR	2484670	Identifier	RRRN_S		2477630	1					
ANR	2484671	Argument	0		2477630	3					
ANR	2484672	PrimaryExpression	0		2477630	0					
ANR	2484673	Argument	4 + ( RRRN_R | ( ( RRRN_T & 3 ) << 4 ) )		2477630	4					
ANR	2484674	AdditiveExpression	4 + ( RRRN_R | ( ( RRRN_T & 3 ) << 4 ) )		2477630	0		+			
ANR	2484675	PrimaryExpression	4		2477630	0					
ANR	2484676	InclusiveOrExpression	RRRN_R | ( ( RRRN_T & 3 ) << 4 )		2477630	1		|			
ANR	2484677	Identifier	RRRN_R		2477630	0					
ANR	2484678	ShiftExpression	( RRRN_T & 3 ) << 4		2477630	1		<<			
ANR	2484679	BitAndExpression	RRRN_T & 3		2477630	0		&			
ANR	2484680	Identifier	RRRN_T		2477630	0					
ANR	2484681	PrimaryExpression	3		2477630	1					
ANR	2484682	PrimaryExpression	4		2477630	1					
ANR	2484683	BreakStatement	break ;	3337:8:59048:59053	2477630	58	True				
ANR	2484684	Label	case 13 :	3341:4:59062:59069	2477630	59	True				
ANR	2484685	SwitchStatement	switch ( RRRN_R )		2477630	60					
ANR	2484686	Condition	RRRN_R	3343:16:59097:59102	2477630	0	True				
ANR	2484687	Identifier	RRRN_R		2477630	0					
ANR	2484688	CompoundStatement		3341:24:59055:59055	2477630	1					
ANR	2484689	Label	case 0 :	3345:8:59116:59122	2477630	0	True				
ANR	2484690	ExpressionStatement	"gen_window_check2 ( dc , RRRN_S , RRRN_T )"	3347:12:59148:59185	2477630	1	True				
ANR	2484691	CallExpression	"gen_window_check2 ( dc , RRRN_S , RRRN_T )"		2477630	0					
ANR	2484692	Callee	gen_window_check2		2477630	0					
ANR	2484693	Identifier	gen_window_check2		2477630	0					
ANR	2484694	ArgumentList	dc		2477630	1					
ANR	2484695	Argument	dc		2477630	0					
ANR	2484696	Identifier	dc		2477630	0					
ANR	2484697	Argument	RRRN_S		2477630	1					
ANR	2484698	Identifier	RRRN_S		2477630	0					
ANR	2484699	Argument	RRRN_T		2477630	2					
ANR	2484700	Identifier	RRRN_T		2477630	0					
ANR	2484701	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRRN_T ] , cpu_R [ RRRN_S ] )"	3349:12:59200:59245	2477630	2	True				
ANR	2484702	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRRN_T ] , cpu_R [ RRRN_S ] )"		2477630	0					
ANR	2484703	Callee	tcg_gen_mov_i32		2477630	0					
ANR	2484704	Identifier	tcg_gen_mov_i32		2477630	0					
ANR	2484705	ArgumentList	cpu_R [ RRRN_T ]		2477630	1					
ANR	2484706	Argument	cpu_R [ RRRN_T ]		2477630	0					
ANR	2484707	ArrayIndexing	cpu_R [ RRRN_T ]		2477630	0					
ANR	2484708	Identifier	cpu_R		2477630	0					
ANR	2484709	Identifier	RRRN_T		2477630	1					
ANR	2484710	Argument	cpu_R [ RRRN_S ]		2477630	1					
ANR	2484711	ArrayIndexing	cpu_R [ RRRN_S ]		2477630	0					
ANR	2484712	Identifier	cpu_R		2477630	0					
ANR	2484713	Identifier	RRRN_S		2477630	1					
ANR	2484714	BreakStatement	break ;	3351:12:59260:59265	2477630	3	True				
ANR	2484715	Label	case 15 :	3355:8:59278:59285	2477630	4	True				
ANR	2484716	SwitchStatement	switch ( RRRN_T )		2477630	5					
ANR	2484717	Condition	RRRN_T	3357:20:59315:59320	2477630	0	True				
ANR	2484718	Identifier	RRRN_T		2477630	0					
ANR	2484719	CompoundStatement		3355:28:59273:59273	2477630	1					
ANR	2484720	Label	case 0 :	3359:12:59338:59344	2477630	0	True				
ANR	2484721	ExpressionStatement	"gen_jump ( dc , cpu_R [ 0 ] )"	3361:16:59374:59396	2477630	1	True				
ANR	2484722	CallExpression	"gen_jump ( dc , cpu_R [ 0 ] )"		2477630	0					
ANR	2484723	Callee	gen_jump		2477630	0					
ANR	2484724	Identifier	gen_jump		2477630	0					
ANR	2484725	ArgumentList	dc		2477630	1					
ANR	2484726	Argument	dc		2477630	0					
ANR	2484727	Identifier	dc		2477630	0					
ANR	2484728	Argument	cpu_R [ 0 ]		2477630	1					
ANR	2484729	ArrayIndexing	cpu_R [ 0 ]		2477630	0					
ANR	2484730	Identifier	cpu_R		2477630	0					
ANR	2484731	PrimaryExpression	0		2477630	1					
ANR	2484732	BreakStatement	break ;	3363:16:59415:59420	2477630	2	True				
ANR	2484733	Label	case 1 :	3367:12:59437:59443	2477630	3	True				
ANR	2484734	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	3369:16:59474:59517	2477630	4	True				
ANR	2484735	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2477630	0					
ANR	2484736	Callee	HAS_OPTION		2477630	0					
ANR	2484737	Identifier	HAS_OPTION		2477630	0					
ANR	2484738	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2477630	1					
ANR	2484739	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2477630	0					
ANR	2484740	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2477630	0					
ANR	2484741	CompoundStatement		3371:20:59509:59545	2477630	5					
ANR	2484742	IdentifierDeclStatement	TCGv_i32 tmp = tcg_const_i32 ( dc -> pc ) ;	3373:20:59559:59595	2477630	0	True				
ANR	2484743	IdentifierDecl	tmp = tcg_const_i32 ( dc -> pc )		2477630	0					
ANR	2484744	IdentifierDeclType	TCGv_i32		2477630	0					
ANR	2484745	Identifier	tmp		2477630	1					
ANR	2484746	AssignmentExpression	tmp = tcg_const_i32 ( dc -> pc )		2477630	2		=			
ANR	2484747	Identifier	tmp		2477630	0					
ANR	2484748	CallExpression	tcg_const_i32 ( dc -> pc )		2477630	1					
ANR	2484749	Callee	tcg_const_i32		2477630	0					
ANR	2484750	Identifier	tcg_const_i32		2477630	0					
ANR	2484751	ArgumentList	dc -> pc		2477630	1					
ANR	2484752	Argument	dc -> pc		2477630	0					
ANR	2484753	PtrMemberAccess	dc -> pc		2477630	0					
ANR	2484754	Identifier	dc		2477630	0					
ANR	2484755	Identifier	pc		2477630	1					
ANR	2484756	ExpressionStatement	gen_advance_ccount ( dc )	3375:20:59618:59640	2477630	1	True				
ANR	2484757	CallExpression	gen_advance_ccount ( dc )		2477630	0					
ANR	2484758	Callee	gen_advance_ccount		2477630	0					
ANR	2484759	Identifier	gen_advance_ccount		2477630	0					
ANR	2484760	ArgumentList	dc		2477630	1					
ANR	2484761	Argument	dc		2477630	0					
ANR	2484762	Identifier	dc		2477630	0					
ANR	2484763	ExpressionStatement	"gen_helper_retw ( tmp , tmp )"	3377:20:59663:59688	2477630	2	True				
ANR	2484764	CallExpression	"gen_helper_retw ( tmp , tmp )"		2477630	0					
ANR	2484765	Callee	gen_helper_retw		2477630	0					
ANR	2484766	Identifier	gen_helper_retw		2477630	0					
ANR	2484767	ArgumentList	tmp		2477630	1					
ANR	2484768	Argument	tmp		2477630	0					
ANR	2484769	Identifier	tmp		2477630	0					
ANR	2484770	Argument	tmp		2477630	1					
ANR	2484771	Identifier	tmp		2477630	0					
ANR	2484772	ExpressionStatement	"gen_jump ( dc , tmp )"	3379:20:59711:59728	2477630	3	True				
ANR	2484773	CallExpression	"gen_jump ( dc , tmp )"		2477630	0					
ANR	2484774	Callee	gen_jump		2477630	0					
ANR	2484775	Identifier	gen_jump		2477630	0					
ANR	2484776	ArgumentList	dc		2477630	1					
ANR	2484777	Argument	dc		2477630	0					
ANR	2484778	Identifier	dc		2477630	0					
ANR	2484779	Argument	tmp		2477630	1					
ANR	2484780	Identifier	tmp		2477630	0					
ANR	2484781	ExpressionStatement	tcg_temp_free ( tmp )	3381:20:59751:59769	2477630	4	True				
ANR	2484782	CallExpression	tcg_temp_free ( tmp )		2477630	0					
ANR	2484783	Callee	tcg_temp_free		2477630	0					
ANR	2484784	Identifier	tcg_temp_free		2477630	0					
ANR	2484785	ArgumentList	tmp		2477630	1					
ANR	2484786	Argument	tmp		2477630	0					
ANR	2484787	Identifier	tmp		2477630	0					
ANR	2484788	BreakStatement	break ;	3385:16:59807:59812	2477630	6	True				
ANR	2484789	Label	case 2 :	3389:12:59829:59835	2477630	7	True				
ANR	2484790	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_DEBUG )	3391:16:59867:59898	2477630	8	True				
ANR	2484791	CallExpression	HAS_OPTION ( XTENSA_OPTION_DEBUG )		2477630	0					
ANR	2484792	Callee	HAS_OPTION		2477630	0					
ANR	2484793	Identifier	HAS_OPTION		2477630	0					
ANR	2484794	ArgumentList	XTENSA_OPTION_DEBUG		2477630	1					
ANR	2484795	Argument	XTENSA_OPTION_DEBUG		2477630	0					
ANR	2484796	Identifier	XTENSA_OPTION_DEBUG		2477630	0					
ANR	2484797	IfStatement	if ( dc -> debug )		2477630	9					
ANR	2484798	Condition	dc -> debug	3393:20:59921:59929	2477630	0	True				
ANR	2484799	PtrMemberAccess	dc -> debug		2477630	0					
ANR	2484800	Identifier	dc		2477630	0					
ANR	2484801	Identifier	debug		2477630	1					
ANR	2484802	CompoundStatement		3391:31:59882:59882	2477630	1					
ANR	2484803	ExpressionStatement	"gen_debug_exception ( dc , DEBUGCAUSE_BN )"	3395:20:59955:59993	2477630	0	True				
ANR	2484804	CallExpression	"gen_debug_exception ( dc , DEBUGCAUSE_BN )"		2477630	0					
ANR	2484805	Callee	gen_debug_exception		2477630	0					
ANR	2484806	Identifier	gen_debug_exception		2477630	0					
ANR	2484807	ArgumentList	dc		2477630	1					
ANR	2484808	Argument	dc		2477630	0					
ANR	2484809	Identifier	dc		2477630	0					
ANR	2484810	Argument	DEBUGCAUSE_BN		2477630	1					
ANR	2484811	Identifier	DEBUGCAUSE_BN		2477630	0					
ANR	2484812	BreakStatement	break ;	3399:16:60031:60036	2477630	10	True				
ANR	2484813	Label	case 3 :	3403:12:60053:60059	2477630	11	True				
ANR	2484814	BreakStatement	break ;	3405:16:60089:60094	2477630	12	True				
ANR	2484815	Label	case 6 :	3409:12:60111:60117	2477630	13	True				
ANR	2484816	ExpressionStatement	"gen_exception_cause ( dc , ILLEGAL_INSTRUCTION_CAUSE )"	3411:16:60147:60197	2477630	14	True				
ANR	2484817	CallExpression	"gen_exception_cause ( dc , ILLEGAL_INSTRUCTION_CAUSE )"		2477630	0					
ANR	2484818	Callee	gen_exception_cause		2477630	0					
ANR	2484819	Identifier	gen_exception_cause		2477630	0					
ANR	2484820	ArgumentList	dc		2477630	1					
ANR	2484821	Argument	dc		2477630	0					
ANR	2484822	Identifier	dc		2477630	0					
ANR	2484823	Argument	ILLEGAL_INSTRUCTION_CAUSE		2477630	1					
ANR	2484824	Identifier	ILLEGAL_INSTRUCTION_CAUSE		2477630	0					
ANR	2484825	BreakStatement	break ;	3413:16:60216:60221	2477630	15	True				
ANR	2484826	Label	default :	3417:12:60238:60245	2477630	16	True				
ANR	2484827	Identifier	default		2477630	0					
ANR	2484828	ExpressionStatement	RESERVED ( )	3419:16:60277:60287	2477630	17	True				
ANR	2484829	CallExpression	RESERVED ( )		2477630	0					
ANR	2484830	Callee	RESERVED		2477630	0					
ANR	2484831	Identifier	RESERVED		2477630	0					
ANR	2484832	ArgumentList			2477630	1					
ANR	2484833	BreakStatement	break ;	3421:16:60306:60311	2477630	18	True				
ANR	2484834	BreakStatement	break ;	3425:12:60341:60346	2477630	6	True				
ANR	2484835	Label	default :	3429:8:60359:60366	2477630	7	True				
ANR	2484836	Identifier	default		2477630	0					
ANR	2484837	ExpressionStatement	RESERVED ( )	3431:12:60394:60404	2477630	8	True				
ANR	2484838	CallExpression	RESERVED ( )		2477630	0					
ANR	2484839	Callee	RESERVED		2477630	0					
ANR	2484840	Identifier	RESERVED		2477630	0					
ANR	2484841	ArgumentList			2477630	1					
ANR	2484842	BreakStatement	break ;	3433:12:60419:60424	2477630	9	True				
ANR	2484843	BreakStatement	break ;	3437:8:60446:60451	2477630	61	True				
ANR	2484844	Label	default :	3441:4:60460:60467	2477630	62	True				
ANR	2484845	Identifier	default		2477630	0					
ANR	2484846	ExpressionStatement	RESERVED ( )	3443:8:60491:60501	2477630	63	True				
ANR	2484847	CallExpression	RESERVED ( )		2477630	0					
ANR	2484848	Callee	RESERVED		2477630	0					
ANR	2484849	Identifier	RESERVED		2477630	0					
ANR	2484850	ArgumentList			2477630	1					
ANR	2484851	BreakStatement	break ;	3445:8:60512:60517	2477630	64	True				
ANR	2484852	ExpressionStatement	"gen_check_loop_end ( dc , 0 )"	3451:4:60533:60558	2477630	329	True				
ANR	2484853	CallExpression	"gen_check_loop_end ( dc , 0 )"		2477630	0					
ANR	2484854	Callee	gen_check_loop_end		2477630	0					
ANR	2484855	Identifier	gen_check_loop_end		2477630	0					
ANR	2484856	ArgumentList	dc		2477630	1					
ANR	2484857	Argument	dc		2477630	0					
ANR	2484858	Identifier	dc		2477630	0					
ANR	2484859	Argument	0		2477630	1					
ANR	2484860	PrimaryExpression	0		2477630	0					
ANR	2484861	ExpressionStatement	dc -> pc = dc -> next_pc	3453:4:60565:60585	2477630	330	True				
ANR	2484862	AssignmentExpression	dc -> pc = dc -> next_pc		2477630	0		=			
ANR	2484863	PtrMemberAccess	dc -> pc		2477630	0					
ANR	2484864	Identifier	dc		2477630	0					
ANR	2484865	Identifier	pc		2477630	1					
ANR	2484866	PtrMemberAccess	dc -> next_pc		2477630	1					
ANR	2484867	Identifier	dc		2477630	0					
ANR	2484868	Identifier	next_pc		2477630	1					
ANR	2484869	ReturnStatement	return ;	3457:4:60594:60600	2477630	331	True				
ANR	2484870	Label	invalid_opcode :	3461:0:60605:60619	2477630	332	True				
ANR	2484871	Identifier	invalid_opcode		2477630	0					
ANR	2484872	ExpressionStatement	"qemu_log ( ""INVALID(pc = %08x)\\n"" , dc -> pc )"	3463:4:60626:60666	2477630	333	True				
ANR	2484873	CallExpression	"qemu_log ( ""INVALID(pc = %08x)\\n"" , dc -> pc )"		2477630	0					
ANR	2484874	Callee	qemu_log		2477630	0					
ANR	2484875	Identifier	qemu_log		2477630	0					
ANR	2484876	ArgumentList	"""INVALID(pc = %08x)\\n"""		2477630	1					
ANR	2484877	Argument	"""INVALID(pc = %08x)\\n"""		2477630	0					
ANR	2484878	PrimaryExpression	"""INVALID(pc = %08x)\\n"""		2477630	0					
ANR	2484879	Argument	dc -> pc		2477630	1					
ANR	2484880	PtrMemberAccess	dc -> pc		2477630	0					
ANR	2484881	Identifier	dc		2477630	0					
ANR	2484882	Identifier	pc		2477630	1					
ANR	2484883	ExpressionStatement	"gen_exception_cause ( dc , ILLEGAL_INSTRUCTION_CAUSE )"	3465:4:60673:60723	2477630	334	True				
ANR	2484884	CallExpression	"gen_exception_cause ( dc , ILLEGAL_INSTRUCTION_CAUSE )"		2477630	0					
ANR	2484885	Callee	gen_exception_cause		2477630	0					
ANR	2484886	Identifier	gen_exception_cause		2477630	0					
ANR	2484887	ArgumentList	dc		2477630	1					
ANR	2484888	Argument	dc		2477630	0					
ANR	2484889	Identifier	dc		2477630	0					
ANR	2484890	Argument	ILLEGAL_INSTRUCTION_CAUSE		2477630	1					
ANR	2484891	Identifier	ILLEGAL_INSTRUCTION_CAUSE		2477630	0					
ANR	2484892	Statement	undef	3467:1:60727:60731	2477630	335	True				
ANR	2484893	Statement	HAS_OPTION	3467:7:60733:60742	2477630	336	True				
ANR	2484894	ReturnType	static void		2477630	1					
ANR	2484895	Identifier	disas_xtensa_insn		2477630	2					
ANR	2484896	ParameterList	DisasContext * dc		2477630	3					
ANR	2484897	Parameter	DisasContext * dc	1:30:30:45	2477630	0	True				
ANR	2484898	ParameterType	DisasContext *		2477630	0					
ANR	2484899	Identifier	dc		2477630	1					
ANR	2484900	CFGEntryNode	ENTRY		2477630		True				
ANR	2484901	CFGExitNode	EXIT		2477630		True				
ANR	2484902	Symbol	RRI8_IMM8		2477630						
ANR	2484903	Symbol	PS		2477630						
ANR	2484904	Symbol	_i64		2477630						
ANR	2484905	Symbol	* st		2477630						
ANR	2484906	Symbol	* cpu_SR		2477630						
ANR	2484907	Symbol	MAC16_UMUL		2477630						
ANR	2484908	Symbol	shift		2477630						
ANR	2484909	Symbol	EPS2		2477630						
ANR	2484910	Symbol	* cpu_R		2477630						
ANR	2484911	Symbol	b0		2477630						
ANR	2484912	Symbol	b1		2477630						
ANR	2484913	Symbol	b2		2477630						
ANR	2484914	Symbol	* WINDOW_START		2477630						
ANR	2484915	Symbol	XTENSA_OPTION_MISC_OP_NSA		2477630						
ANR	2484916	Symbol	MAC16_MULA		2477630						
ANR	2484917	Symbol	* BR		2477630						
ANR	2484918	Symbol	XTENSA_OPTION_32_BIT_IDIV		2477630						
ANR	2484919	Symbol	ACCLO		2477630						
ANR	2484920	Symbol	XTENSA_TBFLAG_LITBASE		2477630						
ANR	2484921	Symbol	EPC1		2477630						
ANR	2484922	Symbol	* * * dc		2477630						
ANR	2484923	Symbol	* dc		2477630						
ANR	2484924	Symbol	BRI8_M		2477630						
ANR	2484925	Symbol	dtlb		2477630						
ANR	2484926	Symbol	tcg_temp_new_i64		2477630						
ANR	2484927	Symbol	DEPC		2477630						
ANR	2484928	Symbol	TCG_COND_EQ		2477630						
ANR	2484929	Symbol	BRI8_S		2477630						
ANR	2484930	Symbol	BRI8_R		2477630						
ANR	2484931	Symbol	* dc -> config		2477630						
ANR	2484932	Symbol	* ACCLO		2477630						
ANR	2484933	Symbol	TCG_COND_LTU		2477630						
ANR	2484934	Symbol	ld_offset		2477630						
ANR	2484935	Symbol	* cpu_UR		2477630						
ANR	2484936	Symbol	tcg_temp_new_i32		2477630						
ANR	2484937	Symbol	BRI12_S		2477630						
ANR	2484938	Symbol	BRI12_M		2477630						
ANR	2484939	Symbol	BR		2477630						
ANR	2484940	Symbol	* RRI8_T		2477630						
ANR	2484941	Symbol	* RRI8_S		2477630						
ANR	2484942	Symbol	* RRI8_R		2477630						
ANR	2484943	Symbol	* RRRN_R		2477630						
ANR	2484944	Symbol	* RRRN_S		2477630						
ANR	2484945	Symbol	* RRRN_T		2477630						
ANR	2484946	Symbol	XTENSA_OPTION_EXCEPTION		2477630						
ANR	2484947	Symbol	xor		2477630						
ANR	2484948	Symbol	st		2477630						
ANR	2484949	Symbol	XTENSA_OPTION_BIT		2477630						
ANR	2484950	Symbol	dc -> tb		2477630						
ANR	2484951	Symbol	label1		2477630						
ANR	2484952	Symbol	OP0		2477630						
ANR	2484953	Symbol	label2		2477630						
ANR	2484954	Symbol	OP2		2477630						
ANR	2484955	Symbol	OP1		2477630						
ANR	2484956	Symbol	CALLX_S		2477630						
ANR	2484957	Symbol	dc -> sar_m32_5bit		2477630						
ANR	2484958	Symbol	r		2477630						
ANR	2484959	Symbol	s		2477630						
ANR	2484960	Symbol	t		2477630						
ANR	2484961	Symbol	CALLX_N		2477630						
ANR	2484962	Symbol	v		2477630						
ANR	2484963	Symbol	CALLX_M		2477630						
ANR	2484964	Symbol	v1		2477630						
ANR	2484965	Symbol	v2		2477630						
ANR	2484966	Symbol	dc		2477630						
ANR	2484967	Symbol	dc -> cring		2477630						
ANR	2484968	Symbol	ILLEGAL_INSTRUCTION_CAUSE		2477630						
ANR	2484969	Symbol	SYSCALL_CAUSE		2477630						
ANR	2484970	Symbol	XTENSA_OPTION_MISC_OP_MINMAX		2477630						
ANR	2484971	Symbol	* SAR		2477630						
ANR	2484972	Symbol	ACCHI		2477630						
ANR	2484973	Symbol	reg		2477630						
ANR	2484974	Symbol	XTENSA_OPTION_COPROCESSOR		2477630						
ANR	2484975	Symbol	dc -> next_pc		2477630						
ANR	2484976	Symbol	res		2477630						
ANR	2484977	Symbol	CALL_N		2477630						
ANR	2484978	Symbol	XTENSA_OPTION_WINDOWED_REGISTER		2477630						
ANR	2484979	Symbol	* * dc -> config		2477630						
ANR	2484980	Symbol	shiftimm		2477630						
ANR	2484981	Symbol	TCG_COND_GEU		2477630						
ANR	2484982	Symbol	opt		2477630						
ANR	2484983	Symbol	XTENSA_OPTION_DEBUG		2477630						
ANR	2484984	Symbol	dc -> config -> ndepc		2477630						
ANR	2484985	Symbol	gen_new_label		2477630						
ANR	2484986	Symbol	shl		2477630						
ANR	2484987	Symbol	st32		2477630						
ANR	2484988	Symbol	dc -> tb -> flags		2477630						
ANR	2484989	Symbol	cpu_pc		2477630						
ANR	2484990	Symbol	* sregnames		2477630						
ANR	2484991	Symbol	LBEG		2477630						
ANR	2484992	Symbol	shr		2477630						
ANR	2484993	Symbol	gen_mac16_m		2477630						
ANR	2484994	Symbol	* cond		2477630						
ANR	2484995	Symbol	uregnames		2477630						
ANR	2484996	Symbol	LEND		2477630						
ANR	2484997	Symbol	* BRI8_R		2477630						
ANR	2484998	Symbol	* BRI8_S		2477630						
ANR	2484999	Symbol	XTENSA_OPTION_CODE_DENSITY		2477630						
ANR	2485000	Symbol	is_m2_sr		2477630						
ANR	2485001	Symbol	mem32		2477630						
ANR	2485002	Symbol	cpu_R		2477630						
ANR	2485003	Symbol	TCG_COND_GE		2477630						
ANR	2485004	Symbol	* BRI8_M		2477630						
ANR	2485005	Symbol	lend		2477630						
ANR	2485006	Symbol	mask		2477630						
ANR	2485007	Symbol	orc		2477630						
ANR	2485008	Symbol	XTENSA_OPTION_HIGH_PRIORITY_INTERRUPT		2477630						
ANR	2485009	Symbol	* RRR_R		2477630						
ANR	2485010	Symbol	XTENSA_OPTION_FP_COPROCESSOR		2477630						
ANR	2485011	Symbol	false		2477630						
ANR	2485012	Symbol	XTENSA_OPTION_MAC16		2477630						
ANR	2485013	Symbol	BRI8_IMM8_SE		2477630						
ANR	2485014	Symbol	TCG_COND_GT		2477630						
ANR	2485015	Symbol	label		2477630						
ANR	2485016	Symbol	XTENSA_OPTION_16_BIT_IMUL		2477630						
ANR	2485017	Symbol	dc -> sar_5bit		2477630						
ANR	2485018	Symbol	* RRR_S		2477630						
ANR	2485019	Symbol	* RRR_T		2477630						
ANR	2485020	Symbol	* RRR_Y		2477630						
ANR	2485021	Symbol	* RRR_W		2477630						
ANR	2485022	Symbol	* RRR_X		2477630						
ANR	2485023	Symbol	cpu_SR		2477630						
ANR	2485024	Symbol	cond		2477630						
ANR	2485025	Symbol	type		2477630						
ANR	2485026	Symbol	bit		2477630						
ANR	2485027	Symbol	DEBUGCAUSE_BN		2477630						
ANR	2485028	Symbol	cpu_env		2477630						
ANR	2485029	Symbol	DEBUGCAUSE_BI		2477630						
ANR	2485030	Symbol	INTEGER_DIVIDE_BY_ZERO_CAUSE		2477630						
ANR	2485031	Symbol	tmp		2477630						
ANR	2485032	Symbol	dc -> ring		2477630						
ANR	2485033	Symbol	* B4CONST		2477630						
ANR	2485034	Symbol	BRI12_IMM12_SE		2477630						
ANR	2485035	Symbol	~PS_EXCM		2477630						
ANR	2485036	Symbol	TCG_COND_NE		2477630						
ANR	2485037	Symbol	* OP2		2477630						
ANR	2485038	Symbol	* uregnames		2477630						
ANR	2485039	Symbol	res64		2477630						
ANR	2485040	Symbol	* WINDOW_BASE		2477630						
ANR	2485041	Symbol	tcg_const_i32		2477630						
ANR	2485042	Symbol	is_m1_sr		2477630						
ANR	2485043	Symbol	andc		2477630						
ANR	2485044	Symbol	XTENSA_OPTION_32_BIT_IMUL		2477630						
ANR	2485045	Symbol	dc -> debug		2477630						
ANR	2485046	Symbol	* MR		2477630						
ANR	2485047	Symbol	maskimm		2477630						
ANR	2485048	Symbol	dc -> litbase		2477630						
ANR	2485049	Symbol	XTENSA_OPTION_INTERRUPT		2477630						
ANR	2485050	Symbol	ldub_code		2477630						
ANR	2485051	Symbol	* dc -> tb		2477630						
ANR	2485052	Symbol	dc -> config -> nlevel		2477630						
ANR	2485053	Symbol	* dc -> config -> ndepc		2477630						
ANR	2485054	Symbol	* LBEG		2477630						
ANR	2485055	Symbol	ld32u		2477630						
ANR	2485056	Symbol	m1		2477630						
ANR	2485057	Symbol	* B4CONSTU		2477630						
ANR	2485058	Symbol	semihosting_enabled		2477630						
ANR	2485059	Symbol	m2		2477630						
ANR	2485060	Symbol	TCG_COND_LE		2477630						
ANR	2485061	Symbol	__LINE__		2477630						
ANR	2485062	Symbol	~PS_INTLEVEL		2477630						
ANR	2485063	Symbol	~3		2477630						
ANR	2485064	Symbol	TCG_COND_LT		2477630						
ANR	2485065	Symbol	XTENSA_OPTION_MISC_OP_CLAMPS		2477630						
ANR	2485066	Symbol	XTENSA_OPTION_LOOP		2477630						
ANR	2485067	Symbol	XTENSA_OPTION_BOOLEAN		2477630						
ANR	2485068	Symbol	sregnames		2477630						
ANR	2485069	Symbol	B4CONSTU		2477630						
ANR	2485070	Symbol	WINDOW_START		2477630						
ANR	2485071	Symbol	RSR_SR		2477630						
ANR	2485072	Symbol	XTENSA_OPTION_MISC_OP_SEXT		2477630						
ANR	2485073	Symbol	XTENSA_OPTION_REGION_TRANSLATION		2477630						
ANR	2485074	Symbol	option_bits_enabled		2477630						
ANR	2485075	Symbol	MR		2477630						
ANR	2485076	Symbol	LCOUNT		2477630						
ANR	2485077	Symbol	__FILE__		2477630						
ANR	2485078	Symbol	* PS		2477630						
ANR	2485079	Symbol	dc -> config		2477630						
ANR	2485080	Symbol	CALL_OFFSET_SE		2477630						
ANR	2485081	Symbol	BRI12_IMM12		2477630						
ANR	2485082	Symbol	XTENSA_OPTION_REGION_PROTECTION		2477630						
ANR	2485083	Symbol	true		2477630						
ANR	2485084	Symbol	* ACCHI		2477630						
ANR	2485085	Symbol	B4CONST		2477630						
ANR	2485086	Symbol	* RSR_SR		2477630						
ANR	2485087	Symbol	XTENSA_OPTION_MMU		2477630						
ANR	2485088	Symbol	MAC16_MUL		2477630						
ANR	2485089	Symbol	RRR_W		2477630						
ANR	2485090	Symbol	RRR_X		2477630						
ANR	2485091	Symbol	cpu_UR		2477630						
ANR	2485092	Symbol	SAR		2477630						
ANR	2485093	Symbol	RRR_Y		2477630						
ANR	2485094	Symbol	RRRN_T		2477630						
ANR	2485095	Symbol	* CALLX_S		2477630						
ANR	2485096	Symbol	RRRN_S		2477630						
ANR	2485097	Symbol	imm		2477630						
ANR	2485098	Symbol	vaddr		2477630						
ANR	2485099	Symbol	RRR_S		2477630						
ANR	2485100	Symbol	tmp1		2477630						
ANR	2485101	Symbol	RRR_T		2477630						
ANR	2485102	Symbol	tmp2		2477630						
ANR	2485103	Symbol	RRR_R		2477630						
ANR	2485104	Symbol	dc -> pc		2477630						
ANR	2485105	Symbol	RI16_IMM16		2477630						
ANR	2485106	Symbol	and		2477630						
ANR	2485107	Symbol	RRRN_R		2477630						
ANR	2485108	Symbol	addr		2477630						
ANR	2485109	Symbol	* EPC1		2477630						
ANR	2485110	Symbol	op		2477630						
ANR	2485111	Symbol	or		2477630						
ANR	2485112	Symbol	* DEPC		2477630						
ANR	2485113	Symbol	sar		2477630						
ANR	2485114	Symbol	_i32		2477630						
ANR	2485115	Symbol	* LCOUNT		2477630						
ANR	2485116	Symbol	* * dc		2477630						
ANR	2485117	Symbol	XTENSA_OPTION_32_BIT_IMUL_HIGH		2477630						
ANR	2485118	Symbol	TCG_COND_LEU		2477630						
ANR	2485119	Symbol	eq_ne		2477630						
ANR	2485120	Symbol	WINDOW_BASE		2477630						
ANR	2485121	Symbol	* EPS2		2477630						
ANR	2485122	Symbol	RRI8_R		2477630						
ANR	2485123	Symbol	RRI8_S		2477630						
ANR	2485124	Symbol	pc		2477630						
ANR	2485125	Symbol	RRI8_T		2477630						
ANR	2485126	Symbol	* BRI12_M		2477630						
ANR	2485127	Symbol	RRI8_IMM8_SE		2477630						
ANR	2485128	Symbol	dc -> sar_m32		2477630						
ANR	2485129	Symbol	* BRI12_S		2477630						
ANR	2485130	Symbol	MAC16_NONE		2477630						
