#NET "ClkxCI" TNM_NET = "ClkxCI";
#TIMESPEC "TS_ClkxCI" = PERIOD "ClkxCI" 10 ns HIGH 50 %;

#PACE: Start of Constraints generated by PACE

#PACE: Start of PACE I/O Pin Assignments

# -------------------- Generic ----------------------- 

NET "AddrxDI<0>"  LOC = "P21"  ; 
NET "AddrxDI<1>"  LOC = "P23"  ; 
NET "AddrxDI<2>"  LOC = "P24"  ; 
NET "AddrxDI<3>"  LOC = "P25"  ; 
NET "AddrxDI<4>"  LOC = "P26"  ; 
NET "AddrxDI<5>"  LOC = "P27"  ; 
NET "AddrxDI<6>"  LOC = "P28"  ; 
NET "AddrxDI<7>"  LOC = "P30"  ; 
NET "AddrxDI<8>"  LOC = "P31"  ; 
NET "AddrxDI<9>"  LOC = "P32"  ; 
NET "AddrxDI<10>"  LOC = "P33"  ; 
NET "AddrxDI<11>"  LOC = "P35"  ; 
NET "AddrxDI<12>"  LOC = "P36"  ; 

NET "ClkxCI"  LOC = "P55"  ; 
NET "CSxBI"  LOC = "P59"  ; 
NET "DataxD<0>"  LOC = "P1"  ; 
NET "DataxD<10>"  LOC = "P13"  ; 
NET "DataxD<11>"  LOC = "P14"  ; 
NET "DataxD<12>"  LOC = "P15"  ; 
NET "DataxD<13>"  LOC = "P17"  ; 
NET "DataxD<14>"  LOC = "P18"  ; 
NET "DataxD<15>"  LOC = "P20"  ; 
NET "DataxD<1>"  LOC = "P2"  ; 
NET "DataxD<2>"  LOC = "P4"  ; 
NET "DataxD<3>"  LOC = "P5"  ; 
NET "DataxD<4>"  LOC = "P6"  ; 
NET "DataxD<5>"  LOC = "P7"  ; 
NET "DataxD<6>"  LOC = "P8"  ; 
NET "DataxD<7>"  LOC = "P10"  ; 
NET "DataxD<8>"  LOC = "P11"  ; 
NET "DataxD<9>"  LOC = "P12"  ; 
NET "WRxBI"  		LOC = "P60"  ; 
NET "RDxBI"  		LOC = "P63"  ; 

# -------------------Test Specific   FOR A CY7C1021 !!!!!!--------------------------- 

NET "SRAM_Addr<0>"  LOC = "P74"  ; 
NET "SRAM_Addr<1>"  LOC = "P77"  ; 
NET "SRAM_Addr<2>"  LOC = "P79"  ; 
NET "SRAM_Addr<3>"  LOC = "P82"  ; 
NET "SRAM_Addr<4>"  LOC = "P84"  ; 
NET "SRAM_Addr<5>"  LOC = "P73"  ; 
NET "SRAM_Addr<6>"  LOC = "P53"  ; 
NET "SRAM_Addr<7>"  LOC = "P51"  ; 
NET "SRAM_Addr<8>"  LOC = "P99"  ; 
NET "SRAM_Addr<9>"  LOC = "P100"  ; 
NET "SRAM_Addr<10>"  LOC = "P102"  ; 
NET "SRAM_Addr<11>"  LOC = "P103"  ; 
NET "SRAM_Addr<12>"  LOC = "P86"  ; 
NET "SRAM_Addr<13>"  LOC = "P87"  ; 
NET "SRAM_Addr<14>"  LOC = "P108"  ; 
NET "SRAM_Addr<15>"  LOC = "P107"  ; 

# different mapping for a CY7C1011
#NET "SRAM_Addr<12>"  LOC = "P104"  ; 
#NET "SRAM_Addr<13>"  LOC = "P86"  ; 
#NET "SRAM_Addr<14>"  LOC = "P87"  ; 
#NET "SRAM_Addr<15>"  LOC = "P108"  ; 
#NET "SRAM_Addr<16>"  LOC = "P107"  ; 
#NET "SRAM_Addr<17>"  LOC = "P85"  ; 

NET "SRAM_Data<0>"  LOC = "P52"  ; 
NET "SRAM_Data<1>"  LOC = "P50"  ; 
NET "SRAM_Data<2>"  LOC = "P46"  ; 
NET "SRAM_Data<3>"  LOC = "P41"  ; 
NET "SRAM_Data<4>"  LOC = "P83"  ; 
NET "SRAM_Data<5>"  LOC = "P80"  ; 
NET "SRAM_Data<6>"  LOC = "P78"  ; 
NET "SRAM_Data<7>"  LOC = "P76"  ; 
NET "SRAM_Data<8>"  LOC = "P98"  ; 
NET "SRAM_Data<9>"  LOC = "P97"  ; 
NET "SRAM_Data<10>"  LOC = "P96"  ; 
NET "SRAM_Data<11>"  LOC = "P95"  ; 
NET "SRAM_Data<12>"  LOC = "P93"  ; 
NET "SRAM_Data<13>"  LOC = "P92"  ; 
NET "SRAM_Data<14>"  LOC = "P90"  ; 
NET "SRAM_Data<15>"  LOC = "P89"  ; 

NET "SRAM_WEn"  LOC = "P105"  ; 
NET "SRAM_OEn"  LOC = "P47"  ; 
NET "SRAM_CEn"  LOC = "P56"  ; 
NET "SRAM_BLEn"  LOC = "P40"  ; 
NET "SRAM_BHEn"  LOC = "P44"  ; 

#NET "DEBUG" LOC = "P116";


#PACE: Start of PACE Area Constraints

#PACE: Start of PACE Prohibit Constraints

#PACE: End of Constraints generated by PACE