
*** Running vivado
    with args -log RISCVCOREZYNQ.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RISCVCOREZYNQ.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Feb 15 21:59:05 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source RISCVCOREZYNQ.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 483.547 ; gain = 149.914
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.cache/ip 
Command: read_checkpoint -auto_incremental -incremental C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/utils_1/imports/synth_1/RISCVCOREZYNQ.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/utils_1/imports/synth_1/RISCVCOREZYNQ.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top RISCVCOREZYNQ__behavior -part xc7z007sclg225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9476
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 966.520 ; gain = 468.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RISCVCOREZYNQ' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/riscvcore_zynq.vhd:38]
INFO: [Synth 8-3491] module 'internal_connections' declared at 'C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/internalconnections.vhd:8' bound to instance 'internal_connections_inst' of component 'internal_connections' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/riscvcore_zynq.vhd:74]
INFO: [Synth 8-638] synthesizing module 'internal_connections' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/internalconnections.vhd:44]
INFO: [Synth 8-638] synthesizing module 'pc_mux' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/pc_mux.vhd:13]
INFO: [Synth 8-226] default block is never used [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/pc_mux.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'pc_mux' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/pc_mux.vhd:13]
INFO: [Synth 8-638] synthesizing module 'pc4adder' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/pc4adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'pc4adder' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/pc4adder.vhd:13]
INFO: [Synth 8-638] synthesizing module 'program_counter' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/program_counter.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'program_counter' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/program_counter.vhd:16]
INFO: [Synth 8-638] synthesizing module 'ifid' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/ifid.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ifid' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/ifid.vhd:28]
INFO: [Synth 8-638] synthesizing module 'ImmGen' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/immediategen.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'ImmGen' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/immediategen.vhd:14]
INFO: [Synth 8-638] synthesizing module 'pcimmadder' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/pcimmadder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'pcimmadder' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/pcimmadder.vhd:13]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/control_unit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/control_unit.vhd:42]
INFO: [Synth 8-638] synthesizing module 'hazard_unit' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/hazardunit.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'hazard_unit' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/hazardunit.vhd:17]
INFO: [Synth 8-638] synthesizing module 'idex' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/idex.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'idex' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/idex.vhd:54]
INFO: [Synth 8-638] synthesizing module 'alucontrol' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/alucontrol.vhd:12]
INFO: [Synth 8-226] default block is never used [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/alucontrol.vhd:19]
INFO: [Synth 8-226] default block is never used [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/alucontrol.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'alucontrol' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/alucontrol.vhd:12]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/alu.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ALU' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/alu.vhd:16]
INFO: [Synth 8-638] synthesizing module 'forwardingMuxA' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/forwardingmuxa.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'forwardingMuxA' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/forwardingmuxa.vhd:14]
INFO: [Synth 8-638] synthesizing module 'forwardingMuxB' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/forwardingmuxb.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'forwardingMuxB' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/forwardingmuxb.vhd:15]
INFO: [Synth 8-638] synthesizing module 'ALUSrcMuxB' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/alusrcmuxb.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ALUSrcMuxB' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/alusrcmuxb.vhd:13]
INFO: [Synth 8-638] synthesizing module 'exmem' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/exmem.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'exmem' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/exmem.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ForwardingUnit' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/forwarding_unit.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'ForwardingUnit' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/forwarding_unit.vhd:23]
INFO: [Synth 8-638] synthesizing module 'BranchAND' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/branch_and.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'BranchAND' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/branch_and.vhd:16]
INFO: [Synth 8-638] synthesizing module 'memwb' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/memwb.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'memwb' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/memwb.vhd:28]
INFO: [Synth 8-638] synthesizing module 'writebackmux' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/writebackmux.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'writebackmux' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/writebackmux.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'internal_connections' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/internalconnections.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'RISCVCOREZYNQ' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/riscvcore_zynq.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element JALorBRANCH_reg_reg was removed.  [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/exmem.vhd:72]
WARNING: [Synth 8-3848] Net ifid_rs1_to_registers in module/entity internal_connections does not have driver. [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/internalconnections.vhd:141]
WARNING: [Synth 8-3848] Net ifid_rs2_to_registers in module/entity internal_connections does not have driver. [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/internalconnections.vhd:142]
WARNING: [Synth 8-3848] Net memwb_regselect_to_registers in module/entity internal_connections does not have driver. [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/internalconnections.vhd:143]
WARNING: [Synth 8-3848] Net hazardunit_ifidwrite_to_ifid in module/entity internal_connections does not have driver. [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/internalconnections.vhd:112]
WARNING: [Synth 8-3848] Net hazardunit_cntrlsigmux_to_controlunit in module/entity internal_connections does not have driver. [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/internalconnections.vhd:151]
WARNING: [Synth 8-7129] Port branchregwritecancel in module memwb is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[24] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[23] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[22] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[21] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[20] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[19] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[18] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[17] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[16] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[15] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[11] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[10] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[9] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[8] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[7] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[31] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[30] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[29] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[28] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[27] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[26] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[25] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[14] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[13] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[12] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[11] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[10] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[9] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[8] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[7] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[31] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[30] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[29] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[28] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[27] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[26] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[25] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[11] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[10] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[9] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[8] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[7] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[31] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[30] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[29] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[28] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[27] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[26] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[25] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[24] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[23] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[22] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[21] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[20] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[19] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[18] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[17] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[16] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ifidwrite in module ifid is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_taken in module ifid is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch in module pc_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs1_addr[4] in module internal_connections is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs1_addr[3] in module internal_connections is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs1_addr[2] in module internal_connections is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs1_addr[1] in module internal_connections is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs1_addr[0] in module internal_connections is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs2_addr[4] in module internal_connections is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs2_addr[3] in module internal_connections is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs2_addr[2] in module internal_connections is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs2_addr[1] in module internal_connections is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs2_addr[0] in module internal_connections is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_addr[4] in module internal_connections is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_addr[3] in module internal_connections is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_addr[2] in module internal_connections is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_addr[1] in module internal_connections is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_addr[0] in module internal_connections is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1077.270 ; gain = 578.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1077.270 ; gain = 578.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1077.270 ; gain = 578.750
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg225-1
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/utils_1/imports/synth_1/RISCVCOREZYNQ.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1077.270 ; gain = 578.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1077.270 ; gain = 578.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1083.270 ; gain = 584.750
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 10    
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 14    
	   3 Input    5 Bit        Muxes := 8     
	   7 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_result, operation Mode is: A*B.
DSP Report: operator mul_result is absorbed into DSP mul_result.
DSP Report: operator mul_result is absorbed into DSP mul_result.
DSP Report: Generating DSP mul_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_result is absorbed into DSP mul_result.
DSP Report: operator mul_result is absorbed into DSP mul_result.
DSP Report: Generating DSP mul_result, operation Mode is: A*B.
DSP Report: operator mul_result is absorbed into DSP mul_result.
DSP Report: operator mul_result is absorbed into DSP mul_result.
DSP Report: Generating DSP mul_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_result is absorbed into DSP mul_result.
DSP Report: operator mul_result is absorbed into DSP mul_result.
WARNING: [Synth 8-7129] Port instruction[24] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[23] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[22] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[21] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[20] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[19] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[18] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[17] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[16] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[15] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[31] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[30] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[29] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[28] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[27] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[26] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[25] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[14] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[13] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[12] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[11] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[10] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[9] in module hazard_unit is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1427.434 ; gain = 928.914
---------------------------------------------------------------------------------
 Sort Area is  mul_result_0 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is  mul_result_0 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is  mul_result_3 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is  mul_result_3 : 0 1 : 2485 5119 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1436.305 ; gain = 937.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1436.305 ; gain = 937.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1490.992 ; gain = 992.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1490.992 ; gain = 992.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1490.992 ; gain = 992.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1490.992 ; gain = 992.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1490.992 ; gain = 992.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1490.992 ; gain = 992.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN>>17+A*B | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    68|
|3     |DSP48E1 |     3|
|4     |LUT1    |   111|
|5     |LUT2    |   203|
|6     |LUT3    |   140|
|7     |LUT4    |   243|
|8     |LUT5    |   263|
|9     |LUT6    |   387|
|10    |FDCE    |   358|
|11    |IBUF    |   130|
|12    |OBUF    |   115|
|13    |OBUFT   |    15|
+------+--------+------+

Report Instance Areas: 
+------+----------------------------+---------------------+------+
|      |Instance                    |Module               |Cells |
+------+----------------------------+---------------------+------+
|1     |top                         |                     |  2037|
|2     |  internal_connections_inst |internal_connections |  1776|
|3     |    ALU_INST                |ALU                  |    64|
|4     |    CONTROLUNIT_INST        |ControlUnit          |    12|
|5     |    EXMEM_INST              |exmem                |   250|
|6     |    IDEX_INST               |idex                 |  1042|
|7     |    MEMWB_INST              |memwb                |   111|
|8     |    ifid_instance           |ifid                 |   246|
|9     |    pc_instance             |program_counter      |    46|
|10    |    pcimmadder_inst         |pcimmadder           |     5|
+------+----------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1490.992 ; gain = 992.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 138 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1490.992 ; gain = 992.473
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1490.992 ; gain = 992.473
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1507.172 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1621.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 22872913
INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 109 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1621.988 ; gain = 1129.691
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1621.988 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.runs/synth_1/RISCVCOREZYNQ.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file RISCVCOREZYNQ_utilization_synth.rpt -pb RISCVCOREZYNQ_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 15 21:59:49 2025...
