// Seed: 2953010868
module module_0 (
    input wor id_0,
    output wor id_1,
    input uwire id_2,
    output tri1 id_3,
    output supply1 id_4,
    input wor id_5,
    output wor id_6,
    input tri1 id_7
);
  always @(posedge 1);
  final $display;
  assign id_4 = id_0;
  wire id_9;
  assign id_1 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input wand id_2,
    input wor id_3,
    output uwire id_4,
    input wire id_5,
    output wire id_6,
    output wire id_7,
    output wand id_8,
    output supply0 id_9,
    output supply1 id_10,
    output supply0 id_11,
    output supply1 id_12,
    input uwire id_13,
    input supply0 id_14,
    inout tri0 id_15,
    inout wand id_16
);
  generate
    always @(posedge 1);
    assign id_9 = id_16;
  endgenerate
  assign id_8  = 1'b0;
  assign id_12 = 1;
  assign id_10 = id_0 - 1;
  module_0(
      id_0, id_11, id_3, id_16, id_15, id_5, id_8, id_1
  );
  tri0 id_18 = 1;
  assign id_10 = 1;
endmodule
