

================================================================
== Vitis HLS Report for 'D_drain_IO_L2_out_6_x0'
================================================================
* Date:           Sun Sep 18 14:03:44 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max  |   Type  |
    +---------+---------+-----------+-----------+------+-------+---------+
    |     6337|    25201|  21.121 us|  83.995 us|  6337|  25201|     none|
    +---------+---------+-----------+-----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------------------+---------+---------+------------+-----------+-----------+-------+----------+
        |                                                                                                |  Latency (cycles) |  Iteration |  Initiation Interval  |  Trip |          |
        |                                            Loop Name                                           |   min   |   max   |   Latency  |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------------------------------------------------+---------+---------+------------+-----------+-----------+-------+----------+
        |- D_drain_IO_L2_out_6_x0_loop_1_D_drain_IO_L2_out_6_x0_loop_2                                   |     6336|    25200|  264 ~ 1050|          -|          -|     24|        no|
        | + D_drain_IO_L2_out_6_x0_loop_3                                                                |      262|     1048|         131|          -|          -|  2 ~ 8|        no|
        |  ++ D_drain_IO_L2_out_6_x0_loop_4_D_drain_IO_L2_out_6_x0_loop_5_D_drain_IO_L2_out_6_x0_loop_6  |      128|      128|           2|          1|          1|    128|       yes|
        |  ++ D_drain_IO_L2_out_6_x0_loop_7_D_drain_IO_L2_out_6_x0_loop_8_D_drain_IO_L2_out_6_x0_loop_9  |      128|      128|           2|          1|          1|    128|       yes|
        +------------------------------------------------------------------------------------------------+---------+---------+------------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      156|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      160|     -|
|Register             |        -|      -|       52|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       52|      316|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_fu_232_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln890_7_fu_255_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln890_8_fu_237_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln890_fu_169_p2               |         +|   0|  0|  12|           5|           1|
    |c3_4_fu_249_p2                    |         +|   0|  0|  12|           4|           1|
    |add_i_i100_cast_fu_203_p2         |         -|   0|  0|  13|           6|           6|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln11574_fu_226_p2            |      icmp|   0|  0|   9|           4|           3|
    |icmp_ln886_fu_221_p2              |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln89044_fu_181_p2            |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln890_567_fu_261_p2          |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln890_568_fu_243_p2          |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln890_fu_175_p2              |      icmp|   0|  0|   9|           5|           5|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state8_pp1_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln11565_fu_187_p3          |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 156|          80|          58|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  37|          7|    1|          7|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                         |  14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                         |  14|          3|    1|          3|
    |c1_V_reg_124                                    |   9|          2|    3|          6|
    |c3_reg_135                                      |   9|          2|    4|          8|
    |fifo_D_drain_D_drain_IO_L1_out_6_0_x0197_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_D_drain_IO_L2_out_6_x0211_blk_n    |   9|          2|    1|          2|
    |fifo_D_drain_D_drain_IO_L2_out_6_x0211_din      |  14|          3|  128|        384|
    |fifo_D_drain_D_drain_IO_L2_out_7_x0212_blk_n    |   9|          2|    1|          2|
    |indvar_flatten11_reg_158                        |   9|          2|    8|         16|
    |indvar_flatten31_reg_147                        |   9|          2|    8|         16|
    |indvar_flatten39_reg_113                        |   9|          2|    5|         10|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 160|         34|  163|        461|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |add_i_i100_cast_reg_280   |  3|   0|    6|          3|
    |add_ln890_reg_267         |  5|   0|    5|          0|
    |ap_CS_fsm                 |  6|   0|    6|          0|
    |ap_done_reg               |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |  1|   0|    1|          0|
    |c1_V_reg_124              |  3|   0|    3|          0|
    |c3_reg_135                |  4|   0|    4|          0|
    |icmp_ln890_567_reg_321    |  1|   0|    1|          0|
    |icmp_ln890_568_reg_307    |  1|   0|    1|          0|
    |indvar_flatten11_reg_158  |  8|   0|    8|          0|
    |indvar_flatten31_reg_147  |  8|   0|    8|          0|
    |indvar_flatten39_reg_113  |  5|   0|    5|          0|
    |select_ln11565_reg_275    |  3|   0|    3|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 52|   0|   55|          3|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|                    D_drain_IO_L2_out_6_x0|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|                    D_drain_IO_L2_out_6_x0|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|                    D_drain_IO_L2_out_6_x0|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|                    D_drain_IO_L2_out_6_x0|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|                    D_drain_IO_L2_out_6_x0|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|                    D_drain_IO_L2_out_6_x0|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|                    D_drain_IO_L2_out_6_x0|  return value|
|fifo_D_drain_D_drain_IO_L2_out_7_x0212_dout       |   in|  128|     ap_fifo|    fifo_D_drain_D_drain_IO_L2_out_7_x0212|       pointer|
|fifo_D_drain_D_drain_IO_L2_out_7_x0212_empty_n    |   in|    1|     ap_fifo|    fifo_D_drain_D_drain_IO_L2_out_7_x0212|       pointer|
|fifo_D_drain_D_drain_IO_L2_out_7_x0212_read       |  out|    1|     ap_fifo|    fifo_D_drain_D_drain_IO_L2_out_7_x0212|       pointer|
|fifo_D_drain_D_drain_IO_L2_out_6_x0211_din        |  out|  128|     ap_fifo|    fifo_D_drain_D_drain_IO_L2_out_6_x0211|       pointer|
|fifo_D_drain_D_drain_IO_L2_out_6_x0211_full_n     |   in|    1|     ap_fifo|    fifo_D_drain_D_drain_IO_L2_out_6_x0211|       pointer|
|fifo_D_drain_D_drain_IO_L2_out_6_x0211_write      |  out|    1|     ap_fifo|    fifo_D_drain_D_drain_IO_L2_out_6_x0211|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_6_0_x0197_dout     |   in|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_6_0_x0197|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_6_0_x0197_empty_n  |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_6_0_x0197|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_6_0_x0197_read     |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_6_0_x0197|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
  Pipeline-1 : II = 1, D = 2, States = { 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 7 2 
4 --> 6 5 
5 --> 4 
6 --> 3 
7 --> 6 8 
8 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L2_out_7_x0212, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L2_out_6_x0211, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_6_0_x0197, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L2_out_7_x0212, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L2_out_6_x0211, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_6_0_x0197, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%br_ln11565 = br void" [./dut.cpp:11565]   --->   Operation 15 'br' 'br_ln11565' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.48>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten39 = phi i5 0, void, i5 %add_ln890, void %.loopexit"   --->   Operation 16 'phi' 'indvar_flatten39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void, i3 %add_ln691, void %.loopexit"   --->   Operation 17 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.70ns)   --->   "%add_ln890 = add i5 %indvar_flatten39, i5 1"   --->   Operation 18 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten39, i5 24"   --->   Operation 19 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split17, void"   --->   Operation 20 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L2_out_6_x0_loop_1_D_drain_IO_L2_out_6_x0_loop_2_str"   --->   Operation 21 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.49ns)   --->   "%icmp_ln89044 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 23 'icmp' 'icmp_ln89044' <Predicate = (!icmp_ln890)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.27ns)   --->   "%select_ln11565 = select i1 %icmp_ln89044, i3 0, i3 %c1_V" [./dut.cpp:11565]   --->   Operation 24 'select' 'select_ln11565' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln11566 = specloopname void @_ssdm_op_SpecLoopName, void @empty_564" [./dut.cpp:11566]   --->   Operation 25 'specloopname' 'specloopname_ln11566' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln11565, i3 0" [./dut.cpp:11565]   --->   Operation 26 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.70ns)   --->   "%add_i_i100_cast = sub i6 41, i6 %p_shl" [./dut.cpp:11565]   --->   Operation 27 'sub' 'add_i_i100_cast' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.38ns)   --->   "%br_ln11569 = br void" [./dut.cpp:11569]   --->   Operation 28 'br' 'br_ln11569' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln11611 = ret" [./dut.cpp:11611]   --->   Operation 29 'ret' 'ret_ln11611' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.74>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%c3 = phi i4 6, void %.split17, i4 %c3_4, void %.loopexit188"   --->   Operation 30 'phi' 'c3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3, i32 3" [./dut.cpp:11569]   --->   Operation 31 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln11569 = br i1 %tmp, void %.split13, void %.loopexit" [./dut.cpp:11569]   --->   Operation 32 'br' 'br_ln11569' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 8, i64 5"   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln1616' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_565"   --->   Operation 34 'specloopname' 'specloopname_ln1616' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i4 %c3"   --->   Operation 35 'zext' 'zext_ln886' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.61ns)   --->   "%icmp_ln886 = icmp_ugt  i6 %zext_ln886, i6 %add_i_i100_cast"   --->   Operation 36 'icmp' 'icmp_ln886' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln11571 = br i1 %icmp_ln886, void, void %.loopexit" [./dut.cpp:11571]   --->   Operation 37 'br' 'br_ln11571' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.65ns)   --->   "%icmp_ln11574 = icmp_eq  i4 %c3, i4 6" [./dut.cpp:11574]   --->   Operation 38 'icmp' 'icmp_ln11574' <Predicate = (!tmp & !icmp_ln886)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln11574 = br i1 %icmp_ln11574, void %.preheader.preheader.preheader, void %.preheader1.preheader.preheader" [./dut.cpp:11574]   --->   Operation 39 'br' 'br_ln11574' <Predicate = (!tmp & !icmp_ln886)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader.preheader"   --->   Operation 40 'br' 'br_ln890' <Predicate = (!tmp & !icmp_ln886 & !icmp_ln11574)> <Delay = 0.38>
ST_3 : Operation 41 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader1.preheader"   --->   Operation 41 'br' 'br_ln890' <Predicate = (!tmp & !icmp_ln886 & icmp_ln11574)> <Delay = 0.38>
ST_3 : Operation 42 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %select_ln11565, i3 1"   --->   Operation 42 'add' 'add_ln691' <Predicate = (icmp_ln886) | (tmp)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 43 'br' 'br_ln0' <Predicate = (icmp_ln886) | (tmp)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten31 = phi i8 %add_ln890_8, void %.preheader, i8 0, void %.preheader.preheader.preheader"   --->   Operation 44 'phi' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.70ns)   --->   "%add_ln890_8 = add i8 %indvar_flatten31, i8 1"   --->   Operation 45 'add' 'add_ln890_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.58ns)   --->   "%icmp_ln890_568 = icmp_eq  i8 %indvar_flatten31, i8 128"   --->   Operation 46 'icmp' 'icmp_ln890_568' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_568, void %.preheader, void %.loopexit188.loopexit"   --->   Operation 47 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L2_out_6_x0_loop_7_D_drain_IO_L2_out_6_x0_loop_8_D_drain_IO_L2_out_6_x0_loop_9_str"   --->   Operation 48 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_568)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_568)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L2_out_6_x0_loop_8_D_drain_IO_L2_out_6_x0_loop_9_str"   --->   Operation 50 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_568)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln11596 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:11596]   --->   Operation 51 'specpipeline' 'specpipeline_ln11596' <Predicate = (!icmp_ln890_568)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln11596 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1020" [./dut.cpp:11596]   --->   Operation 52 'specloopname' 'specloopname_ln11596' <Predicate = (!icmp_ln890_568)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.21ns)   --->   "%tmp_188 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L2_out_7_x0212" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'read' 'tmp_188' <Predicate = (!icmp_ln890_568)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_5 : Operation 54 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L2_out_6_x0211, i128 %tmp_188" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 54 'write' 'write_ln174' <Predicate = (!icmp_ln890_568)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 55 'br' 'br_ln0' <Predicate = (!icmp_ln890_568)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.70>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit188"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!icmp_ln11574)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit188"   --->   Operation 57 'br' 'br_ln0' <Predicate = (icmp_ln11574)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.70ns)   --->   "%c3_4 = add i4 %c3, i4 1" [./dut.cpp:11569]   --->   Operation 58 'add' 'c3_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.70>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i8 %add_ln890_7, void %.preheader1, i8 0, void %.preheader1.preheader.preheader"   --->   Operation 60 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.70ns)   --->   "%add_ln890_7 = add i8 %indvar_flatten11, i8 1"   --->   Operation 61 'add' 'add_ln890_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.58ns)   --->   "%icmp_ln890_567 = icmp_eq  i8 %indvar_flatten11, i8 128"   --->   Operation 62 'icmp' 'icmp_ln890_567' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_567, void %.preheader1, void %.loopexit188.loopexit49"   --->   Operation 63 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 2.43>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L2_out_6_x0_loop_4_D_drain_IO_L2_out_6_x0_loop_5_D_drain_IO_L2_out_6_x0_loop_6_str"   --->   Operation 64 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_567)> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_567)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L2_out_6_x0_loop_5_D_drain_IO_L2_out_6_x0_loop_6_str"   --->   Operation 66 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_567)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln11579 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:11579]   --->   Operation 67 'specpipeline' 'specpipeline_ln11579' <Predicate = (!icmp_ln890_567)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln11579 = specloopname void @_ssdm_op_SpecLoopName, void @empty_497" [./dut.cpp:11579]   --->   Operation 68 'specloopname' 'specloopname_ln11579' <Predicate = (!icmp_ln890_567)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (1.21ns)   --->   "%tmp_187 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_6_0_x0197" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'read' 'tmp_187' <Predicate = (!icmp_ln890_567)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_8 : Operation 70 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L2_out_6_x0211, i128 %tmp_187" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 70 'write' 'write_ln174' <Predicate = (!icmp_ln890_567)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 71 'br' 'br_ln0' <Predicate = (!icmp_ln890_567)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L2_out_7_x0212]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_D_drain_IO_L2_out_6_x0211]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_6_0_x0197]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0          (specmemcore      ) [ 000000000]
specmemcore_ln0          (specmemcore      ) [ 000000000]
specmemcore_ln0          (specmemcore      ) [ 000000000]
specinterface_ln0        (specinterface    ) [ 000000000]
specinterface_ln0        (specinterface    ) [ 000000000]
specinterface_ln0        (specinterface    ) [ 000000000]
br_ln11565               (br               ) [ 011111111]
indvar_flatten39         (phi              ) [ 001000000]
c1_V                     (phi              ) [ 001000000]
add_ln890                (add              ) [ 011111111]
icmp_ln890               (icmp             ) [ 001111111]
br_ln890                 (br               ) [ 000000000]
specloopname_ln0         (specloopname     ) [ 000000000]
speclooptripcount_ln0    (speclooptripcount) [ 000000000]
icmp_ln89044             (icmp             ) [ 000000000]
select_ln11565           (select           ) [ 000111111]
specloopname_ln11566     (specloopname     ) [ 000000000]
p_shl                    (bitconcatenate   ) [ 000000000]
add_i_i100_cast          (sub              ) [ 000111111]
br_ln11569               (br               ) [ 001111111]
ret_ln11611              (ret              ) [ 000000000]
c3                       (phi              ) [ 000111111]
tmp                      (bitselect        ) [ 001111111]
br_ln11569               (br               ) [ 000000000]
speclooptripcount_ln1616 (speclooptripcount) [ 000000000]
specloopname_ln1616      (specloopname     ) [ 000000000]
zext_ln886               (zext             ) [ 000000000]
icmp_ln886               (icmp             ) [ 001111111]
br_ln11571               (br               ) [ 000000000]
icmp_ln11574             (icmp             ) [ 001111111]
br_ln11574               (br               ) [ 000000000]
br_ln890                 (br               ) [ 001111111]
br_ln890                 (br               ) [ 001111111]
add_ln691                (add              ) [ 011111111]
br_ln0                   (br               ) [ 011111111]
indvar_flatten31         (phi              ) [ 000010000]
add_ln890_8              (add              ) [ 001111111]
icmp_ln890_568           (icmp             ) [ 001111111]
br_ln890                 (br               ) [ 000000000]
specloopname_ln0         (specloopname     ) [ 000000000]
speclooptripcount_ln0    (speclooptripcount) [ 000000000]
specloopname_ln0         (specloopname     ) [ 000000000]
specpipeline_ln11596     (specpipeline     ) [ 000000000]
specloopname_ln11596     (specloopname     ) [ 000000000]
tmp_188                  (read             ) [ 000000000]
write_ln174              (write            ) [ 000000000]
br_ln0                   (br               ) [ 001111111]
br_ln0                   (br               ) [ 000000000]
br_ln0                   (br               ) [ 000000000]
c3_4                     (add              ) [ 001111111]
br_ln0                   (br               ) [ 001111111]
indvar_flatten11         (phi              ) [ 000000010]
add_ln890_7              (add              ) [ 001111111]
icmp_ln890_567           (icmp             ) [ 001111111]
br_ln890                 (br               ) [ 000000000]
specloopname_ln0         (specloopname     ) [ 000000000]
speclooptripcount_ln0    (speclooptripcount) [ 000000000]
specloopname_ln0         (specloopname     ) [ 000000000]
specpipeline_ln11579     (specpipeline     ) [ 000000000]
specloopname_ln11579     (specloopname     ) [ 000000000]
tmp_187                  (read             ) [ 000000000]
write_ln174              (write            ) [ 000000000]
br_ln0                   (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L2_out_7_x0212">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L2_out_7_x0212"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_D_drain_D_drain_IO_L2_out_6_x0211">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L2_out_6_x0211"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_6_0_x0197">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_6_0_x0197"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1279"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1431"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L2_out_6_x0_loop_1_D_drain_IO_L2_out_6_x0_loop_2_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_564"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_565"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L2_out_6_x0_loop_7_D_drain_IO_L2_out_6_x0_loop_8_D_drain_IO_L2_out_6_x0_loop_9_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L2_out_6_x0_loop_8_D_drain_IO_L2_out_6_x0_loop_9_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1020"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L2_out_6_x0_loop_4_D_drain_IO_L2_out_6_x0_loop_5_D_drain_IO_L2_out_6_x0_loop_6_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L2_out_6_x0_loop_5_D_drain_IO_L2_out_6_x0_loop_6_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_497"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_188_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="128" slack="0"/>
<pin id="94" dir="0" index="1" bw="128" slack="0"/>
<pin id="95" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_188/5 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="128" slack="0"/>
<pin id="101" dir="0" index="2" bw="128" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/5 write_ln174/8 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_187_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="128" slack="0"/>
<pin id="108" dir="0" index="1" bw="128" slack="0"/>
<pin id="109" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_187/8 "/>
</bind>
</comp>

<comp id="113" class="1005" name="indvar_flatten39_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="5" slack="1"/>
<pin id="115" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten39 (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="indvar_flatten39_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="5" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten39/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="c1_V_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="3" slack="1"/>
<pin id="126" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="c1_V_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="3" slack="1"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/2 "/>
</bind>
</comp>

<comp id="135" class="1005" name="c3_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="1"/>
<pin id="137" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3 (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="c3_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="4" slack="1"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3/3 "/>
</bind>
</comp>

<comp id="147" class="1005" name="indvar_flatten31_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="1"/>
<pin id="149" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten31 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="indvar_flatten31_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="1" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten31/4 "/>
</bind>
</comp>

<comp id="158" class="1005" name="indvar_flatten11_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="1"/>
<pin id="160" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten11 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="indvar_flatten11_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="1" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten11/7 "/>
</bind>
</comp>

<comp id="169" class="1004" name="add_ln890_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="5" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln890_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="0"/>
<pin id="177" dir="0" index="1" bw="5" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln89044_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="0"/>
<pin id="183" dir="0" index="1" bw="3" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89044/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="select_ln11565_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="3" slack="0"/>
<pin id="190" dir="0" index="2" bw="3" slack="0"/>
<pin id="191" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11565/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="p_shl_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="6" slack="0"/>
<pin id="197" dir="0" index="1" bw="3" slack="0"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_i_i100_cast_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="0" index="1" bw="6" slack="0"/>
<pin id="206" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="add_i_i100_cast/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="4" slack="0"/>
<pin id="212" dir="0" index="2" bw="3" slack="0"/>
<pin id="213" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln886_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln886/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln886_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="0"/>
<pin id="223" dir="0" index="1" bw="6" slack="1"/>
<pin id="224" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln11574_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="4" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11574/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln691_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="1"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln890_8_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_8/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln890_568_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="8" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_568/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="c3_4_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="2"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c3_4/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln890_7_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_7/7 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln890_567_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="8" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_567/7 "/>
</bind>
</comp>

<comp id="267" class="1005" name="add_ln890_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="0"/>
<pin id="269" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="275" class="1005" name="select_ln11565_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="3" slack="1"/>
<pin id="277" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11565 "/>
</bind>
</comp>

<comp id="280" class="1005" name="add_i_i100_cast_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="1"/>
<pin id="282" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_i_i100_cast "/>
</bind>
</comp>

<comp id="285" class="1005" name="tmp_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="289" class="1005" name="icmp_ln886_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln886 "/>
</bind>
</comp>

<comp id="293" class="1005" name="icmp_ln11574_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln11574 "/>
</bind>
</comp>

<comp id="297" class="1005" name="add_ln691_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="1"/>
<pin id="299" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="302" class="1005" name="add_ln890_8_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_8 "/>
</bind>
</comp>

<comp id="307" class="1005" name="icmp_ln890_568_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_568 "/>
</bind>
</comp>

<comp id="311" class="1005" name="c3_4_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="1"/>
<pin id="313" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3_4 "/>
</bind>
</comp>

<comp id="316" class="1005" name="add_ln890_7_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_7 "/>
</bind>
</comp>

<comp id="321" class="1005" name="icmp_ln890_567_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_567 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="80" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="82" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="92" pin="2"/><net_sink comp="98" pin=2"/></net>

<net id="110"><net_src comp="80" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="112"><net_src comp="106" pin="2"/><net_sink comp="98" pin=2"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="46" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="139" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="150"><net_src comp="62" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="161"><net_src comp="62" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="173"><net_src comp="117" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="26" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="117" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="128" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="128" pin="4"/><net_sink comp="187" pin=2"/></net>

<net id="200"><net_src comp="42" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="187" pin="3"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="24" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="207"><net_src comp="44" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="195" pin="3"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="48" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="139" pin="4"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="50" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="220"><net_src comp="139" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="139" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="46" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="60" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="151" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="64" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="151" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="66" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="135" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="84" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="162" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="64" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="162" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="66" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="169" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="278"><net_src comp="187" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="283"><net_src comp="203" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="288"><net_src comp="209" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="221" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="226" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="232" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="305"><net_src comp="237" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="310"><net_src comp="243" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="249" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="319"><net_src comp="255" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="324"><net_src comp="261" pin="2"/><net_sink comp="321" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_D_drain_D_drain_IO_L2_out_6_x0211 | {5 8 }
 - Input state : 
	Port: D_drain_IO_L2_out_6_x0 : fifo_D_drain_D_drain_IO_L2_out_7_x0212 | {5 }
	Port: D_drain_IO_L2_out_6_x0 : fifo_D_drain_D_drain_IO_L1_out_6_0_x0197 | {8 }
  - Chain level:
	State 1
	State 2
		add_ln890 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		icmp_ln89044 : 1
		select_ln11565 : 2
		p_shl : 3
		add_i_i100_cast : 4
	State 3
		tmp : 1
		br_ln11569 : 2
		zext_ln886 : 1
		icmp_ln886 : 2
		br_ln11571 : 3
		icmp_ln11574 : 1
		br_ln11574 : 2
	State 4
		add_ln890_8 : 1
		icmp_ln890_568 : 1
		br_ln890 : 2
	State 5
	State 6
	State 7
		add_ln890_7 : 1
		icmp_ln890_567 : 1
		br_ln890 : 2
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    add_ln890_fu_169    |    0    |    12   |
|          |    add_ln691_fu_232    |    0    |    10   |
|    add   |   add_ln890_8_fu_237   |    0    |    15   |
|          |       c3_4_fu_249      |    0    |    12   |
|          |   add_ln890_7_fu_255   |    0    |    15   |
|----------|------------------------|---------|---------|
|          |    icmp_ln890_fu_175   |    0    |    9    |
|          |   icmp_ln89044_fu_181  |    0    |    8    |
|   icmp   |    icmp_ln886_fu_221   |    0    |    10   |
|          |   icmp_ln11574_fu_226  |    0    |    9    |
|          |  icmp_ln890_568_fu_243 |    0    |    11   |
|          |  icmp_ln890_567_fu_261 |    0    |    11   |
|----------|------------------------|---------|---------|
|    sub   | add_i_i100_cast_fu_203 |    0    |    13   |
|----------|------------------------|---------|---------|
|  select  |  select_ln11565_fu_187 |    0    |    3    |
|----------|------------------------|---------|---------|
|   read   |   tmp_188_read_fu_92   |    0    |    0    |
|          |   tmp_187_read_fu_106  |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |     grp_write_fu_98    |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|      p_shl_fu_195      |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|       tmp_fu_209       |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln886_fu_217   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   138   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| add_i_i100_cast_reg_280|    6   |
|    add_ln691_reg_297   |    3   |
|   add_ln890_7_reg_316  |    8   |
|   add_ln890_8_reg_302  |    8   |
|    add_ln890_reg_267   |    5   |
|      c1_V_reg_124      |    3   |
|      c3_4_reg_311      |    4   |
|       c3_reg_135       |    4   |
|  icmp_ln11574_reg_293  |    1   |
|   icmp_ln886_reg_289   |    1   |
| icmp_ln890_567_reg_321 |    1   |
| icmp_ln890_568_reg_307 |    1   |
|indvar_flatten11_reg_158|    8   |
|indvar_flatten31_reg_147|    8   |
|indvar_flatten39_reg_113|    5   |
| select_ln11565_reg_275 |    3   |
|       tmp_reg_285      |    1   |
+------------------------+--------+
|          Total         |   70   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_98 |  p2  |   2  |  128 |   256  ||    9    |
|    c3_reg_135   |  p0  |   2  |   4  |    8   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   264  ||  0.774  ||    18   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   138  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   70   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   70   |   156  |
+-----------+--------+--------+--------+
