# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:52 on Sep 29,2025
# vcom -reportprogress 300 -2008 -work work ../../src/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity seven_seg
# -- Compiling architecture behavioral of seven_seg
# End time: 14:45:52 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:52 on Sep 29,2025
# vcom -reportprogress 300 -2008 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture behavioral of rising_edge_synchronizer
# End time: 14:45:52 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:52 on Sep 29,2025
# vcom -reportprogress 300 -2008 -work work ../../src/synchronizer_3bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronizer_3bit
# -- Compiling architecture behavioral of synchronizer_3bit
# End time: 14:45:52 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:52 on Sep 29,2025
# vcom -reportprogress 300 -2008 -work work ../../src/generic_add_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_add_sub
# -- Compiling architecture beh of generic_add_sub
# End time: 14:45:52 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:52 on Sep 29,2025
# vcom -reportprogress 300 -2008 -work work ../../src/add_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity add_sub
# -- Compiling architecture top of add_sub
# -- Loading entity synchronizer_3bit
# -- Loading entity rising_edge_synchronizer
# -- Loading entity generic_add_sub
# -- Loading entity seven_seg
# End time: 14:45:52 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:52 on Sep 29,2025
# vcom -reportprogress 300 -2008 -work work ../src/add_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity add_sub_tb
# -- Compiling architecture tb of add_sub_tb
# ** Warning: ../src/add_sub_tb.vhd(14): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# -- Loading entity add_sub
# End time: 14:45:52 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" add_sub_tb 
# Start time: 14:45:52 on Sep 29,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.add_sub_tb(tb)
# Loading work.add_sub(top)
# Loading work.synchronizer_3bit(behavioral)
# Loading work.rising_edge_synchronizer(behavioral)
# Loading work.generic_add_sub(beh)
# Loading work.seven_seg(behavioral)
# ** Note: ****************** sequential testbench start ****************
#    Time: 0 ps  Iteration: 0  Instance: /add_sub_tb
# ** Note: ****************** sequential testbench start ****************
#    Time: 0 ps  Iteration: 0  Instance: /add_sub_tb
# ** Note: ****************** sequential testbench stop ****************
#    Time: 280 ns  Iteration: 0  Instance: /add_sub_tb
# ** Note: ****************** sequential testbench stop ****************
#    Time: 300 ns  Iteration: 0  Instance: /add_sub_tb
