# Hi ğŸ‘‹ I'm Aadhithyaa S G

<h3 align="center">âš¡ Electronics & Communication Engineer | Embedded R&D Engineer | VLSI & RTL Design Enthusiast âš¡</h3>

<p align="center">
  <img src="https://readme-typing-svg.demolab.com?font=Fira+Code&size=24&pause=1000&color=00FFAB&center=true&vCenter=true&width=760&lines=Embedded+R%26D+Engineer;VLSI+%26+RTL+Design;FPGA+Prototyping+%7C+SystemVerilog;Hardware+%2B+Software+Integration" alt="typing" />
</p>

---

## ğŸ‘¨â€ğŸ”§ About Me
I am a dynamic Electronics & Communication Engineer currently working as an **Embedded R&D Engineer**. I specialize in VLSI design, RTL coding, FPGA prototyping, and embedded system integration. My technical focus includes Verilog/SystemVerilog, FPGA flows, hardware-software co-design, and embedded firmware development.

I have contributed to projects such as **Raptee T30 EV**, assistive technologies (spectacles for the visually impaired), and FPGA-based RTL implementations. I aim to bridge embedded systems and semiconductor design by working across the RTL â†’ verification â†’ prototyping pipeline.

**Core strengths:** digital design, RTL verification, FPGA prototyping, embedded firmware, hardware debugging, and product-oriented R&D.

---

### ğŸŒ Connect with me
<p align="center">
  <a href="https://www.linkedin.com/in/aadhithyaasg/" target="_blank"><img src="https://img.shields.io/badge/LinkedIn-0A66C2?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn" /></a>
  &nbsp;
  <a href="https://github.com/SGA-15" target="_blank"><img src="https://img.shields.io/badge/GitHub-Profile-181717?style=for-the-badge&logo=github&logoColor=white" alt="GitHub" /></a>
</p>

---

### ğŸ›  Tech Stack
<p align="center">
  <img src="https://skillicons.dev/icons?i=c,cpp,python,verilog,vhdl,arduino,git,github,linux" alt="tech icons"/>
</p>

---

### ğŸ” Pinned Projects (Portfolio)
- **[Raptee-T30-EV](https://github.com/SGA-15/Raptee-T30-EV)** â€” EV project: embedded firmware, CAN/BMS interface, and hardware control algorithms.  
- **[Spectacles-for-Blind-People](https://github.com/SGA-15/Spectacles-for-Blind-People)** â€” Assistive vision prototype: sensor integration + embedded processing.  
- **[RTL_code](https://github.com/SGA-15/RTL_code)** â€” Collection of RTL modules and testbenches targeted for FPGA prototyping.  
- **[Bus-Security-System-Using-RFID-Technology](https://github.com/SGA-15/Bus-Security-System-Using-RFID-Technology)** â€” Embedded access control, RFID integration.

---

### ğŸ“Š GitHub Stats
<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=SGA-15&show_icons=true&count_private=true&theme=radical" alt="GitHub stats" />
  &nbsp;
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=SGA-15&layout=compact&theme=radical" alt="Top languages" />
</p>

---

### ğŸ’¼ Current Focus
- Embedded R&D: firmware, real-time control, sensors, power electronics integration.  
- VLSI & RTL: SystemVerilog, verification methodologies, and RTL-to-synthesis flows.  
- FPGA prototyping of DSP and control systems; bringing designs to hardware quickly for testing.

---

### ğŸ“« Reach out
Feel free to connect on **LinkedIn**: https://www.linkedin.com/in/aadhithyaasg/  
or open an issue in any of my repos to collaborate.

---

<p align="center">
  <img src="https://komarev.com/ghpvc/?username=SGA-15&label=Profile%20views&color=0e75b6&style=flat" alt="profile views" />
</p>
