
*** Running vivado
    with args -log Gyro_Demo_Verilog.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Gyro_Demo_Verilog.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Gyro_Demo_Verilog.tcl -notrace
Command: synth_design -top Gyro_Demo_Verilog -part xc7s15ftgb196-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3904 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 469.480 ; gain = 103.016
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Gyro_Demo_Verilog' [D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Gyro_Demo_Verilog.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/vivadosetup/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [D:/vivadosetup/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.runs/synth_1/.Xil/Vivado-8440-DESKTOP-GF2H46O/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.runs/synth_1/.Xil/Vivado-8440-DESKTOP-GF2H46O/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Driver_Gyro' [D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_Gyro.v:23]
	Parameter DEFAULT_SLAVE_ADDRESS bound to: 8'b11010110 
	Parameter ST_IDLE bound to: 3'b000 
	Parameter ST_INIT bound to: 3'b001 
	Parameter ST_WAIT bound to: 3'b010 
	Parameter ST_TEMP bound to: 3'b011 
	Parameter ST_ANGLE bound to: 3'b100 
	Parameter ST_MAG bound to: 3'b101 
INFO: [Synth 8-6157] synthesizing module 'Gyro_Read_Data' [D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_Gyro.v:341]
	Parameter WR_HOLD_T bound to: 4'b1010 
	Parameter WR_VALID bound to: 1'b1 
	Parameter ST_IDLE bound to: 2'b00 
	Parameter ST_START bound to: 2'b01 
	Parameter ST_READ bound to: 2'b10 
	Parameter ST_END bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'clk_division' [D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/clk_division.v:23]
WARNING: [Synth 8-5788] Register cnt_reg in module clk_division is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/clk_division.v:65]
INFO: [Synth 8-6155] done synthesizing module 'clk_division' (3#1) [D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/clk_division.v:23]
INFO: [Synth 8-6157] synthesizing module 'Trigger_Generator' [D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Trigger_Generator.v:23]
	Parameter ST_WAIT bound to: 2'b00 
	Parameter ST_START bound to: 2'b01 
	Parameter ST_HOLD bound to: 2'b10 
	Parameter ST_END bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'Trigger_Generator' (4#1) [D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Trigger_Generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Gyro_Read_Data' (5#1) [D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_Gyro.v:341]
INFO: [Synth 8-6157] synthesizing module 'Gyro_Init' [D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_Gyro.v:498]
	Parameter WR_HOLD_T bound to: 4'b1010 
	Parameter WR_VALID bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Gyro_Init' (6#1) [D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_Gyro.v:498]
INFO: [Synth 8-6155] done synthesizing module 'Driver_Gyro' (7#1) [D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_Gyro.v:23]
INFO: [Synth 8-6157] synthesizing module 'UART_Ctrl' [D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/UART_Ctrl.v:23]
	Parameter ST_IDLE bound to: 2'b00 
	Parameter ST_START bound to: 2'b01 
	Parameter ST_END bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'Driver_UART' [D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_UART.v:24]
	Parameter Default_BaudRate bound to: 9600 - type: integer 
	Parameter CLK_Freq_MHZ bound to: 100 - type: integer 
	Parameter Default_Factor bound to: 10417 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'UART_Rx' [D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_UART.v:113]
	Parameter ST_IDLE bound to: 2'b00 
	Parameter ST_START bound to: 2'b01 
	Parameter ST_END bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'UART_Rx' (8#1) [D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_UART.v:113]
INFO: [Synth 8-6157] synthesizing module 'UART_Tx' [D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_UART.v:220]
	Parameter ST_IDLE bound to: 2'b00 
	Parameter ST_START bound to: 2'b01 
	Parameter ST_SEND bound to: 2'b10 
	Parameter ST_END bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'UART_Tx' (9#1) [D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_UART.v:220]
INFO: [Synth 8-6155] done synthesizing module 'Driver_UART' (10#1) [D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_UART.v:24]
INFO: [Synth 8-6157] synthesizing module 'UART_Package' [D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/UART_Ctrl.v:230]
	Parameter ST_IDLE bound to: 3'b000 
	Parameter ST_HEAD bound to: 3'b001 
	Parameter ST_NUM bound to: 3'b010 
	Parameter ST_START bound to: 3'b011 
	Parameter ST_END bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'UART_Package' (11#1) [D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/UART_Ctrl.v:230]
INFO: [Synth 8-6155] done synthesizing module 'UART_Ctrl' (12#1) [D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/UART_Ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Driver_IIC' [D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_IIC.v:22]
	Parameter System_Clk_MHz bound to: 13'b0000001100100 
	Parameter Set_IIC_SCL_kHz bound to: 13'b0000001100100 
	Parameter SCL_Divider bound to: 13'b0000000000001 
	Parameter SCL_SUM bound to: 13'b0001111101000 
	Parameter SCL_H_START bound to: 0 - type: integer 
	Parameter SCL_H_CENTER bound to: 249 - type: integer 
	Parameter SCL_L_START bound to: 499 - type: integer 
	Parameter SCL_L_CENTER bound to: 749 - type: integer 
	Parameter ST_IDLE bound to: 5'b00000 
	Parameter ST_START bound to: 5'b00001 
	Parameter ST_W_SADDR bound to: 5'b00010 
	Parameter ST_ACK_0 bound to: 5'b00011 
	Parameter ST_W_ADDR_H bound to: 5'b00100 
	Parameter ST_ACK_1 bound to: 5'b00101 
	Parameter ST_W_ADDR_L bound to: 5'b00110 
	Parameter ST_ACK_2 bound to: 5'b00111 
	Parameter ST_W_DATA bound to: 5'b01000 
	Parameter ST_ACK_3 bound to: 5'b01001 
	Parameter ST_START_R bound to: 5'b01010 
	Parameter ST_W_SADDR_R bound to: 5'b01011 
	Parameter ST_ACK_4 bound to: 5'b01100 
	Parameter ST_R_DATA bound to: 5'b01101 
	Parameter ST_NACK bound to: 5'b01110 
	Parameter ST_STOP bound to: 5'b01111 
INFO: [Synth 8-155] case statement is not full and has no default [D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_IIC.v:388]
WARNING: [Synth 8-5788] Register data_r_o_reg in module Driver_IIC is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_IIC.v:112]
INFO: [Synth 8-6155] done synthesizing module 'Driver_IIC' (13#1) [D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_IIC.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Gyro_Demo_Verilog' (14#1) [D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Gyro_Demo_Verilog.v:23]
WARNING: [Synth 8-3917] design Gyro_Demo_Verilog has port o_gpio_en[1] driven by constant 1
WARNING: [Synth 8-3917] design Gyro_Demo_Verilog has port o_gpio_en[0] driven by constant 1
WARNING: [Synth 8-3917] design Gyro_Demo_Verilog has port o_src_en driven by constant 0
TclStackFree: incorrect freePtr. Call out of sequence?
