// Seed: 2745005623
module module_0 (
    output tri id_0,
    output wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output wand id_6,
    input supply1 id_7,
    input tri id_8,
    input wand id_9,
    input supply1 id_10,
    input wand id_11,
    output wire id_12
);
  wire id_14;
  assign {1'h0} = 1;
  wire id_15;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    output wor id_2,
    output supply0 id_3,
    output uwire id_4,
    input wand id_5
    , id_24,
    output supply1 id_6,
    input tri1 id_7,
    input wor id_8,
    input uwire id_9,
    input supply1 id_10,
    input tri id_11,
    input wor id_12,
    input wand id_13,
    input tri0 id_14,
    input supply1 id_15,
    input wor id_16,
    input tri id_17,
    input uwire id_18,
    output supply0 id_19,
    output supply0 id_20,
    output supply1 id_21,
    output supply0 id_22
);
  integer id_25, id_26;
  tri1 id_27;
  if (1) assign id_24 = 1;
  wire id_28;
  wire id_29;
  assign id_19 = id_9;
  module_0(
      id_19, id_2, id_5, id_5, id_14, id_15, id_3, id_17, id_7, id_8, id_5, id_13, id_19
  );
  assign id_4 = 1;
  supply1 id_30 = 1;
  assign id_27 = 1'b0;
endmodule
