git clone --depth 1 --no-tags https://github.com/rahuls321/Hardware-Security.git f:/verilog_sva_gh_scraper/data/full_repos/185746053
git clone --depth 1 --no-tags https://github.com/d953i/axi4_master.git f:/verilog_sva_gh_scraper/data/full_repos/186673751
git clone --depth 1 --no-tags https://github.com/AnshulGoyal454001/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/188797352
git clone --depth 1 --no-tags https://github.com/rabieifk/Synthesis-and-TCL-Scripting.git f:/verilog_sva_gh_scraper/data/full_repos/190207784
git clone --depth 1 --no-tags https://github.com/ffxx283/WM8731_Audio.git f:/verilog_sva_gh_scraper/data/full_repos/187305597
git clone --depth 1 --no-tags https://github.com/LiaoYuxuan/matlab-imageprocess.git f:/verilog_sva_gh_scraper/data/full_repos/188343353
git clone --depth 1 --no-tags https://github.com/arghavan-kpm/HDL-Neuron.git f:/verilog_sva_gh_scraper/data/full_repos/189737788
git clone --depth 1 --no-tags https://github.com/tu-darmstadt-informatik/Technische-Grundlagen-der-Informatik.git f:/verilog_sva_gh_scraper/data/full_repos/188024377
git clone --depth 1 --no-tags https://github.com/ekiwi/transactional-verification-with-protocols.git f:/verilog_sva_gh_scraper/data/full_repos/186546153
git clone --depth 1 --no-tags https://github.com/1801BM1/xmde0.git f:/verilog_sva_gh_scraper/data/full_repos/190707485
git clone --depth 1 --no-tags https://github.com/ForeverFancy/BwFPGATerminal.git f:/verilog_sva_gh_scraper/data/full_repos/189610780
git clone --depth 1 --no-tags https://github.com/henrychang81/DSP.git f:/verilog_sva_gh_scraper/data/full_repos/187144939
git clone --depth 1 --no-tags https://github.com/srilakshmi-thota/Square-root-of-a-number-using-cordic.git f:/verilog_sva_gh_scraper/data/full_repos/186363682
git clone --depth 1 --no-tags https://github.com/xushangning/ei332.git f:/verilog_sva_gh_scraper/data/full_repos/187464337
git clone --depth 1 --no-tags https://github.com/IreneJohnc/LOCO-I-lossless-Image-HW-Encoder-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/189013641
git clone --depth 1 --no-tags https://github.com/carlzhang4/sing_jump_rap_basketball.git f:/verilog_sva_gh_scraper/data/full_repos/185806900
git clone --depth 1 --no-tags https://github.com/nikolay966/i486DX.git f:/verilog_sva_gh_scraper/data/full_repos/188805712
git clone --depth 1 --no-tags https://github.com/secworks/xtea.git f:/verilog_sva_gh_scraper/data/full_repos/188421373
git clone --depth 1 --no-tags https://github.com/LHesperus/Design-of-The-Best-Signal-Receivers-.git f:/verilog_sva_gh_scraper/data/full_repos/185351076
git clone --depth 1 --no-tags https://github.com/wwxn/Read-AD9226-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/190720304
git clone --depth 1 --no-tags https://github.com/debug-zhang/mips-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/188580251
git clone --depth 1 --no-tags https://github.com/nikolay966/i486DX2.git f:/verilog_sva_gh_scraper/data/full_repos/188807505
git clone --depth 1 --no-tags https://github.com/mattvenn/axi-lite-formal.git f:/verilog_sva_gh_scraper/data/full_repos/187408755
git clone --depth 1 --no-tags https://github.com/driveraweb/DE10-ADC-Configuration.git f:/verilog_sva_gh_scraper/data/full_repos/185642462
git clone --depth 1 --no-tags https://github.com/im-tomu/fomu-factory-test.git f:/verilog_sva_gh_scraper/data/full_repos/188682258
git clone --depth 1 --no-tags https://github.com/lamdangpham/ASIC--An_ASIC-Based_Design_of_Memory_Built_In_Self_Test.git f:/verilog_sva_gh_scraper/data/full_repos/188553005
git clone --depth 1 --no-tags https://github.com/Manoj-97/16bit-RISC-Processor-Design.git f:/verilog_sva_gh_scraper/data/full_repos/186491764
git clone --depth 1 --no-tags https://github.com/israelalan/Functional-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/190699859
git clone --depth 1 --no-tags https://github.com/SoroushMehraban/LogicLabFinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/191025571
git clone --depth 1 --no-tags https://github.com/briansune/elec5140-comp-arch-rv32.git f:/verilog_sva_gh_scraper/data/full_repos/186039694
git clone --depth 1 --no-tags https://github.com/zyad19975/PPI-Intel-8255A.git f:/verilog_sva_gh_scraper/data/full_repos/186705924
git clone --depth 1 --no-tags https://github.com/johnMamish/yavne.git f:/verilog_sva_gh_scraper/data/full_repos/186154445
git clone --depth 1 --no-tags https://github.com/bonjourdrs/FPGA-HDMI.git f:/verilog_sva_gh_scraper/data/full_repos/188339774
git clone --depth 1 --no-tags https://github.com/tmhieu99/Mips-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/186218734
git clone --depth 1 --no-tags https://github.com/leo201313/ALU_MCU_DESIGN.git f:/verilog_sva_gh_scraper/data/full_repos/187432830
git clone --depth 1 --no-tags https://github.com/Vulgarities/54Ins-one-cycle-MipsCPU.git f:/verilog_sva_gh_scraper/data/full_repos/188995599
git clone --depth 1 --no-tags https://github.com/eecheng87/pipeline-riscv-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/189185164
git clone --depth 1 --no-tags https://github.com/jlipponen/zynq-dma-cyclic.git f:/verilog_sva_gh_scraper/data/full_repos/189834092
git clone --depth 1 --no-tags https://github.com/AidenFlynn/machine_engine.git f:/verilog_sva_gh_scraper/data/full_repos/189992891
git clone --depth 1 --no-tags https://github.com/VigneshIyer24/HammingCode_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/190286332
git clone --depth 1 --no-tags https://github.com/RichmondJohnson/Content-Integrity-Checker-on-LED-screens-using-MD-5-Hash-Hardware-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/190420002
git clone --depth 1 --no-tags https://github.com/abdelrahmanhosny/FlowRunnerAESExample.git f:/verilog_sva_gh_scraper/data/full_repos/188314493
git clone --depth 1 --no-tags https://github.com/JeckSmit/pic16f628.git f:/verilog_sva_gh_scraper/data/full_repos/187615571
git clone --depth 1 --no-tags https://github.com/yuhei1horibe/AXI_Bus_Sim.git f:/verilog_sva_gh_scraper/data/full_repos/188645879
git clone --depth 1 --no-tags https://github.com/b-o-r-m-a-l-e-y/DDS-Synthesizer.git f:/verilog_sva_gh_scraper/data/full_repos/189261714
git clone --depth 1 --no-tags https://github.com/wentian2018/IC_backend_of_risc8.git f:/verilog_sva_gh_scraper/data/full_repos/185727214
git clone --depth 1 --no-tags https://github.com/raindroid/GoldMiner-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/186443491
git clone --depth 1 --no-tags https://github.com/club113/FT245R.git f:/verilog_sva_gh_scraper/data/full_repos/185301938
git clone --depth 1 --no-tags https://github.com/xLinWei/vlog_eday.git f:/verilog_sva_gh_scraper/data/full_repos/186241180
git clone --depth 1 --no-tags https://github.com/hossamfadeel/SineWaveVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/186762360
git clone --depth 1 --no-tags https://github.com/karataymarufemre/verySimpleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/189825544
git clone --depth 1 --no-tags https://github.com/sultansidhu/InputLogger-Linux.git f:/verilog_sva_gh_scraper/data/full_repos/185300551
git clone --depth 1 --no-tags https://github.com/nicklesimba/FPGA-Mario.git f:/verilog_sva_gh_scraper/data/full_repos/187251972
git clone --depth 1 --no-tags https://github.com/bornhorst/Nexys-4-DDR-using-OV7670-Camera.git f:/verilog_sva_gh_scraper/data/full_repos/190626301
git clone --depth 1 --no-tags https://github.com/RomeoMe5/A-Cute-CAR_Bluetooth.git f:/verilog_sva_gh_scraper/data/full_repos/186415481
git clone --depth 1 --no-tags https://github.com/rfahimur26/Comp_lock_adpll.git f:/verilog_sva_gh_scraper/data/full_repos/186179846
git clone --depth 1 --no-tags https://github.com/chtrc/lcddriver.git f:/verilog_sva_gh_scraper/data/full_repos/189056317
git clone --depth 1 --no-tags https://github.com/whutddk/PRM-RA-ACC.git f:/verilog_sva_gh_scraper/data/full_repos/187989550
git clone --depth 1 --no-tags https://github.com/bernardocarvalho/kc705-pcie-dma-gen2.git f:/verilog_sva_gh_scraper/data/full_repos/187845978
git clone --depth 1 --no-tags https://github.com/ashleyjr/ice51.git f:/verilog_sva_gh_scraper/data/full_repos/189862472
git clone --depth 1 --no-tags https://github.com/EdNutting/PMOD.git f:/verilog_sva_gh_scraper/data/full_repos/189468210
git clone --depth 1 --no-tags https://github.com/Xiangyangjun/riscv_xiang.git f:/verilog_sva_gh_scraper/data/full_repos/187998190
git clone --depth 1 --no-tags https://github.com/shuai132/FPGA_DEMO_FOR_STEP.git f:/verilog_sva_gh_scraper/data/full_repos/189283394
git clone --depth 1 --no-tags https://github.com/apurvanandan1997/spartan6_mst_fifo32_1.1_20170919.git f:/verilog_sva_gh_scraper/data/full_repos/190205573
git clone --depth 1 --no-tags https://github.com/cahity/CENG232-HW4-Part2-Tester.git f:/verilog_sva_gh_scraper/data/full_repos/186445923
git clone --depth 1 --no-tags https://github.com/dpimley/quadrature_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/186948102
git clone --depth 1 --no-tags https://github.com/JackZhijing/DCT_8Point_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/189415563
git clone --depth 1 --no-tags https://github.com/ahmetdenizyilmaz/FlappyBird-Machine-learning-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/189755179
git clone --depth 1 --no-tags https://github.com/harris-mohamed/FPGA-Camera.git f:/verilog_sva_gh_scraper/data/full_repos/187279663
git clone --depth 1 --no-tags https://github.com/mcleod-ideafix/vga_text_driver.git f:/verilog_sva_gh_scraper/data/full_repos/191241380
git clone --depth 1 --no-tags https://github.com/Rapidnack/CsrpServer.git f:/verilog_sva_gh_scraper/data/full_repos/186505763
git clone --depth 1 --no-tags https://github.com/jocelynzym/Junior.git f:/verilog_sva_gh_scraper/data/full_repos/185513869
git clone --depth 1 --no-tags https://github.com/PeterBDavenport/NarwhalCV.git f:/verilog_sva_gh_scraper/data/full_repos/187705377
git clone --depth 1 --no-tags https://github.com/Indigo6/Computer-Architecture_Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/189515945
git clone --depth 1 --no-tags https://github.com/Greathoney/Verilog_TermProject.git f:/verilog_sva_gh_scraper/data/full_repos/187955472
git clone --depth 1 --no-tags https://github.com/RAYHAN01/EECS470_Proj3.git f:/verilog_sva_gh_scraper/data/full_repos/191106538
git clone --depth 1 --no-tags https://github.com/timvideos/HDMI2USB-firmware-prebuilt-broken.git f:/verilog_sva_gh_scraper/data/full_repos/187738360
git clone --depth 1 --no-tags https://github.com/beenfhb/risc-v-soc.git f:/verilog_sva_gh_scraper/data/full_repos/189574350
git clone --depth 1 --no-tags https://github.com/cw1997/electronic-keyboard-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/187671543
git clone --depth 1 --no-tags https://github.com/github-fds/confmc.examples.git f:/verilog_sva_gh_scraper/data/full_repos/186875470
git clone --depth 1 --no-tags https://github.com/matteorisso/Workshop_Innovative_Systems.git f:/verilog_sva_gh_scraper/data/full_repos/186584630
git clone --depth 1 --no-tags https://github.com/tb-44/verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/187378490
git clone --depth 1 --no-tags https://github.com/tushparte/8bit-RISC.git f:/verilog_sva_gh_scraper/data/full_repos/188655304
git clone --depth 1 --no-tags https://github.com/yg9120/Nexys3.git f:/verilog_sva_gh_scraper/data/full_repos/190512414
git clone --depth 1 --no-tags https://github.com/wangk2017/krv_c.git f:/verilog_sva_gh_scraper/data/full_repos/185372549
git clone --depth 1 --no-tags https://github.com/vastlyvague/TR-MIPS32-SIMD.git f:/verilog_sva_gh_scraper/data/full_repos/187402383
git clone --depth 1 --no-tags https://github.com/github-fds/examples.fmc.gbe.rj45.git f:/verilog_sva_gh_scraper/data/full_repos/187330640
git clone --depth 1 --no-tags https://github.com/Elrori/sdi-gtp-wrapper-test0.git f:/verilog_sva_gh_scraper/data/full_repos/187949863
git clone --depth 1 --no-tags https://github.com/AbhinavRsharma/Eclub-FPGA-Assignment.git f:/verilog_sva_gh_scraper/data/full_repos/188227047
git clone --depth 1 --no-tags https://github.com/BenTsai7/MIPS-single-cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/188159136
git clone --depth 1 --no-tags https://github.com/Jordi-Jaspers/ALTERA_SOCO_PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/186615556
git clone --depth 1 --no-tags https://github.com/MParygin/v.xapp495_out.git f:/verilog_sva_gh_scraper/data/full_repos/188055565
git clone --depth 1 --no-tags https://github.com/Vulgarities/PinBall-VGAbased.git f:/verilog_sva_gh_scraper/data/full_repos/189039973
git clone --depth 1 --no-tags https://github.com/eyny/lookup-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/185658197
git clone --depth 1 --no-tags https://github.com/sunboyy/pong-snmp.git f:/verilog_sva_gh_scraper/data/full_repos/187157917
git clone --depth 1 --no-tags https://github.com/Schemeer/EI332.git f:/verilog_sva_gh_scraper/data/full_repos/190426879
git clone --depth 1 --no-tags https://github.com/B05901022/5-Stage-pipline_RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/188376099
git clone --depth 1 --no-tags https://github.com/bespoke-silicon-group/raw_benchmark_suite.git f:/verilog_sva_gh_scraper/data/full_repos/189688401
git clone --depth 1 --no-tags https://github.com/shieshi/DES_ENCRYPTION_VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/185976406
git clone --depth 1 --no-tags https://github.com/ylwang68/practice.git f:/verilog_sva_gh_scraper/data/full_repos/187742297
