# Generated by Yosys 0.9 (git sha1 1979e0b)

.model demo
.inputs CLK
.outputs RST SCL DC MOSI CS
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_ I1=$abc$4764$sub$demo.v:419$151_Y[13] I2=$abc$4764$procmux$530.B_AND_S[27]_new_ I3=$false O=$0\params_left[13:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$0\dc[0:0] I1=$abc$4764$memory\num_params$rdmux[0][0][0]$b$933[13] I2=$abc$4764$sub$demo.v:288$125_Y[4] I3=$false O=$abc$4764$procmux$530.B_AND_S[27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=state[2] I1=$abc$4764$new_n230_ I2=state[3] I3=$false O=$0\dc[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$2035[2]_new_inv_ I1=state[0] I2=state[1] I3=$false O=$abc$4764$new_n230_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=state[4] I1=state[5] I2=$false I3=$false O=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$2035[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=params_left[3] I1=params_left[4] I2=$abc$4764$new_n235_ I3=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_ O=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$4764$new_n234_ I1=state[2] I2=state[3] I3=$false O=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=state[0] I1=state[1] I2=state[4] I3=state[5] O=$abc$4764$new_n234_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$4764$new_n236_ I1=$abc$4764$new_n237_ I2=$abc$4764$new_n238_ I3=$false O=$abc$4764$new_n235_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=params_left[6] I1=params_left[9] I2=params_left[11] I3=params_left[12] O=$abc$4764$new_n236_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=params_left[0] I1=params_left[1] I2=params_left[2] I3=params_left[5] O=$abc$4764$new_n237_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=params_left[7] I1=params_left[8] I2=params_left[10] I3=params_left[13] O=$abc$4764$new_n238_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_ I1=$abc$4764$sub$demo.v:419$151_Y[12] I2=$abc$4764$procmux$530.B_AND_S[27]_new_ I3=$false O=$0\params_left[13:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_ I1=$abc$4764$sub$demo.v:419$151_Y[9] I2=$abc$4764$procmux$530.B_AND_S[27]_new_ I3=$false O=$0\params_left[13:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_ I1=$abc$4764$sub$demo.v:419$151_Y[4] I2=$abc$4764$procmux$530.B_AND_S[18]_new_ I3=$false O=$0\params_left[13:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$4764$memory\num_params$rdmux[0][1][0]$b$936[4]_new_inv_ I1=$abc$4764$sub$demo.v:288$125_Y[4] I2=$abc$4764$sub$demo.v:288$125_Y[3] I3=$0\dc[0:0] O=$abc$4764$procmux$530.B_AND_S[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$4764$memory\num_params$rdmux[0][2][1]$a$944[1]_new_ I1=$abc$4764$memory\num_params$rdmux[0][0][0]$b$933[13] I2=$abc$4764$memory\num_params$rdmux[0][2][0]$b$942[1] I3=$false O=$abc$4764$memory\num_params$rdmux[0][1][0]$b$936[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100111
.gate SB_LUT4 I0=cmd_counter[0] I1=cmd_counter[1] I2=$false I3=$false O=$abc$4764$memory\num_params$rdmux[0][2][1]$a$944[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$4764$memrd$\num_params$demo.v:391$140_DATA[2]_new_ I1=$0\dc[0:0] I2=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_ I3=$abc$4764$sub$demo.v:419$151_Y[2] O=$0\params_left[13:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$4764$memory\num_params$rdmux[0][2][1]$a$944[1]_new_ I1=$abc$4764$memory\num_params$rdmux[0][0][0]$b$933[13] I2=$abc$4764$new_n247_ I3=$false O=$abc$4764$memrd$\num_params$demo.v:391$140_DATA[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$4764$sub$demo.v:288$125_Y[3] I1=$abc$4764$memory\num_params$rdmux[0][2][1]$a$944[1]_new_ I2=$abc$4764$memory\num_params$rdmux[0][2][0]$b$942[1] I3=$abc$4764$sub$demo.v:288$125_Y[4] O=$abc$4764$new_n247_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$4764$procmux$530.B_AND_S[15]_new_ I1=params_left[0] I2=params_left[1] I3=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_ O=$0\params_left[13:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101110101010
.gate SB_LUT4 I0=$abc$4764$memory\num_params$rdmux[0][0][0]$a$932[1]_new_inv_ I1=$abc$4764$sub$demo.v:288$125_Y[4] I2=$0\dc[0:0] I3=$false O=$abc$4764$procmux$530.B_AND_S[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$4764$memory\num_params$rdmux[0][2][0]$b$942[1] I1=$abc$4764$memory\num_params$rdmux[0][0][0]$b$933[13] I2=$abc$4764$memory\num_params$rdmux[0][2][1]$a$944[1]_new_ I3=$abc$4764$sub$demo.v:288$125_Y[3] O=$abc$4764$memory\num_params$rdmux[0][0][0]$a$932[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111101010100
.gate SB_LUT4 I0=$abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[4]_new_ I1=$abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_ I2=data[7] I3=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$1758[3]_new_ O=$abc$4764$procmux$550_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$4764$memory\cmd$rdmux[0][0][0]$a$797[7]_new_inv_ I1=$abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_ I2=$false I3=$false O=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$1758[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_ I1=$abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_ I2=$abc$4764$auto$rtlil.cc:1906:Mux$703[3]_new_inv_ I3=$abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_ O=$abc$4764$memory\cmd$rdmux[0][0][0]$a$797[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000011
.gate SB_LUT4 I0=cmd_counter[3] I1=$abc$4764$sub$demo.v:288$125_Y[3] I2=$abc$4764$new_n234_ I3=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_ O=$abc$4764$auto$rtlil.cc:1906:Mux$703[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100110011
.gate SB_LUT4 I0=state[3] I1=state[2] I2=$false I3=$false O=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4764$new_n234_ I1=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_ I2=cmd_counter[0] I3=cmd_counter[1] O=$abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011111111000
.gate SB_LUT4 I0=cmd_counter[0] I1=$abc$4764$memory\num_params$rdmux[0][2][0]$b$942[1] I2=$abc$4764$new_n234_ I3=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_ O=$abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=cmd_counter[2] I1=$abc$4764$memory\num_params$rdmux[0][0][0]$b$933[13] I2=$abc$4764$new_n234_ I3=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_ O=$abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100110011
.gate SB_LUT4 I0=cmd_counter[4] I1=$abc$4764$sub$demo.v:288$125_Y[4] I2=$abc$4764$new_n234_ I3=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_ O=$abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100110011
.gate SB_LUT4 I0=$abc$4764$memory\cmd$rdmux[0][0][0]$a$797[5]_new_ I1=$abc$4764$memory\cmd$rdmux[0][0][0]$b$798[5]_new_inv_ I2=$abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_ I3=$false O=$abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_ I1=$abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_ I2=$false I3=$false O=$abc$4764$memory\cmd$rdmux[0][0][0]$b$798[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4764$auto$rtlil.cc:1906:Mux$703[3]_new_inv_ I1=$abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_ I2=$abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_ I3=$abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_ O=$abc$4764$memory\cmd$rdmux[0][0][0]$a$797[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001001011101
.gate SB_LUT4 I0=$abc$4764$memory\cmd$rdmux[0][0][0]$b$798[5]_new_inv_ I1=$abc$4764$new_n269_ I2=$abc$4764$new_n270_ I3=$abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_ O=$abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_ I1=$abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_ I2=$abc$4764$auto$rtlil.cc:1906:Mux$703[3]_new_inv_ I3=$false O=$abc$4764$new_n269_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_ I1=$abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_ I2=$abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_ I3=$abc$4764$auto$rtlil.cc:1906:Mux$703[3]_new_inv_ O=$abc$4764$new_n270_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$4764$new_n279_ I1=$abc$4764$memory\params$rdmux[0][2][1]$a$1167[0]_new_inv_ I2=param_counter[5] I3=$abc$4764$new_n276_ O=$abc$4764$memory\params$rdmux[0][0][0]$a$1155[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[1] I2=$false I3=$false O=$abc$4764$memory\params$rdmux[0][3][3]$b$1186[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4764$memory\params$rdmux[0][2][0]$a$1164[7]_new_ I1=$abc$4764$memory\params$rdmux[0][2][0]$b$1165[7]_new_ I2=param_counter[5] I3=param_counter[4] O=$abc$4764$new_n276_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=param_counter[1] I1=param_counter[0] I2=param_counter[2] I3=param_counter[3] O=$abc$4764$memory\params$rdmux[0][2][0]$a$1164[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=param_counter[1] I1=param_counter[0] I2=param_counter[2] I3=param_counter[3] O=$abc$4764$memory\params$rdmux[0][2][0]$b$1165[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=param_counter[1] I1=param_counter[0] I2=param_counter[2] I3=param_counter[3] O=$abc$4764$new_n279_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_ I1=$abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_ I2=$abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_ I3=$false O=$abc$4764$eq$demo.v:288$126_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$4764$new_n234_ I1=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_ I2=$false I3=$false O=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=param_counter[6] I1=$abc$4764$eq$demo.v:288$126_Y_new_ I2=$abc$4764$memory\params$rdmux[0][0][0]$a$1155[6] I3=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_ O=$abc$4764$new_n285_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$4764$memory\params$rdmux[0][2][1]$b$1168[6]_new_ I1=$abc$4764$memory\params$rdmux[0][2][0]$b$1165[6]_new_ I2=param_counter[5] I3=param_counter[4] O=$abc$4764$memory\params$rdmux[0][0][0]$a$1155[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[3] I2=param_counter[0] I3=$false O=$abc$4764$memory\params$rdmux[0][2][0]$b$1165[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[0] I2=param_counter[1] I3=$false O=$abc$4764$memory\params$rdmux[0][2][1]$b$1168[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$1758[3]_new_ I1=$abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[4]_new_ I2=data[5] I3=$abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_ O=$abc$4764$procmux$550_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$4764$new_n296_ I1=$abc$4764$memory\params$rdmux[0][2][1]$b$1168[2]_new_ I2=param_counter[4] I3=$false O=$abc$4764$new_n295_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=param_counter[1] I1=param_counter[0] I2=param_counter[2] I3=param_counter[3] O=$abc$4764$new_n296_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=param_counter[3] I1=param_counter[2] I2=param_counter[0] I3=param_counter[1] O=$abc$4764$memory\params$rdmux[0][2][1]$b$1168[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010000000001
.gate SB_LUT4 I0=param_counter[3] I1=param_counter[2] I2=param_counter[4] I3=$abc$4764$memory\params$rdmux[0][3][3]$b$1186[5]_new_ O=$abc$4764$new_n300_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[1] I2=param_counter[3] I3=$false O=$abc$4764$memory\params$rdmux[0][2][1]$a$1167[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$1758[3]_new_ I1=$abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_ I2=data[4] I3=$abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[4]_new_ O=$abc$4764$procmux$550_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[1] I2=param_counter[0] I3=param_counter[3] O=$abc$4764$memory\params$rdmux[0][2][0]$b$1165[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[1] I2=param_counter[3] I3=param_counter[0] O=$abc$4764$memory\params$rdmux[0][2][1]$b$1168[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101011111111100
.gate SB_LUT4 I0=$abc$4764$new_n314_ I1=$abc$4764$memrd$\cmd$demo.v:264$119_DATA[3]_new_inv_ I2=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_ I3=$abc$4764$procmux$547.B_AND_S[3]_new_ O=$0\data[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$1758[3]_new_ I1=$abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[4]_new_ I2=$abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_ I3=data[3] O=$abc$4764$new_n314_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=data[3] I1=$abc$4764$eq$demo.v:288$126_Y_new_ I2=$abc$4764$new_n316_ I3=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_ O=$abc$4764$procmux$547.B_AND_S[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$4764$eq$demo.v:288$126_Y_new_ I1=$abc$4764$memory\params$rdmux[0][0][0]$a$1155[3] I2=param_counter[6] I3=$false O=$abc$4764$new_n316_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$4764$memory\params$rdmux[0][1][0]$b$1159[3]_new_ I1=param_counter[5] I2=$abc$4764$new_n295_ I3=$abc$4764$new_n318_ O=$abc$4764$memory\params$rdmux[0][0][0]$a$1155[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=param_counter[4] I1=$abc$4764$new_n279_ I2=$abc$4764$new_n319_ I3=param_counter[5] O=$abc$4764$new_n318_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[1] I2=param_counter[2] I3=param_counter[3] O=$abc$4764$new_n319_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=$abc$4764$new_n321_ I1=$abc$4764$memory\params$rdmux[0][2][0]$b$1165[4]_new_ I2=$abc$4764$memory\params$rdmux[0][2][1]$b$1168[3]_new_ I3=param_counter[4] O=$abc$4764$memory\params$rdmux[0][1][0]$b$1159[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=param_counter[3] I1=param_counter[0] I2=param_counter[2] I3=param_counter[1] O=$abc$4764$new_n321_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000111000000
.gate SB_LUT4 I0=param_counter[3] I1=param_counter[1] I2=param_counter[0] I3=param_counter[2] O=$abc$4764$memory\params$rdmux[0][2][1]$b$1168[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000100
.gate SB_LUT4 I0=$abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_ I1=$abc$4764$new_n326_ I2=$abc$4764$memory\cmd$rdmux[0][2][1]$a$809[2]_new_ I3=$abc$4764$new_n324_ O=$abc$4764$memrd$\cmd$demo.v:264$119_DATA[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_ I1=$abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_ I2=$abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_ I3=$abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_ O=$abc$4764$new_n324_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000011
.gate SB_LUT4 I0=$abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_ I1=$abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_ I2=$false I3=$false O=$abc$4764$memory\cmd$rdmux[0][2][1]$a$809[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$4764$auto$rtlil.cc:1906:Mux$703[3]_new_inv_ I1=$abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_ I2=$false I3=$false O=$abc$4764$new_n326_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4764$new_n328_ I1=$abc$4764$memrd$\cmd$demo.v:264$119_DATA[2]_new_inv_ I2=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_ I3=$abc$4764$procmux$547.B_AND_S[2]_new_ O=$0\data[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$1758[3]_new_ I1=$abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[4]_new_ I2=$abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_ I3=data[2] O=$abc$4764$new_n328_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=data[2] I1=$abc$4764$eq$demo.v:288$126_Y_new_ I2=$abc$4764$new_n333_ I3=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_ O=$abc$4764$procmux$547.B_AND_S[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$4764$eq$demo.v:288$126_Y_new_ I1=$abc$4764$memory\params$rdmux[0][0][0]$a$1155[2] I2=param_counter[6] I3=$false O=$abc$4764$new_n333_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=param_counter[4] I1=param_counter[5] I2=$false I3=$false O=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$1907[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[1]_new_ I1=$abc$4764$new_n343_ I2=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_ I3=$abc$4764$procmux$547.B_AND_S[1]_new_ O=$0\data[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$1758[3]_new_ I1=$abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[4]_new_ I2=$abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_ I3=data[1] O=$abc$4764$new_n343_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=data[1] I1=$abc$4764$eq$demo.v:288$126_Y_new_ I2=$abc$4764$new_n348_ I3=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_ O=$abc$4764$procmux$547.B_AND_S[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$4764$eq$demo.v:288$126_Y_new_ I1=$abc$4764$memory\params$rdmux[0][0][0]$a$1155[1] I2=param_counter[6] I3=$false O=$abc$4764$new_n348_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$4764$new_n359_ I1=$abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[0]_new_inv_ I2=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_ I3=$abc$4764$procmux$547.B_AND_S[0]_new_ O=$0\data[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$1758[3]_new_ I1=$abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_ I2=data[0] I3=$false O=$abc$4764$new_n359_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[4]_new_ I1=$abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_ I2=$abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_ I3=$abc$4764$new_n361_ O=$abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_ I1=$abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_ I2=$abc$4764$new_n326_ I3=$abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_ O=$abc$4764$new_n361_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=data[0] I1=$abc$4764$eq$demo.v:288$126_Y_new_ I2=$abc$4764$new_n364_ I3=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_ O=$abc$4764$procmux$547.B_AND_S[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$4764$eq$demo.v:288$126_Y_new_ I1=$abc$4764$memory\params$rdmux[0][0][0]$a$1155[0] I2=param_counter[6] I3=$false O=$abc$4764$new_n364_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[3] I2=param_counter[0] I3=param_counter[1] O=$abc$4764$memory\params$rdmux[0][2][0]$a$1164[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110010100110110
.gate SB_LUT4 I0=param_counter[3] I1=param_counter[1] I2=param_counter[0] I3=param_counter[2] O=$abc$4764$memory\params$rdmux[0][2][0]$b$1165[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[0] I2=param_counter[1] I3=param_counter[3] O=$abc$4764$memory\params$rdmux[0][2][1]$a$1167[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000011011111
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[1] I2=param_counter[0] I3=param_counter[3] O=$abc$4764$memory\params$rdmux[0][2][1]$b$1168[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001101
.gate SB_LUT4 I0=$abc$4764$new_n234_ I1=state[2] I2=$false I3=$false O=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3683
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=state[1] I1=state[0] I2=$abc$4764$new_n374_ I3=$false O=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3587
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=state[2] I1=state[3] I2=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$2035[2]_new_inv_ I3=$false O=$abc$4764$new_n374_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$4764$auto$wreduce.cc:455:run$697[3]_new_inv_ I1=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3740_new_ I2=$abc$4764$new_n379_ I3=$false O=$0\state[5:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$4764$auto$wreduce.cc:455:run$696[3]_new_inv_ I1=$abc$4764$auto$wreduce.cc:455:run$694[3]_new_inv_ I2=$abc$4764$eq$demo.v:288$126_Y_new_ I3=dc O=$abc$4764$auto$wreduce.cc:455:run$697[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$4764$auto$ice40_ffinit.cc:141:execute$4746 I1=$0\pixel_bit_counter[3:0][1] I2=$abc$4764$auto$ice40_ffinit.cc:141:execute$4754 I3=$abc$4764$auto$ice40_ffinit.cc:141:execute$4758 O=$abc$4764$auto$wreduce.cc:455:run$696[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$0\bit_counter[2:0][1] I1=$abc$4764$auto$ice40_ffinit.cc:141:execute$4738 I2=$abc$4764$auto$ice40_ffinit.cc:141:execute$4742 I3=$false O=$abc$4764$auto$wreduce.cc:455:run$694[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$2134[0]_new_inv_ I1=$abc$4764$new_n380_ I2=$abc$4764$procmux$575.B_AND_S[31]_new_ I3=$0\scl[0:0] O=$abc$4764$new_n379_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011001100001011
.gate SB_LUT4 I0=state[2] I1=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$2035[2]_new_inv_ I2=state[3] I3=$false O=$abc$4764$new_n380_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$2035[2]_new_inv_ I1=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_ I2=state[0] I3=state[1] O=$abc$4764$procmux$575.B_AND_S[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=state[0] I1=state[1] I2=$false I3=$false O=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$2134[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$2035[2]_new_inv_ I1=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_ I2=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$2134[0]_new_inv_ I3=$false O=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3740_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$0\dc[0:0] I1=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_ I2=$false I3=$false O=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$4764$procmux$575.B_AND_S[31]_new_ I1=$0\scl[0:0] I2=$abc$4764$auto$wreduce.cc:455:run$697[3]_new_inv_ I3=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3740_new_ O=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$3120[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$4764$new_n390_ I1=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_ I2=$false I3=$false O=$abc$4764$new_n389_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=state[1] I1=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$2035[2]_new_inv_ I2=$false I3=$false O=$abc$4764$new_n390_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4764$new_n374_ I1=state[0] I2=state[1] I3=$false O=$abc$4764$auto$simplemap.cc:256:simplemap_eqne$2263_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$4764$new_n394_ I1=$abc$4764$new_n397_ I2=$abc$4764$new_n398_ I3=$abc$4764$auto$alumacc.cc:491:replace_alu$714[15] O=$abc$4764$auto$rtlil.cc:1836:ReduceOr$724_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$4764$new_n395_ I1=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$2561[3]_new_ I2=$false I3=$false O=$abc$4764$new_n394_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=delay[4] I1=delay[9] I2=delay[10] I3=delay[11] O=$abc$4764$new_n395_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=delay[0] I1=delay[2] I2=delay[3] I3=delay[1] O=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$2561[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=delay[13] I1=delay[14] I2=delay[15] I3=delay[8] O=$abc$4764$new_n397_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=delay[12] I1=delay[6] I2=delay[7] I3=delay[5] O=$abc$4764$new_n398_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$4764$auto$wreduce.cc:455:run$696[1]_new_inv_ I1=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4121 I2=$abc$4764$new_n400_ I3=$abc$4764$new_n402_ O=$0\state[5:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010011111111
.gate SB_LUT4 I0=$abc$4764$auto$ice40_ffinit.cc:141:execute$4742 I1=$0\bit_counter[2:0][1] I2=$abc$4764$auto$ice40_ffinit.cc:141:execute$4738 I3=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3746 O=$abc$4764$new_n400_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=dc I1=$abc$4764$eq$demo.v:288$126_Y_new_ I2=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3740_new_ I3=$false O=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3746
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$4764$new_n403_ I1=$abc$4764$new_n406_ I2=$abc$4764$new_n404_ I3=$false O=$abc$4764$new_n402_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$4764$auto$rtlil.cc:1836:ReduceOr$724_new_inv_ I1=$abc$4764$new_n374_ I2=state[1] I3=$false O=$abc$4764$new_n403_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$4764$new_n374_ I1=state[0] I2=state[1] I3=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$3097[2]_new_inv_ O=$abc$4764$new_n404_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101011100000000
.gate SB_LUT4 I0=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$2134[0]_new_inv_ I1=$abc$4764$new_n380_ I2=$abc$4764$procmux$575.B_AND_S[31]_new_ I3=$false O=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$3097[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=state[0] I1=$abc$4764$new_n389_ I2=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$3097[1]_new_ I3=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_ O=$abc$4764$new_n406_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=state[1] I1=dc I2=$abc$4764$new_n380_ I3=state[0] O=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$3097[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$4764$eq$demo.v:288$126_Y_new_ I1=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3740_new_ I2=dc I3=$false O=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4121
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$4764$auto$ice40_ffinit.cc:141:execute$4746 I1=$0\pixel_bit_counter[3:0][1] I2=$abc$4764$auto$ice40_ffinit.cc:141:execute$4754 I3=$abc$4764$auto$ice40_ffinit.cc:141:execute$4758 O=$abc$4764$auto$wreduce.cc:455:run$696[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_ I1=$abc$4764$auto$simplemap.cc:168:logic_reduce$1740[1]_new_inv_ I2=$abc$4764$new_n412_ I3=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$3120[1]_new_inv_ O=$0\state[5:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0010111111111111
.gate SB_LUT4 I0=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$1758[3]_new_ I1=$abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[4]_new_ I2=$abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_ I3=$false O=$abc$4764$auto$simplemap.cc:168:logic_reduce$1740[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$4764$new_n415_ I1=$abc$4764$new_n413_ I2=$false I3=$false O=$abc$4764$new_n412_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4764$procmux$575.B_AND_S[61]_new_ I1=$abc$4764$auto$simplemap.cc:256:simplemap_eqne$2263_new_inv_ I2=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$3097[1]_new_ I3=$abc$4764$auto$rtlil.cc:1836:ReduceOr$724_new_inv_ O=$abc$4764$new_n413_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$abc$4764$new_n374_ I1=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$2134[0]_new_inv_ I2=$false I3=$false O=$abc$4764$procmux$575.B_AND_S[61]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=state[3] I1=$0\scl[0:0] I2=state[2] I3=$abc$4764$new_n234_ O=$abc$4764$new_n415_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551 I1=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3539 I2=$abc$4764$new_n417_ I3=$abc$4764$new_n404_ O=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3551
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=$abc$4764$new_n390_ I1=state[2] I2=state[3] I3=$abc$4764$auto$simplemap.cc:256:simplemap_eqne$2263_new_inv_ O=$abc$4764$new_n417_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011010111
.gate SB_LUT4 I0=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3740_new_ I1=$abc$4764$auto$simplemap.cc:168:logic_reduce$2324_new_inv_ I2=$false I3=$false O=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3539
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=state[2] I1=state[3] I2=$abc$4764$new_n234_ I3=$false O=$abc$4764$auto$simplemap.cc:168:logic_reduce$2324_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=cs I1=$abc$4764$procmux$575.B_AND_S[31]_new_ I2=$0\scl[0:0] I3=$abc$4764$auto$opt_reduce.cc:132:opt_mux$683_new_inv_ O=$0\cs[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=state[2] I1=state[0] I2=state[3] I3=$abc$4764$new_n390_ O=$abc$4764$auto$opt_reduce.cc:132:opt_mux$683_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111011111111
.gate SB_LUT4 I0=$abc$4764$procmux$575.B_AND_S[31]_new_ I1=$abc$4764$auto$opt_reduce.cc:132:opt_mux$683_new_inv_ I2=$false I3=$false O=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3545
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=state[0] I1=$abc$4764$new_n389_ I2=$abc$4764$auto$simplemap.cc:168:logic_reduce$2324_new_inv_ I3=$0\dc[0:0] O=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3533
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$abc$4764$auto$rtlil.cc:1836:ReduceOr$724_new_inv_ I1=rst I2=$abc$4764$procmux$575.B_AND_S[61]_new_ I3=$abc$4764$auto$simplemap.cc:168:logic_reduce$2324_new_inv_ O=$0\rst[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=state[0] I1=state[1] I2=$abc$4764$new_n374_ I3=$false O=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3527
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3746 I1=$abc$4764$auto$ice40_ffinit.cc:141:execute$4742 I2=$false I3=$false O=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3777
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4764$eq$demo.v:288$126_Y_new_ I1=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_ I2=$false I3=$false O=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3817
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4121 I1=$abc$4764$auto$ice40_ffinit.cc:141:execute$4746 I2=$false I3=$false O=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4152
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4764$auto$simplemap.cc:168:logic_reduce$1740[1]_new_inv_ I1=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_ I2=cmd_counter[0] I3=$false O=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4242
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$4764$auto$simplemap.cc:168:logic_reduce$1740[1]_new_inv_ I1=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_ I2=$false I3=$false O=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4211
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4332 I1=param_counter[0] I2=$false I3=$false O=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4379
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=param_counter[6] I1=$abc$4764$new_n433_ I2=param_counter[3] I3=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_ O=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4332
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=param_counter[2] I1=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$1907[2]_new_inv_ I2=$abc$4764$memory\params$rdmux[0][3][3]$b$1186[5]_new_ I3=$false O=$abc$4764$new_n433_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_ I1=$abc$4764$sub$demo.v:419$151_Y[3] I2=$false I3=$false O=$0\params_left[13:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_ I1=$abc$4764$sub$demo.v:419$151_Y[5] I2=$false I3=$false O=$0\params_left[13:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_ I1=$abc$4764$sub$demo.v:419$151_Y[6] I2=$false I3=$false O=$0\params_left[13:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_ I1=$abc$4764$sub$demo.v:419$151_Y[7] I2=$false I3=$false O=$0\params_left[13:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_ I1=$abc$4764$sub$demo.v:419$151_Y[8] I2=$false I3=$false O=$0\params_left[13:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_ I1=$abc$4764$sub$demo.v:419$151_Y[10] I2=$false I3=$false O=$0\params_left[13:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_ I1=$abc$4764$sub$demo.v:419$151_Y[11] I2=$false I3=$false O=$0\params_left[13:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4764$new_n403_ I1=$abc$4764$add$demo.v:235$116_Y[0] I2=$false I3=$false O=$0\delay[15:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=delay[1] I1=delay[0] I2=$abc$4764$new_n403_ I3=$false O=$0\delay[15:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=$abc$4764$new_n403_ I1=$abc$4764$add$demo.v:235$116_Y[2] I2=$false I3=$false O=$0\delay[15:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4764$new_n403_ I1=$abc$4764$add$demo.v:235$116_Y[3] I2=$false I3=$false O=$0\delay[15:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4764$new_n403_ I1=$abc$4764$add$demo.v:235$116_Y[4] I2=$false I3=$false O=$0\delay[15:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4764$new_n403_ I1=$abc$4764$add$demo.v:235$116_Y[5] I2=$false I3=$false O=$0\delay[15:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4764$new_n403_ I1=$abc$4764$add$demo.v:235$116_Y[6] I2=$false I3=$false O=$0\delay[15:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4764$new_n403_ I1=$abc$4764$add$demo.v:235$116_Y[7] I2=$false I3=$false O=$0\delay[15:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4764$new_n403_ I1=$abc$4764$add$demo.v:235$116_Y[8] I2=$false I3=$false O=$0\delay[15:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4764$new_n403_ I1=$abc$4764$add$demo.v:235$116_Y[9] I2=$false I3=$false O=$0\delay[15:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4764$new_n403_ I1=$abc$4764$add$demo.v:235$116_Y[10] I2=$false I3=$false O=$0\delay[15:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4764$new_n403_ I1=$abc$4764$add$demo.v:235$116_Y[11] I2=$false I3=$false O=$0\delay[15:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4764$new_n403_ I1=$abc$4764$add$demo.v:235$116_Y[12] I2=$false I3=$false O=$0\delay[15:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4764$new_n403_ I1=$abc$4764$add$demo.v:235$116_Y[13] I2=$false I3=$false O=$0\delay[15:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4764$new_n403_ I1=$abc$4764$add$demo.v:235$116_Y[14] I2=$false I3=$false O=$0\delay[15:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4764$new_n403_ I1=$abc$4764$add$demo.v:235$116_Y[15] I2=$false I3=$false O=$0\delay[15:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4764$new_n471_ I1=$abc$4764$new_n474_ I2=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3746 I3=$abc$4764$new_n458_ O=$0\mosi[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100010000
.gate SB_LUT4 I0=$abc$4764$techmap$shiftx$demo.v:304$130.$11\buffer[15:0][0]_new_inv_ I1=$abc$4764$techmap$shiftx$demo.v:304$130.$7\buffer[15:0][0]_new_inv_ I2=$abc$4764$auto$ice40_ffinit.cc:141:execute$4746 I3=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4121 O=$abc$4764$new_n458_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$4764$new_n463_ I1=$abc$4764$new_n464_ I2=$abc$4764$new_n550_ I3=$abc$4764$auto$ice40_ffinit.cc:141:execute$4754 O=$abc$4764$techmap$shiftx$demo.v:304$130.$7\buffer[15:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=pixel_data[14] I1=pixel_data[12] I2=$abc$4764$auto$ice40_ffinit.cc:141:execute$4758 I3=$0\pixel_bit_counter[3:0][1] O=$abc$4764$new_n463_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=pixel_data[6] I1=pixel_data[4] I2=$0\pixel_bit_counter[3:0][1] I3=$abc$4764$auto$ice40_ffinit.cc:141:execute$4758 O=$abc$4764$new_n464_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$4764$new_n469_ I1=$abc$4764$new_n470_ I2=$abc$4764$new_n552_ I3=$abc$4764$auto$ice40_ffinit.cc:141:execute$4754 O=$abc$4764$techmap$shiftx$demo.v:304$130.$11\buffer[15:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=pixel_data[15] I1=pixel_data[13] I2=$abc$4764$auto$ice40_ffinit.cc:141:execute$4758 I3=$0\pixel_bit_counter[3:0][1] O=$abc$4764$new_n469_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=pixel_data[7] I1=pixel_data[5] I2=$0\pixel_bit_counter[3:0][1] I3=$abc$4764$auto$ice40_ffinit.cc:141:execute$4758 O=$abc$4764$new_n470_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$4764$new_n472_ I1=$abc$4764$new_n473_ I2=$abc$4764$auto$ice40_ffinit.cc:141:execute$4742 I3=$false O=$abc$4764$new_n471_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=data[6] I1=data[2] I2=$0\bit_counter[2:0][1] I3=$abc$4764$auto$ice40_ffinit.cc:141:execute$4738 O=$abc$4764$new_n472_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=data[4] I1=data[0] I2=$abc$4764$auto$ice40_ffinit.cc:141:execute$4738 I3=$0\bit_counter[2:0][1] O=$abc$4764$new_n473_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$4764$techmap$shiftx$demo.v:323$134.$1\buffer[7:0][1]_new_inv_ I1=$abc$4764$techmap$shiftx$demo.v:323$134.$1\buffer[7:0][3]_new_ I2=$abc$4764$auto$ice40_ffinit.cc:141:execute$4742 I3=$0\bit_counter[2:0][1] O=$abc$4764$new_n474_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=data[7] I1=data[3] I2=$abc$4764$auto$ice40_ffinit.cc:141:execute$4738 I3=$false O=$abc$4764$techmap$shiftx$demo.v:323$134.$1\buffer[7:0][3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=data[5] I1=data[1] I2=$abc$4764$auto$ice40_ffinit.cc:141:execute$4738 I3=$false O=$abc$4764$techmap$shiftx$demo.v:323$134.$1\buffer[7:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$0\bit_counter[2:0][2] I1=$false I2=$false I3=$false O=$abc$4764$auto$ice40_ffinit.cc:140:execute$4737
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\bit_counter[2:0][0] I1=$false I2=$false I3=$false O=$abc$4764$auto$ice40_ffinit.cc:140:execute$4741
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\pixel_bit_counter[3:0][0] I1=$false I2=$false I3=$false O=$abc$4764$auto$ice40_ffinit.cc:140:execute$4745
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\pixel_bit_counter[3:0][2] I1=$false I2=$false I3=$false O=$abc$4764$auto$ice40_ffinit.cc:140:execute$4753
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\pixel_bit_counter[3:0][3] I1=$false I2=$false I3=$false O=$abc$4764$auto$ice40_ffinit.cc:140:execute$4757
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\scl[0:0] I1=$false I2=$false I3=$false O=scl
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\bit_counter[2:0][1] I1=$false I2=$false I3=$false O=bit_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$4764$auto$ice40_ffinit.cc:141:execute$4738 I1=$false I2=$false I3=$false O=bit_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$4764$auto$ice40_ffinit.cc:141:execute$4742 I1=$false I2=$false I3=$false O=bit_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$4764$auto$ice40_ffinit.cc:141:execute$4746 I1=$false I2=$false I3=$false O=pixel_bit_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\pixel_bit_counter[3:0][1] I1=$false I2=$false I3=$false O=pixel_bit_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$4764$auto$ice40_ffinit.cc:141:execute$4754 I1=$false I2=$false I3=$false O=pixel_bit_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$4764$auto$ice40_ffinit.cc:141:execute$4758 I1=$false I2=$false I3=$false O=pixel_bit_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[15] I1=$false I2=$false I3=$false O=$abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[14] I1=$false I2=$false I3=$false O=$abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[13] I1=$false I2=$false I3=$false O=$abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[12] I1=$false I2=$false I3=$false O=$abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[11] I1=$false I2=$false I3=$false O=$abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[10] I1=$false I2=$false I3=$false O=$abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[9] I1=$false I2=$false I3=$false O=$abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[7] I1=$false I2=$false I3=$false O=$abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[6] I1=$false I2=$false I3=$false O=$abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[4] I1=$false I2=$false I3=$false O=$abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[3] I1=$false I2=$false I3=$false O=$abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[2] I1=$false I2=$false I3=$false O=$abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[0] I1=$false I2=$false I3=$false O=$abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=param_counter[1] I1=$false I2=$false I3=$false O=$0\param_counter[6:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[1] I1=$false I2=$false I3=$false O=$abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cmd_counter[1] I1=$false I2=$false I3=$false O=$0\cmd_counter[4:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[5] I1=$false I2=$false I3=$false O=$abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[8] I1=$false I2=$false I3=$false O=$abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$4764$memory\num_params$rdmux[0][0][0]$b$933[13] I1=$abc$4764$sub$demo.v:288$125_Y[3] I2=$abc$4764$memory\num_params$rdmux[0][2][1]$a$944[1]_new_ I3=$abc$4764$memory\num_params$rdmux[0][2][0]$b$942[1] O=$abc$4764$new_n510_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100101111
.gate SB_LUT4 I0=$abc$4764$new_n510_ I1=$0\dc[0:0] I2=$abc$4764$new_n247_ I3=$false O=$abc$4764$procmux$530.B_AND_S[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=$abc$4764$sub$demo.v:419$151_Y[0] I1=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_ I2=$abc$4764$procmux$530.B_AND_S[14]_new_inv_ I3=$false O=$0\params_left[13:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=param_counter[6] I1=$abc$4764$memory\params$rdmux[0][0][0]$a$1155[7] I2=data[7] I3=$abc$4764$eq$demo.v:288$126_Y_new_ O=$abc$4764$procmux$545_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$4764$procmux$550_Y[7]_new_inv_ I1=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_ I2=$abc$4764$procmux$545_Y[7]_new_ I3=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_ O=$0\data[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$4764$new_n269_ I1=$abc$4764$new_n270_ I2=$abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_ I3=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_ O=$abc$4764$new_n515_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111111110000
.gate SB_LUT4 I0=data[6] I1=$abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_ I2=$abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_ I3=$abc$4764$new_n515_ O=$abc$4764$procmux$547.B_AND_S[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111011100001111
.gate SB_LUT4 I0=data[6] I1=$abc$4764$eq$demo.v:288$126_Y_new_ I2=$abc$4764$new_n285_ I3=$abc$4764$procmux$547.B_AND_S[14]_new_inv_ O=$0\data[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=param_counter[6] I1=$abc$4764$memory\params$rdmux[0][0][0]$a$1155[5] I2=data[5] I3=$abc$4764$eq$demo.v:288$126_Y_new_ O=$abc$4764$procmux$545_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$4764$procmux$550_Y[5]_new_inv_ I1=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_ I2=$abc$4764$procmux$545_Y[5]_new_ I3=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_ O=$0\data[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$4764$memory\params$rdmux[0][2][1]$a$1167[4]_new_ I1=param_counter[2] I2=$abc$4764$new_n300_ I3=$false O=$abc$4764$new_n520_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=param_counter[3] I1=$abc$4764$memory\params$rdmux[0][2][1]$b$1168[6]_new_ I2=param_counter[5] I3=$abc$4764$memory\params$rdmux[0][2][0]$b$1165[6]_new_ O=$abc$4764$new_n521_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$4764$memory\params$rdmux[0][2][0]$a$1164[7]_new_ I1=$abc$4764$new_n521_ I2=param_counter[4] I3=param_counter[5] O=$abc$4764$new_n522_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011000101
.gate SB_LUT4 I0=$abc$4764$new_n295_ I1=$abc$4764$new_n520_ I2=param_counter[5] I3=$abc$4764$new_n522_ O=$abc$4764$memory\params$rdmux[0][0][0]$a$1155[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101011111111
.gate SB_LUT4 I0=param_counter[6] I1=$abc$4764$memory\params$rdmux[0][0][0]$a$1155[4] I2=data[4] I3=$abc$4764$eq$demo.v:288$126_Y_new_ O=$abc$4764$procmux$545_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$4764$procmux$550_Y[4]_new_inv_ I1=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_ I2=$abc$4764$procmux$545_Y[4]_new_ I3=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_ O=$0\data[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$4764$memory\params$rdmux[0][2][1]$a$1167[4]_new_ I1=$abc$4764$memory\params$rdmux[0][2][1]$b$1168[4]_new_inv_ I2=param_counter[5] I3=param_counter[4] O=$abc$4764$new_n526_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111110100000
.gate SB_LUT4 I0=$abc$4764$new_n295_ I1=$abc$4764$memory\params$rdmux[0][2][0]$b$1165[4]_new_ I2=$abc$4764$new_n526_ I3=param_counter[5] O=$abc$4764$memory\params$rdmux[0][0][0]$a$1155[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101010
.gate SB_LUT4 I0=$abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_ I1=$abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_ I2=$abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_ I3=$abc$4764$auto$rtlil.cc:1906:Mux$703[3]_new_inv_ O=$abc$4764$memory\cmd$rdmux[0][0][0]$a$797[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110101001011
.gate SB_LUT4 I0=$abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_ I1=$abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_ I2=$abc$4764$memory\cmd$rdmux[0][0][0]$a$797[2]_new_inv_ I3=$abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_ O=$abc$4764$memrd$\cmd$demo.v:264$119_DATA[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[4] I2=param_counter[3] I3=param_counter[5] O=$abc$4764$new_n530_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000001001111
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[4] I2=param_counter[5] I3=param_counter[3] O=$abc$4764$new_n531_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011110001010111
.gate SB_LUT4 I0=param_counter[4] I1=param_counter[3] I2=param_counter[0] I3=param_counter[5] O=$abc$4764$new_n532_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100011101011111
.gate SB_LUT4 I0=param_counter[5] I1=param_counter[4] I2=param_counter[3] I3=param_counter[0] O=$abc$4764$new_n533_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111101110101
.gate SB_LUT4 I0=$abc$4764$new_n532_ I1=$abc$4764$new_n533_ I2=param_counter[2] I3=param_counter[1] O=$abc$4764$new_n534_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$4764$new_n530_ I1=$abc$4764$new_n531_ I2=param_counter[2] I3=$abc$4764$new_n534_ O=$abc$4764$memory\params$rdmux[0][0][0]$a$1155[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_ I1=$abc$4764$auto$rtlil.cc:1906:Mux$703[3]_new_inv_ I2=$abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_ I3=$abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_ O=$abc$4764$memory\cmd$rdmux[0][0][0]$a$797[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001110000001011
.gate SB_LUT4 I0=$abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_ I1=$abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_ I2=$abc$4764$memory\cmd$rdmux[0][0][0]$a$797[1]_new_ I3=$abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_ O=$abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=param_counter[5] I1=param_counter[3] I2=param_counter[4] I3=$false O=$abc$4764$new_n538_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=param_counter[1] I1=param_counter[3] I2=param_counter[4] I3=param_counter[5] O=$abc$4764$new_n539_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000100010100
.gate SB_LUT4 I0=param_counter[1] I1=param_counter[3] I2=param_counter[4] I3=param_counter[5] O=$abc$4764$new_n540_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110111000000
.gate SB_LUT4 I0=param_counter[1] I1=param_counter[3] I2=param_counter[5] I3=param_counter[4] O=$abc$4764$new_n541_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111000000
.gate SB_LUT4 I0=$abc$4764$new_n540_ I1=$abc$4764$new_n541_ I2=param_counter[2] I3=param_counter[0] O=$abc$4764$new_n542_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$4764$new_n538_ I1=$abc$4764$new_n539_ I2=param_counter[2] I3=$abc$4764$new_n542_ O=$abc$4764$memory\params$rdmux[0][0][0]$a$1155[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$abc$4764$memory\params$rdmux[0][2][0]$b$1165[0]_new_ I1=$abc$4764$memory\params$rdmux[0][2][1]$b$1168[0]_new_ I2=param_counter[4] I3=param_counter[5] O=$abc$4764$new_n544_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$abc$4764$memory\params$rdmux[0][2][0]$a$1164[0]_new_inv_ I1=$abc$4764$memory\params$rdmux[0][2][1]$a$1167[0]_new_inv_ I2=param_counter[4] I3=$abc$4764$new_n544_ O=$abc$4764$memory\params$rdmux[0][0][0]$a$1155[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=dc I1=state[0] I2=$0\scl[0:0] I3=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$2134[0]_new_inv_ O=$abc$4764$new_n546_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$4764$auto$simplemap.cc:256:simplemap_eqne$2263_new_inv_ I1=$abc$4764$auto$rtlil.cc:1836:ReduceOr$724_new_inv_ I2=$abc$4764$new_n546_ I3=$abc$4764$new_n380_ O=$abc$4764$new_n547_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551 I1=$abc$4764$new_n389_ I2=$abc$4764$auto$simplemap.cc:127:simplemap_reduce$3120[1]_new_inv_ I3=$abc$4764$new_n547_ O=$0\state[5:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=pixel_data[8] I1=pixel_data[0] I2=$0\pixel_bit_counter[3:0][1] I3=$abc$4764$auto$ice40_ffinit.cc:141:execute$4758 O=$abc$4764$new_n549_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=pixel_data[10] I1=pixel_data[2] I2=$0\pixel_bit_counter[3:0][1] I3=$abc$4764$new_n549_ O=$abc$4764$new_n550_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=pixel_data[9] I1=pixel_data[1] I2=$0\pixel_bit_counter[3:0][1] I3=$abc$4764$auto$ice40_ffinit.cc:141:execute$4758 O=$abc$4764$new_n551_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=pixel_data[11] I1=pixel_data[3] I2=$0\pixel_bit_counter[3:0][1] I3=$abc$4764$new_n551_ O=$abc$4764$new_n552_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$712.C[10] CO=$auto$alumacc.cc:474:replace_alu$712.C[11] I0=$false I1=$abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:233|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$712.C[11] CO=$auto$alumacc.cc:474:replace_alu$712.C[12] I0=$false I1=$abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:233|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$712.C[12] CO=$auto$alumacc.cc:474:replace_alu$712.C[13] I0=$false I1=$abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:233|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$712.C[13] CO=$auto$alumacc.cc:474:replace_alu$712.C[14] I0=$false I1=$abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:233|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$712.C[14] CO=$auto$alumacc.cc:474:replace_alu$712.C[15] I0=$false I1=$abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:233|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$712.C[15] CO=$abc$4764$auto$alumacc.cc:491:replace_alu$714[15] I0=$false I1=$abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:233|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[0] CO=$auto$alumacc.cc:474:replace_alu$712.C[2] I0=$true I1=$abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:233|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$712.C[2] CO=$auto$alumacc.cc:474:replace_alu$712.C[3] I0=$false I1=$abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:233|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$712.C[3] CO=$auto$alumacc.cc:474:replace_alu$712.C[4] I0=$false I1=$abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:233|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$712.C[4] CO=$auto$alumacc.cc:474:replace_alu$712.C[5] I0=$false I1=$abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:233|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$712.C[5] CO=$auto$alumacc.cc:474:replace_alu$712.C[6] I0=$true I1=$abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:233|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$712.C[6] CO=$auto$alumacc.cc:474:replace_alu$712.C[7] I0=$false I1=$abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:233|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$712.C[7] CO=$auto$alumacc.cc:474:replace_alu$712.C[8] I0=$false I1=$abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:233|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$712.C[8] CO=$auto$alumacc.cc:474:replace_alu$712.C[9] I0=$true I1=$abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:233|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$712.C[9] CO=$auto$alumacc.cc:474:replace_alu$712.C[10] I0=$false I1=$abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:233|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=delay[0] I3=$false O=$abc$4764$add$demo.v:235$116_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=delay[10] I3=$auto$alumacc.cc:474:replace_alu$725.C[10] O=$abc$4764$add$demo.v:235$116_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$725.C[10] CO=$auto$alumacc.cc:474:replace_alu$725.C[11] I0=$false I1=delay[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[11] I3=$auto$alumacc.cc:474:replace_alu$725.C[11] O=$abc$4764$add$demo.v:235$116_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$725.C[11] CO=$auto$alumacc.cc:474:replace_alu$725.C[12] I0=$false I1=delay[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[12] I3=$auto$alumacc.cc:474:replace_alu$725.C[12] O=$abc$4764$add$demo.v:235$116_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$725.C[12] CO=$auto$alumacc.cc:474:replace_alu$725.C[13] I0=$false I1=delay[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[13] I3=$auto$alumacc.cc:474:replace_alu$725.C[13] O=$abc$4764$add$demo.v:235$116_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$725.C[13] CO=$auto$alumacc.cc:474:replace_alu$725.C[14] I0=$false I1=delay[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[14] I3=$auto$alumacc.cc:474:replace_alu$725.C[14] O=$abc$4764$add$demo.v:235$116_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$725.C[14] CO=$auto$alumacc.cc:474:replace_alu$725.C[15] I0=$false I1=delay[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[15] I3=$auto$alumacc.cc:474:replace_alu$725.C[15] O=$abc$4764$add$demo.v:235$116_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=delay[0] CO=$auto$alumacc.cc:474:replace_alu$725.C[2] I0=$false I1=delay[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[2] I3=$auto$alumacc.cc:474:replace_alu$725.C[2] O=$abc$4764$add$demo.v:235$116_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$725.C[2] CO=$auto$alumacc.cc:474:replace_alu$725.C[3] I0=$false I1=delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[3] I3=$auto$alumacc.cc:474:replace_alu$725.C[3] O=$abc$4764$add$demo.v:235$116_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$725.C[3] CO=$auto$alumacc.cc:474:replace_alu$725.C[4] I0=$false I1=delay[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[4] I3=$auto$alumacc.cc:474:replace_alu$725.C[4] O=$abc$4764$add$demo.v:235$116_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$725.C[4] CO=$auto$alumacc.cc:474:replace_alu$725.C[5] I0=$false I1=delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[5] I3=$auto$alumacc.cc:474:replace_alu$725.C[5] O=$abc$4764$add$demo.v:235$116_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$725.C[5] CO=$auto$alumacc.cc:474:replace_alu$725.C[6] I0=$false I1=delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[6] I3=$auto$alumacc.cc:474:replace_alu$725.C[6] O=$abc$4764$add$demo.v:235$116_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$725.C[6] CO=$auto$alumacc.cc:474:replace_alu$725.C[7] I0=$false I1=delay[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[7] I3=$auto$alumacc.cc:474:replace_alu$725.C[7] O=$abc$4764$add$demo.v:235$116_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$725.C[7] CO=$auto$alumacc.cc:474:replace_alu$725.C[8] I0=$false I1=delay[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[8] I3=$auto$alumacc.cc:474:replace_alu$725.C[8] O=$abc$4764$add$demo.v:235$116_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$725.C[8] CO=$auto$alumacc.cc:474:replace_alu$725.C[9] I0=$false I1=delay[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[9] I3=$auto$alumacc.cc:474:replace_alu$725.C[9] O=$abc$4764$add$demo.v:235$116_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$725.C[9] CO=$auto$alumacc.cc:474:replace_alu$725.C[10] I0=$false I1=delay[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=cmd_counter[0] I3=$false O=$0\cmd_counter[4:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:271|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cmd_counter[0] CO=$auto$alumacc.cc:474:replace_alu$728.C[2] I0=$false I1=cmd_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:271|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cmd_counter[2] I3=$auto$alumacc.cc:474:replace_alu$728.C[2] O=$0\cmd_counter[4:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:271|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$728.C[2] CO=$auto$alumacc.cc:474:replace_alu$728.C[3] I0=$false I1=cmd_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:271|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cmd_counter[3] I3=$auto$alumacc.cc:474:replace_alu$728.C[3] O=$0\cmd_counter[4:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:271|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$728.C[3] CO=$auto$alumacc.cc:474:replace_alu$728.C[4] I0=$false I1=cmd_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:271|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cmd_counter[4] I3=$auto$alumacc.cc:474:replace_alu$728.C[4] O=$0\cmd_counter[4:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:271|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=param_counter[0] I3=$false O=$0\param_counter[6:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:417|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=param_counter[0] CO=$auto$alumacc.cc:474:replace_alu$731.C[2] I0=$false I1=param_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:417|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=param_counter[2] I3=$auto$alumacc.cc:474:replace_alu$731.C[2] O=$0\param_counter[6:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:417|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$731.C[2] CO=$auto$alumacc.cc:474:replace_alu$731.C[3] I0=$false I1=param_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:417|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=param_counter[3] I3=$auto$alumacc.cc:474:replace_alu$731.C[3] O=$0\param_counter[6:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:417|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$731.C[3] CO=$auto$alumacc.cc:474:replace_alu$731.C[4] I0=$false I1=param_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:417|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=param_counter[4] I3=$auto$alumacc.cc:474:replace_alu$731.C[4] O=$0\param_counter[6:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:417|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$731.C[4] CO=$auto$alumacc.cc:474:replace_alu$731.C[5] I0=$false I1=param_counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:417|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=param_counter[5] I3=$auto$alumacc.cc:474:replace_alu$731.C[5] O=$0\param_counter[6:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:417|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$731.C[5] CO=$auto$alumacc.cc:474:replace_alu$731.C[6] I0=$false I1=param_counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:417|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=param_counter[6] I3=$auto$alumacc.cc:474:replace_alu$731.C[6] O=$0\param_counter[6:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:417|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=cmd_counter[0] I2=$false I3=$true O=$abc$4764$memory\num_params$rdmux[0][2][0]$b$942[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:288|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cmd_counter[0] CO=$auto$alumacc.cc:474:replace_alu$734.C[2] I0=cmd_counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:288|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cmd_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$734.C[2] O=$abc$4764$memory\num_params$rdmux[0][0][0]$b$933[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:288|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$734.C[2] CO=$auto$alumacc.cc:474:replace_alu$734.C[3] I0=cmd_counter[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:288|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cmd_counter[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$734.C[3] O=$abc$4764$sub$demo.v:288$125_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:288|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$734.C[3] CO=$auto$alumacc.cc:474:replace_alu$734.C[4] I0=cmd_counter[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:288|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cmd_counter[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$734.C[4] O=$abc$4764$sub$demo.v:288$125_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:288|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=pixel_bit_counter[0] I2=$false I3=$true O=$0\pixel_bit_counter[3:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:305|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=pixel_bit_counter[0] CO=$auto$alumacc.cc:474:replace_alu$737.C[2] I0=pixel_bit_counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:305|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=pixel_bit_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$737.C[2] O=$0\pixel_bit_counter[3:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:305|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$737.C[2] CO=$auto$alumacc.cc:474:replace_alu$737.C[3] I0=pixel_bit_counter[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:305|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=pixel_bit_counter[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$737.C[3] O=$0\pixel_bit_counter[3:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:305|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=bit_counter[0] I2=$false I3=$true O=$0\bit_counter[2:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:324|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=bit_counter[0] CO=$auto$alumacc.cc:474:replace_alu$740.C[2] I0=bit_counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:324|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=bit_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$740.C[2] O=$0\bit_counter[2:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:324|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=params_left[0] I2=$false I3=$true O=$abc$4764$sub$demo.v:419$151_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:419|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=params_left[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$743.C[10] O=$abc$4764$sub$demo.v:419$151_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:419|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$743.C[10] CO=$auto$alumacc.cc:474:replace_alu$743.C[11] I0=params_left[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:419|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$743.C[11] O=$abc$4764$sub$demo.v:419$151_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:419|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$743.C[11] CO=$auto$alumacc.cc:474:replace_alu$743.C[12] I0=params_left[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:419|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$743.C[12] O=$abc$4764$sub$demo.v:419$151_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:419|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$743.C[12] CO=$auto$alumacc.cc:474:replace_alu$743.C[13] I0=params_left[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:419|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$743.C[13] O=$abc$4764$sub$demo.v:419$151_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:419|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=params_left[0] CO=$auto$alumacc.cc:474:replace_alu$743.C[2] I0=params_left[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:419|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$743.C[2] O=$abc$4764$sub$demo.v:419$151_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:419|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$743.C[2] CO=$auto$alumacc.cc:474:replace_alu$743.C[3] I0=params_left[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:419|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$743.C[3] O=$abc$4764$sub$demo.v:419$151_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:419|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$743.C[3] CO=$auto$alumacc.cc:474:replace_alu$743.C[4] I0=params_left[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:419|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$743.C[4] O=$abc$4764$sub$demo.v:419$151_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:419|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$743.C[4] CO=$auto$alumacc.cc:474:replace_alu$743.C[5] I0=params_left[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:419|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$743.C[5] O=$abc$4764$sub$demo.v:419$151_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:419|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$743.C[5] CO=$auto$alumacc.cc:474:replace_alu$743.C[6] I0=params_left[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:419|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$743.C[6] O=$abc$4764$sub$demo.v:419$151_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:419|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$743.C[6] CO=$auto$alumacc.cc:474:replace_alu$743.C[7] I0=params_left[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:419|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$743.C[7] O=$abc$4764$sub$demo.v:419$151_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:419|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$743.C[7] CO=$auto$alumacc.cc:474:replace_alu$743.C[8] I0=params_left[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:419|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$743.C[8] O=$abc$4764$sub$demo.v:419$151_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:419|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$743.C[8] CO=$auto$alumacc.cc:474:replace_alu$743.C[9] I0=params_left[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:419|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$743.C[9] O=$abc$4764$sub$demo.v:419$151_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:419|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$743.C[9] CO=$auto$alumacc.cc:474:replace_alu$743.C[10] I0=params_left[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:419|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFE C=CLK D=$0\rst[0:0] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3527 Q=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\dc[0:0] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3533 Q=dc
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\mosi[0:0] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3539 Q=mosi
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cs[0:0] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3545 Q=cs
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\state[5:0][0] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3551 Q=state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\state[5:0][1] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3551 Q=state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\state[5:0][2] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3551 Q=state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\state[5:0][3] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3551 Q=state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3551 Q=state[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3551 Q=state[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][0] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3587 Q=delay[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][1] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3587 Q=delay[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][2] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3587 Q=delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][3] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3587 Q=delay[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][4] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3587 Q=delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][5] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3587 Q=delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][6] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3587 Q=delay[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][7] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3587 Q=delay[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][8] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3587 Q=delay[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][9] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3587 Q=delay[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][10] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3587 Q=delay[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][11] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3587 Q=delay[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][12] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3587 Q=delay[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][13] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3587 Q=delay[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][14] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3587 Q=delay[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][15] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3587 Q=delay[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][0] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3683 Q=data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][1] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3683 Q=data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][2] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3683 Q=data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][3] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3683 Q=data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][4] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3683 Q=data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][5] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3683 Q=data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][6] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3683 Q=data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][7] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3683 Q=data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$4764$auto$ice40_ffinit.cc:140:execute$4741 E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3746 Q=$abc$4764$auto$ice40_ffinit.cc:141:execute$4742
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=bit_counter[1] E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3777 Q=$0\bit_counter[2:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$4764$auto$ice40_ffinit.cc:140:execute$4737 E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3746 Q=$abc$4764$auto$ice40_ffinit.cc:141:execute$4738
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$4764$memory\params$rdmux[0][0][0]$a$1155[0] E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3817 Q=pixel_data[0] S=param_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$4764$memory\params$rdmux[0][0][0]$a$1155[1] E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3817 Q=pixel_data[1] S=param_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$4764$memory\params$rdmux[0][0][0]$a$1155[2] E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3817 Q=pixel_data[2] S=param_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$4764$memory\params$rdmux[0][0][0]$a$1155[3] E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3817 Q=pixel_data[3] S=param_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$4764$memory\params$rdmux[0][0][0]$a$1155[4] E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3817 Q=pixel_data[4] S=param_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$4764$memory\params$rdmux[0][0][0]$a$1155[5] E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3817 Q=pixel_data[5] S=param_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$4764$memory\params$rdmux[0][0][0]$a$1155[6] E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3817 Q=pixel_data[6] S=param_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$4764$memory\params$rdmux[0][0][0]$a$1155[7] E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3817 Q=pixel_data[7] S=param_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$4764$memory\params$rdmux[0][0][0]$a$1155[0] E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3817 Q=pixel_data[8] S=param_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$4764$memory\params$rdmux[0][0][0]$a$1155[1] E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3817 Q=pixel_data[9] S=param_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$4764$memory\params$rdmux[0][0][0]$a$1155[2] E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3817 Q=pixel_data[10] S=param_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$4764$memory\params$rdmux[0][0][0]$a$1155[3] E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3817 Q=pixel_data[11] S=param_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$4764$memory\params$rdmux[0][0][0]$a$1155[4] E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3817 Q=pixel_data[12] S=param_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$4764$memory\params$rdmux[0][0][0]$a$1155[5] E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3817 Q=pixel_data[13] S=param_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$4764$memory\params$rdmux[0][0][0]$a$1155[6] E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3817 Q=pixel_data[14] S=param_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$4764$memory\params$rdmux[0][0][0]$a$1155[7] E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3817 Q=pixel_data[15] S=param_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$4764$auto$ice40_ffinit.cc:140:execute$4745 E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4121 Q=$abc$4764$auto$ice40_ffinit.cc:141:execute$4746
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=pixel_bit_counter[1] E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4152 Q=$0\pixel_bit_counter[3:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$4764$auto$ice40_ffinit.cc:140:execute$4753 E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4121 Q=$abc$4764$auto$ice40_ffinit.cc:141:execute$4754
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$4764$auto$ice40_ffinit.cc:140:execute$4757 E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4121 Q=$abc$4764$auto$ice40_ffinit.cc:141:execute$4758
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cmd_counter[4:0][0] E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4211 Q=cmd_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cmd_counter[4:0][1] E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4242 Q=cmd_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cmd_counter[4:0][2] E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4211 Q=cmd_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cmd_counter[4:0][3] E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4211 Q=cmd_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cmd_counter[4:0][4] E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4211 Q=cmd_counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][0] E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4332 Q=param_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][1] E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4379 Q=param_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][2] E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4332 Q=param_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][3] E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4332 Q=param_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][4] E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4332 Q=param_counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][5] E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4332 Q=param_counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][6] E=$abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4332 Q=param_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][0] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551 Q=params_left[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][1] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551 Q=params_left[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][2] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551 Q=params_left[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][3] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551 Q=params_left[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][4] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551 Q=params_left[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][5] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551 Q=params_left[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][6] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551 Q=params_left[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][7] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551 Q=params_left[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][8] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551 Q=params_left[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][9] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551 Q=params_left[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][10] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551 Q=params_left[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][11] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551 Q=params_left[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][12] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551 Q=params_left[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][13] E=$abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551 Q=params_left[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=CLK D=scl Q=$0\scl[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:198|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.names $false $0\state[5:0][4]
1 1
.names $false $0\state[5:0][5]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$712.C[0]
1 1
.names $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[0] $auto$alumacc.cc:474:replace_alu$712.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$725.C[0]
1 1
.names delay[0] $auto$alumacc.cc:474:replace_alu$725.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$728.C[0]
1 1
.names cmd_counter[0] $auto$alumacc.cc:474:replace_alu$728.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$731.C[0]
1 1
.names param_counter[0] $auto$alumacc.cc:474:replace_alu$731.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$734.C[0]
1 1
.names cmd_counter[0] $auto$alumacc.cc:474:replace_alu$734.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$737.C[0]
1 1
.names pixel_bit_counter[0] $auto$alumacc.cc:474:replace_alu$737.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$740.C[0]
1 1
.names bit_counter[0] $auto$alumacc.cc:474:replace_alu$740.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$743.C[0]
1 1
.names params_left[0] $auto$alumacc.cc:474:replace_alu$743.C[1]
1 1
.names cs CS
1 1
.names dc DC
1 1
.names mosi MOSI
1 1
.names rst RST
1 1
.names scl SCL
1 1
.names $true cmd[0][0]
1 1
.names $false cmd[0][1]
1 1
.names $false cmd[0][2]
1 1
.names $false cmd[0][3]
1 1
.names $true cmd[0][4]
1 1
.names $false cmd[0][5]
1 1
.names $false cmd[0][6]
1 1
.names $false cmd[0][7]
1 1
.names $true cmd[10][0]
1 1
.names $false cmd[10][1]
1 1
.names $true cmd[10][2]
1 1
.names $false cmd[10][3]
1 1
.names $false cmd[10][4]
1 1
.names $false cmd[10][5]
1 1
.names $true cmd[10][6]
1 1
.names $true cmd[10][7]
1 1
.names $false cmd[11][0]
1 1
.names $false cmd[11][1]
1 1
.names $false cmd[11][2]
1 1
.names $false cmd[11][3]
1 1
.names $false cmd[11][4]
1 1
.names $true cmd[11][5]
1 1
.names $true cmd[11][6]
1 1
.names $true cmd[11][7]
1 1
.names $true cmd[12][0]
1 1
.names $false cmd[12][1]
1 1
.names $false cmd[12][2]
1 1
.names $false cmd[12][3]
1 1
.names $false cmd[12][4]
1 1
.names $true cmd[12][5]
1 1
.names $true cmd[12][6]
1 1
.names $true cmd[12][7]
1 1
.names $false cmd[13][0]
1 1
.names $false cmd[13][1]
1 1
.names $true cmd[13][2]
1 1
.names $true cmd[13][3]
1 1
.names $true cmd[13][4]
1 1
.names $true cmd[13][5]
1 1
.names $true cmd[13][6]
1 1
.names $true cmd[13][7]
1 1
.names $false cmd[14][0]
1 1
.names $true cmd[14][1]
1 1
.names $false cmd[14][2]
1 1
.names $true cmd[14][3]
1 1
.names $true cmd[14][4]
1 1
.names $true cmd[14][5]
1 1
.names $false cmd[14][6]
1 1
.names $false cmd[14][7]
1 1
.names $false cmd[15][0]
1 1
.names $true cmd[15][1]
1 1
.names $true cmd[15][2]
1 1
.names $false cmd[15][3]
1 1
.names $true cmd[15][4]
1 1
.names $true cmd[15][5]
1 1
.names $false cmd[15][6]
1 1
.names $false cmd[15][7]
1 1
.names $true cmd[16][0]
1 1
.names $false cmd[16][1]
1 1
.names $false cmd[16][2]
1 1
.names $false cmd[16][3]
1 1
.names $false cmd[16][4]
1 1
.names $true cmd[16][5]
1 1
.names $false cmd[16][6]
1 1
.names $false cmd[16][7]
1 1
.names $true cmd[17][0]
1 1
.names $false cmd[17][1]
1 1
.names $false cmd[17][2]
1 1
.names $true cmd[17][3]
1 1
.names $false cmd[17][4]
1 1
.names $true cmd[17][5]
1 1
.names $false cmd[17][6]
1 1
.names $false cmd[17][7]
1 1
.names $false cmd[18][0]
1 1
.names $true cmd[18][1]
1 1
.names $false cmd[18][2]
1 1
.names $true cmd[18][3]
1 1
.names $false cmd[18][4]
1 1
.names $true cmd[18][5]
1 1
.names $false cmd[18][6]
1 1
.names $false cmd[18][7]
1 1
.names $true cmd[19][0]
1 1
.names $true cmd[19][1]
1 1
.names $false cmd[19][2]
1 1
.names $true cmd[19][3]
1 1
.names $false cmd[19][4]
1 1
.names $true cmd[19][5]
1 1
.names $false cmd[19][6]
1 1
.names $false cmd[19][7]
1 1
.names $true cmd[1][0]
1 1
.names $false cmd[1][1]
1 1
.names $false cmd[1][2]
1 1
.names $false cmd[1][3]
1 1
.names $true cmd[1][4]
1 1
.names $true cmd[1][5]
1 1
.names $false cmd[1][6]
1 1
.names $true cmd[1][7]
1 1
.names $false cmd[20][0]
1 1
.names $false cmd[20][1]
1 1
.names $true cmd[20][2]
1 1
.names $true cmd[20][3]
1 1
.names $false cmd[20][4]
1 1
.names $true cmd[20][5]
1 1
.names $false cmd[20][6]
1 1
.names $false cmd[20][7]
1 1
.names $false cmd[21][0]
1 1
.names $false cmd[21][1]
1 1
.names $false cmd[21][2]
1 1
.names $false cmd[21][3]
1 1
.names $false cmd[21][4]
1 1
.names $false cmd[21][5]
1 1
.names $false cmd[21][6]
1 1
.names $false cmd[21][7]
1 1
.names $false cmd[2][0]
1 1
.names $true cmd[2][1]
1 1
.names $false cmd[2][2]
1 1
.names $false cmd[2][3]
1 1
.names $true cmd[2][4]
1 1
.names $true cmd[2][5]
1 1
.names $false cmd[2][6]
1 1
.names $true cmd[2][7]
1 1
.names $true cmd[3][0]
1 1
.names $true cmd[3][1]
1 1
.names $false cmd[3][2]
1 1
.names $false cmd[3][3]
1 1
.names $true cmd[3][4]
1 1
.names $true cmd[3][5]
1 1
.names $false cmd[3][6]
1 1
.names $true cmd[3][7]
1 1
.names $false cmd[4][0]
1 1
.names $false cmd[4][1]
1 1
.names $true cmd[4][2]
1 1
.names $false cmd[4][3]
1 1
.names $true cmd[4][4]
1 1
.names $true cmd[4][5]
1 1
.names $false cmd[4][6]
1 1
.names $true cmd[4][7]
1 1
.names $false cmd[5][0]
1 1
.names $false cmd[5][1]
1 1
.names $false cmd[5][2]
1 1
.names $false cmd[5][3]
1 1
.names $false cmd[5][4]
1 1
.names $false cmd[5][5]
1 1
.names $true cmd[5][6]
1 1
.names $true cmd[5][7]
1 1
.names $true cmd[6][0]
1 1
.names $false cmd[6][1]
1 1
.names $false cmd[6][2]
1 1
.names $false cmd[6][3]
1 1
.names $false cmd[6][4]
1 1
.names $false cmd[6][5]
1 1
.names $true cmd[6][6]
1 1
.names $true cmd[6][7]
1 1
.names $false cmd[7][0]
1 1
.names $true cmd[7][1]
1 1
.names $false cmd[7][2]
1 1
.names $false cmd[7][3]
1 1
.names $false cmd[7][4]
1 1
.names $false cmd[7][5]
1 1
.names $true cmd[7][6]
1 1
.names $true cmd[7][7]
1 1
.names $true cmd[8][0]
1 1
.names $true cmd[8][1]
1 1
.names $false cmd[8][2]
1 1
.names $false cmd[8][3]
1 1
.names $false cmd[8][4]
1 1
.names $false cmd[8][5]
1 1
.names $true cmd[8][6]
1 1
.names $true cmd[8][7]
1 1
.names $false cmd[9][0]
1 1
.names $false cmd[9][1]
1 1
.names $true cmd[9][2]
1 1
.names $false cmd[9][3]
1 1
.names $false cmd[9][4]
1 1
.names $false cmd[9][5]
1 1
.names $true cmd[9][6]
1 1
.names $true cmd[9][7]
1 1
.names $false num_params[0][0]
1 1
.names $false num_params[0][1]
1 1
.names $false num_params[0][2]
1 1
.names $false num_params[0][3]
1 1
.names $false num_params[0][4]
1 1
.names $false num_params[0][5]
1 1
.names $false num_params[0][6]
1 1
.names $false num_params[0][7]
1 1
.names $false num_params[0][8]
1 1
.names $false num_params[0][9]
1 1
.names $false num_params[0][10]
1 1
.names $false num_params[0][11]
1 1
.names $false num_params[0][12]
1 1
.names $false num_params[0][13]
1 1
.names $true num_params[10][0]
1 1
.names $false num_params[10][1]
1 1
.names $false num_params[10][2]
1 1
.names $false num_params[10][3]
1 1
.names $false num_params[10][4]
1 1
.names $false num_params[10][5]
1 1
.names $false num_params[10][6]
1 1
.names $false num_params[10][7]
1 1
.names $false num_params[10][8]
1 1
.names $false num_params[10][9]
1 1
.names $false num_params[10][10]
1 1
.names $false num_params[10][11]
1 1
.names $false num_params[10][12]
1 1
.names $false num_params[10][13]
1 1
.names $false num_params[11][0]
1 1
.names $false num_params[11][1]
1 1
.names $false num_params[11][2]
1 1
.names $false num_params[11][3]
1 1
.names $true num_params[11][4]
1 1
.names $false num_params[11][5]
1 1
.names $false num_params[11][6]
1 1
.names $false num_params[11][7]
1 1
.names $false num_params[11][8]
1 1
.names $false num_params[11][9]
1 1
.names $false num_params[11][10]
1 1
.names $false num_params[11][11]
1 1
.names $false num_params[11][12]
1 1
.names $false num_params[11][13]
1 1
.names $false num_params[12][0]
1 1
.names $false num_params[12][1]
1 1
.names $false num_params[12][2]
1 1
.names $false num_params[12][3]
1 1
.names $true num_params[12][4]
1 1
.names $false num_params[12][5]
1 1
.names $false num_params[12][6]
1 1
.names $false num_params[12][7]
1 1
.names $false num_params[12][8]
1 1
.names $false num_params[12][9]
1 1
.names $false num_params[12][10]
1 1
.names $false num_params[12][11]
1 1
.names $false num_params[12][12]
1 1
.names $false num_params[12][13]
1 1
.names $true num_params[13][0]
1 1
.names $false num_params[13][1]
1 1
.names $false num_params[13][2]
1 1
.names $false num_params[13][3]
1 1
.names $false num_params[13][4]
1 1
.names $false num_params[13][5]
1 1
.names $false num_params[13][6]
1 1
.names $false num_params[13][7]
1 1
.names $false num_params[13][8]
1 1
.names $false num_params[13][9]
1 1
.names $false num_params[13][10]
1 1
.names $false num_params[13][11]
1 1
.names $false num_params[13][12]
1 1
.names $false num_params[13][13]
1 1
.names $true num_params[14][0]
1 1
.names $false num_params[14][1]
1 1
.names $false num_params[14][2]
1 1
.names $false num_params[14][3]
1 1
.names $false num_params[14][4]
1 1
.names $false num_params[14][5]
1 1
.names $false num_params[14][6]
1 1
.names $false num_params[14][7]
1 1
.names $false num_params[14][8]
1 1
.names $false num_params[14][9]
1 1
.names $false num_params[14][10]
1 1
.names $false num_params[14][11]
1 1
.names $false num_params[14][12]
1 1
.names $false num_params[14][13]
1 1
.names $true num_params[15][0]
1 1
.names $false num_params[15][1]
1 1
.names $false num_params[15][2]
1 1
.names $false num_params[15][3]
1 1
.names $false num_params[15][4]
1 1
.names $false num_params[15][5]
1 1
.names $false num_params[15][6]
1 1
.names $false num_params[15][7]
1 1
.names $false num_params[15][8]
1 1
.names $false num_params[15][9]
1 1
.names $false num_params[15][10]
1 1
.names $false num_params[15][11]
1 1
.names $false num_params[15][12]
1 1
.names $false num_params[15][13]
1 1
.names $false num_params[16][0]
1 1
.names $false num_params[16][1]
1 1
.names $false num_params[16][2]
1 1
.names $false num_params[16][3]
1 1
.names $false num_params[16][4]
1 1
.names $false num_params[16][5]
1 1
.names $false num_params[16][6]
1 1
.names $false num_params[16][7]
1 1
.names $false num_params[16][8]
1 1
.names $false num_params[16][9]
1 1
.names $false num_params[16][10]
1 1
.names $false num_params[16][11]
1 1
.names $false num_params[16][12]
1 1
.names $false num_params[16][13]
1 1
.names $false num_params[17][0]
1 1
.names $false num_params[17][1]
1 1
.names $false num_params[17][2]
1 1
.names $false num_params[17][3]
1 1
.names $false num_params[17][4]
1 1
.names $false num_params[17][5]
1 1
.names $false num_params[17][6]
1 1
.names $false num_params[17][7]
1 1
.names $false num_params[17][8]
1 1
.names $false num_params[17][9]
1 1
.names $false num_params[17][10]
1 1
.names $false num_params[17][11]
1 1
.names $false num_params[17][12]
1 1
.names $false num_params[17][13]
1 1
.names $false num_params[18][0]
1 1
.names $false num_params[18][1]
1 1
.names $true num_params[18][2]
1 1
.names $false num_params[18][3]
1 1
.names $false num_params[18][4]
1 1
.names $false num_params[18][5]
1 1
.names $false num_params[18][6]
1 1
.names $false num_params[18][7]
1 1
.names $false num_params[18][8]
1 1
.names $false num_params[18][9]
1 1
.names $false num_params[18][10]
1 1
.names $false num_params[18][11]
1 1
.names $false num_params[18][12]
1 1
.names $false num_params[18][13]
1 1
.names $false num_params[19][0]
1 1
.names $false num_params[19][1]
1 1
.names $true num_params[19][2]
1 1
.names $false num_params[19][3]
1 1
.names $false num_params[19][4]
1 1
.names $false num_params[19][5]
1 1
.names $false num_params[19][6]
1 1
.names $false num_params[19][7]
1 1
.names $false num_params[19][8]
1 1
.names $false num_params[19][9]
1 1
.names $false num_params[19][10]
1 1
.names $false num_params[19][11]
1 1
.names $false num_params[19][12]
1 1
.names $false num_params[19][13]
1 1
.names $true num_params[1][0]
1 1
.names $true num_params[1][1]
1 1
.names $false num_params[1][2]
1 1
.names $false num_params[1][3]
1 1
.names $false num_params[1][4]
1 1
.names $false num_params[1][5]
1 1
.names $false num_params[1][6]
1 1
.names $false num_params[1][7]
1 1
.names $false num_params[1][8]
1 1
.names $false num_params[1][9]
1 1
.names $false num_params[1][10]
1 1
.names $false num_params[1][11]
1 1
.names $false num_params[1][12]
1 1
.names $false num_params[1][13]
1 1
.names $false num_params[20][0]
1 1
.names $false num_params[20][1]
1 1
.names $false num_params[20][2]
1 1
.names $false num_params[20][3]
1 1
.names $false num_params[20][4]
1 1
.names $false num_params[20][5]
1 1
.names $false num_params[20][6]
1 1
.names $false num_params[20][7]
1 1
.names $false num_params[20][8]
1 1
.names $true num_params[20][9]
1 1
.names $false num_params[20][10]
1 1
.names $false num_params[20][11]
1 1
.names $true num_params[20][12]
1 1
.names $true num_params[20][13]
1 1
.names $true num_params[2][0]
1 1
.names $true num_params[2][1]
1 1
.names $false num_params[2][2]
1 1
.names $false num_params[2][3]
1 1
.names $false num_params[2][4]
1 1
.names $false num_params[2][5]
1 1
.names $false num_params[2][6]
1 1
.names $false num_params[2][7]
1 1
.names $false num_params[2][8]
1 1
.names $false num_params[2][9]
1 1
.names $false num_params[2][10]
1 1
.names $false num_params[2][11]
1 1
.names $false num_params[2][12]
1 1
.names $false num_params[2][13]
1 1
.names $false num_params[3][0]
1 1
.names $true num_params[3][1]
1 1
.names $true num_params[3][2]
1 1
.names $false num_params[3][3]
1 1
.names $false num_params[3][4]
1 1
.names $false num_params[3][5]
1 1
.names $false num_params[3][6]
1 1
.names $false num_params[3][7]
1 1
.names $false num_params[3][8]
1 1
.names $false num_params[3][9]
1 1
.names $false num_params[3][10]
1 1
.names $false num_params[3][11]
1 1
.names $false num_params[3][12]
1 1
.names $false num_params[3][13]
1 1
.names $true num_params[4][0]
1 1
.names $false num_params[4][1]
1 1
.names $false num_params[4][2]
1 1
.names $false num_params[4][3]
1 1
.names $false num_params[4][4]
1 1
.names $false num_params[4][5]
1 1
.names $false num_params[4][6]
1 1
.names $false num_params[4][7]
1 1
.names $false num_params[4][8]
1 1
.names $false num_params[4][9]
1 1
.names $false num_params[4][10]
1 1
.names $false num_params[4][11]
1 1
.names $false num_params[4][12]
1 1
.names $false num_params[4][13]
1 1
.names $true num_params[5][0]
1 1
.names $true num_params[5][1]
1 1
.names $false num_params[5][2]
1 1
.names $false num_params[5][3]
1 1
.names $false num_params[5][4]
1 1
.names $false num_params[5][5]
1 1
.names $false num_params[5][6]
1 1
.names $false num_params[5][7]
1 1
.names $false num_params[5][8]
1 1
.names $false num_params[5][9]
1 1
.names $false num_params[5][10]
1 1
.names $false num_params[5][11]
1 1
.names $false num_params[5][12]
1 1
.names $false num_params[5][13]
1 1
.names $true num_params[6][0]
1 1
.names $false num_params[6][1]
1 1
.names $false num_params[6][2]
1 1
.names $false num_params[6][3]
1 1
.names $false num_params[6][4]
1 1
.names $false num_params[6][5]
1 1
.names $false num_params[6][6]
1 1
.names $false num_params[6][7]
1 1
.names $false num_params[6][8]
1 1
.names $false num_params[6][9]
1 1
.names $false num_params[6][10]
1 1
.names $false num_params[6][11]
1 1
.names $false num_params[6][12]
1 1
.names $false num_params[6][13]
1 1
.names $false num_params[7][0]
1 1
.names $true num_params[7][1]
1 1
.names $false num_params[7][2]
1 1
.names $false num_params[7][3]
1 1
.names $false num_params[7][4]
1 1
.names $false num_params[7][5]
1 1
.names $false num_params[7][6]
1 1
.names $false num_params[7][7]
1 1
.names $false num_params[7][8]
1 1
.names $false num_params[7][9]
1 1
.names $false num_params[7][10]
1 1
.names $false num_params[7][11]
1 1
.names $false num_params[7][12]
1 1
.names $false num_params[7][13]
1 1
.names $false num_params[8][0]
1 1
.names $true num_params[8][1]
1 1
.names $false num_params[8][2]
1 1
.names $false num_params[8][3]
1 1
.names $false num_params[8][4]
1 1
.names $false num_params[8][5]
1 1
.names $false num_params[8][6]
1 1
.names $false num_params[8][7]
1 1
.names $false num_params[8][8]
1 1
.names $false num_params[8][9]
1 1
.names $false num_params[8][10]
1 1
.names $false num_params[8][11]
1 1
.names $false num_params[8][12]
1 1
.names $false num_params[8][13]
1 1
.names $false num_params[9][0]
1 1
.names $true num_params[9][1]
1 1
.names $false num_params[9][2]
1 1
.names $false num_params[9][3]
1 1
.names $false num_params[9][4]
1 1
.names $false num_params[9][5]
1 1
.names $false num_params[9][6]
1 1
.names $false num_params[9][7]
1 1
.names $false num_params[9][8]
1 1
.names $false num_params[9][9]
1 1
.names $false num_params[9][10]
1 1
.names $false num_params[9][11]
1 1
.names $false num_params[9][12]
1 1
.names $false num_params[9][13]
1 1
.names $true params[0][0]
1 1
.names $false params[0][1]
1 1
.names $true params[0][2]
1 1
.names $false params[0][3]
1 1
.names $false params[0][4]
1 1
.names $false params[0][5]
1 1
.names $false params[0][6]
1 1
.names $false params[0][7]
1 1
.names $false params[10][0]
1 1
.names $false params[10][1]
1 1
.names $true params[10][2]
1 1
.names $true params[10][3]
1 1
.names $true params[10][4]
1 1
.names $true params[10][5]
1 1
.names $false params[10][6]
1 1
.names $false params[10][7]
1 1
.names $false params[11][0]
1 1
.names $false params[11][1]
1 1
.names $true params[11][2]
1 1
.names $true params[11][3]
1 1
.names $true params[11][4]
1 1
.names $true params[11][5]
1 1
.names $false params[11][6]
1 1
.names $false params[11][7]
1 1
.names $true params[12][0]
1 1
.names $true params[12][1]
1 1
.names $false params[12][2]
1 1
.names $false params[12][3]
1 1
.names $false params[12][4]
1 1
.names $false params[12][5]
1 1
.names $false params[12][6]
1 1
.names $false params[12][7]
1 1
.names $true params[13][0]
1 1
.names $true params[13][1]
1 1
.names $false params[13][2]
1 1
.names $true params[13][3]
1 1
.names $false params[13][4]
1 1
.names $true params[13][5]
1 1
.names $false params[13][6]
1 1
.names $true params[13][7]
1 1
.names $true params[14][0]
1 1
.names $true params[14][1]
1 1
.names $false params[14][2]
1 1
.names $true params[14][3]
1 1
.names $false params[14][4]
1 1
.names $false params[14][5]
1 1
.names $false params[14][6]
1 1
.names $false params[14][7]
1 1
.names $false params[15][0]
1 1
.names $false params[15][1]
1 1
.names $false params[15][2]
1 1
.names $false params[15][3]
1 1
.names $false params[15][4]
1 1
.names $false params[15][5]
1 1
.names $false params[15][6]
1 1
.names $false params[15][7]
1 1
.names $true params[16][0]
1 1
.names $false params[16][1]
1 1
.names $true params[16][2]
1 1
.names $true params[16][3]
1 1
.names $false params[16][4]
1 1
.names $false params[16][5]
1 1
.names $false params[16][6]
1 1
.names $true params[16][7]
1 1
.names $false params[17][0]
1 1
.names $true params[17][1]
1 1
.names $false params[17][2]
1 1
.names $true params[17][3]
1 1
.names $false params[17][4]
1 1
.names $true params[17][5]
1 1
.names $true params[17][6]
1 1
.names $false params[17][7]
1 1
.names $true params[18][0]
1 1
.names $false params[18][1]
1 1
.names $true params[18][2]
1 1
.names $true params[18][3]
1 1
.names $false params[18][4]
1 1
.names $false params[18][5]
1 1
.names $false params[18][6]
1 1
.names $true params[18][7]
1 1
.names $false params[19][0]
1 1
.names $true params[19][1]
1 1
.names $true params[19][2]
1 1
.names $true params[19][3]
1 1
.names $false params[19][4]
1 1
.names $true params[19][5]
1 1
.names $true params[19][6]
1 1
.names $true params[19][7]
1 1
.names $false params[1][0]
1 1
.names $false params[1][1]
1 1
.names $true params[1][2]
1 1
.names $true params[1][3]
1 1
.names $true params[1][4]
1 1
.names $true params[1][5]
1 1
.names $false params[1][6]
1 1
.names $false params[1][7]
1 1
.names $true params[20][0]
1 1
.names $true params[20][1]
1 1
.names $true params[20][2]
1 1
.names $true params[20][3]
1 1
.names $false params[20][4]
1 1
.names $false params[20][5]
1 1
.names $false params[20][6]
1 1
.names $false params[20][7]
1 1
.names $true params[21][0]
1 1
.names $true params[21][1]
1 1
.names $true params[21][2]
1 1
.names $false params[21][3]
1 1
.names $false params[21][4]
1 1
.names $false params[21][5]
1 1
.names $false params[21][6]
1 1
.names $false params[21][7]
1 1
.names $false params[22][0]
1 1
.names $true params[22][1]
1 1
.names $true params[22][2]
1 1
.names $true params[22][3]
1 1
.names $false params[22][4]
1 1
.names $false params[22][5]
1 1
.names $false params[22][6]
1 1
.names $false params[22][7]
1 1
.names $false params[23][0]
1 1
.names $false params[23][1]
1 1
.names $false params[23][2]
1 1
.names $true params[23][3]
1 1
.names $false params[23][4]
1 1
.names $false params[23][5]
1 1
.names $false params[23][6]
1 1
.names $false params[23][7]
1 1
.names $true params[24][0]
1 1
.names $true params[24][1]
1 1
.names $true params[24][2]
1 1
.names $false params[24][3]
1 1
.names $false params[24][4]
1 1
.names $false params[24][5]
1 1
.names $false params[24][6]
1 1
.names $false params[24][7]
1 1
.names $false params[25][0]
1 1
.names $false params[25][1]
1 1
.names $false params[25][2]
1 1
.names $false params[25][3]
1 1
.names $true params[25][4]
1 1
.names $false params[25][5]
1 1
.names $false params[25][6]
1 1
.names $false params[25][7]
1 1
.names $true params[26][0]
1 1
.names $true params[26][1]
1 1
.names $true params[26][2]
1 1
.names $false params[26][3]
1 1
.names $false params[26][4]
1 1
.names $false params[26][5]
1 1
.names $false params[26][6]
1 1
.names $false params[26][7]
1 1
.names $false params[27][0]
1 1
.names $true params[27][1]
1 1
.names $false params[27][2]
1 1
.names $false params[27][3]
1 1
.names $false params[27][4]
1 1
.names $false params[27][5]
1 1
.names $false params[27][6]
1 1
.names $false params[27][7]
1 1
.names $true params[28][0]
1 1
.names $true params[28][1]
1 1
.names $true params[28][2]
1 1
.names $false params[28][3]
1 1
.names $false params[28][4]
1 1
.names $false params[28][5]
1 1
.names $false params[28][6]
1 1
.names $false params[28][7]
1 1
.names $true params[29][0]
1 1
.names $false params[29][1]
1 1
.names $false params[29][2]
1 1
.names $true params[29][3]
1 1
.names $false params[29][4]
1 1
.names $false params[29][5]
1 1
.names $false params[29][6]
1 1
.names $false params[29][7]
1 1
.names $false params[2][0]
1 1
.names $false params[2][1]
1 1
.names $true params[2][2]
1 1
.names $true params[2][3]
1 1
.names $true params[2][4]
1 1
.names $true params[2][5]
1 1
.names $false params[2][6]
1 1
.names $false params[2][7]
1 1
.names $true params[30][0]
1 1
.names $true params[30][1]
1 1
.names $true params[30][2]
1 1
.names $true params[30][3]
1 1
.names $false params[30][4]
1 1
.names $false params[30][5]
1 1
.names $false params[30][6]
1 1
.names $false params[30][7]
1 1
.names $true params[31][0]
1 1
.names $false params[31][1]
1 1
.names $true params[31][2]
1 1
.names $false params[31][3]
1 1
.names $false params[31][4]
1 1
.names $true params[31][5]
1 1
.names $false params[31][6]
1 1
.names $false params[31][7]
1 1
.names $false params[32][0]
1 1
.names $true params[32][1]
1 1
.names $true params[32][2]
1 1
.names $false params[32][3]
1 1
.names $true params[32][4]
1 1
.names $true params[32][5]
1 1
.names $false params[32][6]
1 1
.names $false params[32][7]
1 1
.names $false params[33][0]
1 1
.names $false params[33][1]
1 1
.names $false params[33][2]
1 1
.names $false params[33][3]
1 1
.names $false params[33][4]
1 1
.names $false params[33][5]
1 1
.names $false params[33][6]
1 1
.names $false params[33][7]
1 1
.names $false params[34][0]
1 1
.names $false params[34][1]
1 1
.names $false params[34][2]
1 1
.names $true params[34][3]
1 1
.names $false params[34][4]
1 1
.names $false params[34][5]
1 1
.names $false params[34][6]
1 1
.names $false params[34][7]
1 1
.names $false params[35][0]
1 1
.names $false params[35][1]
1 1
.names $true params[35][2]
1 1
.names $false params[35][3]
1 1
.names $false params[35][4]
1 1
.names $false params[35][5]
1 1
.names $false params[35][6]
1 1
.names $false params[35][7]
1 1
.names $false params[36][0]
1 1
.names $false params[36][1]
1 1
.names $false params[36][2]
1 1
.names $false params[36][3]
1 1
.names $true params[36][4]
1 1
.names $false params[36][5]
1 1
.names $false params[36][6]
1 1
.names $false params[36][7]
1 1
.names $false params[37][0]
1 1
.names $true params[37][1]
1 1
.names $false params[37][2]
1 1
.names $true params[37][3]
1 1
.names $false params[37][4]
1 1
.names $false params[37][5]
1 1
.names $false params[37][6]
1 1
.names $false params[37][7]
1 1
.names $true params[38][0]
1 1
.names $false params[38][1]
1 1
.names $true params[38][2]
1 1
.names $true params[38][3]
1 1
.names $false params[38][4]
1 1
.names $false params[38][5]
1 1
.names $false params[38][6]
1 1
.names $false params[38][7]
1 1
.names $false params[39][0]
1 1
.names $false params[39][1]
1 1
.names $false params[39][2]
1 1
.names $true params[39][3]
1 1
.names $false params[39][4]
1 1
.names $false params[39][5]
1 1
.names $false params[39][6]
1 1
.names $false params[39][7]
1 1
.names $true params[3][0]
1 1
.names $false params[3][1]
1 1
.names $true params[3][2]
1 1
.names $false params[3][3]
1 1
.names $false params[3][4]
1 1
.names $false params[3][5]
1 1
.names $false params[3][6]
1 1
.names $false params[3][7]
1 1
.names $true params[40][0]
1 1
.names $true params[40][1]
1 1
.names $true params[40][2]
1 1
.names $false params[40][3]
1 1
.names $false params[40][4]
1 1
.names $false params[40][5]
1 1
.names $false params[40][6]
1 1
.names $false params[40][7]
1 1
.names $true params[41][0]
1 1
.names $true params[41][1]
1 1
.names $true params[41][2]
1 1
.names $true params[41][3]
1 1
.names $false params[41][4]
1 1
.names $false params[41][5]
1 1
.names $false params[41][6]
1 1
.names $false params[41][7]
1 1
.names $true params[42][0]
1 1
.names $true params[42][1]
1 1
.names $true params[42][2]
1 1
.names $false params[42][3]
1 1
.names $false params[42][4]
1 1
.names $false params[42][5]
1 1
.names $false params[42][6]
1 1
.names $false params[42][7]
1 1
.names $false params[43][0]
1 1
.names $true params[43][1]
1 1
.names $false params[43][2]
1 1
.names $false params[43][3]
1 1
.names $false params[43][4]
1 1
.names $false params[43][5]
1 1
.names $false params[43][6]
1 1
.names $false params[43][7]
1 1
.names $true params[44][0]
1 1
.names $true params[44][1]
1 1
.names $true params[44][2]
1 1
.names $false params[44][3]
1 1
.names $false params[44][4]
1 1
.names $false params[44][5]
1 1
.names $false params[44][6]
1 1
.names $false params[44][7]
1 1
.names $true params[45][0]
1 1
.names $false params[45][1]
1 1
.names $false params[45][2]
1 1
.names $true params[45][3]
1 1
.names $false params[45][4]
1 1
.names $false params[45][5]
1 1
.names $false params[45][6]
1 1
.names $false params[45][7]
1 1
.names $true params[46][0]
1 1
.names $true params[46][1]
1 1
.names $true params[46][2]
1 1
.names $true params[46][3]
1 1
.names $false params[46][4]
1 1
.names $false params[46][5]
1 1
.names $false params[46][6]
1 1
.names $false params[46][7]
1 1
.names $true params[47][0]
1 1
.names $false params[47][1]
1 1
.names $true params[47][2]
1 1
.names $false params[47][3]
1 1
.names $false params[47][4]
1 1
.names $true params[47][5]
1 1
.names $false params[47][6]
1 1
.names $false params[47][7]
1 1
.names $true params[48][0]
1 1
.names $false params[48][1]
1 1
.names $true params[48][2]
1 1
.names $false params[48][3]
1 1
.names $true params[48][4]
1 1
.names $true params[48][5]
1 1
.names $false params[48][6]
1 1
.names $false params[48][7]
1 1
.names $false params[49][0]
1 1
.names $false params[49][1]
1 1
.names $false params[49][2]
1 1
.names $false params[49][3]
1 1
.names $false params[49][4]
1 1
.names $false params[49][5]
1 1
.names $false params[49][6]
1 1
.names $false params[49][7]
1 1
.names $false params[4][0]
1 1
.names $false params[4][1]
1 1
.names $true params[4][2]
1 1
.names $true params[4][3]
1 1
.names $true params[4][4]
1 1
.names $true params[4][5]
1 1
.names $false params[4][6]
1 1
.names $false params[4][7]
1 1
.names $true params[50][0]
1 1
.names $false params[50][1]
1 1
.names $false params[50][2]
1 1
.names $true params[50][3]
1 1
.names $false params[50][4]
1 1
.names $false params[50][5]
1 1
.names $false params[50][6]
1 1
.names $false params[50][7]
1 1
.names $false params[51][0]
1 1
.names $false params[51][1]
1 1
.names $true params[51][2]
1 1
.names $false params[51][3]
1 1
.names $false params[51][4]
1 1
.names $false params[51][5]
1 1
.names $false params[51][6]
1 1
.names $false params[51][7]
1 1
.names $false params[52][0]
1 1
.names $false params[52][1]
1 1
.names $false params[52][2]
1 1
.names $false params[52][3]
1 1
.names $true params[52][4]
1 1
.names $false params[52][5]
1 1
.names $false params[52][6]
1 1
.names $false params[52][7]
1 1
.names $false params[53][0]
1 1
.names $false params[53][1]
1 1
.names $false params[53][2]
1 1
.names $false params[53][3]
1 1
.names $false params[53][4]
1 1
.names $false params[53][5]
1 1
.names $false params[53][6]
1 1
.names $true params[53][7]
1 1
.names $true params[54][0]
1 1
.names $false params[54][1]
1 1
.names $true params[54][2]
1 1
.names $false params[54][3]
1 1
.names $false params[54][4]
1 1
.names $false params[54][5]
1 1
.names $false params[54][6]
1 1
.names $false params[54][7]
1 1
.names $false params[55][0]
1 1
.names $false params[55][1]
1 1
.names $false params[55][2]
1 1
.names $true params[55][3]
1 1
.names $true params[55][4]
1 1
.names $true params[55][5]
1 1
.names $true params[55][6]
1 1
.names $false params[55][7]
1 1
.names $false params[56][0]
1 1
.names $false params[56][1]
1 1
.names $false params[56][2]
1 1
.names $false params[56][3]
1 1
.names $false params[56][4]
1 1
.names $false params[56][5]
1 1
.names $false params[56][6]
1 1
.names $false params[56][7]
1 1
.names $true params[57][0]
1 1
.names $false params[57][1]
1 1
.names $false params[57][2]
1 1
.names $false params[57][3]
1 1
.names $false params[57][4]
1 1
.names $false params[57][5]
1 1
.names $false params[57][6]
1 1
.names $false params[57][7]
1 1
.names $false params[58][0]
1 1
.names $false params[58][1]
1 1
.names $false params[58][2]
1 1
.names $false params[58][3]
1 1
.names $false params[58][4]
1 1
.names $false params[58][5]
1 1
.names $false params[58][6]
1 1
.names $false params[58][7]
1 1
.names $false params[59][0]
1 1
.names $false params[59][1]
1 1
.names $false params[59][2]
1 1
.names $false params[59][3]
1 1
.names $false params[59][4]
1 1
.names $true params[59][5]
1 1
.names $false params[59][6]
1 1
.names $true params[59][7]
1 1
.names $false params[5][0]
1 1
.names $false params[5][1]
1 1
.names $true params[5][2]
1 1
.names $true params[5][3]
1 1
.names $true params[5][4]
1 1
.names $true params[5][5]
1 1
.names $false params[5][6]
1 1
.names $false params[5][7]
1 1
.names $false params[60][0]
1 1
.names $false params[60][1]
1 1
.names $false params[60][2]
1 1
.names $false params[60][3]
1 1
.names $false params[60][4]
1 1
.names $false params[60][5]
1 1
.names $false params[60][6]
1 1
.names $false params[60][7]
1 1
.names $false params[61][0]
1 1
.names $true params[61][1]
1 1
.names $false params[61][2]
1 1
.names $true params[61][3]
1 1
.names $true params[61][4]
1 1
.names $false params[61][5]
1 1
.names $false params[61][6]
1 1
.names $false params[61][7]
1 1
.names $false params[62][0]
1 1
.names $false params[62][1]
1 1
.names $false params[62][2]
1 1
.names $false params[62][3]
1 1
.names $false params[62][4]
1 1
.names $false params[62][5]
1 1
.names $false params[62][6]
1 1
.names $false params[62][7]
1 1
.names $true params[63][0]
1 1
.names $false params[63][1]
1 1
.names $false params[63][2]
1 1
.names $true params[63][3]
1 1
.names $false params[63][4]
1 1
.names $true params[63][5]
1 1
.names $true params[63][6]
1 1
.names $false params[63][7]
1 1
.names $true params[64][0]
1 1
.names $true params[64][1]
1 1
.names $true params[64][2]
1 1
.names $true params[64][3]
1 1
.names $true params[64][4]
1 1
.names $true params[64][5]
1 1
.names $true params[64][6]
1 1
.names $true params[64][7]
1 1
.names $true params[6][0]
1 1
.names $false params[6][1]
1 1
.names $true params[6][2]
1 1
.names $false params[6][3]
1 1
.names $false params[6][4]
1 1
.names $false params[6][5]
1 1
.names $false params[6][6]
1 1
.names $false params[6][7]
1 1
.names $false params[7][0]
1 1
.names $false params[7][1]
1 1
.names $true params[7][2]
1 1
.names $true params[7][3]
1 1
.names $true params[7][4]
1 1
.names $true params[7][5]
1 1
.names $false params[7][6]
1 1
.names $false params[7][7]
1 1
.names $false params[8][0]
1 1
.names $false params[8][1]
1 1
.names $true params[8][2]
1 1
.names $true params[8][3]
1 1
.names $true params[8][4]
1 1
.names $true params[8][5]
1 1
.names $false params[8][6]
1 1
.names $false params[8][7]
1 1
.names $true params[9][0]
1 1
.names $false params[9][1]
1 1
.names $true params[9][2]
1 1
.names $false params[9][3]
1 1
.names $false params[9][4]
1 1
.names $false params[9][5]
1 1
.names $false params[9][6]
1 1
.names $false params[9][7]
1 1
.end
