(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (or (and (bvuge bv_1 #x44fbdc62 ) (and false bool_1)) (xor (bvslt bv_2 #x5611b8e6 ) (xor true bool_3))))
(assert (and (not (or false false)) (bvsgt (bvshl #x0d925abe  bv_0) (bvshl bv_2 bv_3))))
(assert (bvsgt (bvnand (bvor bv_4 bv_0) (bvashr bv_2 #x25722c41 )) (bvlshr (bvudiv bv_3 #x9198bed6 ) (bvnand bv_3 #x406e7f77 ))))
(assert (bvule (bvlshr (bvsmod bv_2 #x9fc0e792 ) (bvsdiv bv_1 #xaa4351c9 )) (bvnor (bvudiv #xb33d344b  bv_2) (bvsdiv bv_2 #x28811ad0 ))))
(assert (=> (bvuge (bvadd bv_2 #xd363970f ) (bvxor #x2c9cb4ba  #x6fec27b7 )) (bvuge (bvshl bv_4 bv_2) (bvmul bv_1 #x6bdeb747 ))))
(check-sat)
(exit)
