INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/myFifo/sim/myFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbyn_pe_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_pe_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbyn_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_scheduler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scheduler_noc
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_scheduler.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/procTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module procTop
