INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Built_In_FIFO/Senior_Design_Built_In_FIFO.srcs/sources_1/ip/bram_fifo_1/sim/bram_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Built_In_FIFO/Senior_Design_Built_In_FIFO.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
