

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3'
================================================================
* Date:           Fri May 10 12:43:47 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_28 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.156 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_3  |        2|        2|         2|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     521|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    12|       0|     120|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|      51|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    12|      51|     695|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_63_1_1_U18  |mul_32ns_32ns_63_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_63_1_1_U19  |mul_32ns_32ns_63_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_63_1_1_U20  |mul_32ns_32ns_63_1_1  |        0|   4|  0|  20|    0|
    |mux_4_2_32_1_1_U21        |mux_4_2_32_1_1        |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U22        |mux_4_2_32_1_1        |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U23        |mux_4_2_32_1_1        |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|  12|  0| 120|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln34_1_fu_264_p2     |         +|   0|  0|   9|           2|           1|
    |add_ln34_fu_258_p2       |         +|   0|  0|  12|           4|           2|
    |add_ln40_1_fu_244_p2     |         +|   0|  0|  10|           3|           2|
    |arr_1_d0                 |         +|   0|  0|  71|          64|          64|
    |arr_2_d0                 |         +|   0|  0|  71|          64|          64|
    |arr_d0                   |         +|   0|  0|  71|          64|          64|
    |sub_ln37_fu_226_p2       |         -|   0|  0|  10|           2|           3|
    |icmp_ln34_fu_206_p2      |      icmp|   0|  0|   9|           2|           2|
    |select_ln40_4_fu_333_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln40_5_fu_338_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln40_6_fu_343_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln40_7_fu_348_p3  |    select|   0|  0|  32|           1|          32|
    |tmp_fu_300_p1            |    select|   0|  0|  32|           1|          32|
    |tmp_fu_300_p2            |    select|   0|  0|  32|           1|          32|
    |tmp_fu_300_p3            |    select|   0|  0|  32|           1|          32|
    |tmp_fu_300_p4            |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 521|         214|         460|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1_load         |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvars_iv_load  |   9|          2|    2|          4|
    |i_1_fu_64                         |   9|          2|    4|          8|
    |indvars_iv_fu_68                  |   9|          2|    2|          4|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  54|         12|   14|         28|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |arr_1_addr_reg_520       |   2|   0|    2|          0|
    |arr_2_addr_reg_526       |   2|   0|    2|          0|
    |arr_addr_reg_506         |   2|   0|    2|          0|
    |i_1_fu_64                |   4|   0|    4|          0|
    |indvars_iv_fu_68         |   2|   0|    2|          0|
    |tmp_4_reg_498            |   1|   0|    1|          0|
    |tmp_5_reg_512            |   1|   0|    1|          0|
    |trunc_ln37_reg_491       |   2|   0|    2|          0|
    |zext_ln40_cast_reg_481   |  32|   0|   63|         31|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  51|   0|   82|         31|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|arr_2_address0          |  out|    2|   ap_memory|                                             arr_2|         array|
|arr_2_ce0               |  out|    1|   ap_memory|                                             arr_2|         array|
|arr_2_we0               |  out|    1|   ap_memory|                                             arr_2|         array|
|arr_2_d0                |  out|   64|   ap_memory|                                             arr_2|         array|
|arr_2_address1          |  out|    2|   ap_memory|                                             arr_2|         array|
|arr_2_ce1               |  out|    1|   ap_memory|                                             arr_2|         array|
|arr_2_q1                |   in|   64|   ap_memory|                                             arr_2|         array|
|arr_1_address0          |  out|    2|   ap_memory|                                             arr_1|         array|
|arr_1_ce0               |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_we0               |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_d0                |  out|   64|   ap_memory|                                             arr_1|         array|
|arr_1_address1          |  out|    2|   ap_memory|                                             arr_1|         array|
|arr_1_ce1               |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_q1                |   in|   64|   ap_memory|                                             arr_1|         array|
|arr_address0            |  out|    2|   ap_memory|                                               arr|         array|
|arr_ce0                 |  out|    1|   ap_memory|                                               arr|         array|
|arr_we0                 |  out|    1|   ap_memory|                                               arr|         array|
|arr_d0                  |  out|   64|   ap_memory|                                               arr|         array|
|arr_address1            |  out|    2|   ap_memory|                                               arr|         array|
|arr_ce1                 |  out|    1|   ap_memory|                                               arr|         array|
|arr_q1                  |   in|   64|   ap_memory|                                               arr|         array|
|arg1_r_136_0304_reload  |   in|   32|     ap_none|                            arg1_r_136_0304_reload|        scalar|
|arg1_r_0_0303_reload    |   in|   32|     ap_none|                              arg1_r_0_0303_reload|        scalar|
|arg1_r_1_1_0307_reload  |   in|   32|     ap_none|                            arg1_r_1_1_0307_reload|        scalar|
|arg1_r_1_0_0306_reload  |   in|   32|     ap_none|                            arg1_r_1_0_0306_reload|        scalar|
|arg1_r_2_1_0310_reload  |   in|   32|     ap_none|                            arg1_r_2_1_0310_reload|        scalar|
|arg1_r_2_0_0309_reload  |   in|   32|     ap_none|                            arg1_r_2_0_0309_reload|        scalar|
|arg1_r_3_1_0313_reload  |   in|   32|     ap_none|                            arg1_r_3_1_0313_reload|        scalar|
|arg1_r_3_0_0312_reload  |   in|   32|     ap_none|                            arg1_r_3_0_0312_reload|        scalar|
|zext_ln40               |   in|   32|     ap_none|                                         zext_ln40|        scalar|
+------------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.34>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 6 'alloca' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln40_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln40"   --->   Operation 7 'read' 'zext_ln40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arg1_r_3_0_0312_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_0_0312_reload"   --->   Operation 8 'read' 'arg1_r_3_0_0312_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg1_r_3_1_0313_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_1_0313_reload"   --->   Operation 9 'read' 'arg1_r_3_1_0313_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg1_r_2_0_0309_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_0_0309_reload"   --->   Operation 10 'read' 'arg1_r_2_0_0309_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg1_r_2_1_0310_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_1_0310_reload"   --->   Operation 11 'read' 'arg1_r_2_1_0310_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg1_r_1_0_0306_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_0_0306_reload"   --->   Operation 12 'read' 'arg1_r_1_0_0306_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg1_r_1_1_0307_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_1_0307_reload"   --->   Operation 13 'read' 'arg1_r_1_1_0307_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg1_r_0_0303_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_0303_reload"   --->   Operation 14 'read' 'arg1_r_0_0303_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg1_r_136_0304_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_136_0304_reload"   --->   Operation 15 'read' 'arg1_r_136_0304_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln40_cast = zext i32 %zext_ln40_read"   --->   Operation 16 'zext' 'zext_ln40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 1, i2 %indvars_iv"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 3, i4 %i_1"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc53"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i2 %indvars_iv" [d3.cpp:34]   --->   Operation 20 'load' 'indvars_iv_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.54ns)   --->   "%icmp_ln34 = icmp_eq  i2 %indvars_iv_load, i2 3" [d3.cpp:34]   --->   Operation 21 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.inc53.split, void %VITIS_LOOP_44_5.exitStub" [d3.cpp:34]   --->   Operation 22 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_1_load = load i4 %i_1" [d3.cpp:34]   --->   Operation 23 'load' 'i_1_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i4 %i_1_load" [d3.cpp:34]   --->   Operation 24 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i2 %indvars_iv_load" [d3.cpp:22]   --->   Operation 25 'zext' 'zext_ln22' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.67ns)   --->   "%sub_ln37 = sub i3 2, i3 %trunc_ln34" [d3.cpp:37]   --->   Operation 26 'sub' 'sub_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i3 %sub_ln37" [d3.cpp:37]   --->   Operation 27 'trunc' 'trunc_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %sub_ln37, i32 2" [d3.cpp:40]   --->   Operation 28 'bitselect' 'tmp_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 %zext_ln22" [d3.cpp:40]   --->   Operation 29 'getelementptr' 'arr_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr" [d3.cpp:40]   --->   Operation 30 'load' 'arr_load' <Predicate = (!icmp_ln34)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_1 : Operation 31 [1/1] (0.67ns)   --->   "%add_ln40_1 = add i3 %sub_ln37, i3 7" [d3.cpp:40]   --->   Operation 31 'add' 'add_ln40_1' <Predicate = (!icmp_ln34)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln40_1, i32 2" [d3.cpp:40]   --->   Operation 32 'bitselect' 'tmp_5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 %zext_ln22" [d3.cpp:40]   --->   Operation 33 'getelementptr' 'arr_1_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%arr_2_addr = getelementptr i64 %arr_2, i64 0, i64 %zext_ln22" [d3.cpp:40]   --->   Operation 34 'getelementptr' 'arr_2_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr" [d3.cpp:40]   --->   Operation 35 'load' 'arr_1_load' <Predicate = (!icmp_ln34)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_1 : Operation 36 [2/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:40]   --->   Operation 36 'load' 'arr_2_load' <Predicate = (!icmp_ln34)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%add_ln34 = add i4 %i_1_load, i4 3" [d3.cpp:34]   --->   Operation 37 'add' 'add_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.54ns)   --->   "%add_ln34_1 = add i2 %indvars_iv_load, i2 1" [d3.cpp:34]   --->   Operation 38 'add' 'add_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln34 = store i2 %add_ln34_1, i2 %indvars_iv" [d3.cpp:34]   --->   Operation 39 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln34 = store i4 %add_ln34, i4 %i_1" [d3.cpp:34]   --->   Operation 40 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.15>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [d3.cpp:36]   --->   Operation 41 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [d3.cpp:22]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [d3.cpp:34]   --->   Operation 43 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.44ns)   --->   "%select_ln40 = select i1 %tmp_4, i32 %arg1_r_136_0304_reload_read, i32 %arg1_r_0_0303_reload_read" [d3.cpp:40]   --->   Operation 44 'select' 'select_ln40' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.44ns)   --->   "%select_ln40_1 = select i1 %tmp_4, i32 %arg1_r_1_1_0307_reload_read, i32 %arg1_r_1_0_0306_reload_read" [d3.cpp:40]   --->   Operation 45 'select' 'select_ln40_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.44ns)   --->   "%select_ln40_2 = select i1 %tmp_4, i32 %arg1_r_2_1_0310_reload_read, i32 %arg1_r_2_0_0309_reload_read" [d3.cpp:40]   --->   Operation 46 'select' 'select_ln40_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.44ns)   --->   "%select_ln40_3 = select i1 %tmp_4, i32 %arg1_r_3_1_0313_reload_read, i32 %arg1_r_3_0_0312_reload_read" [d3.cpp:40]   --->   Operation 47 'select' 'select_ln40_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.52ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %select_ln40, i32 %select_ln40_1, i32 %select_ln40_2, i32 %select_ln40_3, i2 %trunc_ln37" [d3.cpp:40]   --->   Operation 48 'mux' 'tmp' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i32 %tmp" [d3.cpp:40]   --->   Operation 49 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.73ns)   --->   Input mux for Operation 50 '%mul_ln40_1 = mul i63 %zext_ln40_cast, i63 %zext_ln40_1'
ST_2 : Operation 50 [1/1] (2.68ns)   --->   "%mul_ln40_1 = mul i63 %zext_ln40_cast, i63 %zext_ln40_1" [d3.cpp:40]   --->   Operation 50 'mul' 'mul_ln40_1' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_1, i1 0" [d3.cpp:40]   --->   Operation 51 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr" [d3.cpp:40]   --->   Operation 52 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_2 : Operation 53 [1/1] (1.08ns)   --->   "%add_ln40 = add i64 %arr_load, i64 %shl_ln1" [d3.cpp:40]   --->   Operation 53 'add' 'add_ln40' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.44ns)   --->   "%select_ln40_4 = select i1 %tmp_5, i32 %arg1_r_136_0304_reload_read, i32 %arg1_r_0_0303_reload_read" [d3.cpp:40]   --->   Operation 54 'select' 'select_ln40_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.44ns)   --->   "%select_ln40_5 = select i1 %tmp_5, i32 %arg1_r_1_1_0307_reload_read, i32 %arg1_r_1_0_0306_reload_read" [d3.cpp:40]   --->   Operation 55 'select' 'select_ln40_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.44ns)   --->   "%select_ln40_6 = select i1 %tmp_5, i32 %arg1_r_2_1_0310_reload_read, i32 %arg1_r_2_0_0309_reload_read" [d3.cpp:40]   --->   Operation 56 'select' 'select_ln40_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.44ns)   --->   "%select_ln40_7 = select i1 %tmp_5, i32 %arg1_r_3_1_0313_reload_read, i32 %arg1_r_3_0_0312_reload_read" [d3.cpp:40]   --->   Operation 57 'select' 'select_ln40_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.52ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %select_ln40_7, i32 %select_ln40_4, i32 %select_ln40_5, i32 %select_ln40_6, i2 %trunc_ln37" [d3.cpp:40]   --->   Operation 58 'mux' 'tmp_2' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i32 %tmp_2" [d3.cpp:40]   --->   Operation 59 'zext' 'zext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.73ns)   --->   Input mux for Operation 60 '%mul_ln40 = mul i63 %zext_ln40_cast, i63 %zext_ln40_2'
ST_2 : Operation 60 [1/1] (2.68ns)   --->   "%mul_ln40 = mul i63 %zext_ln40_cast, i63 %zext_ln40_2" [d3.cpp:40]   --->   Operation 60 'mul' 'mul_ln40' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln40_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40, i1 0" [d3.cpp:40]   --->   Operation 61 'bitconcatenate' 'shl_ln40_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.52ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %select_ln40_6, i32 %select_ln40_7, i32 %select_ln40_4, i32 %select_ln40_5, i2 %trunc_ln37" [d3.cpp:40]   --->   Operation 62 'mux' 'tmp_3' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i32 %tmp_3" [d3.cpp:40]   --->   Operation 63 'zext' 'zext_ln40_3' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.73ns)   --->   Input mux for Operation 64 '%mul_ln40_2 = mul i63 %zext_ln40_cast, i63 %zext_ln40_3'
ST_2 : Operation 64 [1/1] (2.68ns)   --->   "%mul_ln40_2 = mul i63 %zext_ln40_cast, i63 %zext_ln40_3" [d3.cpp:40]   --->   Operation 64 'mul' 'mul_ln40_2' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln40_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_2, i1 0" [d3.cpp:40]   --->   Operation 65 'bitconcatenate' 'shl_ln40_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr" [d3.cpp:40]   --->   Operation 66 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_2 : Operation 67 [1/1] (1.08ns)   --->   "%add_ln40_2 = add i64 %arr_1_load, i64 %shl_ln40_1" [d3.cpp:40]   --->   Operation 67 'add' 'add_ln40_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:40]   --->   Operation 68 'load' 'arr_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_2 : Operation 69 [1/1] (1.08ns)   --->   "%add_ln40_3 = add i64 %arr_2_load, i64 %shl_ln40_2" [d3.cpp:40]   --->   Operation 69 'add' 'add_ln40_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40, i2 %arr_addr" [d3.cpp:40]   --->   Operation 70 'store' 'store_ln40' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_2 : Operation 71 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40_2, i2 %arr_1_addr" [d3.cpp:40]   --->   Operation 71 'store' 'store_ln40' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_2 : Operation 72 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40_3, i2 %arr_2_addr" [d3.cpp:40]   --->   Operation 72 'store' 'store_ln40' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc53" [d3.cpp:34]   --->   Operation 73 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arg1_r_136_0304_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_0303_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_1_0307_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_0_0306_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_1_0310_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_0_0309_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_3_1_0313_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_3_0_0312_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln40]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                         (alloca           ) [ 010]
indvars_iv                  (alloca           ) [ 010]
zext_ln40_read              (read             ) [ 000]
arg1_r_3_0_0312_reload_read (read             ) [ 011]
arg1_r_3_1_0313_reload_read (read             ) [ 011]
arg1_r_2_0_0309_reload_read (read             ) [ 011]
arg1_r_2_1_0310_reload_read (read             ) [ 011]
arg1_r_1_0_0306_reload_read (read             ) [ 011]
arg1_r_1_1_0307_reload_read (read             ) [ 011]
arg1_r_0_0303_reload_read   (read             ) [ 011]
arg1_r_136_0304_reload_read (read             ) [ 011]
zext_ln40_cast              (zext             ) [ 011]
store_ln0                   (store            ) [ 000]
store_ln0                   (store            ) [ 000]
br_ln0                      (br               ) [ 000]
indvars_iv_load             (load             ) [ 000]
icmp_ln34                   (icmp             ) [ 010]
br_ln34                     (br               ) [ 000]
i_1_load                    (load             ) [ 000]
trunc_ln34                  (trunc            ) [ 000]
zext_ln22                   (zext             ) [ 000]
sub_ln37                    (sub              ) [ 000]
trunc_ln37                  (trunc            ) [ 011]
tmp_4                       (bitselect        ) [ 011]
arr_addr                    (getelementptr    ) [ 011]
add_ln40_1                  (add              ) [ 000]
tmp_5                       (bitselect        ) [ 011]
arr_1_addr                  (getelementptr    ) [ 011]
arr_2_addr                  (getelementptr    ) [ 011]
add_ln34                    (add              ) [ 000]
add_ln34_1                  (add              ) [ 000]
store_ln34                  (store            ) [ 000]
store_ln34                  (store            ) [ 000]
specpipeline_ln36           (specpipeline     ) [ 000]
speclooptripcount_ln22      (speclooptripcount) [ 000]
specloopname_ln34           (specloopname     ) [ 000]
select_ln40                 (select           ) [ 000]
select_ln40_1               (select           ) [ 000]
select_ln40_2               (select           ) [ 000]
select_ln40_3               (select           ) [ 000]
tmp                         (mux              ) [ 000]
zext_ln40_1                 (zext             ) [ 000]
mul_ln40_1                  (mul              ) [ 000]
shl_ln1                     (bitconcatenate   ) [ 000]
arr_load                    (load             ) [ 000]
add_ln40                    (add              ) [ 000]
select_ln40_4               (select           ) [ 000]
select_ln40_5               (select           ) [ 000]
select_ln40_6               (select           ) [ 000]
select_ln40_7               (select           ) [ 000]
tmp_2                       (mux              ) [ 000]
zext_ln40_2                 (zext             ) [ 000]
mul_ln40                    (mul              ) [ 000]
shl_ln40_1                  (bitconcatenate   ) [ 000]
tmp_3                       (mux              ) [ 000]
zext_ln40_3                 (zext             ) [ 000]
mul_ln40_2                  (mul              ) [ 000]
shl_ln40_2                  (bitconcatenate   ) [ 000]
arr_1_load                  (load             ) [ 000]
add_ln40_2                  (add              ) [ 000]
arr_2_load                  (load             ) [ 000]
add_ln40_3                  (add              ) [ 000]
store_ln40                  (store            ) [ 000]
store_ln40                  (store            ) [ 000]
store_ln40                  (store            ) [ 000]
br_ln34                     (br               ) [ 000]
ret_ln0                     (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg1_r_136_0304_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_136_0304_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_0_0303_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_0303_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_1_1_0307_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_1_0307_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_1_0_0306_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_0_0306_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_2_1_0310_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_1_0310_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_2_0_0309_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_0_0309_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arg1_r_3_1_0313_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_1_0313_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arg1_r_3_0_0312_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_0_0312_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="zext_ln40">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="i_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvars_iv_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="zext_ln40_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln40_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="arg1_r_3_0_0312_reload_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_3_0_0312_reload_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="arg1_r_3_1_0313_reload_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_3_1_0313_reload_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="arg1_r_2_0_0309_reload_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_0_0309_reload_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="arg1_r_2_1_0310_reload_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_1_0310_reload_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="arg1_r_1_0_0306_reload_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_0_0306_reload_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="arg1_r_1_1_0307_reload_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_1_0307_reload_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="arg1_r_0_0303_reload_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_0303_reload_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="arg1_r_136_0304_reload_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_136_0304_reload_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="arr_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="2" slack="0"/>
<pin id="130" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2" slack="1"/>
<pin id="135" dir="0" index="1" bw="64" slack="0"/>
<pin id="136" dir="0" index="2" bw="0" slack="0"/>
<pin id="138" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="139" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="140" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="141" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_load/1 store_ln40/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="arr_1_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="2" slack="0"/>
<pin id="147" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_1_addr/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="arr_2_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="2" slack="0"/>
<pin id="154" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_2_addr/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="1"/>
<pin id="159" dir="0" index="1" bw="64" slack="0"/>
<pin id="160" dir="0" index="2" bw="0" slack="0"/>
<pin id="162" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="163" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="164" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="165" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_1_load/1 store_ln40/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="2" slack="1"/>
<pin id="169" dir="0" index="1" bw="64" slack="0"/>
<pin id="170" dir="0" index="2" bw="0" slack="0"/>
<pin id="172" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="173" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="174" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="175" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_2_load/1 store_ln40/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="mul_ln40_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_1/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="mul_ln40_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="mul_ln40_2_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_2/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln40_cast_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_cast/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln0_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="2" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln0_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="indvars_iv_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2" slack="0"/>
<pin id="205" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv_load/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln34_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="0"/>
<pin id="208" dir="0" index="1" bw="2" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_1_load_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1_load/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="trunc_ln34_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln22_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sub_ln37_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="3" slack="0"/>
<pin id="228" dir="0" index="1" bw="3" slack="0"/>
<pin id="229" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="trunc_ln37_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="0"/>
<pin id="234" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_4_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="3" slack="0"/>
<pin id="239" dir="0" index="2" bw="3" slack="0"/>
<pin id="240" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln40_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="3" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_5_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="3" slack="0"/>
<pin id="253" dir="0" index="2" bw="3" slack="0"/>
<pin id="254" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln34_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="3" slack="0"/>
<pin id="261" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln34_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="2" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln34_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="0"/>
<pin id="272" dir="0" index="1" bw="2" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln34_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="0" index="1" bw="4" slack="0"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="select_ln40_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="0" index="1" bw="32" slack="1"/>
<pin id="283" dir="0" index="2" bw="32" slack="1"/>
<pin id="284" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="select_ln40_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="32" slack="1"/>
<pin id="288" dir="0" index="2" bw="32" slack="1"/>
<pin id="289" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_1/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="select_ln40_2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="0" index="1" bw="32" slack="1"/>
<pin id="293" dir="0" index="2" bw="32" slack="1"/>
<pin id="294" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_2/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="select_ln40_3_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="0" index="1" bw="32" slack="1"/>
<pin id="298" dir="0" index="2" bw="32" slack="1"/>
<pin id="299" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_3/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="0" index="2" bw="32" slack="0"/>
<pin id="304" dir="0" index="3" bw="32" slack="0"/>
<pin id="305" dir="0" index="4" bw="32" slack="0"/>
<pin id="306" dir="0" index="5" bw="2" slack="1"/>
<pin id="307" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln40_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="shl_ln1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="0"/>
<pin id="320" dir="0" index="1" bw="63" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln40_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="0"/>
<pin id="328" dir="0" index="1" bw="64" slack="0"/>
<pin id="329" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="select_ln40_4_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="0" index="1" bw="32" slack="1"/>
<pin id="336" dir="0" index="2" bw="32" slack="1"/>
<pin id="337" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_4/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="select_ln40_5_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="1"/>
<pin id="340" dir="0" index="1" bw="32" slack="1"/>
<pin id="341" dir="0" index="2" bw="32" slack="1"/>
<pin id="342" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_5/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="select_ln40_6_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="0" index="1" bw="32" slack="1"/>
<pin id="346" dir="0" index="2" bw="32" slack="1"/>
<pin id="347" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_6/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="select_ln40_7_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="0" index="1" bw="32" slack="1"/>
<pin id="351" dir="0" index="2" bw="32" slack="1"/>
<pin id="352" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_7/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="0" index="2" bw="32" slack="0"/>
<pin id="357" dir="0" index="3" bw="32" slack="0"/>
<pin id="358" dir="0" index="4" bw="32" slack="0"/>
<pin id="359" dir="0" index="5" bw="2" slack="1"/>
<pin id="360" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln40_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="shl_ln40_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="64" slack="0"/>
<pin id="373" dir="0" index="1" bw="63" slack="0"/>
<pin id="374" dir="0" index="2" bw="1" slack="0"/>
<pin id="375" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln40_1/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_3_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="0" index="2" bw="32" slack="0"/>
<pin id="383" dir="0" index="3" bw="32" slack="0"/>
<pin id="384" dir="0" index="4" bw="32" slack="0"/>
<pin id="385" dir="0" index="5" bw="2" slack="1"/>
<pin id="386" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln40_3_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_3/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="shl_ln40_2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="64" slack="0"/>
<pin id="399" dir="0" index="1" bw="63" slack="0"/>
<pin id="400" dir="0" index="2" bw="1" slack="0"/>
<pin id="401" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln40_2/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln40_2_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="0"/>
<pin id="407" dir="0" index="1" bw="64" slack="0"/>
<pin id="408" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_2/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln40_3_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="64" slack="0"/>
<pin id="414" dir="0" index="1" bw="64" slack="0"/>
<pin id="415" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_3/2 "/>
</bind>
</comp>

<comp id="419" class="1005" name="i_1_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="426" class="1005" name="indvars_iv_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="2" slack="0"/>
<pin id="428" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv "/>
</bind>
</comp>

<comp id="433" class="1005" name="arg1_r_3_0_0312_reload_read_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_3_0_0312_reload_read "/>
</bind>
</comp>

<comp id="439" class="1005" name="arg1_r_3_1_0313_reload_read_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_3_1_0313_reload_read "/>
</bind>
</comp>

<comp id="445" class="1005" name="arg1_r_2_0_0309_reload_read_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_2_0_0309_reload_read "/>
</bind>
</comp>

<comp id="451" class="1005" name="arg1_r_2_1_0310_reload_read_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_2_1_0310_reload_read "/>
</bind>
</comp>

<comp id="457" class="1005" name="arg1_r_1_0_0306_reload_read_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_0_0306_reload_read "/>
</bind>
</comp>

<comp id="463" class="1005" name="arg1_r_1_1_0307_reload_read_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="1"/>
<pin id="465" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_1_0307_reload_read "/>
</bind>
</comp>

<comp id="469" class="1005" name="arg1_r_0_0303_reload_read_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="1"/>
<pin id="471" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_0_0303_reload_read "/>
</bind>
</comp>

<comp id="475" class="1005" name="arg1_r_136_0304_reload_read_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_136_0304_reload_read "/>
</bind>
</comp>

<comp id="481" class="1005" name="zext_ln40_cast_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="63" slack="1"/>
<pin id="483" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40_cast "/>
</bind>
</comp>

<comp id="491" class="1005" name="trunc_ln37_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="2" slack="1"/>
<pin id="493" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln37 "/>
</bind>
</comp>

<comp id="498" class="1005" name="tmp_4_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="1"/>
<pin id="500" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="506" class="1005" name="arr_addr_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="2" slack="1"/>
<pin id="508" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr "/>
</bind>
</comp>

<comp id="512" class="1005" name="tmp_5_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="520" class="1005" name="arr_1_addr_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="2" slack="1"/>
<pin id="522" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_1_addr "/>
</bind>
</comp>

<comp id="526" class="1005" name="arr_2_addr_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="2" slack="1"/>
<pin id="528" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="24" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="40" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="142"><net_src comp="126" pin="3"/><net_sink comp="133" pin=2"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="40" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="166"><net_src comp="143" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="176"><net_src comp="150" pin="3"/><net_sink comp="167" pin=2"/></net>

<net id="192"><net_src comp="72" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="210"><net_src comp="203" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="32" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="212" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="203" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="225"><net_src comp="219" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="230"><net_src comp="34" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="215" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="36" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="226" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="38" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="248"><net_src comp="226" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="42" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="36" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="244" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="38" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="212" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="30" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="203" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="28" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="258" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="308"><net_src comp="58" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="280" pin="3"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="285" pin="3"/><net_sink comp="300" pin=2"/></net>

<net id="311"><net_src comp="290" pin="3"/><net_sink comp="300" pin=3"/></net>

<net id="312"><net_src comp="295" pin="3"/><net_sink comp="300" pin=4"/></net>

<net id="316"><net_src comp="300" pin="6"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="323"><net_src comp="60" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="177" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="62" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="330"><net_src comp="133" pin="7"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="318" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="326" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="361"><net_src comp="58" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="348" pin="3"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="333" pin="3"/><net_sink comp="353" pin=2"/></net>

<net id="364"><net_src comp="338" pin="3"/><net_sink comp="353" pin=3"/></net>

<net id="365"><net_src comp="343" pin="3"/><net_sink comp="353" pin=4"/></net>

<net id="369"><net_src comp="353" pin="6"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="376"><net_src comp="60" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="181" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="62" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="387"><net_src comp="58" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="343" pin="3"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="348" pin="3"/><net_sink comp="379" pin=2"/></net>

<net id="390"><net_src comp="333" pin="3"/><net_sink comp="379" pin=3"/></net>

<net id="391"><net_src comp="338" pin="3"/><net_sink comp="379" pin=4"/></net>

<net id="395"><net_src comp="379" pin="6"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="402"><net_src comp="60" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="185" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="62" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="409"><net_src comp="157" pin="7"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="371" pin="3"/><net_sink comp="405" pin=1"/></net>

<net id="411"><net_src comp="405" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="416"><net_src comp="167" pin="7"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="397" pin="3"/><net_sink comp="412" pin=1"/></net>

<net id="418"><net_src comp="412" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="422"><net_src comp="64" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="425"><net_src comp="419" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="429"><net_src comp="68" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="432"><net_src comp="426" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="436"><net_src comp="78" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="442"><net_src comp="84" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="448"><net_src comp="90" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="454"><net_src comp="96" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="460"><net_src comp="102" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="466"><net_src comp="108" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="472"><net_src comp="114" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="478"><net_src comp="120" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="484"><net_src comp="189" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="487"><net_src comp="481" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="494"><net_src comp="232" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="300" pin=5"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="353" pin=5"/></net>

<net id="497"><net_src comp="491" pin="1"/><net_sink comp="379" pin=5"/></net>

<net id="501"><net_src comp="236" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="503"><net_src comp="498" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="504"><net_src comp="498" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="505"><net_src comp="498" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="509"><net_src comp="126" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="515"><net_src comp="250" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="518"><net_src comp="512" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="519"><net_src comp="512" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="523"><net_src comp="143" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="529"><net_src comp="150" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="167" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_2 | {2 }
	Port: arr_1 | {2 }
	Port: arr | {2 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arr_2 | {1 2 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arr_1 | {1 2 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arr | {1 2 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_136_0304_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_0_0303_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_1_1_0307_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_1_0_0306_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_2_1_0310_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_2_0_0309_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_3_1_0313_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_3_0_0312_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : zext_ln40 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		indvars_iv_load : 1
		icmp_ln34 : 2
		br_ln34 : 3
		i_1_load : 1
		trunc_ln34 : 2
		zext_ln22 : 2
		sub_ln37 : 3
		trunc_ln37 : 4
		tmp_4 : 4
		arr_addr : 3
		arr_load : 4
		add_ln40_1 : 4
		tmp_5 : 5
		arr_1_addr : 3
		arr_2_addr : 3
		arr_1_load : 4
		arr_2_load : 4
		add_ln34 : 2
		add_ln34_1 : 2
		store_ln34 : 3
		store_ln34 : 3
	State 2
		tmp : 1
		zext_ln40_1 : 2
		mul_ln40_1 : 3
		shl_ln1 : 4
		add_ln40 : 5
		tmp_2 : 1
		zext_ln40_2 : 2
		mul_ln40 : 3
		shl_ln40_1 : 4
		tmp_3 : 1
		zext_ln40_3 : 2
		mul_ln40_2 : 3
		shl_ln40_2 : 4
		add_ln40_2 : 5
		add_ln40_3 : 5
		store_ln40 : 6
		store_ln40 : 6
		store_ln40 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|          |            select_ln40_fu_280           |    0    |    0    |    32   |
|          |           select_ln40_1_fu_285          |    0    |    0    |    32   |
|          |           select_ln40_2_fu_290          |    0    |    0    |    32   |
|  select  |           select_ln40_3_fu_295          |    0    |    0    |    32   |
|          |           select_ln40_4_fu_333          |    0    |    0    |    32   |
|          |           select_ln40_5_fu_338          |    0    |    0    |    32   |
|          |           select_ln40_6_fu_343          |    0    |    0    |    32   |
|          |           select_ln40_7_fu_348          |    0    |    0    |    32   |
|----------|-----------------------------------------|---------|---------|---------|
|          |            add_ln40_1_fu_244            |    0    |    0    |    10   |
|          |             add_ln34_fu_258             |    0    |    0    |    12   |
|    add   |            add_ln34_1_fu_264            |    0    |    0    |    9    |
|          |             add_ln40_fu_326             |    0    |    0    |    71   |
|          |            add_ln40_2_fu_405            |    0    |    0    |    71   |
|          |            add_ln40_3_fu_412            |    0    |    0    |    71   |
|----------|-----------------------------------------|---------|---------|---------|
|          |            mul_ln40_1_fu_177            |    4    |    0    |    20   |
|    mul   |             mul_ln40_fu_181             |    4    |    0    |    20   |
|          |            mul_ln40_2_fu_185            |    4    |    0    |    20   |
|----------|-----------------------------------------|---------|---------|---------|
|          |                tmp_fu_300               |    0    |    0    |    20   |
|    mux   |               tmp_2_fu_353              |    0    |    0    |    20   |
|          |               tmp_3_fu_379              |    0    |    0    |    20   |
|----------|-----------------------------------------|---------|---------|---------|
|    sub   |             sub_ln37_fu_226             |    0    |    0    |    10   |
|----------|-----------------------------------------|---------|---------|---------|
|   icmp   |             icmp_ln34_fu_206            |    0    |    0    |    9    |
|----------|-----------------------------------------|---------|---------|---------|
|          |        zext_ln40_read_read_fu_72        |    0    |    0    |    0    |
|          |  arg1_r_3_0_0312_reload_read_read_fu_78 |    0    |    0    |    0    |
|          |  arg1_r_3_1_0313_reload_read_read_fu_84 |    0    |    0    |    0    |
|          |  arg1_r_2_0_0309_reload_read_read_fu_90 |    0    |    0    |    0    |
|   read   |  arg1_r_2_1_0310_reload_read_read_fu_96 |    0    |    0    |    0    |
|          | arg1_r_1_0_0306_reload_read_read_fu_102 |    0    |    0    |    0    |
|          | arg1_r_1_1_0307_reload_read_read_fu_108 |    0    |    0    |    0    |
|          |  arg1_r_0_0303_reload_read_read_fu_114  |    0    |    0    |    0    |
|          | arg1_r_136_0304_reload_read_read_fu_120 |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |          zext_ln40_cast_fu_189          |    0    |    0    |    0    |
|          |             zext_ln22_fu_219            |    0    |    0    |    0    |
|   zext   |            zext_ln40_1_fu_313           |    0    |    0    |    0    |
|          |            zext_ln40_2_fu_366           |    0    |    0    |    0    |
|          |            zext_ln40_3_fu_392           |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   trunc  |            trunc_ln34_fu_215            |    0    |    0    |    0    |
|          |            trunc_ln37_fu_232            |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
| bitselect|               tmp_4_fu_236              |    0    |    0    |    0    |
|          |               tmp_5_fu_250              |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |              shl_ln1_fu_318             |    0    |    0    |    0    |
|bitconcatenate|            shl_ln40_1_fu_371            |    0    |    0    |    0    |
|          |            shl_ln40_2_fu_397            |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |    12   |    0    |   639   |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
| arg1_r_0_0303_reload_read_reg_469 |   32   |
|arg1_r_136_0304_reload_read_reg_475|   32   |
|arg1_r_1_0_0306_reload_read_reg_457|   32   |
|arg1_r_1_1_0307_reload_read_reg_463|   32   |
|arg1_r_2_0_0309_reload_read_reg_445|   32   |
|arg1_r_2_1_0310_reload_read_reg_451|   32   |
|arg1_r_3_0_0312_reload_read_reg_433|   32   |
|arg1_r_3_1_0313_reload_read_reg_439|   32   |
|         arr_1_addr_reg_520        |    2   |
|         arr_2_addr_reg_526        |    2   |
|          arr_addr_reg_506         |    2   |
|            i_1_reg_419            |    4   |
|         indvars_iv_reg_426        |    2   |
|           tmp_4_reg_498           |    1   |
|           tmp_5_reg_512           |    1   |
|         trunc_ln37_reg_491        |    2   |
|       zext_ln40_cast_reg_481      |   63   |
+-----------------------------------+--------+
|               Total               |   335  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_133 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_157 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_167 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    0   ||  1.281  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |    0   |   639  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   335  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |    1   |   335  |   666  |
+-----------+--------+--------+--------+--------+
