<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Haiku-commits] r32050 - in haiku/trunk: headers/private/kernel	headers/private/kernel/arch/x86 src/system/kernel	src/system/kernel/arch/x86 src/system/kernel/debug
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/haiku-commits/2009-August/index.html" >
   <LINK REL="made" HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r32050%20-%20in%20haiku/trunk%3A%20headers/private/kernel%0A%09headers/private/kernel/arch/x86%20src/system/kernel%0A%09src/system/kernel/arch/x86%20src/system/kernel/debug&In-Reply-To=%3C200908010154.n711s1X0027348%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="018674.html">
   <LINK REL="Next"  HREF="018639.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Haiku-commits] r32050 - in haiku/trunk: headers/private/kernel	headers/private/kernel/arch/x86 src/system/kernel	src/system/kernel/arch/x86 src/system/kernel/debug</H1>
    <B>bonefish at mail.berlios.de</B> 
    <A HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r32050%20-%20in%20haiku/trunk%3A%20headers/private/kernel%0A%09headers/private/kernel/arch/x86%20src/system/kernel%0A%09src/system/kernel/arch/x86%20src/system/kernel/debug&In-Reply-To=%3C200908010154.n711s1X0027348%40sheep.berlios.de%3E"
       TITLE="[Haiku-commits] r32050 - in haiku/trunk: headers/private/kernel	headers/private/kernel/arch/x86 src/system/kernel	src/system/kernel/arch/x86 src/system/kernel/debug">bonefish at mail.berlios.de
       </A><BR>
    <I>Sat Aug  1 03:54:01 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="018674.html">[Haiku-commits] r32049 - haiku/trunk/src/preferences/screen
</A></li>
        <LI>Next message: <A HREF="018639.html">[Haiku-commits] r32050 - in haiku/trunk: headers/private/kernel	headers/private/kernel/arch/x86 src/system/kernel	src/system/kernel/arch/x86 src/system/kernel/debug
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#18637">[ date ]</a>
              <a href="thread.html#18637">[ thread ]</a>
              <a href="subject.html#18637">[ subject ]</a>
              <a href="author.html#18637">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: bonefish
Date: 2009-08-01 03:53:54 +0200 (Sat, 01 Aug 2009)
New Revision: 32050
ViewCVS: <A HREF="http://svn.berlios.de/viewcvs/haiku?rev=32050&amp;view=rev">http://svn.berlios.de/viewcvs/haiku?rev=32050&amp;view=rev</A>

Added:
   haiku/trunk/src/system/kernel/arch/x86/arch_int.cpp
Removed:
   haiku/trunk/src/system/kernel/arch/x86/arch_int.c
Modified:
   haiku/trunk/headers/private/kernel/arch/x86/arch_cpu.h
   haiku/trunk/headers/private/kernel/debug.h
   haiku/trunk/headers/private/kernel/smp.h
   haiku/trunk/src/system/kernel/arch/x86/Jamfile
   haiku/trunk/src/system/kernel/arch/x86/arch_cpu.cpp
   haiku/trunk/src/system/kernel/arch/x86/arch_interrupts.S
   haiku/trunk/src/system/kernel/arch/x86/arch_smp.c
   haiku/trunk/src/system/kernel/debug/debug.cpp
   haiku/trunk/src/system/kernel/smp.cpp
Log:
More work towards making our double fault handler less triple fault prone:
* SMP:
  - Added smp_send_broadcast_ici_interrupts_disabled(), which is basically
    equivalent to smp_send_broadcast_ici(), but is only called with interrupts
    disabled and gets the CPU index, so it doesn't have to use
    smp_get_current_cpu() (which dereferences the current thread).
  - Added cpu index parameter to smp_intercpu_int_handler().
* x86:
  - arch_int.c -&gt; arch_int.cpp
  - Set up an IDT per CPU. We were using a single IDT for all CPUs, but that
    can't work, since we need different tasks for the double fault interrupt
    vector.
  - Set the per CPU double fault task gates correctly.
  - Renamed set_intr_gate() to set_interrupt_gate and set_system_gate() to
    set_trap_gate() and documented them a bit.
  - Renamed double_fault_exception() x86_double_fault_exception() and fixed
    it not to use smp_get_current_cpu(). Instead we have the new
    x86_double_fault_get_cpu() that deducts the CPU index from the used stack.
  - Fixed the double_fault interrupt handler: It no longer calls int_bottom to
    avoid accessing the current thread.
* debug.cpp:
  - Introduced explicit debug_double_fault() to enter the kernel debugger from
    a double fault handler.
  - Avoid using smp_get_current_cpu().
  - Don't use kprintf() before sDebuggerOnCPU is set. Otherwise
    acquire_spinlock() is invoked by arch_debug_serial_puts().

Things look a bit better when the current thread pointer is broken -- we run
into kernel_debugger_loop() and successfully print the &quot;Welcome to KDL&quot;
message -- but we still dereference the thread pointer afterwards, so that we
don't get a usable kernel debugger yet.


Modified: haiku/trunk/headers/private/kernel/arch/x86/arch_cpu.h
===================================================================
--- haiku/trunk/headers/private/kernel/arch/x86/arch_cpu.h	2009-08-01 01:47:40 UTC (rev 32049)
+++ haiku/trunk/headers/private/kernel/arch/x86/arch_cpu.h	2009-08-01 01:53:54 UTC (rev 32050)
@@ -275,13 +275,15 @@
 void x86_write_cr4(uint32 value);
 uint64 x86_read_msr(uint32 registerNumber);
 void x86_write_msr(uint32 registerNumber, uint64 value);
-void x86_set_task_gate(int32 n, int32 segment);
+void x86_set_task_gate(int32 cpu, int32 n, int32 segment);
+void* x86_get_idt(int32 cpu);
 uint32 x86_count_mtrrs(void);
 void x86_set_mtrr(uint32 index, uint64 base, uint64 length, uint8 type);
 status_t x86_get_mtrr(uint32 index, uint64 *_base, uint64 *_length, uint8 *_type);
 bool x86_check_feature(uint32 feature, enum x86_feature_type type);
 void* x86_get_double_fault_stack(int32 cpu, size_t* _size);
-int x86_double_fault_get_cpu();
+int32 x86_double_fault_get_cpu(void);
+void x86_double_fault_exception(struct iframe* frame);
 
 
 #define read_cr3(value) \

Modified: haiku/trunk/headers/private/kernel/debug.h
===================================================================
--- haiku/trunk/headers/private/kernel/debug.h	2009-08-01 01:47:40 UTC (rev 32049)
+++ haiku/trunk/headers/private/kernel/debug.h	2009-08-01 01:53:54 UTC (rev 32050)
@@ -120,7 +120,8 @@
 extern void		debug_set_page_fault_info(addr_t faultAddress, addr_t pc,
 					uint32 flags);
 extern debug_page_fault_info* debug_get_page_fault_info();
-extern void		debug_trap_cpu_in_kdl(bool returnIfHandedOver);
+extern void		debug_trap_cpu_in_kdl(int32 cpu, bool returnIfHandedOver);
+extern void		debug_double_fault(int32 cpu);
 extern bool		debug_emergency_key_pressed(char key);
 
 extern char		kgetc(void);

Modified: haiku/trunk/headers/private/kernel/smp.h
===================================================================
--- haiku/trunk/headers/private/kernel/smp.h	2009-08-01 01:47:40 UTC (rev 32049)
+++ haiku/trunk/headers/private/kernel/smp.h	2009-08-01 01:53:54 UTC (rev 32050)
@@ -52,12 +52,14 @@
 		uint32 data2, uint32 data3, void *data_ptr, uint32 flags);
 void smp_send_broadcast_ici(int32 message, uint32 data, uint32 data2, uint32 data3,
 		void *data_ptr, uint32 flags);
+void smp_send_broadcast_ici_interrupts_disabled(int32 currentCPU, int32 message,
+		uint32 data, uint32 data2, uint32 data3, void *data_ptr, uint32 flags);
 
 int32 smp_get_num_cpus(void);
 void smp_set_num_cpus(int32 numCPUs);
 int32 smp_get_current_cpu(void);
 
-int smp_intercpu_int_handler(void);
+int smp_intercpu_int_handler(int32 cpu);
 
 #ifdef __cplusplus
 }

Modified: haiku/trunk/src/system/kernel/arch/x86/Jamfile
===================================================================
--- haiku/trunk/src/system/kernel/arch/x86/Jamfile	2009-08-01 01:47:40 UTC (rev 32049)
+++ haiku/trunk/src/system/kernel/arch/x86/Jamfile	2009-08-01 01:53:54 UTC (rev 32050)
@@ -16,7 +16,7 @@
 	arch_debug.cpp
 	arch_debug_console.c
 	arch_elf.c
-	arch_int.c
+	arch_int.cpp
 	arch_platform.c
 #	arch_selector.c
 	arch_real_time_clock.c

Modified: haiku/trunk/src/system/kernel/arch/x86/arch_cpu.cpp
===================================================================
--- haiku/trunk/src/system/kernel/arch/x86/arch_cpu.cpp	2009-08-01 01:47:40 UTC (rev 32049)
+++ haiku/trunk/src/system/kernel/arch/x86/arch_cpu.cpp	2009-08-01 01:53:54 UTC (rev 32050)
@@ -269,8 +269,11 @@
 	tss-&gt;io_map_base = sizeof(struct tss);
 
 	// add TSS descriptor for this new TSS
-	set_tss_descriptor(&amp;gGDT[DOUBLE_FAULT_TSS_BASE_SEGMENT + cpuNum],
+	uint16 tssSegmentDescriptorIndex = DOUBLE_FAULT_TSS_BASE_SEGMENT + cpuNum;
+	set_tss_descriptor(&amp;gGDT[tssSegmentDescriptorIndex],
 		(addr_t)tss, sizeof(struct tss));
+
+	x86_set_task_gate(cpuNum, 8, tssSegmentDescriptorIndex &lt;&lt; 3);
 }
 
 
@@ -511,8 +514,8 @@
 /*!	Returns the index of the current CPU. Can only be called from the double
 	fault handler.
 */
-int
-x86_double_fault_get_cpu()
+int32
+x86_double_fault_get_cpu(void)
 {
 	uint32 stack = x86_read_ebp();
 	return (stack - (uint32)sDoubleFaultStacks) / kDoubleFaultStackSize;
@@ -561,9 +564,21 @@
 
 	// load the TSS for this cpu
 	// note the main cpu gets initialized in arch_cpu_init_post_vm()
-	if (cpu != 0)
+	if (cpu != 0) {
 		load_tss(cpu);
 
+		// set the IDT
+		struct {
+			uint16	limit;
+			void*	address;
+		} _PACKED descriptor = {
+			256 * 8 - 1,	// 256 descriptors, 8 bytes each (-1 for &quot;limit&quot;)
+			x86_get_idt(cpu)
+		};
+
+		asm volatile(&quot;lidt	%0&quot; : : &quot;m&quot;(descriptor));
+	}
+
 	return 0;
 }
 
@@ -621,8 +636,6 @@
 	// set the current hardware task on cpu 0
 	load_tss(0);
 
-	x86_set_task_gate(8, DOUBLE_FAULT_TSS_BASE_SEGMENT &lt;&lt; 3);
-
 	// setup TLS descriptors (one for every CPU)
 
 	for (i = 0; i &lt; args-&gt;num_cpus; i++) {

Deleted: haiku/trunk/src/system/kernel/arch/x86/arch_int.c

Copied: haiku/trunk/src/system/kernel/arch/x86/arch_int.cpp (from rev 31963, haiku/trunk/src/system/kernel/arch/x86/arch_int.c)
===================================================================
--- haiku/trunk/src/system/kernel/arch/x86/arch_int.c	2009-07-30 10:41:33 UTC (rev 31963)
+++ haiku/trunk/src/system/kernel/arch/x86/arch_int.cpp	2009-08-01 01:53:54 UTC (rev 32050)
@@ -0,0 +1,1101 @@
+/*
+ * Copyright 2009, Ingo Weinhold, <A HREF="https://lists.berlios.de/mailman/listinfo/haiku-commits">ingo_weinhold at gmx.de.</A>
+ * Copyright 2002-2008, Axel D&#246;rfler, <A HREF="https://lists.berlios.de/mailman/listinfo/haiku-commits">axeld at pinc-software.de.</A>
+ * Distributed under the terms of the MIT License.
+ *
+ * Copyright 2001, Travis Geiselbrecht. All rights reserved.
+ * Distributed under the terms of the NewOS License.
+ */
+
+#include &lt;cpu.h&gt;
+#include &lt;int.h&gt;
+#include &lt;kscheduler.h&gt;
+#include &lt;ksyscalls.h&gt;
+#include &lt;smp.h&gt;
+#include &lt;team.h&gt;
+#include &lt;thread.h&gt;
+#include &lt;vm.h&gt;
+#include &lt;vm_priv.h&gt;
+
+#include &lt;arch/cpu.h&gt;
+#include &lt;arch/int.h&gt;
+#include &lt;arch/smp.h&gt;
+#include &lt;arch/user_debugger.h&gt;
+#include &lt;arch/vm.h&gt;
+
+#include &lt;arch/x86/arch_apic.h&gt;
+#include &lt;arch/x86/descriptors.h&gt;
+#include &lt;arch/x86/vm86.h&gt;
+
+#include &quot;interrupts.h&quot;
+
+#include &lt;ACPI.h&gt;
+#include &lt;safemode.h&gt;
+#include &lt;string.h&gt;
+#include &lt;stdio.h&gt;
+
+
+//#define TRACE_ARCH_INT
+#ifdef TRACE_ARCH_INT
+#	define TRACE(x) dprintf x
+#else
+#	define TRACE(x) ;
+#endif
+
+// Definitions for the PIC 8259 controller
+// (this is not a complete list, only what we're actually using)
+
+#define PIC_MASTER_CONTROL		0x20
+#define PIC_MASTER_MASK			0x21
+#define PIC_SLAVE_CONTROL		0xa0
+#define PIC_SLAVE_MASK			0xa1
+#define PIC_MASTER_INIT1		PIC_MASTER_CONTROL
+#define PIC_MASTER_INIT2		PIC_MASTER_MASK
+#define PIC_MASTER_INIT3		PIC_MASTER_MASK
+#define PIC_MASTER_INIT4		PIC_MASTER_MASK
+#define PIC_SLAVE_INIT1			PIC_SLAVE_CONTROL
+#define PIC_SLAVE_INIT2			PIC_SLAVE_MASK
+#define PIC_SLAVE_INIT3			PIC_SLAVE_MASK
+#define PIC_SLAVE_INIT4			PIC_SLAVE_MASK
+
+// the edge/level trigger control registers
+#define PIC_MASTER_TRIGGER_MODE	0x4d0
+#define PIC_SLAVE_TRIGGER_MODE	0x4d1
+
+#define PIC_INIT1				0x10
+#define PIC_INIT1_SEND_INIT4	0x01
+#define PIC_INIT3_IR2_IS_SLAVE	0x04
+#define PIC_INIT3_SLAVE_ID2		0x02
+#define PIC_INIT4_x86_MODE		0x01
+
+#define PIC_CONTROL3			0x08
+#define PIC_CONTROL3_READ_ISR	0x03
+#define PIC_CONTROL3_READ_IRR	0x02
+
+#define PIC_NON_SPECIFIC_EOI	0x20
+
+#define PIC_SLAVE_INT_BASE		8
+#define PIC_NUM_INTS			0x0f
+
+
+// Definitions for a 82093AA IO APIC controller
+#define IO_APIC_IDENTIFICATION				0x00
+#define IO_APIC_VERSION						0x01
+#define IO_APIC_ARBITRATION					0x02
+#define IO_APIC_REDIRECTION_TABLE			0x10 // entry = base + 2 * index
+
+// Fields for the version register
+#define IO_APIC_VERSION_SHIFT				0
+#define IO_APIC_VERSION_MASK				0xff
+#define IO_APIC_MAX_REDIRECTION_ENTRY_SHIFT	16
+#define IO_APIC_MAX_REDIRECTION_ENTRY_MASK	0xff
+
+// Fields of each redirection table entry
+#define IO_APIC_DESTINATION_FIELD_SHIFT		56
+#define IO_APIC_DESTINATION_FIELD_MASK		0x0f
+#define IO_APIC_INTERRUPT_MASK_SHIFT		16
+#define IO_APIC_INTERRUPT_MASKED			1
+#define IO_APIC_INTERRUPT_UNMASKED			0
+#define IO_APIC_TRIGGER_MODE_SHIFT			15
+#define IO_APIC_TRIGGER_MODE_EDGE			0
+#define IO_APIC_TRIGGER_MODE_LEVEL			1
+#define IO_APIC_REMOTE_IRR_SHIFT			14
+#define IO_APIC_PIN_POLARITY_SHIFT			13
+#define IO_APIC_PIN_POLARITY_HIGH_ACTIVE	0
+#define IO_APIC_PIN_POLARITY_LOW_ACTIVE		1
+#define IO_APIC_DELIVERY_STATUS_SHIFT		12
+#define IO_APIC_DELIVERY_STATUS_IDLE		0
+#define IO_APIC_DELIVERY_STATUS_PENDING		1
+#define IO_APIC_DESTINATION_MODE_SHIFT		11
+#define IO_APIC_DESTINATION_MODE_PHYSICAL	0
+#define IO_APIC_DESTINATION_MODE_LOGICAL	1
+#define IO_APIC_DELIVERY_MODE_SHIFT			8
+#define IO_APIC_DELIVERY_MODE_MASK			0x07
+#define IO_APIC_DELIVERY_MODE_FIXED			0
+#define IO_APIC_DELIVERY_MODE_LOWEST_PRIO	1
+#define IO_APIC_DELIVERY_MODE_SMI			2
+#define IO_APIC_DELIVERY_MODE_NMI			4
+#define IO_APIC_DELIVERY_MODE_INIT			5
+#define IO_APIC_DELIVERY_MODE_EXT_INT		7
+#define IO_APIC_INTERRUPT_VECTOR_SHIFT		0
+#define IO_APIC_INTERRUPT_VECTOR_MASK		0xff
+
+typedef struct ioapic_s {
+	volatile uint32	io_register_select;
+	uint32			reserved[3];
+	volatile uint32	io_window_register;
+} ioapic;
+
+static ioapic *sIOAPIC = NULL;
+static uint32 sIOAPICMaxRedirectionEntry = 23;
+static void *sLocalAPIC = NULL;
+
+static uint32 sIRQToIOAPICPin[256];
+
+bool gUsingIOAPIC = false;
+
+typedef struct interrupt_controller_s {
+	const char *name;
+	void	(*enable_io_interrupt)(int32 num);
+	void	(*disable_io_interrupt)(int32 num);
+	void	(*configure_io_interrupt)(int32 num, uint32 config);
+	bool	(*is_spurious_interrupt)(int32 num);
+	void	(*end_of_interrupt)(int32 num);
+} interrupt_controller;
+
+static interrupt_controller *sCurrentPIC = NULL;
+
+
+static const char *kInterruptNames[] = {
+	/*  0 */ &quot;Divide Error Exception&quot;,
+	/*  1 */ &quot;Debug Exception&quot;,
+	/*  2 */ &quot;NMI Interrupt&quot;,
+	/*  3 */ &quot;Breakpoint Exception&quot;,
+	/*  4 */ &quot;Overflow Exception&quot;,
+	/*  5 */ &quot;BOUND Range Exceeded Exception&quot;,
+	/*  6 */ &quot;Invalid Opcode Exception&quot;,
+	/*  7 */ &quot;Device Not Available Exception&quot;,
+	/*  8 */ &quot;Double Fault Exception&quot;,
+	/*  9 */ &quot;Coprocessor Segment Overrun&quot;,
+	/* 10 */ &quot;Invalid TSS Exception&quot;,
+	/* 11 */ &quot;Segment Not Present&quot;,
+	/* 12 */ &quot;Stack Fault Exception&quot;,
+	/* 13 */ &quot;General Protection Exception&quot;,
+	/* 14 */ &quot;Page-Fault Exception&quot;,
+	/* 15 */ &quot;-&quot;,
+	/* 16 */ &quot;x87 FPU Floating-Point Error&quot;,
+	/* 17 */ &quot;Alignment Check Exception&quot;,
+	/* 18 */ &quot;Machine-Check Exception&quot;,
+	/* 19 */ &quot;SIMD Floating-Point Exception&quot;,
+};
+static const int kInterruptNameCount = 20;
+
+#define MAX_ARGS 16
+
+typedef struct {
+	uint32 a, b;
+} desc_table;
+static desc_table* sIDTs[B_MAX_CPU_COUNT];
+
+static uint32 sLevelTriggeredInterrupts = 0;
+	// binary mask: 1 level, 0 edge
+
+// table with functions handling respective interrupts
+typedef void interrupt_handler_function(struct iframe* frame);
+#define INTERRUPT_HANDLER_TABLE_SIZE 256
+interrupt_handler_function* gInterruptHandlerTable[
+	INTERRUPT_HANDLER_TABLE_SIZE];
+
+
+/*!	Initializes a descriptor in an IDT.
+*/
+static void
+set_gate(desc_table *gate_addr, addr_t addr, int type, int dpl)
+{
+	unsigned int gate1; // first byte of gate desc
+	unsigned int gate2; // second byte of gate desc
+
+	gate1 = (KERNEL_CODE_SEG &lt;&lt; 16) | (0x0000ffff &amp; addr);
+	gate2 = (0xffff0000 &amp; addr) | 0x8000 | (dpl &lt;&lt; 13) | (type &lt;&lt; 8);
+
+	gate_addr-&gt;a = gate1;
+	gate_addr-&gt;b = gate2;
+}
+
+
+/*!	Initializes the descriptor for interrupt vector \a n in the IDT of the
+	boot CPU to an interrupt-gate descriptor with the given procedure address.
+*/
+static void
+set_interrupt_gate(int n, void (*addr)())
+{
+	set_gate(&amp;sIDTs[0][n], (addr_t)addr, 14, DPL_KERNEL);
+}
+
+
+/*!	Initializes the descriptor for interrupt vector \a n in the IDT of the
+	boot CPU to an trap-gate descriptor with the given procedure address.
+*/
+static void
+set_trap_gate(int n, void (*addr)())
+{
+	set_gate(&amp;sIDTs[0][n], (unsigned int)addr, 15, DPL_USER);
+}
+
+
+/*!	Initializes the descriptor for interrupt vector \a n in the IDT of CPU
+	\a cpu to a task-gate descripter referring to the TSS segment identified
+	by TSS segment selector \a segment.
+	For CPUs other than the boot CPU it must not be called before
+	arch_int_init_post_vm() (arch_cpu_init_post_vm() is fine).
+*/
+void
+x86_set_task_gate(int32 cpu, int32 n, int32 segment)
+{
+	sIDTs[cpu][n].a = (segment &lt;&lt; 16);
+	sIDTs[cpu][n].b = 0x8000 | (0 &lt;&lt; 13) | (0x5 &lt;&lt; 8); // present, dpl 0, type 5
+}
+
+
+/*!	Returns the virtual IDT address for CPU \a cpu. */
+void*
+x86_get_idt(int32 cpu)
+{
+	return sIDTs[cpu];
+}
+
+
+/**	Tests if the interrupt in-service register of the responsible
+ *	PIC is set for interrupts 7 and 15, and if that's not the case,
+ *	it must assume it's a spurious interrupt.
+ */
+
+static bool
+pic_is_spurious_interrupt(int32 num)
+{
+	int32 isr;
+
+	if (num != 7)
+		return false;
+
+	// Note, detecting spurious interrupts on line 15 obviously doesn't
+	// work correctly - and since those are extremely rare, anyway, we
+	// just ignore them
+
+	out8(PIC_CONTROL3 | PIC_CONTROL3_READ_ISR, PIC_MASTER_CONTROL);
+	isr = in8(PIC_MASTER_CONTROL);
+	out8(PIC_CONTROL3 | PIC_CONTROL3_READ_IRR, PIC_MASTER_CONTROL);
+
+	return (isr &amp; 0x80) == 0;
+}
+
+
+/**	Sends a non-specified EOI (end of interrupt) notice to the PIC in
+ *	question (or both of them).
+ *	This clears the PIC interrupt in-service bit.
+ */
+
+static void
+pic_end_of_interrupt(int32 num)
+{
+	if (num &lt; 0 || num &gt; PIC_NUM_INTS)
+		return;
+
+	// PIC 8259 controlled interrupt
+	if (num &gt;= PIC_SLAVE_INT_BASE)
+		out8(PIC_NON_SPECIFIC_EOI, PIC_SLAVE_CONTROL);
+
+	// we always need to acknowledge the master PIC
+	out8(PIC_NON_SPECIFIC_EOI, PIC_MASTER_CONTROL);
+}
+
+
+static void
+pic_enable_io_interrupt(int32 num)
+{
+	// interrupt is specified &quot;normalized&quot;
+	if (num &lt; 0 || num &gt; PIC_NUM_INTS)
+		return;
+
+	// enable PIC 8259 controlled interrupt
+
+	TRACE((&quot;pic_enable_io_interrupt: irq %ld\n&quot;, num));
+
+	if (num &lt; PIC_SLAVE_INT_BASE)
+		out8(in8(PIC_MASTER_MASK) &amp; ~(1 &lt;&lt; num), PIC_MASTER_MASK);
+	else
+		out8(in8(PIC_SLAVE_MASK) &amp; ~(1 &lt;&lt; (num - PIC_SLAVE_INT_BASE)), PIC_SLAVE_MASK);
+}
+
+
+static void
+pic_disable_io_interrupt(int32 num)
+{
+	// interrupt is specified &quot;normalized&quot;
+	// never disable slave pic line IRQ 2
+	if (num &lt; 0 || num &gt; PIC_NUM_INTS || num == 2)
+		return;
+
+	// disable PIC 8259 controlled interrupt
+
+	TRACE((&quot;pic_disable_io_interrupt: irq %ld\n&quot;, num));
+
+	if (num &lt; PIC_SLAVE_INT_BASE)
+		out8(in8(PIC_MASTER_MASK) | (1 &lt;&lt; num), PIC_MASTER_MASK);
+	else
+		out8(in8(PIC_SLAVE_MASK) | (1 &lt;&lt; (num - PIC_SLAVE_INT_BASE)), PIC_SLAVE_MASK);
+}
+
+
+static void
+pic_configure_io_interrupt(int32 num, uint32 config)
+{
+	uint8 value;
+	int32 localBit;
+	if (num &lt; 0 || num &gt; PIC_NUM_INTS || num == 2)
+		return;
+
+	TRACE((&quot;pic_configure_io_interrupt: irq %ld; config 0x%08lx\n&quot;, num, config));
+
+	if (num &lt; PIC_SLAVE_INT_BASE) {
+		value = in8(PIC_MASTER_TRIGGER_MODE);
+		localBit = num;
+	} else {
+		value = in8(PIC_SLAVE_TRIGGER_MODE);
+		localBit = num - PIC_SLAVE_INT_BASE;
+	}
+
+	if (config &amp; B_LEVEL_TRIGGERED)
+		value |= 1 &lt;&lt; localBit;
+	else
+		value &amp;= ~(1 &lt;&lt; localBit);
+
+	if (num &lt; PIC_SLAVE_INT_BASE)
+		out8(value, PIC_MASTER_TRIGGER_MODE);
+	else
+		out8(value, PIC_SLAVE_TRIGGER_MODE);
+
+	sLevelTriggeredInterrupts = in8(PIC_MASTER_TRIGGER_MODE)
+		| (in8(PIC_SLAVE_TRIGGER_MODE) &lt;&lt; 8);
+}
+
+
+static void
+pic_init(void)
+{
+	static interrupt_controller picController = {
+		&quot;8259 PIC&quot;,
+		&amp;pic_enable_io_interrupt,
+		&amp;pic_disable_io_interrupt,
+		&amp;pic_configure_io_interrupt,
+		&amp;pic_is_spurious_interrupt,
+		&amp;pic_end_of_interrupt
+	};
+
+	// Start initialization sequence for the master and slave PICs
+	out8(PIC_INIT1 | PIC_INIT1_SEND_INIT4, PIC_MASTER_INIT1);
+	out8(PIC_INIT1 | PIC_INIT1_SEND_INIT4, PIC_SLAVE_INIT1);
+
+	// Set start of interrupts to 0x20 for master, 0x28 for slave
+	out8(ARCH_INTERRUPT_BASE, PIC_MASTER_INIT2);
+	out8(ARCH_INTERRUPT_BASE + PIC_SLAVE_INT_BASE, PIC_SLAVE_INIT2);
+
+	// Specify cascading through interrupt 2
+	out8(PIC_INIT3_IR2_IS_SLAVE, PIC_MASTER_INIT3);
+	out8(PIC_INIT3_SLAVE_ID2, PIC_SLAVE_INIT3);
+
+	// Set both to operate in 8086 mode
+	out8(PIC_INIT4_x86_MODE, PIC_MASTER_INIT4);
+	out8(PIC_INIT4_x86_MODE, PIC_SLAVE_INIT4);
+
+	out8(0xfb, PIC_MASTER_MASK);	// Mask off all interrupts (except slave pic line IRQ 2).
+	out8(0xff, PIC_SLAVE_MASK); 	// Mask off interrupts on the slave.
+
+	// determine which interrupts are level or edge triggered
+
+#if 0
+	// should set everything possible to level triggered
+	out8(0xf8, PIC_MASTER_TRIGGER_MODE);
+	out8(0xde, PIC_SLAVE_TRIGGER_MODE);
+#endif
+
+	sLevelTriggeredInterrupts = in8(PIC_MASTER_TRIGGER_MODE)
+		| (in8(PIC_SLAVE_TRIGGER_MODE) &lt;&lt; 8);
+
+	TRACE((&quot;PIC level trigger mode: 0x%08lx\n&quot;, sLevelTriggeredInterrupts));
+
+	// make the pic controller the current one
+	sCurrentPIC = &picController;
+	gUsingIOAPIC = false;
+}
+
+
+static inline uint32
+ioapic_read_32(uint8 registerSelect)
+{
+	sIOAPIC-&gt;io_register_select = registerSelect;
+	return sIOAPIC-&gt;io_window_register;
+}
+
+
+static inline void
+ioapic_write_32(uint8 registerSelect, uint32 value)
+{
+	sIOAPIC-&gt;io_register_select = registerSelect;
+	sIOAPIC-&gt;io_window_register = value;
+}
+
+
+static inline uint64
+ioapic_read_64(uint8 registerSelect)
+{
+	uint64 result;
+	sIOAPIC-&gt;io_register_select = registerSelect + 1;
+	result = sIOAPIC-&gt;io_window_register;
+	result &lt;&lt;= 32;
+	sIOAPIC-&gt;io_register_select = registerSelect;
+	result |= sIOAPIC-&gt;io_window_register;
+	return result;
+}
+
+
+static inline void
+ioapic_write_64(uint8 registerSelect, uint64 value)
+{
+	sIOAPIC-&gt;io_register_select = registerSelect;
+	sIOAPIC-&gt;io_window_register = (uint32)value;
+	sIOAPIC-&gt;io_register_select = registerSelect + 1;
+	sIOAPIC-&gt;io_window_register = (uint32)(value &gt;&gt; 32);
+}
+
+
+static bool
+ioapic_is_spurious_interrupt(int32 num)
+{
+	// the spurious interrupt vector is initialized to the max value in smp
+	return num == 0xff - ARCH_INTERRUPT_BASE;
+}
+
+
+static void
+ioapic_end_of_interrupt(int32 num)
+{
+	*(volatile uint32 *)((char *)sLocalAPIC + APIC_EOI) = 0;
+}
+
+
+static void
+ioapic_enable_io_interrupt(int32 num)
+{
+	uint64 entry;
+	int32 pin = sIRQToIOAPICPin[num];
+	if (pin &lt; 0 || pin &gt; (int32)sIOAPICMaxRedirectionEntry)
+		return;
+
+	TRACE((&quot;ioapic_enable_io_interrupt: IRQ %ld -&gt; pin %ld\n&quot;, num, pin));
+
+	entry = ioapic_read_64(IO_APIC_REDIRECTION_TABLE + pin * 2);
+	entry &amp;= ~(1 &lt;&lt; IO_APIC_INTERRUPT_MASK_SHIFT);
+	entry |= IO_APIC_INTERRUPT_UNMASKED &lt;&lt; IO_APIC_INTERRUPT_MASK_SHIFT;
+	ioapic_write_64(IO_APIC_REDIRECTION_TABLE + pin * 2, entry);
+}
+
+
+static void
+ioapic_disable_io_interrupt(int32 num)
+{
+	uint64 entry;
+	int32 pin = sIRQToIOAPICPin[num];
+	if (pin &lt; 0 || pin &gt; (int32)sIOAPICMaxRedirectionEntry)
+		return;
+
+	TRACE((&quot;ioapic_disable_io_interrupt: IRQ %ld -&gt; pin %ld\n&quot;, num, pin));
+
+	entry = ioapic_read_64(IO_APIC_REDIRECTION_TABLE + pin * 2);
+	entry &amp;= ~(1 &lt;&lt; IO_APIC_INTERRUPT_MASK_SHIFT);
+	entry |= IO_APIC_INTERRUPT_MASKED &lt;&lt; IO_APIC_INTERRUPT_MASK_SHIFT;
+	ioapic_write_64(IO_APIC_REDIRECTION_TABLE + pin * 2, entry);
+}
+
+
+static void
+ioapic_configure_io_interrupt(int32 num, uint32 config)
+{
+	uint64 entry;
+	int32 pin = sIRQToIOAPICPin[num];
+	if (pin &lt; 0 || pin &gt; (int32)sIOAPICMaxRedirectionEntry)
+		return;
+
+	TRACE((&quot;ioapic_configure_io_interrupt: IRQ %ld -&gt; pin %ld; config 0x%08lx\n&quot;,
+		num, pin, config));
+
+	entry = ioapic_read_64(IO_APIC_REDIRECTION_TABLE + pin * 2);
+	entry &amp;= ~((1 &lt;&lt; IO_APIC_TRIGGER_MODE_SHIFT)
+		| (1 &lt;&lt; IO_APIC_PIN_POLARITY_SHIFT)
+		| (IO_APIC_INTERRUPT_VECTOR_MASK &lt;&lt; IO_APIC_INTERRUPT_VECTOR_SHIFT));
+
+	if (config &amp; B_LEVEL_TRIGGERED) {
+		entry |= (IO_APIC_TRIGGER_MODE_LEVEL &lt;&lt; IO_APIC_TRIGGER_MODE_SHIFT);
+		sLevelTriggeredInterrupts |= (1 &lt;&lt; num);
+	} else {
+		entry |= (IO_APIC_TRIGGER_MODE_EDGE &lt;&lt; IO_APIC_TRIGGER_MODE_SHIFT);
+		sLevelTriggeredInterrupts &amp;= ~(1 &lt;&lt; num);
+	}
+
+	if (config &amp; B_LOW_ACTIVE_POLARITY)
+		entry |= (IO_APIC_PIN_POLARITY_LOW_ACTIVE &lt;&lt; IO_APIC_PIN_POLARITY_SHIFT);
+	else
+		entry |= (IO_APIC_PIN_POLARITY_HIGH_ACTIVE &lt;&lt; IO_APIC_PIN_POLARITY_SHIFT);
+
+	entry |= (num + ARCH_INTERRUPT_BASE) &lt;&lt; IO_APIC_INTERRUPT_VECTOR_SHIFT;
+	ioapic_write_64(IO_APIC_REDIRECTION_TABLE + pin * 2, entry);
+}
+
+
+static void
+ioapic_init(kernel_args *args)
+{
+	uint32 i;
+	uint32 version;
+	uint64 targetAPIC;
+	void *settings;
+	acpi_module_info *acpi;
+
+	static interrupt_controller ioapicController = {
+		&quot;82093AA IOAPIC&quot;,
+		&amp;ioapic_enable_io_interrupt,
+		&amp;ioapic_disable_io_interrupt,
+		&amp;ioapic_configure_io_interrupt,
+		&amp;ioapic_is_spurious_interrupt,
+		&amp;ioapic_end_of_interrupt
+	};
+
+	if (args-&gt;arch_args.apic == NULL) {
+		dprintf(&quot;no local apic available\n&quot;);
+		return;
+	}
+
+	// always map the local apic as it can be used for timers even if we
+	// don't end up using the io apic
+	sLocalAPIC = args-&gt;arch_args.apic;
+	if (map_physical_memory(&quot;local apic&quot;, (void *)args-&gt;arch_args.apic_phys,
+		B_PAGE_SIZE, B_EXACT_ADDRESS, B_KERNEL_READ_AREA
+		| B_KERNEL_WRITE_AREA, &amp;sLocalAPIC) &lt; B_OK) {
+		panic(&quot;mapping the local apic failed&quot;);
+		return;
+	}
+
+	if (args-&gt;arch_args.ioapic == NULL) {
+		dprintf(&quot;no ioapic available, not using ioapics for interrupt routing\n&quot;);
+		return;
+	}
+
+	settings = load_driver_settings(B_SAFEMODE_DRIVER_SETTINGS);
+	if (settings != NULL &amp;&amp; get_driver_boolean_parameter(settings,
+		B_SAFEMODE_DISABLE_IOAPIC, false, false)) {
+		dprintf(&quot;ioapic explicitly disabled, not using ioapics for interrupt routing\n&quot;);
+		unload_driver_settings(settings);
+		return;
+	} else if (settings != NULL)
+		unload_driver_settings(settings);
+
+	// TODO: remove when the PCI IRQ routing through ACPI is available below
+	return;
+	if (get_module(B_ACPI_MODULE_NAME, (module_info **)&amp;acpi) != B_OK) {
+		dprintf(&quot;acpi module not available, not configuring ioapic\n&quot;);
+		return;
+	}
+
+	// map in the ioapic
+	sIOAPIC = (ioapic *)args-&gt;arch_args.ioapic;
+	if (map_physical_memory(&quot;ioapic&quot;, (void *)args-&gt;arch_args.ioapic_phys,
+		B_PAGE_SIZE, B_EXACT_ADDRESS, B_KERNEL_READ_AREA | B_KERNEL_WRITE_AREA,
+		(void **)&amp;sIOAPIC) &lt; B_OK) {
+		panic(&quot;mapping the ioapic failed&quot;);
+		return;
+	}
+
+	version = ioapic_read_32(IO_APIC_VERSION);
+	if (version == 0xffffffff) {
+		dprintf(&quot;ioapic seems inaccessible, not using it\n&quot;);
+		return;
+	}
+
+	sLevelTriggeredInterrupts = 0;
+	sIOAPICMaxRedirectionEntry
+		= ((version &gt;&gt; IO_APIC_MAX_REDIRECTION_ENTRY_SHIFT)
+		&amp; IO_APIC_MAX_REDIRECTION_ENTRY_MASK);
+
+	// use the boot CPU as the target for all interrupts
+	targetAPIC = args-&gt;arch_args.cpu_apic_id[0];
+
+	// program the interrupt vectors of the ioapic
+	for (i = 0; i &lt;= sIOAPICMaxRedirectionEntry; i++) {
+		// initialize everything to deliver to the boot CPU in physical mode
+		// and masked until explicitly enabled through enable_io_interrupt()
+		uint64 entry = (targetAPIC &lt;&lt; IO_APIC_DESTINATION_FIELD_SHIFT)
+			| (IO_APIC_INTERRUPT_MASKED &lt;&lt; IO_APIC_INTERRUPT_MASK_SHIFT)
+			| (IO_APIC_DESTINATION_MODE_PHYSICAL &lt;&lt; IO_APIC_DESTINATION_MODE_SHIFT)
+			| ((i + ARCH_INTERRUPT_BASE) &lt;&lt; IO_APIC_INTERRUPT_VECTOR_SHIFT);
+
+		if (i == 0) {
+			// make redirection entry 0 into an external interrupt
+			entry |= (IO_APIC_TRIGGER_MODE_EDGE &lt;&lt; IO_APIC_TRIGGER_MODE_SHIFT)
+				| (IO_APIC_PIN_POLARITY_HIGH_ACTIVE &lt;&lt; IO_APIC_PIN_POLARITY_SHIFT)
+				| (IO_APIC_DELIVERY_MODE_EXT_INT &lt;&lt; IO_APIC_DELIVERY_MODE_SHIFT);
+		} else if (i &lt; 16) {
+			// make 1-15 ISA interrupts
+			entry |= (IO_APIC_TRIGGER_MODE_EDGE &lt;&lt; IO_APIC_TRIGGER_MODE_SHIFT)
+				| (IO_APIC_PIN_POLARITY_HIGH_ACTIVE &lt;&lt; IO_APIC_PIN_POLARITY_SHIFT)
+				| (IO_APIC_DELIVERY_MODE_FIXED &lt;&lt; IO_APIC_DELIVERY_MODE_SHIFT);
+		} else {
+			// and the rest are PCI interrupts
+			entry |= (IO_APIC_TRIGGER_MODE_LEVEL &lt;&lt; IO_APIC_TRIGGER_MODE_SHIFT)
+				| (IO_APIC_PIN_POLARITY_LOW_ACTIVE &lt;&lt; IO_APIC_PIN_POLARITY_SHIFT)
+				| (IO_APIC_DELIVERY_MODE_FIXED &lt;&lt; IO_APIC_DELIVERY_MODE_SHIFT);
+			sLevelTriggeredInterrupts |= (1 &lt;&lt; i);
+		}
+
+		ioapic_write_64(IO_APIC_REDIRECTION_TABLE + 2 * i, entry);
+	}
+
+	// setup default 1:1 mapping
+	for (i = 0; i &lt; 256; i++)
+		sIRQToIOAPICPin[i] = i;
+
+	// TODO: here ACPI needs to be used to properly set up the PCI IRQ
+	// routing.
+
+	// prefer the ioapic over the normal pic
+	put_module(B_ACPI_MODULE_NAME);
+	dprintf(&quot;using ioapic for interrupt routing\n&quot;);
+	sCurrentPIC = &ioapicController;
+	gUsingIOAPIC = true;
+}
+
+
+void
+arch_int_enable_io_interrupt(int irq)
+{
+	sCurrentPIC-&gt;enable_io_interrupt(irq);
+}
+
+
+void
+arch_int_disable_io_interrupt(int irq)
+{
+	sCurrentPIC-&gt;disable_io_interrupt(irq);
+}
+
+
+void
+arch_int_configure_io_interrupt(int irq, uint32 config)
+{
+	sCurrentPIC-&gt;configure_io_interrupt(irq, config);
+}
+
+
+#undef arch_int_enable_interrupts
+#undef arch_int_disable_interrupts
+#undef arch_int_restore_interrupts
+#undef arch_int_are_interrupts_enabled
+
+
+void
+arch_int_enable_interrupts(void)
+{
+	arch_int_enable_interrupts_inline();
+}
+
+
+int
+arch_int_disable_interrupts(void)
+{
+	return arch_int_disable_interrupts_inline();
+}
+
+
+void
+arch_int_restore_interrupts(int oldstate)
+{
+	arch_int_restore_interrupts_inline(oldstate);
+}
+
+
+bool
+arch_int_are_interrupts_enabled(void)
+{
+	return arch_int_are_interrupts_enabled_inline();
+}
+
+
+static const char *
+exception_name(int number, char *buffer, int32 bufferSize)
+{
+	if (number &gt;= 0 &amp;&amp; number &lt; kInterruptNameCount)
+		return kInterruptNames[number];
+
+	snprintf(buffer, bufferSize, &quot;exception %d&quot;, number);
+	return buffer;
+}
+
+
+static void
+invalid_exception(struct iframe* frame)
+{
+	struct thread* thread = thread_get_current_thread();
+	char name[32];
+	panic(&quot;unhandled trap 0x%lx (%s) at ip 0x%lx, thread %ld!\n&quot;,
+		frame-&gt;vector, exception_name(frame-&gt;vector, name, sizeof(name)),
+		frame-&gt;eip, thread ? thread-&gt;id : -1);
+}
+
+
+static void
+fatal_exception(struct iframe *frame)
+{
+	char name[32];
+	panic(&quot;Fatal exception \&quot;%s\&quot; occurred! Error code: 0x%lx\n&quot;,
+		exception_name(frame-&gt;vector, name, sizeof(name)), frame-&gt;error_code);
+}
+
+
+static void
+unexpected_exception(struct iframe* frame)
+{
+	debug_exception_type type;
+	int signal;
+
+	if (IFRAME_IS_VM86(frame)) {
+		x86_vm86_return((struct vm86_iframe *)frame, (frame-&gt;vector == 13) ?
+			B_OK : B_ERROR);
+		// won't get here
+	}
+
+	switch (frame-&gt;vector) {
+		case 0:		// Divide Error Exception (#DE)
+			type = B_DIVIDE_ERROR;
+			signal = SIGFPE;
+			break;
+
+		case 4:		// Overflow Exception (#OF)
+			type = B_OVERFLOW_EXCEPTION;
+			signal = SIGTRAP;
+			break;
+
+		case 5:		// BOUND Range Exceeded Exception (#BR)
+			type = B_BOUNDS_CHECK_EXCEPTION;
+			signal = SIGTRAP;
+			break;
+
+		case 6:		// Invalid Opcode Exception (#UD)
+			type = B_INVALID_OPCODE_EXCEPTION;
+			signal = SIGILL;
+			break;
+
+		case 13: 	// General Protection Exception (#GP)
+			type = B_GENERAL_PROTECTION_FAULT;
+			signal = SIGILL;
+			break;
+
+		case 16: 	// x87 FPU Floating-Point Error (#MF)
+			type = B_FLOATING_POINT_EXCEPTION;
+			signal = SIGFPE;
+			break;
+
+		case 17: 	// Alignment Check Exception (#AC)
+			type = B_ALIGNMENT_EXCEPTION;
+			signal = SIGTRAP;
+			break;
+
+		case 19: 	// SIMD Floating-Point Exception (#XF)
+			type = B_FLOATING_POINT_EXCEPTION;
+			signal = SIGFPE;
+			break;
+
+		default:
+			invalid_exception(frame);
+			return;
+	}
+
+	if (IFRAME_IS_USER(frame)) {
+		struct sigaction action;
+		struct thread* thread = thread_get_current_thread();
+
+		enable_interrupts();
+
+		// If the thread has a signal handler for the signal, we simply send it
+		// the signal. Otherwise we notify the user debugger first.
+		if (sigaction(signal, NULL, &amp;action) == 0
+			&amp;&amp; action.sa_handler != SIG_DFL
+			&amp;&amp; action.sa_handler != SIG_IGN) {
+			send_signal(thread-&gt;id, signal);
+		} else if (user_debug_exception_occurred(type, signal))
+			send_signal(team_get_current_team_id(), signal);
+	} else {
+		char name[32];
+		panic(&quot;Unexpected exception \&quot;%s\&quot; occurred in kernel mode! &quot;
+			&quot;Error code: 0x%lx\n&quot;,
+			exception_name(frame-&gt;vector, name, sizeof(name)),
+			frame-&gt;error_code);
+	}
+}
+
+
+void
+x86_double_fault_exception(struct iframe* frame)
+{
+	int cpu = x86_double_fault_get_cpu();
+
+	// The double fault iframe contains no useful information (as
+	// per Intel's architecture spec). Thus we simply save the
+	// information from the (unhandlable) exception which caused the
+	// double in our iframe. This will result even in useful stack
+	// traces. Only problem is that we trust that at least the
+	// TSS is still accessible.
+	struct tss *tss = &amp;gCPU[cpu].arch.tss;
+
+	frame-&gt;cs = tss-&gt;cs;
+	frame-&gt;es = tss-&gt;es;
+	frame-&gt;ds = tss-&gt;ds;
+	frame-&gt;fs = tss-&gt;fs;
+	frame-&gt;gs = tss-&gt;gs;
+	frame-&gt;eip = tss-&gt;eip;
+	frame-&gt;ebp = tss-&gt;ebp;
+	frame-&gt;esp = tss-&gt;esp;
+	frame-&gt;eax = tss-&gt;eax;
+	frame-&gt;ebx = tss-&gt;ebx;
+	frame-&gt;ecx = tss-&gt;ecx;
+	frame-&gt;edx = tss-&gt;edx;
+	frame-&gt;esi = tss-&gt;esi;
+	frame-&gt;edi = tss-&gt;edi;
+	frame-&gt;flags = tss-&gt;eflags;
+
+	debug_double_fault(cpu);
+}
+
+
+static void
+page_fault_exception(struct iframe* frame)

[... truncated: 703 lines follow ...]

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="018674.html">[Haiku-commits] r32049 - haiku/trunk/src/preferences/screen
</A></li>
	<LI>Next message: <A HREF="018639.html">[Haiku-commits] r32050 - in haiku/trunk: headers/private/kernel	headers/private/kernel/arch/x86 src/system/kernel	src/system/kernel/arch/x86 src/system/kernel/debug
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#18637">[ date ]</a>
              <a href="thread.html#18637">[ thread ]</a>
              <a href="subject.html#18637">[ subject ]</a>
              <a href="author.html#18637">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/haiku-commits">More information about the Haiku-commits
mailing list</a><br>
</body></html>
