Protel Design System Design Rule Check
PCB File : C:\Users\Minh Tuan\Downloads\yazaki_led_controller_iot-hardware1\yazaki_led_controller_iot-hardware\3.IoT_Hardware\Yazaki_Led StatusV2\PCB.PcbDoc
Date     : 3/10/2024
Time     : 4:55:28 PM

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Polygon  (NONET_L02_P001) on Bottom Layer Dead Copper - Net Not Assigned.
Rule Violations :1

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=0.8mm) (Preferred=0.45mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad JDC1-1(14.097mm,8.382mm) on Multi-Layer Actual Slot Hole Width = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad JDC1-2(7.747mm,8.382mm) on Multi-Layer Actual Slot Hole Width = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad JDC1-3(11.557mm,3.302mm) on Multi-Layer Actual Slot Hole Width = 3.2mm
Rule Violations :3

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad C10-2(29.591mm,23.901mm) on Top Layer And Pad Check1-1(29.464mm,26.035mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad Check1-1(29.464mm,26.035mm) on Top Layer And Pad D3-C(31.648mm,27.432mm) on Top Layer [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad D3-A(36.17mm,27.432mm) on Top Layer And Via (38.121mm,26.776mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.025mm < 0.254mm) Between Pad IC2-8(52.929mm,5.286mm) on Top Layer And Via (54.356mm,5.334mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.025mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.188mm < 0.254mm) Between Pad LED1-2(38.608mm,25.4mm) on Top Layer And Via (37.218mm,25.254mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.188mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.238mm < 0.254mm) Between Pad LED1-2(38.608mm,25.4mm) on Top Layer And Via (38.121mm,26.776mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.238mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.191mm < 0.254mm) Between Pad R11-1(39.497mm,5.334mm) on Top Layer And Via (38.608mm,4.445mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.191mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Pad R11-2(39.497mm,3.518mm) on Top Layer And Via (38.608mm,4.445mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.134mm < 0.254mm) Between Pad R16-1(44.135mm,1.984mm) on Top Layer And Via (44.45mm,2.921mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.134mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad R20-1(54.041mm,-0.302mm) on Top Layer And Via (54.121mm,-1.397mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad R3-2(32.614mm,18.415mm) on Top Layer And Via (32.385mm,19.558mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.106mm < 0.254mm) Between Pad SW1-2(36.378mm,40.005mm) on Top Layer And Pad SW2-1(34.869mm,40.005mm) on Top Layer [Top Solder] Mask Sliver [0.106mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-1(49.105mm,30.85mm) on Top Layer And Pad U2-2(48.605mm,30.85mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-10(44.605mm,30.85mm) on Top Layer And Pad U2-11(44.105mm,30.85mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-10(44.605mm,30.85mm) on Top Layer And Pad U2-9(45.105mm,30.85mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-11(44.105mm,30.85mm) on Top Layer And Pad U2-12(43.605mm,30.85mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.211mm < 0.254mm) Between Pad U2-11(44.105mm,30.85mm) on Top Layer And Via (43.951mm,32.34mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.211mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-13(42.175mm,29.42mm) on Top Layer And Pad U2-14(42.175mm,28.92mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-14(42.175mm,28.92mm) on Top Layer And Pad U2-15(42.175mm,28.42mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-15(42.175mm,28.42mm) on Top Layer And Pad U2-16(42.175mm,27.92mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-16(42.175mm,27.92mm) on Top Layer And Pad U2-17(42.175mm,27.42mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-17(42.175mm,27.42mm) on Top Layer And Pad U2-18(42.175mm,26.92mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-18(42.175mm,26.92mm) on Top Layer And Pad U2-19(42.175mm,26.42mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-19(42.175mm,26.42mm) on Top Layer And Pad U2-20(42.175mm,25.92mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-2(48.605mm,30.85mm) on Top Layer And Pad U2-3(48.105mm,30.85mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-20(42.175mm,25.92mm) on Top Layer And Pad U2-21(42.175mm,25.42mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-21(42.175mm,25.42mm) on Top Layer And Pad U2-22(42.175mm,24.92mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-22(42.175mm,24.92mm) on Top Layer And Pad U2-23(42.175mm,24.42mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-23(42.175mm,24.42mm) on Top Layer And Pad U2-24(42.175mm,23.92mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-25(43.605mm,22.49mm) on Top Layer And Pad U2-26(44.105mm,22.49mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-26(44.105mm,22.49mm) on Top Layer And Pad U2-27(44.605mm,22.49mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-27(44.605mm,22.49mm) on Top Layer And Pad U2-28(45.105mm,22.49mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-28(45.105mm,22.49mm) on Top Layer And Pad U2-29(45.605mm,22.49mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-29(45.605mm,22.49mm) on Top Layer And Pad U2-30(46.105mm,22.49mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-3(48.105mm,30.85mm) on Top Layer And Pad U2-4(47.605mm,30.85mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-30(46.105mm,22.49mm) on Top Layer And Pad U2-31(46.605mm,22.49mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-31(46.605mm,22.49mm) on Top Layer And Pad U2-32(47.105mm,22.49mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-32(47.105mm,22.49mm) on Top Layer And Pad U2-33(47.605mm,22.49mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-33(47.605mm,22.49mm) on Top Layer And Pad U2-34(48.105mm,22.49mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-34(48.105mm,22.49mm) on Top Layer And Pad U2-35(48.605mm,22.49mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-35(48.605mm,22.49mm) on Top Layer And Pad U2-36(49.105mm,22.49mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-37(50.535mm,23.92mm) on Top Layer And Pad U2-38(50.535mm,24.42mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-38(50.535mm,24.42mm) on Top Layer And Pad U2-39(50.535mm,24.92mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-39(50.535mm,24.92mm) on Top Layer And Pad U2-40(50.535mm,25.42mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-4(47.605mm,30.85mm) on Top Layer And Pad U2-5(47.105mm,30.85mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-40(50.535mm,25.42mm) on Top Layer And Pad U2-41(50.535mm,25.92mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-41(50.535mm,25.92mm) on Top Layer And Pad U2-42(50.535mm,26.42mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-42(50.535mm,26.42mm) on Top Layer And Pad U2-43(50.535mm,26.92mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-43(50.535mm,26.92mm) on Top Layer And Pad U2-44(50.535mm,27.42mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-44(50.535mm,27.42mm) on Top Layer And Pad U2-45(50.535mm,27.92mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.169mm < 0.254mm) Between Pad U2-44(50.535mm,27.42mm) on Top Layer And Via (49.148mm,27.794mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.169mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-45(50.535mm,27.92mm) on Top Layer And Pad U2-46(50.535mm,28.42mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.106mm < 0.254mm) Between Pad U2-45(50.535mm,27.92mm) on Top Layer And Via (49.148mm,27.794mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.106mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-46(50.535mm,28.42mm) on Top Layer And Pad U2-47(50.535mm,28.92mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-47(50.535mm,28.92mm) on Top Layer And Pad U2-48(50.535mm,29.42mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-5(47.105mm,30.85mm) on Top Layer And Pad U2-6(46.605mm,30.85mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-6(46.605mm,30.85mm) on Top Layer And Pad U2-7(46.105mm,30.85mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-7(46.105mm,30.85mm) on Top Layer And Pad U2-8(45.605mm,30.85mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-8(45.605mm,30.85mm) on Top Layer And Pad U2-9(45.105mm,30.85mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Pad U2-8(45.605mm,30.85mm) on Top Layer And Via (45.212mm,29.477mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.091mm < 0.254mm) Between Pad U2-9(45.105mm,30.85mm) on Top Layer And Via (45.212mm,29.477mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.091mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.049mm < 0.254mm) Between Pad X1-1(46.883mm,37.211mm) on Top Layer And Via (45.831mm,36.264mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.049mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad X2-1(49.36mm,35.217mm) on Top Layer And Pad X2-4(49.36mm,33.617mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad X2-2(47.16mm,35.217mm) on Top Layer And Pad X2-3(47.16mm,33.617mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad X2-2(47.16mm,35.217mm) on Top Layer And Via (45.831mm,36.264mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.075mm < 0.254mm) Between Via (39.624mm,27.559mm) from Top Layer to Bottom Layer And Via (39.733mm,28.43mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.075mm] / [Bottom Solder] Mask Sliver [0.075mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.123mm < 0.254mm) Between Via (39.692mm,29.355mm) from Top Layer to Bottom Layer And Via (39.733mm,28.43mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.123mm] / [Bottom Solder] Mask Sliver [0.123mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Via (39.692mm,29.355mm) from Top Layer to Bottom Layer And Via (40.513mm,29.591mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm] / [Bottom Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Via (45.562mm,28.201mm) from Top Layer to Bottom Layer And Via (46.216mm,27.547mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.122mm] / [Bottom Solder] Mask Sliver [0.122mm]
Rule Violations :69

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (10.287mm,16.002mm) on Top Overlay And Pad C3-1(10.287mm,16.002mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (10.287mm,21.082mm) on Top Overlay And Pad C3-2(10.287mm,21.082mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Arc (13.716mm,16.51mm) on Top Overlay And Pad C2-1(13.716mm,15.621mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Arc (13.716mm,20.828mm) on Top Overlay And Pad C2-2(13.716mm,21.59mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Arc (27.178mm,31.75mm) on Top Overlay And Pad T1-1(27.178mm,31.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Arc (29.464mm,26.035mm) on Top Overlay And Pad C10-2(29.591mm,23.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Arc (29.464mm,26.035mm) on Top Overlay And Pad Check1-1(29.464mm,26.035mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (29.464mm,26.035mm) on Top Overlay And Pad D3-C(31.648mm,27.432mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Arc (39.624mm,33.909mm) on Top Overlay And Pad T2-1(39.624mm,33.909mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Arc (49.305mm,32.67mm) on Top Overlay And Pad X2-4(49.36mm,33.617mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (55.371mm,1.327mm) on Top Overlay And Pad D5-1(55.946mm,1.902mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (57.321mm,2.305mm) on Top Overlay And Pad D6-1(57.896mm,1.73mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (60.921mm,2.933mm) on Top Overlay And Pad D4-1(60.346mm,3.508mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (75.463mm,3.175mm) on Top Overlay And Pad LED2-1(72.898mm,3.175mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Arc (75.463mm,3.175mm) on Top Overlay And Pad LED2-3(77.978mm,3.175mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C10-1(29.591mm,21.311mm) on Top Layer And Track (28.677mm,20.295mm)(28.677mm,24.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad C10-1(29.591mm,21.311mm) on Top Layer And Track (28.677mm,20.295mm)(30.505mm,20.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad C10-1(29.591mm,21.311mm) on Top Layer And Track (28.94mm,22.456mm)(30.242mm,22.456mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C10-1(29.591mm,21.311mm) on Top Layer And Track (30.505mm,20.295mm)(30.505mm,24.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C10-2(29.591mm,23.901mm) on Top Layer And Track (28.677mm,20.295mm)(28.677mm,24.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad C10-2(29.591mm,23.901mm) on Top Layer And Track (28.677mm,24.917mm)(30.505mm,24.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad C10-2(29.591mm,23.901mm) on Top Layer And Track (28.94mm,22.756mm)(30.242mm,22.756mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C10-2(29.591mm,23.901mm) on Top Layer And Track (30.505mm,20.295mm)(30.505mm,24.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C1-1(13.401mm,35.791mm) on Top Layer And Track (12.411mm,34.927mm)(12.411mm,39.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C1-1(13.401mm,35.791mm) on Top Layer And Track (12.411mm,34.927mm)(14.366mm,34.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C1-1(13.401mm,35.791mm) on Top Layer And Track (12.639mm,36.655mm)(12.639mm,38.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C1-1(13.401mm,35.791mm) on Top Layer And Track (14.163mm,36.655mm)(14.163mm,38.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C1-1(13.401mm,35.791mm) on Top Layer And Track (14.366mm,34.927mm)(14.366mm,39.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C11-1(26.797mm,23.901mm) on Top Layer And Track (25.883mm,20.295mm)(25.883mm,24.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad C11-1(26.797mm,23.901mm) on Top Layer And Track (25.883mm,24.917mm)(27.711mm,24.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad C11-1(26.797mm,23.901mm) on Top Layer And Track (26.146mm,22.756mm)(27.448mm,22.756mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C11-1(26.797mm,23.901mm) on Top Layer And Track (27.711mm,20.295mm)(27.711mm,24.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C11-2(26.797mm,21.311mm) on Top Layer And Track (25.883mm,20.295mm)(25.883mm,24.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad C11-2(26.797mm,21.311mm) on Top Layer And Track (25.883mm,20.295mm)(27.711mm,20.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad C11-2(26.797mm,21.311mm) on Top Layer And Track (26.146mm,22.456mm)(27.448mm,22.456mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C11-2(26.797mm,21.311mm) on Top Layer And Track (27.711mm,20.295mm)(27.711mm,24.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C1-2(13.401mm,39.093mm) on Top Layer And Track (12.411mm,34.927mm)(12.411mm,39.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C1-2(13.401mm,39.093mm) on Top Layer And Track (12.411mm,39.957mm)(14.366mm,39.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C1-2(13.401mm,39.093mm) on Top Layer And Track (12.639mm,36.655mm)(12.639mm,38.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C1-2(13.401mm,39.093mm) on Top Layer And Track (14.163mm,36.655mm)(14.163mm,38.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C1-2(13.401mm,39.093mm) on Top Layer And Track (14.366mm,34.927mm)(14.366mm,39.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C12-1(32.512mm,21.311mm) on Top Layer And Track (31.598mm,20.295mm)(31.598mm,24.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad C12-1(32.512mm,21.311mm) on Top Layer And Track (31.598mm,20.295mm)(33.426mm,20.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad C12-1(32.512mm,21.311mm) on Top Layer And Track (31.861mm,22.456mm)(33.163mm,22.456mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C12-1(32.512mm,21.311mm) on Top Layer And Track (33.426mm,20.295mm)(33.426mm,24.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C12-2(32.512mm,23.901mm) on Top Layer And Track (31.598mm,20.295mm)(31.598mm,24.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad C12-2(32.512mm,23.901mm) on Top Layer And Track (31.598mm,24.917mm)(33.426mm,24.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad C12-2(32.512mm,23.901mm) on Top Layer And Track (31.861mm,22.756mm)(33.163mm,22.756mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C12-2(32.512mm,23.901mm) on Top Layer And Track (33.426mm,20.295mm)(33.426mm,24.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad C13-1(38.252mm,18.161mm) on Top Layer And Track (35.357mm,17.501mm)(39.065mm,17.501mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad C13-1(38.252mm,18.161mm) on Top Layer And Track (35.357mm,18.821mm)(39.065mm,18.821mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad C13-1(38.252mm,18.161mm) on Top Layer And Track (37.389mm,17.501mm)(37.389mm,18.821mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C13-1(38.252mm,18.161mm) on Top Layer And Track (39.065mm,17.501mm)(39.065mm,18.821mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C13-2(36.17mm,18.161mm) on Top Layer And Track (35.357mm,17.501mm)(35.357mm,18.821mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad C13-2(36.17mm,18.161mm) on Top Layer And Track (35.357mm,17.501mm)(39.065mm,17.501mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad C13-2(36.17mm,18.161mm) on Top Layer And Track (35.357mm,18.821mm)(39.065mm,18.821mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad C13-2(36.17mm,18.161mm) on Top Layer And Track (37.033mm,17.501mm)(37.033mm,18.821mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad C14-1(38.252mm,21.082mm) on Top Layer And Track (35.357mm,20.422mm)(39.065mm,20.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad C14-1(38.252mm,21.082mm) on Top Layer And Track (35.357mm,21.742mm)(39.065mm,21.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad C14-1(38.252mm,21.082mm) on Top Layer And Track (37.389mm,20.422mm)(37.389mm,21.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C14-1(38.252mm,21.082mm) on Top Layer And Track (39.065mm,20.422mm)(39.065mm,21.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C14-2(36.17mm,21.082mm) on Top Layer And Track (35.357mm,20.422mm)(35.357mm,21.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad C14-2(36.17mm,21.082mm) on Top Layer And Track (35.357mm,20.422mm)(39.065mm,20.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad C14-2(36.17mm,21.082mm) on Top Layer And Track (35.357mm,21.742mm)(39.065mm,21.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad C14-2(36.17mm,21.082mm) on Top Layer And Track (37.033mm,20.422mm)(37.033mm,21.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C15-1(49.276mm,41.694mm) on Top Layer And Track (48.692mm,39.624mm)(48.692mm,42.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C15-1(49.276mm,41.694mm) on Top Layer And Track (48.692mm,42.164mm)(49.86mm,42.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-1(49.276mm,41.694mm) on Top Layer And Track (48.876mm,40.844mm)(48.876mm,40.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-1(49.276mm,41.694mm) on Top Layer And Track (49.676mm,40.844mm)(49.676mm,40.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C15-1(49.276mm,41.694mm) on Top Layer And Track (49.86mm,39.624mm)(49.86mm,42.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C15-2(49.276mm,40.094mm) on Top Layer And Track (48.692mm,39.624mm)(48.692mm,42.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C15-2(49.276mm,40.094mm) on Top Layer And Track (48.692mm,39.624mm)(49.86mm,39.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-2(49.276mm,40.094mm) on Top Layer And Track (48.876mm,40.844mm)(48.876mm,40.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-2(49.276mm,40.094mm) on Top Layer And Track (49.676mm,40.844mm)(49.676mm,40.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C15-2(49.276mm,40.094mm) on Top Layer And Track (49.86mm,39.624mm)(49.86mm,42.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C16-1(47.371mm,40.094mm) on Top Layer And Track (46.787mm,39.624mm)(46.787mm,42.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C16-1(47.371mm,40.094mm) on Top Layer And Track (46.787mm,39.624mm)(47.955mm,39.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-1(47.371mm,40.094mm) on Top Layer And Track (46.971mm,40.844mm)(46.971mm,40.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-1(47.371mm,40.094mm) on Top Layer And Track (47.771mm,40.844mm)(47.771mm,40.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C16-1(47.371mm,40.094mm) on Top Layer And Track (47.955mm,39.624mm)(47.955mm,42.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C16-2(47.371mm,41.694mm) on Top Layer And Track (46.787mm,39.624mm)(46.787mm,42.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C16-2(47.371mm,41.694mm) on Top Layer And Track (46.787mm,42.164mm)(47.955mm,42.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-2(47.371mm,41.694mm) on Top Layer And Track (46.971mm,40.844mm)(46.971mm,40.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-2(47.371mm,41.694mm) on Top Layer And Track (47.771mm,40.844mm)(47.771mm,40.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C16-2(47.371mm,41.694mm) on Top Layer And Track (47.955mm,39.624mm)(47.955mm,42.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C17-1(37.884mm,37.084mm) on Top Layer And Track (35.814mm,36.5mm)(38.354mm,36.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C17-1(37.884mm,37.084mm) on Top Layer And Track (35.814mm,37.668mm)(38.354mm,37.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-1(37.884mm,37.084mm) on Top Layer And Track (37.034mm,36.684mm)(37.134mm,36.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-1(37.884mm,37.084mm) on Top Layer And Track (37.034mm,37.484mm)(37.134mm,37.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C17-1(37.884mm,37.084mm) on Top Layer And Track (38.354mm,36.5mm)(38.354mm,37.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C17-2(36.284mm,37.084mm) on Top Layer And Track (35.814mm,36.5mm)(35.814mm,37.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C17-2(36.284mm,37.084mm) on Top Layer And Track (35.814mm,36.5mm)(38.354mm,36.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C17-2(36.284mm,37.084mm) on Top Layer And Track (35.814mm,37.668mm)(38.354mm,37.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-2(36.284mm,37.084mm) on Top Layer And Track (37.034mm,36.684mm)(37.134mm,36.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-2(36.284mm,37.084mm) on Top Layer And Track (37.034mm,37.484mm)(37.134mm,37.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C18-1(45.212mm,41.694mm) on Top Layer And Track (44.628mm,39.624mm)(44.628mm,42.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C18-1(45.212mm,41.694mm) on Top Layer And Track (44.628mm,42.164mm)(45.796mm,42.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-1(45.212mm,41.694mm) on Top Layer And Track (44.812mm,40.844mm)(44.812mm,40.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-1(45.212mm,41.694mm) on Top Layer And Track (45.612mm,40.844mm)(45.612mm,40.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C18-1(45.212mm,41.694mm) on Top Layer And Track (45.796mm,39.624mm)(45.796mm,42.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C18-2(45.212mm,40.094mm) on Top Layer And Track (44.628mm,39.624mm)(44.628mm,42.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C18-2(45.212mm,40.094mm) on Top Layer And Track (44.628mm,39.624mm)(45.796mm,39.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-2(45.212mm,40.094mm) on Top Layer And Track (44.812mm,40.844mm)(44.812mm,40.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-2(45.212mm,40.094mm) on Top Layer And Track (45.612mm,40.844mm)(45.612mm,40.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C18-2(45.212mm,40.094mm) on Top Layer And Track (45.796mm,39.624mm)(45.796mm,42.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C19-1(44.323mm,36.411mm) on Top Layer And Track (43.739mm,35.941mm)(43.739mm,38.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C19-1(44.323mm,36.411mm) on Top Layer And Track (43.739mm,35.941mm)(44.907mm,35.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-1(44.323mm,36.411mm) on Top Layer And Track (43.923mm,37.161mm)(43.923mm,37.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-1(44.323mm,36.411mm) on Top Layer And Track (44.723mm,37.261mm)(44.723mm,37.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C19-1(44.323mm,36.411mm) on Top Layer And Track (44.907mm,35.941mm)(44.907mm,38.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C19-2(44.323mm,38.011mm) on Top Layer And Track (43.739mm,35.941mm)(43.739mm,38.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C19-2(44.323mm,38.011mm) on Top Layer And Track (43.739mm,38.481mm)(44.907mm,38.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-2(44.323mm,38.011mm) on Top Layer And Track (43.923mm,37.161mm)(43.923mm,37.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-2(44.323mm,38.011mm) on Top Layer And Track (44.723mm,37.261mm)(44.723mm,37.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C19-2(44.323mm,38.011mm) on Top Layer And Track (44.907mm,35.941mm)(44.907mm,38.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C21-1(29.045mm,37.084mm) on Top Layer And Track (28.575mm,36.5mm)(28.575mm,37.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C21-1(29.045mm,37.084mm) on Top Layer And Track (28.575mm,36.5mm)(31.115mm,36.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C21-1(29.045mm,37.084mm) on Top Layer And Track (28.575mm,37.668mm)(31.115mm,37.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C21-1(29.045mm,37.084mm) on Top Layer And Track (29.795mm,36.684mm)(29.895mm,36.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C21-1(29.045mm,37.084mm) on Top Layer And Track (29.795mm,37.484mm)(29.895mm,37.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C21-2(30.645mm,37.084mm) on Top Layer And Track (28.575mm,36.5mm)(31.115mm,36.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C21-2(30.645mm,37.084mm) on Top Layer And Track (28.575mm,37.668mm)(31.115mm,37.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C21-2(30.645mm,37.084mm) on Top Layer And Track (29.795mm,36.684mm)(29.895mm,36.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C21-2(30.645mm,37.084mm) on Top Layer And Track (29.795mm,37.484mm)(29.895mm,37.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C21-2(30.645mm,37.084mm) on Top Layer And Track (31.115mm,36.5mm)(31.115mm,37.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C22-1(50.381mm,-1.905mm) on Top Layer And Track (49.911mm,-1.321mm)(52.451mm,-1.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C22-1(50.381mm,-1.905mm) on Top Layer And Track (49.911mm,-2.489mm)(49.911mm,-1.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C22-1(50.381mm,-1.905mm) on Top Layer And Track (49.911mm,-2.489mm)(52.451mm,-2.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C22-1(50.381mm,-1.905mm) on Top Layer And Track (51.131mm,-1.505mm)(51.231mm,-1.505mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C22-1(50.381mm,-1.905mm) on Top Layer And Track (51.131mm,-2.305mm)(51.231mm,-2.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C22-2(51.981mm,-1.905mm) on Top Layer And Track (49.911mm,-1.321mm)(52.451mm,-1.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C22-2(51.981mm,-1.905mm) on Top Layer And Track (49.911mm,-2.489mm)(52.451mm,-2.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C22-2(51.981mm,-1.905mm) on Top Layer And Track (51.131mm,-1.505mm)(51.231mm,-1.505mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C22-2(51.981mm,-1.905mm) on Top Layer And Track (51.131mm,-2.305mm)(51.231mm,-2.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C22-2(51.981mm,-1.905mm) on Top Layer And Track (52.451mm,-2.489mm)(52.451mm,-1.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C23-1(51.981mm,-0.381mm) on Top Layer And Track (49.911mm,0.203mm)(52.451mm,0.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C23-1(51.981mm,-0.381mm) on Top Layer And Track (49.911mm,-0.965mm)(52.451mm,-0.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-1(51.981mm,-0.381mm) on Top Layer And Track (51.131mm,0.019mm)(51.231mm,0.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-1(51.981mm,-0.381mm) on Top Layer And Track (51.131mm,-0.781mm)(51.231mm,-0.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C23-1(51.981mm,-0.381mm) on Top Layer And Track (52.451mm,-0.965mm)(52.451mm,0.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C23-2(50.381mm,-0.381mm) on Top Layer And Track (49.911mm,0.203mm)(52.451mm,0.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C23-2(50.381mm,-0.381mm) on Top Layer And Track (49.911mm,-0.965mm)(49.911mm,0.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C23-2(50.381mm,-0.381mm) on Top Layer And Track (49.911mm,-0.965mm)(52.451mm,-0.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-2(50.381mm,-0.381mm) on Top Layer And Track (51.131mm,0.019mm)(51.231mm,0.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-2(50.381mm,-0.381mm) on Top Layer And Track (51.131mm,-0.781mm)(51.231mm,-0.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad C24-1(38.252mm,15.494mm) on Top Layer And Track (35.357mm,14.834mm)(39.065mm,14.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad C24-1(38.252mm,15.494mm) on Top Layer And Track (35.357mm,16.154mm)(39.065mm,16.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad C24-1(38.252mm,15.494mm) on Top Layer And Track (37.389mm,14.834mm)(37.389mm,16.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C24-1(38.252mm,15.494mm) on Top Layer And Track (39.065mm,14.834mm)(39.065mm,16.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C24-2(36.17mm,15.494mm) on Top Layer And Track (35.357mm,14.834mm)(35.357mm,16.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad C24-2(36.17mm,15.494mm) on Top Layer And Track (35.357mm,14.834mm)(39.065mm,14.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad C24-2(36.17mm,15.494mm) on Top Layer And Track (35.357mm,16.154mm)(39.065mm,16.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad C24-2(36.17mm,15.494mm) on Top Layer And Track (37.033mm,14.834mm)(37.033mm,16.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C3-1(10.287mm,16.002mm) on Multi-Layer And Track (10.287mm,17.145mm)(10.287mm,17.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C3-1(10.287mm,16.002mm) on Multi-Layer And Track (11.303mm,16.002mm)(11.303mm,21.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C3-1(10.287mm,16.002mm) on Multi-Layer And Track (9.271mm,16.002mm)(9.271mm,21.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C3-2(10.287mm,21.082mm) on Multi-Layer And Track (11.303mm,16.002mm)(11.303mm,21.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C3-2(10.287mm,21.082mm) on Multi-Layer And Track (9.271mm,16.002mm)(9.271mm,21.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C5-1(27.178mm,26.06mm) on Top Layer And Track (26.187mm,25.197mm)(26.187mm,30.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C5-1(27.178mm,26.06mm) on Top Layer And Track (26.187mm,25.197mm)(28.143mm,25.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C5-1(27.178mm,26.06mm) on Top Layer And Track (26.416mm,26.924mm)(26.416mm,28.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C5-1(27.178mm,26.06mm) on Top Layer And Track (27.94mm,26.924mm)(27.94mm,28.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C5-1(27.178mm,26.06mm) on Top Layer And Track (28.143mm,25.197mm)(28.143mm,30.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C5-2(27.178mm,29.362mm) on Top Layer And Text "+" (26.319mm,29.439mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C5-2(27.178mm,29.362mm) on Top Layer And Track (26.187mm,25.197mm)(26.187mm,30.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C5-2(27.178mm,29.362mm) on Top Layer And Track (26.187mm,30.226mm)(28.143mm,30.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C5-2(27.178mm,29.362mm) on Top Layer And Track (26.416mm,26.924mm)(26.416mm,28.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C5-2(27.178mm,29.362mm) on Top Layer And Track (27.94mm,26.924mm)(27.94mm,28.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C5-2(27.178mm,29.362mm) on Top Layer And Track (28.143mm,25.197mm)(28.143mm,30.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C7-1(36.297mm,12.827mm) on Top Layer And Track (35.484mm,12.167mm)(35.484mm,13.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad C7-1(36.297mm,12.827mm) on Top Layer And Track (35.484mm,12.167mm)(39.192mm,12.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad C7-1(36.297mm,12.827mm) on Top Layer And Track (35.484mm,13.487mm)(39.192mm,13.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad C7-1(36.297mm,12.827mm) on Top Layer And Track (37.16mm,12.167mm)(37.16mm,13.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad C7-2(38.379mm,12.827mm) on Top Layer And Track (35.484mm,12.167mm)(39.192mm,12.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad C7-2(38.379mm,12.827mm) on Top Layer And Track (35.484mm,13.487mm)(39.192mm,13.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad C7-2(38.379mm,12.827mm) on Top Layer And Track (37.516mm,12.167mm)(37.516mm,13.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C7-2(38.379mm,12.827mm) on Top Layer And Track (39.192mm,12.167mm)(39.192mm,13.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad C8-1(20.295mm,23.495mm) on Top Layer And Track (19.279mm,22.581mm)(19.279mm,24.409mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C8-1(20.295mm,23.495mm) on Top Layer And Track (19.279mm,22.581mm)(23.901mm,22.581mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C8-1(20.295mm,23.495mm) on Top Layer And Track (19.279mm,24.409mm)(23.901mm,24.409mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad C8-1(20.295mm,23.495mm) on Top Layer And Track (21.44mm,22.844mm)(21.44mm,24.146mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C8-2(22.885mm,23.495mm) on Top Layer And Track (19.279mm,22.581mm)(23.901mm,22.581mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C8-2(22.885mm,23.495mm) on Top Layer And Track (19.279mm,24.409mm)(23.901mm,24.409mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad C8-2(22.885mm,23.495mm) on Top Layer And Track (21.74mm,22.844mm)(21.74mm,24.146mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad C8-2(22.885mm,23.495mm) on Top Layer And Track (23.901mm,22.581mm)(23.901mm,24.409mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.016mm < 0.254mm) Between Pad Check1-1(29.464mm,26.035mm) on Top Layer And Track (28.677mm,24.917mm)(30.505mm,24.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.016mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (23.096mm,34.096mm)(23.154mm,34.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (23.154mm,34.071mm)(23.213mm,34.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (23.213mm,34.049mm)(23.273mm,34.032mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (23.273mm,34.032mm)(23.335mm,34.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (23.273mm,35.969mm)(23.335mm,35.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.01mm < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (23.335mm,34.018mm)(23.397mm,34.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.01mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (23.335mm,35.983mm)(23.397mm,35.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (23.397mm,34.008mm)(23.459mm,34.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (23.397mm,35.993mm)(23.459mm,35.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (23.459mm,34.002mm)(23.522mm,34.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (23.459mm,35.999mm)(23.522mm,36.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (23.522mm,34.001mm)(23.585mm,34.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (23.522mm,36.001mm)(23.585mm,35.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (23.585mm,34.002mm)(23.647mm,34.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (23.585mm,35.999mm)(23.647mm,35.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (23.647mm,34.008mm)(23.709mm,34.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (23.647mm,35.993mm)(23.709mm,35.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (23.709mm,34.018mm)(23.771mm,34.032mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (23.709mm,35.983mm)(23.771mm,35.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (23.771mm,34.032mm)(23.831mm,34.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (23.771mm,35.969mm)(23.831mm,35.952mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (23.831mm,34.049mm)(23.89mm,34.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (23.831mm,35.952mm)(23.89mm,35.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (23.89mm,34.071mm)(23.948mm,34.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (23.89mm,35.93mm)(23.948mm,35.905mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (23.948mm,34.096mm)(24.004mm,34.124mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.01mm < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (23.948mm,35.905mm)(24.004mm,35.877mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.01mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.004mm,34.124mm)(24.058mm,34.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.004mm,35.877mm)(24.058mm,35.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.058mm,34.156mm)(24.11mm,34.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.058mm,35.845mm)(24.11mm,35.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.11mm,34.191mm)(24.159mm,34.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.11mm,35.81mm)(24.159mm,35.771mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.159mm,34.23mm)(24.207mm,34.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.159mm,35.771mm)(24.207mm,35.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.207mm,34.272mm)(24.251mm,34.316mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.207mm,35.729mm)(24.251mm,35.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.251mm,34.316mm)(24.293mm,34.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.251mm,35.685mm)(24.293mm,35.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.293mm,34.363mm)(24.331mm,34.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.293mm,35.638mm)(24.331mm,35.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.331mm,34.413mm)(24.366mm,34.465mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.331mm,35.588mm)(24.366mm,35.536mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.366mm,34.465mm)(24.398mm,34.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.366mm,35.536mm)(24.398mm,35.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.398mm,34.519mm)(24.427mm,34.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.398mm,35.482mm)(24.427mm,35.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.427mm,34.575mm)(24.452mm,34.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.427mm,35.426mm)(24.452mm,35.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.452mm,34.632mm)(24.473mm,34.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.452mm,35.369mm)(24.473mm,35.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.473mm,34.691mm)(24.491mm,34.752mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.473mm,35.31mm)(24.491mm,35.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.491mm,34.752mm)(24.504mm,34.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.491mm,35.249mm)(24.504mm,35.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.504mm,34.813mm)(24.514mm,34.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.504mm,35.188mm)(24.514mm,35.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.514mm,34.875mm)(24.52mm,34.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.514mm,35.126mm)(24.52mm,35.063mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.52mm,34.938mm)(24.522mm,35.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (24.52mm,35.063mm)(24.522mm,35.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad D1-1(24.976mm,34.867mm) on Top Layer And Track (26.736mm,33.099mm)(26.736mm,41.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad D1-2(16.558mm,34.867mm) on Top Layer And Track (14.773mm,33.099mm)(14.773mm,41.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad D1-3(24.976mm,39.967mm) on Top Layer And Track (26.736mm,33.099mm)(26.736mm,41.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad D1-4(16.558mm,39.967mm) on Top Layer And Track (14.773mm,33.099mm)(14.773mm,41.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad D2-1(15.113mm,25.273mm) on Top Layer And Track (14.408mm,23.876mm)(16.51mm,23.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad D2-1(15.113mm,25.273mm) on Top Layer And Track (14.408mm,26.67mm)(16.51mm,26.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad D2-1(15.113mm,25.273mm) on Top Layer And Track (16.51mm,23.876mm)(16.51mm,26.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad D2-2(11.049mm,25.273mm) on Top Layer And Track (10.033mm,23.876mm)(12.008mm,23.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad D2-2(11.049mm,25.273mm) on Top Layer And Track (10.033mm,26.67mm)(12.008mm,26.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D2-2(11.049mm,25.273mm) on Top Layer And Track (9.779mm,24.13mm)(10.033mm,23.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad D2-2(11.049mm,25.273mm) on Top Layer And Track (9.779mm,24.13mm)(9.779mm,26.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D2-2(11.049mm,25.273mm) on Top Layer And Track (9.779mm,26.416mm)(10.033mm,26.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D4-1(60.346mm,3.508mm) on Top Layer And Track (60.521mm,2.758mm)(60.521mm,2.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D4-1(60.346mm,3.508mm) on Top Layer And Track (60.521mm,4.083mm)(60.521mm,4.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D4-2(57.896mm,3.508mm) on Top Layer And Track (57.721mm,2.758mm)(57.721mm,2.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D4-2(57.896mm,3.508mm) on Top Layer And Track (57.721mm,4.083mm)(57.721mm,4.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D5-1(55.946mm,1.902mm) on Top Layer And Track (55.196mm,1.727mm)(55.371mm,1.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D5-1(55.946mm,1.902mm) on Top Layer And Track (56.521mm,1.727mm)(56.696mm,1.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D5-2(55.946mm,4.352mm) on Top Layer And Track (55.196mm,4.527mm)(55.371mm,4.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D5-2(55.946mm,4.352mm) on Top Layer And Track (56.521mm,4.527mm)(56.696mm,4.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D6-1(57.896mm,1.73mm) on Top Layer And Track (57.721mm,0.98mm)(57.721mm,1.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D6-1(57.896mm,1.73mm) on Top Layer And Track (57.721mm,2.305mm)(57.721mm,2.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D6-2(60.346mm,1.73mm) on Top Layer And Track (60.521mm,0.98mm)(60.521mm,1.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D6-2(60.346mm,1.73mm) on Top Layer And Track (60.521mm,2.305mm)(60.521mm,2.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad F1-1(3.571mm,30.201mm) on Multi-Layer And Track (0.996mm,30.456mm)(2.596mm,30.456mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad F1-1(3.571mm,30.201mm) on Multi-Layer And Track (4.546mm,30.456mm)(11.196mm,30.456mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.008mm < 0.254mm) Between Pad F1-2(8.621mm,27.711mm) on Multi-Layer And Track (0.996mm,27.456mm)(7.646mm,27.456mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.008mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.008mm < 0.254mm) Between Pad F1-2(8.621mm,27.711mm) on Multi-Layer And Track (9.596mm,27.456mm)(11.196mm,27.456mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.008mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad IC1-1(31.136mm,34.812mm) on Top Layer And Track (32.636mm,29.162mm)(32.636mm,35.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad IC1-2(31.136mm,32.512mm) on Top Layer And Track (32.636mm,29.162mm)(32.636mm,35.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad IC1-3(31.136mm,30.212mm) on Top Layer And Track (32.636mm,29.162mm)(32.636mm,35.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad IC1-4(36.936mm,32.512mm) on Top Layer And Track (35.436mm,29.162mm)(35.436mm,35.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC2-1(47.279mm,5.286mm) on Top Layer And Track (48.429mm,0.831mm)(48.429mm,5.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC2-2(47.279mm,4.016mm) on Top Layer And Track (48.429mm,0.831mm)(48.429mm,5.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC2-3(47.279mm,2.746mm) on Top Layer And Track (48.429mm,0.831mm)(48.429mm,5.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC2-4(47.279mm,1.476mm) on Top Layer And Track (48.429mm,0.831mm)(48.429mm,5.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC2-5(52.929mm,1.476mm) on Top Layer And Track (51.779mm,0.831mm)(51.779mm,5.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC2-6(52.929mm,2.746mm) on Top Layer And Track (51.779mm,0.831mm)(51.779mm,5.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC2-7(52.929mm,4.016mm) on Top Layer And Track (51.779mm,0.831mm)(51.779mm,5.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC2-8(52.929mm,5.286mm) on Top Layer And Track (51.779mm,0.831mm)(51.779mm,5.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JDC1-3(11.557mm,3.302mm) on Multi-Layer And Track (0.127mm,3.81mm)(13.97mm,3.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad L1-1(20.828mm,12.206mm) on Top Layer And Text "+" (20.091mm,10.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad L1-1(20.828mm,12.206mm) on Top Layer And Track (16.751mm,11.836mm)(18.237mm,11.836mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad L1-1(20.828mm,12.206mm) on Top Layer And Track (23.419mm,11.836mm)(24.905mm,11.836mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad L1-2(20.828mm,20.306mm) on Top Layer And Track (16.751mm,20.676mm)(18.237mm,20.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad L1-2(20.828mm,20.306mm) on Top Layer And Track (23.419mm,20.676mm)(24.905mm,20.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-1(38.608mm,23.114mm) on Top Layer And Track (37.719mm,23.114mm)(37.719mm,25.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-1(38.608mm,23.114mm) on Top Layer And Track (37.719mm,23.114mm)(37.846mm,23.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-1(38.608mm,23.114mm) on Top Layer And Track (39.37mm,23.114mm)(39.497mm,23.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-1(38.608mm,23.114mm) on Top Layer And Track (39.497mm,23.114mm)(39.497mm,25.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-2(38.608mm,25.4mm) on Top Layer And Track (37.719mm,23.114mm)(37.719mm,25.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-2(38.608mm,25.4mm) on Top Layer And Track (37.719mm,25.4mm)(37.846mm,25.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-2(38.608mm,25.4mm) on Top Layer And Track (39.37mm,25.4mm)(39.497mm,25.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-2(38.608mm,25.4mm) on Top Layer And Track (39.497mm,23.114mm)(39.497mm,25.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED2-3(77.978mm,3.175mm) on Multi-Layer And Track (78.105mm,1.676mm)(78.105mm,4.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED3-1(41.275mm,10.922mm) on Top Layer And Track (40.386mm,10.922mm)(40.386mm,13.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED3-1(41.275mm,10.922mm) on Top Layer And Track (40.386mm,10.922mm)(40.513mm,10.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED3-1(41.275mm,10.922mm) on Top Layer And Track (42.037mm,10.922mm)(42.164mm,10.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED3-1(41.275mm,10.922mm) on Top Layer And Track (42.164mm,10.922mm)(42.164mm,13.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED3-2(41.275mm,13.208mm) on Top Layer And Track (40.386mm,10.922mm)(40.386mm,13.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED3-2(41.275mm,13.208mm) on Top Layer And Track (40.386mm,13.208mm)(40.513mm,13.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED3-2(41.275mm,13.208mm) on Top Layer And Track (42.037mm,13.208mm)(42.164mm,13.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED3-2(41.275mm,13.208mm) on Top Layer And Track (42.164mm,10.922mm)(42.164mm,13.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED4-1(46.167mm,-0.302mm) on Top Layer And Track (46.167mm,0.46mm)(46.167mm,0.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED4-1(46.167mm,-0.302mm) on Top Layer And Track (46.167mm,0.587mm)(48.453mm,0.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED4-1(46.167mm,-0.302mm) on Top Layer And Track (46.167mm,-1.191mm)(46.167mm,-1.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED4-1(46.167mm,-0.302mm) on Top Layer And Track (46.167mm,-1.191mm)(48.453mm,-1.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED4-2(48.453mm,-0.302mm) on Top Layer And Track (46.167mm,0.587mm)(48.453mm,0.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED4-2(48.453mm,-0.302mm) on Top Layer And Track (46.167mm,-1.191mm)(48.453mm,-1.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED4-2(48.453mm,-0.302mm) on Top Layer And Track (48.453mm,0.46mm)(48.453mm,0.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED4-2(48.453mm,-0.302mm) on Top Layer And Track (48.453mm,-1.191mm)(48.453mm,-1.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R10-1(61.026mm,5.412mm) on Top Layer And Track (56.861mm,4.422mm)(61.89mm,4.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R10-1(61.026mm,5.412mm) on Top Layer And Track (56.861mm,6.378mm)(61.89mm,6.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R10-1(61.026mm,5.412mm) on Top Layer And Track (57.721mm,4.258mm)(60.521mm,4.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R10-1(61.026mm,5.412mm) on Top Layer And Track (58.588mm,4.65mm)(60.163mm,4.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R10-1(61.026mm,5.412mm) on Top Layer And Track (58.588mm,6.174mm)(60.163mm,6.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R10-1(61.026mm,5.412mm) on Top Layer And Track (60.521mm,4.083mm)(60.521mm,4.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad R10-1(61.026mm,5.412mm) on Top Layer And Track (61.661mm,2.021mm)(61.661mm,4.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad R10-1(61.026mm,5.412mm) on Top Layer And Track (61.661mm,4.307mm)(62.931mm,4.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R10-1(61.026mm,5.412mm) on Top Layer And Track (61.89mm,4.422mm)(61.89mm,6.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R10-2(57.724mm,5.412mm) on Top Layer And Track (56.861mm,4.422mm)(56.861mm,6.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R10-2(57.724mm,5.412mm) on Top Layer And Track (56.861mm,4.422mm)(61.89mm,4.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R10-2(57.724mm,5.412mm) on Top Layer And Track (56.861mm,6.378mm)(61.89mm,6.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R10-2(57.724mm,5.412mm) on Top Layer And Track (57.721mm,4.083mm)(57.721mm,4.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R10-2(57.724mm,5.412mm) on Top Layer And Track (57.721mm,4.258mm)(60.521mm,4.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R10-2(57.724mm,5.412mm) on Top Layer And Track (58.588mm,4.65mm)(60.163mm,4.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R10-2(57.724mm,5.412mm) on Top Layer And Track (58.588mm,6.174mm)(60.163mm,6.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R1-1(35.56mm,24.892mm) on Top Layer And Track (34.925mm,23.114mm)(34.925mm,25.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R1-1(35.56mm,24.892mm) on Top Layer And Track (34.925mm,25.4mm)(36.195mm,25.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R1-1(35.56mm,24.892mm) on Top Layer And Track (35.052mm,23.622mm)(35.052mm,24.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R1-1(35.56mm,24.892mm) on Top Layer And Track (35.052mm,24.384mm)(36.068mm,24.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R1-1(35.56mm,24.892mm) on Top Layer And Track (36.068mm,23.622mm)(36.068mm,24.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R1-1(35.56mm,24.892mm) on Top Layer And Track (36.195mm,22.606mm)(36.195mm,25.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R11-1(39.497mm,5.334mm) on Top Layer And Track (38.862mm,3.556mm)(38.862mm,5.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R11-1(39.497mm,5.334mm) on Top Layer And Track (38.862mm,5.842mm)(40.132mm,5.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R11-1(39.497mm,5.334mm) on Top Layer And Track (38.989mm,4.064mm)(38.989mm,4.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R11-1(39.497mm,5.334mm) on Top Layer And Track (38.989mm,4.826mm)(40.005mm,4.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R11-1(39.497mm,5.334mm) on Top Layer And Track (40.005mm,4.064mm)(40.005mm,4.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R11-1(39.497mm,5.334mm) on Top Layer And Track (40.132mm,3.048mm)(40.132mm,5.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R11-2(39.497mm,3.518mm) on Top Layer And Track (38.862mm,3.048mm)(38.862mm,3.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R11-2(39.497mm,3.518mm) on Top Layer And Track (38.862mm,3.048mm)(40.132mm,3.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R11-2(39.497mm,3.518mm) on Top Layer And Track (38.862mm,3.556mm)(38.862mm,5.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R11-2(39.497mm,3.518mm) on Top Layer And Track (38.989mm,4.064mm)(38.989mm,4.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R11-2(39.497mm,3.518mm) on Top Layer And Track (38.989mm,4.064mm)(40.005mm,4.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R11-2(39.497mm,3.518mm) on Top Layer And Track (40.005mm,4.064mm)(40.005mm,4.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R11-2(39.497mm,3.518mm) on Top Layer And Track (40.132mm,3.048mm)(40.132mm,5.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R1-2(35.56mm,23.076mm) on Top Layer And Track (34.925mm,22.606mm)(34.925mm,23.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R1-2(35.56mm,23.076mm) on Top Layer And Track (34.925mm,22.606mm)(36.195mm,22.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R1-2(35.56mm,23.076mm) on Top Layer And Track (34.925mm,23.114mm)(34.925mm,25.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R1-2(35.56mm,23.076mm) on Top Layer And Track (35.052mm,23.622mm)(35.052mm,24.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R1-2(35.56mm,23.076mm) on Top Layer And Track (35.052mm,23.622mm)(36.068mm,23.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R1-2(35.56mm,23.076mm) on Top Layer And Track (36.068mm,23.622mm)(36.068mm,24.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R1-2(35.56mm,23.076mm) on Top Layer And Track (36.195mm,22.606mm)(36.195mm,25.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R12-1(42.611mm,0.205mm) on Top Layer And Track (41.976mm,-0.303mm)(41.976mm,2.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R12-1(42.611mm,0.205mm) on Top Layer And Track (41.976mm,-0.303mm)(43.246mm,-0.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R12-1(42.611mm,0.205mm) on Top Layer And Track (42.103mm,0.713mm)(42.103mm,1.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R12-1(42.611mm,0.205mm) on Top Layer And Track (42.103mm,0.713mm)(43.119mm,0.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R12-1(42.611mm,0.205mm) on Top Layer And Track (43.119mm,0.713mm)(43.119mm,1.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R12-1(42.611mm,0.205mm) on Top Layer And Track (43.246mm,-0.303mm)(43.246mm,1.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R12-2(42.611mm,2.021mm) on Top Layer And Track (41.976mm,-0.303mm)(41.976mm,2.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R12-2(42.611mm,2.021mm) on Top Layer And Track (41.976mm,2.491mm)(43.246mm,2.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R12-2(42.611mm,2.021mm) on Top Layer And Track (42.103mm,0.713mm)(42.103mm,1.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R12-2(42.611mm,2.021mm) on Top Layer And Track (42.103mm,1.475mm)(43.119mm,1.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R12-2(42.611mm,2.021mm) on Top Layer And Track (43.119mm,0.713mm)(43.119mm,1.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R12-2(42.611mm,2.021mm) on Top Layer And Track (43.246mm,-0.303mm)(43.246mm,1.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R12-2(42.611mm,2.021mm) on Top Layer And Track (43.246mm,1.983mm)(43.246mm,2.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R13-1(41.087mm,1.984mm) on Top Layer And Track (40.452mm,0.206mm)(40.452mm,2.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R13-1(41.087mm,1.984mm) on Top Layer And Track (40.452mm,2.492mm)(41.722mm,2.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R13-1(41.087mm,1.984mm) on Top Layer And Track (40.579mm,0.714mm)(40.579mm,1.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R13-1(41.087mm,1.984mm) on Top Layer And Track (40.579mm,1.476mm)(41.595mm,1.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R13-1(41.087mm,1.984mm) on Top Layer And Track (41.595mm,0.714mm)(41.595mm,1.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R13-1(41.087mm,1.984mm) on Top Layer And Track (41.722mm,-0.302mm)(41.722mm,2.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R13-2(41.087mm,0.168mm) on Top Layer And Track (40.452mm,0.206mm)(40.452mm,2.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R13-2(41.087mm,0.168mm) on Top Layer And Track (40.452mm,-0.302mm)(40.452mm,0.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R13-2(41.087mm,0.168mm) on Top Layer And Track (40.452mm,-0.302mm)(41.722mm,-0.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R13-2(41.087mm,0.168mm) on Top Layer And Track (40.579mm,0.714mm)(40.579mm,1.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R13-2(41.087mm,0.168mm) on Top Layer And Track (40.579mm,0.714mm)(41.595mm,0.714mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R13-2(41.087mm,0.168mm) on Top Layer And Track (41.595mm,0.714mm)(41.595mm,1.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R13-2(41.087mm,0.168mm) on Top Layer And Track (41.722mm,-0.302mm)(41.722mm,2.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R14-1(43.561mm,11.303mm) on Top Layer And Track (42.926mm,10.795mm)(42.926mm,13.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R14-1(43.561mm,11.303mm) on Top Layer And Track (42.926mm,10.795mm)(44.196mm,10.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R14-1(43.561mm,11.303mm) on Top Layer And Track (43.053mm,11.811mm)(43.053mm,12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R14-1(43.561mm,11.303mm) on Top Layer And Track (43.053mm,11.811mm)(44.069mm,11.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R14-1(43.561mm,11.303mm) on Top Layer And Track (44.069mm,11.811mm)(44.069mm,12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R14-1(43.561mm,11.303mm) on Top Layer And Track (44.196mm,10.795mm)(44.196mm,13.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R14-2(43.561mm,13.119mm) on Top Layer And Track (42.926mm,10.795mm)(42.926mm,13.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R14-2(43.561mm,13.119mm) on Top Layer And Track (42.926mm,13.589mm)(44.196mm,13.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R14-2(43.561mm,13.119mm) on Top Layer And Track (43.053mm,11.811mm)(43.053mm,12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R14-2(43.561mm,13.119mm) on Top Layer And Track (43.053mm,12.573mm)(44.069mm,12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R14-2(43.561mm,13.119mm) on Top Layer And Track (44.069mm,11.811mm)(44.069mm,12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R14-2(43.561mm,13.119mm) on Top Layer And Track (44.196mm,10.795mm)(44.196mm,13.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R14-2(43.561mm,13.119mm) on Top Layer And Track (44.196mm,13.081mm)(44.196mm,13.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R15-1(45.339mm,11.303mm) on Top Layer And Track (44.704mm,10.795mm)(44.704mm,13.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R15-1(45.339mm,11.303mm) on Top Layer And Track (44.704mm,10.795mm)(45.974mm,10.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R15-1(45.339mm,11.303mm) on Top Layer And Track (44.831mm,11.811mm)(44.831mm,12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R15-1(45.339mm,11.303mm) on Top Layer And Track (44.831mm,11.811mm)(45.847mm,11.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R15-1(45.339mm,11.303mm) on Top Layer And Track (45.847mm,11.811mm)(45.847mm,12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R15-1(45.339mm,11.303mm) on Top Layer And Track (45.974mm,10.795mm)(45.974mm,13.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R15-2(45.339mm,13.119mm) on Top Layer And Track (44.704mm,10.795mm)(44.704mm,13.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R15-2(45.339mm,13.119mm) on Top Layer And Track (44.704mm,13.589mm)(45.974mm,13.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R15-2(45.339mm,13.119mm) on Top Layer And Track (44.831mm,11.811mm)(44.831mm,12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R15-2(45.339mm,13.119mm) on Top Layer And Track (44.831mm,12.573mm)(45.847mm,12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R15-2(45.339mm,13.119mm) on Top Layer And Track (45.847mm,11.811mm)(45.847mm,12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R15-2(45.339mm,13.119mm) on Top Layer And Track (45.974mm,10.795mm)(45.974mm,13.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R15-2(45.339mm,13.119mm) on Top Layer And Track (45.974mm,13.081mm)(45.974mm,13.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R16-1(44.135mm,1.984mm) on Top Layer And Track (43.5mm,0.206mm)(43.5mm,2.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R16-1(44.135mm,1.984mm) on Top Layer And Track (43.5mm,2.492mm)(44.77mm,2.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R16-1(44.135mm,1.984mm) on Top Layer And Track (43.627mm,0.714mm)(43.627mm,1.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R16-1(44.135mm,1.984mm) on Top Layer And Track (43.627mm,1.476mm)(44.643mm,1.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R16-1(44.135mm,1.984mm) on Top Layer And Track (44.643mm,0.714mm)(44.643mm,1.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R16-1(44.135mm,1.984mm) on Top Layer And Track (44.77mm,-0.302mm)(44.77mm,2.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R16-2(44.135mm,0.168mm) on Top Layer And Track (43.5mm,0.206mm)(43.5mm,2.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R16-2(44.135mm,0.168mm) on Top Layer And Track (43.5mm,-0.302mm)(43.5mm,0.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R16-2(44.135mm,0.168mm) on Top Layer And Track (43.5mm,-0.302mm)(44.77mm,-0.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R16-2(44.135mm,0.168mm) on Top Layer And Track (43.627mm,0.714mm)(43.627mm,1.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R16-2(44.135mm,0.168mm) on Top Layer And Track (43.627mm,0.714mm)(44.643mm,0.714mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R16-2(44.135mm,0.168mm) on Top Layer And Track (44.643mm,0.714mm)(44.643mm,1.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R16-2(44.135mm,0.168mm) on Top Layer And Track (44.77mm,-0.302mm)(44.77mm,2.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R17-1(62.296mm,3.799mm) on Top Layer And Track (61.661mm,2.021mm)(61.661mm,4.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R17-1(62.296mm,3.799mm) on Top Layer And Track (61.661mm,4.307mm)(62.931mm,4.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R17-1(62.296mm,3.799mm) on Top Layer And Track (61.788mm,2.529mm)(61.788mm,3.291mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R17-1(62.296mm,3.799mm) on Top Layer And Track (61.788mm,3.291mm)(62.804mm,3.291mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R17-1(62.296mm,3.799mm) on Top Layer And Track (62.804mm,2.529mm)(62.804mm,3.291mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R17-1(62.296mm,3.799mm) on Top Layer And Track (62.931mm,1.513mm)(62.931mm,4.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R17-2(62.296mm,1.984mm) on Top Layer And Track (61.661mm,1.513mm)(61.661mm,2.021mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R17-2(62.296mm,1.984mm) on Top Layer And Track (61.661mm,1.513mm)(62.931mm,1.513mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R17-2(62.296mm,1.984mm) on Top Layer And Track (61.661mm,2.021mm)(61.661mm,4.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R17-2(62.296mm,1.984mm) on Top Layer And Track (61.788mm,2.529mm)(61.788mm,3.291mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R17-2(62.296mm,1.984mm) on Top Layer And Track (61.788mm,2.529mm)(62.804mm,2.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R17-2(62.296mm,1.984mm) on Top Layer And Track (62.804mm,2.529mm)(62.804mm,3.291mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R17-2(62.296mm,1.984mm) on Top Layer And Track (62.931mm,1.513mm)(62.931mm,4.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R18-1(45.339mm,6.096mm) on Top Layer And Track (44.704mm,4.318mm)(44.704mm,6.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R18-1(45.339mm,6.096mm) on Top Layer And Track (44.704mm,6.604mm)(45.974mm,6.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R18-1(45.339mm,6.096mm) on Top Layer And Track (44.831mm,4.826mm)(44.831mm,5.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R18-1(45.339mm,6.096mm) on Top Layer And Track (44.831mm,5.588mm)(45.847mm,5.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R18-1(45.339mm,6.096mm) on Top Layer And Track (45.847mm,4.826mm)(45.847mm,5.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R18-1(45.339mm,6.096mm) on Top Layer And Track (45.974mm,3.81mm)(45.974mm,6.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R18-2(45.339mm,4.28mm) on Top Layer And Track (44.704mm,3.81mm)(44.704mm,4.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R18-2(45.339mm,4.28mm) on Top Layer And Track (44.704mm,3.81mm)(45.974mm,3.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R18-2(45.339mm,4.28mm) on Top Layer And Track (44.704mm,4.318mm)(44.704mm,6.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R18-2(45.339mm,4.28mm) on Top Layer And Track (44.831mm,4.826mm)(44.831mm,5.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R18-2(45.339mm,4.28mm) on Top Layer And Track (44.831mm,4.826mm)(45.847mm,4.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R18-2(45.339mm,4.28mm) on Top Layer And Track (45.847mm,4.826mm)(45.847mm,5.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R18-2(45.339mm,4.28mm) on Top Layer And Track (45.974mm,3.81mm)(45.974mm,6.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R19-1(60.772mm,-0.303mm) on Top Layer And Track (56.607mm,0.663mm)(61.636mm,0.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R19-1(60.772mm,-0.303mm) on Top Layer And Track (56.607mm,-1.293mm)(61.636mm,-1.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R19-1(60.772mm,-0.303mm) on Top Layer And Track (58.334mm,0.459mm)(59.909mm,0.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R19-1(60.772mm,-0.303mm) on Top Layer And Track (58.334mm,-1.065mm)(59.909mm,-1.065mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R19-1(60.772mm,-0.303mm) on Top Layer And Track (61.636mm,-1.293mm)(61.636mm,0.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R19-2(57.47mm,-0.303mm) on Top Layer And Track (56.607mm,0.663mm)(56.607mm,-1.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R19-2(57.47mm,-0.303mm) on Top Layer And Track (56.607mm,0.663mm)(61.636mm,0.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R19-2(57.47mm,-0.303mm) on Top Layer And Track (56.607mm,-1.293mm)(61.636mm,-1.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R19-2(57.47mm,-0.303mm) on Top Layer And Track (58.334mm,0.459mm)(59.909mm,0.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R19-2(57.47mm,-0.303mm) on Top Layer And Track (58.334mm,-1.065mm)(59.909mm,-1.065mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R20-1(54.041mm,-0.302mm) on Top Layer And Track (53.533mm,0.333mm)(56.327mm,0.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R20-1(54.041mm,-0.302mm) on Top Layer And Track (53.533mm,-0.937mm)(53.533mm,0.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R20-1(54.041mm,-0.302mm) on Top Layer And Track (53.533mm,-0.937mm)(55.819mm,-0.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R20-1(54.041mm,-0.302mm) on Top Layer And Track (54.549mm,0.206mm)(55.311mm,0.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R20-1(54.041mm,-0.302mm) on Top Layer And Track (54.549mm,-0.81mm)(54.549mm,0.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R20-1(54.041mm,-0.302mm) on Top Layer And Track (54.549mm,-0.81mm)(55.311mm,-0.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R20-2(55.857mm,-0.302mm) on Top Layer And Track (53.533mm,0.333mm)(56.327mm,0.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R20-2(55.857mm,-0.302mm) on Top Layer And Track (53.533mm,-0.937mm)(55.819mm,-0.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R20-2(55.857mm,-0.302mm) on Top Layer And Track (54.549mm,0.206mm)(55.311mm,0.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R20-2(55.857mm,-0.302mm) on Top Layer And Track (54.549mm,-0.81mm)(55.311mm,-0.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R20-2(55.857mm,-0.302mm) on Top Layer And Track (55.311mm,-0.81mm)(55.311mm,0.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R20-2(55.857mm,-0.302mm) on Top Layer And Track (55.819mm,-0.937mm)(56.327mm,-0.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R20-2(55.857mm,-0.302mm) on Top Layer And Track (56.327mm,-0.937mm)(56.327mm,0.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R2-1(34.417mm,17.551mm) on Top Layer And Track (33.757mm,16.764mm)(33.757mm,20.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad R2-1(34.417mm,17.551mm) on Top Layer And Track (33.757mm,16.764mm)(35.077mm,16.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad R2-1(34.417mm,17.551mm) on Top Layer And Track (34.087mm,18.339mm)(34.087mm,18.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad R2-1(34.417mm,17.551mm) on Top Layer And Track (34.747mm,18.339mm)(34.747mm,18.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R2-1(34.417mm,17.551mm) on Top Layer And Track (35.077mm,16.764mm)(35.077mm,20.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R21-1(77.216mm,10.795mm) on Top Layer And Track (74.93mm,10.16mm)(77.724mm,10.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R21-1(77.216mm,10.795mm) on Top Layer And Track (75.438mm,11.43mm)(77.724mm,11.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R21-1(77.216mm,10.795mm) on Top Layer And Track (75.946mm,10.287mm)(76.708mm,10.287mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R21-1(77.216mm,10.795mm) on Top Layer And Track (75.946mm,11.303mm)(76.708mm,11.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R21-1(77.216mm,10.795mm) on Top Layer And Track (76.708mm,10.287mm)(76.708mm,11.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R21-1(77.216mm,10.795mm) on Top Layer And Track (77.724mm,10.16mm)(77.724mm,11.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R21-2(75.4mm,10.795mm) on Top Layer And Track (74.93mm,10.16mm)(77.724mm,10.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R21-2(75.4mm,10.795mm) on Top Layer And Track (74.93mm,11.43mm)(74.93mm,10.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R21-2(75.4mm,10.795mm) on Top Layer And Track (74.93mm,11.43mm)(75.438mm,11.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R21-2(75.4mm,10.795mm) on Top Layer And Track (75.438mm,11.43mm)(77.724mm,11.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R21-2(75.4mm,10.795mm) on Top Layer And Track (75.946mm,10.287mm)(75.946mm,11.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R21-2(75.4mm,10.795mm) on Top Layer And Track (75.946mm,10.287mm)(76.708mm,10.287mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R21-2(75.4mm,10.795mm) on Top Layer And Track (75.946mm,11.303mm)(76.708mm,11.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R2-2(34.417mm,19.533mm) on Top Layer And Track (33.757mm,16.764mm)(33.757mm,20.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad R2-2(34.417mm,19.533mm) on Top Layer And Track (33.757mm,20.32mm)(35.077mm,20.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad R2-2(34.417mm,19.533mm) on Top Layer And Track (34.087mm,18.339mm)(34.087mm,18.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad R2-2(34.417mm,19.533mm) on Top Layer And Track (34.747mm,18.339mm)(34.747mm,18.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R2-2(34.417mm,19.533mm) on Top Layer And Track (35.077mm,16.764mm)(35.077mm,20.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R22-1(77.216mm,12.319mm) on Top Layer And Track (74.93mm,11.684mm)(77.724mm,11.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R22-1(77.216mm,12.319mm) on Top Layer And Track (75.438mm,12.954mm)(77.724mm,12.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R22-1(77.216mm,12.319mm) on Top Layer And Track (75.946mm,11.811mm)(76.708mm,11.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R22-1(77.216mm,12.319mm) on Top Layer And Track (75.946mm,12.827mm)(76.708mm,12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R22-1(77.216mm,12.319mm) on Top Layer And Track (76.708mm,11.811mm)(76.708mm,12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R22-1(77.216mm,12.319mm) on Top Layer And Track (77.724mm,11.684mm)(77.724mm,12.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R22-2(75.4mm,12.319mm) on Top Layer And Track (74.93mm,11.684mm)(74.93mm,12.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R22-2(75.4mm,12.319mm) on Top Layer And Track (74.93mm,11.684mm)(77.724mm,11.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R22-2(75.4mm,12.319mm) on Top Layer And Track (74.93mm,12.954mm)(75.438mm,12.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R22-2(75.4mm,12.319mm) on Top Layer And Track (75.438mm,12.954mm)(77.724mm,12.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R22-2(75.4mm,12.319mm) on Top Layer And Track (75.946mm,11.811mm)(75.946mm,12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R22-2(75.4mm,12.319mm) on Top Layer And Track (75.946mm,11.811mm)(76.708mm,11.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R22-2(75.4mm,12.319mm) on Top Layer And Track (75.946mm,12.827mm)(76.708mm,12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad R3-1(30.632mm,18.415mm) on Top Layer And Track (29.845mm,17.755mm)(29.845mm,19.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R3-1(30.632mm,18.415mm) on Top Layer And Track (29.845mm,17.755mm)(33.401mm,17.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R3-1(30.632mm,18.415mm) on Top Layer And Track (29.845mm,19.075mm)(33.401mm,19.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad R3-1(30.632mm,18.415mm) on Top Layer And Track (31.42mm,18.085mm)(31.826mm,18.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad R3-1(30.632mm,18.415mm) on Top Layer And Track (31.42mm,18.745mm)(31.826mm,18.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R3-2(32.614mm,18.415mm) on Top Layer And Track (29.845mm,17.755mm)(33.401mm,17.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R3-2(32.614mm,18.415mm) on Top Layer And Track (29.845mm,19.075mm)(33.401mm,19.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad R3-2(32.614mm,18.415mm) on Top Layer And Track (31.42mm,18.085mm)(31.826mm,18.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad R3-2(32.614mm,18.415mm) on Top Layer And Track (31.42mm,18.745mm)(31.826mm,18.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad R3-2(32.614mm,18.415mm) on Top Layer And Track (33.401mm,17.755mm)(33.401mm,19.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad R4-1(26.441mm,18.415mm) on Top Layer And Track (25.654mm,17.755mm)(25.654mm,19.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R4-1(26.441mm,18.415mm) on Top Layer And Track (25.654mm,17.755mm)(29.21mm,17.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R4-1(26.441mm,18.415mm) on Top Layer And Track (25.654mm,19.075mm)(29.21mm,19.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad R4-1(26.441mm,18.415mm) on Top Layer And Track (27.229mm,18.085mm)(27.635mm,18.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad R4-1(26.441mm,18.415mm) on Top Layer And Track (27.229mm,18.745mm)(27.635mm,18.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R4-2(28.423mm,18.415mm) on Top Layer And Track (25.654mm,17.755mm)(29.21mm,17.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R4-2(28.423mm,18.415mm) on Top Layer And Track (25.654mm,19.075mm)(29.21mm,19.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad R4-2(28.423mm,18.415mm) on Top Layer And Track (27.229mm,18.085mm)(27.635mm,18.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad R4-2(28.423mm,18.415mm) on Top Layer And Track (27.229mm,18.745mm)(27.635mm,18.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad R4-2(28.423mm,18.415mm) on Top Layer And Track (29.21mm,17.755mm)(29.21mm,19.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R5-1(39.243mm,37.084mm) on Top Layer And Track (38.735mm,36.449mm)(38.735mm,37.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R5-1(39.243mm,37.084mm) on Top Layer And Track (38.735mm,36.449mm)(41.021mm,36.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R5-1(39.243mm,37.084mm) on Top Layer And Track (38.735mm,37.719mm)(41.529mm,37.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R5-1(39.243mm,37.084mm) on Top Layer And Track (39.751mm,36.576mm)(39.751mm,37.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R5-1(39.243mm,37.084mm) on Top Layer And Track (39.751mm,36.576mm)(40.513mm,36.576mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R5-1(39.243mm,37.084mm) on Top Layer And Track (39.751mm,37.592mm)(40.513mm,37.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R5-2(41.059mm,37.084mm) on Top Layer And Track (38.735mm,36.449mm)(41.021mm,36.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R5-2(41.059mm,37.084mm) on Top Layer And Track (38.735mm,37.719mm)(41.529mm,37.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R5-2(41.059mm,37.084mm) on Top Layer And Track (39.751mm,36.576mm)(40.513mm,36.576mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R5-2(41.059mm,37.084mm) on Top Layer And Track (39.751mm,37.592mm)(40.513mm,37.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R5-2(41.059mm,37.084mm) on Top Layer And Track (40.513mm,36.576mm)(40.513mm,37.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R5-2(41.059mm,37.084mm) on Top Layer And Track (41.021mm,36.449mm)(41.529mm,36.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R5-2(41.059mm,37.084mm) on Top Layer And Track (41.529mm,36.449mm)(41.529mm,37.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R6-1(39.563mm,1.984mm) on Top Layer And Track (38.928mm,0.206mm)(38.928mm,2.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R6-1(39.563mm,1.984mm) on Top Layer And Track (38.928mm,2.492mm)(40.198mm,2.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R6-1(39.563mm,1.984mm) on Top Layer And Track (39.055mm,0.714mm)(39.055mm,1.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R6-1(39.563mm,1.984mm) on Top Layer And Track (39.055mm,1.476mm)(40.071mm,1.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R6-1(39.563mm,1.984mm) on Top Layer And Track (40.071mm,0.714mm)(40.071mm,1.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R6-1(39.563mm,1.984mm) on Top Layer And Track (40.198mm,-0.302mm)(40.198mm,2.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R6-2(39.563mm,0.168mm) on Top Layer And Track (38.928mm,0.206mm)(38.928mm,2.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R6-2(39.563mm,0.168mm) on Top Layer And Track (38.928mm,-0.302mm)(38.928mm,0.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R6-2(39.563mm,0.168mm) on Top Layer And Track (38.928mm,-0.302mm)(40.198mm,-0.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R6-2(39.563mm,0.168mm) on Top Layer And Track (39.055mm,0.714mm)(39.055mm,1.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R6-2(39.563mm,0.168mm) on Top Layer And Track (39.055mm,0.714mm)(40.071mm,0.714mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R6-2(39.563mm,0.168mm) on Top Layer And Track (40.071mm,0.714mm)(40.071mm,1.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R6-2(39.563mm,0.168mm) on Top Layer And Track (40.198mm,-0.302mm)(40.198mm,2.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R7-1(52.832mm,28.575mm) on Top Layer And Track (52.197mm,28.067mm)(52.197mm,30.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R7-1(52.832mm,28.575mm) on Top Layer And Track (52.197mm,28.067mm)(53.467mm,28.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R7-1(52.832mm,28.575mm) on Top Layer And Track (52.324mm,29.083mm)(52.324mm,29.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R7-1(52.832mm,28.575mm) on Top Layer And Track (52.324mm,29.083mm)(53.34mm,29.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R7-1(52.832mm,28.575mm) on Top Layer And Track (53.34mm,29.083mm)(53.34mm,29.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R7-1(52.832mm,28.575mm) on Top Layer And Track (53.467mm,28.067mm)(53.467mm,30.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R7-2(52.832mm,30.391mm) on Top Layer And Track (52.197mm,28.067mm)(52.197mm,30.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R7-2(52.832mm,30.391mm) on Top Layer And Track (52.197mm,30.861mm)(53.467mm,30.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R7-2(52.832mm,30.391mm) on Top Layer And Track (52.324mm,29.083mm)(52.324mm,29.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R7-2(52.832mm,30.391mm) on Top Layer And Track (52.324mm,29.845mm)(53.34mm,29.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R7-2(52.832mm,30.391mm) on Top Layer And Track (53.34mm,29.083mm)(53.34mm,29.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R7-2(52.832mm,30.391mm) on Top Layer And Track (53.467mm,28.067mm)(53.467mm,30.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R7-2(52.832mm,30.391mm) on Top Layer And Track (53.467mm,30.353mm)(53.467mm,30.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R8-1(32.131mm,37.084mm) on Top Layer And Track (31.623mm,36.449mm)(31.623mm,37.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R8-1(32.131mm,37.084mm) on Top Layer And Track (31.623mm,36.449mm)(33.909mm,36.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R8-1(32.131mm,37.084mm) on Top Layer And Track (31.623mm,37.719mm)(34.417mm,37.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R8-1(32.131mm,37.084mm) on Top Layer And Track (32.639mm,36.576mm)(32.639mm,37.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R8-1(32.131mm,37.084mm) on Top Layer And Track (32.639mm,36.576mm)(33.401mm,36.576mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R8-1(32.131mm,37.084mm) on Top Layer And Track (32.639mm,37.592mm)(33.401mm,37.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R8-2(33.947mm,37.084mm) on Top Layer And Track (31.623mm,36.449mm)(33.909mm,36.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R8-2(33.947mm,37.084mm) on Top Layer And Track (31.623mm,37.719mm)(34.417mm,37.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R8-2(33.947mm,37.084mm) on Top Layer And Track (32.639mm,36.576mm)(33.401mm,36.576mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R8-2(33.947mm,37.084mm) on Top Layer And Track (32.639mm,37.592mm)(33.401mm,37.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R8-2(33.947mm,37.084mm) on Top Layer And Track (33.401mm,36.576mm)(33.401mm,37.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R8-2(33.947mm,37.084mm) on Top Layer And Track (33.909mm,36.449mm)(34.417mm,36.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R8-2(33.947mm,37.084mm) on Top Layer And Track (34.417mm,36.449mm)(34.417mm,37.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R9-1(47.244mm,13.081mm) on Top Layer And Track (46.609mm,11.303mm)(46.609mm,13.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R9-1(47.244mm,13.081mm) on Top Layer And Track (46.609mm,13.589mm)(47.879mm,13.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R9-1(47.244mm,13.081mm) on Top Layer And Track (46.736mm,11.811mm)(46.736mm,12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R9-1(47.244mm,13.081mm) on Top Layer And Track (46.736mm,12.573mm)(47.752mm,12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R9-1(47.244mm,13.081mm) on Top Layer And Track (47.752mm,11.811mm)(47.752mm,12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R9-1(47.244mm,13.081mm) on Top Layer And Track (47.879mm,10.795mm)(47.879mm,13.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R9-2(47.244mm,11.265mm) on Top Layer And Track (46.609mm,10.795mm)(46.609mm,11.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R9-2(47.244mm,11.265mm) on Top Layer And Track (46.609mm,10.795mm)(47.879mm,10.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R9-2(47.244mm,11.265mm) on Top Layer And Track (46.609mm,11.303mm)(46.609mm,13.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R9-2(47.244mm,11.265mm) on Top Layer And Track (46.736mm,11.811mm)(46.736mm,12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R9-2(47.244mm,11.265mm) on Top Layer And Track (46.736mm,11.811mm)(47.752mm,11.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R9-2(47.244mm,11.265mm) on Top Layer And Track (47.752mm,11.811mm)(47.752mm,12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R9-2(47.244mm,11.265mm) on Top Layer And Track (47.879mm,10.795mm)(47.879mm,13.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad SW1-1(43.378mm,40.005mm) on Top Layer And Track (42.697mm,38.151mm)(42.697mm,39.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad SW1-1(43.378mm,40.005mm) on Top Layer And Track (42.697mm,40.716mm)(42.697mm,41.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad SW1-2(36.378mm,40.005mm) on Top Layer And Track (37.059mm,38.151mm)(37.059mm,39.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad SW1-2(36.378mm,40.005mm) on Top Layer And Track (37.059mm,40.716mm)(37.059mm,41.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad SW2-1(34.869mm,40.005mm) on Top Layer And Track (34.188mm,38.151mm)(34.188mm,39.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad SW2-1(34.869mm,40.005mm) on Top Layer And Track (34.188mm,40.716mm)(34.188mm,41.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad SW2-2(27.869mm,40.005mm) on Top Layer And Track (28.55mm,38.151mm)(28.55mm,39.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad SW2-2(27.869mm,40.005mm) on Top Layer And Track (28.55mm,40.716mm)(28.55mm,41.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad SW3-1(83.637mm,25.781mm) on Top Layer And Track (82.956mm,23.927mm)(82.956mm,25.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad SW3-1(83.637mm,25.781mm) on Top Layer And Track (82.956mm,26.492mm)(82.956mm,27.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad SW3-2(76.637mm,25.781mm) on Top Layer And Track (77.318mm,23.927mm)(77.318mm,25.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad SW3-2(76.637mm,25.781mm) on Top Layer And Track (77.318mm,26.492mm)(77.318mm,27.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad SW4-1(83.764mm,20.574mm) on Top Layer And Track (83.083mm,18.72mm)(83.083mm,19.863mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad SW4-1(83.764mm,20.574mm) on Top Layer And Track (83.083mm,21.285mm)(83.083mm,22.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad SW4-2(76.764mm,20.574mm) on Top Layer And Track (77.445mm,18.72mm)(77.445mm,19.863mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad SW4-2(76.764mm,20.574mm) on Top Layer And Track (77.445mm,21.285mm)(77.445mm,22.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.065mm < 0.254mm) Between Pad X1-1(46.883mm,37.211mm) on Top Layer And Track (46.218mm,36.148mm)(46.218mm,38.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.065mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Pad X1-1(46.883mm,37.211mm) on Top Layer And Track (46.218mm,36.148mm)(50.076mm,36.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad X1-1(46.883mm,37.211mm) on Top Layer And Track (46.218mm,38.297mm)(50.076mm,38.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad X1-1(46.883mm,37.211mm) on Top Layer And Track (47.533mm,36.461mm)(48.733mm,36.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad X1-1(46.883mm,37.211mm) on Top Layer And Track (47.533mm,37.961mm)(48.733mm,37.961mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Pad X1-2(49.383mm,37.211mm) on Top Layer And Track (46.218mm,36.148mm)(50.076mm,36.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad X1-2(49.383mm,37.211mm) on Top Layer And Track (46.218mm,38.297mm)(50.076mm,38.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad X1-2(49.383mm,37.211mm) on Top Layer And Track (47.533mm,36.461mm)(48.733mm,36.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad X1-2(49.383mm,37.211mm) on Top Layer And Track (47.533mm,37.961mm)(48.733mm,37.961mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.254mm) Between Pad X1-2(49.383mm,37.211mm) on Top Layer And Track (50.076mm,36.148mm)(50.076mm,38.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad X2-1(49.36mm,35.217mm) on Top Layer And Track (46.218mm,36.148mm)(50.076mm,36.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad X2-1(49.36mm,35.217mm) on Top Layer And Track (50.076mm,36.148mm)(50.076mm,38.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad X2-2(47.16mm,35.217mm) on Top Layer And Track (46.218mm,36.148mm)(50.076mm,36.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
Rule Violations :625

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.198mm < 0.254mm) Between Arc (14.925mm,29.924mm) on Top Overlay And Text "+" (14.188mm,33.749mm) on Top Overlay Silk Text to Silk Clearance [0.198mm]
   Violation between Silk To Silk Clearance Constraint: (0.198mm < 0.254mm) Between Arc (20.828mm,6.35mm) on Top Overlay And Text "+" (20.091mm,10.825mm) on Top Overlay Silk Text to Silk Clearance [0.198mm]
   Violation between Silk To Silk Clearance Constraint: (0.198mm < 0.254mm) Between Arc (21.844mm,28.702mm) on Top Overlay And Text "+" (26.319mm,29.439mm) on Top Overlay Silk Text to Silk Clearance [0.198mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "+" (14.188mm,33.749mm) on Top Overlay And Track (14.773mm,33.099mm)(14.773mm,41.735mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "+" (14.188mm,33.749mm) on Top Overlay And Track (14.773mm,33.099mm)(26.736mm,33.099mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "+" (26.319mm,29.439mm) on Top Overlay And Track (26.187mm,25.197mm)(26.187mm,30.226mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.099mm < 0.254mm) Between Text "+" (26.319mm,29.439mm) on Top Overlay And Track (26.416mm,26.924mm)(26.416mm,28.499mm) on Top Overlay Silk Text to Silk Clearance [0.099mm]
   Violation between Silk To Silk Clearance Constraint: (0.239mm < 0.254mm) Between Text "7.5k" (42.141mm,-1.366mm) on Top Overlay And Track (41.976mm,-0.303mm)(43.246mm,-0.303mm) on Top Overlay Silk Text to Silk Clearance [0.239mm]
   Violation between Silk To Silk Clearance Constraint: (0.239mm < 0.254mm) Between Text "7.5k" (42.141mm,-1.366mm) on Top Overlay And Track (43.5mm,-0.302mm)(43.5mm,0.206mm) on Top Overlay Silk Text to Silk Clearance [0.239mm]
   Violation between Silk To Silk Clearance Constraint: (0.239mm < 0.254mm) Between Text "7.5k" (42.141mm,-1.366mm) on Top Overlay And Track (43.5mm,-0.302mm)(44.77mm,-0.302mm) on Top Overlay Silk Text to Silk Clearance [0.239mm]
   Violation between Silk To Silk Clearance Constraint: (0.042mm < 0.254mm) Between Text "Burn" (78.706mm,22.609mm) on Top Overlay And Track (77.445mm,22.428mm)(83.083mm,22.428mm) on Top Overlay Silk Text to Silk Clearance [0.042mm]
   Violation between Silk To Silk Clearance Constraint: (0.196mm < 0.254mm) Between Text "RST" (78.944mm,28.048mm) on Top Overlay And Track (77.318mm,27.635mm)(82.956mm,27.635mm) on Top Overlay Silk Text to Silk Clearance [0.196mm]
Rule Violations :12

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 710
Waived Violations : 0
Time Elapsed        : 00:00:02