

================================================================
== Vitis HLS Report for 'radix_Pipeline_VITIS_LOOP_26_2'
================================================================
* Date:           Wed Dec  7 16:13:40 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Radix
* Solution:       radix01 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.532 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_2  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.53>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%countingSort_counter2 = alloca i32 1"   --->   Operation 4 'alloca' 'countingSort_counter2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%max_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_5_reload"   --->   Operation 5 'read' 'max_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.46ns)   --->   "%store_ln0 = store i3 0, i3 %countingSort_counter2"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc13.i.i"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%countingSort_counter2_1 = load i3 %countingSort_counter2" [../../Code/radix/radix.c:26]   --->   Operation 8 'load' 'countingSort_counter2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%countingSort_counter2_cast = zext i3 %countingSort_counter2_1" [../../Code/radix/radix.c:26]   --->   Operation 9 'zext' 'countingSort_counter2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.80ns)   --->   "%icmp_ln26 = icmp_slt  i32 %countingSort_counter2_cast, i32 %max_5_reload_read" [../../Code/radix/radix.c:26]   --->   Operation 11 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.71ns)   --->   "%add_ln26 = add i3 %countingSort_counter2_1, i3 1" [../../Code/radix/radix.c:26]   --->   Operation 12 'add' 'add_ln26' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc27.i.i.preheader.exitStub, void %for.inc13.i.i.split" [../../Code/radix/radix.c:26]   --->   Operation 13 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%countingSort_counter2_cast2 = zext i3 %countingSort_counter2_1" [../../Code/radix/radix.c:26]   --->   Operation 14 'zext' 'countingSort_counter2_cast2' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../../Code/radix/radix.c:26]   --->   Operation 15 'specloopname' 'specloopname_ln26' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%count_addr = getelementptr i32 %count, i64 0, i64 %countingSort_counter2_cast2" [../../Code/radix/radix.c:27]   --->   Operation 16 'getelementptr' 'count_addr' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.73ns)   --->   "%store_ln27 = store i32 0, i3 %count_addr" [../../Code/radix/radix.c:27]   --->   Operation 17 'store' 'store_ln27' <Predicate = (icmp_ln26)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln26 = store i3 %add_ln26, i3 %countingSort_counter2" [../../Code/radix/radix.c:26]   --->   Operation 18 'store' 'store_ln26' <Predicate = (icmp_ln26)> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc13.i.i" [../../Code/radix/radix.c:26]   --->   Operation 19 'br' 'br_ln26' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 20 'ret' 'ret_ln0' <Predicate = (!icmp_ln26)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.53ns
The critical path consists of the following:
	'alloca' operation ('countingSort_counter2') [3]  (0 ns)
	'load' operation ('countingSort_counter2', ../../Code/radix/radix.c:26) on local variable 'countingSort_counter2' [8]  (0 ns)
	'add' operation ('add_ln26', ../../Code/radix/radix.c:26) [12]  (0.715 ns)
	'store' operation ('store_ln26', ../../Code/radix/radix.c:26) of variable 'add_ln26', ../../Code/radix/radix.c:26 on local variable 'countingSort_counter2' [19]  (0.46 ns)
	blocking operation 0.357 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
