add_file_target(
  FILE carry.sim.v
  SCANNER_TYPE verilog
  )

v2x(
  NAME carry
  SRCS carry.sim.v
)
