 
****************************************
Report : qor
Design : vector_unit
Version: V-2023.12-SP5
Date   : Fri Dec  6 23:42:31 2024
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:         36.25
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              24109
  Buf/Inv Cell Count:            3839
  Buf Cell Count:                  34
  Inv Cell Count:                3805
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     23309
  Sequential Cell Count:          800
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    58459.219176
  Noncombinational Area:  5662.328424
  Buf/Inv Area:           4920.990293
  Total Buffer Area:            78.02
  Total Inverter Area:        4842.97
  Macro/Black Box Area:      0.000000
  Net Area:              24041.680336
  -----------------------------------
  Cell Area:             64121.547600
  Design Area:           88163.227936


  Design Rules
  -----------------------------------
  Total Number of Nets:         26398
  Nets With Violations:           943
  Max Trans Violations:           943
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ggbl2517p34.engin.umich.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:               12.77
  Overall Compile Wall Clock Time:     3.88

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
