read -sv run_verilog_mid/adder_32b_9_71_04b6ab8778bc1e9711279e2ab5094476.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_71_04b6ab8778bc1e9711279e2ab5094476_yosys.v
