

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Thu Apr  6 00:00:47 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fir
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.420 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1004|     1004|  5.020 us|  5.020 us|  1005|  1005|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- For_Loop  |     1002|     1002|         4|          1|          1|  1000|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.02>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = alloca i32 1"   --->   Operation 7 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:3]   --->   Operation 10 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %d_i, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %d_i"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %idx, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %idx"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln7 = store i10 0, i10 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:7]   --->   Operation 15 'store' 'store_ln7' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln7 = store i32 0, i32 %tmp" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:7]   --->   Operation 16 'store' 'store_ln7' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.inc" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:7]   --->   Operation 17 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:7]   --->   Operation 18 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.91ns)   --->   "%icmp_ln7 = icmp_eq  i10 %i_1, i10 1000" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:7]   --->   Operation 20 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln7 = add i10 %i_1, i10 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:7]   --->   Operation 22 'add' 'add_ln7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %for.inc.split, void %for.end" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:7]   --->   Operation 23 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_cast = zext i10 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:7]   --->   Operation 24 'zext' 'i_cast' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%idx_addr = getelementptr i32 %idx, i64 0, i64 %i_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:8]   --->   Operation 25 'getelementptr' 'idx_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.23ns)   --->   "%idx_load = load i10 %idx_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:8]   --->   Operation 26 'load' 'idx_load' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 27 [1/1] (0.78ns)   --->   "%sub_ln8 = sub i10 999, i10 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:8]   --->   Operation 27 'sub' 'sub_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i10 %sub_ln8" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:8]   --->   Operation 28 'zext' 'zext_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%d_i_addr = getelementptr i32 %d_i, i64 0, i64 %zext_ln8" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:8]   --->   Operation 29 'getelementptr' 'd_i_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.23ns)   --->   "%d_i_load = load i10 %d_i_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:8]   --->   Operation 30 'load' 'd_i_load' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln7 = store i10 %add_ln7, i10 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:7]   --->   Operation 31 'store' 'store_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 32 [1/2] (1.23ns)   --->   "%idx_load = load i10 %idx_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:8]   --->   Operation 32 'load' 'idx_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 33 [1/2] (1.23ns)   --->   "%d_i_load = load i10 %d_i_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:8]   --->   Operation 33 'load' 'd_i_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 3.42>
ST_3 : Operation 34 [1/1] (3.42ns)   --->   "%mul_ln8 = mul i32 %d_i_load, i32 %idx_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:8]   --->   Operation 34 'mul' 'mul_ln8' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_load3 = load i32 %tmp" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:11]   --->   Operation 40 'load' 'tmp_load3' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln11 = ret i32 %tmp_load3" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:11]   --->   Operation 41 'ret' 'ret_ln11' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.44>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_load = load i32 %tmp" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:8]   --->   Operation 35 'load' 'tmp_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:4]   --->   Operation 36 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.01ns)   --->   "%tmp_1 = add i32 %mul_ln8, i32 %tmp_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:8]   --->   Operation 37 'add' 'tmp_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln7 = store i32 %tmp_1, i32 %tmp" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:7]   --->   Operation 38 'store' 'store_ln7' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.inc" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:7]   --->   Operation 39 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ idx]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp               (alloca           ) [ 01111]
i                 (alloca           ) [ 01000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
spectopmodule_ln3 (spectopmodule    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
store_ln7         (store            ) [ 00000]
store_ln7         (store            ) [ 00000]
br_ln7            (br               ) [ 00000]
i_1               (load             ) [ 00000]
specpipeline_ln0  (specpipeline     ) [ 00000]
icmp_ln7          (icmp             ) [ 01110]
empty             (speclooptripcount) [ 00000]
add_ln7           (add              ) [ 00000]
br_ln7            (br               ) [ 00000]
i_cast            (zext             ) [ 00000]
idx_addr          (getelementptr    ) [ 01100]
sub_ln8           (sub              ) [ 00000]
zext_ln8          (zext             ) [ 00000]
d_i_addr          (getelementptr    ) [ 01100]
store_ln7         (store            ) [ 00000]
idx_load          (load             ) [ 01010]
d_i_load          (load             ) [ 01010]
mul_ln8           (mul              ) [ 01001]
tmp_load          (load             ) [ 00000]
specloopname_ln4  (specloopname     ) [ 00000]
tmp_1             (add              ) [ 00000]
store_ln7         (store            ) [ 00000]
br_ln7            (br               ) [ 00000]
tmp_load3         (load             ) [ 00000]
ret_ln11          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="idx">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="tmp_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="idx_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="10" slack="0"/>
<pin id="56" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="idx_addr/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="10" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="d_i_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="10" slack="0"/>
<pin id="69" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="10" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_i_load/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln7_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="10" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln7_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_1_load_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="10" slack="0"/>
<pin id="90" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="icmp_ln7_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="10" slack="0"/>
<pin id="93" dir="0" index="1" bw="6" slack="0"/>
<pin id="94" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="add_ln7_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="10" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="i_cast_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="10" slack="0"/>
<pin id="105" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sub_ln8_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="6" slack="0"/>
<pin id="110" dir="0" index="1" bw="10" slack="0"/>
<pin id="111" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln8/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln8_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln7_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="10" slack="0"/>
<pin id="121" dir="0" index="1" bw="10" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="mul_ln8_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="0" index="1" bw="32" slack="1"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln8/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_load_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="3"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_load/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln7_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="3"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_load3_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="2"/>
<pin id="143" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_load3/3 "/>
</bind>
</comp>

<comp id="144" class="1005" name="tmp_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="152" class="1005" name="i_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="10" slack="0"/>
<pin id="154" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="159" class="1005" name="icmp_ln7_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="2"/>
<pin id="161" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln7 "/>
</bind>
</comp>

<comp id="163" class="1005" name="idx_addr_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="1"/>
<pin id="165" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="idx_addr "/>
</bind>
</comp>

<comp id="168" class="1005" name="d_i_addr_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="1"/>
<pin id="170" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="d_i_addr "/>
</bind>
</comp>

<comp id="173" class="1005" name="idx_load_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="idx_load "/>
</bind>
</comp>

<comp id="178" class="1005" name="d_i_load_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_i_load "/>
</bind>
</comp>

<comp id="183" class="1005" name="mul_ln8_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="36" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="36" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="95"><net_src comp="88" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="101"><net_src comp="88" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="106"><net_src comp="88" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="112"><net_src comp="38" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="88" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="108" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="123"><net_src comp="97" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="135"><net_src comp="128" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="131" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="44" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="150"><net_src comp="144" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="151"><net_src comp="144" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="155"><net_src comp="48" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="158"><net_src comp="152" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="162"><net_src comp="91" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="52" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="171"><net_src comp="65" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="176"><net_src comp="59" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="181"><net_src comp="72" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="186"><net_src comp="124" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="131" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fir : d_i | {1 2 }
	Port: fir : idx | {1 2 }
  - Chain level:
	State 1
		store_ln7 : 1
		store_ln7 : 1
		i_1 : 1
		icmp_ln7 : 2
		add_ln7 : 2
		br_ln7 : 3
		i_cast : 2
		idx_addr : 3
		idx_load : 4
		sub_ln8 : 2
		zext_ln8 : 3
		d_i_addr : 4
		d_i_load : 5
		store_ln7 : 3
	State 2
	State 3
		ret_ln11 : 1
	State 4
		tmp_1 : 1
		store_ln7 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|---------|
| Operation| Functional Unit |   DSP   |    FF   |   LUT   |
|----------|-----------------|---------|---------|---------|
|    add   |  add_ln7_fu_97  |    0    |    0    |    17   |
|          |   tmp_1_fu_131  |    0    |    0    |    39   |
|----------|-----------------|---------|---------|---------|
|    mul   |  mul_ln8_fu_124 |    3    |    0    |    20   |
|----------|-----------------|---------|---------|---------|
|    sub   |  sub_ln8_fu_108 |    0    |    0    |    17   |
|----------|-----------------|---------|---------|---------|
|   icmp   |  icmp_ln7_fu_91 |    0    |    0    |    11   |
|----------|-----------------|---------|---------|---------|
|   zext   |  i_cast_fu_103  |    0    |    0    |    0    |
|          | zext_ln8_fu_114 |    0    |    0    |    0    |
|----------|-----------------|---------|---------|---------|
|   Total  |                 |    3    |    0    |   104   |
|----------|-----------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|d_i_addr_reg_168|   10   |
|d_i_load_reg_178|   32   |
|    i_reg_152   |   10   |
|icmp_ln7_reg_159|    1   |
|idx_addr_reg_163|   10   |
|idx_load_reg_173|   32   |
| mul_ln8_reg_183|   32   |
|   tmp_reg_144  |   32   |
+----------------+--------+
|      Total     |   159  |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_72 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   ||  0.854  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   104  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   159  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    0   |   159  |   122  |
+-----------+--------+--------+--------+--------+
