###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       193953   # Number of WRITE/WRITEP commands
num_reads_done                 =       623827   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       456205   # Number of read row buffer hits
num_read_cmds                  =       623826   # Number of READ/READP commands
num_writes_done                =       193955   # Number of read requests issued
num_write_row_hits             =       156021   # Number of write row buffer hits
num_act_cmds                   =       206364   # Number of ACT commands
num_pre_cmds                   =       206334   # Number of PRE commands
num_ondemand_pres              =       182598   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9447258   # Cyles of rank active rank.0
rank_active_cycles.1           =      9125068   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       552742   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       874932   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       766186   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5959   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2578   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3087   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3235   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5277   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         8460   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1487   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          842   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1514   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19162   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           16   # Write cmd latency (cycles)
write_latency[20-39]           =          318   # Write cmd latency (cycles)
write_latency[40-59]           =          606   # Write cmd latency (cycles)
write_latency[60-79]           =         1257   # Write cmd latency (cycles)
write_latency[80-99]           =         2789   # Write cmd latency (cycles)
write_latency[100-119]         =         3877   # Write cmd latency (cycles)
write_latency[120-139]         =         5516   # Write cmd latency (cycles)
write_latency[140-159]         =         7464   # Write cmd latency (cycles)
write_latency[160-179]         =         9260   # Write cmd latency (cycles)
write_latency[180-199]         =        10123   # Write cmd latency (cycles)
write_latency[200-]            =       152727   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       248339   # Read request latency (cycles)
read_latency[40-59]            =        74054   # Read request latency (cycles)
read_latency[60-79]            =       102828   # Read request latency (cycles)
read_latency[80-99]            =        35192   # Read request latency (cycles)
read_latency[100-119]          =        28388   # Read request latency (cycles)
read_latency[120-139]          =        23370   # Read request latency (cycles)
read_latency[140-159]          =        13316   # Read request latency (cycles)
read_latency[160-179]          =         9980   # Read request latency (cycles)
read_latency[180-199]          =         7921   # Read request latency (cycles)
read_latency[200-]             =        80436   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.68213e+08   # Write energy
read_energy                    =  2.51527e+09   # Read energy
act_energy                     =  5.64612e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.65316e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.19967e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89509e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.69404e+09   # Active standby energy rank.1
average_read_latency           =      113.886   # Average read request latency (cycles)
average_interarrival           =      12.2281   # Average request interarrival latency (cycles)
total_energy                   =  1.70272e+10   # Total energy (pJ)
average_power                  =      1702.72   # Average power (mW)
average_bandwidth              =      6.97841   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       190280   # Number of WRITE/WRITEP commands
num_reads_done                 =       598184   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       428467   # Number of read row buffer hits
num_read_cmds                  =       598178   # Number of READ/READP commands
num_writes_done                =       190280   # Number of read requests issued
num_write_row_hits             =       143799   # Number of write row buffer hits
num_act_cmds                   =       216916   # Number of ACT commands
num_pre_cmds                   =       216888   # Number of PRE commands
num_ondemand_pres              =       193587   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9331549   # Cyles of rank active rank.0
rank_active_cycles.1           =      9307043   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       668451   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       692957   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       735013   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7898   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2530   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3074   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3193   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5209   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         8579   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1505   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          819   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1479   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19167   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           16   # Write cmd latency (cycles)
write_latency[20-39]           =          366   # Write cmd latency (cycles)
write_latency[40-59]           =          589   # Write cmd latency (cycles)
write_latency[60-79]           =         1202   # Write cmd latency (cycles)
write_latency[80-99]           =         2564   # Write cmd latency (cycles)
write_latency[100-119]         =         3753   # Write cmd latency (cycles)
write_latency[120-139]         =         5856   # Write cmd latency (cycles)
write_latency[140-159]         =         7812   # Write cmd latency (cycles)
write_latency[160-179]         =         9745   # Write cmd latency (cycles)
write_latency[180-199]         =        10663   # Write cmd latency (cycles)
write_latency[200-]            =       147714   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       241669   # Read request latency (cycles)
read_latency[40-59]            =        70862   # Read request latency (cycles)
read_latency[60-79]            =       106800   # Read request latency (cycles)
read_latency[80-99]            =        32547   # Read request latency (cycles)
read_latency[100-119]          =        27183   # Read request latency (cycles)
read_latency[120-139]          =        23472   # Read request latency (cycles)
read_latency[140-159]          =        12178   # Read request latency (cycles)
read_latency[160-179]          =         9490   # Read request latency (cycles)
read_latency[180-199]          =         7217   # Read request latency (cycles)
read_latency[200-]             =        66760   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.49878e+08   # Write energy
read_energy                    =  2.41185e+09   # Read energy
act_energy                     =  5.93482e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.20856e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.32619e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82289e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.80759e+09   # Active standby energy rank.1
average_read_latency           =      101.265   # Average read request latency (cycles)
average_interarrival           =      12.6828   # Average request interarrival latency (cycles)
total_energy                   =  1.69438e+10   # Total energy (pJ)
average_power                  =      1694.38   # Average power (mW)
average_bandwidth              =      6.72823   # Average bandwidth
