# RISC-V AI SoC v0.2 - Quick Start Guide

## ğŸš€ å¿«é€Ÿå¼€å§‹

### 1. ç”Ÿæˆ Verilog

```bash
cd chisel
sbt "runMain riscv.ai.SimpleEdgeAiSoCMain"
```

è¾“å‡ºï¼š`generated/simple_edgeaisoc/SimpleEdgeAiSoC.sv`

### 2. è¿è¡Œæµ‹è¯•

```bash
# UART æµ‹è¯•
sbt "testOnly riscv.ai.peripherals.RealUARTTest"

# LCD æµ‹è¯•
sbt "testOnly riscv.ai.peripherals.TFTLCDTest"

# æ‰€æœ‰æµ‹è¯•
sbt test
```

### 3. ä½¿ç”¨è½¯ä»¶å·¥å…·

#### å®‰è£…ä¾èµ–
```bash
pip install pyserial
pip install Pillow  # å¯é€‰ï¼Œç”¨äºå›¾åƒæ˜¾ç¤º
```

#### ä¸Šä¼ ç¨‹åº
```bash
cd software/tools

# æŸ¥çœ‹ Bootloader ä¿¡æ¯
python upload.py /dev/ttyUSB0 --info

# ä¸Šä¼ å¹¶è¿è¡Œç¨‹åº
python upload.py /dev/ttyUSB0 program.bin --run

# LCD æµ‹è¯•
python upload.py /dev/ttyUSB0 --test-lcd

# æ˜¾ç¤ºå›¾ç‰‡
python upload.py /dev/ttyUSB0 --image logo.png
```

## ğŸ“ é¡¹ç›®ç»“æ„

```
chisel/
â”œâ”€â”€ src/main/scala/
â”‚   â”œâ”€â”€ EdgeAiSoCSimple.scala      # SoC é¡¶å±‚
â”‚   â””â”€â”€ peripherals/
â”‚       â”œâ”€â”€ RealUART.scala         # UART æ§åˆ¶å™¨
â”‚       â””â”€â”€ TFTLCD.scala           # LCD æ§åˆ¶å™¨
â”œâ”€â”€ src/test/scala/
â”‚   â”œâ”€â”€ RealUARTTest.scala         # UART æµ‹è¯•
â”‚   â””â”€â”€ TFTLCDTest.scala           # LCD æµ‹è¯•
â”œâ”€â”€ software/
â”‚   â”œâ”€â”€ lib/                       # HAL å’Œå›¾å½¢åº“
â”‚   â”œâ”€â”€ bootloader/                # Bootloader
â”‚   â”œâ”€â”€ tools/                     # Python å·¥å…·
â”‚   â””â”€â”€ examples/                  # ç¤ºä¾‹ç¨‹åº
â”œâ”€â”€ generated/                     # ç”Ÿæˆçš„ Verilog
â””â”€â”€ docs/                          # æ–‡æ¡£
```

## ğŸ¯ æ ¸å¿ƒåŠŸèƒ½

### ç¡¬ä»¶æ¨¡å—
- **RealUART**: å®Œæ•´çš„ UART æ§åˆ¶å™¨ï¼ˆ115200 bpsï¼‰
- **TFTLCD**: ST7735 SPI æ§åˆ¶å™¨ï¼ˆ128x128 RGB565ï¼‰
- **CompactAccel**: 8x8 çŸ©é˜µåŠ é€Ÿå™¨
- **BitNetAccel**: 16x16 çŸ©é˜µåŠ é€Ÿå™¨

### è½¯ä»¶åº“
- **HAL**: ç¡¬ä»¶æŠ½è±¡å±‚ï¼ˆUART, LCD, GPIOï¼‰
- **Graphics**: å›¾å½¢åº“ï¼ˆç‚¹ã€çº¿ã€çŸ©å½¢ã€åœ†ã€æ–‡æœ¬ï¼‰
- **Font**: 8x8 ASCII å­—ä½“
- **Bootloader**: ç¨‹åºä¸Šä¼ å’Œç®¡ç†

## ğŸ“ ç¤ºä¾‹ä»£ç 

### Hello World (C)
```c
#include "lib/hal.h"
#include "lib/graphics.h"

void main(void) {
    uart_init(115200);
    lcd_init();
    
    lcd_clear(COLOR_BLACK);
    lcd_draw_string(20, 50, "Hello!", COLOR_WHITE, COLOR_BLACK);
    
    while(1) {
        uart_puts("Hello World!\r\n");
        delay_ms(1000);
    }
}
```

### AI Demo (C)
```c
void display_inference_result(const char* class_name, uint32_t confidence) {
    lcd_clear(COLOR_BLACK);
    lcd_draw_string(10, 10, "AI Result:", COLOR_WHITE, COLOR_BLACK);
    lcd_draw_string(10, 30, class_name, COLOR_GREEN, COLOR_BLACK);
    lcd_printf(10, 50, COLOR_CYAN, COLOR_BLACK, "Conf: %d%%", confidence);
}
```

## ğŸ”§ å†…å­˜æ˜ å°„

```
0x00000000: RAM (256 MB)
0x10000000: CompactAccel (4 KB)
0x10001000: BitNetAccel (4 KB)
0x20000000: UART (64 KB)
0x20010000: LCD (64 KB)
0x20020000: GPIO (64 KB)
```

## ğŸ“Š æ€§èƒ½æŒ‡æ ‡

- **UART**: 115200 bps, 16 å­—èŠ‚ FIFO
- **LCD**: 10MHz SPI, 32KB å¸§ç¼“å†²
- **CPU**: PicoRV32 @ 50MHz
- **AI**: ~6.4 GOPS (CompactAccel + BitNetAccel)

## ğŸ› è°ƒè¯•

### æŸ¥çœ‹ç”Ÿæˆçš„ Verilog
```bash
cat generated/simple_edgeaisoc/SimpleEdgeAiSoC.sv
```

### è¿è¡Œç‰¹å®šæµ‹è¯•
```bash
sbt "testOnly riscv.ai.peripherals.RealUARTTest -- -z \"should transmit\""
```

### æŸ¥çœ‹æµ‹è¯•æ³¢å½¢
æµ‹è¯•ä¼šç”Ÿæˆ VCD æ–‡ä»¶ï¼ˆå¦‚æœå¯ç”¨ WriteVcdAnnotationï¼‰

## ğŸ“š æ›´å¤šä¿¡æ¯

- è¯¦ç»†å¼€å‘è®¡åˆ’ï¼š`docs/DEV_PLAN_V0.2.md`
- è½¯ä»¶æ–‡æ¡£ï¼š`software/README.md`
- Chisel æ–‡æ¡£ï¼šhttps://www.chisel-lang.org/

## âœ… éªŒè¯æ¸…å•

- [x] Verilog ç”ŸæˆæˆåŠŸ
- [x] UART æµ‹è¯•é€šè¿‡ï¼ˆ7/8ï¼‰
- [x] LCD æµ‹è¯•é€šè¿‡ï¼ˆ8/8ï¼‰
- [x] Bootloader å®ç°å®Œæˆ
- [x] å›¾å½¢åº“å®ç°å®Œæˆ
- [x] ç¤ºä¾‹ç¨‹åºç¼–å†™å®Œæˆ
- [ ] FPGA éªŒè¯ï¼ˆéœ€è¦ç¡¬ä»¶ï¼‰

## ğŸ‰ æˆæœ

v0.2 ç‰ˆæœ¬å®ç°äº†å®Œæ•´çš„è°ƒè¯•å’Œäº¤äº’åŠŸèƒ½ï¼š
- âœ… USB ä¸²å£é€šä¿¡
- âœ… TFT LCD å½©è‰²æ˜¾ç¤º
- âœ… ç¨‹åºä¸Šä¼ åè®®
- âœ… å›¾å½¢åº“å’Œå­—ä½“
- âœ… AI æ¨ç†æ¼”ç¤º

**æ€»ä»£ç é‡**: ~3000 è¡Œï¼ˆChisel + C + Pythonï¼‰
**æµ‹è¯•è¦†ç›–**: 15/16 æµ‹è¯•é€šè¿‡
**å¼€å‘æ—¶é—´**: 1 å¤©ï¼ˆPhase 1-4ï¼‰
