//
// ***********************************************************************
// Unpublished work. Copyright 2021 Siemens
// For use only with Tessent tools
// ***********************************************************************
// File Type:       Tessent Cell Library 
// Generated by:    Tessent Shell -- write_cell_library 
// Tool Version:    2022.4 
// Tool Build Date:   Tue Nov 29 21:19:37 GMT 2022 
// ***********************************************************************
// Library Created : Local Time = Fri Jul  7 15:03:21 2023
//                          GMT = Fri Jul  7 22:03:21 2023


library_format_version = 9;

array_delimiter = "[]";


model INTCdsiseq_fan003ad_0
  (MGM_CLK0, clk)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (clk) ( )
  output (MGM_CLK0) ( )
  (
    primitive = _buf mlc_gate0 (clk, MGM_CLK0);
  )
) // end model INTCdsiseq_fan003ad_0


model INTCdsiseq_fan003ad_1
  (MGM_C0, rb)
(
  model_source = verilog_udp;
  simulation_function = inverter;

  input (rb) ( )
  output (MGM_C0) ( )
  (
    primitive = _inv mlc_gate0 (rb, MGM_C0);
  )
) // end model INTCdsiseq_fan003ad_1


model INTCdsiseq_fan003ad_N_IQ_FF_UDP
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = dff;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( posedge_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dff mlc_dff (P, C, CK, D, Q,  );
  )
) // end model INTCdsiseq_fan003ad_N_IQ_FF_UDP


model INTCdsiseq_fan05bad_2
  (MGM_D0, IQ, d, den)
(
  model_source = verilog_udp;

  input (IQ) ( )
  input (d) ( )
  input (den) ( )
  output (MGM_D0) ( )
  (
    primitive = _mux mlc_gate0 (IQ, mlc_sel_eq_1_net0, den, MGM_D0);
    primitive = _inv mlc_gate1 (d, mlc_sel_eq_1_net0);
  )
) // end model INTCdsiseq_fan05bad_2


model INTCdsiseq_fan05bad_LN_IQ_FF_UDP
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = dff;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( posedge_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _inv mlc_reset_not_gate (C, mlc_reset_not_net);
    primitive = _and mlc_set_and_gate (mlc_reset_not_net, P, mlc_set_and_net);
    primitive = _dff mlc_dff (mlc_set_and_net, C, CK, D, Q,  );
  )
) // end model INTCdsiseq_fan05bad_LN_IQ_FF_UDP


model INTCdsiseq_faz003ad_3
  (MGM_D0, d, si, ssb)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (d) ( mux_in1; )
  input (si) ( mux_in0; )
  input (ssb) ( mux_select; )
  output (MGM_D0) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (si, d, ssb, MGM_D0);
  )
) // end model INTCdsiseq_faz003ad_3


model INTCdsiseq_faz013ad_4
  (MGM_D0, d, si, ssb)
(
  model_source = verilog_udp;

  input (d) ( )
  input (si) ( )
  input (ssb) ( )
  output (MGM_D0) ( )
  (
    primitive = _mux mlc_gate0 (mlc_inv_net0, mlc_sel_eq_1_net0, ssb, MGM_D0);
    primitive = _inv mlc_inv_gate0 (si, mlc_inv_net0);
    primitive = _inv mlc_gate1 (d, mlc_sel_eq_1_net0);
  )
) // end model INTCdsiseq_faz013ad_4


model INTCdsiseq_faz203ad_5
  (MGM_D1, IQ1, d2, ssb)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (IQ1) ( mux_in0; )
  input (d2) ( mux_in1; )
  input (ssb) ( mux_select; )
  output (MGM_D1) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (IQ1, d2, ssb, MGM_D1);
  )
) // end model INTCdsiseq_faz203ad_5


model INTCdsiseq_fhn003ad_6
  (MGM_D0, d, rb)
(
  model_source = verilog_udp;
  simulation_function = and;

  input (d) ( )
  input (rb) ( )
  output (MGM_D0) ( )
  (
    primitive = _and mlc_gate0 (d, rb, MGM_D0);
  )
) // end model INTCdsiseq_fhn003ad_6


model INTCdsiseq_fhn008ad_7
  (MGM_D0, d, s)
(
  model_source = verilog_udp;
  simulation_function = or;

  input (d) ( )
  input (s) ( )
  output (MGM_D0) ( )
  (
    primitive = _or mlc_gate0 (d, s, MGM_D0);
  )
) // end model INTCdsiseq_fhn008ad_7


model INTCdsiseq_fsn053ad_8
  (int3, d, int1, int2)
(
  model_source = verilog_udp;

  input (d) ( )
  input (int1) ( )
  input (int2) ( )
  output (int3) ( )
  (
    primitive = _mux mlc_gate0 (int2, mlc_sel_eq_1_net0, int1, int3);
    primitive = _inv mlc_gate1 (d, mlc_sel_eq_1_net0);
  )
) // end model INTCdsiseq_fsn053ad_8


model INTCdsiseq_fsn253ad_10
  (int2, IQ1, en1, rb)
(
  model_source = verilog_udp;
  simulation_function = and;

  input (IQ1) ( )
  input (en1) ( data_in_inv; )
  input (rb) ( )
  output (int2) ( )
  (
    primitive = _and mlc_gate0 (IQ1, mlc_data_net0, int2);
    primitive = _and mlc_gate1 (mlc_inv_net2, rb, mlc_data_net0);
    primitive = _inv mlc_gate2 (en1, mlc_inv_net2);
  )
) // end model INTCdsiseq_fsn253ad_10


model INTCdsiseq_fsn253ad_9
  (int1, d1, en1, rb)
(
  model_source = verilog_udp;
  simulation_function = and;

  input (d1) ( data_in_inv; )
  input (en1) ( )
  input (rb) ( )
  output (int1) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, int1);
    primitive = _inv mlc_gate1 (d1, mlc_inv_net1);
    primitive = _and mlc_gate3 (en1, rb, mlc_data_net2);
  )
) // end model INTCdsiseq_fsn253ad_9


model INTCdsiseq_fsz012ad_11
  (MGM_D0, d, si, ssb,
   r)
(
  model_source = verilog_udp;

  input (d) ( )
  input (si) ( )
  input (ssb) ( )
  input (r) ( )
  output (MGM_D0) ( )
  (
    primitive = _mux mlc_gate0 (si, mlc_sel_eq_1_net0, ssb, MGM_D0);
    primitive = _or mlc_gate1 (d, r, mlc_sel_eq_1_net0);
  )
) // end model INTCdsiseq_fsz012ad_11


model INTCdsiseq_fsz050ad_12
  (int1, d, en)
(
  model_source = verilog_udp;
  simulation_function = and;

  input (d) ( data_in_inv; )
  input (en) ( )
  output (int1) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, en, int1);
    primitive = _inv mlc_gate1 (d, mlc_inv_net1);
  )
) // end model INTCdsiseq_fsz050ad_12


model INTCdsiseq_fsz050ad_13
  (int2, IQ, en)
(
  model_source = verilog_udp;
  simulation_function = and;

  input (IQ) ( )
  input (en) ( data_in_inv; )
  output (int2) ( )
  (
    primitive = _and mlc_gate0 (IQ, mlc_data_net0, int2);
    primitive = _inv mlc_gate1 (en, mlc_data_net0);
  )
) // end model INTCdsiseq_fsz050ad_13


model INTCdsiseq_fsz050ad_14
  (int4, int3, si, ssb)
(
  model_source = verilog_udp;

  input (int3) ( )
  input (si) ( )
  input (ssb) ( )
  output (int4) ( )
  (
    primitive = _mux mlc_gate0 (mlc_inv_net0, int3, ssb, int4);
    primitive = _inv mlc_inv_gate0 (si, mlc_inv_net0);
  )
) // end model INTCdsiseq_fsz050ad_14


model INTCdsiseq_fsz053ad_15
  (int3, int1, rb, int2)
(
  model_source = verilog_udp;

  input (int1) ( )
  input (rb) ( )
  input (int2) ( )
  output (int3) ( )
  (
    primitive = _and mlc_gate0 (rb, mlc_data_net0, int3);
    primitive = _or mlc_gate1 (int1, int2, mlc_data_net0);
  )
) // end model INTCdsiseq_fsz053ad_15


model INTCdsiseq_fsz053ad_16
  (int5, si, ssb)
(
  model_source = verilog_udp;
  simulation_function = nor;

  input (si) ( )
  input (ssb) ( )
  output (int5) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, int5);
    primitive = _inv mlc_gate1 (si, mlc_inv_net1);
    primitive = _inv mlc_gate3 (ssb, mlc_data_net2);
  )
) // end model INTCdsiseq_fsz053ad_16


model INTCdsiseq_fsz212ad_0
  (MGM_CLK0, clk)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (clk) ( )
  output (MGM_CLK0) ( )
  (
    primitive = _buf mlc_gate0 (clk, MGM_CLK0);
  )
) // end model INTCdsiseq_fsz212ad_0


model INTCdsiseq_fsz212ad_1
  (MGM_D0, d, si, ssb,
   s)
(
  model_source = verilog_udp;

  input (d) ( )
  input (si) ( )
  input (ssb) ( )
  input (s) ( )
  output (MGM_D0) ( )
  (
    primitive = _mux mlc_gate0 (si, mlc_sel_eq_1_net0, ssb, MGM_D0);
    primitive = _or mlc_gate1 (d, s, mlc_sel_eq_1_net0);
  )
) // end model INTCdsiseq_fsz212ad_1


model INTCdsiseq_fsz212ad_2
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = dff;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( posedge_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dff mlc_dff (P, C, CK, D, Q,  );
  )
) // end model INTCdsiseq_fsz212ad_2


model INTCdsiseq_fsz212ad_3
  (MGM_D1, IQ1N, d2, r2,
   ssb)
(
  model_source = verilog_udp;

  input (IQ1N) ( )
  input (d2) ( )
  input (r2) ( )
  input (ssb) ( )
  output (MGM_D1) ( )
  (
    primitive = _mux mlc_gate0 (IQ1N, mlc_sel_eq_1_net0, ssb, MGM_D1);
    primitive = _or mlc_gate1 (d2, r2, mlc_sel_eq_1_net0);
  )
) // end model INTCdsiseq_fsz212ad_3


model INTCdsiseq_fsz212ad_4
  (MGM_C0, rb)
(
  model_source = verilog_udp;
  simulation_function = inverter;

  input (rb) ( )
  output (MGM_C0) ( )
  (
    primitive = _inv mlc_gate0 (rb, MGM_C0);
  )
) // end model INTCdsiseq_fsz212ad_4


model INTCdsiseq_fsz253ad_17
  (MGM_D0, IQ1, ssb, IQ2,
   en2, rb, d2)
(
  model_source = verilog_udp;

  input (IQ1) ( )
  input (ssb) ( )
  input (IQ2) ( )
  input (en2) ( )
  input (rb) ( )
  input (d2) ( )
  output (MGM_D0) ( )
  (
    primitive = _mux mlc_gate0 (mlc_inv_net0, mlc_sel_eq_1_net0, ssb, MGM_D0);
    primitive = _inv mlc_inv_gate0 (IQ1, mlc_inv_net0);
    primitive = _and mlc_gate1 (rb, mlc_data_net1, mlc_sel_eq_1_net0);
    primitive = _mux mlc_gate2 (IQ2, mlc_sel_eq_1_net2, en2, mlc_data_net1);
    primitive = _inv mlc_gate3 (d2, mlc_sel_eq_1_net2);
  )
) // end model INTCdsiseq_fsz253ad_17


model INTCdsiseq_fsz253ad_18
  (MGM_D1, IQ1, en1, rb,
   si, ssb, d1)
(
  model_source = verilog_udp;

  input (IQ1) ( )
  input (en1) ( )
  input (rb) ( )
  input (si) ( )
  input (ssb) ( )
  input (d1) ( )
  output (MGM_D1) ( )
  (
    primitive = _mux mlc_gate0 (mlc_inv_net0, mlc_sel_eq_1_net0, ssb, MGM_D1);
    primitive = _inv mlc_inv_gate0 (si, mlc_inv_net0);
    primitive = _and mlc_gate1 (rb, mlc_data_net1, mlc_sel_eq_1_net0);
    primitive = _mux mlc_gate2 (IQ1, mlc_sel_eq_1_net2, en1, mlc_data_net1);
    primitive = _inv mlc_gate3 (d1, mlc_sel_eq_1_net2);
  )
) // end model INTCdsiseq_fsz253ad_18


model INTCdsiseq_lan003bd_N_IQ_LATCH_UDP
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = latch;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( active_high_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dlat mlc_latch (P, C, CK, D, Q,  );
  )
) // end model INTCdsiseq_lan003bd_N_IQ_LATCH_UDP


model INTCdsiseq_lsnan3ad_19
  (MGM_D0, da, db, dc)
(
  model_source = verilog_udp;
  simulation_function = and;

  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (MGM_D0) ( )
  (
    primitive = _and mlc_gate0 (da, mlc_data_net0, MGM_D0);
    primitive = _and mlc_gate1 (db, dc, mlc_data_net0);
  )
) // end model INTCdsiseq_lsnan3ad_19


model INTCdsiseq_lsnao3ad_20
  (MGM_D0, da, db, dc)
(
  model_source = verilog_udp;

  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (MGM_D0) ( )
  (
    primitive = _or mlc_gate0 (da, mlc_data_net0, MGM_D0);
    primitive = _and mlc_gate1 (db, dc, mlc_data_net0);
  )
) // end model INTCdsiseq_lsnao3ad_20


model INTCdsiseq_lsnao4ad_21
  (MGM_D0, da, db, dc,
   dd)
(
  model_source = verilog_udp;

  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  output (MGM_D0) ( )
  (
    primitive = _and mlc_sop_product_gate0 (dc, dd, mlc_product_net0_0);
    primitive = _and mlc_sop_product_gate1 (da, db, mlc_product_net0_1);
    primitive = _or mlc_sop_sum_gate0 (mlc_product_net0_0, mlc_product_net0_1, MGM_D0);
  )
) // end model INTCdsiseq_lsnao4ad_21


model INTCdsiseq_lsnoa3ad_22
  (MGM_D0, da, db, dc)
(
  model_source = verilog_udp;

  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (MGM_D0) ( )
  (
    primitive = _and mlc_gate0 (da, mlc_data_net0, MGM_D0);
    primitive = _or mlc_gate1 (db, dc, mlc_data_net0);
  )
) // end model INTCdsiseq_lsnoa3ad_22


model INTCdsiseq_lsnoa4ad_23
  (MGM_D0, da, dc, dd,
   db)
(
  model_source = verilog_udp;

  input (da) ( )
  input (dc) ( )
  input (dd) ( )
  input (db) ( )
  output (MGM_D0) ( )
  (
    primitive = _and mlc_sop_product_gate0 (dd, db, mlc_product_net0_0);
    primitive = _and mlc_sop_product_gate1 (dc, db, mlc_product_net0_1);
    primitive = _and mlc_sop_product_gate2 (da, dd, mlc_product_net0_2);
    primitive = _and mlc_sop_product_gate3 (da, dc, mlc_product_net0_3);
    primitive = _or mlc_sop_sum_gate0 (mlc_product_net0_0, mlc_product_net0_1, mlc_product_net0_2, mlc_product_net0_3, MGM_D0);
  )
) // end model INTCdsiseq_lsnoa4ad_23


model INTCdsiseq_lsnor3ad_24
  (MGM_D0, da, db, dc)
(
  model_source = verilog_udp;
  simulation_function = or;

  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (MGM_D0) ( )
  (
    primitive = _or mlc_gate0 (da, mlc_data_net0, MGM_D0);
    primitive = _or mlc_gate1 (db, dc, mlc_data_net0);
  )
) // end model INTCdsiseq_lsnor3ad_24


model INTCdsiseq_lsz000ad_0
  (clkout, clk, enb)
(
  model_source = verilog_udp;
  simulation_function = nor;

  input (clk) ( )
  input (enb) ( )
  output (clkout) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, clkout);
    primitive = _inv mlc_gate1 (clk, mlc_inv_net1);
    primitive = _inv mlc_gate3 (enb, mlc_data_net2);
  )
) // end model INTCdsiseq_lsz000ad_0


model INTCdsiseq_lsz000ad_1
  (o, a)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    primitive = _buf mlc_gate0 (a, o);
  )
) // end model INTCdsiseq_lsz000ad_1


model INTCdsiseq_lsz000ad_2
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = latch;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( active_high_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dlat mlc_latch (P, C, CK, D, Q,  );
  )
) // end model INTCdsiseq_lsz000ad_2


model INTCdsiseq_lsz000ad_3
  (clkout, int1, int2, sb)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (int1) ( mux_in0; )
  input (int2) ( mux_in1; )
  input (sb) ( mux_select; )
  output (clkout) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (int1, int2, sb, clkout);
  )
) // end model INTCdsiseq_lsz000ad_3


model INTCdsiseq_lsz003ad_0
  (MGM_EN0, clk, ssb)
(
  model_source = verilog_udp;
  simulation_function = nor;

  input (clk) ( )
  input (ssb) ( )
  output (MGM_EN0) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, MGM_EN0);
    primitive = _inv mlc_gate1 (clk, mlc_inv_net1);
    primitive = _inv mlc_gate3 (ssb, mlc_data_net2);
  )
) // end model INTCdsiseq_lsz003ad_0


model INTCdsiseq_lsz003ad_1
  (MGM_D0, si)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (si) ( )
  output (MGM_D0) ( )
  (
    primitive = _buf mlc_gate0 (si, MGM_D0);
  )
) // end model INTCdsiseq_lsz003ad_1


model INTCdsiseq_lsz003ad_2
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = latch;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( active_high_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dlat mlc_latch (P, C, CK, D, Q,  );
  )
) // end model INTCdsiseq_lsz003ad_2


model INTCdsiseq_lsz003ad_3
  (MGM_D1, IQ1, ssb, d,
   rb)
(
  model_source = verilog_udp;

  input (IQ1) ( )
  input (ssb) ( )
  input (d) ( )
  input (rb) ( )
  output (MGM_D1) ( )
  (
    primitive = _mux mlc_gate0 (IQ1, mlc_sel_eq_1_net0, ssb, MGM_D1);
    primitive = _and mlc_gate1 (d, rb, mlc_sel_eq_1_net0);
  )
) // end model INTCdsiseq_lsz003ad_3


model INTCdsiseq_lsz008ad_0
  (MGM_EN0, clk, ssb)
(
  model_source = verilog_udp;
  simulation_function = nor;

  input (clk) ( )
  input (ssb) ( )
  output (MGM_EN0) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, MGM_EN0);
    primitive = _inv mlc_gate1 (clk, mlc_inv_net1);
    primitive = _inv mlc_gate3 (ssb, mlc_data_net2);
  )
) // end model INTCdsiseq_lsz008ad_0


model INTCdsiseq_lsz008ad_1
  (MGM_D0, si)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (si) ( )
  output (MGM_D0) ( )
  (
    primitive = _buf mlc_gate0 (si, MGM_D0);
  )
) // end model INTCdsiseq_lsz008ad_1


model INTCdsiseq_lsz008ad_2
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = latch;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( active_high_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dlat mlc_latch (P, C, CK, D, Q,  );
  )
) // end model INTCdsiseq_lsz008ad_2


model INTCdsiseq_lsz008ad_3
  (MGM_D1, IQ1, d, s,
   ssb)
(
  model_source = verilog_udp;

  input (IQ1) ( )
  input (d) ( )
  input (s) ( )
  input (ssb) ( )
  output (MGM_D1) ( )
  (
    primitive = _mux mlc_gate0 (IQ1, mlc_sel_eq_1_net0, ssb, MGM_D1);
    primitive = _or mlc_gate1 (d, s, mlc_sel_eq_1_net0);
  )
) // end model INTCdsiseq_lsz008ad_3


model INTCdsiseq_lsz200ad_0
  (clkout, clk, enb)
(
  model_source = verilog_udp;
  simulation_function = nor;

  input (clk) ( )
  input (enb) ( )
  output (clkout) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, clkout);
    primitive = _inv mlc_gate1 (clk, mlc_inv_net1);
    primitive = _inv mlc_gate3 (enb, mlc_data_net2);
  )
) // end model INTCdsiseq_lsz200ad_0


model INTCdsiseq_lsz200ad_1
  (clkout, clk)
(
  model_source = verilog_udp;
  simulation_function = inverter;

  input (clk) ( )
  output (clkout) ( )
  (
    primitive = _inv mlc_gate0 (clk, clkout);
  )
) // end model INTCdsiseq_lsz200ad_1


model INTCdsiseq_lsz200ad_2
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = latch;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( active_high_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dlat mlc_latch (P, C, CK, D, Q,  );
  )
) // end model INTCdsiseq_lsz200ad_2


model INTCdsiseq_lsz200ad_3
  (o, a)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    primitive = _buf mlc_gate0 (a, o);
  )
) // end model INTCdsiseq_lsz200ad_3


model INTCdsiseq_lsz200ad_4
  (MGM_D1, IQ1_master, d1, ssb)
(
  model_source = verilog_udp;

  input (IQ1_master) ( )
  input (d1) ( )
  input (ssb) ( )
  output (MGM_D1) ( )
  (
    primitive = _mux mlc_gate0 (IQ1_master, mlc_sel_eq_1_net0, ssb, MGM_D1);
    primitive = _inv mlc_gate1 (d1, mlc_sel_eq_1_net0);
  )
) // end model INTCdsiseq_lsz200ad_4


model INTCdsiseq_lsz400ad_0
  (clkout, clk, enb)
(
  model_source = verilog_udp;
  simulation_function = nor;

  input (clk) ( )
  input (enb) ( )
  output (clkout) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, clkout);
    primitive = _inv mlc_gate1 (clk, mlc_inv_net1);
    primitive = _inv mlc_gate3 (enb, mlc_data_net2);
  )
) // end model INTCdsiseq_lsz400ad_0


model INTCdsiseq_lsz400ad_1
  (clkout, clk)
(
  model_source = verilog_udp;
  simulation_function = inverter;

  input (clk) ( )
  output (clkout) ( )
  (
    primitive = _inv mlc_gate0 (clk, clkout);
  )
) // end model INTCdsiseq_lsz400ad_1


model INTCdsiseq_lsz400ad_2
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = latch;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( active_high_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dlat mlc_latch (P, C, CK, D, Q,  );
  )
) // end model INTCdsiseq_lsz400ad_2


model INTCdsiseq_lsz400ad_3
  (o, a)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    primitive = _buf mlc_gate0 (a, o);
  )
) // end model INTCdsiseq_lsz400ad_3


model INTCdsiseq_lsz400ad_4
  (MGM_D1, IQ1_master, d1, ssb)
(
  model_source = verilog_udp;

  input (IQ1_master) ( )
  input (d1) ( )
  input (ssb) ( )
  output (MGM_D1) ( )
  (
    primitive = _mux mlc_gate0 (IQ1_master, mlc_sel_eq_1_net0, ssb, MGM_D1);
    primitive = _inv mlc_gate1 (d1, mlc_sel_eq_1_net0);
  )
) // end model INTCdsiseq_lsz400ad_4


model i0slszao3ad1d02x5_statetable_IQ_master
  (IQ_master, clk, ssb, da,
   db, dc, si, notifier)
(
  model_source = verilog_udp_black_box;

  input (clk) ( unused; )
  input (ssb) ( unused; )
  input (da) ( unused; )
  input (db) ( unused; )
  input (dc) ( unused; )
  input (si) ( unused; )
  input (notifier) ( unused; )
  output (IQ_master) ( )
  (
    primitive = _tiex mlc_IQ_master_BB (IQ_master);
  )
) // end model i0slszao3ad1d02x5_statetable_IQ_master


model i0slszao3ad1d02x5_statetable_IQ_slave
  (IQ_slave, clk, ssb, da,
   db, dc, si, IQ_master,
   notifier)
(
  model_source = verilog_udp_black_box;

  input (clk) ( unused; )
  input (ssb) ( unused; )
  input (da) ( unused; )
  input (db) ( unused; )
  input (dc) ( unused; )
  input (si) ( unused; )
  input (IQ_master) ( unused; )
  input (notifier) ( unused; )
  output (IQ_slave) ( )
  (
    primitive = _tiex mlc_IQ_slave_BB (IQ_slave);
  )
) // end model i0slszao3ad1d02x5_statetable_IQ_slave


model i0slszao4ad1d02x5_statetable_IQ_master
  (IQ_master, clk, ssb, da,
   db, dc, dd, si,
   notifier)
(
  model_source = verilog_udp_black_box;

  input (clk) ( unused; )
  input (ssb) ( unused; )
  input (da) ( unused; )
  input (db) ( unused; )
  input (dc) ( unused; )
  input (dd) ( unused; )
  input (si) ( unused; )
  input (notifier) ( unused; )
  output (IQ_master) ( )
  (
    primitive = _tiex mlc_IQ_master_BB (IQ_master);
  )
) // end model i0slszao4ad1d02x5_statetable_IQ_master


model i0slszao4ad1d02x5_statetable_IQ_slave
  (IQ_slave, clk, ssb, da,
   db, dc, dd, si,
   IQ_master, notifier)
(
  model_source = verilog_udp_black_box;

  input (clk) ( unused; )
  input (ssb) ( unused; )
  input (da) ( unused; )
  input (db) ( unused; )
  input (dc) ( unused; )
  input (dd) ( unused; )
  input (si) ( unused; )
  input (IQ_master) ( unused; )
  input (notifier) ( unused; )
  output (IQ_slave) ( )
  (
    primitive = _tiex mlc_IQ_slave_BB (IQ_slave);
  )
) // end model i0slszao4ad1d02x5_statetable_IQ_slave


model i0slszoa3ad1d02x5_statetable_IQ_master
  (IQ_master, clk, ssb, da,
   db, dc, si, notifier)
(
  model_source = verilog_udp_black_box;

  input (clk) ( unused; )
  input (ssb) ( unused; )
  input (da) ( unused; )
  input (db) ( unused; )
  input (dc) ( unused; )
  input (si) ( unused; )
  input (notifier) ( unused; )
  output (IQ_master) ( )
  (
    primitive = _tiex mlc_IQ_master_BB (IQ_master);
  )
) // end model i0slszoa3ad1d02x5_statetable_IQ_master


model i0slszoa3ad1d02x5_statetable_IQ_slave
  (IQ_slave, clk, ssb, da,
   db, dc, si, IQ_master,
   notifier)
(
  model_source = verilog_udp_black_box;

  input (clk) ( unused; )
  input (ssb) ( unused; )
  input (da) ( unused; )
  input (db) ( unused; )
  input (dc) ( unused; )
  input (si) ( unused; )
  input (IQ_master) ( unused; )
  input (notifier) ( unused; )
  output (IQ_slave) ( )
  (
    primitive = _tiex mlc_IQ_slave_BB (IQ_slave);
  )
) // end model i0slszoa3ad1d02x5_statetable_IQ_slave


model i0slszoa4ad1d02x5_statetable_IQ_master
  (IQ_master, clk, ssb, da,
   db, dc, dd, si,
   notifier)
(
  model_source = verilog_udp_black_box;

  input (clk) ( unused; )
  input (ssb) ( unused; )
  input (da) ( unused; )
  input (db) ( unused; )
  input (dc) ( unused; )
  input (dd) ( unused; )
  input (si) ( unused; )
  input (notifier) ( unused; )
  output (IQ_master) ( )
  (
    primitive = _tiex mlc_IQ_master_BB (IQ_master);
  )
) // end model i0slszoa4ad1d02x5_statetable_IQ_master


model i0slszoa4ad1d02x5_statetable_IQ_slave
  (IQ_slave, clk, ssb, da,
   db, dc, dd, si,
   IQ_master, notifier)
(
  model_source = verilog_udp_black_box;

  input (clk) ( unused; )
  input (ssb) ( unused; )
  input (da) ( unused; )
  input (db) ( unused; )
  input (dc) ( unused; )
  input (dd) ( unused; )
  input (si) ( unused; )
  input (IQ_master) ( unused; )
  input (notifier) ( unused; )
  output (IQ_slave) ( )
  (
    primitive = _tiex mlc_IQ_slave_BB (IQ_slave);
  )
) // end model i0slszoa4ad1d02x5_statetable_IQ_slave


model INTCdsiseq_fan003ad_func
  (clk, d, o, rb,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fan003ad_1 inst2 (MGM_C0, rb);
    instance = INTCdsiseq_fan003ad_0 inst3 (MGM_D0, d);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst4 (IQ, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTCdsiseq_fan003ad_0 inst5 (o, IQ);
  )
) // end model INTCdsiseq_fan003ad_func


model INTCdsiseq_fan013ad_func
  (clk, d, ob, rb,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fan003ad_1 inst2 (MGM_C0, rb);
    instance = INTCdsiseq_fan003ad_1 inst3 (MGM_D0, d);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst4 (IQ, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTCdsiseq_fan003ad_0 inst5 (ob, IQ);
  )
) // end model INTCdsiseq_fan013ad_func


model INTCdsiseq_fan018ad_func
  (clk, d, ob, s,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( active_high_set; )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fan003ad_0 inst2 (MGM_P0, s);
    instance = INTCdsiseq_fan003ad_1 inst3 (MGM_D0, d);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst4 (IQ, mlc_n0, MGM_P0, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTCdsiseq_fan003ad_0 inst5 (ob, IQ);
  )
) // end model INTCdsiseq_fan018ad_func


model INTCdsiseq_fan05bad_func
  (clk, d, den, ob,
   rb, s, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fan003ad_0 inst2 (MGM_P0, s);
    instance = INTCdsiseq_fan003ad_1 inst3 (MGM_C0, rb);
    instance = INTCdsiseq_fan05bad_2 inst4 (MGM_D0, IQ, d, den);
    instance = INTCdsiseq_fan05bad_LN_IQ_FF_UDP inst5 (IQ, MGM_C0, MGM_P0, MGM_CLK0, MGM_D0, notifier);
    instance = INTCdsiseq_fan003ad_0 inst6 (ob, IQ);
  )
) // end model INTCdsiseq_fan05bad_func


model INTCdsiseq_faz003ad_func
  (clk, d, o, rb,
   si, so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fan003ad_1 inst2 (MGM_C0, rb);
    instance = INTCdsiseq_faz003ad_3 inst3 (MGM_D0, d, si, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst4 (IQ, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTCdsiseq_fan003ad_0 inst5 (o, IQ);
    instance = INTCdsiseq_fan003ad_0 inst6 (so, IQ);
  )
) // end model INTCdsiseq_faz003ad_func


model INTCdsiseq_faz003cd_func
  (clk, d, o, rb,
   si, so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fan003ad_1 inst2 (MGM_C0, rb);
    instance = INTCdsiseq_faz003ad_3 inst3 (MGM_D0, d, si, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst4 (IQ, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTCdsiseq_fan003ad_0 inst5 (o, IQ);
    instance = INTCdsiseq_fan003ad_0 inst6 (so, IQ);
  )
) // end model INTCdsiseq_faz003cd_func


model INTCdsiseq_faz013ad_func
  (clk, d, ob, rb,
   si, so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (ob) ( )
  output (so) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fan003ad_1 inst2 (MGM_C0, rb);
    instance = INTCdsiseq_faz013ad_4 inst3 (MGM_D0, d, si, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst4 (IQ, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTCdsiseq_fan003ad_0 inst5 (ob, IQ);
    instance = INTCdsiseq_fan003ad_0 inst6 (so, IQ);
  )
) // end model INTCdsiseq_faz013ad_func


model INTCdsiseq_faz018ad_func
  (clk, d, ob, s,
   si, so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( active_high_set; )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (ob) ( )
  output (so) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fan003ad_0 inst2 (MGM_P0, s);
    instance = INTCdsiseq_faz013ad_4 inst3 (MGM_D0, d, si, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst4 (IQ, mlc_n0, MGM_P0, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTCdsiseq_fan003ad_0 inst5 (ob, IQ);
    instance = INTCdsiseq_fan003ad_0 inst6 (so, IQ);
  )
) // end model INTCdsiseq_faz018ad_func


model INTCdsiseq_faz203ad_func
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb, notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( active_low_reset; )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (o1) ( )
  output (o2) ( )
  output (so) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fan003ad_1 inst2 (MGM_C0, rb);
    instance = INTCdsiseq_faz003ad_3 inst3 (MGM_D0, d1, si, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst4 (IQ1, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTCdsiseq_fan003ad_0 inst5 (MGM_CLK1, clk);
    instance = INTCdsiseq_fan003ad_1 inst6 (MGM_C1, rb);
    instance = INTCdsiseq_faz203ad_5 inst7 (MGM_D1, IQ1, d2, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst8 (IQ2, MGM_C1, mlc_n1, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst9 (o1, IQ1);
    instance = INTCdsiseq_fan003ad_0 inst10 (o2, IQ2);
    instance = INTCdsiseq_fan003ad_0 inst11 (so, o2);
  )
) // end model INTCdsiseq_faz203ad_func


model INTCdsiseq_faz203cd_func
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb, notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( active_low_reset; )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (o1) ( )
  output (o2) ( )
  output (so) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fan003ad_1 inst2 (MGM_C0, rb);
    instance = INTCdsiseq_faz003ad_3 inst3 (MGM_D0, d1, si, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst4 (IQ1, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTCdsiseq_fan003ad_0 inst5 (MGM_CLK1, clk);
    instance = INTCdsiseq_fan003ad_1 inst6 (MGM_C1, rb);
    instance = INTCdsiseq_faz203ad_5 inst7 (MGM_D1, IQ1, d2, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst8 (IQ2, MGM_C1, mlc_n1, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst9 (o1, IQ1);
    instance = INTCdsiseq_fan003ad_0 inst10 (o2, IQ2);
    instance = INTCdsiseq_fan003ad_0 inst11 (so, o2);
  )
) // end model INTCdsiseq_faz203cd_func


model INTCdsiseq_faz403ad_func
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb, notifier0, notifier1, notifier2,
   notifier3)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( active_low_reset; )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fan003ad_1 inst2 (MGM_C0, rb);
    instance = INTCdsiseq_faz003ad_3 inst3 (MGM_D0, d1, si, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst4 (IQ1, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTCdsiseq_fan003ad_0 inst5 (MGM_CLK1, clk);
    instance = INTCdsiseq_fan003ad_1 inst6 (MGM_C1, rb);
    instance = INTCdsiseq_faz203ad_5 inst7 (MGM_D1, IQ1, d2, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst8 (IQ2, MGM_C1, mlc_n1, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst9 (MGM_CLK2, clk);
    instance = INTCdsiseq_fan003ad_1 inst10 (MGM_C2, rb);
    instance = INTCdsiseq_faz203ad_5 inst11 (MGM_D2, IQ2, d3, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst12 (IQ3, MGM_C2, mlc_n2, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    instance = INTCdsiseq_fan003ad_0 inst13 (MGM_CLK3, clk);
    instance = INTCdsiseq_fan003ad_1 inst14 (MGM_C3, rb);
    instance = INTCdsiseq_faz203ad_5 inst15 (MGM_D3, IQ3, d4, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst16 (IQ4, MGM_C3, mlc_n3, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsiseq_fan003ad_0 inst17 (o1, IQ1);
    instance = INTCdsiseq_fan003ad_0 inst18 (o2, IQ2);
    instance = INTCdsiseq_fan003ad_0 inst19 (o3, IQ3);
    instance = INTCdsiseq_fan003ad_0 inst20 (o4, IQ4);
    instance = INTCdsiseq_fan003ad_0 inst21 (so, o4);
  )
) // end model INTCdsiseq_faz403ad_func


model INTCdsiseq_faz403cd_func
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb, notifier0, notifier1, notifier2,
   notifier3)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( active_low_reset; )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fan003ad_1 inst2 (MGM_C0, rb);
    instance = INTCdsiseq_faz003ad_3 inst3 (MGM_D0, d1, si, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst4 (IQ1, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTCdsiseq_fan003ad_0 inst5 (MGM_CLK1, clk);
    instance = INTCdsiseq_fan003ad_1 inst6 (MGM_C1, rb);
    instance = INTCdsiseq_faz203ad_5 inst7 (MGM_D1, IQ1, d2, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst8 (IQ2, MGM_C1, mlc_n1, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst9 (MGM_CLK2, clk);
    instance = INTCdsiseq_fan003ad_1 inst10 (MGM_C2, rb);
    instance = INTCdsiseq_faz203ad_5 inst11 (MGM_D2, IQ2, d3, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst12 (IQ3, MGM_C2, mlc_n2, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    instance = INTCdsiseq_fan003ad_0 inst13 (MGM_CLK3, clk);
    instance = INTCdsiseq_fan003ad_1 inst14 (MGM_C3, rb);
    instance = INTCdsiseq_faz203ad_5 inst15 (MGM_D3, IQ3, d4, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst16 (IQ4, MGM_C3, mlc_n3, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsiseq_fan003ad_0 inst17 (o1, IQ1);
    instance = INTCdsiseq_fan003ad_0 inst18 (o2, IQ2);
    instance = INTCdsiseq_fan003ad_0 inst19 (o3, IQ3);
    instance = INTCdsiseq_fan003ad_0 inst20 (o4, IQ4);
    instance = INTCdsiseq_fan003ad_0 inst21 (so, o4);
  )
) // end model INTCdsiseq_faz403cd_func


model INTCdsiseq_faz803ad_func
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb, notifier0, notifier1, notifier2,
   notifier3, notifier4, notifier5, notifier6,
   notifier7)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  input (notifier4) ( )
  input (notifier5) ( )
  input (notifier6) ( )
  input (notifier7) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fan003ad_1 inst2 (MGM_C0, rb);
    instance = INTCdsiseq_faz003ad_3 inst3 (MGM_D0, d1, si, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst4 (IQ1, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTCdsiseq_fan003ad_0 inst5 (MGM_CLK1, clk);
    instance = INTCdsiseq_fan003ad_1 inst6 (MGM_C1, rb);
    instance = INTCdsiseq_faz203ad_5 inst7 (MGM_D1, IQ1, d2, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst8 (IQ2, MGM_C1, mlc_n1, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst9 (MGM_CLK2, clk);
    instance = INTCdsiseq_fan003ad_1 inst10 (MGM_C2, rb);
    instance = INTCdsiseq_faz203ad_5 inst11 (MGM_D2, IQ2, d3, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst12 (IQ3, MGM_C2, mlc_n2, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    instance = INTCdsiseq_fan003ad_0 inst13 (MGM_CLK3, clk);
    instance = INTCdsiseq_fan003ad_1 inst14 (MGM_C3, rb);
    instance = INTCdsiseq_faz203ad_5 inst15 (MGM_D3, IQ3, d4, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst16 (IQ4, MGM_C3, mlc_n3, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsiseq_fan003ad_0 inst17 (MGM_CLK4, clk);
    instance = INTCdsiseq_fan003ad_1 inst18 (MGM_C4, rb);
    instance = INTCdsiseq_faz203ad_5 inst19 (MGM_D4, IQ4, d5, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst20 (IQ5, MGM_C4, mlc_n4, MGM_CLK4, MGM_D4, notifier4);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    instance = INTCdsiseq_fan003ad_0 inst21 (MGM_CLK5, clk);
    instance = INTCdsiseq_fan003ad_1 inst22 (MGM_C5, rb);
    instance = INTCdsiseq_faz203ad_5 inst23 (MGM_D5, IQ5, d6, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst24 (IQ6, MGM_C5, mlc_n5, MGM_CLK5, MGM_D5, notifier5);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTCdsiseq_fan003ad_0 inst25 (MGM_CLK6, clk);
    instance = INTCdsiseq_fan003ad_1 inst26 (MGM_C6, rb);
    instance = INTCdsiseq_faz203ad_5 inst27 (MGM_D6, IQ6, d7, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst28 (IQ7, MGM_C6, mlc_n6, MGM_CLK6, MGM_D6, notifier6);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    instance = INTCdsiseq_fan003ad_0 inst29 (MGM_CLK7, clk);
    instance = INTCdsiseq_fan003ad_1 inst30 (MGM_C7, rb);
    instance = INTCdsiseq_faz203ad_5 inst31 (MGM_D7, IQ7, d8, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst32 (IQ8, MGM_C7, mlc_n7, MGM_CLK7, MGM_D7, notifier7);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTCdsiseq_fan003ad_0 inst33 (o1, IQ1);
    instance = INTCdsiseq_fan003ad_0 inst34 (o2, IQ2);
    instance = INTCdsiseq_fan003ad_0 inst35 (o3, IQ3);
    instance = INTCdsiseq_fan003ad_0 inst36 (o4, IQ4);
    instance = INTCdsiseq_fan003ad_0 inst37 (o5, IQ5);
    instance = INTCdsiseq_fan003ad_0 inst38 (o6, IQ6);
    instance = INTCdsiseq_fan003ad_0 inst39 (o7, IQ7);
    instance = INTCdsiseq_fan003ad_0 inst40 (o8, IQ8);
    instance = INTCdsiseq_fan003ad_0 inst41 (so, o8);
  )
) // end model INTCdsiseq_faz803ad_func


model INTCdsiseq_faz803cd_func
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb, notifier0, notifier1, notifier2,
   notifier3, notifier4, notifier5, notifier6,
   notifier7)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  input (notifier4) ( )
  input (notifier5) ( )
  input (notifier6) ( )
  input (notifier7) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fan003ad_1 inst2 (MGM_C0, rb);
    instance = INTCdsiseq_faz003ad_3 inst3 (MGM_D0, d1, si, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst4 (IQ1, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTCdsiseq_fan003ad_0 inst5 (MGM_CLK1, clk);
    instance = INTCdsiseq_fan003ad_1 inst6 (MGM_C1, rb);
    instance = INTCdsiseq_faz203ad_5 inst7 (MGM_D1, IQ1, d2, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst8 (IQ2, MGM_C1, mlc_n1, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst9 (MGM_CLK2, clk);
    instance = INTCdsiseq_fan003ad_1 inst10 (MGM_C2, rb);
    instance = INTCdsiseq_faz203ad_5 inst11 (MGM_D2, IQ2, d3, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst12 (IQ3, MGM_C2, mlc_n2, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    instance = INTCdsiseq_fan003ad_0 inst13 (MGM_CLK3, clk);
    instance = INTCdsiseq_fan003ad_1 inst14 (MGM_C3, rb);
    instance = INTCdsiseq_faz203ad_5 inst15 (MGM_D3, IQ3, d4, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst16 (IQ4, MGM_C3, mlc_n3, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsiseq_fan003ad_0 inst17 (MGM_CLK4, clk);
    instance = INTCdsiseq_fan003ad_1 inst18 (MGM_C4, rb);
    instance = INTCdsiseq_faz203ad_5 inst19 (MGM_D4, IQ4, d5, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst20 (IQ5, MGM_C4, mlc_n4, MGM_CLK4, MGM_D4, notifier4);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    instance = INTCdsiseq_fan003ad_0 inst21 (MGM_CLK5, clk);
    instance = INTCdsiseq_fan003ad_1 inst22 (MGM_C5, rb);
    instance = INTCdsiseq_faz203ad_5 inst23 (MGM_D5, IQ5, d6, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst24 (IQ6, MGM_C5, mlc_n5, MGM_CLK5, MGM_D5, notifier5);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTCdsiseq_fan003ad_0 inst25 (MGM_CLK6, clk);
    instance = INTCdsiseq_fan003ad_1 inst26 (MGM_C6, rb);
    instance = INTCdsiseq_faz203ad_5 inst27 (MGM_D6, IQ6, d7, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst28 (IQ7, MGM_C6, mlc_n6, MGM_CLK6, MGM_D6, notifier6);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    instance = INTCdsiseq_fan003ad_0 inst29 (MGM_CLK7, clk);
    instance = INTCdsiseq_fan003ad_1 inst30 (MGM_C7, rb);
    instance = INTCdsiseq_faz203ad_5 inst31 (MGM_D7, IQ7, d8, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst32 (IQ8, MGM_C7, mlc_n7, MGM_CLK7, MGM_D7, notifier7);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTCdsiseq_fan003ad_0 inst33 (o1, IQ1);
    instance = INTCdsiseq_fan003ad_0 inst34 (o2, IQ2);
    instance = INTCdsiseq_fan003ad_0 inst35 (o3, IQ3);
    instance = INTCdsiseq_fan003ad_0 inst36 (o4, IQ4);
    instance = INTCdsiseq_fan003ad_0 inst37 (o5, IQ5);
    instance = INTCdsiseq_fan003ad_0 inst38 (o6, IQ6);
    instance = INTCdsiseq_fan003ad_0 inst39 (o7, IQ7);
    instance = INTCdsiseq_fan003ad_0 inst40 (o8, IQ8);
    instance = INTCdsiseq_fan003ad_0 inst41 (so, o8);
  )
) // end model INTCdsiseq_faz803cd_func


model INTCdsiseq_fhn000ad_func
  (clk, d, o, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fan003ad_0 inst2 (MGM_D0, d);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (o, IQ);
  )
) // end model INTCdsiseq_fhn000ad_func


model INTCdsiseq_fhn003ad_func
  (clk, d, o, rb,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fhn003ad_6 inst2 (MGM_D0, d, rb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (o, IQ);
  )
) // end model INTCdsiseq_fhn003ad_func


model INTCdsiseq_fhn008ad_func
  (clk, d, o, s,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fhn008ad_7 inst2 (MGM_D0, d, s);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (o, IQ);
  )
) // end model INTCdsiseq_fhn008ad_func


model INTCdsiseq_fhn010ad_func
  (clk, d, ob, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fan003ad_1 inst2 (MGM_D0, d);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (ob, IQ);
  )
) // end model INTCdsiseq_fhn010ad_func


model INTCdsiseq_fkn000ad_func
  (clk, d, o, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fan003ad_0 inst2 (MGM_D0, d);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (o, IQ);
  )
) // end model INTCdsiseq_fkn000ad_func


model INTCdsiseq_fkn200ad_func
  (clk, d1, d2, o1,
   o2, notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fan003ad_0 inst2 (MGM_D0, d1);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (MGM_CLK1, clk);
    instance = INTCdsiseq_fan003ad_0 inst5 (MGM_D1, d2);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsiseq_fan003ad_0 inst7 (o1, IQ1);
    instance = INTCdsiseq_fan003ad_0 inst8 (o2, IQ2);
  )
) // end model INTCdsiseq_fkn200ad_func


model INTCdsiseq_fkn400ad_func
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, notifier0, notifier1, notifier2,
   notifier3)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fan003ad_0 inst2 (MGM_D0, d1);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (MGM_CLK1, clk);
    instance = INTCdsiseq_fan003ad_0 inst5 (MGM_D1, d2);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsiseq_fan003ad_0 inst7 (MGM_CLK2, clk);
    instance = INTCdsiseq_fan003ad_0 inst8 (MGM_D2, d3);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTCdsiseq_fan003ad_0 inst10 (MGM_CLK3, clk);
    instance = INTCdsiseq_fan003ad_0 inst11 (MGM_D3, d4);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTCdsiseq_fan003ad_0 inst13 (o1, IQ1);
    instance = INTCdsiseq_fan003ad_0 inst14 (o2, IQ2);
    instance = INTCdsiseq_fan003ad_0 inst15 (o3, IQ3);
    instance = INTCdsiseq_fan003ad_0 inst16 (o4, IQ4);
  )
) // end model INTCdsiseq_fkn400ad_func


model INTCdsiseq_fkz000ad_func
  (clk, d, o, si,
   so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_faz003ad_3 inst2 (MGM_D0, d, si, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (o, IQ);
    instance = INTCdsiseq_fan003ad_0 inst5 (so, IQ);
  )
) // end model INTCdsiseq_fkz000ad_func


model INTCdsiseq_fkz200ad_func
  (clk, d1, d2, o1,
   o2, si, so, ssb,
   notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (o1) ( )
  output (o2) ( )
  output (so) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_faz003ad_3 inst2 (MGM_D0, d1, si, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (MGM_CLK1, clk);
    instance = INTCdsiseq_faz203ad_5 inst5 (MGM_D1, IQ1, d2, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsiseq_fan003ad_0 inst7 (o1, IQ1);
    instance = INTCdsiseq_fan003ad_0 inst8 (o2, IQ2);
    instance = INTCdsiseq_fan003ad_0 inst9 (so, o2);
  )
) // end model INTCdsiseq_fkz200ad_func


model INTCdsiseq_fkz400ad_func
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb,
   notifier0, notifier1, notifier2, notifier3)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_faz003ad_3 inst2 (MGM_D0, d1, si, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (MGM_CLK1, clk);
    instance = INTCdsiseq_faz203ad_5 inst5 (MGM_D1, IQ1, d2, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsiseq_fan003ad_0 inst7 (MGM_CLK2, clk);
    instance = INTCdsiseq_faz203ad_5 inst8 (MGM_D2, IQ2, d3, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTCdsiseq_fan003ad_0 inst10 (MGM_CLK3, clk);
    instance = INTCdsiseq_faz203ad_5 inst11 (MGM_D3, IQ3, d4, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTCdsiseq_fan003ad_0 inst13 (o1, IQ1);
    instance = INTCdsiseq_fan003ad_0 inst14 (o2, IQ2);
    instance = INTCdsiseq_fan003ad_0 inst15 (o3, IQ3);
    instance = INTCdsiseq_fan003ad_0 inst16 (o4, IQ4);
    instance = INTCdsiseq_fan003ad_0 inst17 (so, o4);
  )
) // end model INTCdsiseq_fkz400ad_func


model INTCdsiseq_fsn000ad_func
  (clk, d, o, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fan003ad_0 inst2 (MGM_D0, d);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (o, IQ);
  )
) // end model INTCdsiseq_fsn000ad_func


model INTCdsiseq_fsn012ad_func
  (clk, d, ob, r,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (r) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fhn008ad_7 inst2 (MGM_D0, d, r);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_1 inst4 (ob, IQ);
  )
) // end model INTCdsiseq_fsn012ad_func


model INTCdsiseq_fsn01cad_func
  (clk, d, ob, psb,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (psb) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fhn003ad_6 inst2 (MGM_D0, d, psb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_1 inst4 (ob, IQ);
  )
) // end model INTCdsiseq_fsn01cad_func


model INTCdsiseq_fsn050ad_func
  (clk, d, en, ob,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fan05bad_2 inst2 (MGM_D0, IQ, d, en);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (ob, IQ);
  )
) // end model INTCdsiseq_fsn050ad_func


model INTCdsiseq_fsn053ad_func
  (clk, d, en, ob,
   rb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  input (rb) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fan003ad_0 inst2 (MGM_D0, int3);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fhn003ad_6 inst4 (int1, en, rb);
    instance = INTCdsiseq_fhn003ad_6 inst5 (int2, IQ, rb);
    instance = INTCdsiseq_fsn053ad_8 inst6 (int3, d, int1, int2);
    instance = INTCdsiseq_fan003ad_0 inst7 (ob, IQ);
  )
) // end model INTCdsiseq_fsn053ad_func


model INTCdsiseq_fsn250ad_func
  (clk, d1, d2, en1,
   en2, ob1, ob2, notifier0,
   notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (en1) ( )
  input (en2) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fan05bad_2 inst2 (MGM_D0, IQ1, d1, en1);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (MGM_CLK1, clk);
    instance = INTCdsiseq_fan05bad_2 inst5 (MGM_D1, IQ2, d2, en2);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsiseq_fan003ad_0 inst7 (ob1, IQ1);
    instance = INTCdsiseq_fan003ad_0 inst8 (ob2, IQ2);
  )
) // end model INTCdsiseq_fsn250ad_func


model INTCdsiseq_fsn253ad_func
  (clk, d1, d2, en1,
   en2, ob1, ob2, rb,
   notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (en1) ( )
  input (en2) ( )
  input (rb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fan003ad_0 inst2 (MGM_D0, int6);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst3 (IQ2, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (MGM_CLK1, clk);
    instance = INTCdsiseq_fan003ad_0 inst5 (MGM_D1, int3);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst6 (IQ1, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier0);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsiseq_fsn253ad_9 inst7 (int1, d1, en1, rb);
    instance = INTCdsiseq_fsn253ad_10 inst8 (int2, IQ1, en1, rb);
    instance = INTCdsiseq_fhn008ad_7 inst9 (int3, int1, int2);
    instance = INTCdsiseq_fsn253ad_9 inst10 (int4, d2, en2, rb);
    instance = INTCdsiseq_fsn253ad_10 inst11 (int5, IQ2, en2, rb);
    instance = INTCdsiseq_fhn008ad_7 inst12 (int6, int4, int5);
    instance = INTCdsiseq_fan003ad_0 inst13 (ob1, IQ1);
    instance = INTCdsiseq_fan003ad_0 inst14 (ob2, IQ2);
  )
) // end model INTCdsiseq_fsn253ad_func


model INTCdsiseq_fsz000ad_func
  (clk, d, o, si,
   so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_faz003ad_3 inst2 (MGM_D0, d, si, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (o, IQ);
    instance = INTCdsiseq_fan003ad_0 inst5 (so, IQ);
  )
) // end model INTCdsiseq_fsz000ad_func


model INTCdsiseq_fsz000cd_func
  (clk, d, o, si,
   so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_faz003ad_3 inst2 (MGM_D0, d, si, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (o, IQ);
    instance = INTCdsiseq_fan003ad_0 inst5 (so, IQ);
  )
) // end model INTCdsiseq_fsz000cd_func


model INTCdsiseq_fsz012ad_func
  (clk, d, ob, r,
   si, so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (r) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (ob) ( )
  output (so) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fsz012ad_11 inst2 (MGM_D0, d, si, ssb, r);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_1 inst4 (ob, IQ);
    instance = INTCdsiseq_fan003ad_1 inst5 (so, IQ);
  )
) // end model INTCdsiseq_fsz012ad_func


model INTCdsiseq_fsz050ad_func
  (clk, d, en, ob,
   si, so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (ob) ( )
  output (so) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fan003ad_0 inst2 (MGM_D0, int4);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fsz050ad_12 inst4 (int1, d, en);
    instance = INTCdsiseq_fsz050ad_13 inst5 (int2, IQ, en);
    instance = INTCdsiseq_fhn008ad_7 inst6 (int3, int1, int2);
    instance = INTCdsiseq_fsz050ad_14 inst7 (int4, int3, si, ssb);
    instance = INTCdsiseq_fan003ad_0 inst8 (ob, IQ);
    instance = INTCdsiseq_fan003ad_0 inst9 (so, ob);
  )
) // end model INTCdsiseq_fsz050ad_func


model INTCdsiseq_fsz053ad_func
  (clk, d, en, ob,
   rb, si, so, ssb,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  input (rb) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (ob) ( )
  output (so) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fan003ad_0 inst2 (MGM_D0, int6);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fsz050ad_12 inst4 (int1, d, en);
    instance = INTCdsiseq_fsz050ad_12 inst5 (int2, en, ob);
    instance = INTCdsiseq_fsz053ad_15 inst6 (int3, int1, rb, int2);
    instance = INTCdsiseq_fhn003ad_6 inst7 (int4, int3, ssb);
    instance = INTCdsiseq_fsz053ad_16 inst8 (int5, si, ssb);
    instance = INTCdsiseq_fhn008ad_7 inst9 (int6, int4, int5);
    instance = INTCdsiseq_fan003ad_0 inst10 (ob, IQ);
    instance = INTCdsiseq_fan003ad_0 inst11 (so, ob);
  )
) // end model INTCdsiseq_fsz053ad_func


model INTCdsiseq_fsz200ad_func
  (clk, d1, d2, o1,
   o2, si, so, ssb,
   notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (o1) ( )
  output (o2) ( )
  output (so) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_faz003ad_3 inst2 (MGM_D0, d1, si, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (MGM_CLK1, clk);
    instance = INTCdsiseq_faz203ad_5 inst5 (MGM_D1, IQ1, d2, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsiseq_fan003ad_0 inst7 (o1, IQ1);
    instance = INTCdsiseq_fan003ad_0 inst8 (o2, IQ2);
    instance = INTCdsiseq_fan003ad_0 inst9 (so, o2);
  )
) // end model INTCdsiseq_fsz200ad_func


model INTCdsiseq_fsz200cd_func
  (clk, d1, d2, o1,
   o2, si, so, ssb,
   notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (o1) ( )
  output (o2) ( )
  output (so) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_faz003ad_3 inst2 (MGM_D0, d1, si, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (MGM_CLK1, clk);
    instance = INTCdsiseq_faz203ad_5 inst5 (MGM_D1, IQ1, d2, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsiseq_fan003ad_0 inst7 (o1, IQ1);
    instance = INTCdsiseq_fan003ad_0 inst8 (o2, IQ2);
    instance = INTCdsiseq_fan003ad_0 inst9 (so, o2);
  )
) // end model INTCdsiseq_fsz200cd_func


model INTCdsiseq_fsz212ad_func
  (clk, d1, d2, ob1,
   ob2, r1, r2, si,
   so, ssb, notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (r1) ( )
  input (r2) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (ob1) ( )
  output (ob2) ( )
  output (so) ( )
  (
    instance = INTCdsiseq_fsz212ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fsz212ad_1 inst2 (MGM_D0, d1, si, ssb, r1);
    instance = INTCdsiseq_fsz212ad_2 inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _and MGM_BG_0 (mlc_n2, mlc_n3, MGM_WB_0);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _and MGM_BG_1 (MGM_WB_0, mlc_n4, MGM_WB_1);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _inv MGM_BG_2 (MGM_WB_0, MGM_WB_2);
    primitive = _inv MGM_BG_3 (IQ1, MGM_WB_3);
    primitive = _and MGM_BG_4 (MGM_WB_2, MGM_WB_3, MGM_WB_4);
    primitive = _or MGM_BG_5 (MGM_WB_1, MGM_WB_4, IQ1N);
    instance = INTCdsiseq_fsz212ad_0 inst4 (MGM_CLK1, clk);
    instance = INTCdsiseq_fsz212ad_3 inst5 (MGM_D1, IQ1N, d2, r2, ssb);
    instance = INTCdsiseq_fsz212ad_2 inst6 (IQ2, mlc_n5, mlc_n6, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    instance = INTCdsiseq_fsz212ad_4 inst7 (ob1, IQ1);
    instance = INTCdsiseq_fsz212ad_4 inst8 (ob2, IQ2);
    instance = INTCdsiseq_fsz212ad_0 inst9 (so, ob2);
  )
) // end model INTCdsiseq_fsz212ad_func


model INTCdsiseq_fsz250ad_func
  (clk, d1, d2, en1,
   en2, ob1, ob2, si,
   so, ssb, notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (en1) ( )
  input (en2) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (ob1) ( )
  output (ob2) ( )
  output (so) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fan003ad_0 inst2 (MGM_D0, int5);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (MGM_CLK1, clk);
    instance = INTCdsiseq_fan003ad_0 inst5 (MGM_D1, int5a);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsiseq_fsz050ad_12 inst7 (int1, d1, en1);
    instance = INTCdsiseq_fsz050ad_12 inst8 (int1a, d2, en2);
    instance = INTCdsiseq_fsz050ad_13 inst9 (int2, IQ1, en1);
    instance = INTCdsiseq_fsz050ad_13 inst10 (int2a, IQ2, en2);
    instance = INTCdsiseq_fsz053ad_16 inst11 (int3, si, ssb);
    instance = INTCdsiseq_fsz053ad_16 inst12 (int3a, IQ1, ssb);
    instance = INTCdsiseq_fsz053ad_15 inst13 (int4, int1, ssb, int2);
    instance = INTCdsiseq_fsz053ad_15 inst14 (int4a, int1a, ssb, int2a);
    instance = INTCdsiseq_fhn008ad_7 inst15 (int5, int3, int4);
    instance = INTCdsiseq_fhn008ad_7 inst16 (int5a, int3a, int4a);
    instance = INTCdsiseq_fan003ad_0 inst17 (ob1, IQ1);
    instance = INTCdsiseq_fan003ad_0 inst18 (ob2, IQ2);
    instance = INTCdsiseq_fan003ad_0 inst19 (so, ob2);
  )
) // end model INTCdsiseq_fsz250ad_func


model INTCdsiseq_fsz253ad_func
  (clk, d1, d2, en1,
   en2, ob1, ob2, rb,
   si, so, ssb, notifier0,
   notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (en1) ( )
  input (en2) ( )
  input (rb) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (ob1) ( )
  output (ob2) ( )
  output (so) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_fsz253ad_17 inst2 (MGM_D0, IQ1, ssb, IQ2, en2, rb,
      d2);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst3 (IQ2, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (MGM_CLK1, clk);
    instance = INTCdsiseq_fsz253ad_18 inst5 (MGM_D1, IQ1, en1, rb, si, ssb,
      d1);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst6 (IQ1, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier0);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsiseq_fan003ad_0 inst7 (ob1, IQ1);
    instance = INTCdsiseq_fan003ad_0 inst8 (ob2, IQ2);
    instance = INTCdsiseq_fan003ad_0 inst9 (so, ob2);
  )
) // end model INTCdsiseq_fsz253ad_func


model INTCdsiseq_fsz400ad_func
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb,
   notifier0, notifier1, notifier2, notifier3)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_faz003ad_3 inst2 (MGM_D0, d1, si, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (MGM_CLK1, clk);
    instance = INTCdsiseq_faz203ad_5 inst5 (MGM_D1, IQ1, d2, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsiseq_fan003ad_0 inst7 (MGM_CLK2, clk);
    instance = INTCdsiseq_faz203ad_5 inst8 (MGM_D2, IQ2, d3, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTCdsiseq_fan003ad_0 inst10 (MGM_CLK3, clk);
    instance = INTCdsiseq_faz203ad_5 inst11 (MGM_D3, IQ3, d4, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTCdsiseq_fan003ad_0 inst13 (o1, IQ1);
    instance = INTCdsiseq_fan003ad_0 inst14 (o2, IQ2);
    instance = INTCdsiseq_fan003ad_0 inst15 (o3, IQ3);
    instance = INTCdsiseq_fan003ad_0 inst16 (o4, IQ4);
    instance = INTCdsiseq_fan003ad_0 inst17 (so, o4);
  )
) // end model INTCdsiseq_fsz400ad_func


model INTCdsiseq_fsz400cd_func
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb,
   notifier0, notifier1, notifier2, notifier3)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_faz003ad_3 inst2 (MGM_D0, d1, si, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (MGM_CLK1, clk);
    instance = INTCdsiseq_faz203ad_5 inst5 (MGM_D1, IQ1, d2, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsiseq_fan003ad_0 inst7 (MGM_CLK2, clk);
    instance = INTCdsiseq_faz203ad_5 inst8 (MGM_D2, IQ2, d3, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTCdsiseq_fan003ad_0 inst10 (MGM_CLK3, clk);
    instance = INTCdsiseq_faz203ad_5 inst11 (MGM_D3, IQ3, d4, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTCdsiseq_fan003ad_0 inst13 (o1, IQ1);
    instance = INTCdsiseq_fan003ad_0 inst14 (o2, IQ2);
    instance = INTCdsiseq_fan003ad_0 inst15 (o3, IQ3);
    instance = INTCdsiseq_fan003ad_0 inst16 (o4, IQ4);
    instance = INTCdsiseq_fan003ad_0 inst17 (so, o4);
  )
) // end model INTCdsiseq_fsz400cd_func


model INTCdsiseq_fsz800ad_func
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, si, so, ssb,
   notifier0, notifier1, notifier2, notifier3,
   notifier4, notifier5, notifier6, notifier7)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  input (notifier4) ( )
  input (notifier5) ( )
  input (notifier6) ( )
  input (notifier7) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_faz003ad_3 inst2 (MGM_D0, d1, si, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (MGM_CLK1, clk);
    instance = INTCdsiseq_faz203ad_5 inst5 (MGM_D1, IQ1, d2, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsiseq_fan003ad_0 inst7 (MGM_CLK2, clk);
    instance = INTCdsiseq_faz203ad_5 inst8 (MGM_D2, IQ2, d3, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTCdsiseq_fan003ad_0 inst10 (MGM_CLK3, clk);
    instance = INTCdsiseq_faz203ad_5 inst11 (MGM_D3, IQ3, d4, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTCdsiseq_fan003ad_0 inst13 (MGM_CLK4, clk);
    instance = INTCdsiseq_faz203ad_5 inst14 (MGM_D4, IQ4, d5, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst15 (IQ5, mlc_n8, mlc_n9, MGM_CLK4, MGM_D4, notifier4);
    primitive = _tie0 mlc_tie0_9 (mlc_n8);
    primitive = _tie0 mlc_tie0_10 (mlc_n9);
    instance = INTCdsiseq_fan003ad_0 inst16 (MGM_CLK5, clk);
    instance = INTCdsiseq_faz203ad_5 inst17 (MGM_D5, IQ5, d6, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst18 (IQ6, mlc_n10, mlc_n11, MGM_CLK5, MGM_D5, notifier5);
    primitive = _tie0 mlc_tie0_11 (mlc_n10);
    primitive = _tie0 mlc_tie0_12 (mlc_n11);
    instance = INTCdsiseq_fan003ad_0 inst19 (MGM_CLK6, clk);
    instance = INTCdsiseq_faz203ad_5 inst20 (MGM_D6, IQ6, d7, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst21 (IQ7, mlc_n12, mlc_n13, MGM_CLK6, MGM_D6, notifier6);
    primitive = _tie0 mlc_tie0_13 (mlc_n12);
    primitive = _tie0 mlc_tie0_14 (mlc_n13);
    instance = INTCdsiseq_fan003ad_0 inst22 (MGM_CLK7, clk);
    instance = INTCdsiseq_faz203ad_5 inst23 (MGM_D7, IQ7, d8, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst24 (IQ8, mlc_n14, mlc_n15, MGM_CLK7, MGM_D7, notifier7);
    primitive = _tie0 mlc_tie0_15 (mlc_n14);
    primitive = _tie0 mlc_tie0_16 (mlc_n15);
    instance = INTCdsiseq_fan003ad_0 inst25 (o1, IQ1);
    instance = INTCdsiseq_fan003ad_0 inst26 (o2, IQ2);
    instance = INTCdsiseq_fan003ad_0 inst27 (o3, IQ3);
    instance = INTCdsiseq_fan003ad_0 inst28 (o4, IQ4);
    instance = INTCdsiseq_fan003ad_0 inst29 (o5, IQ5);
    instance = INTCdsiseq_fan003ad_0 inst30 (o6, IQ6);
    instance = INTCdsiseq_fan003ad_0 inst31 (o7, IQ7);
    instance = INTCdsiseq_fan003ad_0 inst32 (o8, IQ8);
    instance = INTCdsiseq_fan003ad_0 inst33 (so, o8);
  )
) // end model INTCdsiseq_fsz800ad_func


model INTCdsiseq_fsz800cd_func
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, si, so, ssb,
   notifier0, notifier1, notifier2, notifier3,
   notifier4, notifier5, notifier6, notifier7)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  input (notifier4) ( )
  input (notifier5) ( )
  input (notifier6) ( )
  input (notifier7) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsiseq_faz003ad_3 inst2 (MGM_D0, d1, si, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (MGM_CLK1, clk);
    instance = INTCdsiseq_faz203ad_5 inst5 (MGM_D1, IQ1, d2, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsiseq_fan003ad_0 inst7 (MGM_CLK2, clk);
    instance = INTCdsiseq_faz203ad_5 inst8 (MGM_D2, IQ2, d3, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTCdsiseq_fan003ad_0 inst10 (MGM_CLK3, clk);
    instance = INTCdsiseq_faz203ad_5 inst11 (MGM_D3, IQ3, d4, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTCdsiseq_fan003ad_0 inst13 (MGM_CLK4, clk);
    instance = INTCdsiseq_faz203ad_5 inst14 (MGM_D4, IQ4, d5, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst15 (IQ5, mlc_n8, mlc_n9, MGM_CLK4, MGM_D4, notifier4);
    primitive = _tie0 mlc_tie0_9 (mlc_n8);
    primitive = _tie0 mlc_tie0_10 (mlc_n9);
    instance = INTCdsiseq_fan003ad_0 inst16 (MGM_CLK5, clk);
    instance = INTCdsiseq_faz203ad_5 inst17 (MGM_D5, IQ5, d6, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst18 (IQ6, mlc_n10, mlc_n11, MGM_CLK5, MGM_D5, notifier5);
    primitive = _tie0 mlc_tie0_11 (mlc_n10);
    primitive = _tie0 mlc_tie0_12 (mlc_n11);
    instance = INTCdsiseq_fan003ad_0 inst19 (MGM_CLK6, clk);
    instance = INTCdsiseq_faz203ad_5 inst20 (MGM_D6, IQ6, d7, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst21 (IQ7, mlc_n12, mlc_n13, MGM_CLK6, MGM_D6, notifier6);
    primitive = _tie0 mlc_tie0_13 (mlc_n12);
    primitive = _tie0 mlc_tie0_14 (mlc_n13);
    instance = INTCdsiseq_fan003ad_0 inst22 (MGM_CLK7, clk);
    instance = INTCdsiseq_faz203ad_5 inst23 (MGM_D7, IQ7, d8, ssb);
    instance = INTCdsiseq_fan003ad_N_IQ_FF_UDP inst24 (IQ8, mlc_n14, mlc_n15, MGM_CLK7, MGM_D7, notifier7);
    primitive = _tie0 mlc_tie0_15 (mlc_n14);
    primitive = _tie0 mlc_tie0_16 (mlc_n15);
    instance = INTCdsiseq_fan003ad_0 inst25 (o1, IQ1);
    instance = INTCdsiseq_fan003ad_0 inst26 (o2, IQ2);
    instance = INTCdsiseq_fan003ad_0 inst27 (o3, IQ3);
    instance = INTCdsiseq_fan003ad_0 inst28 (o4, IQ4);
    instance = INTCdsiseq_fan003ad_0 inst29 (o5, IQ5);
    instance = INTCdsiseq_fan003ad_0 inst30 (o6, IQ6);
    instance = INTCdsiseq_fan003ad_0 inst31 (o7, IQ7);
    instance = INTCdsiseq_fan003ad_0 inst32 (o8, IQ8);
    instance = INTCdsiseq_fan003ad_0 inst33 (so, o8);
  )
) // end model INTCdsiseq_fsz800cd_func


model INTCdsiseq_lan003bd_func
  (clk, d, o, rb,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_EN0, clk);
    instance = INTCdsiseq_fan003ad_1 inst2 (MGM_C0, rb);
    instance = INTCdsiseq_fan003ad_0 inst3 (MGM_D0, d);
    instance = INTCdsiseq_lan003bd_N_IQ_LATCH_UDP inst4 (IQ, MGM_C0, mlc_n0, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTCdsiseq_fan003ad_0 inst5 (o, IQ);
  )
) // end model INTCdsiseq_lan003bd_func


model INTCdsiseq_lan083bd_func
  (clkb, d, o, rb,
   notifier)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_fan003ad_1 inst1 (MGM_EN0, clkb);
    instance = INTCdsiseq_fan003ad_1 inst2 (MGM_C0, rb);
    instance = INTCdsiseq_fan003ad_0 inst3 (MGM_D0, d);
    instance = INTCdsiseq_lan003bd_N_IQ_LATCH_UDP inst4 (IQ, MGM_C0, mlc_n0, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTCdsiseq_fan003ad_0 inst5 (o, IQ);
  )
) // end model INTCdsiseq_lan083bd_func


model INTCdsiseq_lsn010ad_func
  (clk, d, ob, notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_EN0, clk);
    instance = INTCdsiseq_fan003ad_1 inst2 (MGM_D0, d);
    instance = INTCdsiseq_lan003bd_N_IQ_LATCH_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (ob, IQ);
  )
) // end model INTCdsiseq_lsn010ad_func


model INTCdsiseq_lsn090ad_func
  (clkb, d, ob, notifier)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = INTCdsiseq_fan003ad_1 inst1 (MGM_EN0, clkb);
    instance = INTCdsiseq_fan003ad_0 inst2 (MGM_D0, d);
    instance = INTCdsiseq_lan003bd_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_1 inst4 (ob, IQ1);
  )
) // end model INTCdsiseq_lsn090ad_func


model INTCdsiseq_lsn210ad_func
  (clk, d1, d2, ob1,
   ob2, notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_EN0, clk);
    instance = INTCdsiseq_fan003ad_1 inst2 (MGM_D0, d1);
    instance = INTCdsiseq_lan003bd_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (MGM_EN1, clk);
    instance = INTCdsiseq_fan003ad_1 inst5 (MGM_D1, d2);
    instance = INTCdsiseq_lan003bd_N_IQ_LATCH_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsiseq_fan003ad_0 inst7 (ob1, IQ1);
    instance = INTCdsiseq_fan003ad_0 inst8 (ob2, IQ2);
  )
) // end model INTCdsiseq_lsn210ad_func


model INTCdsiseq_lsn290ad_func
  (clkb, d1, d2, ob1,
   ob2, notifier0, notifier1)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTCdsiseq_fan003ad_1 inst1 (MGM_EN0, clkb);
    instance = INTCdsiseq_fan003ad_0 inst2 (MGM_D0, d1);
    instance = INTCdsiseq_lan003bd_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_1 inst4 (MGM_EN1, clkb);
    instance = INTCdsiseq_fan003ad_0 inst5 (MGM_D1, d2);
    instance = INTCdsiseq_lan003bd_N_IQ_LATCH_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsiseq_fan003ad_1 inst7 (ob1, IQ1);
    instance = INTCdsiseq_fan003ad_1 inst8 (ob2, IQ2);
  )
) // end model INTCdsiseq_lsn290ad_func


model INTCdsiseq_lsnan3ad_func
  (clk, da, db, dc,
   o, notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_EN0, clk);
    instance = INTCdsiseq_lsnan3ad_19 inst2 (MGM_D0, da, db, dc);
    instance = INTCdsiseq_lan003bd_N_IQ_LATCH_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (o, IQ);
  )
) // end model INTCdsiseq_lsnan3ad_func


model INTCdsiseq_lsnao3ad_func
  (clk, da, db, dc,
   o, notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_EN0, clk);
    instance = INTCdsiseq_lsnao3ad_20 inst2 (MGM_D0, da, db, dc);
    instance = INTCdsiseq_lan003bd_N_IQ_LATCH_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (o, IQ);
  )
) // end model INTCdsiseq_lsnao3ad_func


model INTCdsiseq_lsnao4ad_func
  (clk, da, db, dc,
   dd, o, notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_EN0, clk);
    instance = INTCdsiseq_lsnao4ad_21 inst2 (MGM_D0, da, db, dc, dd);
    instance = INTCdsiseq_lan003bd_N_IQ_LATCH_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (o, IQ);
  )
) // end model INTCdsiseq_lsnao4ad_func


model INTCdsiseq_lsnoa3ad_func
  (clk, da, db, dc,
   o, notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_EN0, clk);
    instance = INTCdsiseq_lsnoa3ad_22 inst2 (MGM_D0, da, db, dc);
    instance = INTCdsiseq_lan003bd_N_IQ_LATCH_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (o, IQ);
  )
) // end model INTCdsiseq_lsnoa3ad_func


model INTCdsiseq_lsnoa4ad_func
  (clk, da, db, dc,
   dd, o, notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_EN0, clk);
    instance = INTCdsiseq_lsnoa4ad_23 inst2 (MGM_D0, da, dc, dd, db);
    instance = INTCdsiseq_lan003bd_N_IQ_LATCH_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (o, IQ);
  )
) // end model INTCdsiseq_lsnoa4ad_func


model INTCdsiseq_lsnor3ad_func
  (clk, da, db, dc,
   o, notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_EN0, clk);
    instance = INTCdsiseq_lsnor3ad_24 inst2 (MGM_D0, da, db, dc);
    instance = INTCdsiseq_lan003bd_N_IQ_LATCH_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (o, IQ);
  )
) // end model INTCdsiseq_lsnor3ad_func


model INTCdsiseq_lsz000ad_func
  (clk, d, o, si,
   so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTCdsiseq_lsz000ad_0 inst1 (MGM_EN0, clk, ssb);
    instance = INTCdsiseq_lsz000ad_1 inst2 (MGM_D0, si);
    instance = INTCdsiseq_lsz000ad_2 inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_lsz000ad_1 inst4 (MGM_EN1, clk);
    instance = INTCdsiseq_lsz000ad_3 inst5 (MGM_D1, IQ1, d, ssb);
    instance = INTCdsiseq_lsz000ad_2 inst6 (IQ, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsiseq_lsz000ad_1 inst7 (o, IQ);
    instance = INTCdsiseq_lsz000ad_1 inst8 (so, IQ);
  )
) // end model INTCdsiseq_lsz000ad_func


model INTCdsiseq_lsz003ad_func
  (clk, d, o, rb,
   si, so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d) ( )
  input (rb) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTCdsiseq_lsz003ad_0 inst1 (MGM_EN0, clk, ssb);
    instance = INTCdsiseq_lsz003ad_1 inst2 (MGM_D0, si);
    instance = INTCdsiseq_lsz003ad_2 inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_lsz003ad_1 inst4 (MGM_EN1, clk);
    instance = INTCdsiseq_lsz003ad_3 inst5 (MGM_D1, IQ1, ssb, d, rb);
    instance = INTCdsiseq_lsz003ad_2 inst6 (IQ, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsiseq_lsz003ad_1 inst7 (o, IQ);
    instance = INTCdsiseq_lsz003ad_1 inst8 (so, IQ);
  )
) // end model INTCdsiseq_lsz003ad_func


model INTCdsiseq_lsz008ad_func
  (clk, d, o, s,
   si, so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d) ( )
  input (s) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTCdsiseq_lsz008ad_0 inst1 (MGM_EN0, clk, ssb);
    instance = INTCdsiseq_lsz008ad_1 inst2 (MGM_D0, si);
    instance = INTCdsiseq_lsz008ad_2 inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_lsz008ad_1 inst4 (MGM_EN1, clk);
    instance = INTCdsiseq_lsz008ad_3 inst5 (MGM_D1, IQ1, d, s, ssb);
    instance = INTCdsiseq_lsz008ad_2 inst6 (IQ, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsiseq_lsz008ad_1 inst7 (o, IQ);
    instance = INTCdsiseq_lsz008ad_1 inst8 (so, IQ);
  )
) // end model INTCdsiseq_lsz008ad_func


model INTCdsiseq_lsz200ad_func
  (clk, d1, d2, o1,
   o2, si, so, ssb,
   notifier, notifier0, notifier1, notifier2)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d1) ( )
  input (d2) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  output (o1) ( )
  output (o2) ( )
  output (so) ( )
  (
    instance = INTCdsiseq_lsz200ad_0 inst1 (MGM_EN0, clk, ssb);
    instance = INTCdsiseq_lsz200ad_1 inst2 (MGM_D0, si);
    instance = INTCdsiseq_lsz200ad_2 inst3 (IQ1_master, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_lsz200ad_3 inst4 (MGM_EN1, clk);
    instance = INTCdsiseq_lsz200ad_4 inst5 (MGM_D1, IQ1_master, d1, ssb);
    instance = INTCdsiseq_lsz200ad_2 inst6 (IQ1_slave, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsiseq_lsz200ad_0 inst7 (MGM_EN2, clk, ssb);
    instance = INTCdsiseq_lsz200ad_3 inst8 (MGM_D2, IQ1_slave);
    instance = INTCdsiseq_lsz200ad_2 inst9 (IQ2_master, mlc_n4, mlc_n5, MGM_EN2, MGM_D2, notifier);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTCdsiseq_lsz200ad_3 inst10 (MGM_EN3, clk);
    instance = INTCdsiseq_lsz200ad_4 inst11 (MGM_D3, IQ2_master, d2, ssb);
    instance = INTCdsiseq_lsz200ad_2 inst12 (IQ2_slave, mlc_n6, mlc_n7, MGM_EN3, MGM_D3, notifier2);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTCdsiseq_lsz200ad_1 inst13 (o1, IQ1_slave);
    instance = INTCdsiseq_lsz200ad_1 inst14 (o2, IQ2_slave);
    instance = INTCdsiseq_lsz200ad_1 inst15 (so, IQ2_slave);
  )
) // end model INTCdsiseq_lsz200ad_func


model INTCdsiseq_lsz400ad_func
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb,
   notifier, notifier0, notifier1, notifier2,
   notifier3, notifier4)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  input (notifier4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( )
  (
    instance = INTCdsiseq_lsz400ad_0 inst1 (MGM_EN0, clk, ssb);
    instance = INTCdsiseq_lsz400ad_1 inst2 (MGM_D0, si);
    instance = INTCdsiseq_lsz400ad_2 inst3 (IQ1_master, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_lsz400ad_3 inst4 (MGM_EN1, clk);
    instance = INTCdsiseq_lsz400ad_4 inst5 (MGM_D1, IQ1_master, d1, ssb);
    instance = INTCdsiseq_lsz400ad_2 inst6 (IQ1_slave, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsiseq_lsz400ad_0 inst7 (MGM_EN2, clk, ssb);
    instance = INTCdsiseq_lsz400ad_3 inst8 (MGM_D2, IQ1_slave);
    instance = INTCdsiseq_lsz400ad_2 inst9 (IQ2_master, mlc_n4, mlc_n5, MGM_EN2, MGM_D2, notifier);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTCdsiseq_lsz400ad_3 inst10 (MGM_EN3, clk);
    instance = INTCdsiseq_lsz400ad_4 inst11 (MGM_D3, IQ2_master, d2, ssb);
    instance = INTCdsiseq_lsz400ad_2 inst12 (IQ2_slave, mlc_n6, mlc_n7, MGM_EN3, MGM_D3, notifier2);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTCdsiseq_lsz400ad_0 inst13 (MGM_EN4, clk, ssb);
    instance = INTCdsiseq_lsz400ad_3 inst14 (MGM_D4, IQ2_slave);
    instance = INTCdsiseq_lsz400ad_2 inst15 (IQ3_master, mlc_n8, mlc_n9, MGM_EN4, MGM_D4, notifier);
    primitive = _tie0 mlc_tie0_9 (mlc_n8);
    primitive = _tie0 mlc_tie0_10 (mlc_n9);
    instance = INTCdsiseq_lsz400ad_3 inst16 (MGM_EN5, clk);
    instance = INTCdsiseq_lsz400ad_4 inst17 (MGM_D5, IQ3_master, d3, ssb);
    instance = INTCdsiseq_lsz400ad_2 inst18 (IQ3_slave, mlc_n10, mlc_n11, MGM_EN5, MGM_D5, notifier3);
    primitive = _tie0 mlc_tie0_11 (mlc_n10);
    primitive = _tie0 mlc_tie0_12 (mlc_n11);
    instance = INTCdsiseq_lsz400ad_0 inst19 (MGM_EN6, clk, ssb);
    instance = INTCdsiseq_lsz400ad_3 inst20 (MGM_D6, IQ3_slave);
    instance = INTCdsiseq_lsz400ad_2 inst21 (IQ4_master, mlc_n12, mlc_n13, MGM_EN6, MGM_D6, notifier);
    primitive = _tie0 mlc_tie0_13 (mlc_n12);
    primitive = _tie0 mlc_tie0_14 (mlc_n13);
    instance = INTCdsiseq_lsz400ad_3 inst22 (MGM_EN7, clk);
    instance = INTCdsiseq_lsz400ad_4 inst23 (MGM_D7, IQ4_master, d4, ssb);
    instance = INTCdsiseq_lsz400ad_2 inst24 (IQ4_slave, mlc_n14, mlc_n15, MGM_EN7, MGM_D7, notifier4);
    primitive = _tie0 mlc_tie0_15 (mlc_n14);
    primitive = _tie0 mlc_tie0_16 (mlc_n15);
    instance = INTCdsiseq_lsz400ad_1 inst25 (o1, IQ1_slave);
    instance = INTCdsiseq_lsz400ad_1 inst26 (o2, IQ2_slave);
    instance = INTCdsiseq_lsz400ad_1 inst27 (o3, IQ3_slave);
    instance = INTCdsiseq_lsz400ad_1 inst28 (o4, IQ4_slave);
    instance = INTCdsiseq_lsz400ad_1 inst29 (so, IQ4_slave);
  )
) // end model INTCdsiseq_lsz400ad_func


model INTCdsiseq_lszao3ad_func
  (clk, da, db, dc,
   o, si, so, ssb,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = i0slszao3ad1d02x5_statetable_IQ_master inst1 (IQ_master, clk, ssb, da, db, dc,
      si, notifier);
    instance = i0slszao3ad1d02x5_statetable_IQ_slave inst2 (IQ_slave, clk, ssb, da, db, dc,
      si, IQ_master, notifier);
    instance = INTCdsiseq_fan003ad_1 inst3 (o, IQ_slave);
    instance = INTCdsiseq_fan003ad_1 inst4 (so, IQ_slave);
  )
) // end model INTCdsiseq_lszao3ad_func


model INTCdsiseq_lszao4ad_func
  (clk, da, db, dc,
   dd, o, si, so,
   ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = i0slszao4ad1d02x5_statetable_IQ_master inst1 (IQ_master, clk, ssb, da, db, dc,
      dd, si, notifier);
    instance = i0slszao4ad1d02x5_statetable_IQ_slave inst2 (IQ_slave, clk, ssb, da, db, dc,
      dd, si, IQ_master, notifier);
    instance = INTCdsiseq_fan003ad_1 inst3 (o, IQ_slave);
    instance = INTCdsiseq_fan003ad_1 inst4 (so, IQ_slave);
  )
) // end model INTCdsiseq_lszao4ad_func


model INTCdsiseq_lszoa3ad_func
  (clk, da, db, dc,
   o, si, so, ssb,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = i0slszoa3ad1d02x5_statetable_IQ_master inst1 (IQ_master, clk, ssb, da, db, dc,
      si, notifier);
    instance = i0slszoa3ad1d02x5_statetable_IQ_slave inst2 (IQ_slave, clk, ssb, da, db, dc,
      si, IQ_master, notifier);
    instance = INTCdsiseq_fan003ad_1 inst3 (o, IQ_slave);
    instance = INTCdsiseq_fan003ad_1 inst4 (so, IQ_slave);
  )
) // end model INTCdsiseq_lszoa3ad_func


model INTCdsiseq_lszoa4ad_func
  (clk, da, db, dc,
   dd, o, si, so,
   ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = i0slszoa4ad1d02x5_statetable_IQ_master inst1 (IQ_master, clk, ssb, da, db, dc,
      dd, si, notifier);
    instance = i0slszoa4ad1d02x5_statetable_IQ_slave inst2 (IQ_slave, clk, ssb, da, db, dc,
      dd, si, IQ_master, notifier);
    instance = INTCdsiseq_fan003ad_1 inst3 (o, IQ_slave);
    instance = INTCdsiseq_fan003ad_1 inst4 (so, IQ_slave);
  )
) // end model INTCdsiseq_lszoa4ad_func


model INTCdsiseq_ltn010rd_func
  (clk, d, ob, notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_EN0, clk);
    instance = INTCdsiseq_fan003ad_1 inst2 (MGM_D0, d);
    instance = INTCdsiseq_lan003bd_N_IQ_LATCH_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (ob, IQ);
  )
) // end model INTCdsiseq_ltn010rd_func


model INTCdsiseq_ltn210rd_func
  (clk, d1, d2, ob1,
   ob2, notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_EN0, clk);
    instance = INTCdsiseq_fan003ad_1 inst2 (MGM_D0, d1);
    instance = INTCdsiseq_lan003bd_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (MGM_EN1, clk);
    instance = INTCdsiseq_fan003ad_1 inst5 (MGM_D1, d2);
    instance = INTCdsiseq_lan003bd_N_IQ_LATCH_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsiseq_fan003ad_0 inst7 (ob1, IQ1);
    instance = INTCdsiseq_fan003ad_0 inst8 (ob2, IQ2);
  )
) // end model INTCdsiseq_ltn210rd_func


model INTCdsiseq_ltn410rd_func
  (clk, d1, d2, d3,
   d4, ob1, ob2, ob3,
   ob4, notifier0, notifier1, notifier2,
   notifier3)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (ob1) ( )
  output (ob2) ( )
  output (ob3) ( )
  output (ob4) ( )
  (
    instance = INTCdsiseq_fan003ad_0 inst1 (MGM_EN0, clk);
    instance = INTCdsiseq_fan003ad_1 inst2 (MGM_D0, d1);
    instance = INTCdsiseq_lan003bd_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsiseq_fan003ad_0 inst4 (MGM_EN1, clk);
    instance = INTCdsiseq_fan003ad_1 inst5 (MGM_D1, d2);
    instance = INTCdsiseq_lan003bd_N_IQ_LATCH_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsiseq_fan003ad_0 inst7 (MGM_EN2, clk);
    instance = INTCdsiseq_fan003ad_1 inst8 (MGM_D2, d3);
    instance = INTCdsiseq_lan003bd_N_IQ_LATCH_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_EN2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTCdsiseq_fan003ad_0 inst10 (MGM_EN3, clk);
    instance = INTCdsiseq_fan003ad_1 inst11 (MGM_D3, d4);
    instance = INTCdsiseq_lan003bd_N_IQ_LATCH_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_EN3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTCdsiseq_fan003ad_0 inst13 (ob1, IQ1);
    instance = INTCdsiseq_fan003ad_0 inst14 (ob2, IQ2);
    instance = INTCdsiseq_fan003ad_0 inst15 (ob3, IQ3);
    instance = INTCdsiseq_fan003ad_0 inst16 (ob4, IQ4);
  )
) // end model INTCdsiseq_ltn410rd_func


model i0sfan003ad1d02x5
  (clk, d, o, rb)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfaz003cd1d02x5, i0sfaz003ad1d02x5, i0sfaz003ad1d03x5, i0sfaz003cd1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_fan003ad_func i0sfan003ad1d02x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfan003ad1d02x5


model i0sfan003ad1d03x5
  (clk, d, o, rb)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfaz003ad1d03x5, i0sfaz003ad1d02x5, i0sfaz003cd1d03x5, i0sfaz003cd1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_fan003ad_func i0sfan003ad1d03x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfan003ad1d03x5


model i0sfan003ad1d06x5
  (clk, d, o, rb)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfaz003ad1d06x5, i0sfaz003cd1d03x5, i0sfaz003ad1d03x5, i0sfaz003ad1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_fan003ad_func i0sfan003ad1d06x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfan003ad1d06x5


model i0sfan003ad1d12x5
  (clk, d, o, rb)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfaz003ad1d12x5, i0sfaz003ad1d06x5, i0sfaz003cd1d03x5, i0sfaz003ad1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_fan003ad_func i0sfan003ad1d12x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfan003ad1d12x5


model i0sfan013ad1d02x5
  (clk, d, ob, rb)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfaz013ad1d02x5, i0sfaz013ad1d03x5, i0sfaz013ad1d06x5, i0sfaz013ad1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsiseq_fan013ad_func i0sfan013ad1d02x5_behav_inst (clk, d, ob_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfan013ad1d02x5


model i0sfan013ad1d03x5
  (clk, d, ob, rb)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfaz013ad1d03x5, i0sfaz013ad1d02x5, i0sfaz013ad1d06x5, i0sfaz013ad1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsiseq_fan013ad_func i0sfan013ad1d03x5_behav_inst (clk, d, ob_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfan013ad1d03x5


model i0sfan013ad1d06x5
  (clk, d, ob, rb)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfaz013ad1d06x5, i0sfaz013ad1d03x5, i0sfaz013ad1d12x5, i0sfaz013ad1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsiseq_fan013ad_func i0sfan013ad1d06x5_behav_inst (clk, d, ob_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfan013ad1d06x5


model i0sfan013ad1d12x5
  (clk, d, ob, rb)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfaz013ad1d12x5, i0sfaz013ad1d06x5, i0sfaz013ad1d03x5, i0sfaz013ad1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsiseq_fan013ad_func i0sfan013ad1d12x5_behav_inst (clk, d, ob_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfan013ad1d12x5


model i0sfan018ad1d02x5
  (clk, d, ob, s)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfaz018ad1d03x5, i0sfaz018ad1d02x5, i0sfaz018ad1d06x5, i0sfaz018ad1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (s) ( active_high_set; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsiseq_fan018ad_func i0sfan018ad1d02x5_behav_inst (clk, d, ob_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfan018ad1d02x5


model i0sfan018ad1d03x5
  (clk, d, ob, s)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfaz018ad1d03x5, i0sfaz018ad1d02x5, i0sfaz018ad1d06x5, i0sfaz018ad1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (s) ( active_high_set; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsiseq_fan018ad_func i0sfan018ad1d03x5_behav_inst (clk, d, ob_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfan018ad1d03x5


model i0sfan018ad1d06x5
  (clk, d, ob, s)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfaz018ad1d06x5, i0sfaz018ad1d12x5, i0sfaz018ad1d03x5, i0sfaz018ad1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (s) ( active_high_set; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsiseq_fan018ad_func i0sfan018ad1d06x5_behav_inst (clk, d, ob_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfan018ad1d06x5


model i0sfan018ad1d12x5
  (clk, d, ob, s)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfaz018ad1d12x5, i0sfaz018ad1d06x5, i0sfaz018ad1d03x5, i0sfaz018ad1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (s) ( active_high_set; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsiseq_fan018ad_func i0sfan018ad1d12x5_behav_inst (clk, d, ob_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfan018ad1d12x5


model i0sfan05bad1d02x5
  (clk, d, den, ob,
   rb, s)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (ob) ( )
  (
    instance = INTCdsiseq_fan05bad_func i0sfan05bad1d02x5_behav_inst (clk, d, den, ob_tmp, rb, s,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfan05bad1d02x5


model i0sfan05bad1d03x5
  (clk, d, den, ob,
   rb, s)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (ob) ( )
  (
    instance = INTCdsiseq_fan05bad_func i0sfan05bad1d03x5_behav_inst (clk, d, den, ob_tmp, rb, s,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfan05bad1d03x5


model i0sfaz003ad1d02x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_faz003ad_func i0sfaz003ad1d02x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfaz003ad1d02x5


model i0sfaz003ad1d03x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_faz003ad_func i0sfaz003ad1d03x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfaz003ad1d03x5


model i0sfaz003ad1d06x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_faz003ad_func i0sfaz003ad1d06x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfaz003ad1d06x5


model i0sfaz003ad1d12x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_faz003ad_func i0sfaz003ad1d12x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfaz003ad1d12x5


model i0sfaz003cd1d02x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_faz003cd_func i0sfaz003cd1d02x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfaz003cd1d02x5


model i0sfaz003cd1d03x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_faz003cd_func i0sfaz003cd1d03x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfaz003cd1d03x5


model i0sfaz013ad1d02x5
  (clk, d, ob, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTCdsiseq_faz013ad_func i0sfaz013ad1d02x5_behav_inst (clk, d, ob_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfaz013ad1d02x5


model i0sfaz013ad1d03x5
  (clk, d, ob, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTCdsiseq_faz013ad_func i0sfaz013ad1d03x5_behav_inst (clk, d, ob_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfaz013ad1d03x5


model i0sfaz013ad1d06x5
  (clk, d, ob, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTCdsiseq_faz013ad_func i0sfaz013ad1d06x5_behav_inst (clk, d, ob_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfaz013ad1d06x5


model i0sfaz013ad1d12x5
  (clk, d, ob, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTCdsiseq_faz013ad_func i0sfaz013ad1d12x5_behav_inst (clk, d, ob_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfaz013ad1d12x5


model i0sfaz018ad1d02x5
  (clk, d, ob, s,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTCdsiseq_faz018ad_func i0sfaz018ad1d02x5_behav_inst (clk, d, ob_tmp, s, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfaz018ad1d02x5


model i0sfaz018ad1d03x5
  (clk, d, ob, s,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTCdsiseq_faz018ad_func i0sfaz018ad1d03x5_behav_inst (clk, d, ob_tmp, s, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfaz018ad1d03x5


model i0sfaz018ad1d06x5
  (clk, d, ob, s,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTCdsiseq_faz018ad_func i0sfaz018ad1d06x5_behav_inst (clk, d, ob_tmp, s, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfaz018ad1d06x5


model i0sfaz018ad1d12x5
  (clk, d, ob, s,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTCdsiseq_faz018ad_func i0sfaz018ad1d12x5_behav_inst (clk, d, ob_tmp, s, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfaz018ad1d12x5


model i0sfaz203ad1d02x5
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_faz203ad_func i0sfaz203ad1d02x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfaz203ad1d02x5


model i0sfaz203ad1d03x5
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_faz203ad_func i0sfaz203ad1d03x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfaz203ad1d03x5


model i0sfaz203ad1d06x5
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_faz203ad_func i0sfaz203ad1d06x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfaz203ad1d06x5


model i0sfaz203cd1d02x5
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_faz203cd_func i0sfaz203cd1d02x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfaz203cd1d02x5


model i0sfaz203cd1d03x5
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_faz203cd_func i0sfaz203cd1d03x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfaz203cd1d03x5


model i0sfaz403ad1q02x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_faz403ad_func i0sfaz403ad1q02x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, rb, si, so_tmp,
      ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfaz403ad1q02x5


model i0sfaz403ad1q03x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_faz403ad_func i0sfaz403ad1q03x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, rb, si, so_tmp,
      ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfaz403ad1q03x5


model i0sfaz403ad1q06x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_faz403ad_func i0sfaz403ad1q06x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, rb, si, so_tmp,
      ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfaz403ad1q06x5


model i0sfaz403cd1q02x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_faz403cd_func i0sfaz403cd1q02x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, rb, si, so_tmp,
      ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfaz403cd1q02x5


model i0sfaz403cd1q03x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_faz403cd_func i0sfaz403cd1q03x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, rb, si, so_tmp,
      ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfaz403cd1q03x5


model i0sfaz803ad1q02x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_faz803ad_func i0sfaz803ad1q02x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3, mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfaz803ad1q02x5


model i0sfaz803ad1q03x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_faz803ad_func i0sfaz803ad1q03x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3, mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfaz803ad1q03x5


model i0sfaz803ad1q06x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_faz803ad_func i0sfaz803ad1q06x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3, mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfaz803ad1q06x5


model i0sfaz803cd1q02x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_faz803cd_func i0sfaz803cd1q02x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3, mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfaz803cd1q02x5


model i0sfaz803cd1q03x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_faz803cd_func i0sfaz803cd1q03x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3, mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfaz803cd1q03x5


model i0sfhn000ad1d02f5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfsz000ad1d02x5, i0sfsz000cd1d02x5, i0sfsz000ad1d03x5, i0sfsz000cd1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_fhn000ad_func i0sfhn000ad1d02f5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn000ad1d02f5


model i0sfhn000ad1d02x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfsz000ad1d02x5, i0sfsz000cd1d02x5, i0sfsz000ad1d03x5, i0sfsz000cd1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_fhn000ad_func i0sfhn000ad1d02x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn000ad1d02x5


model i0sfhn000ad1d03f5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfsz000ad1d03x5, i0sfsz000cd1d03x5, i0sfsz000ad1d02x5, i0sfsz000cd1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_fhn000ad_func i0sfhn000ad1d03f5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn000ad1d03f5


model i0sfhn000ad1d03x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfsz000ad1d03x5, i0sfsz000cd1d03x5, i0sfsz000ad1d02x5, i0sfsz000cd1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_fhn000ad_func i0sfhn000ad1d03x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn000ad1d03x5


model i0sfhn000ad1d09f5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfkz000ad1d06x5, i0sfsz000ad1d12x5, i0sfkz000ad1d03x5, i0sfsz000ad1d06x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_fhn000ad_func i0sfhn000ad1d09f5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn000ad1d09f5


model i0sfhn000ad1d09x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfkz000ad1d06x5, i0sfsz000ad1d12x5, i0sfkz000ad1d03x5, i0sfsz000ad1d06x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_fhn000ad_func i0sfhn000ad1d09x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn000ad1d09x5


model i0sfhn000ad1d18f5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfkz000ad1d09x5, i0sfkz000ad1d12x5, i0sfsz000ad1d12x5, i0sfkz000ad1d06x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_fhn000ad_func i0sfhn000ad1d18f5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn000ad1d18f5


model i0sfhn000ad1d18x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfkz000ad1d09x5, i0sfkz000ad1d12x5, i0sfsz000ad1d12x5, i0sfkz000ad1d06x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_fhn000ad_func i0sfhn000ad1d18x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn000ad1d18x5


model i0sfhn003ad1d02f5
  (clk, d, o, rb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_fhn003ad_func i0sfhn003ad1d02f5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn003ad1d02f5


model i0sfhn003ad1d02x5
  (clk, d, o, rb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_fhn003ad_func i0sfhn003ad1d02x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn003ad1d02x5


model i0sfhn003ad1d03f5
  (clk, d, o, rb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_fhn003ad_func i0sfhn003ad1d03f5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn003ad1d03f5


model i0sfhn003ad1d03x5
  (clk, d, o, rb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_fhn003ad_func i0sfhn003ad1d03x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn003ad1d03x5


model i0sfhn003ad1d09f5
  (clk, d, o, rb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_fhn003ad_func i0sfhn003ad1d09f5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn003ad1d09f5


model i0sfhn003ad1d09x5
  (clk, d, o, rb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_fhn003ad_func i0sfhn003ad1d09x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn003ad1d09x5


model i0sfhn003ad1d18f5
  (clk, d, o, rb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_fhn003ad_func i0sfhn003ad1d18f5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn003ad1d18f5


model i0sfhn003ad1d18x5
  (clk, d, o, rb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_fhn003ad_func i0sfhn003ad1d18x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn003ad1d18x5


model i0sfhn008ad1d02f5
  (clk, d, o, s)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_fhn008ad_func i0sfhn008ad1d02f5_behav_inst (clk, d, o_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn008ad1d02f5


model i0sfhn008ad1d02x5
  (clk, d, o, s)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_fhn008ad_func i0sfhn008ad1d02x5_behav_inst (clk, d, o_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn008ad1d02x5


model i0sfhn008ad1d03f5
  (clk, d, o, s)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_fhn008ad_func i0sfhn008ad1d03f5_behav_inst (clk, d, o_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn008ad1d03f5


model i0sfhn008ad1d03x5
  (clk, d, o, s)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_fhn008ad_func i0sfhn008ad1d03x5_behav_inst (clk, d, o_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn008ad1d03x5


model i0sfhn008ad1d09f5
  (clk, d, o, s)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_fhn008ad_func i0sfhn008ad1d09f5_behav_inst (clk, d, o_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn008ad1d09f5


model i0sfhn008ad1d09x5
  (clk, d, o, s)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_fhn008ad_func i0sfhn008ad1d09x5_behav_inst (clk, d, o_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn008ad1d09x5


model i0sfhn008ad1d18f5
  (clk, d, o, s)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_fhn008ad_func i0sfhn008ad1d18f5_behav_inst (clk, d, o_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn008ad1d18f5


model i0sfhn008ad1d18x5
  (clk, d, o, s)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_fhn008ad_func i0sfhn008ad1d18x5_behav_inst (clk, d, o_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfhn008ad1d18x5


model i0sfhn010ad1d02f5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsiseq_fhn010ad_func i0sfhn010ad1d02f5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfhn010ad1d02f5


model i0sfhn010ad1d02x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsiseq_fhn010ad_func i0sfhn010ad1d02x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfhn010ad1d02x5


model i0sfhn010ad1d03f5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsiseq_fhn010ad_func i0sfhn010ad1d03f5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfhn010ad1d03f5


model i0sfhn010ad1d03x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsiseq_fhn010ad_func i0sfhn010ad1d03x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfhn010ad1d03x5


model i0sfhn010ad1d09f5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsiseq_fhn010ad_func i0sfhn010ad1d09f5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfhn010ad1d09f5


model i0sfhn010ad1d09x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsiseq_fhn010ad_func i0sfhn010ad1d09x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfhn010ad1d09x5


model i0sfhn010ad1d18f5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsiseq_fhn010ad_func i0sfhn010ad1d18f5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfhn010ad1d18f5


model i0sfhn010ad1d18x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsiseq_fhn010ad_func i0sfhn010ad1d18x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfhn010ad1d18x5


model i0sfkn000ad1d02x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfkz000ad1d02x5, i0sfsz000ad1d06x5, i0sfkz000ad1d03x5, i0sfsz000ad1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_fkn000ad_func i0sfkn000ad1d02x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfkn000ad1d02x5


model i0sfkn000ad1d03x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfkz000ad1d03x5, i0sfsz000ad1d06x5, i0sfkz000ad1d02x5, i0sfkz000ad1d06x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_fkn000ad_func i0sfkn000ad1d03x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfkn000ad1d03x5


model i0sfkn000ad1d04x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfkz000ad1d06x5, i0sfsz000ad1d12x5, i0sfkz000ad1d09x5, i0sfkz000ad1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_fkn000ad_func i0sfkn000ad1d04x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfkn000ad1d04x5


model i0sfkn000ad1d06x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfkz000ad1d06x5, i0sfsz000ad1d12x5, i0sfkz000ad1d09x5, i0sfkz000ad1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_fkn000ad_func i0sfkn000ad1d06x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfkn000ad1d06x5


model i0sfkn000ad1d09x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfkz000ad1d09x5, i0sfkz000ad1d12x5, i0sfkz000ad1d06x5, i0sfsz000ad1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_fkn000ad_func i0sfkn000ad1d09x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfkn000ad1d09x5


model i0sfkn000ad1d12x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfkz000ad1d12x5, i0sfkz000ad1d18x5, i0sfkz000ad1d09x5, i0sfkz000ad1d06x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_fkn000ad_func i0sfkn000ad1d12x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfkn000ad1d12x5


model i0sfkn000ad1d18x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfkz000ad1d18x5, i0sfkz000ad1d12x5, i0sfkz000ad1d09x5, i0sfkz000ad1d06x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_fkn000ad_func i0sfkn000ad1d18x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfkn000ad1d18x5


model i0sfkn200ad1d02x5
  (clk, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTCdsiseq_fkn200ad_func i0sfkn200ad1d02x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfkn200ad1d02x5


model i0sfkn200ad1d03x5
  (clk, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTCdsiseq_fkn200ad_func i0sfkn200ad1d03x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfkn200ad1d03x5


model i0sfkn200ad1d06x5
  (clk, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTCdsiseq_fkn200ad_func i0sfkn200ad1d06x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfkn200ad1d06x5


model i0sfkn400ad1q02x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTCdsiseq_fkn400ad_func i0sfkn400ad1q02x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfkn400ad1q02x5


model i0sfkn400ad1q03x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTCdsiseq_fkn400ad_func i0sfkn400ad1q03x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfkn400ad1q03x5


model i0sfkn400ad1q06x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTCdsiseq_fkn400ad_func i0sfkn400ad1q06x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfkn400ad1q06x5


model i0sfkz000ad1d02x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fkz000ad_func i0sfkz000ad1d02x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfkz000ad1d02x5


model i0sfkz000ad1d03x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fkz000ad_func i0sfkz000ad1d03x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfkz000ad1d03x5


model i0sfkz000ad1d06x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fkz000ad_func i0sfkz000ad1d06x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfkz000ad1d06x5


model i0sfkz000ad1d09x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fkz000ad_func i0sfkz000ad1d09x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfkz000ad1d09x5


model i0sfkz000ad1d12x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fkz000ad_func i0sfkz000ad1d12x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfkz000ad1d12x5


model i0sfkz000ad1d18x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fkz000ad_func i0sfkz000ad1d18x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfkz000ad1d18x5


model i0sfkz200ad1d02x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fkz200ad_func i0sfkz200ad1d02x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfkz200ad1d02x5


model i0sfkz200ad1d03x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fkz200ad_func i0sfkz200ad1d03x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfkz200ad1d03x5


model i0sfkz200ad1d06x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fkz200ad_func i0sfkz200ad1d06x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfkz200ad1d06x5


model i0sfkz400ad1q02x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fkz400ad_func i0sfkz400ad1q02x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfkz400ad1q02x5


model i0sfkz400ad1q03x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fkz400ad_func i0sfkz400ad1q03x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfkz400ad1q03x5


model i0sfkz400ad1q06x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fkz400ad_func i0sfkz400ad1q06x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfkz400ad1q06x5


model i0sfsn000ad1d02x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfsz000ad1d02x5, i0sfsz000cd1d02x5, i0sfsz000ad1d03x5, i0sfsz000cd1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_fsn000ad_func i0sfsn000ad1d02x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfsn000ad1d02x5


model i0sfsn000ad1d03x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfsz000ad1d03x5, i0sfsz000cd1d03x5, i0sfsz000ad1d02x5, i0sfsz000cd1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_fsn000ad_func i0sfsn000ad1d03x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfsn000ad1d03x5


model i0sfsn000ad1d06x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfkz000ad1d03x5, i0sfsz000ad1d06x5, i0sfkz000ad1d02x5, i0sfkz000ad1d06x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_fsn000ad_func i0sfsn000ad1d06x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfsn000ad1d06x5


model i0sfsn000ad1d09x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfkz000ad1d06x5, i0sfsz000ad1d12x5, i0sfkz000ad1d03x5, i0sfsz000ad1d06x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_fsn000ad_func i0sfsn000ad1d09x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfsn000ad1d09x5


model i0sfsn000ad1d12x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfkz000ad1d06x5, i0sfsz000ad1d12x5, i0sfkz000ad1d09x5, i0sfkz000ad1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_fsn000ad_func i0sfsn000ad1d12x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfsn000ad1d12x5


model i0sfsn000ad1d18x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfkz000ad1d09x5, i0sfkz000ad1d12x5, i0sfkz000ad1d06x5, i0sfsz000ad1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_fsn000ad_func i0sfsn000ad1d18x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfsn000ad1d18x5


model i0sfsn012ad1d02x5
  (clk, d, ob, r)
(
  model_source = verilog_module;
  scan_equivalents = i0sfsz012ad1d02x5, i0sfsz012ad1d03x5, i0sfsz012ad1d06x5, i0sfsz012ad1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (r) ( )
  output (ob) ( )
  (
    instance = INTCdsiseq_fsn012ad_func i0sfsn012ad1d02x5_behav_inst (clk, d, ob_tmp, r, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfsn012ad1d02x5


model i0sfsn012ad1d03x5
  (clk, d, ob, r)
(
  model_source = verilog_module;
  scan_equivalents = i0sfsz012ad1d03x5, i0sfsz012ad1d02x5, i0sfsz012ad1d06x5, i0sfsz012ad1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (r) ( )
  output (ob) ( )
  (
    instance = INTCdsiseq_fsn012ad_func i0sfsn012ad1d03x5_behav_inst (clk, d, ob_tmp, r, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfsn012ad1d03x5


model i0sfsn012ad1d06x5
  (clk, d, ob, r)
(
  model_source = verilog_module;
  scan_equivalents = i0sfsz012ad1d06x5, i0sfsz012ad1d12x5, i0sfsz012ad1d03x5, i0sfsz012ad1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (r) ( )
  output (ob) ( )
  (
    instance = INTCdsiseq_fsn012ad_func i0sfsn012ad1d06x5_behav_inst (clk, d, ob_tmp, r, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfsn012ad1d06x5


model i0sfsn012ad1d12x5
  (clk, d, ob, r)
(
  model_source = verilog_module;
  scan_equivalents = i0sfsz012ad1d12x5, i0sfsz012ad1d06x5, i0sfsz012ad1d03x5, i0sfsz012ad1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (r) ( )
  output (ob) ( )
  (
    instance = INTCdsiseq_fsn012ad_func i0sfsn012ad1d12x5_behav_inst (clk, d, ob_tmp, r, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfsn012ad1d12x5


model i0sfsn01cad1d02x5
  (clk, d, ob, psb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (psb) ( )
  output (ob) ( )
  (
    instance = INTCdsiseq_fsn01cad_func i0sfsn01cad1d02x5_behav_inst (clk, d, ob_tmp, psb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfsn01cad1d02x5


model i0sfsn01cad1d03x5
  (clk, d, ob, psb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (psb) ( )
  output (ob) ( )
  (
    instance = INTCdsiseq_fsn01cad_func i0sfsn01cad1d03x5_behav_inst (clk, d, ob_tmp, psb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfsn01cad1d03x5


model i0sfsn01cad1d06x5
  (clk, d, ob, psb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (psb) ( )
  output (ob) ( )
  (
    instance = INTCdsiseq_fsn01cad_func i0sfsn01cad1d06x5_behav_inst (clk, d, ob_tmp, psb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfsn01cad1d06x5


model i0sfsn01cad1d12x5
  (clk, d, ob, psb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (psb) ( )
  output (ob) ( )
  (
    instance = INTCdsiseq_fsn01cad_func i0sfsn01cad1d12x5_behav_inst (clk, d, ob_tmp, psb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfsn01cad1d12x5


model i0sfsn050ad1d02x5
  (clk, d, en, ob)
(
  model_source = verilog_module;
  scan_equivalents = i0sfsz050ad1d02x5, i0sfsz050ad1d03x5, i0sfsz050ad1d06x5, i0sfsz050ad1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  output (ob) ( )
  (
    instance = INTCdsiseq_fsn050ad_func i0sfsn050ad1d02x5_behav_inst (clk, d, en, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfsn050ad1d02x5


model i0sfsn050ad1d03x5
  (clk, d, en, ob)
(
  model_source = verilog_module;
  scan_equivalents = i0sfsz050ad1d03x5, i0sfsz050ad1d02x5, i0sfsz050ad1d06x5, i0sfsz050ad1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  output (ob) ( )
  (
    instance = INTCdsiseq_fsn050ad_func i0sfsn050ad1d03x5_behav_inst (clk, d, en, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfsn050ad1d03x5


model i0sfsn050ad1d06x5
  (clk, d, en, ob)
(
  model_source = verilog_module;
  scan_equivalents = i0sfsz050ad1d06x5, i0sfsz050ad1d03x5, i0sfsz050ad1d02x5, i0sfsz050ad1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  output (ob) ( )
  (
    instance = INTCdsiseq_fsn050ad_func i0sfsn050ad1d06x5_behav_inst (clk, d, en, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfsn050ad1d06x5


model i0sfsn050ad1d12x5
  (clk, d, en, ob)
(
  model_source = verilog_module;
  scan_equivalents = i0sfsz050ad1d12x5, i0sfsz050ad1d06x5, i0sfsz050ad1d03x5, i0sfsz050ad1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  output (ob) ( )
  (
    instance = INTCdsiseq_fsn050ad_func i0sfsn050ad1d12x5_behav_inst (clk, d, en, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfsn050ad1d12x5


model i0sfsn053ad1d02x5
  (clk, d, en, ob,
   rb)
(
  model_source = verilog_module;
  scan_equivalents = i0sfsz053ad1d02x5, i0sfsz053ad1d03x5, i0sfsz053ad1d06x5, i0sfsz053ad1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  input (rb) ( )
  output (ob) ( )
  (
    instance = INTCdsiseq_fsn053ad_func i0sfsn053ad1d02x5_behav_inst (clk, d, en, ob_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfsn053ad1d02x5


model i0sfsn053ad1d03x5
  (clk, d, en, ob,
   rb)
(
  model_source = verilog_module;
  scan_equivalents = i0sfsz053ad1d03x5, i0sfsz053ad1d02x5, i0sfsz053ad1d06x5, i0sfsz053ad1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  input (rb) ( )
  output (ob) ( )
  (
    instance = INTCdsiseq_fsn053ad_func i0sfsn053ad1d03x5_behav_inst (clk, d, en, ob_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfsn053ad1d03x5


model i0sfsn053ad1d06x5
  (clk, d, en, ob,
   rb)
(
  model_source = verilog_module;
  scan_equivalents = i0sfsz053ad1d06x5, i0sfsz053ad1d03x5, i0sfsz053ad1d12x5, i0sfsz053ad1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  input (rb) ( )
  output (ob) ( )
  (
    instance = INTCdsiseq_fsn053ad_func i0sfsn053ad1d06x5_behav_inst (clk, d, en, ob_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfsn053ad1d06x5


model i0sfsn053ad1d12x5
  (clk, d, en, ob,
   rb)
(
  model_source = verilog_module;
  scan_equivalents = i0sfsz053ad1d12x5, i0sfsz053ad1d06x5, i0sfsz053ad1d03x5, i0sfsz053ad1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  input (rb) ( )
  output (ob) ( )
  (
    instance = INTCdsiseq_fsn053ad_func i0sfsn053ad1d12x5_behav_inst (clk, d, en, ob_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfsn053ad1d12x5


model i0sfsn250ad1d02x5
  (clk, d1, d2, en1,
   en2, ob1, ob2)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (en1) ( )
  input (en2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTCdsiseq_fsn250ad_func i0sfsn250ad1d02x5_behav_inst (clk, d1, d2, en1, en2, ob1_tmp,
      ob2_tmp, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfsn250ad1d02x5


model i0sfsn250ad1d03x5
  (clk, d1, d2, en1,
   en2, ob1, ob2)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (en1) ( )
  input (en2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTCdsiseq_fsn250ad_func i0sfsn250ad1d03x5_behav_inst (clk, d1, d2, en1, en2, ob1_tmp,
      ob2_tmp, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfsn250ad1d03x5


model i0sfsn250ad1d06x5
  (clk, d1, d2, en1,
   en2, ob1, ob2)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (en1) ( )
  input (en2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTCdsiseq_fsn250ad_func i0sfsn250ad1d06x5_behav_inst (clk, d1, d2, en1, en2, ob1_tmp,
      ob2_tmp, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfsn250ad1d06x5


model i0sfsn253ad1d02x5
  (clk, d1, d2, en1,
   en2, ob1, ob2, rb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (en1) ( )
  input (en2) ( )
  input (rb) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTCdsiseq_fsn253ad_func i0sfsn253ad1d02x5_behav_inst (clk, d1, d2, en1, en2, ob1_tmp,
      ob2_tmp, rb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfsn253ad1d02x5


model i0sfsn253ad1d03x5
  (clk, d1, d2, en1,
   en2, ob1, ob2, rb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (en1) ( )
  input (en2) ( )
  input (rb) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTCdsiseq_fsn253ad_func i0sfsn253ad1d03x5_behav_inst (clk, d1, d2, en1, en2, ob1_tmp,
      ob2_tmp, rb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfsn253ad1d03x5


model i0sfsn253ad1d06x5
  (clk, d1, d2, en1,
   en2, ob1, ob2, rb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (en1) ( )
  input (en2) ( )
  input (rb) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTCdsiseq_fsn253ad_func i0sfsn253ad1d06x5_behav_inst (clk, d1, d2, en1, en2, ob1_tmp,
      ob2_tmp, rb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfsn253ad1d06x5


model i0sfsz000ad1d02x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fsz000ad_func i0sfsz000ad1d02x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsz000ad1d02x5


model i0sfsz000ad1d03x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fsz000ad_func i0sfsz000ad1d03x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsz000ad1d03x5


model i0sfsz000ad1d06x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fsz000ad_func i0sfsz000ad1d06x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsz000ad1d06x5


model i0sfsz000ad1d12x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fsz000ad_func i0sfsz000ad1d12x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsz000ad1d12x5


model i0sfsz000cd1d02x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fsz000cd_func i0sfsz000cd1d02x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsz000cd1d02x5


model i0sfsz000cd1d03x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fsz000cd_func i0sfsz000cd1d03x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsz000cd1d03x5


model i0sfsz012ad1d02x5
  (clk, d, ob, r,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (r) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTCdsiseq_fsz012ad_func i0sfsz012ad1d02x5_behav_inst (clk, d, ob_tmp, r, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsz012ad1d02x5


model i0sfsz012ad1d03x5
  (clk, d, ob, r,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (r) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTCdsiseq_fsz012ad_func i0sfsz012ad1d03x5_behav_inst (clk, d, ob_tmp, r, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsz012ad1d03x5


model i0sfsz012ad1d06x5
  (clk, d, ob, r,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (r) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTCdsiseq_fsz012ad_func i0sfsz012ad1d06x5_behav_inst (clk, d, ob_tmp, r, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsz012ad1d06x5


model i0sfsz012ad1d12x5
  (clk, d, ob, r,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (r) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTCdsiseq_fsz012ad_func i0sfsz012ad1d12x5_behav_inst (clk, d, ob_tmp, r, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsz012ad1d12x5


model i0sfsz050ad1d02x5
  (clk, d, en, ob,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTCdsiseq_fsz050ad_func i0sfsz050ad1d02x5_behav_inst (clk, d, en, ob_tmp, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsz050ad1d02x5


model i0sfsz050ad1d03x5
  (clk, d, en, ob,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTCdsiseq_fsz050ad_func i0sfsz050ad1d03x5_behav_inst (clk, d, en, ob_tmp, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsz050ad1d03x5


model i0sfsz050ad1d06x5
  (clk, d, en, ob,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTCdsiseq_fsz050ad_func i0sfsz050ad1d06x5_behav_inst (clk, d, en, ob_tmp, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsz050ad1d06x5


model i0sfsz050ad1d12x5
  (clk, d, en, ob,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTCdsiseq_fsz050ad_func i0sfsz050ad1d12x5_behav_inst (clk, d, en, ob_tmp, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsz050ad1d12x5


model i0sfsz053ad1d02x5
  (clk, d, en, ob,
   rb, si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTCdsiseq_fsz053ad_func i0sfsz053ad1d02x5_behav_inst (clk, d, en, ob_tmp, rb, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsz053ad1d02x5


model i0sfsz053ad1d03x5
  (clk, d, en, ob,
   rb, si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTCdsiseq_fsz053ad_func i0sfsz053ad1d03x5_behav_inst (clk, d, en, ob_tmp, rb, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsz053ad1d03x5


model i0sfsz053ad1d06x5
  (clk, d, en, ob,
   rb, si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTCdsiseq_fsz053ad_func i0sfsz053ad1d06x5_behav_inst (clk, d, en, ob_tmp, rb, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsz053ad1d06x5


model i0sfsz053ad1d12x5
  (clk, d, en, ob,
   rb, si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (en) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTCdsiseq_fsz053ad_func i0sfsz053ad1d12x5_behav_inst (clk, d, en, ob_tmp, rb, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfsz053ad1d12x5


model i0sfsz200ad1d02x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fsz200ad_func i0sfsz200ad1d02x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfsz200ad1d02x5


model i0sfsz200ad1d03x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fsz200ad_func i0sfsz200ad1d03x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfsz200ad1d03x5


model i0sfsz200ad1d06x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fsz200ad_func i0sfsz200ad1d06x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfsz200ad1d06x5


model i0sfsz200cd1d02x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fsz200cd_func i0sfsz200cd1d02x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfsz200cd1d02x5


model i0sfsz200cd1d03x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fsz200cd_func i0sfsz200cd1d03x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfsz200cd1d03x5


model i0sfsz212ad1d02x5
  (clk, d1, d2, ob1,
   ob2, r1, r2, si,
   so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (r1) ( )
  input (r2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob1) ( )
  output (ob2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fsz212ad_func i0sfsz212ad1d02x5_behav_inst (clk, d1, d2, ob1_tmp, ob2_tmp, r1,
      r2, si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfsz212ad1d02x5


model i0sfsz212ad1d03x5
  (clk, d1, d2, ob1,
   ob2, r1, r2, si,
   so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (r1) ( )
  input (r2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob1) ( )
  output (ob2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fsz212ad_func i0sfsz212ad1d03x5_behav_inst (clk, d1, d2, ob1_tmp, ob2_tmp, r1,
      r2, si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfsz212ad1d03x5


model i0sfsz212ad1d06x5
  (clk, d1, d2, ob1,
   ob2, r1, r2, si,
   so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (r1) ( )
  input (r2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob1) ( )
  output (ob2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fsz212ad_func i0sfsz212ad1d06x5_behav_inst (clk, d1, d2, ob1_tmp, ob2_tmp, r1,
      r2, si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfsz212ad1d06x5


model i0sfsz250ad1d02x5
  (clk, d1, d2, en1,
   en2, ob1, ob2, si,
   so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (en1) ( )
  input (en2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob1) ( )
  output (ob2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fsz250ad_func i0sfsz250ad1d02x5_behav_inst (clk, d1, d2, en1, en2, ob1_tmp,
      ob2_tmp, si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfsz250ad1d02x5


model i0sfsz250ad1d03x5
  (clk, d1, d2, en1,
   en2, ob1, ob2, si,
   so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (en1) ( )
  input (en2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob1) ( )
  output (ob2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fsz250ad_func i0sfsz250ad1d03x5_behav_inst (clk, d1, d2, en1, en2, ob1_tmp,
      ob2_tmp, si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfsz250ad1d03x5


model i0sfsz250ad1d06x5
  (clk, d1, d2, en1,
   en2, ob1, ob2, si,
   so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (en1) ( )
  input (en2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob1) ( )
  output (ob2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fsz250ad_func i0sfsz250ad1d06x5_behav_inst (clk, d1, d2, en1, en2, ob1_tmp,
      ob2_tmp, si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfsz250ad1d06x5


model i0sfsz253ad1d02x5
  (clk, d1, d2, en1,
   en2, ob1, ob2, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (en1) ( )
  input (en2) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob1) ( )
  output (ob2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fsz253ad_func i0sfsz253ad1d02x5_behav_inst (clk, d1, d2, en1, en2, ob1_tmp,
      ob2_tmp, rb, si, so_tmp, ssb, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfsz253ad1d02x5


model i0sfsz253ad1d03x5
  (clk, d1, d2, en1,
   en2, ob1, ob2, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (en1) ( )
  input (en2) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob1) ( )
  output (ob2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fsz253ad_func i0sfsz253ad1d03x5_behav_inst (clk, d1, d2, en1, en2, ob1_tmp,
      ob2_tmp, rb, si, so_tmp, ssb, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfsz253ad1d03x5


model i0sfsz253ad1d06x5
  (clk, d1, d2, en1,
   en2, ob1, ob2, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (en1) ( )
  input (en2) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob1) ( )
  output (ob2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fsz253ad_func i0sfsz253ad1d06x5_behav_inst (clk, d1, d2, en1, en2, ob1_tmp,
      ob2_tmp, rb, si, so_tmp, ssb, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfsz253ad1d06x5


model i0sfsz400ad1q02x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fsz400ad_func i0sfsz400ad1q02x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfsz400ad1q02x5


model i0sfsz400ad1q03x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fsz400ad_func i0sfsz400ad1q03x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfsz400ad1q03x5


model i0sfsz400ad1q06x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fsz400ad_func i0sfsz400ad1q06x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfsz400ad1q06x5


model i0sfsz400cd1q02x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fsz400cd_func i0sfsz400cd1q02x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfsz400cd1q02x5


model i0sfsz400cd1q03x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fsz400cd_func i0sfsz400cd1q03x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfsz400cd1q03x5


model i0sfsz800ad1q02x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fsz800ad_func i0sfsz800ad1q02x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3,
      mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfsz800ad1q02x5


model i0sfsz800ad1q03x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fsz800ad_func i0sfsz800ad1q03x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3,
      mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfsz800ad1q03x5


model i0sfsz800ad1q06x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fsz800ad_func i0sfsz800ad1q06x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3,
      mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfsz800ad1q06x5


model i0sfsz800cd1q02x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fsz800cd_func i0sfsz800cd1q02x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3,
      mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfsz800cd1q02x5


model i0sfsz800cd1q03x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_fsz800cd_func i0sfsz800cd1q03x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3,
      mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfsz800cd1q03x5


model i0slan003bd1d02x5
  (clk, d, o, rb)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_lan003bd_func i0slan003bd1d02x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan003bd1d02x5


model i0slan003bd1d03x5
  (clk, d, o, rb)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_lan003bd_func i0slan003bd1d03x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan003bd1d03x5


model i0slan003bd1d06x5
  (clk, d, o, rb)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_lan003bd_func i0slan003bd1d06x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan003bd1d06x5


model i0slan003bd1d12x5
  (clk, d, o, rb)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_lan003bd_func i0slan003bd1d12x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan003bd1d12x5


model i0slan083bd1d02x5
  (clkb, d, o, rb)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_lan083bd_func i0slan083bd1d02x5_behav_inst (clkb, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan083bd1d02x5


model i0slan083bd1d03x5
  (clkb, d, o, rb)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_lan083bd_func i0slan083bd1d03x5_behav_inst (clkb, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan083bd1d03x5


model i0slan083bd1d06x5
  (clkb, d, o, rb)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_lan083bd_func i0slan083bd1d06x5_behav_inst (clkb, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan083bd1d06x5


model i0slan083bd1d12x5
  (clkb, d, o, rb)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTCdsiseq_lan083bd_func i0slan083bd1d12x5_behav_inst (clkb, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan083bd1d12x5


model i0slsn010ad1d02x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsiseq_lsn010ad_func i0slsn010ad1d02x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slsn010ad1d02x5


model i0slsn010ad1d03x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsiseq_lsn010ad_func i0slsn010ad1d03x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slsn010ad1d03x5


model i0slsn010ad1d06x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsiseq_lsn010ad_func i0slsn010ad1d06x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slsn010ad1d06x5


model i0slsn010ad1d12x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsiseq_lsn010ad_func i0slsn010ad1d12x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slsn010ad1d12x5


model i0slsn010ad1n02x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsiseq_lsn010ad_func i0slsn010ad1n02x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slsn010ad1n02x5


model i0slsn010ad1n03x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsiseq_lsn010ad_func i0slsn010ad1n03x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slsn010ad1n03x5


model i0slsn090ad1d02x5
  (clkb, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsiseq_lsn090ad_func i0slsn090ad1d02x5_behav_inst (clkb, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slsn090ad1d02x5


model i0slsn090ad1d03x5
  (clkb, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsiseq_lsn090ad_func i0slsn090ad1d03x5_behav_inst (clkb, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slsn090ad1d03x5


model i0slsn090ad1d06x5
  (clkb, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsiseq_lsn090ad_func i0slsn090ad1d06x5_behav_inst (clkb, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slsn090ad1d06x5


model i0slsn090ad1d12x5
  (clkb, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsiseq_lsn090ad_func i0slsn090ad1d12x5_behav_inst (clkb, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slsn090ad1d12x5


model i0slsn090ad1n02x5
  (clkb, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsiseq_lsn090ad_func i0slsn090ad1n02x5_behav_inst (clkb, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slsn090ad1n02x5


model i0slsn090ad1n03x5
  (clkb, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsiseq_lsn090ad_func i0slsn090ad1n03x5_behav_inst (clkb, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slsn090ad1n03x5


model i0slsn210ad1d02x5
  (clk, d1, d2, ob1,
   ob2)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTCdsiseq_lsn210ad_func i0slsn210ad1d02x5_behav_inst (clk, d1, d2, ob1_tmp, ob2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0slsn210ad1d02x5


model i0slsn210ad1d03x5
  (clk, d1, d2, ob1,
   ob2)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTCdsiseq_lsn210ad_func i0slsn210ad1d03x5_behav_inst (clk, d1, d2, ob1_tmp, ob2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0slsn210ad1d03x5


model i0slsn210ad1d06x5
  (clk, d1, d2, ob1,
   ob2)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTCdsiseq_lsn210ad_func i0slsn210ad1d06x5_behav_inst (clk, d1, d2, ob1_tmp, ob2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0slsn210ad1d06x5


model i0slsn210ad1d12x5
  (clk, d1, d2, ob1,
   ob2)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTCdsiseq_lsn210ad_func i0slsn210ad1d12x5_behav_inst (clk, d1, d2, ob1_tmp, ob2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0slsn210ad1d12x5


model i0slsn290ad1d02x5
  (clkb, d1, d2, ob1,
   ob2)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTCdsiseq_lsn290ad_func i0slsn290ad1d02x5_behav_inst (clkb, d1, d2, ob1_tmp, ob2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0slsn290ad1d02x5


model i0slsn290ad1d03x5
  (clkb, d1, d2, ob1,
   ob2)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTCdsiseq_lsn290ad_func i0slsn290ad1d03x5_behav_inst (clkb, d1, d2, ob1_tmp, ob2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0slsn290ad1d03x5


model i0slsn290ad1d06x5
  (clkb, d1, d2, ob1,
   ob2)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTCdsiseq_lsn290ad_func i0slsn290ad1d06x5_behav_inst (clkb, d1, d2, ob1_tmp, ob2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0slsn290ad1d06x5


model i0slsn290ad1d12x5
  (clkb, d1, d2, ob1,
   ob2)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTCdsiseq_lsn290ad_func i0slsn290ad1d12x5_behav_inst (clkb, d1, d2, ob1_tmp, ob2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0slsn290ad1d12x5


model i0slsnan3ad1n02x5
  (clk, da, db, dc,
   o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_lsnan3ad_func i0slsnan3ad1n02x5_behav_inst (clk, da, db, dc, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnan3ad1n02x5


model i0slsnan3ad1n03x5
  (clk, da, db, dc,
   o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_lsnan3ad_func i0slsnan3ad1n03x5_behav_inst (clk, da, db, dc, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnan3ad1n03x5


model i0slsnan3ad1n06x5
  (clk, da, db, dc,
   o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_lsnan3ad_func i0slsnan3ad1n06x5_behav_inst (clk, da, db, dc, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnan3ad1n06x5


model i0slsnan3ad1n12x5
  (clk, da, db, dc,
   o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_lsnan3ad_func i0slsnan3ad1n12x5_behav_inst (clk, da, db, dc, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnan3ad1n12x5


model i0slsnao3ad1n02x5
  (clk, da, db, dc,
   o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_lsnao3ad_func i0slsnao3ad1n02x5_behav_inst (clk, da, db, dc, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnao3ad1n02x5


model i0slsnao3ad1n03x5
  (clk, da, db, dc,
   o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_lsnao3ad_func i0slsnao3ad1n03x5_behav_inst (clk, da, db, dc, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnao3ad1n03x5


model i0slsnao3ad1n06x5
  (clk, da, db, dc,
   o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_lsnao3ad_func i0slsnao3ad1n06x5_behav_inst (clk, da, db, dc, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnao3ad1n06x5


model i0slsnao3ad1n12x5
  (clk, da, db, dc,
   o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_lsnao3ad_func i0slsnao3ad1n12x5_behav_inst (clk, da, db, dc, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnao3ad1n12x5


model i0slsnao4ad1n02x5
  (clk, da, db, dc,
   dd, o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_lsnao4ad_func i0slsnao4ad1n02x5_behav_inst (clk, da, db, dc, dd, o_tmp,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnao4ad1n02x5


model i0slsnao4ad1n03x5
  (clk, da, db, dc,
   dd, o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_lsnao4ad_func i0slsnao4ad1n03x5_behav_inst (clk, da, db, dc, dd, o_tmp,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnao4ad1n03x5


model i0slsnao4ad1n06x5
  (clk, da, db, dc,
   dd, o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_lsnao4ad_func i0slsnao4ad1n06x5_behav_inst (clk, da, db, dc, dd, o_tmp,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnao4ad1n06x5


model i0slsnao4ad1n12x5
  (clk, da, db, dc,
   dd, o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_lsnao4ad_func i0slsnao4ad1n12x5_behav_inst (clk, da, db, dc, dd, o_tmp,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnao4ad1n12x5


model i0slsnoa3ad1n02x5
  (clk, da, db, dc,
   o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_lsnoa3ad_func i0slsnoa3ad1n02x5_behav_inst (clk, da, db, dc, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnoa3ad1n02x5


model i0slsnoa3ad1n03x5
  (clk, da, db, dc,
   o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_lsnoa3ad_func i0slsnoa3ad1n03x5_behav_inst (clk, da, db, dc, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnoa3ad1n03x5


model i0slsnoa3ad1n06x5
  (clk, da, db, dc,
   o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_lsnoa3ad_func i0slsnoa3ad1n06x5_behav_inst (clk, da, db, dc, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnoa3ad1n06x5


model i0slsnoa3ad1n12x5
  (clk, da, db, dc,
   o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_lsnoa3ad_func i0slsnoa3ad1n12x5_behav_inst (clk, da, db, dc, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnoa3ad1n12x5


model i0slsnoa4ad1n02x5
  (clk, da, db, dc,
   dd, o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_lsnoa4ad_func i0slsnoa4ad1n02x5_behav_inst (clk, da, db, dc, dd, o_tmp,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnoa4ad1n02x5


model i0slsnoa4ad1n03x5
  (clk, da, db, dc,
   dd, o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_lsnoa4ad_func i0slsnoa4ad1n03x5_behav_inst (clk, da, db, dc, dd, o_tmp,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnoa4ad1n03x5


model i0slsnoa4ad1n06x5
  (clk, da, db, dc,
   dd, o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_lsnoa4ad_func i0slsnoa4ad1n06x5_behav_inst (clk, da, db, dc, dd, o_tmp,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnoa4ad1n06x5


model i0slsnoa4ad1n12x5
  (clk, da, db, dc,
   dd, o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_lsnoa4ad_func i0slsnoa4ad1n12x5_behav_inst (clk, da, db, dc, dd, o_tmp,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnoa4ad1n12x5


model i0slsnor3ad1n02x5
  (clk, da, db, dc,
   o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_lsnor3ad_func i0slsnor3ad1n02x5_behav_inst (clk, da, db, dc, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnor3ad1n02x5


model i0slsnor3ad1n03x5
  (clk, da, db, dc,
   o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_lsnor3ad_func i0slsnor3ad1n03x5_behav_inst (clk, da, db, dc, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnor3ad1n03x5


model i0slsnor3ad1n06x5
  (clk, da, db, dc,
   o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_lsnor3ad_func i0slsnor3ad1n06x5_behav_inst (clk, da, db, dc, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnor3ad1n06x5


model i0slsnor3ad1n12x5
  (clk, da, db, dc,
   o)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  output (o) ( )
  (
    instance = INTCdsiseq_lsnor3ad_func i0slsnor3ad1n12x5_behav_inst (clk, da, db, dc, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsnor3ad1n12x5


model i0slsz000ad1d02x4
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz000ad_func i0slsz000ad1d02x4_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz000ad1d02x4


model i0slsz000ad1d02x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz000ad_func i0slsz000ad1d02x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz000ad1d02x5


model i0slsz000ad1d03x4
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz000ad_func i0slsz000ad1d03x4_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz000ad1d03x4


model i0slsz000ad1d03x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz000ad_func i0slsz000ad1d03x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz000ad1d03x5


model i0slsz000ad1d03x7
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz000ad_func i0slsz000ad1d03x7_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz000ad1d03x7


model i0slsz000ad1d04x4
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz000ad_func i0slsz000ad1d04x4_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz000ad1d04x4


model i0slsz000ad1d04x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz000ad_func i0slsz000ad1d04x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz000ad1d04x5


model i0slsz000ad1d04x7
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz000ad_func i0slsz000ad1d04x7_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz000ad1d04x7


model i0slsz000ad1d06x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz000ad_func i0slsz000ad1d06x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz000ad1d06x5


model i0slsz000ad1d06x7
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz000ad_func i0slsz000ad1d06x7_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz000ad1d06x7


model i0slsz000ad1d09x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz000ad_func i0slsz000ad1d09x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz000ad1d09x5


model i0slsz000ad1d12x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz000ad_func i0slsz000ad1d12x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz000ad1d12x5


model i0slsz000ad1d24x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz000ad_func i0slsz000ad1d24x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz000ad1d24x5


model i0slsz003ad1d02x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz003ad_func i0slsz003ad1d02x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz003ad1d02x5


model i0slsz003ad1d03x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz003ad_func i0slsz003ad1d03x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz003ad1d03x5


model i0slsz003ad1d04x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz003ad_func i0slsz003ad1d04x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz003ad1d04x5


model i0slsz003ad1d06x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz003ad_func i0slsz003ad1d06x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz003ad1d06x5


model i0slsz003ad1d09x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz003ad_func i0slsz003ad1d09x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz003ad1d09x5


model i0slsz003ad1d12x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz003ad_func i0slsz003ad1d12x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz003ad1d12x5


model i0slsz008ad1d02x5
  (clk, d, o, s,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz008ad_func i0slsz008ad1d02x5_behav_inst (clk, d, o_tmp, s, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz008ad1d02x5


model i0slsz008ad1d03x5
  (clk, d, o, s,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz008ad_func i0slsz008ad1d03x5_behav_inst (clk, d, o_tmp, s, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz008ad1d03x5


model i0slsz008ad1d04x5
  (clk, d, o, s,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz008ad_func i0slsz008ad1d04x5_behav_inst (clk, d, o_tmp, s, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz008ad1d04x5


model i0slsz008ad1d06x5
  (clk, d, o, s,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz008ad_func i0slsz008ad1d06x5_behav_inst (clk, d, o_tmp, s, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz008ad1d06x5


model i0slsz008ad1d09x5
  (clk, d, o, s,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz008ad_func i0slsz008ad1d09x5_behav_inst (clk, d, o_tmp, s, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz008ad1d09x5


model i0slsz008ad1d12x5
  (clk, d, o, s,
   si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz008ad_func i0slsz008ad1d12x5_behav_inst (clk, d, o_tmp, s, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slsz008ad1d12x5


model i0slsz200ad1d02x4
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz200ad_func i0slsz200ad1d02x4_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsz200ad1d02x4


model i0slsz200ad1d02x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz200ad_func i0slsz200ad1d02x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsz200ad1d02x5


model i0slsz200ad1d03x4
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz200ad_func i0slsz200ad1d03x4_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsz200ad1d03x4


model i0slsz200ad1d03x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz200ad_func i0slsz200ad1d03x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsz200ad1d03x5


model i0slsz200ad1d03x7
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz200ad_func i0slsz200ad1d03x7_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsz200ad1d03x7


model i0slsz200ad1d04x4
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz200ad_func i0slsz200ad1d04x4_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsz200ad1d04x4


model i0slsz200ad1d04x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz200ad_func i0slsz200ad1d04x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsz200ad1d04x5


model i0slsz200ad1d04x7
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz200ad_func i0slsz200ad1d04x7_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsz200ad1d04x7


model i0slsz200ad1d06x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz200ad_func i0slsz200ad1d06x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsz200ad1d06x5


model i0slsz200ad1d06x7
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz200ad_func i0slsz200ad1d06x7_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsz200ad1d06x7


model i0slsz400ad1q02x4
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz400ad_func i0slsz400ad1q02x4_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slsz400ad1q02x4


model i0slsz400ad1q02x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz400ad_func i0slsz400ad1q02x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slsz400ad1q02x5


model i0slsz400ad1q03x4
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz400ad_func i0slsz400ad1q03x4_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slsz400ad1q03x4


model i0slsz400ad1q03x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz400ad_func i0slsz400ad1q03x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slsz400ad1q03x5


model i0slsz400ad1q03x7
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz400ad_func i0slsz400ad1q03x7_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slsz400ad1q03x7


model i0slsz400ad1q04x4
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz400ad_func i0slsz400ad1q04x4_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slsz400ad1q04x4


model i0slsz400ad1q04x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz400ad_func i0slsz400ad1q04x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slsz400ad1q04x5


model i0slsz400ad1q04x7
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz400ad_func i0slsz400ad1q04x7_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slsz400ad1q04x7


model i0slsz400ad1q06x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz400ad_func i0slsz400ad1q06x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slsz400ad1q06x5


model i0slsz400ad1q06x7
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lsz400ad_func i0slsz400ad1q06x7_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slsz400ad1q06x7


model i0slszao3ad1d02x5
  (clk, da, db, dc,
   o, si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lszao3ad_func i0slszao3ad1d02x5_behav_inst (clk, da, db, dc, o_tmp, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slszao3ad1d02x5


model i0slszao3ad1d03x5
  (clk, da, db, dc,
   o, si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lszao3ad_func i0slszao3ad1d03x5_behav_inst (clk, da, db, dc, o_tmp, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slszao3ad1d03x5


model i0slszao3ad1d06x5
  (clk, da, db, dc,
   o, si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lszao3ad_func i0slszao3ad1d06x5_behav_inst (clk, da, db, dc, o_tmp, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slszao3ad1d06x5


model i0slszao3ad1d12x5
  (clk, da, db, dc,
   o, si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lszao3ad_func i0slszao3ad1d12x5_behav_inst (clk, da, db, dc, o_tmp, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slszao3ad1d12x5


model i0slszao4ad1d02x5
  (clk, da, db, dc,
   dd, o, si, so,
   ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lszao4ad_func i0slszao4ad1d02x5_behav_inst (clk, da, db, dc, dd, o_tmp,
      si, so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slszao4ad1d02x5


model i0slszao4ad1d03x5
  (clk, da, db, dc,
   dd, o, si, so,
   ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lszao4ad_func i0slszao4ad1d03x5_behav_inst (clk, da, db, dc, dd, o_tmp,
      si, so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slszao4ad1d03x5


model i0slszao4ad1d06x5
  (clk, da, db, dc,
   dd, o, si, so,
   ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lszao4ad_func i0slszao4ad1d06x5_behav_inst (clk, da, db, dc, dd, o_tmp,
      si, so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slszao4ad1d06x5


model i0slszao4ad1d12x5
  (clk, da, db, dc,
   dd, o, si, so,
   ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lszao4ad_func i0slszao4ad1d12x5_behav_inst (clk, da, db, dc, dd, o_tmp,
      si, so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slszao4ad1d12x5


model i0slszoa3ad1d02x5
  (clk, da, db, dc,
   o, si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lszoa3ad_func i0slszoa3ad1d02x5_behav_inst (clk, da, db, dc, o_tmp, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slszoa3ad1d02x5


model i0slszoa3ad1d03x5
  (clk, da, db, dc,
   o, si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lszoa3ad_func i0slszoa3ad1d03x5_behav_inst (clk, da, db, dc, o_tmp, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slszoa3ad1d03x5


model i0slszoa3ad1d06x5
  (clk, da, db, dc,
   o, si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lszoa3ad_func i0slszoa3ad1d06x5_behav_inst (clk, da, db, dc, o_tmp, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slszoa3ad1d06x5


model i0slszoa3ad1d12x5
  (clk, da, db, dc,
   o, si, so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lszoa3ad_func i0slszoa3ad1d12x5_behav_inst (clk, da, db, dc, o_tmp, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slszoa3ad1d12x5


model i0slszoa4ad1d02x5
  (clk, da, db, dc,
   dd, o, si, so,
   ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lszoa4ad_func i0slszoa4ad1d02x5_behav_inst (clk, da, db, dc, dd, o_tmp,
      si, so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slszoa4ad1d02x5


model i0slszoa4ad1d03x5
  (clk, da, db, dc,
   dd, o, si, so,
   ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lszoa4ad_func i0slszoa4ad1d03x5_behav_inst (clk, da, db, dc, dd, o_tmp,
      si, so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slszoa4ad1d03x5


model i0slszoa4ad1d06x5
  (clk, da, db, dc,
   dd, o, si, so,
   ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lszoa4ad_func i0slszoa4ad1d06x5_behav_inst (clk, da, db, dc, dd, o_tmp,
      si, so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slszoa4ad1d06x5


model i0slszoa4ad1d12x5
  (clk, da, db, dc,
   dd, o, si, so,
   ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (da) ( )
  input (db) ( )
  input (dc) ( )
  input (dd) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsiseq_lszoa4ad_func i0slszoa4ad1d12x5_behav_inst (clk, da, db, dc, dd, o_tmp,
      si, so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slszoa4ad1d12x5


model i0sltn010rd1d02x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsiseq_ltn010rd_func i0sltn010rd1d02x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sltn010rd1d02x5


model i0sltn010rd1n02x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsiseq_ltn010rd_func i0sltn010rd1n02x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sltn010rd1n02x5


model i0sltn210rd1d02x5
  (clk, d1, d2, ob1,
   ob2)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTCdsiseq_ltn210rd_func i0sltn210rd1d02x5_behav_inst (clk, d1, d2, ob1_tmp, ob2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sltn210rd1d02x5


model i0sltn410rd1q02x5
  (clk, d1, d2, d3,
   d4, ob1, ob2, ob3,
   ob4)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (ob1) ( )
  output (ob2) ( )
  output (ob3) ( )
  output (ob4) ( )
  (
    instance = INTCdsiseq_ltn410rd_func i0sltn410rd1q02x5_behav_inst (clk, d1, d2, d3, d4, ob1_tmp,
      ob2_tmp, ob3_tmp, ob4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
    primitive = _wire ob3 (ob3_random_init, ob3);
    primitive = _wire ob3_random_init (ob3_tmp, ob3_random_init);
    primitive = _wire ob4 (ob4_random_init, ob4);
    primitive = _wire ob4_random_init (ob4_tmp, ob4_random_init);
  )
) // end model i0sltn410rd1q02x5
