Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Feb 11 21:03:14 2024
| Host         : DESKTOP-1MBJFKH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Songs_timing_summary_routed.rpt -pb Songs_timing_summary_routed.pb -rpx Songs_timing_summary_routed.rpx -warn_on_violation
| Design       : Songs
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     57          
TIMING-18  Warning           Missing input or output delay   21          
TIMING-20  Warning           Non-clocked latch               20          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (614)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (134)
5. checking no_input_delay (16)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (614)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[10] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[11] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[12] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[13] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[14] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[15] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[6] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[8] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[9] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: dc/count_reg[17]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: dc/count_reg[18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: dc/current_digit_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: dc/current_digit_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: dc/current_digit_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: dc/current_digit_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: dc/current_digit_reg[4]/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: dclk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[10]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[10]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[10]_rep__1/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[10]_rep__2/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[11]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[11]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[11]_rep__1/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[3]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[3]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[4]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[4]_rep__1/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[5]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[5]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[5]_rep__1/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[5]_rep__2/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[6]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[6]_rep__1/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[6]_rep__2/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[6]_rep__3/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[7]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[7]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[7]_rep__1/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[7]_rep__2/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[7]_rep__3/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[7]_rep__4/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[8]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[8]_rep__1/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[8]_rep__2/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[8]_rep__3/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[8]_rep__4/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[9]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[9]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[9]_rep__1/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[9]_rep__2/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[9]_rep__3/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: duration_reg[9]_rep__4/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (134)
--------------------------------------------------
 There are 134 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.290        0.000                      0                   88        0.254        0.000                      0                   88        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.290        0.000                      0                   88        0.254        0.000                      0                   88        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.290ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.952ns (22.554%)  route 3.269ns (77.446%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  count_reg[0]/Q
                         net (fo=2, routed)           0.792     6.334    count_reg[0]
    SLICE_X37Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.458 f  count[0]_i_10/O
                         net (fo=1, routed)           0.405     6.864    count[0]_i_10_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.988 f  count[0]_i_5__0/O
                         net (fo=1, routed)           0.800     7.788    count[0]_i_5__0_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.912 f  count[0]_i_2__1/O
                         net (fo=18, routed)          0.617     8.528    sel
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.652 r  count[0]_i_1/O
                         net (fo=16, routed)          0.655     9.307    clear
    SLICE_X36Y46         FDRE                                         r  count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  count_reg[10]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  5.290    

Slack (MET) :             5.290ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.952ns (22.554%)  route 3.269ns (77.446%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  count_reg[0]/Q
                         net (fo=2, routed)           0.792     6.334    count_reg[0]
    SLICE_X37Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.458 f  count[0]_i_10/O
                         net (fo=1, routed)           0.405     6.864    count[0]_i_10_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.988 f  count[0]_i_5__0/O
                         net (fo=1, routed)           0.800     7.788    count[0]_i_5__0_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.912 f  count[0]_i_2__1/O
                         net (fo=18, routed)          0.617     8.528    sel
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.652 r  count[0]_i_1/O
                         net (fo=16, routed)          0.655     9.307    clear
    SLICE_X36Y46         FDRE                                         r  count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  count_reg[11]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  5.290    

Slack (MET) :             5.290ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.952ns (22.554%)  route 3.269ns (77.446%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  count_reg[0]/Q
                         net (fo=2, routed)           0.792     6.334    count_reg[0]
    SLICE_X37Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.458 f  count[0]_i_10/O
                         net (fo=1, routed)           0.405     6.864    count[0]_i_10_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.988 f  count[0]_i_5__0/O
                         net (fo=1, routed)           0.800     7.788    count[0]_i_5__0_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.912 f  count[0]_i_2__1/O
                         net (fo=18, routed)          0.617     8.528    sel
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.652 r  count[0]_i_1/O
                         net (fo=16, routed)          0.655     9.307    clear
    SLICE_X36Y46         FDSE                                         r  count_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDSE                                         r  count_reg[8]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDSE (Setup_fdse_C_S)       -0.429    14.597    count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  5.290    

Slack (MET) :             5.290ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.952ns (22.554%)  route 3.269ns (77.446%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  count_reg[0]/Q
                         net (fo=2, routed)           0.792     6.334    count_reg[0]
    SLICE_X37Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.458 f  count[0]_i_10/O
                         net (fo=1, routed)           0.405     6.864    count[0]_i_10_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.988 f  count[0]_i_5__0/O
                         net (fo=1, routed)           0.800     7.788    count[0]_i_5__0_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.912 f  count[0]_i_2__1/O
                         net (fo=18, routed)          0.617     8.528    sel
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.652 r  count[0]_i_1/O
                         net (fo=16, routed)          0.655     9.307    clear
    SLICE_X36Y46         FDSE                                         r  count_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDSE                                         r  count_reg[9]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDSE (Setup_fdse_C_S)       -0.429    14.597    count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  5.290    

Slack (MET) :             5.375ns  (required time - arrival time)
  Source:                 sc/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.687ns (36.489%)  route 2.936ns (63.511%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.622     5.143    sc/clk_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  sc/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  sc/count_reg[0]/Q
                         net (fo=3, routed)           0.797     6.396    sc/count_reg[0]
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.124     6.520 f  sc/g0_b18_i_4/O
                         net (fo=1, routed)           0.452     6.972    sc/g0_b18_i_4_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.124     7.096 f  sc/g0_b18_i_2/O
                         net (fo=1, routed)           0.437     7.533    sc/g0_b18_i_2_n_0
    SLICE_X5Y58          LUT5 (Prop_lut5_I3_O)        0.124     7.657 r  sc/g0_b18_i_1/O
                         net (fo=38, routed)          1.250     8.907    sc/p_0_in
    SLICE_X4Y61          LUT3 (Prop_lut3_I2_O)        0.124     9.031 r  sc/count[12]_i_6/O
                         net (fo=1, routed)           0.000     9.031    sc/count[12]_i_6_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.432 r  sc/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.432    sc/count_reg[12]_i_1__0_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.766 r  sc/count_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.766    sc/count_reg[16]_i_1__0_n_6
    SLICE_X4Y62          FDRE                                         r  sc/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.503    14.844    sc/clk_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  sc/count_reg[17]/C
                         clock pessimism              0.271    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X4Y62          FDRE (Setup_fdre_C_D)        0.062    15.142    sc/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                  5.375    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 0.952ns (23.097%)  route 3.170ns (76.903%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  count_reg[0]/Q
                         net (fo=2, routed)           0.792     6.334    count_reg[0]
    SLICE_X37Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.458 f  count[0]_i_10/O
                         net (fo=1, routed)           0.405     6.864    count[0]_i_10_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.988 f  count[0]_i_5__0/O
                         net (fo=1, routed)           0.800     7.788    count[0]_i_5__0_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.912 f  count[0]_i_2__1/O
                         net (fo=18, routed)          0.617     8.528    sel
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.652 r  count[0]_i_1/O
                         net (fo=16, routed)          0.556     9.208    clear
    SLICE_X36Y44         FDRE                                         r  count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.429    14.622    count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 0.952ns (23.097%)  route 3.170ns (76.903%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  count_reg[0]/Q
                         net (fo=2, routed)           0.792     6.334    count_reg[0]
    SLICE_X37Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.458 f  count[0]_i_10/O
                         net (fo=1, routed)           0.405     6.864    count[0]_i_10_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.988 f  count[0]_i_5__0/O
                         net (fo=1, routed)           0.800     7.788    count[0]_i_5__0_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.912 f  count[0]_i_2__1/O
                         net (fo=18, routed)          0.617     8.528    sel
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.652 r  count[0]_i_1/O
                         net (fo=16, routed)          0.556     9.208    clear
    SLICE_X36Y44         FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.429    14.622    count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 0.952ns (23.097%)  route 3.170ns (76.903%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  count_reg[0]/Q
                         net (fo=2, routed)           0.792     6.334    count_reg[0]
    SLICE_X37Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.458 f  count[0]_i_10/O
                         net (fo=1, routed)           0.405     6.864    count[0]_i_10_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.988 f  count[0]_i_5__0/O
                         net (fo=1, routed)           0.800     7.788    count[0]_i_5__0_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.912 f  count[0]_i_2__1/O
                         net (fo=18, routed)          0.617     8.528    sel
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.652 r  count[0]_i_1/O
                         net (fo=16, routed)          0.556     9.208    clear
    SLICE_X36Y44         FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.429    14.622    count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 0.952ns (23.097%)  route 3.170ns (76.903%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  count_reg[0]/Q
                         net (fo=2, routed)           0.792     6.334    count_reg[0]
    SLICE_X37Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.458 f  count[0]_i_10/O
                         net (fo=1, routed)           0.405     6.864    count[0]_i_10_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.988 f  count[0]_i_5__0/O
                         net (fo=1, routed)           0.800     7.788    count[0]_i_5__0_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.912 f  count[0]_i_2__1/O
                         net (fo=18, routed)          0.617     8.528    sel
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.652 r  count[0]_i_1/O
                         net (fo=16, routed)          0.556     9.208    clear
    SLICE_X36Y44         FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.429    14.622    count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 0.952ns (23.318%)  route 3.131ns (76.682%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  count_reg[0]/Q
                         net (fo=2, routed)           0.792     6.334    count_reg[0]
    SLICE_X37Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.458 f  count[0]_i_10/O
                         net (fo=1, routed)           0.405     6.864    count[0]_i_10_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.988 f  count[0]_i_5__0/O
                         net (fo=1, routed)           0.800     7.788    count[0]_i_5__0_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.912 f  count[0]_i_2__1/O
                         net (fo=18, routed)          0.617     8.528    sel
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.652 r  count[0]_i_1/O
                         net (fo=16, routed)          0.517     9.169    clear
    SLICE_X36Y45         FDSE                                         r  count_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDSE                                         r  count_reg[4]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDSE (Setup_fdse_C_S)       -0.429    14.597    count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  5.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dc/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.562     1.445    dc/clk_IBUF_BUFG
    SLICE_X10Y60         FDRE                                         r  dc/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  dc/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.724    dc/count_reg_n_0_[6]
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  dc/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    dc/count_reg[4]_i_1_n_5
    SLICE_X10Y60         FDRE                                         r  dc/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.831     1.959    dc/clk_IBUF_BUFG
    SLICE_X10Y60         FDRE                                         r  dc/count_reg[6]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X10Y60         FDRE (Hold_fdre_C_D)         0.134     1.579    dc/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  dclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  dclk_reg/Q
                         net (fo=2, routed)           0.168     1.755    dclk_reg_n_0_BUFG_inst_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.800 r  dclk_i_1/O
                         net (fo=1, routed)           0.000     1.800    dclk_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  dclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  dclk_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    dclk_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 sc/audio_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/audio_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.582     1.465    sc/clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  sc/audio_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  sc/audio_reg/Q
                         net (fo=2, routed)           0.185     1.791    sc/sound_OBUF
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.045     1.836 r  sc/audio_i_1/O
                         net (fo=1, routed)           0.000     1.836    sc/audio_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  sc/audio_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.850     1.977    sc/clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  sc/audio_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.091     1.556    sc/audio_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 dc/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.274ns (66.033%)  route 0.141ns (33.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.560     1.443    dc/clk_IBUF_BUFG
    SLICE_X10Y63         FDRE                                         r  dc/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  dc/count_reg[18]/Q
                         net (fo=10, routed)          0.141     1.748    dc/p_0_in[1]
    SLICE_X10Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.858 r  dc/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    dc/count_reg[16]_i_1_n_5
    SLICE_X10Y63         FDRE                                         r  dc/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.828     1.956    dc/clk_IBUF_BUFG
    SLICE_X10Y63         FDRE                                         r  dc/count_reg[18]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X10Y63         FDRE (Hold_fdre_C_D)         0.134     1.577    dc/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dc/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.562     1.445    dc/clk_IBUF_BUFG
    SLICE_X10Y60         FDRE                                         r  dc/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  dc/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.724    dc/count_reg_n_0_[6]
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.870 r  dc/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    dc/count_reg[4]_i_1_n_4
    SLICE_X10Y60         FDRE                                         r  dc/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.831     1.959    dc/clk_IBUF_BUFG
    SLICE_X10Y60         FDRE                                         r  dc/count_reg[7]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X10Y60         FDRE (Hold_fdre_C_D)         0.134     1.579    dc/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dc/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.563     1.446    dc/clk_IBUF_BUFG
    SLICE_X10Y59         FDRE                                         r  dc/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  dc/count_reg[0]/Q
                         net (fo=1, routed)           0.163     1.773    dc/count_reg_n_0_[0]
    SLICE_X10Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.818 r  dc/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.818    dc/count[0]_i_2_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.888 r  dc/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.888    dc/count_reg[0]_i_1_n_7
    SLICE_X10Y59         FDRE                                         r  dc/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.832     1.960    dc/clk_IBUF_BUFG
    SLICE_X10Y59         FDRE                                         r  dc/count_reg[0]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X10Y59         FDRE (Hold_fdre_C_D)         0.134     1.580    dc/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dc/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.560     1.443    dc/clk_IBUF_BUFG
    SLICE_X10Y63         FDRE                                         r  dc/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  dc/count_reg[16]/Q
                         net (fo=1, routed)           0.170     1.778    dc/count_reg_n_0_[16]
    SLICE_X10Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.893 r  dc/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.893    dc/count_reg[16]_i_1_n_7
    SLICE_X10Y63         FDRE                                         r  dc/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.828     1.956    dc/clk_IBUF_BUFG
    SLICE_X10Y63         FDRE                                         r  dc/count_reg[16]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X10Y63         FDRE (Hold_fdre_C_D)         0.134     1.577    dc/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 dc/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.561     1.444    dc/clk_IBUF_BUFG
    SLICE_X10Y62         FDRE                                         r  dc/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  dc/count_reg[13]/Q
                         net (fo=1, routed)           0.175     1.783    dc/count_reg_n_0_[13]
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.894 r  dc/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.894    dc/count_reg[12]_i_1_n_6
    SLICE_X10Y62         FDRE                                         r  dc/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.829     1.957    dc/clk_IBUF_BUFG
    SLICE_X10Y62         FDRE                                         r  dc/count_reg[13]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X10Y62         FDRE (Hold_fdre_C_D)         0.134     1.578    dc/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 dc/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.562     1.445    dc/clk_IBUF_BUFG
    SLICE_X10Y60         FDRE                                         r  dc/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  dc/count_reg[5]/Q
                         net (fo=1, routed)           0.175     1.784    dc/count_reg_n_0_[5]
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.895 r  dc/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.895    dc/count_reg[4]_i_1_n_6
    SLICE_X10Y60         FDRE                                         r  dc/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.831     1.959    dc/clk_IBUF_BUFG
    SLICE_X10Y60         FDRE                                         r  dc/count_reg[5]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X10Y60         FDRE (Hold_fdre_C_D)         0.134     1.579    dc/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 dc/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.562     1.445    dc/clk_IBUF_BUFG
    SLICE_X10Y61         FDRE                                         r  dc/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  dc/count_reg[9]/Q
                         net (fo=1, routed)           0.175     1.784    dc/count_reg_n_0_[9]
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.895 r  dc/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.895    dc/count_reg[8]_i_1_n_6
    SLICE_X10Y61         FDRE                                         r  dc/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.831     1.959    dc/clk_IBUF_BUFG
    SLICE_X10Y61         FDRE                                         r  dc/count_reg[9]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X10Y61         FDRE (Hold_fdre_C_D)         0.134     1.579    dc/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   count_reg[13]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   count_reg[14]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           144 Endpoints
Min Delay           144 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.946ns  (logic 6.935ns (24.817%)  route 21.011ns (75.183%))
  Logic Levels:           12  (IBUF=1 LUT3=1 LUT5=1 LUT6=7 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=2, routed)           3.327     4.781    sc/sw_IBUF[8]
    SLICE_X0Y50          LUT6 (Prop_lut6_I0_O)        0.124     4.905 f  sc/AN_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.874     5.780    sc/AN_OBUF[3]_inst_i_37_n_0
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.904 f  sc/AN_OBUF[3]_inst_i_19/O
                         net (fo=7, routed)           1.777     7.681    sc/AN_OBUF[3]_inst_i_19_n_0
    SLICE_X0Y68          LUT3 (Prop_lut3_I1_O)        0.152     7.833 f  sc/AN_OBUF[2]_inst_i_105/O
                         net (fo=117, routed)         6.073    13.906    sc/sw[13]_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I2_O)        0.354    14.260 f  sc/g0_b0_i_869/O
                         net (fo=5, routed)           1.263    15.523    dc/AN_OBUF[2]_inst_i_31_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.326    15.849 f  dc/AN_OBUF[2]_inst_i_79/O
                         net (fo=1, routed)           0.452    16.301    dc/AN_OBUF[2]_inst_i_79_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I5_O)        0.124    16.425 f  dc/AN_OBUF[2]_inst_i_31/O
                         net (fo=1, routed)           0.669    17.094    dc/AN_OBUF[2]_inst_i_31_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I3_O)        0.124    17.218 f  dc/AN_OBUF[2]_inst_i_11/O
                         net (fo=1, routed)           0.494    17.713    dc/AN_OBUF[2]_inst_i_11_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I1_O)        0.124    17.837 f  dc/AN_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.000    17.837    dc/AN_OBUF[2]_inst_i_5_n_0
    SLICE_X6Y91          MUXF7 (Prop_muxf7_I0_O)      0.209    18.046 f  dc/AN_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.585    19.630    dc/AN_OBUF[2]_inst_i_2_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I1_O)        0.297    19.927 r  dc/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.496    24.423    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    27.946 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    27.946    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.040ns  (logic 6.197ns (22.919%)  route 20.843ns (77.081%))
  Logic Levels:           12  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=2, routed)           3.327     4.781    sc/sw_IBUF[8]
    SLICE_X0Y50          LUT6 (Prop_lut6_I0_O)        0.124     4.905 f  sc/AN_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.874     5.780    sc/AN_OBUF[3]_inst_i_37_n_0
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.904 f  sc/AN_OBUF[3]_inst_i_19/O
                         net (fo=7, routed)           1.598     7.502    sc/AN_OBUF[3]_inst_i_19_n_0
    SLICE_X0Y68          LUT3 (Prop_lut3_I1_O)        0.124     7.626 f  sc/g0_b0_i_175/O
                         net (fo=114, routed)         5.016    12.642    sc/sw[13]_3
    SLICE_X15Y92         LUT4 (Prop_lut4_I3_O)        0.124    12.766 f  sc/g0_b0_i_688/O
                         net (fo=11, routed)          1.432    14.197    dc/digit0_reg[2]_i_50
    SLICE_X12Y76         LUT6 (Prop_lut6_I3_O)        0.124    14.321 f  dc/AN_OBUF[3]_inst_i_65/O
                         net (fo=1, routed)           0.875    15.197    dc/AN_OBUF[3]_inst_i_65_n_0
    SLICE_X12Y75         LUT5 (Prop_lut5_I2_O)        0.124    15.321 f  dc/AN_OBUF[3]_inst_i_34/O
                         net (fo=3, routed)           1.020    16.341    dc/duration_reg[9]_rep__0
    SLICE_X12Y72         LUT6 (Prop_lut6_I1_O)        0.124    16.465 f  dc/AN_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.997    17.461    dc/AN_OBUF[3]_inst_i_17_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I3_O)        0.124    17.585 f  dc/AN_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.831    18.417    dc/AN_OBUF[3]_inst_i_7_n_0
    SLICE_X10Y71         LUT5 (Prop_lut5_I3_O)        0.124    18.541 f  dc/AN_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.821    19.362    dc/AN_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.486 r  dc/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.052    23.537    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    27.040 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    27.040    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.848ns  (logic 6.205ns (23.111%)  route 20.643ns (76.889%))
  Logic Levels:           12  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=2, routed)           3.327     4.781    sc/sw_IBUF[8]
    SLICE_X0Y50          LUT6 (Prop_lut6_I0_O)        0.124     4.905 f  sc/AN_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.874     5.780    sc/AN_OBUF[3]_inst_i_37_n_0
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.904 f  sc/AN_OBUF[3]_inst_i_19/O
                         net (fo=7, routed)           1.598     7.502    sc/AN_OBUF[3]_inst_i_19_n_0
    SLICE_X0Y68          LUT3 (Prop_lut3_I1_O)        0.124     7.626 f  sc/g0_b0_i_175/O
                         net (fo=114, routed)         5.016    12.642    sc/sw[13]_3
    SLICE_X15Y92         LUT4 (Prop_lut4_I3_O)        0.124    12.766 f  sc/g0_b0_i_688/O
                         net (fo=11, routed)          1.432    14.197    dc/digit0_reg[2]_i_50
    SLICE_X12Y76         LUT6 (Prop_lut6_I3_O)        0.124    14.321 f  dc/AN_OBUF[3]_inst_i_65/O
                         net (fo=1, routed)           0.875    15.197    dc/AN_OBUF[3]_inst_i_65_n_0
    SLICE_X12Y75         LUT5 (Prop_lut5_I2_O)        0.124    15.321 f  dc/AN_OBUF[3]_inst_i_34/O
                         net (fo=3, routed)           1.020    16.341    dc/duration_reg[9]_rep__0
    SLICE_X12Y72         LUT6 (Prop_lut6_I1_O)        0.124    16.465 f  dc/AN_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.997    17.461    dc/AN_OBUF[3]_inst_i_17_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I3_O)        0.124    17.585 f  dc/AN_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.831    18.417    dc/AN_OBUF[3]_inst_i_7_n_0
    SLICE_X10Y71         LUT5 (Prop_lut5_I3_O)        0.124    18.541 f  dc/AN_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.433    18.974    dc/AN_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.098 r  dc/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.240    23.338    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    26.848 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.848    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            digit3_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.000ns  (logic 3.247ns (14.119%)  route 19.753ns (85.881%))
  Logic Levels:           12  (IBUF=1 LUT3=2 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=2, routed)           3.327     4.781    sc/sw_IBUF[8]
    SLICE_X0Y50          LUT6 (Prop_lut6_I0_O)        0.124     4.905 r  sc/AN_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.874     5.780    sc/AN_OBUF[3]_inst_i_37_n_0
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.904 r  sc/AN_OBUF[3]_inst_i_19/O
                         net (fo=7, routed)           1.777     7.681    sc/AN_OBUF[3]_inst_i_19_n_0
    SLICE_X0Y68          LUT3 (Prop_lut3_I1_O)        0.152     7.833 r  sc/AN_OBUF[2]_inst_i_105/O
                         net (fo=117, routed)         6.315    14.148    sc/sw[13]_1
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.322    14.470 r  sc/digit0_reg[2]_i_59/O
                         net (fo=4, routed)           1.103    15.573    sc/duration_reg[7]_rep
    SLICE_X8Y93          LUT6 (Prop_lut6_I5_O)        0.327    15.900 r  sc/g0_b0_i_529/O
                         net (fo=2, routed)           0.515    16.415    sc/g0_b0_i_529_n_0
    SLICE_X8Y93          LUT5 (Prop_lut5_I0_O)        0.124    16.539 r  sc/g0_b0_i_425/O
                         net (fo=1, routed)           0.995    17.534    sc/g0_b0_i_425_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I5_O)        0.124    17.658 r  sc/g0_b0_i_151/O
                         net (fo=1, routed)           0.867    18.525    sc/g0_b0_i_151_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I4_O)        0.124    18.649 r  sc/g0_b0_i_48/O
                         net (fo=1, routed)           0.705    19.354    sc/g0_b0_i_48_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124    19.478 r  sc/g0_b0_i_16/O
                         net (fo=1, routed)           0.797    20.275    sc/g0_b0_i_16_n_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I2_O)        0.124    20.399 r  sc/g0_b0_i_4/O
                         net (fo=24, routed)          1.845    22.245    sc_n_0
    SLICE_X11Y60         LUT5 (Prop_lut5_I3_O)        0.124    22.369 r  g0_b0__0/O
                         net (fo=1, routed)           0.632    23.000    g0_b0__0_n_0
    SLICE_X13Y61         LDCE                                         r  digit3_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            digit3_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.778ns  (logic 3.275ns (14.380%)  route 19.503ns (85.620%))
  Logic Levels:           12  (IBUF=1 LUT3=2 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=2, routed)           3.327     4.781    sc/sw_IBUF[8]
    SLICE_X0Y50          LUT6 (Prop_lut6_I0_O)        0.124     4.905 r  sc/AN_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.874     5.780    sc/AN_OBUF[3]_inst_i_37_n_0
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.904 r  sc/AN_OBUF[3]_inst_i_19/O
                         net (fo=7, routed)           1.777     7.681    sc/AN_OBUF[3]_inst_i_19_n_0
    SLICE_X0Y68          LUT3 (Prop_lut3_I1_O)        0.152     7.833 r  sc/AN_OBUF[2]_inst_i_105/O
                         net (fo=117, routed)         6.315    14.148    sc/sw[13]_1
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.322    14.470 r  sc/digit0_reg[2]_i_59/O
                         net (fo=4, routed)           1.103    15.573    sc/duration_reg[7]_rep
    SLICE_X8Y93          LUT6 (Prop_lut6_I5_O)        0.327    15.900 r  sc/g0_b0_i_529/O
                         net (fo=2, routed)           0.515    16.415    sc/g0_b0_i_529_n_0
    SLICE_X8Y93          LUT5 (Prop_lut5_I0_O)        0.124    16.539 r  sc/g0_b0_i_425/O
                         net (fo=1, routed)           0.995    17.534    sc/g0_b0_i_425_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I5_O)        0.124    17.658 r  sc/g0_b0_i_151/O
                         net (fo=1, routed)           0.867    18.525    sc/g0_b0_i_151_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I4_O)        0.124    18.649 r  sc/g0_b0_i_48/O
                         net (fo=1, routed)           0.705    19.354    sc/g0_b0_i_48_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124    19.478 r  sc/g0_b0_i_16/O
                         net (fo=1, routed)           0.797    20.275    sc/g0_b0_i_16_n_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I2_O)        0.124    20.399 r  sc/g0_b0_i_4/O
                         net (fo=24, routed)          1.844    22.244    sc_n_0
    SLICE_X11Y60         LUT5 (Prop_lut5_I3_O)        0.152    22.396 r  g0_b3__0/O
                         net (fo=1, routed)           0.383    22.778    g0_b3__0_n_0
    SLICE_X11Y60         LDCE                                         r  digit3_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            digit3_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.541ns  (logic 3.693ns (16.386%)  route 18.848ns (83.614%))
  Logic Levels:           13  (IBUF=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=2, routed)           3.327     4.781    sc/sw_IBUF[8]
    SLICE_X0Y50          LUT6 (Prop_lut6_I0_O)        0.124     4.905 r  sc/AN_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.874     5.780    sc/AN_OBUF[3]_inst_i_37_n_0
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.904 r  sc/AN_OBUF[3]_inst_i_19/O
                         net (fo=7, routed)           1.777     7.681    sc/AN_OBUF[3]_inst_i_19_n_0
    SLICE_X0Y68          LUT3 (Prop_lut3_I1_O)        0.152     7.833 r  sc/AN_OBUF[2]_inst_i_105/O
                         net (fo=117, routed)         6.181    14.014    sc/sw[13]_1
    SLICE_X12Y93         LUT6 (Prop_lut6_I5_O)        0.326    14.340 r  sc/g0_b0_i_973/O
                         net (fo=4, routed)           0.826    15.165    sc/g0_b0_i_973_n_0
    SLICE_X13Y91         LUT5 (Prop_lut5_I0_O)        0.124    15.289 r  sc/g0_b0_i_1025/O
                         net (fo=1, routed)           0.864    16.153    sc/g0_b0_i_1025_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I5_O)        0.124    16.277 r  sc/g0_b0_i_808/O
                         net (fo=1, routed)           0.552    16.829    sc/g0_b0_i_808_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I0_O)        0.124    16.953 r  sc/g0_b0_i_374/O
                         net (fo=1, routed)           0.000    16.953    sc/g0_b0_i_374_n_0
    SLICE_X13Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    17.165 r  sc/g0_b0_i_129/O
                         net (fo=1, routed)           0.991    18.156    sc/g0_b0_i_129_n_0
    SLICE_X12Y89         LUT6 (Prop_lut6_I5_O)        0.299    18.455 r  sc/g0_b0_i_40/O
                         net (fo=1, routed)           0.000    18.455    sc/g0_b0_i_40_n_0
    SLICE_X12Y89         MUXF7 (Prop_muxf7_I0_O)      0.209    18.664 r  sc/g0_b0_i_13/O
                         net (fo=1, routed)           1.335    19.999    sc/g0_b0_i_13_n_0
    SLICE_X8Y81          LUT6 (Prop_lut6_I2_O)        0.297    20.296 r  sc/g0_b0_i_3/O
                         net (fo=24, routed)          1.480    21.776    sc_n_67
    SLICE_X11Y60         LUT5 (Prop_lut5_I2_O)        0.124    21.900 r  g0_b4__0/O
                         net (fo=1, routed)           0.641    22.541    g0_b4__0_n_0
    SLICE_X11Y60         LDCE                                         r  digit3_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            digit3_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.397ns  (logic 3.275ns (14.625%)  route 19.121ns (85.375%))
  Logic Levels:           12  (IBUF=1 LUT3=2 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=2, routed)           3.327     4.781    sc/sw_IBUF[8]
    SLICE_X0Y50          LUT6 (Prop_lut6_I0_O)        0.124     4.905 r  sc/AN_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.874     5.780    sc/AN_OBUF[3]_inst_i_37_n_0
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.904 r  sc/AN_OBUF[3]_inst_i_19/O
                         net (fo=7, routed)           1.777     7.681    sc/AN_OBUF[3]_inst_i_19_n_0
    SLICE_X0Y68          LUT3 (Prop_lut3_I1_O)        0.152     7.833 r  sc/AN_OBUF[2]_inst_i_105/O
                         net (fo=117, routed)         6.315    14.148    sc/sw[13]_1
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.322    14.470 r  sc/digit0_reg[2]_i_59/O
                         net (fo=4, routed)           1.103    15.573    sc/duration_reg[7]_rep
    SLICE_X8Y93          LUT6 (Prop_lut6_I5_O)        0.327    15.900 r  sc/g0_b0_i_529/O
                         net (fo=2, routed)           0.515    16.415    sc/g0_b0_i_529_n_0
    SLICE_X8Y93          LUT5 (Prop_lut5_I0_O)        0.124    16.539 r  sc/g0_b0_i_425/O
                         net (fo=1, routed)           0.995    17.534    sc/g0_b0_i_425_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I5_O)        0.124    17.658 r  sc/g0_b0_i_151/O
                         net (fo=1, routed)           0.867    18.525    sc/g0_b0_i_151_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I4_O)        0.124    18.649 r  sc/g0_b0_i_48/O
                         net (fo=1, routed)           0.705    19.354    sc/g0_b0_i_48_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124    19.478 r  sc/g0_b0_i_16/O
                         net (fo=1, routed)           0.797    20.275    sc/g0_b0_i_16_n_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I2_O)        0.124    20.399 r  sc/g0_b0_i_4/O
                         net (fo=24, routed)          1.845    22.245    sc_n_0
    SLICE_X11Y60         LUT5 (Prop_lut5_I3_O)        0.152    22.397 r  g0_b1__0/O
                         net (fo=1, routed)           0.000    22.397    g0_b1__0_n_0
    SLICE_X11Y60         LDCE                                         r  digit3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            digit3_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.368ns  (logic 3.247ns (14.519%)  route 19.120ns (85.481%))
  Logic Levels:           12  (IBUF=1 LUT3=2 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=2, routed)           3.327     4.781    sc/sw_IBUF[8]
    SLICE_X0Y50          LUT6 (Prop_lut6_I0_O)        0.124     4.905 r  sc/AN_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.874     5.780    sc/AN_OBUF[3]_inst_i_37_n_0
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.904 r  sc/AN_OBUF[3]_inst_i_19/O
                         net (fo=7, routed)           1.777     7.681    sc/AN_OBUF[3]_inst_i_19_n_0
    SLICE_X0Y68          LUT3 (Prop_lut3_I1_O)        0.152     7.833 r  sc/AN_OBUF[2]_inst_i_105/O
                         net (fo=117, routed)         6.315    14.148    sc/sw[13]_1
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.322    14.470 r  sc/digit0_reg[2]_i_59/O
                         net (fo=4, routed)           1.103    15.573    sc/duration_reg[7]_rep
    SLICE_X8Y93          LUT6 (Prop_lut6_I5_O)        0.327    15.900 r  sc/g0_b0_i_529/O
                         net (fo=2, routed)           0.515    16.415    sc/g0_b0_i_529_n_0
    SLICE_X8Y93          LUT5 (Prop_lut5_I0_O)        0.124    16.539 r  sc/g0_b0_i_425/O
                         net (fo=1, routed)           0.995    17.534    sc/g0_b0_i_425_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I5_O)        0.124    17.658 r  sc/g0_b0_i_151/O
                         net (fo=1, routed)           0.867    18.525    sc/g0_b0_i_151_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I4_O)        0.124    18.649 r  sc/g0_b0_i_48/O
                         net (fo=1, routed)           0.705    19.354    sc/g0_b0_i_48_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124    19.478 r  sc/g0_b0_i_16/O
                         net (fo=1, routed)           0.797    20.275    sc/g0_b0_i_16_n_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I2_O)        0.124    20.399 r  sc/g0_b0_i_4/O
                         net (fo=24, routed)          1.844    22.244    sc_n_0
    SLICE_X11Y60         LUT5 (Prop_lut5_I3_O)        0.124    22.368 r  g0_b2__0/O
                         net (fo=1, routed)           0.000    22.368    g0_b2__0_n_0
    SLICE_X11Y60         LDCE                                         r  digit3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            digit0_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.674ns  (logic 3.182ns (15.393%)  route 17.492ns (84.607%))
  Logic Levels:           11  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=2, routed)           3.327     4.781    sc/sw_IBUF[8]
    SLICE_X0Y50          LUT6 (Prop_lut6_I0_O)        0.124     4.905 r  sc/AN_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.874     5.780    sc/AN_OBUF[3]_inst_i_37_n_0
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.904 r  sc/AN_OBUF[3]_inst_i_19/O
                         net (fo=7, routed)           1.777     7.681    sc/AN_OBUF[3]_inst_i_19_n_0
    SLICE_X0Y68          LUT3 (Prop_lut3_I1_O)        0.152     7.833 r  sc/AN_OBUF[2]_inst_i_105/O
                         net (fo=117, routed)         5.044    12.877    sc/sw[13]_1
    SLICE_X5Y90          LUT6 (Prop_lut6_I4_O)        0.326    13.203 r  sc/g0_b0_i_840/O
                         net (fo=8, routed)           1.973    15.176    sc_n_107
    SLICE_X8Y78          LUT4 (Prop_lut4_I3_O)        0.124    15.300 r  digit0_reg[2]_i_65/O
                         net (fo=1, routed)           0.811    16.111    digit0_reg[2]_i_65_n_0
    SLICE_X8Y76          LUT5 (Prop_lut5_I2_O)        0.124    16.235 r  digit0_reg[2]_i_48/O
                         net (fo=1, routed)           0.000    16.235    digit0_reg[2]_i_48_n_0
    SLICE_X8Y76          MUXF7 (Prop_muxf7_I0_O)      0.209    16.444 r  digit0_reg[2]_i_24/O
                         net (fo=1, routed)           0.780    17.224    digit0_reg[2]_i_24_n_0
    SLICE_X8Y73          LUT6 (Prop_lut6_I3_O)        0.297    17.521 r  digit0_reg[2]_i_10/O
                         net (fo=1, routed)           0.592    18.114    digit0_reg[2]_i_10_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I2_O)        0.124    18.238 r  digit0_reg[2]_i_4/O
                         net (fo=1, routed)           1.148    19.386    digit0_reg[2]_i_4_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I4_O)        0.124    19.510 r  digit0_reg[2]_i_1/O
                         net (fo=1, routed)           1.165    20.674    digit0_reg[2]_i_1_n_0
    SLICE_X13Y61         LDCE                                         r  digit0_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            digit0_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.682ns  (logic 3.349ns (20.079%)  route 13.332ns (79.921%))
  Logic Levels:           12  (IBUF=1 LUT3=1 LUT5=5 LUT6=3 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=2, routed)           3.335     4.789    sw_IBUF[8]
    SLICE_X0Y50          LUT6 (Prop_lut6_I0_O)        0.124     4.913 r  duration[0]_i_6/O
                         net (fo=1, routed)           0.865     5.778    duration[0]_i_6_n_0
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.902 r  duration[0]_i_5/O
                         net (fo=1, routed)           0.670     6.572    duration[0]_i_5_n_0
    SLICE_X10Y55         LUT3 (Prop_lut3_I1_O)        0.124     6.696 r  duration[0]_i_3/O
                         net (fo=251, routed)         3.504    10.201    duration[0]_i_3_n_0
    SLICE_X5Y64          LUT5 (Prop_lut5_I3_O)        0.124    10.325 r  digit0_reg[0]_i_78/O
                         net (fo=4, routed)           0.824    11.148    digit0_reg[0]_i_78_n_0
    SLICE_X4Y65          LUT5 (Prop_lut5_I0_O)        0.124    11.272 r  digit0_reg[0]_i_74/O
                         net (fo=1, routed)           0.644    11.917    digit0_reg[0]_i_74_n_0
    SLICE_X3Y65          LUT5 (Prop_lut5_I1_O)        0.124    12.041 r  digit0_reg[0]_i_34/O
                         net (fo=2, routed)           0.679    12.720    digit0_reg[0]_i_34_n_0
    SLICE_X3Y65          LUT5 (Prop_lut5_I2_O)        0.124    12.844 r  digit0_reg[1]_i_41/O
                         net (fo=1, routed)           0.000    12.844    digit0_reg[1]_i_41_n_0
    SLICE_X3Y65          MUXF7 (Prop_muxf7_I0_O)      0.212    13.056 r  digit0_reg[1]_i_16/O
                         net (fo=1, routed)           1.097    14.153    digit0_reg[1]_i_16_n_0
    SLICE_X5Y67          LUT5 (Prop_lut5_I1_O)        0.299    14.452 r  digit0_reg[1]_i_6/O
                         net (fo=1, routed)           0.000    14.452    digit0_reg[1]_i_6_n_0
    SLICE_X5Y67          MUXF7 (Prop_muxf7_I1_O)      0.217    14.669 r  digit0_reg[1]_i_2/O
                         net (fo=1, routed)           1.031    15.700    digit0_reg[1]_i_2_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.299    15.999 r  digit0_reg[1]_i_1/O
                         net (fo=1, routed)           0.682    16.682    digit0_reg[1]_i_1_n_0
    SLICE_X13Y61         LDCE                                         r  digit0_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 duration_reg[12]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            duration_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.256ns (78.415%)  route 0.070ns (21.585%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE                         0.000     0.000 r  duration_reg[12]_rep/C
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  duration_reg[12]_rep/Q
                         net (fo=18, routed)          0.070     0.211    duration_reg[12]_rep_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.326 r  duration_reg[12]_i_1/O[0]
                         net (fo=2, routed)           0.000     0.326    duration_reg[12]_i_1_n_7
    SLICE_X14Y76         FDRE                                         r  duration_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 duration_reg[12]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            duration_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.291ns (80.505%)  route 0.070ns (19.495%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE                         0.000     0.000 r  duration_reg[12]_rep/C
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  duration_reg[12]_rep/Q
                         net (fo=18, routed)          0.070     0.211    duration_reg[12]_rep_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     0.361 r  duration_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.361    duration_reg[12]_i_1_n_6
    SLICE_X14Y76         FDRE                                         r  duration_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 duration_reg[11]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            duration_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.250ns (67.916%)  route 0.118ns (32.084%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE                         0.000     0.000 r  duration_reg[11]_rep/C
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  duration_reg[11]_rep/Q
                         net (fo=105, routed)         0.118     0.259    duration_reg[11]_rep_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.368 r  duration_reg[8]_i_1/O[3]
                         net (fo=4, routed)           0.000     0.368    duration_reg[8]_i_1_n_4
    SLICE_X14Y75         FDRE                                         r  duration_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 duration_reg[3]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            duration_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.250ns (65.758%)  route 0.130ns (34.242%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE                         0.000     0.000 r  duration_reg[3]_rep/C
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  duration_reg[3]_rep/Q
                         net (fo=105, routed)         0.130     0.271    duration_reg[3]_rep_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.380 r  duration_reg[0]_i_2/O[3]
                         net (fo=3, routed)           0.000     0.380    duration_reg[0]_i_2_n_4
    SLICE_X14Y73         FDRE                                         r  duration_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 duration_reg[12]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            duration_reg[12]_rep/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.256ns (66.414%)  route 0.129ns (33.586%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE                         0.000     0.000 r  duration_reg[12]_rep/C
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  duration_reg[12]_rep/Q
                         net (fo=18, routed)          0.070     0.211    duration_reg[12]_rep_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.326 r  duration_reg[12]_i_1/O[0]
                         net (fo=2, routed)           0.059     0.385    duration_reg[12]_i_1_n_7
    SLICE_X15Y76         FDRE                                         r  duration_reg[12]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/current_digit_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            dc/segment_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.223ns (56.544%)  route 0.171ns (43.456%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         LDCE                         0.000     0.000 r  dc/current_digit_reg[0]/G
    SLICE_X12Y60         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  dc/current_digit_reg[0]/Q
                         net (fo=7, routed)           0.171     0.349    dc/current_digit[0]
    SLICE_X12Y59         LUT4 (Prop_lut4_I0_O)        0.045     0.394 r  dc/segment_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.394    dc/segment_reg[0]_i_1_n_0
    SLICE_X12Y59         LDCE                                         r  dc/segment_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/current_digit_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            dc/segment_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.223ns (56.273%)  route 0.173ns (43.727%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         LDCE                         0.000     0.000 r  dc/current_digit_reg[2]/G
    SLICE_X12Y60         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dc/current_digit_reg[2]/Q
                         net (fo=7, routed)           0.173     0.351    dc/current_digit[2]
    SLICE_X12Y59         LUT5 (Prop_lut5_I3_O)        0.045     0.396 r  dc/segment_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.396    dc/segment_reg[3]_i_1_n_0
    SLICE_X12Y59         LDCE                                         r  dc/segment_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/current_digit_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            dc/segment_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.223ns (55.976%)  route 0.175ns (44.024%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         LDCE                         0.000     0.000 r  dc/current_digit_reg[0]/G
    SLICE_X12Y60         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dc/current_digit_reg[0]/Q
                         net (fo=7, routed)           0.175     0.353    dc/current_digit[0]
    SLICE_X12Y59         LUT3 (Prop_lut3_I0_O)        0.045     0.398 r  dc/segment_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.398    dc/segment_reg[1]_i_1_n_0
    SLICE_X12Y59         LDCE                                         r  dc/segment_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit0_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            dc/current_digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.203ns (50.698%)  route 0.197ns (49.302%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         LDCE                         0.000     0.000 r  digit0_reg[0]/G
    SLICE_X13Y61         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  digit0_reg[0]/Q
                         net (fo=1, routed)           0.087     0.245    dc/current_digit_reg[2]_0[0]
    SLICE_X12Y61         LUT4 (Prop_lut4_I0_O)        0.045     0.290 r  dc/current_digit_reg[0]_i_1/O
                         net (fo=1, routed)           0.110     0.400    dc/current_digit_reg[0]_i_1_n_0
    SLICE_X12Y60         LDCE                                         r  dc/current_digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 duration_reg[12]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            duration_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.331ns (82.447%)  route 0.070ns (17.553%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE                         0.000     0.000 r  duration_reg[12]_rep/C
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  duration_reg[12]_rep/Q
                         net (fo=18, routed)          0.070     0.211    duration_reg[12]_rep_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.190     0.401 r  duration_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    duration_reg[12]_i_1_n_5
    SLICE_X14Y76         FDRE                                         r  duration_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dc/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.732ns  (logic 4.289ns (36.558%)  route 7.443ns (63.442%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.552     5.073    dc/clk_IBUF_BUFG
    SLICE_X10Y63         FDRE                                         r  dc/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  dc/count_reg[17]/Q
                         net (fo=10, routed)          1.919     7.510    dc/p_0_in[0]
    SLICE_X10Y69         LUT2 (Prop_lut2_I0_O)        0.124     7.634 f  dc/AN_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           1.028     8.662    dc/AN_OBUF[2]_inst_i_4_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.786 r  dc/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.496    13.282    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    16.805 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.805    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.635ns  (logic 4.499ns (42.303%)  route 6.136ns (57.697%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.552     5.073    dc/clk_IBUF_BUFG
    SLICE_X10Y63         FDRE                                         r  dc/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  dc/count_reg[17]/Q
                         net (fo=10, routed)          1.919     7.510    dc/p_0_in[0]
    SLICE_X10Y69         LUT2 (Prop_lut2_I0_O)        0.150     7.660 f  dc/AN_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.165     7.825    dc/cur_dig_AN[0]
    SLICE_X10Y69         LUT6 (Prop_lut6_I5_O)        0.328     8.153 r  dc/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.052    12.205    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    15.708 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.708    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.411ns  (logic 4.276ns (41.077%)  route 6.134ns (58.923%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.552     5.073    dc/clk_IBUF_BUFG
    SLICE_X10Y63         FDRE                                         r  dc/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  dc/count_reg[17]/Q
                         net (fo=10, routed)          1.516     7.106    dc/p_0_in[0]
    SLICE_X10Y69         LUT2 (Prop_lut2_I0_O)        0.124     7.230 f  dc/AN_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.378     7.609    dc/cur_dig_AN[3]
    SLICE_X10Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.733 r  dc/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.240    11.973    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    15.483 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.483    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc/audio_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.537ns  (logic 3.993ns (72.111%)  route 1.544ns (27.889%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.618     5.139    sc/clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  sc/audio_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  sc/audio_reg/Q
                         net (fo=2, routed)           1.544     7.139    sound_OBUF
    K17                  OBUF (Prop_obuf_I_O)         3.537    10.676 r  sound_OBUF_inst/O
                         net (fo=0)                   0.000    10.676    sound
    K17                                                               r  sound (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/current_digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.577ns  (logic 0.664ns (25.761%)  route 1.913ns (74.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.552     5.073    dc/clk_IBUF_BUFG
    SLICE_X10Y63         FDRE                                         r  dc/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  dc/count_reg[18]/Q
                         net (fo=10, routed)          1.251     6.842    dc/p_0_in[1]
    SLICE_X12Y60         LUT3 (Prop_lut3_I2_O)        0.146     6.988 r  dc/current_digit_reg[3]_i_1/O
                         net (fo=1, routed)           0.662     7.650    dc/current_digit_reg[3]_i_1_n_0
    SLICE_X12Y60         LDCE                                         r  dc/current_digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/current_digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.414ns  (logic 0.642ns (26.595%)  route 1.772ns (73.405%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.552     5.073    dc/clk_IBUF_BUFG
    SLICE_X10Y63         FDRE                                         r  dc/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  dc/count_reg[18]/Q
                         net (fo=10, routed)          1.251     6.842    dc/p_0_in[1]
    SLICE_X12Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.966 r  dc/current_digit_reg[1]_i_1/O
                         net (fo=1, routed)           0.521     7.487    dc/current_digit_reg[1]_i_1_n_0
    SLICE_X12Y60         LDCE                                         r  dc/current_digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/current_digit_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.296ns  (logic 0.670ns (29.179%)  route 1.626ns (70.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.552     5.073    dc/clk_IBUF_BUFG
    SLICE_X10Y63         FDRE                                         r  dc/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  dc/count_reg[18]/Q
                         net (fo=10, routed)          1.243     6.834    dc/p_0_in[1]
    SLICE_X12Y60         LUT4 (Prop_lut4_I1_O)        0.152     6.986 r  dc/current_digit_reg[2]_i_1/O
                         net (fo=1, routed)           0.383     7.369    dc/current_digit_reg[2]_i_1_n_0
    SLICE_X12Y60         LDCE                                         r  dc/current_digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/current_digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.163ns  (logic 0.642ns (29.683%)  route 1.521ns (70.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.552     5.073    dc/clk_IBUF_BUFG
    SLICE_X10Y63         FDRE                                         r  dc/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  dc/count_reg[18]/Q
                         net (fo=10, routed)          1.190     6.780    dc/p_0_in[1]
    SLICE_X12Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.904 r  dc/current_digit_reg[0]_i_1/O
                         net (fo=1, routed)           0.331     7.236    dc/current_digit_reg[0]_i_1_n_0
    SLICE_X12Y60         LDCE                                         r  dc/current_digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/current_digit_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.854ns  (logic 0.664ns (35.824%)  route 1.190ns (64.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.552     5.073    dc/clk_IBUF_BUFG
    SLICE_X10Y63         FDRE                                         r  dc/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  dc/count_reg[18]/Q
                         net (fo=10, routed)          1.190     6.780    dc/p_0_in[1]
    SLICE_X12Y61         LUT3 (Prop_lut3_I2_O)        0.146     6.926 r  dc/current_digit_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.926    dc/current_digit_reg[4]_i_1_n_0
    SLICE_X12Y61         LDCE                                         r  dc/current_digit_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dc/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/current_digit_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.628ns  (logic 0.207ns (32.987%)  route 0.421ns (67.013%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.560     1.443    dc/clk_IBUF_BUFG
    SLICE_X10Y63         FDRE                                         r  dc/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  dc/count_reg[17]/Q
                         net (fo=10, routed)          0.421     2.028    dc/p_0_in[0]
    SLICE_X12Y61         LUT3 (Prop_lut3_I1_O)        0.043     2.071 r  dc/current_digit_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.071    dc/current_digit_reg[4]_i_1_n_0
    SLICE_X12Y61         LDCE                                         r  dc/current_digit_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/current_digit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.692ns  (logic 0.207ns (29.903%)  route 0.485ns (70.097%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.560     1.443    dc/clk_IBUF_BUFG
    SLICE_X10Y63         FDRE                                         r  dc/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  dc/count_reg[17]/Q
                         net (fo=10, routed)          0.365     1.973    dc/p_0_in[0]
    SLICE_X12Y60         LUT4 (Prop_lut4_I3_O)        0.043     2.016 r  dc/current_digit_reg[2]_i_1/O
                         net (fo=1, routed)           0.120     2.135    dc/current_digit_reg[2]_i_1_n_0
    SLICE_X12Y60         LDCE                                         r  dc/current_digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/current_digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.740ns  (logic 0.209ns (28.250%)  route 0.531ns (71.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.560     1.443    dc/clk_IBUF_BUFG
    SLICE_X10Y63         FDRE                                         r  dc/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  dc/count_reg[17]/Q
                         net (fo=10, routed)          0.421     2.028    dc/p_0_in[0]
    SLICE_X12Y61         LUT4 (Prop_lut4_I2_O)        0.045     2.073 r  dc/current_digit_reg[0]_i_1/O
                         net (fo=1, routed)           0.110     2.183    dc/current_digit_reg[0]_i_1_n_0
    SLICE_X12Y60         LDCE                                         r  dc/current_digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/current_digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.745ns  (logic 0.209ns (28.051%)  route 0.536ns (71.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.560     1.443    dc/clk_IBUF_BUFG
    SLICE_X10Y63         FDRE                                         r  dc/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  dc/count_reg[17]/Q
                         net (fo=10, routed)          0.365     1.973    dc/p_0_in[0]
    SLICE_X12Y60         LUT4 (Prop_lut4_I3_O)        0.045     2.018 r  dc/current_digit_reg[1]_i_1/O
                         net (fo=1, routed)           0.171     2.188    dc/current_digit_reg[1]_i_1_n_0
    SLICE_X12Y60         LDCE                                         r  dc/current_digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/current_digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.207ns (25.075%)  route 0.619ns (74.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.560     1.443    dc/clk_IBUF_BUFG
    SLICE_X10Y63         FDRE                                         r  dc/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  dc/count_reg[17]/Q
                         net (fo=10, routed)          0.365     1.973    dc/p_0_in[0]
    SLICE_X12Y60         LUT3 (Prop_lut3_I0_O)        0.043     2.016 r  dc/current_digit_reg[3]_i_1/O
                         net (fo=1, routed)           0.253     2.269    dc/current_digit_reg[3]_i_1_n_0
    SLICE_X12Y60         LDCE                                         r  dc/current_digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc/audio_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.676ns  (logic 1.379ns (82.265%)  route 0.297ns (17.735%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.582     1.465    sc/clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  sc/audio_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  sc/audio_reg/Q
                         net (fo=2, routed)           0.297     1.903    sound_OBUF
    K17                  OBUF (Prop_obuf_I_O)         1.238     3.141 r  sound_OBUF_inst/O
                         net (fo=0)                   0.000     3.141    sound
    K17                                                               r  sound (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.457ns  (logic 1.525ns (44.112%)  route 1.932ns (55.888%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.560     1.443    dc/clk_IBUF_BUFG
    SLICE_X10Y63         FDRE                                         r  dc/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  dc/count_reg[18]/Q
                         net (fo=10, routed)          0.413     2.020    dc/p_0_in[1]
    SLICE_X10Y69         LUT2 (Prop_lut2_I1_O)        0.046     2.066 f  dc/AN_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.057     2.124    dc/cur_dig_AN[0]
    SLICE_X10Y69         LUT6 (Prop_lut6_I5_O)        0.111     2.235 r  dc/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.462     3.696    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.900 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.900    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.463ns  (logic 1.465ns (42.312%)  route 1.998ns (57.688%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.560     1.443    dc/clk_IBUF_BUFG
    SLICE_X10Y63         FDRE                                         r  dc/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  dc/count_reg[18]/Q
                         net (fo=10, routed)          0.325     1.932    dc/p_0_in[1]
    SLICE_X10Y69         LUT2 (Prop_lut2_I1_O)        0.045     1.977 f  dc/AN_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.134     2.112    dc/cur_dig_AN[3]
    SLICE_X10Y69         LUT6 (Prop_lut6_I5_O)        0.045     2.157 r  dc/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.538     3.695    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.907 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.907    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.953ns  (logic 1.478ns (37.388%)  route 2.475ns (62.612%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.560     1.443    dc/clk_IBUF_BUFG
    SLICE_X10Y63         FDRE                                         r  dc/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  dc/count_reg[18]/Q
                         net (fo=10, routed)          0.413     2.020    dc/p_0_in[1]
    SLICE_X10Y69         LUT2 (Prop_lut2_I1_O)        0.045     2.065 f  dc/AN_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.395     2.460    dc/AN_OBUF[2]_inst_i_4_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I5_O)        0.045     2.505 r  dc/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.667     4.172    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     5.396 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.396    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            sc/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.213ns  (logic 4.825ns (19.139%)  route 20.387ns (80.861%))
  Logic Levels:           18  (CARRY4=5 IBUF=1 LUT3=3 LUT5=3 LUT6=6)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=2, routed)           3.327     4.781    sc/sw_IBUF[8]
    SLICE_X0Y50          LUT6 (Prop_lut6_I0_O)        0.124     4.905 r  sc/AN_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.874     5.780    sc/AN_OBUF[3]_inst_i_37_n_0
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.904 r  sc/AN_OBUF[3]_inst_i_19/O
                         net (fo=7, routed)           1.777     7.681    sc/AN_OBUF[3]_inst_i_19_n_0
    SLICE_X0Y68          LUT3 (Prop_lut3_I1_O)        0.152     7.833 r  sc/AN_OBUF[2]_inst_i_105/O
                         net (fo=117, routed)         6.315    14.148    sc/sw[13]_1
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.322    14.470 r  sc/digit0_reg[2]_i_59/O
                         net (fo=4, routed)           1.103    15.573    sc/duration_reg[7]_rep
    SLICE_X8Y93          LUT6 (Prop_lut6_I5_O)        0.327    15.900 r  sc/g0_b0_i_529/O
                         net (fo=2, routed)           0.515    16.415    sc/g0_b0_i_529_n_0
    SLICE_X8Y93          LUT5 (Prop_lut5_I0_O)        0.124    16.539 r  sc/g0_b0_i_425/O
                         net (fo=1, routed)           0.995    17.534    sc/g0_b0_i_425_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I5_O)        0.124    17.658 r  sc/g0_b0_i_151/O
                         net (fo=1, routed)           0.867    18.525    sc/g0_b0_i_151_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I4_O)        0.124    18.649 r  sc/g0_b0_i_48/O
                         net (fo=1, routed)           0.705    19.354    sc/g0_b0_i_48_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124    19.478 r  sc/g0_b0_i_16/O
                         net (fo=1, routed)           0.797    20.275    sc/g0_b0_i_16_n_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I2_O)        0.124    20.399 r  sc/g0_b0_i_4/O
                         net (fo=24, routed)          2.150    22.549    sc/duration_reg[16]
    SLICE_X5Y60          LUT5 (Prop_lut5_I3_O)        0.150    22.699 r  sc/g0_b1/O
                         net (fo=2, routed)           0.962    23.661    sc/g0_b1_n_0
    SLICE_X4Y58          LUT3 (Prop_lut3_I1_O)        0.326    23.987 r  sc/count[0]_i_8__0/O
                         net (fo=1, routed)           0.000    23.987    sc/count[0]_i_8__0_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.537 r  sc/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    24.537    sc/count_reg[0]_i_1__0_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.651 r  sc/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    24.651    sc/count_reg[4]_i_1__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.765 r  sc/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    24.765    sc/count_reg[8]_i_1__0_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.879 r  sc/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    24.879    sc/count_reg[12]_i_1__0_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.213 r  sc/count_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    25.213    sc/count_reg[16]_i_1__0_n_6
    SLICE_X4Y62          FDRE                                         r  sc/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.503     4.844    sc/clk_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  sc/count_reg[17]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            sc/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.118ns  (logic 4.730ns (18.833%)  route 20.387ns (81.167%))
  Logic Levels:           18  (CARRY4=5 IBUF=1 LUT3=3 LUT5=3 LUT6=6)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=2, routed)           3.327     4.781    sc/sw_IBUF[8]
    SLICE_X0Y50          LUT6 (Prop_lut6_I0_O)        0.124     4.905 r  sc/AN_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.874     5.780    sc/AN_OBUF[3]_inst_i_37_n_0
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.904 r  sc/AN_OBUF[3]_inst_i_19/O
                         net (fo=7, routed)           1.777     7.681    sc/AN_OBUF[3]_inst_i_19_n_0
    SLICE_X0Y68          LUT3 (Prop_lut3_I1_O)        0.152     7.833 r  sc/AN_OBUF[2]_inst_i_105/O
                         net (fo=117, routed)         6.315    14.148    sc/sw[13]_1
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.322    14.470 r  sc/digit0_reg[2]_i_59/O
                         net (fo=4, routed)           1.103    15.573    sc/duration_reg[7]_rep
    SLICE_X8Y93          LUT6 (Prop_lut6_I5_O)        0.327    15.900 r  sc/g0_b0_i_529/O
                         net (fo=2, routed)           0.515    16.415    sc/g0_b0_i_529_n_0
    SLICE_X8Y93          LUT5 (Prop_lut5_I0_O)        0.124    16.539 r  sc/g0_b0_i_425/O
                         net (fo=1, routed)           0.995    17.534    sc/g0_b0_i_425_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I5_O)        0.124    17.658 r  sc/g0_b0_i_151/O
                         net (fo=1, routed)           0.867    18.525    sc/g0_b0_i_151_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I4_O)        0.124    18.649 r  sc/g0_b0_i_48/O
                         net (fo=1, routed)           0.705    19.354    sc/g0_b0_i_48_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124    19.478 r  sc/g0_b0_i_16/O
                         net (fo=1, routed)           0.797    20.275    sc/g0_b0_i_16_n_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I2_O)        0.124    20.399 r  sc/g0_b0_i_4/O
                         net (fo=24, routed)          2.150    22.549    sc/duration_reg[16]
    SLICE_X5Y60          LUT5 (Prop_lut5_I3_O)        0.150    22.699 r  sc/g0_b1/O
                         net (fo=2, routed)           0.962    23.661    sc/g0_b1_n_0
    SLICE_X4Y58          LUT3 (Prop_lut3_I1_O)        0.326    23.987 r  sc/count[0]_i_8__0/O
                         net (fo=1, routed)           0.000    23.987    sc/count[0]_i_8__0_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.537 r  sc/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    24.537    sc/count_reg[0]_i_1__0_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.651 r  sc/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    24.651    sc/count_reg[4]_i_1__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.765 r  sc/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    24.765    sc/count_reg[8]_i_1__0_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.879 r  sc/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    24.879    sc/count_reg[12]_i_1__0_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.118 r  sc/count_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    25.118    sc/count_reg[16]_i_1__0_n_5
    SLICE_X4Y62          FDRE                                         r  sc/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.503     4.844    sc/clk_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  sc/count_reg[18]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            sc/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.102ns  (logic 4.714ns (18.782%)  route 20.387ns (81.218%))
  Logic Levels:           18  (CARRY4=5 IBUF=1 LUT3=3 LUT5=3 LUT6=6)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=2, routed)           3.327     4.781    sc/sw_IBUF[8]
    SLICE_X0Y50          LUT6 (Prop_lut6_I0_O)        0.124     4.905 r  sc/AN_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.874     5.780    sc/AN_OBUF[3]_inst_i_37_n_0
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.904 r  sc/AN_OBUF[3]_inst_i_19/O
                         net (fo=7, routed)           1.777     7.681    sc/AN_OBUF[3]_inst_i_19_n_0
    SLICE_X0Y68          LUT3 (Prop_lut3_I1_O)        0.152     7.833 r  sc/AN_OBUF[2]_inst_i_105/O
                         net (fo=117, routed)         6.315    14.148    sc/sw[13]_1
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.322    14.470 r  sc/digit0_reg[2]_i_59/O
                         net (fo=4, routed)           1.103    15.573    sc/duration_reg[7]_rep
    SLICE_X8Y93          LUT6 (Prop_lut6_I5_O)        0.327    15.900 r  sc/g0_b0_i_529/O
                         net (fo=2, routed)           0.515    16.415    sc/g0_b0_i_529_n_0
    SLICE_X8Y93          LUT5 (Prop_lut5_I0_O)        0.124    16.539 r  sc/g0_b0_i_425/O
                         net (fo=1, routed)           0.995    17.534    sc/g0_b0_i_425_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I5_O)        0.124    17.658 r  sc/g0_b0_i_151/O
                         net (fo=1, routed)           0.867    18.525    sc/g0_b0_i_151_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I4_O)        0.124    18.649 r  sc/g0_b0_i_48/O
                         net (fo=1, routed)           0.705    19.354    sc/g0_b0_i_48_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124    19.478 r  sc/g0_b0_i_16/O
                         net (fo=1, routed)           0.797    20.275    sc/g0_b0_i_16_n_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I2_O)        0.124    20.399 r  sc/g0_b0_i_4/O
                         net (fo=24, routed)          2.150    22.549    sc/duration_reg[16]
    SLICE_X5Y60          LUT5 (Prop_lut5_I3_O)        0.150    22.699 r  sc/g0_b1/O
                         net (fo=2, routed)           0.962    23.661    sc/g0_b1_n_0
    SLICE_X4Y58          LUT3 (Prop_lut3_I1_O)        0.326    23.987 r  sc/count[0]_i_8__0/O
                         net (fo=1, routed)           0.000    23.987    sc/count[0]_i_8__0_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.537 r  sc/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    24.537    sc/count_reg[0]_i_1__0_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.651 r  sc/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    24.651    sc/count_reg[4]_i_1__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.765 r  sc/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    24.765    sc/count_reg[8]_i_1__0_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.879 r  sc/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    24.879    sc/count_reg[12]_i_1__0_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    25.102 r  sc/count_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    25.102    sc/count_reg[16]_i_1__0_n_7
    SLICE_X4Y62          FDRE                                         r  sc/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.503     4.844    sc/clk_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  sc/count_reg[16]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            sc/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.099ns  (logic 4.711ns (18.772%)  route 20.387ns (81.228%))
  Logic Levels:           17  (CARRY4=4 IBUF=1 LUT3=3 LUT5=3 LUT6=6)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=2, routed)           3.327     4.781    sc/sw_IBUF[8]
    SLICE_X0Y50          LUT6 (Prop_lut6_I0_O)        0.124     4.905 r  sc/AN_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.874     5.780    sc/AN_OBUF[3]_inst_i_37_n_0
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.904 r  sc/AN_OBUF[3]_inst_i_19/O
                         net (fo=7, routed)           1.777     7.681    sc/AN_OBUF[3]_inst_i_19_n_0
    SLICE_X0Y68          LUT3 (Prop_lut3_I1_O)        0.152     7.833 r  sc/AN_OBUF[2]_inst_i_105/O
                         net (fo=117, routed)         6.315    14.148    sc/sw[13]_1
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.322    14.470 r  sc/digit0_reg[2]_i_59/O
                         net (fo=4, routed)           1.103    15.573    sc/duration_reg[7]_rep
    SLICE_X8Y93          LUT6 (Prop_lut6_I5_O)        0.327    15.900 r  sc/g0_b0_i_529/O
                         net (fo=2, routed)           0.515    16.415    sc/g0_b0_i_529_n_0
    SLICE_X8Y93          LUT5 (Prop_lut5_I0_O)        0.124    16.539 r  sc/g0_b0_i_425/O
                         net (fo=1, routed)           0.995    17.534    sc/g0_b0_i_425_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I5_O)        0.124    17.658 r  sc/g0_b0_i_151/O
                         net (fo=1, routed)           0.867    18.525    sc/g0_b0_i_151_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I4_O)        0.124    18.649 r  sc/g0_b0_i_48/O
                         net (fo=1, routed)           0.705    19.354    sc/g0_b0_i_48_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124    19.478 r  sc/g0_b0_i_16/O
                         net (fo=1, routed)           0.797    20.275    sc/g0_b0_i_16_n_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I2_O)        0.124    20.399 r  sc/g0_b0_i_4/O
                         net (fo=24, routed)          2.150    22.549    sc/duration_reg[16]
    SLICE_X5Y60          LUT5 (Prop_lut5_I3_O)        0.150    22.699 r  sc/g0_b1/O
                         net (fo=2, routed)           0.962    23.661    sc/g0_b1_n_0
    SLICE_X4Y58          LUT3 (Prop_lut3_I1_O)        0.326    23.987 r  sc/count[0]_i_8__0/O
                         net (fo=1, routed)           0.000    23.987    sc/count[0]_i_8__0_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.537 r  sc/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    24.537    sc/count_reg[0]_i_1__0_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.651 r  sc/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    24.651    sc/count_reg[4]_i_1__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.765 r  sc/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    24.765    sc/count_reg[8]_i_1__0_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.099 r  sc/count_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    25.099    sc/count_reg[12]_i_1__0_n_6
    SLICE_X4Y61          FDRE                                         r  sc/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.504     4.845    sc/clk_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  sc/count_reg[13]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            sc/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.078ns  (logic 4.690ns (18.704%)  route 20.387ns (81.296%))
  Logic Levels:           17  (CARRY4=4 IBUF=1 LUT3=3 LUT5=3 LUT6=6)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=2, routed)           3.327     4.781    sc/sw_IBUF[8]
    SLICE_X0Y50          LUT6 (Prop_lut6_I0_O)        0.124     4.905 r  sc/AN_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.874     5.780    sc/AN_OBUF[3]_inst_i_37_n_0
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.904 r  sc/AN_OBUF[3]_inst_i_19/O
                         net (fo=7, routed)           1.777     7.681    sc/AN_OBUF[3]_inst_i_19_n_0
    SLICE_X0Y68          LUT3 (Prop_lut3_I1_O)        0.152     7.833 r  sc/AN_OBUF[2]_inst_i_105/O
                         net (fo=117, routed)         6.315    14.148    sc/sw[13]_1
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.322    14.470 r  sc/digit0_reg[2]_i_59/O
                         net (fo=4, routed)           1.103    15.573    sc/duration_reg[7]_rep
    SLICE_X8Y93          LUT6 (Prop_lut6_I5_O)        0.327    15.900 r  sc/g0_b0_i_529/O
                         net (fo=2, routed)           0.515    16.415    sc/g0_b0_i_529_n_0
    SLICE_X8Y93          LUT5 (Prop_lut5_I0_O)        0.124    16.539 r  sc/g0_b0_i_425/O
                         net (fo=1, routed)           0.995    17.534    sc/g0_b0_i_425_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I5_O)        0.124    17.658 r  sc/g0_b0_i_151/O
                         net (fo=1, routed)           0.867    18.525    sc/g0_b0_i_151_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I4_O)        0.124    18.649 r  sc/g0_b0_i_48/O
                         net (fo=1, routed)           0.705    19.354    sc/g0_b0_i_48_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124    19.478 r  sc/g0_b0_i_16/O
                         net (fo=1, routed)           0.797    20.275    sc/g0_b0_i_16_n_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I2_O)        0.124    20.399 r  sc/g0_b0_i_4/O
                         net (fo=24, routed)          2.150    22.549    sc/duration_reg[16]
    SLICE_X5Y60          LUT5 (Prop_lut5_I3_O)        0.150    22.699 r  sc/g0_b1/O
                         net (fo=2, routed)           0.962    23.661    sc/g0_b1_n_0
    SLICE_X4Y58          LUT3 (Prop_lut3_I1_O)        0.326    23.987 r  sc/count[0]_i_8__0/O
                         net (fo=1, routed)           0.000    23.987    sc/count[0]_i_8__0_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.537 r  sc/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    24.537    sc/count_reg[0]_i_1__0_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.651 r  sc/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    24.651    sc/count_reg[4]_i_1__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.765 r  sc/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    24.765    sc/count_reg[8]_i_1__0_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.078 r  sc/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    25.078    sc/count_reg[12]_i_1__0_n_4
    SLICE_X4Y61          FDRE                                         r  sc/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.504     4.845    sc/clk_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  sc/count_reg[15]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            sc/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.004ns  (logic 4.616ns (18.463%)  route 20.387ns (81.537%))
  Logic Levels:           17  (CARRY4=4 IBUF=1 LUT3=3 LUT5=3 LUT6=6)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=2, routed)           3.327     4.781    sc/sw_IBUF[8]
    SLICE_X0Y50          LUT6 (Prop_lut6_I0_O)        0.124     4.905 r  sc/AN_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.874     5.780    sc/AN_OBUF[3]_inst_i_37_n_0
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.904 r  sc/AN_OBUF[3]_inst_i_19/O
                         net (fo=7, routed)           1.777     7.681    sc/AN_OBUF[3]_inst_i_19_n_0
    SLICE_X0Y68          LUT3 (Prop_lut3_I1_O)        0.152     7.833 r  sc/AN_OBUF[2]_inst_i_105/O
                         net (fo=117, routed)         6.315    14.148    sc/sw[13]_1
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.322    14.470 r  sc/digit0_reg[2]_i_59/O
                         net (fo=4, routed)           1.103    15.573    sc/duration_reg[7]_rep
    SLICE_X8Y93          LUT6 (Prop_lut6_I5_O)        0.327    15.900 r  sc/g0_b0_i_529/O
                         net (fo=2, routed)           0.515    16.415    sc/g0_b0_i_529_n_0
    SLICE_X8Y93          LUT5 (Prop_lut5_I0_O)        0.124    16.539 r  sc/g0_b0_i_425/O
                         net (fo=1, routed)           0.995    17.534    sc/g0_b0_i_425_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I5_O)        0.124    17.658 r  sc/g0_b0_i_151/O
                         net (fo=1, routed)           0.867    18.525    sc/g0_b0_i_151_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I4_O)        0.124    18.649 r  sc/g0_b0_i_48/O
                         net (fo=1, routed)           0.705    19.354    sc/g0_b0_i_48_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124    19.478 r  sc/g0_b0_i_16/O
                         net (fo=1, routed)           0.797    20.275    sc/g0_b0_i_16_n_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I2_O)        0.124    20.399 r  sc/g0_b0_i_4/O
                         net (fo=24, routed)          2.150    22.549    sc/duration_reg[16]
    SLICE_X5Y60          LUT5 (Prop_lut5_I3_O)        0.150    22.699 r  sc/g0_b1/O
                         net (fo=2, routed)           0.962    23.661    sc/g0_b1_n_0
    SLICE_X4Y58          LUT3 (Prop_lut3_I1_O)        0.326    23.987 r  sc/count[0]_i_8__0/O
                         net (fo=1, routed)           0.000    23.987    sc/count[0]_i_8__0_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.537 r  sc/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    24.537    sc/count_reg[0]_i_1__0_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.651 r  sc/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    24.651    sc/count_reg[4]_i_1__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.765 r  sc/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    24.765    sc/count_reg[8]_i_1__0_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.004 r  sc/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    25.004    sc/count_reg[12]_i_1__0_n_5
    SLICE_X4Y61          FDRE                                         r  sc/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.504     4.845    sc/clk_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  sc/count_reg[14]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            sc/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.988ns  (logic 4.600ns (18.411%)  route 20.387ns (81.589%))
  Logic Levels:           17  (CARRY4=4 IBUF=1 LUT3=3 LUT5=3 LUT6=6)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=2, routed)           3.327     4.781    sc/sw_IBUF[8]
    SLICE_X0Y50          LUT6 (Prop_lut6_I0_O)        0.124     4.905 r  sc/AN_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.874     5.780    sc/AN_OBUF[3]_inst_i_37_n_0
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.904 r  sc/AN_OBUF[3]_inst_i_19/O
                         net (fo=7, routed)           1.777     7.681    sc/AN_OBUF[3]_inst_i_19_n_0
    SLICE_X0Y68          LUT3 (Prop_lut3_I1_O)        0.152     7.833 r  sc/AN_OBUF[2]_inst_i_105/O
                         net (fo=117, routed)         6.315    14.148    sc/sw[13]_1
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.322    14.470 r  sc/digit0_reg[2]_i_59/O
                         net (fo=4, routed)           1.103    15.573    sc/duration_reg[7]_rep
    SLICE_X8Y93          LUT6 (Prop_lut6_I5_O)        0.327    15.900 r  sc/g0_b0_i_529/O
                         net (fo=2, routed)           0.515    16.415    sc/g0_b0_i_529_n_0
    SLICE_X8Y93          LUT5 (Prop_lut5_I0_O)        0.124    16.539 r  sc/g0_b0_i_425/O
                         net (fo=1, routed)           0.995    17.534    sc/g0_b0_i_425_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I5_O)        0.124    17.658 r  sc/g0_b0_i_151/O
                         net (fo=1, routed)           0.867    18.525    sc/g0_b0_i_151_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I4_O)        0.124    18.649 r  sc/g0_b0_i_48/O
                         net (fo=1, routed)           0.705    19.354    sc/g0_b0_i_48_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124    19.478 r  sc/g0_b0_i_16/O
                         net (fo=1, routed)           0.797    20.275    sc/g0_b0_i_16_n_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I2_O)        0.124    20.399 r  sc/g0_b0_i_4/O
                         net (fo=24, routed)          2.150    22.549    sc/duration_reg[16]
    SLICE_X5Y60          LUT5 (Prop_lut5_I3_O)        0.150    22.699 r  sc/g0_b1/O
                         net (fo=2, routed)           0.962    23.661    sc/g0_b1_n_0
    SLICE_X4Y58          LUT3 (Prop_lut3_I1_O)        0.326    23.987 r  sc/count[0]_i_8__0/O
                         net (fo=1, routed)           0.000    23.987    sc/count[0]_i_8__0_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.537 r  sc/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    24.537    sc/count_reg[0]_i_1__0_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.651 r  sc/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    24.651    sc/count_reg[4]_i_1__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.765 r  sc/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    24.765    sc/count_reg[8]_i_1__0_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    24.988 r  sc/count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    24.988    sc/count_reg[12]_i_1__0_n_7
    SLICE_X4Y61          FDRE                                         r  sc/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.504     4.845    sc/clk_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  sc/count_reg[12]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            sc/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.985ns  (logic 4.597ns (18.401%)  route 20.387ns (81.599%))
  Logic Levels:           16  (CARRY4=3 IBUF=1 LUT3=3 LUT5=3 LUT6=6)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=2, routed)           3.327     4.781    sc/sw_IBUF[8]
    SLICE_X0Y50          LUT6 (Prop_lut6_I0_O)        0.124     4.905 r  sc/AN_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.874     5.780    sc/AN_OBUF[3]_inst_i_37_n_0
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.904 r  sc/AN_OBUF[3]_inst_i_19/O
                         net (fo=7, routed)           1.777     7.681    sc/AN_OBUF[3]_inst_i_19_n_0
    SLICE_X0Y68          LUT3 (Prop_lut3_I1_O)        0.152     7.833 r  sc/AN_OBUF[2]_inst_i_105/O
                         net (fo=117, routed)         6.315    14.148    sc/sw[13]_1
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.322    14.470 r  sc/digit0_reg[2]_i_59/O
                         net (fo=4, routed)           1.103    15.573    sc/duration_reg[7]_rep
    SLICE_X8Y93          LUT6 (Prop_lut6_I5_O)        0.327    15.900 r  sc/g0_b0_i_529/O
                         net (fo=2, routed)           0.515    16.415    sc/g0_b0_i_529_n_0
    SLICE_X8Y93          LUT5 (Prop_lut5_I0_O)        0.124    16.539 r  sc/g0_b0_i_425/O
                         net (fo=1, routed)           0.995    17.534    sc/g0_b0_i_425_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I5_O)        0.124    17.658 r  sc/g0_b0_i_151/O
                         net (fo=1, routed)           0.867    18.525    sc/g0_b0_i_151_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I4_O)        0.124    18.649 r  sc/g0_b0_i_48/O
                         net (fo=1, routed)           0.705    19.354    sc/g0_b0_i_48_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124    19.478 r  sc/g0_b0_i_16/O
                         net (fo=1, routed)           0.797    20.275    sc/g0_b0_i_16_n_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I2_O)        0.124    20.399 r  sc/g0_b0_i_4/O
                         net (fo=24, routed)          2.150    22.549    sc/duration_reg[16]
    SLICE_X5Y60          LUT5 (Prop_lut5_I3_O)        0.150    22.699 r  sc/g0_b1/O
                         net (fo=2, routed)           0.962    23.661    sc/g0_b1_n_0
    SLICE_X4Y58          LUT3 (Prop_lut3_I1_O)        0.326    23.987 r  sc/count[0]_i_8__0/O
                         net (fo=1, routed)           0.000    23.987    sc/count[0]_i_8__0_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.537 r  sc/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    24.537    sc/count_reg[0]_i_1__0_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.651 r  sc/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    24.651    sc/count_reg[4]_i_1__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.985 r  sc/count_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    24.985    sc/count_reg[8]_i_1__0_n_6
    SLICE_X4Y60          FDRE                                         r  sc/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.505     4.846    sc/clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  sc/count_reg[9]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            sc/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.964ns  (logic 4.576ns (18.333%)  route 20.387ns (81.667%))
  Logic Levels:           16  (CARRY4=3 IBUF=1 LUT3=3 LUT5=3 LUT6=6)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=2, routed)           3.327     4.781    sc/sw_IBUF[8]
    SLICE_X0Y50          LUT6 (Prop_lut6_I0_O)        0.124     4.905 r  sc/AN_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.874     5.780    sc/AN_OBUF[3]_inst_i_37_n_0
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.904 r  sc/AN_OBUF[3]_inst_i_19/O
                         net (fo=7, routed)           1.777     7.681    sc/AN_OBUF[3]_inst_i_19_n_0
    SLICE_X0Y68          LUT3 (Prop_lut3_I1_O)        0.152     7.833 r  sc/AN_OBUF[2]_inst_i_105/O
                         net (fo=117, routed)         6.315    14.148    sc/sw[13]_1
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.322    14.470 r  sc/digit0_reg[2]_i_59/O
                         net (fo=4, routed)           1.103    15.573    sc/duration_reg[7]_rep
    SLICE_X8Y93          LUT6 (Prop_lut6_I5_O)        0.327    15.900 r  sc/g0_b0_i_529/O
                         net (fo=2, routed)           0.515    16.415    sc/g0_b0_i_529_n_0
    SLICE_X8Y93          LUT5 (Prop_lut5_I0_O)        0.124    16.539 r  sc/g0_b0_i_425/O
                         net (fo=1, routed)           0.995    17.534    sc/g0_b0_i_425_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I5_O)        0.124    17.658 r  sc/g0_b0_i_151/O
                         net (fo=1, routed)           0.867    18.525    sc/g0_b0_i_151_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I4_O)        0.124    18.649 r  sc/g0_b0_i_48/O
                         net (fo=1, routed)           0.705    19.354    sc/g0_b0_i_48_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124    19.478 r  sc/g0_b0_i_16/O
                         net (fo=1, routed)           0.797    20.275    sc/g0_b0_i_16_n_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I2_O)        0.124    20.399 r  sc/g0_b0_i_4/O
                         net (fo=24, routed)          2.150    22.549    sc/duration_reg[16]
    SLICE_X5Y60          LUT5 (Prop_lut5_I3_O)        0.150    22.699 r  sc/g0_b1/O
                         net (fo=2, routed)           0.962    23.661    sc/g0_b1_n_0
    SLICE_X4Y58          LUT3 (Prop_lut3_I1_O)        0.326    23.987 r  sc/count[0]_i_8__0/O
                         net (fo=1, routed)           0.000    23.987    sc/count[0]_i_8__0_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.537 r  sc/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    24.537    sc/count_reg[0]_i_1__0_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.651 r  sc/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    24.651    sc/count_reg[4]_i_1__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.964 r  sc/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    24.964    sc/count_reg[8]_i_1__0_n_4
    SLICE_X4Y60          FDRE                                         r  sc/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.505     4.846    sc/clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  sc/count_reg[11]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            sc/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.890ns  (logic 4.502ns (18.090%)  route 20.387ns (81.910%))
  Logic Levels:           16  (CARRY4=3 IBUF=1 LUT3=3 LUT5=3 LUT6=6)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=2, routed)           3.327     4.781    sc/sw_IBUF[8]
    SLICE_X0Y50          LUT6 (Prop_lut6_I0_O)        0.124     4.905 r  sc/AN_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.874     5.780    sc/AN_OBUF[3]_inst_i_37_n_0
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.904 r  sc/AN_OBUF[3]_inst_i_19/O
                         net (fo=7, routed)           1.777     7.681    sc/AN_OBUF[3]_inst_i_19_n_0
    SLICE_X0Y68          LUT3 (Prop_lut3_I1_O)        0.152     7.833 r  sc/AN_OBUF[2]_inst_i_105/O
                         net (fo=117, routed)         6.315    14.148    sc/sw[13]_1
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.322    14.470 r  sc/digit0_reg[2]_i_59/O
                         net (fo=4, routed)           1.103    15.573    sc/duration_reg[7]_rep
    SLICE_X8Y93          LUT6 (Prop_lut6_I5_O)        0.327    15.900 r  sc/g0_b0_i_529/O
                         net (fo=2, routed)           0.515    16.415    sc/g0_b0_i_529_n_0
    SLICE_X8Y93          LUT5 (Prop_lut5_I0_O)        0.124    16.539 r  sc/g0_b0_i_425/O
                         net (fo=1, routed)           0.995    17.534    sc/g0_b0_i_425_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I5_O)        0.124    17.658 r  sc/g0_b0_i_151/O
                         net (fo=1, routed)           0.867    18.525    sc/g0_b0_i_151_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I4_O)        0.124    18.649 r  sc/g0_b0_i_48/O
                         net (fo=1, routed)           0.705    19.354    sc/g0_b0_i_48_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124    19.478 r  sc/g0_b0_i_16/O
                         net (fo=1, routed)           0.797    20.275    sc/g0_b0_i_16_n_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I2_O)        0.124    20.399 r  sc/g0_b0_i_4/O
                         net (fo=24, routed)          2.150    22.549    sc/duration_reg[16]
    SLICE_X5Y60          LUT5 (Prop_lut5_I3_O)        0.150    22.699 r  sc/g0_b1/O
                         net (fo=2, routed)           0.962    23.661    sc/g0_b1_n_0
    SLICE_X4Y58          LUT3 (Prop_lut3_I1_O)        0.326    23.987 r  sc/count[0]_i_8__0/O
                         net (fo=1, routed)           0.000    23.987    sc/count[0]_i_8__0_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.537 r  sc/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    24.537    sc/count_reg[0]_i_1__0_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.651 r  sc/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    24.651    sc/count_reg[4]_i_1__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.890 r  sc/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    24.890    sc/count_reg[8]_i_1__0_n_5
    SLICE_X4Y60          FDRE                                         r  sc/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.505     4.846    sc/clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  sc/count_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 duration_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sc/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.583ns  (logic 0.365ns (23.061%)  route 1.218ns (76.939%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDRE                         0.000     0.000 r  duration_reg[15]/C
    SLICE_X14Y76         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  duration_reg[15]/Q
                         net (fo=43, routed)          0.373     0.537    sc/duration_reg[10]
    SLICE_X12Y80         LUT6 (Prop_lut6_I3_O)        0.045     0.582 r  sc/g0_b0_i_17/O
                         net (fo=1, routed)           0.122     0.704    sc/g0_b0_i_17_n_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I4_O)        0.045     0.749 r  sc/g0_b0_i_4/O
                         net (fo=24, routed)          0.722     1.472    sc/duration_reg[16]
    SLICE_X4Y62          LUT6 (Prop_lut6_I2_O)        0.045     1.517 r  sc/g0_b18/O
                         net (fo=1, routed)           0.000     1.517    sc/g0_b18_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.583 r  sc/count_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.583    sc/count_reg[16]_i_1__0_n_5
    SLICE_X4Y62          FDRE                                         r  sc/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.858     1.985    sc/clk_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  sc/count_reg[18]/C

Slack:                    inf
  Source:                 duration_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sc/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.886ns  (logic 0.414ns (21.955%)  route 1.472ns (78.045%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDRE                         0.000     0.000 r  duration_reg[15]/C
    SLICE_X14Y76         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  duration_reg[15]/Q
                         net (fo=43, routed)          0.373     0.537    sc/duration_reg[10]
    SLICE_X12Y80         LUT6 (Prop_lut6_I3_O)        0.045     0.582 r  sc/g0_b0_i_17/O
                         net (fo=1, routed)           0.122     0.704    sc/g0_b0_i_17_n_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I4_O)        0.045     0.749 r  sc/g0_b0_i_4/O
                         net (fo=24, routed)          0.771     1.520    sc/duration_reg[16]
    SLICE_X5Y62          LUT5 (Prop_lut5_I3_O)        0.045     1.565 r  sc/g0_b16/O
                         net (fo=2, routed)           0.206     1.771    sc/g0_b16_n_0
    SLICE_X4Y62          LUT3 (Prop_lut3_I1_O)        0.045     1.816 r  sc/count[16]_i_5/O
                         net (fo=1, routed)           0.000     1.816    sc/count[16]_i_5_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.886 r  sc/count_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.886    sc/count_reg[16]_i_1__0_n_7
    SLICE_X4Y62          FDRE                                         r  sc/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.858     1.985    sc/clk_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  sc/count_reg[16]/C

Slack:                    inf
  Source:                 duration_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sc/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.906ns  (logic 0.496ns (26.016%)  route 1.410ns (73.984%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE                         0.000     0.000 r  duration_reg[16]/C
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  duration_reg[16]/Q
                         net (fo=31, routed)          0.368     0.532    sc/duration_reg[11]
    SLICE_X10Y82         LUT6 (Prop_lut6_I3_O)        0.045     0.577 r  sc/g0_b0_i_19/O
                         net (fo=1, routed)           0.000     0.577    sc/g0_b0_i_19_n_0
    SLICE_X10Y82         MUXF7 (Prop_muxf7_I1_O)      0.064     0.641 r  sc/g0_b0_i_5/O
                         net (fo=24, routed)          0.798     1.438    sc/sw[0]
    SLICE_X6Y60          LUT5 (Prop_lut5_I4_O)        0.108     1.546 r  sc/g0_b8/O
                         net (fo=2, routed)           0.245     1.791    sc/g0_b8_n_0
    SLICE_X4Y60          LUT3 (Prop_lut3_I1_O)        0.045     1.836 r  sc/count[8]_i_9/O
                         net (fo=1, routed)           0.000     1.836    sc/count[8]_i_9_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.906 r  sc/count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.906    sc/count_reg[8]_i_1__0_n_7
    SLICE_X4Y60          FDRE                                         r  sc/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.860     1.987    sc/clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  sc/count_reg[8]/C

Slack:                    inf
  Source:                 duration_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sc/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.912ns  (logic 0.492ns (25.728%)  route 1.420ns (74.272%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE                         0.000     0.000 r  duration_reg[16]/C
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  duration_reg[16]/Q
                         net (fo=31, routed)          0.368     0.532    sc/duration_reg[11]
    SLICE_X10Y82         LUT6 (Prop_lut6_I3_O)        0.045     0.577 r  sc/g0_b0_i_19/O
                         net (fo=1, routed)           0.000     0.577    sc/g0_b0_i_19_n_0
    SLICE_X10Y82         MUXF7 (Prop_muxf7_I1_O)      0.064     0.641 r  sc/g0_b0_i_5/O
                         net (fo=24, routed)          0.832     1.472    sc/sw[0]
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.108     1.580 r  sc/g0_b10/O
                         net (fo=2, routed)           0.221     1.801    sc/g0_b10_n_0
    SLICE_X4Y60          LUT3 (Prop_lut3_I1_O)        0.045     1.846 r  sc/count[8]_i_7/O
                         net (fo=1, routed)           0.000     1.846    sc/count[8]_i_7_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.912 r  sc/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.912    sc/count_reg[8]_i_1__0_n_5
    SLICE_X4Y60          FDRE                                         r  sc/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.860     1.987    sc/clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  sc/count_reg[10]/C

Slack:                    inf
  Source:                 duration_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sc/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.914ns  (logic 0.442ns (23.096%)  route 1.472ns (76.904%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDRE                         0.000     0.000 r  duration_reg[15]/C
    SLICE_X14Y76         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  duration_reg[15]/Q
                         net (fo=43, routed)          0.373     0.537    sc/duration_reg[10]
    SLICE_X12Y80         LUT6 (Prop_lut6_I3_O)        0.045     0.582 r  sc/g0_b0_i_17/O
                         net (fo=1, routed)           0.122     0.704    sc/g0_b0_i_17_n_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I4_O)        0.045     0.749 r  sc/g0_b0_i_4/O
                         net (fo=24, routed)          0.771     1.520    sc/duration_reg[16]
    SLICE_X5Y62          LUT5 (Prop_lut5_I3_O)        0.045     1.565 r  sc/g0_b16/O
                         net (fo=2, routed)           0.206     1.771    sc/g0_b16_n_0
    SLICE_X4Y62          LUT3 (Prop_lut3_I0_O)        0.046     1.817 r  sc/count[16]_i_3/O
                         net (fo=1, routed)           0.000     1.817    sc/count[16]_i_3_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     1.914 r  sc/count_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.914    sc/count_reg[16]_i_1__0_n_6
    SLICE_X4Y62          FDRE                                         r  sc/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.858     1.985    sc/clk_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  sc/count_reg[17]/C

Slack:                    inf
  Source:                 duration_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sc/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.934ns  (logic 0.524ns (27.087%)  route 1.410ns (72.913%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE                         0.000     0.000 r  duration_reg[16]/C
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  duration_reg[16]/Q
                         net (fo=31, routed)          0.368     0.532    sc/duration_reg[11]
    SLICE_X10Y82         LUT6 (Prop_lut6_I3_O)        0.045     0.577 r  sc/g0_b0_i_19/O
                         net (fo=1, routed)           0.000     0.577    sc/g0_b0_i_19_n_0
    SLICE_X10Y82         MUXF7 (Prop_muxf7_I1_O)      0.064     0.641 r  sc/g0_b0_i_5/O
                         net (fo=24, routed)          0.798     1.438    sc/sw[0]
    SLICE_X6Y60          LUT5 (Prop_lut5_I4_O)        0.108     1.546 r  sc/g0_b8/O
                         net (fo=2, routed)           0.245     1.791    sc/g0_b8_n_0
    SLICE_X4Y60          LUT3 (Prop_lut3_I0_O)        0.046     1.837 r  sc/count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.837    sc/count[8]_i_5_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     1.934 r  sc/count_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.934    sc/count_reg[8]_i_1__0_n_6
    SLICE_X4Y60          FDRE                                         r  sc/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.860     1.987    sc/clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  sc/count_reg[9]/C

Slack:                    inf
  Source:                 duration_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sc/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.937ns  (logic 0.496ns (25.607%)  route 1.441ns (74.393%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE                         0.000     0.000 r  duration_reg[16]/C
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  duration_reg[16]/Q
                         net (fo=31, routed)          0.368     0.532    sc/duration_reg[11]
    SLICE_X10Y82         LUT6 (Prop_lut6_I3_O)        0.045     0.577 r  sc/g0_b0_i_19/O
                         net (fo=1, routed)           0.000     0.577    sc/g0_b0_i_19_n_0
    SLICE_X10Y82         MUXF7 (Prop_muxf7_I1_O)      0.064     0.641 r  sc/g0_b0_i_5/O
                         net (fo=24, routed)          0.799     1.439    sc/sw[0]
    SLICE_X6Y60          LUT5 (Prop_lut5_I4_O)        0.108     1.547 r  sc/g0_b4/O
                         net (fo=2, routed)           0.275     1.822    sc/g0_b4_n_0
    SLICE_X4Y59          LUT3 (Prop_lut3_I1_O)        0.045     1.867 r  sc/count[4]_i_9/O
                         net (fo=1, routed)           0.000     1.867    sc/count[4]_i_9_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.937 r  sc/count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.937    sc/count_reg[4]_i_1__0_n_7
    SLICE_X4Y59          FDRE                                         r  sc/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.860     1.988    sc/clk_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  sc/count_reg[4]/C

Slack:                    inf
  Source:                 duration_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sc/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.945ns  (logic 0.525ns (26.988%)  route 1.420ns (73.012%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE                         0.000     0.000 r  duration_reg[16]/C
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  duration_reg[16]/Q
                         net (fo=31, routed)          0.368     0.532    sc/duration_reg[11]
    SLICE_X10Y82         LUT6 (Prop_lut6_I3_O)        0.045     0.577 r  sc/g0_b0_i_19/O
                         net (fo=1, routed)           0.000     0.577    sc/g0_b0_i_19_n_0
    SLICE_X10Y82         MUXF7 (Prop_muxf7_I1_O)      0.064     0.641 r  sc/g0_b0_i_5/O
                         net (fo=24, routed)          0.832     1.472    sc/sw[0]
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.108     1.580 r  sc/g0_b10/O
                         net (fo=2, routed)           0.221     1.801    sc/g0_b10_n_0
    SLICE_X4Y60          LUT3 (Prop_lut3_I1_O)        0.045     1.846 r  sc/count[8]_i_7/O
                         net (fo=1, routed)           0.000     1.846    sc/count[8]_i_7_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.945 r  sc/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.945    sc/count_reg[8]_i_1__0_n_4
    SLICE_X4Y60          FDRE                                         r  sc/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.860     1.987    sc/clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  sc/count_reg[11]/C

Slack:                    inf
  Source:                 duration_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sc/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.963ns  (logic 0.558ns (28.431%)  route 1.405ns (71.569%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE                         0.000     0.000 r  duration_reg[16]/C
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  duration_reg[16]/Q
                         net (fo=31, routed)          0.368     0.532    sc/duration_reg[11]
    SLICE_X10Y82         LUT6 (Prop_lut6_I3_O)        0.045     0.577 r  sc/g0_b0_i_19/O
                         net (fo=1, routed)           0.000     0.577    sc/g0_b0_i_19_n_0
    SLICE_X10Y82         MUXF7 (Prop_muxf7_I1_O)      0.064     0.641 r  sc/g0_b0_i_5/O
                         net (fo=24, routed)          0.799     1.439    sc/sw[0]
    SLICE_X6Y60          LUT5 (Prop_lut5_I4_O)        0.109     1.548 r  sc/g0_b5/O
                         net (fo=2, routed)           0.238     1.787    sc/g0_b5_n_0
    SLICE_X4Y59          LUT3 (Prop_lut3_I1_O)        0.111     1.898 r  sc/count[4]_i_8/O
                         net (fo=1, routed)           0.000     1.898    sc/count[4]_i_8_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.963 r  sc/count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.963    sc/count_reg[4]_i_1__0_n_6
    SLICE_X4Y59          FDRE                                         r  sc/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.860     1.988    sc/clk_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  sc/count_reg[5]/C

Slack:                    inf
  Source:                 duration_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sc/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.991ns  (logic 0.550ns (27.625%)  route 1.441ns (72.375%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE                         0.000     0.000 r  duration_reg[16]/C
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  duration_reg[16]/Q
                         net (fo=31, routed)          0.368     0.532    sc/duration_reg[11]
    SLICE_X10Y82         LUT6 (Prop_lut6_I3_O)        0.045     0.577 r  sc/g0_b0_i_19/O
                         net (fo=1, routed)           0.000     0.577    sc/g0_b0_i_19_n_0
    SLICE_X10Y82         MUXF7 (Prop_muxf7_I1_O)      0.064     0.641 r  sc/g0_b0_i_5/O
                         net (fo=24, routed)          0.799     1.439    sc/sw[0]
    SLICE_X6Y60          LUT5 (Prop_lut5_I4_O)        0.108     1.547 r  sc/g0_b4/O
                         net (fo=2, routed)           0.275     1.822    sc/g0_b4_n_0
    SLICE_X4Y59          LUT3 (Prop_lut3_I0_O)        0.044     1.866 r  sc/count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.866    sc/count[4]_i_5_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.125     1.991 r  sc/count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.991    sc/count_reg[4]_i_1__0_n_5
    SLICE_X4Y59          FDRE                                         r  sc/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.860     1.988    sc/clk_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  sc/count_reg[6]/C





