Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Apr 19 00:39:29 2022
| Host         : DESKTOP-E3U7AFM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sin_generator_timing_summary_routed.rpt -pb sin_generator_timing_summary_routed.pb -rpx sin_generator_timing_summary_routed.rpx -warn_on_violation
| Design       : sin_generator
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  41          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (41)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (122)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (41)
-------------------------
 There are 41 register/latch pins with no clock driven by root clock pin: clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (122)
--------------------------------------------------
 There are 122 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  130          inf        0.000                      0                  130           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           130 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sin_index_reg_rep[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            wave[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.438ns  (logic 3.773ns (50.730%)  route 3.665ns (49.270%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y0          FDCE                         0.000     0.000 r  sin_index_reg_rep[2]/C
    SLICE_X42Y0          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sin_index_reg_rep[2]/Q
                         net (fo=25, routed)          1.190     1.708    sin_lut/Q[2]
    SLICE_X43Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.832 r  sin_lut/wave_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.667     2.499    sin_lut/wave_OBUF[5]_inst_i_4_n_0
    SLICE_X43Y4          LUT5 (Prop_lut5_I0_O)        0.124     2.623 r  sin_lut/wave_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.623    sin_lut/wave_OBUF[5]_inst_i_2_n_0
    SLICE_X43Y4          MUXF7 (Prop_muxf7_I0_O)      0.212     2.835 r  sin_lut/wave_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.808     4.643    wave_OBUF[5]
    V18                  OBUF (Prop_obuf_I_O)         2.795     7.438 r  wave_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.438    wave[5]
    V18                                                               r  wave[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sin_index_reg_rep[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            wave[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.134ns  (logic 3.761ns (52.712%)  route 3.374ns (47.288%))
  Logic Levels:           5  (FDCE=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y0          FDCE                         0.000     0.000 r  sin_index_reg_rep[1]/C
    SLICE_X42Y0          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sin_index_reg_rep[1]/Q
                         net (fo=25, routed)          1.707     2.225    sin_lut/Q[1]
    SLICE_X43Y5          LUT6 (Prop_lut6_I3_O)        0.124     2.349 r  sin_lut/wave_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.000     2.349    sin_lut/wave_OBUF[4]_inst_i_6_n_0
    SLICE_X43Y5          MUXF7 (Prop_muxf7_I0_O)      0.212     2.561 r  sin_lut/wave_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.561    sin_lut/wave_OBUF[4]_inst_i_3_n_0
    SLICE_X43Y5          MUXF8 (Prop_muxf8_I1_O)      0.094     2.655 r  sin_lut/wave_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.667     4.322    wave_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         2.813     7.134 r  wave_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.134    wave[4]
    W18                                                               r  wave[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sin_index_reg_rep[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            wave[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.960ns  (logic 3.758ns (53.998%)  route 3.202ns (46.002%))
  Logic Levels:           5  (FDCE=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y0          FDCE                         0.000     0.000 r  sin_index_reg_rep[1]/C
    SLICE_X42Y0          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sin_index_reg_rep[1]/Q
                         net (fo=25, routed)          1.539     2.057    sin_lut/Q[1]
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.124     2.181 r  sin_lut/wave_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     2.181    sin_lut/wave_OBUF[3]_inst_i_7_n_0
    SLICE_X42Y5          MUXF7 (Prop_muxf7_I1_O)      0.214     2.395 r  sin_lut/wave_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.395    sin_lut/wave_OBUF[3]_inst_i_3_n_0
    SLICE_X42Y5          MUXF8 (Prop_muxf8_I1_O)      0.088     2.483 r  sin_lut/wave_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.663     4.146    wave_OBUF[3]
    W19                  OBUF (Prop_obuf_I_O)         2.814     6.960 r  wave_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.960    wave[3]
    W19                                                               r  wave[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sin_index_reg_rep[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            wave[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.696ns  (logic 3.620ns (54.054%)  route 3.077ns (45.946%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y0          FDCE                         0.000     0.000 r  sin_index_reg_rep[1]/C
    SLICE_X42Y0          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  sin_index_reg_rep[1]/Q
                         net (fo=25, routed)          1.193     1.711    sin_lut/Q[1]
    SLICE_X43Y3          LUT4 (Prop_lut4_I0_O)        0.152     1.863 r  sin_lut/wave_OBUF[6]_inst_i_2/O
                         net (fo=2, routed)           0.170     2.033    sin_lut/wave_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I0_O)        0.326     2.359 r  sin_lut/wave_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.713     4.073    wave_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         2.624     6.696 r  wave_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.696    wave[6]
    V17                                                               r  wave[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sin_index_reg_rep[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            wave[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.657ns  (logic 3.782ns (56.817%)  route 2.875ns (43.183%))
  Logic Levels:           5  (FDCE=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y0          FDCE                         0.000     0.000 r  sin_index_reg_rep[1]/C
    SLICE_X42Y0          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sin_index_reg_rep[1]/Q
                         net (fo=25, routed)          1.208     1.726    sin_lut/Q[1]
    SLICE_X42Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.850 r  sin_lut/wave_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.850    sin_lut/wave_OBUF[2]_inst_i_7_n_0
    SLICE_X42Y3          MUXF7 (Prop_muxf7_I1_O)      0.214     2.064 r  sin_lut/wave_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.064    sin_lut/wave_OBUF[2]_inst_i_3_n_0
    SLICE_X42Y3          MUXF8 (Prop_muxf8_I1_O)      0.088     2.152 r  sin_lut/wave_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.667     3.819    wave_OBUF[2]
    N17                  OBUF (Prop_obuf_I_O)         2.838     6.657 r  wave_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.657    wave[2]
    N17                                                               r  wave[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sin_index_reg_rep[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            wave[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.376ns  (logic 3.818ns (59.876%)  route 2.558ns (40.124%))
  Logic Levels:           5  (FDCE=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDCE                         0.000     0.000 r  sin_index_reg_rep[5]/C
    SLICE_X42Y1          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sin_index_reg_rep[5]/Q
                         net (fo=23, routed)          0.892     1.410    sin_lut/Q[5]
    SLICE_X43Y2          LUT6 (Prop_lut6_I0_O)        0.124     1.534 r  sin_lut/wave_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.534    sin_lut/wave_OBUF[1]_inst_i_5_n_0
    SLICE_X43Y2          MUXF7 (Prop_muxf7_I1_O)      0.245     1.779 r  sin_lut/wave_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.779    sin_lut/wave_OBUF[1]_inst_i_2_n_0
    SLICE_X43Y2          MUXF8 (Prop_muxf8_I0_O)      0.104     1.883 r  sin_lut/wave_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.667     3.549    wave_OBUF[1]
    P18                  OBUF (Prop_obuf_I_O)         2.827     6.376 r  wave_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.376    wave[1]
    P18                                                               r  wave[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sin_index_reg_rep[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            wave[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.285ns  (logic 3.782ns (60.172%)  route 2.503ns (39.828%))
  Logic Levels:           5  (FDCE=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y0          FDCE                         0.000     0.000 r  sin_index_reg_rep[4]/C
    SLICE_X42Y0          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sin_index_reg_rep[4]/Q
                         net (fo=24, routed)          0.836     1.354    sin_lut/Q[4]
    SLICE_X43Y1          LUT6 (Prop_lut6_I1_O)        0.124     1.478 r  sin_lut/wave_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.478    sin_lut/wave_OBUF[0]_inst_i_5_n_0
    SLICE_X43Y1          MUXF7 (Prop_muxf7_I1_O)      0.245     1.723 r  sin_lut/wave_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.723    sin_lut/wave_OBUF[0]_inst_i_2_n_0
    SLICE_X43Y1          MUXF8 (Prop_muxf8_I0_O)      0.104     1.827 r  sin_lut/wave_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.667     3.494    wave_OBUF[0]
    P15                  OBUF (Prop_obuf_I_O)         2.791     6.285 r  wave_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.285    wave[0]
    P15                                                               r  wave[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sin_index_reg_rep[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            wave[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.697ns  (logic 3.249ns (57.024%)  route 2.448ns (42.976%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDCE                         0.000     0.000 r  sin_index_reg_rep[7]/C
    SLICE_X42Y1          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  sin_index_reg_rep[7]/Q
                         net (fo=8, routed)           0.642     1.160    sin_lut/Q[7]
    SLICE_X43Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.284 r  sin_lut/wave_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.090    wave_OBUF[7]
    R18                  OBUF (Prop_obuf_I_O)         2.607     5.697 r  wave_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.697    wave[7]
    R18                                                               r  wave[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            curr_state_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.147ns  (logic 1.322ns (25.682%)  route 3.825ns (74.318%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  enable_IBUF_inst/O
                         net (fo=41, routed)          2.309     3.258    enable_IBUF
    SLICE_X41Y9          LUT6 (Prop_lut6_I5_O)        0.124     3.382 r  curr_state_i_7/O
                         net (fo=1, routed)           0.716     4.099    curr_state_i_7_n_0
    SLICE_X41Y6          LUT5 (Prop_lut5_I1_O)        0.124     4.223 r  curr_state_i_3/O
                         net (fo=1, routed)           0.800     5.023    curr_state_i_3_n_0
    SLICE_X41Y4          LUT3 (Prop_lut3_I1_O)        0.124     5.147 r  curr_state_i_1/O
                         net (fo=1, routed)           0.000     5.147    curr_state_i_1_n_0
    SLICE_X41Y4          FDCE                                         r  curr_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            sin_index_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.607ns  (logic 1.578ns (43.743%)  route 2.029ns (56.257%))
  Logic Levels:           5  (CARRY4=3 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDCE                         0.000     0.000 r  curr_state_reg/C
    SLICE_X41Y4          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  curr_state_reg/Q
                         net (fo=66, routed)          2.029     2.485    curr_state_reg_n_0
    SLICE_X40Y7          LUT2 (Prop_lut2_I0_O)        0.124     2.609 r  sin_index[20]_i_4/O
                         net (fo=1, routed)           0.000     2.609    sin_index[20]_i_4_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.159 r  sin_index_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.159    sin_index_reg[20]_i_1_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.273 r  sin_index_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.273    sin_index_reg[24]_i_1_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.607 r  sin_index_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.607    sin_index_reg[28]_i_1_n_6
    SLICE_X40Y9          FDCE                                         r  sin_index_reg[29]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sin_index_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sin_index_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDCE                         0.000     0.000 r  sin_index_reg[19]/C
    SLICE_X40Y6          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sin_index_reg[19]/Q
                         net (fo=2, routed)           0.172     0.313    sin_index_reg[19]
    SLICE_X40Y6          LUT2 (Prop_lut2_I1_O)        0.045     0.358 r  sin_index[16]_i_2/O
                         net (fo=1, routed)           0.000     0.358    sin_index[16]_i_2_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  sin_index_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    sin_index_reg[16]_i_1_n_4
    SLICE_X40Y6          FDCE                                         r  sin_index_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sin_index_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sin_index_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDCE                         0.000     0.000 r  sin_index_reg[23]/C
    SLICE_X40Y7          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sin_index_reg[23]/Q
                         net (fo=2, routed)           0.172     0.313    sin_index_reg[23]
    SLICE_X40Y7          LUT2 (Prop_lut2_I1_O)        0.045     0.358 r  sin_index[20]_i_2/O
                         net (fo=1, routed)           0.000     0.358    sin_index[20]_i_2_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  sin_index_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    sin_index_reg[20]_i_1_n_4
    SLICE_X40Y7          FDCE                                         r  sin_index_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sin_index_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sin_index_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDCE                         0.000     0.000 r  sin_index_reg[31]/C
    SLICE_X40Y9          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sin_index_reg[31]/Q
                         net (fo=2, routed)           0.172     0.313    sin_index_reg[31]
    SLICE_X40Y9          LUT2 (Prop_lut2_I1_O)        0.045     0.358 r  sin_index[28]_i_2/O
                         net (fo=1, routed)           0.000     0.358    sin_index[28]_i_2_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  sin_index_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    sin_index_reg[28]_i_1_n_4
    SLICE_X40Y9          FDCE                                         r  sin_index_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sin_index_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sin_index_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDCE                         0.000     0.000 r  sin_index_reg[11]/C
    SLICE_X40Y4          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sin_index_reg[11]/Q
                         net (fo=2, routed)           0.173     0.314    sin_index_reg[11]
    SLICE_X40Y4          LUT2 (Prop_lut2_I1_O)        0.045     0.359 r  sin_index[8]_i_2/O
                         net (fo=1, routed)           0.000     0.359    sin_index[8]_i_2_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  sin_index_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    sin_index_reg[8]_i_1_n_4
    SLICE_X40Y4          FDCE                                         r  sin_index_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sin_index_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sin_index_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDCE                         0.000     0.000 r  sin_index_reg[15]/C
    SLICE_X40Y5          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sin_index_reg[15]/Q
                         net (fo=2, routed)           0.173     0.314    sin_index_reg[15]
    SLICE_X40Y5          LUT2 (Prop_lut2_I1_O)        0.045     0.359 r  sin_index[12]_i_2/O
                         net (fo=1, routed)           0.000     0.359    sin_index[12]_i_2_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  sin_index_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    sin_index_reg[12]_i_1_n_4
    SLICE_X40Y5          FDCE                                         r  sin_index_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sin_index_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sin_index_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDCE                         0.000     0.000 r  sin_index_reg[27]/C
    SLICE_X40Y8          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sin_index_reg[27]/Q
                         net (fo=2, routed)           0.173     0.314    sin_index_reg[27]
    SLICE_X40Y8          LUT2 (Prop_lut2_I1_O)        0.045     0.359 r  sin_index[24]_i_2/O
                         net (fo=1, routed)           0.000     0.359    sin_index[24]_i_2_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  sin_index_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    sin_index_reg[24]_i_1_n_4
    SLICE_X40Y8          FDCE                                         r  sin_index_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sin_index_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sin_index_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDCE                         0.000     0.000 r  sin_index_reg[7]/C
    SLICE_X40Y3          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sin_index_reg[7]/Q
                         net (fo=4, routed)           0.173     0.314    sin_index_reg[7]
    SLICE_X40Y3          LUT2 (Prop_lut2_I1_O)        0.045     0.359 r  sin_index[4]_i_2/O
                         net (fo=1, routed)           0.000     0.359    sin_index[4]_i_2_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  sin_index_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    sin_index_reg[4]_i_1_n_4
    SLICE_X40Y3          FDCE                                         r  sin_index_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            curr_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.186ns (43.980%)  route 0.237ns (56.020%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDCE                         0.000     0.000 r  curr_state_reg/C
    SLICE_X41Y4          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  curr_state_reg/Q
                         net (fo=66, routed)          0.237     0.378    curr_state_reg_n_0
    SLICE_X41Y4          LUT3 (Prop_lut3_I2_O)        0.045     0.423 r  curr_state_i_1/O
                         net (fo=1, routed)           0.000     0.423    curr_state_i_1_n_0
    SLICE_X41Y4          FDCE                                         r  curr_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            sin_index_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.251ns (58.415%)  route 0.179ns (41.585%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDCE                         0.000     0.000 r  curr_state_reg/C
    SLICE_X41Y4          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  curr_state_reg/Q
                         net (fo=66, routed)          0.179     0.320    curr_state_reg_n_0
    SLICE_X40Y4          LUT2 (Prop_lut2_I0_O)        0.045     0.365 r  sin_index[8]_i_4/O
                         net (fo=1, routed)           0.000     0.365    sin_index[8]_i_4_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.430 r  sin_index_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.430    sin_index_reg[8]_i_1_n_6
    SLICE_X40Y4          FDCE                                         r  sin_index_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            sin_index_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.256ns (59.029%)  route 0.178ns (40.971%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDCE                         0.000     0.000 r  curr_state_reg/C
    SLICE_X41Y4          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  curr_state_reg/Q
                         net (fo=66, routed)          0.178     0.319    curr_state_reg_n_0
    SLICE_X40Y4          LUT2 (Prop_lut2_I0_O)        0.045     0.364 r  sin_index[8]_i_5/O
                         net (fo=1, routed)           0.000     0.364    sin_index[8]_i_5_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.434 r  sin_index_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.434    sin_index_reg[8]_i_1_n_7
    SLICE_X40Y4          FDCE                                         r  sin_index_reg[8]/D
  -------------------------------------------------------------------    -------------------





