================================================================================ 
Commit: c0f942f4c3eed94477e59256fb188a4da15f086a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 14:02:06 2022 +0800 
-------------------------------------------------------------------------------- 
Update SiPkg.dec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 567bc6e8a6d04ef9d2a8073d213a8ce3016753d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:55:25 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "Integrate ADLS/RPLS GOP V1080"

Hsd-ed-id: N/A
Original commit date: Wed Sep 7 19:22:25 2022 +0800
Change-Id: I8defeed2e6774e6d73d302b8362274c93ac71836
Original commit hash: bf4375621fe123352730aac980881bc1e42cc62a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 5dc604a73bc413d0507a4d6afbaeca462f0ee0c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:55:23 2022 +0800 
-------------------------------------------------------------------------------- 
BGPDT SVN downgrade to align with release BIOS RPL number

[Issue Description]
BGPDT SVN misaligned (higher) with next release BIOS build number.
Therefore N to N BGUP update not possible.

[Resolution]
BGPDT SVN downgraded to align with release build

Package/Module:

[Impacted Platform]
RPL, ADL

Hsd-es-id: 16018113076
Original commit date: Wed Sep 7 12:56:17 2022 +0200
Change-Id: I489262775165489173e9cd9521fc1211c62b4d2b
Original commit hash: ff51c76debfd4fd50b4305755d591e4426d65214

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 635d4ecba3937e7e8073592d2d93ceac116e5e38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:55:22 2022 +0800 
-------------------------------------------------------------------------------- 
Update BIOS version to 3361_03

[Feature Description]
Update BIOS version to 3361_03

[Resolution]
Update BIOS version to 3361_03

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Wed Sep 7 19:24:29 2022 +0800
Change-Id: I8042a77b7afd41dc2dba0870135ef7afe534c92d
Original commit hash: 6df80493334bbc032020f9be26853f31b30ee7e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fb1f5eb3984b97456c0cf5f20b1dededa3342a83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:55:20 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.80

Hsd-es-id: N/A
Original commit date: Thu Sep 1 21:09:05 2022 -0700
Original commit hash: 79dd40b9ae4089766f36102373aeee5b38449b42

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d8d07f52dcef44aadfad6a988c3286bcda6ebbc6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:55:18 2022 +0800 
-------------------------------------------------------------------------------- 
Enable DCM for HX 1SPC DDR5

[Feature Description]
Enable DCM for HX 1SPC DDR5

[Resolution]
Enable DCM for HX 1SPC DDR5

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22015725840
Original commit date: Tue Aug 30 12:50:36 2022 +0800
Change-Id: Ie20f64055fcaefab6bc6450abc46a4e57ff30926
Original commit hash: 933d474c3cfda3d8c19341688870facdf9982598

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: aabd8a6286a94b12f3c4e1f47183612dc27e6c75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:55:16 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P] Add uCode support for RPL-P J0 - 0x6

[Feature Description]
Add uCode m_c0_b06a2_00004106.pdb for RPL-P J0

[Resolution]

Package/Module:
[Impacted Platform]
U, H, P.

Hsd-es-id: 15011284395
Original commit date: Tue Sep 6 07:48:19 2022 +0800
Change-Id: I43bb0326a209e18b833d0ed53f57906c5d6be237
Original commit hash: 112f29b786769f97f7b465118efb388020914339

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 6e48a6a91bdcad09f2b298d02ad465702e8880d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:55:14 2022 +0800 
-------------------------------------------------------------------------------- 
Update BIOS version to 3361_02

[Feature Description]
Update BIOS version to 3361_02

[Resolution]
Update BIOS version to 3361_02

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: N/A
Original commit date: Mon Sep 5 23:34:37 2022 +0800
Change-Id: Ide6a30e9d2ff5043fb0a1d955c7bfb416c0b0e27
Original commit hash: 38532d2311a4987058ca84ca9b4371411d416f6c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6d382b121938f4cba88c6ca8e93ac2e643682dde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:55:13 2022 +0800 
-------------------------------------------------------------------------------- 
Update RPL/ADL BIOS Guard Module

[Feature Description]
Integrate BIOS Guard module version 347, RPL post PV AVX fix.

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
ADL, RPL

Hsd-es-id: 13010106915
Original commit date: Tue Aug 30 09:15:19 2022 +0200
Change-Id: I93aedb596b5fc74041d16b593ea94467e16a17a1
Original commit hash: fecc3866da1240501e950e4fa4cb251a2e68ffad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: baf64328a308490d885957cc0b73f23015981a33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:55:11 2022 +0800 
-------------------------------------------------------------------------------- 
Integrate ADLS/RPLS GOP V1080

[Feature Description]
Integrate ADLS/RPLS GOP V1080

Package/Module: GOP

[Impacted Platform]
ALL

Hsd-es-id: 16018078284
Original commit date: Mon Sep 5 14:03:06 2022 +0530
Change-Id: Ia595d133a6dedb979dd379aaa3987147063860d3
Original commit hash: 215b4062801528a4a1aa3f621f677b3d52c0451b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 8a7b89c92e087a969ddd442023be8a29495c9ebb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:55:09 2022 +0800 
-------------------------------------------------------------------------------- 
Update BIOS version to 3361_01

[Feature Description]
Update BIOS version to 3361_01

[Resolution]
Update BIOS version to 3361_01

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: N/A
Original commit date: Fri Sep 2 16:06:41 2022 +0800
Change-Id: I79e6fc6fc20b490b79e73181650a96c1585b563a
Original commit hash: ba96e79e48580d98dfa30243eb0fab3a33caae6c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 961d42ac30e6227587d2db3b3c82dab9e79327be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:55:08 2022 +0800 
-------------------------------------------------------------------------------- 
Platform Service Record option is not enumerated in the BIOS menu.

[Issue Description]
HECI protocol is not ready when PSR driver is executed.

[Resolution]
1. Add HECI protocol dependency to PlatformServiceRecord.inf
2. Add gPlatformServiceRecordProtocolGuid to PsrSetup.inf.
3. Use MBP to check PSR support status.

Package/Module:
Features/PSR

[Impacted Platform]
RPL

Hsd-es-id: 16018051262
Original commit date: Fri Sep 2 10:44:44 2022 +0800
Change-Id: Ib59d4cfbb6ba5ab448ea01748804b41ad43e8c18
Original commit hash: 1a959fba2e9b8b1586b8415515a2b031aad5f76f

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/PsrFeaturePkg/PsrDxe/PlatformServiceRecord.c
Features/Manageability/PsrFeaturePkg/PsrDxe/PlatformServiceRecord.inf
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.inf

================================================================================ 
Commit: e6ecb260cc7c669ad6ed75f5d2daa6080cda4266 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:55:06 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S]Add uCode support for RPL - B0 0x10b

[Feature Description]
Add the Ucode 0x0000010b for B0

[Resolution]
Add the Ucode 0x0000010b for B0
Package/Module:

[Impacted Platform]
S

Hsd-es-id: 13010105172
Original commit date: Tue Aug 30 12:27:09 2022 +0800
Change-Id: I5b5aee72b45156777723a47744835d42cf043db7
Original commit hash: 511810e0d3bdecffb02c7df071c511a63adf502f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: b6b5e01cb23c1bcbb9feec9785c61d4ce8044e96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:55:04 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Change TccOffset to 0 by default for P2KS (150W SKU)

[Resolution]
The request here is to change the default value to 0 instead of 10c.

10c TccOffset for 150W sku was inherited from ADL. Now, we simply do
not need this.

Package/Module:

[Impacted Platform]
RPL-S.

Hsd-es-id: 15011785104
Original commit date: Fri Aug 19 10:27:16 2022 +0800
Change-Id: I9661b4c482af55028de220f138742ff73efaea7e
Original commit hash: 4d64d667e7b6ac04402af8aaebd79c751012ca04

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

================================================================================ 
Commit: 8edea9f8569cc981170af027a72e26cfdd871c79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:55:01 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3361_00

(cherry picked from commit 6ad3387a148c86e6399707d8fd464fc0b857611b)

Mon Aug 29 08:47:02 2022 -0700
Original commit date: Mon Aug 29 08:47:02 2022 -0700
Original commit hash: 4b5d1ab4e5ae769f18b7e1a1de93688e26b455a5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d2092539ac27fefe273e4c848b2f3123e0fc3072 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:55:00 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S]Add uCode support for RPL - B0 0x10a

[Feature Description]
Add the Ucode 0x0000010a for B0

[Resolution]
Add the Ucode 0x0000010a for B0
Package/Module:

[Impacted Platform]
S

Hsd-es-id: 15011839749
Original commit date: Mon Aug 29 19:05:50 2022 +0800
Change-Id: I91ca6d54c1ba2be62c0ff53e1a0e4dbd7307ae26
Original commit hash: 7493006d538229ff527476b40b9d53802d2eac5b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 287f2666352054a5327199b27c04d7c67489a9bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:58 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 96

(cherry picked from commit ab78a973db228707056f9cac0b5b2e4aee03c34e)

Mon Aug 29 01:22:20 2022 -0700
Original commit date: Mon Aug 29 01:22:20 2022 -0700
Original commit hash: 2733c939d4396ca42b07b4ac5657c68ad57b7ae1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fab9f78cea3afb4501ca830f2fe26a713e5234a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:56 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][RPL-U] Assert/de-assert full card power off of dVPU for SX entry/exit

[Feature Description]
KeemBay dVPU device requires to assert the full card power off when Sx
enter. And turn on the card power when SUT exit Sx.
RPL-U now support KeemBay on PCH M.2 SSD port, make the change on ACPI
code of PCH M.2 SSD port.

Package/Module:
AlderLakeBoardPkg/AdlPRvpRtd3

[Impacted Platform]
RPL-U, RPL-P.

Hsd-es-id: 15011823280
Original commit date: Mon Aug 29 11:30:02 2022 +0800
Change-Id: Ic0ab91aeff6624078478dcd0a5b9a41dcf9fae14
Original commit hash: 1fe926263f767f095fcf5d518b59b18c7ffdcc64

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl

================================================================================ 
Commit: d4ab9bf4a63bbb99e637ecf515c52947be84fef7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:54 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3357_00

(cherry picked from commit 4fde4502e03ba80f56602f03190db0f7b9a298a3)

Sun Aug 28 08:46:57 2022 -0700
Original commit date: Sun Aug 28 08:46:57 2022 -0700
Original commit hash: 0f42153e523b017e8537a18b072b5db010dab3ac

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f419bd2f5c4f7a096c40c19c8401dc116e314d00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:51 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3356_00

(cherry picked from commit 80f2a0c6f297a2ca1446ef14c21e08f2eba0965a)

Sat Aug 27 08:49:47 2022 -0700
Original commit date: Sat Aug 27 08:49:47 2022 -0700
Original commit hash: 2615f2949fe8a05cac12b6fba5b8d92963a8b22e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e20e244226e0c2a73b27b2ee2f24a022a35f5bd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:49 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 94

(cherry picked from commit 2504e192a277ac5f1f83854fd90062885216fcb9)

Sat Aug 27 01:22:21 2022 -0700
Original commit date: Sat Aug 27 01:22:21 2022 -0700
Original commit hash: 7ff8398f78f79a8ec4239ca1ad898841bb46df1f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: dffc949626b72294a339a2b1cf88aed98c90f887 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:46 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3355_00

(cherry picked from commit 603dbe63e48b3f049499c087b2b6393d42d37141)

Fri Aug 26 08:47:00 2022 -0700
Original commit date: Fri Aug 26 08:47:00 2022 -0700
Original commit hash: b4a1eb8c03de69dfd8510f3fd9d1c0a9080ef0de

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f84d3f578e0ca693650e59cf25d18162424a0b83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:45 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLP] PSR feature shouldn't perform when CSME is not support.

[Issue Description]
Found AMT is disabled after HECI command getting time out in PSR setup,
and the HECI command timeout is happened when CSME doesn't support PSR.

[Resolution]
Using MBP PSR bits to decide if it's support PSR
instead of corporate CSME.

Package/Module:
PsrFeaturePkg

[Impacted Platform]
RPL

Hsd-es-id: 15011782460
Original commit date: Thu Aug 25 14:13:52 2022 +0800
Change-Id: Ie420e2a17d5b5bc7817d6719476cf14dcfca5236
Original commit hash: 68ffd7184ea7edb9d298e24ad9c6cf409e5727d2

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/PsrFeaturePkg/PsrDxe/PlatformServiceRecord.c

================================================================================ 
Commit: 76d03400fe0716afbcc8f41c0e439b5e1c348632 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:43 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 93

(cherry picked from commit 796685fd1e7c4403c09272a91954d785684bf8aa)

Fri Aug 26 01:22:26 2022 -0700
Original commit date: Fri Aug 26 01:22:26 2022 -0700
Original commit hash: a29644848b99cbc767d29425e1aeb0efa0510dc0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8930ce929b0b226183604bca13c0ffdaadc64b8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:39 2022 +0800 
-------------------------------------------------------------------------------- 
NvmeRecovery allocates memory out of need

[Issue Description]
In order to check if the image is written into Nvme correctly,
BIOS will read image back to compare with the original one after
backup. The memory allocated for image read back is out of need,
because ReadCount is calculated by 16KB, but HostMemoryBuffer
size is calculated by 2MB.

[Resolution]
Re-calculate HostMemoryBuffer size by 16KB.

Package/Module: Features/NvmeRecovery

[Impacted Platform]
Default ALL

Hsd-es-id: 15011816867
Original commit date: Wed Aug 24 10:43:46 2022 +0800
Change-Id: I7da437ed95fb47116329421577738e0a2cc186bb
Original commit hash: e61e954340a280dbf519e91299ffba5d4ed9f0bd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.c

================================================================================ 
Commit: cac5d28df21d6cddc3a4b06abc29aa74d567dbdf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:37 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.79

Hsd-es-id: N/A
Original commit date: Thu Aug 25 11:53:26 2022 -0700
Original commit hash: ac788f65cdc7c400f89dc9ea17e6a4ca4a4e3b37

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 161816c37ce696596be814541d4f38eb5df0d05d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:35 2022 +0800 
-------------------------------------------------------------------------------- 
Remove the DLL Reset command and mpcApplyVrefCa in DDR5 SAGV MR sequence.

[Feature Description]
Remove the DLL Reset command and mpcApplyVrefCa in DDR5 SAGV MR sequence.

[Resolution]
Remove the DLL Reset command and mpcApplyVrefCa in DDR5 SAGV MR sequence.

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 15011785113
Original commit date: Mon Mar 14 15:59:10 2022 +0800
Change-Id: I5fe2fb0c583d7e7783576a093a8855444ed33405
Original commit hash: 4e191bea5ffd1f37b17bf51f7eb9f1ee7d9b7979

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: bfd7cddf05e530585fe3b4817ba8f443350c4580 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:34 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3354_00

(cherry picked from commit 30343bdaff7a2cbe9d662c5625456fee66553bac)

Thu Aug 25 08:47:30 2022 -0700
Original commit date: Thu Aug 25 08:47:30 2022 -0700
Original commit hash: 20133affd9ac541dd58a623279a3b129e9a2d636

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2bdd3cfe2d311b42199fa4435d1cd0cffd5f36fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:32 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.78

Hsd-es-id: N/A
Original commit date: Thu Aug 25 06:02:11 2022 -0700
Original commit hash: 2745112c58319edd22694aa2ab3641debf9ce033

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a5b804dafbae1370b68a573075bf30647fc7aba0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:31 2022 +0800 
-------------------------------------------------------------------------------- 
Keep the default max frequency as 5200 G2 when the SAGV is disabled for LP5

[Feature Description]
Keep the default max frequency as 5200 G2 when the SAGV is disabled for LP5

[Resolution]
Keep the default max frequency as 5200 G2 when the SAGV is disabled for LP5

Package/Module: MRC

[Impacted Platform]
LPDDR5

Hsd-es-id: 15011829083
Original commit date: Thu Aug 25 16:07:58 2022 +0800
Change-Id: If692bddcdf1592ac8b7037258bc02033419a0ea6
Original commit hash: d1ab14b91919f38081ee089d1b3f6dac674bc323

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: f814269ec7d360b05dc6fdf26a3d59f8d3450e50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:29 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.77

Hsd-es-id: N/A
Original commit date: Thu Aug 25 04:33:40 2022 -0700
Original commit hash: 59a280a41b704c39c06dc49559c38719a58dcf65

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 93c810fbcecee8dd415b8360359247f1fe357308 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:26 2022 +0800 
-------------------------------------------------------------------------------- 
Check size and assign fixed size in GetMebxConfig() and SetMebxConfig()

[Issue Description]
If VariableSize is bigger than sizeof(MEBX_DATA)
data overflow would be occurred

[Resolution]
Check size and assign fixed size in GetMebxConfig() and SetMebxConfig()

Package/Module:
MebxFeaturePkg

[Impacted Platform]
All

Hsd-es-id: 15011729867
Original commit date: Wed Aug 24 17:24:44 2022 +0800
Change-Id: I529431a2a065e70162adb675ed5c91b134c809d1
Original commit hash: 8f5e808cade64185d7d0a8399029f3c2cb1bd716

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/Inventory.c
Features/Manageability/MebxFeaturePkg/MebxConfiguration/MebxConfiguration.c

================================================================================ 
Commit: d7f70adb3e5be4e98034346ec51649f139d4f2b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:24 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 92

(cherry picked from commit 3ad6ec43a25b3dd3077da21f0ea11cb86d469de4)

Thu Aug 25 01:22:22 2022 -0700
Original commit date: Thu Aug 25 01:22:22 2022 -0700
Original commit hash: ed0297b56bbef1c9fc83e5a6088f71ec2cfb53f2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9f440d04372269dc64e552bec0df7b45270b7501 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:23 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][RPL-U] Add dVPU RTD3-SR and Sx support for PCH SSD port

[Feature Description]
The PCH M.2 SSD for RPL-P LP5 is PCIe RP09, to support
KeemBay VPU device on this port, we need add specific _DSM
and _RST under the RP09.PXSX. And add a hook method for
RP09 to skip the power enable pin control base on the
value report by _DSM.
And for Sx entry/exit, BIOS ACPI code should assert/de-assert
the card power off pin for KeemBay.

Package/Module:
AlderLakeBoardPkg/AdlPRvpRtd3.asl

[Impacted Platform]
RPL-P, RPL-U.

Hsd-es-id: 15011823280
Original commit date: Thu Jul 21 18:03:19 2022 +0800
Change-Id: I7b862cad0bc35c81dbabdd917ff48c56e6ad7294
Original commit hash: d7e011c9b215bba75aac22cff1fe2e966f93344f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl

================================================================================ 
Commit: e3700372a5c4ba50c2c3dd870c61b96da9ed2539 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:22 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL SBGA] Remove Postcode Print in UCEV and _DSM

[Issue Description]
Observing 0079 & Ab79 POSTCODES in S0 and post Sx cycles when connecting PD card.

[Resolution]
Remove postcode 0x79 print in UCEV method, replaced by ADBG log.
Remove postcode 0xE0 print in _DSM method, replaced by ADBG log.

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: 16017792925
Original commit date: Thu Aug 25 09:49:06 2022 +0800
Change-Id: I14490a44bc48dc105aee33b330e344d4b2020a6c
Original commit hash: 3409276ec28c5397d8b9a98a51b339dcff4ce13c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/Asl/EC.ASL
AlderLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl

================================================================================ 
Commit: 4abfab6153faafca3190b6c323de1cf3a21d3e79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:19 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3353_00

(cherry picked from commit e6f31bb471a3c62442692fbdc2f272fede413611)

Wed Aug 24 08:46:46 2022 -0700
Original commit date: Wed Aug 24 08:46:46 2022 -0700
Original commit hash: 79da2d8ad67f42cf86a6c7b749fd1bdc51eb9a26

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a808f6187f2b0e25bc7766c0360ca7055bcb2fa5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:18 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 91

(cherry picked from commit 40a2181e6dd1d4abc50e7ab877505c3a2d0e85cc)

Wed Aug 24 01:22:50 2022 -0700
Original commit date: Wed Aug 24 01:22:50 2022 -0700
Original commit hash: b1f4869e3dc2f70f49746d3531b1b581cedd001e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9b89ec925a5fb2f7090899bf22b680a37f8a0d9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:17 2022 +0800 
-------------------------------------------------------------------------------- 
Chasm Falls:Fix boot mode log for bkc bios after monolithic capsule update

[Issue Description]
The log print boot mode is not expected.

[Resolution]
Add a jugdement to avoid change the boot mode.

Package/Module:\CapsuleUpdate\PlatformInitRecovery

Hsd-es-id: 16017632440
Original commit date: Tue Aug 23 16:24:49 2022 +0800
Change-Id: Iaef60ed139dc874c10231f2ed10b5d660dd0e32c
Original commit hash: b915009f5481adf1add4ab644b1235efc8efe63b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c

================================================================================ 
Commit: f33c727cc7af9b65602620e60fea9ddf6914ee8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:16 2022 +0800 
-------------------------------------------------------------------------------- 
Install PPI to notify end of Display Init Pre Mem

[Feature Description]
Install PPI to notify Display PreMem Done

[Resolution]
install the PPI to notify for Display Init Pre Mem Phase

Package/Module: Graphics

[Impacted Platform]
Default ALL

Hsd-es-id: 16017671565
Original commit date: Wed Jul 13 23:42:58 2022 +0530
Change-Id: I04cf6791eb249e69dcf3992880f6c264e59bc30f
Original commit hash: 0e898efb8fda82a1cf096b74ff68e3760eec9488

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen13/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen13/PeiDisplayInitLib.inf

================================================================================ 
Commit: 6e3141c8d385307394f7ed7d740ec6e929bdb395 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:14 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] Intel Optane NVMe card connected in PCH slots to boot with ASPM in Auto state

[Issue Description]
When Intel Optane card was connected to PCH slots the platform will not boot to UEFI Shell with ASPM in Auto state
However when ASPM is in L1 or Disabled state the platform boots to Shell and the card gets detected in the shell.

[Resolution]
Active State Power Management (ASPM) Support bit is cleared after being set with L1 ASPM bit

Package/Module:ClientOneSiliconPkg/IpBlock

[Impacted Platform]
Catlow, ADL, RPL.

Hsd-es-id: 16017597798
Original commit date: Tue Aug 23 18:11:21 2022 +0530
Change-Id: I57749af4d51600abe87c26c079fb9d15c9b66981
Original commit hash: 99bbb3d70f6dbe2c1ccb106608fb1191169aef7b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 1ec00dc817363867ed4f0cc0cb17651855c3c598 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:12 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.76

Hsd-es-id: N/A
Original commit date: Tue Aug 23 19:11:05 2022 -0700
Original commit hash: 73f7889ab971bbf330abc8c13dac613d1fb7f3a9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fb69c7164a3bcf0488d87f12fd03818c6f9676f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:09 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3352_00

(cherry picked from commit d268fddebf41c9dcb4c2fe7b04ba1e9834f059cf)

Tue Aug 23 08:47:04 2022 -0700
Original commit date: Tue Aug 23 08:47:04 2022 -0700
Original commit hash: 00b8947f149626973ef9bef1aba6ac95d77f8baa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 92e2a9e6f625520f78a2abeed67471d029d8bf42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:08 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.75

Hsd-es-id: N/A
Original commit date: Tue Aug 23 02:07:06 2022 -0700
Original commit hash: 71d072eac79a8408b64c8d2e5c96f9eea248087c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c151be0e50da608f332d5cc40d986ac52aa08f9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:07 2022 +0800 
-------------------------------------------------------------------------------- 
Remove G4 from P Q0 stepping DDR5 SAGV frequencies.

[Feature Description]
Remove G4 from P Q0 stepping DDR5 SAGV frequencies.

[Resolution]
Remove G4 from P Q0 stepping DDR5 SAGV frequencies.

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 15011812433
Original commit date: Mon Aug 22 20:55:05 2022 +0800
Change-Id: I0115616972bff5d295febdfdb9d256fc684b473c
Original commit hash: 2f4cdb09e53cb8682f6c3c88fd126d2155f36833

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: cbb84c3c940be8559292d0eabb6586d70e8028d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:06 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 90

(cherry picked from commit 584f5342f99f2958a47df3a4e57012adff366f2a)

Tue Aug 23 01:27:20 2022 -0700
Original commit date: Tue Aug 23 01:27:20 2022 -0700
Original commit hash: 6418f66c6bccdaa394fa51bc46b540bb9f659615

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: cab34290e4fe7d0c6bf02d3018f318c4598e6742 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:05 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL][RPL] BiG ACM unification

This commit unifies ADL and RPL BiG ACM module leaving only one common 2.0.346 PV signed for both platforms.

Hsd-es-id: 15011638010
Original commit date: Mon Jul 25 12:17:40 2022 +0200
Change-Id: Ic2b26755ebfda5bf8e942ec6253fdb5d549bf306
Original commit hash: 8d2570d5de67b46296e4deb8df21c4b03157af8c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 58e4688c3411355429c2638d0a6fc871bf08230b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:03 2022 +0800 
-------------------------------------------------------------------------------- 
Remove and change mSpiProtocol to SpiProtocol

[Issue Description]
Correct the name of local variable

[Resolution]
Remove mSpiProtocol in FlashAccessLibConstructor.
Change mSpiProtocol to SpiProtocol in
UpdateGbERegion, UpdateMeFirmware & InternalSpiFlashUpdateBlock.

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
ADL

Hsd-es-id: 15011749637
Original commit date: Wed Aug 17 21:39:09 2022 +0800
Change-Id: Iffa58b1581ddc584cd364183590160f277882757
Original commit hash: 90964e3b50b06f92b9b1516231caaeab204ab49c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLibInternal.c

================================================================================ 
Commit: e670cd883ce67f6a7f28accd9c895126f92541b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:02 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] Prevent locating gPchSpiProtocolGuid fail and assert

[Issue Description]
ASSERT if locating protocol gPchSpiProtocolGuid fail
file: Intel\AlderLakePlatSamplePkg\Features\CapsuleUpdate\Library\PlatformFlashAccessLib\PlatformFlashAccessLib.c
Line: 176

[Resolution]
Add the protocol in depex

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
ADL

Hsd-es-id: 15011749637
Original commit date: Wed Aug 17 14:09:31 2022 +0800
Change-Id: If92e9aee00b01f6f1aa5853ef9f021c1d1e74d43
Original commit hash: d3dcc33df1a463b8299f83dedf081e797c9d5445

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.inf

================================================================================ 
Commit: 5a976093c7bbba3eceb690898e92668f6c8c60b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:01 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL_P][RPL_PX]:Fix UniqueID failure observed by FWTS all batch tests

[Issue Description]
The conflict involved by commit - 44d575a5, the new defined _UID in PowerMeter is not unique.

[Resolution]
Change number _UID in PowerMeter ASL to unique string to avoid conflict.

Package/Module:

[Impacted Platform]
RPL-P,RPL-SBGA

Hsd-es-id: 16017805302
Original commit date: Mon Aug 22 16:09:11 2022 +0800
Change-Id: Ie4bcd83621062ece8b9f165ccb8184310bf3ea47
Original commit hash: 2478ee4693de9fcba4eaee25219c5537b6407bf3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlS.asl

================================================================================ 
Commit: 46cf91c4f05fb2d1e350af3e81754bee58f94843 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:54:00 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3351_00

(cherry picked from commit b109b5f5bfd311501a9ce78cf18031b1f13623d8)

Mon Aug 22 08:47:41 2022 -0700
Original commit date: Mon Aug 22 08:47:41 2022 -0700
Original commit hash: a74488c17353427b8ded10eee7fbd1d7d1480210

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7042e574491e6b1a8fb21f52bca2b91365d114a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:53:59 2022 +0800 
-------------------------------------------------------------------------------- 
RPL SBGA Update DTBT Controller to One Port

[Issue Description]
Error out of memory observed while booting to TBOOT Live image.

[Resolution]
Update DTBT Controller 0 and DTBT Controller 1 TBT Host Router default setting from Two port to One port

Package/Module:

[Impacted Platform]
RPL-SBGA

Hsd-es-id: 16017938505
Original commit date: Mon Aug 22 18:10:08 2022 +0800
Change-Id: I5ee4dfa182ff5903135876619b95dd111c84352b
Original commit hash: eb153d6f045d4a03247c732f9ecbc185e85ef13b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 1075272e62ae821f9d789af142645d64d6c34956 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:53:58 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 89

(cherry picked from commit 26142fd12bbd6b75e98685b182c9be798296a0c4)

Mon Aug 22 01:23:02 2022 -0700
Original commit date: Mon Aug 22 01:23:02 2022 -0700
Original commit hash: aaaa16a6863f8243179657a83735f76561704cde

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f1b55ef25ffdac2eab64baf3d4a63b21529314d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:53:57 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][I2C] Correct HCNT and LCNT values for different frequencies.

[Issue Description]
Current values which are programed are not correct.
We already have a function that programs correct values,
but that is not getting called from protocol services.

[Resolution]
Corrected the flow for protocol services to program correct values.
Also updated value for existing function which is used in
PPI just to be sure that it works there as well.

Package/Module: ClientOneSiliconPkg/IpBlock/SerialIo

[Impacted Platform]
S, M, N, P

Hsd-es-id: 16017814318
Original commit date: Fri Aug 19 12:04:06 2022 +0530
Change-Id: I4c8ec3983a1b6d30ba29525eb56b8426f06a447e
Original commit hash: 5571fbaed977dc47ab7ea025c6017c231623b4e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/I2c/I2cPlatformDxe/I2cPlatformDxe.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/I2cDriver/SerialIoI2cDriver.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/I2cDriver/SerialIoI2cDriver.inf
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/PeiDxeSerialIoI2cMasterCommonLib/SerialIoI2cMasterCommonLib.c

================================================================================ 
Commit: c80cc191da3ffc3cd21635c5f21d5499cd8ef6e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:53:56 2022 +0800 
-------------------------------------------------------------------------------- 
Trim sensitive MEBX information in BIOS Log.

[Issue Description]
Trim sensitive MEBX information in BIOS Log.

[Resolution]
Add condition to check HECI command to trim sensitive information.

Package/Module:
C1S/ME

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15011785503
Original commit date: Fri Aug 19 17:08:40 2022 +0800
Change-Id: I7004cc7b9dafd20418a0bdffec277a615f5bad38
Original commit hash: 81454a6d48652adc97d657be24af1bef46f3e4c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c

================================================================================ 
Commit: a60bbba88e194841af8d3a2472ab5b36b63595d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:53:55 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P] Assert/de-assert full card power off of dVPU for Sx entry/exit

[Feature Description]
KeemBay dVPU device requires to assert the full card power off when Sx
enter. And turn on the card power when SUT exit Sx.

[Resolution]
Assert the full card power off pin of KeemBay during Sx entery to turn
off the card power.
De-assert the full card power off pin when SUT wake from Sx.

Package/Module:
AlderLakeBoardPkg/Platform.asl
AlderLakeBoardPkg/AdlPRvpRtd3.asl
AlderLakeBoardPkg/RplPxRvpRtd3.asl

[Impacted Platform]
ADL-P, RPL-P, RPL-Px.

Hsd-es-id: 15011763187
Original commit date: Tue Aug 16 15:04:53 2022 +0800
Change-Id: I248a25b38d341f73c395a9d1faf15847f6857820
Original commit hash: 4dcfd7ce1a0d9e91ba39f53833ea75115822030a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpRtd3.asl

================================================================================ 
Commit: c9b3fb599509da4cf8cf40c3b54c6cd16c31227b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:53:53 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3347_00

(cherry picked from commit d4bd6642594fdda3111b6d4c62019fb774159a29)

Sun Aug 21 08:46:43 2022 -0700
Original commit date: Sun Aug 21 08:46:43 2022 -0700
Original commit hash: 5d6ad238fe2c136eae6b55a9d8c65b89400da872

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e9f6e39382519787ecbf3b4b854c6b94e4ade7e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:53:52 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 88

(cherry picked from commit ef34ba257918bc32499c2504b5042fe98cb8aa6b)

Sun Aug 21 01:22:03 2022 -0700
Original commit date: Sun Aug 21 01:22:03 2022 -0700
Original commit hash: c0b83a278c7a7f0d19273b42f0f6a0ef4a847c11

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 61eef55a1f746449155d55e20de9d8ee822c92a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:53:50 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3346_00

(cherry picked from commit 396a1d7a2f90e08cefbdc4908dc5fe684ec61085)

Sat Aug 20 19:08:15 2022 -0700
Original commit date: Sat Aug 20 19:08:15 2022 -0700
Original commit hash: 6bd37a71c191eb5212af0124f5cad5c8a310280a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b868ceb7d06d3d0c8ec273bcd9b0228ef8792007 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:53:49 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 87

(cherry picked from commit 7c953ead58d5f93ec80a5d5561dde16680d388f6)

Sat Aug 20 01:22:38 2022 -0700
Original commit date: Sat Aug 20 01:22:38 2022 -0700
Original commit hash: 06b500de16c59937a1ebc44f65374655c3f07abd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 79f3435dc8c3c0f4bc81712462cebafaea3d6006 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:53:46 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3345_00

(cherry picked from commit 7601faf674407cdc4296a6828cf76ed3fc84a71b)

Fri Aug 19 08:47:33 2022 -0700
Original commit date: Fri Aug 19 08:47:33 2022 -0700
Original commit hash: 9991287c2465a6058379a84d35f58abc706b9397

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bcd08e184b06a49d43dc092347e2db44eab93926 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:53:44 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 86

(cherry picked from commit 14909413f5de4d22ef243ce465c2a9c1443e6978)

Fri Aug 19 01:22:42 2022 -0700
Original commit date: Fri Aug 19 01:22:42 2022 -0700
Original commit hash: 9cb61ec388dae5ead10baf9938f181e042f497e7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 88beeb2867f8ba19c2523880d0315a2a3bd73e0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:53:41 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3344_00

(cherry picked from commit 2e41f13c00402753f730fd4b0bd4f27390f54963)

Thu Aug 18 08:47:23 2022 -0700
Original commit date: Thu Aug 18 08:47:23 2022 -0700
Original commit hash: 0ed63e67d5ae9f847196f9cf76c4993bf481028b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c341d55f5b78c0c8c28414b6cf2bedbcf266160d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:53:40 2022 +0800 
-------------------------------------------------------------------------------- 
Integrate GOP V1079

[Feature Description]
Integrate GOP V1078

[Resolution]

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16017678976
Original commit date: Tue Aug 16 20:47:09 2022 +0530
Change-Id: I12b4d6c03a582596a1404900a7c20f6965d3046b
Original commit hash: 3fbd3d326e598c412b4330590e340461e44fde00

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 0f7c0a3fc52c5e76d20c504e573227e032ed5e10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:53:38 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 85

(cherry picked from commit d7361e138234810997d8749177b1fa9acae06b8c)

Thu Aug 18 01:23:23 2022 -0700
Original commit date: Thu Aug 18 01:23:23 2022 -0700
Original commit hash: a5e821d4f95ca7794993270e68333d6d326588a8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 03da9551da785016608c4691da37f5ee992ed30c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:53:36 2022 +0800 
-------------------------------------------------------------------------------- 
2-wire BSSB UFP mode restart twice for warm reset.

[Issue Description]
Platform connected with 2-wire BSSB and level shifter adjust to UFP
mode, system reboot twice for warm boot/S4/shutdown.

[Resolution]
Platform reboot twice is due to chipset init crc mismatch,
which is caused by current USB SPR port status mismatch from
that of previous boot.

BIOS always gets the previous SPR port status instead of the latest
because BIOS reads it before PMC updating it.

Move PMC programming SPR (after receving IOM ready from BIOS)
before BIOS read it and program usb2 phy to ensure BIOS
gets latest SPR status.

Intepreted in to code, is moving TcssInit before PchInit.

Package/Module:
ClientOneSiliconPkg\Product\AlderLake\SiInit\Pei

[Impacted Platform]
ADLP

Hsd-es-id: 16017744579
Original commit date: Thu Jul 28 19:22:42 2022 +0800
Change-Id: I458cb12ed1aa22c397149583d42efb460f6900c3
Original commit hash: a3b3846e51d7c0a16ed6076c11bb9dac25297e36

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 983b8e5e4197e370b93cbc2b8fb1502fdc446174 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:53:35 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.74

Hsd-es-id: N/A
Original commit date: Wed Aug 17 23:07:50 2022 -0700
Original commit hash: 627e5655c86fa8c207dc46cf1ffef73d76c948f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6c7fd5f4622fd5eaa79564d3ffb0232c8ecb6871 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:53:34 2022 +0800 
-------------------------------------------------------------------------------- 
Remove G4 from P DDR5 SAGV frequencies.

[Feature Description]
Remove G4 from P DDR5 SAGV frequencies.

[Resolution]
Remove G4 from P DDR5 SAGV frequencies.

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 15011774157
Original commit date: Tue Aug 16 19:54:51 2022 +0800
Change-Id: I30eec40d8c54087721c0900f8805cfc87aeeded1
Original commit hash: d6762623be7d68033c9e3e9c4cdd8ac8f4f3af90

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 008773280d53f6a219d5dddf9c4609f404e3eff9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:53:32 2022 +0800 
-------------------------------------------------------------------------------- 
RPL HX: Enable H8S2113 for PPV board

[Issue/Feature Description]
RPLS8161 BGA : COMP Port enumeration for WOS

[Resolution]
Enable H8S2113 on PPV board

[Impacted Platform]
RPL HX DDR5

Hsd-es-id: 15011775166
Original commit date: Mon Jul 25 14:49:45 2022 +0800
Change-Id: Ib3584c78addb4dcab022ce604bf2a4b6524bfb73
Original commit hash: 4601b65228a85338ec01b299219254a778214c14

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: 5d45cd8844ba8e91194e8eaaa1b40974826cc0cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 11:53:29 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3343_00

(cherry picked from commit 383172eb0dc54b7dcf976a0020f892f968b37f47)

Wed Aug 17 08:47:11 2022 -0700
Original commit date: Wed Aug 17 08:47:11 2022 -0700
Original commit hash: 53533e5859192ea6abad6b2c0d32115c3af51526

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
