/*
 * arch/arm/mach-tz3000/include/mach/regs/pciec_reg_def.h
 *
 * (C) Copyright TOSHIBA Corporation
 * Semiconductor & Storage Products Company 2013
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
 */

#ifndef _PCIEC_REG_DEF_H
#define _PCIEC_REG_DEF_H

#ifdef __cplusplus
extern  {
#endif /* __cplusplus */

// PCFG_VendorID_DeviceID Register
#define PCIEC_PCFG_VENDORID_DEVICEID_OFS         0x00000000
// VENDOR_ID bitfiled (RO) Reset=0
#define PCIEC_PCFG_VENDORID_DEVICEID_VENDOR_ID_MASK 0xFFFF
#define PCIEC_PCFG_VENDORID_DEVICEID_VENDOR_ID_SHIFT 0 
#define PCIEC_PCFG_VENDORID_DEVICEID_VENDOR_ID_BIT 0xFFFF
#define PCIEC_PCFG_VENDORID_DEVICEID_VENDOR_ID_BITWIDTH 16
// DEVICE_ID bitfiled (RO) Reset=0
#define PCIEC_PCFG_VENDORID_DEVICEID_DEVICE_ID_MASK 0xFFFF0000
#define PCIEC_PCFG_VENDORID_DEVICEID_DEVICE_ID_SHIFT 16 
#define PCIEC_PCFG_VENDORID_DEVICEID_DEVICE_ID_BIT 0xFFFF
#define PCIEC_PCFG_VENDORID_DEVICEID_DEVICE_ID_BITWIDTH 16
// PCFG_Command_Status_Register Register
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_OFS   0x00000004
// IOSPC_EN bitfiled (RO) Reset=0
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_IOSPC_EN_MASK 0x1
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_IOSPC_EN_SHIFT 0 
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_IOSPC_EN_BIT 0x1
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_IOSPC_EN_BITWIDTH 1
// MEMSPC_EN bitfiled (RW) Reset=0
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_MEMSPC_EN_MASK 0x2
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_MEMSPC_EN_SHIFT 1 
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_MEMSPC_EN_BIT 0x1
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_MEMSPC_EN_BITWIDTH 1
// BUSMST_EN bitfiled (RW) Reset=0
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_BUSMST_EN_MASK 0x4
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_BUSMST_EN_SHIFT 2 
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_BUSMST_EN_BIT 0x1
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_BUSMST_EN_BITWIDTH 1
// Reserved5 bitfiled (RO) Reset=0
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_RESERVED5_MASK 0xF8
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_RESERVED5_SHIFT 3 
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_RESERVED5_BIT 0x1F
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_RESERVED5_BITWIDTH 5
// SERR_EN bitfiled (RW) Reset=0
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_SERR_EN_MASK 0x100
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_SERR_EN_SHIFT 8 
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_SERR_EN_BIT 0x1
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_SERR_EN_BITWIDTH 1
// Reserved4 bitfiled (RO) Reset=0
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_RESERVED4_MASK 0x200
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_RESERVED4_SHIFT 9 
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_RESERVED4_BIT 0x1
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_RESERVED4_BITWIDTH 1
// INT_DIS bitfiled (RW) Reset=0
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_INT_DIS_MASK 0x400
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_INT_DIS_SHIFT 10 
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_INT_DIS_BIT 0x1
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_INT_DIS_BITWIDTH 1
// Reserved3 bitfiled (RO) Reset=0
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_RESERVED3_MASK 0x7F800
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_RESERVED3_SHIFT 11 
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_RESERVED3_BIT 0xFF
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_RESERVED3_BITWIDTH 8
// INT_ST bitfiled (RO) Reset=0
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_INT_ST_MASK 0x80000
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_INT_ST_SHIFT 19 
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_INT_ST_BIT 0x1
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_INT_ST_BITWIDTH 1
// CAP_LST bitfiled (RO) Reset=1
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_CAP_LST_MASK 0x100000
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_CAP_LST_SHIFT 20 
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_CAP_LST_BIT 0x1
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_CAP_LST_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_RESERVED2_MASK 0x3FE00000
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_RESERVED2_SHIFT 21 
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_RESERVED2_BIT 0x1FF
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_RESERVED2_BITWIDTH 9
// SIG_SYS_ERR bitfiled (RW) Reset=0
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_SIG_SYS_ERR_MASK 0x40000000
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_SIG_SYS_ERR_SHIFT 30 
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_SIG_SYS_ERR_BIT 0x1
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_SIG_SYS_ERR_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_RESERVED_MASK 0x80000000
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_RESERVED_SHIFT 31 
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_RESERVED_BIT 0x1
#define PCIEC_PCFG_COMMAND_STATUS_REGISTER_RESERVED_BITWIDTH 1
// PCFG_RevisionID_ClassCode Register
#define PCIEC_PCFG_REVISIONID_CLASSCODE_OFS      0x00000008
// REVID bitfiled (RO) Reset=0
#define PCIEC_PCFG_REVISIONID_CLASSCODE_REVID_MASK 0xFF
#define PCIEC_PCFG_REVISIONID_CLASSCODE_REVID_SHIFT 0 
#define PCIEC_PCFG_REVISIONID_CLASSCODE_REVID_BIT 0xFF
#define PCIEC_PCFG_REVISIONID_CLASSCODE_REVID_BITWIDTH 8
// CLASS_CODE bitfiled (RO) Reset=0
#define PCIEC_PCFG_REVISIONID_CLASSCODE_CLASS_CODE_MASK 0xFFFFFF00
#define PCIEC_PCFG_REVISIONID_CLASSCODE_CLASS_CODE_SHIFT 8 
#define PCIEC_PCFG_REVISIONID_CLASSCODE_CLASS_CODE_BIT 0xFFFFFF
#define PCIEC_PCFG_REVISIONID_CLASSCODE_CLASS_CODE_BITWIDTH 24
// PCFG_CacheLineSize_LatencyTimer_Header_Type_BIST Register
#define PCIEC_PCFG_CACHELINESIZE_LATENCYTIMER_HEADER_TYPE_BIST_OFS 0x0000000C
// CACHE_LINE_SIZE bitfiled (RW) Reset=0
#define PCIEC_PCFG_CACHELINESIZE_LATENCYTIMER_HEADER_TYPE_BIST_CACHE_LINE_SIZE_MASK 0xFF
#define PCIEC_PCFG_CACHELINESIZE_LATENCYTIMER_HEADER_TYPE_BIST_CACHE_LINE_SIZE_SHIFT 0 
#define PCIEC_PCFG_CACHELINESIZE_LATENCYTIMER_HEADER_TYPE_BIST_CACHE_LINE_SIZE_BIT 0xFF
#define PCIEC_PCFG_CACHELINESIZE_LATENCYTIMER_HEADER_TYPE_BIST_CACHE_LINE_SIZE_BITWIDTH 8
// LATCY_TIMER bitfiled (RO) Reset=0
#define PCIEC_PCFG_CACHELINESIZE_LATENCYTIMER_HEADER_TYPE_BIST_LATCY_TIMER_MASK 0xFF00
#define PCIEC_PCFG_CACHELINESIZE_LATENCYTIMER_HEADER_TYPE_BIST_LATCY_TIMER_SHIFT 8 
#define PCIEC_PCFG_CACHELINESIZE_LATENCYTIMER_HEADER_TYPE_BIST_LATCY_TIMER_BIT 0xFF
#define PCIEC_PCFG_CACHELINESIZE_LATENCYTIMER_HEADER_TYPE_BIST_LATCY_TIMER_BITWIDTH 8
// HD_LYOUT_CODE bitfiled (RO) Reset=1
#define PCIEC_PCFG_CACHELINESIZE_LATENCYTIMER_HEADER_TYPE_BIST_HD_LYOUT_CODE_MASK 0x7F0000
#define PCIEC_PCFG_CACHELINESIZE_LATENCYTIMER_HEADER_TYPE_BIST_HD_LYOUT_CODE_SHIFT 16 
#define PCIEC_PCFG_CACHELINESIZE_LATENCYTIMER_HEADER_TYPE_BIST_HD_LYOUT_CODE_BIT 0x7F
#define PCIEC_PCFG_CACHELINESIZE_LATENCYTIMER_HEADER_TYPE_BIST_HD_LYOUT_CODE_BITWIDTH 7
// MULTFUNC_ST bitfiled (RO) Reset=0
#define PCIEC_PCFG_CACHELINESIZE_LATENCYTIMER_HEADER_TYPE_BIST_MULTFUNC_ST_MASK 0x800000
#define PCIEC_PCFG_CACHELINESIZE_LATENCYTIMER_HEADER_TYPE_BIST_MULTFUNC_ST_SHIFT 23 
#define PCIEC_PCFG_CACHELINESIZE_LATENCYTIMER_HEADER_TYPE_BIST_MULTFUNC_ST_BIT 0x1
#define PCIEC_PCFG_CACHELINESIZE_LATENCYTIMER_HEADER_TYPE_BIST_MULTFUNC_ST_BITWIDTH 1
// BIST bitfiled (RO) Reset=0
#define PCIEC_PCFG_CACHELINESIZE_LATENCYTIMER_HEADER_TYPE_BIST_BIST_MASK 0xFF000000
#define PCIEC_PCFG_CACHELINESIZE_LATENCYTIMER_HEADER_TYPE_BIST_BIST_SHIFT 24 
#define PCIEC_PCFG_CACHELINESIZE_LATENCYTIMER_HEADER_TYPE_BIST_BIST_BIT 0xFF
#define PCIEC_PCFG_CACHELINESIZE_LATENCYTIMER_HEADER_TYPE_BIST_BIST_BITWIDTH 8
// PCFG_BAR0 Register
#define PCIEC_PCFG_BAR0_OFS                      0x00000010
// BAR0 bitfiled (RO) Reset=0
#define PCIEC_PCFG_BAR0_BAR0_MASK                0xFFFFFFFF
#define PCIEC_PCFG_BAR0_BAR0_SHIFT               0 
#define PCIEC_PCFG_BAR0_BAR0_BIT                 0xFFFFFFFF
#define PCIEC_PCFG_BAR0_BAR0_BITWIDTH            32
// PCFG_BAR1 Register
#define PCIEC_PCFG_BAR1_OFS                      0x00000014
// BAR1 bitfiled (RO) Reset=0
#define PCIEC_PCFG_BAR1_BAR1_MASK                0xFFFFFFFF
#define PCIEC_PCFG_BAR1_BAR1_SHIFT               0 
#define PCIEC_PCFG_BAR1_BAR1_BIT                 0xFFFFFFFF
#define PCIEC_PCFG_BAR1_BAR1_BITWIDTH            32
// PCFG_PrimNum_SecNum_SubordNum_Sec_Latency_Timer Register
#define PCIEC_PCFG_PRIMNUM_SECNUM_SUBORDNUM_SEC_LATENCY_TIMER_OFS 0x00000018
// PRIM_BUS_NUM bitfiled (RW) Reset=0
#define PCIEC_PCFG_PRIMNUM_SECNUM_SUBORDNUM_SEC_LATENCY_TIMER_PRIM_BUS_NUM_MASK 0xFF
#define PCIEC_PCFG_PRIMNUM_SECNUM_SUBORDNUM_SEC_LATENCY_TIMER_PRIM_BUS_NUM_SHIFT 0 
#define PCIEC_PCFG_PRIMNUM_SECNUM_SUBORDNUM_SEC_LATENCY_TIMER_PRIM_BUS_NUM_BIT 0xFF
#define PCIEC_PCFG_PRIMNUM_SECNUM_SUBORDNUM_SEC_LATENCY_TIMER_PRIM_BUS_NUM_BITWIDTH 8
// SEC_BUS_NUM bitfiled (RW) Reset=0
#define PCIEC_PCFG_PRIMNUM_SECNUM_SUBORDNUM_SEC_LATENCY_TIMER_SEC_BUS_NUM_MASK 0xFF00
#define PCIEC_PCFG_PRIMNUM_SECNUM_SUBORDNUM_SEC_LATENCY_TIMER_SEC_BUS_NUM_SHIFT 8 
#define PCIEC_PCFG_PRIMNUM_SECNUM_SUBORDNUM_SEC_LATENCY_TIMER_SEC_BUS_NUM_BIT 0xFF
#define PCIEC_PCFG_PRIMNUM_SECNUM_SUBORDNUM_SEC_LATENCY_TIMER_SEC_BUS_NUM_BITWIDTH 8
// SUB_BUS_NUM bitfiled (RW) Reset=0
#define PCIEC_PCFG_PRIMNUM_SECNUM_SUBORDNUM_SEC_LATENCY_TIMER_SUB_BUS_NUM_MASK 0xFF0000
#define PCIEC_PCFG_PRIMNUM_SECNUM_SUBORDNUM_SEC_LATENCY_TIMER_SUB_BUS_NUM_SHIFT 16 
#define PCIEC_PCFG_PRIMNUM_SECNUM_SUBORDNUM_SEC_LATENCY_TIMER_SUB_BUS_NUM_BIT 0xFF
#define PCIEC_PCFG_PRIMNUM_SECNUM_SUBORDNUM_SEC_LATENCY_TIMER_SUB_BUS_NUM_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PCFG_PRIMNUM_SECNUM_SUBORDNUM_SEC_LATENCY_TIMER_RESERVED_MASK 0xFF000000
#define PCIEC_PCFG_PRIMNUM_SECNUM_SUBORDNUM_SEC_LATENCY_TIMER_RESERVED_SHIFT 24 
#define PCIEC_PCFG_PRIMNUM_SECNUM_SUBORDNUM_SEC_LATENCY_TIMER_RESERVED_BIT 0xFF
#define PCIEC_PCFG_PRIMNUM_SECNUM_SUBORDNUM_SEC_LATENCY_TIMER_RESERVED_BITWIDTH 8
// PCFG_IOBASE_IOLIMIT_SEC_STATUS Register
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_OFS 0x0000001C
// BASE_CPB bitfiled (RO) Reset=1
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_BASE_CPB_MASK 0xF
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_BASE_CPB_SHIFT 0 
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_BASE_CPB_BIT 0xF
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_BASE_CPB_BITWIDTH 4
// IO_BASE bitfiled (RW) Reset=0
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_IO_BASE_MASK 0xF0
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_IO_BASE_SHIFT 4 
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_IO_BASE_BIT 0xF
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_IO_BASE_BITWIDTH 4
// IO_LIMT_CPB bitfiled (RO) Reset=1
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_IO_LIMT_CPB_MASK 0xF00
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_IO_LIMT_CPB_SHIFT 8 
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_IO_LIMT_CPB_BIT 0xF
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_IO_LIMT_CPB_BITWIDTH 4
// IO_LIMT bitfiled (RW) Reset=0
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_IO_LIMT_MASK 0xF000
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_IO_LIMT_SHIFT 12 
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_IO_LIMT_BIT 0xF
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_IO_LIMT_BITWIDTH 4
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_RESERVED2_MASK 0xFF0000
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_RESERVED2_SHIFT 16 
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_RESERVED2_BIT 0xFF
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_RESERVED2_BITWIDTH 8
// SECST_MAS_DT_PAR_ERR bitfiled (RW) Reset=0
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_SECST_MAS_DT_PAR_ERR_MASK 0x1000000
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_SECST_MAS_DT_PAR_ERR_SHIFT 24 
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_SECST_MAS_DT_PAR_ERR_BIT 0x1
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_SECST_MAS_DT_PAR_ERR_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_RESERVED_MASK 0x6000000
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_RESERVED_SHIFT 25 
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_RESERVED_BIT 0x3
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_RESERVED_BITWIDTH 2
// SECST_SIG_TAR_ABT bitfiled (RW) Reset=0
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_SECST_SIG_TAR_ABT_MASK 0x8000000
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_SECST_SIG_TAR_ABT_SHIFT 27 
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_SECST_SIG_TAR_ABT_BIT 0x1
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_SECST_SIG_TAR_ABT_BITWIDTH 1
// SECST_RCV_TAT_ABT bitfiled (RW) Reset=0
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_SECST_RCV_TAT_ABT_MASK 0x10000000
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_SECST_RCV_TAT_ABT_SHIFT 28 
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_SECST_RCV_TAT_ABT_BIT 0x1
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_SECST_RCV_TAT_ABT_BITWIDTH 1
// SECST_RCV_MAS_ABT bitfiled (RW) Reset=0
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_SECST_RCV_MAS_ABT_MASK 0x20000000
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_SECST_RCV_MAS_ABT_SHIFT 29 
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_SECST_RCV_MAS_ABT_BIT 0x1
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_SECST_RCV_MAS_ABT_BITWIDTH 1
// SECST_SIG_SYS_ERR bitfiled (RW) Reset=0
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_SECST_SIG_SYS_ERR_MASK 0x40000000
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_SECST_SIG_SYS_ERR_SHIFT 30 
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_SECST_SIG_SYS_ERR_BIT 0x1
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_SECST_SIG_SYS_ERR_BITWIDTH 1
// SECST_DET_PAR_ERR bitfiled (RW) Reset=0
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_SECST_DET_PAR_ERR_MASK 0x80000000
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_SECST_DET_PAR_ERR_SHIFT 31 
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_SECST_DET_PAR_ERR_BIT 0x1
#define PCIEC_PCFG_IOBASE_IOLIMIT_SEC_STATUS_SECST_DET_PAR_ERR_BITWIDTH 1
// PCFG_Mem_Base_Mem_Limit Register
#define PCIEC_PCFG_MEM_BASE_MEM_LIMIT_OFS        0x00000020
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PCFG_MEM_BASE_MEM_LIMIT_RESERVED2_MASK 0xF
#define PCIEC_PCFG_MEM_BASE_MEM_LIMIT_RESERVED2_SHIFT 0 
#define PCIEC_PCFG_MEM_BASE_MEM_LIMIT_RESERVED2_BIT 0xF
#define PCIEC_PCFG_MEM_BASE_MEM_LIMIT_RESERVED2_BITWIDTH 4
// MEM_BASE bitfiled (RW) Reset=0
#define PCIEC_PCFG_MEM_BASE_MEM_LIMIT_MEM_BASE_MASK 0xFFF0
#define PCIEC_PCFG_MEM_BASE_MEM_LIMIT_MEM_BASE_SHIFT 4 
#define PCIEC_PCFG_MEM_BASE_MEM_LIMIT_MEM_BASE_BIT 0xFFF
#define PCIEC_PCFG_MEM_BASE_MEM_LIMIT_MEM_BASE_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PCFG_MEM_BASE_MEM_LIMIT_RESERVED_MASK 0xF0000
#define PCIEC_PCFG_MEM_BASE_MEM_LIMIT_RESERVED_SHIFT 16 
#define PCIEC_PCFG_MEM_BASE_MEM_LIMIT_RESERVED_BIT 0xF
#define PCIEC_PCFG_MEM_BASE_MEM_LIMIT_RESERVED_BITWIDTH 4
// MEM_LIMT bitfiled (RW) Reset=0
#define PCIEC_PCFG_MEM_BASE_MEM_LIMIT_MEM_LIMT_MASK 0xFFF00000
#define PCIEC_PCFG_MEM_BASE_MEM_LIMIT_MEM_LIMT_SHIFT 20 
#define PCIEC_PCFG_MEM_BASE_MEM_LIMIT_MEM_LIMT_BIT 0xFFF
#define PCIEC_PCFG_MEM_BASE_MEM_LIMIT_MEM_LIMT_BITWIDTH 12
// PCFG_Prefethable_Mem_base_Prefetchable_Mem_Limit Register
#define PCIEC_PCFG_PREFETHABLE_MEM_BASE_PREFETCHABLE_MEM_LIMIT_OFS 0x00000024
// PRFMEM_BASE_CPB bitfiled (RO) Reset=1
#define PCIEC_PCFG_PREFETHABLE_MEM_BASE_PREFETCHABLE_MEM_LIMIT_PRFMEM_BASE_CPB_MASK 0xF
#define PCIEC_PCFG_PREFETHABLE_MEM_BASE_PREFETCHABLE_MEM_LIMIT_PRFMEM_BASE_CPB_SHIFT 0 
#define PCIEC_PCFG_PREFETHABLE_MEM_BASE_PREFETCHABLE_MEM_LIMIT_PRFMEM_BASE_CPB_BIT 0xF
#define PCIEC_PCFG_PREFETHABLE_MEM_BASE_PREFETCHABLE_MEM_LIMIT_PRFMEM_BASE_CPB_BITWIDTH 4
// PRFMEM_BASE bitfiled (RW) Reset=0
#define PCIEC_PCFG_PREFETHABLE_MEM_BASE_PREFETCHABLE_MEM_LIMIT_PRFMEM_BASE_MASK 0xFFF0
#define PCIEC_PCFG_PREFETHABLE_MEM_BASE_PREFETCHABLE_MEM_LIMIT_PRFMEM_BASE_SHIFT 4 
#define PCIEC_PCFG_PREFETHABLE_MEM_BASE_PREFETCHABLE_MEM_LIMIT_PRFMEM_BASE_BIT 0xFFF
#define PCIEC_PCFG_PREFETHABLE_MEM_BASE_PREFETCHABLE_MEM_LIMIT_PRFMEM_BASE_BITWIDTH 12
// PRFMEM_LIMT_CPB bitfiled (RO) Reset=1
#define PCIEC_PCFG_PREFETHABLE_MEM_BASE_PREFETCHABLE_MEM_LIMIT_PRFMEM_LIMT_CPB_MASK 0xF0000
#define PCIEC_PCFG_PREFETHABLE_MEM_BASE_PREFETCHABLE_MEM_LIMIT_PRFMEM_LIMT_CPB_SHIFT 16 
#define PCIEC_PCFG_PREFETHABLE_MEM_BASE_PREFETCHABLE_MEM_LIMIT_PRFMEM_LIMT_CPB_BIT 0xF
#define PCIEC_PCFG_PREFETHABLE_MEM_BASE_PREFETCHABLE_MEM_LIMIT_PRFMEM_LIMT_CPB_BITWIDTH 4
// PRFMEM_LIMT bitfiled (RW) Reset=0
#define PCIEC_PCFG_PREFETHABLE_MEM_BASE_PREFETCHABLE_MEM_LIMIT_PRFMEM_LIMT_MASK 0xFFF00000
#define PCIEC_PCFG_PREFETHABLE_MEM_BASE_PREFETCHABLE_MEM_LIMIT_PRFMEM_LIMT_SHIFT 20 
#define PCIEC_PCFG_PREFETHABLE_MEM_BASE_PREFETCHABLE_MEM_LIMIT_PRFMEM_LIMT_BIT 0xFFF
#define PCIEC_PCFG_PREFETHABLE_MEM_BASE_PREFETCHABLE_MEM_LIMIT_PRFMEM_LIMT_BITWIDTH 12
// PCFG_Prefethable_Base_Upper_32Bits Register
#define PCIEC_PCFG_PREFETHABLE_BASE_UPPER_32BITS_OFS 0x00000028
// PRFBASE_UP32 bitfiled (RW) Reset=0
#define PCIEC_PCFG_PREFETHABLE_BASE_UPPER_32BITS_PRFBASE_UP32_MASK 0xFFFFFFFF
#define PCIEC_PCFG_PREFETHABLE_BASE_UPPER_32BITS_PRFBASE_UP32_SHIFT 0 
#define PCIEC_PCFG_PREFETHABLE_BASE_UPPER_32BITS_PRFBASE_UP32_BIT 0xFFFFFFFF
#define PCIEC_PCFG_PREFETHABLE_BASE_UPPER_32BITS_PRFBASE_UP32_BITWIDTH 32
// PCFG_Prefethable_Limit_Upper_32Bits Register
#define PCIEC_PCFG_PREFETHABLE_LIMIT_UPPER_32BITS_OFS 0x0000002C
// PRFLIMT_UP32 bitfiled (RW) Reset=0
#define PCIEC_PCFG_PREFETHABLE_LIMIT_UPPER_32BITS_PRFLIMT_UP32_MASK 0xFFFFFFFF
#define PCIEC_PCFG_PREFETHABLE_LIMIT_UPPER_32BITS_PRFLIMT_UP32_SHIFT 0 
#define PCIEC_PCFG_PREFETHABLE_LIMIT_UPPER_32BITS_PRFLIMT_UP32_BIT 0xFFFFFFFF
#define PCIEC_PCFG_PREFETHABLE_LIMIT_UPPER_32BITS_PRFLIMT_UP32_BITWIDTH 32
// PCFG_IOBase_Upper_IOLimit_Upper Register
#define PCIEC_PCFG_IOBASE_UPPER_IOLIMIT_UPPER_OFS 0x00000030
// IOBASE_UP16 bitfiled (RW) Reset=0
#define PCIEC_PCFG_IOBASE_UPPER_IOLIMIT_UPPER_IOBASE_UP16_MASK 0xFFFF
#define PCIEC_PCFG_IOBASE_UPPER_IOLIMIT_UPPER_IOBASE_UP16_SHIFT 0 
#define PCIEC_PCFG_IOBASE_UPPER_IOLIMIT_UPPER_IOBASE_UP16_BIT 0xFFFF
#define PCIEC_PCFG_IOBASE_UPPER_IOLIMIT_UPPER_IOBASE_UP16_BITWIDTH 16
// IOLIMT_UP16 bitfiled (RW) Reset=0
#define PCIEC_PCFG_IOBASE_UPPER_IOLIMIT_UPPER_IOLIMT_UP16_MASK 0xFFFF0000
#define PCIEC_PCFG_IOBASE_UPPER_IOLIMIT_UPPER_IOLIMT_UP16_SHIFT 16 
#define PCIEC_PCFG_IOBASE_UPPER_IOLIMIT_UPPER_IOLIMT_UP16_BIT 0xFFFF
#define PCIEC_PCFG_IOBASE_UPPER_IOLIMIT_UPPER_IOLIMT_UP16_BITWIDTH 16
// PCFG_CapabilityPointer Register
#define PCIEC_PCFG_CAPABILITYPOINTER_OFS         0x00000034
// CPBLTY_PNTR bitfiled (RO) Reset=1000000
#define PCIEC_PCFG_CAPABILITYPOINTER_CPBLTY_PNTR_MASK 0xFFFFFFFF
#define PCIEC_PCFG_CAPABILITYPOINTER_CPBLTY_PNTR_SHIFT 0 
#define PCIEC_PCFG_CAPABILITYPOINTER_CPBLTY_PNTR_BIT 0xFFFFFFFF
#define PCIEC_PCFG_CAPABILITYPOINTER_CPBLTY_PNTR_BITWIDTH 32
// PCFG_ExpansionROMBaseAddress Register
#define PCIEC_PCFG_EXPANSIONROMBASEADDRESS_OFS   0x00000038
// EXPANSN_ROM_BAR bitfiled (RO) Reset=0
#define PCIEC_PCFG_EXPANSIONROMBASEADDRESS_EXPANSN_ROM_BAR_MASK 0xFFFFFFFF
#define PCIEC_PCFG_EXPANSIONROMBASEADDRESS_EXPANSN_ROM_BAR_SHIFT 0 
#define PCIEC_PCFG_EXPANSIONROMBASEADDRESS_EXPANSN_ROM_BAR_BIT 0xFFFFFFFF
#define PCIEC_PCFG_EXPANSIONROMBASEADDRESS_EXPANSN_ROM_BAR_BITWIDTH 32
// PCFG_InterruptLineValue_InterruptPinValue_Bridge_Control Register
#define PCIEC_PCFG_INTERRUPTLINEVALUE_INTERRUPTPINVALUE_BRIDGE_CONTROL_OFS 0x0000003C
// INT_LINE_VALUE bitfiled (RW) Reset=0
#define PCIEC_PCFG_INTERRUPTLINEVALUE_INTERRUPTPINVALUE_BRIDGE_CONTROL_INT_LINE_VALUE_MASK 0xFF
#define PCIEC_PCFG_INTERRUPTLINEVALUE_INTERRUPTPINVALUE_BRIDGE_CONTROL_INT_LINE_VALUE_SHIFT 0 
#define PCIEC_PCFG_INTERRUPTLINEVALUE_INTERRUPTPINVALUE_BRIDGE_CONTROL_INT_LINE_VALUE_BIT 0xFF
#define PCIEC_PCFG_INTERRUPTLINEVALUE_INTERRUPTPINVALUE_BRIDGE_CONTROL_INT_LINE_VALUE_BITWIDTH 8
// INT_PIN_VALUE bitfiled (RO) Reset=1
#define PCIEC_PCFG_INTERRUPTLINEVALUE_INTERRUPTPINVALUE_BRIDGE_CONTROL_INT_PIN_VALUE_MASK 0xFF00
#define PCIEC_PCFG_INTERRUPTLINEVALUE_INTERRUPTPINVALUE_BRIDGE_CONTROL_INT_PIN_VALUE_SHIFT 8 
#define PCIEC_PCFG_INTERRUPTLINEVALUE_INTERRUPTPINVALUE_BRIDGE_CONTROL_INT_PIN_VALUE_BIT 0xFF
#define PCIEC_PCFG_INTERRUPTLINEVALUE_INTERRUPTPINVALUE_BRIDGE_CONTROL_INT_PIN_VALUE_BITWIDTH 8
// BRDGCNTRL_PAR_ERR_RESP_EN bitfiled (RW) Reset=0
#define PCIEC_PCFG_INTERRUPTLINEVALUE_INTERRUPTPINVALUE_BRIDGE_CONTROL_BRDGCNTRL_PAR_ERR_RESP_EN_MASK 0x10000
#define PCIEC_PCFG_INTERRUPTLINEVALUE_INTERRUPTPINVALUE_BRIDGE_CONTROL_BRDGCNTRL_PAR_ERR_RESP_EN_SHIFT 16 
#define PCIEC_PCFG_INTERRUPTLINEVALUE_INTERRUPTPINVALUE_BRIDGE_CONTROL_BRDGCNTRL_PAR_ERR_RESP_EN_BIT 0x1
#define PCIEC_PCFG_INTERRUPTLINEVALUE_INTERRUPTPINVALUE_BRIDGE_CONTROL_BRDGCNTRL_PAR_ERR_RESP_EN_BITWIDTH 1
// BRDGCNTRL_SERR_EN bitfiled (RW) Reset=0
#define PCIEC_PCFG_INTERRUPTLINEVALUE_INTERRUPTPINVALUE_BRIDGE_CONTROL_BRDGCNTRL_SERR_EN_MASK 0x20000
#define PCIEC_PCFG_INTERRUPTLINEVALUE_INTERRUPTPINVALUE_BRIDGE_CONTROL_BRDGCNTRL_SERR_EN_SHIFT 17 
#define PCIEC_PCFG_INTERRUPTLINEVALUE_INTERRUPTPINVALUE_BRIDGE_CONTROL_BRDGCNTRL_SERR_EN_BIT 0x1
#define PCIEC_PCFG_INTERRUPTLINEVALUE_INTERRUPTPINVALUE_BRIDGE_CONTROL_BRDGCNTRL_SERR_EN_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PCFG_INTERRUPTLINEVALUE_INTERRUPTPINVALUE_BRIDGE_CONTROL_RESERVED2_MASK 0x3C0000
#define PCIEC_PCFG_INTERRUPTLINEVALUE_INTERRUPTPINVALUE_BRIDGE_CONTROL_RESERVED2_SHIFT 18 
#define PCIEC_PCFG_INTERRUPTLINEVALUE_INTERRUPTPINVALUE_BRIDGE_CONTROL_RESERVED2_BIT 0xF
#define PCIEC_PCFG_INTERRUPTLINEVALUE_INTERRUPTPINVALUE_BRIDGE_CONTROL_RESERVED2_BITWIDTH 4
// BRDGCNTRL_SEC_BUS_RST bitfiled (RW) Reset=0
#define PCIEC_PCFG_INTERRUPTLINEVALUE_INTERRUPTPINVALUE_BRIDGE_CONTROL_BRDGCNTRL_SEC_BUS_RST_MASK 0x400000
#define PCIEC_PCFG_INTERRUPTLINEVALUE_INTERRUPTPINVALUE_BRIDGE_CONTROL_BRDGCNTRL_SEC_BUS_RST_SHIFT 22 
#define PCIEC_PCFG_INTERRUPTLINEVALUE_INTERRUPTPINVALUE_BRIDGE_CONTROL_BRDGCNTRL_SEC_BUS_RST_BIT 0x1
#define PCIEC_PCFG_INTERRUPTLINEVALUE_INTERRUPTPINVALUE_BRIDGE_CONTROL_BRDGCNTRL_SEC_BUS_RST_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PCFG_INTERRUPTLINEVALUE_INTERRUPTPINVALUE_BRIDGE_CONTROL_RESERVED_MASK 0xFF800000
#define PCIEC_PCFG_INTERRUPTLINEVALUE_INTERRUPTPINVALUE_BRIDGE_CONTROL_RESERVED_SHIFT 23 
#define PCIEC_PCFG_INTERRUPTLINEVALUE_INTERRUPTPINVALUE_BRIDGE_CONTROL_RESERVED_BIT 0x1FF
#define PCIEC_PCFG_INTERRUPTLINEVALUE_INTERRUPTPINVALUE_BRIDGE_CONTROL_RESERVED_BITWIDTH 9
// PCFG_CapabilityID_NextCapabilityPointer_PCIExpressCapabilities Register
#define PCIEC_PCFG_CAPABILITYID_NEXTCAPABILITYPOINTER_PCIEXPRESSCAPABILITIES_OFS 0x00000040
// CAP_ID bitfiled (RO) Reset=10000
#define PCIEC_PCFG_CAPABILITYID_NEXTCAPABILITYPOINTER_PCIEXPRESSCAPABILITIES_CAP_ID_MASK 0xFF
#define PCIEC_PCFG_CAPABILITYID_NEXTCAPABILITYPOINTER_PCIEXPRESSCAPABILITIES_CAP_ID_SHIFT 0 
#define PCIEC_PCFG_CAPABILITYID_NEXTCAPABILITYPOINTER_PCIEXPRESSCAPABILITIES_CAP_ID_BIT 0xFF
#define PCIEC_PCFG_CAPABILITYID_NEXTCAPABILITYPOINTER_PCIEXPRESSCAPABILITIES_CAP_ID_BITWIDTH 8
// NXT_CAP_PNTR bitfiled (RO) Reset=10000000
#define PCIEC_PCFG_CAPABILITYID_NEXTCAPABILITYPOINTER_PCIEXPRESSCAPABILITIES_NXT_CAP_PNTR_MASK 0xFF00
#define PCIEC_PCFG_CAPABILITYID_NEXTCAPABILITYPOINTER_PCIEXPRESSCAPABILITIES_NXT_CAP_PNTR_SHIFT 8 
#define PCIEC_PCFG_CAPABILITYID_NEXTCAPABILITYPOINTER_PCIEXPRESSCAPABILITIES_NXT_CAP_PNTR_BIT 0xFF
#define PCIEC_PCFG_CAPABILITYID_NEXTCAPABILITYPOINTER_PCIEXPRESSCAPABILITIES_NXT_CAP_PNTR_BITWIDTH 8
// CAP_VER bitfiled (RO) Reset=0
#define PCIEC_PCFG_CAPABILITYID_NEXTCAPABILITYPOINTER_PCIEXPRESSCAPABILITIES_CAP_VER_MASK 0xF0000
#define PCIEC_PCFG_CAPABILITYID_NEXTCAPABILITYPOINTER_PCIEXPRESSCAPABILITIES_CAP_VER_SHIFT 16 
#define PCIEC_PCFG_CAPABILITYID_NEXTCAPABILITYPOINTER_PCIEXPRESSCAPABILITIES_CAP_VER_BIT 0xF
#define PCIEC_PCFG_CAPABILITYID_NEXTCAPABILITYPOINTER_PCIEXPRESSCAPABILITIES_CAP_VER_BITWIDTH 4
// DEVPRT_TYPE bitfiled (RO) Reset=0
#define PCIEC_PCFG_CAPABILITYID_NEXTCAPABILITYPOINTER_PCIEXPRESSCAPABILITIES_DEVPRT_TYPE_MASK 0xF00000
#define PCIEC_PCFG_CAPABILITYID_NEXTCAPABILITYPOINTER_PCIEXPRESSCAPABILITIES_DEVPRT_TYPE_SHIFT 20 
#define PCIEC_PCFG_CAPABILITYID_NEXTCAPABILITYPOINTER_PCIEXPRESSCAPABILITIES_DEVPRT_TYPE_BIT 0xF
#define PCIEC_PCFG_CAPABILITYID_NEXTCAPABILITYPOINTER_PCIEXPRESSCAPABILITIES_DEVPRT_TYPE_BITWIDTH 4
// SLOT_IMPLEMENTED bitfiled (RO) Reset=0
#define PCIEC_PCFG_CAPABILITYID_NEXTCAPABILITYPOINTER_PCIEXPRESSCAPABILITIES_SLOT_IMPLEMENTED_MASK 0x1000000
#define PCIEC_PCFG_CAPABILITYID_NEXTCAPABILITYPOINTER_PCIEXPRESSCAPABILITIES_SLOT_IMPLEMENTED_SHIFT 24 
#define PCIEC_PCFG_CAPABILITYID_NEXTCAPABILITYPOINTER_PCIEXPRESSCAPABILITIES_SLOT_IMPLEMENTED_BIT 0x1
#define PCIEC_PCFG_CAPABILITYID_NEXTCAPABILITYPOINTER_PCIEXPRESSCAPABILITIES_SLOT_IMPLEMENTED_BITWIDTH 1
// INT_MSG_NUM bitfiled (RO) Reset=0
#define PCIEC_PCFG_CAPABILITYID_NEXTCAPABILITYPOINTER_PCIEXPRESSCAPABILITIES_INT_MSG_NUM_MASK 0x3E000000
#define PCIEC_PCFG_CAPABILITYID_NEXTCAPABILITYPOINTER_PCIEXPRESSCAPABILITIES_INT_MSG_NUM_SHIFT 25 
#define PCIEC_PCFG_CAPABILITYID_NEXTCAPABILITYPOINTER_PCIEXPRESSCAPABILITIES_INT_MSG_NUM_BIT 0x1F
#define PCIEC_PCFG_CAPABILITYID_NEXTCAPABILITYPOINTER_PCIEXPRESSCAPABILITIES_INT_MSG_NUM_BITWIDTH 5
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PCFG_CAPABILITYID_NEXTCAPABILITYPOINTER_PCIEXPRESSCAPABILITIES_RESERVED_MASK 0xC0000000
#define PCIEC_PCFG_CAPABILITYID_NEXTCAPABILITYPOINTER_PCIEXPRESSCAPABILITIES_RESERVED_SHIFT 30 
#define PCIEC_PCFG_CAPABILITYID_NEXTCAPABILITYPOINTER_PCIEXPRESSCAPABILITIES_RESERVED_BIT 0x3
#define PCIEC_PCFG_CAPABILITYID_NEXTCAPABILITYPOINTER_PCIEXPRESSCAPABILITIES_RESERVED_BITWIDTH 2
// PCFG_Device_Capabilities Register
#define PCIEC_PCFG_DEVICE_CAPABILITIES_OFS       0x00000044
// MAX_PLSIZE bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CAPABILITIES_MAX_PLSIZE_MASK 0x7
#define PCIEC_PCFG_DEVICE_CAPABILITIES_MAX_PLSIZE_SHIFT 0 
#define PCIEC_PCFG_DEVICE_CAPABILITIES_MAX_PLSIZE_BIT 0x7
#define PCIEC_PCFG_DEVICE_CAPABILITIES_MAX_PLSIZE_BITWIDTH 3
// PHT_FUNC_SUPT bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CAPABILITIES_PHT_FUNC_SUPT_MASK 0x18
#define PCIEC_PCFG_DEVICE_CAPABILITIES_PHT_FUNC_SUPT_SHIFT 3 
#define PCIEC_PCFG_DEVICE_CAPABILITIES_PHT_FUNC_SUPT_BIT 0x3
#define PCIEC_PCFG_DEVICE_CAPABILITIES_PHT_FUNC_SUPT_BITWIDTH 2
// EXT_TAGFLD_SUPT bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CAPABILITIES_EXT_TAGFLD_SUPT_MASK 0x20
#define PCIEC_PCFG_DEVICE_CAPABILITIES_EXT_TAGFLD_SUPT_SHIFT 5 
#define PCIEC_PCFG_DEVICE_CAPABILITIES_EXT_TAGFLD_SUPT_BIT 0x1
#define PCIEC_PCFG_DEVICE_CAPABILITIES_EXT_TAGFLD_SUPT_BITWIDTH 1
// L0SACCEPT_LTCY bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CAPABILITIES_L0SACCEPT_LTCY_MASK 0x1C0
#define PCIEC_PCFG_DEVICE_CAPABILITIES_L0SACCEPT_LTCY_SHIFT 6 
#define PCIEC_PCFG_DEVICE_CAPABILITIES_L0SACCEPT_LTCY_BIT 0x7
#define PCIEC_PCFG_DEVICE_CAPABILITIES_L0SACCEPT_LTCY_BITWIDTH 3
// L1ACCEPT_LTCY bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CAPABILITIES_L1ACCEPT_LTCY_MASK 0xE00
#define PCIEC_PCFG_DEVICE_CAPABILITIES_L1ACCEPT_LTCY_SHIFT 9 
#define PCIEC_PCFG_DEVICE_CAPABILITIES_L1ACCEPT_LTCY_BIT 0x7
#define PCIEC_PCFG_DEVICE_CAPABILITIES_L1ACCEPT_LTCY_BITWIDTH 3
// Reserved3 bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CAPABILITIES_RESERVED3_MASK 0x7000
#define PCIEC_PCFG_DEVICE_CAPABILITIES_RESERVED3_SHIFT 12 
#define PCIEC_PCFG_DEVICE_CAPABILITIES_RESERVED3_BIT 0x7
#define PCIEC_PCFG_DEVICE_CAPABILITIES_RESERVED3_BITWIDTH 3
// RLBS_ERR_RPT bitfiled (RO) Reset=1
#define PCIEC_PCFG_DEVICE_CAPABILITIES_RLBS_ERR_RPT_MASK 0x8000
#define PCIEC_PCFG_DEVICE_CAPABILITIES_RLBS_ERR_RPT_SHIFT 15 
#define PCIEC_PCFG_DEVICE_CAPABILITIES_RLBS_ERR_RPT_BIT 0x1
#define PCIEC_PCFG_DEVICE_CAPABILITIES_RLBS_ERR_RPT_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CAPABILITIES_RESERVED2_MASK 0x30000
#define PCIEC_PCFG_DEVICE_CAPABILITIES_RESERVED2_SHIFT 16 
#define PCIEC_PCFG_DEVICE_CAPABILITIES_RESERVED2_BIT 0x3
#define PCIEC_PCFG_DEVICE_CAPABILITIES_RESERVED2_BITWIDTH 2
// CAP_SLTPWLMT_VAL bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CAPABILITIES_CAP_SLTPWLMT_VAL_MASK 0x3FC0000
#define PCIEC_PCFG_DEVICE_CAPABILITIES_CAP_SLTPWLMT_VAL_SHIFT 18 
#define PCIEC_PCFG_DEVICE_CAPABILITIES_CAP_SLTPWLMT_VAL_BIT 0xFF
#define PCIEC_PCFG_DEVICE_CAPABILITIES_CAP_SLTPWLMT_VAL_BITWIDTH 8
// CAP_SLTPWLMT_SCL bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CAPABILITIES_CAP_SLTPWLMT_SCL_MASK 0xC000000
#define PCIEC_PCFG_DEVICE_CAPABILITIES_CAP_SLTPWLMT_SCL_SHIFT 26 
#define PCIEC_PCFG_DEVICE_CAPABILITIES_CAP_SLTPWLMT_SCL_BIT 0x3
#define PCIEC_PCFG_DEVICE_CAPABILITIES_CAP_SLTPWLMT_SCL_BITWIDTH 2
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CAPABILITIES_RESERVED_MASK 0xF0000000
#define PCIEC_PCFG_DEVICE_CAPABILITIES_RESERVED_SHIFT 28 
#define PCIEC_PCFG_DEVICE_CAPABILITIES_RESERVED_BIT 0xF
#define PCIEC_PCFG_DEVICE_CAPABILITIES_RESERVED_BITWIDTH 4
// PCFG_Device_Control_Device_Status Register
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_OFS 0x00000048
// CORERR_RPT_EN bitfiled (RW) Reset=0
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_CORERR_RPT_EN_MASK 0x1
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_CORERR_RPT_EN_SHIFT 0 
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_CORERR_RPT_EN_BIT 0x1
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_CORERR_RPT_EN_BITWIDTH 1
// NONFATLERR_RPT_EN bitfiled (RW) Reset=0
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_NONFATLERR_RPT_EN_MASK 0x2
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_NONFATLERR_RPT_EN_SHIFT 1 
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_NONFATLERR_RPT_EN_BIT 0x1
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_NONFATLERR_RPT_EN_BITWIDTH 1
// FATLERR_RPT_EN bitfiled (RW) Reset=0
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_FATLERR_RPT_EN_MASK 0x4
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_FATLERR_RPT_EN_SHIFT 2 
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_FATLERR_RPT_EN_BIT 0x1
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_FATLERR_RPT_EN_BITWIDTH 1
// UNSPT_REQ_RPT_EN bitfiled (RW) Reset=0
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_UNSPT_REQ_RPT_EN_MASK 0x8
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_UNSPT_REQ_RPT_EN_SHIFT 3 
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_UNSPT_REQ_RPT_EN_BIT 0x1
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_UNSPT_REQ_RPT_EN_BITWIDTH 1
// EN_RLXD_ORDDING bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_EN_RLXD_ORDDING_MASK 0x10
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_EN_RLXD_ORDDING_SHIFT 4 
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_EN_RLXD_ORDDING_BIT 0x1
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_EN_RLXD_ORDDING_BITWIDTH 1
// MAX_PYLDSIZ bitfiled (RW) Reset=0
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_MAX_PYLDSIZ_MASK 0xE0
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_MAX_PYLDSIZ_SHIFT 5 
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_MAX_PYLDSIZ_BIT 0x7
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_MAX_PYLDSIZ_BITWIDTH 3
// EXT_TAGFLD_EN bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_EXT_TAGFLD_EN_MASK 0x100
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_EXT_TAGFLD_EN_SHIFT 8 
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_EXT_TAGFLD_EN_BIT 0x1
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_EXT_TAGFLD_EN_BITWIDTH 1
// PHT_FUNC_EN bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_PHT_FUNC_EN_MASK 0x200
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_PHT_FUNC_EN_SHIFT 9 
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_PHT_FUNC_EN_BIT 0x1
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_PHT_FUNC_EN_BITWIDTH 1
// AUXPW_PM_EN bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_AUXPW_PM_EN_MASK 0x400
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_AUXPW_PM_EN_SHIFT 10 
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_AUXPW_PM_EN_BIT 0x1
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_AUXPW_PM_EN_BITWIDTH 1
// EN_NOSNP bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_EN_NOSNP_MASK 0x800
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_EN_NOSNP_SHIFT 11 
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_EN_NOSNP_BIT 0x1
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_EN_NOSNP_BITWIDTH 1
// MAXRD_REQ_SIZE bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_MAXRD_REQ_SIZE_MASK 0x7000
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_MAXRD_REQ_SIZE_SHIFT 12 
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_MAXRD_REQ_SIZE_BIT 0x7
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_MAXRD_REQ_SIZE_BITWIDTH 3
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_RESERVED2_MASK 0x8000
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_RESERVED2_SHIFT 15 
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_RESERVED2_BIT 0x1
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_RESERVED2_BITWIDTH 1
// CORERR_DET bitfiled (RW) Reset=0
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_CORERR_DET_MASK 0x10000
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_CORERR_DET_SHIFT 16 
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_CORERR_DET_BIT 0x1
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_CORERR_DET_BITWIDTH 1
// NONFATLERR_DET bitfiled (RW) Reset=0
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_NONFATLERR_DET_MASK 0x20000
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_NONFATLERR_DET_SHIFT 17 
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_NONFATLERR_DET_BIT 0x1
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_NONFATLERR_DET_BITWIDTH 1
// FATLERR_DET bitfiled (RW) Reset=0
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_FATLERR_DET_MASK 0x40000
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_FATLERR_DET_SHIFT 18 
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_FATLERR_DET_BIT 0x1
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_FATLERR_DET_BITWIDTH 1
// UNSPT_REQ_DET bitfiled (RW) Reset=0
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_UNSPT_REQ_DET_MASK 0x80000
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_UNSPT_REQ_DET_SHIFT 19 
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_UNSPT_REQ_DET_BIT 0x1
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_UNSPT_REQ_DET_BITWIDTH 1
// AUXPW_DET bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_AUXPW_DET_MASK 0x100000
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_AUXPW_DET_SHIFT 20 
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_AUXPW_DET_BIT 0x1
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_AUXPW_DET_BITWIDTH 1
// TR_PND bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_TR_PND_MASK 0x200000
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_TR_PND_SHIFT 21 
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_TR_PND_BIT 0x1
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_TR_PND_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_RESERVED_MASK 0xFFC00000
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_RESERVED_SHIFT 22 
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_RESERVED_BIT 0x3FF
#define PCIEC_PCFG_DEVICE_CONTROL_DEVICE_STATUS_RESERVED_BITWIDTH 10
// PCFG_Link_Capabilities Register
#define PCIEC_PCFG_LINK_CAPABILITIES_OFS         0x0000004C
// MAX_LNK_SPD bitfiled (RO) Reset=0
#define PCIEC_PCFG_LINK_CAPABILITIES_MAX_LNK_SPD_MASK 0xF
#define PCIEC_PCFG_LINK_CAPABILITIES_MAX_LNK_SPD_SHIFT 0 
#define PCIEC_PCFG_LINK_CAPABILITIES_MAX_LNK_SPD_BIT 0xF
#define PCIEC_PCFG_LINK_CAPABILITIES_MAX_LNK_SPD_BITWIDTH 4
// MAX_LNK_WIDTH1 bitfiled (RO) Reset=0
#define PCIEC_PCFG_LINK_CAPABILITIES_MAX_LNK_WIDTH1_MASK 0x3F0
#define PCIEC_PCFG_LINK_CAPABILITIES_MAX_LNK_WIDTH1_SHIFT 4 
#define PCIEC_PCFG_LINK_CAPABILITIES_MAX_LNK_WIDTH1_BIT 0x3F
#define PCIEC_PCFG_LINK_CAPABILITIES_MAX_LNK_WIDTH1_BITWIDTH 6
// ASPM_SPT bitfiled (RO) Reset=1
#define PCIEC_PCFG_LINK_CAPABILITIES_ASPM_SPT_MASK 0xC00
#define PCIEC_PCFG_LINK_CAPABILITIES_ASPM_SPT_SHIFT 10 
#define PCIEC_PCFG_LINK_CAPABILITIES_ASPM_SPT_BIT 0x3
#define PCIEC_PCFG_LINK_CAPABILITIES_ASPM_SPT_BITWIDTH 2
// L0S_EXT_LTCY bitfiled (RO) Reset=1
#define PCIEC_PCFG_LINK_CAPABILITIES_L0S_EXT_LTCY_MASK 0x7000
#define PCIEC_PCFG_LINK_CAPABILITIES_L0S_EXT_LTCY_SHIFT 12 
#define PCIEC_PCFG_LINK_CAPABILITIES_L0S_EXT_LTCY_BIT 0x7
#define PCIEC_PCFG_LINK_CAPABILITIES_L0S_EXT_LTCY_BITWIDTH 3
// L1_EXT_LTCY bitfiled (RO) Reset=1
#define PCIEC_PCFG_LINK_CAPABILITIES_L1_EXT_LTCY_MASK 0x38000
#define PCIEC_PCFG_LINK_CAPABILITIES_L1_EXT_LTCY_SHIFT 15 
#define PCIEC_PCFG_LINK_CAPABILITIES_L1_EXT_LTCY_BIT 0x7
#define PCIEC_PCFG_LINK_CAPABILITIES_L1_EXT_LTCY_BITWIDTH 3
// CLK_PWMNGMNT bitfiled (RO) Reset=0
#define PCIEC_PCFG_LINK_CAPABILITIES_CLK_PWMNGMNT_MASK 0x40000
#define PCIEC_PCFG_LINK_CAPABILITIES_CLK_PWMNGMNT_SHIFT 18 
#define PCIEC_PCFG_LINK_CAPABILITIES_CLK_PWMNGMNT_BIT 0x1
#define PCIEC_PCFG_LINK_CAPABILITIES_CLK_PWMNGMNT_BITWIDTH 1
// SUPRSDWN_ERR_RPT bitfiled (RO) Reset=0
#define PCIEC_PCFG_LINK_CAPABILITIES_SUPRSDWN_ERR_RPT_MASK 0x80000
#define PCIEC_PCFG_LINK_CAPABILITIES_SUPRSDWN_ERR_RPT_SHIFT 19 
#define PCIEC_PCFG_LINK_CAPABILITIES_SUPRSDWN_ERR_RPT_BIT 0x1
#define PCIEC_PCFG_LINK_CAPABILITIES_SUPRSDWN_ERR_RPT_BITWIDTH 1
// DL_LNK_ACTV_RPT_CAP bitfiled (RO) Reset=0
#define PCIEC_PCFG_LINK_CAPABILITIES_DL_LNK_ACTV_RPT_CAP_MASK 0x100000
#define PCIEC_PCFG_LINK_CAPABILITIES_DL_LNK_ACTV_RPT_CAP_SHIFT 20 
#define PCIEC_PCFG_LINK_CAPABILITIES_DL_LNK_ACTV_RPT_CAP_BIT 0x1
#define PCIEC_PCFG_LINK_CAPABILITIES_DL_LNK_ACTV_RPT_CAP_BITWIDTH 1
// LNK_BNDWD_NOTF_CAP bitfiled (RO) Reset=1
#define PCIEC_PCFG_LINK_CAPABILITIES_LNK_BNDWD_NOTF_CAP_MASK 0x200000
#define PCIEC_PCFG_LINK_CAPABILITIES_LNK_BNDWD_NOTF_CAP_SHIFT 21 
#define PCIEC_PCFG_LINK_CAPABILITIES_LNK_BNDWD_NOTF_CAP_BIT 0x1
#define PCIEC_PCFG_LINK_CAPABILITIES_LNK_BNDWD_NOTF_CAP_BITWIDTH 1
// ASPM_OPT_COMP bitfiled (RO) Reset=1
#define PCIEC_PCFG_LINK_CAPABILITIES_ASPM_OPT_COMP_MASK 0x400000
#define PCIEC_PCFG_LINK_CAPABILITIES_ASPM_OPT_COMP_SHIFT 22 
#define PCIEC_PCFG_LINK_CAPABILITIES_ASPM_OPT_COMP_BIT 0x1
#define PCIEC_PCFG_LINK_CAPABILITIES_ASPM_OPT_COMP_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PCFG_LINK_CAPABILITIES_RESERVED_MASK 0x800000
#define PCIEC_PCFG_LINK_CAPABILITIES_RESERVED_SHIFT 23 
#define PCIEC_PCFG_LINK_CAPABILITIES_RESERVED_BIT 0x1
#define PCIEC_PCFG_LINK_CAPABILITIES_RESERVED_BITWIDTH 1
// PORT_NUM bitfiled (RO) Reset=0
#define PCIEC_PCFG_LINK_CAPABILITIES_PORT_NUM_MASK 0xFF000000
#define PCIEC_PCFG_LINK_CAPABILITIES_PORT_NUM_SHIFT 24 
#define PCIEC_PCFG_LINK_CAPABILITIES_PORT_NUM_BIT 0xFF
#define PCIEC_PCFG_LINK_CAPABILITIES_PORT_NUM_BITWIDTH 8
// PCFG_Link_Control_Link_Status Register
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_OFS  0x00000050
// ASPM_CNTRL bitfiled (RW) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_ASPM_CNTRL_MASK 0x3
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_ASPM_CNTRL_SHIFT 0 
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_ASPM_CNTRL_BIT 0x3
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_ASPM_CNTRL_BITWIDTH 2
// Reserved3 bitfiled (RO) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_RESERVED3_MASK 0x4
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_RESERVED3_SHIFT 2 
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_RESERVED3_BIT 0x1
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_RESERVED3_BITWIDTH 1
// RDCPL_BOUND bitfiled (RO) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_RDCPL_BOUND_MASK 0x8
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_RDCPL_BOUND_SHIFT 3 
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_RDCPL_BOUND_BIT 0x1
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_RDCPL_BOUND_BITWIDTH 1
// LNK_DIS bitfiled (RW) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_LNK_DIS_MASK 0x10
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_LNK_DIS_SHIFT 4 
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_LNK_DIS_BIT 0x1
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_LNK_DIS_BITWIDTH 1
// RET_LNK bitfiled (RW) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_RET_LNK_MASK 0x20
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_RET_LNK_SHIFT 5 
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_RET_LNK_BIT 0x1
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_RET_LNK_BITWIDTH 1
// COM_CLK_RG_CP bitfiled (RW) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_COM_CLK_RG_CP_MASK 0x40
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_COM_CLK_RG_CP_SHIFT 6 
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_COM_CLK_RG_CP_BIT 0x1
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_COM_CLK_RG_CP_BITWIDTH 1
// EXTND_SYNC bitfiled (RW) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_EXTND_SYNC_MASK 0x80
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_EXTND_SYNC_SHIFT 7 
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_EXTND_SYNC_BIT 0x1
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_EXTND_SYNC_BITWIDTH 1
// EN_CLK_PW bitfiled (RO) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_EN_CLK_PW_MASK 0x100
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_EN_CLK_PW_SHIFT 8 
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_EN_CLK_PW_BIT 0x1
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_EN_CLK_PW_BITWIDTH 1
// HD_ATNOMS_WD_DIS bitfiled (RW) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_HD_ATNOMS_WD_DIS_MASK 0x200
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_HD_ATNOMS_WD_DIS_SHIFT 9 
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_HD_ATNOMS_WD_DIS_BIT 0x1
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_HD_ATNOMS_WD_DIS_BITWIDTH 1
// LNKBNDWDMN_INT_EN bitfiled (RW) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_LNKBNDWDMN_INT_EN_MASK 0x400
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_LNKBNDWDMN_INT_EN_SHIFT 10 
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_LNKBNDWDMN_INT_EN_BIT 0x1
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_LNKBNDWDMN_INT_EN_BITWIDTH 1
// LNK_ATNOMS_BNDWD_INT_EN bitfiled (RW) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_LNK_ATNOMS_BNDWD_INT_EN_MASK 0x800
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_LNK_ATNOMS_BNDWD_INT_EN_SHIFT 11 
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_LNK_ATNOMS_BNDWD_INT_EN_BIT 0x1
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_LNK_ATNOMS_BNDWD_INT_EN_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_RESERVED2_MASK 0xF000
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_RESERVED2_SHIFT 12 
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_RESERVED2_BIT 0xF
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_RESERVED2_BITWIDTH 4
// LNK_SPD bitfiled (RO) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_LNK_SPD_MASK 0xF0000
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_LNK_SPD_SHIFT 16 
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_LNK_SPD_BIT 0xF
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_LNK_SPD_BITWIDTH 4
// NEG_LNK_WIDTH bitfiled (RO) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_NEG_LNK_WIDTH_MASK 0x3F00000
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_NEG_LNK_WIDTH_SHIFT 20 
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_NEG_LNK_WIDTH_BIT 0x3F
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_NEG_LNK_WIDTH_BITWIDTH 6
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_RESERVED_MASK 0x4000000
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_RESERVED_SHIFT 26 
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_RESERVED_BIT 0x1
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_RESERVED_BITWIDTH 1
// LNK_TRAINING bitfiled (RO) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_LNK_TRAINING_MASK 0x8000000
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_LNK_TRAINING_SHIFT 27 
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_LNK_TRAINING_BIT 0x1
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_LNK_TRAINING_BITWIDTH 1
// SLOT_CLK_CFG bitfiled (RO) Reset=1
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_SLOT_CLK_CFG_MASK 0x10000000
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_SLOT_CLK_CFG_SHIFT 28 
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_SLOT_CLK_CFG_BIT 0x1
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_SLOT_CLK_CFG_BITWIDTH 1
// DL_LNK_ACTV bitfiled (RO) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_DL_LNK_ACTV_MASK 0x20000000
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_DL_LNK_ACTV_SHIFT 29 
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_DL_LNK_ACTV_BIT 0x1
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_DL_LNK_ACTV_BITWIDTH 1
// LINKWDTHMNGSTS bitfiled (RW) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_LINKWDTHMNGSTS_MASK 0x40000000
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_LINKWDTHMNGSTS_SHIFT 30 
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_LINKWDTHMNGSTS_BIT 0x1
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_LINKWDTHMNGSTS_BITWIDTH 1
// LINKAUTOWDTHSTS bitfiled (RW) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_LINKAUTOWDTHSTS_MASK 0x80000000
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_LINKAUTOWDTHSTS_SHIFT 31 
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_LINKAUTOWDTHSTS_BIT 0x1
#define PCIEC_PCFG_LINK_CONTROL_LINK_STATUS_LINKAUTOWDTHSTS_BITWIDTH 1
// PCFG_Root_Control_Root_Capabilities Register
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_OFS 0x0000005C
// SYSERR_COR_EN bitfiled (RW) Reset=0
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_SYSERR_COR_EN_MASK 0x1
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_SYSERR_COR_EN_SHIFT 0 
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_SYSERR_COR_EN_BIT 0x1
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_SYSERR_COR_EN_BITWIDTH 1
// SYSERR_NONFATL_EN bitfiled (RW) Reset=0
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_SYSERR_NONFATL_EN_MASK 0x2
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_SYSERR_NONFATL_EN_SHIFT 1 
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_SYSERR_NONFATL_EN_BIT 0x1
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_SYSERR_NONFATL_EN_BITWIDTH 1
// SYSERR_FATL_EN bitfiled (RW) Reset=0
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_SYSERR_FATL_EN_MASK 0x4
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_SYSERR_FATL_EN_SHIFT 2 
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_SYSERR_FATL_EN_BIT 0x1
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_SYSERR_FATL_EN_BITWIDTH 1
// PME_INT_EN bitfiled (RW) Reset=0
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_PME_INT_EN_MASK 0x8
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_PME_INT_EN_SHIFT 3 
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_PME_INT_EN_BIT 0x1
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_PME_INT_EN_BITWIDTH 1
// CRS_SFT_VISIBL_EN bitfiled (RW) Reset=0
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_CRS_SFT_VISIBL_EN_MASK 0x10
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_CRS_SFT_VISIBL_EN_SHIFT 4 
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_CRS_SFT_VISIBL_EN_BIT 0x1
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_CRS_SFT_VISIBL_EN_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_RESERVED2_MASK 0xFFE0
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_RESERVED2_SHIFT 5 
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_RESERVED2_BIT 0x7FF
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_RESERVED2_BITWIDTH 11
// CRS_SFT_VISIBL bitfiled (RO) Reset=1
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_CRS_SFT_VISIBL_MASK 0x10000
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_CRS_SFT_VISIBL_SHIFT 16 
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_CRS_SFT_VISIBL_BIT 0x1
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_CRS_SFT_VISIBL_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_RESERVED_MASK 0xFFFE0000
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_RESERVED_SHIFT 17 
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_RESERVED_BIT 0x7FFF
#define PCIEC_PCFG_ROOT_CONTROL_ROOT_CAPABILITIES_RESERVED_BITWIDTH 15
// PCFG_Root_Status Register
#define PCIEC_PCFG_ROOT_STATUS_OFS               0x00000060
// PME_REQID_RC bitfiled (RO) Reset=0
#define PCIEC_PCFG_ROOT_STATUS_PME_REQID_RC_MASK 0xFFFF
#define PCIEC_PCFG_ROOT_STATUS_PME_REQID_RC_SHIFT 0 
#define PCIEC_PCFG_ROOT_STATUS_PME_REQID_RC_BIT  0xFFFF
#define PCIEC_PCFG_ROOT_STATUS_PME_REQID_RC_BITWIDTH 16
// PME_ST_RC bitfiled (RW) Reset=0
#define PCIEC_PCFG_ROOT_STATUS_PME_ST_RC_MASK    0x10000
#define PCIEC_PCFG_ROOT_STATUS_PME_ST_RC_SHIFT   16 
#define PCIEC_PCFG_ROOT_STATUS_PME_ST_RC_BIT     0x1
#define PCIEC_PCFG_ROOT_STATUS_PME_ST_RC_BITWIDTH 1
// PME_PEND_RC bitfiled (RO) Reset=0
#define PCIEC_PCFG_ROOT_STATUS_PME_PEND_RC_MASK  0x20000
#define PCIEC_PCFG_ROOT_STATUS_PME_PEND_RC_SHIFT 17 
#define PCIEC_PCFG_ROOT_STATUS_PME_PEND_RC_BIT   0x1
#define PCIEC_PCFG_ROOT_STATUS_PME_PEND_RC_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PCFG_ROOT_STATUS_RESERVED_MASK     0xFFFC0000
#define PCIEC_PCFG_ROOT_STATUS_RESERVED_SHIFT    18 
#define PCIEC_PCFG_ROOT_STATUS_RESERVED_BIT      0x3FFF
#define PCIEC_PCFG_ROOT_STATUS_RESERVED_BITWIDTH 14
// PCFG_Device_Capabilities_2 Register
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_OFS     0x00000064
// CPLTO_RNG_SPT bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_CPLTO_RNG_SPT_MASK 0xF
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_CPLTO_RNG_SPT_SHIFT 0 
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_CPLTO_RNG_SPT_BIT 0xF
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_CPLTO_RNG_SPT_BITWIDTH 4
// CPLTO_DIS_SPT bitfiled (RO) Reset=1
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_CPLTO_DIS_SPT_MASK 0x10
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_CPLTO_DIS_SPT_SHIFT 4 
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_CPLTO_DIS_SPT_BIT 0x1
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_CPLTO_DIS_SPT_BITWIDTH 1
// ARIFOR_SPT bitfiled (RO) Reset=1
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_ARIFOR_SPT_MASK 0x20
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_ARIFOR_SPT_SHIFT 5 
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_ARIFOR_SPT_BIT 0x1
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_ARIFOR_SPT_BITWIDTH 1
// ATMOPRUT_SPT bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_ATMOPRUT_SPT_MASK 0x40
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_ATMOPRUT_SPT_SHIFT 6 
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_ATMOPRUT_SPT_BIT 0x1
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_ATMOPRUT_SPT_BITWIDTH 1
// ATOMOP_32_CMP_SPT bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_ATOMOP_32_CMP_SPT_MASK 0x80
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_ATOMOP_32_CMP_SPT_SHIFT 7 
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_ATOMOP_32_CMP_SPT_BIT 0x1
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_ATOMOP_32_CMP_SPT_BITWIDTH 1
// ATOMOP_64_CMP_SPT bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_ATOMOP_64_CMP_SPT_MASK 0x100
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_ATOMOP_64_CMP_SPT_SHIFT 8 
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_ATOMOP_64_CMP_SPT_BIT 0x1
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_ATOMOP_64_CMP_SPT_BITWIDTH 1
// CAS_128_CMP_SPT bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_CAS_128_CMP_SPT_MASK 0x200
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_CAS_128_CMP_SPT_SHIFT 9 
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_CAS_128_CMP_SPT_BIT 0x1
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_CAS_128_CMP_SPT_BITWIDTH 1
// NOROEN_PRPRPAS bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_NOROEN_PRPRPAS_MASK 0x400
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_NOROEN_PRPRPAS_SHIFT 10 
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_NOROEN_PRPRPAS_BIT 0x1
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_NOROEN_PRPRPAS_BITWIDTH 1
// LTRMAC_SPT bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_LTRMAC_SPT_MASK 0x800
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_LTRMAC_SPT_SHIFT 11 
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_LTRMAC_SPT_BIT 0x1
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_LTRMAC_SPT_BITWIDTH 1
// TPH_CMP_SPT bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_TPH_CMP_SPT_MASK 0x3000
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_TPH_CMP_SPT_SHIFT 12 
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_TPH_CMP_SPT_BIT 0x3
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_TPH_CMP_SPT_BITWIDTH 2
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_RESERVED2_MASK 0x3C000
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_RESERVED2_SHIFT 14 
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_RESERVED2_BIT 0xF
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_RESERVED2_BITWIDTH 4
// OBFF_SPT bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_OBFF_SPT_MASK 0xC0000
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_OBFF_SPT_SHIFT 18 
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_OBFF_SPT_BIT 0x3
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_OBFF_SPT_BITWIDTH 2
// EXTFMTFLD_SPT bitfiled (RO) Reset=1
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_EXTFMTFLD_SPT_MASK 0x100000
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_EXTFMTFLD_SPT_SHIFT 20 
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_EXTFMTFLD_SPT_BIT 0x1
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_EXTFMTFLD_SPT_BITWIDTH 1
// EETLPPRFX_SPT bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_EETLPPRFX_SPT_MASK 0x200000
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_EETLPPRFX_SPT_SHIFT 21 
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_EETLPPRFX_SPT_BIT 0x1
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_EETLPPRFX_SPT_BITWIDTH 1
// MAXEETLPPFX_SPT bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_MAXEETLPPFX_SPT_MASK 0xC00000
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_MAXEETLPPFX_SPT_SHIFT 22 
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_MAXEETLPPFX_SPT_BIT 0x3
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_MAXEETLPPFX_SPT_BITWIDTH 2
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_RESERVED_MASK 0xFF000000
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_RESERVED_SHIFT 24 
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_RESERVED_BIT 0xFF
#define PCIEC_PCFG_DEVICE_CAPABILITIES_2_RESERVED_BITWIDTH 8
// PCFG_Device_Control_2_Device_Status_2 Register
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_OFS 0x00000068
// CPLTO_VLE bitfiled (RW) Reset=0
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_CPLTO_VLE_MASK 0xF
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_CPLTO_VLE_SHIFT 0 
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_CPLTO_VLE_BIT 0xF
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_CPLTO_VLE_BITWIDTH 4
// CPLTO_DIS bitfiled (RW) Reset=0
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_CPLTO_DIS_MASK 0x10
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_CPLTO_DIS_SHIFT 4 
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_CPLTO_DIS_BIT 0x1
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_CPLTO_DIS_BITWIDTH 1
// ARIFOR_EN bitfiled (RW) Reset=0
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_ARIFOR_EN_MASK 0x20
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_ARIFOR_EN_SHIFT 5 
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_ARIFOR_EN_BIT 0x1
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_ARIFOR_EN_BITWIDTH 1
// ATMOPREQ_EN bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_ATMOPREQ_EN_MASK 0x40
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_ATMOPREQ_EN_SHIFT 6 
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_ATMOPREQ_EN_BIT 0x1
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_ATMOPREQ_EN_BITWIDTH 1
// ATMOP_EGRS_BLK bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_ATMOP_EGRS_BLK_MASK 0x80
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_ATMOP_EGRS_BLK_SHIFT 7 
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_ATMOP_EGRS_BLK_BIT 0x1
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_ATMOP_EGRS_BLK_BITWIDTH 1
// IDO_REQ_EN bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_IDO_REQ_EN_MASK 0x100
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_IDO_REQ_EN_SHIFT 8 
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_IDO_REQ_EN_BIT 0x1
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_IDO_REQ_EN_BITWIDTH 1
// IDO_CPL_EN bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_IDO_CPL_EN_MASK 0x200
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_IDO_CPL_EN_SHIFT 9 
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_IDO_CPL_EN_BIT 0x1
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_IDO_CPL_EN_BITWIDTH 1
// LTR_MEC_EN bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_LTR_MEC_EN_MASK 0x400
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_LTR_MEC_EN_SHIFT 10 
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_LTR_MEC_EN_BIT 0x1
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_LTR_MEC_EN_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_RESERVED2_MASK 0x1800
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_RESERVED2_SHIFT 11 
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_RESERVED2_BIT 0x3
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_RESERVED2_BITWIDTH 2
// OBFF_EN bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_OBFF_EN_MASK 0x6000
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_OBFF_EN_SHIFT 13 
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_OBFF_EN_BIT 0x3
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_OBFF_EN_BITWIDTH 2
// EETLPPRFX_BLK bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_EETLPPRFX_BLK_MASK 0x8000
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_EETLPPRFX_BLK_SHIFT 15 
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_EETLPPRFX_BLK_BIT 0x1
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_EETLPPRFX_BLK_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_RESERVED_MASK 0xFFFF0000
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_RESERVED_SHIFT 16 
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_RESERVED_BIT 0xFFFF
#define PCIEC_PCFG_DEVICE_CONTROL_2_DEVICE_STATUS_2_RESERVED_BITWIDTH 16
// PCFG_Link_Capabilities_2 Register
#define PCIEC_PCFG_LINK_CAPABILITIES_2_OFS       0x0000006C
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PCFG_LINK_CAPABILITIES_2_RESERVED2_MASK 0x1
#define PCIEC_PCFG_LINK_CAPABILITIES_2_RESERVED2_SHIFT 0 
#define PCIEC_PCFG_LINK_CAPABILITIES_2_RESERVED2_BIT 0x1
#define PCIEC_PCFG_LINK_CAPABILITIES_2_RESERVED2_BITWIDTH 1
// SPTLNKSPD_VECT bitfiled (RO) Reset=11
#define PCIEC_PCFG_LINK_CAPABILITIES_2_SPTLNKSPD_VECT_MASK 0xFE
#define PCIEC_PCFG_LINK_CAPABILITIES_2_SPTLNKSPD_VECT_SHIFT 1 
#define PCIEC_PCFG_LINK_CAPABILITIES_2_SPTLNKSPD_VECT_BIT 0x7F
#define PCIEC_PCFG_LINK_CAPABILITIES_2_SPTLNKSPD_VECT_BITWIDTH 7
// CRSLNK_SPT bitfiled (RO) Reset=0
#define PCIEC_PCFG_LINK_CAPABILITIES_2_CRSLNK_SPT_MASK 0x100
#define PCIEC_PCFG_LINK_CAPABILITIES_2_CRSLNK_SPT_SHIFT 8 
#define PCIEC_PCFG_LINK_CAPABILITIES_2_CRSLNK_SPT_BIT 0x1
#define PCIEC_PCFG_LINK_CAPABILITIES_2_CRSLNK_SPT_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PCFG_LINK_CAPABILITIES_2_RESERVED_MASK 0xFFFFFE00
#define PCIEC_PCFG_LINK_CAPABILITIES_2_RESERVED_SHIFT 9 
#define PCIEC_PCFG_LINK_CAPABILITIES_2_RESERVED_BIT 0x7FFFFF
#define PCIEC_PCFG_LINK_CAPABILITIES_2_RESERVED_BITWIDTH 23
// PCFG_Link_Control_2_Link_Status_2 Register
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_OFS 0x00000070
// TGTLNKSPD bitfiled (RW) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_TGTLNKSPD_MASK 0xF
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_TGTLNKSPD_SHIFT 0 
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_TGTLNKSPD_BIT 0xF
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_TGTLNKSPD_BITWIDTH 4
// ENTR_CMP bitfiled (RW) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_ENTR_CMP_MASK 0x10
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_ENTR_CMP_SHIFT 4 
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_ENTR_CMP_BIT 0x1
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_ENTR_CMP_BITWIDTH 1
// HD_ATNOMS_SPD bitfiled (RO) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_HD_ATNOMS_SPD_MASK 0x20
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_HD_ATNOMS_SPD_SHIFT 5 
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_HD_ATNOMS_SPD_BIT 0x1
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_HD_ATNOMS_SPD_BITWIDTH 1
// SEL_DEEMPSIS bitfiled (RO) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_SEL_DEEMPSIS_MASK 0x40
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_SEL_DEEMPSIS_SHIFT 6 
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_SEL_DEEMPSIS_BIT 0x1
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_SEL_DEEMPSIS_BITWIDTH 1
// TR_MRGN bitfiled (RW) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_TR_MRGN_MASK 0x380
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_TR_MRGN_SHIFT 7 
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_TR_MRGN_BIT 0x7
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_TR_MRGN_BITWIDTH 3
// ENT_MOD_CMP bitfiled (RW) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_ENT_MOD_CMP_MASK 0x400
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_ENT_MOD_CMP_SHIFT 10 
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_ENT_MOD_CMP_BIT 0x1
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_ENT_MOD_CMP_BITWIDTH 1
// CMP_SOS bitfiled (RW) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_CMP_SOS_MASK 0x800
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_CMP_SOS_SHIFT 11 
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_CMP_SOS_BIT 0x1
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_CMP_SOS_BITWIDTH 1
// CMP_PRDEEMPSIS bitfiled (RW) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_CMP_PRDEEMPSIS_MASK 0xF000
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_CMP_PRDEEMPSIS_SHIFT 12 
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_CMP_PRDEEMPSIS_BIT 0xF
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_CMP_PRDEEMPSIS_BITWIDTH 4
// CUR_DEEMPSIS_LVL bitfiled (RO) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_CUR_DEEMPSIS_LVL_MASK 0x10000
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_CUR_DEEMPSIS_LVL_SHIFT 16 
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_CUR_DEEMPSIS_LVL_BIT 0x1
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_CUR_DEEMPSIS_LVL_BITWIDTH 1
// EQ_COMP bitfiled (RO) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_EQ_COMP_MASK 0x20000
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_EQ_COMP_SHIFT 17 
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_EQ_COMP_BIT 0x1
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_EQ_COMP_BITWIDTH 1
// EQ_PH1_SUCS bitfiled (RO) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_EQ_PH1_SUCS_MASK 0x40000
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_EQ_PH1_SUCS_SHIFT 18 
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_EQ_PH1_SUCS_BIT 0x1
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_EQ_PH1_SUCS_BITWIDTH 1
// EQ_PH2_SUCS bitfiled (RO) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_EQ_PH2_SUCS_MASK 0x80000
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_EQ_PH2_SUCS_SHIFT 19 
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_EQ_PH2_SUCS_BIT 0x1
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_EQ_PH2_SUCS_BITWIDTH 1
// EQ_PH3_SUCS bitfiled (RO) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_EQ_PH3_SUCS_MASK 0x100000
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_EQ_PH3_SUCS_SHIFT 20 
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_EQ_PH3_SUCS_BIT 0x1
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_EQ_PH3_SUCS_BITWIDTH 1
// LNK_EQ_REQ bitfiled (RW) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_LNK_EQ_REQ_MASK 0x200000
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_LNK_EQ_REQ_SHIFT 21 
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_LNK_EQ_REQ_BIT 0x1
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_LNK_EQ_REQ_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_RESERVED_MASK 0xFFC00000
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_RESERVED_SHIFT 22 
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_RESERVED_BIT 0x3FF
#define PCIEC_PCFG_LINK_CONTROL_2_LINK_STATUS_2_RESERVED_BITWIDTH 10
// PCFG_Power_Management_Capabilities Register
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_OFS 0x00000080
// CAP_ID_PMCS bitfiled (RO) Reset=1
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_CAP_ID_PMCS_MASK 0xFF
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_CAP_ID_PMCS_SHIFT 0 
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_CAP_ID_PMCS_BIT 0xFF
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_CAP_ID_PMCS_BITWIDTH 8
// NXT_CAP_PNTR_PMCS bitfiled (RO) Reset=0
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_NXT_CAP_PNTR_PMCS_MASK 0xFF00
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_NXT_CAP_PNTR_PMCS_SHIFT 8 
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_NXT_CAP_PNTR_PMCS_BIT 0xFF
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_NXT_CAP_PNTR_PMCS_BITWIDTH 8
// PME_VER bitfiled (RO) Reset=0
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_PME_VER_MASK 0x70000
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_PME_VER_SHIFT 16 
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_PME_VER_BIT 0x7
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_PME_VER_BITWIDTH 3
// PME_CLK bitfiled (RO) Reset=0
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_PME_CLK_MASK 0x80000
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_PME_CLK_SHIFT 19 
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_PME_CLK_BIT 0x1
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_PME_CLK_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_RESERVED_MASK 0x100000
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_RESERVED_SHIFT 20 
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_RESERVED_BIT 0x1
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_RESERVED_BITWIDTH 1
// DEV_SPEC_INI bitfiled (RO) Reset=0
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_DEV_SPEC_INI_MASK 0x200000
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_DEV_SPEC_INI_SHIFT 21 
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_DEV_SPEC_INI_BIT 0x1
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_DEV_SPEC_INI_BITWIDTH 1
// AUX_CUR1 bitfiled (RO) Reset=0
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_AUX_CUR1_MASK 0xC00000
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_AUX_CUR1_SHIFT 22 
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_AUX_CUR1_BIT 0x3
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_AUX_CUR1_BITWIDTH 2
// AUX_CUR2 bitfiled (RO) Reset=0
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_AUX_CUR2_MASK 0x1000000
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_AUX_CUR2_SHIFT 24 
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_AUX_CUR2_BIT 0x1
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_AUX_CUR2_BITWIDTH 1
// D1_SPT bitfiled (RO) Reset=0
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_D1_SPT_MASK 0x2000000
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_D1_SPT_SHIFT 25 
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_D1_SPT_BIT 0x1
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_D1_SPT_BITWIDTH 1
// D2_SPT bitfiled (RO) Reset=0
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_D2_SPT_MASK 0x4000000
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_D2_SPT_SHIFT 26 
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_D2_SPT_BIT 0x1
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_D2_SPT_BITWIDTH 1
// PME_SPT bitfiled (RO) Reset=0
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_PME_SPT_MASK 0xF8000000
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_PME_SPT_SHIFT 27 
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_PME_SPT_BIT 0x1F
#define PCIEC_PCFG_POWER_MANAGEMENT_CAPABILITIES_PME_SPT_BITWIDTH 5
// PCFG_Power_Management_Status_Control Register
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_OFS 0x00000084
// POWER_ST bitfiled (RW) Reset=0
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_POWER_ST_MASK 0x3
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_POWER_ST_SHIFT 0 
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_POWER_ST_BIT 0x3
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_POWER_ST_BITWIDTH 2
// Reserved3 bitfiled (RO) Reset=0
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_RESERVED3_MASK 0x4
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_RESERVED3_SHIFT 2 
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_RESERVED3_BIT 0x1
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_RESERVED3_BITWIDTH 1
// NO_SFTRST bitfiled (RO) Reset=1
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_NO_SFTRST_MASK 0x8
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_NO_SFTRST_SHIFT 3 
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_NO_SFTRST_BIT 0x1
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_NO_SFTRST_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_RESERVED2_MASK 0xF0
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_RESERVED2_SHIFT 4 
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_RESERVED2_BIT 0xF
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_RESERVED2_BITWIDTH 4
// PME_EN bitfiled (RO) Reset=0
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_PME_EN_MASK 0x100
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_PME_EN_SHIFT 8 
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_PME_EN_BIT 0x1
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_PME_EN_BITWIDTH 1
// PME_DATSEL bitfiled (RO) Reset=0
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_PME_DATSEL_MASK 0x1E00
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_PME_DATSEL_SHIFT 9 
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_PME_DATSEL_BIT 0xF
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_PME_DATSEL_BITWIDTH 4
// PME_DATSCL bitfiled (RO) Reset=0
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_PME_DATSCL_MASK 0x6000
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_PME_DATSCL_SHIFT 13 
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_PME_DATSCL_BIT 0x3
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_PME_DATSCL_BITWIDTH 2
// PME_ST bitfiled (RO) Reset=0
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_PME_ST_MASK 0x8000
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_PME_ST_SHIFT 15 
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_PME_ST_BIT 0x1
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_PME_ST_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_RESERVED_MASK 0x3F0000
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_RESERVED_SHIFT 16 
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_RESERVED_BIT 0x3F
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_RESERVED_BITWIDTH 6
// PME_B2B3 bitfiled (RO) Reset=0
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_PME_B2B3_MASK 0x400000
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_PME_B2B3_SHIFT 22 
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_PME_B2B3_BIT 0x1
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_PME_B2B3_BITWIDTH 1
// PME_BPCC_EN bitfiled (RO) Reset=0
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_PME_BPCC_EN_MASK 0x800000
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_PME_BPCC_EN_SHIFT 23 
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_PME_BPCC_EN_BIT 0x1
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_PME_BPCC_EN_BITWIDTH 1
// PME_DATA bitfiled (RO) Reset=0
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_PME_DATA_MASK 0xFF000000
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_PME_DATA_SHIFT 24 
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_PME_DATA_BIT 0xFF
#define PCIEC_PCFG_POWER_MANAGEMENT_STATUS_CONTROL_PME_DATA_BITWIDTH 8
// PCFG_PCIExpress_Extended_Capability_ID Register
#define PCIEC_PCFG_PCIEXPRESS_EXTENDED_CAPABILITY_ID_OFS 0x00000100
// PCIE_EXTCAPID_AER bitfiled (RO) Reset=1
#define PCIEC_PCFG_PCIEXPRESS_EXTENDED_CAPABILITY_ID_PCIE_EXTCAPID_AER_MASK 0xFFFF
#define PCIEC_PCFG_PCIEXPRESS_EXTENDED_CAPABILITY_ID_PCIE_EXTCAPID_AER_SHIFT 0 
#define PCIEC_PCFG_PCIEXPRESS_EXTENDED_CAPABILITY_ID_PCIE_EXTCAPID_AER_BIT 0xFFFF
#define PCIEC_PCFG_PCIEXPRESS_EXTENDED_CAPABILITY_ID_PCIE_EXTCAPID_AER_BITWIDTH 16
// PCIE_CAPVER_AER bitfiled (RO) Reset=1
#define PCIEC_PCFG_PCIEXPRESS_EXTENDED_CAPABILITY_ID_PCIE_CAPVER_AER_MASK 0xF0000
#define PCIEC_PCFG_PCIEXPRESS_EXTENDED_CAPABILITY_ID_PCIE_CAPVER_AER_SHIFT 16 
#define PCIEC_PCFG_PCIEXPRESS_EXTENDED_CAPABILITY_ID_PCIE_CAPVER_AER_BIT 0xF
#define PCIEC_PCFG_PCIEXPRESS_EXTENDED_CAPABILITY_ID_PCIE_CAPVER_AER_BITWIDTH 4
// PCIE_CAPOFSET_AER bitfiled (RO) Reset=101010000
#define PCIEC_PCFG_PCIEXPRESS_EXTENDED_CAPABILITY_ID_PCIE_CAPOFSET_AER_MASK 0xFFF00000
#define PCIEC_PCFG_PCIEXPRESS_EXTENDED_CAPABILITY_ID_PCIE_CAPOFSET_AER_SHIFT 20 
#define PCIEC_PCFG_PCIEXPRESS_EXTENDED_CAPABILITY_ID_PCIE_CAPOFSET_AER_BIT 0xFFF
#define PCIEC_PCFG_PCIEXPRESS_EXTENDED_CAPABILITY_ID_PCIE_CAPOFSET_AER_BITWIDTH 12
// PCFG_Uncorrectable_Error_Status Register
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_OFS 0x00000104
// Reserved3 bitfiled (RO) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_RESERVED3_MASK 0xF
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_RESERVED3_SHIFT 0 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_RESERVED3_BIT 0xF
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_RESERVED3_BITWIDTH 4
// DL_PRTCL_ERR_ST bitfiled (RW) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_DL_PRTCL_ERR_ST_MASK 0x10
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_DL_PRTCL_ERR_ST_SHIFT 4 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_DL_PRTCL_ERR_ST_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_DL_PRTCL_ERR_ST_BITWIDTH 1
// SUPRSDWN_ERR_ST bitfiled (RO) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_SUPRSDWN_ERR_ST_MASK 0x20
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_SUPRSDWN_ERR_ST_SHIFT 5 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_SUPRSDWN_ERR_ST_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_SUPRSDWN_ERR_ST_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_RESERVED2_MASK 0xFC0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_RESERVED2_SHIFT 6 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_RESERVED2_BIT 0x3F
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_RESERVED2_BITWIDTH 6
// PISN_TLP_ST bitfiled (RW) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_PISN_TLP_ST_MASK 0x1000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_PISN_TLP_ST_SHIFT 12 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_PISN_TLP_ST_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_PISN_TLP_ST_BITWIDTH 1
// FLWCNTRLPRTCL_ERR_ST bitfiled (RW) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_FLWCNTRLPRTCL_ERR_ST_MASK 0x2000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_FLWCNTRLPRTCL_ERR_ST_SHIFT 13 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_FLWCNTRLPRTCL_ERR_ST_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_FLWCNTRLPRTCL_ERR_ST_BITWIDTH 1
// CPL_TIMOUT_ST bitfiled (RW) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_CPL_TIMOUT_ST_MASK 0x4000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_CPL_TIMOUT_ST_SHIFT 14 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_CPL_TIMOUT_ST_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_CPL_TIMOUT_ST_BITWIDTH 1
// CMPLT_ABRT_ST bitfiled (RW) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_CMPLT_ABRT_ST_MASK 0x8000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_CMPLT_ABRT_ST_SHIFT 15 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_CMPLT_ABRT_ST_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_CMPLT_ABRT_ST_BITWIDTH 1
// UNEXPCT_CPL_ST bitfiled (RW) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_UNEXPCT_CPL_ST_MASK 0x10000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_UNEXPCT_CPL_ST_SHIFT 16 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_UNEXPCT_CPL_ST_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_UNEXPCT_CPL_ST_BITWIDTH 1
// RCV_OVFLW_ST bitfiled (RW) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_RCV_OVFLW_ST_MASK 0x20000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_RCV_OVFLW_ST_SHIFT 17 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_RCV_OVFLW_ST_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_RCV_OVFLW_ST_BITWIDTH 1
// MALFM_TLP_ST bitfiled (RW) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_MALFM_TLP_ST_MASK 0x40000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_MALFM_TLP_ST_SHIFT 18 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_MALFM_TLP_ST_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_MALFM_TLP_ST_BITWIDTH 1
// ECRC_ERR_ST bitfiled (RW) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_ECRC_ERR_ST_MASK 0x80000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_ECRC_ERR_ST_SHIFT 19 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_ECRC_ERR_ST_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_ECRC_ERR_ST_BITWIDTH 1
// UNSPT_REQ_ST bitfiled (RW) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_UNSPT_REQ_ST_MASK 0x100000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_UNSPT_REQ_ST_SHIFT 20 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_UNSPT_REQ_ST_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_UNSPT_REQ_ST_BITWIDTH 1
// ACS_VIOLT_ST bitfiled (RO) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_ACS_VIOLT_ST_MASK 0x200000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_ACS_VIOLT_ST_SHIFT 21 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_ACS_VIOLT_ST_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_ACS_VIOLT_ST_BITWIDTH 1
// UNCRCT_INTNL_ERR_ST bitfiled (RO) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_UNCRCT_INTNL_ERR_ST_MASK 0x400000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_UNCRCT_INTNL_ERR_ST_SHIFT 22 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_UNCRCT_INTNL_ERR_ST_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_UNCRCT_INTNL_ERR_ST_BITWIDTH 1
// MCBLCK_TLP_ST bitfiled (RO) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_MCBLCK_TLP_ST_MASK 0x800000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_MCBLCK_TLP_ST_SHIFT 23 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_MCBLCK_TLP_ST_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_MCBLCK_TLP_ST_BITWIDTH 1
// ATMOP_EGRS_BLK_ST bitfiled (RO) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_ATMOP_EGRS_BLK_ST_MASK 0x1000000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_ATMOP_EGRS_BLK_ST_SHIFT 24 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_ATMOP_EGRS_BLK_ST_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_ATMOP_EGRS_BLK_ST_BITWIDTH 1
// TLP_PRFX_BLK_ERR_ST bitfiled (RO) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_TLP_PRFX_BLK_ERR_ST_MASK 0x2000000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_TLP_PRFX_BLK_ERR_ST_SHIFT 25 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_TLP_PRFX_BLK_ERR_ST_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_TLP_PRFX_BLK_ERR_ST_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_RESERVED_MASK 0xFC000000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_RESERVED_SHIFT 26 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_RESERVED_BIT 0x3F
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_STATUS_RESERVED_BITWIDTH 6
// PCFG_Uncorrectable_Error_Mask Register
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_OFS  0x00000108
// Reserved3 bitfiled (RO) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_RESERVED3_MASK 0xF
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_RESERVED3_SHIFT 0 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_RESERVED3_BIT 0xF
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_RESERVED3_BITWIDTH 4
// DL_PRTCL_ERR_MSK bitfiled (RW) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_DL_PRTCL_ERR_MSK_MASK 0x10
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_DL_PRTCL_ERR_MSK_SHIFT 4 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_DL_PRTCL_ERR_MSK_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_DL_PRTCL_ERR_MSK_BITWIDTH 1
// SUPRSDWN_ERR_MSK bitfiled (RO) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_SUPRSDWN_ERR_MSK_MASK 0x20
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_SUPRSDWN_ERR_MSK_SHIFT 5 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_SUPRSDWN_ERR_MSK_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_SUPRSDWN_ERR_MSK_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_RESERVED2_MASK 0xFC0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_RESERVED2_SHIFT 6 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_RESERVED2_BIT 0x3F
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_RESERVED2_BITWIDTH 6
// PISN_TLP_MSK bitfiled (RW) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_PISN_TLP_MSK_MASK 0x1000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_PISN_TLP_MSK_SHIFT 12 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_PISN_TLP_MSK_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_PISN_TLP_MSK_BITWIDTH 1
// FLWCNTRLPRTCL_ERR_MSK bitfiled (RW) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_FLWCNTRLPRTCL_ERR_MSK_MASK 0x2000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_FLWCNTRLPRTCL_ERR_MSK_SHIFT 13 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_FLWCNTRLPRTCL_ERR_MSK_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_FLWCNTRLPRTCL_ERR_MSK_BITWIDTH 1
// CPL_TIMOUT_MSK bitfiled (RW) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_CPL_TIMOUT_MSK_MASK 0x4000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_CPL_TIMOUT_MSK_SHIFT 14 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_CPL_TIMOUT_MSK_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_CPL_TIMOUT_MSK_BITWIDTH 1
// CMPLT_ABRT_MSK bitfiled (RW) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_CMPLT_ABRT_MSK_MASK 0x8000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_CMPLT_ABRT_MSK_SHIFT 15 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_CMPLT_ABRT_MSK_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_CMPLT_ABRT_MSK_BITWIDTH 1
// UNEXPCT_CPL_MSK bitfiled (RW) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_UNEXPCT_CPL_MSK_MASK 0x10000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_UNEXPCT_CPL_MSK_SHIFT 16 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_UNEXPCT_CPL_MSK_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_UNEXPCT_CPL_MSK_BITWIDTH 1
// RCV_OVFLW_MSK bitfiled (RW) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_RCV_OVFLW_MSK_MASK 0x20000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_RCV_OVFLW_MSK_SHIFT 17 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_RCV_OVFLW_MSK_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_RCV_OVFLW_MSK_BITWIDTH 1
// MALFM_TLP_MSK bitfiled (RW) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_MALFM_TLP_MSK_MASK 0x40000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_MALFM_TLP_MSK_SHIFT 18 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_MALFM_TLP_MSK_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_MALFM_TLP_MSK_BITWIDTH 1
// ECRC_ERR_MSK bitfiled (RW) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_ECRC_ERR_MSK_MASK 0x80000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_ECRC_ERR_MSK_SHIFT 19 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_ECRC_ERR_MSK_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_ECRC_ERR_MSK_BITWIDTH 1
// UNSPT_REQ_MSK bitfiled (RW) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_UNSPT_REQ_MSK_MASK 0x100000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_UNSPT_REQ_MSK_SHIFT 20 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_UNSPT_REQ_MSK_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_UNSPT_REQ_MSK_BITWIDTH 1
// ACS_VIOLT_MSK bitfiled (RO) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_ACS_VIOLT_MSK_MASK 0x200000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_ACS_VIOLT_MSK_SHIFT 21 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_ACS_VIOLT_MSK_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_ACS_VIOLT_MSK_BITWIDTH 1
// UNCRCT_INTNL_ERR_MSK bitfiled (RO) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_UNCRCT_INTNL_ERR_MSK_MASK 0x400000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_UNCRCT_INTNL_ERR_MSK_SHIFT 22 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_UNCRCT_INTNL_ERR_MSK_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_UNCRCT_INTNL_ERR_MSK_BITWIDTH 1
// MCBLCK_TLP_MSK bitfiled (RO) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_MCBLCK_TLP_MSK_MASK 0x800000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_MCBLCK_TLP_MSK_SHIFT 23 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_MCBLCK_TLP_MSK_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_MCBLCK_TLP_MSK_BITWIDTH 1
// ATMOP_EGRS_BLK_MSK bitfiled (RO) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_ATMOP_EGRS_BLK_MSK_MASK 0x1000000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_ATMOP_EGRS_BLK_MSK_SHIFT 24 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_ATMOP_EGRS_BLK_MSK_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_ATMOP_EGRS_BLK_MSK_BITWIDTH 1
// TLP_PRFX_BLK_ERR_MSK bitfiled (RO) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_TLP_PRFX_BLK_ERR_MSK_MASK 0x2000000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_TLP_PRFX_BLK_ERR_MSK_SHIFT 25 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_TLP_PRFX_BLK_ERR_MSK_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_TLP_PRFX_BLK_ERR_MSK_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_RESERVED_MASK 0xFC000000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_RESERVED_SHIFT 26 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_RESERVED_BIT 0x3F
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_MASK_RESERVED_BITWIDTH 6
// PCFG_Uncorrectable_Error_Severity Register
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_OFS 0x0000010C
// Reserved3 bitfiled (RO) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_RESERVED3_MASK 0xF
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_RESERVED3_SHIFT 0 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_RESERVED3_BIT 0xF
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_RESERVED3_BITWIDTH 4
// DL_PRTCL_ERR_SVRTY bitfiled (RW) Reset=1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_DL_PRTCL_ERR_SVRTY_MASK 0x10
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_DL_PRTCL_ERR_SVRTY_SHIFT 4 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_DL_PRTCL_ERR_SVRTY_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_DL_PRTCL_ERR_SVRTY_BITWIDTH 1
// SUPRSDWN_ERR_SVRTY bitfiled (RO) Reset=1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_SUPRSDWN_ERR_SVRTY_MASK 0x20
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_SUPRSDWN_ERR_SVRTY_SHIFT 5 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_SUPRSDWN_ERR_SVRTY_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_SUPRSDWN_ERR_SVRTY_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_RESERVED2_MASK 0xFC0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_RESERVED2_SHIFT 6 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_RESERVED2_BIT 0x3F
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_RESERVED2_BITWIDTH 6
// PISN_TLP_SVRTY bitfiled (RW) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_PISN_TLP_SVRTY_MASK 0x1000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_PISN_TLP_SVRTY_SHIFT 12 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_PISN_TLP_SVRTY_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_PISN_TLP_SVRTY_BITWIDTH 1
// FLWCNTRLPRTCL_ERR_SVRTY bitfiled (RW) Reset=1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_FLWCNTRLPRTCL_ERR_SVRTY_MASK 0x2000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_FLWCNTRLPRTCL_ERR_SVRTY_SHIFT 13 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_FLWCNTRLPRTCL_ERR_SVRTY_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_FLWCNTRLPRTCL_ERR_SVRTY_BITWIDTH 1
// CPL_TIMOUT_SVRTY bitfiled (RW) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_CPL_TIMOUT_SVRTY_MASK 0x4000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_CPL_TIMOUT_SVRTY_SHIFT 14 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_CPL_TIMOUT_SVRTY_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_CPL_TIMOUT_SVRTY_BITWIDTH 1
// CMPLT_ABRT_SVRTY bitfiled (RW) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_CMPLT_ABRT_SVRTY_MASK 0x8000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_CMPLT_ABRT_SVRTY_SHIFT 15 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_CMPLT_ABRT_SVRTY_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_CMPLT_ABRT_SVRTY_BITWIDTH 1
// UNEXPCT_CPL_SVRTY bitfiled (RW) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_UNEXPCT_CPL_SVRTY_MASK 0x10000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_UNEXPCT_CPL_SVRTY_SHIFT 16 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_UNEXPCT_CPL_SVRTY_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_UNEXPCT_CPL_SVRTY_BITWIDTH 1
// RCV_OVFLW_SVRTY bitfiled (RW) Reset=1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_RCV_OVFLW_SVRTY_MASK 0x20000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_RCV_OVFLW_SVRTY_SHIFT 17 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_RCV_OVFLW_SVRTY_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_RCV_OVFLW_SVRTY_BITWIDTH 1
// MALFM_TLP_SVRTY bitfiled (RW) Reset=1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_MALFM_TLP_SVRTY_MASK 0x40000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_MALFM_TLP_SVRTY_SHIFT 18 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_MALFM_TLP_SVRTY_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_MALFM_TLP_SVRTY_BITWIDTH 1
// ECRC_ERR_SVRTY bitfiled (RW) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_ECRC_ERR_SVRTY_MASK 0x80000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_ECRC_ERR_SVRTY_SHIFT 19 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_ECRC_ERR_SVRTY_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_ECRC_ERR_SVRTY_BITWIDTH 1
// UNSPT_REQ_SVRTY bitfiled (RW) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_UNSPT_REQ_SVRTY_MASK 0x100000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_UNSPT_REQ_SVRTY_SHIFT 20 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_UNSPT_REQ_SVRTY_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_UNSPT_REQ_SVRTY_BITWIDTH 1
// ACS_VIOLT_SVRTY bitfiled (RO) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_ACS_VIOLT_SVRTY_MASK 0x200000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_ACS_VIOLT_SVRTY_SHIFT 21 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_ACS_VIOLT_SVRTY_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_ACS_VIOLT_SVRTY_BITWIDTH 1
// UNCRCT_INTNL_ERR_SVRTY bitfiled (RO) Reset=1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_UNCRCT_INTNL_ERR_SVRTY_MASK 0x400000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_UNCRCT_INTNL_ERR_SVRTY_SHIFT 22 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_UNCRCT_INTNL_ERR_SVRTY_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_UNCRCT_INTNL_ERR_SVRTY_BITWIDTH 1
// MCBLCK_TLP_SVRTY bitfiled (RO) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_MCBLCK_TLP_SVRTY_MASK 0x800000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_MCBLCK_TLP_SVRTY_SHIFT 23 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_MCBLCK_TLP_SVRTY_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_MCBLCK_TLP_SVRTY_BITWIDTH 1
// ATMOP_EGRS_BLK_SVRTY bitfiled (RO) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_ATMOP_EGRS_BLK_SVRTY_MASK 0x1000000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_ATMOP_EGRS_BLK_SVRTY_SHIFT 24 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_ATMOP_EGRS_BLK_SVRTY_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_ATMOP_EGRS_BLK_SVRTY_BITWIDTH 1
// TLP_PRFX_BLK_ERR_SVRTY bitfiled (RO) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_TLP_PRFX_BLK_ERR_SVRTY_MASK 0x2000000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_TLP_PRFX_BLK_ERR_SVRTY_SHIFT 25 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_TLP_PRFX_BLK_ERR_SVRTY_BIT 0x1
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_TLP_PRFX_BLK_ERR_SVRTY_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_RESERVED_MASK 0xFC000000
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_RESERVED_SHIFT 26 
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_RESERVED_BIT 0x3F
#define PCIEC_PCFG_UNCORRECTABLE_ERROR_SEVERITY_RESERVED_BITWIDTH 6
// PCFG_Correctable_Error_Status Register
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_OFS  0x00000110
// RCV_ERR_ST bitfiled (RW) Reset=0
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_RCV_ERR_ST_MASK 0x1
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_RCV_ERR_ST_SHIFT 0 
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_RCV_ERR_ST_BIT 0x1
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_RCV_ERR_ST_BITWIDTH 1
// Reserved3 bitfiled (RO) Reset=0
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_RESERVED3_MASK 0x3E
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_RESERVED3_SHIFT 1 
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_RESERVED3_BIT 0x1F
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_RESERVED3_BITWIDTH 5
// BADTLP_ST bitfiled (RW) Reset=0
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_BADTLP_ST_MASK 0x40
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_BADTLP_ST_SHIFT 6 
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_BADTLP_ST_BIT 0x1
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_BADTLP_ST_BITWIDTH 1
// BADDLLP_ST bitfiled (RW) Reset=0
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_BADDLLP_ST_MASK 0x80
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_BADDLLP_ST_SHIFT 7 
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_BADDLLP_ST_BIT 0x1
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_BADDLLP_ST_BITWIDTH 1
// RPLYNUM_RLOVR_ST bitfiled (RW) Reset=0
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_RPLYNUM_RLOVR_ST_MASK 0x100
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_RPLYNUM_RLOVR_ST_SHIFT 8 
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_RPLYNUM_RLOVR_ST_BIT 0x1
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_RPLYNUM_RLOVR_ST_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_RESERVED2_MASK 0xE00
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_RESERVED2_SHIFT 9 
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_RESERVED2_BIT 0x7
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_RESERVED2_BITWIDTH 3
// RPLYTIM_TIMOUT_ST bitfiled (RW) Reset=0
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_RPLYTIM_TIMOUT_ST_MASK 0x1000
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_RPLYTIM_TIMOUT_ST_SHIFT 12 
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_RPLYTIM_TIMOUT_ST_BIT 0x1
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_RPLYTIM_TIMOUT_ST_BITWIDTH 1
// ADV_NONFATL_ERR_ST bitfiled (RW) Reset=0
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_ADV_NONFATL_ERR_ST_MASK 0x2000
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_ADV_NONFATL_ERR_ST_SHIFT 13 
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_ADV_NONFATL_ERR_ST_BIT 0x1
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_ADV_NONFATL_ERR_ST_BITWIDTH 1
// CRCT_INTNL_ERR_ST bitfiled (RO) Reset=0
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_CRCT_INTNL_ERR_ST_MASK 0x4000
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_CRCT_INTNL_ERR_ST_SHIFT 14 
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_CRCT_INTNL_ERR_ST_BIT 0x1
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_CRCT_INTNL_ERR_ST_BITWIDTH 1
// HDLOG_OVFLW_ST bitfiled (RO) Reset=0
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_HDLOG_OVFLW_ST_MASK 0x8000
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_HDLOG_OVFLW_ST_SHIFT 15 
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_HDLOG_OVFLW_ST_BIT 0x1
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_HDLOG_OVFLW_ST_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_RESERVED_MASK 0xFFFF0000
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_RESERVED_SHIFT 16 
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_RESERVED_BIT 0xFFFF
#define PCIEC_PCFG_CORRECTABLE_ERROR_STATUS_RESERVED_BITWIDTH 16
// PCFG_Correctable_Error_Mask Register
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_OFS    0x00000114
// RCV_ERR_MSK bitfiled (RW) Reset=0
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_RCV_ERR_MSK_MASK 0x1
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_RCV_ERR_MSK_SHIFT 0 
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_RCV_ERR_MSK_BIT 0x1
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_RCV_ERR_MSK_BITWIDTH 1
// Reserved3 bitfiled (RO) Reset=0
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_RESERVED3_MASK 0x3E
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_RESERVED3_SHIFT 1 
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_RESERVED3_BIT 0x1F
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_RESERVED3_BITWIDTH 5
// BADTLP_MSK bitfiled (RW) Reset=0
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_BADTLP_MSK_MASK 0x40
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_BADTLP_MSK_SHIFT 6 
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_BADTLP_MSK_BIT 0x1
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_BADTLP_MSK_BITWIDTH 1
// BADDLLP_MSK bitfiled (RW) Reset=0
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_BADDLLP_MSK_MASK 0x80
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_BADDLLP_MSK_SHIFT 7 
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_BADDLLP_MSK_BIT 0x1
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_BADDLLP_MSK_BITWIDTH 1
// RPLYNUM_RLOVR_MSK bitfiled (RW) Reset=0
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_RPLYNUM_RLOVR_MSK_MASK 0x100
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_RPLYNUM_RLOVR_MSK_SHIFT 8 
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_RPLYNUM_RLOVR_MSK_BIT 0x1
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_RPLYNUM_RLOVR_MSK_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_RESERVED2_MASK 0xE00
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_RESERVED2_SHIFT 9 
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_RESERVED2_BIT 0x7
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_RESERVED2_BITWIDTH 3
// RPLYTIM_TIMOUT_MSK bitfiled (RW) Reset=0
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_RPLYTIM_TIMOUT_MSK_MASK 0x1000
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_RPLYTIM_TIMOUT_MSK_SHIFT 12 
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_RPLYTIM_TIMOUT_MSK_BIT 0x1
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_RPLYTIM_TIMOUT_MSK_BITWIDTH 1
// ADV_NONFATL_ERR_MSK bitfiled (RW) Reset=1
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_ADV_NONFATL_ERR_MSK_MASK 0x2000
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_ADV_NONFATL_ERR_MSK_SHIFT 13 
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_ADV_NONFATL_ERR_MSK_BIT 0x1
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_ADV_NONFATL_ERR_MSK_BITWIDTH 1
// CRCT_INTNL_ERR_MSK bitfiled (RO) Reset=0
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_CRCT_INTNL_ERR_MSK_MASK 0x4000
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_CRCT_INTNL_ERR_MSK_SHIFT 14 
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_CRCT_INTNL_ERR_MSK_BIT 0x1
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_CRCT_INTNL_ERR_MSK_BITWIDTH 1
// HDLOG_OVFLW_MSK bitfiled (RO) Reset=0
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_HDLOG_OVFLW_MSK_MASK 0x8000
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_HDLOG_OVFLW_MSK_SHIFT 15 
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_HDLOG_OVFLW_MSK_BIT 0x1
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_HDLOG_OVFLW_MSK_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_RESERVED_MASK 0xFFFF0000
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_RESERVED_SHIFT 16 
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_RESERVED_BIT 0xFFFF
#define PCIEC_PCFG_CORRECTABLE_ERROR_MASK_RESERVED_BITWIDTH 16
// PCFG_Advanced_Error_Capabilities_and_Control Register
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_OFS 0x00000118
// FRST_ERR_POINTR bitfiled (RO) Reset=0
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_FRST_ERR_POINTR_MASK 0x1F
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_FRST_ERR_POINTR_SHIFT 0 
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_FRST_ERR_POINTR_BIT 0x1F
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_FRST_ERR_POINTR_BITWIDTH 5
// ECRC_GEN_CAP bitfiled (RO) Reset=1
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_ECRC_GEN_CAP_MASK 0x20
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_ECRC_GEN_CAP_SHIFT 5 
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_ECRC_GEN_CAP_BIT 0x1
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_ECRC_GEN_CAP_BITWIDTH 1
// ECRC_GEN_EN bitfiled (RW) Reset=0
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_ECRC_GEN_EN_MASK 0x40
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_ECRC_GEN_EN_SHIFT 6 
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_ECRC_GEN_EN_BIT 0x1
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_ECRC_GEN_EN_BITWIDTH 1
// ECRC_CHK_CAP bitfiled (RO) Reset=1
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_ECRC_CHK_CAP_MASK 0x80
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_ECRC_CHK_CAP_SHIFT 7 
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_ECRC_CHK_CAP_BIT 0x1
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_ECRC_CHK_CAP_BITWIDTH 1
// ECRC_CHK_EN bitfiled (RW) Reset=0
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_ECRC_CHK_EN_MASK 0x100
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_ECRC_CHK_EN_SHIFT 8 
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_ECRC_CHK_EN_BIT 0x1
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_ECRC_CHK_EN_BITWIDTH 1
// MLTHD_REC_CAP bitfiled (RO) Reset=0
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_MLTHD_REC_CAP_MASK 0x200
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_MLTHD_REC_CAP_SHIFT 9 
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_MLTHD_REC_CAP_BIT 0x1
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_MLTHD_REC_CAP_BITWIDTH 1
// MLTHD_REC_EN bitfiled (RO) Reset=0
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_MLTHD_REC_EN_MASK 0x400
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_MLTHD_REC_EN_SHIFT 10 
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_MLTHD_REC_EN_BIT 0x1
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_MLTHD_REC_EN_BITWIDTH 1
// TLP_PRFX_LOG_PRSNT bitfiled (RO) Reset=0
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_TLP_PRFX_LOG_PRSNT_MASK 0x800
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_TLP_PRFX_LOG_PRSNT_SHIFT 11 
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_TLP_PRFX_LOG_PRSNT_BIT 0x1
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_TLP_PRFX_LOG_PRSNT_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_RESERVED_MASK 0xFFFFF000
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_RESERVED_SHIFT 12 
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_RESERVED_BIT 0xFFFFF
#define PCIEC_PCFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL_RESERVED_BITWIDTH 20
// PCFG_HeaderLog_Register_1stDW Register
#define PCIEC_PCFG_HEADERLOG_REGISTER_1STDW_OFS  0x0000011C
// HDLOG_REG1 bitfiled (RO) Reset=0
#define PCIEC_PCFG_HEADERLOG_REGISTER_1STDW_HDLOG_REG1_MASK 0xFFFFFFFF
#define PCIEC_PCFG_HEADERLOG_REGISTER_1STDW_HDLOG_REG1_SHIFT 0 
#define PCIEC_PCFG_HEADERLOG_REGISTER_1STDW_HDLOG_REG1_BIT 0xFFFFFFFF
#define PCIEC_PCFG_HEADERLOG_REGISTER_1STDW_HDLOG_REG1_BITWIDTH 32
// PCFG_HeaderLog_Register_2ndDW Register
#define PCIEC_PCFG_HEADERLOG_REGISTER_2NDDW_OFS  0x00000120
// HDLOG_REG2 bitfiled (RO) Reset=0
#define PCIEC_PCFG_HEADERLOG_REGISTER_2NDDW_HDLOG_REG2_MASK 0xFFFFFFFF
#define PCIEC_PCFG_HEADERLOG_REGISTER_2NDDW_HDLOG_REG2_SHIFT 0 
#define PCIEC_PCFG_HEADERLOG_REGISTER_2NDDW_HDLOG_REG2_BIT 0xFFFFFFFF
#define PCIEC_PCFG_HEADERLOG_REGISTER_2NDDW_HDLOG_REG2_BITWIDTH 32
// PCFG_HeaderLog_Register_3rdDW Register
#define PCIEC_PCFG_HEADERLOG_REGISTER_3RDDW_OFS  0x00000124
// HDLOG_REG3 bitfiled (RO) Reset=0
#define PCIEC_PCFG_HEADERLOG_REGISTER_3RDDW_HDLOG_REG3_MASK 0xFFFFFFFF
#define PCIEC_PCFG_HEADERLOG_REGISTER_3RDDW_HDLOG_REG3_SHIFT 0 
#define PCIEC_PCFG_HEADERLOG_REGISTER_3RDDW_HDLOG_REG3_BIT 0xFFFFFFFF
#define PCIEC_PCFG_HEADERLOG_REGISTER_3RDDW_HDLOG_REG3_BITWIDTH 32
// PCFG_HeaderLog_Register_4thDW Register
#define PCIEC_PCFG_HEADERLOG_REGISTER_4THDW_OFS  0x00000128
// HDLOG_REG4 bitfiled (RO) Reset=0
#define PCIEC_PCFG_HEADERLOG_REGISTER_4THDW_HDLOG_REG4_MASK 0xFFFFFFFF
#define PCIEC_PCFG_HEADERLOG_REGISTER_4THDW_HDLOG_REG4_SHIFT 0 
#define PCIEC_PCFG_HEADERLOG_REGISTER_4THDW_HDLOG_REG4_BIT 0xFFFFFFFF
#define PCIEC_PCFG_HEADERLOG_REGISTER_4THDW_HDLOG_REG4_BITWIDTH 32
// PCFG_Root_Error_Command Register
#define PCIEC_PCFG_ROOT_ERROR_COMMAND_OFS        0x0000012C
// CORERR_RC_RPT_EN bitfiled (RW) Reset=0
#define PCIEC_PCFG_ROOT_ERROR_COMMAND_CORERR_RC_RPT_EN_MASK 0x1
#define PCIEC_PCFG_ROOT_ERROR_COMMAND_CORERR_RC_RPT_EN_SHIFT 0 
#define PCIEC_PCFG_ROOT_ERROR_COMMAND_CORERR_RC_RPT_EN_BIT 0x1
#define PCIEC_PCFG_ROOT_ERROR_COMMAND_CORERR_RC_RPT_EN_BITWIDTH 1
// NONFATLERR_RC_RPT_EN bitfiled (RW) Reset=0
#define PCIEC_PCFG_ROOT_ERROR_COMMAND_NONFATLERR_RC_RPT_EN_MASK 0x2
#define PCIEC_PCFG_ROOT_ERROR_COMMAND_NONFATLERR_RC_RPT_EN_SHIFT 1 
#define PCIEC_PCFG_ROOT_ERROR_COMMAND_NONFATLERR_RC_RPT_EN_BIT 0x1
#define PCIEC_PCFG_ROOT_ERROR_COMMAND_NONFATLERR_RC_RPT_EN_BITWIDTH 1
// FATLERR_RC_RPT_EN bitfiled (RW) Reset=0
#define PCIEC_PCFG_ROOT_ERROR_COMMAND_FATLERR_RC_RPT_EN_MASK 0x4
#define PCIEC_PCFG_ROOT_ERROR_COMMAND_FATLERR_RC_RPT_EN_SHIFT 2 
#define PCIEC_PCFG_ROOT_ERROR_COMMAND_FATLERR_RC_RPT_EN_BIT 0x1
#define PCIEC_PCFG_ROOT_ERROR_COMMAND_FATLERR_RC_RPT_EN_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PCFG_ROOT_ERROR_COMMAND_RESERVED_MASK 0xFFFFFFF8
#define PCIEC_PCFG_ROOT_ERROR_COMMAND_RESERVED_SHIFT 3 
#define PCIEC_PCFG_ROOT_ERROR_COMMAND_RESERVED_BIT 0x1FFFFFFF
#define PCIEC_PCFG_ROOT_ERROR_COMMAND_RESERVED_BITWIDTH 29
// PCFG_Root_Error_Status Register
#define PCIEC_PCFG_ROOT_ERROR_STATUS_OFS         0x00000130
// CORERR_RCV bitfiled (RW) Reset=0
#define PCIEC_PCFG_ROOT_ERROR_STATUS_CORERR_RCV_MASK 0x1
#define PCIEC_PCFG_ROOT_ERROR_STATUS_CORERR_RCV_SHIFT 0 
#define PCIEC_PCFG_ROOT_ERROR_STATUS_CORERR_RCV_BIT 0x1
#define PCIEC_PCFG_ROOT_ERROR_STATUS_CORERR_RCV_BITWIDTH 1
// MULT_CORERR_RCV bitfiled (RW) Reset=0
#define PCIEC_PCFG_ROOT_ERROR_STATUS_MULT_CORERR_RCV_MASK 0x2
#define PCIEC_PCFG_ROOT_ERROR_STATUS_MULT_CORERR_RCV_SHIFT 1 
#define PCIEC_PCFG_ROOT_ERROR_STATUS_MULT_CORERR_RCV_BIT 0x1
#define PCIEC_PCFG_ROOT_ERROR_STATUS_MULT_CORERR_RCV_BITWIDTH 1
// FATLNONFATLERR_RCV bitfiled (RW) Reset=0
#define PCIEC_PCFG_ROOT_ERROR_STATUS_FATLNONFATLERR_RCV_MASK 0x4
#define PCIEC_PCFG_ROOT_ERROR_STATUS_FATLNONFATLERR_RCV_SHIFT 2 
#define PCIEC_PCFG_ROOT_ERROR_STATUS_FATLNONFATLERR_RCV_BIT 0x1
#define PCIEC_PCFG_ROOT_ERROR_STATUS_FATLNONFATLERR_RCV_BITWIDTH 1
// MULT_FATLNONFATLERR_RCV bitfiled (RW) Reset=0
#define PCIEC_PCFG_ROOT_ERROR_STATUS_MULT_FATLNONFATLERR_RCV_MASK 0x8
#define PCIEC_PCFG_ROOT_ERROR_STATUS_MULT_FATLNONFATLERR_RCV_SHIFT 3 
#define PCIEC_PCFG_ROOT_ERROR_STATUS_MULT_FATLNONFATLERR_RCV_BIT 0x1
#define PCIEC_PCFG_ROOT_ERROR_STATUS_MULT_FATLNONFATLERR_RCV_BITWIDTH 1
// FST_UNCOR_FATL bitfiled (RW) Reset=0
#define PCIEC_PCFG_ROOT_ERROR_STATUS_FST_UNCOR_FATL_MASK 0x10
#define PCIEC_PCFG_ROOT_ERROR_STATUS_FST_UNCOR_FATL_SHIFT 4 
#define PCIEC_PCFG_ROOT_ERROR_STATUS_FST_UNCOR_FATL_BIT 0x1
#define PCIEC_PCFG_ROOT_ERROR_STATUS_FST_UNCOR_FATL_BITWIDTH 1
// NONFATLERR_MSG_RCV bitfiled (RW) Reset=0
#define PCIEC_PCFG_ROOT_ERROR_STATUS_NONFATLERR_MSG_RCV_MASK 0x20
#define PCIEC_PCFG_ROOT_ERROR_STATUS_NONFATLERR_MSG_RCV_SHIFT 5 
#define PCIEC_PCFG_ROOT_ERROR_STATUS_NONFATLERR_MSG_RCV_BIT 0x1
#define PCIEC_PCFG_ROOT_ERROR_STATUS_NONFATLERR_MSG_RCV_BITWIDTH 1
// FATLERR_MSG_RCV bitfiled (RW) Reset=0
#define PCIEC_PCFG_ROOT_ERROR_STATUS_FATLERR_MSG_RCV_MASK 0x40
#define PCIEC_PCFG_ROOT_ERROR_STATUS_FATLERR_MSG_RCV_SHIFT 6 
#define PCIEC_PCFG_ROOT_ERROR_STATUS_FATLERR_MSG_RCV_BIT 0x1
#define PCIEC_PCFG_ROOT_ERROR_STATUS_FATLERR_MSG_RCV_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PCFG_ROOT_ERROR_STATUS_RESERVED_MASK 0x7FFFF80
#define PCIEC_PCFG_ROOT_ERROR_STATUS_RESERVED_SHIFT 7 
#define PCIEC_PCFG_ROOT_ERROR_STATUS_RESERVED_BIT 0xFFFFF
#define PCIEC_PCFG_ROOT_ERROR_STATUS_RESERVED_BITWIDTH 20
// ADVERR_INTMSG_NUM bitfiled (RO) Reset=0
#define PCIEC_PCFG_ROOT_ERROR_STATUS_ADVERR_INTMSG_NUM_MASK 0xF8000000
#define PCIEC_PCFG_ROOT_ERROR_STATUS_ADVERR_INTMSG_NUM_SHIFT 27 
#define PCIEC_PCFG_ROOT_ERROR_STATUS_ADVERR_INTMSG_NUM_BIT 0x1F
#define PCIEC_PCFG_ROOT_ERROR_STATUS_ADVERR_INTMSG_NUM_BITWIDTH 5
// PCFG_Error_Source_Identification_Correctable_Error_Source_Identification Register
#define PCIEC_PCFG_ERROR_SOURCE_IDENTIFICATION_CORRECTABLE_ERROR_SOURCE_IDENTIFICATION_OFS 0x00000134
// CORERR_SOURCE_ID bitfiled (RO) Reset=0
#define PCIEC_PCFG_ERROR_SOURCE_IDENTIFICATION_CORRECTABLE_ERROR_SOURCE_IDENTIFICATION_CORERR_SOURCE_ID_MASK 0xFFFF
#define PCIEC_PCFG_ERROR_SOURCE_IDENTIFICATION_CORRECTABLE_ERROR_SOURCE_IDENTIFICATION_CORERR_SOURCE_ID_SHIFT 0 
#define PCIEC_PCFG_ERROR_SOURCE_IDENTIFICATION_CORRECTABLE_ERROR_SOURCE_IDENTIFICATION_CORERR_SOURCE_ID_BIT 0xFFFF
#define PCIEC_PCFG_ERROR_SOURCE_IDENTIFICATION_CORRECTABLE_ERROR_SOURCE_IDENTIFICATION_CORERR_SOURCE_ID_BITWIDTH 16
// FATLNONFATLERR_SOURCE_ID bitfiled (RO) Reset=0
#define PCIEC_PCFG_ERROR_SOURCE_IDENTIFICATION_CORRECTABLE_ERROR_SOURCE_IDENTIFICATION_FATLNONFATLERR_SOURCE_ID_MASK 0xFFFF0000
#define PCIEC_PCFG_ERROR_SOURCE_IDENTIFICATION_CORRECTABLE_ERROR_SOURCE_IDENTIFICATION_FATLNONFATLERR_SOURCE_ID_SHIFT 16 
#define PCIEC_PCFG_ERROR_SOURCE_IDENTIFICATION_CORRECTABLE_ERROR_SOURCE_IDENTIFICATION_FATLNONFATLERR_SOURCE_ID_BIT 0xFFFF
#define PCIEC_PCFG_ERROR_SOURCE_IDENTIFICATION_CORRECTABLE_ERROR_SOURCE_IDENTIFICATION_FATLNONFATLERR_SOURCE_ID_BITWIDTH 16
// PCFG_First_TLP_Prefix_Log_Register Register
#define PCIEC_PCFG_FIRST_TLP_PREFIX_LOG_REGISTER_OFS 0x00000138
// TLPPRFX_LOG_REG1 bitfiled (RO) Reset=0
#define PCIEC_PCFG_FIRST_TLP_PREFIX_LOG_REGISTER_TLPPRFX_LOG_REG1_MASK 0xFFFFFFFF
#define PCIEC_PCFG_FIRST_TLP_PREFIX_LOG_REGISTER_TLPPRFX_LOG_REG1_SHIFT 0 
#define PCIEC_PCFG_FIRST_TLP_PREFIX_LOG_REGISTER_TLPPRFX_LOG_REG1_BIT 0xFFFFFFFF
#define PCIEC_PCFG_FIRST_TLP_PREFIX_LOG_REGISTER_TLPPRFX_LOG_REG1_BITWIDTH 32
// PCFG_Second_TLP_Prefix_Log_Register Register
#define PCIEC_PCFG_SECOND_TLP_PREFIX_LOG_REGISTER_OFS 0x0000013C
// TLPPRFX_LOG_REG2 bitfiled (RO) Reset=0
#define PCIEC_PCFG_SECOND_TLP_PREFIX_LOG_REGISTER_TLPPRFX_LOG_REG2_MASK 0xFFFFFFFF
#define PCIEC_PCFG_SECOND_TLP_PREFIX_LOG_REGISTER_TLPPRFX_LOG_REG2_SHIFT 0 
#define PCIEC_PCFG_SECOND_TLP_PREFIX_LOG_REGISTER_TLPPRFX_LOG_REG2_BIT 0xFFFFFFFF
#define PCIEC_PCFG_SECOND_TLP_PREFIX_LOG_REGISTER_TLPPRFX_LOG_REG2_BITWIDTH 32
// PCFG_Third_TLP_Prefix_Log_Register Register
#define PCIEC_PCFG_THIRD_TLP_PREFIX_LOG_REGISTER_OFS 0x00000140
// TLPPRFX_LOG_REG3 bitfiled (RO) Reset=0
#define PCIEC_PCFG_THIRD_TLP_PREFIX_LOG_REGISTER_TLPPRFX_LOG_REG3_MASK 0xFFFFFFFF
#define PCIEC_PCFG_THIRD_TLP_PREFIX_LOG_REGISTER_TLPPRFX_LOG_REG3_SHIFT 0 
#define PCIEC_PCFG_THIRD_TLP_PREFIX_LOG_REGISTER_TLPPRFX_LOG_REG3_BIT 0xFFFFFFFF
#define PCIEC_PCFG_THIRD_TLP_PREFIX_LOG_REGISTER_TLPPRFX_LOG_REG3_BITWIDTH 32
// PCFG_Fourth_TLP_Prefix_Log_Register Register
#define PCIEC_PCFG_FOURTH_TLP_PREFIX_LOG_REGISTER_OFS 0x00000144
// TLPPRFX_LOG_REG4 bitfiled (RO) Reset=0
#define PCIEC_PCFG_FOURTH_TLP_PREFIX_LOG_REGISTER_TLPPRFX_LOG_REG4_MASK 0xFFFFFFFF
#define PCIEC_PCFG_FOURTH_TLP_PREFIX_LOG_REGISTER_TLPPRFX_LOG_REG4_SHIFT 0 
#define PCIEC_PCFG_FOURTH_TLP_PREFIX_LOG_REGISTER_TLPPRFX_LOG_REG4_BIT 0xFFFFFFFF
#define PCIEC_PCFG_FOURTH_TLP_PREFIX_LOG_REGISTER_TLPPRFX_LOG_REG4_BITWIDTH 32
// PCFG_VirtualChannel_Enhanced_Capability_Header Register
#define PCIEC_PCFG_VIRTUALCHANNEL_ENHANCED_CAPABILITY_HEADER_OFS 0x00000150
// PCIE_EXTCAPID_VC bitfiled (RO) Reset=10
#define PCIEC_PCFG_VIRTUALCHANNEL_ENHANCED_CAPABILITY_HEADER_PCIE_EXTCAPID_VC_MASK 0xFFFF
#define PCIEC_PCFG_VIRTUALCHANNEL_ENHANCED_CAPABILITY_HEADER_PCIE_EXTCAPID_VC_SHIFT 0 
#define PCIEC_PCFG_VIRTUALCHANNEL_ENHANCED_CAPABILITY_HEADER_PCIE_EXTCAPID_VC_BIT 0xFFFF
#define PCIEC_PCFG_VIRTUALCHANNEL_ENHANCED_CAPABILITY_HEADER_PCIE_EXTCAPID_VC_BITWIDTH 16
// PCIE_CAPVER_VC bitfiled (RO) Reset=1
#define PCIEC_PCFG_VIRTUALCHANNEL_ENHANCED_CAPABILITY_HEADER_PCIE_CAPVER_VC_MASK 0xF0000
#define PCIEC_PCFG_VIRTUALCHANNEL_ENHANCED_CAPABILITY_HEADER_PCIE_CAPVER_VC_SHIFT 16 
#define PCIEC_PCFG_VIRTUALCHANNEL_ENHANCED_CAPABILITY_HEADER_PCIE_CAPVER_VC_BIT 0xF
#define PCIEC_PCFG_VIRTUALCHANNEL_ENHANCED_CAPABILITY_HEADER_PCIE_CAPVER_VC_BITWIDTH 4
// PCIE_CAPOFSET_VC bitfiled (RO) Reset=0
#define PCIEC_PCFG_VIRTUALCHANNEL_ENHANCED_CAPABILITY_HEADER_PCIE_CAPOFSET_VC_MASK 0xFFF00000
#define PCIEC_PCFG_VIRTUALCHANNEL_ENHANCED_CAPABILITY_HEADER_PCIE_CAPOFSET_VC_SHIFT 20 
#define PCIEC_PCFG_VIRTUALCHANNEL_ENHANCED_CAPABILITY_HEADER_PCIE_CAPOFSET_VC_BIT 0xFFF
#define PCIEC_PCFG_VIRTUALCHANNEL_ENHANCED_CAPABILITY_HEADER_PCIE_CAPOFSET_VC_BITWIDTH 12
// PCFG_Port_VC_Capability_Register1 Register
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER1_OFS 0x00000154
// EXT_VC_CNT bitfiled (RO) Reset=0
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER1_EXT_VC_CNT_MASK 0x7
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER1_EXT_VC_CNT_SHIFT 0 
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER1_EXT_VC_CNT_BIT 0x7
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER1_EXT_VC_CNT_BITWIDTH 3
// Reserved3 bitfiled (RO) Reset=0
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER1_RESERVED3_MASK 0x8
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER1_RESERVED3_SHIFT 3 
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER1_RESERVED3_BIT 0x1
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER1_RESERVED3_BITWIDTH 1
// LOWPRORTY_EXT_VC bitfiled (RO) Reset=0
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER1_LOWPRORTY_EXT_VC_MASK 0x70
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER1_LOWPRORTY_EXT_VC_SHIFT 4 
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER1_LOWPRORTY_EXT_VC_BIT 0x7
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER1_LOWPRORTY_EXT_VC_BITWIDTH 3
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER1_RESERVED2_MASK 0x80
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER1_RESERVED2_SHIFT 7 
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER1_RESERVED2_BIT 0x1
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER1_RESERVED2_BITWIDTH 1
// REF_CLK bitfiled (RO) Reset=0
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER1_REF_CLK_MASK 0x300
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER1_REF_CLK_SHIFT 8 
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER1_REF_CLK_BIT 0x3
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER1_REF_CLK_BITWIDTH 2
// PRT_ARB_TBL_ENT bitfiled (RO) Reset=0
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER1_PRT_ARB_TBL_ENT_MASK 0xC00
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER1_PRT_ARB_TBL_ENT_SHIFT 10 
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER1_PRT_ARB_TBL_ENT_BIT 0x3
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER1_PRT_ARB_TBL_ENT_BITWIDTH 2
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER1_RESERVED_MASK 0xFFFFF000
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER1_RESERVED_SHIFT 12 
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER1_RESERVED_BIT 0xFFFFF
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER1_RESERVED_BITWIDTH 20
// PCFG_Port_VC_Capability_Register2 Register
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER2_OFS 0x00000158
// VC_ARB_TBL_CAP bitfiled (RO) Reset=0
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER2_VC_ARB_TBL_CAP_MASK 0xFF
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER2_VC_ARB_TBL_CAP_SHIFT 0 
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER2_VC_ARB_TBL_CAP_BIT 0xFF
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER2_VC_ARB_TBL_CAP_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER2_RESERVED_MASK 0xFFFF00
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER2_RESERVED_SHIFT 8 
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER2_RESERVED_BIT 0xFFFF
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER2_RESERVED_BITWIDTH 16
// VC_ARB_TBL_OFSET bitfiled (RO) Reset=0
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER2_VC_ARB_TBL_OFSET_MASK 0xFF000000
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER2_VC_ARB_TBL_OFSET_SHIFT 24 
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER2_VC_ARB_TBL_OFSET_BIT 0xFF
#define PCIEC_PCFG_PORT_VC_CAPABILITY_REGISTER2_VC_ARB_TBL_OFSET_BITWIDTH 8
// PCFG_Port_VC_Control_Port_VC_Status Register
#define PCIEC_PCFG_PORT_VC_CONTROL_PORT_VC_STATUS_OFS 0x0000015C
// VC_ARB_TBL bitfiled (RO) Reset=0
#define PCIEC_PCFG_PORT_VC_CONTROL_PORT_VC_STATUS_VC_ARB_TBL_MASK 0x1
#define PCIEC_PCFG_PORT_VC_CONTROL_PORT_VC_STATUS_VC_ARB_TBL_SHIFT 0 
#define PCIEC_PCFG_PORT_VC_CONTROL_PORT_VC_STATUS_VC_ARB_TBL_BIT 0x1
#define PCIEC_PCFG_PORT_VC_CONTROL_PORT_VC_STATUS_VC_ARB_TBL_BITWIDTH 1
// VC_ARB_SEL bitfiled (RO) Reset=0
#define PCIEC_PCFG_PORT_VC_CONTROL_PORT_VC_STATUS_VC_ARB_SEL_MASK 0xE
#define PCIEC_PCFG_PORT_VC_CONTROL_PORT_VC_STATUS_VC_ARB_SEL_SHIFT 1 
#define PCIEC_PCFG_PORT_VC_CONTROL_PORT_VC_STATUS_VC_ARB_SEL_BIT 0x7
#define PCIEC_PCFG_PORT_VC_CONTROL_PORT_VC_STATUS_VC_ARB_SEL_BITWIDTH 3
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PCFG_PORT_VC_CONTROL_PORT_VC_STATUS_RESERVED2_MASK 0xFFF0
#define PCIEC_PCFG_PORT_VC_CONTROL_PORT_VC_STATUS_RESERVED2_SHIFT 4 
#define PCIEC_PCFG_PORT_VC_CONTROL_PORT_VC_STATUS_RESERVED2_BIT 0xFFF
#define PCIEC_PCFG_PORT_VC_CONTROL_PORT_VC_STATUS_RESERVED2_BITWIDTH 12
// VC_ARB_TBL_ST bitfiled (RO) Reset=0
#define PCIEC_PCFG_PORT_VC_CONTROL_PORT_VC_STATUS_VC_ARB_TBL_ST_MASK 0x10000
#define PCIEC_PCFG_PORT_VC_CONTROL_PORT_VC_STATUS_VC_ARB_TBL_ST_SHIFT 16 
#define PCIEC_PCFG_PORT_VC_CONTROL_PORT_VC_STATUS_VC_ARB_TBL_ST_BIT 0x1
#define PCIEC_PCFG_PORT_VC_CONTROL_PORT_VC_STATUS_VC_ARB_TBL_ST_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PCFG_PORT_VC_CONTROL_PORT_VC_STATUS_RESERVED_MASK 0xFFFE0000
#define PCIEC_PCFG_PORT_VC_CONTROL_PORT_VC_STATUS_RESERVED_SHIFT 17 
#define PCIEC_PCFG_PORT_VC_CONTROL_PORT_VC_STATUS_RESERVED_BIT 0x7FFF
#define PCIEC_PCFG_PORT_VC_CONTROL_PORT_VC_STATUS_RESERVED_BITWIDTH 15
// PCFG_VC_Resource_Capability_0 Register
#define PCIEC_PCFG_VC_RESOURCE_CAPABILITY_0_OFS  0x00000160
// PORT_ARB_CAP_0 bitfiled (RO) Reset=0
#define PCIEC_PCFG_VC_RESOURCE_CAPABILITY_0_PORT_ARB_CAP_0_MASK 0xFF
#define PCIEC_PCFG_VC_RESOURCE_CAPABILITY_0_PORT_ARB_CAP_0_SHIFT 0 
#define PCIEC_PCFG_VC_RESOURCE_CAPABILITY_0_PORT_ARB_CAP_0_BIT 0xFF
#define PCIEC_PCFG_VC_RESOURCE_CAPABILITY_0_PORT_ARB_CAP_0_BITWIDTH 8
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PCFG_VC_RESOURCE_CAPABILITY_0_RESERVED2_MASK 0x7F00
#define PCIEC_PCFG_VC_RESOURCE_CAPABILITY_0_RESERVED2_SHIFT 8 
#define PCIEC_PCFG_VC_RESOURCE_CAPABILITY_0_RESERVED2_BIT 0x7F
#define PCIEC_PCFG_VC_RESOURCE_CAPABILITY_0_RESERVED2_BITWIDTH 7
// RJCT_0 bitfiled (RO) Reset=0
#define PCIEC_PCFG_VC_RESOURCE_CAPABILITY_0_RJCT_0_MASK 0x8000
#define PCIEC_PCFG_VC_RESOURCE_CAPABILITY_0_RJCT_0_SHIFT 15 
#define PCIEC_PCFG_VC_RESOURCE_CAPABILITY_0_RJCT_0_BIT 0x1
#define PCIEC_PCFG_VC_RESOURCE_CAPABILITY_0_RJCT_0_BITWIDTH 1
// MAX_TIM_SLT_0 bitfiled (RO) Reset=0
#define PCIEC_PCFG_VC_RESOURCE_CAPABILITY_0_MAX_TIM_SLT_0_MASK 0x7F0000
#define PCIEC_PCFG_VC_RESOURCE_CAPABILITY_0_MAX_TIM_SLT_0_SHIFT 16 
#define PCIEC_PCFG_VC_RESOURCE_CAPABILITY_0_MAX_TIM_SLT_0_BIT 0x7F
#define PCIEC_PCFG_VC_RESOURCE_CAPABILITY_0_MAX_TIM_SLT_0_BITWIDTH 7
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PCFG_VC_RESOURCE_CAPABILITY_0_RESERVED_MASK 0x800000
#define PCIEC_PCFG_VC_RESOURCE_CAPABILITY_0_RESERVED_SHIFT 23 
#define PCIEC_PCFG_VC_RESOURCE_CAPABILITY_0_RESERVED_BIT 0x1
#define PCIEC_PCFG_VC_RESOURCE_CAPABILITY_0_RESERVED_BITWIDTH 1
// PORT_ARB_TBL_OFSET_0 bitfiled (RO) Reset=0
#define PCIEC_PCFG_VC_RESOURCE_CAPABILITY_0_PORT_ARB_TBL_OFSET_0_MASK 0xFF000000
#define PCIEC_PCFG_VC_RESOURCE_CAPABILITY_0_PORT_ARB_TBL_OFSET_0_SHIFT 24 
#define PCIEC_PCFG_VC_RESOURCE_CAPABILITY_0_PORT_ARB_TBL_OFSET_0_BIT 0xFF
#define PCIEC_PCFG_VC_RESOURCE_CAPABILITY_0_PORT_ARB_TBL_OFSET_0_BITWIDTH 8
// PCFG_VC_Resource_Control_0 Register
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_OFS     0x00000164
// TCVCMAP0_0 bitfiled (RO) Reset=1
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_TCVCMAP0_0_MASK 0x1
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_TCVCMAP0_0_SHIFT 0 
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_TCVCMAP0_0_BIT 0x1
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_TCVCMAP0_0_BITWIDTH 1
// TCVCMAP17_0 bitfiled (RW) Reset=1111111
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_TCVCMAP17_0_MASK 0xFE
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_TCVCMAP17_0_SHIFT 1 
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_TCVCMAP17_0_BIT 0x7F
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_TCVCMAP17_0_BITWIDTH 7
// Reserved3 bitfiled (RO) Reset=0
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_RESERVED3_MASK 0xFF00
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_RESERVED3_SHIFT 8 
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_RESERVED3_BIT 0xFF
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_RESERVED3_BITWIDTH 8
// LDPRT_ARB_TBL_0 bitfiled (RO) Reset=0
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_LDPRT_ARB_TBL_0_MASK 0x10000
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_LDPRT_ARB_TBL_0_SHIFT 16 
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_LDPRT_ARB_TBL_0_BIT 0x1
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_LDPRT_ARB_TBL_0_BITWIDTH 1
// PORT_ARB_SEL_0 bitfiled (RO) Reset=0
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_PORT_ARB_SEL_0_MASK 0xE0000
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_PORT_ARB_SEL_0_SHIFT 17 
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_PORT_ARB_SEL_0_BIT 0x7
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_PORT_ARB_SEL_0_BITWIDTH 3
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_RESERVED2_MASK 0xF00000
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_RESERVED2_SHIFT 20 
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_RESERVED2_BIT 0xF
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_RESERVED2_BITWIDTH 4
// VCID_0 bitfiled (RO) Reset=0
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_VCID_0_MASK 0x7000000
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_VCID_0_SHIFT 24 
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_VCID_0_BIT 0x7
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_VCID_0_BITWIDTH 3
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_RESERVED_MASK 0x78000000
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_RESERVED_SHIFT 27 
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_RESERVED_BIT 0xF
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_RESERVED_BITWIDTH 4
// VC_EN_0 bitfiled (RO) Reset=1
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_VC_EN_0_MASK 0x80000000
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_VC_EN_0_SHIFT 31 
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_VC_EN_0_BIT 0x1
#define PCIEC_PCFG_VC_RESOURCE_CONTROL_0_VC_EN_0_BITWIDTH 1
// PCFG_VC_Resource_Status_0 Register
#define PCIEC_PCFG_VC_RESOURCE_STATUS_0_OFS      0x00000168
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PCFG_VC_RESOURCE_STATUS_0_RESERVED2_MASK 0xFFFF
#define PCIEC_PCFG_VC_RESOURCE_STATUS_0_RESERVED2_SHIFT 0 
#define PCIEC_PCFG_VC_RESOURCE_STATUS_0_RESERVED2_BIT 0xFFFF
#define PCIEC_PCFG_VC_RESOURCE_STATUS_0_RESERVED2_BITWIDTH 16
// PORT_ARB_TBL_ST_0 bitfiled (RO) Reset=0
#define PCIEC_PCFG_VC_RESOURCE_STATUS_0_PORT_ARB_TBL_ST_0_MASK 0x10000
#define PCIEC_PCFG_VC_RESOURCE_STATUS_0_PORT_ARB_TBL_ST_0_SHIFT 16 
#define PCIEC_PCFG_VC_RESOURCE_STATUS_0_PORT_ARB_TBL_ST_0_BIT 0x1
#define PCIEC_PCFG_VC_RESOURCE_STATUS_0_PORT_ARB_TBL_ST_0_BITWIDTH 1
// VCNEG_PEND_0 bitfiled (RO) Reset=0
#define PCIEC_PCFG_VC_RESOURCE_STATUS_0_VCNEG_PEND_0_MASK 0x20000
#define PCIEC_PCFG_VC_RESOURCE_STATUS_0_VCNEG_PEND_0_SHIFT 17 
#define PCIEC_PCFG_VC_RESOURCE_STATUS_0_VCNEG_PEND_0_BIT 0x1
#define PCIEC_PCFG_VC_RESOURCE_STATUS_0_VCNEG_PEND_0_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PCFG_VC_RESOURCE_STATUS_0_RESERVED_MASK 0xFFFC0000
#define PCIEC_PCFG_VC_RESOURCE_STATUS_0_RESERVED_SHIFT 18 
#define PCIEC_PCFG_VC_RESOURCE_STATUS_0_RESERVED_BIT 0x3FFF
#define PCIEC_PCFG_VC_RESOURCE_STATUS_0_RESERVED_BITWIDTH 14
// PBSC_VENDOR_ID_DEVICE_ID Register
#define PCIEC_PBSC_VENDOR_ID_DEVICE_ID_OFS       0x00002000
// BS_CFG_VENDOR_ID bitfiled (RW) Reset=0
#define PCIEC_PBSC_VENDOR_ID_DEVICE_ID_BS_CFG_VENDOR_ID_MASK 0xFFFF
#define PCIEC_PBSC_VENDOR_ID_DEVICE_ID_BS_CFG_VENDOR_ID_SHIFT 0 
#define PCIEC_PBSC_VENDOR_ID_DEVICE_ID_BS_CFG_VENDOR_ID_BIT 0xFFFF
#define PCIEC_PBSC_VENDOR_ID_DEVICE_ID_BS_CFG_VENDOR_ID_BITWIDTH 16
// BS_CFG_DEVICE_ID bitfiled (RW) Reset=0
#define PCIEC_PBSC_VENDOR_ID_DEVICE_ID_BS_CFG_DEVICE_ID_MASK 0xFFFF0000
#define PCIEC_PBSC_VENDOR_ID_DEVICE_ID_BS_CFG_DEVICE_ID_SHIFT 16 
#define PCIEC_PBSC_VENDOR_ID_DEVICE_ID_BS_CFG_DEVICE_ID_BIT 0xFFFF
#define PCIEC_PBSC_VENDOR_ID_DEVICE_ID_BS_CFG_DEVICE_ID_BITWIDTH 16
// PBSC_REVISION_ID Register
#define PCIEC_PBSC_REVISION_ID_OFS               0x00002008
// BS_CFG_REVID bitfiled (RW) Reset=0
#define PCIEC_PBSC_REVISION_ID_BS_CFG_REVID_MASK 0xFF
#define PCIEC_PBSC_REVISION_ID_BS_CFG_REVID_SHIFT 0 
#define PCIEC_PBSC_REVISION_ID_BS_CFG_REVID_BIT  0xFF
#define PCIEC_PBSC_REVISION_ID_BS_CFG_REVID_BITWIDTH 8
// BS_CFG_CLASS_CODE bitfiled (RW) Reset=0
#define PCIEC_PBSC_REVISION_ID_BS_CFG_CLASS_CODE_MASK 0xFFFFFF00
#define PCIEC_PBSC_REVISION_ID_BS_CFG_CLASS_CODE_SHIFT 8 
#define PCIEC_PBSC_REVISION_ID_BS_CFG_CLASS_CODE_BIT 0xFFFFFF
#define PCIEC_PBSC_REVISION_ID_BS_CFG_CLASS_CODE_BITWIDTH 24
// PBSC_BAR_RANGE_SET Register
#define PCIEC_PBSC_BAR_RANGE_SET_OFS             0x0000200C
// BAR_PARTITION_TYPE bitfiled (RW) Reset=0
#define PCIEC_PBSC_BAR_RANGE_SET_BAR_PARTITION_TYPE_MASK 0x3
#define PCIEC_PBSC_BAR_RANGE_SET_BAR_PARTITION_TYPE_SHIFT 0 
#define PCIEC_PBSC_BAR_RANGE_SET_BAR_PARTITION_TYPE_BIT 0x3
#define PCIEC_PBSC_BAR_RANGE_SET_BAR_PARTITION_TYPE_BITWIDTH 2
// BAR_PARTITION_EN bitfiled (RO) Reset=0
#define PCIEC_PBSC_BAR_RANGE_SET_BAR_PARTITION_EN_MASK 0xFC
#define PCIEC_PBSC_BAR_RANGE_SET_BAR_PARTITION_EN_SHIFT 2 
#define PCIEC_PBSC_BAR_RANGE_SET_BAR_PARTITION_EN_BIT 0x3F
#define PCIEC_PBSC_BAR_RANGE_SET_BAR_PARTITION_EN_BITWIDTH 6
// BS_BAR_P0_OW bitfiled (RW) Reset=11111
#define PCIEC_PBSC_BAR_RANGE_SET_BS_BAR_P0_OW_MASK 0x3F00
#define PCIEC_PBSC_BAR_RANGE_SET_BS_BAR_P0_OW_SHIFT 8 
#define PCIEC_PBSC_BAR_RANGE_SET_BS_BAR_P0_OW_BIT 0x3F
#define PCIEC_PBSC_BAR_RANGE_SET_BS_BAR_P0_OW_BITWIDTH 6
// BS_BAR_P0_RPLC_EN bitfiled (RO) Reset=0
#define PCIEC_PBSC_BAR_RANGE_SET_BS_BAR_P0_RPLC_EN_MASK 0x4000
#define PCIEC_PBSC_BAR_RANGE_SET_BS_BAR_P0_RPLC_EN_SHIFT 14 
#define PCIEC_PBSC_BAR_RANGE_SET_BS_BAR_P0_RPLC_EN_BIT 0x1
#define PCIEC_PBSC_BAR_RANGE_SET_BS_BAR_P0_RPLC_EN_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PBSC_BAR_RANGE_SET_RESERVED2_MASK  0x8000
#define PCIEC_PBSC_BAR_RANGE_SET_RESERVED2_SHIFT 15 
#define PCIEC_PBSC_BAR_RANGE_SET_RESERVED2_BIT   0x1
#define PCIEC_PBSC_BAR_RANGE_SET_RESERVED2_BITWIDTH 1
// BS_BAR_P1_OW bitfiled (RW) Reset=11111
#define PCIEC_PBSC_BAR_RANGE_SET_BS_BAR_P1_OW_MASK 0x3F0000
#define PCIEC_PBSC_BAR_RANGE_SET_BS_BAR_P1_OW_SHIFT 16 
#define PCIEC_PBSC_BAR_RANGE_SET_BS_BAR_P1_OW_BIT 0x3F
#define PCIEC_PBSC_BAR_RANGE_SET_BS_BAR_P1_OW_BITWIDTH 6
// BS_BAR_P1_RPLC_EN bitfiled (RO) Reset=0
#define PCIEC_PBSC_BAR_RANGE_SET_BS_BAR_P1_RPLC_EN_MASK 0x400000
#define PCIEC_PBSC_BAR_RANGE_SET_BS_BAR_P1_RPLC_EN_SHIFT 22 
#define PCIEC_PBSC_BAR_RANGE_SET_BS_BAR_P1_RPLC_EN_BIT 0x1
#define PCIEC_PBSC_BAR_RANGE_SET_BS_BAR_P1_RPLC_EN_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PBSC_BAR_RANGE_SET_RESERVED_MASK   0xFF800000
#define PCIEC_PBSC_BAR_RANGE_SET_RESERVED_SHIFT  23 
#define PCIEC_PBSC_BAR_RANGE_SET_RESERVED_BIT    0x1FF
#define PCIEC_PBSC_BAR_RANGE_SET_RESERVED_BITWIDTH 9
// PBSC_BAR_0_CFG Register
#define PCIEC_PBSC_BAR_0_CFG_OFS                 0x00002010
// BS_BAR0 bitfiled (RW) Reset=1100
#define PCIEC_PBSC_BAR_0_CFG_BS_BAR0_MASK        0xFFFFFFFF
#define PCIEC_PBSC_BAR_0_CFG_BS_BAR0_SHIFT       0 
#define PCIEC_PBSC_BAR_0_CFG_BS_BAR0_BIT         0xFFFFFFFF
#define PCIEC_PBSC_BAR_0_CFG_BS_BAR0_BITWIDTH    32
// PBSC_BAR_1_CFG Register
#define PCIEC_PBSC_BAR_1_CFG_OFS                 0x00002014
// BS_BAR1 bitfiled (RW) Reset=0
#define PCIEC_PBSC_BAR_1_CFG_BS_BAR1_MASK        0xFFFFFFFF
#define PCIEC_PBSC_BAR_1_CFG_BS_BAR1_SHIFT       0 
#define PCIEC_PBSC_BAR_1_CFG_BS_BAR1_BIT         0xFFFFFFFF
#define PCIEC_PBSC_BAR_1_CFG_BS_BAR1_BITWIDTH    32
// PBSC_BAR_RANGE_SET2 Register
#define PCIEC_PBSC_BAR_RANGE_SET2_OFS            0x00002028
// BAR_PARTYPE_EXT bitfiled (RW) Reset=0
#define PCIEC_PBSC_BAR_RANGE_SET2_BAR_PARTYPE_EXT_MASK 0xFF
#define PCIEC_PBSC_BAR_RANGE_SET2_BAR_PARTYPE_EXT_SHIFT 0 
#define PCIEC_PBSC_BAR_RANGE_SET2_BAR_PARTYPE_EXT_BIT 0xFF
#define PCIEC_PBSC_BAR_RANGE_SET2_BAR_PARTYPE_EXT_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PBSC_BAR_RANGE_SET2_RESERVED_MASK  0xFFFFFF00
#define PCIEC_PBSC_BAR_RANGE_SET2_RESERVED_SHIFT 8 
#define PCIEC_PBSC_BAR_RANGE_SET2_RESERVED_BIT   0xFFFFFF
#define PCIEC_PBSC_BAR_RANGE_SET2_RESERVED_BITWIDTH 24
// PBSC_EXROM_BAR_SET Register
#define PCIEC_PBSC_EXROM_BAR_SET_OFS             0x00002030
// BS_EXROM_BAR_EN bitfiled (RO) Reset=0
#define PCIEC_PBSC_EXROM_BAR_SET_BS_EXROM_BAR_EN_MASK 0x1
#define PCIEC_PBSC_EXROM_BAR_SET_BS_EXROM_BAR_EN_SHIFT 0 
#define PCIEC_PBSC_EXROM_BAR_SET_BS_EXROM_BAR_EN_BIT 0x1
#define PCIEC_PBSC_EXROM_BAR_SET_BS_EXROM_BAR_EN_BITWIDTH 1
// BS_EXROM_BAR_RPLC_EN bitfiled (RO) Reset=0
#define PCIEC_PBSC_EXROM_BAR_SET_BS_EXROM_BAR_RPLC_EN_MASK 0x2
#define PCIEC_PBSC_EXROM_BAR_SET_BS_EXROM_BAR_RPLC_EN_SHIFT 1 
#define PCIEC_PBSC_EXROM_BAR_SET_BS_EXROM_BAR_RPLC_EN_BIT 0x1
#define PCIEC_PBSC_EXROM_BAR_SET_BS_EXROM_BAR_RPLC_EN_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PBSC_EXROM_BAR_SET_RESERVED2_MASK  0xC
#define PCIEC_PBSC_EXROM_BAR_SET_RESERVED2_SHIFT 2 
#define PCIEC_PBSC_EXROM_BAR_SET_RESERVED2_BIT   0x3
#define PCIEC_PBSC_EXROM_BAR_SET_RESERVED2_BITWIDTH 2
// BS_EXROM_OW bitfiled (RW) Reset=0
#define PCIEC_PBSC_EXROM_BAR_SET_BS_EXROM_OW_MASK 0xF0
#define PCIEC_PBSC_EXROM_BAR_SET_BS_EXROM_OW_SHIFT 4 
#define PCIEC_PBSC_EXROM_BAR_SET_BS_EXROM_OW_BIT 0xF
#define PCIEC_PBSC_EXROM_BAR_SET_BS_EXROM_OW_BITWIDTH 4
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PBSC_EXROM_BAR_SET_RESERVED_MASK   0x300
#define PCIEC_PBSC_EXROM_BAR_SET_RESERVED_SHIFT  8 
#define PCIEC_PBSC_EXROM_BAR_SET_RESERVED_BIT    0x3
#define PCIEC_PBSC_EXROM_BAR_SET_RESERVED_BITWIDTH 2
// BS_EXBAR_REPL bitfiled (RW) Reset=0
#define PCIEC_PBSC_EXROM_BAR_SET_BS_EXBAR_REPL_MASK 0xFFFFFC00
#define PCIEC_PBSC_EXROM_BAR_SET_BS_EXBAR_REPL_SHIFT 10 
#define PCIEC_PBSC_EXROM_BAR_SET_BS_EXBAR_REPL_BIT 0x3FFFFF
#define PCIEC_PBSC_EXROM_BAR_SET_BS_EXBAR_REPL_BITWIDTH 22
// PBSC_COMPATI_CAPA_POINT Register
#define PCIEC_PBSC_COMPATI_CAPA_POINT_OFS        0x00002034
// BS_CFG_CPBLTY_PNTR bitfiled (RW) Reset=1000000
#define PCIEC_PBSC_COMPATI_CAPA_POINT_BS_CFG_CPBLTY_PNTR_MASK 0xFFFFFFFF
#define PCIEC_PBSC_COMPATI_CAPA_POINT_BS_CFG_CPBLTY_PNTR_SHIFT 0 
#define PCIEC_PBSC_COMPATI_CAPA_POINT_BS_CFG_CPBLTY_PNTR_BIT 0xFFFFFFFF
#define PCIEC_PBSC_COMPATI_CAPA_POINT_BS_CFG_CPBLTY_PNTR_BITWIDTH 32
// PBSC_MAX_LATENCY Register
#define PCIEC_PBSC_MAX_LATENCY_OFS               0x0000203C
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PBSC_MAX_LATENCY_RESERVED2_MASK    0xFF
#define PCIEC_PBSC_MAX_LATENCY_RESERVED2_SHIFT   0 
#define PCIEC_PBSC_MAX_LATENCY_RESERVED2_BIT     0xFF
#define PCIEC_PBSC_MAX_LATENCY_RESERVED2_BITWIDTH 8
// BS_CFG_INT_PIN_VALUE bitfiled (RW) Reset=1
#define PCIEC_PBSC_MAX_LATENCY_BS_CFG_INT_PIN_VALUE_MASK 0xFF00
#define PCIEC_PBSC_MAX_LATENCY_BS_CFG_INT_PIN_VALUE_SHIFT 8 
#define PCIEC_PBSC_MAX_LATENCY_BS_CFG_INT_PIN_VALUE_BIT 0xFF
#define PCIEC_PBSC_MAX_LATENCY_BS_CFG_INT_PIN_VALUE_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PBSC_MAX_LATENCY_RESERVED_MASK     0xFFFF0000
#define PCIEC_PBSC_MAX_LATENCY_RESERVED_SHIFT    16 
#define PCIEC_PBSC_MAX_LATENCY_RESERVED_BIT      0xFFFF
#define PCIEC_PBSC_MAX_LATENCY_RESERVED_BITWIDTH 16
// PBSC_PCIE_CAPA_NXT_POINT Register
#define PCIEC_PBSC_PCIE_CAPA_NXT_POINT_OFS       0x00002040
// Reserved4 bitfiled (RO) Reset=0
#define PCIEC_PBSC_PCIE_CAPA_NXT_POINT_RESERVED4_MASK 0xFF
#define PCIEC_PBSC_PCIE_CAPA_NXT_POINT_RESERVED4_SHIFT 0 
#define PCIEC_PBSC_PCIE_CAPA_NXT_POINT_RESERVED4_BIT 0xFF
#define PCIEC_PBSC_PCIE_CAPA_NXT_POINT_RESERVED4_BITWIDTH 8
// BS_CFG_NXT_CAP_PNTR bitfiled (RW) Reset=10000000
#define PCIEC_PBSC_PCIE_CAPA_NXT_POINT_BS_CFG_NXT_CAP_PNTR_MASK 0xFF00
#define PCIEC_PBSC_PCIE_CAPA_NXT_POINT_BS_CFG_NXT_CAP_PNTR_SHIFT 8 
#define PCIEC_PBSC_PCIE_CAPA_NXT_POINT_BS_CFG_NXT_CAP_PNTR_BIT 0xFF
#define PCIEC_PBSC_PCIE_CAPA_NXT_POINT_BS_CFG_NXT_CAP_PNTR_BITWIDTH 8
// Reserved3 bitfiled (RO) Reset=0
#define PCIEC_PBSC_PCIE_CAPA_NXT_POINT_RESERVED3_MASK 0xF0000
#define PCIEC_PBSC_PCIE_CAPA_NXT_POINT_RESERVED3_SHIFT 16 
#define PCIEC_PBSC_PCIE_CAPA_NXT_POINT_RESERVED3_BIT 0xF
#define PCIEC_PBSC_PCIE_CAPA_NXT_POINT_RESERVED3_BITWIDTH 4
// BS_CFG_DEVPRT_TYPE bitfiled (RW) Reset=0
#define PCIEC_PBSC_PCIE_CAPA_NXT_POINT_BS_CFG_DEVPRT_TYPE_MASK 0xF00000
#define PCIEC_PBSC_PCIE_CAPA_NXT_POINT_BS_CFG_DEVPRT_TYPE_SHIFT 20 
#define PCIEC_PBSC_PCIE_CAPA_NXT_POINT_BS_CFG_DEVPRT_TYPE_BIT 0xF
#define PCIEC_PBSC_PCIE_CAPA_NXT_POINT_BS_CFG_DEVPRT_TYPE_BITWIDTH 4
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PBSC_PCIE_CAPA_NXT_POINT_RESERVED2_MASK 0x1000000
#define PCIEC_PBSC_PCIE_CAPA_NXT_POINT_RESERVED2_SHIFT 24 
#define PCIEC_PBSC_PCIE_CAPA_NXT_POINT_RESERVED2_BIT 0x1
#define PCIEC_PBSC_PCIE_CAPA_NXT_POINT_RESERVED2_BITWIDTH 1
// BS_CFG_INT_MSG_NUM bitfiled (RW) Reset=0
#define PCIEC_PBSC_PCIE_CAPA_NXT_POINT_BS_CFG_INT_MSG_NUM_MASK 0x3E000000
#define PCIEC_PBSC_PCIE_CAPA_NXT_POINT_BS_CFG_INT_MSG_NUM_SHIFT 25 
#define PCIEC_PBSC_PCIE_CAPA_NXT_POINT_BS_CFG_INT_MSG_NUM_BIT 0x1F
#define PCIEC_PBSC_PCIE_CAPA_NXT_POINT_BS_CFG_INT_MSG_NUM_BITWIDTH 5
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PBSC_PCIE_CAPA_NXT_POINT_RESERVED_MASK 0xC0000000
#define PCIEC_PBSC_PCIE_CAPA_NXT_POINT_RESERVED_SHIFT 30 
#define PCIEC_PBSC_PCIE_CAPA_NXT_POINT_RESERVED_BIT 0x3
#define PCIEC_PBSC_PCIE_CAPA_NXT_POINT_RESERVED_BITWIDTH 2
// PBSC_DEV_CAPA Register
#define PCIEC_PBSC_DEV_CAPA_OFS                  0x00002044
// BS_CFG_MAX_PLSIZE bitfiled (RO) Reset=0
#define PCIEC_PBSC_DEV_CAPA_BS_CFG_MAX_PLSIZE_MASK 0x7
#define PCIEC_PBSC_DEV_CAPA_BS_CFG_MAX_PLSIZE_SHIFT 0 
#define PCIEC_PBSC_DEV_CAPA_BS_CFG_MAX_PLSIZE_BIT 0x7
#define PCIEC_PBSC_DEV_CAPA_BS_CFG_MAX_PLSIZE_BITWIDTH 3
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PBSC_DEV_CAPA_RESERVED2_MASK       0x38
#define PCIEC_PBSC_DEV_CAPA_RESERVED2_SHIFT      3 
#define PCIEC_PBSC_DEV_CAPA_RESERVED2_BIT        0x7
#define PCIEC_PBSC_DEV_CAPA_RESERVED2_BITWIDTH   3
// BS_CFG_L0SACCEPT_LTCY bitfiled (RW) Reset=0
#define PCIEC_PBSC_DEV_CAPA_BS_CFG_L0SACCEPT_LTCY_MASK 0x1C0
#define PCIEC_PBSC_DEV_CAPA_BS_CFG_L0SACCEPT_LTCY_SHIFT 6 
#define PCIEC_PBSC_DEV_CAPA_BS_CFG_L0SACCEPT_LTCY_BIT 0x7
#define PCIEC_PBSC_DEV_CAPA_BS_CFG_L0SACCEPT_LTCY_BITWIDTH 3
// BS_CFG_L1ACCEPT_LTCY bitfiled (RW) Reset=0
#define PCIEC_PBSC_DEV_CAPA_BS_CFG_L1ACCEPT_LTCY_MASK 0xE00
#define PCIEC_PBSC_DEV_CAPA_BS_CFG_L1ACCEPT_LTCY_SHIFT 9 
#define PCIEC_PBSC_DEV_CAPA_BS_CFG_L1ACCEPT_LTCY_BIT 0x7
#define PCIEC_PBSC_DEV_CAPA_BS_CFG_L1ACCEPT_LTCY_BITWIDTH 3
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PBSC_DEV_CAPA_RESERVED_MASK        0xFFFFF000
#define PCIEC_PBSC_DEV_CAPA_RESERVED_SHIFT       12 
#define PCIEC_PBSC_DEV_CAPA_RESERVED_BIT         0xFFFFF
#define PCIEC_PBSC_DEV_CAPA_RESERVED_BITWIDTH    20
// PBSC_DEV_CONT Register
#define PCIEC_PBSC_DEV_CONT_OFS                  0x00002048
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PBSC_DEV_CONT_RESERVED2_MASK       0xFFF
#define PCIEC_PBSC_DEV_CONT_RESERVED2_SHIFT      0 
#define PCIEC_PBSC_DEV_CONT_RESERVED2_BIT        0xFFF
#define PCIEC_PBSC_DEV_CONT_RESERVED2_BITWIDTH   12
// BS_CFG_MAXRD_REQ_SIZE bitfiled (RW) Reset=0
#define PCIEC_PBSC_DEV_CONT_BS_CFG_MAXRD_REQ_SIZE_MASK 0x7000
#define PCIEC_PBSC_DEV_CONT_BS_CFG_MAXRD_REQ_SIZE_SHIFT 12 
#define PCIEC_PBSC_DEV_CONT_BS_CFG_MAXRD_REQ_SIZE_BIT 0x7
#define PCIEC_PBSC_DEV_CONT_BS_CFG_MAXRD_REQ_SIZE_BITWIDTH 3
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PBSC_DEV_CONT_RESERVED_MASK        0xFFFF8000
#define PCIEC_PBSC_DEV_CONT_RESERVED_SHIFT       15 
#define PCIEC_PBSC_DEV_CONT_RESERVED_BIT         0x1FFFF
#define PCIEC_PBSC_DEV_CONT_RESERVED_BITWIDTH    17
// PBSC_LINK_CAPA Register
#define PCIEC_PBSC_LINK_CAPA_OFS                 0x0000204C
// BS_CFG_MAX_LNK_SPD bitfiled (RW) Reset=0
#define PCIEC_PBSC_LINK_CAPA_BS_CFG_MAX_LNK_SPD_MASK 0xF
#define PCIEC_PBSC_LINK_CAPA_BS_CFG_MAX_LNK_SPD_SHIFT 0 
#define PCIEC_PBSC_LINK_CAPA_BS_CFG_MAX_LNK_SPD_BIT 0xF
#define PCIEC_PBSC_LINK_CAPA_BS_CFG_MAX_LNK_SPD_BITWIDTH 4
// BS_CFG_MAX_LNK_WIDTH1 bitfiled (RW) Reset=0
#define PCIEC_PBSC_LINK_CAPA_BS_CFG_MAX_LNK_WIDTH1_MASK 0x3F0
#define PCIEC_PBSC_LINK_CAPA_BS_CFG_MAX_LNK_WIDTH1_SHIFT 4 
#define PCIEC_PBSC_LINK_CAPA_BS_CFG_MAX_LNK_WIDTH1_BIT 0x3F
#define PCIEC_PBSC_LINK_CAPA_BS_CFG_MAX_LNK_WIDTH1_BITWIDTH 6
// BS_CFG_ASPM_SPT bitfiled (RW) Reset=1
#define PCIEC_PBSC_LINK_CAPA_BS_CFG_ASPM_SPT_MASK 0xC00
#define PCIEC_PBSC_LINK_CAPA_BS_CFG_ASPM_SPT_SHIFT 10 
#define PCIEC_PBSC_LINK_CAPA_BS_CFG_ASPM_SPT_BIT 0x3
#define PCIEC_PBSC_LINK_CAPA_BS_CFG_ASPM_SPT_BITWIDTH 2
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PBSC_LINK_CAPA_RESERVED2_MASK      0x3FF000
#define PCIEC_PBSC_LINK_CAPA_RESERVED2_SHIFT     12 
#define PCIEC_PBSC_LINK_CAPA_RESERVED2_BIT       0x3FF
#define PCIEC_PBSC_LINK_CAPA_RESERVED2_BITWIDTH  10
// BS_CFG_ASPM_OPT_COMP bitfiled (RW) Reset=1
#define PCIEC_PBSC_LINK_CAPA_BS_CFG_ASPM_OPT_COMP_MASK 0x400000
#define PCIEC_PBSC_LINK_CAPA_BS_CFG_ASPM_OPT_COMP_SHIFT 22 
#define PCIEC_PBSC_LINK_CAPA_BS_CFG_ASPM_OPT_COMP_BIT 0x1
#define PCIEC_PBSC_LINK_CAPA_BS_CFG_ASPM_OPT_COMP_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PBSC_LINK_CAPA_RESERVED_MASK       0x800000
#define PCIEC_PBSC_LINK_CAPA_RESERVED_SHIFT      23 
#define PCIEC_PBSC_LINK_CAPA_RESERVED_BIT        0x1
#define PCIEC_PBSC_LINK_CAPA_RESERVED_BITWIDTH   1
// BS_CFG_PORT_NUM bitfiled (RW) Reset=0
#define PCIEC_PBSC_LINK_CAPA_BS_CFG_PORT_NUM_MASK 0xFF000000
#define PCIEC_PBSC_LINK_CAPA_BS_CFG_PORT_NUM_SHIFT 24 
#define PCIEC_PBSC_LINK_CAPA_BS_CFG_PORT_NUM_BIT 0xFF
#define PCIEC_PBSC_LINK_CAPA_BS_CFG_PORT_NUM_BITWIDTH 8
// PBSC_LINK_CONT Register
#define PCIEC_PBSC_LINK_CONT_OFS                 0x00002050
// Reserved3 bitfiled (RO) Reset=0
#define PCIEC_PBSC_LINK_CONT_RESERVED3_MASK      0x7
#define PCIEC_PBSC_LINK_CONT_RESERVED3_SHIFT     0 
#define PCIEC_PBSC_LINK_CONT_RESERVED3_BIT       0x7
#define PCIEC_PBSC_LINK_CONT_RESERVED3_BITWIDTH  3
// BS_CFG_RDCPL_BOUND bitfiled (RW) Reset=0
#define PCIEC_PBSC_LINK_CONT_BS_CFG_RDCPL_BOUND_MASK 0x8
#define PCIEC_PBSC_LINK_CONT_BS_CFG_RDCPL_BOUND_SHIFT 3 
#define PCIEC_PBSC_LINK_CONT_BS_CFG_RDCPL_BOUND_BIT 0x1
#define PCIEC_PBSC_LINK_CONT_BS_CFG_RDCPL_BOUND_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PBSC_LINK_CONT_RESERVED2_MASK      0xFFFFFF0
#define PCIEC_PBSC_LINK_CONT_RESERVED2_SHIFT     4 
#define PCIEC_PBSC_LINK_CONT_RESERVED2_BIT       0xFFFFFF
#define PCIEC_PBSC_LINK_CONT_RESERVED2_BITWIDTH  24
// BS_CFG_SLOT_CLK_CFG bitfiled (RW) Reset=1
#define PCIEC_PBSC_LINK_CONT_BS_CFG_SLOT_CLK_CFG_MASK 0x10000000
#define PCIEC_PBSC_LINK_CONT_BS_CFG_SLOT_CLK_CFG_SHIFT 28 
#define PCIEC_PBSC_LINK_CONT_BS_CFG_SLOT_CLK_CFG_BIT 0x1
#define PCIEC_PBSC_LINK_CONT_BS_CFG_SLOT_CLK_CFG_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PBSC_LINK_CONT_RESERVED_MASK       0xE0000000
#define PCIEC_PBSC_LINK_CONT_RESERVED_SHIFT      29 
#define PCIEC_PBSC_LINK_CONT_RESERVED_BIT        0x7
#define PCIEC_PBSC_LINK_CONT_RESERVED_BITWIDTH   3
// PBSC_LINK_CAPA2 Register
#define PCIEC_PBSC_LINK_CAPA2_OFS                0x00002064
// BS_CFG_CPLTO_RNG_SPT bitfiled (RO) Reset=0
#define PCIEC_PBSC_LINK_CAPA2_BS_CFG_CPLTO_RNG_SPT_MASK 0xF
#define PCIEC_PBSC_LINK_CAPA2_BS_CFG_CPLTO_RNG_SPT_SHIFT 0 
#define PCIEC_PBSC_LINK_CAPA2_BS_CFG_CPLTO_RNG_SPT_BIT 0xF
#define PCIEC_PBSC_LINK_CAPA2_BS_CFG_CPLTO_RNG_SPT_BITWIDTH 4
// Reserved4 bitfiled (RO) Reset=0
#define PCIEC_PBSC_LINK_CAPA2_RESERVED4_MASK     0x3F0
#define PCIEC_PBSC_LINK_CAPA2_RESERVED4_SHIFT    4 
#define PCIEC_PBSC_LINK_CAPA2_RESERVED4_BIT      0x3F
#define PCIEC_PBSC_LINK_CAPA2_RESERVED4_BITWIDTH 6
// BS_CFG_NOROEN_PRPRPAS bitfiled (RO) Reset=0
#define PCIEC_PBSC_LINK_CAPA2_BS_CFG_NOROEN_PRPRPAS_MASK 0x400
#define PCIEC_PBSC_LINK_CAPA2_BS_CFG_NOROEN_PRPRPAS_SHIFT 10 
#define PCIEC_PBSC_LINK_CAPA2_BS_CFG_NOROEN_PRPRPAS_BIT 0x1
#define PCIEC_PBSC_LINK_CAPA2_BS_CFG_NOROEN_PRPRPAS_BITWIDTH 1
// Reserved3 bitfiled (RO) Reset=0
#define PCIEC_PBSC_LINK_CAPA2_RESERVED3_MASK     0x3F800
#define PCIEC_PBSC_LINK_CAPA2_RESERVED3_SHIFT    11 
#define PCIEC_PBSC_LINK_CAPA2_RESERVED3_BIT      0x7F
#define PCIEC_PBSC_LINK_CAPA2_RESERVED3_BITWIDTH 7
// BS_CFG_OBFF_SPT bitfiled (RO) Reset=0
#define PCIEC_PBSC_LINK_CAPA2_BS_CFG_OBFF_SPT_MASK 0xC0000
#define PCIEC_PBSC_LINK_CAPA2_BS_CFG_OBFF_SPT_SHIFT 18 
#define PCIEC_PBSC_LINK_CAPA2_BS_CFG_OBFF_SPT_BIT 0x3
#define PCIEC_PBSC_LINK_CAPA2_BS_CFG_OBFF_SPT_BITWIDTH 2
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PBSC_LINK_CAPA2_RESERVED2_MASK     0x100000
#define PCIEC_PBSC_LINK_CAPA2_RESERVED2_SHIFT    20 
#define PCIEC_PBSC_LINK_CAPA2_RESERVED2_BIT      0x1
#define PCIEC_PBSC_LINK_CAPA2_RESERVED2_BITWIDTH 1
// BS_CFG_EETLPPRFX_SPT bitfiled (RO) Reset=0
#define PCIEC_PBSC_LINK_CAPA2_BS_CFG_EETLPPRFX_SPT_MASK 0x200000
#define PCIEC_PBSC_LINK_CAPA2_BS_CFG_EETLPPRFX_SPT_SHIFT 21 
#define PCIEC_PBSC_LINK_CAPA2_BS_CFG_EETLPPRFX_SPT_BIT 0x1
#define PCIEC_PBSC_LINK_CAPA2_BS_CFG_EETLPPRFX_SPT_BITWIDTH 1
// BS_CFG_MAXEETLPPFX_SPT bitfiled (RO) Reset=0
#define PCIEC_PBSC_LINK_CAPA2_BS_CFG_MAXEETLPPFX_SPT_MASK 0xC00000
#define PCIEC_PBSC_LINK_CAPA2_BS_CFG_MAXEETLPPFX_SPT_SHIFT 22 
#define PCIEC_PBSC_LINK_CAPA2_BS_CFG_MAXEETLPPFX_SPT_BIT 0x3
#define PCIEC_PBSC_LINK_CAPA2_BS_CFG_MAXEETLPPFX_SPT_BITWIDTH 2
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PBSC_LINK_CAPA2_RESERVED_MASK      0xFF000000
#define PCIEC_PBSC_LINK_CAPA2_RESERVED_SHIFT     24 
#define PCIEC_PBSC_LINK_CAPA2_RESERVED_BIT       0xFF
#define PCIEC_PBSC_LINK_CAPA2_RESERVED_BITWIDTH  8
// PBSC_LINK_CONT2 Register
#define PCIEC_PBSC_LINK_CONT2_OFS                0x00002068
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PBSC_LINK_CONT2_RESERVED2_MASK     0x3F
#define PCIEC_PBSC_LINK_CONT2_RESERVED2_SHIFT    0 
#define PCIEC_PBSC_LINK_CONT2_RESERVED2_BIT      0x3F
#define PCIEC_PBSC_LINK_CONT2_RESERVED2_BITWIDTH 6
// BS_CFG_SEL_DEEMPSIS bitfiled (RW) Reset=0
#define PCIEC_PBSC_LINK_CONT2_BS_CFG_SEL_DEEMPSIS_MASK 0x40
#define PCIEC_PBSC_LINK_CONT2_BS_CFG_SEL_DEEMPSIS_SHIFT 6 
#define PCIEC_PBSC_LINK_CONT2_BS_CFG_SEL_DEEMPSIS_BIT 0x1
#define PCIEC_PBSC_LINK_CONT2_BS_CFG_SEL_DEEMPSIS_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PBSC_LINK_CONT2_RESERVED_MASK      0xFFFFFF80
#define PCIEC_PBSC_LINK_CONT2_RESERVED_SHIFT     7 
#define PCIEC_PBSC_LINK_CONT2_RESERVED_BIT       0x1FFFFFF
#define PCIEC_PBSC_LINK_CONT2_RESERVED_BITWIDTH  25
// PBSC_LNK_CAP2 Register
#define PCIEC_PBSC_LNK_CAP2_OFS                  0x0000206C
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PBSC_LNK_CAP2_RESERVED2_MASK       0x1
#define PCIEC_PBSC_LNK_CAP2_RESERVED2_SHIFT      0 
#define PCIEC_PBSC_LNK_CAP2_RESERVED2_BIT        0x1
#define PCIEC_PBSC_LNK_CAP2_RESERVED2_BITWIDTH   1
// BS_CFG_SPTLNKSPD_VECT bitfiled (RW) Reset=11
#define PCIEC_PBSC_LNK_CAP2_BS_CFG_SPTLNKSPD_VECT_MASK 0xFE
#define PCIEC_PBSC_LNK_CAP2_BS_CFG_SPTLNKSPD_VECT_SHIFT 1 
#define PCIEC_PBSC_LNK_CAP2_BS_CFG_SPTLNKSPD_VECT_BIT 0x7F
#define PCIEC_PBSC_LNK_CAP2_BS_CFG_SPTLNKSPD_VECT_BITWIDTH 7
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PBSC_LNK_CAP2_RESERVED_MASK        0xFFFFFF00
#define PCIEC_PBSC_LNK_CAP2_RESERVED_SHIFT       8 
#define PCIEC_PBSC_LNK_CAP2_RESERVED_BIT         0xFFFFFF
#define PCIEC_PBSC_LNK_CAP2_RESERVED_BITWIDTH    24
// PBSC_PM_CAPA_NXT_POINT Register
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_OFS         0x00002080
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_RESERVED2_MASK 0xFF
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_RESERVED2_SHIFT 0 
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_RESERVED2_BIT 0xFF
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_RESERVED2_BITWIDTH 8
// BS_CFG_NXT_CAP_PNTR_PMCS bitfiled (RW) Reset=0
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_BS_CFG_NXT_CAP_PNTR_PMCS_MASK 0xFF00
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_BS_CFG_NXT_CAP_PNTR_PMCS_SHIFT 8 
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_BS_CFG_NXT_CAP_PNTR_PMCS_BIT 0xFF
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_BS_CFG_NXT_CAP_PNTR_PMCS_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_RESERVED_MASK 0x3F0000
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_RESERVED_SHIFT 16 
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_RESERVED_BIT 0x3F
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_RESERVED_BITWIDTH 6
// BS_CFG_AUX_CUR1 bitfiled (RO) Reset=0
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_BS_CFG_AUX_CUR1_MASK 0xC00000
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_BS_CFG_AUX_CUR1_SHIFT 22 
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_BS_CFG_AUX_CUR1_BIT 0x3
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_BS_CFG_AUX_CUR1_BITWIDTH 2
// BS_CFG_AUX_CUR2 bitfiled (RO) Reset=0
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_BS_CFG_AUX_CUR2_MASK 0x1000000
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_BS_CFG_AUX_CUR2_SHIFT 24 
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_BS_CFG_AUX_CUR2_BIT 0x1
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_BS_CFG_AUX_CUR2_BITWIDTH 1
// BS_CFG_D1_SPT bitfiled (RO) Reset=0
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_BS_CFG_D1_SPT_MASK 0x2000000
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_BS_CFG_D1_SPT_SHIFT 25 
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_BS_CFG_D1_SPT_BIT 0x1
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_BS_CFG_D1_SPT_BITWIDTH 1
// BS_CFG_D2_SPT bitfiled (RO) Reset=0
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_BS_CFG_D2_SPT_MASK 0x4000000
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_BS_CFG_D2_SPT_SHIFT 26 
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_BS_CFG_D2_SPT_BIT 0x1
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_BS_CFG_D2_SPT_BITWIDTH 1
// BS_CFG_PME_SPT bitfiled (RO) Reset=0
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_BS_CFG_PME_SPT_MASK 0xF8000000
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_BS_CFG_PME_SPT_SHIFT 27 
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_BS_CFG_PME_SPT_BIT 0x1F
#define PCIEC_PBSC_PM_CAPA_NXT_POINT_BS_CFG_PME_SPT_BITWIDTH 5
// PBSC_PM_ST_CNTRL Register
#define PCIEC_PBSC_PM_ST_CNTRL_OFS               0x00002084
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PBSC_PM_ST_CNTRL_RESERVED2_MASK    0x7
#define PCIEC_PBSC_PM_ST_CNTRL_RESERVED2_SHIFT   0 
#define PCIEC_PBSC_PM_ST_CNTRL_RESERVED2_BIT     0x7
#define PCIEC_PBSC_PM_ST_CNTRL_RESERVED2_BITWIDTH 3
// BS_CFG_NO_SFTRST bitfiled (RW) Reset=1
#define PCIEC_PBSC_PM_ST_CNTRL_BS_CFG_NO_SFTRST_MASK 0x8
#define PCIEC_PBSC_PM_ST_CNTRL_BS_CFG_NO_SFTRST_SHIFT 3 
#define PCIEC_PBSC_PM_ST_CNTRL_BS_CFG_NO_SFTRST_BIT 0x1
#define PCIEC_PBSC_PM_ST_CNTRL_BS_CFG_NO_SFTRST_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PBSC_PM_ST_CNTRL_RESERVED_MASK     0xFFFFFFF0
#define PCIEC_PBSC_PM_ST_CNTRL_RESERVED_SHIFT    4 
#define PCIEC_PBSC_PM_ST_CNTRL_RESERVED_BIT      0xFFFFFFF
#define PCIEC_PBSC_PM_ST_CNTRL_RESERVED_BITWIDTH 28
// PBSC_PCIE_EXTND_CAPID Register
#define PCIEC_PBSC_PCIE_EXTND_CAPID_OFS          0x00002100
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PBSC_PCIE_EXTND_CAPID_RESERVED_MASK 0xFFFFF
#define PCIEC_PBSC_PCIE_EXTND_CAPID_RESERVED_SHIFT 0 
#define PCIEC_PBSC_PCIE_EXTND_CAPID_RESERVED_BIT 0xFFFFF
#define PCIEC_PBSC_PCIE_EXTND_CAPID_RESERVED_BITWIDTH 20
// BS_CFG_PCIE_CAPOFSET_AER bitfiled (RW) Reset=101010000
#define PCIEC_PBSC_PCIE_EXTND_CAPID_BS_CFG_PCIE_CAPOFSET_AER_MASK 0xFFF00000
#define PCIEC_PBSC_PCIE_EXTND_CAPID_BS_CFG_PCIE_CAPOFSET_AER_SHIFT 20 
#define PCIEC_PBSC_PCIE_EXTND_CAPID_BS_CFG_PCIE_CAPOFSET_AER_BIT 0xFFF
#define PCIEC_PBSC_PCIE_EXTND_CAPID_BS_CFG_PCIE_CAPOFSET_AER_BITWIDTH 12
// PBSC_AER_CAP_CNTRL Register
#define PCIEC_PBSC_AER_CAP_CNTRL_OFS             0x00002118
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PBSC_AER_CAP_CNTRL_RESERVED2_MASK  0x1FF
#define PCIEC_PBSC_AER_CAP_CNTRL_RESERVED2_SHIFT 0 
#define PCIEC_PBSC_AER_CAP_CNTRL_RESERVED2_BIT   0x1FF
#define PCIEC_PBSC_AER_CAP_CNTRL_RESERVED2_BITWIDTH 9
// BS_CFG_MLTHD_REC_CAP bitfiled (RO) Reset=0
#define PCIEC_PBSC_AER_CAP_CNTRL_BS_CFG_MLTHD_REC_CAP_MASK 0x200
#define PCIEC_PBSC_AER_CAP_CNTRL_BS_CFG_MLTHD_REC_CAP_SHIFT 9 
#define PCIEC_PBSC_AER_CAP_CNTRL_BS_CFG_MLTHD_REC_CAP_BIT 0x1
#define PCIEC_PBSC_AER_CAP_CNTRL_BS_CFG_MLTHD_REC_CAP_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PBSC_AER_CAP_CNTRL_RESERVED_MASK   0xFFFFFC00
#define PCIEC_PBSC_AER_CAP_CNTRL_RESERVED_SHIFT  10 
#define PCIEC_PBSC_AER_CAP_CNTRL_RESERVED_BIT    0x3FFFFF
#define PCIEC_PBSC_AER_CAP_CNTRL_RESERVED_BITWIDTH 22
// PBSC_Root_Error_Status Register
#define PCIEC_PBSC_ROOT_ERROR_STATUS_OFS         0x00002130
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PBSC_ROOT_ERROR_STATUS_RESERVED_MASK 0x7FFFFFF
#define PCIEC_PBSC_ROOT_ERROR_STATUS_RESERVED_SHIFT 0 
#define PCIEC_PBSC_ROOT_ERROR_STATUS_RESERVED_BIT 0x7FFFFFF
#define PCIEC_PBSC_ROOT_ERROR_STATUS_RESERVED_BITWIDTH 27
// BS_CFG_ADVERR_INTMSG_NUM bitfiled (RW) Reset=0
#define PCIEC_PBSC_ROOT_ERROR_STATUS_BS_CFG_ADVERR_INTMSG_NUM_MASK 0xF8000000
#define PCIEC_PBSC_ROOT_ERROR_STATUS_BS_CFG_ADVERR_INTMSG_NUM_SHIFT 27 
#define PCIEC_PBSC_ROOT_ERROR_STATUS_BS_CFG_ADVERR_INTMSG_NUM_BIT 0x1F
#define PCIEC_PBSC_ROOT_ERROR_STATUS_BS_CFG_ADVERR_INTMSG_NUM_BITWIDTH 5
// PBSC_VC_Enhanced_Cap_Hdr Register
#define PCIEC_PBSC_VC_ENHANCED_CAP_HDR_OFS       0x00002150
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PBSC_VC_ENHANCED_CAP_HDR_RESERVED_MASK 0xFFFFF
#define PCIEC_PBSC_VC_ENHANCED_CAP_HDR_RESERVED_SHIFT 0 
#define PCIEC_PBSC_VC_ENHANCED_CAP_HDR_RESERVED_BIT 0xFFFFF
#define PCIEC_PBSC_VC_ENHANCED_CAP_HDR_RESERVED_BITWIDTH 20
// BS_CFG_PCIE_CAPOFSET_VC bitfiled (RO) Reset=0
#define PCIEC_PBSC_VC_ENHANCED_CAP_HDR_BS_CFG_PCIE_CAPOFSET_VC_MASK 0xFFF00000
#define PCIEC_PBSC_VC_ENHANCED_CAP_HDR_BS_CFG_PCIE_CAPOFSET_VC_SHIFT 20 
#define PCIEC_PBSC_VC_ENHANCED_CAP_HDR_BS_CFG_PCIE_CAPOFSET_VC_BIT 0xFFF
#define PCIEC_PBSC_VC_ENHANCED_CAP_HDR_BS_CFG_PCIE_CAPOFSET_VC_BITWIDTH 12
// PBSC_PRT_VC_CAP_REG1 Register
#define PCIEC_PBSC_PRT_VC_CAP_REG1_OFS           0x00002154
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PBSC_PRT_VC_CAP_REG1_RESERVED2_MASK 0xF
#define PCIEC_PBSC_PRT_VC_CAP_REG1_RESERVED2_SHIFT 0 
#define PCIEC_PBSC_PRT_VC_CAP_REG1_RESERVED2_BIT 0xF
#define PCIEC_PBSC_PRT_VC_CAP_REG1_RESERVED2_BITWIDTH 4
// BS_CFG_LOWPRORTY_EXT_VC bitfiled (RW) Reset=0
#define PCIEC_PBSC_PRT_VC_CAP_REG1_BS_CFG_LOWPRORTY_EXT_VC_MASK 0x70
#define PCIEC_PBSC_PRT_VC_CAP_REG1_BS_CFG_LOWPRORTY_EXT_VC_SHIFT 4 
#define PCIEC_PBSC_PRT_VC_CAP_REG1_BS_CFG_LOWPRORTY_EXT_VC_BIT 0x7
#define PCIEC_PBSC_PRT_VC_CAP_REG1_BS_CFG_LOWPRORTY_EXT_VC_BITWIDTH 3
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PBSC_PRT_VC_CAP_REG1_RESERVED_MASK 0xFFFFFF80
#define PCIEC_PBSC_PRT_VC_CAP_REG1_RESERVED_SHIFT 7 
#define PCIEC_PBSC_PRT_VC_CAP_REG1_RESERVED_BIT  0x1FFFFFF
#define PCIEC_PBSC_PRT_VC_CAP_REG1_RESERVED_BITWIDTH 25
// PBSC_TPH_REQ_EXTND_CAPHD Register
#define PCIEC_PBSC_TPH_REQ_EXTND_CAPHD_OFS       0x00002270
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PBSC_TPH_REQ_EXTND_CAPHD_RESERVED_MASK 0xFFFFF
#define PCIEC_PBSC_TPH_REQ_EXTND_CAPHD_RESERVED_SHIFT 0 
#define PCIEC_PBSC_TPH_REQ_EXTND_CAPHD_RESERVED_BIT 0xFFFFF
#define PCIEC_PBSC_TPH_REQ_EXTND_CAPHD_RESERVED_BITWIDTH 20
// BS_CFG_PCIE_CAPOFSET_TPH bitfiled (RW) Reset=1100000000
#define PCIEC_PBSC_TPH_REQ_EXTND_CAPHD_BS_CFG_PCIE_CAPOFSET_TPH_MASK 0xFFF00000
#define PCIEC_PBSC_TPH_REQ_EXTND_CAPHD_BS_CFG_PCIE_CAPOFSET_TPH_SHIFT 20 
#define PCIEC_PBSC_TPH_REQ_EXTND_CAPHD_BS_CFG_PCIE_CAPOFSET_TPH_BIT 0xFFF
#define PCIEC_PBSC_TPH_REQ_EXTND_CAPHD_BS_CFG_PCIE_CAPOFSET_TPH_BITWIDTH 12
// PBSC_SEC_PCIE_EXTND_CAPHD Register
#define PCIEC_PBSC_SEC_PCIE_EXTND_CAPHD_OFS      0x00002300
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PBSC_SEC_PCIE_EXTND_CAPHD_RESERVED_MASK 0xFFFFF
#define PCIEC_PBSC_SEC_PCIE_EXTND_CAPHD_RESERVED_SHIFT 0 
#define PCIEC_PBSC_SEC_PCIE_EXTND_CAPHD_RESERVED_BIT 0xFFFFF
#define PCIEC_PBSC_SEC_PCIE_EXTND_CAPHD_RESERVED_BITWIDTH 20
// BS_CFG_PCIE_CAPOFSET_SECPCIE bitfiled (RW) Reset=0
#define PCIEC_PBSC_SEC_PCIE_EXTND_CAPHD_BS_CFG_PCIE_CAPOFSET_SECPCIE_MASK 0xFFF00000
#define PCIEC_PBSC_SEC_PCIE_EXTND_CAPHD_BS_CFG_PCIE_CAPOFSET_SECPCIE_SHIFT 20 
#define PCIEC_PBSC_SEC_PCIE_EXTND_CAPHD_BS_CFG_PCIE_CAPOFSET_SECPCIE_BIT 0xFFF
#define PCIEC_PBSC_SEC_PCIE_EXTND_CAPHD_BS_CFG_PCIE_CAPOFSET_SECPCIE_BITWIDTH 12
// PBSC_Lane_Equalization_Control_0_1 Register
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_OFS 0x0000230C
// BS_CFG_DWST_PORT_TX_PRESET_0 bitfiled (RW) Reset=1
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_BS_CFG_DWST_PORT_TX_PRESET_0_MASK 0xF
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_BS_CFG_DWST_PORT_TX_PRESET_0_SHIFT 0 
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_BS_CFG_DWST_PORT_TX_PRESET_0_BIT 0xF
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_BS_CFG_DWST_PORT_TX_PRESET_0_BITWIDTH 4
// BS_CFG_DWST_PORT_RX_PRESET_HINT_0 bitfiled (RW) Reset=1
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_BS_CFG_DWST_PORT_RX_PRESET_HINT_0_MASK 0x70
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_BS_CFG_DWST_PORT_RX_PRESET_HINT_0_SHIFT 4 
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_BS_CFG_DWST_PORT_RX_PRESET_HINT_0_BIT 0x7
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_BS_CFG_DWST_PORT_RX_PRESET_HINT_0_BITWIDTH 3
// Reserved4 bitfiled (RO) Reset=0
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_RESERVED4_MASK 0x80
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_RESERVED4_SHIFT 7 
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_RESERVED4_BIT 0x1
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_RESERVED4_BITWIDTH 1
// BS_CFG_UPST_PORT_TX_PRESET_0 bitfiled (RW) Reset=1
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_BS_CFG_UPST_PORT_TX_PRESET_0_MASK 0xF00
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_BS_CFG_UPST_PORT_TX_PRESET_0_SHIFT 8 
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_BS_CFG_UPST_PORT_TX_PRESET_0_BIT 0xF
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_BS_CFG_UPST_PORT_TX_PRESET_0_BITWIDTH 4
// BS_CFG_UPST_PORT_RX_PRESET_HINT_0 bitfiled (RW) Reset=1
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_BS_CFG_UPST_PORT_RX_PRESET_HINT_0_MASK 0x7000
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_BS_CFG_UPST_PORT_RX_PRESET_HINT_0_SHIFT 12 
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_BS_CFG_UPST_PORT_RX_PRESET_HINT_0_BIT 0x7
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_BS_CFG_UPST_PORT_RX_PRESET_HINT_0_BITWIDTH 3
// Reserved3 bitfiled (RO) Reset=0
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_RESERVED3_MASK 0x8000
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_RESERVED3_SHIFT 15 
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_RESERVED3_BIT 0x1
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_RESERVED3_BITWIDTH 1
// BS_CFG_DWST_PORT_TX_PRESET_1 bitfiled (RW) Reset=1
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_BS_CFG_DWST_PORT_TX_PRESET_1_MASK 0xF0000
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_BS_CFG_DWST_PORT_TX_PRESET_1_SHIFT 16 
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_BS_CFG_DWST_PORT_TX_PRESET_1_BIT 0xF
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_BS_CFG_DWST_PORT_TX_PRESET_1_BITWIDTH 4
// BS_CFG_DWST_PORT_RX_PRESET_HINT_1 bitfiled (RW) Reset=1
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_BS_CFG_DWST_PORT_RX_PRESET_HINT_1_MASK 0x700000
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_BS_CFG_DWST_PORT_RX_PRESET_HINT_1_SHIFT 20 
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_BS_CFG_DWST_PORT_RX_PRESET_HINT_1_BIT 0x7
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_BS_CFG_DWST_PORT_RX_PRESET_HINT_1_BITWIDTH 3
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_RESERVED2_MASK 0x800000
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_RESERVED2_SHIFT 23 
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_RESERVED2_BIT 0x1
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_RESERVED2_BITWIDTH 1
// BS_CFG_UPST_PORT_TX_PRESET_1 bitfiled (RW) Reset=1
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_BS_CFG_UPST_PORT_TX_PRESET_1_MASK 0xF000000
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_BS_CFG_UPST_PORT_TX_PRESET_1_SHIFT 24 
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_BS_CFG_UPST_PORT_TX_PRESET_1_BIT 0xF
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_BS_CFG_UPST_PORT_TX_PRESET_1_BITWIDTH 4
// BS_CFG_UPST_PORT_RX_PRESET_HINT_1 bitfiled (RW) Reset=1
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_BS_CFG_UPST_PORT_RX_PRESET_HINT_1_MASK 0x70000000
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_BS_CFG_UPST_PORT_RX_PRESET_HINT_1_SHIFT 28 
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_BS_CFG_UPST_PORT_RX_PRESET_HINT_1_BIT 0x7
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_BS_CFG_UPST_PORT_RX_PRESET_HINT_1_BITWIDTH 3
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_RESERVED_MASK 0x80000000
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_RESERVED_SHIFT 31 
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_RESERVED_BIT 0x1
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_0_1_RESERVED_BITWIDTH 1
// PBSC_Lane_Equalization_Control_2_3 Register
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_OFS 0x00002310
// BS_CFG_DWST_PORT_TX_PRESET_2 bitfiled (RW) Reset=1
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_BS_CFG_DWST_PORT_TX_PRESET_2_MASK 0xF
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_BS_CFG_DWST_PORT_TX_PRESET_2_SHIFT 0 
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_BS_CFG_DWST_PORT_TX_PRESET_2_BIT 0xF
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_BS_CFG_DWST_PORT_TX_PRESET_2_BITWIDTH 4
// BS_CFG_DWST_PORT_RX_PRESET_HINT_2 bitfiled (RW) Reset=1
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_BS_CFG_DWST_PORT_RX_PRESET_HINT_2_MASK 0x70
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_BS_CFG_DWST_PORT_RX_PRESET_HINT_2_SHIFT 4 
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_BS_CFG_DWST_PORT_RX_PRESET_HINT_2_BIT 0x7
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_BS_CFG_DWST_PORT_RX_PRESET_HINT_2_BITWIDTH 3
// Reserved4 bitfiled (RO) Reset=0
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_RESERVED4_MASK 0x80
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_RESERVED4_SHIFT 7 
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_RESERVED4_BIT 0x1
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_RESERVED4_BITWIDTH 1
// BS_CFG_UPST_PORT_TX_PRESET_2 bitfiled (RW) Reset=1
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_BS_CFG_UPST_PORT_TX_PRESET_2_MASK 0xF00
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_BS_CFG_UPST_PORT_TX_PRESET_2_SHIFT 8 
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_BS_CFG_UPST_PORT_TX_PRESET_2_BIT 0xF
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_BS_CFG_UPST_PORT_TX_PRESET_2_BITWIDTH 4
// BS_CFG_UPST_PORT_RX_PRESET_HINT_2 bitfiled (RW) Reset=1
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_BS_CFG_UPST_PORT_RX_PRESET_HINT_2_MASK 0x7000
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_BS_CFG_UPST_PORT_RX_PRESET_HINT_2_SHIFT 12 
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_BS_CFG_UPST_PORT_RX_PRESET_HINT_2_BIT 0x7
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_BS_CFG_UPST_PORT_RX_PRESET_HINT_2_BITWIDTH 3
// Reserved3 bitfiled (RO) Reset=0
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_RESERVED3_MASK 0x8000
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_RESERVED3_SHIFT 15 
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_RESERVED3_BIT 0x1
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_RESERVED3_BITWIDTH 1
// BS_CFG_DWST_PORT_TX_PRESET_3 bitfiled (RW) Reset=1
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_BS_CFG_DWST_PORT_TX_PRESET_3_MASK 0xF0000
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_BS_CFG_DWST_PORT_TX_PRESET_3_SHIFT 16 
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_BS_CFG_DWST_PORT_TX_PRESET_3_BIT 0xF
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_BS_CFG_DWST_PORT_TX_PRESET_3_BITWIDTH 4
// BS_CFG_DWST_PORT_RX_PRESET_HINT_3 bitfiled (RW) Reset=1
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_BS_CFG_DWST_PORT_RX_PRESET_HINT_3_MASK 0x700000
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_BS_CFG_DWST_PORT_RX_PRESET_HINT_3_SHIFT 20 
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_BS_CFG_DWST_PORT_RX_PRESET_HINT_3_BIT 0x7
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_BS_CFG_DWST_PORT_RX_PRESET_HINT_3_BITWIDTH 3
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_RESERVED2_MASK 0x800000
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_RESERVED2_SHIFT 23 
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_RESERVED2_BIT 0x1
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_RESERVED2_BITWIDTH 1
// BS_CFG_UPST_PORT_TX_PRESET_3 bitfiled (RW) Reset=1
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_BS_CFG_UPST_PORT_TX_PRESET_3_MASK 0xF000000
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_BS_CFG_UPST_PORT_TX_PRESET_3_SHIFT 24 
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_BS_CFG_UPST_PORT_TX_PRESET_3_BIT 0xF
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_BS_CFG_UPST_PORT_TX_PRESET_3_BITWIDTH 4
// BS_CFG_UPST_PORT_RX_PRESET_HINT_3 bitfiled (RW) Reset=1
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_BS_CFG_UPST_PORT_RX_PRESET_HINT_3_MASK 0x70000000
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_BS_CFG_UPST_PORT_RX_PRESET_HINT_3_SHIFT 28 
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_BS_CFG_UPST_PORT_RX_PRESET_HINT_3_BIT 0x7
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_BS_CFG_UPST_PORT_RX_PRESET_HINT_3_BITWIDTH 3
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_RESERVED_MASK 0x80000000
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_RESERVED_SHIFT 31 
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_RESERVED_BIT 0x1
#define PCIEC_PBSC_LANE_EQUALIZATION_CONTROL_2_3_RESERVED_BITWIDTH 1
// PBSC_FUNC_READY Register
#define PCIEC_PBSC_FUNC_READY_OFS                0x00002FC0
// BS_FUNC_READY bitfiled (RW) Reset=0
#define PCIEC_PBSC_FUNC_READY_BS_FUNC_READY_MASK 0x1
#define PCIEC_PBSC_FUNC_READY_BS_FUNC_READY_SHIFT 0 
#define PCIEC_PBSC_FUNC_READY_BS_FUNC_READY_BIT  0x1
#define PCIEC_PBSC_FUNC_READY_BS_FUNC_READY_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PBSC_FUNC_READY_RESERVED_MASK      0xFFFFFFFE
#define PCIEC_PBSC_FUNC_READY_RESERVED_SHIFT     1 
#define PCIEC_PBSC_FUNC_READY_RESERVED_BIT       0x7FFFFFFF
#define PCIEC_PBSC_FUNC_READY_RESERVED_BITWIDTH  31
// PTLC_RC_VBAR_RANGE_SET Register
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_OFS         0x0000300C
// RC_BASE_LIM_EN bitfiled (RW) Reset=1
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_RC_BASE_LIM_EN_MASK 0x1
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_RC_BASE_LIM_EN_SHIFT 0 
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_RC_BASE_LIM_EN_BIT 0x1
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_RC_BASE_LIM_EN_BITWIDTH 1
// RC_NOVBARMATCH_THR bitfiled (RW) Reset=1
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_RC_NOVBARMATCH_THR_MASK 0x2
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_RC_NOVBARMATCH_THR_SHIFT 1 
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_RC_NOVBARMATCH_THR_BIT 0x1
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_RC_NOVBARMATCH_THR_BITWIDTH 1
// VBAR_PARTITION_EN bitfiled (RW) Reset=0
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_VBAR_PARTITION_EN_MASK 0x1C
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_VBAR_PARTITION_EN_SHIFT 2 
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_VBAR_PARTITION_EN_BIT 0x7
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_VBAR_PARTITION_EN_BITWIDTH 3
// Reserved4 bitfiled (RO) Reset=0
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_RESERVED4_MASK 0xE0
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_RESERVED4_SHIFT 5 
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_RESERVED4_BIT 0x7
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_RESERVED4_BITWIDTH 3
// VBAR_P0_OW bitfiled (RW) Reset=11111
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_VBAR_P0_OW_MASK 0x3F00
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_VBAR_P0_OW_SHIFT 8 
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_VBAR_P0_OW_BIT 0x3F
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_VBAR_P0_OW_BITWIDTH 6
// VBAR_P0_RPLC_EN bitfiled (RW) Reset=1
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_VBAR_P0_RPLC_EN_MASK 0x4000
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_VBAR_P0_RPLC_EN_SHIFT 14 
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_VBAR_P0_RPLC_EN_BIT 0x1
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_VBAR_P0_RPLC_EN_BITWIDTH 1
// Reserved3 bitfiled (RO) Reset=0
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_RESERVED3_MASK 0x8000
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_RESERVED3_SHIFT 15 
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_RESERVED3_BIT 0x1
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_RESERVED3_BITWIDTH 1
// VBAR_P1_OW bitfiled (RW) Reset=11111
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_VBAR_P1_OW_MASK 0x3F0000
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_VBAR_P1_OW_SHIFT 16 
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_VBAR_P1_OW_BIT 0x3F
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_VBAR_P1_OW_BITWIDTH 6
// VBAR_P1_RPLC_EN bitfiled (RW) Reset=1
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_VBAR_P1_RPLC_EN_MASK 0x400000
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_VBAR_P1_RPLC_EN_SHIFT 22 
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_VBAR_P1_RPLC_EN_BIT 0x1
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_VBAR_P1_RPLC_EN_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_RESERVED2_MASK 0x800000
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_RESERVED2_SHIFT 23 
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_RESERVED2_BIT 0x1
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_RESERVED2_BITWIDTH 1
// VBAR_P2_OW bitfiled (RW) Reset=11111
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_VBAR_P2_OW_MASK 0x3F000000
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_VBAR_P2_OW_SHIFT 24 
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_VBAR_P2_OW_BIT 0x3F
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_VBAR_P2_OW_BITWIDTH 6
// VBAR_P2_RPLC_EN bitfiled (RW) Reset=1
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_VBAR_P2_RPLC_EN_MASK 0x40000000
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_VBAR_P2_RPLC_EN_SHIFT 30 
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_VBAR_P2_RPLC_EN_BIT 0x1
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_VBAR_P2_RPLC_EN_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_RESERVED_MASK 0x80000000
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_RESERVED_SHIFT 31 
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_RESERVED_BIT 0x1
#define PCIEC_PTLC_RC_VBAR_RANGE_SET_RESERVED_BITWIDTH 1
// PTLC_RC_VBAR_0 Register
#define PCIEC_PTLC_RC_VBAR_0_OFS                 0x00003010
// RC_VBAR_0 bitfiled (RW) Reset=1100
#define PCIEC_PTLC_RC_VBAR_0_RC_VBAR_0_MASK      0xFFFFFFFF
#define PCIEC_PTLC_RC_VBAR_0_RC_VBAR_0_SHIFT     0 
#define PCIEC_PTLC_RC_VBAR_0_RC_VBAR_0_BIT       0xFFFFFFFF
#define PCIEC_PTLC_RC_VBAR_0_RC_VBAR_0_BITWIDTH  32
// PTLC_RC_VBAR_1 Register
#define PCIEC_PTLC_RC_VBAR_1_OFS                 0x00003014
// RC_VBAR_1 bitfiled (RW) Reset=0
#define PCIEC_PTLC_RC_VBAR_1_RC_VBAR_1_MASK      0xFFFFFFFF
#define PCIEC_PTLC_RC_VBAR_1_RC_VBAR_1_SHIFT     0 
#define PCIEC_PTLC_RC_VBAR_1_RC_VBAR_1_BIT       0xFFFFFFFF
#define PCIEC_PTLC_RC_VBAR_1_RC_VBAR_1_BITWIDTH  32
// PTLC_RC_VBAR_2 Register
#define PCIEC_PTLC_RC_VBAR_2_OFS                 0x00003018
// RC_VBAR_2 bitfiled (RW) Reset=1100
#define PCIEC_PTLC_RC_VBAR_2_RC_VBAR_2_MASK      0xFFFFFFFF
#define PCIEC_PTLC_RC_VBAR_2_RC_VBAR_2_SHIFT     0 
#define PCIEC_PTLC_RC_VBAR_2_RC_VBAR_2_BIT       0xFFFFFFFF
#define PCIEC_PTLC_RC_VBAR_2_RC_VBAR_2_BITWIDTH  32
// PTLC_RC_VBAR_3 Register
#define PCIEC_PTLC_RC_VBAR_3_OFS                 0x0000301C
// RC_VBAR_3 bitfiled (RW) Reset=0
#define PCIEC_PTLC_RC_VBAR_3_RC_VBAR_3_MASK      0xFFFFFFFF
#define PCIEC_PTLC_RC_VBAR_3_RC_VBAR_3_SHIFT     0 
#define PCIEC_PTLC_RC_VBAR_3_RC_VBAR_3_BIT       0xFFFFFFFF
#define PCIEC_PTLC_RC_VBAR_3_RC_VBAR_3_BITWIDTH  32
// PTLC_RC_VBAR_4 Register
#define PCIEC_PTLC_RC_VBAR_4_OFS                 0x00003020
// RC_VBAR_4 bitfiled (RW) Reset=1100
#define PCIEC_PTLC_RC_VBAR_4_RC_VBAR_4_MASK      0xFFFFFFFF
#define PCIEC_PTLC_RC_VBAR_4_RC_VBAR_4_SHIFT     0 
#define PCIEC_PTLC_RC_VBAR_4_RC_VBAR_4_BIT       0xFFFFFFFF
#define PCIEC_PTLC_RC_VBAR_4_RC_VBAR_4_BITWIDTH  32
// PTLC_RC_VBAR_5 Register
#define PCIEC_PTLC_RC_VBAR_5_OFS                 0x00003024
// RC_VBAR_5 bitfiled (RW) Reset=0
#define PCIEC_PTLC_RC_VBAR_5_RC_VBAR_5_MASK      0xFFFFFFFF
#define PCIEC_PTLC_RC_VBAR_5_RC_VBAR_5_SHIFT     0 
#define PCIEC_PTLC_RC_VBAR_5_RC_VBAR_5_BIT       0xFFFFFFFF
#define PCIEC_PTLC_RC_VBAR_5_RC_VBAR_5_BITWIDTH  32
// PTLC_RC_BS_VBAR_0 Register
#define PCIEC_PTLC_RC_BS_VBAR_0_OFS              0x00003030
// RC_BS_VBAR_0 bitfiled (RW) Reset=1100
#define PCIEC_PTLC_RC_BS_VBAR_0_RC_BS_VBAR_0_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RC_BS_VBAR_0_RC_BS_VBAR_0_SHIFT 0 
#define PCIEC_PTLC_RC_BS_VBAR_0_RC_BS_VBAR_0_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RC_BS_VBAR_0_RC_BS_VBAR_0_BITWIDTH 32
// PTLC_RC_BS_VBAR_1 Register
#define PCIEC_PTLC_RC_BS_VBAR_1_OFS              0x00003034
// RC_BS_VBAR_1 bitfiled (RW) Reset=0
#define PCIEC_PTLC_RC_BS_VBAR_1_RC_BS_VBAR_1_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RC_BS_VBAR_1_RC_BS_VBAR_1_SHIFT 0 
#define PCIEC_PTLC_RC_BS_VBAR_1_RC_BS_VBAR_1_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RC_BS_VBAR_1_RC_BS_VBAR_1_BITWIDTH 32
// PTLC_RC_BS_VBAR_2 Register
#define PCIEC_PTLC_RC_BS_VBAR_2_OFS              0x00003038
// RC_BS_VBAR_2 bitfiled (RW) Reset=1100
#define PCIEC_PTLC_RC_BS_VBAR_2_RC_BS_VBAR_2_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RC_BS_VBAR_2_RC_BS_VBAR_2_SHIFT 0 
#define PCIEC_PTLC_RC_BS_VBAR_2_RC_BS_VBAR_2_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RC_BS_VBAR_2_RC_BS_VBAR_2_BITWIDTH 32
// PTLC_RC_BS_VBAR_3 Register
#define PCIEC_PTLC_RC_BS_VBAR_3_OFS              0x0000303C
// RC_BS_VBAR_3 bitfiled (RW) Reset=0
#define PCIEC_PTLC_RC_BS_VBAR_3_RC_BS_VBAR_3_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RC_BS_VBAR_3_RC_BS_VBAR_3_SHIFT 0 
#define PCIEC_PTLC_RC_BS_VBAR_3_RC_BS_VBAR_3_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RC_BS_VBAR_3_RC_BS_VBAR_3_BITWIDTH 32
// PTLC_RC_BS_VBAR_4 Register
#define PCIEC_PTLC_RC_BS_VBAR_4_OFS              0x00003040
// RC_BS_VBAR_4 bitfiled (RW) Reset=1100
#define PCIEC_PTLC_RC_BS_VBAR_4_RC_BS_VBAR_4_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RC_BS_VBAR_4_RC_BS_VBAR_4_SHIFT 0 
#define PCIEC_PTLC_RC_BS_VBAR_4_RC_BS_VBAR_4_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RC_BS_VBAR_4_RC_BS_VBAR_4_BITWIDTH 32
// PTLC_RC_BS_VBAR_5 Register
#define PCIEC_PTLC_RC_BS_VBAR_5_OFS              0x00003044
// RC_BS_VBAR_5 bitfiled (RW) Reset=0
#define PCIEC_PTLC_RC_BS_VBAR_5_RC_BS_VBAR_5_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RC_BS_VBAR_5_RC_BS_VBAR_5_SHIFT 0 
#define PCIEC_PTLC_RC_BS_VBAR_5_RC_BS_VBAR_5_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RC_BS_VBAR_5_RC_BS_VBAR_5_BITWIDTH 32
// PTLC_RC_BS_SLOTMSG_EN Register
#define PCIEC_PTLC_RC_BS_SLOTMSG_EN_OFS          0x00003050
// RC_BS_SLOTMSG_EN bitfiled (RW) Reset=1
#define PCIEC_PTLC_RC_BS_SLOTMSG_EN_RC_BS_SLOTMSG_EN_MASK 0x1
#define PCIEC_PTLC_RC_BS_SLOTMSG_EN_RC_BS_SLOTMSG_EN_SHIFT 0 
#define PCIEC_PTLC_RC_BS_SLOTMSG_EN_RC_BS_SLOTMSG_EN_BIT 0x1
#define PCIEC_PTLC_RC_BS_SLOTMSG_EN_RC_BS_SLOTMSG_EN_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PTLC_RC_BS_SLOTMSG_EN_RESERVED2_MASK 0xFE
#define PCIEC_PTLC_RC_BS_SLOTMSG_EN_RESERVED2_SHIFT 1 
#define PCIEC_PTLC_RC_BS_SLOTMSG_EN_RESERVED2_BIT 0x7F
#define PCIEC_PTLC_RC_BS_SLOTMSG_EN_RESERVED2_BITWIDTH 7
// RC_BS_SLOTMSG_FUNC bitfiled (RW) Reset=0
#define PCIEC_PTLC_RC_BS_SLOTMSG_EN_RC_BS_SLOTMSG_FUNC_MASK 0xFF00
#define PCIEC_PTLC_RC_BS_SLOTMSG_EN_RC_BS_SLOTMSG_FUNC_SHIFT 8 
#define PCIEC_PTLC_RC_BS_SLOTMSG_EN_RC_BS_SLOTMSG_FUNC_BIT 0xFF
#define PCIEC_PTLC_RC_BS_SLOTMSG_EN_RC_BS_SLOTMSG_FUNC_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PTLC_RC_BS_SLOTMSG_EN_RESERVED_MASK 0xFFFF0000
#define PCIEC_PTLC_RC_BS_SLOTMSG_EN_RESERVED_SHIFT 16 
#define PCIEC_PTLC_RC_BS_SLOTMSG_EN_RESERVED_BIT 0xFFFF
#define PCIEC_PTLC_RC_BS_SLOTMSG_EN_RESERVED_BITWIDTH 16
// PTLC_RC_BS_SLOTMSG_DW Register
#define PCIEC_PTLC_RC_BS_SLOTMSG_DW_OFS          0x00003054
// RC_BS_SLOTMSG_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_RC_BS_SLOTMSG_DW_RC_BS_SLOTMSG_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RC_BS_SLOTMSG_DW_RC_BS_SLOTMSG_DW_SHIFT 0 
#define PCIEC_PTLC_RC_BS_SLOTMSG_DW_RC_BS_SLOTMSG_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RC_BS_SLOTMSG_DW_RC_BS_SLOTMSG_DW_BITWIDTH 32
// PTLC_FreeMsg_Issue Register
#define PCIEC_PTLC_FREEMSG_ISSUE_OFS             0x00003400
// FR_MSG_KICK bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_ISSUE_FR_MSG_KICK_MASK 0x1
#define PCIEC_PTLC_FREEMSG_ISSUE_FR_MSG_KICK_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_ISSUE_FR_MSG_KICK_BIT 0x1
#define PCIEC_PTLC_FREEMSG_ISSUE_FR_MSG_KICK_BITWIDTH 1
// FR_MSG_PEND bitfiled (RO) Reset=0
#define PCIEC_PTLC_FREEMSG_ISSUE_FR_MSG_PEND_MASK 0x2
#define PCIEC_PTLC_FREEMSG_ISSUE_FR_MSG_PEND_SHIFT 1 
#define PCIEC_PTLC_FREEMSG_ISSUE_FR_MSG_PEND_BIT 0x1
#define PCIEC_PTLC_FREEMSG_ISSUE_FR_MSG_PEND_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PTLC_FREEMSG_ISSUE_RESERVED_MASK   0xFFFFFFFC
#define PCIEC_PTLC_FREEMSG_ISSUE_RESERVED_SHIFT  2 
#define PCIEC_PTLC_FREEMSG_ISSUE_RESERVED_BIT    0x3FFFFFFF
#define PCIEC_PTLC_FREEMSG_ISSUE_RESERVED_BITWIDTH 30
// PTLC_FreeMsg_Header_0DW Register
#define PCIEC_PTLC_FREEMSG_HEADER_0DW_OFS        0x00003410
// FR_MSG_TYPE bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_HEADER_0DW_FR_MSG_TYPE_MASK 0x7
#define PCIEC_PTLC_FREEMSG_HEADER_0DW_FR_MSG_TYPE_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_HEADER_0DW_FR_MSG_TYPE_BIT 0x7
#define PCIEC_PTLC_FREEMSG_HEADER_0DW_FR_MSG_TYPE_BITWIDTH 3
// Reserved3 bitfiled (RO) Reset=0
#define PCIEC_PTLC_FREEMSG_HEADER_0DW_RESERVED3_MASK 0xFF8
#define PCIEC_PTLC_FREEMSG_HEADER_0DW_RESERVED3_SHIFT 3 
#define PCIEC_PTLC_FREEMSG_HEADER_0DW_RESERVED3_BIT 0x1FF
#define PCIEC_PTLC_FREEMSG_HEADER_0DW_RESERVED3_BITWIDTH 9
// FR_MSG_TC bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_HEADER_0DW_FR_MSG_TC_MASK 0x7000
#define PCIEC_PTLC_FREEMSG_HEADER_0DW_FR_MSG_TC_SHIFT 12 
#define PCIEC_PTLC_FREEMSG_HEADER_0DW_FR_MSG_TC_BIT 0x7
#define PCIEC_PTLC_FREEMSG_HEADER_0DW_FR_MSG_TC_BITWIDTH 3
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PTLC_FREEMSG_HEADER_0DW_RESERVED2_MASK 0x8000
#define PCIEC_PTLC_FREEMSG_HEADER_0DW_RESERVED2_SHIFT 15 
#define PCIEC_PTLC_FREEMSG_HEADER_0DW_RESERVED2_BIT 0x1
#define PCIEC_PTLC_FREEMSG_HEADER_0DW_RESERVED2_BITWIDTH 1
// FR_LENGTH_UP bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_HEADER_0DW_FR_LENGTH_UP_MASK 0x30000
#define PCIEC_PTLC_FREEMSG_HEADER_0DW_FR_LENGTH_UP_SHIFT 16 
#define PCIEC_PTLC_FREEMSG_HEADER_0DW_FR_LENGTH_UP_BIT 0x3
#define PCIEC_PTLC_FREEMSG_HEADER_0DW_FR_LENGTH_UP_BITWIDTH 2
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PTLC_FREEMSG_HEADER_0DW_RESERVED_MASK 0xFC0000
#define PCIEC_PTLC_FREEMSG_HEADER_0DW_RESERVED_SHIFT 18 
#define PCIEC_PTLC_FREEMSG_HEADER_0DW_RESERVED_BIT 0x3F
#define PCIEC_PTLC_FREEMSG_HEADER_0DW_RESERVED_BITWIDTH 6
// FR_LENGTH_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_HEADER_0DW_FR_LENGTH_DW_MASK 0xFF000000
#define PCIEC_PTLC_FREEMSG_HEADER_0DW_FR_LENGTH_DW_SHIFT 24 
#define PCIEC_PTLC_FREEMSG_HEADER_0DW_FR_LENGTH_DW_BIT 0xFF
#define PCIEC_PTLC_FREEMSG_HEADER_0DW_FR_LENGTH_DW_BITWIDTH 8
// PTLC_FreeMsg_Header_1DW Register
#define PCIEC_PTLC_FREEMSG_HEADER_1DW_OFS        0x00003414
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PTLC_FREEMSG_HEADER_1DW_RESERVED2_MASK 0xFF
#define PCIEC_PTLC_FREEMSG_HEADER_1DW_RESERVED2_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_HEADER_1DW_RESERVED2_BIT 0xFF
#define PCIEC_PTLC_FREEMSG_HEADER_1DW_RESERVED2_BITWIDTH 8
// FR_MSG_REQID_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_HEADER_1DW_FR_MSG_REQID_DW_MASK 0xFF00
#define PCIEC_PTLC_FREEMSG_HEADER_1DW_FR_MSG_REQID_DW_SHIFT 8 
#define PCIEC_PTLC_FREEMSG_HEADER_1DW_FR_MSG_REQID_DW_BIT 0xFF
#define PCIEC_PTLC_FREEMSG_HEADER_1DW_FR_MSG_REQID_DW_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PTLC_FREEMSG_HEADER_1DW_RESERVED_MASK 0xFF0000
#define PCIEC_PTLC_FREEMSG_HEADER_1DW_RESERVED_SHIFT 16 
#define PCIEC_PTLC_FREEMSG_HEADER_1DW_RESERVED_BIT 0xFF
#define PCIEC_PTLC_FREEMSG_HEADER_1DW_RESERVED_BITWIDTH 8
// FR_MSG_CODE bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_HEADER_1DW_FR_MSG_CODE_MASK 0xFF000000
#define PCIEC_PTLC_FREEMSG_HEADER_1DW_FR_MSG_CODE_SHIFT 24 
#define PCIEC_PTLC_FREEMSG_HEADER_1DW_FR_MSG_CODE_BIT 0xFF
#define PCIEC_PTLC_FREEMSG_HEADER_1DW_FR_MSG_CODE_BITWIDTH 8
// PTLC_FreeMsg_Header_2DW Register
#define PCIEC_PTLC_FREEMSG_HEADER_2DW_OFS        0x00003418
// FR_MSG_H2DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_HEADER_2DW_FR_MSG_H2DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_HEADER_2DW_FR_MSG_H2DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_HEADER_2DW_FR_MSG_H2DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_HEADER_2DW_FR_MSG_H2DW_BITWIDTH 32
// PTLC_FreeMsg_Header_3DW Register
#define PCIEC_PTLC_FREEMSG_HEADER_3DW_OFS        0x0000341C
// FR_MSG_H3DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_HEADER_3DW_FR_MSG_H3DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_HEADER_3DW_FR_MSG_H3DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_HEADER_3DW_FR_MSG_H3DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_HEADER_3DW_FR_MSG_H3DW_BITWIDTH 32
// PTLC_FreeMsg_Data_0DW Register
#define PCIEC_PTLC_FREEMSG_DATA_0DW_OFS          0x00003420
// FR_MSG_D00_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_DATA_0DW_FR_MSG_D00_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_0DW_FR_MSG_D00_DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_DATA_0DW_FR_MSG_D00_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_0DW_FR_MSG_D00_DW_BITWIDTH 32
// PTLC_FreeMsg_Data_1DW Register
#define PCIEC_PTLC_FREEMSG_DATA_1DW_OFS          0x00003424
// FR_MSG_D01_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_DATA_1DW_FR_MSG_D01_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_1DW_FR_MSG_D01_DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_DATA_1DW_FR_MSG_D01_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_1DW_FR_MSG_D01_DW_BITWIDTH 32
// PTLC_FreeMsg_Data_2DW Register
#define PCIEC_PTLC_FREEMSG_DATA_2DW_OFS          0x00003428
// FR_MSG_D02_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_DATA_2DW_FR_MSG_D02_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_2DW_FR_MSG_D02_DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_DATA_2DW_FR_MSG_D02_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_2DW_FR_MSG_D02_DW_BITWIDTH 32
// PTLC_FreeMsg_Data_3DW Register
#define PCIEC_PTLC_FREEMSG_DATA_3DW_OFS          0x0000342C
// FR_MSG_D03_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_DATA_3DW_FR_MSG_D03_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_3DW_FR_MSG_D03_DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_DATA_3DW_FR_MSG_D03_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_3DW_FR_MSG_D03_DW_BITWIDTH 32
// PTLC_FreeMsg_Data_4DW Register
#define PCIEC_PTLC_FREEMSG_DATA_4DW_OFS          0x00003430
// FR_MSG_D04_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_DATA_4DW_FR_MSG_D04_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_4DW_FR_MSG_D04_DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_DATA_4DW_FR_MSG_D04_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_4DW_FR_MSG_D04_DW_BITWIDTH 32
// PTLC_FreeMsg_Data_5DW Register
#define PCIEC_PTLC_FREEMSG_DATA_5DW_OFS          0x00003434
// FR_MSG_D05_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_DATA_5DW_FR_MSG_D05_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_5DW_FR_MSG_D05_DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_DATA_5DW_FR_MSG_D05_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_5DW_FR_MSG_D05_DW_BITWIDTH 32
// PTLC_FreeMsg_Data_6DW Register
#define PCIEC_PTLC_FREEMSG_DATA_6DW_OFS          0x00003438
// FR_MSG_D06_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_DATA_6DW_FR_MSG_D06_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_6DW_FR_MSG_D06_DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_DATA_6DW_FR_MSG_D06_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_6DW_FR_MSG_D06_DW_BITWIDTH 32
// PTLC_FreeMsg_Data_7DW Register
#define PCIEC_PTLC_FREEMSG_DATA_7DW_OFS          0x0000343C
// FR_MSG_D07_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_DATA_7DW_FR_MSG_D07_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_7DW_FR_MSG_D07_DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_DATA_7DW_FR_MSG_D07_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_7DW_FR_MSG_D07_DW_BITWIDTH 32
// PTLC_FreeMsg_Data_8DW Register
#define PCIEC_PTLC_FREEMSG_DATA_8DW_OFS          0x00003440
// FR_MSG_D08_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_DATA_8DW_FR_MSG_D08_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_8DW_FR_MSG_D08_DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_DATA_8DW_FR_MSG_D08_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_8DW_FR_MSG_D08_DW_BITWIDTH 32
// PTLC_FreeMsg_Data_9DW Register
#define PCIEC_PTLC_FREEMSG_DATA_9DW_OFS          0x00003444
// FR_MSG_D09_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_DATA_9DW_FR_MSG_D09_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_9DW_FR_MSG_D09_DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_DATA_9DW_FR_MSG_D09_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_9DW_FR_MSG_D09_DW_BITWIDTH 32
// PTLC_FreeMsg_Data_10DW Register
#define PCIEC_PTLC_FREEMSG_DATA_10DW_OFS         0x00003448
// FR_MSG_D0A_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_DATA_10DW_FR_MSG_D0A_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_10DW_FR_MSG_D0A_DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_DATA_10DW_FR_MSG_D0A_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_10DW_FR_MSG_D0A_DW_BITWIDTH 32
// PTLC_FreeMsg_Data_11DW Register
#define PCIEC_PTLC_FREEMSG_DATA_11DW_OFS         0x0000344C
// FR_MSG_D0B_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_DATA_11DW_FR_MSG_D0B_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_11DW_FR_MSG_D0B_DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_DATA_11DW_FR_MSG_D0B_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_11DW_FR_MSG_D0B_DW_BITWIDTH 32
// PTLC_FreeMsg_Data_12DW Register
#define PCIEC_PTLC_FREEMSG_DATA_12DW_OFS         0x00003450
// FR_MSG_D0C_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_DATA_12DW_FR_MSG_D0C_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_12DW_FR_MSG_D0C_DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_DATA_12DW_FR_MSG_D0C_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_12DW_FR_MSG_D0C_DW_BITWIDTH 32
// PTLC_FreeMsg_Data_13DW Register
#define PCIEC_PTLC_FREEMSG_DATA_13DW_OFS         0x00003454
// FR_MSG_D0D_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_DATA_13DW_FR_MSG_D0D_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_13DW_FR_MSG_D0D_DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_DATA_13DW_FR_MSG_D0D_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_13DW_FR_MSG_D0D_DW_BITWIDTH 32
// PTLC_FreeMsg_Data_14DW Register
#define PCIEC_PTLC_FREEMSG_DATA_14DW_OFS         0x00003458
// FR_MSG_D0E_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_DATA_14DW_FR_MSG_D0E_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_14DW_FR_MSG_D0E_DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_DATA_14DW_FR_MSG_D0E_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_14DW_FR_MSG_D0E_DW_BITWIDTH 32
// PTLC_FreeMsg_Data_15DW Register
#define PCIEC_PTLC_FREEMSG_DATA_15DW_OFS         0x0000345C
// FR_MSG_D0F_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_DATA_15DW_FR_MSG_D0F_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_15DW_FR_MSG_D0F_DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_DATA_15DW_FR_MSG_D0F_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_15DW_FR_MSG_D0F_DW_BITWIDTH 32
// PTLC_FreeMsg_Data_16DW Register
#define PCIEC_PTLC_FREEMSG_DATA_16DW_OFS         0x00003460
// FR_MSG_D10_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_DATA_16DW_FR_MSG_D10_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_16DW_FR_MSG_D10_DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_DATA_16DW_FR_MSG_D10_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_16DW_FR_MSG_D10_DW_BITWIDTH 32
// PTLC_FreeMsg_Data_17DW Register
#define PCIEC_PTLC_FREEMSG_DATA_17DW_OFS         0x00003464
// FR_MSG_D11_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_DATA_17DW_FR_MSG_D11_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_17DW_FR_MSG_D11_DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_DATA_17DW_FR_MSG_D11_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_17DW_FR_MSG_D11_DW_BITWIDTH 32
// PTLC_FreeMsg_Data_18DW Register
#define PCIEC_PTLC_FREEMSG_DATA_18DW_OFS         0x00003468
// FR_MSG_D12_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_DATA_18DW_FR_MSG_D12_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_18DW_FR_MSG_D12_DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_DATA_18DW_FR_MSG_D12_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_18DW_FR_MSG_D12_DW_BITWIDTH 32
// PTLC_FreeMsg_Data_19DW Register
#define PCIEC_PTLC_FREEMSG_DATA_19DW_OFS         0x0000346C
// FR_MSG_D13_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_DATA_19DW_FR_MSG_D13_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_19DW_FR_MSG_D13_DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_DATA_19DW_FR_MSG_D13_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_19DW_FR_MSG_D13_DW_BITWIDTH 32
// PTLC_FreeMsg_Data_20DW Register
#define PCIEC_PTLC_FREEMSG_DATA_20DW_OFS         0x00003470
// FR_MSG_D14_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_DATA_20DW_FR_MSG_D14_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_20DW_FR_MSG_D14_DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_DATA_20DW_FR_MSG_D14_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_20DW_FR_MSG_D14_DW_BITWIDTH 32
// PTLC_FreeMsg_Data_21DW Register
#define PCIEC_PTLC_FREEMSG_DATA_21DW_OFS         0x00003474
// FR_MSG_D15_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_DATA_21DW_FR_MSG_D15_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_21DW_FR_MSG_D15_DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_DATA_21DW_FR_MSG_D15_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_21DW_FR_MSG_D15_DW_BITWIDTH 32
// PTLC_FreeMsg_Data_22DW Register
#define PCIEC_PTLC_FREEMSG_DATA_22DW_OFS         0x00003478
// FR_MSG_D16_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_DATA_22DW_FR_MSG_D16_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_22DW_FR_MSG_D16_DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_DATA_22DW_FR_MSG_D16_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_22DW_FR_MSG_D16_DW_BITWIDTH 32
// PTLC_FreeMsg_Data_23DW Register
#define PCIEC_PTLC_FREEMSG_DATA_23DW_OFS         0x0000347C
// FR_MSG_D17_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_DATA_23DW_FR_MSG_D17_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_23DW_FR_MSG_D17_DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_DATA_23DW_FR_MSG_D17_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_23DW_FR_MSG_D17_DW_BITWIDTH 32
// PTLC_FreeMsg_Data_24DW Register
#define PCIEC_PTLC_FREEMSG_DATA_24DW_OFS         0x00003480
// FR_MSG_D18_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_DATA_24DW_FR_MSG_D18_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_24DW_FR_MSG_D18_DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_DATA_24DW_FR_MSG_D18_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_24DW_FR_MSG_D18_DW_BITWIDTH 32
// PTLC_FreeMsg_Data_25DW Register
#define PCIEC_PTLC_FREEMSG_DATA_25DW_OFS         0x00003484
// FR_MSG_D19_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_DATA_25DW_FR_MSG_D19_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_25DW_FR_MSG_D19_DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_DATA_25DW_FR_MSG_D19_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_25DW_FR_MSG_D19_DW_BITWIDTH 32
// PTLC_FreeMsg_Data_26DW Register
#define PCIEC_PTLC_FREEMSG_DATA_26DW_OFS         0x00003488
// FR_MSG_D1A_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_DATA_26DW_FR_MSG_D1A_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_26DW_FR_MSG_D1A_DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_DATA_26DW_FR_MSG_D1A_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_26DW_FR_MSG_D1A_DW_BITWIDTH 32
// PTLC_FreeMsg_Data_27DW Register
#define PCIEC_PTLC_FREEMSG_DATA_27DW_OFS         0x0000348C
// FR_MSG_D1B_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_DATA_27DW_FR_MSG_D1B_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_27DW_FR_MSG_D1B_DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_DATA_27DW_FR_MSG_D1B_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_27DW_FR_MSG_D1B_DW_BITWIDTH 32
// PTLC_FreeMsg_Data_28DW Register
#define PCIEC_PTLC_FREEMSG_DATA_28DW_OFS         0x00003490
// FR_MSG_D1C_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_DATA_28DW_FR_MSG_D1C_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_28DW_FR_MSG_D1C_DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_DATA_28DW_FR_MSG_D1C_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_28DW_FR_MSG_D1C_DW_BITWIDTH 32
// PTLC_FreeMsg_Data_29DW Register
#define PCIEC_PTLC_FREEMSG_DATA_29DW_OFS         0x00003494
// FR_MSG_D1D_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_DATA_29DW_FR_MSG_D1D_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_29DW_FR_MSG_D1D_DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_DATA_29DW_FR_MSG_D1D_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_29DW_FR_MSG_D1D_DW_BITWIDTH 32
// PTLC_FreeMsg_Data_30DW Register
#define PCIEC_PTLC_FREEMSG_DATA_30DW_OFS         0x00003498
// FR_MSG_D1E_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_DATA_30DW_FR_MSG_D1E_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_30DW_FR_MSG_D1E_DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_DATA_30DW_FR_MSG_D1E_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_30DW_FR_MSG_D1E_DW_BITWIDTH 32
// PTLC_FreeMsg_Data_31DW Register
#define PCIEC_PTLC_FREEMSG_DATA_31DW_OFS         0x0000349C
// FR_MSG_D1F_DW bitfiled (RW) Reset=0
#define PCIEC_PTLC_FREEMSG_DATA_31DW_FR_MSG_D1F_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_31DW_FR_MSG_D1F_DW_SHIFT 0 
#define PCIEC_PTLC_FREEMSG_DATA_31DW_FR_MSG_D1F_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_FREEMSG_DATA_31DW_FR_MSG_D1F_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Header_0DW Register
#define PCIEC_PTLC_RECEIVEDMSG_HEADER_0DW_OFS    0x00003510
// RCV_VMSG_H0_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_HEADER_0DW_RCV_VMSG_H0_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_HEADER_0DW_RCV_VMSG_H0_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_HEADER_0DW_RCV_VMSG_H0_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_HEADER_0DW_RCV_VMSG_H0_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Header_1DW Register
#define PCIEC_PTLC_RECEIVEDMSG_HEADER_1DW_OFS    0x00003514
// RCV_VMSG_H1_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_HEADER_1DW_RCV_VMSG_H1_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_HEADER_1DW_RCV_VMSG_H1_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_HEADER_1DW_RCV_VMSG_H1_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_HEADER_1DW_RCV_VMSG_H1_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Header_2DW Register
#define PCIEC_PTLC_RECEIVEDMSG_HEADER_2DW_OFS    0x00003518
// RCV_VMSG_H2_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_HEADER_2DW_RCV_VMSG_H2_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_HEADER_2DW_RCV_VMSG_H2_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_HEADER_2DW_RCV_VMSG_H2_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_HEADER_2DW_RCV_VMSG_H2_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Header_3DW Register
#define PCIEC_PTLC_RECEIVEDMSG_HEADER_3DW_OFS    0x0000351C
// RCV_VMSG_H3_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_HEADER_3DW_RCV_VMSG_H3_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_HEADER_3DW_RCV_VMSG_H3_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_HEADER_3DW_RCV_VMSG_H3_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_HEADER_3DW_RCV_VMSG_H3_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Data_0DW Register
#define PCIEC_PTLC_RECEIVEDMSG_DATA_0DW_OFS      0x00003520
// RCV_VMSG_D00_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_DATA_0DW_RCV_VMSG_D00_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_0DW_RCV_VMSG_D00_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_DATA_0DW_RCV_VMSG_D00_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_0DW_RCV_VMSG_D00_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Data_1DW Register
#define PCIEC_PTLC_RECEIVEDMSG_DATA_1DW_OFS      0x00003524
// RCV_VMSG_D01_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_DATA_1DW_RCV_VMSG_D01_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_1DW_RCV_VMSG_D01_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_DATA_1DW_RCV_VMSG_D01_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_1DW_RCV_VMSG_D01_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Data_2DW Register
#define PCIEC_PTLC_RECEIVEDMSG_DATA_2DW_OFS      0x00003528
// RCV_VMSG_D02_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_DATA_2DW_RCV_VMSG_D02_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_2DW_RCV_VMSG_D02_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_DATA_2DW_RCV_VMSG_D02_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_2DW_RCV_VMSG_D02_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Data_3DW Register
#define PCIEC_PTLC_RECEIVEDMSG_DATA_3DW_OFS      0x0000352C
// RCV_VMSG_D03_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_DATA_3DW_RCV_VMSG_D03_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_3DW_RCV_VMSG_D03_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_DATA_3DW_RCV_VMSG_D03_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_3DW_RCV_VMSG_D03_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Data_4DW Register
#define PCIEC_PTLC_RECEIVEDMSG_DATA_4DW_OFS      0x00003530
// RCV_VMSG_D04_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_DATA_4DW_RCV_VMSG_D04_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_4DW_RCV_VMSG_D04_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_DATA_4DW_RCV_VMSG_D04_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_4DW_RCV_VMSG_D04_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Data_5DW Register
#define PCIEC_PTLC_RECEIVEDMSG_DATA_5DW_OFS      0x00003534
// RCV_VMSG_D05_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_DATA_5DW_RCV_VMSG_D05_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_5DW_RCV_VMSG_D05_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_DATA_5DW_RCV_VMSG_D05_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_5DW_RCV_VMSG_D05_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Data_6DW Register
#define PCIEC_PTLC_RECEIVEDMSG_DATA_6DW_OFS      0x00003538
// RCV_VMSG_D06_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_DATA_6DW_RCV_VMSG_D06_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_6DW_RCV_VMSG_D06_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_DATA_6DW_RCV_VMSG_D06_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_6DW_RCV_VMSG_D06_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Data_7DW Register
#define PCIEC_PTLC_RECEIVEDMSG_DATA_7DW_OFS      0x0000353C
// RCV_VMSG_D07_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_DATA_7DW_RCV_VMSG_D07_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_7DW_RCV_VMSG_D07_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_DATA_7DW_RCV_VMSG_D07_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_7DW_RCV_VMSG_D07_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Data_8DW Register
#define PCIEC_PTLC_RECEIVEDMSG_DATA_8DW_OFS      0x00003540
// RCV_VMSG_D08_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_DATA_8DW_RCV_VMSG_D08_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_8DW_RCV_VMSG_D08_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_DATA_8DW_RCV_VMSG_D08_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_8DW_RCV_VMSG_D08_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Data_9DW Register
#define PCIEC_PTLC_RECEIVEDMSG_DATA_9DW_OFS      0x00003544
// RCV_VMSG_D09_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_DATA_9DW_RCV_VMSG_D09_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_9DW_RCV_VMSG_D09_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_DATA_9DW_RCV_VMSG_D09_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_9DW_RCV_VMSG_D09_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Data_10DW Register
#define PCIEC_PTLC_RECEIVEDMSG_DATA_10DW_OFS     0x00003548
// RCV_VMSG_D0A_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_DATA_10DW_RCV_VMSG_D0A_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_10DW_RCV_VMSG_D0A_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_DATA_10DW_RCV_VMSG_D0A_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_10DW_RCV_VMSG_D0A_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Data_11DW Register
#define PCIEC_PTLC_RECEIVEDMSG_DATA_11DW_OFS     0x0000354C
// RCV_VMSG_D0B_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_DATA_11DW_RCV_VMSG_D0B_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_11DW_RCV_VMSG_D0B_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_DATA_11DW_RCV_VMSG_D0B_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_11DW_RCV_VMSG_D0B_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Data_12DW Register
#define PCIEC_PTLC_RECEIVEDMSG_DATA_12DW_OFS     0x00003550
// RCV_VMSG_D0C_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_DATA_12DW_RCV_VMSG_D0C_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_12DW_RCV_VMSG_D0C_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_DATA_12DW_RCV_VMSG_D0C_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_12DW_RCV_VMSG_D0C_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Data_13DW Register
#define PCIEC_PTLC_RECEIVEDMSG_DATA_13DW_OFS     0x00003554
// RCV_VMSG_D0D_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_DATA_13DW_RCV_VMSG_D0D_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_13DW_RCV_VMSG_D0D_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_DATA_13DW_RCV_VMSG_D0D_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_13DW_RCV_VMSG_D0D_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Data_14DW Register
#define PCIEC_PTLC_RECEIVEDMSG_DATA_14DW_OFS     0x00003558
// RCV_VMSG_D0E_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_DATA_14DW_RCV_VMSG_D0E_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_14DW_RCV_VMSG_D0E_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_DATA_14DW_RCV_VMSG_D0E_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_14DW_RCV_VMSG_D0E_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Data_15DW Register
#define PCIEC_PTLC_RECEIVEDMSG_DATA_15DW_OFS     0x0000355C
// RCV_VMSG_D0F_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_DATA_15DW_RCV_VMSG_D0F_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_15DW_RCV_VMSG_D0F_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_DATA_15DW_RCV_VMSG_D0F_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_15DW_RCV_VMSG_D0F_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Data_16DW Register
#define PCIEC_PTLC_RECEIVEDMSG_DATA_16DW_OFS     0x00003560
// RCV_VMSG_D10_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_DATA_16DW_RCV_VMSG_D10_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_16DW_RCV_VMSG_D10_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_DATA_16DW_RCV_VMSG_D10_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_16DW_RCV_VMSG_D10_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Data_17DW Register
#define PCIEC_PTLC_RECEIVEDMSG_DATA_17DW_OFS     0x00003564
// RCV_VMSG_D11_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_DATA_17DW_RCV_VMSG_D11_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_17DW_RCV_VMSG_D11_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_DATA_17DW_RCV_VMSG_D11_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_17DW_RCV_VMSG_D11_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Data_18DW Register
#define PCIEC_PTLC_RECEIVEDMSG_DATA_18DW_OFS     0x00003568
// RCV_VMSG_D12_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_DATA_18DW_RCV_VMSG_D12_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_18DW_RCV_VMSG_D12_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_DATA_18DW_RCV_VMSG_D12_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_18DW_RCV_VMSG_D12_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Data_19DW Register
#define PCIEC_PTLC_RECEIVEDMSG_DATA_19DW_OFS     0x0000356C
// RCV_VMSG_D13_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_DATA_19DW_RCV_VMSG_D13_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_19DW_RCV_VMSG_D13_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_DATA_19DW_RCV_VMSG_D13_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_19DW_RCV_VMSG_D13_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Data_20DW Register
#define PCIEC_PTLC_RECEIVEDMSG_DATA_20DW_OFS     0x00003570
// RCV_VMSG_D14_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_DATA_20DW_RCV_VMSG_D14_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_20DW_RCV_VMSG_D14_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_DATA_20DW_RCV_VMSG_D14_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_20DW_RCV_VMSG_D14_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Data_21DW Register
#define PCIEC_PTLC_RECEIVEDMSG_DATA_21DW_OFS     0x00003574
// RCV_VMSG_D15_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_DATA_21DW_RCV_VMSG_D15_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_21DW_RCV_VMSG_D15_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_DATA_21DW_RCV_VMSG_D15_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_21DW_RCV_VMSG_D15_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Data_22DW Register
#define PCIEC_PTLC_RECEIVEDMSG_DATA_22DW_OFS     0x00003578
// RCV_VMSG_D16_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_DATA_22DW_RCV_VMSG_D16_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_22DW_RCV_VMSG_D16_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_DATA_22DW_RCV_VMSG_D16_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_22DW_RCV_VMSG_D16_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Data_23DW Register
#define PCIEC_PTLC_RECEIVEDMSG_DATA_23DW_OFS     0x0000357C
// RCV_VMSG_D17_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_DATA_23DW_RCV_VMSG_D17_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_23DW_RCV_VMSG_D17_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_DATA_23DW_RCV_VMSG_D17_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_23DW_RCV_VMSG_D17_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Data_24DW Register
#define PCIEC_PTLC_RECEIVEDMSG_DATA_24DW_OFS     0x00003580
// RCV_VMSG_D18_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_DATA_24DW_RCV_VMSG_D18_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_24DW_RCV_VMSG_D18_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_DATA_24DW_RCV_VMSG_D18_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_24DW_RCV_VMSG_D18_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Data_25DW Register
#define PCIEC_PTLC_RECEIVEDMSG_DATA_25DW_OFS     0x00003584
// RCV_VMSG_D19_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_DATA_25DW_RCV_VMSG_D19_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_25DW_RCV_VMSG_D19_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_DATA_25DW_RCV_VMSG_D19_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_25DW_RCV_VMSG_D19_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Data_26DW Register
#define PCIEC_PTLC_RECEIVEDMSG_DATA_26DW_OFS     0x00003588
// RCV_VMSG_D1A_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_DATA_26DW_RCV_VMSG_D1A_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_26DW_RCV_VMSG_D1A_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_DATA_26DW_RCV_VMSG_D1A_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_26DW_RCV_VMSG_D1A_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Data_27DW Register
#define PCIEC_PTLC_RECEIVEDMSG_DATA_27DW_OFS     0x0000358C
// RCV_VMSG_D1B_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_DATA_27DW_RCV_VMSG_D1B_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_27DW_RCV_VMSG_D1B_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_DATA_27DW_RCV_VMSG_D1B_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_27DW_RCV_VMSG_D1B_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Data_28DW Register
#define PCIEC_PTLC_RECEIVEDMSG_DATA_28DW_OFS     0x00003590
// RCV_VMSG_D1C_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_DATA_28DW_RCV_VMSG_D1C_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_28DW_RCV_VMSG_D1C_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_DATA_28DW_RCV_VMSG_D1C_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_28DW_RCV_VMSG_D1C_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Data_29DW Register
#define PCIEC_PTLC_RECEIVEDMSG_DATA_29DW_OFS     0x00003594
// RCV_VMSG_D1D_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_DATA_29DW_RCV_VMSG_D1D_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_29DW_RCV_VMSG_D1D_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_DATA_29DW_RCV_VMSG_D1D_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_29DW_RCV_VMSG_D1D_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Data_30DW Register
#define PCIEC_PTLC_RECEIVEDMSG_DATA_30DW_OFS     0x00003598
// RCV_VMSG_D1E_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_DATA_30DW_RCV_VMSG_D1E_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_30DW_RCV_VMSG_D1E_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_DATA_30DW_RCV_VMSG_D1E_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_30DW_RCV_VMSG_D1E_DW_BITWIDTH 32
// PTLC_ReceivedMsg_Data_31DW Register
#define PCIEC_PTLC_RECEIVEDMSG_DATA_31DW_OFS     0x0000359C
// RCV_VMSG_D1F_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVEDMSG_DATA_31DW_RCV_VMSG_D1F_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_31DW_RCV_VMSG_D1F_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVEDMSG_DATA_31DW_RCV_VMSG_D1F_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVEDMSG_DATA_31DW_RCV_VMSG_D1F_DW_BITWIDTH 32
// PTLC_Received_LTR_OBFF_Msg_Header_0DW Register
#define PCIEC_PTLC_RECEIVED_LTR_OBFF_MSG_HEADER_0DW_OFS 0x00003610
// RCV_LMSG_H0_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVED_LTR_OBFF_MSG_HEADER_0DW_RCV_LMSG_H0_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVED_LTR_OBFF_MSG_HEADER_0DW_RCV_LMSG_H0_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVED_LTR_OBFF_MSG_HEADER_0DW_RCV_LMSG_H0_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVED_LTR_OBFF_MSG_HEADER_0DW_RCV_LMSG_H0_DW_BITWIDTH 32
// PTLC_Received_LTR_OBFF_Msg_Header_1DW Register
#define PCIEC_PTLC_RECEIVED_LTR_OBFF_MSG_HEADER_1DW_OFS 0x00003614
// RCV_LMSG_H1_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVED_LTR_OBFF_MSG_HEADER_1DW_RCV_LMSG_H1_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVED_LTR_OBFF_MSG_HEADER_1DW_RCV_LMSG_H1_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVED_LTR_OBFF_MSG_HEADER_1DW_RCV_LMSG_H1_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVED_LTR_OBFF_MSG_HEADER_1DW_RCV_LMSG_H1_DW_BITWIDTH 32
// PTLC_Received_LTR_OBFF_Msg_Header_2DW Register
#define PCIEC_PTLC_RECEIVED_LTR_OBFF_MSG_HEADER_2DW_OFS 0x00003618
// RCV_LMSG_H2_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVED_LTR_OBFF_MSG_HEADER_2DW_RCV_LMSG_H2_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVED_LTR_OBFF_MSG_HEADER_2DW_RCV_LMSG_H2_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVED_LTR_OBFF_MSG_HEADER_2DW_RCV_LMSG_H2_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVED_LTR_OBFF_MSG_HEADER_2DW_RCV_LMSG_H2_DW_BITWIDTH 32
// PTLC_Received_LTR_OBFF_Msg_Header_3DW Register
#define PCIEC_PTLC_RECEIVED_LTR_OBFF_MSG_HEADER_3DW_OFS 0x0000361C
// RCV_LMSG_H3_DW bitfiled (RO) Reset=0
#define PCIEC_PTLC_RECEIVED_LTR_OBFF_MSG_HEADER_3DW_RCV_LMSG_H3_DW_MASK 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVED_LTR_OBFF_MSG_HEADER_3DW_RCV_LMSG_H3_DW_SHIFT 0 
#define PCIEC_PTLC_RECEIVED_LTR_OBFF_MSG_HEADER_3DW_RCV_LMSG_H3_DW_BIT 0xFFFFFFFF
#define PCIEC_PTLC_RECEIVED_LTR_OBFF_MSG_HEADER_3DW_RCV_LMSG_H3_DW_BITWIDTH 32
// PMACC_PCLK_SYNC_RST Register
#define PCIEC_PMACC_PCLK_SYNC_RST_OFS            0x00005000
// PCLK_SYNC_RST bitfiled (RW) Reset=1
#define PCIEC_PMACC_PCLK_SYNC_RST_PCLK_SYNC_RST_MASK 0x1
#define PCIEC_PMACC_PCLK_SYNC_RST_PCLK_SYNC_RST_SHIFT 0 
#define PCIEC_PMACC_PCLK_SYNC_RST_PCLK_SYNC_RST_BIT 0x1
#define PCIEC_PMACC_PCLK_SYNC_RST_PCLK_SYNC_RST_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PMACC_PCLK_SYNC_RST_RESERVED_MASK  0xFFFFFFFE
#define PCIEC_PMACC_PCLK_SYNC_RST_RESERVED_SHIFT 1 
#define PCIEC_PMACC_PCLK_SYNC_RST_RESERVED_BIT   0x7FFFFFFF
#define PCIEC_PMACC_PCLK_SYNC_RST_RESERVED_BITWIDTH 31
// PMACC_RATE_CHG_CTRL Register
#define PCIEC_PMACC_RATE_CHG_CTRL_OFS            0x00005210
// RG_PP_TRGLINKSPD bitfiled (RW) Reset=0
#define PCIEC_PMACC_RATE_CHG_CTRL_RG_PP_TRGLINKSPD_MASK 0xF
#define PCIEC_PMACC_RATE_CHG_CTRL_RG_PP_TRGLINKSPD_SHIFT 0 
#define PCIEC_PMACC_RATE_CHG_CTRL_RG_PP_TRGLINKSPD_BIT 0xF
#define PCIEC_PMACC_RATE_CHG_CTRL_RG_PP_TRGLINKSPD_BITWIDTH 4
// RG_PP_RATECHGENA bitfiled (RW) Reset=0
#define PCIEC_PMACC_RATE_CHG_CTRL_RG_PP_RATECHGENA_MASK 0x10
#define PCIEC_PMACC_RATE_CHG_CTRL_RG_PP_RATECHGENA_SHIFT 4 
#define PCIEC_PMACC_RATE_CHG_CTRL_RG_PP_RATECHGENA_BIT 0x1
#define PCIEC_PMACC_RATE_CHG_CTRL_RG_PP_RATECHGENA_BITWIDTH 1
// Reserved4 bitfiled (RO) Reset=0
#define PCIEC_PMACC_RATE_CHG_CTRL_RESERVED4_MASK 0xE0
#define PCIEC_PMACC_RATE_CHG_CTRL_RESERVED4_SHIFT 5 
#define PCIEC_PMACC_RATE_CHG_CTRL_RESERVED4_BIT  0x7
#define PCIEC_PMACC_RATE_CHG_CTRL_RESERVED4_BITWIDTH 3
// RG_PP_UNRELIABLERATECHGEN bitfiled (RW) Reset=0
#define PCIEC_PMACC_RATE_CHG_CTRL_RG_PP_UNRELIABLERATECHGEN_MASK 0x100
#define PCIEC_PMACC_RATE_CHG_CTRL_RG_PP_UNRELIABLERATECHGEN_SHIFT 8 
#define PCIEC_PMACC_RATE_CHG_CTRL_RG_PP_UNRELIABLERATECHGEN_BIT 0x1
#define PCIEC_PMACC_RATE_CHG_CTRL_RG_PP_UNRELIABLERATECHGEN_BITWIDTH 1
// Reserved3 bitfiled (RO) Reset=0
#define PCIEC_PMACC_RATE_CHG_CTRL_RESERVED3_MASK 0xFE00
#define PCIEC_PMACC_RATE_CHG_CTRL_RESERVED3_SHIFT 9 
#define PCIEC_PMACC_RATE_CHG_CTRL_RESERVED3_BIT  0x7F
#define PCIEC_PMACC_RATE_CHG_CTRL_RESERVED3_BITWIDTH 7
// RG_PP_AUTORATECHGEN bitfiled (RW) Reset=0
#define PCIEC_PMACC_RATE_CHG_CTRL_RG_PP_AUTORATECHGEN_MASK 0x10000
#define PCIEC_PMACC_RATE_CHG_CTRL_RG_PP_AUTORATECHGEN_SHIFT 16 
#define PCIEC_PMACC_RATE_CHG_CTRL_RG_PP_AUTORATECHGEN_BIT 0x1
#define PCIEC_PMACC_RATE_CHG_CTRL_RG_PP_AUTORATECHGEN_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PMACC_RATE_CHG_CTRL_RESERVED2_MASK 0xFE0000
#define PCIEC_PMACC_RATE_CHG_CTRL_RESERVED2_SHIFT 17 
#define PCIEC_PMACC_RATE_CHG_CTRL_RESERVED2_BIT  0x7F
#define PCIEC_PMACC_RATE_CHG_CTRL_RESERVED2_BITWIDTH 7
// RG_PP_RATECHGSWCTRLENA bitfiled (RW) Reset=0
#define PCIEC_PMACC_RATE_CHG_CTRL_RG_PP_RATECHGSWCTRLENA_MASK 0x1000000
#define PCIEC_PMACC_RATE_CHG_CTRL_RG_PP_RATECHGSWCTRLENA_SHIFT 24 
#define PCIEC_PMACC_RATE_CHG_CTRL_RG_PP_RATECHGSWCTRLENA_BIT 0x1
#define PCIEC_PMACC_RATE_CHG_CTRL_RG_PP_RATECHGSWCTRLENA_BITWIDTH 1
// RG_PP_RATECHGSWCTRL bitfiled (RW) Reset=0
#define PCIEC_PMACC_RATE_CHG_CTRL_RG_PP_RATECHGSWCTRL_MASK 0x2000000
#define PCIEC_PMACC_RATE_CHG_CTRL_RG_PP_RATECHGSWCTRL_SHIFT 25 
#define PCIEC_PMACC_RATE_CHG_CTRL_RG_PP_RATECHGSWCTRL_BIT 0x1
#define PCIEC_PMACC_RATE_CHG_CTRL_RG_PP_RATECHGSWCTRL_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PMACC_RATE_CHG_CTRL_RESERVED_MASK  0xFC000000
#define PCIEC_PMACC_RATE_CHG_CTRL_RESERVED_SHIFT 26 
#define PCIEC_PMACC_RATE_CHG_CTRL_RESERVED_BIT   0x3F
#define PCIEC_PMACC_RATE_CHG_CTRL_RESERVED_BITWIDTH 6
// PMACC_RATE_CHG_STATUS Register
#define PCIEC_PMACC_RATE_CHG_STATUS_OFS          0x00005214
// ML_PP_RATEINFO bitfiled (RO) Reset=0
#define PCIEC_PMACC_RATE_CHG_STATUS_ML_PP_RATEINFO_MASK 0xF
#define PCIEC_PMACC_RATE_CHG_STATUS_ML_PP_RATEINFO_SHIFT 0 
#define PCIEC_PMACC_RATE_CHG_STATUS_ML_PP_RATEINFO_BIT 0xF
#define PCIEC_PMACC_RATE_CHG_STATUS_ML_PP_RATEINFO_BITWIDTH 4
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PMACC_RATE_CHG_STATUS_RESERVED_MASK 0xFFFFFFF0
#define PCIEC_PMACC_RATE_CHG_STATUS_RESERVED_SHIFT 4 
#define PCIEC_PMACC_RATE_CHG_STATUS_RESERVED_BIT 0xFFFFFFF
#define PCIEC_PMACC_RATE_CHG_STATUS_RESERVED_BITWIDTH 28
// PMACC_MAC_ERR_STATUS Register
#define PCIEC_PMACC_MAC_ERR_STATUS_OFS           0x00005300
// ML_PP_ERR_8B10B bitfiled (RW) Reset=0
#define PCIEC_PMACC_MAC_ERR_STATUS_ML_PP_ERR_8B10B_MASK 0x1
#define PCIEC_PMACC_MAC_ERR_STATUS_ML_PP_ERR_8B10B_SHIFT 0 
#define PCIEC_PMACC_MAC_ERR_STATUS_ML_PP_ERR_8B10B_BIT 0x1
#define PCIEC_PMACC_MAC_ERR_STATUS_ML_PP_ERR_8B10B_BITWIDTH 1
// ML_PP_ERR_EBOVER bitfiled (RW) Reset=0
#define PCIEC_PMACC_MAC_ERR_STATUS_ML_PP_ERR_EBOVER_MASK 0x2
#define PCIEC_PMACC_MAC_ERR_STATUS_ML_PP_ERR_EBOVER_SHIFT 1 
#define PCIEC_PMACC_MAC_ERR_STATUS_ML_PP_ERR_EBOVER_BIT 0x1
#define PCIEC_PMACC_MAC_ERR_STATUS_ML_PP_ERR_EBOVER_BITWIDTH 1
// ML_PP_ERR_EBUNDER bitfiled (RW) Reset=0
#define PCIEC_PMACC_MAC_ERR_STATUS_ML_PP_ERR_EBUNDER_MASK 0x4
#define PCIEC_PMACC_MAC_ERR_STATUS_ML_PP_ERR_EBUNDER_SHIFT 2 
#define PCIEC_PMACC_MAC_ERR_STATUS_ML_PP_ERR_EBUNDER_BIT 0x1
#define PCIEC_PMACC_MAC_ERR_STATUS_ML_PP_ERR_EBUNDER_BITWIDTH 1
// ML_PP_ERR_DISPARITY bitfiled (RW) Reset=0
#define PCIEC_PMACC_MAC_ERR_STATUS_ML_PP_ERR_DISPARITY_MASK 0x8
#define PCIEC_PMACC_MAC_ERR_STATUS_ML_PP_ERR_DISPARITY_SHIFT 3 
#define PCIEC_PMACC_MAC_ERR_STATUS_ML_PP_ERR_DISPARITY_BIT 0x1
#define PCIEC_PMACC_MAC_ERR_STATUS_ML_PP_ERR_DISPARITY_BITWIDTH 1
// ML_PP_ERR_LLDERR bitfiled (RW) Reset=0
#define PCIEC_PMACC_MAC_ERR_STATUS_ML_PP_ERR_LLDERR_MASK 0x10
#define PCIEC_PMACC_MAC_ERR_STATUS_ML_PP_ERR_LLDERR_SHIFT 4 
#define PCIEC_PMACC_MAC_ERR_STATUS_ML_PP_ERR_LLDERR_BIT 0x1
#define PCIEC_PMACC_MAC_ERR_STATUS_ML_PP_ERR_LLDERR_BITWIDTH 1
// ML_PP_ERR_FRAME bitfiled (RW) Reset=0
#define PCIEC_PMACC_MAC_ERR_STATUS_ML_PP_ERR_FRAME_MASK 0x20
#define PCIEC_PMACC_MAC_ERR_STATUS_ML_PP_ERR_FRAME_SHIFT 5 
#define PCIEC_PMACC_MAC_ERR_STATUS_ML_PP_ERR_FRAME_BIT 0x1
#define PCIEC_PMACC_MAC_ERR_STATUS_ML_PP_ERR_FRAME_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PMACC_MAC_ERR_STATUS_RESERVED_MASK 0xFFFFFFC0
#define PCIEC_PMACC_MAC_ERR_STATUS_RESERVED_SHIFT 6 
#define PCIEC_PMACC_MAC_ERR_STATUS_RESERVED_BIT  0x3FFFFFF
#define PCIEC_PMACC_MAC_ERR_STATUS_RESERVED_BITWIDTH 26
// PMACC_LTSSM_MON Register
#define PCIEC_PMACC_LTSSM_MON_OFS                0x00005400
// ML_PP_RXL0SST bitfiled (RO) Reset=0
#define PCIEC_PMACC_LTSSM_MON_ML_PP_RXL0SST_MASK 0x3
#define PCIEC_PMACC_LTSSM_MON_ML_PP_RXL0SST_SHIFT 0 
#define PCIEC_PMACC_LTSSM_MON_ML_PP_RXL0SST_BIT  0x3
#define PCIEC_PMACC_LTSSM_MON_ML_PP_RXL0SST_BITWIDTH 2
// Reserved3 bitfiled (RO) Reset=0
#define PCIEC_PMACC_LTSSM_MON_RESERVED3_MASK     0xFC
#define PCIEC_PMACC_LTSSM_MON_RESERVED3_SHIFT    2 
#define PCIEC_PMACC_LTSSM_MON_RESERVED3_BIT      0x3F
#define PCIEC_PMACC_LTSSM_MON_RESERVED3_BITWIDTH 6
// ML_PP_TXL0SST bitfiled (RO) Reset=0
#define PCIEC_PMACC_LTSSM_MON_ML_PP_TXL0SST_MASK 0x300
#define PCIEC_PMACC_LTSSM_MON_ML_PP_TXL0SST_SHIFT 8 
#define PCIEC_PMACC_LTSSM_MON_ML_PP_TXL0SST_BIT  0x3
#define PCIEC_PMACC_LTSSM_MON_ML_PP_TXL0SST_BITWIDTH 2
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_PMACC_LTSSM_MON_RESERVED2_MASK     0xFC00
#define PCIEC_PMACC_LTSSM_MON_RESERVED2_SHIFT    10 
#define PCIEC_PMACC_LTSSM_MON_RESERVED2_BIT      0x3F
#define PCIEC_PMACC_LTSSM_MON_RESERVED2_BITWIDTH 6
// ML_PP_LTSSMSST bitfiled (RO) Reset=0
#define PCIEC_PMACC_LTSSM_MON_ML_PP_LTSSMSST_MASK 0xFF0000
#define PCIEC_PMACC_LTSSM_MON_ML_PP_LTSSMSST_SHIFT 16 
#define PCIEC_PMACC_LTSSM_MON_ML_PP_LTSSMSST_BIT 0xFF
#define PCIEC_PMACC_LTSSM_MON_ML_PP_LTSSMSST_BITWIDTH 8
// ML_PP_LTSSMMST bitfiled (RO) Reset=0
#define PCIEC_PMACC_LTSSM_MON_ML_PP_LTSSMMST_MASK 0xF000000
#define PCIEC_PMACC_LTSSM_MON_ML_PP_LTSSMMST_SHIFT 24 
#define PCIEC_PMACC_LTSSM_MON_ML_PP_LTSSMMST_BIT 0xF
#define PCIEC_PMACC_LTSSM_MON_ML_PP_LTSSMMST_BITWIDTH 4
// Reserved bitfiled (RO) Reset=0
#define PCIEC_PMACC_LTSSM_MON_RESERVED_MASK      0xF0000000
#define PCIEC_PMACC_LTSSM_MON_RESERVED_SHIFT     28 
#define PCIEC_PMACC_LTSSM_MON_RESERVED_BIT       0xF
#define PCIEC_PMACC_LTSSM_MON_RESERVED_BITWIDTH  4
// IPC_PIPE_RESET_SH Register
#define PCIEC_IPC_PIPE_RESET_SH_OFS              0x00006000
// PIPE_RESET_SH bitfiled (RW) Reset=0
#define PCIEC_IPC_PIPE_RESET_SH_PIPE_RESET_SH_MASK 0x1
#define PCIEC_IPC_PIPE_RESET_SH_PIPE_RESET_SH_SHIFT 0 
#define PCIEC_IPC_PIPE_RESET_SH_PIPE_RESET_SH_BIT 0x1
#define PCIEC_IPC_PIPE_RESET_SH_PIPE_RESET_SH_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_IPC_PIPE_RESET_SH_RESERVED_MASK    0xFFFFFFFE
#define PCIEC_IPC_PIPE_RESET_SH_RESERVED_SHIFT   1 
#define PCIEC_IPC_PIPE_RESET_SH_RESERVED_BIT     0x7FFFFFFF
#define PCIEC_IPC_PIPE_RESET_SH_RESERVED_BITWIDTH 31
// IPC_IP_MODE Register
#define PCIEC_IPC_IP_MODE_OFS                    0x00006004
// IP_MODE_RC bitfiled (RW) Reset=0
#define PCIEC_IPC_IP_MODE_IP_MODE_RC_MASK        0x1
#define PCIEC_IPC_IP_MODE_IP_MODE_RC_SHIFT       0 
#define PCIEC_IPC_IP_MODE_IP_MODE_RC_BIT         0x1
#define PCIEC_IPC_IP_MODE_IP_MODE_RC_BITWIDTH    1
// Reserved3 bitfiled (RO) Reset=0
#define PCIEC_IPC_IP_MODE_RESERVED3_MASK         0xFE
#define PCIEC_IPC_IP_MODE_RESERVED3_SHIFT        1 
#define PCIEC_IPC_IP_MODE_RESERVED3_BIT          0x7F
#define PCIEC_IPC_IP_MODE_RESERVED3_BITWIDTH     7
// EXIST_VC_NUM bitfiled (RW) Reset=0
#define PCIEC_IPC_IP_MODE_EXIST_VC_NUM_MASK      0x700
#define PCIEC_IPC_IP_MODE_EXIST_VC_NUM_SHIFT     8 
#define PCIEC_IPC_IP_MODE_EXIST_VC_NUM_BIT       0x7
#define PCIEC_IPC_IP_MODE_EXIST_VC_NUM_BITWIDTH  3
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_IPC_IP_MODE_RESERVED2_MASK         0xF800
#define PCIEC_IPC_IP_MODE_RESERVED2_SHIFT        11 
#define PCIEC_IPC_IP_MODE_RESERVED2_BIT          0x1F
#define PCIEC_IPC_IP_MODE_RESERVED2_BITWIDTH     5
// EXIST_FUNC_NUM bitfiled (RW) Reset=0
#define PCIEC_IPC_IP_MODE_EXIST_FUNC_NUM_MASK    0x1F0000
#define PCIEC_IPC_IP_MODE_EXIST_FUNC_NUM_SHIFT   16 
#define PCIEC_IPC_IP_MODE_EXIST_FUNC_NUM_BIT     0x1F
#define PCIEC_IPC_IP_MODE_EXIST_FUNC_NUM_BITWIDTH 5
// Reserved bitfiled (RO) Reset=0
#define PCIEC_IPC_IP_MODE_RESERVED_MASK          0xE00000
#define PCIEC_IPC_IP_MODE_RESERVED_SHIFT         21 
#define PCIEC_IPC_IP_MODE_RESERVED_BIT           0x7
#define PCIEC_IPC_IP_MODE_RESERVED_BITWIDTH      3
// VIRTUAL_RC_BUS_NUM bitfiled (RW) Reset=0
#define PCIEC_IPC_IP_MODE_VIRTUAL_RC_BUS_NUM_MASK 0xFF000000
#define PCIEC_IPC_IP_MODE_VIRTUAL_RC_BUS_NUM_SHIFT 24 
#define PCIEC_IPC_IP_MODE_VIRTUAL_RC_BUS_NUM_BIT 0xFF
#define PCIEC_IPC_IP_MODE_VIRTUAL_RC_BUS_NUM_BITWIDTH 8
// IPC_RC_INTXMSI_CONT Register
#define PCIEC_IPC_RC_INTXMSI_CONT_OFS            0x00006014
// RC_INTNL_INTXMSI_SNATCH_EN bitfiled (RW) Reset=1
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_INTNL_INTXMSI_SNATCH_EN_MASK 0x1
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_INTNL_INTXMSI_SNATCH_EN_SHIFT 0 
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_INTNL_INTXMSI_SNATCH_EN_BIT 0x1
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_INTNL_INTXMSI_SNATCH_EN_BITWIDTH 1
// Reserved3 bitfiled (RO) Reset=0
#define PCIEC_IPC_RC_INTXMSI_CONT_RESERVED3_MASK 0xFE
#define PCIEC_IPC_RC_INTXMSI_CONT_RESERVED3_SHIFT 1 
#define PCIEC_IPC_RC_INTXMSI_CONT_RESERVED3_BIT  0x7F
#define PCIEC_IPC_RC_INTXMSI_CONT_RESERVED3_BITWIDTH 7
// RC_INTA_O_MSK bitfiled (RW) Reset=0
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_INTA_O_MSK_MASK 0x100
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_INTA_O_MSK_SHIFT 8 
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_INTA_O_MSK_BIT 0x1
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_INTA_O_MSK_BITWIDTH 1
// RC_INTB_O_MSK bitfiled (RW) Reset=0
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_INTB_O_MSK_MASK 0x200
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_INTB_O_MSK_SHIFT 9 
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_INTB_O_MSK_BIT 0x1
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_INTB_O_MSK_BITWIDTH 1
// RC_INTC_O_MSK bitfiled (RW) Reset=0
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_INTC_O_MSK_MASK 0x400
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_INTC_O_MSK_SHIFT 10 
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_INTC_O_MSK_BIT 0x1
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_INTC_O_MSK_BITWIDTH 1
// RC_INTD_O_MSK bitfiled (RW) Reset=0
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_INTD_O_MSK_MASK 0x800
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_INTD_O_MSK_SHIFT 11 
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_INTD_O_MSK_BIT 0x1
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_INTD_O_MSK_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_IPC_RC_INTXMSI_CONT_RESERVED2_MASK 0xF000
#define PCIEC_IPC_RC_INTXMSI_CONT_RESERVED2_SHIFT 12 
#define PCIEC_IPC_RC_INTXMSI_CONT_RESERVED2_BIT  0xF
#define PCIEC_IPC_RC_INTXMSI_CONT_RESERVED2_BITWIDTH 4
// RC_ST_INT_MSK bitfiled (RW) Reset=1
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_ST_INT_MSK_MASK 0x10000
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_ST_INT_MSK_SHIFT 16 
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_ST_INT_MSK_BIT 0x1
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_ST_INT_MSK_BITWIDTH 1
// RC_SEC_ST_INT_MSK bitfiled (RW) Reset=1
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_SEC_ST_INT_MSK_MASK 0x20000
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_SEC_ST_INT_MSK_SHIFT 17 
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_SEC_ST_INT_MSK_BIT 0x1
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_SEC_ST_INT_MSK_BITWIDTH 1
// RC_UR_DET_INT_MSK bitfiled (RW) Reset=1
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_UR_DET_INT_MSK_MASK 0x40000
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_UR_DET_INT_MSK_SHIFT 18 
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_UR_DET_INT_MSK_BIT 0x1
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_UR_DET_INT_MSK_BITWIDTH 1
// RC_LANE_ERR_ST_INT_MSK bitfiled (RW) Reset=1
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_LANE_ERR_ST_INT_MSK_MASK 0x80000
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_LANE_ERR_ST_INT_MSK_SHIFT 19 
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_LANE_ERR_ST_INT_MSK_BIT 0x1
#define PCIEC_IPC_RC_INTXMSI_CONT_RC_LANE_ERR_ST_INT_MSK_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_IPC_RC_INTXMSI_CONT_RESERVED_MASK  0xFFF00000
#define PCIEC_IPC_RC_INTXMSI_CONT_RESERVED_SHIFT 20 
#define PCIEC_IPC_RC_INTXMSI_CONT_RESERVED_BIT   0xFFF
#define PCIEC_IPC_RC_INTXMSI_CONT_RESERVED_BITWIDTH 12
// IPC_PHY_CFGOUT Register
#define PCIEC_IPC_PHY_CFGOUT_OFS                 0x00006020
// PLLENABLE_N bitfiled (RW) Reset=1
#define PCIEC_IPC_PHY_CFGOUT_PLLENABLE_N_MASK    0x1
#define PCIEC_IPC_PHY_CFGOUT_PLLENABLE_N_SHIFT   0 
#define PCIEC_IPC_PHY_CFGOUT_PLLENABLE_N_BIT     0x1
#define PCIEC_IPC_PHY_CFGOUT_PLLENABLE_N_BITWIDTH 1
// STOPPCLKL1 bitfiled (RW) Reset=1
#define PCIEC_IPC_PHY_CFGOUT_STOPPCLKL1_MASK     0x2
#define PCIEC_IPC_PHY_CFGOUT_STOPPCLKL1_SHIFT    1 
#define PCIEC_IPC_PHY_CFGOUT_STOPPCLKL1_BIT      0x1
#define PCIEC_IPC_PHY_CFGOUT_STOPPCLKL1_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_IPC_PHY_CFGOUT_RESERVED_MASK       0xFFFFFFFC
#define PCIEC_IPC_PHY_CFGOUT_RESERVED_SHIFT      2 
#define PCIEC_IPC_PHY_CFGOUT_RESERVED_BIT        0x3FFFFFFF
#define PCIEC_IPC_PHY_CFGOUT_RESERVED_BITWIDTH   30
// IPC_RANGE00_UP_OFFSET Register
#define PCIEC_IPC_RANGE00_UP_OFFSET_OFS          0x00006200
// PCIE_00_OFFSET_ADR_UP bitfiled (RW) Reset=0
#define PCIEC_IPC_RANGE00_UP_OFFSET_PCIE_00_OFFSET_ADR_UP_MASK 0xFFFFFFFF
#define PCIEC_IPC_RANGE00_UP_OFFSET_PCIE_00_OFFSET_ADR_UP_SHIFT 0 
#define PCIEC_IPC_RANGE00_UP_OFFSET_PCIE_00_OFFSET_ADR_UP_BIT 0xFFFFFFFF
#define PCIEC_IPC_RANGE00_UP_OFFSET_PCIE_00_OFFSET_ADR_UP_BITWIDTH 32
// IPC_RANGE00_EN Register
#define PCIEC_IPC_RANGE00_EN_OFS                 0x00006204
// PCIE_00_OFFSET_EN bitfiled (RW) Reset=0
#define PCIEC_IPC_RANGE00_EN_PCIE_00_OFFSET_EN_MASK 0x7
#define PCIEC_IPC_RANGE00_EN_PCIE_00_OFFSET_EN_SHIFT 0 
#define PCIEC_IPC_RANGE00_EN_PCIE_00_OFFSET_EN_BIT 0x7
#define PCIEC_IPC_RANGE00_EN_PCIE_00_OFFSET_EN_BITWIDTH 3
// PCIE_00_OFFSET_PTYPE bitfiled (RW) Reset=0
#define PCIEC_IPC_RANGE00_EN_PCIE_00_OFFSET_PTYPE_MASK 0x8
#define PCIEC_IPC_RANGE00_EN_PCIE_00_OFFSET_PTYPE_SHIFT 3 
#define PCIEC_IPC_RANGE00_EN_PCIE_00_OFFSET_PTYPE_BIT 0x1
#define PCIEC_IPC_RANGE00_EN_PCIE_00_OFFSET_PTYPE_BITWIDTH 1
// PCIE_00_OFFSET_FUNCNUM bitfiled (RW) Reset=0
#define PCIEC_IPC_RANGE00_EN_PCIE_00_OFFSET_FUNCNUM_MASK 0xFF0
#define PCIEC_IPC_RANGE00_EN_PCIE_00_OFFSET_FUNCNUM_SHIFT 4 
#define PCIEC_IPC_RANGE00_EN_PCIE_00_OFFSET_FUNCNUM_BIT 0xFF
#define PCIEC_IPC_RANGE00_EN_PCIE_00_OFFSET_FUNCNUM_BITWIDTH 8
// PCIE_00_OFFSET_ADR_DW bitfiled (RW) Reset=0
#define PCIEC_IPC_RANGE00_EN_PCIE_00_OFFSET_ADR_DW_MASK 0xFFFFF000
#define PCIEC_IPC_RANGE00_EN_PCIE_00_OFFSET_ADR_DW_SHIFT 12 
#define PCIEC_IPC_RANGE00_EN_PCIE_00_OFFSET_ADR_DW_BIT 0xFFFFF
#define PCIEC_IPC_RANGE00_EN_PCIE_00_OFFSET_ADR_DW_BITWIDTH 20
// IPC_RANGE00_UP_RPLC Register
#define PCIEC_IPC_RANGE00_UP_RPLC_OFS            0x00006208
// PCIE_00_OFFSET_REPLACE_UP bitfiled (RW) Reset=0
#define PCIEC_IPC_RANGE00_UP_RPLC_PCIE_00_OFFSET_REPLACE_UP_MASK 0xFFFFFFFF
#define PCIEC_IPC_RANGE00_UP_RPLC_PCIE_00_OFFSET_REPLACE_UP_SHIFT 0 
#define PCIEC_IPC_RANGE00_UP_RPLC_PCIE_00_OFFSET_REPLACE_UP_BIT 0xFFFFFFFF
#define PCIEC_IPC_RANGE00_UP_RPLC_PCIE_00_OFFSET_REPLACE_UP_BITWIDTH 32
// IPC_RANGE00_WIDTH Register
#define PCIEC_IPC_RANGE00_WIDTH_OFS              0x0000620C
// PCIE_00_OFFSET_OW bitfiled (RW) Reset=11111
#define PCIEC_IPC_RANGE00_WIDTH_PCIE_00_OFFSET_OW_MASK 0x3F
#define PCIEC_IPC_RANGE00_WIDTH_PCIE_00_OFFSET_OW_SHIFT 0 
#define PCIEC_IPC_RANGE00_WIDTH_PCIE_00_OFFSET_OW_BIT 0x3F
#define PCIEC_IPC_RANGE00_WIDTH_PCIE_00_OFFSET_OW_BITWIDTH 6
// PCIE_00_OFFSET_TC bitfiled (RW) Reset=0
#define PCIEC_IPC_RANGE00_WIDTH_PCIE_00_OFFSET_TC_MASK 0x1C0
#define PCIEC_IPC_RANGE00_WIDTH_PCIE_00_OFFSET_TC_SHIFT 6 
#define PCIEC_IPC_RANGE00_WIDTH_PCIE_00_OFFSET_TC_BIT 0x7
#define PCIEC_IPC_RANGE00_WIDTH_PCIE_00_OFFSET_TC_BITWIDTH 3
// Reserved bitfiled (RO) Reset=0
#define PCIEC_IPC_RANGE00_WIDTH_RESERVED_MASK    0xE00
#define PCIEC_IPC_RANGE00_WIDTH_RESERVED_SHIFT   9 
#define PCIEC_IPC_RANGE00_WIDTH_RESERVED_BIT     0x7
#define PCIEC_IPC_RANGE00_WIDTH_RESERVED_BITWIDTH 3
// PCIE_00_OFFSET_REPLACE_DW bitfiled (RW) Reset=0
#define PCIEC_IPC_RANGE00_WIDTH_PCIE_00_OFFSET_REPLACE_DW_MASK 0xFFFFF000
#define PCIEC_IPC_RANGE00_WIDTH_PCIE_00_OFFSET_REPLACE_DW_SHIFT 12 
#define PCIEC_IPC_RANGE00_WIDTH_PCIE_00_OFFSET_REPLACE_DW_BIT 0xFFFFF
#define PCIEC_IPC_RANGE00_WIDTH_PCIE_00_OFFSET_REPLACE_DW_BITWIDTH 20
// IPC_RANGE01_UP_OFFSET Register
#define PCIEC_IPC_RANGE01_UP_OFFSET_OFS          0x00006210
// PCIE_01_OFFSET_ADR_UP bitfiled (RW) Reset=0
#define PCIEC_IPC_RANGE01_UP_OFFSET_PCIE_01_OFFSET_ADR_UP_MASK 0xFFFFFFFF
#define PCIEC_IPC_RANGE01_UP_OFFSET_PCIE_01_OFFSET_ADR_UP_SHIFT 0 
#define PCIEC_IPC_RANGE01_UP_OFFSET_PCIE_01_OFFSET_ADR_UP_BIT 0xFFFFFFFF
#define PCIEC_IPC_RANGE01_UP_OFFSET_PCIE_01_OFFSET_ADR_UP_BITWIDTH 32
// IPC_RANGE01_EN Register
#define PCIEC_IPC_RANGE01_EN_OFS                 0x00006214
// PCIE_01_OFFSET_EN bitfiled (RW) Reset=0
#define PCIEC_IPC_RANGE01_EN_PCIE_01_OFFSET_EN_MASK 0x7
#define PCIEC_IPC_RANGE01_EN_PCIE_01_OFFSET_EN_SHIFT 0 
#define PCIEC_IPC_RANGE01_EN_PCIE_01_OFFSET_EN_BIT 0x7
#define PCIEC_IPC_RANGE01_EN_PCIE_01_OFFSET_EN_BITWIDTH 3
// PCIE_01_OFFSET_PTYPE bitfiled (RW) Reset=0
#define PCIEC_IPC_RANGE01_EN_PCIE_01_OFFSET_PTYPE_MASK 0x8
#define PCIEC_IPC_RANGE01_EN_PCIE_01_OFFSET_PTYPE_SHIFT 3 
#define PCIEC_IPC_RANGE01_EN_PCIE_01_OFFSET_PTYPE_BIT 0x1
#define PCIEC_IPC_RANGE01_EN_PCIE_01_OFFSET_PTYPE_BITWIDTH 1
// PCIE_01_OFFSET_FUNCNUM bitfiled (RW) Reset=0
#define PCIEC_IPC_RANGE01_EN_PCIE_01_OFFSET_FUNCNUM_MASK 0xFF0
#define PCIEC_IPC_RANGE01_EN_PCIE_01_OFFSET_FUNCNUM_SHIFT 4 
#define PCIEC_IPC_RANGE01_EN_PCIE_01_OFFSET_FUNCNUM_BIT 0xFF
#define PCIEC_IPC_RANGE01_EN_PCIE_01_OFFSET_FUNCNUM_BITWIDTH 8
// PCIE_01_OFFSET_ADR_DW bitfiled (RW) Reset=0
#define PCIEC_IPC_RANGE01_EN_PCIE_01_OFFSET_ADR_DW_MASK 0xFFFFF000
#define PCIEC_IPC_RANGE01_EN_PCIE_01_OFFSET_ADR_DW_SHIFT 12 
#define PCIEC_IPC_RANGE01_EN_PCIE_01_OFFSET_ADR_DW_BIT 0xFFFFF
#define PCIEC_IPC_RANGE01_EN_PCIE_01_OFFSET_ADR_DW_BITWIDTH 20
// IPC_RANGE01_UP_RPLC Register
#define PCIEC_IPC_RANGE01_UP_RPLC_OFS            0x00006218
// PCIE_01_OFFSET_REPLACE_UP bitfiled (RW) Reset=0
#define PCIEC_IPC_RANGE01_UP_RPLC_PCIE_01_OFFSET_REPLACE_UP_MASK 0xFFFFFFFF
#define PCIEC_IPC_RANGE01_UP_RPLC_PCIE_01_OFFSET_REPLACE_UP_SHIFT 0 
#define PCIEC_IPC_RANGE01_UP_RPLC_PCIE_01_OFFSET_REPLACE_UP_BIT 0xFFFFFFFF
#define PCIEC_IPC_RANGE01_UP_RPLC_PCIE_01_OFFSET_REPLACE_UP_BITWIDTH 32
// IPC_RANGE01_WIDTH Register
#define PCIEC_IPC_RANGE01_WIDTH_OFS              0x0000621C
// PCIE_01_OFFSET_OW bitfiled (RW) Reset=11111
#define PCIEC_IPC_RANGE01_WIDTH_PCIE_01_OFFSET_OW_MASK 0x3F
#define PCIEC_IPC_RANGE01_WIDTH_PCIE_01_OFFSET_OW_SHIFT 0 
#define PCIEC_IPC_RANGE01_WIDTH_PCIE_01_OFFSET_OW_BIT 0x3F
#define PCIEC_IPC_RANGE01_WIDTH_PCIE_01_OFFSET_OW_BITWIDTH 6
// PCIE_01_OFFSET_TC bitfiled (RW) Reset=0
#define PCIEC_IPC_RANGE01_WIDTH_PCIE_01_OFFSET_TC_MASK 0x1C0
#define PCIEC_IPC_RANGE01_WIDTH_PCIE_01_OFFSET_TC_SHIFT 6 
#define PCIEC_IPC_RANGE01_WIDTH_PCIE_01_OFFSET_TC_BIT 0x7
#define PCIEC_IPC_RANGE01_WIDTH_PCIE_01_OFFSET_TC_BITWIDTH 3
// Reserved bitfiled (RO) Reset=0
#define PCIEC_IPC_RANGE01_WIDTH_RESERVED_MASK    0xE00
#define PCIEC_IPC_RANGE01_WIDTH_RESERVED_SHIFT   9 
#define PCIEC_IPC_RANGE01_WIDTH_RESERVED_BIT     0x7
#define PCIEC_IPC_RANGE01_WIDTH_RESERVED_BITWIDTH 3
// PCIE_01_OFFSET_REPLACE_DW bitfiled (RW) Reset=0
#define PCIEC_IPC_RANGE01_WIDTH_PCIE_01_OFFSET_REPLACE_DW_MASK 0xFFFFF000
#define PCIEC_IPC_RANGE01_WIDTH_PCIE_01_OFFSET_REPLACE_DW_SHIFT 12 
#define PCIEC_IPC_RANGE01_WIDTH_PCIE_01_OFFSET_REPLACE_DW_BIT 0xFFFFF
#define PCIEC_IPC_RANGE01_WIDTH_PCIE_01_OFFSET_REPLACE_DW_BITWIDTH 20
// IPC_RANGE02_UP_OFFSET Register
#define PCIEC_IPC_RANGE02_UP_OFFSET_OFS          0x00006220
// PCIE_02_OFFSET_ADR_UP bitfiled (RW) Reset=0
#define PCIEC_IPC_RANGE02_UP_OFFSET_PCIE_02_OFFSET_ADR_UP_MASK 0xFFFFFFFF
#define PCIEC_IPC_RANGE02_UP_OFFSET_PCIE_02_OFFSET_ADR_UP_SHIFT 0 
#define PCIEC_IPC_RANGE02_UP_OFFSET_PCIE_02_OFFSET_ADR_UP_BIT 0xFFFFFFFF
#define PCIEC_IPC_RANGE02_UP_OFFSET_PCIE_02_OFFSET_ADR_UP_BITWIDTH 32
// IPC_RANGE02_EN Register
#define PCIEC_IPC_RANGE02_EN_OFS                 0x00006224
// PCIE_02_OFFSET_EN bitfiled (RW) Reset=0
#define PCIEC_IPC_RANGE02_EN_PCIE_02_OFFSET_EN_MASK 0x7
#define PCIEC_IPC_RANGE02_EN_PCIE_02_OFFSET_EN_SHIFT 0 
#define PCIEC_IPC_RANGE02_EN_PCIE_02_OFFSET_EN_BIT 0x7
#define PCIEC_IPC_RANGE02_EN_PCIE_02_OFFSET_EN_BITWIDTH 3
// PCIE_02_OFFSET_PTYPE bitfiled (RW) Reset=0
#define PCIEC_IPC_RANGE02_EN_PCIE_02_OFFSET_PTYPE_MASK 0x8
#define PCIEC_IPC_RANGE02_EN_PCIE_02_OFFSET_PTYPE_SHIFT 3 
#define PCIEC_IPC_RANGE02_EN_PCIE_02_OFFSET_PTYPE_BIT 0x1
#define PCIEC_IPC_RANGE02_EN_PCIE_02_OFFSET_PTYPE_BITWIDTH 1
// PCIE_02_OFFSET_FUNCNUM bitfiled (RW) Reset=0
#define PCIEC_IPC_RANGE02_EN_PCIE_02_OFFSET_FUNCNUM_MASK 0xFF0
#define PCIEC_IPC_RANGE02_EN_PCIE_02_OFFSET_FUNCNUM_SHIFT 4 
#define PCIEC_IPC_RANGE02_EN_PCIE_02_OFFSET_FUNCNUM_BIT 0xFF
#define PCIEC_IPC_RANGE02_EN_PCIE_02_OFFSET_FUNCNUM_BITWIDTH 8
// PCIE_02_OFFSET_ADR_DW bitfiled (RW) Reset=0
#define PCIEC_IPC_RANGE02_EN_PCIE_02_OFFSET_ADR_DW_MASK 0xFFFFF000
#define PCIEC_IPC_RANGE02_EN_PCIE_02_OFFSET_ADR_DW_SHIFT 12 
#define PCIEC_IPC_RANGE02_EN_PCIE_02_OFFSET_ADR_DW_BIT 0xFFFFF
#define PCIEC_IPC_RANGE02_EN_PCIE_02_OFFSET_ADR_DW_BITWIDTH 20
// IPC_RANGE02_UP_RPLC Register
#define PCIEC_IPC_RANGE02_UP_RPLC_OFS            0x00006228
// PCIE_02_OFFSET_REPLACE_UP bitfiled (RW) Reset=0
#define PCIEC_IPC_RANGE02_UP_RPLC_PCIE_02_OFFSET_REPLACE_UP_MASK 0xFFFFFFFF
#define PCIEC_IPC_RANGE02_UP_RPLC_PCIE_02_OFFSET_REPLACE_UP_SHIFT 0 
#define PCIEC_IPC_RANGE02_UP_RPLC_PCIE_02_OFFSET_REPLACE_UP_BIT 0xFFFFFFFF
#define PCIEC_IPC_RANGE02_UP_RPLC_PCIE_02_OFFSET_REPLACE_UP_BITWIDTH 32
// IPC_RANGE02_WIDTH Register
#define PCIEC_IPC_RANGE02_WIDTH_OFS              0x0000622C
// PCIE_02_OFFSET_OW bitfiled (RW) Reset=11111
#define PCIEC_IPC_RANGE02_WIDTH_PCIE_02_OFFSET_OW_MASK 0x3F
#define PCIEC_IPC_RANGE02_WIDTH_PCIE_02_OFFSET_OW_SHIFT 0 
#define PCIEC_IPC_RANGE02_WIDTH_PCIE_02_OFFSET_OW_BIT 0x3F
#define PCIEC_IPC_RANGE02_WIDTH_PCIE_02_OFFSET_OW_BITWIDTH 6
// PCIE_02_OFFSET_TC bitfiled (RW) Reset=0
#define PCIEC_IPC_RANGE02_WIDTH_PCIE_02_OFFSET_TC_MASK 0x1C0
#define PCIEC_IPC_RANGE02_WIDTH_PCIE_02_OFFSET_TC_SHIFT 6 
#define PCIEC_IPC_RANGE02_WIDTH_PCIE_02_OFFSET_TC_BIT 0x7
#define PCIEC_IPC_RANGE02_WIDTH_PCIE_02_OFFSET_TC_BITWIDTH 3
// Reserved bitfiled (RO) Reset=0
#define PCIEC_IPC_RANGE02_WIDTH_RESERVED_MASK    0xE00
#define PCIEC_IPC_RANGE02_WIDTH_RESERVED_SHIFT   9 
#define PCIEC_IPC_RANGE02_WIDTH_RESERVED_BIT     0x7
#define PCIEC_IPC_RANGE02_WIDTH_RESERVED_BITWIDTH 3
// PCIE_02_OFFSET_REPLACE_DW bitfiled (RW) Reset=0
#define PCIEC_IPC_RANGE02_WIDTH_PCIE_02_OFFSET_REPLACE_DW_MASK 0xFFFFF000
#define PCIEC_IPC_RANGE02_WIDTH_PCIE_02_OFFSET_REPLACE_DW_SHIFT 12 
#define PCIEC_IPC_RANGE02_WIDTH_PCIE_02_OFFSET_REPLACE_DW_BIT 0xFFFFF
#define PCIEC_IPC_RANGE02_WIDTH_PCIE_02_OFFSET_REPLACE_DW_BITWIDTH 20
// IPC_RANGE03_UP_OFFSET Register
#define PCIEC_IPC_RANGE03_UP_OFFSET_OFS          0x00006230
// PCIE_03_OFFSET_ADR_UP bitfiled (RW) Reset=0
#define PCIEC_IPC_RANGE03_UP_OFFSET_PCIE_03_OFFSET_ADR_UP_MASK 0xFFFFFFFF
#define PCIEC_IPC_RANGE03_UP_OFFSET_PCIE_03_OFFSET_ADR_UP_SHIFT 0 
#define PCIEC_IPC_RANGE03_UP_OFFSET_PCIE_03_OFFSET_ADR_UP_BIT 0xFFFFFFFF
#define PCIEC_IPC_RANGE03_UP_OFFSET_PCIE_03_OFFSET_ADR_UP_BITWIDTH 32
// IPC_RANGE03_EN Register
#define PCIEC_IPC_RANGE03_EN_OFS                 0x00006234
// PCIE_03_OFFSET_EN bitfiled (RW) Reset=0
#define PCIEC_IPC_RANGE03_EN_PCIE_03_OFFSET_EN_MASK 0x7
#define PCIEC_IPC_RANGE03_EN_PCIE_03_OFFSET_EN_SHIFT 0 
#define PCIEC_IPC_RANGE03_EN_PCIE_03_OFFSET_EN_BIT 0x7
#define PCIEC_IPC_RANGE03_EN_PCIE_03_OFFSET_EN_BITWIDTH 3
// PCIE_03_OFFSET_PTYPE bitfiled (RW) Reset=0
#define PCIEC_IPC_RANGE03_EN_PCIE_03_OFFSET_PTYPE_MASK 0x8
#define PCIEC_IPC_RANGE03_EN_PCIE_03_OFFSET_PTYPE_SHIFT 3 
#define PCIEC_IPC_RANGE03_EN_PCIE_03_OFFSET_PTYPE_BIT 0x1
#define PCIEC_IPC_RANGE03_EN_PCIE_03_OFFSET_PTYPE_BITWIDTH 1
// PCIE_03_OFFSET_FUNCNUM bitfiled (RW) Reset=0
#define PCIEC_IPC_RANGE03_EN_PCIE_03_OFFSET_FUNCNUM_MASK 0xFF0
#define PCIEC_IPC_RANGE03_EN_PCIE_03_OFFSET_FUNCNUM_SHIFT 4 
#define PCIEC_IPC_RANGE03_EN_PCIE_03_OFFSET_FUNCNUM_BIT 0xFF
#define PCIEC_IPC_RANGE03_EN_PCIE_03_OFFSET_FUNCNUM_BITWIDTH 8
// PCIE_03_OFFSET_ADR_DW bitfiled (RW) Reset=0
#define PCIEC_IPC_RANGE03_EN_PCIE_03_OFFSET_ADR_DW_MASK 0xFFFFF000
#define PCIEC_IPC_RANGE03_EN_PCIE_03_OFFSET_ADR_DW_SHIFT 12 
#define PCIEC_IPC_RANGE03_EN_PCIE_03_OFFSET_ADR_DW_BIT 0xFFFFF
#define PCIEC_IPC_RANGE03_EN_PCIE_03_OFFSET_ADR_DW_BITWIDTH 20
// IPC_RANGE03_UP_RPLC Register
#define PCIEC_IPC_RANGE03_UP_RPLC_OFS            0x00006238
// PCIE_03_OFFSET_REPLACE_UP bitfiled (RW) Reset=0
#define PCIEC_IPC_RANGE03_UP_RPLC_PCIE_03_OFFSET_REPLACE_UP_MASK 0xFFFFFFFF
#define PCIEC_IPC_RANGE03_UP_RPLC_PCIE_03_OFFSET_REPLACE_UP_SHIFT 0 
#define PCIEC_IPC_RANGE03_UP_RPLC_PCIE_03_OFFSET_REPLACE_UP_BIT 0xFFFFFFFF
#define PCIEC_IPC_RANGE03_UP_RPLC_PCIE_03_OFFSET_REPLACE_UP_BITWIDTH 32
// IPC_RANGE03_WIDTH Register
#define PCIEC_IPC_RANGE03_WIDTH_OFS              0x0000623C
// PCIE_03_OFFSET_OW bitfiled (RW) Reset=11111
#define PCIEC_IPC_RANGE03_WIDTH_PCIE_03_OFFSET_OW_MASK 0x3F
#define PCIEC_IPC_RANGE03_WIDTH_PCIE_03_OFFSET_OW_SHIFT 0 
#define PCIEC_IPC_RANGE03_WIDTH_PCIE_03_OFFSET_OW_BIT 0x3F
#define PCIEC_IPC_RANGE03_WIDTH_PCIE_03_OFFSET_OW_BITWIDTH 6
// PCIE_03_OFFSET_TC bitfiled (RW) Reset=0
#define PCIEC_IPC_RANGE03_WIDTH_PCIE_03_OFFSET_TC_MASK 0x1C0
#define PCIEC_IPC_RANGE03_WIDTH_PCIE_03_OFFSET_TC_SHIFT 6 
#define PCIEC_IPC_RANGE03_WIDTH_PCIE_03_OFFSET_TC_BIT 0x7
#define PCIEC_IPC_RANGE03_WIDTH_PCIE_03_OFFSET_TC_BITWIDTH 3
// Reserved bitfiled (RO) Reset=0
#define PCIEC_IPC_RANGE03_WIDTH_RESERVED_MASK    0xE00
#define PCIEC_IPC_RANGE03_WIDTH_RESERVED_SHIFT   9 
#define PCIEC_IPC_RANGE03_WIDTH_RESERVED_BIT     0x7
#define PCIEC_IPC_RANGE03_WIDTH_RESERVED_BITWIDTH 3
// PCIE_03_OFFSET_REPLACE_DW bitfiled (RW) Reset=0
#define PCIEC_IPC_RANGE03_WIDTH_PCIE_03_OFFSET_REPLACE_DW_MASK 0xFFFFF000
#define PCIEC_IPC_RANGE03_WIDTH_PCIE_03_OFFSET_REPLACE_DW_SHIFT 12 
#define PCIEC_IPC_RANGE03_WIDTH_PCIE_03_OFFSET_REPLACE_DW_BIT 0xFFFFF
#define PCIEC_IPC_RANGE03_WIDTH_PCIE_03_OFFSET_REPLACE_DW_BITWIDTH 20
// TLC_PM_CTRL1 Register
#define PCIEC_TLC_PM_CTRL1_OFS                   0x00007100
// PCIPML1_SWCTRL_EN bitfiled (RW) Reset=0
#define PCIEC_TLC_PM_CTRL1_PCIPML1_SWCTRL_EN_MASK 0x1
#define PCIEC_TLC_PM_CTRL1_PCIPML1_SWCTRL_EN_SHIFT 0 
#define PCIEC_TLC_PM_CTRL1_PCIPML1_SWCTRL_EN_BIT 0x1
#define PCIEC_TLC_PM_CTRL1_PCIPML1_SWCTRL_EN_BITWIDTH 1
// PCIPML2_SWCTRL_EN bitfiled (RW) Reset=0
#define PCIEC_TLC_PM_CTRL1_PCIPML2_SWCTRL_EN_MASK 0x2
#define PCIEC_TLC_PM_CTRL1_PCIPML2_SWCTRL_EN_SHIFT 1 
#define PCIEC_TLC_PM_CTRL1_PCIPML2_SWCTRL_EN_BIT 0x1
#define PCIEC_TLC_PM_CTRL1_PCIPML2_SWCTRL_EN_BITWIDTH 1
// ASPML1_SWCTRL_EN bitfiled (RW) Reset=0
#define PCIEC_TLC_PM_CTRL1_ASPML1_SWCTRL_EN_MASK 0x4
#define PCIEC_TLC_PM_CTRL1_ASPML1_SWCTRL_EN_SHIFT 2 
#define PCIEC_TLC_PM_CTRL1_ASPML1_SWCTRL_EN_BIT  0x1
#define PCIEC_TLC_PM_CTRL1_ASPML1_SWCTRL_EN_BITWIDTH 1
// Reserved3 bitfiled (RO) Reset=0
#define PCIEC_TLC_PM_CTRL1_RESERVED3_MASK        0xF8
#define PCIEC_TLC_PM_CTRL1_RESERVED3_SHIFT       3 
#define PCIEC_TLC_PM_CTRL1_RESERVED3_BIT         0x1F
#define PCIEC_TLC_PM_CTRL1_RESERVED3_BITWIDTH    5
// STOP_PCLK_SWCTRL_EN bitfiled (RW) Reset=0
#define PCIEC_TLC_PM_CTRL1_STOP_PCLK_SWCTRL_EN_MASK 0x100
#define PCIEC_TLC_PM_CTRL1_STOP_PCLK_SWCTRL_EN_SHIFT 8 
#define PCIEC_TLC_PM_CTRL1_STOP_PCLK_SWCTRL_EN_BIT 0x1
#define PCIEC_TLC_PM_CTRL1_STOP_PCLK_SWCTRL_EN_BITWIDTH 1
// CLKREQ_DEA_SWCTRL_EN bitfiled (RW) Reset=0
#define PCIEC_TLC_PM_CTRL1_CLKREQ_DEA_SWCTRL_EN_MASK 0x200
#define PCIEC_TLC_PM_CTRL1_CLKREQ_DEA_SWCTRL_EN_SHIFT 9 
#define PCIEC_TLC_PM_CTRL1_CLKREQ_DEA_SWCTRL_EN_BIT 0x1
#define PCIEC_TLC_PM_CTRL1_CLKREQ_DEA_SWCTRL_EN_BITWIDTH 1
// L2_DIR_SWCTRL_EN bitfiled (RW) Reset=0
#define PCIEC_TLC_PM_CTRL1_L2_DIR_SWCTRL_EN_MASK 0x400
#define PCIEC_TLC_PM_CTRL1_L2_DIR_SWCTRL_EN_SHIFT 10 
#define PCIEC_TLC_PM_CTRL1_L2_DIR_SWCTRL_EN_BIT  0x1
#define PCIEC_TLC_PM_CTRL1_L2_DIR_SWCTRL_EN_BITWIDTH 1
// L2_DONE_RPT_EN bitfiled (RW) Reset=0
#define PCIEC_TLC_PM_CTRL1_L2_DONE_RPT_EN_MASK   0x800
#define PCIEC_TLC_PM_CTRL1_L2_DONE_RPT_EN_SHIFT  11 
#define PCIEC_TLC_PM_CTRL1_L2_DONE_RPT_EN_BIT    0x1
#define PCIEC_TLC_PM_CTRL1_L2_DONE_RPT_EN_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_TLC_PM_CTRL1_RESERVED2_MASK        0xF000
#define PCIEC_TLC_PM_CTRL1_RESERVED2_SHIFT       12 
#define PCIEC_TLC_PM_CTRL1_RESERVED2_BIT         0xF
#define PCIEC_TLC_PM_CTRL1_RESERVED2_BITWIDTH    4
// STOP_PCLK_EN bitfiled (RW) Reset=0
#define PCIEC_TLC_PM_CTRL1_STOP_PCLK_EN_MASK     0x10000
#define PCIEC_TLC_PM_CTRL1_STOP_PCLK_EN_SHIFT    16 
#define PCIEC_TLC_PM_CTRL1_STOP_PCLK_EN_BIT      0x1
#define PCIEC_TLC_PM_CTRL1_STOP_PCLK_EN_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_TLC_PM_CTRL1_RESERVED_MASK         0xFFFE0000
#define PCIEC_TLC_PM_CTRL1_RESERVED_SHIFT        17 
#define PCIEC_TLC_PM_CTRL1_RESERVED_BIT          0x7FFF
#define PCIEC_TLC_PM_CTRL1_RESERVED_BITWIDTH     15
// TLC_PM_CTRL2 Register
#define PCIEC_TLC_PM_CTRL2_OFS                   0x00007104
// DIRECT_DETECT_TRG bitfiled (RW) Reset=0
#define PCIEC_TLC_PM_CTRL2_DIRECT_DETECT_TRG_MASK 0x1
#define PCIEC_TLC_PM_CTRL2_DIRECT_DETECT_TRG_SHIFT 0 
#define PCIEC_TLC_PM_CTRL2_DIRECT_DETECT_TRG_BIT 0x1
#define PCIEC_TLC_PM_CTRL2_DIRECT_DETECT_TRG_BITWIDTH 1
// DIRECT_RECOVERY_TRG bitfiled (RW) Reset=0
#define PCIEC_TLC_PM_CTRL2_DIRECT_RECOVERY_TRG_MASK 0x2
#define PCIEC_TLC_PM_CTRL2_DIRECT_RECOVERY_TRG_SHIFT 1 
#define PCIEC_TLC_PM_CTRL2_DIRECT_RECOVERY_TRG_BIT 0x1
#define PCIEC_TLC_PM_CTRL2_DIRECT_RECOVERY_TRG_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_TLC_PM_CTRL2_RESERVED2_MASK        0x7FC
#define PCIEC_TLC_PM_CTRL2_RESERVED2_SHIFT       2 
#define PCIEC_TLC_PM_CTRL2_RESERVED2_BIT         0x1FF
#define PCIEC_TLC_PM_CTRL2_RESERVED2_BITWIDTH    9
// PM_ENTER_L1_TRG bitfiled (RW) Reset=0
#define PCIEC_TLC_PM_CTRL2_PM_ENTER_L1_TRG_MASK  0x800
#define PCIEC_TLC_PM_CTRL2_PM_ENTER_L1_TRG_SHIFT 11 
#define PCIEC_TLC_PM_CTRL2_PM_ENTER_L1_TRG_BIT   0x1
#define PCIEC_TLC_PM_CTRL2_PM_ENTER_L1_TRG_BITWIDTH 1
// PM_ENTER_L23_TRG bitfiled (RW) Reset=0
#define PCIEC_TLC_PM_CTRL2_PM_ENTER_L23_TRG_MASK 0x1000
#define PCIEC_TLC_PM_CTRL2_PM_ENTER_L23_TRG_SHIFT 12 
#define PCIEC_TLC_PM_CTRL2_PM_ENTER_L23_TRG_BIT  0x1
#define PCIEC_TLC_PM_CTRL2_PM_ENTER_L23_TRG_BITWIDTH 1
// PM_REQUEST_ACK_TRG bitfiled (RW) Reset=0
#define PCIEC_TLC_PM_CTRL2_PM_REQUEST_ACK_TRG_MASK 0x2000
#define PCIEC_TLC_PM_CTRL2_PM_REQUEST_ACK_TRG_SHIFT 13 
#define PCIEC_TLC_PM_CTRL2_PM_REQUEST_ACK_TRG_BIT 0x1
#define PCIEC_TLC_PM_CTRL2_PM_REQUEST_ACK_TRG_BITWIDTH 1
// PM_AS_REQUEST_L1_TRG bitfiled (RW) Reset=0
#define PCIEC_TLC_PM_CTRL2_PM_AS_REQUEST_L1_TRG_MASK 0x4000
#define PCIEC_TLC_PM_CTRL2_PM_AS_REQUEST_L1_TRG_SHIFT 14 
#define PCIEC_TLC_PM_CTRL2_PM_AS_REQUEST_L1_TRG_BIT 0x1
#define PCIEC_TLC_PM_CTRL2_PM_AS_REQUEST_L1_TRG_BITWIDTH 1
// PM_AS_NAK_TRG bitfiled (RW) Reset=0
#define PCIEC_TLC_PM_CTRL2_PM_AS_NAK_TRG_MASK    0x8000
#define PCIEC_TLC_PM_CTRL2_PM_AS_NAK_TRG_SHIFT   15 
#define PCIEC_TLC_PM_CTRL2_PM_AS_NAK_TRG_BIT     0x1
#define PCIEC_TLC_PM_CTRL2_PM_AS_NAK_TRG_BITWIDTH 1
// PME_TURN_OFF_TRG bitfiled (RW) Reset=0
#define PCIEC_TLC_PM_CTRL2_PME_TURN_OFF_TRG_MASK 0x10000
#define PCIEC_TLC_PM_CTRL2_PME_TURN_OFF_TRG_SHIFT 16 
#define PCIEC_TLC_PM_CTRL2_PME_TURN_OFF_TRG_BIT  0x1
#define PCIEC_TLC_PM_CTRL2_PME_TURN_OFF_TRG_BITWIDTH 1
// PME_TO_ACK_TRG bitfiled (RW) Reset=0
#define PCIEC_TLC_PM_CTRL2_PME_TO_ACK_TRG_MASK   0x20000
#define PCIEC_TLC_PM_CTRL2_PME_TO_ACK_TRG_SHIFT  17 
#define PCIEC_TLC_PM_CTRL2_PME_TO_ACK_TRG_BIT    0x1
#define PCIEC_TLC_PM_CTRL2_PME_TO_ACK_TRG_BITWIDTH 1
// PM_PME_TRG bitfiled (RW) Reset=0
#define PCIEC_TLC_PM_CTRL2_PM_PME_TRG_MASK       0x40000
#define PCIEC_TLC_PM_CTRL2_PM_PME_TRG_SHIFT      18 
#define PCIEC_TLC_PM_CTRL2_PM_PME_TRG_BIT        0x1
#define PCIEC_TLC_PM_CTRL2_PM_PME_TRG_BITWIDTH   1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_TLC_PM_CTRL2_RESERVED_MASK         0xFFF80000
#define PCIEC_TLC_PM_CTRL2_RESERVED_SHIFT        19 
#define PCIEC_TLC_PM_CTRL2_RESERVED_BIT          0x1FFF
#define PCIEC_TLC_PM_CTRL2_RESERVED_BITWIDTH     13
// MACC_NFTS_SREF_CTRL Register
#define PCIEC_MACC_NFTS_SREF_CTRL_OFS            0x00009004
// RG_PA_SNFTSSELF_GEN1 bitfiled (RW) Reset=11111111
#define PCIEC_MACC_NFTS_SREF_CTRL_RG_PA_SNFTSSELF_GEN1_MASK 0xFF
#define PCIEC_MACC_NFTS_SREF_CTRL_RG_PA_SNFTSSELF_GEN1_SHIFT 0 
#define PCIEC_MACC_NFTS_SREF_CTRL_RG_PA_SNFTSSELF_GEN1_BIT 0xFF
#define PCIEC_MACC_NFTS_SREF_CTRL_RG_PA_SNFTSSELF_GEN1_BITWIDTH 8
// RG_PA_SNFTSSELF_GEN2 bitfiled (RW) Reset=11111111
#define PCIEC_MACC_NFTS_SREF_CTRL_RG_PA_SNFTSSELF_GEN2_MASK 0xFF00
#define PCIEC_MACC_NFTS_SREF_CTRL_RG_PA_SNFTSSELF_GEN2_SHIFT 8 
#define PCIEC_MACC_NFTS_SREF_CTRL_RG_PA_SNFTSSELF_GEN2_BIT 0xFF
#define PCIEC_MACC_NFTS_SREF_CTRL_RG_PA_SNFTSSELF_GEN2_BITWIDTH 8
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_MACC_NFTS_SREF_CTRL_RESERVED2_MASK 0xFF0000
#define PCIEC_MACC_NFTS_SREF_CTRL_RESERVED2_SHIFT 16 
#define PCIEC_MACC_NFTS_SREF_CTRL_RESERVED2_BIT  0xFF
#define PCIEC_MACC_NFTS_SREF_CTRL_RESERVED2_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define PCIEC_MACC_NFTS_SREF_CTRL_RESERVED_MASK  0xFF000000
#define PCIEC_MACC_NFTS_SREF_CTRL_RESERVED_SHIFT 24 
#define PCIEC_MACC_NFTS_SREF_CTRL_RESERVED_BIT   0xFF
#define PCIEC_MACC_NFTS_SREF_CTRL_RESERVED_BITWIDTH 8
// MACC_NFTS_CREF_CTRL Register
#define PCIEC_MACC_NFTS_CREF_CTRL_OFS            0x00009008
// RG_PA_CNFTSSELF_GEN1 bitfiled (RW) Reset=1111111
#define PCIEC_MACC_NFTS_CREF_CTRL_RG_PA_CNFTSSELF_GEN1_MASK 0xFF
#define PCIEC_MACC_NFTS_CREF_CTRL_RG_PA_CNFTSSELF_GEN1_SHIFT 0 
#define PCIEC_MACC_NFTS_CREF_CTRL_RG_PA_CNFTSSELF_GEN1_BIT 0xFF
#define PCIEC_MACC_NFTS_CREF_CTRL_RG_PA_CNFTSSELF_GEN1_BITWIDTH 8
// RG_PA_CNFTSSELF_GEN2 bitfiled (RW) Reset=1111111
#define PCIEC_MACC_NFTS_CREF_CTRL_RG_PA_CNFTSSELF_GEN2_MASK 0xFF00
#define PCIEC_MACC_NFTS_CREF_CTRL_RG_PA_CNFTSSELF_GEN2_SHIFT 8 
#define PCIEC_MACC_NFTS_CREF_CTRL_RG_PA_CNFTSSELF_GEN2_BIT 0xFF
#define PCIEC_MACC_NFTS_CREF_CTRL_RG_PA_CNFTSSELF_GEN2_BITWIDTH 8
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_MACC_NFTS_CREF_CTRL_RESERVED2_MASK 0xFF0000
#define PCIEC_MACC_NFTS_CREF_CTRL_RESERVED2_SHIFT 16 
#define PCIEC_MACC_NFTS_CREF_CTRL_RESERVED2_BIT  0xFF
#define PCIEC_MACC_NFTS_CREF_CTRL_RESERVED2_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define PCIEC_MACC_NFTS_CREF_CTRL_RESERVED_MASK  0xFF000000
#define PCIEC_MACC_NFTS_CREF_CTRL_RESERVED_SHIFT 24 
#define PCIEC_MACC_NFTS_CREF_CTRL_RESERVED_BIT   0xFF
#define PCIEC_MACC_NFTS_CREF_CTRL_RESERVED_BITWIDTH 8
// MACC_L1EXITLTCY_CTRL Register
#define PCIEC_MACC_L1EXITLTCY_CTRL_OFS           0x0000900C
// RG_PA_SL1EXITLTCY_GEN1 bitfiled (RW) Reset=1
#define PCIEC_MACC_L1EXITLTCY_CTRL_RG_PA_SL1EXITLTCY_GEN1_MASK 0x7
#define PCIEC_MACC_L1EXITLTCY_CTRL_RG_PA_SL1EXITLTCY_GEN1_SHIFT 0 
#define PCIEC_MACC_L1EXITLTCY_CTRL_RG_PA_SL1EXITLTCY_GEN1_BIT 0x7
#define PCIEC_MACC_L1EXITLTCY_CTRL_RG_PA_SL1EXITLTCY_GEN1_BITWIDTH 3
// Reserved8 bitfiled (RO) Reset=0
#define PCIEC_MACC_L1EXITLTCY_CTRL_RESERVED8_MASK 0x8
#define PCIEC_MACC_L1EXITLTCY_CTRL_RESERVED8_SHIFT 3 
#define PCIEC_MACC_L1EXITLTCY_CTRL_RESERVED8_BIT 0x1
#define PCIEC_MACC_L1EXITLTCY_CTRL_RESERVED8_BITWIDTH 1
// RG_PA_SL1EXITLTCY_GEN2 bitfiled (RW) Reset=1
#define PCIEC_MACC_L1EXITLTCY_CTRL_RG_PA_SL1EXITLTCY_GEN2_MASK 0x70
#define PCIEC_MACC_L1EXITLTCY_CTRL_RG_PA_SL1EXITLTCY_GEN2_SHIFT 4 
#define PCIEC_MACC_L1EXITLTCY_CTRL_RG_PA_SL1EXITLTCY_GEN2_BIT 0x7
#define PCIEC_MACC_L1EXITLTCY_CTRL_RG_PA_SL1EXITLTCY_GEN2_BITWIDTH 3
// Reserved7 bitfiled (RO) Reset=0
#define PCIEC_MACC_L1EXITLTCY_CTRL_RESERVED7_MASK 0x80
#define PCIEC_MACC_L1EXITLTCY_CTRL_RESERVED7_SHIFT 7 
#define PCIEC_MACC_L1EXITLTCY_CTRL_RESERVED7_BIT 0x1
#define PCIEC_MACC_L1EXITLTCY_CTRL_RESERVED7_BITWIDTH 1
// Reserved6 bitfiled (RO) Reset=0
#define PCIEC_MACC_L1EXITLTCY_CTRL_RESERVED6_MASK 0x700
#define PCIEC_MACC_L1EXITLTCY_CTRL_RESERVED6_SHIFT 8 
#define PCIEC_MACC_L1EXITLTCY_CTRL_RESERVED6_BIT 0x7
#define PCIEC_MACC_L1EXITLTCY_CTRL_RESERVED6_BITWIDTH 3
// Reserved5 bitfiled (RO) Reset=0
#define PCIEC_MACC_L1EXITLTCY_CTRL_RESERVED5_MASK 0xF800
#define PCIEC_MACC_L1EXITLTCY_CTRL_RESERVED5_SHIFT 11 
#define PCIEC_MACC_L1EXITLTCY_CTRL_RESERVED5_BIT 0x1F
#define PCIEC_MACC_L1EXITLTCY_CTRL_RESERVED5_BITWIDTH 5
// RG_PA_CL1EXITLTCY_GEN1 bitfiled (RW) Reset=1
#define PCIEC_MACC_L1EXITLTCY_CTRL_RG_PA_CL1EXITLTCY_GEN1_MASK 0x70000
#define PCIEC_MACC_L1EXITLTCY_CTRL_RG_PA_CL1EXITLTCY_GEN1_SHIFT 16 
#define PCIEC_MACC_L1EXITLTCY_CTRL_RG_PA_CL1EXITLTCY_GEN1_BIT 0x7
#define PCIEC_MACC_L1EXITLTCY_CTRL_RG_PA_CL1EXITLTCY_GEN1_BITWIDTH 3
// Reserved4 bitfiled (RO) Reset=0
#define PCIEC_MACC_L1EXITLTCY_CTRL_RESERVED4_MASK 0x80000
#define PCIEC_MACC_L1EXITLTCY_CTRL_RESERVED4_SHIFT 19 
#define PCIEC_MACC_L1EXITLTCY_CTRL_RESERVED4_BIT 0x1
#define PCIEC_MACC_L1EXITLTCY_CTRL_RESERVED4_BITWIDTH 1
// RG_PA_CL1EXITLTCY_GEN2 bitfiled (RW) Reset=1
#define PCIEC_MACC_L1EXITLTCY_CTRL_RG_PA_CL1EXITLTCY_GEN2_MASK 0x700000
#define PCIEC_MACC_L1EXITLTCY_CTRL_RG_PA_CL1EXITLTCY_GEN2_SHIFT 20 
#define PCIEC_MACC_L1EXITLTCY_CTRL_RG_PA_CL1EXITLTCY_GEN2_BIT 0x7
#define PCIEC_MACC_L1EXITLTCY_CTRL_RG_PA_CL1EXITLTCY_GEN2_BITWIDTH 3
// Reserved3 bitfiled (RO) Reset=0
#define PCIEC_MACC_L1EXITLTCY_CTRL_RESERVED3_MASK 0x800000
#define PCIEC_MACC_L1EXITLTCY_CTRL_RESERVED3_SHIFT 23 
#define PCIEC_MACC_L1EXITLTCY_CTRL_RESERVED3_BIT 0x1
#define PCIEC_MACC_L1EXITLTCY_CTRL_RESERVED3_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_MACC_L1EXITLTCY_CTRL_RESERVED2_MASK 0x7000000
#define PCIEC_MACC_L1EXITLTCY_CTRL_RESERVED2_SHIFT 24 
#define PCIEC_MACC_L1EXITLTCY_CTRL_RESERVED2_BIT 0x7
#define PCIEC_MACC_L1EXITLTCY_CTRL_RESERVED2_BITWIDTH 3
// Reserved bitfiled (RO) Reset=0
#define PCIEC_MACC_L1EXITLTCY_CTRL_RESERVED_MASK 0xF8000000
#define PCIEC_MACC_L1EXITLTCY_CTRL_RESERVED_SHIFT 27 
#define PCIEC_MACC_L1EXITLTCY_CTRL_RESERVED_BIT  0x1F
#define PCIEC_MACC_L1EXITLTCY_CTRL_RESERVED_BITWIDTH 5
// MACC_TXCOMMON_TO_CTRL Register
#define PCIEC_MACC_TXCOMMON_TO_CTRL_OFS          0x00009080
// RG_PA_TXCOMTIM bitfiled (RW) Reset=11000011010100
#define PCIEC_MACC_TXCOMMON_TO_CTRL_RG_PA_TXCOMTIM_MASK 0x3FFFF
#define PCIEC_MACC_TXCOMMON_TO_CTRL_RG_PA_TXCOMTIM_SHIFT 0 
#define PCIEC_MACC_TXCOMMON_TO_CTRL_RG_PA_TXCOMTIM_BIT 0x3FFFF
#define PCIEC_MACC_TXCOMMON_TO_CTRL_RG_PA_TXCOMTIM_BITWIDTH 18
// Reserved bitfiled (RO) Reset=0
#define PCIEC_MACC_TXCOMMON_TO_CTRL_RESERVED_MASK 0xFFFC0000
#define PCIEC_MACC_TXCOMMON_TO_CTRL_RESERVED_SHIFT 18 
#define PCIEC_MACC_TXCOMMON_TO_CTRL_RESERVED_BIT 0x3FFF
#define PCIEC_MACC_TXCOMMON_TO_CTRL_RESERVED_BITWIDTH 14
// MACC_PHYPIPE_INFO Register
#define PCIEC_MACC_PHYPIPE_INFO_OFS              0x00009100
// RG_PA_GENERALPHY bitfiled (RW) Reset=0
#define PCIEC_MACC_PHYPIPE_INFO_RG_PA_GENERALPHY_MASK 0x1
#define PCIEC_MACC_PHYPIPE_INFO_RG_PA_GENERALPHY_SHIFT 0 
#define PCIEC_MACC_PHYPIPE_INFO_RG_PA_GENERALPHY_BIT 0x1
#define PCIEC_MACC_PHYPIPE_INFO_RG_PA_GENERALPHY_BITWIDTH 1
// RG_PA_PIPE30 bitfiled (RW) Reset=0
#define PCIEC_MACC_PHYPIPE_INFO_RG_PA_PIPE30_MASK 0x2
#define PCIEC_MACC_PHYPIPE_INFO_RG_PA_PIPE30_SHIFT 1 
#define PCIEC_MACC_PHYPIPE_INFO_RG_PA_PIPE30_BIT 0x1
#define PCIEC_MACC_PHYPIPE_INFO_RG_PA_PIPE30_BITWIDTH 1
// RG_PA_PDRATEMODE bitfiled (RW) Reset=0
#define PCIEC_MACC_PHYPIPE_INFO_RG_PA_PDRATEMODE_MASK 0x4
#define PCIEC_MACC_PHYPIPE_INFO_RG_PA_PDRATEMODE_SHIFT 2 
#define PCIEC_MACC_PHYPIPE_INFO_RG_PA_PDRATEMODE_BIT 0x1
#define PCIEC_MACC_PHYPIPE_INFO_RG_PA_PDRATEMODE_BITWIDTH 1
// Reserved4 bitfiled (RO) Reset=0
#define PCIEC_MACC_PHYPIPE_INFO_RESERVED4_MASK   0xF8
#define PCIEC_MACC_PHYPIPE_INFO_RESERVED4_SHIFT  3 
#define PCIEC_MACC_PHYPIPE_INFO_RESERVED4_BIT    0x1F
#define PCIEC_MACC_PHYPIPE_INFO_RESERVED4_BITWIDTH 5
// RG_PA_CLKREQ_SUPPORT bitfiled (RW) Reset=1
#define PCIEC_MACC_PHYPIPE_INFO_RG_PA_CLKREQ_SUPPORT_MASK 0x100
#define PCIEC_MACC_PHYPIPE_INFO_RG_PA_CLKREQ_SUPPORT_SHIFT 8 
#define PCIEC_MACC_PHYPIPE_INFO_RG_PA_CLKREQ_SUPPORT_BIT 0x1
#define PCIEC_MACC_PHYPIPE_INFO_RG_PA_CLKREQ_SUPPORT_BITWIDTH 1
// Reserved3 bitfiled (RO) Reset=0
#define PCIEC_MACC_PHYPIPE_INFO_RESERVED3_MASK   0xFE00
#define PCIEC_MACC_PHYPIPE_INFO_RESERVED3_SHIFT  9 
#define PCIEC_MACC_PHYPIPE_INFO_RESERVED3_BIT    0x7F
#define PCIEC_MACC_PHYPIPE_INFO_RESERVED3_BITWIDTH 7
// RG_PA_TXSWING bitfiled (RW) Reset=0
#define PCIEC_MACC_PHYPIPE_INFO_RG_PA_TXSWING_MASK 0x10000
#define PCIEC_MACC_PHYPIPE_INFO_RG_PA_TXSWING_SHIFT 16 
#define PCIEC_MACC_PHYPIPE_INFO_RG_PA_TXSWING_BIT 0x1
#define PCIEC_MACC_PHYPIPE_INFO_RG_PA_TXSWING_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_MACC_PHYPIPE_INFO_RESERVED2_MASK   0xFE0000
#define PCIEC_MACC_PHYPIPE_INFO_RESERVED2_SHIFT  17 
#define PCIEC_MACC_PHYPIPE_INFO_RESERVED2_BIT    0x7F
#define PCIEC_MACC_PHYPIPE_INFO_RESERVED2_BITWIDTH 7
// RG_PA_RXEIDLY bitfiled (RW) Reset=11
#define PCIEC_MACC_PHYPIPE_INFO_RG_PA_RXEIDLY_MASK 0x3F000000
#define PCIEC_MACC_PHYPIPE_INFO_RG_PA_RXEIDLY_SHIFT 24 
#define PCIEC_MACC_PHYPIPE_INFO_RG_PA_RXEIDLY_BIT 0x3F
#define PCIEC_MACC_PHYPIPE_INFO_RG_PA_RXEIDLY_BITWIDTH 6
// Reserved bitfiled (RO) Reset=0
#define PCIEC_MACC_PHYPIPE_INFO_RESERVED_MASK    0xC0000000
#define PCIEC_MACC_PHYPIPE_INFO_RESERVED_SHIFT   30 
#define PCIEC_MACC_PHYPIPE_INFO_RESERVED_BIT     0x3
#define PCIEC_MACC_PHYPIPE_INFO_RESERVED_BITWIDTH 2
// STMA_PINT0_INT Register
#define PCIEC_STMA_PINT0_INT_OFS                 0x0000A000
// PCLK_VALID bitfiled (RO) Reset=0
#define PCIEC_STMA_PINT0_INT_PCLK_VALID_MASK     0x1
#define PCIEC_STMA_PINT0_INT_PCLK_VALID_SHIFT    0 
#define PCIEC_STMA_PINT0_INT_PCLK_VALID_BIT      0x1
#define PCIEC_STMA_PINT0_INT_PCLK_VALID_BITWIDTH 1
// PCLK_VALID_CHG bitfiled (RW) Reset=0
#define PCIEC_STMA_PINT0_INT_PCLK_VALID_CHG_MASK 0x2
#define PCIEC_STMA_PINT0_INT_PCLK_VALID_CHG_SHIFT 1 
#define PCIEC_STMA_PINT0_INT_PCLK_VALID_CHG_BIT  0x1
#define PCIEC_STMA_PINT0_INT_PCLK_VALID_CHG_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_STMA_PINT0_INT_RESERVED2_MASK      0xFC
#define PCIEC_STMA_PINT0_INT_RESERVED2_SHIFT     2 
#define PCIEC_STMA_PINT0_INT_RESERVED2_BIT       0x3F
#define PCIEC_STMA_PINT0_INT_RESERVED2_BITWIDTH  6
// LINK_STATE_CHG bitfiled (RW) Reset=0
#define PCIEC_STMA_PINT0_INT_LINK_STATE_CHG_MASK 0x100
#define PCIEC_STMA_PINT0_INT_LINK_STATE_CHG_SHIFT 8 
#define PCIEC_STMA_PINT0_INT_LINK_STATE_CHG_BIT  0x1
#define PCIEC_STMA_PINT0_INT_LINK_STATE_CHG_BITWIDTH 1
// LINK_STATE bitfiled (RO) Reset=1
#define PCIEC_STMA_PINT0_INT_LINK_STATE_MASK     0x600
#define PCIEC_STMA_PINT0_INT_LINK_STATE_SHIFT    9 
#define PCIEC_STMA_PINT0_INT_LINK_STATE_BIT      0x3
#define PCIEC_STMA_PINT0_INT_LINK_STATE_BITWIDTH 2
// Reserved bitfiled (RO) Reset=0
#define PCIEC_STMA_PINT0_INT_RESERVED_MASK       0xFFFFF800
#define PCIEC_STMA_PINT0_INT_RESERVED_SHIFT      11 
#define PCIEC_STMA_PINT0_INT_RESERVED_BIT        0x1FFFFF
#define PCIEC_STMA_PINT0_INT_RESERVED_BITWIDTH   21
// STMA_PINT0_INT_MSK Register
#define PCIEC_STMA_PINT0_INT_MSK_OFS             0x0000A004
// Reserved3 bitfiled (RO) Reset=0
#define PCIEC_STMA_PINT0_INT_MSK_RESERVED3_MASK  0x1
#define PCIEC_STMA_PINT0_INT_MSK_RESERVED3_SHIFT 0 
#define PCIEC_STMA_PINT0_INT_MSK_RESERVED3_BIT   0x1
#define PCIEC_STMA_PINT0_INT_MSK_RESERVED3_BITWIDTH 1
// PCLK_VALID_CHG_MSK bitfiled (RW) Reset=0
#define PCIEC_STMA_PINT0_INT_MSK_PCLK_VALID_CHG_MSK_MASK 0x2
#define PCIEC_STMA_PINT0_INT_MSK_PCLK_VALID_CHG_MSK_SHIFT 1 
#define PCIEC_STMA_PINT0_INT_MSK_PCLK_VALID_CHG_MSK_BIT 0x1
#define PCIEC_STMA_PINT0_INT_MSK_PCLK_VALID_CHG_MSK_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_STMA_PINT0_INT_MSK_RESERVED2_MASK  0xFC
#define PCIEC_STMA_PINT0_INT_MSK_RESERVED2_SHIFT 2 
#define PCIEC_STMA_PINT0_INT_MSK_RESERVED2_BIT   0x3F
#define PCIEC_STMA_PINT0_INT_MSK_RESERVED2_BITWIDTH 6
// LINK_STATE_CHG_MSK bitfiled (RW) Reset=0
#define PCIEC_STMA_PINT0_INT_MSK_LINK_STATE_CHG_MSK_MASK 0x100
#define PCIEC_STMA_PINT0_INT_MSK_LINK_STATE_CHG_MSK_SHIFT 8 
#define PCIEC_STMA_PINT0_INT_MSK_LINK_STATE_CHG_MSK_BIT 0x1
#define PCIEC_STMA_PINT0_INT_MSK_LINK_STATE_CHG_MSK_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_STMA_PINT0_INT_MSK_RESERVED_MASK   0xFFFFFE00
#define PCIEC_STMA_PINT0_INT_MSK_RESERVED_SHIFT  9 
#define PCIEC_STMA_PINT0_INT_MSK_RESERVED_BIT    0x7FFFFF
#define PCIEC_STMA_PINT0_INT_MSK_RESERVED_BITWIDTH 23
// STMA_PORT_INT1 Register
#define PCIEC_STMA_PORT_INT1_OFS                 0x0000A010
// VC_VALID_INT_RES bitfiled (RW) Reset=0
#define PCIEC_STMA_PORT_INT1_VC_VALID_INT_RES_MASK 0x1
#define PCIEC_STMA_PORT_INT1_VC_VALID_INT_RES_SHIFT 0 
#define PCIEC_STMA_PORT_INT1_VC_VALID_INT_RES_BIT 0x1
#define PCIEC_STMA_PORT_INT1_VC_VALID_INT_RES_BITWIDTH 1
// MAC_INFORM_INT_RES bitfiled (RW) Reset=0
#define PCIEC_STMA_PORT_INT1_MAC_INFORM_INT_RES_MASK 0x2
#define PCIEC_STMA_PORT_INT1_MAC_INFORM_INT_RES_SHIFT 1 
#define PCIEC_STMA_PORT_INT1_MAC_INFORM_INT_RES_BIT 0x1
#define PCIEC_STMA_PORT_INT1_MAC_INFORM_INT_RES_BITWIDTH 1
// RECEIVE_MSG_INT_RES bitfiled (RW) Reset=0
#define PCIEC_STMA_PORT_INT1_RECEIVE_MSG_INT_RES_MASK 0x4
#define PCIEC_STMA_PORT_INT1_RECEIVE_MSG_INT_RES_SHIFT 2 
#define PCIEC_STMA_PORT_INT1_RECEIVE_MSG_INT_RES_BIT 0x1
#define PCIEC_STMA_PORT_INT1_RECEIVE_MSG_INT_RES_BITWIDTH 1
// RC_INTERNAL_INT_RES bitfiled (RW) Reset=0
#define PCIEC_STMA_PORT_INT1_RC_INTERNAL_INT_RES_MASK 0x8
#define PCIEC_STMA_PORT_INT1_RC_INTERNAL_INT_RES_SHIFT 3 
#define PCIEC_STMA_PORT_INT1_RC_INTERNAL_INT_RES_BIT 0x1
#define PCIEC_STMA_PORT_INT1_RC_INTERNAL_INT_RES_BITWIDTH 1
// POWER_INFORM_INT_RES bitfiled (RW) Reset=0
#define PCIEC_STMA_PORT_INT1_POWER_INFORM_INT_RES_MASK 0x10
#define PCIEC_STMA_PORT_INT1_POWER_INFORM_INT_RES_SHIFT 4 
#define PCIEC_STMA_PORT_INT1_POWER_INFORM_INT_RES_BIT 0x1
#define PCIEC_STMA_PORT_INT1_POWER_INFORM_INT_RES_BITWIDTH 1
// Reserved4 bitfiled (RO) Reset=0
#define PCIEC_STMA_PORT_INT1_RESERVED4_MASK      0xE0
#define PCIEC_STMA_PORT_INT1_RESERVED4_SHIFT     5 
#define PCIEC_STMA_PORT_INT1_RESERVED4_BIT       0x7
#define PCIEC_STMA_PORT_INT1_RESERVED4_BITWIDTH  3
// VC0_INTERNAL_ERR_DET_RES bitfiled (RW) Reset=0
#define PCIEC_STMA_PORT_INT1_VC0_INTERNAL_ERR_DET_RES_MASK 0x100
#define PCIEC_STMA_PORT_INT1_VC0_INTERNAL_ERR_DET_RES_SHIFT 8 
#define PCIEC_STMA_PORT_INT1_VC0_INTERNAL_ERR_DET_RES_BIT 0x1
#define PCIEC_STMA_PORT_INT1_VC0_INTERNAL_ERR_DET_RES_BITWIDTH 1
// Reserved3 bitfiled (RO) Reset=0
#define PCIEC_STMA_PORT_INT1_RESERVED3_MASK      0xFE00
#define PCIEC_STMA_PORT_INT1_RESERVED3_SHIFT     9 
#define PCIEC_STMA_PORT_INT1_RESERVED3_BIT       0x7F
#define PCIEC_STMA_PORT_INT1_RESERVED3_BITWIDTH  7
// VC0_MAXI_ERR_DET_RES bitfiled (RW) Reset=0
#define PCIEC_STMA_PORT_INT1_VC0_MAXI_ERR_DET_RES_MASK 0x10000
#define PCIEC_STMA_PORT_INT1_VC0_MAXI_ERR_DET_RES_SHIFT 16 
#define PCIEC_STMA_PORT_INT1_VC0_MAXI_ERR_DET_RES_BIT 0x1
#define PCIEC_STMA_PORT_INT1_VC0_MAXI_ERR_DET_RES_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_STMA_PORT_INT1_RESERVED2_MASK      0xFE0000
#define PCIEC_STMA_PORT_INT1_RESERVED2_SHIFT     17 
#define PCIEC_STMA_PORT_INT1_RESERVED2_BIT       0x7F
#define PCIEC_STMA_PORT_INT1_RESERVED2_BITWIDTH  7
// VC0_SAXI_ERR_DET_RES bitfiled (RW) Reset=0
#define PCIEC_STMA_PORT_INT1_VC0_SAXI_ERR_DET_RES_MASK 0x1000000
#define PCIEC_STMA_PORT_INT1_VC0_SAXI_ERR_DET_RES_SHIFT 24 
#define PCIEC_STMA_PORT_INT1_VC0_SAXI_ERR_DET_RES_BIT 0x1
#define PCIEC_STMA_PORT_INT1_VC0_SAXI_ERR_DET_RES_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_STMA_PORT_INT1_RESERVED_MASK       0xFE000000
#define PCIEC_STMA_PORT_INT1_RESERVED_SHIFT      25 
#define PCIEC_STMA_PORT_INT1_RESERVED_BIT        0x7F
#define PCIEC_STMA_PORT_INT1_RESERVED_BITWIDTH   7
// STMA_PORT_INT1_MSK Register
#define PCIEC_STMA_PORT_INT1_MSK_OFS             0x0000A014
// VC_VALID_MSK_RES bitfiled (RW) Reset=0
#define PCIEC_STMA_PORT_INT1_MSK_VC_VALID_MSK_RES_MASK 0x1
#define PCIEC_STMA_PORT_INT1_MSK_VC_VALID_MSK_RES_SHIFT 0 
#define PCIEC_STMA_PORT_INT1_MSK_VC_VALID_MSK_RES_BIT 0x1
#define PCIEC_STMA_PORT_INT1_MSK_VC_VALID_MSK_RES_BITWIDTH 1
// MAC_INFORM_INT_MSK_RES bitfiled (RW) Reset=0
#define PCIEC_STMA_PORT_INT1_MSK_MAC_INFORM_INT_MSK_RES_MASK 0x2
#define PCIEC_STMA_PORT_INT1_MSK_MAC_INFORM_INT_MSK_RES_SHIFT 1 
#define PCIEC_STMA_PORT_INT1_MSK_MAC_INFORM_INT_MSK_RES_BIT 0x1
#define PCIEC_STMA_PORT_INT1_MSK_MAC_INFORM_INT_MSK_RES_BITWIDTH 1
// RECEIVE_MSG_MSK_RES bitfiled (RW) Reset=0
#define PCIEC_STMA_PORT_INT1_MSK_RECEIVE_MSG_MSK_RES_MASK 0x4
#define PCIEC_STMA_PORT_INT1_MSK_RECEIVE_MSG_MSK_RES_SHIFT 2 
#define PCIEC_STMA_PORT_INT1_MSK_RECEIVE_MSG_MSK_RES_BIT 0x1
#define PCIEC_STMA_PORT_INT1_MSK_RECEIVE_MSG_MSK_RES_BITWIDTH 1
// RC_INTERNAL_INT_MSK_RES bitfiled (RW) Reset=0
#define PCIEC_STMA_PORT_INT1_MSK_RC_INTERNAL_INT_MSK_RES_MASK 0x8
#define PCIEC_STMA_PORT_INT1_MSK_RC_INTERNAL_INT_MSK_RES_SHIFT 3 
#define PCIEC_STMA_PORT_INT1_MSK_RC_INTERNAL_INT_MSK_RES_BIT 0x1
#define PCIEC_STMA_PORT_INT1_MSK_RC_INTERNAL_INT_MSK_RES_BITWIDTH 1
// POWER_INFORM_INT_MSK_RES bitfiled (RW) Reset=0
#define PCIEC_STMA_PORT_INT1_MSK_POWER_INFORM_INT_MSK_RES_MASK 0x10
#define PCIEC_STMA_PORT_INT1_MSK_POWER_INFORM_INT_MSK_RES_SHIFT 4 
#define PCIEC_STMA_PORT_INT1_MSK_POWER_INFORM_INT_MSK_RES_BIT 0x1
#define PCIEC_STMA_PORT_INT1_MSK_POWER_INFORM_INT_MSK_RES_BITWIDTH 1
// Reserved4 bitfiled (RO) Reset=0
#define PCIEC_STMA_PORT_INT1_MSK_RESERVED4_MASK  0xE0
#define PCIEC_STMA_PORT_INT1_MSK_RESERVED4_SHIFT 5 
#define PCIEC_STMA_PORT_INT1_MSK_RESERVED4_BIT   0x7
#define PCIEC_STMA_PORT_INT1_MSK_RESERVED4_BITWIDTH 3
// VC0_INTERNAL_ERR_DET_MSK_RES bitfiled (RW) Reset=0
#define PCIEC_STMA_PORT_INT1_MSK_VC0_INTERNAL_ERR_DET_MSK_RES_MASK 0x100
#define PCIEC_STMA_PORT_INT1_MSK_VC0_INTERNAL_ERR_DET_MSK_RES_SHIFT 8 
#define PCIEC_STMA_PORT_INT1_MSK_VC0_INTERNAL_ERR_DET_MSK_RES_BIT 0x1
#define PCIEC_STMA_PORT_INT1_MSK_VC0_INTERNAL_ERR_DET_MSK_RES_BITWIDTH 1
// Reserved3 bitfiled (RO) Reset=0
#define PCIEC_STMA_PORT_INT1_MSK_RESERVED3_MASK  0xFE00
#define PCIEC_STMA_PORT_INT1_MSK_RESERVED3_SHIFT 9 
#define PCIEC_STMA_PORT_INT1_MSK_RESERVED3_BIT   0x7F
#define PCIEC_STMA_PORT_INT1_MSK_RESERVED3_BITWIDTH 7
// VC0_MAXI_ERR_DET_MSK_RES bitfiled (RW) Reset=0
#define PCIEC_STMA_PORT_INT1_MSK_VC0_MAXI_ERR_DET_MSK_RES_MASK 0x10000
#define PCIEC_STMA_PORT_INT1_MSK_VC0_MAXI_ERR_DET_MSK_RES_SHIFT 16 
#define PCIEC_STMA_PORT_INT1_MSK_VC0_MAXI_ERR_DET_MSK_RES_BIT 0x1
#define PCIEC_STMA_PORT_INT1_MSK_VC0_MAXI_ERR_DET_MSK_RES_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_STMA_PORT_INT1_MSK_RESERVED2_MASK  0xFE0000
#define PCIEC_STMA_PORT_INT1_MSK_RESERVED2_SHIFT 17 
#define PCIEC_STMA_PORT_INT1_MSK_RESERVED2_BIT   0x7F
#define PCIEC_STMA_PORT_INT1_MSK_RESERVED2_BITWIDTH 7
// VC0_SAXI_ERR_DET_MSK_RES bitfiled (RW) Reset=0
#define PCIEC_STMA_PORT_INT1_MSK_VC0_SAXI_ERR_DET_MSK_RES_MASK 0x1000000
#define PCIEC_STMA_PORT_INT1_MSK_VC0_SAXI_ERR_DET_MSK_RES_SHIFT 24 
#define PCIEC_STMA_PORT_INT1_MSK_VC0_SAXI_ERR_DET_MSK_RES_BIT 0x1
#define PCIEC_STMA_PORT_INT1_MSK_VC0_SAXI_ERR_DET_MSK_RES_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_STMA_PORT_INT1_MSK_RESERVED_MASK   0xFE000000
#define PCIEC_STMA_PORT_INT1_MSK_RESERVED_SHIFT  25 
#define PCIEC_STMA_PORT_INT1_MSK_RESERVED_BIT    0x7F
#define PCIEC_STMA_PORT_INT1_MSK_RESERVED_BITWIDTH 7
// STMA_PORT_INT2 Register
#define PCIEC_STMA_PORT_INT2_OFS                 0x0000A020
// FLR_INT_RES bitfiled (RW) Reset=0
#define PCIEC_STMA_PORT_INT2_FLR_INT_RES_MASK    0x1
#define PCIEC_STMA_PORT_INT2_FLR_INT_RES_SHIFT   0 
#define PCIEC_STMA_PORT_INT2_FLR_INT_RES_BIT     0x1
#define PCIEC_STMA_PORT_INT2_FLR_INT_RES_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_STMA_PORT_INT2_RESERVED2_MASK      0x6
#define PCIEC_STMA_PORT_INT2_RESERVED2_SHIFT     1 
#define PCIEC_STMA_PORT_INT2_RESERVED2_BIT       0x3
#define PCIEC_STMA_PORT_INT2_RESERVED2_BITWIDTH  2
// PMCSR_CHANGE_INT_RES bitfiled (RW) Reset=0
#define PCIEC_STMA_PORT_INT2_PMCSR_CHANGE_INT_RES_MASK 0x8
#define PCIEC_STMA_PORT_INT2_PMCSR_CHANGE_INT_RES_SHIFT 3 
#define PCIEC_STMA_PORT_INT2_PMCSR_CHANGE_INT_RES_BIT 0x1
#define PCIEC_STMA_PORT_INT2_PMCSR_CHANGE_INT_RES_BITWIDTH 1
// TR_PND_CHG_INT_RES bitfiled (RW) Reset=0
#define PCIEC_STMA_PORT_INT2_TR_PND_CHG_INT_RES_MASK 0x10
#define PCIEC_STMA_PORT_INT2_TR_PND_CHG_INT_RES_SHIFT 4 
#define PCIEC_STMA_PORT_INT2_TR_PND_CHG_INT_RES_BIT 0x1
#define PCIEC_STMA_PORT_INT2_TR_PND_CHG_INT_RES_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_STMA_PORT_INT2_RESERVED_MASK       0xFFFFFFE0
#define PCIEC_STMA_PORT_INT2_RESERVED_SHIFT      5 
#define PCIEC_STMA_PORT_INT2_RESERVED_BIT        0x7FFFFFF
#define PCIEC_STMA_PORT_INT2_RESERVED_BITWIDTH   27
// STMA_PORT_INT2_MSK Register
#define PCIEC_STMA_PORT_INT2_MSK_OFS             0x0000A024
// FLR_INT_MSK_RES bitfiled (RW) Reset=0
#define PCIEC_STMA_PORT_INT2_MSK_FLR_INT_MSK_RES_MASK 0x1
#define PCIEC_STMA_PORT_INT2_MSK_FLR_INT_MSK_RES_SHIFT 0 
#define PCIEC_STMA_PORT_INT2_MSK_FLR_INT_MSK_RES_BIT 0x1
#define PCIEC_STMA_PORT_INT2_MSK_FLR_INT_MSK_RES_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_STMA_PORT_INT2_MSK_RESERVED2_MASK  0x6
#define PCIEC_STMA_PORT_INT2_MSK_RESERVED2_SHIFT 1 
#define PCIEC_STMA_PORT_INT2_MSK_RESERVED2_BIT   0x3
#define PCIEC_STMA_PORT_INT2_MSK_RESERVED2_BITWIDTH 2
// PMCSR_CHANGE_INT_MSK_RES bitfiled (RW) Reset=0
#define PCIEC_STMA_PORT_INT2_MSK_PMCSR_CHANGE_INT_MSK_RES_MASK 0x8
#define PCIEC_STMA_PORT_INT2_MSK_PMCSR_CHANGE_INT_MSK_RES_SHIFT 3 
#define PCIEC_STMA_PORT_INT2_MSK_PMCSR_CHANGE_INT_MSK_RES_BIT 0x1
#define PCIEC_STMA_PORT_INT2_MSK_PMCSR_CHANGE_INT_MSK_RES_BITWIDTH 1
// TR_PND_CHG_INT_MSK_RES bitfiled (RW) Reset=0
#define PCIEC_STMA_PORT_INT2_MSK_TR_PND_CHG_INT_MSK_RES_MASK 0x10
#define PCIEC_STMA_PORT_INT2_MSK_TR_PND_CHG_INT_MSK_RES_SHIFT 4 
#define PCIEC_STMA_PORT_INT2_MSK_TR_PND_CHG_INT_MSK_RES_BIT 0x1
#define PCIEC_STMA_PORT_INT2_MSK_TR_PND_CHG_INT_MSK_RES_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_STMA_PORT_INT2_MSK_RESERVED_MASK   0xFFFFFFE0
#define PCIEC_STMA_PORT_INT2_MSK_RESERVED_SHIFT  5 
#define PCIEC_STMA_PORT_INT2_MSK_RESERVED_BIT    0x7FFFFFF
#define PCIEC_STMA_PORT_INT2_MSK_RESERVED_BITWIDTH 27
// STMA_VC_VALID_INT Register
#define PCIEC_STMA_VC_VALID_INT_OFS              0x0000A100
// VC0_VALID_CHG bitfiled (RW) Reset=0
#define PCIEC_STMA_VC_VALID_INT_VC0_VALID_CHG_MASK 0x1
#define PCIEC_STMA_VC_VALID_INT_VC0_VALID_CHG_SHIFT 0 
#define PCIEC_STMA_VC_VALID_INT_VC0_VALID_CHG_BIT 0x1
#define PCIEC_STMA_VC_VALID_INT_VC0_VALID_CHG_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_STMA_VC_VALID_INT_RESERVED2_MASK   0xFE
#define PCIEC_STMA_VC_VALID_INT_RESERVED2_SHIFT  1 
#define PCIEC_STMA_VC_VALID_INT_RESERVED2_BIT    0x7F
#define PCIEC_STMA_VC_VALID_INT_RESERVED2_BITWIDTH 7
// VC0_VALID bitfiled (RO) Reset=0
#define PCIEC_STMA_VC_VALID_INT_VC0_VALID_MASK   0x100
#define PCIEC_STMA_VC_VALID_INT_VC0_VALID_SHIFT  8 
#define PCIEC_STMA_VC_VALID_INT_VC0_VALID_BIT    0x1
#define PCIEC_STMA_VC_VALID_INT_VC0_VALID_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_STMA_VC_VALID_INT_RESERVED_MASK    0xFFFFFE00
#define PCIEC_STMA_VC_VALID_INT_RESERVED_SHIFT   9 
#define PCIEC_STMA_VC_VALID_INT_RESERVED_BIT     0x7FFFFF
#define PCIEC_STMA_VC_VALID_INT_RESERVED_BITWIDTH 23
// STMA_VC_VALID_INT_MSK Register
#define PCIEC_STMA_VC_VALID_INT_MSK_OFS          0x0000A104
// VC0_VALID_CHG_MSK bitfiled (RW) Reset=0
#define PCIEC_STMA_VC_VALID_INT_MSK_VC0_VALID_CHG_MSK_MASK 0x1
#define PCIEC_STMA_VC_VALID_INT_MSK_VC0_VALID_CHG_MSK_SHIFT 0 
#define PCIEC_STMA_VC_VALID_INT_MSK_VC0_VALID_CHG_MSK_BIT 0x1
#define PCIEC_STMA_VC_VALID_INT_MSK_VC0_VALID_CHG_MSK_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_STMA_VC_VALID_INT_MSK_RESERVED2_MASK 0xFE
#define PCIEC_STMA_VC_VALID_INT_MSK_RESERVED2_SHIFT 1 
#define PCIEC_STMA_VC_VALID_INT_MSK_RESERVED2_BIT 0x7F
#define PCIEC_STMA_VC_VALID_INT_MSK_RESERVED2_BITWIDTH 7
// Reserved bitfiled (RO) Reset=0
#define PCIEC_STMA_VC_VALID_INT_MSK_RESERVED_MASK 0xFFFFFF00
#define PCIEC_STMA_VC_VALID_INT_MSK_RESERVED_SHIFT 8 
#define PCIEC_STMA_VC_VALID_INT_MSK_RESERVED_BIT 0xFFFFFF
#define PCIEC_STMA_VC_VALID_INT_MSK_RESERVED_BITWIDTH 24
// STMA_MAC_INFORM_INT Register
#define PCIEC_STMA_MAC_INFORM_INT_OFS            0x0000A108
// ML_PA_LINKDOWN bitfiled (RW) Reset=0
#define PCIEC_STMA_MAC_INFORM_INT_ML_PA_LINKDOWN_MASK 0x1
#define PCIEC_STMA_MAC_INFORM_INT_ML_PA_LINKDOWN_SHIFT 0 
#define PCIEC_STMA_MAC_INFORM_INT_ML_PA_LINKDOWN_BIT 0x1
#define PCIEC_STMA_MAC_INFORM_INT_ML_PA_LINKDOWN_BITWIDTH 1
// ML_PA_DISABLED bitfiled (RW) Reset=0
#define PCIEC_STMA_MAC_INFORM_INT_ML_PA_DISABLED_MASK 0x2
#define PCIEC_STMA_MAC_INFORM_INT_ML_PA_DISABLED_SHIFT 1 
#define PCIEC_STMA_MAC_INFORM_INT_ML_PA_DISABLED_BIT 0x1
#define PCIEC_STMA_MAC_INFORM_INT_ML_PA_DISABLED_BITWIDTH 1
// ML_PA_HOTRESET bitfiled (RW) Reset=0
#define PCIEC_STMA_MAC_INFORM_INT_ML_PA_HOTRESET_MASK 0x4
#define PCIEC_STMA_MAC_INFORM_INT_ML_PA_HOTRESET_SHIFT 2 
#define PCIEC_STMA_MAC_INFORM_INT_ML_PA_HOTRESET_BIT 0x1
#define PCIEC_STMA_MAC_INFORM_INT_ML_PA_HOTRESET_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_STMA_MAC_INFORM_INT_RESERVED2_MASK 0xF8
#define PCIEC_STMA_MAC_INFORM_INT_RESERVED2_SHIFT 3 
#define PCIEC_STMA_MAC_INFORM_INT_RESERVED2_BIT  0x1F
#define PCIEC_STMA_MAC_INFORM_INT_RESERVED2_BITWIDTH 5
// ML_PA_EPWDTHMNG bitfiled (RW) Reset=0
#define PCIEC_STMA_MAC_INFORM_INT_ML_PA_EPWDTHMNG_MASK 0x100
#define PCIEC_STMA_MAC_INFORM_INT_ML_PA_EPWDTHMNG_SHIFT 8 
#define PCIEC_STMA_MAC_INFORM_INT_ML_PA_EPWDTHMNG_BIT 0x1
#define PCIEC_STMA_MAC_INFORM_INT_ML_PA_EPWDTHMNG_BITWIDTH 1
// ML_PA_EPAUTOWDTH bitfiled (RW) Reset=0
#define PCIEC_STMA_MAC_INFORM_INT_ML_PA_EPAUTOWDTH_MASK 0x200
#define PCIEC_STMA_MAC_INFORM_INT_ML_PA_EPAUTOWDTH_SHIFT 9 
#define PCIEC_STMA_MAC_INFORM_INT_ML_PA_EPAUTOWDTH_BIT 0x1
#define PCIEC_STMA_MAC_INFORM_INT_ML_PA_EPAUTOWDTH_BITWIDTH 1
// ML_PA_RATECHGRQ bitfiled (RW) Reset=0
#define PCIEC_STMA_MAC_INFORM_INT_ML_PA_RATECHGRQ_MASK 0x400
#define PCIEC_STMA_MAC_INFORM_INT_ML_PA_RATECHGRQ_SHIFT 10 
#define PCIEC_STMA_MAC_INFORM_INT_ML_PA_RATECHGRQ_BIT 0x1
#define PCIEC_STMA_MAC_INFORM_INT_ML_PA_RATECHGRQ_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_STMA_MAC_INFORM_INT_RESERVED_MASK  0xFFFFF800
#define PCIEC_STMA_MAC_INFORM_INT_RESERVED_SHIFT 11 
#define PCIEC_STMA_MAC_INFORM_INT_RESERVED_BIT   0x1FFFFF
#define PCIEC_STMA_MAC_INFORM_INT_RESERVED_BITWIDTH 21
// STMA_MAC_INFORM_INT_MSK Register
#define PCIEC_STMA_MAC_INFORM_INT_MSK_OFS        0x0000A10C
// LINKDOWN_MSK bitfiled (RW) Reset=0
#define PCIEC_STMA_MAC_INFORM_INT_MSK_LINKDOWN_MSK_MASK 0x1
#define PCIEC_STMA_MAC_INFORM_INT_MSK_LINKDOWN_MSK_SHIFT 0 
#define PCIEC_STMA_MAC_INFORM_INT_MSK_LINKDOWN_MSK_BIT 0x1
#define PCIEC_STMA_MAC_INFORM_INT_MSK_LINKDOWN_MSK_BITWIDTH 1
// DISABLED_MSK bitfiled (RW) Reset=0
#define PCIEC_STMA_MAC_INFORM_INT_MSK_DISABLED_MSK_MASK 0x2
#define PCIEC_STMA_MAC_INFORM_INT_MSK_DISABLED_MSK_SHIFT 1 
#define PCIEC_STMA_MAC_INFORM_INT_MSK_DISABLED_MSK_BIT 0x1
#define PCIEC_STMA_MAC_INFORM_INT_MSK_DISABLED_MSK_BITWIDTH 1
// HOTRESET_MSK bitfiled (RW) Reset=0
#define PCIEC_STMA_MAC_INFORM_INT_MSK_HOTRESET_MSK_MASK 0x4
#define PCIEC_STMA_MAC_INFORM_INT_MSK_HOTRESET_MSK_SHIFT 2 
#define PCIEC_STMA_MAC_INFORM_INT_MSK_HOTRESET_MSK_BIT 0x1
#define PCIEC_STMA_MAC_INFORM_INT_MSK_HOTRESET_MSK_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_STMA_MAC_INFORM_INT_MSK_RESERVED2_MASK 0xF8
#define PCIEC_STMA_MAC_INFORM_INT_MSK_RESERVED2_SHIFT 3 
#define PCIEC_STMA_MAC_INFORM_INT_MSK_RESERVED2_BIT 0x1F
#define PCIEC_STMA_MAC_INFORM_INT_MSK_RESERVED2_BITWIDTH 5
// ML_PA_EPWDTHMNG_MSK bitfiled (RW) Reset=0
#define PCIEC_STMA_MAC_INFORM_INT_MSK_ML_PA_EPWDTHMNG_MSK_MASK 0x100
#define PCIEC_STMA_MAC_INFORM_INT_MSK_ML_PA_EPWDTHMNG_MSK_SHIFT 8 
#define PCIEC_STMA_MAC_INFORM_INT_MSK_ML_PA_EPWDTHMNG_MSK_BIT 0x1
#define PCIEC_STMA_MAC_INFORM_INT_MSK_ML_PA_EPWDTHMNG_MSK_BITWIDTH 1
// ML_PA_EPAUTOWDTH_MSK bitfiled (RW) Reset=0
#define PCIEC_STMA_MAC_INFORM_INT_MSK_ML_PA_EPAUTOWDTH_MSK_MASK 0x200
#define PCIEC_STMA_MAC_INFORM_INT_MSK_ML_PA_EPAUTOWDTH_MSK_SHIFT 9 
#define PCIEC_STMA_MAC_INFORM_INT_MSK_ML_PA_EPAUTOWDTH_MSK_BIT 0x1
#define PCIEC_STMA_MAC_INFORM_INT_MSK_ML_PA_EPAUTOWDTH_MSK_BITWIDTH 1
// ML_PA_RATECHGRQ_MSK bitfiled (RW) Reset=0
#define PCIEC_STMA_MAC_INFORM_INT_MSK_ML_PA_RATECHGRQ_MSK_MASK 0x400
#define PCIEC_STMA_MAC_INFORM_INT_MSK_ML_PA_RATECHGRQ_MSK_SHIFT 10 
#define PCIEC_STMA_MAC_INFORM_INT_MSK_ML_PA_RATECHGRQ_MSK_BIT 0x1
#define PCIEC_STMA_MAC_INFORM_INT_MSK_ML_PA_RATECHGRQ_MSK_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_STMA_MAC_INFORM_INT_MSK_RESERVED_MASK 0xFFFFF800
#define PCIEC_STMA_MAC_INFORM_INT_MSK_RESERVED_SHIFT 11 
#define PCIEC_STMA_MAC_INFORM_INT_MSK_RESERVED_BIT 0x1FFFFF
#define PCIEC_STMA_MAC_INFORM_INT_MSK_RESERVED_BITWIDTH 21
// STMA_RECEIVE_MSG Register
#define PCIEC_STMA_RECEIVE_MSG_OFS               0x0000A110
// ERR_MSG_DET bitfiled (RW) Reset=0
#define PCIEC_STMA_RECEIVE_MSG_ERR_MSG_DET_MASK  0x1
#define PCIEC_STMA_RECEIVE_MSG_ERR_MSG_DET_SHIFT 0 
#define PCIEC_STMA_RECEIVE_MSG_ERR_MSG_DET_BIT   0x1
#define PCIEC_STMA_RECEIVE_MSG_ERR_MSG_DET_BITWIDTH 1
// PM_MSG_DET bitfiled (RW) Reset=0
#define PCIEC_STMA_RECEIVE_MSG_PM_MSG_DET_MASK   0x2
#define PCIEC_STMA_RECEIVE_MSG_PM_MSG_DET_SHIFT  1 
#define PCIEC_STMA_RECEIVE_MSG_PM_MSG_DET_BIT    0x1
#define PCIEC_STMA_RECEIVE_MSG_PM_MSG_DET_BITWIDTH 1
// SLOT_POWER_DET bitfiled (RW) Reset=0
#define PCIEC_STMA_RECEIVE_MSG_SLOT_POWER_DET_MASK 0x4
#define PCIEC_STMA_RECEIVE_MSG_SLOT_POWER_DET_SHIFT 2 
#define PCIEC_STMA_RECEIVE_MSG_SLOT_POWER_DET_BIT 0x1
#define PCIEC_STMA_RECEIVE_MSG_SLOT_POWER_DET_BITWIDTH 1
// LTR_DET bitfiled (RW) Reset=0
#define PCIEC_STMA_RECEIVE_MSG_LTR_DET_MASK      0x8
#define PCIEC_STMA_RECEIVE_MSG_LTR_DET_SHIFT     3 
#define PCIEC_STMA_RECEIVE_MSG_LTR_DET_BIT       0x1
#define PCIEC_STMA_RECEIVE_MSG_LTR_DET_BITWIDTH  1
// OBFF_DET bitfiled (RW) Reset=0
#define PCIEC_STMA_RECEIVE_MSG_OBFF_DET_MASK     0x10
#define PCIEC_STMA_RECEIVE_MSG_OBFF_DET_SHIFT    4 
#define PCIEC_STMA_RECEIVE_MSG_OBFF_DET_BIT      0x1
#define PCIEC_STMA_RECEIVE_MSG_OBFF_DET_BITWIDTH 1
// VDM_DET bitfiled (RW) Reset=0
#define PCIEC_STMA_RECEIVE_MSG_VDM_DET_MASK      0x20
#define PCIEC_STMA_RECEIVE_MSG_VDM_DET_SHIFT     5 
#define PCIEC_STMA_RECEIVE_MSG_VDM_DET_BIT       0x1
#define PCIEC_STMA_RECEIVE_MSG_VDM_DET_BITWIDTH  1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_STMA_RECEIVE_MSG_RESERVED_MASK     0xFFFFFFC0
#define PCIEC_STMA_RECEIVE_MSG_RESERVED_SHIFT    6 
#define PCIEC_STMA_RECEIVE_MSG_RESERVED_BIT      0x3FFFFFF
#define PCIEC_STMA_RECEIVE_MSG_RESERVED_BITWIDTH 26
// STMA_RECEIVE_MSG_MSK Register
#define PCIEC_STMA_RECEIVE_MSG_MSK_OFS           0x0000A114
// ERR_MSG_DET_MSK bitfiled (RW) Reset=0
#define PCIEC_STMA_RECEIVE_MSG_MSK_ERR_MSG_DET_MSK_MASK 0x1
#define PCIEC_STMA_RECEIVE_MSG_MSK_ERR_MSG_DET_MSK_SHIFT 0 
#define PCIEC_STMA_RECEIVE_MSG_MSK_ERR_MSG_DET_MSK_BIT 0x1
#define PCIEC_STMA_RECEIVE_MSG_MSK_ERR_MSG_DET_MSK_BITWIDTH 1
// PM_MSG_DET_MSK bitfiled (RW) Reset=0
#define PCIEC_STMA_RECEIVE_MSG_MSK_PM_MSG_DET_MSK_MASK 0x2
#define PCIEC_STMA_RECEIVE_MSG_MSK_PM_MSG_DET_MSK_SHIFT 1 
#define PCIEC_STMA_RECEIVE_MSG_MSK_PM_MSG_DET_MSK_BIT 0x1
#define PCIEC_STMA_RECEIVE_MSG_MSK_PM_MSG_DET_MSK_BITWIDTH 1
// SLOT_POWER_DET_MSK bitfiled (RW) Reset=0
#define PCIEC_STMA_RECEIVE_MSG_MSK_SLOT_POWER_DET_MSK_MASK 0x4
#define PCIEC_STMA_RECEIVE_MSG_MSK_SLOT_POWER_DET_MSK_SHIFT 2 
#define PCIEC_STMA_RECEIVE_MSG_MSK_SLOT_POWER_DET_MSK_BIT 0x1
#define PCIEC_STMA_RECEIVE_MSG_MSK_SLOT_POWER_DET_MSK_BITWIDTH 1
// LTR_DET_MSK bitfiled (RW) Reset=0
#define PCIEC_STMA_RECEIVE_MSG_MSK_LTR_DET_MSK_MASK 0x8
#define PCIEC_STMA_RECEIVE_MSG_MSK_LTR_DET_MSK_SHIFT 3 
#define PCIEC_STMA_RECEIVE_MSG_MSK_LTR_DET_MSK_BIT 0x1
#define PCIEC_STMA_RECEIVE_MSG_MSK_LTR_DET_MSK_BITWIDTH 1
// OBFF_DET_MSK bitfiled (RW) Reset=0
#define PCIEC_STMA_RECEIVE_MSG_MSK_OBFF_DET_MSK_MASK 0x10
#define PCIEC_STMA_RECEIVE_MSG_MSK_OBFF_DET_MSK_SHIFT 4 
#define PCIEC_STMA_RECEIVE_MSG_MSK_OBFF_DET_MSK_BIT 0x1
#define PCIEC_STMA_RECEIVE_MSG_MSK_OBFF_DET_MSK_BITWIDTH 1
// VDM_DET_MSK bitfiled (RW) Reset=0
#define PCIEC_STMA_RECEIVE_MSG_MSK_VDM_DET_MSK_MASK 0x20
#define PCIEC_STMA_RECEIVE_MSG_MSK_VDM_DET_MSK_SHIFT 5 
#define PCIEC_STMA_RECEIVE_MSG_MSK_VDM_DET_MSK_BIT 0x1
#define PCIEC_STMA_RECEIVE_MSG_MSK_VDM_DET_MSK_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_STMA_RECEIVE_MSG_MSK_RESERVED_MASK 0xFFFFFFC0
#define PCIEC_STMA_RECEIVE_MSG_MSK_RESERVED_SHIFT 6 
#define PCIEC_STMA_RECEIVE_MSG_MSK_RESERVED_BIT  0x3FFFFFF
#define PCIEC_STMA_RECEIVE_MSG_MSK_RESERVED_BITWIDTH 26
// STMA_RC_INTERNAL_INT Register
#define PCIEC_STMA_RC_INTERNAL_INT_OFS           0x0000A120
// RC_SYS_ERR_DET bitfiled (RW) Reset=0
#define PCIEC_STMA_RC_INTERNAL_INT_RC_SYS_ERR_DET_MASK 0x1
#define PCIEC_STMA_RC_INTERNAL_INT_RC_SYS_ERR_DET_SHIFT 0 
#define PCIEC_STMA_RC_INTERNAL_INT_RC_SYS_ERR_DET_BIT 0x1
#define PCIEC_STMA_RC_INTERNAL_INT_RC_SYS_ERR_DET_BITWIDTH 1
// RC_INTNL_INTXMSI_DET bitfiled (RW) Reset=0
#define PCIEC_STMA_RC_INTERNAL_INT_RC_INTNL_INTXMSI_DET_MASK 0x2
#define PCIEC_STMA_RC_INTERNAL_INT_RC_INTNL_INTXMSI_DET_SHIFT 1 
#define PCIEC_STMA_RC_INTERNAL_INT_RC_INTNL_INTXMSI_DET_BIT 0x1
#define PCIEC_STMA_RC_INTERNAL_INT_RC_INTNL_INTXMSI_DET_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_STMA_RC_INTERNAL_INT_RESERVED_MASK 0xFFFFFFFC
#define PCIEC_STMA_RC_INTERNAL_INT_RESERVED_SHIFT 2 
#define PCIEC_STMA_RC_INTERNAL_INT_RESERVED_BIT  0x3FFFFFFF
#define PCIEC_STMA_RC_INTERNAL_INT_RESERVED_BITWIDTH 30
// STMA_RC_INTERNAL_INT_MSK Register
#define PCIEC_STMA_RC_INTERNAL_INT_MSK_OFS       0x0000A124
// RC_SYS_ERR_DET_MSK bitfiled (RW) Reset=0
#define PCIEC_STMA_RC_INTERNAL_INT_MSK_RC_SYS_ERR_DET_MSK_MASK 0x1
#define PCIEC_STMA_RC_INTERNAL_INT_MSK_RC_SYS_ERR_DET_MSK_SHIFT 0 
#define PCIEC_STMA_RC_INTERNAL_INT_MSK_RC_SYS_ERR_DET_MSK_BIT 0x1
#define PCIEC_STMA_RC_INTERNAL_INT_MSK_RC_SYS_ERR_DET_MSK_BITWIDTH 1
// RC_INTNL_INTXMSI_DET_MSK bitfiled (RW) Reset=0
#define PCIEC_STMA_RC_INTERNAL_INT_MSK_RC_INTNL_INTXMSI_DET_MSK_MASK 0x2
#define PCIEC_STMA_RC_INTERNAL_INT_MSK_RC_INTNL_INTXMSI_DET_MSK_SHIFT 1 
#define PCIEC_STMA_RC_INTERNAL_INT_MSK_RC_INTNL_INTXMSI_DET_MSK_BIT 0x1
#define PCIEC_STMA_RC_INTERNAL_INT_MSK_RC_INTNL_INTXMSI_DET_MSK_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_STMA_RC_INTERNAL_INT_MSK_RESERVED_MASK 0xFFFFFFFC
#define PCIEC_STMA_RC_INTERNAL_INT_MSK_RESERVED_SHIFT 2 
#define PCIEC_STMA_RC_INTERNAL_INT_MSK_RESERVED_BIT 0x3FFFFFFF
#define PCIEC_STMA_RC_INTERNAL_INT_MSK_RESERVED_BITWIDTH 30
// STMA_POWER_INFORM_INT Register
#define PCIEC_STMA_POWER_INFORM_INT_OFS          0x0000A128
// PM_ENTER_L1_RCV_ST bitfiled (RW) Reset=0
#define PCIEC_STMA_POWER_INFORM_INT_PM_ENTER_L1_RCV_ST_MASK 0x1
#define PCIEC_STMA_POWER_INFORM_INT_PM_ENTER_L1_RCV_ST_SHIFT 0 
#define PCIEC_STMA_POWER_INFORM_INT_PM_ENTER_L1_RCV_ST_BIT 0x1
#define PCIEC_STMA_POWER_INFORM_INT_PM_ENTER_L1_RCV_ST_BITWIDTH 1
// PM_ENTER_L23_RCV_ST bitfiled (RW) Reset=0
#define PCIEC_STMA_POWER_INFORM_INT_PM_ENTER_L23_RCV_ST_MASK 0x2
#define PCIEC_STMA_POWER_INFORM_INT_PM_ENTER_L23_RCV_ST_SHIFT 1 
#define PCIEC_STMA_POWER_INFORM_INT_PM_ENTER_L23_RCV_ST_BIT 0x1
#define PCIEC_STMA_POWER_INFORM_INT_PM_ENTER_L23_RCV_ST_BITWIDTH 1
// PM_AS_REQ_L1_RCV_ST bitfiled (RW) Reset=0
#define PCIEC_STMA_POWER_INFORM_INT_PM_AS_REQ_L1_RCV_ST_MASK 0x4
#define PCIEC_STMA_POWER_INFORM_INT_PM_AS_REQ_L1_RCV_ST_SHIFT 2 
#define PCIEC_STMA_POWER_INFORM_INT_PM_AS_REQ_L1_RCV_ST_BIT 0x1
#define PCIEC_STMA_POWER_INFORM_INT_PM_AS_REQ_L1_RCV_ST_BITWIDTH 1
// PME_TURN_OFF_RCV_ST bitfiled (RW) Reset=0
#define PCIEC_STMA_POWER_INFORM_INT_PME_TURN_OFF_RCV_ST_MASK 0x8
#define PCIEC_STMA_POWER_INFORM_INT_PME_TURN_OFF_RCV_ST_SHIFT 3 
#define PCIEC_STMA_POWER_INFORM_INT_PME_TURN_OFF_RCV_ST_BIT 0x1
#define PCIEC_STMA_POWER_INFORM_INT_PME_TURN_OFF_RCV_ST_BITWIDTH 1
// PME_TO_ACK_RCV_ST bitfiled (RW) Reset=0
#define PCIEC_STMA_POWER_INFORM_INT_PME_TO_ACK_RCV_ST_MASK 0x10
#define PCIEC_STMA_POWER_INFORM_INT_PME_TO_ACK_RCV_ST_SHIFT 4 
#define PCIEC_STMA_POWER_INFORM_INT_PME_TO_ACK_RCV_ST_BIT 0x1
#define PCIEC_STMA_POWER_INFORM_INT_PME_TO_ACK_RCV_ST_BITWIDTH 1
// PME_TO_ACK_TIMEOUT_ST bitfiled (RW) Reset=0
#define PCIEC_STMA_POWER_INFORM_INT_PME_TO_ACK_TIMEOUT_ST_MASK 0x20
#define PCIEC_STMA_POWER_INFORM_INT_PME_TO_ACK_TIMEOUT_ST_SHIFT 5 
#define PCIEC_STMA_POWER_INFORM_INT_PME_TO_ACK_TIMEOUT_ST_BIT 0x1
#define PCIEC_STMA_POWER_INFORM_INT_PME_TO_ACK_TIMEOUT_ST_BITWIDTH 1
// PM_AS_NAK_RCV_ST bitfiled (RW) Reset=0
#define PCIEC_STMA_POWER_INFORM_INT_PM_AS_NAK_RCV_ST_MASK 0x40
#define PCIEC_STMA_POWER_INFORM_INT_PM_AS_NAK_RCV_ST_SHIFT 6 
#define PCIEC_STMA_POWER_INFORM_INT_PM_AS_NAK_RCV_ST_BIT 0x1
#define PCIEC_STMA_POWER_INFORM_INT_PM_AS_NAK_RCV_ST_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_STMA_POWER_INFORM_INT_RESERVED2_MASK 0x80
#define PCIEC_STMA_POWER_INFORM_INT_RESERVED2_SHIFT 7 
#define PCIEC_STMA_POWER_INFORM_INT_RESERVED2_BIT 0x1
#define PCIEC_STMA_POWER_INFORM_INT_RESERVED2_BITWIDTH 1
// PM_STOP_PCLK_REQ_ST bitfiled (RW) Reset=0
#define PCIEC_STMA_POWER_INFORM_INT_PM_STOP_PCLK_REQ_ST_MASK 0x100
#define PCIEC_STMA_POWER_INFORM_INT_PM_STOP_PCLK_REQ_ST_SHIFT 8 
#define PCIEC_STMA_POWER_INFORM_INT_PM_STOP_PCLK_REQ_ST_BIT 0x1
#define PCIEC_STMA_POWER_INFORM_INT_PM_STOP_PCLK_REQ_ST_BITWIDTH 1
// PM_CLKREQ_DEA_REQ_ST bitfiled (RW) Reset=0
#define PCIEC_STMA_POWER_INFORM_INT_PM_CLKREQ_DEA_REQ_ST_MASK 0x200
#define PCIEC_STMA_POWER_INFORM_INT_PM_CLKREQ_DEA_REQ_ST_SHIFT 9 
#define PCIEC_STMA_POWER_INFORM_INT_PM_CLKREQ_DEA_REQ_ST_BIT 0x1
#define PCIEC_STMA_POWER_INFORM_INT_PM_CLKREQ_DEA_REQ_ST_BITWIDTH 1
// PM_L2_DIR_REQ_ST bitfiled (RW) Reset=0
#define PCIEC_STMA_POWER_INFORM_INT_PM_L2_DIR_REQ_ST_MASK 0x400
#define PCIEC_STMA_POWER_INFORM_INT_PM_L2_DIR_REQ_ST_SHIFT 10 
#define PCIEC_STMA_POWER_INFORM_INT_PM_L2_DIR_REQ_ST_BIT 0x1
#define PCIEC_STMA_POWER_INFORM_INT_PM_L2_DIR_REQ_ST_BITWIDTH 1
// PM_L2_DONE_ST bitfiled (RW) Reset=0
#define PCIEC_STMA_POWER_INFORM_INT_PM_L2_DONE_ST_MASK 0x800
#define PCIEC_STMA_POWER_INFORM_INT_PM_L2_DONE_ST_SHIFT 11 
#define PCIEC_STMA_POWER_INFORM_INT_PM_L2_DONE_ST_BIT 0x1
#define PCIEC_STMA_POWER_INFORM_INT_PM_L2_DONE_ST_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_STMA_POWER_INFORM_INT_RESERVED_MASK 0xFFFFF000
#define PCIEC_STMA_POWER_INFORM_INT_RESERVED_SHIFT 12 
#define PCIEC_STMA_POWER_INFORM_INT_RESERVED_BIT 0xFFFFF
#define PCIEC_STMA_POWER_INFORM_INT_RESERVED_BITWIDTH 20
// STMA_POWER_INFORM_INT_MSK Register
#define PCIEC_STMA_POWER_INFORM_INT_MSK_OFS      0x0000A12C
// PM_ENTER_L1_RCV_MSK bitfiled (RW) Reset=1
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PM_ENTER_L1_RCV_MSK_MASK 0x1
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PM_ENTER_L1_RCV_MSK_SHIFT 0 
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PM_ENTER_L1_RCV_MSK_BIT 0x1
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PM_ENTER_L1_RCV_MSK_BITWIDTH 1
// PM_ENTER_L23_RCV_MSK bitfiled (RW) Reset=1
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PM_ENTER_L23_RCV_MSK_MASK 0x2
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PM_ENTER_L23_RCV_MSK_SHIFT 1 
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PM_ENTER_L23_RCV_MSK_BIT 0x1
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PM_ENTER_L23_RCV_MSK_BITWIDTH 1
// PM_AS_REQ_L1_RCV_ST_MSK bitfiled (RW) Reset=1
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PM_AS_REQ_L1_RCV_ST_MSK_MASK 0x4
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PM_AS_REQ_L1_RCV_ST_MSK_SHIFT 2 
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PM_AS_REQ_L1_RCV_ST_MSK_BIT 0x1
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PM_AS_REQ_L1_RCV_ST_MSK_BITWIDTH 1
// PME_TURN_OFF_RCV_MSK bitfiled (RW) Reset=0
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PME_TURN_OFF_RCV_MSK_MASK 0x8
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PME_TURN_OFF_RCV_MSK_SHIFT 3 
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PME_TURN_OFF_RCV_MSK_BIT 0x1
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PME_TURN_OFF_RCV_MSK_BITWIDTH 1
// PME_TO_ACK_RCV_MSK bitfiled (RW) Reset=0
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PME_TO_ACK_RCV_MSK_MASK 0x10
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PME_TO_ACK_RCV_MSK_SHIFT 4 
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PME_TO_ACK_RCV_MSK_BIT 0x1
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PME_TO_ACK_RCV_MSK_BITWIDTH 1
// PME_TO_ACK_TIMEOUT_MSK bitfiled (RW) Reset=0
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PME_TO_ACK_TIMEOUT_MSK_MASK 0x20
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PME_TO_ACK_TIMEOUT_MSK_SHIFT 5 
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PME_TO_ACK_TIMEOUT_MSK_BIT 0x1
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PME_TO_ACK_TIMEOUT_MSK_BITWIDTH 1
// PM_AS_NAK_RCV_MSK bitfiled (RW) Reset=1
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PM_AS_NAK_RCV_MSK_MASK 0x40
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PM_AS_NAK_RCV_MSK_SHIFT 6 
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PM_AS_NAK_RCV_MSK_BIT 0x1
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PM_AS_NAK_RCV_MSK_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_STMA_POWER_INFORM_INT_MSK_RESERVED2_MASK 0x80
#define PCIEC_STMA_POWER_INFORM_INT_MSK_RESERVED2_SHIFT 7 
#define PCIEC_STMA_POWER_INFORM_INT_MSK_RESERVED2_BIT 0x1
#define PCIEC_STMA_POWER_INFORM_INT_MSK_RESERVED2_BITWIDTH 1
// PM_STOP_PCLK_REQ_MSK bitfiled (RW) Reset=1
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PM_STOP_PCLK_REQ_MSK_MASK 0x100
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PM_STOP_PCLK_REQ_MSK_SHIFT 8 
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PM_STOP_PCLK_REQ_MSK_BIT 0x1
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PM_STOP_PCLK_REQ_MSK_BITWIDTH 1
// PM_CLKREQ_DEA_REQ_MSK bitfiled (RW) Reset=1
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PM_CLKREQ_DEA_REQ_MSK_MASK 0x200
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PM_CLKREQ_DEA_REQ_MSK_SHIFT 9 
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PM_CLKREQ_DEA_REQ_MSK_BIT 0x1
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PM_CLKREQ_DEA_REQ_MSK_BITWIDTH 1
// PM_L2_DIR_REQ_MSK bitfiled (RW) Reset=1
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PM_L2_DIR_REQ_MSK_MASK 0x400
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PM_L2_DIR_REQ_MSK_SHIFT 10 
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PM_L2_DIR_REQ_MSK_BIT 0x1
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PM_L2_DIR_REQ_MSK_BITWIDTH 1
// PM_L2_DONE_MSK bitfiled (RW) Reset=1
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PM_L2_DONE_MSK_MASK 0x800
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PM_L2_DONE_MSK_SHIFT 11 
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PM_L2_DONE_MSK_BIT 0x1
#define PCIEC_STMA_POWER_INFORM_INT_MSK_PM_L2_DONE_MSK_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_STMA_POWER_INFORM_INT_MSK_RESERVED_MASK 0xFFFFF000
#define PCIEC_STMA_POWER_INFORM_INT_MSK_RESERVED_SHIFT 12 
#define PCIEC_STMA_POWER_INFORM_INT_MSK_RESERVED_BIT 0xFFFFF
#define PCIEC_STMA_POWER_INFORM_INT_MSK_RESERVED_BITWIDTH 20
// STMA_VC0_MAXI_ERR Register
#define PCIEC_STMA_VC0_MAXI_ERR_OFS              0x0000A280
// VC0_MAXI_ERR_DET bitfiled (RW) Reset=0
#define PCIEC_STMA_VC0_MAXI_ERR_VC0_MAXI_ERR_DET_MASK 0x1
#define PCIEC_STMA_VC0_MAXI_ERR_VC0_MAXI_ERR_DET_SHIFT 0 
#define PCIEC_STMA_VC0_MAXI_ERR_VC0_MAXI_ERR_DET_BIT 0x1
#define PCIEC_STMA_VC0_MAXI_ERR_VC0_MAXI_ERR_DET_BITWIDTH 1
// VC0_MAXI_UNKNOWN_RD bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_MAXI_ERR_VC0_MAXI_UNKNOWN_RD_MASK 0x2
#define PCIEC_STMA_VC0_MAXI_ERR_VC0_MAXI_UNKNOWN_RD_SHIFT 1 
#define PCIEC_STMA_VC0_MAXI_ERR_VC0_MAXI_UNKNOWN_RD_BIT 0x1
#define PCIEC_STMA_VC0_MAXI_ERR_VC0_MAXI_UNKNOWN_RD_BITWIDTH 1
// VC0_MAXI_UNKNOWN_WR bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_MAXI_ERR_VC0_MAXI_UNKNOWN_WR_MASK 0x4
#define PCIEC_STMA_VC0_MAXI_ERR_VC0_MAXI_UNKNOWN_WR_SHIFT 2 
#define PCIEC_STMA_VC0_MAXI_ERR_VC0_MAXI_UNKNOWN_WR_BIT 0x1
#define PCIEC_STMA_VC0_MAXI_ERR_VC0_MAXI_UNKNOWN_WR_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_MAXI_ERR_RESERVED_MASK    0xFFFFFFF8
#define PCIEC_STMA_VC0_MAXI_ERR_RESERVED_SHIFT   3 
#define PCIEC_STMA_VC0_MAXI_ERR_RESERVED_BIT     0x1FFFFFFF
#define PCIEC_STMA_VC0_MAXI_ERR_RESERVED_BITWIDTH 29
// STMA_VC0_MAXI_ERR_MSK Register
#define PCIEC_STMA_VC0_MAXI_ERR_MSK_OFS          0x0000A284
// VC0_MAXI_ERR_DET_MSK bitfiled (RW) Reset=0
#define PCIEC_STMA_VC0_MAXI_ERR_MSK_VC0_MAXI_ERR_DET_MSK_MASK 0x1
#define PCIEC_STMA_VC0_MAXI_ERR_MSK_VC0_MAXI_ERR_DET_MSK_SHIFT 0 
#define PCIEC_STMA_VC0_MAXI_ERR_MSK_VC0_MAXI_ERR_DET_MSK_BIT 0x1
#define PCIEC_STMA_VC0_MAXI_ERR_MSK_VC0_MAXI_ERR_DET_MSK_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_MAXI_ERR_MSK_RESERVED_MASK 0xFFFFFFFE
#define PCIEC_STMA_VC0_MAXI_ERR_MSK_RESERVED_SHIFT 1 
#define PCIEC_STMA_VC0_MAXI_ERR_MSK_RESERVED_BIT 0x7FFFFFFF
#define PCIEC_STMA_VC0_MAXI_ERR_MSK_RESERVED_BITWIDTH 31
// STMA_VC0_AXIW_ERR Register
#define PCIEC_STMA_VC0_AXIW_ERR_OFS              0x0000A300
// VC0_AXIW_ERR_DET bitfiled (RW) Reset=0
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_DET_MASK 0x1
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_DET_SHIFT 0 
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_DET_BIT 0x1
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_DET_BITWIDTH 1
// VC0_AXIW_ERR_ACC_TYPE bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_TYPE_MASK 0x2
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_TYPE_SHIFT 1 
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_TYPE_BIT 0x1
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_TYPE_BITWIDTH 1
// VC0_AXIW_ERR_ACC_SIZE bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_SIZE_MASK 0x4
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_SIZE_SHIFT 2 
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_SIZE_BIT 0x1
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_SIZE_BITWIDTH 1
// VC0_AXIW_ERR_ACC_BURST bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_BURST_MASK 0x8
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_BURST_SHIFT 3 
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_BURST_BIT 0x1
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_BURST_BITWIDTH 1
// VC0_AXIW_ERR_ACC_LEN bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_LEN_MASK 0x10
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_LEN_SHIFT 4 
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_LEN_BIT 0x1
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_LEN_BITWIDTH 1
// VC0_AXIW_ERR_ACC_PCIE bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_PCIE_MASK 0x20
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_PCIE_SHIFT 5 
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_PCIE_BIT 0x1
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_PCIE_BITWIDTH 1
// VC0_AXIW_ERR_ACC_4KB bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_4KB_MASK 0x40
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_4KB_SHIFT 6 
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_4KB_BIT 0x1
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_4KB_BITWIDTH 1
// VC0_AXIW_ERR_ACC_VC_READY bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_VC_READY_MASK 0x80
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_VC_READY_SHIFT 7 
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_VC_READY_BIT 0x1
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_VC_READY_BITWIDTH 1
// VC0_AXIW_ERR_ACC_PCLK_READY bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_PCLK_READY_MASK 0x100
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_PCLK_READY_SHIFT 8 
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_PCLK_READY_BIT 0x1
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_PCLK_READY_BITWIDTH 1
// VC0_AXIW_ERR_ACC_TCVC bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_TCVC_MASK 0x200
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_TCVC_SHIFT 9 
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_TCVC_BIT 0x1
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_TCVC_BITWIDTH 1
// VC0_AXIW_ERR_ACC_OFFSET bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_OFFSET_MASK 0x400
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_OFFSET_SHIFT 10 
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_OFFSET_BIT 0x1
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_OFFSET_BITWIDTH 1
// VC0_AXIW_ERR_ACC_SRAMSIZE bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_SRAMSIZE_MASK 0x800
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_SRAMSIZE_SHIFT 11 
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_SRAMSIZE_BIT 0x1
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_SRAMSIZE_BITWIDTH 1
// VC0_AXIW_ERR_ACC_FUNCREADY bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_FUNCREADY_MASK 0x1000
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_FUNCREADY_SHIFT 12 
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_FUNCREADY_BIT 0x1
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_FUNCREADY_BITWIDTH 1
// VC0_AXIW_ERR_ACC_FUNCRESET bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_FUNCRESET_MASK 0x2000
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_FUNCRESET_SHIFT 13 
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_FUNCRESET_BIT 0x1
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_FUNCRESET_BITWIDTH 1
// VC0_AXIW_ERR_ACC_BUSMSTR bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_BUSMSTR_MASK 0x4000
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_BUSMSTR_SHIFT 14 
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_BUSMSTR_BIT 0x1
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_BUSMSTR_BITWIDTH 1
// Reserved3 bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIW_ERR_RESERVED3_MASK   0x8000
#define PCIEC_STMA_VC0_AXIW_ERR_RESERVED3_SHIFT  15 
#define PCIEC_STMA_VC0_AXIW_ERR_RESERVED3_BIT    0x1
#define PCIEC_STMA_VC0_AXIW_ERR_RESERVED3_BITWIDTH 1
// VC0_AXIW_ERR_ACC_CFG_NG1 bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_CFG_NG1_MASK 0x10000
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_CFG_NG1_SHIFT 16 
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_CFG_NG1_BIT 0x1
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_CFG_NG1_BITWIDTH 1
// VC0_AXIW_ERR_ACC_CFG_NG2 bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_CFG_NG2_MASK 0x20000
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_CFG_NG2_SHIFT 17 
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_CFG_NG2_BIT 0x1
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_CFG_NG2_BITWIDTH 1
// VC0_AXIW_ERR_ACC_CFG_NG3 bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_CFG_NG3_MASK 0x40000
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_CFG_NG3_SHIFT 18 
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_CFG_NG3_BIT 0x1
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_CFG_NG3_BITWIDTH 1
// VC0_AXIW_ERR_ACC_EP_CFG bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_EP_CFG_MASK 0x80000
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_EP_CFG_SHIFT 19 
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_EP_CFG_BIT 0x1
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_EP_CFG_BITWIDTH 1
// VC0_AXIW_ERR_ACC_BASE_LIMIT bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_BASE_LIMIT_MASK 0x100000
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_BASE_LIMIT_SHIFT 20 
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_BASE_LIMIT_BIT 0x1
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_BASE_LIMIT_BITWIDTH 1
// VC0_AXIW_ERR_ACC_MEMIO_SPCEN bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_MEMIO_SPCEN_MASK 0x200000
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_MEMIO_SPCEN_SHIFT 21 
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_MEMIO_SPCEN_BIT 0x1
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_ACC_MEMIO_SPCEN_BITWIDTH 1
// VC0_AXIW_ERR_DAT_NOLAST bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_DAT_NOLAST_MASK 0x400000
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_DAT_NOLAST_SHIFT 22 
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_DAT_NOLAST_BIT 0x1
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_DAT_NOLAST_BITWIDTH 1
// VC0_AXIW_ERR_DAT_EARLYLAST bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_DAT_EARLYLAST_MASK 0x800000
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_DAT_EARLYLAST_SHIFT 23 
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_DAT_EARLYLAST_BIT 0x1
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_DAT_EARLYLAST_BITWIDTH 1
// VC0_AXIW_ERR_DAT_MSTRB bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_DAT_MSTRB_MASK 0x1000000
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_DAT_MSTRB_SHIFT 24 
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_DAT_MSTRB_BIT 0x1
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_DAT_MSTRB_BITWIDTH 1
// VC0_AXIW_ERR_DAT_1STRB bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_DAT_1STRB_MASK 0x2000000
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_DAT_1STRB_SHIFT 25 
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_DAT_1STRB_BIT 0x1
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_DAT_1STRB_BITWIDTH 1
// VC0_AXIW_ERR_DAT_LSTRB bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_DAT_LSTRB_MASK 0x4000000
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_DAT_LSTRB_SHIFT 26 
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_DAT_LSTRB_BIT 0x1
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_DAT_LSTRB_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIW_ERR_RESERVED2_MASK   0x18000000
#define PCIEC_STMA_VC0_AXIW_ERR_RESERVED2_SHIFT  27 
#define PCIEC_STMA_VC0_AXIW_ERR_RESERVED2_BIT    0x3
#define PCIEC_STMA_VC0_AXIW_ERR_RESERVED2_BITWIDTH 2
// VC0_AXIW_ERR_DAT_PYLD_OVR bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_DAT_PYLD_OVR_MASK 0x20000000
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_DAT_PYLD_OVR_SHIFT 29 
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_DAT_PYLD_OVR_BIT 0x1
#define PCIEC_STMA_VC0_AXIW_ERR_VC0_AXIW_ERR_DAT_PYLD_OVR_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIW_ERR_RESERVED_MASK    0xC0000000
#define PCIEC_STMA_VC0_AXIW_ERR_RESERVED_SHIFT   30 
#define PCIEC_STMA_VC0_AXIW_ERR_RESERVED_BIT     0x3
#define PCIEC_STMA_VC0_AXIW_ERR_RESERVED_BITWIDTH 2
// STMA_VC0_AXIW_ERR_MSK Register
#define PCIEC_STMA_VC0_AXIW_ERR_MSK_OFS          0x0000A308
// VC0_AXIW_ERR_DET_MSK bitfiled (RW) Reset=0
#define PCIEC_STMA_VC0_AXIW_ERR_MSK_VC0_AXIW_ERR_DET_MSK_MASK 0x1
#define PCIEC_STMA_VC0_AXIW_ERR_MSK_VC0_AXIW_ERR_DET_MSK_SHIFT 0 
#define PCIEC_STMA_VC0_AXIW_ERR_MSK_VC0_AXIW_ERR_DET_MSK_BIT 0x1
#define PCIEC_STMA_VC0_AXIW_ERR_MSK_VC0_AXIW_ERR_DET_MSK_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIW_ERR_MSK_RESERVED_MASK 0xFFFFFFFE
#define PCIEC_STMA_VC0_AXIW_ERR_MSK_RESERVED_SHIFT 1 
#define PCIEC_STMA_VC0_AXIW_ERR_MSK_RESERVED_BIT 0x7FFFFFFF
#define PCIEC_STMA_VC0_AXIW_ERR_MSK_RESERVED_BITWIDTH 31
// STMA_VC0_AXIR_ERR Register
#define PCIEC_STMA_VC0_AXIR_ERR_OFS              0x0000A310
// VC0_AXIR_ERR_DET bitfiled (RW) Reset=0
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_DET_MASK 0x1
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_DET_SHIFT 0 
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_DET_BIT 0x1
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_DET_BITWIDTH 1
// VC0_AXIR_ERR_ACC_TYPE bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_TYPE_MASK 0x2
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_TYPE_SHIFT 1 
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_TYPE_BIT 0x1
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_TYPE_BITWIDTH 1
// VC0_AXIR_ERR_ACC_SIZE bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_SIZE_MASK 0x4
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_SIZE_SHIFT 2 
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_SIZE_BIT 0x1
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_SIZE_BITWIDTH 1
// VC0_AXIR_ERR_ACC_BURST bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_BURST_MASK 0x8
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_BURST_SHIFT 3 
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_BURST_BIT 0x1
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_BURST_BITWIDTH 1
// VC0_AXIR_ERR_ACC_LEN bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_LEN_MASK 0x10
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_LEN_SHIFT 4 
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_LEN_BIT 0x1
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_LEN_BITWIDTH 1
// VC0_AXIR_ERR_ACC_PCIE bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_PCIE_MASK 0x20
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_PCIE_SHIFT 5 
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_PCIE_BIT 0x1
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_PCIE_BITWIDTH 1
// VC0_AXIR_ERR_ACC_4KB bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_4KB_MASK 0x40
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_4KB_SHIFT 6 
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_4KB_BIT 0x1
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_4KB_BITWIDTH 1
// VC0_AXIR_ERR_ACC_VC_READY bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_VC_READY_MASK 0x80
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_VC_READY_SHIFT 7 
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_VC_READY_BIT 0x1
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_VC_READY_BITWIDTH 1
// VC0_AXIR_ERR_ACC_PCLK_READY bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_PCLK_READY_MASK 0x100
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_PCLK_READY_SHIFT 8 
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_PCLK_READY_BIT 0x1
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_PCLK_READY_BITWIDTH 1
// VC0_AXIR_ERR_ACC_TCVC bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_TCVC_MASK 0x200
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_TCVC_SHIFT 9 
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_TCVC_BIT 0x1
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_TCVC_BITWIDTH 1
// VC0_AXIR_ERR_ACC_OFFSET bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_OFFSET_MASK 0x400
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_OFFSET_SHIFT 10 
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_OFFSET_BIT 0x1
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_OFFSET_BITWIDTH 1
// VC0_AXIR_ERR_ACC_SRAMSIZE bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_SRAMSIZE_MASK 0x800
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_SRAMSIZE_SHIFT 11 
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_SRAMSIZE_BIT 0x1
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_SRAMSIZE_BITWIDTH 1
// VC0_AXIR_ERR_ACC_FUNCREADY bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_FUNCREADY_MASK 0x1000
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_FUNCREADY_SHIFT 12 
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_FUNCREADY_BIT 0x1
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_FUNCREADY_BITWIDTH 1
// VC0_AXIR_ERR_ACC_FUNCRESET bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_FUNCRESET_MASK 0x2000
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_FUNCRESET_SHIFT 13 
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_FUNCRESET_BIT 0x1
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_FUNCRESET_BITWIDTH 1
// VC0_AXIR_ERR_ACC_BUSMSTR bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_BUSMSTR_MASK 0x4000
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_BUSMSTR_SHIFT 14 
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_BUSMSTR_BIT 0x1
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_BUSMSTR_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIR_ERR_RESERVED2_MASK   0x8000
#define PCIEC_STMA_VC0_AXIR_ERR_RESERVED2_SHIFT  15 
#define PCIEC_STMA_VC0_AXIR_ERR_RESERVED2_BIT    0x1
#define PCIEC_STMA_VC0_AXIR_ERR_RESERVED2_BITWIDTH 1
// VC0_AXIR_ERR_ACC_CFG_NG1 bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_CFG_NG1_MASK 0x10000
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_CFG_NG1_SHIFT 16 
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_CFG_NG1_BIT 0x1
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_CFG_NG1_BITWIDTH 1
// VC0_AXIR_ERR_ACC_CFG_NG2 bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_CFG_NG2_MASK 0x20000
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_CFG_NG2_SHIFT 17 
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_CFG_NG2_BIT 0x1
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_CFG_NG2_BITWIDTH 1
// VC0_AXIR_ERR_ACC_CFG_NG3 bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_CFG_NG3_MASK 0x40000
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_CFG_NG3_SHIFT 18 
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_CFG_NG3_BIT 0x1
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_CFG_NG3_BITWIDTH 1
// VC0_AXIR_ERR_ACC_EP_CFG bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_EP_CFG_MASK 0x80000
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_EP_CFG_SHIFT 19 
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_EP_CFG_BIT 0x1
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_EP_CFG_BITWIDTH 1
// VC0_AXIR_ERR_ACC_BASE_LIMIT bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_BASE_LIMIT_MASK 0x100000
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_BASE_LIMIT_SHIFT 20 
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_BASE_LIMIT_BIT 0x1
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_BASE_LIMIT_BITWIDTH 1
// VC0_AXIR_ERR_ACC_MEMIO_SPCEN bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_MEMIO_SPCEN_MASK 0x200000
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_MEMIO_SPCEN_SHIFT 21 
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_MEMIO_SPCEN_BIT 0x1
#define PCIEC_STMA_VC0_AXIR_ERR_VC0_AXIR_ERR_ACC_MEMIO_SPCEN_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIR_ERR_RESERVED_MASK    0xFFC00000
#define PCIEC_STMA_VC0_AXIR_ERR_RESERVED_SHIFT   22 
#define PCIEC_STMA_VC0_AXIR_ERR_RESERVED_BIT     0x3FF
#define PCIEC_STMA_VC0_AXIR_ERR_RESERVED_BITWIDTH 10
// STMA_VC0_AXIR_ERR_MSK Register
#define PCIEC_STMA_VC0_AXIR_ERR_MSK_OFS          0x0000A318
// VC0_AXIR_ERR_DET_MSK bitfiled (RW) Reset=0
#define PCIEC_STMA_VC0_AXIR_ERR_MSK_VC0_AXIR_ERR_DET_MSK_MASK 0x1
#define PCIEC_STMA_VC0_AXIR_ERR_MSK_VC0_AXIR_ERR_DET_MSK_SHIFT 0 
#define PCIEC_STMA_VC0_AXIR_ERR_MSK_VC0_AXIR_ERR_DET_MSK_BIT 0x1
#define PCIEC_STMA_VC0_AXIR_ERR_MSK_VC0_AXIR_ERR_DET_MSK_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_STMA_VC0_AXIR_ERR_MSK_RESERVED_MASK 0xFFFFFFFE
#define PCIEC_STMA_VC0_AXIR_ERR_MSK_RESERVED_SHIFT 1 
#define PCIEC_STMA_VC0_AXIR_ERR_MSK_RESERVED_BIT 0x7FFFFFFF
#define PCIEC_STMA_VC0_AXIR_ERR_MSK_RESERVED_BITWIDTH 31
// STMA_FLR Register
#define PCIEC_STMA_FLR_OFS                       0x0000A400
// FLR_FUNC0_DET bitfiled (RW) Reset=0
#define PCIEC_STMA_FLR_FLR_FUNC0_DET_MASK        0x1
#define PCIEC_STMA_FLR_FLR_FUNC0_DET_SHIFT       0 
#define PCIEC_STMA_FLR_FLR_FUNC0_DET_BIT         0x1
#define PCIEC_STMA_FLR_FLR_FUNC0_DET_BITWIDTH    1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_STMA_FLR_RESERVED_MASK             0xFFFFFFFE
#define PCIEC_STMA_FLR_RESERVED_SHIFT            1 
#define PCIEC_STMA_FLR_RESERVED_BIT              0x7FFFFFFF
#define PCIEC_STMA_FLR_RESERVED_BITWIDTH         31
// STMA_FLR_MSK Register
#define PCIEC_STMA_FLR_MSK_OFS                   0x0000A404
// FLR_FUNC0_DET_MSK bitfiled (RW) Reset=0
#define PCIEC_STMA_FLR_MSK_FLR_FUNC0_DET_MSK_MASK 0x1
#define PCIEC_STMA_FLR_MSK_FLR_FUNC0_DET_MSK_SHIFT 0 
#define PCIEC_STMA_FLR_MSK_FLR_FUNC0_DET_MSK_BIT 0x1
#define PCIEC_STMA_FLR_MSK_FLR_FUNC0_DET_MSK_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_STMA_FLR_MSK_RESERVED_MASK         0xFFFFFFFE
#define PCIEC_STMA_FLR_MSK_RESERVED_SHIFT        1 
#define PCIEC_STMA_FLR_MSK_RESERVED_BIT          0x7FFFFFFF
#define PCIEC_STMA_FLR_MSK_RESERVED_BITWIDTH     31
// STMA_FUNCTION_READY Register
#define PCIEC_STMA_FUNCTION_READY_OFS            0x0000A40C
// MONI_FUNC_READY bitfiled (RO) Reset=0
#define PCIEC_STMA_FUNCTION_READY_MONI_FUNC_READY_MASK 0x1
#define PCIEC_STMA_FUNCTION_READY_MONI_FUNC_READY_SHIFT 0 
#define PCIEC_STMA_FUNCTION_READY_MONI_FUNC_READY_BIT 0x1
#define PCIEC_STMA_FUNCTION_READY_MONI_FUNC_READY_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_STMA_FUNCTION_READY_RESERVED_MASK  0xFFFFFFFE
#define PCIEC_STMA_FUNCTION_READY_RESERVED_SHIFT 1 
#define PCIEC_STMA_FUNCTION_READY_RESERVED_BIT   0x7FFFFFFF
#define PCIEC_STMA_FUNCTION_READY_RESERVED_BITWIDTH 31
// STMA_PMCSR_CHANGE Register
#define PCIEC_STMA_PMCSR_CHANGE_OFS              0x0000A410
// PMCSR_FUNC0_CHG_DET bitfiled (RW) Reset=0
#define PCIEC_STMA_PMCSR_CHANGE_PMCSR_FUNC0_CHG_DET_MASK 0x1
#define PCIEC_STMA_PMCSR_CHANGE_PMCSR_FUNC0_CHG_DET_SHIFT 0 
#define PCIEC_STMA_PMCSR_CHANGE_PMCSR_FUNC0_CHG_DET_BIT 0x1
#define PCIEC_STMA_PMCSR_CHANGE_PMCSR_FUNC0_CHG_DET_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_STMA_PMCSR_CHANGE_RESERVED_MASK    0xFFFFFFFE
#define PCIEC_STMA_PMCSR_CHANGE_RESERVED_SHIFT   1 
#define PCIEC_STMA_PMCSR_CHANGE_RESERVED_BIT     0x7FFFFFFF
#define PCIEC_STMA_PMCSR_CHANGE_RESERVED_BITWIDTH 31
// STMA_PMCSR_CHANGE_MSK Register
#define PCIEC_STMA_PMCSR_CHANGE_MSK_OFS          0x0000A414
// PMCSR_FUNC0_CHG_DET_MSK bitfiled (RW) Reset=0
#define PCIEC_STMA_PMCSR_CHANGE_MSK_PMCSR_FUNC0_CHG_DET_MSK_MASK 0x1
#define PCIEC_STMA_PMCSR_CHANGE_MSK_PMCSR_FUNC0_CHG_DET_MSK_SHIFT 0 
#define PCIEC_STMA_PMCSR_CHANGE_MSK_PMCSR_FUNC0_CHG_DET_MSK_BIT 0x1
#define PCIEC_STMA_PMCSR_CHANGE_MSK_PMCSR_FUNC0_CHG_DET_MSK_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_STMA_PMCSR_CHANGE_MSK_RESERVED_MASK 0xFFFFFFFE
#define PCIEC_STMA_PMCSR_CHANGE_MSK_RESERVED_SHIFT 1 
#define PCIEC_STMA_PMCSR_CHANGE_MSK_RESERVED_BIT 0x7FFFFFFF
#define PCIEC_STMA_PMCSR_CHANGE_MSK_RESERVED_BITWIDTH 31
// STMA_PMCSR_COPY_VAL Register
#define PCIEC_STMA_PMCSR_COPY_VAL_OFS            0x0000A420
// F00_PM_STATE bitfiled (RO) Reset=0
#define PCIEC_STMA_PMCSR_COPY_VAL_F00_PM_STATE_MASK 0x3
#define PCIEC_STMA_PMCSR_COPY_VAL_F00_PM_STATE_SHIFT 0 
#define PCIEC_STMA_PMCSR_COPY_VAL_F00_PM_STATE_BIT 0x3
#define PCIEC_STMA_PMCSR_COPY_VAL_F00_PM_STATE_BITWIDTH 2
// Reserved bitfiled (RO) Reset=0
#define PCIEC_STMA_PMCSR_COPY_VAL_RESERVED_MASK  0xFFFFFFFC
#define PCIEC_STMA_PMCSR_COPY_VAL_RESERVED_SHIFT 2 
#define PCIEC_STMA_PMCSR_COPY_VAL_RESERVED_BIT   0x3FFFFFFF
#define PCIEC_STMA_PMCSR_COPY_VAL_RESERVED_BITWIDTH 30
// STMA_TRANSFER_PEND_BIT_COPY Register
#define PCIEC_STMA_TRANSFER_PEND_BIT_COPY_OFS    0x0000A500
// MRG_CFG_TR_PND bitfiled (RO) Reset=0
#define PCIEC_STMA_TRANSFER_PEND_BIT_COPY_MRG_CFG_TR_PND_MASK 0x1
#define PCIEC_STMA_TRANSFER_PEND_BIT_COPY_MRG_CFG_TR_PND_SHIFT 0 
#define PCIEC_STMA_TRANSFER_PEND_BIT_COPY_MRG_CFG_TR_PND_BIT 0x1
#define PCIEC_STMA_TRANSFER_PEND_BIT_COPY_MRG_CFG_TR_PND_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_STMA_TRANSFER_PEND_BIT_COPY_RESERVED_MASK 0xFFFFFFFE
#define PCIEC_STMA_TRANSFER_PEND_BIT_COPY_RESERVED_SHIFT 1 
#define PCIEC_STMA_TRANSFER_PEND_BIT_COPY_RESERVED_BIT 0x7FFFFFFF
#define PCIEC_STMA_TRANSFER_PEND_BIT_COPY_RESERVED_BITWIDTH 31
// STMA_TR_PEND_CHG_DET Register
#define PCIEC_STMA_TR_PEND_CHG_DET_OFS           0x0000A504
// MRG_CFG_TR_PND_CHG_DET bitfiled (RW) Reset=0
#define PCIEC_STMA_TR_PEND_CHG_DET_MRG_CFG_TR_PND_CHG_DET_MASK 0x1
#define PCIEC_STMA_TR_PEND_CHG_DET_MRG_CFG_TR_PND_CHG_DET_SHIFT 0 
#define PCIEC_STMA_TR_PEND_CHG_DET_MRG_CFG_TR_PND_CHG_DET_BIT 0x1
#define PCIEC_STMA_TR_PEND_CHG_DET_MRG_CFG_TR_PND_CHG_DET_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_STMA_TR_PEND_CHG_DET_RESERVED_MASK 0xFFFFFFFE
#define PCIEC_STMA_TR_PEND_CHG_DET_RESERVED_SHIFT 1 
#define PCIEC_STMA_TR_PEND_CHG_DET_RESERVED_BIT  0x7FFFFFFF
#define PCIEC_STMA_TR_PEND_CHG_DET_RESERVED_BITWIDTH 31
// STMA_TR_PEND_CHG_DET_MSK Register
#define PCIEC_STMA_TR_PEND_CHG_DET_MSK_OFS       0x0000A508
// MRG_CFG_TR_PND_CHG_DET_MSK bitfiled (RW) Reset=1
#define PCIEC_STMA_TR_PEND_CHG_DET_MSK_MRG_CFG_TR_PND_CHG_DET_MSK_MASK 0x1
#define PCIEC_STMA_TR_PEND_CHG_DET_MSK_MRG_CFG_TR_PND_CHG_DET_MSK_SHIFT 0 
#define PCIEC_STMA_TR_PEND_CHG_DET_MSK_MRG_CFG_TR_PND_CHG_DET_MSK_BIT 0x1
#define PCIEC_STMA_TR_PEND_CHG_DET_MSK_MRG_CFG_TR_PND_CHG_DET_MSK_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_STMA_TR_PEND_CHG_DET_MSK_RESERVED_MASK 0xFFFFFFFE
#define PCIEC_STMA_TR_PEND_CHG_DET_MSK_RESERVED_SHIFT 1 
#define PCIEC_STMA_TR_PEND_CHG_DET_MSK_RESERVED_BIT 0x7FFFFFFF
#define PCIEC_STMA_TR_PEND_CHG_DET_MSK_RESERVED_BITWIDTH 31
// APCFG_ACC_KICK Register
#define PCIEC_APCFG_ACC_KICK_OFS                 0x0000B000
// APCFG_TLP_KICK bitfiled (RW) Reset=0
#define PCIEC_APCFG_ACC_KICK_APCFG_TLP_KICK_MASK 0x1
#define PCIEC_APCFG_ACC_KICK_APCFG_TLP_KICK_SHIFT 0 
#define PCIEC_APCFG_ACC_KICK_APCFG_TLP_KICK_BIT  0x1
#define PCIEC_APCFG_ACC_KICK_APCFG_TLP_KICK_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_APCFG_ACC_KICK_RESERVED_MASK       0xFFFFFFFE
#define PCIEC_APCFG_ACC_KICK_RESERVED_SHIFT      1 
#define PCIEC_APCFG_ACC_KICK_RESERVED_BIT        0x7FFFFFFF
#define PCIEC_APCFG_ACC_KICK_RESERVED_BITWIDTH   31
// APCFG_ACC_BUSY Register
#define PCIEC_APCFG_ACC_BUSY_OFS                 0x0000B004
// APCFG_ACC_BUSY bitfiled (RO) Reset=0
#define PCIEC_APCFG_ACC_BUSY_APCFG_ACC_BUSY_MASK 0x1
#define PCIEC_APCFG_ACC_BUSY_APCFG_ACC_BUSY_SHIFT 0 
#define PCIEC_APCFG_ACC_BUSY_APCFG_ACC_BUSY_BIT  0x1
#define PCIEC_APCFG_ACC_BUSY_APCFG_ACC_BUSY_BITWIDTH 1
// APCFG_ACC_ERR bitfiled (RO) Reset=0
#define PCIEC_APCFG_ACC_BUSY_APCFG_ACC_ERR_MASK  0x2
#define PCIEC_APCFG_ACC_BUSY_APCFG_ACC_ERR_SHIFT 1 
#define PCIEC_APCFG_ACC_BUSY_APCFG_ACC_ERR_BIT   0x1
#define PCIEC_APCFG_ACC_BUSY_APCFG_ACC_ERR_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_APCFG_ACC_BUSY_RESERVED_MASK       0xFFFFFFFC
#define PCIEC_APCFG_ACC_BUSY_RESERVED_SHIFT      2 
#define PCIEC_APCFG_ACC_BUSY_RESERVED_BIT        0x3FFFFFFF
#define PCIEC_APCFG_ACC_BUSY_RESERVED_BITWIDTH   30
// APCFG_ACC_RDATA Register
#define PCIEC_APCFG_ACC_RDATA_OFS                0x0000B008
// APCFG_ACC_RDATA bitfiled (RO) Reset=0
#define PCIEC_APCFG_ACC_RDATA_APCFG_ACC_RDATA_MASK 0xFFFFFFFF
#define PCIEC_APCFG_ACC_RDATA_APCFG_ACC_RDATA_SHIFT 0 
#define PCIEC_APCFG_ACC_RDATA_APCFG_ACC_RDATA_BIT 0xFFFFFFFF
#define PCIEC_APCFG_ACC_RDATA_APCFG_ACC_RDATA_BITWIDTH 32
// APCFG_TLP_HED0 Register
#define PCIEC_APCFG_TLP_HED0_OFS                 0x0000B010
// Reserved2 bitfiled (RO) Reset=0
#define PCIEC_APCFG_TLP_HED0_RESERVED2_MASK      0x7FFF
#define PCIEC_APCFG_TLP_HED0_RESERVED2_SHIFT     0 
#define PCIEC_APCFG_TLP_HED0_RESERVED2_BIT       0x7FFF
#define PCIEC_APCFG_TLP_HED0_RESERVED2_BITWIDTH  15
// APCFG_TLP_TD bitfiled (RW) Reset=0
#define PCIEC_APCFG_TLP_HED0_APCFG_TLP_TD_MASK   0x8000
#define PCIEC_APCFG_TLP_HED0_APCFG_TLP_TD_SHIFT  15 
#define PCIEC_APCFG_TLP_HED0_APCFG_TLP_TD_BIT    0x1
#define PCIEC_APCFG_TLP_HED0_APCFG_TLP_TD_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define PCIEC_APCFG_TLP_HED0_RESERVED_MASK       0xFF0000
#define PCIEC_APCFG_TLP_HED0_RESERVED_SHIFT      16 
#define PCIEC_APCFG_TLP_HED0_RESERVED_BIT        0xFF
#define PCIEC_APCFG_TLP_HED0_RESERVED_BITWIDTH   8
// APCFG_TLP_TYPE bitfiled (RW) Reset=0
#define PCIEC_APCFG_TLP_HED0_APCFG_TLP_TYPE_MASK 0x1F000000
#define PCIEC_APCFG_TLP_HED0_APCFG_TLP_TYPE_SHIFT 24 
#define PCIEC_APCFG_TLP_HED0_APCFG_TLP_TYPE_BIT  0x1F
#define PCIEC_APCFG_TLP_HED0_APCFG_TLP_TYPE_BITWIDTH 5
// APCFG_TLP_FMT bitfiled (RW) Reset=0
#define PCIEC_APCFG_TLP_HED0_APCFG_TLP_FMT_MASK  0xE0000000
#define PCIEC_APCFG_TLP_HED0_APCFG_TLP_FMT_SHIFT 29 
#define PCIEC_APCFG_TLP_HED0_APCFG_TLP_FMT_BIT   0x7
#define PCIEC_APCFG_TLP_HED0_APCFG_TLP_FMT_BITWIDTH 3
// APCFG_TLP_HED1 Register
#define PCIEC_APCFG_TLP_HED1_OFS                 0x0000B014
// APCFG_TLP_FDWBE bitfiled (RW) Reset=1
#define PCIEC_APCFG_TLP_HED1_APCFG_TLP_FDWBE_MASK 0xF
#define PCIEC_APCFG_TLP_HED1_APCFG_TLP_FDWBE_SHIFT 0 
#define PCIEC_APCFG_TLP_HED1_APCFG_TLP_FDWBE_BIT 0xF
#define PCIEC_APCFG_TLP_HED1_APCFG_TLP_FDWBE_BITWIDTH 4
// Reserved bitfiled (RO) Reset=0
#define PCIEC_APCFG_TLP_HED1_RESERVED_MASK       0xFFF0
#define PCIEC_APCFG_TLP_HED1_RESERVED_SHIFT      4 
#define PCIEC_APCFG_TLP_HED1_RESERVED_BIT        0xFFF
#define PCIEC_APCFG_TLP_HED1_RESERVED_BITWIDTH   12
// APCFG_TLP_REQID bitfiled (RW) Reset=0
#define PCIEC_APCFG_TLP_HED1_APCFG_TLP_REQID_MASK 0xFFFF0000
#define PCIEC_APCFG_TLP_HED1_APCFG_TLP_REQID_SHIFT 16 
#define PCIEC_APCFG_TLP_HED1_APCFG_TLP_REQID_BIT 0xFFFF
#define PCIEC_APCFG_TLP_HED1_APCFG_TLP_REQID_BITWIDTH 16
// APCFG_TLP_HED2 Register
#define PCIEC_APCFG_TLP_HED2_OFS                 0x0000B018
// APCFG_TLP_HED2_3 bitfiled (RW) Reset=0
#define PCIEC_APCFG_TLP_HED2_APCFG_TLP_HED2_3_MASK 0xFF
#define PCIEC_APCFG_TLP_HED2_APCFG_TLP_HED2_3_SHIFT 0 
#define PCIEC_APCFG_TLP_HED2_APCFG_TLP_HED2_3_BIT 0xFF
#define PCIEC_APCFG_TLP_HED2_APCFG_TLP_HED2_3_BITWIDTH 8
// APCFG_TLP_HED2_2 bitfiled (RW) Reset=0
#define PCIEC_APCFG_TLP_HED2_APCFG_TLP_HED2_2_MASK 0xFF00
#define PCIEC_APCFG_TLP_HED2_APCFG_TLP_HED2_2_SHIFT 8 
#define PCIEC_APCFG_TLP_HED2_APCFG_TLP_HED2_2_BIT 0xFF
#define PCIEC_APCFG_TLP_HED2_APCFG_TLP_HED2_2_BITWIDTH 8
// APCFG_TLP_HED2_1 bitfiled (RW) Reset=0
#define PCIEC_APCFG_TLP_HED2_APCFG_TLP_HED2_1_MASK 0xFF0000
#define PCIEC_APCFG_TLP_HED2_APCFG_TLP_HED2_1_SHIFT 16 
#define PCIEC_APCFG_TLP_HED2_APCFG_TLP_HED2_1_BIT 0xFF
#define PCIEC_APCFG_TLP_HED2_APCFG_TLP_HED2_1_BITWIDTH 8
// APCFG_TLP_HED2_0 bitfiled (RW) Reset=0
#define PCIEC_APCFG_TLP_HED2_APCFG_TLP_HED2_0_MASK 0xFF000000
#define PCIEC_APCFG_TLP_HED2_APCFG_TLP_HED2_0_SHIFT 24 
#define PCIEC_APCFG_TLP_HED2_APCFG_TLP_HED2_0_BIT 0xFF
#define PCIEC_APCFG_TLP_HED2_APCFG_TLP_HED2_0_BITWIDTH 8
// APCFG_TLP_DAT Register
#define PCIEC_APCFG_TLP_DAT_OFS                  0x0000B01C
// APCFG_TLP_DAT_3 bitfiled (RW) Reset=0
#define PCIEC_APCFG_TLP_DAT_APCFG_TLP_DAT_3_MASK 0xFF
#define PCIEC_APCFG_TLP_DAT_APCFG_TLP_DAT_3_SHIFT 0 
#define PCIEC_APCFG_TLP_DAT_APCFG_TLP_DAT_3_BIT  0xFF
#define PCIEC_APCFG_TLP_DAT_APCFG_TLP_DAT_3_BITWIDTH 8
// APCFG_TLP_DAT_2 bitfiled (RW) Reset=0
#define PCIEC_APCFG_TLP_DAT_APCFG_TLP_DAT_2_MASK 0xFF00
#define PCIEC_APCFG_TLP_DAT_APCFG_TLP_DAT_2_SHIFT 8 
#define PCIEC_APCFG_TLP_DAT_APCFG_TLP_DAT_2_BIT  0xFF
#define PCIEC_APCFG_TLP_DAT_APCFG_TLP_DAT_2_BITWIDTH 8
// APCFG_TLP_DAT_1 bitfiled (RW) Reset=0
#define PCIEC_APCFG_TLP_DAT_APCFG_TLP_DAT_1_MASK 0xFF0000
#define PCIEC_APCFG_TLP_DAT_APCFG_TLP_DAT_1_SHIFT 16 
#define PCIEC_APCFG_TLP_DAT_APCFG_TLP_DAT_1_BIT  0xFF
#define PCIEC_APCFG_TLP_DAT_APCFG_TLP_DAT_1_BITWIDTH 8
// APCFG_TLP_DAT_0 bitfiled (RW) Reset=0
#define PCIEC_APCFG_TLP_DAT_APCFG_TLP_DAT_0_MASK 0xFF000000
#define PCIEC_APCFG_TLP_DAT_APCFG_TLP_DAT_0_SHIFT 24 
#define PCIEC_APCFG_TLP_DAT_APCFG_TLP_DAT_0_BIT  0xFF
#define PCIEC_APCFG_TLP_DAT_APCFG_TLP_DAT_0_BITWIDTH 8

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* _PCIEC_REG_DEF_H */
