Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 13 Nov 2018 00:35:00 -0000
Received: from icoremail.net (unknown [209.85.214.178])
	by mail-app2 (Coremail) with SMTP id by_KCgDHH8IKF+pbjCaBAQ--.38934S3;
	Tue, 13 Nov 2018 08:12:59 +0800 (CST)
Received: from mail-pl1-f178.google.com (unknown [209.85.214.178])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwBHKUUIF+pb2300AA--.6677S3;
	Tue, 13 Nov 2018 08:12:56 +0800 (CST)
Received: by mail-pl1-f178.google.com with SMTP id t13so2111248ply.13
        for <xuliker@zju.edu.cn>; Mon, 12 Nov 2018 16:12:56 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :date:from:to:cc:subject:in-reply-to:message-id:references
         :mime-version:sender:precedence:list-id;
        bh=fzCq/75JOAOFGfvDr5ljoDPJYMSPWEV4I0DOX8FvUJM=;
        b=bm4TC+K/+S2PXaUiJImBTt5Qv0xwBvmtTkrb9C5akTO4z0oV3lSF/q4aMfDhIHGCgw
         z22YSRKDmr5BysO3goamlEkcKNLc8tqBuZtDD01yOdXPJcU9kzmFDi3cxpf4FIc3/htW
         EmUKfuBSL+LzxydybUr8HWgSqcewj284/IZYA7oPrAcWo7sxHDRiU6Bmfiv++pvr9OVp
         GJ7SqLBv7XS6CYgfA42dU9dRD0ANhGuKf6tCCB5R5iZHomAnAeAZvLLVpoe6OHDce/Sr
         /uG9949i2rN8rlj5DZOwSQoX04Lq79he1BfBm8DSR7uLYX3DwvzKX31Idc1YH4YVjpwV
         6Rcg==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
X-Gm-Message-State: AGRZ1gJi3Y89Oyc4lA9V77b2jIonPTd0gfS4DIK4TqM1S3TtxK/KZa8K
	cUDZLzDqt+Q25MmE/3SezC2NZcX7NNTa9x6Ast65ROYGzNH/g1Xj+A==
X-Received: by 2002:a17:902:a9:: with SMTP id a38-v6mr2922968pla.7.1542067976302;
        Mon, 12 Nov 2018 16:12:56 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:c304:0:0:0:0 with SMTP id g4-v6csp3829515pjt;
        Mon, 12 Nov 2018 16:12:55 -0800 (PST)
X-Google-Smtp-Source: AJdET5e9NHh+ycu+YU1BcLRltX6P3c4hPWC6KCW+KZUwCihnPw6gDieeJ3aqvG6Yh5ZOeKDH+7wp
X-Received: by 2002:a63:cc12:: with SMTP id x18mr2678323pgf.33.1542067975010;
        Mon, 12 Nov 2018 16:12:55 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542067974; cv=none;
        d=google.com; s=arc-20160816;
        b=QXqJrh+YPP7YSPJikDzdwQiUy8bhsz+YqQDy2KkADOgRiaIsf1+o5vHkzk241EOdJT
         0HK4mYtu5T0eneYmul47ppO5FHZZpH230KHrmZYB36x+eYBJdZqpJbQs0bYoF5PbWZA3
         vWE/WQZAlifJ5lPnLuBsDfZre5BPp9ng04qJCRhgg7ruJfZxdUK/WBmT9LsBfybLlLzh
         OYl1LaT4FKK07MK37gE6Fm/VO1RXyRJJsHgcFiFlS6tDvKzhRsGLBH162Tp+mG5ahLJc
         E5jr4D//7CZf6U294uHmZ4gEa7PwXo4JHezU8bYdKSD7CKOoIx6ArO2zrC+QJefvlAvq
         lJ6w==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:mime-version:references:message-id
         :in-reply-to:subject:cc:to:from:date;
        bh=fzCq/75JOAOFGfvDr5ljoDPJYMSPWEV4I0DOX8FvUJM=;
        b=P3HSuSZ7ki7jAvbc/7gV8CXRTJNRLBesA04RXS38e/7eI1C0RbUVIVqwNoh94xwYQM
         RQtff0jXs+02xurf4DA3/VjybkjiLKWigTihR/36hthBVsjno2A8394/OQH/QCWZMDPU
         AUDZltm7eLd2PDzcm+zDZi+NKI0Q8PZzqfZUfEWm7CJayLV0LBwO+CDwoZqgNc/j9Xej
         87fiNySm/rdE9JzT1bGDwzrfzQ14KR0aIf07Li+BWqGOrerCqVq4yaENUubVl1VGf3Lo
         9kXYk3Q+jEdAhi6uP+/nEkG9JTBC3vu0Zqn+S/dRUQm3Ti3H7lq5W5TroMfqgJeBQXmG
         yqJQ==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id q64si18310907pga.280.2018.11.12.16.12.39;
        Mon, 12 Nov 2018 16:12:54 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1730532AbeKMKGk (ORCPT <rfc822;pilgrimtao@gmail.com>
        + 99 others); Tue, 13 Nov 2018 05:06:40 -0500
Received: from kvm5.telegraphics.com.au ([98.124.60.144]:42186 "EHLO
        kvm5.telegraphics.com.au" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1725991AbeKMKGk (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 13 Nov 2018 05:06:40 -0500
Received: from localhost (localhost.localdomain [127.0.0.1])
        by kvm5.telegraphics.com.au (Postfix) with ESMTP id 574EA29C7D;
        Mon, 12 Nov 2018 19:11:06 -0500 (EST)
Date: Tue, 13 Nov 2018 11:11:33 +1100 (AEDT)
From: Finn Thain <fthain@telegraphics.com.au>
To: Thomas Gleixner <tglx@linutronix.de>
cc: Geert Uytterhoeven <geert@linux-m68k.org>,
        Arnd Bergmann <arnd@arndb.de>,
        Stephen N Chivers <schivers@csc.com.au>,
        Daniel Lezcano <daniel.lezcano@linaro.org>,
        John Stultz <john.stultz@linaro.org>,
        linux-m68k@lists.linux-m68k.org, linux-kernel@vger.kernel.org
Subject: Re: [RFC PATCH 13/13] m68k: mvme16x: Convert to clocksource API
In-Reply-To: <alpine.DEB.2.21.1811121001140.14703@nanos.tec.linutronix.de>
Message-ID: <alpine.LNX.2.21.1811130826260.356@nippy.intranet>
References: <cover.1541995959.git.fthain@telegraphics.com.au> <2f4015ba435f6f06b874295d2a47319875474c7f.1541995959.git.fthain@telegraphics.com.au> <alpine.DEB.2.21.1811121001140.14703@nanos.tec.linutronix.de>
MIME-Version: 1.0
Content-Type: text/plain; charset=US-ASCII
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwBHKUUIF+pb2300AA--.6677S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxXrW7KrWrAw13urWDJF1UWrg_yoW5Cr45pF
	W8KayYyF4UAFWIva17Zan3XFnayw1fAFZ8CF4vgrW7C39xX3s5Wa47KFW5XF4UCry8ua12
	vFWruFW3WFy5AaDanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUU0bIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUP2b7Iv0xC_Kw4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r1j
	6r18McIj6I8E87Iv67AKxVW8JVWxJwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IY64vIr4
	1l7I0Y6sxI4wCY1x0264kExVAvwVAq07x20xylc7Ca8VAvwVCFzxkY4VCF77xAMxkIecxE
	wVCI4VWDMxkI7II2jI8vz4vEwIxGrwCYIxAIcVC0I7IYx2IY67AKxVW8JVW5JwCYIxAIcV
	C0I7IYx2IY6xkF7I0E14v26r4j6F4UMxvI42IY6I8E87Iv67AKxVW8Jr0_Cr1UMxvI42IY
	6I8E87Iv6xkF7I0E14v26r4UJVWxJr1l42xK82IYc2Ij64vIr41l42xK82IY64kExVAvwV
	Aq07x20xyl4x8a6x804xWl4I8I3I0E4IkC6x0Yz7v_Jr0_Gr1lx2IqxVAqx4xG67AKxVWU
	JVWUGwC20s026x8GjcxK67AKxVWUGVWUWwC2zVAF1VAY17CE14v26r1q6r43MIIYrxkI7V
	AKI48JMIIF0xvE42xK8VAvwI8IcIk0rVW3JVWrJrUvcSsGvfC2KfnxnUUI43ZEXa7IUOKD
	7DUUUUU==

On Mon, 12 Nov 2018, Thomas Gleixner wrote:

> Finn,
> 
> First of all, thanks for tackling this!
> 

Happy to help. Thanks for your review.

> > +static u32 clk_total;
> > +
> > +#define PCC_TIMER_CLOCK_FREQ 1000000
> > +#define PCC_TIMER_CYCLES     (PCC_TIMER_CLOCK_FREQ / HZ)
> > +
> >  static irqreturn_t mvme16x_timer_int (int irq, void *dev_id)
> >  {
> > +    irq_handler_t tick_handler = dev_id;
> > +    unsigned long flags;
> > +
> > +    local_irq_save(flags);
> 
> No need for local_irq_save() here. Interrupt handlers are guaranteed to be
> called with interrupts disabled.
> 

That's not the case on m68k, as I understand it. However, the CPU 
interrupt level does prevent interrupt handlers from nesting.

> >      *(volatile unsigned char *)0xfff4201b |= 8;
> > +    clk_total += PCC_TIMER_CYCLES;
> 
> Looking at the read function below, I assume that this magic 0xfff42008 
> register counts up to PCC_TIMER_CYCLES, which triggers the timer 
> interrupt and then starts from 0 again. And looking at the programming 
> manual actually confirms that assumption (COC is set in the control 
> reg).
> 
> > -u32 mvme16x_gettimeoffset(void)
> > +static u64 mvme16x_read_clk(struct clocksource *cs)
> >  {
> > -    return (*(volatile u32 *)0xfff42008) * 1000;
> > +    u32 count = *(volatile u32 *)0xfff42008;
> > +
> > +    return clk_total + count;
> >  }
> 
> There is a problem with that approach. Assume the following situation:
> 
> 				Counter value (HZ = 100)
>        local_irq_disable()	
>        ...
>        ktime_get()		9999
>        ....			10000 -> 0 (interrupt is triggered)
>        ktime_get()		1
> 
> IOW, time goes backwards.
> 

Yes. It's not a new problem. I think hp300 and mvme147 have similar 
issues.

If the clocksource core is badly affected by this problem then I'll have 
to address it.

> There are two ways to solve that:
> 
>  1) Take the overflow bits in the timer control register into account,
>     which makes time readout even slower because you need to do it like
>     this:
> 
>     do {
>        ovfl = read(TCR1);
>        now = read(TCNT1);
>     while (ovfl != read(TCR1));
>     ....
>   

How about,

	local_irq_save(flags);
	ovfl = read(TCR1);
	now = read(TCNT1);
	if (ovfl != read(TCR1))
		now = read(TCNT1);

	ticks = clk_total + now;
	offset = (ovfl >> 4) * PCC_TIMER_CYCLES;
	local_irq_restore(flags);

	return offset + ticks;

This has to be synchronized with the interrupt handler because the 
interrupt handler must clear the overflow counter in TCR1 when it does 
clk_total += PCC_TIMER_CYCLES;

BTW, there are some synchronization bugs in this patch series that will be 
addressed in the next submission. They have been fixed in my github repo.

> 
>  2) Use Timer2 in freerunning mode which means it will use the full 32bit
>     and then wrap back to 0. That's fine and the clocksource core handles
>     that.
> 
>     That removes the clk_total thing and just works.
> 

I really like this suggestion!

But I fear it is a change that cannot be checked by inspection. If I wrote 
it, I'd want to test it, or have someone else test it. (Stephen?)

I wonder if there exists an emulator for MVME 162/166/167/172/177 machines 
capable of booting Linux...

-- 

> Thanks,
> 
> 	tglx
> 
