
*** Running vivado
    with args -log axi_full_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_full_top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source axi_full_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/AXI/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/AXI/axi_full/axi_full.cache/ip 
Command: synth_design -top axi_full_top -part xc7z015clg485-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z015'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24084 
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_full_m with formal parameter declaration list [D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/AXI/axi_full/axi_full.srcs/sources_1/new/axi_full_m.v:96]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 478.203 ; gain = 115.086
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_full_top' [D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/AXI/axi_full/axi_full.srcs/sources_1/new/axi_full_top.v:23]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_full_m' [D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/AXI/axi_full/axi_full.srcs/sources_1/new/axi_full_m.v:23]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter P_ST_IDLE bound to: 0 - type: integer 
	Parameter P_ST_WRITE_START bound to: 1 - type: integer 
	Parameter P_ST_WRITE_TRANS bound to: 2 - type: integer 
	Parameter P_ST_WRITE_END bound to: 3 - type: integer 
	Parameter P_ST_READ_START bound to: 4 - type: integer 
	Parameter P_ST_READ_TRANS bound to: 5 - type: integer 
	Parameter P_ST_READ_END bound to: 6 - type: integer 
WARNING: [Synth 8-6104] Input port 'number' has an internal driver [D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/AXI/axi_full/axi_full.srcs/sources_1/new/axi_full_m.v:130]
WARNING: [Synth 8-6104] Input port 'number' has an internal driver [D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/AXI/axi_full/axi_full.srcs/sources_1/new/axi_full_m.v:130]
WARNING: [Synth 8-6104] Input port 'number' has an internal driver [D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/AXI/axi_full/axi_full.srcs/sources_1/new/axi_full_m.v:130]
WARNING: [Synth 8-6104] Input port 'number' has an internal driver [D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/AXI/axi_full/axi_full.srcs/sources_1/new/axi_full_m.v:130]
WARNING: [Synth 8-6014] Unused sequential element r_axi_read_data_reg was removed.  [D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/AXI/axi_full/axi_full.srcs/sources_1/new/axi_full_m.v:261]
INFO: [Synth 8-4471] merging register 'r_m_axi_araddr_reg[31:0]' into 'r_m_axi_awaddr_reg[31:0]' [D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/AXI/axi_full/axi_full.srcs/sources_1/new/axi_full_m.v:159]
WARNING: [Synth 8-6014] Unused sequential element r_m_axi_araddr_reg was removed.  [D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/AXI/axi_full/axi_full.srcs/sources_1/new/axi_full_m.v:159]
INFO: [Synth 8-6155] done synthesizing module 'axi_full_m' (1#1) [D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/AXI/axi_full/axi_full.srcs/sources_1/new/axi_full_m.v:23]
INFO: [Synth 8-6157] synthesizing module 'axi_full_s' [D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/AXI/axi_full/axi_full.srcs/sources_1/new/axi_full_s.v:23]
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_awaddr_reg was removed.  [D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/AXI/axi_full/axi_full.srcs/sources_1/new/axi_full_s.v:148]
WARNING: [Synth 8-6014] Unused sequential element r_awlen_reg was removed.  [D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/AXI/axi_full/axi_full.srcs/sources_1/new/axi_full_s.v:155]
WARNING: [Synth 8-6014] Unused sequential element r_araddr_reg was removed.  [D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/AXI/axi_full/axi_full.srcs/sources_1/new/axi_full_s.v:244]
INFO: [Synth 8-6155] done synthesizing module 'axi_full_s' (2#1) [D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/AXI/axi_full/axi_full.srcs/sources_1/new/axi_full_s.v:23]
WARNING: [Synth 8-350] instance 'U_axi_full_s_0' of module 'axi_full_s' requires 46 connections, but only 44 given [D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/AXI/axi_full/axi_full.srcs/sources_1/new/axi_full_top.v:172]
WARNING: [Synth 8-3848] Net o_led in module/entity axi_full_top does not have driver. [D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/AXI/axi_full/axi_full.srcs/sources_1/new/axi_full_top.v:26]
INFO: [Synth 8-6155] done synthesizing module 'axi_full_top' (3#1) [D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/AXI/axi_full/axi_full.srcs/sources_1/new/axi_full_top.v:23]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWADDR[31]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWADDR[30]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWADDR[29]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWADDR[28]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWADDR[27]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWADDR[26]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWADDR[25]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWADDR[24]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWADDR[23]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWADDR[22]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWADDR[21]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWADDR[20]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWADDR[19]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWADDR[18]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWADDR[17]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWADDR[16]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWADDR[15]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWADDR[14]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWADDR[13]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWADDR[12]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWADDR[11]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWADDR[10]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWADDR[9]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWADDR[8]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWLEN[7]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWLEN[6]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWLEN[5]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWLEN[4]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWLEN[3]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWLEN[2]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWLEN[1]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWLEN[0]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWSIZE[2]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWSIZE[1]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWSIZE[0]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWBURST[1]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWBURST[0]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWLOCK
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWCACHE[3]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWCACHE[2]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWCACHE[1]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWCACHE[0]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWQOS[3]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWQOS[2]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWQOS[1]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWQOS[0]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWREGION[3]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWREGION[2]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWREGION[1]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWREGION[0]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWUSER[-1]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_AWUSER[0]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_WUSER[-1]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_WUSER[0]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARADDR[31]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARADDR[30]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARADDR[29]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARADDR[28]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARADDR[27]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARADDR[26]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARADDR[25]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARADDR[24]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARADDR[23]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARADDR[22]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARADDR[21]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARADDR[20]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARADDR[19]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARADDR[18]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARADDR[17]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARADDR[16]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARADDR[15]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARADDR[14]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARADDR[13]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARADDR[12]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARADDR[11]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARADDR[10]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARADDR[9]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARADDR[8]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARSIZE[2]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARSIZE[1]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARSIZE[0]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARBURST[1]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARBURST[0]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARLOCK
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARCACHE[3]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARCACHE[2]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARCACHE[1]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARCACHE[0]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_full_s has unconnected port S_AXI_ARPROT[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 511.871 ; gain = 148.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 511.871 ; gain = 148.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z015clg485-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 511.871 ; gain = 148.754
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z015clg485-2
INFO: [Synth 8-802] inferred FSM for state register 'r_st_current_write_reg' in module 'axi_full_m'
INFO: [Synth 8-5546] ROM "r_m_axi_wlast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_read_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_st_next_read0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_write_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "r_st_next_write0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_st_next_write0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_st_next_write0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               P_ST_IDLE |                               00 |                         00000000
        P_ST_WRITE_START |                               01 |                         00000001
        P_ST_WRITE_TRANS |                               10 |                         00000010
          P_ST_WRITE_END |                               11 |                         00000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_st_current_write_reg' using encoding 'sequential' in module 'axi_full_m'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 511.871 ; gain = 148.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_full_m 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module axi_full_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:60)
BRAMs: 190 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element U_axi_full_s_0/r_ram_reg was removed. 
INFO: [Synth 8-5546] ROM "U_axi_full_m_0/r_m_axi_wlast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_axi_full_m_0/r_read_start" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (U_axi_full_m_0/FSM_sequential_r_st_current_write_reg[1]) is unused and will be removed from module axi_full_top.
WARNING: [Synth 8-3332] Sequential element (U_axi_full_m_0/FSM_sequential_r_st_current_write_reg[0]) is unused and will be removed from module axi_full_top.
WARNING: [Synth 8-3332] Sequential element (U_axi_full_s_0/r_ram_addr_reg_rep[7]) is unused and will be removed from module axi_full_top.
WARNING: [Synth 8-3332] Sequential element (U_axi_full_s_0/r_ram_addr_reg_rep[6]) is unused and will be removed from module axi_full_top.
WARNING: [Synth 8-3332] Sequential element (U_axi_full_s_0/r_ram_addr_reg_rep[5]) is unused and will be removed from module axi_full_top.
WARNING: [Synth 8-3332] Sequential element (U_axi_full_s_0/r_ram_addr_reg_rep[4]) is unused and will be removed from module axi_full_top.
WARNING: [Synth 8-3332] Sequential element (U_axi_full_s_0/r_ram_addr_reg_rep[3]) is unused and will be removed from module axi_full_top.
WARNING: [Synth 8-3332] Sequential element (U_axi_full_s_0/r_ram_addr_reg_rep[2]) is unused and will be removed from module axi_full_top.
WARNING: [Synth 8-3332] Sequential element (U_axi_full_s_0/r_ram_addr_reg_rep[1]) is unused and will be removed from module axi_full_top.
WARNING: [Synth 8-3332] Sequential element (U_axi_full_s_0/r_ram_addr_reg_rep[0]) is unused and will be removed from module axi_full_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 666.211 ; gain = 303.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 666.211 ; gain = 303.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 666.215 ; gain = 303.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 666.215 ; gain = 303.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 666.215 ; gain = 303.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 666.215 ; gain = 303.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 666.215 ; gain = 303.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 666.215 ; gain = 303.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 666.215 ; gain = 303.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 666.215 ; gain = 303.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 179 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 666.215 ; gain = 303.098
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 666.215 ; gain = 303.098
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 780.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 124 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 780.844 ; gain = 430.957
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 780.844 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/AXI/axi_full/axi_full.runs/synth_1/axi_full_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_full_top_utilization_synth.rpt -pb axi_full_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 25 19:23:55 2024...
