$date
	Thu Oct 31 17:39:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module DM_tb $end
$var wire 32 ! rd_tb [31:0] $end
$var parameter 32 " DURATION $end
$var reg 5 # addresDM_tb [4:0] $end
$var reg 1 $ clk $end
$var reg 32 % wd_tb [31:0] $end
$var reg 1 & we_tb $end
$scope module UUT $end
$var wire 5 ' addresDM [4:0] $end
$var wire 1 $ clk $end
$var wire 32 ( wd [31:0] $end
$var wire 1 & we $end
$var reg 32 ) rd [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
bx )
b10100101101001011010010110100101 (
b0 '
1&
b10100101101001011010010110100101 %
0$
b0 #
bx !
$end
#50000
1$
#100000
0$
b11111111111111110000111111111111 %
b11111111111111110000111111111111 (
0&
#150000
b10100101101001011010010110100101 !
b10100101101001011010010110100101 )
1$
#200000
0$
1&
b11011110101011011011111011101111 %
b11011110101011011011111011101111 (
b1 #
b1 '
#250000
bx !
bx )
1$
#300000
0$
#350000
b11011110101011011011111011101111 !
b11011110101011011011111011101111 )
1$
#400000
0$
b11111111111111111111111111111111 %
b11111111111111111111111111111111 (
b10 #
b10 '
#450000
bx !
bx )
1$
#500000
0$
#550000
b11111111111111111111111111111111 !
b11111111111111111111111111111111 )
1$
#600000
0$
b10010001101000101011001111000 %
b10010001101000101011001111000 (
b11 #
b11 '
#650000
bx !
bx )
1$
#700000
0$
#750000
b10010001101000101011001111000 !
b10010001101000101011001111000 )
1$
#800000
0$
#850000
1$
#900000
0$
#950000
1$
#1000000
0$
#1050000
1$
#1100000
0$
#1150000
1$
#1200000
0$
#1250000
1$
#1300000
0$
#1350000
1$
#1400000
0$
#1450000
1$
#1500000
0$
#1550000
1$
#1600000
0$
#1650000
1$
#1700000
0$
#1750000
1$
#1800000
0$
