/*
 * r8a73734 processor support - PFC hardware block
 *
 * Copyright (C) 2010, 2011 Renesas Solutions Corp.
 * Copyright (C) 2010 NISHIMOTO Hiroki
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; version 2 of the
 * License.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA
 */
#include <linux/init.h>
#include <linux/kernel.h>
#include <linux/ioport.h>
#include <linux/gpio.h>
#include <linux/sh_pfc.h>
#include <mach/irqs.h>
#include <mach/r8a73734.h>

/* GPIO ids in HW manual are 1:1 to pin#s.
 * Gaps are filled by NA_*, to make GPIO ids in kernel be same as them.
 * So far, we define GPIO_* with the value of NA_GPIO to ease to handle
 * them by conventional code. Special ids, or anything other smarter
 * solution will be preferable, in future. */
#define GPIO_PORT49 NA_GPIO_PORT49
#define GPIO_PORT50 NA_GPIO_PORT50
#define GPIO_PORT51 NA_GPIO_PORT51
#define GPIO_PORT52 NA_GPIO_PORT52
#define GPIO_PORT53 NA_GPIO_PORT53
#define GPIO_PORT54 NA_GPIO_PORT54
#define GPIO_PORT55 NA_GPIO_PORT55
#define GPIO_PORT56 NA_GPIO_PORT56
#define GPIO_PORT57 NA_GPIO_PORT57
#define GPIO_PORT58 NA_GPIO_PORT58
#define GPIO_PORT59 NA_GPIO_PORT59
#define GPIO_PORT60 NA_GPIO_PORT60
#define GPIO_PORT61 NA_GPIO_PORT61
#define GPIO_PORT62 NA_GPIO_PORT62
#define GPIO_PORT63 NA_GPIO_PORT63
#define GPIO_PORT92 NA_GPIO_PORT92
#define GPIO_PORT93 NA_GPIO_PORT93
#define GPIO_PORT94 NA_GPIO_PORT94
#define GPIO_PORT95 NA_GPIO_PORT95
#define GPIO_PORT111 NA_GPIO_PORT111
#define GPIO_PORT112 NA_GPIO_PORT112
#define GPIO_PORT113 NA_GPIO_PORT113
#define GPIO_PORT114 NA_GPIO_PORT114
#define GPIO_PORT115 NA_GPIO_PORT115
#define GPIO_PORT116 NA_GPIO_PORT116
#define GPIO_PORT117 NA_GPIO_PORT117
#define GPIO_PORT118 NA_GPIO_PORT118
#define GPIO_PORT119 NA_GPIO_PORT119
#define GPIO_PORT120 NA_GPIO_PORT120
#define GPIO_PORT121 NA_GPIO_PORT121
#define GPIO_PORT122 NA_GPIO_PORT122
#define GPIO_PORT123 NA_GPIO_PORT123
#define GPIO_PORT124 NA_GPIO_PORT124
#define GPIO_PORT125 NA_GPIO_PORT125
#define GPIO_PORT126 NA_GPIO_PORT126
#define GPIO_PORT127 NA_GPIO_PORT127
#define GPIO_PORT143 NA_GPIO_PORT143
#define GPIO_PORT144 NA_GPIO_PORT144
#define GPIO_PORT145 NA_GPIO_PORT145
#define GPIO_PORT146 NA_GPIO_PORT146
#define GPIO_PORT147 NA_GPIO_PORT147
#define GPIO_PORT148 NA_GPIO_PORT148
#define GPIO_PORT149 NA_GPIO_PORT149
#define GPIO_PORT150 NA_GPIO_PORT150
#define GPIO_PORT151 NA_GPIO_PORT151
#define GPIO_PORT152 NA_GPIO_PORT152
#define GPIO_PORT153 NA_GPIO_PORT153
#define GPIO_PORT154 NA_GPIO_PORT154
#define GPIO_PORT155 NA_GPIO_PORT155
#define GPIO_PORT156 NA_GPIO_PORT156
#define GPIO_PORT157 NA_GPIO_PORT157
#define GPIO_PORT158 NA_GPIO_PORT158
#define GPIO_PORT159 NA_GPIO_PORT159
#define GPIO_PORT160 NA_GPIO_PORT160
#define GPIO_PORT161 NA_GPIO_PORT161
#define GPIO_PORT162 NA_GPIO_PORT162
#define GPIO_PORT163 NA_GPIO_PORT163
#define GPIO_PORT164 NA_GPIO_PORT164
#define GPIO_PORT165 NA_GPIO_PORT165
#define GPIO_PORT166 NA_GPIO_PORT166
#define GPIO_PORT167 NA_GPIO_PORT167
#define GPIO_PORT168 NA_GPIO_PORT168
#define GPIO_PORT169 NA_GPIO_PORT169
#define GPIO_PORT170 NA_GPIO_PORT170
#define GPIO_PORT171 NA_GPIO_PORT171
#define GPIO_PORT172 NA_GPIO_PORT172
#define GPIO_PORT173 NA_GPIO_PORT173
#define GPIO_PORT174 NA_GPIO_PORT174
#define GPIO_PORT175 NA_GPIO_PORT175
#define GPIO_PORT176 NA_GPIO_PORT176
#define GPIO_PORT177 NA_GPIO_PORT177
#define GPIO_PORT178 NA_GPIO_PORT178
#define GPIO_PORT179 NA_GPIO_PORT179
#define GPIO_PORT180 NA_GPIO_PORT180
#define GPIO_PORT181 NA_GPIO_PORT181
#define GPIO_PORT182 NA_GPIO_PORT182
#define GPIO_PORT183 NA_GPIO_PORT183
#define GPIO_PORT184 NA_GPIO_PORT184
#define GPIO_PORT185 NA_GPIO_PORT185
#define GPIO_PORT186 NA_GPIO_PORT186
#define GPIO_PORT187 NA_GPIO_PORT187
#define GPIO_PORT188 NA_GPIO_PORT188
#define GPIO_PORT189 NA_GPIO_PORT189
#define GPIO_PORT190 NA_GPIO_PORT190
#define GPIO_PORT191 NA_GPIO_PORT191
#define GPIO_PORT192 NA_GPIO_PORT192
#define GPIO_PORT193 NA_GPIO_PORT193
#define GPIO_PORT194 NA_GPIO_PORT194
#define GPIO_PORT195 NA_GPIO_PORT195
#define GPIO_PORT196 NA_GPIO_PORT196
#define GPIO_PORT197 NA_GPIO_PORT197
#define GPIO_PORT198 NA_GPIO_PORT198
#define GPIO_PORT199 NA_GPIO_PORT199
#define GPIO_PORT200 NA_GPIO_PORT200
#define GPIO_PORT201 NA_GPIO_PORT201
#define GPIO_PORT219 NA_GPIO_PORT219
#define GPIO_PORT220 NA_GPIO_PORT220
#define GPIO_PORT221 NA_GPIO_PORT221
#define GPIO_PORT222 NA_GPIO_PORT222
#define GPIO_PORT223 NA_GPIO_PORT223
#define GPIO_PORT273 NA_GPIO_PORT273
#define GPIO_PORT274 NA_GPIO_PORT274
#define GPIO_PORT275 NA_GPIO_PORT275
#define GPIO_PORT276 NA_GPIO_PORT276
#define GPIO_PORT277 NA_GPIO_PORT277
#define GPIO_PORT278 NA_GPIO_PORT278
#define GPIO_PORT279 NA_GPIO_PORT279
#define GPIO_PORT280 NA_GPIO_PORT280
#define GPIO_PORT281 NA_GPIO_PORT281
#define GPIO_PORT282 NA_GPIO_PORT282
#define GPIO_PORT283 NA_GPIO_PORT283
#define GPIO_PORT284 NA_GPIO_PORT284
#define GPIO_PORT285 NA_GPIO_PORT285
#define GPIO_PORT286 NA_GPIO_PORT286
#define GPIO_PORT287 NA_GPIO_PORT287
#define GPIO_PORT294 NA_GPIO_PORT294
#define GPIO_PORT295 NA_GPIO_PORT295
#define GPIO_PORT296 NA_GPIO_PORT296
#define GPIO_PORT297 NA_GPIO_PORT297
#define GPIO_PORT298 NA_GPIO_PORT298
#define GPIO_PORT299 NA_GPIO_PORT299
#define GPIO_PORT311 NA_GPIO_PORT311
#define GPIO_PORT312 NA_GPIO_PORT312
#define GPIO_PORT313 NA_GPIO_PORT313
#define GPIO_PORT314 NA_GPIO_PORT314
#define GPIO_PORT315 NA_GPIO_PORT315
#define GPIO_PORT316 NA_GPIO_PORT316
#define GPIO_PORT317 NA_GPIO_PORT317
#define GPIO_PORT318 NA_GPIO_PORT318
#define GPIO_PORT319 NA_GPIO_PORT319

#define _1(fn, pfx, sfx) fn(pfx, sfx)

#define _10(fn, pfx, sfx) \
	_1(fn, pfx##0, sfx), _1(fn, pfx##1, sfx), \
	_1(fn, pfx##2, sfx), _1(fn, pfx##3, sfx), \
	_1(fn, pfx##4, sfx), _1(fn, pfx##5, sfx), \
	_1(fn, pfx##6, sfx), _1(fn, pfx##7, sfx), \
	_1(fn, pfx##8, sfx), _1(fn, pfx##9, sfx)

#define _90(fn, pfx, sfx) \
	_10(fn, pfx##1, sfx), _10(fn, pfx##2, sfx), \
	_10(fn, pfx##3, sfx), _10(fn, pfx##4, sfx), \
	_10(fn, pfx##5, sfx), _10(fn, pfx##6, sfx), \
	_10(fn, pfx##7, sfx), _10(fn, pfx##8, sfx), \
	_10(fn, pfx##9, sfx)

#define _328(fn, pfx, sfx) \
	_10(fn, pfx, sfx), _90(fn, pfx, sfx), \
	_10(fn, pfx##10, sfx), _90(fn, pfx##1, sfx), \
	_10(fn, pfx##20, sfx), _90(fn, pfx##2, sfx), \
	_10(fn, pfx##30, sfx), _10(fn, pfx##31, sfx), \
	_1(fn, pfx##320, sfx), _1(fn, pfx##321, sfx), \
	_1(fn, pfx##322, sfx), _1(fn, pfx##323, sfx), \
	_1(fn, pfx##324, sfx), _1(fn, pfx##325, sfx), \
	_1(fn, pfx##326, sfx), _1(fn, pfx##327, sfx)

#define _PORT(pfx, sfx) pfx##_##sfx
#define PORT_328(str) _328(_PORT, PORT, str)

enum {
	PINMUX_RESERVED = 0,

	PINMUX_DATA_BEGIN,
	PORT_328(DATA),                 /* PORT0_DATA -> PORT327_DATA */
	PINMUX_DATA_END,

	PINMUX_INPUT_BEGIN,
	PORT_328(IN),                   /* PORT0_IN -> PORT327_IN */
	PINMUX_INPUT_END,

	PINMUX_INPUT_PULLUP_BEGIN,
	PORT_328(IN_PU),                /* PORT0_IN_PU -> PORT327_IN_PU */
	PINMUX_INPUT_PULLUP_END,

	PINMUX_INPUT_PULLDOWN_BEGIN,
	PORT_328(IN_PD),                /* PORT0_IN_PD -> PORT327_IN_PD */
	PINMUX_INPUT_PULLDOWN_END,

	PINMUX_OUTPUT_BEGIN,
	PORT_328(OUT),                  /* PORT0_OUT -> PORT327_OUT */
	PINMUX_OUTPUT_END,

	PINMUX_FUNCTION_BEGIN,
	PORT_328(FN_IN),		/* PORT0_FN_IN -> PORT327_FN_IN */
	PORT_328(FN_OUT),		/* PORT0_FN_OUT -> PORT327_FN_OUT */
	PORT_328(FN0),			/* PORT0_FN0 -> PORT327_FN0 */
	PORT_328(FN1),			/* PORT0_FN1 -> PORT327_FN1 */
	PORT_328(FN2),			/* PORT0_FN2 -> PORT327_FN2 */
	PORT_328(FN3),			/* PORT0_FN3 -> PORT327_FN3 */
	PORT_328(FN4),			/* PORT0_FN4 -> PORT327_FN4 */
	PORT_328(FN5),			/* PORT0_FN5 -> PORT327_FN5 */

	MSEL3CR_MSEL28_0, MSEL3CR_MSEL28_1,
	MSEL3CR_MSEL27_0, MSEL3CR_MSEL27_1,
	MSEL3CR_MSEL26_0, MSEL3CR_MSEL26_1,
	MSEL3CR_MSEL25_0, MSEL3CR_MSEL25_1,
	MSEL3CR_MSEL15_0, MSEL3CR_MSEL15_1,
	MSEL3CR_MSEL3_0, MSEL3CR_MSEL3_1,
	MSEL3CR_MSEL1_0, MSEL3CR_MSEL1_1,
	MSEL3CR_MSEL0_0, MSEL3CR_MSEL0_1,
	MSEL4CR_MSEL4_0, MSEL4CR_MSEL4_1,
	MSEL4CR_MSEL1_0, MSEL4CR_MSEL1_1,
	PINMUX_FUNCTION_END,

	PINMUX_MARK_BEGIN,
	/* Hardware manual Table 9-1 (Function 0-5) */
	LCDD0_MARK,
	LCDD1_MARK,
	LCDD2_MARK,
	LCDD3_MARK,
	LCDD4_MARK,
	LCDD5_MARK,
	LCDD6_MARK,
	LCDD7_MARK,
	LCDD8_MARK,
	LCDD9_MARK,
	LCDD10_MARK,
	LCDD11_MARK,
	LCDD12_MARK,
	LCDD13_MARK,
	LCDD14_MARK,
	LCDD15_MARK,
	LCDD16_MARK,
	LCDD17_MARK,
	LCDD18_MARK,
	LCDD19_MARK,
	LCDD20_MARK,
	LCDD21_MARK,
	LCDD22_MARK,
	LCDD23_MARK,
	LCDHSYN_MARK, LCDCS__MARK,
	LCDVSYN_MARK,
	LCDDCK_MARK, LCDWR__MARK,
	LCDDISP_MARK, LCDRS_MARK,
	LCDRD_N_MARK,
	LCDLCLK_MARK,
	LCDDON_MARK,
	SCIFA0_RTS__MARK, SCIFA2_RTS__MARK, SIM0_DET_MARK,
	SCIFA0_CTS__MARK, SCIFA2_CTS__MARK, SIM1_DET_MARK,
	SCIFA0_SCK_MARK, SCIFA2_SCK_MARK, SIM0_PWRON_MARK,
	SCIFA1_RTS__MARK, SCIFA3_RTS__MARK, SIM1_PWRON_MARK,
	SCIFA1_CTS__MARK, SCIFA3_CTS__MARK, SIM0_VOLTSEL0_MARK,
	SCIFA1_SCK_MARK, SCIFA3_SCK_MARK, TPUTO0_MARK, SIM0_VOLTSEL1_MARK,
	SCIFB0_RTS__MARK, TPUTO1_MARK, SIM1_VOLTSEL0_MARK,
	SCIFB0_CTS__MARK, SCIFB2_SCK_MARK, TPUTO2_MARK, SIM1_VOLTSEL1_MARK,
	SCIFB0_SCK_MARK, SCIFB1_SCK_MARK, TPUTO3_MARK,
	TS_SDAT_MARK, MSIOF2_TXD_MARK,
	TS_SPSYNC_MARK, MSIOF2_RXD_MARK,
	TS_SCK_MARK, MSIOF2_SCK_MARK,
	TS_SDEN_MARK, MSIOF2_SYNC_MARK,
	KEYIN0_MARK,
	KEYIN1_MARK,
	KEYIN2_MARK,
	KEYIN3_MARK,
	KEYIN4_MARK,
	SIM0_RST_MARK,
	SIM0_CLK_MARK,
	SIM0_IO_MARK,
	SIM1_RST_MARK,
	SIM1_CLK_MARK,
	SIM1_IO_MARK,
	IC_DP_MARK,
	IC_DM_MARK,
	HSI_RX_FLAG_MARK, SCIFB2_TXD_MARK, MSIOF3_TXD_MARK,
	HSI_RX_DATA_MARK, SCIFB2_RXD_MARK, MSIOF3_RXD_MARK,
	HSI_TX_READY_MARK, SCIFB2_RTS_MARK, MSIOF3_SCK_MARK,
	HSI_RX_WAKE_MARK, SCIFB2_CTS_MARK, MSIOF3_SYNC_MARK,
	HSI_TX_FLAG_MARK, SCIFB1_RTS_MARK,
	HSI_TX_DATA_MARK, SCIFB1_CTS_MARK,
	HSI_RX_READY_MARK, SCIFB1_TXD_MARK,
	HSI_TX_WAKE_MARK, SCIFB1_RXD_MARK,
	MSIOF0_TXD_MARK,
	MSIOF0_RXD_MARK,
	MSIOF0_SCK_MARK,
	MSIOF0_SYNC_MARK,
	MSIOF1_TXD_MARK, I2C_SCL0H_MARK,
	MSIOF1_RXD_MARK, I2C_SDA0H_MARK,
	MSIOF1_SCK_MARK, I2C_SCL1H_MARK,
	MSIOF1_SYNC_MARK, I2C_SDA1H_MARK,
	MSIOF0_SS1_MARK, SCIFA2_TXD_MARK,
	MSIOF1_SS1_MARK, SCIFA2_RXD_MARK,
	MSIOF2_SS1_MARK, SCIFA3_TXD_MARK,
	MSIOF3_SS1_MARK, SCIFA3_RXD_MARK,
	KEYIN5_MARK,
	KEYIN6_MARK,
	KEYIN7_MARK,
	KEYOUT0_MARK,
	KEYOUT1_MARK,
	KEYOUT2_MARK,
	KEYOUT3_MARK,
	KEYOUT4_MARK,
	KEYOUT5_MARK,
	KEYOUT6_MARK,
	KEYOUT7_MARK,
	KEYIN8_MARK, KEYOUT8_MARK,
	KEYIN9_MARK, KEYOUT9_MARK,
	KEYIN10_MARK, KEYOUT10_MARK,
	KEYIN11_MARK, KEYOUT11_MARK,
	SCIFA0_TXD_MARK,
	SCIFA0_RXD_MARK,
	SCIFA1_TXD_MARK,
	SCIFA1_RXD_MARK,
	MD2_MARK,
	MD3_MARK,
	MD4_MARK,
	MD6_MARK,
	MD7_MARK,
	SCIFB0_TXD_MARK,
	SCIFB0_RXD_MARK,
	DIGRFEN_MARK,
	GPS_TIMESTAMP_MARK,
	TXP_MARK,
	TXP2_MARK,
	SIM0_BSICOMP_MARK,
	ULPI_DATA0_MARK,
	ULPI_DATA1_MARK,
	ULPI_DATA2_MARK,
	ULPI_DATA3_MARK,
	ULPI_DATA4_MARK,
	ULPI_DATA5_MARK,
	ULPI_DATA6_MARK,
	ULPI_DATA7_MARK,
	ULPI_CLK_MARK,
	ULPI_STP_MARK,
	ULPI_DIR_MARK,
	ULPI_NXT_MARK,
	VIO_CKO1_MARK,
	VIO_CKO2_MARK,
	VIO_CKO3_MARK,
	VIO_CKO4_MARK,
	RD_N_MARK,
	WE0_N_MARK, PORT225_RDWR_MARK,
	WE1_N_MARK, SIM0_GPO0_MARK,
	CS0_N_MARK, SIM0_GPO1_MARK,
	CS2_N_MARK, SIM0_GPO2_MARK,
	CS4_N_MARK, SIM1_GPO0_MARK,
	WAIT_N_MARK, SIM1_GPO1_MARK,
	PORT231_RDWR_MARK, SIM1_GPO2_MARK,
	D15_MARK, GIO_OUT15_MARK,
	D14_MARK, GIO_OUT14_MARK,
	D13_MARK, GIO_OUT13_MARK,
	D12_MARK, GIO_OUT12_MARK,
	D11_MARK, GIO_OUT11_MARK,
	D10_MARK, GIO_OUT10_MARK,
	D9_MARK, GIO_OUT9_MARK,
	D8_MARK, GIO_OUT8_MARK,
	D7_MARK, GIO_OUT7_MARK,
	D6_MARK, GIO_OUT6_MARK,
	D5_MARK, GIO_OUT5_MARK,
	D4_MARK, GIO_OUT4_MARK,
	D3_MARK, GIO_OUT3_MARK,
	D2_MARK, GIO_OUT2_MARK,
	D1_MARK, GIO_OUT1_MARK,
	D0_MARK, GIO_OUT0_MARK,
	CKO_MARK, MMCCLK1_MARK,
	A10_MARK, MMCD1_7_MARK,
	A9_MARK, MMCD1_6_MARK,
	A8_MARK, MMCD1_5_MARK,
	A7_MARK, MMCD1_4_MARK,
	A6_MARK, MMCD1_3_MARK,
	A5_MARK, MMCD1_2_MARK,
	A4_MARK, MMCD1_1_MARK,
	A3_MARK, MMCD1_0_MARK,
	A2_MARK, MMCCMD1_MARK,
	A1_MARK,
	A0_MARK, BS_MARK,
	FSIACK_MARK, ISP_IRIS1_MARK,
	FSIAISLD_MARK,
	FSIAOMC_MARK, ISP_IRIS0_MARK,
	FSIAOLR_MARK, FSIAILR_MARK,
	FSIAOBT_MARK, FSIAIBT_MARK,
	FSIAOSLD_MARK,
	FSIBISLD_MARK,
	FSIBOLR_MARK, FSIBILR_MARK,
	FSIBOMC_MARK, ISP_SHUTTER1_MARK,
	FSIBOBT_MARK, FSIBIBT_MARK,
	FSIBOSLD_MARK, FSIASPDIF_MARK,
	FSIBCK_MARK, ISP_SHUTTER0_MARK,
	VINT_MARK, ISP_STROBE_MARK,
	SDHICLK1_MARK, STMCLK_2_MARK,
	SDHID1_0_MARK, STMDATA0_2_MARK,
	SDHID1_1_MARK, STMDATA1_2_MARK,
	SDHID1_2_MARK, STMDATA2_2_MARK,
	SDHID1_3_MARK, STMDATA3_2_MARK,
	SDHICMD1_MARK, STMSIDI_2_MARK,
	MMCD0_0_MARK,
	MMCD0_1_MARK,
	MMCD0_2_MARK,
	MMCD0_3_MARK,
	MMCD0_4_MARK,
	MMCD0_5_MARK,
	MMCD0_6_MARK,
	MMCD0_7_MARK,
	MMCCMD0_MARK,
	MMCCLK0_MARK,
	MMCRST_MARK,
	SDHID0_0_MARK, STMDATA0_1_MARK,
	SDHID0_1_MARK, STMDATA1_1_MARK,
	SDHID0_2_MARK, STMDATA2_1_MARK,
	SDHID0_3_MARK, STMDATA3_1_MARK,
	SDHICMD0_MARK, STMSIDI_1_MARK,
	SDHIWP0_MARK,
	SDHICLK0_MARK, STMCLK_1_MARK,
	SDHICD0_MARK,

	/* MSEL3 special cases */
	SDHI_IO_POWER_OFF_MARK,
	SDHI_IO_POWER_ON_MARK,
	VCCQ3_VREF_18V_MARK,
	VCCQ3_VREF_33V_MARK,
	VCCQ_SIM0_VREF_18V_MARK,
	VCCQ_SIM0_VREF_33V_MARK,
	VCCQ_SIM1_VREF_18V_MARK,
	VCCQ_SIM1_VREF_33V_MARK,
	DEBUG_MON_KEYSC_MARK,
	DEBUG_MON_BSC_MARK,
	ICDP_ICDM_OUTDISABLE_MARK,
	ICDP_ICDM_ICUSB_MARK,
	HSI_INTERNAL_CON_MARK,
	HSI_HSI0_SEL_MARK,
	HSI_HSIB_SEL_MARK,

	/* MSEL4 special cases */
	RESETA_PD_MARK,
	RESETA_PU_MARK,
	ASEBRK_PD_MARK,
	ASEBRK_PU_MARK,

	/* Functions with pull-ups */

	PINMUX_MARK_END,
};

#define PORT_DATA_I(nr)	\
	PINMUX_DATA(PORT##nr##_DATA, PORT##nr##_FN0, PORT##nr##_IN)

#define PORT_DATA_I_PD(nr)	\
	PINMUX_DATA(PORT##nr##_DATA, PORT##nr##_FN0,	\
				PORT##nr##_IN, PORT##nr##_IN_PD)

#define PORT_DATA_I_PU(nr)	\
	PINMUX_DATA(PORT##nr##_DATA, PORT##nr##_FN0,	\
				PORT##nr##_IN, PORT##nr##_IN_PU)

#define PORT_DATA_I_PU_PD(nr)	\
	PINMUX_DATA(PORT##nr##_DATA, PORT##nr##_FN0,	\
				PORT##nr##_IN, PORT##nr##_IN_PD,	\
				PORT##nr##_IN_PU)

#define PORT_DATA_O(nr)	\
	PINMUX_DATA(PORT##nr##_DATA, PORT##nr##_FN0,	\
				PORT##nr##_OUT)

#define PORT_DATA_IO(nr)	\
	PINMUX_DATA(PORT##nr##_DATA, PORT##nr##_FN0,	\
				PORT##nr##_OUT, PORT##nr##_IN)

#define PORT_DATA_IO_PD(nr)	\
	PINMUX_DATA(PORT##nr##_DATA, PORT##nr##_FN0,	\
				PORT##nr##_OUT, PORT##nr##_IN,		\
				PORT##nr##_IN_PD)

#define PORT_DATA_IO_PU(nr)	\
	PINMUX_DATA(PORT##nr##_DATA, PORT##nr##_FN0,	\
				PORT##nr##_OUT, PORT##nr##_IN,		\
				PORT##nr##_IN_PU)

#define PORT_DATA_IO_PU_PD(nr)	\
	PINMUX_DATA(PORT##nr##_DATA, PORT##nr##_FN0,	\
				PORT##nr##_OUT, PORT##nr##_IN,		\
				PORT##nr##_IN_PD, PORT##nr##_IN_PU)

static pinmux_enum_t pinmux_data[] = {
	/* specify valid pin states for each pin in GPIO mode */

	/* Table 9-1 (I/O and Pull U/D) */
	PORT_DATA_IO_PU_PD(0),
	PORT_DATA_IO_PU_PD(1),
	PORT_DATA_IO_PU_PD(2),
	PORT_DATA_IO_PU_PD(3),
	PORT_DATA_IO_PU_PD(4),
	PORT_DATA_IO_PU_PD(5),
	PORT_DATA_IO_PU_PD(6),
	PORT_DATA_IO_PU_PD(7),
	PORT_DATA_IO_PU_PD(8),
	PORT_DATA_IO_PU_PD(9),
	PORT_DATA_IO_PU_PD(10),
	PORT_DATA_IO_PU_PD(11),
	PORT_DATA_IO_PU_PD(12),
	PORT_DATA_IO_PU_PD(13),
	PORT_DATA_IO_PU_PD(14),
	PORT_DATA_IO_PU_PD(15),
	PORT_DATA_IO_PU_PD(16),
	PORT_DATA_IO_PU_PD(17),
	PORT_DATA_IO_PU_PD(18),
	PORT_DATA_IO_PU_PD(19),
	PORT_DATA_IO_PU_PD(20),
	PORT_DATA_IO_PU_PD(21),
	PORT_DATA_IO_PU_PD(22),
	PORT_DATA_IO_PU_PD(23),
	PORT_DATA_IO_PU_PD(24),
	PORT_DATA_IO_PU_PD(25),
	PORT_DATA_IO_PU_PD(26),
	PORT_DATA_IO_PU_PD(27),
	PORT_DATA_IO_PU_PD(28),
	PORT_DATA_IO_PU_PD(29),
	PORT_DATA_IO_PU_PD(30),
	PORT_DATA_IO_PU_PD(31),
	PORT_DATA_IO_PU_PD(32),
	PORT_DATA_IO_PU_PD(33),
	PORT_DATA_IO_PU_PD(34),
	PORT_DATA_IO_PU_PD(35),
	PORT_DATA_IO_PU_PD(36),
	PORT_DATA_IO_PU_PD(37),
	PORT_DATA_IO_PU_PD(38),
	PORT_DATA_IO_PU_PD(39),
	PORT_DATA_IO_PU_PD(40),
	PORT_DATA_IO_PU_PD(41),
	PORT_DATA_IO_PU_PD(42),
	PORT_DATA_IO_PU_PD(43),
	PORT_DATA_IO_PU_PD(44),
	PORT_DATA_IO_PU_PD(45),
	PORT_DATA_IO_PU_PD(46),
	PORT_DATA_IO_PU_PD(47),
	PORT_DATA_IO_PU_PD(48),
	PORT_DATA_IO_PU_PD(64),
	PORT_DATA_IO_PU_PD(65),
	PORT_DATA_IO_PU_PD(66),
	PORT_DATA_IO_PU_PD(67),
	PORT_DATA_IO_PU_PD(68),
	PORT_DATA_IO_PU_PD(69),
	PORT_DATA_IO_PU_PD(70),
	PORT_DATA_IO_PU_PD(71),
	PORT_DATA_IO_PU_PD(72),
	PORT_DATA_IO_PU_PD(73),
	PORT_DATA_IO_PU_PD(74),
	PORT_DATA_IO_PU_PD(75),
	PORT_DATA_IO_PU_PD(76),
	PORT_DATA_IO_PU_PD(77),
	PORT_DATA_IO_PU_PD(78),
	PORT_DATA_IO_PU_PD(79),
	PORT_DATA_IO_PU_PD(80),
	PORT_DATA_IO_PU_PD(81),
	PORT_DATA_IO_PU_PD(82),
	PORT_DATA_IO_PU_PD(83),
	PORT_DATA_IO_PU_PD(84),
	PORT_DATA_IO_PU_PD(85),
	PORT_DATA_IO_PU_PD(86),
	PORT_DATA_IO_PU_PD(87),
	PORT_DATA_IO_PU_PD(88),
	PORT_DATA_IO_PU_PD(89),
	PORT_DATA_IO_PU_PD(90),
	PORT_DATA_IO_PU_PD(91),
	PORT_DATA_IO_PU_PD(96),
	PORT_DATA_IO_PU_PD(97),
	PORT_DATA_IO_PU_PD(98),
	PORT_DATA_IO_PU_PD(99),
	PORT_DATA_IO_PU_PD(100),
	PORT_DATA_IO_PU_PD(101),
	PORT_DATA_IO_PU_PD(102),
	PORT_DATA_IO_PU_PD(103),
	PORT_DATA_IO_PU_PD(104),
	PORT_DATA_IO_PU_PD(105),
	PORT_DATA_IO_PU_PD(106),
	PORT_DATA_IO_PU_PD(107),
	PORT_DATA_IO_PU_PD(108),
	PORT_DATA_IO_PU_PD(109),
	PORT_DATA_IO_PU_PD(110),
	PORT_DATA_IO_PU_PD(128),
	PORT_DATA_IO_PU_PD(129),
	PORT_DATA_IO_PU_PD(130),
	PORT_DATA_IO_PU_PD(131),
	PORT_DATA_IO_PU_PD(132),
	PORT_DATA_I_PU_PD(133),
	PORT_DATA_I_PU_PD(134),
	PORT_DATA_I_PU_PD(135),
	PORT_DATA_I_PU_PD(136),
	PORT_DATA_IO_PU_PD(137),
	PORT_DATA_IO_PU_PD(138),
	PORT_DATA_IO(139),
	PORT_DATA_IO_PU_PD(140),
	PORT_DATA_IO_PU_PD(141),
	PORT_DATA_IO_PU_PD(142),
	PORT_DATA_IO_PU_PD(202),
	PORT_DATA_IO_PU_PD(203),
	PORT_DATA_IO_PU_PD(204),
	PORT_DATA_IO_PU_PD(205),
	PORT_DATA_IO_PU_PD(206),
	PORT_DATA_IO_PU_PD(207),
	PORT_DATA_IO_PU_PD(208),
	PORT_DATA_IO_PU_PD(209),
	PORT_DATA_IO_PU_PD(210),
	PORT_DATA_IO_PU_PD(211),
	PORT_DATA_IO_PU_PD(212),
	PORT_DATA_IO_PU_PD(213),
	PORT_DATA_IO_PU_PD(214),
	PORT_DATA_IO_PU_PD(215),
	PORT_DATA_IO_PU_PD(216),
	PORT_DATA_IO_PU_PD(217),
	PORT_DATA_IO_PU_PD(218),
	PORT_DATA_IO_PU_PD(224),
	PORT_DATA_IO_PU_PD(225),
	PORT_DATA_IO_PU_PD(226),
	PORT_DATA_IO_PU_PD(227),
	PORT_DATA_IO_PU_PD(228),
	PORT_DATA_IO_PU_PD(229),
	PORT_DATA_IO_PU_PD(230),
	PORT_DATA_IO_PU_PD(231),
	PORT_DATA_IO_PU_PD(232),
	PORT_DATA_IO_PU_PD(233),
	PORT_DATA_IO_PU_PD(234),
	PORT_DATA_IO_PU_PD(235),
	PORT_DATA_IO_PU_PD(236),
	PORT_DATA_IO_PU_PD(237),
	PORT_DATA_IO_PU_PD(238),
	PORT_DATA_IO_PU_PD(239),
	PORT_DATA_IO_PU_PD(240),
	PORT_DATA_IO_PU_PD(241),
	PORT_DATA_IO_PU_PD(242),
	PORT_DATA_IO_PU_PD(243),
	PORT_DATA_IO_PU_PD(244),
	PORT_DATA_IO_PU_PD(245),
	PORT_DATA_IO_PU_PD(246),
	PORT_DATA_IO_PU_PD(247),
	PORT_DATA_IO_PD(248),
	PORT_DATA_IO_PU_PD(249),
	PORT_DATA_IO_PU_PD(250),
	PORT_DATA_IO_PU_PD(251),
	PORT_DATA_IO_PU_PD(252),
	PORT_DATA_IO_PU_PD(253),
	PORT_DATA_IO_PU_PD(254),
	PORT_DATA_IO_PU_PD(255),
	PORT_DATA_IO_PU_PD(256),
	PORT_DATA_IO_PU_PD(257),
	PORT_DATA_IO_PU_PD(258),
	PORT_DATA_IO_PU_PD(259),
	PORT_DATA_IO_PU_PD(260),
	PORT_DATA_IO_PU_PD(261),
	PORT_DATA_IO_PU_PD(262),
	PORT_DATA_IO_PU_PD(263),
	PORT_DATA_IO_PU_PD(264),
	PORT_DATA_IO_PU_PD(265),
	PORT_DATA_IO_PU_PD(266),
	PORT_DATA_IO_PU_PD(267),
	PORT_DATA_IO_PU_PD(268),
	PORT_DATA_IO_PU_PD(269),
	PORT_DATA_IO_PU_PD(270),
	PORT_DATA_IO_PU_PD(271),
	PORT_DATA_IO_PU_PD(272),
	PORT_DATA_IO_PU_PD(288),
	PORT_DATA_IO_PU_PD(289),
	PORT_DATA_IO_PU_PD(290),
	PORT_DATA_IO_PU_PD(291),
	PORT_DATA_IO_PU_PD(292),
	PORT_DATA_IO_PU_PD(293),
	PORT_DATA_IO_PU_PD(300),
	PORT_DATA_IO_PU_PD(301),
	PORT_DATA_IO_PU_PD(302),
	PORT_DATA_IO_PU_PD(303),
	PORT_DATA_IO_PU_PD(304),
	PORT_DATA_IO_PU_PD(305),
	PORT_DATA_IO_PU_PD(306),
	PORT_DATA_IO_PU_PD(307),
	PORT_DATA_IO_PU_PD(308),
	PORT_DATA_IO_PU_PD(309),
	PORT_DATA_IO_PU_PD(310),
	PORT_DATA_IO_PU_PD(320),
	PORT_DATA_IO_PU_PD(321),
	PORT_DATA_IO_PU_PD(322),
	PORT_DATA_IO_PU_PD(323),
	PORT_DATA_IO_PU_PD(324),
	PORT_DATA_IO_PU_PD(325),
	PORT_DATA_IO_PD(326),
	PORT_DATA_IO_PU_PD(327),

	/* Table 9-1 (Function 0-5) */
	PINMUX_DATA(LCDD0_MARK, PORT0_FN1),
	PINMUX_DATA(LCDD1_MARK, PORT1_FN1),
	PINMUX_DATA(LCDD2_MARK, PORT2_FN1),
	PINMUX_DATA(LCDD3_MARK, PORT3_FN1),
	PINMUX_DATA(LCDD4_MARK, PORT4_FN1),
	PINMUX_DATA(LCDD5_MARK, PORT5_FN1),
	PINMUX_DATA(LCDD6_MARK, PORT6_FN1),
	PINMUX_DATA(LCDD7_MARK, PORT7_FN1),
	PINMUX_DATA(LCDD8_MARK, PORT8_FN1),
	PINMUX_DATA(LCDD9_MARK, PORT9_FN1),
	PINMUX_DATA(LCDD10_MARK, PORT10_FN1),
	PINMUX_DATA(LCDD11_MARK, PORT11_FN1),
	PINMUX_DATA(LCDD12_MARK, PORT12_FN1),
	PINMUX_DATA(LCDD13_MARK, PORT13_FN1),
	PINMUX_DATA(LCDD14_MARK, PORT14_FN1),
	PINMUX_DATA(LCDD15_MARK, PORT15_FN1),
	PINMUX_DATA(LCDD16_MARK, PORT16_FN1),
	PINMUX_DATA(LCDD17_MARK, PORT17_FN1),
	PINMUX_DATA(LCDD18_MARK, PORT18_FN1),
	PINMUX_DATA(LCDD19_MARK, PORT19_FN1),
	PINMUX_DATA(LCDD20_MARK, PORT20_FN1),
	PINMUX_DATA(LCDD21_MARK, PORT21_FN1),
	PINMUX_DATA(LCDD22_MARK, PORT22_FN1),
	PINMUX_DATA(LCDD23_MARK, PORT23_FN1),
	PINMUX_DATA(LCDHSYN_MARK, PORT24_FN1), \
	PINMUX_DATA(LCDCS__MARK, PORT24_FN2),
	PINMUX_DATA(LCDVSYN_MARK, PORT25_FN1),
	PINMUX_DATA(LCDDCK_MARK, PORT26_FN1), \
	PINMUX_DATA(LCDWR__MARK, PORT26_FN2),
	PINMUX_DATA(LCDDISP_MARK, PORT27_FN1), \
	PINMUX_DATA(LCDRS_MARK, PORT27_FN2),
	PINMUX_DATA(LCDRD_N_MARK, PORT28_FN1),
	PINMUX_DATA(LCDLCLK_MARK, PORT29_FN1),
	PINMUX_DATA(LCDDON_MARK, PORT30_FN1),
	PINMUX_DATA(SCIFA0_RTS__MARK, PORT31_FN1), \
	PINMUX_DATA(SCIFA2_RTS__MARK, PORT31_FN2), \
	PINMUX_DATA(SIM0_DET_MARK, PORT31_FN5),
	PINMUX_DATA(SCIFA0_CTS__MARK, PORT32_FN1), \
	PINMUX_DATA(SCIFA2_CTS__MARK, PORT32_FN2), \
	PINMUX_DATA(SIM1_DET_MARK, PORT32_FN5),
	PINMUX_DATA(SCIFA0_SCK_MARK, PORT33_FN1), \
	PINMUX_DATA(SCIFA2_SCK_MARK, PORT33_FN2), \
	PINMUX_DATA(SIM0_PWRON_MARK, PORT33_FN5),
	PINMUX_DATA(SCIFA1_RTS__MARK, PORT34_FN1), \
	PINMUX_DATA(SCIFA3_RTS__MARK, PORT34_FN2), \
	PINMUX_DATA(SIM1_PWRON_MARK, PORT34_FN5),
	PINMUX_DATA(SCIFA1_CTS__MARK, PORT35_FN1), \
	PINMUX_DATA(SCIFA3_CTS__MARK, PORT35_FN2), \
	PINMUX_DATA(SIM0_VOLTSEL0_MARK, PORT35_FN5),
	PINMUX_DATA(SCIFA1_SCK_MARK, PORT36_FN1), \
	PINMUX_DATA(SCIFA3_SCK_MARK, PORT36_FN2), \
	PINMUX_DATA(TPUTO0_MARK, PORT36_FN3), \
	PINMUX_DATA(SIM0_VOLTSEL1_MARK, PORT36_FN5),
	PINMUX_DATA(SCIFB0_RTS__MARK, PORT37_FN1), \
	PINMUX_DATA(TPUTO1_MARK, PORT37_FN3), \
	PINMUX_DATA(SIM1_VOLTSEL0_MARK, PORT37_FN5),
	PINMUX_DATA(SCIFB0_CTS__MARK, PORT38_FN1), \
	PINMUX_DATA(SCIFB2_SCK_MARK, PORT38_FN2), \
	PINMUX_DATA(TPUTO2_MARK, PORT38_FN3), \
	PINMUX_DATA(SIM1_VOLTSEL1_MARK, PORT38_FN5),
	PINMUX_DATA(SCIFB0_SCK_MARK, PORT39_FN1), \
	PINMUX_DATA(SCIFB1_SCK_MARK, PORT39_FN2), \
	PINMUX_DATA(TPUTO3_MARK, PORT39_FN3),
	PINMUX_DATA(TS_SDAT_MARK, PORT40_FN1), \
	PINMUX_DATA(MSIOF2_TXD_MARK, PORT40_FN2),
	PINMUX_DATA(TS_SPSYNC_MARK, PORT41_FN1), \
	PINMUX_DATA(MSIOF2_RXD_MARK, PORT41_FN2),
	PINMUX_DATA(TS_SCK_MARK, PORT42_FN1), \
	PINMUX_DATA(MSIOF2_SCK_MARK, PORT42_FN2),
	PINMUX_DATA(TS_SDEN_MARK, PORT43_FN1), \
	PINMUX_DATA(MSIOF2_SYNC_MARK, PORT43_FN2),
	PINMUX_DATA(KEYIN0_MARK, PORT44_FN1),
	PINMUX_DATA(KEYIN1_MARK, PORT45_FN1),
	PINMUX_DATA(KEYIN2_MARK, PORT46_FN1),
	PINMUX_DATA(KEYIN3_MARK, PORT47_FN1),
	PINMUX_DATA(KEYIN4_MARK, PORT48_FN1),
	PINMUX_DATA(SIM0_RST_MARK, PORT64_FN1),
	PINMUX_DATA(SIM0_CLK_MARK, PORT65_FN1),
	PINMUX_DATA(SIM0_IO_MARK, PORT66_FN1),
	PINMUX_DATA(SIM1_RST_MARK, PORT67_FN1),
	PINMUX_DATA(SIM1_CLK_MARK, PORT68_FN1),
	PINMUX_DATA(SIM1_IO_MARK, PORT69_FN1),
	PINMUX_DATA(IC_DP_MARK, PORT70_FN1),
	PINMUX_DATA(IC_DM_MARK, PORT71_FN1),
	PINMUX_DATA(HSI_RX_FLAG_MARK, PORT72_FN1), \
	PINMUX_DATA(SCIFB2_TXD_MARK, PORT72_FN2), \
	PINMUX_DATA(MSIOF3_TXD_MARK, PORT72_FN3),
	PINMUX_DATA(HSI_RX_DATA_MARK, PORT73_FN1), \
	PINMUX_DATA(SCIFB2_RXD_MARK, PORT73_FN2), \
	PINMUX_DATA(MSIOF3_RXD_MARK, PORT73_FN3),
	PINMUX_DATA(HSI_TX_READY_MARK, PORT74_FN1), \
	PINMUX_DATA(SCIFB2_RTS_MARK, PORT74_FN2), \
	PINMUX_DATA(MSIOF3_SCK_MARK, PORT74_FN3),
	PINMUX_DATA(HSI_RX_WAKE_MARK, PORT75_FN1), \
	PINMUX_DATA(SCIFB2_CTS_MARK, PORT75_FN2), \
	PINMUX_DATA(MSIOF3_SYNC_MARK, PORT75_FN3),
	PINMUX_DATA(HSI_TX_FLAG_MARK, PORT76_FN1), \
	PINMUX_DATA(SCIFB1_RTS_MARK, PORT76_FN2),
	PINMUX_DATA(HSI_TX_DATA_MARK, PORT77_FN1), \
	PINMUX_DATA(SCIFB1_CTS_MARK, PORT77_FN2),
	PINMUX_DATA(HSI_RX_READY_MARK, PORT78_FN1), \
	PINMUX_DATA(SCIFB1_TXD_MARK, PORT78_FN2),
	PINMUX_DATA(HSI_TX_WAKE_MARK, PORT79_FN1), \
	PINMUX_DATA(SCIFB1_RXD_MARK, PORT79_FN2),
	PINMUX_DATA(MSIOF0_TXD_MARK, PORT80_FN1),
	PINMUX_DATA(MSIOF0_RXD_MARK, PORT81_FN1),
	PINMUX_DATA(MSIOF0_SCK_MARK, PORT82_FN1),
	PINMUX_DATA(MSIOF0_SYNC_MARK, PORT83_FN1),
	PINMUX_DATA(MSIOF1_TXD_MARK, PORT84_FN1), \
	PINMUX_DATA(I2C_SCL0H_MARK, PORT84_FN2),
	PINMUX_DATA(MSIOF1_RXD_MARK, PORT85_FN1), \
	PINMUX_DATA(I2C_SDA0H_MARK, PORT85_FN2),
	PINMUX_DATA(MSIOF1_SCK_MARK, PORT86_FN1), \
	PINMUX_DATA(I2C_SCL1H_MARK, PORT86_FN2),
	PINMUX_DATA(MSIOF1_SYNC_MARK, PORT87_FN1), \
	PINMUX_DATA(I2C_SDA1H_MARK, PORT87_FN2),
	PINMUX_DATA(MSIOF0_SS1_MARK, PORT88_FN1), \
	PINMUX_DATA(SCIFA2_TXD_MARK, PORT88_FN2),
	PINMUX_DATA(MSIOF1_SS1_MARK, PORT89_FN1), \
	PINMUX_DATA(SCIFA2_RXD_MARK, PORT89_FN2),
	PINMUX_DATA(MSIOF2_SS1_MARK, PORT90_FN1), \
	PINMUX_DATA(SCIFA3_TXD_MARK, PORT90_FN2),
	PINMUX_DATA(MSIOF3_SS1_MARK, PORT91_FN1), \
	PINMUX_DATA(SCIFA3_RXD_MARK, PORT91_FN2),
	PINMUX_DATA(KEYIN5_MARK, PORT96_FN1),
	PINMUX_DATA(KEYIN6_MARK, PORT97_FN1),
	PINMUX_DATA(KEYIN7_MARK, PORT98_FN1),
	PINMUX_DATA(KEYOUT0_MARK, PORT99_FN2),
	PINMUX_DATA(KEYOUT1_MARK, PORT100_FN2),
	PINMUX_DATA(KEYOUT2_MARK, PORT101_FN2),
	PINMUX_DATA(KEYOUT3_MARK, PORT102_FN2),
	PINMUX_DATA(KEYOUT4_MARK, PORT103_FN2),
	PINMUX_DATA(KEYOUT5_MARK, PORT104_FN2),
	PINMUX_DATA(KEYOUT6_MARK, PORT105_FN2),
	PINMUX_DATA(KEYOUT7_MARK, PORT106_FN2),
	PINMUX_DATA(KEYIN8_MARK, PORT107_FN1), \
	PINMUX_DATA(KEYOUT8_MARK, PORT107_FN2),
	PINMUX_DATA(KEYIN9_MARK, PORT108_FN1), \
	PINMUX_DATA(KEYOUT9_MARK, PORT108_FN2),
	PINMUX_DATA(KEYIN10_MARK, PORT109_FN1), \
	PINMUX_DATA(KEYOUT10_MARK, PORT109_FN2),
	PINMUX_DATA(KEYIN11_MARK, PORT110_FN1), \
	PINMUX_DATA(KEYOUT11_MARK, PORT110_FN2),
	PINMUX_DATA(SCIFA0_TXD_MARK, PORT128_FN1),
	PINMUX_DATA(SCIFA0_RXD_MARK, PORT129_FN1),
	PINMUX_DATA(SCIFA1_TXD_MARK, PORT130_FN1),
	PINMUX_DATA(SCIFA1_RXD_MARK, PORT131_FN1),
	PINMUX_DATA(MD2_MARK, PORT132_FN1),
	PINMUX_DATA(MD3_MARK, PORT133_FN1),
	PINMUX_DATA(MD4_MARK, PORT134_FN1),
	PINMUX_DATA(MD6_MARK, PORT135_FN1),
	PINMUX_DATA(MD7_MARK, PORT136_FN1),
	PINMUX_DATA(SCIFB0_TXD_MARK, PORT137_FN1),
	PINMUX_DATA(SCIFB0_RXD_MARK, PORT138_FN1),
	PINMUX_DATA(DIGRFEN_MARK, PORT139_FN1),
	PINMUX_DATA(GPS_TIMESTAMP_MARK, PORT140_FN1),
	PINMUX_DATA(TXP_MARK, PORT141_FN1),
	PINMUX_DATA(TXP2_MARK, PORT142_FN1),
	PINMUX_DATA(SIM0_BSICOMP_MARK, PORT202_FN1),
	PINMUX_DATA(ULPI_DATA0_MARK, PORT203_FN1),
	PINMUX_DATA(ULPI_DATA1_MARK, PORT204_FN1),
	PINMUX_DATA(ULPI_DATA2_MARK, PORT205_FN1),
	PINMUX_DATA(ULPI_DATA3_MARK, PORT206_FN1),
	PINMUX_DATA(ULPI_DATA4_MARK, PORT207_FN1),
	PINMUX_DATA(ULPI_DATA5_MARK, PORT208_FN1),
	PINMUX_DATA(ULPI_DATA6_MARK, PORT209_FN1),
	PINMUX_DATA(ULPI_DATA7_MARK, PORT210_FN1),
	PINMUX_DATA(ULPI_CLK_MARK, PORT211_FN1),
	PINMUX_DATA(ULPI_STP_MARK, PORT212_FN1),
	PINMUX_DATA(ULPI_DIR_MARK, PORT213_FN1),
	PINMUX_DATA(ULPI_NXT_MARK, PORT214_FN1),
	PINMUX_DATA(VIO_CKO1_MARK, PORT215_FN1),
	PINMUX_DATA(VIO_CKO2_MARK, PORT216_FN1),
	PINMUX_DATA(VIO_CKO3_MARK, PORT217_FN1),
	PINMUX_DATA(VIO_CKO4_MARK, PORT218_FN1),
	PINMUX_DATA(RD_N_MARK, PORT224_FN1),
	PINMUX_DATA(WE0_N_MARK, PORT225_FN1), \
	PINMUX_DATA(PORT225_RDWR_MARK, PORT225_FN2),
	PINMUX_DATA(WE1_N_MARK, PORT226_FN1), \
	PINMUX_DATA(SIM0_GPO0_MARK, PORT226_FN5),
	PINMUX_DATA(CS0_N_MARK, PORT227_FN1), \
	PINMUX_DATA(SIM0_GPO1_MARK, PORT227_FN5),
	PINMUX_DATA(CS2_N_MARK, PORT228_FN1), \
	PINMUX_DATA(SIM0_GPO2_MARK, PORT228_FN5),
	PINMUX_DATA(CS4_N_MARK, PORT229_FN1), \
	PINMUX_DATA(SIM1_GPO0_MARK, PORT229_FN5),
	PINMUX_DATA(WAIT_N_MARK, PORT230_FN1), \
	PINMUX_DATA(SIM1_GPO1_MARK, PORT230_FN5),
	PINMUX_DATA(PORT231_RDWR_MARK, PORT231_FN1), \
	PINMUX_DATA(SIM1_GPO2_MARK, PORT231_FN5),
	PINMUX_DATA(D15_MARK, PORT232_FN1), \
	PINMUX_DATA(GIO_OUT15_MARK, PORT232_FN5),
	PINMUX_DATA(D14_MARK, PORT233_FN1), \
	PINMUX_DATA(GIO_OUT14_MARK, PORT233_FN5),
	PINMUX_DATA(D13_MARK, PORT234_FN1), \
	PINMUX_DATA(GIO_OUT13_MARK, PORT234_FN5),
	PINMUX_DATA(D12_MARK, PORT235_FN1), \
	PINMUX_DATA(GIO_OUT12_MARK, PORT235_FN5),
	PINMUX_DATA(D11_MARK, PORT236_FN1), \
	PINMUX_DATA(GIO_OUT11_MARK, PORT236_FN5),
	PINMUX_DATA(D10_MARK, PORT237_FN1), \
	PINMUX_DATA(GIO_OUT10_MARK, PORT237_FN5),
	PINMUX_DATA(D9_MARK, PORT238_FN1), \
	PINMUX_DATA(GIO_OUT9_MARK, PORT238_FN5),
	PINMUX_DATA(D8_MARK, PORT239_FN1), \
	PINMUX_DATA(GIO_OUT8_MARK, PORT239_FN5),
	PINMUX_DATA(D7_MARK, PORT240_FN1), \
	PINMUX_DATA(GIO_OUT7_MARK, PORT240_FN5),
	PINMUX_DATA(D6_MARK, PORT241_FN1), \
	PINMUX_DATA(GIO_OUT6_MARK, PORT241_FN5),
	PINMUX_DATA(D5_MARK, PORT242_FN1), \
	PINMUX_DATA(GIO_OUT5_MARK, PORT242_FN5),
	PINMUX_DATA(D4_MARK, PORT243_FN1), \
	PINMUX_DATA(GIO_OUT4_MARK, PORT243_FN5),
	PINMUX_DATA(D3_MARK, PORT244_FN1), \
	PINMUX_DATA(GIO_OUT3_MARK, PORT244_FN5),
	PINMUX_DATA(D2_MARK, PORT245_FN1), \
	PINMUX_DATA(GIO_OUT2_MARK, PORT245_FN5),
	PINMUX_DATA(D1_MARK, PORT246_FN1), \
	PINMUX_DATA(GIO_OUT1_MARK, PORT246_FN5),
	PINMUX_DATA(D0_MARK, PORT247_FN1), \
	PINMUX_DATA(GIO_OUT0_MARK, PORT247_FN5),
	PINMUX_DATA(CKO_MARK, PORT248_FN1), \
	PINMUX_DATA(MMCCLK1_MARK, PORT248_FN2),
	PINMUX_DATA(A10_MARK, PORT249_FN1), \
	PINMUX_DATA(MMCD1_7_MARK, PORT249_FN2),
	PINMUX_DATA(A9_MARK, PORT250_FN1), \
	PINMUX_DATA(MMCD1_6_MARK, PORT250_FN2),
	PINMUX_DATA(A8_MARK, PORT251_FN1), \
	PINMUX_DATA(MMCD1_5_MARK, PORT251_FN2),
	PINMUX_DATA(A7_MARK, PORT252_FN1), \
	PINMUX_DATA(MMCD1_4_MARK, PORT252_FN2),
	PINMUX_DATA(A6_MARK, PORT253_FN1), \
	PINMUX_DATA(MMCD1_3_MARK, PORT253_FN2),
	PINMUX_DATA(A5_MARK, PORT254_FN1), \
	PINMUX_DATA(MMCD1_2_MARK, PORT254_FN2),
	PINMUX_DATA(A4_MARK, PORT255_FN1), \
	PINMUX_DATA(MMCD1_1_MARK, PORT255_FN2),
	PINMUX_DATA(A3_MARK, PORT256_FN1), \
	PINMUX_DATA(MMCD1_0_MARK, PORT256_FN2),
	PINMUX_DATA(A2_MARK, PORT257_FN1), \
	PINMUX_DATA(MMCCMD1_MARK, PORT257_FN2),
	PINMUX_DATA(A1_MARK, PORT258_FN1),
	PINMUX_DATA(A0_MARK, PORT259_FN1), \
	PINMUX_DATA(BS_MARK, PORT259_FN2),
	PINMUX_DATA(FSIACK_MARK, PORT260_FN1), \
	PINMUX_DATA(ISP_IRIS1_MARK, PORT260_FN4),
	PINMUX_DATA(FSIAISLD_MARK, PORT261_FN1),
	PINMUX_DATA(FSIAOMC_MARK, PORT262_FN1), \
	PINMUX_DATA(ISP_IRIS0_MARK, PORT262_FN4),
	PINMUX_DATA(FSIAOLR_MARK, PORT263_FN1), \
	PINMUX_DATA(FSIAILR_MARK, PORT263_FN2),
	PINMUX_DATA(FSIAOBT_MARK, PORT264_FN1), \
	PINMUX_DATA(FSIAIBT_MARK, PORT264_FN2),
	PINMUX_DATA(FSIAOSLD_MARK, PORT265_FN1),
	PINMUX_DATA(FSIBISLD_MARK, PORT266_FN1),
	PINMUX_DATA(FSIBOLR_MARK, PORT267_FN1), \
	PINMUX_DATA(FSIBILR_MARK, PORT267_FN2),
	PINMUX_DATA(FSIBOMC_MARK, PORT268_FN1), \
	PINMUX_DATA(ISP_SHUTTER1_MARK, PORT268_FN4),
	PINMUX_DATA(FSIBOBT_MARK, PORT269_FN1), \
	PINMUX_DATA(FSIBIBT_MARK, PORT269_FN2),
	PINMUX_DATA(FSIBOSLD_MARK, PORT270_FN1), \
	PINMUX_DATA(FSIASPDIF_MARK, PORT270_FN2),
	PINMUX_DATA(FSIBCK_MARK, PORT271_FN1), \
	PINMUX_DATA(ISP_SHUTTER0_MARK, PORT271_FN4),
	PINMUX_DATA(VINT_MARK, PORT272_FN1), \
	PINMUX_DATA(ISP_STROBE_MARK, PORT272_FN4),
	PINMUX_DATA(SDHICLK1_MARK, PORT288_FN1), \
	PINMUX_DATA(STMCLK_2_MARK, PORT288_FN3),
	PINMUX_DATA(SDHID1_0_MARK, PORT289_FN1), \
	PINMUX_DATA(STMDATA0_2_MARK, PORT289_FN3),
	PINMUX_DATA(SDHID1_1_MARK, PORT290_FN1), \
	PINMUX_DATA(STMDATA1_2_MARK, PORT290_FN3),
	PINMUX_DATA(SDHID1_2_MARK, PORT291_FN1), \
	PINMUX_DATA(STMDATA2_2_MARK, PORT291_FN3),
	PINMUX_DATA(SDHID1_3_MARK, PORT292_FN1), \
	PINMUX_DATA(STMDATA3_2_MARK, PORT292_FN3),
	PINMUX_DATA(SDHICMD1_MARK, PORT293_FN1), \
	PINMUX_DATA(STMSIDI_2_MARK, PORT293_FN3),
	PINMUX_DATA(MMCD0_0_MARK, PORT300_FN1),
	PINMUX_DATA(MMCD0_1_MARK, PORT301_FN1),
	PINMUX_DATA(MMCD0_2_MARK, PORT302_FN1),
	PINMUX_DATA(MMCD0_3_MARK, PORT303_FN1),
	PINMUX_DATA(MMCD0_4_MARK, PORT304_FN1),
	PINMUX_DATA(MMCD0_5_MARK, PORT305_FN1),
	PINMUX_DATA(MMCD0_6_MARK, PORT306_FN1),
	PINMUX_DATA(MMCD0_7_MARK, PORT307_FN1),
	PINMUX_DATA(MMCCMD0_MARK, PORT308_FN1),
	PINMUX_DATA(MMCCLK0_MARK, PORT309_FN1),
	PINMUX_DATA(MMCRST_MARK, PORT310_FN1),
	PINMUX_DATA(SDHID0_0_MARK, PORT320_FN1), \
	PINMUX_DATA(STMDATA0_1_MARK, PORT320_FN3),
	PINMUX_DATA(SDHID0_1_MARK, PORT321_FN1), \
	PINMUX_DATA(STMDATA1_1_MARK, PORT321_FN3),
	PINMUX_DATA(SDHID0_2_MARK, PORT322_FN1), \
	PINMUX_DATA(STMDATA2_1_MARK, PORT322_FN3),
	PINMUX_DATA(SDHID0_3_MARK, PORT323_FN1), \
	PINMUX_DATA(STMDATA3_1_MARK, PORT323_FN3),
	PINMUX_DATA(SDHICMD0_MARK, PORT324_FN1), \
	PINMUX_DATA(STMSIDI_1_MARK, PORT324_FN3),
	PINMUX_DATA(SDHIWP0_MARK, PORT325_FN1),
	PINMUX_DATA(SDHICLK0_MARK, PORT326_FN1), \
	PINMUX_DATA(STMCLK_1_MARK, PORT326_FN3),
	PINMUX_DATA(SDHICD0_MARK, PORT327_FN1),

	/* MSEL3 special cases */
	PINMUX_DATA(SDHI_IO_POWER_OFF_MARK, MSEL3CR_MSEL28_0),
	PINMUX_DATA(SDHI_IO_POWER_ON_MARK, MSEL3CR_MSEL28_1),
	PINMUX_DATA(VCCQ3_VREF_18V_MARK, MSEL3CR_MSEL27_0),
	PINMUX_DATA(VCCQ3_VREF_33V_MARK, MSEL3CR_MSEL27_1),
	PINMUX_DATA(VCCQ_SIM0_VREF_18V_MARK, MSEL3CR_MSEL26_0),
	PINMUX_DATA(VCCQ_SIM0_VREF_33V_MARK, MSEL3CR_MSEL26_1),
	PINMUX_DATA(VCCQ_SIM1_VREF_18V_MARK, MSEL3CR_MSEL25_0),
	PINMUX_DATA(VCCQ_SIM1_VREF_33V_MARK, MSEL3CR_MSEL25_1),
	PINMUX_DATA(DEBUG_MON_KEYSC_MARK, MSEL3CR_MSEL15_0),
	PINMUX_DATA(DEBUG_MON_BSC_MARK, MSEL3CR_MSEL15_1),
	PINMUX_DATA(ICDP_ICDM_OUTDISABLE_MARK, MSEL3CR_MSEL3_0),
	PINMUX_DATA(ICDP_ICDM_ICUSB_MARK, MSEL3CR_MSEL3_1),
	PINMUX_DATA(HSI_INTERNAL_CON_MARK, MSEL3CR_MSEL1_0),
	PINMUX_DATA(HSI_HSI0_SEL_MARK, MSEL3CR_MSEL1_1, MSEL3CR_MSEL0_0),
	PINMUX_DATA(HSI_HSIB_SEL_MARK, MSEL3CR_MSEL1_1, MSEL3CR_MSEL0_1),

	/* MSEL4 special cases */
	PINMUX_DATA(RESETA_PD_MARK, MSEL4CR_MSEL4_0),
	PINMUX_DATA(RESETA_PU_MARK, MSEL4CR_MSEL4_1),
	PINMUX_DATA(ASEBRK_PD_MARK, MSEL4CR_MSEL1_0),
	PINMUX_DATA(ASEBRK_PU_MARK, MSEL4CR_MSEL1_1),
};


#define _GPIO_PORT(pfx, sfx) PINMUX_GPIO(GPIO_PORT##pfx, PORT##pfx##_DATA)
#define GPIO_PORT_328() _328(_GPIO_PORT, , unused)
#define GPIO_FN(str) PINMUX_GPIO(GPIO_FN_##str, str##_MARK)

static struct pinmux_gpio pinmux_gpios[] = {
	GPIO_PORT_328(),

	/* Table 9-1 (Functions 0-5) */
	GPIO_FN(LCDD0),
	GPIO_FN(LCDD1),
	GPIO_FN(LCDD2),
	GPIO_FN(LCDD3),
	GPIO_FN(LCDD4),
	GPIO_FN(LCDD5),
	GPIO_FN(LCDD6),
	GPIO_FN(LCDD7),
	GPIO_FN(LCDD8),
	GPIO_FN(LCDD9),
	GPIO_FN(LCDD10),
	GPIO_FN(LCDD11),
	GPIO_FN(LCDD12),
	GPIO_FN(LCDD13),
	GPIO_FN(LCDD14),
	GPIO_FN(LCDD15),
	GPIO_FN(LCDD16),
	GPIO_FN(LCDD17),
	GPIO_FN(LCDD18),
	GPIO_FN(LCDD19),
	GPIO_FN(LCDD20),
	GPIO_FN(LCDD21),
	GPIO_FN(LCDD22),
	GPIO_FN(LCDD23),
	GPIO_FN(LCDHSYN), \
	GPIO_FN(LCDCS_),
	GPIO_FN(LCDVSYN),
	GPIO_FN(LCDDCK), \
	GPIO_FN(LCDWR_),
	GPIO_FN(LCDDISP), \
	GPIO_FN(LCDRS),
	GPIO_FN(LCDRD_N),
	GPIO_FN(LCDLCLK),
	GPIO_FN(LCDDON),
	GPIO_FN(SCIFA0_RTS_), \
	GPIO_FN(SCIFA2_RTS_), \
	GPIO_FN(SIM0_DET),
	GPIO_FN(SCIFA0_CTS_), \
	GPIO_FN(SCIFA2_CTS_), \
	GPIO_FN(SIM1_DET),
	GPIO_FN(SCIFA0_SCK), \
	GPIO_FN(SCIFA2_SCK), \
	GPIO_FN(SIM0_PWRON),
	GPIO_FN(SCIFA1_RTS_), \
	GPIO_FN(SCIFA3_RTS_), \
	GPIO_FN(SIM1_PWRON),
	GPIO_FN(SCIFA1_CTS_), \
	GPIO_FN(SCIFA3_CTS_), \
	GPIO_FN(SIM0_VOLTSEL0),
	GPIO_FN(SCIFA1_SCK), \
	GPIO_FN(SCIFA3_SCK), \
	GPIO_FN(TPUTO0), \
	GPIO_FN(SIM0_VOLTSEL1),
	GPIO_FN(SCIFB0_RTS_), \
	GPIO_FN(TPUTO1), \
	GPIO_FN(SIM1_VOLTSEL0),
	GPIO_FN(SCIFB0_CTS_), \
	GPIO_FN(SCIFB2_SCK), \
	GPIO_FN(TPUTO2), \
	GPIO_FN(SIM1_VOLTSEL1),
	GPIO_FN(SCIFB0_SCK), \
	GPIO_FN(SCIFB1_SCK), \
	GPIO_FN(TPUTO3),
	GPIO_FN(TS_SDAT), \
	GPIO_FN(MSIOF2_TXD),
	GPIO_FN(TS_SPSYNC), \
	GPIO_FN(MSIOF2_RXD),
	GPIO_FN(TS_SCK), \
	GPIO_FN(MSIOF2_SCK),
	GPIO_FN(TS_SDEN), \
	GPIO_FN(MSIOF2_SYNC),
	GPIO_FN(KEYIN0),
	GPIO_FN(KEYIN1),
	GPIO_FN(KEYIN2),
	GPIO_FN(KEYIN3),
	GPIO_FN(KEYIN4),
	GPIO_FN(SIM0_RST),
	GPIO_FN(SIM0_CLK),
	GPIO_FN(SIM0_IO),
	GPIO_FN(SIM1_RST),
	GPIO_FN(SIM1_CLK),
	GPIO_FN(SIM1_IO),
	GPIO_FN(IC_DP),
	GPIO_FN(IC_DM),
	GPIO_FN(HSI_RX_FLAG), \
	GPIO_FN(SCIFB2_TXD), \
	GPIO_FN(MSIOF3_TXD),
	GPIO_FN(HSI_RX_DATA), \
	GPIO_FN(SCIFB2_RXD), \
	GPIO_FN(MSIOF3_RXD),
	GPIO_FN(HSI_TX_READY), \
	GPIO_FN(SCIFB2_RTS), \
	GPIO_FN(MSIOF3_SCK),
	GPIO_FN(HSI_RX_WAKE), \
	GPIO_FN(SCIFB2_CTS), \
	GPIO_FN(MSIOF3_SYNC),
	GPIO_FN(HSI_TX_FLAG), \
	GPIO_FN(SCIFB1_RTS),
	GPIO_FN(HSI_TX_DATA), \
	GPIO_FN(SCIFB1_CTS),
	GPIO_FN(HSI_RX_READY), \
	GPIO_FN(SCIFB1_TXD),
	GPIO_FN(HSI_TX_WAKE), \
	GPIO_FN(SCIFB1_RXD),
	GPIO_FN(MSIOF0_TXD),
	GPIO_FN(MSIOF0_RXD),
	GPIO_FN(MSIOF0_SCK),
	GPIO_FN(MSIOF0_SYNC),
	GPIO_FN(MSIOF1_TXD), \
	GPIO_FN(I2C_SCL0H),
	GPIO_FN(MSIOF1_RXD), \
	GPIO_FN(I2C_SDA0H),
	GPIO_FN(MSIOF1_SCK), \
	GPIO_FN(I2C_SCL1H),
	GPIO_FN(MSIOF1_SYNC), \
	GPIO_FN(I2C_SDA1H),
	GPIO_FN(MSIOF0_SS1), \
	GPIO_FN(SCIFA2_TXD),
	GPIO_FN(MSIOF1_SS1), \
	GPIO_FN(SCIFA2_RXD),
	GPIO_FN(MSIOF2_SS1), \
	GPIO_FN(SCIFA3_TXD),
	GPIO_FN(MSIOF3_SS1), \
	GPIO_FN(SCIFA3_RXD),
	GPIO_FN(KEYIN5),
	GPIO_FN(KEYIN6),
	GPIO_FN(KEYIN7),
	GPIO_FN(KEYOUT0),
	GPIO_FN(KEYOUT1),
	GPIO_FN(KEYOUT2),
	GPIO_FN(KEYOUT3),
	GPIO_FN(KEYOUT4),
	GPIO_FN(KEYOUT5),
	GPIO_FN(KEYOUT6),
	GPIO_FN(KEYOUT7),
	GPIO_FN(KEYIN8), \
	GPIO_FN(KEYOUT8),
	GPIO_FN(KEYIN9), \
	GPIO_FN(KEYOUT9),
	GPIO_FN(KEYIN10), \
	GPIO_FN(KEYOUT10),
	GPIO_FN(KEYIN11), \
	GPIO_FN(KEYOUT11),
	GPIO_FN(SCIFA0_TXD),
	GPIO_FN(SCIFA0_RXD),
	GPIO_FN(SCIFA1_TXD),
	GPIO_FN(SCIFA1_RXD),
	GPIO_FN(MD2),
	GPIO_FN(MD3),
	GPIO_FN(MD4),
	GPIO_FN(MD6),
	GPIO_FN(MD7),
	GPIO_FN(SCIFB0_TXD),
	GPIO_FN(SCIFB0_RXD),
	GPIO_FN(DIGRFEN),
	GPIO_FN(GPS_TIMESTAMP),
	GPIO_FN(TXP),
	GPIO_FN(TXP2),
	GPIO_FN(SIM0_BSICOMP),
	GPIO_FN(ULPI_DATA0),
	GPIO_FN(ULPI_DATA1),
	GPIO_FN(ULPI_DATA2),
	GPIO_FN(ULPI_DATA3),
	GPIO_FN(ULPI_DATA4),
	GPIO_FN(ULPI_DATA5),
	GPIO_FN(ULPI_DATA6),
	GPIO_FN(ULPI_DATA7),
	GPIO_FN(ULPI_CLK),
	GPIO_FN(ULPI_STP),
	GPIO_FN(ULPI_DIR),
	GPIO_FN(ULPI_NXT),
	GPIO_FN(VIO_CKO1),
	GPIO_FN(VIO_CKO2),
	GPIO_FN(VIO_CKO3),
	GPIO_FN(VIO_CKO4),
	GPIO_FN(RD_N),
	GPIO_FN(WE0_N), \
	GPIO_FN(PORT225_RDWR),
	GPIO_FN(WE1_N), \
	GPIO_FN(SIM0_GPO0),
	GPIO_FN(CS0_N), \
	GPIO_FN(SIM0_GPO1),
	GPIO_FN(CS2_N), \
	GPIO_FN(SIM0_GPO2),
	GPIO_FN(CS4_N), \
	GPIO_FN(SIM1_GPO0),
	GPIO_FN(WAIT_N), \
	GPIO_FN(SIM1_GPO1),
	GPIO_FN(PORT231_RDWR), \
	GPIO_FN(SIM1_GPO2),
	GPIO_FN(D15), \
	GPIO_FN(GIO_OUT15),
	GPIO_FN(D14), \
	GPIO_FN(GIO_OUT14),
	GPIO_FN(D13), \
	GPIO_FN(GIO_OUT13),
	GPIO_FN(D12), \
	GPIO_FN(GIO_OUT12),
	GPIO_FN(D11), \
	GPIO_FN(GIO_OUT11),
	GPIO_FN(D10), \
	GPIO_FN(GIO_OUT10),
	GPIO_FN(D9), \
	GPIO_FN(GIO_OUT9),
	GPIO_FN(D8), \
	GPIO_FN(GIO_OUT8),
	GPIO_FN(D7), \
	GPIO_FN(GIO_OUT7),
	GPIO_FN(D6), \
	GPIO_FN(GIO_OUT6),
	GPIO_FN(D5), \
	GPIO_FN(GIO_OUT5),
	GPIO_FN(D4), \
	GPIO_FN(GIO_OUT4),
	GPIO_FN(D3), \
	GPIO_FN(GIO_OUT3),
	GPIO_FN(D2), \
	GPIO_FN(GIO_OUT2),
	GPIO_FN(D1), \
	GPIO_FN(GIO_OUT1),
	GPIO_FN(D0), \
	GPIO_FN(GIO_OUT0),
	GPIO_FN(CKO), \
	GPIO_FN(MMCCLK1),
	GPIO_FN(A10), \
	GPIO_FN(MMCD1_7),
	GPIO_FN(A9), \
	GPIO_FN(MMCD1_6),
	GPIO_FN(A8), \
	GPIO_FN(MMCD1_5),
	GPIO_FN(A7), \
	GPIO_FN(MMCD1_4),
	GPIO_FN(A6), \
	GPIO_FN(MMCD1_3),
	GPIO_FN(A5), \
	GPIO_FN(MMCD1_2),
	GPIO_FN(A4), \
	GPIO_FN(MMCD1_1),
	GPIO_FN(A3), \
	GPIO_FN(MMCD1_0),
	GPIO_FN(A2), \
	GPIO_FN(MMCCMD1),
	GPIO_FN(A1),
	GPIO_FN(A0), \
	GPIO_FN(BS),
	GPIO_FN(FSIACK), \
	GPIO_FN(ISP_IRIS1),
	GPIO_FN(FSIAISLD),
	GPIO_FN(FSIAOMC), \
	GPIO_FN(ISP_IRIS0),
	GPIO_FN(FSIAOLR), \
	GPIO_FN(FSIAILR),
	GPIO_FN(FSIAOBT), \
	GPIO_FN(FSIAIBT),
	GPIO_FN(FSIAOSLD),
	GPIO_FN(FSIBISLD),
	GPIO_FN(FSIBOLR), \
	GPIO_FN(FSIBILR),
	GPIO_FN(FSIBOMC), \
	GPIO_FN(ISP_SHUTTER1),
	GPIO_FN(FSIBOBT), \
	GPIO_FN(FSIBIBT),
	GPIO_FN(FSIBOSLD), \
	GPIO_FN(FSIASPDIF),
	GPIO_FN(FSIBCK), \
	GPIO_FN(ISP_SHUTTER0),
	GPIO_FN(VINT), \
	GPIO_FN(ISP_STROBE),
	GPIO_FN(SDHICLK1), \
	GPIO_FN(STMCLK_2),
	GPIO_FN(SDHID1_0), \
	GPIO_FN(STMDATA0_2),
	GPIO_FN(SDHID1_1), \
	GPIO_FN(STMDATA1_2),
	GPIO_FN(SDHID1_2), \
	GPIO_FN(STMDATA2_2),
	GPIO_FN(SDHID1_3), \
	GPIO_FN(STMDATA3_2),
	GPIO_FN(SDHICMD1), \
	GPIO_FN(STMSIDI_2),
	GPIO_FN(MMCD0_0),
	GPIO_FN(MMCD0_1),
	GPIO_FN(MMCD0_2),
	GPIO_FN(MMCD0_3),
	GPIO_FN(MMCD0_4),
	GPIO_FN(MMCD0_5),
	GPIO_FN(MMCD0_6),
	GPIO_FN(MMCD0_7),
	GPIO_FN(MMCCMD0),
	GPIO_FN(MMCCLK0),
	GPIO_FN(MMCRST),
	GPIO_FN(SDHID0_0), \
	GPIO_FN(STMDATA0_1),
	GPIO_FN(SDHID0_1), \
	GPIO_FN(STMDATA1_1),
	GPIO_FN(SDHID0_2), \
	GPIO_FN(STMDATA2_1),
	GPIO_FN(SDHID0_3), \
	GPIO_FN(STMDATA3_1),
	GPIO_FN(SDHICMD0), \
	GPIO_FN(STMSIDI_1),
	GPIO_FN(SDHIWP0),
	GPIO_FN(SDHICLK0), \
	GPIO_FN(STMCLK_1),
	GPIO_FN(SDHICD0),

	/* MSEL3 special cases */
	GPIO_FN(SDHI_IO_POWER_OFF),
	GPIO_FN(SDHI_IO_POWER_ON),
	GPIO_FN(VCCQ3_VREF_18V),
	GPIO_FN(VCCQ3_VREF_33V),
	GPIO_FN(VCCQ_SIM0_VREF_18V),
	GPIO_FN(VCCQ_SIM0_VREF_33V),
	GPIO_FN(VCCQ_SIM1_VREF_18V),
	GPIO_FN(VCCQ_SIM1_VREF_33V),
	GPIO_FN(DEBUG_MON_KEYSC),
	GPIO_FN(DEBUG_MON_BSC),
	GPIO_FN(ICDP_ICDM_OUTDISABLE),
	GPIO_FN(ICDP_ICDM_ICUSB),
	GPIO_FN(HSI_INTERNAL_CON),
	GPIO_FN(HSI_HSI0_SEL),
	GPIO_FN(HSI_HSIB_SEL),

	/* MSEL4 special cases */
	GPIO_FN(RESETA_PD),
	GPIO_FN(RESETA_PU),
	GPIO_FN(ASEBRK_PD),
	GPIO_FN(ASEBRK_PU),
};

#undef PORTCR
#define PORTCR(nr, reg)	\
	{ PINMUX_CFG_REG("PORT" nr "CR", reg, 8, 4) { \
		0, \
		/*0001*/ PORT##nr##_OUT , \
		/*0010*/ PORT##nr##_IN , 0, 0, 0, 0, 0, 0, 0, \
		/*1010*/ PORT##nr##_IN_PD, 0, 0, 0, \
		/*1110*/ PORT##nr##_IN_PU, 0, \
		PORT##nr##_FN0, PORT##nr##_FN1,	PORT##nr##_FN2, \
		PORT##nr##_FN3,	PORT##nr##_FN4, PORT##nr##_FN5, \
		0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } \
	}

static struct pinmux_cfg_reg pinmux_config_regs[] = {
	PORTCR(0, 0xe6050000), /* PORT0CR  */
	PORTCR(1, 0xe6050001), /* PORT1CR  */
	PORTCR(2, 0xe6050002), /* PORT2CR  */
	PORTCR(3, 0xe6050003), /* PORT3CR  */
	PORTCR(4, 0xe6050004), /* PORT4CR  */
	PORTCR(5, 0xe6050005), /* PORT5CR  */
	PORTCR(6, 0xe6050006), /* PORT6CR  */
	PORTCR(7, 0xe6050007), /* PORT7CR  */
	PORTCR(8, 0xe6050008), /* PORT8CR  */
	PORTCR(9, 0xe6050009), /* PORT9CR  */

	PORTCR(10, 0xe605000a), /* PORT10CR  */
	PORTCR(11, 0xe605000b), /* PORT11CR  */
	PORTCR(12, 0xe605000c), /* PORT12CR  */
	PORTCR(13, 0xe605000d), /* PORT13CR  */
	PORTCR(14, 0xe605000e), /* PORT14CR  */
	PORTCR(15, 0xe605000f), /* PORT15CR  */
	PORTCR(16, 0xe6050010), /* PORT16CR  */
	PORTCR(17, 0xe6050011), /* PORT17CR  */
	PORTCR(18, 0xe6050012), /* PORT18CR  */
	PORTCR(19, 0xe6050013), /* PORT19CR  */

	PORTCR(20, 0xe6050014), /* PORT20CR  */
	PORTCR(21, 0xe6050015), /* PORT21CR  */
	PORTCR(22, 0xe6050016), /* PORT22CR  */
	PORTCR(23, 0xe6050017), /* PORT23CR  */
	PORTCR(24, 0xe6050018), /* PORT24CR  */
	PORTCR(25, 0xe6050019), /* PORT25CR  */
	PORTCR(26, 0xe605001a), /* PORT26CR  */
	PORTCR(27, 0xe605001b), /* PORT27CR  */
	PORTCR(28, 0xe605001c), /* PORT28CR  */
	PORTCR(29, 0xe605001d), /* PORT29CR  */

	PORTCR(30, 0xe605001e), /* PORT30CR  */
	PORTCR(31, 0xe605001f), /* PORT31CR  */
	PORTCR(32, 0xe6050020), /* PORT32CR  */
	PORTCR(33, 0xe6050021), /* PORT33CR  */
	PORTCR(34, 0xe6050022), /* PORT34CR  */
	PORTCR(35, 0xe6050023), /* PORT35CR  */
	PORTCR(36, 0xe6050024), /* PORT36CR  */
	PORTCR(37, 0xe6050025), /* PORT37CR  */
	PORTCR(38, 0xe6050026), /* PORT38CR  */
	PORTCR(39, 0xe6050027), /* PORT39CR  */

	PORTCR(40, 0xe6050028), /* PORT40CR  */
	PORTCR(41, 0xe6050029), /* PORT41CR  */
	PORTCR(42, 0xe605002a), /* PORT42CR  */
	PORTCR(43, 0xe605002b), /* PORT43CR  */
	PORTCR(44, 0xe605002c), /* PORT44CR  */
	PORTCR(45, 0xe605002d), /* PORT45CR  */
	PORTCR(46, 0xe605002e), /* PORT46CR  */
	PORTCR(47, 0xe605002f), /* PORT47CR  */
	PORTCR(48, 0xe6050030), /* PORT48CR  */

	PORTCR(64, 0xe6050040), /* PORT64CR  */
	PORTCR(65, 0xe6050041), /* PORT65CR  */
	PORTCR(66, 0xe6050042), /* PORT66CR  */
	PORTCR(67, 0xe6050043), /* PORT67CR  */
	PORTCR(68, 0xe6050044), /* PORT68CR  */
	PORTCR(69, 0xe6050045), /* PORT69CR  */

	PORTCR(70, 0xe6050046), /* PORT70CR  */
	PORTCR(71, 0xe6050047), /* PORT71CR  */
	PORTCR(72, 0xe6050048), /* PORT72CR  */
	PORTCR(73, 0xe6050049), /* PORT73CR  */
	PORTCR(74, 0xe605004a), /* PORT74CR  */
	PORTCR(75, 0xe605004b), /* PORT75CR  */
	PORTCR(76, 0xe605004c), /* PORT76CR  */
	PORTCR(77, 0xe605004d), /* PORT77CR  */
	PORTCR(78, 0xe605004e), /* PORT78CR  */
	PORTCR(79, 0xe605004f), /* PORT79CR  */

	PORTCR(80, 0xe6050050), /* PORT80CR  */
	PORTCR(81, 0xe6050051), /* PORT81CR  */
	PORTCR(82, 0xe6050052), /* PORT82CR  */
	PORTCR(83, 0xe6050053), /* PORT83CR  */
	PORTCR(84, 0xe6050054), /* PORT84CR  */
	PORTCR(85, 0xe6050055), /* PORT85CR  */
	PORTCR(86, 0xe6050056), /* PORT86CR  */
	PORTCR(87, 0xe6050057), /* PORT87CR  */
	PORTCR(88, 0xe6050058), /* PORT88CR  */
	PORTCR(89, 0xe6050059), /* PORT89CR  */

	PORTCR(90, 0xe605005a), /* PORT90CR  */
	PORTCR(91, 0xe605005b), /* PORT91CR  */

	PORTCR(96, 0xe6051060), /* PORT96CR  */
	PORTCR(97, 0xe6051061), /* PORT97CR  */
	PORTCR(98, 0xe6051062), /* PORT98CR  */
	PORTCR(99, 0xe6051063), /* PORT99CR  */

	PORTCR(100, 0xe6051064), /* PORT100CR  */
	PORTCR(101, 0xe6051065), /* PORT101CR  */
	PORTCR(102, 0xe6051066), /* PORT102CR  */
	PORTCR(103, 0xe6051067), /* PORT103CR  */
	PORTCR(104, 0xe6051068), /* PORT104CR  */
	PORTCR(105, 0xe6051069), /* PORT105CR  */
	PORTCR(106, 0xe605106a), /* PORT106CR  */
	PORTCR(107, 0xe605106b), /* PORT107CR  */
	PORTCR(108, 0xe605106c), /* PORT108CR  */
	PORTCR(109, 0xe605106d), /* PORT109CR  */

	PORTCR(110, 0xe605106e), /* PORT110CR  */

	PORTCR(128, 0xe6051080), /* PORT128CR  */
	PORTCR(129, 0xe6051081), /* PORT129CR  */

	PORTCR(130, 0xe6051082), /* PORT130CR  */
	PORTCR(131, 0xe6051083), /* PORT131CR  */
	PORTCR(132, 0xe6051084), /* PORT132CR  */
	PORTCR(133, 0xe6051085), /* PORT133CR  */
	PORTCR(134, 0xe6051086), /* PORT134CR  */
	PORTCR(135, 0xe6051087), /* PORT135CR  */
	PORTCR(136, 0xe6051088), /* PORT136CR  */
	PORTCR(137, 0xe6051089), /* PORT137CR  */
	PORTCR(138, 0xe605108a), /* PORT138CR  */
	PORTCR(139, 0xe605108b), /* PORT139CR  */

	PORTCR(140, 0xe605108c), /* PORT140CR  */
	PORTCR(141, 0xe605108d), /* PORT141CR  */
	PORTCR(142, 0xe605108e), /* PORT142CR  */

	PORTCR(202, 0xe60520ca), /* PORT202CR  */
	PORTCR(203, 0xe60520cb), /* PORT203CR  */
	PORTCR(204, 0xe60520cc), /* PORT204CR  */
	PORTCR(205, 0xe60520cd), /* PORT205CR  */
	PORTCR(206, 0xe60520ce), /* PORT206CR  */
	PORTCR(207, 0xe60520cf), /* PORT207CR  */
	PORTCR(208, 0xe60520d0), /* PORT208CR  */
	PORTCR(209, 0xe60520d1), /* PORT209CR  */

	PORTCR(210, 0xe60520d2), /* PORT210CR  */
	PORTCR(211, 0xe60520d3), /* PORT211CR  */
	PORTCR(212, 0xe60520d4), /* PORT212CR  */
	PORTCR(213, 0xe60520d5), /* PORT213CR  */
	PORTCR(214, 0xe60520d6), /* PORT214CR  */
	PORTCR(215, 0xe60520d7), /* PORT215CR  */
	PORTCR(216, 0xe60520d8), /* PORT216CR  */
	PORTCR(217, 0xe60520d9), /* PORT217CR  */
	PORTCR(218, 0xe60520da), /* PORT218CR  */

	PORTCR(224, 0xe60520e0), /* PORT224CR  */
	PORTCR(225, 0xe60520e1), /* PORT225CR  */
	PORTCR(226, 0xe60520e2), /* PORT226CR  */
	PORTCR(227, 0xe60520e3), /* PORT227CR  */
	PORTCR(228, 0xe60520e4), /* PORT228CR  */
	PORTCR(229, 0xe60520e5), /* PORT229CR  */

	PORTCR(230, 0xe60520e6), /* PORT230CR  */
	PORTCR(231, 0xe60520e7), /* PORT231CR  */
	PORTCR(232, 0xe60520e8), /* PORT232CR  */
	PORTCR(233, 0xe60520e9), /* PORT233CR  */
	PORTCR(234, 0xe60520ea), /* PORT234CR  */
	PORTCR(235, 0xe60520eb), /* PORT235CR  */
	PORTCR(236, 0xe60520ec), /* PORT236CR  */
	PORTCR(237, 0xe60520ed), /* PORT237CR  */
	PORTCR(238, 0xe60520ee), /* PORT238CR  */
	PORTCR(239, 0xe60520ef), /* PORT239CR  */

	PORTCR(240, 0xe60520f0), /* PORT240CR  */
	PORTCR(241, 0xe60520f1), /* PORT241CR  */
	PORTCR(242, 0xe60520f2), /* PORT242CR  */
	PORTCR(243, 0xe60520f3), /* PORT243CR  */
	PORTCR(244, 0xe60520f4), /* PORT244CR  */
	PORTCR(245, 0xe60520f5), /* PORT245CR  */
	PORTCR(246, 0xe60520f6), /* PORT246CR  */
	PORTCR(247, 0xe60520f7), /* PORT247CR  */
	PORTCR(248, 0xe60520f8), /* PORT248CR  */
	PORTCR(249, 0xe60520f9), /* PORT249CR  */

	PORTCR(250, 0xe60520fa), /* PORT250CR  */
	PORTCR(251, 0xe60520fb), /* PORT251CR  */
	PORTCR(252, 0xe60520fc), /* PORT252CR  */
	PORTCR(253, 0xe60520fd), /* PORT253CR  */
	PORTCR(254, 0xe60520fe), /* PORT254CR  */
	PORTCR(255, 0xe60520ff), /* PORT255CR  */
	PORTCR(256, 0xe6052100), /* PORT256CR  */
	PORTCR(257, 0xe6052101), /* PORT257CR  */
	PORTCR(258, 0xe6052102), /* PORT258CR  */
	PORTCR(259, 0xe6052103), /* PORT259CR  */

	PORTCR(260, 0xe6052104), /* PORT260CR  */
	PORTCR(261, 0xe6052105), /* PORT261CR  */
	PORTCR(262, 0xe6052106), /* PORT262CR  */
	PORTCR(263, 0xe6052107), /* PORT263CR  */
	PORTCR(264, 0xe6052108), /* PORT264CR  */
	PORTCR(265, 0xe6052109), /* PORT265CR  */
	PORTCR(266, 0xe605210a), /* PORT266CR  */
	PORTCR(267, 0xe605210b), /* PORT267CR  */
	PORTCR(268, 0xe605210c), /* PORT268CR  */
	PORTCR(269, 0xe605210d), /* PORT269CR  */

	PORTCR(270, 0xe605210e), /* PORT270CR  */
	PORTCR(271, 0xe605210f), /* PORT271CR  */
	PORTCR(272, 0xe6052110), /* PORT272CR  */

	PORTCR(288, 0xe6052120), /* PORT288CR  */
	PORTCR(289, 0xe6052121), /* PORT289CR  */

	PORTCR(290, 0xe6052122), /* PORT290CR  */
	PORTCR(291, 0xe6052123), /* PORT291CR  */
	PORTCR(292, 0xe6052124), /* PORT292CR  */
	PORTCR(293, 0xe6052125), /* PORT293CR  */

	PORTCR(300, 0xe605212c), /* PORT300CR  */
	PORTCR(301, 0xe605212d), /* PORT301CR  */
	PORTCR(302, 0xe605212e), /* PORT302CR  */
	PORTCR(303, 0xe605212f), /* PORT303CR  */
	PORTCR(304, 0xe6052130), /* PORT304CR  */
	PORTCR(305, 0xe6052131), /* PORT305CR  */
	PORTCR(306, 0xe6052132), /* PORT306CR  */
	PORTCR(307, 0xe6052133), /* PORT307CR  */
	PORTCR(308, 0xe6052134), /* PORT308CR  */
	PORTCR(309, 0xe6052135), /* PORT309CR  */

	PORTCR(310, 0xe6052136), /* PORT310CR  */

	PORTCR(320, 0xe6053140), /* PORT320CR  */
	PORTCR(321, 0xe6053141), /* PORT321CR  */
	PORTCR(322, 0xe6053142), /* PORT322CR  */
	PORTCR(323, 0xe6053143), /* PORT323CR  */
	PORTCR(324, 0xe6053144), /* PORT324CR  */
	PORTCR(325, 0xe6053145), /* PORT325CR  */
	PORTCR(326, 0xe6053146), /* PORT326CR  */
	PORTCR(327, 0xe6053147), /* PORT327CR  */

	{ PINMUX_CFG_REG("MSEL3CR", 0xe6058020, 32, 1) {
			0, 0,
			0, 0,
			0, 0,
			MSEL3CR_MSEL28_0, MSEL3CR_MSEL28_1,
			MSEL3CR_MSEL27_0, MSEL3CR_MSEL27_1,
			MSEL3CR_MSEL26_0, MSEL3CR_MSEL26_1,
			MSEL3CR_MSEL25_0, MSEL3CR_MSEL25_1,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			MSEL3CR_MSEL15_0, MSEL3CR_MSEL15_1,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			MSEL3CR_MSEL3_0, MSEL3CR_MSEL3_1,
			0, 0,
			MSEL3CR_MSEL1_0, MSEL3CR_MSEL1_1,
			MSEL3CR_MSEL0_0, MSEL3CR_MSEL0_1,
		}
	},

	{ PINMUX_CFG_REG("MSEL4CR", 0xe6058024, 32, 1) {
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			MSEL4CR_MSEL4_0, MSEL4CR_MSEL4_1,
			0, 0,
			0, 0,
			MSEL4CR_MSEL1_0, MSEL4CR_MSEL1_1,
			0, 0,
		}
	},
	{ },
};

static struct pinmux_data_reg pinmux_data_regs[] = {
	{ PINMUX_DATA_REG("PORTL031_000DR", 0xe6054000, 32) {
			PORT31_DATA, PORT30_DATA, PORT29_DATA, PORT28_DATA,
			PORT27_DATA, PORT26_DATA, PORT25_DATA, PORT24_DATA,
			PORT23_DATA, PORT22_DATA, PORT21_DATA, PORT20_DATA,
			PORT19_DATA, PORT18_DATA, PORT17_DATA, PORT16_DATA,
			PORT15_DATA, PORT14_DATA, PORT13_DATA, PORT12_DATA,
			PORT11_DATA, PORT10_DATA, PORT9_DATA, PORT8_DATA,
			PORT7_DATA, PORT6_DATA, PORT5_DATA, PORT4_DATA,
			PORT3_DATA, PORT2_DATA, PORT1_DATA, PORT0_DATA}
	},
	{ PINMUX_DATA_REG("PORTL063_032DR", 0xe6054004, 32) {
			0, 0, 0, 0,
			0, 0, 0, 0,
			0, 0, 0, 0,
			0, 0, 0, PORT48_DATA,
			PORT47_DATA, PORT46_DATA, PORT45_DATA, PORT44_DATA,
			PORT43_DATA, PORT42_DATA, PORT41_DATA, PORT40_DATA,
			PORT39_DATA, PORT38_DATA, PORT37_DATA, PORT36_DATA,
			PORT35_DATA, PORT34_DATA, PORT33_DATA, PORT32_DATA}
	},
	{ PINMUX_DATA_REG("PORTL095_064DR", 0xe6054008, 32) {
			0, 0, 0, 0,
			PORT91_DATA, PORT90_DATA, PORT89_DATA, PORT88_DATA,
			PORT87_DATA, PORT86_DATA, PORT85_DATA, PORT84_DATA,
			PORT83_DATA, PORT82_DATA, PORT81_DATA, PORT80_DATA,
			PORT79_DATA, PORT78_DATA, PORT77_DATA, PORT76_DATA,
			PORT75_DATA, PORT74_DATA, PORT73_DATA, PORT72_DATA,
			PORT71_DATA, PORT70_DATA, PORT69_DATA, PORT68_DATA,
			PORT67_DATA, PORT66_DATA, PORT65_DATA, PORT64_DATA}
	},
	{ PINMUX_DATA_REG("PORTD127_096DR", 0xe6055000, 32) {
			0, 0, 0, 0,
			0, 0, 0, 0,
			0, 0, 0, 0,
			0, 0, 0, 0,
			0, PORT110_DATA, PORT109_DATA, PORT108_DATA,
			PORT107_DATA, PORT106_DATA, PORT105_DATA, PORT104_DATA,
			PORT103_DATA, PORT102_DATA, PORT101_DATA, PORT100_DATA,
			PORT99_DATA, PORT98_DATA, PORT97_DATA, PORT96_DATA}
	},
	{ PINMUX_DATA_REG("PORTD159_128DR", 0xe6055004, 32) {
			0, 0, 0, 0,
			0, 0, 0, 0,
			0, 0, 0, 0,
			0, 0, 0, 0,
			0, PORT142_DATA, PORT141_DATA, PORT140_DATA,
			PORT139_DATA, PORT138_DATA, PORT137_DATA, PORT136_DATA,
			PORT135_DATA, PORT134_DATA, PORT133_DATA, PORT132_DATA,
			PORT131_DATA, PORT130_DATA, PORT129_DATA, PORT128_DATA}
	},
	{ PINMUX_DATA_REG("PORTR223_192DR", 0xe6056000, 32) {
			0, 0, 0, 0,
			0, PORT218_DATA, PORT217_DATA, PORT216_DATA,
			PORT215_DATA, PORT214_DATA, PORT213_DATA, PORT212_DATA,
			PORT211_DATA, PORT210_DATA, PORT209_DATA, PORT208_DATA,
			PORT207_DATA, PORT206_DATA, PORT205_DATA, PORT204_DATA,
			PORT203_DATA, PORT202_DATA, 0, 0,
			0, 0, 0, 0,
			0, 0, 0, 0}
	},
	{ PINMUX_DATA_REG("PORTR255_224DR", 0xe6056004, 32) {
			PORT255_DATA, PORT254_DATA, PORT253_DATA, PORT252_DATA,
			PORT251_DATA, PORT250_DATA, PORT249_DATA, PORT248_DATA,
			PORT247_DATA, PORT246_DATA, PORT245_DATA, PORT244_DATA,
			PORT243_DATA, PORT242_DATA, PORT241_DATA, PORT240_DATA,
			PORT239_DATA, PORT238_DATA, PORT237_DATA, PORT236_DATA,
			PORT235_DATA, PORT234_DATA, PORT233_DATA, PORT232_DATA,
			PORT231_DATA, PORT230_DATA, PORT229_DATA, PORT228_DATA,
			PORT227_DATA, PORT226_DATA, PORT225_DATA, PORT224_DATA}
	},
	{ PINMUX_DATA_REG("PORTR287_256DR", 0xe6056008, 32) {
			0, 0, 0, 0,
			0, 0, 0, 0,
			0, 0, 0, 0,
			0, 0, 0, PORT272_DATA,
			PORT271_DATA, PORT270_DATA, PORT269_DATA, PORT268_DATA,
			PORT267_DATA, PORT266_DATA, PORT265_DATA, PORT264_DATA,
			PORT263_DATA, PORT262_DATA, PORT261_DATA, PORT260_DATA,
			PORT259_DATA, PORT258_DATA, PORT257_DATA, PORT256_DATA}
	},
	{ PINMUX_DATA_REG("PORTR319_288DR", 0xe605600c, 32) {
			0, 0, 0, 0,
			0, 0, 0, 0,
			0, PORT310_DATA, PORT309_DATA, PORT308_DATA,
			PORT307_DATA, PORT306_DATA, PORT305_DATA, PORT304_DATA,
			PORT303_DATA, PORT302_DATA, PORT301_DATA, PORT300_DATA,
			0, 0, 0, 0,
			0, 0, PORT293_DATA, PORT292_DATA,
			PORT291_DATA, PORT290_DATA, PORT289_DATA, PORT288_DATA}
	},
	{ PINMUX_DATA_REG("PORTU351_320DR", 0xe6057000, 32) {
			0, 0, 0, 0,
			0, 0, 0, 0,
			0, 0, 0, 0,
			0, 0, 0, 0,
			0, 0, 0, 0,
			0, 0, 0, 0,
			PORT327_DATA, PORT326_DATA, PORT325_DATA, PORT324_DATA,
			PORT323_DATA, PORT322_DATA, PORT321_DATA, PORT320_DATA}
	},
	{ },
};

static struct pinmux_irq pinmux_irqs[] = {
	PINMUX_IRQ(irqpin2irq(0), PORT0_FN0),
	PINMUX_IRQ(irqpin2irq(1), PORT1_FN0),
	PINMUX_IRQ(irqpin2irq(2), PORT2_FN0),
	PINMUX_IRQ(irqpin2irq(3), PORT3_FN0),
	PINMUX_IRQ(irqpin2irq(4), PORT4_FN0),
	PINMUX_IRQ(irqpin2irq(5), PORT5_FN0),
	PINMUX_IRQ(irqpin2irq(6), PORT6_FN0),
	PINMUX_IRQ(irqpin2irq(7), PORT7_FN0),
	PINMUX_IRQ(irqpin2irq(8), PORT8_FN0),
	PINMUX_IRQ(irqpin2irq(9), PORT9_FN0),
	PINMUX_IRQ(irqpin2irq(10), PORT10_FN0),
	PINMUX_IRQ(irqpin2irq(11), PORT11_FN0),
	PINMUX_IRQ(irqpin2irq(12), PORT12_FN0),
	PINMUX_IRQ(irqpin2irq(13), PORT13_FN0),
	PINMUX_IRQ(irqpin2irq(14), PORT14_FN0),
	PINMUX_IRQ(irqpin2irq(15), PORT15_FN0),
	PINMUX_IRQ(irqpin2irq(16), PORT16_FN0),
	PINMUX_IRQ(irqpin2irq(17), PORT17_FN0),
	PINMUX_IRQ(irqpin2irq(18), PORT18_FN0),
	PINMUX_IRQ(irqpin2irq(19), PORT19_FN0),
	PINMUX_IRQ(irqpin2irq(20), PORT20_FN0),
	PINMUX_IRQ(irqpin2irq(21), PORT21_FN0),
	PINMUX_IRQ(irqpin2irq(22), PORT22_FN0),
	PINMUX_IRQ(irqpin2irq(23), PORT23_FN0),
	PINMUX_IRQ(irqpin2irq(24), PORT24_FN0),
	PINMUX_IRQ(irqpin2irq(25), PORT25_FN0),
	PINMUX_IRQ(irqpin2irq(26), PORT26_FN0),
	PINMUX_IRQ(irqpin2irq(27), PORT27_FN0),
	PINMUX_IRQ(irqpin2irq(28), PORT28_FN0),
	PINMUX_IRQ(irqpin2irq(29), PORT29_FN0),
	PINMUX_IRQ(irqpin2irq(30), PORT30_FN0),
	PINMUX_IRQ(irqpin2irq(31), PORT31_FN0),
	PINMUX_IRQ(irqpin2irq(32), PORT32_FN0),
	PINMUX_IRQ(irqpin2irq(33), PORT33_FN0),
	PINMUX_IRQ(irqpin2irq(34), PORT34_FN0),
	PINMUX_IRQ(irqpin2irq(35), PORT35_FN0),
	PINMUX_IRQ(irqpin2irq(36), PORT36_FN0),
	PINMUX_IRQ(irqpin2irq(37), PORT37_FN0),
	PINMUX_IRQ(irqpin2irq(38), PORT38_FN0),
	PINMUX_IRQ(irqpin2irq(39), PORT39_FN0),
	PINMUX_IRQ(irqpin2irq(59), PORT75_FN0),
	PINMUX_IRQ(irqpin2irq(40), PORT96_FN0),
	PINMUX_IRQ(irqpin2irq(41), PORT97_FN0),
	PINMUX_IRQ(irqpin2irq(42), PORT98_FN0),
	PINMUX_IRQ(irqpin2irq(43), PORT104_FN0),
	PINMUX_IRQ(irqpin2irq(44), PORT105_FN0),
	PINMUX_IRQ(irqpin2irq(45), PORT106_FN0),
	PINMUX_IRQ(irqpin2irq(46), PORT107_FN0),
	PINMUX_IRQ(irqpin2irq(47), PORT108_FN0),
	PINMUX_IRQ(irqpin2irq(48), PORT109_FN0),
	PINMUX_IRQ(irqpin2irq(49), PORT110_FN0),
	PINMUX_IRQ(irqpin2irq(60), PORT202_FN0),
	PINMUX_IRQ(irqpin2irq(52), PORT224_FN0),
	PINMUX_IRQ(irqpin2irq(53), PORT225_FN0),
	PINMUX_IRQ(irqpin2irq(54), PORT226_FN0),
	PINMUX_IRQ(irqpin2irq(55), PORT227_FN0),
	PINMUX_IRQ(irqpin2irq(56), PORT258_FN0),
	PINMUX_IRQ(irqpin2irq(57), PORT259_FN0),
	PINMUX_IRQ(irqpin2irq(58), PORT272_FN0),
	PINMUX_IRQ(irqpin2irq(51), PORT290_FN0),
	PINMUX_IRQ(irqpin2irq(50), PORT327_FN0),
};

static struct resource r8a73734_pfc_resources[] = {
	[0] = {
		.start	= 0xe6050000,
		.end	= 0xe605819f,
		.flags	= IORESOURCE_MEM,
	},
};

static struct pinmux_info r8a73734_pinmux_info = {
	.name = "r8a73734_pfc",
	.reserved_id = PINMUX_RESERVED,
	.data = { PINMUX_DATA_BEGIN, PINMUX_DATA_END },
	.input = { PINMUX_INPUT_BEGIN, PINMUX_INPUT_END },
	.input_pu = { PINMUX_INPUT_PULLUP_BEGIN, PINMUX_INPUT_PULLUP_END },
	.input_pd = { PINMUX_INPUT_PULLDOWN_BEGIN, PINMUX_INPUT_PULLDOWN_END },
	.output = { PINMUX_OUTPUT_BEGIN, PINMUX_OUTPUT_END },
	.mark = { PINMUX_MARK_BEGIN, PINMUX_MARK_END },
	.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },

	.first_gpio = GPIO_PORT0,
	.last_gpio = GPIO_FN_ASEBRK_PU,

	.gpios = pinmux_gpios,
	.cfg_regs = pinmux_config_regs,
	.data_regs = pinmux_data_regs,

	.gpio_data = pinmux_data,
	.gpio_data_size = ARRAY_SIZE(pinmux_data),

	.gpio_irq = pinmux_irqs,
	.gpio_irq_size = ARRAY_SIZE(pinmux_irqs),

	.resource = r8a73734_pfc_resources,
	.num_resources = ARRAY_SIZE(r8a73734_pfc_resources),
};

void r8a73734_pinmux_init(void)
{
	register_pinmux(&r8a73734_pinmux_info);
}
