Timing Analyzer report for HLSTM_FIXED
Wed Jun 05 14:42:05 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clock'
 14. Slow 1200mV 85C Model Hold: 'clock'
 15. Slow 1200mV 85C Model Recovery: 'clock'
 16. Slow 1200mV 85C Model Removal: 'clock'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'clock'
 25. Slow 1200mV 0C Model Hold: 'clock'
 26. Slow 1200mV 0C Model Recovery: 'clock'
 27. Slow 1200mV 0C Model Removal: 'clock'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'clock'
 35. Fast 1200mV 0C Model Hold: 'clock'
 36. Fast 1200mV 0C Model Recovery: 'clock'
 37. Fast 1200mV 0C Model Removal: 'clock'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; HLSTM_FIXED                                         ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL006YU256C6G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.29        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   9.5%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------+
; SDC File List                                                                  ;
+--------------------------------------------------------------------------------+
SDC File Path : src/SDC1.sdc
Status        : OK
Read at       : Wed Jun 05 14:42:03 2024
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clocks                                                                         ;
+--------------------------------------------------------------------------------+
Clock Name  : clock
Type        : Base
Period      : 10.000
Frequency   : 100.0 MHz
Rise        : 0.000
Fall        : 5.000
Duty Cycle  : 
Divide by   : 
Multiply by : 
Phase       : 
Offset      : 
Edge List   : 
Edge Shift  : 
Inverted    : 
Master      : 
Source      : 
Targets     : { clock }
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                             ;
+--------------------------------------------------------------------------------+
Fmax            : 102.86 MHz
Restricted Fmax : 102.86 MHz
Clock Name      : clock
Note            : 
+--------------------------------------------------------------------------------+

This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+--------------------------------------------------------------------------------+
Clock         : clock
Slack         : 0.278
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+--------------------------------------------------------------------------------+
Clock         : clock
Slack         : 0.370
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                         ;
+--------------------------------------------------------------------------------+
Clock         : clock
Slack         : 8.605
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                          ;
+--------------------------------------------------------------------------------+
Clock         : clock
Slack         : 0.412
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+--------------------------------------------------------------------------------+
Clock         : clock
Slack         : 4.423
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                           ;
+--------------------------------------------------------------------------------+
Slack        : 0.278
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.069
Data Delay   : 9.583

Slack        : 0.414
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.069
Data Delay   : 9.447

Slack        : 0.545
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.069
Data Delay   : 9.316

Slack        : 0.627
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.075
Data Delay   : 9.228

Slack        : 0.678
From Node    : shiftReg:l0|reg[5][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.071
Data Delay   : 9.181

Slack        : 0.682
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.528

Slack        : 0.702
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.069
Data Delay   : 9.159

Slack        : 0.743
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.467

Slack        : 0.776
From Node    : shiftReg:l0|reg[4][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.071
Data Delay   : 9.083

Slack        : 0.788
From Node    : shiftReg:l0|reg[8][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.071
Data Delay   : 9.071

Slack        : 0.798
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.412

Slack        : 0.818
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.392

Slack        : 0.851
From Node    : shiftReg:l0|reg[5][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.073
Data Delay   : 9.006

Slack        : 0.859
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.351

Slack        : 0.879
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.331

Slack        : 0.914
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.296

Slack        : 0.917
From Node    : shiftReg:l0|reg[8][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.073
Data Delay   : 8.940

Slack        : 0.934
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.276

Slack        : 0.936
From Node    : shiftReg:l0|reg[6][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.075
Data Delay   : 8.919

Slack        : 0.936
From Node    : shiftReg:l0|reg[4][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.073
Data Delay   : 8.921

Slack        : 0.940
From Node    : shiftReg:l0|reg[8][0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.075
Data Delay   : 8.915

Slack        : 0.949
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.261

Slack        : 0.966
From Node    : shiftReg:l0|reg[3][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.071
Data Delay   : 8.893

Slack        : 0.975
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.235

Slack        : 0.981
From Node    : shiftReg:l0|reg[5][3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 8.884

Slack        : 0.988
From Node    : shiftReg:l0|reg[5][11]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.075
Data Delay   : 8.867

Slack        : 0.995
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.215

Slack        : 1.010
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.200

Slack        : 1.030
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.180

Slack        : 1.031
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.274
Data Delay   : 9.173

Slack        : 1.050
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.160

Slack        : 1.060
From Node    : b_ad[0]
To Node      : w_ad[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.000
Data Delay   : 7.855

Slack        : 1.065
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.145

Slack        : 1.080
From Node    : shiftReg:l0|reg[8][11]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.075
Data Delay   : 8.775

Slack        : 1.080
From Node    : shiftReg:l0|reg[4][0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.075
Data Delay   : 8.775

Slack        : 1.082
From Node    : shiftReg:l0|reg[5][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.278
Data Delay   : 9.126

Slack        : 1.091
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.119

Slack        : 1.092
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.274
Data Delay   : 9.112

Slack        : 1.103
From Node    : shiftReg:l0|reg[8][6]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.068
Data Delay   : 8.759

Slack        : 1.106
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.104

Slack        : 1.109
From Node    : shiftReg:l0|reg[5][0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.075
Data Delay   : 8.746

Slack        : 1.111
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.099

Slack        : 1.126
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.084

Slack        : 1.130
From Node    : shiftReg:l0|reg[4][4]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.071
Data Delay   : 8.729

Slack        : 1.138
From Node    : shiftReg:l0|reg[3][3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 8.727

Slack        : 1.139
From Node    : shiftReg:l0|reg[3][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.073
Data Delay   : 8.718

Slack        : 1.143
From Node    : shiftReg:l0|reg[5][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.278
Data Delay   : 9.065

Slack        : 1.146
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.064

Slack        : 1.147
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.274
Data Delay   : 9.057

Slack        : 1.158
From Node    : shiftReg:l0|reg[8][4]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.071
Data Delay   : 8.701

Slack        : 1.162
From Node    : shiftReg:l0|reg[5][4]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.071
Data Delay   : 8.697

Slack        : 1.166
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.044

Slack        : 1.167
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.043

Slack        : 1.180
From Node    : shiftReg:l0|reg[4][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.278
Data Delay   : 9.028

Slack        : 1.181
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.029

Slack        : 1.185
From Node    : shiftReg:l0|reg[8][13]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.070
Data Delay   : 8.675

Slack        : 1.192
From Node    : shiftReg:l0|reg[8][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.278
Data Delay   : 9.016

Slack        : 1.198
From Node    : shiftReg:l0|reg[5][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.278
Data Delay   : 9.010

Slack        : 1.207
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.003

Slack        : 1.208
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.274
Data Delay   : 8.996

Slack        : 1.222
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 8.988

Slack        : 1.227
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 8.983

Slack        : 1.231
From Node    : shiftReg:l0|reg[8][15]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.075
Data Delay   : 8.624

Slack        : 1.240
From Node    : shiftReg:l0|reg[7][8]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.073
Data Delay   : 8.617

Slack        : 1.241
From Node    : shiftReg:l0|reg[4][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.278
Data Delay   : 8.967

Slack        : 1.242
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 8.968

Slack        : 1.253
From Node    : shiftReg:l0|reg[8][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.278
Data Delay   : 8.955

Slack        : 1.255
From Node    : shiftReg:l0|reg[5][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.276
Data Delay   : 8.951

Slack        : 1.259
From Node    : shiftReg:l0|reg[5][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.278
Data Delay   : 8.949

Slack        : 1.262
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 8.948

Slack        : 1.263
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.274
Data Delay   : 8.941

Slack        : 1.264
From Node    : shiftReg:l0|reg[3][0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.075
Data Delay   : 8.591

Slack        : 1.269
From Node    : shiftReg:l0|reg[8][9]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.073
Data Delay   : 8.588

Slack        : 1.275
From Node    : shiftReg:l0|reg[4][3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 8.590

Slack        : 1.280
From Node    : shiftReg:l0|reg[6][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.073
Data Delay   : 8.577

Slack        : 1.282
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 8.928

Slack        : 1.283
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 8.927

Slack        : 1.287
From Node    : shiftReg:l0|reg[9][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.073
Data Delay   : 8.570

Slack        : 1.290
From Node    : shiftReg:l0|reg[9][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.071
Data Delay   : 8.569

Slack        : 1.296
From Node    : shiftReg:l0|reg[4][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.278
Data Delay   : 8.912

Slack        : 1.297
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 8.913

Slack        : 1.303
From Node    : flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff|q
To Node      : w_ad[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -2.042
Data Delay   : 6.070

Slack        : 1.306
From Node    : shiftReg:l0|reg[9][0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.075
Data Delay   : 8.549

Slack        : 1.306
From Node    : shiftReg:l0|reg[6][0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.075
Data Delay   : 8.549

Slack        : 1.308
From Node    : shiftReg:l0|reg[8][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.278
Data Delay   : 8.900

Slack        : 1.312
From Node    : shiftReg:l0|reg[8][3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 8.553

Slack        : 1.312
From Node    : shiftReg:l0|reg[5][7]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.068
Data Delay   : 8.550

Slack        : 1.312
From Node    : shiftReg:l0|reg[3][4]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.071
Data Delay   : 8.547

Slack        : 1.313
From Node    : shiftReg:l0|reg[3][11]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.075
Data Delay   : 8.542

Slack        : 1.314
From Node    : shiftReg:l0|reg[5][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.278
Data Delay   : 8.894

Slack        : 1.315
From Node    : shiftReg:l0|reg[6][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.071
Data Delay   : 8.544

Slack        : 1.315
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:0:ff|q
To Node      : w_ad[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -2.042
Data Delay   : 6.058

Slack        : 1.316
From Node    : shiftReg:l0|reg[5][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.075
Data Delay   : 8.539

Slack        : 1.316
From Node    : shiftReg:l0|reg[5][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.276
Data Delay   : 8.890

Slack        : 1.321
From Node    : shiftReg:l0|reg[8][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.276
Data Delay   : 8.885

Slack        : 1.322
From Node    : shiftReg:l0|reg[5][9]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.073
Data Delay   : 8.535

Slack        : 1.323
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 8.887

Slack        : 1.324
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.274
Data Delay   : 8.880

Slack        : 1.330
From Node    : shiftReg:l0|reg[4][11]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.075
Data Delay   : 8.525

Slack        : 1.333
From Node    : shiftReg:l0|reg[8][8]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.070
Data Delay   : 8.527
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                            ;
+--------------------------------------------------------------------------------+
Slack        : 0.370
From Node    : shiftReg:l0|reg[7][11]
To Node      : shiftReg:l0|reg[8][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.591

Slack        : 0.371
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:14:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:15:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.591

Slack        : 0.372
From Node    : shiftReg:l0|reg[2][11]
To Node      : shiftReg:l0|reg[3][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.593

Slack        : 0.372
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:6:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.593

Slack        : 0.372
From Node    : shiftReg:l0|reg[2][1]
To Node      : shiftReg:l0|reg[3][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.592

Slack        : 0.372
From Node    : shiftReg:l0|reg[7][12]
To Node      : shiftReg:l0|reg[8][12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.593

Slack        : 0.372
From Node    : shiftReg:l0|reg[7][3]
To Node      : shiftReg:l0|reg[8][3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.592

Slack        : 0.372
From Node    : shiftReg:l0|reg[7][6]
To Node      : shiftReg:l0|reg[8][6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.592

Slack        : 0.372
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:13:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:14:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.592

Slack        : 0.372
From Node    : shiftReg:l0|reg[7][15]
To Node      : shiftReg:l0|reg[8][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.593

Slack        : 0.372
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:2:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.593

Slack        : 0.372
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:5:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.593

Slack        : 0.373
From Node    : shiftReg:l0|reg[7][13]
To Node      : shiftReg:l0|reg[8][13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.593

Slack        : 0.373
From Node    : shiftReg:l0|reg[2][9]
To Node      : shiftReg:l0|reg[3][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.593

Slack        : 0.374
From Node    : shiftReg:l0|reg[2][4]
To Node      : shiftReg:l0|reg[3][4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.594

Slack        : 0.374
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:11:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:12:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.594

Slack        : 0.375
From Node    : shiftReg:l0|reg[0][7]
To Node      : shiftReg:l0|reg[1][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.595

Slack        : 0.380
From Node    : shiftReg:l0|reg[5][2]
To Node      : shiftReg:l0|reg[6][2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.600

Slack        : 0.380
From Node    : shiftReg:l0|reg[5][4]
To Node      : shiftReg:l0|reg[6][4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.600

Slack        : 0.380
From Node    : shiftReg:l0|reg[5][7]
To Node      : shiftReg:l0|reg[6][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.600

Slack        : 0.381
From Node    : shiftReg:l0|reg[5][0]
To Node      : shiftReg:l0|reg[6][0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.601

Slack        : 0.393
From Node    : shiftReg:l0|reg[5][11]
To Node      : shiftReg:l0|reg[6][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.614

Slack        : 0.477
From Node    : LSTM_cell2:u0|nReg:r7|Q[5]~_Duplicate_1
To Node      : nReg:r0|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.697

Slack        : 0.477
From Node    : LSTM_cell2:u0|nReg:r7|Q[6]~_Duplicate_1
To Node      : nReg:r0|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.697

Slack        : 0.478
From Node    : LSTM_cell2:u0|nReg:r7|Q[4]~_Duplicate_1
To Node      : nReg:r0|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.698

Slack        : 0.479
From Node    : LSTM_cell2:u0|nReg:r7|Q[7]~_Duplicate_1
To Node      : nReg:r0|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.699

Slack        : 0.505
From Node    : shiftReg:l0|reg[7][2]
To Node      : shiftReg:l0|reg[8][2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.725

Slack        : 0.506
From Node    : shiftReg:l0|reg[4][13]
To Node      : shiftReg:l0|reg[5][13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.726

Slack        : 0.508
From Node    : shiftReg:l0|reg[2][8]
To Node      : shiftReg:l0|reg[3][8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.728

Slack        : 0.509
From Node    : shiftReg:l0|reg[0][9]
To Node      : shiftReg:l0|reg[1][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.729

Slack        : 0.514
From Node    : shiftReg:l0|reg[3][11]
To Node      : shiftReg:l0|reg[4][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.735

Slack        : 0.514
From Node    : shiftReg:l0|reg[3][15]
To Node      : shiftReg:l0|reg[4][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.734

Slack        : 0.514
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.735

Slack        : 0.514
From Node    : shiftReg:l0|reg[3][10]
To Node      : shiftReg:l0|reg[4][10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.734

Slack        : 0.515
From Node    : shiftReg:l0|reg[7][1]
To Node      : shiftReg:l0|reg[8][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.735

Slack        : 0.515
From Node    : shiftReg:l0|reg[0][1]
To Node      : shiftReg:l0|reg[1][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.735

Slack        : 0.515
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:1:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.736

Slack        : 0.515
From Node    : shiftReg:l0|reg[0][4]
To Node      : shiftReg:l0|reg[1][4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.735

Slack        : 0.515
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:1:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:2:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.736

Slack        : 0.515
From Node    : shiftReg:l0|reg[3][6]
To Node      : shiftReg:l0|reg[4][6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.735

Slack        : 0.516
From Node    : shiftReg:l0|reg[3][1]
To Node      : shiftReg:l0|reg[4][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.736

Slack        : 0.516
From Node    : shiftReg:l0|reg[3][0]
To Node      : shiftReg:l0|reg[4][0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.736

Slack        : 0.516
From Node    : shiftReg:l0|reg[1][0]
To Node      : shiftReg:l0|reg[2][0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.736

Slack        : 0.516
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:5:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:6:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.737

Slack        : 0.516
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:8:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:9:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.736

Slack        : 0.516
From Node    : shiftReg:l0|reg[3][2]
To Node      : shiftReg:l0|reg[4][2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.736

Slack        : 0.516
From Node    : shiftReg:l0|reg[0][2]
To Node      : shiftReg:l0|reg[1][2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.736

Slack        : 0.516
From Node    : shiftReg:l0|reg[3][14]
To Node      : shiftReg:l0|reg[4][14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.736

Slack        : 0.516
From Node    : shiftReg:l0|reg[2][5]
To Node      : shiftReg:l0|reg[3][5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.736

Slack        : 0.516
From Node    : shiftReg:l0|reg[3][5]
To Node      : shiftReg:l0|reg[4][5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.736

Slack        : 0.516
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:8:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.737

Slack        : 0.516
From Node    : shiftReg:l0|reg[3][7]
To Node      : shiftReg:l0|reg[4][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.736

Slack        : 0.516
From Node    : shiftReg:l0|reg[0][8]
To Node      : shiftReg:l0|reg[1][8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.736

Slack        : 0.516
From Node    : shiftReg:l0|reg[3][8]
To Node      : shiftReg:l0|reg[4][8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.736

Slack        : 0.516
From Node    : shiftReg:l0|reg[7][9]
To Node      : shiftReg:l0|reg[8][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.736

Slack        : 0.516
From Node    : shiftReg:l0|reg[3][9]
To Node      : shiftReg:l0|reg[4][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.736

Slack        : 0.516
From Node    : shiftReg:l0|reg[0][10]
To Node      : shiftReg:l0|reg[1][10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.736

Slack        : 0.516
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:2:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:3:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.736

Slack        : 0.517
From Node    : shiftReg:l0|reg[3][12]
To Node      : shiftReg:l0|reg[4][12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.737

Slack        : 0.517
From Node    : shiftReg:l0|reg[5][1]
To Node      : shiftReg:l0|reg[6][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.737

Slack        : 0.517
From Node    : shiftReg:l0|reg[3][4]
To Node      : shiftReg:l0|reg[4][4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.737

Slack        : 0.517
From Node    : shiftReg:l0|reg[2][3]
To Node      : shiftReg:l0|reg[3][3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.737

Slack        : 0.517
From Node    : shiftReg:l0|reg[7][5]
To Node      : shiftReg:l0|reg[8][5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.737

Slack        : 0.521
From Node    : shiftReg:l0|reg[8][11]
To Node      : shiftReg:l0|reg[9][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.742

Slack        : 0.522
From Node    : shiftReg:l0|reg[6][11]
To Node      : shiftReg:l0|reg[7][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.743

Slack        : 0.522
From Node    : shiftReg:l0|reg[8][13]
To Node      : shiftReg:l0|reg[9][13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.742

Slack        : 0.522
From Node    : shiftReg:l0|reg[8][3]
To Node      : shiftReg:l0|reg[9][3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.742

Slack        : 0.522
From Node    : shiftReg:l0|reg[6][4]
To Node      : shiftReg:l0|reg[7][4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.742

Slack        : 0.522
From Node    : shiftReg:l0|reg[6][14]
To Node      : shiftReg:l0|reg[7][14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.742

Slack        : 0.522
From Node    : shiftReg:l0|reg[1][15]
To Node      : shiftReg:l0|reg[2][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.742

Slack        : 0.522
From Node    : shiftReg:l0|reg[4][15]
To Node      : shiftReg:l0|reg[5][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.742

Slack        : 0.522
From Node    : shiftReg:l0|reg[8][15]
To Node      : shiftReg:l0|reg[9][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.743

Slack        : 0.523
From Node    : shiftReg:l0|reg[0][3]
To Node      : shiftReg:l0|reg[1][3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.743

Slack        : 0.523
From Node    : shiftReg:l0|reg[0][5]
To Node      : shiftReg:l0|reg[1][5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.743

Slack        : 0.523
From Node    : shiftReg:l0|reg[6][6]
To Node      : shiftReg:l0|reg[7][6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.743

Slack        : 0.523
From Node    : shiftReg:l0|reg[6][7]
To Node      : shiftReg:l0|reg[7][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.743

Slack        : 0.523
From Node    : shiftReg:l0|reg[5][8]
To Node      : shiftReg:l0|reg[6][8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.743

Slack        : 0.524
From Node    : shiftReg:l0|reg[1][6]
To Node      : shiftReg:l0|reg[2][6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.744

Slack        : 0.524
From Node    : shiftReg:l0|reg[1][7]
To Node      : shiftReg:l0|reg[2][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.744

Slack        : 0.524
From Node    : shiftReg:l0|reg[8][7]
To Node      : shiftReg:l0|reg[9][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.744

Slack        : 0.524
From Node    : shiftReg:l0|reg[1][10]
To Node      : shiftReg:l0|reg[2][10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.744

Slack        : 0.524
From Node    : shiftReg:l0|reg[5][10]
To Node      : shiftReg:l0|reg[6][10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.744

Slack        : 0.525
From Node    : shiftReg:l0|reg[6][0]
To Node      : shiftReg:l0|reg[7][0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.745

Slack        : 0.525
From Node    : shiftReg:l0|reg[8][2]
To Node      : shiftReg:l0|reg[9][2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.745

Slack        : 0.525
From Node    : shiftReg:l0|reg[5][14]
To Node      : shiftReg:l0|reg[6][14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.745

Slack        : 0.525
From Node    : shiftReg:l0|reg[8][6]
To Node      : shiftReg:l0|reg[9][6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.745

Slack        : 0.525
From Node    : shiftReg:l0|reg[5][15]
To Node      : shiftReg:l0|reg[6][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.746

Slack        : 0.526
From Node    : shiftReg:l0|reg[8][0]
To Node      : shiftReg:l0|reg[9][0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.746

Slack        : 0.527
From Node    : LSTM_cell2:u0|nReg:r1|Q[15]
To Node      : LSTM_cell2:u0|fixed_adder:u2|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.747

Slack        : 0.535
From Node    : shiftReg:l0|reg[6][12]
To Node      : shiftReg:l0|reg[7][12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.756

Slack        : 0.535
From Node    : shiftReg:l0|reg[5][3]
To Node      : shiftReg:l0|reg[6][3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.755

Slack        : 0.535
From Node    : shiftReg:l0|reg[5][5]
To Node      : shiftReg:l0|reg[6][5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.755

Slack        : 0.536
From Node    : shiftReg:l0|reg[8][12]
To Node      : shiftReg:l0|reg[9][12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.757

Slack        : 0.536
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:7:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:8:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.756

Slack        : 0.538
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:1:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:2:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.758

Slack        : 0.545
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:15:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:16:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.765

Slack        : 0.545
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:0:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:1:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.765

Slack        : 0.550
From Node    : input[8]
To Node      : shiftReg:l0|reg[0][8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.036
Data Delay   : 2.243

Slack        : 0.553
From Node    : shiftReg:l0|reg[5][13]
To Node      : shiftReg:l0|reg[6][13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.773

Slack        : 0.619
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.839
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clock'                                        ;
+--------------------------------------------------------------------------------+
Slack        : 8.605
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.849
Data Delay   : 2.482

Slack        : 8.605
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.849
Data Delay   : 2.482

Slack        : 8.605
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.849
Data Delay   : 2.482

Slack        : 8.605
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.849
Data Delay   : 2.482

Slack        : 8.605
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.849
Data Delay   : 2.482

Slack        : 8.605
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.849
Data Delay   : 2.482

Slack        : 8.605
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.849
Data Delay   : 2.482

Slack        : 8.605
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.849
Data Delay   : 2.482

Slack        : 8.605
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.849
Data Delay   : 2.482

Slack        : 8.605
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.849
Data Delay   : 2.482

Slack        : 8.605
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.849
Data Delay   : 2.482

Slack        : 8.605
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.849
Data Delay   : 2.482

Slack        : 8.605
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.849
Data Delay   : 2.482

Slack        : 8.605
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.849
Data Delay   : 2.482

Slack        : 8.605
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.849
Data Delay   : 2.482

Slack        : 8.605
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.849
Data Delay   : 2.482

Slack        : 8.607
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.834
Data Delay   : 2.465

Slack        : 8.607
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.834
Data Delay   : 2.465

Slack        : 8.607
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.834
Data Delay   : 2.465

Slack        : 8.607
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.834
Data Delay   : 2.465

Slack        : 8.607
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.834
Data Delay   : 2.465

Slack        : 8.607
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.834
Data Delay   : 2.465

Slack        : 8.607
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.834
Data Delay   : 2.465

Slack        : 8.607
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.834
Data Delay   : 2.465

Slack        : 8.607
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.834
Data Delay   : 2.465

Slack        : 8.607
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.834
Data Delay   : 2.465

Slack        : 8.607
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.834
Data Delay   : 2.465

Slack        : 8.607
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.834
Data Delay   : 2.465

Slack        : 8.607
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.834
Data Delay   : 2.465

Slack        : 8.607
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.834
Data Delay   : 2.465

Slack        : 8.607
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.834
Data Delay   : 2.465

Slack        : 8.607
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.834
Data Delay   : 2.465

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.981
Data Delay   : 2.393

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.981
Data Delay   : 2.393

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.981
Data Delay   : 2.393

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.983
Data Delay   : 2.395

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.983
Data Delay   : 2.395

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.981
Data Delay   : 2.393

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.981
Data Delay   : 2.393

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.981
Data Delay   : 2.393

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.983
Data Delay   : 2.395

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.965
Data Delay   : 2.377

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.983
Data Delay   : 2.395

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.981
Data Delay   : 2.393

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.983
Data Delay   : 2.395

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.981
Data Delay   : 2.393

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.983
Data Delay   : 2.395

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.983
Data Delay   : 2.395

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.981
Data Delay   : 2.393

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.981
Data Delay   : 2.393

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.983
Data Delay   : 2.395

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.981
Data Delay   : 2.393

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.988
Data Delay   : 2.400

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.981
Data Delay   : 2.393

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.983
Data Delay   : 2.395

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.965
Data Delay   : 2.377

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.983
Data Delay   : 2.395

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.965
Data Delay   : 2.377

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.981
Data Delay   : 2.393

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.983
Data Delay   : 2.395

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.988
Data Delay   : 2.400

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.983
Data Delay   : 2.395

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.983
Data Delay   : 2.395

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.988
Data Delay   : 2.400

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.965
Data Delay   : 2.377

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.967
Data Delay   : 2.379

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.967
Data Delay   : 2.379

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.981
Data Delay   : 2.393

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.965
Data Delay   : 2.377

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.983
Data Delay   : 2.395

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.967
Data Delay   : 2.379

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.981
Data Delay   : 2.393

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.967
Data Delay   : 2.379

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.983
Data Delay   : 2.395

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.961
Data Delay   : 2.373

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.961
Data Delay   : 2.373

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.961
Data Delay   : 2.373

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.984
Data Delay   : 2.396

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.984
Data Delay   : 2.396

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.989
Data Delay   : 2.401

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.984
Data Delay   : 2.396

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.984
Data Delay   : 2.396

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.989
Data Delay   : 2.401

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.989
Data Delay   : 2.401

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.989
Data Delay   : 2.401

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.989
Data Delay   : 2.401

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.967
Data Delay   : 2.379

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.962
Data Delay   : 2.374

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.962
Data Delay   : 2.374

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.962
Data Delay   : 2.374

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.961
Data Delay   : 2.373

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.961
Data Delay   : 2.373

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.961
Data Delay   : 2.373

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.961
Data Delay   : 2.373

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.962
Data Delay   : 2.374

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.962
Data Delay   : 2.374

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.963
Data Delay   : 2.375

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.967
Data Delay   : 2.379

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.963
Data Delay   : 2.375

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.963
Data Delay   : 2.375
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clock'                                         ;
+--------------------------------------------------------------------------------+
Slack        : 0.412
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.065
Data Delay   : 2.134

Slack        : 0.412
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.065
Data Delay   : 2.134

Slack        : 0.412
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.065
Data Delay   : 2.134

Slack        : 0.412
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.065
Data Delay   : 2.134

Slack        : 0.412
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.065
Data Delay   : 2.134

Slack        : 0.412
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.065
Data Delay   : 2.134

Slack        : 0.412
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.065
Data Delay   : 2.134

Slack        : 0.412
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.065
Data Delay   : 2.134

Slack        : 0.412
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.065
Data Delay   : 2.134

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:9:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.068
Data Delay   : 2.147

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.059
Data Delay   : 2.138

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.062
Data Delay   : 2.141

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.057
Data Delay   : 2.136

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.052
Data Delay   : 2.131

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.062
Data Delay   : 2.141

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.057
Data Delay   : 2.136

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.062
Data Delay   : 2.141

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.064
Data Delay   : 2.143

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.057
Data Delay   : 2.136

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.057
Data Delay   : 2.136

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.052
Data Delay   : 2.131

Slack        : 0.422
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.049
Data Delay   : 2.128

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.062
Data Delay   : 2.141

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.052
Data Delay   : 2.131

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.052
Data Delay   : 2.131

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.059
Data Delay   : 2.138

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.052
Data Delay   : 2.131

Slack        : 0.422
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.049
Data Delay   : 2.128

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.052
Data Delay   : 2.131

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.057
Data Delay   : 2.136

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.059
Data Delay   : 2.138

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.062
Data Delay   : 2.141

Slack        : 0.422
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.049
Data Delay   : 2.128

Slack        : 0.422
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.049
Data Delay   : 2.128

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.052
Data Delay   : 2.131

Slack        : 0.422
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.049
Data Delay   : 2.128

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.059
Data Delay   : 2.138

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.057
Data Delay   : 2.136

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.052
Data Delay   : 2.131

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.059
Data Delay   : 2.138

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.059
Data Delay   : 2.138

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.059
Data Delay   : 2.138

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.059
Data Delay   : 2.138

Slack        : 0.422
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.049
Data Delay   : 2.128

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.059
Data Delay   : 2.138

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.059
Data Delay   : 2.138

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.062
Data Delay   : 2.141

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.057
Data Delay   : 2.136

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.052
Data Delay   : 2.131

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.052
Data Delay   : 2.131

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.057
Data Delay   : 2.136

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.062
Data Delay   : 2.141

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.052
Data Delay   : 2.131

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.062
Data Delay   : 2.141

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.059
Data Delay   : 2.138

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.062
Data Delay   : 2.141

Slack        : 0.422
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.049
Data Delay   : 2.128

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.052
Data Delay   : 2.131

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.062
Data Delay   : 2.141

Slack        : 0.422
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.049
Data Delay   : 2.128

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.062
Data Delay   : 2.141

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.057
Data Delay   : 2.136

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.057
Data Delay   : 2.136

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.059
Data Delay   : 2.138

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.062
Data Delay   : 2.141

Slack        : 0.422
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.049
Data Delay   : 2.128

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.052
Data Delay   : 2.131

Slack        : 0.422
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.049
Data Delay   : 2.128

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.057
Data Delay   : 2.136

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.062
Data Delay   : 2.141

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.065
Data Delay   : 2.144

Slack        : 0.422
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.049
Data Delay   : 2.128

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.065
Data Delay   : 2.144

Slack        : 0.422
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.049
Data Delay   : 2.128

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.057
Data Delay   : 2.136

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.059
Data Delay   : 2.138

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.057
Data Delay   : 2.136

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.063
Data Delay   : 2.142

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.062
Data Delay   : 2.141

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.063
Data Delay   : 2.142

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.063
Data Delay   : 2.142

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.059
Data Delay   : 2.138

Slack        : 0.422
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.049
Data Delay   : 2.128

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.052
Data Delay   : 2.131

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.057
Data Delay   : 2.136

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.062
Data Delay   : 2.141

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.066
Data Delay   : 2.145

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.060
Data Delay   : 2.139

Slack        : 0.422
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.049
Data Delay   : 2.128

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.059
Data Delay   : 2.138

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.060
Data Delay   : 2.139

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.063
Data Delay   : 2.142

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.066
Data Delay   : 2.145

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.066
Data Delay   : 2.145

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.066
Data Delay   : 2.145

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.060
Data Delay   : 2.139

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.052
Data Delay   : 2.131

Slack        : 0.422
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.049
Data Delay   : 2.128

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.060
Data Delay   : 2.139

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.057
Data Delay   : 2.136
+--------------------------------------------------------------------------------+



-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                              ;
+--------------------------------------------------------------------------------+
Fmax            : 114.53 MHz
Restricted Fmax : 114.53 MHz
Clock Name      : clock
Note            : 
+--------------------------------------------------------------------------------+

This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+--------------------------------------------------------------------------------+
Clock         : clock
Slack         : 1.269
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------------------------------+
Clock         : clock
Slack         : 0.336
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                          ;
+--------------------------------------------------------------------------------+
Clock         : clock
Slack         : 8.697
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                           ;
+--------------------------------------------------------------------------------+
Clock         : clock
Slack         : 0.411
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+--------------------------------------------------------------------------------+
Clock         : clock
Slack         : 4.478
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                            ;
+--------------------------------------------------------------------------------+
Slack        : 1.269
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.062
Data Delay   : 8.599

Slack        : 1.403
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.062
Data Delay   : 8.465

Slack        : 1.530
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.062
Data Delay   : 8.338

Slack        : 1.615
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 8.250

Slack        : 1.635
From Node    : shiftReg:l0|reg[5][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 8.230

Slack        : 1.681
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.511

Slack        : 1.682
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.062
Data Delay   : 8.186

Slack        : 1.693
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.499

Slack        : 1.733
From Node    : shiftReg:l0|reg[8][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 8.132

Slack        : 1.770
From Node    : shiftReg:l0|reg[4][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 8.095

Slack        : 1.781
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.411

Slack        : 1.793
From Node    : shiftReg:l0|reg[5][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.067
Data Delay   : 8.070

Slack        : 1.793
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.399

Slack        : 1.815
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.377

Slack        : 1.827
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.365

Slack        : 1.843
From Node    : shiftReg:l0|reg[8][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.067
Data Delay   : 8.020

Slack        : 1.879
From Node    : shiftReg:l0|reg[8][0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.066
Data Delay   : 7.985

Slack        : 1.881
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.311

Slack        : 1.885
From Node    : shiftReg:l0|reg[3][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 7.980

Slack        : 1.893
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.299

Slack        : 1.898
From Node    : b_ad[0]
To Node      : w_ad[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.000
Data Delay   : 7.017

Slack        : 1.912
From Node    : shiftReg:l0|reg[6][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 7.953

Slack        : 1.913
From Node    : shiftReg:l0|reg[4][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.067
Data Delay   : 7.950

Slack        : 1.915
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.277

Slack        : 1.921
From Node    : shiftReg:l0|reg[5][3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.058
Data Delay   : 7.951

Slack        : 1.927
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.265

Slack        : 1.929
From Node    : shiftReg:l0|reg[5][11]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 7.936

Slack        : 1.942
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.250

Slack        : 1.954
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.238

Slack        : 1.981
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.211

Slack        : 1.993
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.199

Slack        : 2.014
From Node    : shiftReg:l0|reg[8][11]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 7.851

Slack        : 2.015
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.177

Slack        : 2.027
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 8.162

Slack        : 2.027
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.165

Slack        : 2.034
From Node    : shiftReg:l0|reg[8][6]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.061
Data Delay   : 7.835

Slack        : 2.039
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 8.150

Slack        : 2.041
From Node    : shiftReg:l0|reg[3][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.067
Data Delay   : 7.822

Slack        : 2.042
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.150

Slack        : 2.047
From Node    : shiftReg:l0|reg[5][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 8.142

Slack        : 2.054
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.138

Slack        : 2.058
From Node    : shiftReg:l0|reg[4][0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.066
Data Delay   : 7.806

Slack        : 2.059
From Node    : shiftReg:l0|reg[3][3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.058
Data Delay   : 7.813

Slack        : 2.059
From Node    : shiftReg:l0|reg[5][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 8.130

Slack        : 2.081
From Node    : shiftReg:l0|reg[5][0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.066
Data Delay   : 7.783

Slack        : 2.081
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.111

Slack        : 2.093
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.099

Slack        : 2.094
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.098

Slack        : 2.105
From Node    : shiftReg:l0|reg[8][4]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 7.760

Slack        : 2.106
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.086

Slack        : 2.115
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.077

Slack        : 2.124
From Node    : shiftReg:l0|reg[8][13]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.063
Data Delay   : 7.743

Slack        : 2.127
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 8.062

Slack        : 2.127
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.065

Slack        : 2.133
From Node    : shiftReg:l0|reg[4][4]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 7.732

Slack        : 2.139
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 8.050

Slack        : 2.142
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.050

Slack        : 2.145
From Node    : shiftReg:l0|reg[8][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 8.044

Slack        : 2.147
From Node    : shiftReg:l0|reg[5][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 8.042

Slack        : 2.154
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.038

Slack        : 2.155
From Node    : shiftReg:l0|reg[5][4]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 7.710

Slack        : 2.156
From Node    : shiftReg:l0|reg[7][8]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.066
Data Delay   : 7.708

Slack        : 2.157
From Node    : shiftReg:l0|reg[8][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 8.032

Slack        : 2.159
From Node    : shiftReg:l0|reg[5][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 8.030

Slack        : 2.166
From Node    : shiftReg:l0|reg[8][15]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 7.699

Slack        : 2.174
From Node    : shiftReg:l0|reg[9][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.067
Data Delay   : 7.689

Slack        : 2.180
From Node    : shiftReg:l0|reg[9][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 7.685

Slack        : 2.181
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.011

Slack        : 2.182
From Node    : shiftReg:l0|reg[4][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 8.007

Slack        : 2.193
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 7.999

Slack        : 2.194
From Node    : shiftReg:l0|reg[4][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 7.995

Slack        : 2.194
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 7.998

Slack        : 2.201
From Node    : flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff|q
To Node      : w_ad[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -1.851
Data Delay   : 5.363

Slack        : 2.205
From Node    : shiftReg:l0|reg[5][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.257
Data Delay   : 7.982

Slack        : 2.206
From Node    : shiftReg:l0|reg[9][0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.066
Data Delay   : 7.658

Slack        : 2.206
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 7.986

Slack        : 2.207
From Node    : shiftReg:l0|reg[6][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.067
Data Delay   : 7.656

Slack        : 2.209
From Node    : shiftReg:l0|reg[8][3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.058
Data Delay   : 7.663

Slack        : 2.210
From Node    : shiftReg:l0|reg[3][11]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 7.655

Slack        : 2.213
From Node    : shiftReg:l0|reg[3][0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.066
Data Delay   : 7.651

Slack        : 2.215
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 7.977

Slack        : 2.217
From Node    : shiftReg:l0|reg[5][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.257
Data Delay   : 7.970

Slack        : 2.219
From Node    : shiftReg:l0|reg[8][9]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.067
Data Delay   : 7.644

Slack        : 2.227
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 7.962

Slack        : 2.227
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 7.965

Slack        : 2.232
From Node    : shiftReg:l0|reg[8][8]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.064
Data Delay   : 7.634

Slack        : 2.234
From Node    : shiftReg:l0|reg[4][3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.058
Data Delay   : 7.638

Slack        : 2.234
From Node    : shiftReg:l0|reg[6][0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.066
Data Delay   : 7.630

Slack        : 2.239
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 7.950

Slack        : 2.242
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 7.950

Slack        : 2.245
From Node    : shiftReg:l0|reg[8][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 7.944

Slack        : 2.245
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:0:ff|q
To Node      : w_ad[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -1.851
Data Delay   : 5.319

Slack        : 2.246
From Node    : shiftReg:l0|reg[5][7]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.061
Data Delay   : 7.623

Slack        : 2.247
From Node    : shiftReg:l0|reg[5][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 7.942

Slack        : 2.251
From Node    : shiftReg:l0|reg[6][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 7.614

Slack        : 2.254
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 7.938

Slack        : 2.255
From Node    : shiftReg:l0|reg[8][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.257
Data Delay   : 7.932

Slack        : 2.256
From Node    : shiftReg:l0|reg[5][9]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.067
Data Delay   : 7.607

Slack        : 2.257
From Node    : shiftReg:l0|reg[8][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 7.932

Slack        : 2.259
From Node    : shiftReg:l0|reg[5][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.066
Data Delay   : 7.605
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                             ;
+--------------------------------------------------------------------------------+
Slack        : 0.336
From Node    : shiftReg:l0|reg[2][1]
To Node      : shiftReg:l0|reg[3][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.057
Data Delay   : 0.537

Slack        : 0.337
From Node    : shiftReg:l0|reg[7][11]
To Node      : shiftReg:l0|reg[8][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.537

Slack        : 0.337
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:6:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.057
Data Delay   : 0.538

Slack        : 0.337
From Node    : shiftReg:l0|reg[7][6]
To Node      : shiftReg:l0|reg[8][6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.537

Slack        : 0.337
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:2:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.057
Data Delay   : 0.538

Slack        : 0.337
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:14:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:15:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.537

Slack        : 0.337
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:5:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.057
Data Delay   : 0.538

Slack        : 0.338
From Node    : shiftReg:l0|reg[7][12]
To Node      : shiftReg:l0|reg[8][12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.538

Slack        : 0.338
From Node    : shiftReg:l0|reg[7][3]
To Node      : shiftReg:l0|reg[8][3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.538

Slack        : 0.338
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:13:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:14:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.538

Slack        : 0.338
From Node    : shiftReg:l0|reg[2][9]
To Node      : shiftReg:l0|reg[3][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.057
Data Delay   : 0.539

Slack        : 0.339
From Node    : shiftReg:l0|reg[2][11]
To Node      : shiftReg:l0|reg[3][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.539

Slack        : 0.339
From Node    : shiftReg:l0|reg[7][13]
To Node      : shiftReg:l0|reg[8][13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.539

Slack        : 0.339
From Node    : shiftReg:l0|reg[2][4]
To Node      : shiftReg:l0|reg[3][4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.539

Slack        : 0.339
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:11:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:12:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.539

Slack        : 0.339
From Node    : shiftReg:l0|reg[7][15]
To Node      : shiftReg:l0|reg[8][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.539

Slack        : 0.340
From Node    : shiftReg:l0|reg[0][7]
To Node      : shiftReg:l0|reg[1][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.540

Slack        : 0.343
From Node    : shiftReg:l0|reg[5][4]
To Node      : shiftReg:l0|reg[6][4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.543

Slack        : 0.344
From Node    : shiftReg:l0|reg[5][7]
To Node      : shiftReg:l0|reg[6][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.544

Slack        : 0.345
From Node    : shiftReg:l0|reg[5][2]
To Node      : shiftReg:l0|reg[6][2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.545

Slack        : 0.346
From Node    : shiftReg:l0|reg[5][0]
To Node      : shiftReg:l0|reg[6][0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.546

Slack        : 0.358
From Node    : shiftReg:l0|reg[5][11]
To Node      : shiftReg:l0|reg[6][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.558

Slack        : 0.430
From Node    : LSTM_cell2:u0|nReg:r7|Q[6]~_Duplicate_1
To Node      : nReg:r0|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.630

Slack        : 0.431
From Node    : LSTM_cell2:u0|nReg:r7|Q[4]~_Duplicate_1
To Node      : nReg:r0|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.631

Slack        : 0.431
From Node    : LSTM_cell2:u0|nReg:r7|Q[5]~_Duplicate_1
To Node      : nReg:r0|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.631

Slack        : 0.432
From Node    : LSTM_cell2:u0|nReg:r7|Q[7]~_Duplicate_1
To Node      : nReg:r0|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.632

Slack        : 0.461
From Node    : shiftReg:l0|reg[7][2]
To Node      : shiftReg:l0|reg[8][2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.661

Slack        : 0.462
From Node    : shiftReg:l0|reg[4][13]
To Node      : shiftReg:l0|reg[5][13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.662

Slack        : 0.463
From Node    : shiftReg:l0|reg[7][1]
To Node      : shiftReg:l0|reg[8][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.057
Data Delay   : 0.664

Slack        : 0.464
From Node    : shiftReg:l0|reg[3][1]
To Node      : shiftReg:l0|reg[4][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.057
Data Delay   : 0.665

Slack        : 0.464
From Node    : shiftReg:l0|reg[3][11]
To Node      : shiftReg:l0|reg[4][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.664

Slack        : 0.464
From Node    : shiftReg:l0|reg[0][1]
To Node      : shiftReg:l0|reg[1][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.664

Slack        : 0.464
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:1:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.057
Data Delay   : 0.665

Slack        : 0.464
From Node    : shiftReg:l0|reg[0][4]
To Node      : shiftReg:l0|reg[1][4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.664

Slack        : 0.464
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:1:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:2:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.057
Data Delay   : 0.665

Slack        : 0.464
From Node    : shiftReg:l0|reg[3][6]
To Node      : shiftReg:l0|reg[4][6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.664

Slack        : 0.464
From Node    : shiftReg:l0|reg[3][15]
To Node      : shiftReg:l0|reg[4][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.664

Slack        : 0.464
From Node    : shiftReg:l0|reg[2][8]
To Node      : shiftReg:l0|reg[3][8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.664

Slack        : 0.464
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.057
Data Delay   : 0.665

Slack        : 0.464
From Node    : shiftReg:l0|reg[7][9]
To Node      : shiftReg:l0|reg[8][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.057
Data Delay   : 0.665

Slack        : 0.464
From Node    : shiftReg:l0|reg[3][9]
To Node      : shiftReg:l0|reg[4][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.057
Data Delay   : 0.665

Slack        : 0.464
From Node    : shiftReg:l0|reg[3][10]
To Node      : shiftReg:l0|reg[4][10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.664

Slack        : 0.465
From Node    : shiftReg:l0|reg[1][0]
To Node      : shiftReg:l0|reg[2][0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.665

Slack        : 0.465
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:5:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:6:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.057
Data Delay   : 0.666

Slack        : 0.465
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:8:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:9:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.665

Slack        : 0.465
From Node    : shiftReg:l0|reg[0][2]
To Node      : shiftReg:l0|reg[1][2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.665

Slack        : 0.465
From Node    : shiftReg:l0|reg[3][14]
To Node      : shiftReg:l0|reg[4][14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.665

Slack        : 0.465
From Node    : shiftReg:l0|reg[2][5]
To Node      : shiftReg:l0|reg[3][5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.665

Slack        : 0.465
From Node    : shiftReg:l0|reg[3][5]
To Node      : shiftReg:l0|reg[4][5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.665

Slack        : 0.465
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:8:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.057
Data Delay   : 0.666

Slack        : 0.465
From Node    : shiftReg:l0|reg[3][7]
To Node      : shiftReg:l0|reg[4][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.665

Slack        : 0.465
From Node    : shiftReg:l0|reg[3][8]
To Node      : shiftReg:l0|reg[4][8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.665

Slack        : 0.465
From Node    : shiftReg:l0|reg[0][9]
To Node      : shiftReg:l0|reg[1][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.665

Slack        : 0.465
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:2:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:3:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.665

Slack        : 0.466
From Node    : shiftReg:l0|reg[3][12]
To Node      : shiftReg:l0|reg[4][12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.666

Slack        : 0.466
From Node    : shiftReg:l0|reg[3][0]
To Node      : shiftReg:l0|reg[4][0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.666

Slack        : 0.466
From Node    : shiftReg:l0|reg[2][3]
To Node      : shiftReg:l0|reg[3][3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.666

Slack        : 0.466
From Node    : shiftReg:l0|reg[3][2]
To Node      : shiftReg:l0|reg[4][2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.666

Slack        : 0.466
From Node    : shiftReg:l0|reg[3][4]
To Node      : shiftReg:l0|reg[4][4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.666

Slack        : 0.466
From Node    : shiftReg:l0|reg[7][5]
To Node      : shiftReg:l0|reg[8][5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.666

Slack        : 0.466
From Node    : shiftReg:l0|reg[0][8]
To Node      : shiftReg:l0|reg[1][8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.666

Slack        : 0.466
From Node    : shiftReg:l0|reg[0][10]
To Node      : shiftReg:l0|reg[1][10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.666

Slack        : 0.469
From Node    : shiftReg:l0|reg[6][4]
To Node      : shiftReg:l0|reg[7][4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.669

Slack        : 0.469
From Node    : shiftReg:l0|reg[1][15]
To Node      : shiftReg:l0|reg[2][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.669

Slack        : 0.470
From Node    : shiftReg:l0|reg[8][13]
To Node      : shiftReg:l0|reg[9][13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.670

Slack        : 0.470
From Node    : shiftReg:l0|reg[8][3]
To Node      : shiftReg:l0|reg[9][3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.670

Slack        : 0.470
From Node    : shiftReg:l0|reg[6][7]
To Node      : shiftReg:l0|reg[7][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.670

Slack        : 0.470
From Node    : shiftReg:l0|reg[5][8]
To Node      : shiftReg:l0|reg[6][8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.670

Slack        : 0.471
From Node    : shiftReg:l0|reg[8][11]
To Node      : shiftReg:l0|reg[9][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.671

Slack        : 0.471
From Node    : shiftReg:l0|reg[6][11]
To Node      : shiftReg:l0|reg[7][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.671

Slack        : 0.471
From Node    : shiftReg:l0|reg[6][14]
To Node      : shiftReg:l0|reg[7][14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.671

Slack        : 0.471
From Node    : shiftReg:l0|reg[4][15]
To Node      : shiftReg:l0|reg[5][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.671

Slack        : 0.471
From Node    : shiftReg:l0|reg[5][10]
To Node      : shiftReg:l0|reg[6][10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.671

Slack        : 0.472
From Node    : shiftReg:l0|reg[0][3]
To Node      : shiftReg:l0|reg[1][3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.672

Slack        : 0.472
From Node    : shiftReg:l0|reg[0][5]
To Node      : shiftReg:l0|reg[1][5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.672

Slack        : 0.472
From Node    : shiftReg:l0|reg[5][14]
To Node      : shiftReg:l0|reg[6][14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.672

Slack        : 0.472
From Node    : shiftReg:l0|reg[6][6]
To Node      : shiftReg:l0|reg[7][6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.672

Slack        : 0.472
From Node    : shiftReg:l0|reg[8][6]
To Node      : shiftReg:l0|reg[9][6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.672

Slack        : 0.472
From Node    : shiftReg:l0|reg[8][15]
To Node      : shiftReg:l0|reg[9][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.672

Slack        : 0.473
From Node    : shiftReg:l0|reg[8][2]
To Node      : shiftReg:l0|reg[9][2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.673

Slack        : 0.473
From Node    : shiftReg:l0|reg[1][6]
To Node      : shiftReg:l0|reg[2][6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.673

Slack        : 0.473
From Node    : shiftReg:l0|reg[1][7]
To Node      : shiftReg:l0|reg[2][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.673

Slack        : 0.473
From Node    : shiftReg:l0|reg[8][7]
To Node      : shiftReg:l0|reg[9][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.673

Slack        : 0.473
From Node    : shiftReg:l0|reg[1][10]
To Node      : shiftReg:l0|reg[2][10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.673

Slack        : 0.474
From Node    : shiftReg:l0|reg[8][0]
To Node      : shiftReg:l0|reg[9][0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.674

Slack        : 0.474
From Node    : shiftReg:l0|reg[6][0]
To Node      : shiftReg:l0|reg[7][0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.674

Slack        : 0.479
From Node    : LSTM_cell2:u0|nReg:r1|Q[15]
To Node      : LSTM_cell2:u0|fixed_adder:u2|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.679

Slack        : 0.480
From Node    : shiftReg:l0|reg[5][1]
To Node      : shiftReg:l0|reg[6][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.057
Data Delay   : 0.681

Slack        : 0.482
From Node    : shiftReg:l0|reg[5][3]
To Node      : shiftReg:l0|reg[6][3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.682

Slack        : 0.482
From Node    : shiftReg:l0|reg[5][5]
To Node      : shiftReg:l0|reg[6][5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.682

Slack        : 0.482
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:1:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:2:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.682

Slack        : 0.483
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:7:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:8:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.683

Slack        : 0.483
From Node    : shiftReg:l0|reg[6][12]
To Node      : shiftReg:l0|reg[7][12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.683

Slack        : 0.484
From Node    : shiftReg:l0|reg[8][12]
To Node      : shiftReg:l0|reg[9][12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.684

Slack        : 0.484
From Node    : shiftReg:l0|reg[5][15]
To Node      : shiftReg:l0|reg[6][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.684

Slack        : 0.492
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:15:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:16:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.692

Slack        : 0.492
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:0:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:1:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.692

Slack        : 0.510
From Node    : shiftReg:l0|reg[5][13]
To Node      : shiftReg:l0|reg[6][13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.055
Data Delay   : 0.709

Slack        : 0.551
From Node    : input[8]
To Node      : shiftReg:l0|reg[0][8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.848
Data Delay   : 2.043

Slack        : 0.555
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.755
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clock'                                         ;
+--------------------------------------------------------------------------------+
Slack        : 8.697
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.671
Data Delay   : 2.228

Slack        : 8.697
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.671
Data Delay   : 2.228

Slack        : 8.697
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.671
Data Delay   : 2.228

Slack        : 8.697
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.671
Data Delay   : 2.228

Slack        : 8.697
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.671
Data Delay   : 2.228

Slack        : 8.697
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.671
Data Delay   : 2.228

Slack        : 8.697
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.671
Data Delay   : 2.228

Slack        : 8.697
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.671
Data Delay   : 2.228

Slack        : 8.697
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.671
Data Delay   : 2.228

Slack        : 8.697
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.671
Data Delay   : 2.228

Slack        : 8.697
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.671
Data Delay   : 2.228

Slack        : 8.697
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.671
Data Delay   : 2.228

Slack        : 8.697
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.671
Data Delay   : 2.228

Slack        : 8.697
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.671
Data Delay   : 2.228

Slack        : 8.697
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.671
Data Delay   : 2.228

Slack        : 8.697
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.671
Data Delay   : 2.228

Slack        : 8.700
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.659
Data Delay   : 2.213

Slack        : 8.700
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.659
Data Delay   : 2.213

Slack        : 8.700
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.659
Data Delay   : 2.213

Slack        : 8.700
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.659
Data Delay   : 2.213

Slack        : 8.700
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.659
Data Delay   : 2.213

Slack        : 8.700
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.659
Data Delay   : 2.213

Slack        : 8.700
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.659
Data Delay   : 2.213

Slack        : 8.700
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.659
Data Delay   : 2.213

Slack        : 8.700
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.659
Data Delay   : 2.213

Slack        : 8.700
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.659
Data Delay   : 2.213

Slack        : 8.700
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.659
Data Delay   : 2.213

Slack        : 8.700
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.659
Data Delay   : 2.213

Slack        : 8.700
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.659
Data Delay   : 2.213

Slack        : 8.700
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.659
Data Delay   : 2.213

Slack        : 8.700
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.659
Data Delay   : 2.213

Slack        : 8.700
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.659
Data Delay   : 2.213

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.800
Data Delay   : 2.158

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.807
Data Delay   : 2.165

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.800
Data Delay   : 2.158

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.800
Data Delay   : 2.158

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.800
Data Delay   : 2.158

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:9:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.811
Data Delay   : 2.169

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.800
Data Delay   : 2.158

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.800
Data Delay   : 2.158

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.786
Data Delay   : 2.144

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.800
Data Delay   : 2.158

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.800
Data Delay   : 2.158

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.807
Data Delay   : 2.165

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.800
Data Delay   : 2.158

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.800
Data Delay   : 2.158

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.800
Data Delay   : 2.158

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.787
Data Delay   : 2.145

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.807
Data Delay   : 2.165

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.800
Data Delay   : 2.158

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.786
Data Delay   : 2.144

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.800
Data Delay   : 2.158

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.786
Data Delay   : 2.144

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.786
Data Delay   : 2.144

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.787
Data Delay   : 2.145

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.800
Data Delay   : 2.158

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.786
Data Delay   : 2.144

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.787
Data Delay   : 2.145

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.800
Data Delay   : 2.158

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.787
Data Delay   : 2.145

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.806
Data Delay   : 2.164

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.806
Data Delay   : 2.164

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.806
Data Delay   : 2.164

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.806
Data Delay   : 2.164

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.809
Data Delay   : 2.167

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.809
Data Delay   : 2.167

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.809
Data Delay   : 2.167

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.809
Data Delay   : 2.167

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.809
Data Delay   : 2.167

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.787
Data Delay   : 2.145

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.782
Data Delay   : 2.140

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.782
Data Delay   : 2.140

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.782
Data Delay   : 2.140

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.782
Data Delay   : 2.140

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.782
Data Delay   : 2.140

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.784
Data Delay   : 2.142

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.787
Data Delay   : 2.145

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.784
Data Delay   : 2.142

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.784
Data Delay   : 2.142

Slack        : 9.072
From Node    : reset
To Node      : nReg:r0|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.782
Data Delay   : 2.140

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:5:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.807
Data Delay   : 2.165
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clock'                                          ;
+--------------------------------------------------------------------------------+
Slack        : 0.411
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.875
Data Delay   : 1.930

Slack        : 0.411
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.875
Data Delay   : 1.930

Slack        : 0.411
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.875
Data Delay   : 1.930

Slack        : 0.411
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.875
Data Delay   : 1.930

Slack        : 0.411
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.875
Data Delay   : 1.930

Slack        : 0.411
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.875
Data Delay   : 1.930

Slack        : 0.411
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.875
Data Delay   : 1.930

Slack        : 0.411
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.875
Data Delay   : 1.930

Slack        : 0.411
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.875
Data Delay   : 1.930

Slack        : 0.420
From Node    : reset
To Node      : shiftReg:l0|reg[7][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.851
Data Delay   : 1.915

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.870
Data Delay   : 1.934

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.872
Data Delay   : 1.936

Slack        : 0.420
From Node    : reset
To Node      : shiftReg:l0|reg[5][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.851
Data Delay   : 1.915

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 1.923

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.870
Data Delay   : 1.934

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.870
Data Delay   : 1.934

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.872
Data Delay   : 1.936

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.867
Data Delay   : 1.931

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.860
Data Delay   : 1.924

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.863
Data Delay   : 1.927

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 1.923

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.872
Data Delay   : 1.936

Slack        : 0.420
From Node    : reset
To Node      : shiftReg:l0|reg[9][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.851
Data Delay   : 1.915

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 1.923

Slack        : 0.420
From Node    : reset
To Node      : shiftReg:l0|reg[3][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.851
Data Delay   : 1.915

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.860
Data Delay   : 1.924

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 1.923

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.863
Data Delay   : 1.927

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:9:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.878
Data Delay   : 1.942

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.867
Data Delay   : 1.931

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 1.923

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.863
Data Delay   : 1.927

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.867
Data Delay   : 1.931

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.863
Data Delay   : 1.927

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.870
Data Delay   : 1.934

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 1.923

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.863
Data Delay   : 1.927

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.867
Data Delay   : 1.931

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.860
Data Delay   : 1.924

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.863
Data Delay   : 1.927

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.860
Data Delay   : 1.924

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.867
Data Delay   : 1.931

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.872
Data Delay   : 1.936

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.860
Data Delay   : 1.924

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.872
Data Delay   : 1.936

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.872
Data Delay   : 1.936

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 1.923

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.867
Data Delay   : 1.931

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.867
Data Delay   : 1.931

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.870
Data Delay   : 1.934

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.860
Data Delay   : 1.924

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.867
Data Delay   : 1.931

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 1.923

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.867
Data Delay   : 1.931

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.870
Data Delay   : 1.934

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.870
Data Delay   : 1.934

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.872
Data Delay   : 1.936

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.863
Data Delay   : 1.927

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.872
Data Delay   : 1.936

Slack        : 0.420
From Node    : reset
To Node      : shiftReg:l0|reg[2][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.851
Data Delay   : 1.915

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.863
Data Delay   : 1.927

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.854
Data Delay   : 1.918

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.867
Data Delay   : 1.931

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.860
Data Delay   : 1.924

Slack        : 0.420
From Node    : reset
To Node      : shiftReg:l0|reg[8][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.851
Data Delay   : 1.915

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 1.923

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.860
Data Delay   : 1.924

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.860
Data Delay   : 1.924

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.872
Data Delay   : 1.936

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.863
Data Delay   : 1.927

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 1.923

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.874
Data Delay   : 1.938

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.867
Data Delay   : 1.931

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 1.923

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.854
Data Delay   : 1.918

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.872
Data Delay   : 1.936

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.863
Data Delay   : 1.927

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 1.923

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.873
Data Delay   : 1.937

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.860
Data Delay   : 1.924

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.873
Data Delay   : 1.937

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.870
Data Delay   : 1.934

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.870
Data Delay   : 1.934

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 1.923

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.870
Data Delay   : 1.934

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.870
Data Delay   : 1.934

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.863
Data Delay   : 1.927

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.876
Data Delay   : 1.940

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.872
Data Delay   : 1.936

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.876
Data Delay   : 1.940

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.876
Data Delay   : 1.940

Slack        : 0.420
From Node    : reset
To Node      : shiftReg:l0|reg[7][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.851
Data Delay   : 1.915

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 1.923

Slack        : 0.420
From Node    : reset
To Node      : shiftReg:l0|reg[8][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.851
Data Delay   : 1.915

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.867
Data Delay   : 1.931

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.860
Data Delay   : 1.924

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.872
Data Delay   : 1.936

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.854
Data Delay   : 1.918

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.870
Data Delay   : 1.934

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.860
Data Delay   : 1.924
+--------------------------------------------------------------------------------+



----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+--------------------------------------------------------------------------------+
Clock         : clock
Slack         : 3.824
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------------------------------+
Clock         : clock
Slack         : 0.192
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                          ;
+--------------------------------------------------------------------------------+
Clock         : clock
Slack         : 8.667
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                           ;
+--------------------------------------------------------------------------------+
Clock         : clock
Slack         : 0.456
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+--------------------------------------------------------------------------------+
Clock         : clock
Slack         : 4.345
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                            ;
+--------------------------------------------------------------------------------+
Slack        : 3.824
From Node    : b_ad[0]
To Node      : w_ad[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.000
Data Delay   : 5.091

Slack        : 4.124
From Node    : b_ad[1]
To Node      : w_ad[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.000
Data Delay   : 4.791

Slack        : 4.424
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.043
Data Delay   : 5.455

Slack        : 4.453
From Node    : flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff|q
To Node      : w_ad[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -1.170
Data Delay   : 3.792

Slack        : 4.473
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:0:ff|q
To Node      : w_ad[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -1.170
Data Delay   : 3.772

Slack        : 4.507
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.043
Data Delay   : 5.372

Slack        : 4.565
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.043
Data Delay   : 5.314

Slack        : 4.590
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:1:ff|q
To Node      : w_ad[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -1.170
Data Delay   : 3.655

Slack        : 4.620
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.451

Slack        : 4.657
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.049
Data Delay   : 5.216

Slack        : 4.657
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.043
Data Delay   : 5.222

Slack        : 4.684
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.387

Slack        : 4.688
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.383

Slack        : 4.690
From Node    : shiftReg:l0|reg[5][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.045
Data Delay   : 5.187

Slack        : 4.703
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.368

Slack        : 4.724
From Node    : shiftReg:l0|reg[4][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.045
Data Delay   : 5.153

Slack        : 4.742
From Node    : b_ad[0]
To Node      : w_ad[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.000
Data Delay   : 4.173

Slack        : 4.752
From Node    : shiftReg:l0|reg[8][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.045
Data Delay   : 5.125

Slack        : 4.752
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.319

Slack        : 4.756
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.315

Slack        : 4.761
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.310

Slack        : 4.767
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.304

Slack        : 4.771
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.300

Slack        : 4.788
From Node    : b_ad[0]
To Node      : w_ad[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.000
Data Delay   : 4.127

Slack        : 4.791
From Node    : b_ad[1]
To Node      : w_ad[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.000
Data Delay   : 4.124

Slack        : 4.800
From Node    : shiftReg:l0|reg[5][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.047
Data Delay   : 5.075

Slack        : 4.820
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.251

Slack        : 4.822
From Node    : shiftReg:l0|reg[6][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.049
Data Delay   : 5.051

Slack        : 4.824
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.247

Slack        : 4.825
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.246

Slack        : 4.828
From Node    : wbxh.wx[12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.112
Data Delay   : 5.706

Slack        : 4.829
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.242

Slack        : 4.830
From Node    : shiftReg:l0|reg[8][0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.049
Data Delay   : 5.043

Slack        : 4.832
From Node    : shiftReg:l0|reg[4][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.047
Data Delay   : 5.043

Slack        : 4.835
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.236

Slack        : 4.837
From Node    : b_ad[1]
To Node      : w_ad[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.000
Data Delay   : 4.078

Slack        : 4.839
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.232

Slack        : 4.845
From Node    : wbxh.wx[10]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.112
Data Delay   : 5.689

Slack        : 4.851
From Node    : wbxh.wx[5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.112
Data Delay   : 5.683

Slack        : 4.851
From Node    : wbxh.wx[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.112
Data Delay   : 5.683

Slack        : 4.853
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.143
Data Delay   : 5.212

Slack        : 4.853
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.218

Slack        : 4.856
From Node    : wbxh.wx[8]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.112
Data Delay   : 5.678

Slack        : 4.857
From Node    : shiftReg:l0|reg[8][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.047
Data Delay   : 5.018

Slack        : 4.858
From Node    : shiftReg:l0|reg[3][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.045
Data Delay   : 5.019

Slack        : 4.868
From Node    : shiftReg:l0|reg[5][11]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.049
Data Delay   : 5.005

Slack        : 4.868
From Node    : b_ad[1]
To Node      : w_ad[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.000
Data Delay   : 4.047

Slack        : 4.869
From Node    : wbxh.wx[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.112
Data Delay   : 5.665

Slack        : 4.886
From Node    : shiftReg:l0|reg[5][3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.040
Data Delay   : 4.996

Slack        : 4.886
From Node    : shiftReg:l0|reg[5][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.147
Data Delay   : 5.183

Slack        : 4.888
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.183

Slack        : 4.892
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.179

Slack        : 4.893
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.178

Slack        : 4.895
From Node    : wbxh.wx[6]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.112
Data Delay   : 5.639

Slack        : 4.896
From Node    : shiftReg:l0|reg[4][0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.049
Data Delay   : 4.977

Slack        : 4.897
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.174

Slack        : 4.903
From Node    : wbxh.wx[14]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.112
Data Delay   : 5.631

Slack        : 4.903
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.168

Slack        : 4.907
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.164

Slack        : 4.908
From Node    : wbxh.wx[7]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.112
Data Delay   : 5.626

Slack        : 4.909
From Node    : b_ad[0]
To Node      : w_ad[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.000
Data Delay   : 4.006

Slack        : 4.910
From Node    : wbxh.wx[4]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.112
Data Delay   : 5.624

Slack        : 4.910
From Node    : flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff|q
To Node      : w_ad[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -1.170
Data Delay   : 3.335

Slack        : 4.912
From Node    : shiftReg:l0|reg[8][6]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.042
Data Delay   : 4.968

Slack        : 4.914
From Node    : wbxh.wx[15]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.112
Data Delay   : 5.620

Slack        : 4.916
From Node    : wbxh.wx[11]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.112
Data Delay   : 5.618

Slack        : 4.917
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.143
Data Delay   : 5.148

Slack        : 4.917
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.154

Slack        : 4.920
From Node    : shiftReg:l0|reg[8][11]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.049
Data Delay   : 4.953

Slack        : 4.920
From Node    : shiftReg:l0|reg[4][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.147
Data Delay   : 5.149

Slack        : 4.921
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.143
Data Delay   : 5.144

Slack        : 4.921
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.150

Slack        : 4.930
From Node    : shiftReg:l0|reg[5][0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.049
Data Delay   : 4.943

Slack        : 4.930
From Node    : b_ad[3]
To Node      : w_ad[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.000
Data Delay   : 3.985

Slack        : 4.934
From Node    : wbxh.wx[3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.112
Data Delay   : 5.600

Slack        : 4.938
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:0:ff|q
To Node      : w_ad[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -1.170
Data Delay   : 3.307

Slack        : 4.942
From Node    : b_ad[2]
To Node      : w_ad[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.000
Data Delay   : 3.973

Slack        : 4.947
From Node    : shiftReg:l0|reg[4][4]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.045
Data Delay   : 4.930

Slack        : 4.948
From Node    : shiftReg:l0|reg[8][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.147
Data Delay   : 5.121

Slack        : 4.948
From Node    : wbxh.wx[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.112
Data Delay   : 5.586

Slack        : 4.950
From Node    : shiftReg:l0|reg[5][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.147
Data Delay   : 5.119

Slack        : 4.951
From Node    : wbxh.wx[13]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.112
Data Delay   : 5.583

Slack        : 4.954
From Node    : shiftReg:l0|reg[5][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.147
Data Delay   : 5.115

Slack        : 4.956
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.115

Slack        : 4.960
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.111

Slack        : 4.961
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.110

Slack        : 4.961
From Node    : wbxh.wh[14]
To Node      : LSTM_cell2:u0|mac_pe:u1|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.119
Data Delay   : 5.580

Slack        : 4.965
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.106

Slack        : 4.965
From Node    : wbxh.wh[14]
To Node      : LSTM_cell2:u0|mac_pe:u1|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.119
Data Delay   : 5.576

Slack        : 4.967
From Node    : shiftReg:l0|reg[3][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.047
Data Delay   : 4.908

Slack        : 4.971
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.100

Slack        : 4.975
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.096

Slack        : 4.977
From Node    : shiftReg:l0|reg[3][3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.040
Data Delay   : 4.905

Slack        : 4.979
From Node    : shiftReg:l0|reg[5][4]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.045
Data Delay   : 4.898

Slack        : 4.983
From Node    : shiftReg:l0|reg[8][4]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.045
Data Delay   : 4.894

Slack        : 4.983
From Node    : wbxh.wh[9]
To Node      : LSTM_cell2:u0|mac_pe:u1|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.119
Data Delay   : 5.558

Slack        : 4.984
From Node    : shiftReg:l0|reg[4][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.147
Data Delay   : 5.085

Slack        : 4.984
From Node    : b_ad[2]
To Node      : w_ad[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.000
Data Delay   : 3.931

Slack        : 4.985
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.143
Data Delay   : 5.080

Slack        : 4.985
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.086
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                             ;
+--------------------------------------------------------------------------------+
Slack        : 0.192
From Node    : shiftReg:l0|reg[7][11]
To Node      : shiftReg:l0|reg[8][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.313

Slack        : 0.193
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:6:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.314

Slack        : 0.193
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:14:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:15:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.313

Slack        : 0.193
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:5:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.314

Slack        : 0.194
From Node    : shiftReg:l0|reg[2][11]
To Node      : shiftReg:l0|reg[3][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.315

Slack        : 0.194
From Node    : shiftReg:l0|reg[2][1]
To Node      : shiftReg:l0|reg[3][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.314

Slack        : 0.194
From Node    : shiftReg:l0|reg[7][13]
To Node      : shiftReg:l0|reg[8][13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.314

Slack        : 0.194
From Node    : shiftReg:l0|reg[7][3]
To Node      : shiftReg:l0|reg[8][3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.314

Slack        : 0.194
From Node    : shiftReg:l0|reg[7][6]
To Node      : shiftReg:l0|reg[8][6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.314

Slack        : 0.194
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:13:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:14:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.314

Slack        : 0.194
From Node    : shiftReg:l0|reg[7][15]
To Node      : shiftReg:l0|reg[8][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.315

Slack        : 0.194
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:2:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.315

Slack        : 0.195
From Node    : shiftReg:l0|reg[7][12]
To Node      : shiftReg:l0|reg[8][12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.316

Slack        : 0.195
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:11:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:12:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.315

Slack        : 0.195
From Node    : shiftReg:l0|reg[2][9]
To Node      : shiftReg:l0|reg[3][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.315

Slack        : 0.196
From Node    : shiftReg:l0|reg[2][4]
To Node      : shiftReg:l0|reg[3][4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.316

Slack        : 0.196
From Node    : shiftReg:l0|reg[0][7]
To Node      : shiftReg:l0|reg[1][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.316

Slack        : 0.199
From Node    : shiftReg:l0|reg[5][2]
To Node      : shiftReg:l0|reg[6][2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.319

Slack        : 0.199
From Node    : shiftReg:l0|reg[5][7]
To Node      : shiftReg:l0|reg[6][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.319

Slack        : 0.200
From Node    : shiftReg:l0|reg[5][0]
To Node      : shiftReg:l0|reg[6][0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.320

Slack        : 0.200
From Node    : shiftReg:l0|reg[5][4]
To Node      : shiftReg:l0|reg[6][4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.320

Slack        : 0.207
From Node    : shiftReg:l0|reg[5][11]
To Node      : shiftReg:l0|reg[6][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.328

Slack        : 0.253
From Node    : LSTM_cell2:u0|nReg:r7|Q[5]~_Duplicate_1
To Node      : nReg:r0|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.373

Slack        : 0.253
From Node    : LSTM_cell2:u0|nReg:r7|Q[6]~_Duplicate_1
To Node      : nReg:r0|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.373

Slack        : 0.255
From Node    : LSTM_cell2:u0|nReg:r7|Q[4]~_Duplicate_1
To Node      : nReg:r0|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.375

Slack        : 0.255
From Node    : LSTM_cell2:u0|nReg:r7|Q[7]~_Duplicate_1
To Node      : nReg:r0|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.375

Slack        : 0.260
From Node    : shiftReg:l0|reg[4][13]
To Node      : shiftReg:l0|reg[5][13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.381

Slack        : 0.260
From Node    : shiftReg:l0|reg[7][2]
To Node      : shiftReg:l0|reg[8][2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.380

Slack        : 0.260
From Node    : shiftReg:l0|reg[2][8]
To Node      : shiftReg:l0|reg[3][8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.381

Slack        : 0.261
From Node    : shiftReg:l0|reg[0][9]
To Node      : shiftReg:l0|reg[1][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.382

Slack        : 0.266
From Node    : shiftReg:l0|reg[3][11]
To Node      : shiftReg:l0|reg[4][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.387

Slack        : 0.266
From Node    : shiftReg:l0|reg[0][1]
To Node      : shiftReg:l0|reg[1][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.386

Slack        : 0.266
From Node    : shiftReg:l0|reg[3][15]
To Node      : shiftReg:l0|reg[4][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.386

Slack        : 0.266
From Node    : shiftReg:l0|reg[3][8]
To Node      : shiftReg:l0|reg[4][8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.387

Slack        : 0.266
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.387

Slack        : 0.267
From Node    : shiftReg:l0|reg[7][1]
To Node      : shiftReg:l0|reg[8][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.387

Slack        : 0.267
From Node    : shiftReg:l0|reg[5][1]
To Node      : shiftReg:l0|reg[6][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.387

Slack        : 0.267
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:5:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:6:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.388

Slack        : 0.267
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:1:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.388

Slack        : 0.267
From Node    : shiftReg:l0|reg[0][4]
To Node      : shiftReg:l0|reg[1][4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.387

Slack        : 0.267
From Node    : shiftReg:l0|reg[3][14]
To Node      : shiftReg:l0|reg[4][14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.388

Slack        : 0.267
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:1:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:2:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.388

Slack        : 0.267
From Node    : shiftReg:l0|reg[2][5]
To Node      : shiftReg:l0|reg[3][5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.387

Slack        : 0.267
From Node    : shiftReg:l0|reg[3][6]
To Node      : shiftReg:l0|reg[4][6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.387

Slack        : 0.267
From Node    : shiftReg:l0|reg[3][7]
To Node      : shiftReg:l0|reg[4][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.387

Slack        : 0.267
From Node    : shiftReg:l0|reg[0][8]
To Node      : shiftReg:l0|reg[1][8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.388

Slack        : 0.267
From Node    : shiftReg:l0|reg[7][9]
To Node      : shiftReg:l0|reg[8][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.387

Slack        : 0.267
From Node    : shiftReg:l0|reg[3][9]
To Node      : shiftReg:l0|reg[4][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.387

Slack        : 0.267
From Node    : shiftReg:l0|reg[3][10]
To Node      : shiftReg:l0|reg[4][10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.387

Slack        : 0.267
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:2:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:3:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.387

Slack        : 0.268
From Node    : shiftReg:l0|reg[3][0]
To Node      : shiftReg:l0|reg[4][0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.388

Slack        : 0.268
From Node    : shiftReg:l0|reg[1][0]
To Node      : shiftReg:l0|reg[2][0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.388

Slack        : 0.268
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:8:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:9:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.388

Slack        : 0.268
From Node    : shiftReg:l0|reg[3][2]
To Node      : shiftReg:l0|reg[4][2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.388

Slack        : 0.268
From Node    : shiftReg:l0|reg[3][5]
To Node      : shiftReg:l0|reg[4][5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.388

Slack        : 0.268
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:8:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.389

Slack        : 0.268
From Node    : shiftReg:l0|reg[0][10]
To Node      : shiftReg:l0|reg[1][10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.388

Slack        : 0.269
From Node    : shiftReg:l0|reg[3][1]
To Node      : shiftReg:l0|reg[4][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.389

Slack        : 0.269
From Node    : shiftReg:l0|reg[3][12]
To Node      : shiftReg:l0|reg[4][12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.389

Slack        : 0.269
From Node    : shiftReg:l0|reg[0][2]
To Node      : shiftReg:l0|reg[1][2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.389

Slack        : 0.269
From Node    : shiftReg:l0|reg[2][3]
To Node      : shiftReg:l0|reg[3][3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.389

Slack        : 0.269
From Node    : shiftReg:l0|reg[3][4]
To Node      : shiftReg:l0|reg[4][4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.389

Slack        : 0.269
From Node    : shiftReg:l0|reg[7][5]
To Node      : shiftReg:l0|reg[8][5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.389

Slack        : 0.270
From Node    : shiftReg:l0|reg[1][15]
To Node      : shiftReg:l0|reg[2][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.390

Slack        : 0.270
From Node    : shiftReg:l0|reg[5][15]
To Node      : shiftReg:l0|reg[6][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.038
Data Delay   : 0.392

Slack        : 0.270
From Node    : shiftReg:l0|reg[5][8]
To Node      : shiftReg:l0|reg[6][8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.391

Slack        : 0.271
From Node    : shiftReg:l0|reg[8][11]
To Node      : shiftReg:l0|reg[9][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.392

Slack        : 0.271
From Node    : shiftReg:l0|reg[6][11]
To Node      : shiftReg:l0|reg[7][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.392

Slack        : 0.271
From Node    : shiftReg:l0|reg[8][3]
To Node      : shiftReg:l0|reg[9][3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.391

Slack        : 0.271
From Node    : shiftReg:l0|reg[6][4]
To Node      : shiftReg:l0|reg[7][4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.391

Slack        : 0.271
From Node    : shiftReg:l0|reg[6][14]
To Node      : shiftReg:l0|reg[7][14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.392

Slack        : 0.271
From Node    : shiftReg:l0|reg[8][15]
To Node      : shiftReg:l0|reg[9][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.392

Slack        : 0.272
From Node    : shiftReg:l0|reg[0][3]
To Node      : shiftReg:l0|reg[1][3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.392

Slack        : 0.272
From Node    : LSTM_cell2:u0|nReg:r1|Q[15]
To Node      : LSTM_cell2:u0|fixed_adder:u2|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.035
Data Delay   : 0.391

Slack        : 0.272
From Node    : shiftReg:l0|reg[0][5]
To Node      : shiftReg:l0|reg[1][5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.392

Slack        : 0.272
From Node    : shiftReg:l0|reg[4][15]
To Node      : shiftReg:l0|reg[5][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.392

Slack        : 0.272
From Node    : shiftReg:l0|reg[6][7]
To Node      : shiftReg:l0|reg[7][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.392

Slack        : 0.272
From Node    : shiftReg:l0|reg[5][10]
To Node      : shiftReg:l0|reg[6][10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.392

Slack        : 0.273
From Node    : shiftReg:l0|reg[8][13]
To Node      : shiftReg:l0|reg[9][13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.393

Slack        : 0.273
From Node    : shiftReg:l0|reg[5][14]
To Node      : shiftReg:l0|reg[6][14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.394

Slack        : 0.273
From Node    : shiftReg:l0|reg[1][6]
To Node      : shiftReg:l0|reg[2][6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.393

Slack        : 0.273
From Node    : shiftReg:l0|reg[1][7]
To Node      : shiftReg:l0|reg[2][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.393

Slack        : 0.273
From Node    : shiftReg:l0|reg[1][10]
To Node      : shiftReg:l0|reg[2][10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.393

Slack        : 0.274
From Node    : shiftReg:l0|reg[8][2]
To Node      : shiftReg:l0|reg[9][2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.394

Slack        : 0.275
From Node    : shiftReg:l0|reg[6][6]
To Node      : shiftReg:l0|reg[7][6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.395

Slack        : 0.275
From Node    : shiftReg:l0|reg[8][6]
To Node      : shiftReg:l0|reg[9][6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.395

Slack        : 0.275
From Node    : shiftReg:l0|reg[8][7]
To Node      : shiftReg:l0|reg[9][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.395

Slack        : 0.276
From Node    : shiftReg:l0|reg[8][0]
To Node      : shiftReg:l0|reg[9][0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.396

Slack        : 0.276
From Node    : shiftReg:l0|reg[6][0]
To Node      : shiftReg:l0|reg[7][0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.396

Slack        : 0.278
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:7:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:8:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.398

Slack        : 0.278
From Node    : shiftReg:l0|reg[5][3]
To Node      : shiftReg:l0|reg[6][3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.398

Slack        : 0.278
From Node    : shiftReg:l0|reg[5][5]
To Node      : shiftReg:l0|reg[6][5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.398

Slack        : 0.279
From Node    : shiftReg:l0|reg[8][12]
To Node      : shiftReg:l0|reg[9][12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.400

Slack        : 0.279
From Node    : shiftReg:l0|reg[6][12]
To Node      : shiftReg:l0|reg[7][12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.400

Slack        : 0.281
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:1:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:2:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.401

Slack        : 0.284
From Node    : shiftReg:l0|reg[5][13]
To Node      : shiftReg:l0|reg[6][13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.404

Slack        : 0.287
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:15:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:16:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.407

Slack        : 0.290
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:0:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:1:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.410

Slack        : 0.333
From Node    : output_layer:u1|mac_pe:u5|res[10]
To Node      : output_layer:u1|nReg:r5|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.038
Data Delay   : 0.455

Slack        : 0.333
From Node    : output_layer:u1|mac_pe:u2|res[3]
To Node      : output_layer:u1|nReg:r2|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.453
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clock'                                         ;
+--------------------------------------------------------------------------------+
Slack        : 8.667
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.065
Data Delay   : 1.705

Slack        : 8.667
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.065
Data Delay   : 1.705

Slack        : 8.667
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.065
Data Delay   : 1.705

Slack        : 8.667
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.065
Data Delay   : 1.705

Slack        : 8.667
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.065
Data Delay   : 1.705

Slack        : 8.667
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.065
Data Delay   : 1.705

Slack        : 8.667
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.065
Data Delay   : 1.705

Slack        : 8.667
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.065
Data Delay   : 1.705

Slack        : 8.667
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.065
Data Delay   : 1.705

Slack        : 8.667
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.065
Data Delay   : 1.705

Slack        : 8.667
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.065
Data Delay   : 1.705

Slack        : 8.667
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.065
Data Delay   : 1.705

Slack        : 8.667
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.065
Data Delay   : 1.705

Slack        : 8.667
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.065
Data Delay   : 1.705

Slack        : 8.667
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.065
Data Delay   : 1.705

Slack        : 8.667
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.065
Data Delay   : 1.705

Slack        : 8.668
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.056
Data Delay   : 1.695

Slack        : 8.668
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.056
Data Delay   : 1.695

Slack        : 8.668
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.056
Data Delay   : 1.695

Slack        : 8.668
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.056
Data Delay   : 1.695

Slack        : 8.668
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.056
Data Delay   : 1.695

Slack        : 8.668
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.056
Data Delay   : 1.695

Slack        : 8.668
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.056
Data Delay   : 1.695

Slack        : 8.668
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.056
Data Delay   : 1.695

Slack        : 8.668
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.056
Data Delay   : 1.695

Slack        : 8.668
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.056
Data Delay   : 1.695

Slack        : 8.668
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.056
Data Delay   : 1.695

Slack        : 8.668
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.056
Data Delay   : 1.695

Slack        : 8.668
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.056
Data Delay   : 1.695

Slack        : 8.668
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.056
Data Delay   : 1.695

Slack        : 8.668
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.056
Data Delay   : 1.695

Slack        : 8.668
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.056
Data Delay   : 1.695

Slack        : 8.897
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:9:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.141
Data Delay   : 1.666

Slack        : 8.897
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.138
Data Delay   : 1.663

Slack        : 8.897
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.138
Data Delay   : 1.663

Slack        : 8.897
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.138
Data Delay   : 1.663

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.137
Data Delay   : 1.661

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.129
Data Delay   : 1.653

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.129
Data Delay   : 1.653

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.137
Data Delay   : 1.661

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.137
Data Delay   : 1.661

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.137
Data Delay   : 1.661

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.137
Data Delay   : 1.661

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.137
Data Delay   : 1.661

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.138
Data Delay   : 1.662

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.137
Data Delay   : 1.661

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.137
Data Delay   : 1.661

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.137
Data Delay   : 1.661

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.137
Data Delay   : 1.661

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.129
Data Delay   : 1.653

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.129
Data Delay   : 1.653

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.129
Data Delay   : 1.653

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.137
Data Delay   : 1.661

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.129
Data Delay   : 1.653

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.129
Data Delay   : 1.653

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.126
Data Delay   : 1.650

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.126
Data Delay   : 1.650

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.137
Data Delay   : 1.661

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.126
Data Delay   : 1.650

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.129
Data Delay   : 1.653

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.125
Data Delay   : 1.649

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.129
Data Delay   : 1.653

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.129
Data Delay   : 1.653

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.129
Data Delay   : 1.653

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.125
Data Delay   : 1.649

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.129
Data Delay   : 1.653

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.126
Data Delay   : 1.650

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.137
Data Delay   : 1.661

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.139
Data Delay   : 1.663

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.129
Data Delay   : 1.653

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.118
Data Delay   : 1.642

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.138
Data Delay   : 1.662

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.118
Data Delay   : 1.642

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.129
Data Delay   : 1.653

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.139
Data Delay   : 1.663

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.137
Data Delay   : 1.661

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.118
Data Delay   : 1.642

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.118
Data Delay   : 1.642

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.126
Data Delay   : 1.650

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.139
Data Delay   : 1.663

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.139
Data Delay   : 1.663

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.118
Data Delay   : 1.642
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clock'                                          ;
+--------------------------------------------------------------------------------+
Slack        : 0.456
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.223

Slack        : 0.456
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.223

Slack        : 0.456
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.223

Slack        : 0.456
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.223

Slack        : 0.456
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.223

Slack        : 0.456
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.223

Slack        : 0.456
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.223

Slack        : 0.456
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.223

Slack        : 0.456
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:9:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.186
Data Delay   : 1.232

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.182
Data Delay   : 1.228

Slack        : 0.462
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.173
Data Delay   : 1.219

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[6][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.169
Data Delay   : 1.215

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.182
Data Delay   : 1.228

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.229

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.173
Data Delay   : 1.219

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.182
Data Delay   : 1.228

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[7][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.169
Data Delay   : 1.215

Slack        : 0.462
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.173
Data Delay   : 1.219

Slack        : 0.462
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.173
Data Delay   : 1.219

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[8][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.169
Data Delay   : 1.215

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[9][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.169
Data Delay   : 1.215

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.173
Data Delay   : 1.219

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.182
Data Delay   : 1.228

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.182
Data Delay   : 1.228

Slack        : 0.462
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.173
Data Delay   : 1.219

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.182
Data Delay   : 1.228

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.182
Data Delay   : 1.228

Slack        : 0.462
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.173
Data Delay   : 1.219

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.182
Data Delay   : 1.228

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.173
Data Delay   : 1.219

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.182
Data Delay   : 1.228

Slack        : 0.462
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.173
Data Delay   : 1.219

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.182
Data Delay   : 1.228

Slack        : 0.462
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.173
Data Delay   : 1.219

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.182
Data Delay   : 1.228

Slack        : 0.462
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.173
Data Delay   : 1.219

Slack        : 0.462
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.173
Data Delay   : 1.219

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.182
Data Delay   : 1.228

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.173
Data Delay   : 1.219

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.182
Data Delay   : 1.228

Slack        : 0.462
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.173
Data Delay   : 1.219

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.173
Data Delay   : 1.219

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.229

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.182
Data Delay   : 1.228

Slack        : 0.462
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.173
Data Delay   : 1.219

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.229

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[6][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.169
Data Delay   : 1.215

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.182
Data Delay   : 1.228

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[7][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.169
Data Delay   : 1.215

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.184
Data Delay   : 1.230

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.184
Data Delay   : 1.230

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.184
Data Delay   : 1.230

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[8][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.169
Data Delay   : 1.215

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.184
Data Delay   : 1.230

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[9][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.169
Data Delay   : 1.215

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.185
Data Delay   : 1.231

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[4][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.169
Data Delay   : 1.215

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.185
Data Delay   : 1.231

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.185
Data Delay   : 1.231

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.185
Data Delay   : 1.231

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[5][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.169
Data Delay   : 1.215

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.229

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.185
Data Delay   : 1.231

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.229

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[2][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.169
Data Delay   : 1.215

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[3][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.169
Data Delay   : 1.215

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.229

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.181
Data Delay   : 1.227

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.181
Data Delay   : 1.227

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.181
Data Delay   : 1.227

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.181
Data Delay   : 1.227

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.182
Data Delay   : 1.228

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[6][12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.169
Data Delay   : 1.215

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[7][12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.169
Data Delay   : 1.215

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[8][12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.169
Data Delay   : 1.215

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:5:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.229

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:8:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.229

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[9][12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.169
Data Delay   : 1.215

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[3][13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.165
Data Delay   : 1.211

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[4][13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.165
Data Delay   : 1.211
+--------------------------------------------------------------------------------+



----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+--------------------------------------------------------------------------------+
Clock               : Worst-case Slack
Setup               : 0.278
Hold                : 0.192
Recovery            : 8.605
Removal             : 0.411
Minimum Pulse Width : 4.345

Clock               :  clock
Setup               : 0.278
Hold                : 0.192
Recovery            : 8.605
Removal             : 0.411
Minimum Pulse Width : 4.345

Clock               : Design-wide TNS
Setup               : 0.0
Hold                : 0.0
Recovery            : 0.0
Removal             : 0.0
Minimum Pulse Width : 0.0

Clock               :  clock
Setup               : 0.000
Hold                : 0.000
Recovery            : 0.000
Removal             : 0.000
Minimum Pulse Width : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                  ;
+--------------------------------------------------------------------------------+
Pin                     : w_ad[0]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : w_ad[1]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : w_ad[2]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : w_ad[3]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : w_ad[4]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : output[0]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : output[1]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : output[2]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : output[3]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : output[4]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : output[5]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : output[6]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : output[7]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : output[8]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : output[9]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : output[10]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : output[11]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : output[12]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : output[13]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : output[14]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : output[15]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : ready
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : done
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : ~ALTERA_DCLK~
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : ~ALTERA_nCEO~
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Input Transition Times                                                         ;
+--------------------------------------------------------------------------------+
Pin             : b_ad[0]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b_ad[1]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b_ad[2]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b_ad[3]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b_ad[4]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : clock
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : reset
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : start
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : clear
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bh[6]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bh[5]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bh[4]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bh[3]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bh[2]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bh[1]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bh[0]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bx[6]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bx[5]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bx[4]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bx[3]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bx[2]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bx[1]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bx[0]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bh[15]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bh[14]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bh[13]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bh[12]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bh[11]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bh[10]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bh[9]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bh[8]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bh[7]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bx[15]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bx[14]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bx[13]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bx[12]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bx[11]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bx[10]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bx[9]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bx[8]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bx[7]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wh[0]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wh[1]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wh[2]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wh[3]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wh[4]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wh[5]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wh[6]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wh[7]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wh[8]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wh[9]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wh[10]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wh[11]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wh[12]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wh[13]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wh[14]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wh[15]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wx[0]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wx[1]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wx[2]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wx[3]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wx[4]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wx[5]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wx[6]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wx[7]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wx[8]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wx[9]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wx[10]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wx[11]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wx[12]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wx[13]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wx[14]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wx[15]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : input[0]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : input[1]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : input[2]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : input[3]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : input[4]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : input[5]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : input[6]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : input[7]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : input[8]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : input[9]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : input[10]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : input[11]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : input[12]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : input[13]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : input[14]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : input[15]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : ~ALTERA_ASDO_DATA1~
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : ~ALTERA_FLASH_nCE_nCSO~
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : ~ALTERA_DATA0~
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                ;
+--------------------------------------------------------------------------------+
Pin                                  : w_ad[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : w_ad[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00616 V
Ringback Voltage on Rise at FPGA Pin : 0.191 V
Ringback Voltage on Fall at FPGA Pin : 0.099 V
10-90 Rise Time at FPGA Pin          : 2.83e-09 s
90-10 Fall Time at FPGA Pin          : 2.56e-09 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00616 V
Ringback Voltage on Rise at Far-end  : 0.191 V
Ringback Voltage on Fall at Far-end  : 0.099 V
10-90 Rise Time at Far-end           : 2.83e-09 s
90-10 Fall Time at Far-end           : 2.56e-09 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : w_ad[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : w_ad[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.44e-09 V
Voh Max at FPGA Pin                  : 2.39 V
Vol Min at FPGA Pin                  : -0.0265 V
Ringback Voltage on Rise at FPGA Pin : 0.2 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 2.94e-10 s
90-10 Fall Time at FPGA Pin          : 3.12e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.44e-09 V
Voh Max at Far-end                   : 2.39 V
Vol Min at Far-end                   : -0.0265 V
Ringback Voltage on Rise at Far-end  : 0.2 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 2.94e-10 s
90-10 Fall Time at Far-end           : 3.12e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : w_ad[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[7]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[8]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[9]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[10]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[11]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[12]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[13]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[14]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[15]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ready
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.44e-09 V
Voh Max at FPGA Pin                  : 2.39 V
Vol Min at FPGA Pin                  : -0.0265 V
Ringback Voltage on Rise at FPGA Pin : 0.2 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 2.94e-10 s
90-10 Fall Time at FPGA Pin          : 3.12e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.44e-09 V
Voh Max at Far-end                   : 2.39 V
Vol Min at Far-end                   : -0.0265 V
Ringback Voltage on Rise at Far-end  : 0.2 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 2.94e-10 s
90-10 Fall Time at Far-end           : 3.12e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : done
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.44e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.0145 V
Ringback Voltage on Rise at FPGA Pin : 0.169 V
Ringback Voltage on Fall at FPGA Pin : 0.026 V
10-90 Rise Time at FPGA Pin          : 4.83e-10 s
90-10 Fall Time at FPGA Pin          : 4.71e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.44e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.0145 V
Ringback Voltage on Rise at Far-end  : 0.169 V
Ringback Voltage on Fall at Far-end  : 0.026 V
10-90 Rise Time at Far-end           : 4.83e-10 s
90-10 Fall Time at Far-end           : 4.71e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_DCLK~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.45e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.0609 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.095 V
10-90 Rise Time at FPGA Pin          : 2.82e-10 s
90-10 Fall Time at FPGA Pin          : 2.59e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.45e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.0609 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.095 V
10-90 Rise Time at Far-end           : 2.82e-10 s
90-10 Fall Time at Far-end           : 2.59e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_nCEO~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.61e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00274 V
Ringback Voltage on Rise at FPGA Pin : 0.141 V
Ringback Voltage on Fall at FPGA Pin : 0.006 V
10-90 Rise Time at FPGA Pin          : 4.7e-10 s
90-10 Fall Time at FPGA Pin          : 6.02e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.61e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00274 V
Ringback Voltage on Rise at Far-end  : 0.141 V
Ringback Voltage on Fall at Far-end  : 0.006 V
10-90 Rise Time at Far-end           : 4.7e-10 s
90-10 Fall Time at Far-end           : 6.02e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                               ;
+--------------------------------------------------------------------------------+
Pin                                  : w_ad[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : w_ad[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00344 V
Ringback Voltage on Rise at FPGA Pin : 0.134 V
Ringback Voltage on Fall at FPGA Pin : 0.075 V
10-90 Rise Time at FPGA Pin          : 3.33e-09 s
90-10 Fall Time at FPGA Pin          : 3.16e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00344 V
Ringback Voltage on Rise at Far-end  : 0.134 V
Ringback Voltage on Fall at Far-end  : 0.075 V
10-90 Rise Time at Far-end           : 3.33e-09 s
90-10 Fall Time at Far-end           : 3.16e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : w_ad[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : w_ad[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 7.16e-07 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00476 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.013 V
10-90 Rise Time at FPGA Pin          : 4.39e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 7.16e-07 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00476 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.013 V
10-90 Rise Time at Far-end           : 4.39e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : w_ad[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[7]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[8]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[9]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[10]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[11]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[12]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[13]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[14]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[15]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ready
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 7.16e-07 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00476 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.013 V
10-90 Rise Time at FPGA Pin          : 4.39e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 7.16e-07 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00476 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.013 V
10-90 Rise Time at Far-end           : 4.39e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : done
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 7.16e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00832 V
Ringback Voltage on Rise at FPGA Pin : 0.101 V
Ringback Voltage on Fall at FPGA Pin : 0.024 V
10-90 Rise Time at FPGA Pin          : 6.39e-10 s
90-10 Fall Time at FPGA Pin          : 6e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 7.16e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00832 V
Ringback Voltage on Rise at Far-end  : 0.101 V
Ringback Voltage on Fall at Far-end  : 0.024 V
10-90 Rise Time at Far-end           : 6.39e-10 s
90-10 Fall Time at Far-end           : 6e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_DCLK~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.74e-07 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.0201 V
Ringback Voltage on Rise at FPGA Pin : 0.072 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 4.04e-10 s
90-10 Fall Time at FPGA Pin          : 3.29e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.74e-07 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.0201 V
Ringback Voltage on Rise at Far-end  : 0.072 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 4.04e-10 s
90-10 Fall Time at Far-end           : 3.29e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_nCEO~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 9.45e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00643 V
Ringback Voltage on Rise at FPGA Pin : 0.081 V
Ringback Voltage on Fall at FPGA Pin : 0.031 V
10-90 Rise Time at FPGA Pin          : 5.31e-10 s
90-10 Fall Time at FPGA Pin          : 7.59e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 9.45e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00643 V
Ringback Voltage on Rise at Far-end  : 0.081 V
Ringback Voltage on Fall at Far-end  : 0.031 V
10-90 Rise Time at Far-end           : 5.31e-10 s
90-10 Fall Time at Far-end           : 7.59e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                ;
+--------------------------------------------------------------------------------+
Pin                                  : w_ad[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : w_ad[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.64 V
Vol Min at FPGA Pin                  : -0.0113 V
Ringback Voltage on Rise at FPGA Pin : 0.208 V
Ringback Voltage on Fall at FPGA Pin : 0.179 V
10-90 Rise Time at FPGA Pin          : 2.38e-09 s
90-10 Fall Time at FPGA Pin          : 2.23e-09 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.64 V
Vol Min at Far-end                   : -0.0113 V
Ringback Voltage on Rise at Far-end  : 0.208 V
Ringback Voltage on Fall at Far-end  : 0.179 V
10-90 Rise Time at Far-end           : 2.38e-09 s
90-10 Fall Time at Far-end           : 2.23e-09 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : w_ad[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : w_ad[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.73 V
Vol Min at FPGA Pin                  : -0.0384 V
Ringback Voltage on Rise at FPGA Pin : 0.169 V
Ringback Voltage on Fall at FPGA Pin : 0.089 V
10-90 Rise Time at FPGA Pin          : 2.7e-10 s
90-10 Fall Time at FPGA Pin          : 2.62e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.73 V
Vol Min at Far-end                   : -0.0384 V
Ringback Voltage on Rise at Far-end  : 0.169 V
Ringback Voltage on Fall at Far-end  : 0.089 V
10-90 Rise Time at Far-end           : 2.7e-10 s
90-10 Fall Time at Far-end           : 2.62e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : w_ad[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[7]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[8]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[9]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[10]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[11]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[12]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[13]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[14]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[15]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ready
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.73 V
Vol Min at FPGA Pin                  : -0.0384 V
Ringback Voltage on Rise at FPGA Pin : 0.169 V
Ringback Voltage on Fall at FPGA Pin : 0.089 V
10-90 Rise Time at FPGA Pin          : 2.7e-10 s
90-10 Fall Time at FPGA Pin          : 2.62e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.73 V
Vol Min at Far-end                   : -0.0384 V
Ringback Voltage on Rise at Far-end  : 0.169 V
Ringback Voltage on Fall at Far-end  : 0.089 V
10-90 Rise Time at Far-end           : 2.7e-10 s
90-10 Fall Time at Far-end           : 2.62e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : done
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_DCLK~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.22e-08 V
Voh Max at FPGA Pin                  : 2.74 V
Vol Min at FPGA Pin                  : -0.06 V
Ringback Voltage on Rise at FPGA Pin : 0.158 V
Ringback Voltage on Fall at FPGA Pin : 0.08 V
10-90 Rise Time at FPGA Pin          : 2.68e-10 s
90-10 Fall Time at FPGA Pin          : 2.19e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.22e-08 V
Voh Max at Far-end                   : 2.74 V
Vol Min at Far-end                   : -0.06 V
Ringback Voltage on Rise at Far-end  : 0.158 V
Ringback Voltage on Fall at Far-end  : 0.08 V
10-90 Rise Time at Far-end           : 2.68e-10 s
90-10 Fall Time at Far-end           : 2.19e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_nCEO~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 3.54e-08 V
Voh Max at FPGA Pin                  : 2.7 V
Vol Min at FPGA Pin                  : -0.00943 V
Ringback Voltage on Rise at FPGA Pin : 0.276 V
Ringback Voltage on Fall at FPGA Pin : 0.035 V
10-90 Rise Time at FPGA Pin          : 3.19e-10 s
90-10 Fall Time at FPGA Pin          : 4.99e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 3.54e-08 V
Voh Max at Far-end                   : 2.7 V
Vol Min at Far-end                   : -0.00943 V
Ringback Voltage on Rise at Far-end  : 0.276 V
Ringback Voltage on Fall at Far-end  : 0.035 V
10-90 Rise Time at Far-end           : 3.19e-10 s
90-10 Fall Time at Far-end           : 4.99e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Transfers                                                                ;
+--------------------------------------------------------------------------------+
From Clock : clock
To Clock   : clock
RR Paths   : 1038698
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0
+--------------------------------------------------------------------------------+

Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------+
; Hold Transfers                                                                 ;
+--------------------------------------------------------------------------------+
From Clock : clock
To Clock   : clock
RR Paths   : 1038698
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0
+--------------------------------------------------------------------------------+

Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------+
; Recovery Transfers                                                             ;
+--------------------------------------------------------------------------------+
From Clock : clock
To Clock   : clock
RR Paths   : 500
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0
+--------------------------------------------------------------------------------+

Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------+
; Removal Transfers                                                              ;
+--------------------------------------------------------------------------------+
From Clock : clock
To Clock   : clock
RR Paths   : 500
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0
+--------------------------------------------------------------------------------+

Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+--------------------------------------------------------------------------------+
; Unconstrained Paths Summary                                                    ;
+--------------------------------------------------------------------------------+
Property : Illegal Clocks
Setup    : 0
Hold     : 0

Property : Unconstrained Clocks
Setup    : 0
Hold     : 0

Property : Unconstrained Input Ports
Setup    : 0
Hold     : 0

Property : Unconstrained Input Port Paths
Setup    : 0
Hold     : 0

Property : Unconstrained Output Ports
Setup    : 0
Hold     : 0

Property : Unconstrained Output Port Paths
Setup    : 0
Hold     : 0
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clock Status Summary                                                           ;
+--------------------------------------------------------------------------------+
Target : clock
Clock  : clock
Type   : Base
Status : Constrained
+--------------------------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Jun 05 14:42:01 2024
Info: Command: quartus_sta HLSTM_FIXED -c HLSTM_FIXED
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: 'src/SDC1.sdc'
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.278
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.278               0.000 clock 
Info (332146): Worst-case hold slack is 0.370
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.370               0.000 clock 
Info (332146): Worst-case recovery slack is 8.605
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.605               0.000 clock 
Info (332146): Worst-case removal slack is 0.412
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.412               0.000 clock 
Info (332146): Worst-case minimum pulse width slack is 4.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.423               0.000 clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 1.269
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.269               0.000 clock 
Info (332146): Worst-case hold slack is 0.336
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.336               0.000 clock 
Info (332146): Worst-case recovery slack is 8.697
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.697               0.000 clock 
Info (332146): Worst-case removal slack is 0.411
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.411               0.000 clock 
Info (332146): Worst-case minimum pulse width slack is 4.478
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.478               0.000 clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 3.824
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.824               0.000 clock 
Info (332146): Worst-case hold slack is 0.192
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.192               0.000 clock 
Info (332146): Worst-case recovery slack is 8.667
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.667               0.000 clock 
Info (332146): Worst-case removal slack is 0.456
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.456               0.000 clock 
Info (332146): Worst-case minimum pulse width slack is 4.345
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.345               0.000 clock 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4793 megabytes
    Info: Processing ended: Wed Jun 05 14:42:05 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


