// Seed: 2267222215
module module_0 (
    input wand id_0,
    output supply0 id_1,
    output supply1 id_2,
    output supply0 id_3#(
        .id_8 (-1),
        .id_9 (1'b0),
        .id_10(1 & 1'd0),
        .id_11(1)
    ),
    output supply1 id_4,
    input wor id_5,
    input wire id_6
);
  logic [7:0] id_12;
  wire id_13;
  assign id_1 = id_10 > id_0;
  assign id_12[1'b0] = id_8;
  assign module_1.id_16 = "";
endmodule
module module_1 #(
    parameter id_13 = 32'd26,
    parameter id_7  = 32'd63
) (
    output wire id_0,
    output wire id_1
    , _id_13,
    input wor id_2,
    output supply1 id_3,
    output wire id_4,
    input supply1 id_5,
    input tri0 id_6,
    input tri1 _id_7,
    input tri id_8,
    input wire id_9,
    output wire id_10,
    input tri1 id_11
);
  module_0 modCall_1 (
      id_11,
      id_4,
      id_1,
      id_1,
      id_3,
      id_11,
      id_8
  );
  string [id_7 : -1  |  id_13] id_14, id_15, id_16;
  assign id_15 = "";
endmodule
