library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity FlipFlopSR is
	port ( clk		:	in		std_logic;
				reset	:	in		std_logic;
				set	:	in		std_logic;
				q		: 	out	std_logic);
end FlipFlopSR;

architecture Behavioral of FlipFlopSR is

signal s_q : std_logic := '0';

begin

	process(clk)
	begin
		if (rising_edge(clk)) then
			if (reset='1') then
				q <= '0';
			elsif	(set='1') then
				q <= '1';
			else
				q <= s_q;
			end if;
		end if;
	end process;
	
	s_q <= q;
	
end Behavioral;