[FPGA] Generate sources
[FPGA] Generate Bitstream
cd corev_apu/fpga && make BOARD=kcu116 XILINX_PART=xcku5p-ffvb676-2-e XILINX_BOARD=xilinx.com:kcu116:part0:1.5 CLK_PERIOD_NS=20
make[1]: Entering directory '/home/worker/projects/KCU116/cva6/corev_apu/fpga'
mkdir -p work-fpga
vivado -nojournal -mode batch -source scripts/prologue.tcl -source scripts/run.tcl

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source scripts/prologue.tcl
# set project ariane
# create_project $project . -force -part $::env(XILINX_PART)
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1332.914 ; gain = 0.023 ; free physical = 12453 ; free virtual = 16666
# set_property board_part $::env(XILINX_BOARD) [current_project]
# set_param general.maxThreads 8
# set_msg_config -id {[Synth 8-5858]} -new_severity "info"
# set_msg_config -id {[Synth 8-4480]} -limit 1000
source scripts/run.tcl
# if {$::env(BOARD) eq "genesys2"} {
#     add_files -fileset constrs_1 -norecurse constraints/genesys-2.xdc
# } elseif {$::env(BOARD) eq "kc705"} {
#       add_files -fileset constrs_1 -norecurse constraints/kc705.xdc
# } elseif {$::env(BOARD) eq "vc707"} {
#       add_files -fileset constrs_1 -norecurse constraints/vc707.xdc
# } elseif {$::env(BOARD) eq "kcu116"} {
#       add_files -fileset constrs_1 -norecurse constraints/kcu116.xdc
# } else {
#       exit 1
# }
# read_ip { \
#       "xilinx/xlnx_axi_dwidth_converter_256_64/xlnx_axi_dwidth_converter_256_64.srcs/sources_1/ip/xlnx_axi_dwidth_converter_256_64/xlnx_axi_dwidth_converter_256_64.xci"
#       "xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.srcs/sources_1/ip/xlnx_mig_ddr4/xlnx_mig_ddr4.xci" \
#       "xilinx/xlnx_axi_clock_converter/xlnx_axi_clock_converter.srcs/sources_1/ip/xlnx_axi_clock_converter/xlnx_axi_clock_converter.xci" \
#       "xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.srcs/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.xci" \
#       "xilinx/xlnx_axi_gpio/xlnx_axi_gpio.srcs/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio.xci" \
#       "xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.srcs/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi.xci" \
#       "xilinx/xlnx_clk_gen/xlnx_clk_gen.srcs/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.xci" \
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter_256_64/xlnx_axi_dwidth_converter_256_64.srcs/sources_1/ip/xlnx_axi_dwidth_converter_256_64/xlnx_axi_dwidth_converter_256_64.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter_256_64/xlnx_axi_dwidth_converter_256_64.gen/sources_1/ip/xlnx_axi_dwidth_converter_256_64'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [Vivado 12-13650] The IP file '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.srcs/sources_1/ip/xlnx_mig_ddr4/xlnx_mig_ddr4.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_clock_converter/xlnx_axi_clock_converter.srcs/sources_1/ip/xlnx_axi_clock_converter/xlnx_axi_clock_converter.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_clock_converter/xlnx_axi_clock_converter.gen/sources_1/ip/xlnx_axi_clock_converter'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.srcs/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.gen/sources_1/ip/xlnx_axi_dwidth_converter'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.srcs/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.gen/sources_1/ip/xlnx_axi_gpio'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.srcs/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.srcs/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# set_property include_dirs { "src/axi_sd_bridge/include" "../../vendor/pulp-platform/common_cells/include" "../../vendor/pulp-platform/axi/include" "../register_interface/include"} [current_fileset]
# source scripts/add_sources.tcl
## read_vhdl {/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_clock_div.vhd /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_counter.vhd /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_mv_filter.vhd /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_baudgen.vhd /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_interrupt.vhd /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_transmitter.vhd}
## read_verilog -sv {/home/worker/projects/KCU116/cva6/corev_apu/register_interface/src/reg_intf.sv /home/worker/projects/KCU116/cva6/corev_apu/tb/ariane_soc_pkg.sv /home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_pkg.sv /home/worker/projects/KCU116/cva6/corev_apu/tb/ariane_axi_soc_pkg.sv /home/worker/projects/KCU116/cva6/core/include/riscv_pkg.sv /home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_pkg.sv /home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv /home/worker/projects/KCU116/cva6/core/include/std_cache_pkg.sv /home/worker/projects/KCU116/cva6/core/include/wt_cache_pkg.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_pkg.sv /home/worker/projects/KCU116/cva6/corev_apu/register_interface/src/reg_intf.sv}
## read_verilog -sv {/home/worker/projects/KCU116/cva6/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv /home/worker/projects/KCU116/cva6/core/include/cv64a6_imafdc_sv39_config_pkg.sv /home/worker/projects/KCU116/cva6/core/include/riscv_pkg.sv /home/worker/projects/KCU116/cva6/common/local/rvfi/rvfi_pkg.sv /home/worker/projects/KCU116/cva6/core/include/ariane_dm_pkg.sv /home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_pkg.sv /home/worker/projects/KCU116/cva6/core/include/ariane_axi_pkg.sv /home/worker/projects/KCU116/cva6/core/include/wt_cache_pkg.sv /home/worker/projects/KCU116/cva6/core/include/std_cache_pkg.sv /home/worker/projects/KCU116/cva6/core/include/axi_intf.sv /home/worker/projects/KCU116/cva6/core/include/cvxif_pkg.sv /home/worker/projects/KCU116/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv /home/worker/projects/KCU116/cva6/core/cvxif_fu.sv /home/worker/projects/KCU116/cva6/core/cvxif_example/cvxif_example_coprocessor.sv /home/worker/projects/KCU116/cva6/core/cvxif_example/instr_decoder.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/cf_math_pkg.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/lfsr.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/lfsr_8bit.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/stream_mux.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/stream_demux.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/lzc.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/shift_reg.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/unread.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/popcount.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/exp_backoff.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/counter.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/delta_counter.sv /home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv /home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv /home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_classifier.sv /home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv /home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_fma_multi.sv /home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_fma.sv /home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv /home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_opgroup_block.sv /home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_opgroup_fmt_slice.sv /home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv /home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_rounding.sv /home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_top.sv /home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv /home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv /home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv /home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv /home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv /home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv /home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv /home/worker/projects/KCU116/cva6/core/cva6.sv /home/worker/projects/KCU116/cva6/core/alu.sv /home/worker/projects/KCU116/cva6/core/fpu_wrap.sv /home/worker/projects/KCU116/cva6/core/branch_unit.sv /home/worker/projects/KCU116/cva6/core/compressed_decoder.sv /home/worker/projects/KCU116/cva6/core/controller.sv /home/worker/projects/KCU116/cva6/core/csr_buffer.sv /home/worker/projects/KCU116/cva6/core/csr_regfile.sv /home/worker/projects/KCU116/cva6/core/decoder.sv /home/worker/projects/KCU116/cva6/core/ex_stage.sv /home/worker/projects/KCU116/cva6/core/instr_realign.sv /home/worker/projects/KCU116/cva6/core/id_stage.sv /home/worker/projects/KCU116/cva6/core/issue_read_operands.sv /home/worker/projects/KCU116/cva6/core/issue_stage.sv /home/worker/projects/KCU116/cva6/core/load_unit.sv /home/worker/projects/KCU116/cva6/core/load_store_unit.sv /home/worker/projects/KCU116/cva6/core/lsu_bypass.sv /home/worker/projects/KCU116/cva6/core/mult.sv /home/worker/projects/KCU116/cva6/core/multiplier.sv /home/worker/projects/KCU116/cva6/core/serdiv.sv /home/worker/projects/KCU116/cva6/core/perf_counters.sv /home/worker/projects/KCU116/cva6/core/ariane_regfile_ff.sv /home/worker/projects/KCU116/cva6/core/ariane_regfile_fpga.sv /home/worker/projects/KCU116/cva6/core/re_name.sv /home/worker/projects/KCU116/cva6/core/scoreboard.sv /home/worker/projects/KCU116/cva6/core/store_buffer.sv /home/worker/projects/KCU116/cva6/core/amo_buffer.sv /home/worker/projects/KCU116/cva6/core/store_unit.sv /home/worker/projects/KCU116/cva6/core/commit_stage.sv /home/worker/projects/KCU116/cva6/core/axi_shim.sv /home/worker/projects/KCU116/cva6/core/frontend/btb.sv /home/worker/projects/KCU116/cva6/core/frontend/bht.sv /home/worker/projects/KCU116/cva6/core/frontend/ras.sv /home/worker/projects/KCU116/cva6/core/frontend/instr_scan.sv /home/worker/projects/KCU116/cva6/core/frontend/instr_queue.sv /home/worker/projects/KCU116/cva6/core/frontend/frontend.sv /home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_dcache_ctrl.sv /home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_dcache_mem.sv /home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_dcache_missunit.sv /home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv /home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_dcache.sv /home/worker/projects/KCU116/cva6/core/cache_subsystem/cva6_icache.sv /home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_cache_subsystem.sv /home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_axi_adapter.sv /home/worker/projects/KCU116/cva6/core/cache_subsystem/tag_cmp.sv /home/worker/projects/KCU116/cva6/core/cache_subsystem/axi_adapter.sv /home/worker/projects/KCU116/cva6/core/cache_subsystem/miss_handler.sv /home/worker/projects/KCU116/cva6/core/cache_subsystem/cache_ctrl.sv /home/worker/projects/KCU116/cva6/core/cache_subsystem/cva6_icache_axi_wrapper.sv /home/worker/projects/KCU116/cva6/core/cache_subsystem/std_cache_subsystem.sv /home/worker/projects/KCU116/cva6/core/cache_subsystem/std_nbdcache.sv /home/worker/projects/KCU116/cva6/core/pmp/src/pmp.sv /home/worker/projects/KCU116/cva6/core/pmp/src/pmp_entry.sv /home/worker/projects/KCU116/cva6/common/local/util/sram.sv /home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv /home/worker/projects/KCU116/cva6/core/mmu_sv39/ptw.sv /home/worker/projects/KCU116/cva6/core/mmu_sv39/tlb.sv /home/worker/projects/KCU116/cva6/core/mmu_sv32/cva6_mmu_sv32.sv /home/worker/projects/KCU116/cva6/core/mmu_sv32/cva6_ptw_sv32.sv /home/worker/projects/KCU116/cva6/core/mmu_sv32/cva6_tlb_sv32.sv /home/worker/projects/KCU116/cva6/core/mmu_sv32/cva6_shared_tlb_sv32.sv}
WARNING: [filemgmt 56-12] File '/home/worker/projects/KCU116/cva6/core/include/riscv_pkg.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_pkg.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/worker/projects/KCU116/cva6/core/include/wt_cache_pkg.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/worker/projects/KCU116/cva6/core/include/std_cache_pkg.sv' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog -sv {/home/worker/projects/KCU116/cva6/core/include/cv64a6_imafdc_sv39_config_pkg.sv /home/worker/projects/KCU116/cva6/corev_apu/src/ariane.sv /home/worker/projects/KCU116/cva6/corev_apu/clint/axi_lite_interface.sv /home/worker/projects/KCU116/cva6/corev_apu/clint/clint.sv /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb.sv /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_wrap.sv /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_timer/apb_timer.sv /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_timer/timer.sv /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/axi_slice/src/axi_ar_buffer.sv /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/axi_slice/src/axi_aw_buffer.sv /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/axi_slice/src/axi_b_buffer.sv /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/axi_slice/src/axi_r_buffer.sv /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/axi_slice/src/axi_slice.sv /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/axi_slice/src/axi_slice_wrap.sv /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/axi_slice/src/axi_w_buffer.sv /home/worker/projects/KCU116/cva6/corev_apu/src/axi_riscv_atomics/src/axi_res_tbl.sv /home/worker/projects/KCU116/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv /home/worker/projects/KCU116/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv /home/worker/projects/KCU116/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_atomics.sv /home/worker/projects/KCU116/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv /home/worker/projects/KCU116/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv /home/worker/projects/KCU116/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_lrsc_wrap.sv /home/worker/projects/KCU116/cva6/corev_apu/axi_mem_if/src/axi2mem.sv /home/worker/projects/KCU116/cva6/corev_apu/rv_plic/rtl/rv_plic_target.sv /home/worker/projects/KCU116/cva6/corev_apu/rv_plic/rtl/rv_plic_gateway.sv /home/worker/projects/KCU116/cva6/corev_apu/rv_plic/rtl/plic_regmap.sv /home/worker/projects/KCU116/cva6/corev_apu/rv_plic/rtl/plic_top.sv /home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dmi_cdc.sv /home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dmi_jtag.sv /home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv /home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv /home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_mem.sv /home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_sba.sv /home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_top.sv /home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/debug_rom/debug_rom.sv /home/worker/projects/KCU116/cva6/corev_apu/register_interface/src/apb_to_reg.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/rstgen_bypass.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/rstgen.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/addr_decode.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/stream_register.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_cut.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_join.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_id_prepend.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_err_slv.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_mux.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/stream_delay.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/lfsr_16bit.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv /home/worker/projects/KCU116/cva6/corev_apu/tb/ariane_testharness.sv /home/worker/projects/KCU116/cva6/corev_apu/tb/ariane_peripherals.sv /home/worker/projects/KCU116/cva6/corev_apu/tb/rvfi_tracer.sv /home/worker/projects/KCU116/cva6/corev_apu/tb/common/uart.sv /home/worker/projects/KCU116/cva6/corev_apu/tb/common/SimDTM.sv /home/worker/projects/KCU116/cva6/corev_apu/tb/common/SimJTAG.sv}
WARNING: [filemgmt 56-12] File '/home/worker/projects/KCU116/cva6/core/include/cv64a6_imafdc_sv39_config_pkg.sv' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog -sv {/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane_xilinx.sv /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/fan_ctrl.sv /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/bootrom/bootrom_32.sv /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/bootrom/bootrom_64.sv /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane-ethernet/axis_gmii_rx.sv /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane-ethernet/axis_gmii_tx.sv /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane-ethernet/dualmem_widen8.sv /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane-ethernet/dualmem_widen.sv /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii_fifo.sv /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii.sv /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g.sv /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane-ethernet/framing_top.sv /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane-ethernet/iddr.sv /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane-ethernet/oddr.sv /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_core.sv /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_lfsr.sv /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_phy_if.sv /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_soc.sv /home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane-ethernet/ssio_ddr_in.sv /home/worker/projects/KCU116/cva6/common/local/util/tc_sram_fpga_wrapper.sv /home/worker/projects/KCU116/cva6/vendor/pulp-platform/fpga-support/rtl/SyncSpRamBeNx64.sv}
# set_property top ${project}_xilinx [current_fileset]
# if {$::env(BOARD) eq "genesys2"} {
#     read_verilog -sv {src/genesysii.svh ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh}
#     set file "src/genesysii.svh"
#     set registers "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh"
# } elseif {$::env(BOARD) eq "kc705"} {
#       read_verilog -sv {src/kc705.svh ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh}
#       set file "src/kc705.svh"
#       set registers "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh"
# } elseif {$::env(BOARD) eq "vc707"} {
#       read_verilog -sv {src/vc707.svh ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh}
#       set file "src/vc707.svh"
#       set registers "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh"      
# } elseif {$::env(BOARD) eq "kcu116"} {
#       read_verilog -sv {src/kcu116.svh ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh}
#       set file "src/kcu116.svh"
#       set registers "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh"      
# } else {
#     exit 1
# }
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file" "$registers"]]
# set_property -dict { file_type {Verilog Header} is_global_include 1} -objects $file_obj
# update_compile_order -fileset sources_1
# add_files -fileset constrs_1 -norecurse constraints/$project.xdc
# synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xcku5p-ffvb676-2-e
Top: ariane_xilinx
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-e
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11067] parameter 'NbInstr' declared inside package 'cvxif_instr_pkg' shall be treated as localparam [/home/worker/projects/KCU116/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv:19]
WARNING: [Synth 8-11067] parameter 'CoproInstr' declared inside package 'cvxif_instr_pkg' shall be treated as localparam [/home/worker/projects/KCU116/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv:20]
INFO: [Synth 8-11241] undeclared symbol 'dout', assumed default net type 'wire' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane-ethernet/dualmem_widen8.sv:88]
WARNING: [Synth 8-11065] parameter 'NR_BYPASS_PORTS' becomes localparam in 'miss_handler' with formal parameter declaration list [/home/worker/projects/KCU116/cva6/core/cache_subsystem/miss_handler.sv:69]
WARNING: [Synth 8-11065] parameter 'STYLE_INT' becomes localparam in 'rgmii_lfsr' with formal parameter declaration list [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_lfsr.sv:364]
INFO: [Synth 8-11241] undeclared symbol 'axi_adapter_size', assumed default net type 'wire' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane_xilinx.sv:496]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2608.523 ; gain = 270.730 ; free physical = 11161 ; free virtual = 15332
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ariane_xilinx' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane_xilinx.sv:15]
INFO: [Synth 8-6157] synthesizing module 'bootrom_64' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/bootrom/bootrom_64.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'bootrom_64' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/bootrom/bootrom_64.sv:17]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'rstgen' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/rstgen.sv:13]
INFO: [Synth 8-6157] synthesizing module 'rstgen_bypass' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/rstgen_bypass.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'rstgen_bypass' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/rstgen_bypass.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'rstgen' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/rstgen.sv:13]
INFO: [Synth 8-6157] synthesizing module 'axi_xbar_intf' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv:242]
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter Cfg[NoSlvPorts] bound to: 32'b00000000000000000000000000000010 
	Parameter Cfg[NoMstPorts] bound to: 32'b00000000000000000000000000001010 
	Parameter Cfg[MaxMstTrans] bound to: 32'b00000000000000000000000000000001 
	Parameter Cfg[MaxSlvTrans] bound to: 32'b00000000000000000000000000000001 
	Parameter Cfg[FallThrough] bound to: 1'b0 
	Parameter Cfg[LatencyMode] bound to: 10'b1111111111 
	Parameter Cfg[AxiIdWidthSlvPorts] bound to: 32'b00000000000000000000000000000100 
	Parameter Cfg[AxiIdUsedSlvPorts] bound to: 32'b00000000000000000000000000000100 
	Parameter Cfg[UniqueIds] bound to: 1'b0 
	Parameter Cfg[AxiAddrWidth] bound to: 32'b00000000000000000000000001000000 
	Parameter Cfg[AxiDataWidth] bound to: 32'b00000000000000000000000001000000 
	Parameter Cfg[NoAddrRules] bound to: 32'b00000000000000000000000000001010 
INFO: [Synth 8-6157] synthesizing module 'axi_xbar' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv:18]
	Parameter Cfg[NoSlvPorts] bound to: 32'b00000000000000000000000000000010 
	Parameter Cfg[NoMstPorts] bound to: 32'b00000000000000000000000000001010 
	Parameter Cfg[MaxMstTrans] bound to: 32'b00000000000000000000000000000001 
	Parameter Cfg[MaxSlvTrans] bound to: 32'b00000000000000000000000000000001 
	Parameter Cfg[FallThrough] bound to: 1'b0 
	Parameter Cfg[LatencyMode] bound to: 10'b1111111111 
	Parameter Cfg[AxiIdWidthSlvPorts] bound to: 32'b00000000000000000000000000000100 
	Parameter Cfg[AxiIdUsedSlvPorts] bound to: 32'b00000000000000000000000000000100 
	Parameter Cfg[UniqueIds] bound to: 1'b0 
	Parameter Cfg[AxiAddrWidth] bound to: 32'b00000000000000000000000001000000 
	Parameter Cfg[AxiDataWidth] bound to: 32'b00000000000000000000000001000000 
	Parameter Cfg[NoAddrRules] bound to: 32'b00000000000000000000000000001010 
INFO: [Synth 8-6157] synthesizing module 'addr_decode' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/addr_decode.sv:30]
	Parameter NoIndices bound to: 32'b00000000000000000000000000001010 
	Parameter NoRules bound to: 32'b00000000000000000000000000001010 
INFO: [Synth 8-6155] done synthesizing module 'addr_decode' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/addr_decode.sv:30]
INFO: [Synth 8-6157] synthesizing module 'axi_demux' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:19]
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000100 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000001011 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000001 
	Parameter AxiLookBits bound to: 32'b00000000000000000000000000000100 
	Parameter UniqueIds bound to: 1'b0 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b1 
	Parameter SpillB bound to: 1'b1 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'axi_demux_id_counters' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:576]
	Parameter AxiIdBits bound to: 32'b00000000000000000000000000000100 
	Parameter CounterWidth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:626]
INFO: [Synth 8-6157] synthesizing module 'delta_counter' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/delta_counter.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:626]
INFO: [Synth 8-6155] done synthesizing module 'axi_demux_id_counters' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:576]
INFO: [Synth 8-6157] synthesizing module 'spill_register' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized0' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized0' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized0' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized0' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized1' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized1' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized1' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized1' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000001011 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'lzc' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:25]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001011 
	Parameter MODE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'lzc' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized2' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized2' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized2' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized2' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized3' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized3' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized3' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized3' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized0' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000001011 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized0' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'axi_demux' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_err_slv' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_err_slv.sv:19]
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000100 
	Parameter Resp bound to: 2'b11 
	Parameter ATOPs bound to: 1'b1 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'axi_atop_filter' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv:37]
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000100 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv:118]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv:268]
INFO: [Synth 8-6157] synthesizing module 'stream_register' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/stream_register.sv:14]
INFO: [Synth 8-6157] synthesizing module 'fifo_v2' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized0' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized0' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v2' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'stream_register' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/stream_register.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'axi_atop_filter' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv:37]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized1' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized1' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized2' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized2' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized3' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized3' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/counter.sv:14]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'delta_counter__parameterized0' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter__parameterized0' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/delta_counter.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/counter.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'axi_err_slv' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_err_slv.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_mux' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_mux.sv:27]
	Parameter SlvAxiIDWidth bound to: 32'b00000000000000000000000000000100 
	Parameter NoSlvPorts bound to: 32'b00000000000000000000000000000010 
	Parameter MaxWTrans bound to: 32'b00000000000000000000000000000001 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b1 
	Parameter SpillB bound to: 1'b1 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'axi_id_prepend' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_id_prepend.sv:18]
	Parameter NoBus bound to: 1 - type: integer 
	Parameter AxiIdWidthSlvPort bound to: 32'b00000000000000000000000000000100 
	Parameter AxiIdWidthMstPort bound to: 32'b00000000000000000000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'axi_id_prepend' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_id_prepend.sv:18]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized1' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'lzc__parameterized0' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:25]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter MODE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized0' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized1' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized4' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized4' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized4' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized4' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized4' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized4' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized5' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized5' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized5' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized5' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized2' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized2' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized6' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized6' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized6' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized6' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized7' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized7' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized7' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized7' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'axi_mux' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_mux.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'axi_xbar' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'axi_xbar_intf' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv:242]
INFO: [Synth 8-6157] synthesizing module 'dmi_jtag' [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dmi_jtag.sv:19]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dmi_jtag.sv:101]
INFO: [Synth 8-6157] synthesizing module 'dmi_jtag_tap' [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv:19]
	Parameter IrLength bound to: 32'b00000000000000000000000000000101 
	Parameter IdcodeValue bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv:186]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv:207]
INFO: [Synth 8-6157] synthesizing module 'cluster_clock_inverter' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv:54]
INFO: [Synth 8-6157] synthesizing module 'tc_clk_inverter' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'tc_clk_inverter' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'cluster_clock_inverter' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv:54]
INFO: [Synth 8-6157] synthesizing module 'pulp_clock_mux2' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv:66]
INFO: [Synth 8-6157] synthesizing module 'tc_clk_mux2' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'tc_clk_mux2' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'pulp_clock_mux2' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv:66]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv:260]
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv:260]
INFO: [Synth 8-6155] done synthesizing module 'dmi_jtag_tap' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv:19]
INFO: [Synth 8-6157] synthesizing module 'dmi_cdc' [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dmi_cdc.sv:19]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv:19]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase_src' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase_src' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv:68]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase_dst' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv:118]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase_dst' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv:118]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv:19]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase__parameterized0' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv:19]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase_src__parameterized0' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase_src__parameterized0' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv:68]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase_dst__parameterized0' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv:118]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase_dst__parameterized0' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv:118]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase__parameterized0' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'dmi_cdc' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dmi_cdc.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'dmi_jtag' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dmi_jtag.sv:19]
INFO: [Synth 8-6157] synthesizing module 'dm_top' [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_top.sv:20]
	Parameter NrHarts bound to: 32'b00000000000000000000000000000001 
	Parameter BusWidth bound to: 32'b00000000000000000000000001000000 
	Parameter SelectableHarts bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'dm_csrs' [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:18]
	Parameter NrHarts bound to: 32'b00000000000000000000000000000001 
	Parameter BusWidth bound to: 32'b00000000000000000000000001000000 
	Parameter SelectableHarts bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:294]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:360]
INFO: [Synth 8-6157] synthesizing module 'fifo_v2__parameterized0' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv:13]
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized5' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized5' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v2__parameterized0' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'dm_csrs' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:18]
INFO: [Synth 8-6157] synthesizing module 'dm_sba' [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_sba.sv:18]
	Parameter BusWidth bound to: 32'b00000000000000000000000001000000 
	Parameter ReadByteEnable bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_sba.sv:72]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_sba.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'dm_sba' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_sba.sv:18]
INFO: [Synth 8-6157] synthesizing module 'dm_mem' [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:19]
	Parameter NrHarts bound to: 32'b00000000000000000000000000000001 
	Parameter BusWidth bound to: 32'b00000000000000000000000001000000 
	Parameter SelectableHarts bound to: 1'b1 
	Parameter DmBaseAddress bound to: 32'b00000000000000000001000000000000 
INFO: [Synth 8-6157] synthesizing module 'debug_rom' [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/debug_rom/debug_rom.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'debug_rom' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/debug_rom/debug_rom.sv:17]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:144]
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:144]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:242]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:272]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:351]
INFO: [Synth 8-6155] done synthesizing module 'dm_mem' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'dm_top' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_top.sv:20]
INFO: [Synth 8-6157] synthesizing module 'axi2mem' [/home/worker/projects/KCU116/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:20]
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/worker/projects/KCU116/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:192]
INFO: [Synth 8-155] case statement is not full and has no default [/home/worker/projects/KCU116/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:234]
INFO: [Synth 8-155] case statement is not full and has no default [/home/worker/projects/KCU116/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:122]
INFO: [Synth 8-6155] done synthesizing module 'axi2mem' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:20]
INFO: [Synth 8-6157] synthesizing module 'axi_adapter' [/home/worker/projects/KCU116/cva6/core/cache_subsystem/axi_adapter.sv:19]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/cache_subsystem/axi_adapter.sv:430]
INFO: [Synth 8-6155] done synthesizing module 'axi_adapter' (0#1) [/home/worker/projects/KCU116/cva6/core/cache_subsystem/axi_adapter.sv:19]
INFO: [Synth 8-6157] synthesizing module 'ariane' [/home/worker/projects/KCU116/cva6/corev_apu/src/ariane.sv:16]
	Parameter ArianeCfg[RASDepth] bound to: 32'sb00000000000000000000000000000010 
	Parameter ArianeCfg[BTBEntries] bound to: 32'sb00000000000000000000000000100000 
	Parameter ArianeCfg[BHTEntries] bound to: 32'sb00000000000000000000000010000000 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 32'b00000000000000000000000000000011 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[AxiCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'cvxif_example_coprocessor' [/home/worker/projects/KCU116/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:12]
INFO: [Synth 8-6157] synthesizing module 'instr_decoder' [/home/worker/projects/KCU116/cva6/core/cvxif_example/instr_decoder.sv:10]
	Parameter NbInstr bound to: 32'sb00000000000000000000000000000010 
	Parameter CoproInstr bound to: 140'b00000000000000000000000000101011000000000000000000000000011111111000000000000000000000000000000101101100000000000000000000000001111111110000 
INFO: [Synth 8-6155] done synthesizing module 'instr_decoder' (0#1) [/home/worker/projects/KCU116/cva6/core/cvxif_example/instr_decoder.sv:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized6' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized6' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/counter.sv:14]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'delta_counter__parameterized1' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter__parameterized1' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/delta_counter.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/counter.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'cvxif_example_coprocessor' (0#1) [/home/worker/projects/KCU116/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:12]
INFO: [Synth 8-6157] synthesizing module 'cva6' [/home/worker/projects/KCU116/cva6/core/cva6.sv:16]
	Parameter ArianeCfg[RASDepth] bound to: 32'sb00000000000000000000000000000010 
	Parameter ArianeCfg[BTBEntries] bound to: 32'sb00000000000000000000000000100000 
	Parameter ArianeCfg[BHTEntries] bound to: 32'sb00000000000000000000000010000000 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 32'b00000000000000000000000000000011 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[AxiCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 32'b00000000000000000000000000001000 
	Parameter AxiAddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter AxiDataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'perf_counters' [/home/worker/projects/KCU116/cva6/core/perf_counters.sv:16]
	Parameter NumPorts bound to: 3 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/perf_counters.sv:118]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/perf_counters.sv:142]
INFO: [Synth 8-6155] done synthesizing module 'perf_counters' (0#1) [/home/worker/projects/KCU116/cva6/core/perf_counters.sv:16]
INFO: [Synth 8-6157] synthesizing module 'wt_cache_subsystem' [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_cache_subsystem.sv:22]
	Parameter ArianeCfg[RASDepth] bound to: 32'sb00000000000000000000000000000010 
	Parameter ArianeCfg[BTBEntries] bound to: 32'sb00000000000000000000000000100000 
	Parameter ArianeCfg[BHTEntries] bound to: 32'sb00000000000000000000000010000000 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 32'b00000000000000000000000000000011 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[AxiCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 32'b00000000000000000000000000001000 
	Parameter NumPorts bound to: 3 - type: integer 
	Parameter AxiAddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter AxiDataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'cva6_icache' [/home/worker/projects/KCU116/cva6/core/cache_subsystem/cva6_icache.sv:28]
	Parameter RdTxId bound to: 2'b00 
	Parameter ArianeCfg[RASDepth] bound to: 32'sb00000000000000000000000000000010 
	Parameter ArianeCfg[BTBEntries] bound to: 32'sb00000000000000000000000000100000 
	Parameter ArianeCfg[BHTEntries] bound to: 32'sb00000000000000000000000010000000 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 32'b00000000000000000000000000000011 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[AxiCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'sram' [/home/worker/projects/KCU116/cva6/common/local/util/sram.sv:21]
	Parameter DATA_WIDTH bound to: 45 - type: integer 
	Parameter NUM_WORDS bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tc_sram_wrapper' [/home/worker/projects/KCU116/cva6/common/local/util/tc_sram_fpga_wrapper.sv:10]
	Parameter NumWords bound to: 256 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter ByteWidth bound to: 8 - type: integer 
	Parameter NumPorts bound to: 1 - type: integer 
	Parameter Latency bound to: 1 - type: integer 
	Parameter SimInit bound to: none - type: string 
	Parameter PrintSimCfg bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'SyncSpRamBeNx64' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/fpga-support/rtl/SyncSpRamBeNx64.sv:28]
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DATA_DEPTH bound to: 256 - type: integer 
	Parameter OUT_REGS bound to: 0 - type: integer 
	Parameter SIM_INIT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SyncSpRamBeNx64' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/fpga-support/rtl/SyncSpRamBeNx64.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'tc_sram_wrapper' (0#1) [/home/worker/projects/KCU116/cva6/common/local/util/tc_sram_fpga_wrapper.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'sram' (0#1) [/home/worker/projects/KCU116/cva6/common/local/util/sram.sv:21]
INFO: [Synth 8-6157] synthesizing module 'sram__parameterized0' [/home/worker/projects/KCU116/cva6/common/local/util/sram.sv:21]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter USER_WIDTH bound to: 128 - type: integer 
	Parameter USER_EN bound to: 0 - type: integer 
	Parameter NUM_WORDS bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sram__parameterized0' (0#1) [/home/worker/projects/KCU116/cva6/common/local/util/sram.sv:21]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/cache_subsystem/cva6_icache.sv:182]
INFO: [Synth 8-6157] synthesizing module 'lzc__parameterized1' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:25]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized1' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:25]
INFO: [Synth 8-6157] synthesizing module 'lfsr' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/lfsr.sv:22]
	Parameter LfsrWidth bound to: 32'b00000000000000000000000000001000 
	Parameter OutWidth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/lfsr.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'cva6_icache' (0#1) [/home/worker/projects/KCU116/cva6/core/cache_subsystem/cva6_icache.sv:28]
INFO: [Synth 8-6157] synthesizing module 'wt_dcache' [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_dcache.sv:16]
	Parameter AxiDataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter RdAmoTxId bound to: 2'b01 
	Parameter ArianeCfg[RASDepth] bound to: 32'sb00000000000000000000000000000010 
	Parameter ArianeCfg[BTBEntries] bound to: 32'sb00000000000000000000000000100000 
	Parameter ArianeCfg[BHTEntries] bound to: 32'sb00000000000000000000000010000000 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 32'b00000000000000000000000000000011 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[AxiCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'wt_dcache_ctrl' [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_dcache_ctrl.sv:16]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter RdTxId bound to: 2'b01 
	Parameter ArianeCfg[RASDepth] bound to: 32'sb00000000000000000000000000000010 
	Parameter ArianeCfg[BTBEntries] bound to: 32'sb00000000000000000000000000100000 
	Parameter ArianeCfg[BHTEntries] bound to: 32'sb00000000000000000000000010000000 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 32'b00000000000000000000000000000011 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[AxiCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_dcache_ctrl.sv:114]
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_dcache_ctrl.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'wt_dcache_ctrl' (0#1) [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_dcache_ctrl.sv:16]
	Parameter AxiCompliant bound to: 1'b1 
	Parameter AmoTxId bound to: 2'b01 
	Parameter NumPorts bound to: 32'b00000000000000000000000000000011 
	Parameter AxiDataWidth bound to: 32'sb00000000000000000000000001000000 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized2' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:25]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized3' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:25]
	Parameter LfsrWidth bound to: 32'b00000000000000000000000000001000 
	Parameter OutWidth bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized0' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/lfsr.sv:22]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/wt_cache_pkg.sv:398]
	Parameter Seed bound to: 32'b00000000000000000000000000000011 
	Parameter MaxExp bound to: 32'b00000000000000000000000000010000 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/exp_backoff.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'exp_backoff' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/exp_backoff.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_dcache_missunit.sv:297]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_dcache_missunit.sv:397]
INFO: [Synth 8-6155] done synthesizing module 'wt_dcache_missunit' (0#1) [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_dcache_missunit.sv:17]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ArianeCfg[RASDepth] bound to: 32'sb00000000000000000000000000000010 
	Parameter ArianeCfg[BTBEntries] bound to: 32'sb00000000000000000000000000100000 
	Parameter ArianeCfg[BHTEntries] bound to: 32'sb00000000000000000000000010000000 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 32'b00000000000000000000000000000011 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[AxiCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/wt_cache_pkg.sv:364]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/wt_cache_pkg.sv:334]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/wt_cache_pkg.sv:304]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter NumIn bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidth bound to: 32'b00000000000000000000000000000001 
	Parameter LockIn bound to: 1'b1 
	Parameter NumIn bound to: 32'b00000000000000000000000000001000 
	Parameter LockIn bound to: 1'b1 
	Parameter NumIn bound to: 32'b00000000000000000000000000001000 
	Parameter AxiCompliant bound to: 1'b1 
	Parameter AxiDataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter NumPorts bound to: 32'b00000000000000000000000000000011 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_WIDTH bound to: 512 - type: integer 
	Parameter USER_EN bound to: 0 - type: integer 
	Parameter NUM_WORDS bound to: 256 - type: integer 
	Parameter NumIn bound to: 32'b00000000000000000000000000000011 
	Parameter DataWidth bound to: 32'b00000000000000000000000000000001 
	Parameter AxiAddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter AxiDataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000100 
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 32'b00000000000000000000000000000001 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_axi_adapter.sv:149]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_axi_adapter.sv:151]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_axi_adapter.sv:184]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_axi_adapter.sv:193]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_axi_adapter.sv:210]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_axi_adapter.sv:220]
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter AxiUserWidth bound to: 32'b00000000000000000000000001000000 
	Parameter AxiNumWords bound to: 2 - type: integer 
	Parameter AxiAddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter AxiDataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:619]
	Parameter ArianeCfg[RASDepth] bound to: 32'sb00000000000000000000000000000010 
	Parameter ArianeCfg[BTBEntries] bound to: 32'sb00000000000000000000000000100000 
	Parameter ArianeCfg[BHTEntries] bound to: 32'sb00000000000000000000000010000000 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 32'b00000000000000000000000000000011 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[AxiCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter NR_ENTRIES bound to: 32'sb00000000000000000000000000100000 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/worker/projects/KCU116/cva6/core/frontend/btb.sv:54]
	Parameter NR_ENTRIES bound to: 32'b00000000000000000000000010000000 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/worker/projects/KCU116/cva6/core/frontend/bht.sv:43]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/frontend/frontend.sv:180]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/frontend/frontend.sv:180]
	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/frontend/instr_queue.sv:280]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/frontend/instr_queue.sv:280]
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/worker/projects/KCU116/cva6/core/frontend/instr_queue.sv:391]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/worker/projects/KCU116/cva6/core/frontend/instr_queue.sv:392]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/worker/projects/KCU116/cva6/core/frontend/instr_queue.sv:393]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/worker/projects/KCU116/cva6/core/frontend/instr_queue.sv:394]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/worker/projects/KCU116/cva6/core/frontend/instr_queue.sv:395]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/compressed_decoder.sv:41]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/compressed_decoder.sv:44]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/compressed_decoder.sv:106]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/compressed_decoder.sv:149]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/compressed_decoder.sv:163]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/compressed_decoder.sv:220]
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/core/compressed_decoder.sv:220]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:99]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:488]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:513]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:559]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:574]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:600]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:676]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:694]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:729]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:745]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:768]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:791]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:822]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:830]
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/core/decoder.sv:830]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:841]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:846]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:853]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:874]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:922]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:977]
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/core/decoder.sv:977]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:988]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:993]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:1000]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:1025]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:1044]
	Parameter NR_ENTRIES bound to: 32'b00000000000000000000000000001000 
	Parameter NR_WB_PORTS bound to: 32'b00000000000000000000000000000101 
	Parameter NR_COMMIT_PORTS bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:619]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:573]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:590]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:607]
	Parameter NR_ENTRIES bound to: 32'b00000000000000000000000000001000 
	Parameter NR_WB_PORTS bound to: 32'b00000000000000000000000000000101 
	Parameter NR_COMMIT_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter NumIn bound to: 32'b00000000000000000000000000001001 
	Parameter ExtPrio bound to: 1'b1 
	Parameter AxiVldRdy bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:573]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:590]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:607]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:573]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:590]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:607]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:573]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:590]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:607]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:573]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:590]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:607]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:573]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:590]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:607]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:573]
INFO: [Common 17-14] Message 'Synth 8-294' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter NumIn bound to: 32'b00000000000000000000000000001101 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter ExtPrio bound to: 1'b1 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter NR_COMMIT_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter NR_READ_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter NR_WRITE_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter ZERO_REG_ZERO bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter NR_READ_PORTS bound to: 32'b00000000000000000000000000000011 
	Parameter NR_WRITE_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter ZERO_REG_ZERO bound to: 1'b0 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/issue_read_operands.sv:222]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/issue_read_operands.sv:237]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/issue_read_operands.sv:242]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/issue_read_operands.sv:496]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/issue_read_operands.sv:497]
	Parameter ASID_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter ArianeCfg[RASDepth] bound to: 32'sb00000000000000000000000000000010 
	Parameter ArianeCfg[BTBEntries] bound to: 32'sb00000000000000000000000000100000 
	Parameter ArianeCfg[BHTEntries] bound to: 32'sb00000000000000000000000010000000 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 32'b00000000000000000000000000000011 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[AxiCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/core/fpu_wrap.sv:428]
	Parameter Features[Width] bound to: 32'b00000000000000000000000001000000 
	Parameter Features[EnableVectors] bound to: 1'b0 
	Parameter Features[EnableNanBox] bound to: 1'b1 
	Parameter Features[FpFmtMask] bound to: 5'b11000 
	Parameter Features[IntFmtMask] bound to: 4'b0011 
	Parameter Implementation[PipeRegs][0][0] bound to: 32'b00000000000000000000000000000010 
	Parameter Implementation[PipeRegs][0][1] bound to: 32'b00000000000000000000000000000011 
	Parameter Implementation[PipeRegs][0][2] bound to: 32'b00000000000000000000000000000001 
	Parameter Implementation[PipeRegs][0][3] bound to: 32'b00000000000000000000000000000001 
	Parameter Implementation[PipeRegs][0][4] bound to: 32'b00000000000000000000000000000001 
	Parameter Implementation[PipeRegs][1][0] bound to: 32'b00000000000000000000000000000010 
	Parameter Implementation[PipeRegs][1][1] bound to: 32'b00000000000000000000000000000010 
	Parameter Implementation[PipeRegs][1][2] bound to: 32'b00000000000000000000000000000010 
	Parameter Implementation[PipeRegs][1][3] bound to: 32'b00000000000000000000000000000010 
	Parameter Implementation[PipeRegs][1][4] bound to: 32'b00000000000000000000000000000010 
	Parameter Implementation[PipeRegs][2][0] bound to: 32'b00000000000000000000000000000001 
	Parameter Implementation[PipeRegs][2][1] bound to: 32'b00000000000000000000000000000001 
	Parameter Implementation[PipeRegs][2][2] bound to: 32'b00000000000000000000000000000001 
	Parameter Implementation[PipeRegs][2][3] bound to: 32'b00000000000000000000000000000001 
	Parameter Implementation[PipeRegs][2][4] bound to: 32'b00000000000000000000000000000001 
	Parameter Implementation[PipeRegs][3][0] bound to: 32'b00000000000000000000000000000010 
	Parameter Implementation[PipeRegs][3][1] bound to: 32'b00000000000000000000000000000010 
	Parameter Implementation[PipeRegs][3][2] bound to: 32'b00000000000000000000000000000010 
	Parameter Implementation[PipeRegs][3][3] bound to: 32'b00000000000000000000000000000010 
	Parameter Implementation[PipeRegs][3][4] bound to: 32'b00000000000000000000000000000010 
	Parameter Implementation[UnitTypes][0][0] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][1] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][2] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][3] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][4] bound to: 2'b01 
	Parameter Implementation[UnitTypes][1][0] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][1] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][2] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][3] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][4] bound to: 2'b10 
	Parameter Implementation[UnitTypes][2][0] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][1] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][2] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][3] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][4] bound to: 2'b01 
	Parameter Implementation[UnitTypes][3][0] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][1] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][2] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][3] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][4] bound to: 2'b10 
	Parameter Implementation[PipeConfig] bound to: 2'b11 
	Parameter OpGroup bound to: 2'b00 
	Parameter Width bound to: 32'b00000000000000000000000001000000 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b11000 
	Parameter IntFmtMask bound to: 4'b0011 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000001000000000000000000000000000000011000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter FmtUnitTypes bound to: 10'b0101010101 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 32'b00000000000000000000000000000000 
	Parameter OpGroup bound to: 2'b00 
	Parameter FpFormat bound to: 3'b000 
	Parameter Width bound to: 32'b00000000000000000000000001000000 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 32'b00000000000000000000000000000000 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000011 
	Parameter WIDTH bound to: 32'b00000000000000000000000000110011 
	Parameter MODE bound to: 1'b1 
	Parameter AbsWidth bound to: 32'b00000000000000000000000000011111 
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_rounding.sv:48]
	Parameter OpGroup bound to: 2'b00 
	Parameter FpFormat bound to: 3'b001 
	Parameter Width bound to: 32'b00000000000000000000000001000000 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000011 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 32'b00000000000000000000000000000000 
	Parameter FpFormat bound to: 3'b001 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000011 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFormat bound to: 3'b001 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000011 
	Parameter WIDTH bound to: 32'b00000000000000000000000001101101 
	Parameter MODE bound to: 1'b1 
	Parameter AbsWidth bound to: 32'b00000000000000000000000000111111 
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_rounding.sv:48]
	Parameter NumIn bound to: 32'b00000000000000000000000000000101 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter MODE bound to: 1'b0 
	Parameter OpGroup bound to: 2'b01 
	Parameter Width bound to: 32'b00000000000000000000000001000000 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b11000 
	Parameter IntFmtMask bound to: 4'b0011 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter FmtUnitTypes bound to: 10'b1010101010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 32'b00000000000000000000000000000000 
	Parameter OpGroup bound to: 2'b01 
	Parameter Width bound to: 32'b00000000000000000000000001000000 
	Parameter FpFmtConfig bound to: 5'b11000 
	Parameter IntFmtConfig bound to: 4'b0011 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFmtConfig bound to: 5'b11000 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000000110101 
	Parameter MODE bound to: 1'b1 
	Parameter WIDTH bound to: 58 - type: integer 
	Parameter OpGroup bound to: 2'b10 
	Parameter Width bound to: 32'b00000000000000000000000001000000 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b11000 
	Parameter IntFmtMask bound to: 4'b0011 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter FmtUnitTypes bound to: 10'b0101010101 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 32'b00000000000000000000000000000000 
	Parameter OpGroup bound to: 2'b10 
	Parameter FpFormat bound to: 3'b000 
	Parameter Width bound to: 32'b00000000000000000000000001000000 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000001 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 32'b00000000000000000000000000000000 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000001 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000010 
	Parameter OpGroup bound to: 2'b10 
	Parameter FpFormat bound to: 3'b001 
	Parameter Width bound to: 32'b00000000000000000000000001000000 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000001 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 32'b00000000000000000000000000000000 
	Parameter FpFormat bound to: 3'b001 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000001 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFormat bound to: 3'b001 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000010 
	Parameter OpGroup bound to: 2'b11 
	Parameter Width bound to: 32'b00000000000000000000000001000000 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b11000 
	Parameter IntFmtMask bound to: 4'b0011 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter FmtUnitTypes bound to: 10'b1010101010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 32'b00000000000000000000000000000000 
	Parameter OpGroup bound to: 2'b11 
	Parameter Width bound to: 32'b00000000000000000000000001000000 
	Parameter FpFmtConfig bound to: 5'b11000 
	Parameter IntFmtConfig bound to: 4'b0011 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFmtConfig bound to: 5'b11000 
	Parameter IntFmtConfig bound to: 4'b0011 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000001 
	Parameter FpFormat bound to: 3'b001 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000001 
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter MODE bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:89]
	Parameter AbsWidth bound to: 32'b00000000000000000000000001000000 
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_rounding.sv:48]
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:89]
	Parameter NumIn bound to: 32'b00000000000000000000000000000100 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter MODE bound to: 1'b1 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/branch_unit.sv:90]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/ex_stage.sv:216]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter ASID_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter ArianeCfg[RASDepth] bound to: 32'sb00000000000000000000000000000010 
	Parameter ArianeCfg[BTBEntries] bound to: 32'sb00000000000000000000000000100000 
	Parameter ArianeCfg[BHTEntries] bound to: 32'sb00000000000000000000000010000000 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 32'b00000000000000000000000000000011 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[AxiCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 32'b00000000000000000000000000001000 
	Parameter INSTR_TLB_ENTRIES bound to: 32'b00000000000000000000000000010000 
	Parameter DATA_TLB_ENTRIES bound to: 32'b00000000000000000000000000010000 
	Parameter ASID_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter ArianeCfg[RASDepth] bound to: 32'sb00000000000000000000000000000010 
	Parameter ArianeCfg[BTBEntries] bound to: 32'sb00000000000000000000000000100000 
	Parameter ArianeCfg[BHTEntries] bound to: 32'sb00000000000000000000000010000000 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 32'b00000000000000000000000000000011 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[AxiCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 32'b00000000000000000000000000001000 
	Parameter TLB_ENTRIES bound to: 32'b00000000000000000000000000010000 
	Parameter ASID_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter ASID_WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter ArianeCfg[RASDepth] bound to: 32'sb00000000000000000000000000000010 
	Parameter ArianeCfg[BTBEntries] bound to: 32'sb00000000000000000000000000100000 
	Parameter ArianeCfg[BHTEntries] bound to: 32'sb00000000000000000000000010000000 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 32'b00000000000000000000000000000011 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[AxiCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 32'b00000000000000000000000000001000 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/mmu_sv39/ptw.sv:120]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/mmu_sv39/ptw.sv:121]
	Parameter PLEN bound to: 32'b00000000000000000000000000111000 
	Parameter PMP_LEN bound to: 32'b00000000000000000000000000110110 
	Parameter NR_ENTRIES bound to: 32'b00000000000000000000000000001000 
	Parameter PLEN bound to: 32'b00000000000000000000000000111000 
	Parameter PMP_LEN bound to: 32'b00000000000000000000000000110110 
	Parameter WIDTH bound to: 32'b00000000000000000000000000111000 
	Parameter MODE bound to: 1'b0 
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/core/pmp/src/pmp_entry.sv:40]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv:221]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv:246]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv:257]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv:363]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv:373]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv:392]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv:394]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv:403]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv:405]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/amo_buffer.sv:52]
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[RASDepth] bound to: 32'sb00000000000000000000000000000010 
	Parameter ArianeCfg[BTBEntries] bound to: 32'sb00000000000000000000000000100000 
	Parameter ArianeCfg[BHTEntries] bound to: 32'sb00000000000000000000000010000000 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 32'b00000000000000000000000000000011 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[AxiCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 32'b00000000000000000000000000001000 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter Depth bound to: 32'b00000000000000000000000000000000 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/load_store_unit.sv:433]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/load_store_unit.sv:440]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/load_store_unit.sv:451]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/load_store_unit.sv:458]
	Parameter NR_COMMIT_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter DmBaseAddress bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter AsidWidth bound to: 32'sb00000000000000000000000000010000 
	Parameter NrCommitPorts bound to: 32'b00000000000000000000000000000010 
	Parameter NrPMPEntries bound to: 32'b00000000000000000000000000001000 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/csr_regfile.sv:415]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/csr_regfile.sv:511]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/csr_regfile.sv:511]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/csr_regfile.sv:546]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/csr_regfile.sv:557]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/csr_regfile.sv:786]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/csr_regfile.sv:805]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/csr_regfile.sv:854]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/csr_regfile.sv:862]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/csr_regfile.sv:877]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/csr_regfile.sv:880]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/csr_regfile.sv:886]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter NR_CORES bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/corev_apu/clint/axi_lite_interface.sv:78]
	Parameter STAGES bound to: 32'b00000000000000000000000000000010 
	Parameter AxiAddrWidth bound to: 64 - type: integer 
	Parameter AxiDataWidth bound to: 64 - type: integer 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter AxiUserWidth bound to: 1 - type: integer 
	Parameter InclUART bound to: 1'b1 
	Parameter InclSPI bound to: 1'b1 
	Parameter InclEthernet bound to: 1'b0 
	Parameter InclGPIO bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'apb_uart' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:66]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:28' bound to instance 'UART_IS_SIN' of component 'slib_input_sync' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:396]
INFO: [Synth 8-638] synthesizing module 'slib_input_sync' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'slib_input_sync' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:37]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:28' bound to instance 'UART_IS_CTS' of component 'slib_input_sync' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:397]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:28' bound to instance 'UART_IS_DSR' of component 'slib_input_sync' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:398]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:28' bound to instance 'UART_IS_DCD' of component 'slib_input_sync' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:399]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:28' bound to instance 'UART_IS_RI' of component 'slib_input_sync' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:400]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:28' bound to instance 'UART_IF_CTS' of component 'slib_input_filter' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:403]
INFO: [Synth 8-638] synthesizing module 'slib_input_filter' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:41]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_input_filter' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:41]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:28' bound to instance 'UART_IF_DSR' of component 'slib_input_filter' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:404]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:28' bound to instance 'UART_IF_DCD' of component 'slib_input_filter' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:405]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:28' bound to instance 'UART_IF_RI' of component 'slib_input_filter' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:406]
INFO: [Synth 8-3491] module 'uart_interrupt' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_interrupt.vhd:33' bound to instance 'UART_IIC' of component 'uart_interrupt' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:444]
INFO: [Synth 8-638] synthesizing module 'uart_interrupt' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_interrupt.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'uart_interrupt' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_interrupt.vhd:49]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_IIC_THRE_ED' of component 'slib_edge_detect' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:457]
INFO: [Synth 8-638] synthesizing module 'slib_edge_detect' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'slib_edge_detect' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:38]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_PEDET' of component 'slib_edge_detect' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:657]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_FEDET' of component 'slib_edge_detect' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:658]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_BIDET' of component 'slib_edge_detect' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:659]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_ED_CTS' of component 'slib_edge_detect' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:683]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_ED_DSR' of component 'slib_edge_detect' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:684]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_ED_RI' of component 'slib_edge_detect' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:685]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_ED_DCD' of component 'slib_edge_detect' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:686]
INFO: [Synth 8-3491] module 'uart_baudgen' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_baudgen.vhd:29' bound to instance 'UART_BG16' of component 'uart_baudgen' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:747]
INFO: [Synth 8-638] synthesizing module 'uart_baudgen' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_baudgen.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'uart_baudgen' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_baudgen.vhd:40]
	Parameter RATIO bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'slib_clock_div' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_clock_div.vhd:29' bound to instance 'UART_BG2' of component 'slib_clock_div' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:754]
INFO: [Synth 8-638] synthesizing module 'slib_clock_div' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_clock_div.vhd:41]
	Parameter RATIO bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_clock_div' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_clock_div.vhd:41]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_RCLK' of component 'slib_edge_detect' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:760]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SIZE_E bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'slib_fifo' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd:29' bound to instance 'UART_TXFF' of component 'slib_fifo' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:767]
INFO: [Synth 8-638] synthesizing module 'slib_fifo' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd:48]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SIZE_E bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_fifo' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd:48]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter SIZE_E bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'slib_fifo' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd:29' bound to instance 'UART_RXFF' of component 'slib_fifo' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:786]
INFO: [Synth 8-638] synthesizing module 'slib_fifo__parameterized1' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd:48]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter SIZE_E bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_fifo__parameterized1' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd:48]
INFO: [Synth 8-3491] module 'uart_transmitter' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_transmitter.vhd:29' bound to instance 'UART_TX' of component 'uart_transmitter' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:822]
INFO: [Synth 8-638] synthesizing module 'uart_transmitter' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_transmitter.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'uart_transmitter' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_transmitter.vhd:48]
INFO: [Synth 8-3491] module 'uart_receiver' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd:29' bound to instance 'UART_RX' of component 'uart_receiver' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:840]
INFO: [Synth 8-638] synthesizing module 'uart_receiver' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd:49]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'slib_counter' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_counter.vhd:29' bound to instance 'RX_BRC' of component 'slib_counter' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd:122]
INFO: [Synth 8-638] synthesizing module 'slib_counter' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_counter.vhd:46]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_counter' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_counter.vhd:46]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter THRESHOLD bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'slib_mv_filter' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_mv_filter.vhd:29' bound to instance 'RX_MVF' of component 'slib_mv_filter' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd:137]
INFO: [Synth 8-638] synthesizing module 'slib_mv_filter' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_mv_filter.vhd:44]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter THRESHOLD bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_mv_filter' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_mv_filter.vhd:44]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:28' bound to instance 'RX_IFSB' of component 'slib_input_filter' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd:150]
INFO: [Synth 8-638] synthesizing module 'slib_input_filter__parameterized2' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:41]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_input_filter__parameterized2' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'uart_receiver' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd:49]
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:880]
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:919]
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:1006]
INFO: [Synth 8-256] done synthesizing module 'apb_uart' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:66]
	Parameter AXI4_ADDRESS_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI4_USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFF_DEPTH_SLAVE bound to: 32'b00000000000000000000000000000010 
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001100011 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001100011 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001100011 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001100011 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001001010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001001001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001001 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001001 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001001 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000001000 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter TIMER_CNT bound to: 2 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_timer/timer.sv:92]
INFO: [Synth 8-155] case statement is not full and has no default [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_timer/timer.sv:116]
	Parameter ADDR_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter N_SOURCE bound to: 32'sb00000000000000000000000000011110 
	Parameter N_TARGET bound to: 32'sb00000000000000000000000000000010 
	Parameter MAX_PRIO bound to: 32'sb00000000000000000000000000000111 
	Parameter N_SOURCE bound to: 32'sb00000000000000000000000000011110 
	Parameter MAX_PRIO bound to: 32'sb00000000000000000000000000000111 
	Parameter ALGORITHM bound to: SEQUENTIAL - type: string 
	Parameter N_SOURCE bound to: 32'sb00000000000000000000000000011110 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_MAX_WRITE_TXNS bound to: 32'b00000000000000000000000000000001 
	Parameter RISCV_WORD_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_MAX_WRITE_TXNS bound to: 32'b00000000000000000000000000000001 
	Parameter RISCV_WORD_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_MAX_WRITE_TXNS bound to: 32'b00000000000000000000000000000001 
	Parameter RISCV_WORD_WIDTH bound to: 32'b00000000000000000000000001000000 
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv:580]
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv:809]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv:39]
	Parameter ADDR_BEGIN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ADDR_END bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter N_INP bound to: 2 - type: integer 
	Parameter N_INP bound to: 2 - type: integer 
	Parameter ARBITER bound to: rr - type: string 
	Parameter NumIn bound to: 2 - type: integer 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
WARNING: [Synth 8-689] width (64) of port connection 's_axi_awaddr' does not match port width (30) of module 'xlnx_axi_dwidth_converter_256_64' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane_xilinx.sv:1149]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_araddr' does not match port width (30) of module 'xlnx_axi_dwidth_converter_256_64' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane_xilinx.sv:1170]
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:136]
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:136]
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:136]
WARNING: [Synth 8-3936] Found unconnected internal register 'havereset_d_aligned_reg' and it is trimmed from '2' to '1' bits. [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:204]
WARNING: [Synth 8-6014] Unused sequential element word_enable32_q_reg was removed.  [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:504]
WARNING: [Synth 8-3936] Found unconnected internal register 'resuming_d_aligned_reg' and it is trimmed from '2' to '1' bits. [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:116]
WARNING: [Synth 8-3936] Found unconnected internal register 'halted_d_aligned_reg' and it is trimmed from '2' to '1' bits. [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:114]
WARNING: [Synth 8-6014] Unused sequential element ax_req_q_reg[size] was removed.  [/home/worker/projects/KCU116/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:289]
WARNING: [Synth 8-3848] Net x_mem_valid_o in module/entity cvxif_example_coprocessor does not have driver. [/home/worker/projects/KCU116/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:34]
WARNING: [Synth 8-3848] Net x_mem_req_o[id] in module/entity cvxif_example_coprocessor does not have driver. [/home/worker/projects/KCU116/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:36]
WARNING: [Synth 8-3848] Net x_mem_req_o[addr] in module/entity cvxif_example_coprocessor does not have driver. [/home/worker/projects/KCU116/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:36]
WARNING: [Synth 8-3848] Net x_mem_req_o[mode] in module/entity cvxif_example_coprocessor does not have driver. [/home/worker/projects/KCU116/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:36]
WARNING: [Synth 8-3848] Net x_mem_req_o[we] in module/entity cvxif_example_coprocessor does not have driver. [/home/worker/projects/KCU116/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:36]
WARNING: [Synth 8-3848] Net x_mem_req_o[size] in module/entity cvxif_example_coprocessor does not have driver. [/home/worker/projects/KCU116/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:36]
WARNING: [Synth 8-3848] Net x_mem_req_o[wdata] in module/entity cvxif_example_coprocessor does not have driver. [/home/worker/projects/KCU116/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:36]
WARNING: [Synth 8-3848] Net x_mem_req_o[last] in module/entity cvxif_example_coprocessor does not have driver. [/home/worker/projects/KCU116/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:36]
WARNING: [Synth 8-3848] Net x_mem_req_o[spec] in module/entity cvxif_example_coprocessor does not have driver. [/home/worker/projects/KCU116/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:36]
WARNING: [Synth 8-6014] Unused sequential element mshr_q_reg[size] was removed.  [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_dcache_missunit.sv:345]
WARNING: [Synth 8-6014] Unused sequential element mshr_q_reg[vld_bits] was removed.  [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_dcache_missunit.sv:345]
WARNING: [Synth 8-6014] Unused sequential element mshr_q_reg[id] was removed.  [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_dcache_missunit.sv:345]
WARNING: [Synth 8-3848] Net instruction_o[rs1_rdata] in module/entity decoder does not have driver. [/home/worker/projects/KCU116/cva6/core/decoder.sv:41]
WARNING: [Synth 8-3848] Net instruction_o[rs2_rdata] in module/entity decoder does not have driver. [/home/worker/projects/KCU116/cva6/core/decoder.sv:41]
WARNING: [Synth 8-3848] Net instruction_o[lsu_addr] in module/entity decoder does not have driver. [/home/worker/projects/KCU116/cva6/core/decoder.sv:41]
WARNING: [Synth 8-3848] Net instruction_o[lsu_rmask] in module/entity decoder does not have driver. [/home/worker/projects/KCU116/cva6/core/decoder.sv:41]
WARNING: [Synth 8-3848] Net instruction_o[lsu_wmask] in module/entity decoder does not have driver. [/home/worker/projects/KCU116/cva6/core/decoder.sv:41]
WARNING: [Synth 8-3848] Net instruction_o[lsu_wdata] in module/entity decoder does not have driver. [/home/worker/projects/KCU116/cva6/core/decoder.sv:41]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[7][sbe][trans_id] was removed.  [/home/worker/projects/KCU116/cva6/core/scoreboard.sv:394]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[6][sbe][trans_id] was removed.  [/home/worker/projects/KCU116/cva6/core/scoreboard.sv:394]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[5][sbe][trans_id] was removed.  [/home/worker/projects/KCU116/cva6/core/scoreboard.sv:394]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[4][sbe][trans_id] was removed.  [/home/worker/projects/KCU116/cva6/core/scoreboard.sv:394]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[3][sbe][trans_id] was removed.  [/home/worker/projects/KCU116/cva6/core/scoreboard.sv:394]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[2][sbe][trans_id] was removed.  [/home/worker/projects/KCU116/cva6/core/scoreboard.sv:394]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[1][sbe][trans_id] was removed.  [/home/worker/projects/KCU116/cva6/core/scoreboard.sv:394]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[0][sbe][trans_id] was removed.  [/home/worker/projects/KCU116/cva6/core/scoreboard.sv:394]
WARNING: [Synth 8-3936] Found unconnected internal register 'final_mantissa_reg' and it is trimmed from '25' to '24' bits. [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:546]
WARNING: [Synth 8-3936] Found unconnected internal register 'final_mantissa_reg' and it is trimmed from '54' to '53' bits. [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:546]
WARNING: [Synth 8-3848] Net Iteration_cell_sum_AMASK_D[3] in module/entity control_mvp does not have driver. [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:842]
WARNING: [Synth 8-3848] Net Iteration_cell_carry_D[3] in module/entity control_mvp does not have driver. [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:840]
WARNING: [Synth 8-6014] Unused sequential element gen_inside_pipeline[0].mid_pipe_info_q_reg[1][is_normal] was removed.  [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:384]
WARNING: [Synth 8-6014] Unused sequential element gen_inside_pipeline[0].mid_pipe_info_q_reg[1][is_subnormal] was removed.  [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:384]
WARNING: [Synth 8-6014] Unused sequential element gen_inside_pipeline[0].mid_pipe_info_q_reg[1][is_quiet] was removed.  [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:384]
WARNING: [Synth 8-6014] Unused sequential element gen_inside_pipeline[0].mid_pipe_src_fmt_q_reg[1] was removed.  [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:388]
WARNING: [Synth 8-6014] Unused sequential element target_regs.gen_bypass_pipeline[0].byp_pipe_valid_q_reg was removed.  [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:400]
WARNING: [Synth 8-6014] Unused sequential element target_regs.gen_bypass_pipeline[0].byp_pipe_target_q_reg[1] was removed.  [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:406]
WARNING: [Synth 8-6014] Unused sequential element target_regs.gen_bypass_pipeline[0].byp_pipe_aux_q_reg[1] was removed.  [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:407]
WARNING: [Synth 8-6014] Unused sequential element target_regs.gen_bypass_pipeline[1].byp_pipe_valid_q_reg was removed.  [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:400]
WARNING: [Synth 8-6014] Unused sequential element target_regs.gen_bypass_pipeline[1].byp_pipe_target_q_reg[2] was removed.  [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:406]
WARNING: [Synth 8-6014] Unused sequential element target_regs.gen_bypass_pipeline[1].byp_pipe_aux_q_reg[2] was removed.  [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:407]
WARNING: [Synth 8-3848] Net fpu_exception_o[tval] in module/entity fpu_wrap does not have driver. [/home/worker/projects/KCU116/cva6/core/fpu_wrap.sv:31]
WARNING: [Synth 8-3848] Net req_port_o[data_wuser] in module/entity ptw does not have driver. [/home/worker/projects/KCU116/cva6/core/mmu_sv39/ptw.sv:37]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[reserved] was removed.  [/home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv:443]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[rsw] was removed.  [/home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv:443]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[a] was removed.  [/home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv:443]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[g] was removed.  [/home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv:443]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[x] was removed.  [/home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv:443]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[r] was removed.  [/home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv:443]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[v] was removed.  [/home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv:443]
WARNING: [Synth 8-3848] Net req_port_o[data_wuser] in module/entity store_buffer does not have driver. [/home/worker/projects/KCU116/cva6/core/store_buffer.sv:44]
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:136]
WARNING: [Synth 8-3848] Net req_port_o[data_wuser] in module/entity load_unit does not have driver. [/home/worker/projects/KCU116/cva6/core/load_unit.sv:45]
WARNING: [Synth 8-3848] Net rvfi_o[1][order] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:41]
WARNING: [Synth 8-3848] Net rvfi_o[1][halt] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:41]
WARNING: [Synth 8-3848] Net rvfi_o[1][intr] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:41]
WARNING: [Synth 8-3848] Net rvfi_o[1][pc_wdata] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:41]
WARNING: [Synth 8-3848] Net rvfi_o[0][order] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:41]
WARNING: [Synth 8-3848] Net rvfi_o[0][halt] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:41]
WARNING: [Synth 8-3848] Net rvfi_o[0][intr] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:41]
WARNING: [Synth 8-3848] Net rvfi_o[0][pc_wdata] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:41]
WARNING: [Synth 8-3848] Net l15_req_o[l15_val] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:45]
WARNING: [Synth 8-3848] Net l15_req_o[l15_req_ack] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:45]
WARNING: [Synth 8-3848] Net l15_req_o[l15_rqtype] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:45]
WARNING: [Synth 8-3848] Net l15_req_o[l15_nc] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:45]
WARNING: [Synth 8-3848] Net l15_req_o[l15_size] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:45]
WARNING: [Synth 8-3848] Net l15_req_o[l15_threadid] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:45]
WARNING: [Synth 8-3848] Net l15_req_o[l15_prefetch] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:45]
WARNING: [Synth 8-3848] Net l15_req_o[l15_invalidate_cacheline] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:45]
WARNING: [Synth 8-3848] Net l15_req_o[l15_blockstore] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:45]
WARNING: [Synth 8-3848] Net l15_req_o[l15_blockinitstore] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:45]
WARNING: [Synth 8-3848] Net l15_req_o[l15_l1rplway] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:45]
WARNING: [Synth 8-3848] Net l15_req_o[l15_address] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:45]
WARNING: [Synth 8-3848] Net l15_req_o[l15_data] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:45]
WARNING: [Synth 8-3848] Net l15_req_o[l15_data_next_entry] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:45]
WARNING: [Synth 8-3848] Net l15_req_o[l15_csm_data] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:45]
WARNING: [Synth 8-3848] Net l15_req_o[l15_amo_op] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:45]
WARNING: [Synth 8-3848] Net axi_resp_o[b][user] in module/entity axi_lite_interface does not have driver. [/home/worker/projects/KCU116/cva6/corev_apu/clint/axi_lite_interface.sv:27]
WARNING: [Synth 8-3848] Net axi_resp_o[r][user] in module/entity axi_lite_interface does not have driver. [/home/worker/projects/KCU116/cva6/corev_apu/clint/axi_lite_interface.sv:27]
WARNING: [Synth 8-6014] Unused sequential element iFCR_DMAMode_reg was removed.  [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:516]
WARNING: [Synth 8-87] always_comb on 'ip_re_o_reg' did not result in combinational logic [/home/worker/projects/KCU116/cva6/corev_apu/rv_plic/rtl/plic_regmap.sv:325]
WARNING: [Synth 8-3848] Net ethernet\.r_id in module/entity ariane_peripherals does not have driver. [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv:34]
WARNING: [Synth 8-3848] Net ethernet\.r_user in module/entity ariane_peripherals does not have driver. [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv:34]
WARNING: [Synth 8-3848] Net eth_txck in module/entity ariane_peripherals does not have driver. [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv:45]
WARNING: [Synth 8-3848] Net eth_txctl in module/entity ariane_peripherals does not have driver. [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv:46]
WARNING: [Synth 8-3848] Net eth_txd in module/entity ariane_peripherals does not have driver. [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv:47]
WARNING: [Synth 8-3848] Net eth_rst_n in module/entity ariane_peripherals does not have driver. [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv:48]
WARNING: [Synth 8-3848] Net eth_mdc in module/entity ariane_peripherals does not have driver. [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv:52]
WARNING: [Synth 8-7129] Port rr_i[0] in module rr_arb_tree__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port testmode_i in module fifo_v3__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port testmode_i in module fifo_v3__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port testmode_i in module fifo_v3__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port testmode_i in module fifo_v3__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PSLVERR in module axi2apb_64_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port req_i[wdata][31] in module plic_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port req_i[wstrb][3] in module plic_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port req_i[wstrb][2] in module plic_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port req_i[wstrb][1] in module plic_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port req_i[wstrb][0] in module plic_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_o\.clk_i in module apb_to_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module apb_to_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module apb_to_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[31] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[30] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[29] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[28] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[27] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[26] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[25] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[24] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[23] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[22] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[21] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[20] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[19] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[18] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[17] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[16] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[15] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[14] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[13] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[12] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[11] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[10] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[9] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[8] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[7] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[6] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[5] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[4] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[1] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[0] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXCLEAR in module uart_receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port STB in module uart_receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLEAR in module uart_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port LSR[0] in module uart_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[31] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[30] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[29] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[28] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[27] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[26] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[25] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[24] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[23] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[22] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[21] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[20] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[19] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[18] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[17] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[16] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[15] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[14] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[13] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[12] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[11] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[10] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[9] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[8] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port ethernet\.r_id[4] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port ethernet\.r_id[3] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port ethernet\.r_id[2] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port ethernet\.r_id[1] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port ethernet\.r_id[0] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port ethernet\.r_user[0] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_txck in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_txctl in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_txd[3] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_txd[2] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_txd[1] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_txd[0] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_rst_n in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_mdc in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_mdio in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port plic\.aw_atop[5] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port plic\.aw_atop[4] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port plic\.aw_atop[3] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port plic\.aw_atop[2] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port plic\.aw_atop[1] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port plic\.aw_atop[0] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port uart\.aw_atop[5] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port uart\.aw_atop[4] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port uart\.aw_atop[3] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port uart\.aw_atop[2] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port uart\.aw_atop[1] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port uart\.aw_atop[0] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port spi\.aw_addr[63] in module ariane_peripherals is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3270.070 ; gain = 932.277 ; free physical = 10688 ; free virtual = 14873
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3281.945 ; gain = 944.152 ; free physical = 10688 ; free virtual = 14874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3281.945 ; gain = 944.152 ; free physical = 10688 ; free virtual = 14874
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_clock_converter/xlnx_axi_clock_converter.gen/sources_1/ip/xlnx_axi_clock_converter/xlnx_axi_clock_converter.dcp' for cell 'i_xlnx_axi_clock_converter_ddr'
INFO: [Project 1-454] Reading design checkpoint '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.dcp' for cell 'i_xlnx_clk_gen'
INFO: [Project 1-454] Reading design checkpoint '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter_256_64/xlnx_axi_dwidth_converter_256_64.gen/sources_1/ip/xlnx_axi_dwidth_converter_256_64/xlnx_axi_dwidth_converter_256_64.dcp' for cell 'i_axi_dwidth_converter_256_64'
INFO: [Project 1-454] Reading design checkpoint '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/xlnx_mig_ddr4.dcp' for cell 'i_ddr'
INFO: [Project 1-454] Reading design checkpoint '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.gen/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.dcp' for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi'
INFO: [Project 1-454] Reading design checkpoint '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi.dcp' for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi'
INFO: [Project 1-454] Reading design checkpoint '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.gen/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio.dcp' for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3340.117 ; gain = 0.000 ; free physical = 10532 ; free virtual = 14716
INFO: [Netlist 29-17] Analyzing 562 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. i_xlnx_clk_gen/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 7 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 11 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_xlnx_clk_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/bd_0/ip/ip_0/bd_f0c7_microblaze_I_0.xdc] for cell 'i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/bd_0/ip/ip_0/bd_f0c7_microblaze_I_0.xdc] for cell 'i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/bd_0/ip/ip_0/bd_f0c7_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ariane_xilinx_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ariane_xilinx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/bd_0/ip/ip_1/bd_f0c7_rst_0_0_board.xdc] for cell 'i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/bd_0/ip/ip_1/bd_f0c7_rst_0_0_board.xdc] for cell 'i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/bd_0/ip/ip_1/bd_f0c7_rst_0_0.xdc] for cell 'i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/bd_0/ip/ip_1/bd_f0c7_rst_0_0.xdc] for cell 'i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/bd_0/ip/ip_2/bd_f0c7_ilmb_0.xdc] for cell 'i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/bd_0/ip/ip_2/bd_f0c7_ilmb_0.xdc] for cell 'i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/bd_0/ip/ip_3/bd_f0c7_dlmb_0.xdc] for cell 'i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/bd_0/ip/ip_3/bd_f0c7_dlmb_0.xdc] for cell 'i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/bd_0/ip/ip_10/bd_f0c7_iomodule_0_0_board.xdc] for cell 'i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/bd_0/ip/ip_10/bd_f0c7_iomodule_0_0_board.xdc] for cell 'i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/ip_0/xlnx_mig_ddr4_microblaze_mcs_board.xdc] for cell 'i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/ip_0/xlnx_mig_ddr4_microblaze_mcs_board.xdc] for cell 'i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/par/xlnx_mig_ddr4.xdc] for cell 'i_ddr/inst'
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/par/xlnx_mig_ddr4.xdc:169]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/par/xlnx_mig_ddr4.xdc:170]
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/par/xlnx_mig_ddr4.xdc] for cell 'i_ddr/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/par/xlnx_mig_ddr4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ariane_xilinx_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ariane_xilinx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen_board.xdc] for cell 'i_xlnx_clk_gen/inst'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen_board.xdc] for cell 'i_xlnx_clk_gen/inst'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.xdc] for cell 'i_xlnx_clk_gen/inst'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.xdc] for cell 'i_xlnx_clk_gen/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ariane_xilinx_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ariane_xilinx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.gen/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio_board.xdc] for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.gen/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio_board.xdc] for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.gen/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio.xdc] for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.gen/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio.xdc] for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi_board.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi_board.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/constraints/kcu116.xdc]
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/constraints/kcu116.xdc]
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/constraints/ariane.xdc]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/worker/projects/KCU116/cva6/corev_apu/fpga/constraints/ariane.xdc:19]
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/constraints/ariane.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/worker/projects/KCU116/cva6/corev_apu/fpga/constraints/ariane.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ariane_xilinx_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ariane_xilinx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/xlnx_mig_ddr4_board.xdc] for cell 'i_ddr/inst'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/xlnx_mig_ddr4_board.xdc] for cell 'i_ddr/inst'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi_clocks.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi_clocks.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ariane_xilinx_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ariane_xilinx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ariane_xilinx_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ariane_xilinx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ariane_xilinx_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ariane_xilinx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 53 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4065.098 ; gain = 0.000 ; free physical = 9986 ; free virtual = 14170
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 250 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 4 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 36 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 114 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 35 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 8 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:01:17 ; elapsed = 00:01:12 . Memory (MB): peak = 4065.098 ; gain = 1727.305 ; free physical = 10194 ; free virtual = 14378
421 Infos, 261 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:01:23 . Memory (MB): peak = 4065.098 ; gain = 2684.160 ; free physical = 10194 ; free virtual = 14378
# set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_1]
# launch_runs synth_1
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.srcs/sources_1/ip/xlnx_mig_ddr4/xlnx_mig_ddr4.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter_256_64/xlnx_axi_dwidth_converter_256_64.srcs/sources_1/ip/xlnx_axi_dwidth_converter_256_64/xlnx_axi_dwidth_converter_256_64.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.srcs/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_clock_converter/xlnx_axi_clock_converter.srcs/sources_1/ip/xlnx_axi_clock_converter/xlnx_axi_clock_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.srcs/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.srcs/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.srcs/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi.xci' is already up-to-date
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Jun  1 10:51:59 2023] Launched synth_1...
Run output will be captured here: /home/worker/projects/KCU116/cva6/corev_apu/fpga/ariane.runs/synth_1/runme.log
# wait_on_run synth_1
[Thu Jun  1 10:51:59 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log ariane_xilinx.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ariane_xilinx.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ariane_xilinx.tcl -notrace
Command: synth_design -top ariane_xilinx -part xcku5p-ffvb676-2-e -retiming
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1600051
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11067] parameter 'NbInstr' declared inside package 'cvxif_instr_pkg' shall be treated as localparam [/home/worker/projects/KCU116/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv:19]
WARNING: [Synth 8-11067] parameter 'CoproInstr' declared inside package 'cvxif_instr_pkg' shall be treated as localparam [/home/worker/projects/KCU116/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv:20]
INFO: [Synth 8-11241] undeclared symbol 'dout', assumed default net type 'wire' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane-ethernet/dualmem_widen8.sv:88]
WARNING: [Synth 8-11065] parameter 'NR_BYPASS_PORTS' becomes localparam in 'miss_handler' with formal parameter declaration list [/home/worker/projects/KCU116/cva6/core/cache_subsystem/miss_handler.sv:69]
WARNING: [Synth 8-11065] parameter 'STYLE_INT' becomes localparam in 'rgmii_lfsr' with formal parameter declaration list [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_lfsr.sv:364]
INFO: [Synth 8-11241] undeclared symbol 'axi_adapter_size', assumed default net type 'wire' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane_xilinx.sv:496]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2559.172 ; gain = 271.832 ; free physical = 8450 ; free virtual = 12635
Synthesis current peak Physical Memory [PSS] (MB): peak = 1982.647; parent = 1780.537; children = 202.110
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3611.848; parent = 2581.988; children = 1029.859
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ariane_xilinx' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane_xilinx.sv:15]
INFO: [Synth 8-6157] synthesizing module 'bootrom_64' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/bootrom/bootrom_64.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'bootrom_64' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/bootrom/bootrom_64.sv:17]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/worker/projects/KCU116/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'rstgen' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/rstgen.sv:13]
INFO: [Synth 8-6157] synthesizing module 'rstgen_bypass' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/rstgen_bypass.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'rstgen_bypass' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/rstgen_bypass.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'rstgen' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/rstgen.sv:13]
INFO: [Synth 8-6157] synthesizing module 'axi_xbar_intf' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv:242]
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter Cfg[NoSlvPorts] bound to: 32'b00000000000000000000000000000010 
	Parameter Cfg[NoMstPorts] bound to: 32'b00000000000000000000000000001010 
	Parameter Cfg[MaxMstTrans] bound to: 32'b00000000000000000000000000000001 
	Parameter Cfg[MaxSlvTrans] bound to: 32'b00000000000000000000000000000001 
	Parameter Cfg[FallThrough] bound to: 1'b0 
	Parameter Cfg[LatencyMode] bound to: 10'b1111111111 
	Parameter Cfg[AxiIdWidthSlvPorts] bound to: 32'b00000000000000000000000000000100 
	Parameter Cfg[AxiIdUsedSlvPorts] bound to: 32'b00000000000000000000000000000100 
	Parameter Cfg[UniqueIds] bound to: 1'b0 
	Parameter Cfg[AxiAddrWidth] bound to: 32'b00000000000000000000000001000000 
	Parameter Cfg[AxiDataWidth] bound to: 32'b00000000000000000000000001000000 
	Parameter Cfg[NoAddrRules] bound to: 32'b00000000000000000000000000001010 
INFO: [Synth 8-6157] synthesizing module 'axi_xbar' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv:18]
	Parameter Cfg[NoSlvPorts] bound to: 32'b00000000000000000000000000000010 
	Parameter Cfg[NoMstPorts] bound to: 32'b00000000000000000000000000001010 
	Parameter Cfg[MaxMstTrans] bound to: 32'b00000000000000000000000000000001 
	Parameter Cfg[MaxSlvTrans] bound to: 32'b00000000000000000000000000000001 
	Parameter Cfg[FallThrough] bound to: 1'b0 
	Parameter Cfg[LatencyMode] bound to: 10'b1111111111 
	Parameter Cfg[AxiIdWidthSlvPorts] bound to: 32'b00000000000000000000000000000100 
	Parameter Cfg[AxiIdUsedSlvPorts] bound to: 32'b00000000000000000000000000000100 
	Parameter Cfg[UniqueIds] bound to: 1'b0 
	Parameter Cfg[AxiAddrWidth] bound to: 32'b00000000000000000000000001000000 
	Parameter Cfg[AxiDataWidth] bound to: 32'b00000000000000000000000001000000 
	Parameter Cfg[NoAddrRules] bound to: 32'b00000000000000000000000000001010 
INFO: [Synth 8-6157] synthesizing module 'addr_decode' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/addr_decode.sv:30]
	Parameter NoIndices bound to: 32'b00000000000000000000000000001010 
	Parameter NoRules bound to: 32'b00000000000000000000000000001010 
INFO: [Synth 8-6155] done synthesizing module 'addr_decode' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/addr_decode.sv:30]
INFO: [Synth 8-6157] synthesizing module 'axi_demux' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:19]
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000100 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000001011 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000001 
	Parameter AxiLookBits bound to: 32'b00000000000000000000000000000100 
	Parameter UniqueIds bound to: 1'b0 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b1 
	Parameter SpillB bound to: 1'b1 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'axi_demux_id_counters' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:576]
	Parameter AxiIdBits bound to: 32'b00000000000000000000000000000100 
	Parameter CounterWidth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:626]
INFO: [Synth 8-6157] synthesizing module 'delta_counter' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/delta_counter.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:626]
INFO: [Synth 8-6155] done synthesizing module 'axi_demux_id_counters' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:576]
INFO: [Synth 8-6157] synthesizing module 'spill_register' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized0' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized0' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized0' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized0' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized1' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized1' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized1' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized1' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000001011 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'lzc' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:25]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001011 
	Parameter MODE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'lzc' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized2' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized2' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized2' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized2' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized3' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized3' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized3' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized3' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized0' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000001011 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized0' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'axi_demux' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_demux.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_err_slv' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_err_slv.sv:19]
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000100 
	Parameter Resp bound to: 2'b11 
	Parameter ATOPs bound to: 1'b1 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'axi_atop_filter' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv:37]
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000100 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv:118]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv:268]
INFO: [Synth 8-6157] synthesizing module 'stream_register' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/stream_register.sv:14]
INFO: [Synth 8-6157] synthesizing module 'fifo_v2' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized0' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized0' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v2' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'stream_register' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/stream_register.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'axi_atop_filter' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv:37]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized1' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized1' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized2' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized2' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized3' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized3' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/counter.sv:14]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'delta_counter__parameterized0' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter__parameterized0' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/delta_counter.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/counter.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'axi_err_slv' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_err_slv.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_mux' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_mux.sv:27]
	Parameter SlvAxiIDWidth bound to: 32'b00000000000000000000000000000100 
	Parameter NoSlvPorts bound to: 32'b00000000000000000000000000000010 
	Parameter MaxWTrans bound to: 32'b00000000000000000000000000000001 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b1 
	Parameter SpillB bound to: 1'b1 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'axi_id_prepend' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_id_prepend.sv:18]
	Parameter NoBus bound to: 1 - type: integer 
	Parameter AxiIdWidthSlvPort bound to: 32'b00000000000000000000000000000100 
	Parameter AxiIdWidthMstPort bound to: 32'b00000000000000000000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'axi_id_prepend' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_id_prepend.sv:18]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized1' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'lzc__parameterized0' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:25]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter MODE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized0' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized1' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized4' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized4' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized4' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized4' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized4' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized4' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized5' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized5' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized5' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized5' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized2' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized2' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized6' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized6' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized6' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized6' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized7' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized7' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized7' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized7' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'axi_mux' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_mux.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'axi_xbar' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'axi_xbar_intf' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv:242]
INFO: [Synth 8-6157] synthesizing module 'dmi_jtag' [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dmi_jtag.sv:19]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dmi_jtag.sv:101]
INFO: [Synth 8-6157] synthesizing module 'dmi_jtag_tap' [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv:19]
	Parameter IrLength bound to: 32'b00000000000000000000000000000101 
	Parameter IdcodeValue bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv:186]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv:207]
INFO: [Synth 8-6157] synthesizing module 'cluster_clock_inverter' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv:54]
INFO: [Synth 8-6157] synthesizing module 'tc_clk_inverter' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'tc_clk_inverter' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'cluster_clock_inverter' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv:54]
INFO: [Synth 8-6157] synthesizing module 'pulp_clock_mux2' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv:66]
INFO: [Synth 8-6157] synthesizing module 'tc_clk_mux2' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'tc_clk_mux2' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'pulp_clock_mux2' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv:66]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv:260]
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv:260]
INFO: [Synth 8-6155] done synthesizing module 'dmi_jtag_tap' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv:19]
INFO: [Synth 8-6157] synthesizing module 'dmi_cdc' [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dmi_cdc.sv:19]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv:19]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase_src' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase_src' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv:68]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase_dst' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv:118]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase_dst' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv:118]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv:19]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase__parameterized0' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv:19]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase_src__parameterized0' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase_src__parameterized0' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv:68]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase_dst__parameterized0' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv:118]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase_dst__parameterized0' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv:118]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase__parameterized0' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'dmi_cdc' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dmi_cdc.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'dmi_jtag' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dmi_jtag.sv:19]
INFO: [Synth 8-6157] synthesizing module 'dm_top' [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_top.sv:20]
	Parameter NrHarts bound to: 32'b00000000000000000000000000000001 
	Parameter BusWidth bound to: 32'b00000000000000000000000001000000 
	Parameter SelectableHarts bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'dm_csrs' [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:18]
	Parameter NrHarts bound to: 32'b00000000000000000000000000000001 
	Parameter BusWidth bound to: 32'b00000000000000000000000001000000 
	Parameter SelectableHarts bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:294]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:360]
INFO: [Synth 8-6157] synthesizing module 'fifo_v2__parameterized0' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv:13]
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized5' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized5' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v2__parameterized0' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'dm_csrs' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:18]
INFO: [Synth 8-6157] synthesizing module 'dm_sba' [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_sba.sv:18]
	Parameter BusWidth bound to: 32'b00000000000000000000000001000000 
	Parameter ReadByteEnable bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_sba.sv:72]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_sba.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'dm_sba' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_sba.sv:18]
INFO: [Synth 8-6157] synthesizing module 'dm_mem' [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:19]
	Parameter NrHarts bound to: 32'b00000000000000000000000000000001 
	Parameter BusWidth bound to: 32'b00000000000000000000000001000000 
	Parameter SelectableHarts bound to: 1'b1 
	Parameter DmBaseAddress bound to: 32'b00000000000000000001000000000000 
INFO: [Synth 8-6157] synthesizing module 'debug_rom' [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/debug_rom/debug_rom.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'debug_rom' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/debug_rom/debug_rom.sv:17]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:144]
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:144]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:242]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:272]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:351]
INFO: [Synth 8-6155] done synthesizing module 'dm_mem' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'dm_top' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_top.sv:20]
INFO: [Synth 8-6157] synthesizing module 'axi2mem' [/home/worker/projects/KCU116/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:20]
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/worker/projects/KCU116/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:192]
INFO: [Synth 8-155] case statement is not full and has no default [/home/worker/projects/KCU116/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:234]
INFO: [Synth 8-155] case statement is not full and has no default [/home/worker/projects/KCU116/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:122]
INFO: [Synth 8-6155] done synthesizing module 'axi2mem' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:20]
INFO: [Synth 8-6157] synthesizing module 'axi_adapter' [/home/worker/projects/KCU116/cva6/core/cache_subsystem/axi_adapter.sv:19]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/cache_subsystem/axi_adapter.sv:430]
INFO: [Synth 8-6155] done synthesizing module 'axi_adapter' (0#1) [/home/worker/projects/KCU116/cva6/core/cache_subsystem/axi_adapter.sv:19]
INFO: [Synth 8-6157] synthesizing module 'ariane' [/home/worker/projects/KCU116/cva6/corev_apu/src/ariane.sv:16]
	Parameter ArianeCfg[RASDepth] bound to: 32'sb00000000000000000000000000000010 
	Parameter ArianeCfg[BTBEntries] bound to: 32'sb00000000000000000000000000100000 
	Parameter ArianeCfg[BHTEntries] bound to: 32'sb00000000000000000000000010000000 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 32'b00000000000000000000000000000011 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[AxiCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'cvxif_example_coprocessor' [/home/worker/projects/KCU116/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:12]
INFO: [Synth 8-6157] synthesizing module 'instr_decoder' [/home/worker/projects/KCU116/cva6/core/cvxif_example/instr_decoder.sv:10]
	Parameter NbInstr bound to: 32'sb00000000000000000000000000000010 
	Parameter CoproInstr bound to: 140'b00000000000000000000000000101011000000000000000000000000011111111000000000000000000000000000000101101100000000000000000000000001111111110000 
INFO: [Synth 8-6155] done synthesizing module 'instr_decoder' (0#1) [/home/worker/projects/KCU116/cva6/core/cvxif_example/instr_decoder.sv:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized6' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized6' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/counter.sv:14]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'delta_counter__parameterized1' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter__parameterized1' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/delta_counter.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/counter.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'cvxif_example_coprocessor' (0#1) [/home/worker/projects/KCU116/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:12]
INFO: [Synth 8-6157] synthesizing module 'cva6' [/home/worker/projects/KCU116/cva6/core/cva6.sv:16]
	Parameter ArianeCfg[RASDepth] bound to: 32'sb00000000000000000000000000000010 
	Parameter ArianeCfg[BTBEntries] bound to: 32'sb00000000000000000000000000100000 
	Parameter ArianeCfg[BHTEntries] bound to: 32'sb00000000000000000000000010000000 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 32'b00000000000000000000000000000011 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[AxiCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 32'b00000000000000000000000000001000 
	Parameter AxiAddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter AxiDataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'perf_counters' [/home/worker/projects/KCU116/cva6/core/perf_counters.sv:16]
	Parameter NumPorts bound to: 3 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/perf_counters.sv:118]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/perf_counters.sv:142]
INFO: [Synth 8-6155] done synthesizing module 'perf_counters' (0#1) [/home/worker/projects/KCU116/cva6/core/perf_counters.sv:16]
INFO: [Synth 8-6157] synthesizing module 'wt_cache_subsystem' [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_cache_subsystem.sv:22]
	Parameter ArianeCfg[RASDepth] bound to: 32'sb00000000000000000000000000000010 
	Parameter ArianeCfg[BTBEntries] bound to: 32'sb00000000000000000000000000100000 
	Parameter ArianeCfg[BHTEntries] bound to: 32'sb00000000000000000000000010000000 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 32'b00000000000000000000000000000011 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[AxiCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 32'b00000000000000000000000000001000 
	Parameter NumPorts bound to: 3 - type: integer 
	Parameter AxiAddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter AxiDataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'cva6_icache' [/home/worker/projects/KCU116/cva6/core/cache_subsystem/cva6_icache.sv:28]
	Parameter RdTxId bound to: 2'b00 
	Parameter ArianeCfg[RASDepth] bound to: 32'sb00000000000000000000000000000010 
	Parameter ArianeCfg[BTBEntries] bound to: 32'sb00000000000000000000000000100000 
	Parameter ArianeCfg[BHTEntries] bound to: 32'sb00000000000000000000000010000000 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 32'b00000000000000000000000000000011 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[AxiCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'sram' [/home/worker/projects/KCU116/cva6/common/local/util/sram.sv:21]
	Parameter DATA_WIDTH bound to: 45 - type: integer 
	Parameter NUM_WORDS bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tc_sram_wrapper' [/home/worker/projects/KCU116/cva6/common/local/util/tc_sram_fpga_wrapper.sv:10]
	Parameter NumWords bound to: 256 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter ByteWidth bound to: 8 - type: integer 
	Parameter NumPorts bound to: 1 - type: integer 
	Parameter Latency bound to: 1 - type: integer 
	Parameter SimInit bound to: none - type: string 
	Parameter PrintSimCfg bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'SyncSpRamBeNx64' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/fpga-support/rtl/SyncSpRamBeNx64.sv:28]
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DATA_DEPTH bound to: 256 - type: integer 
	Parameter OUT_REGS bound to: 0 - type: integer 
	Parameter SIM_INIT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SyncSpRamBeNx64' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/fpga-support/rtl/SyncSpRamBeNx64.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'tc_sram_wrapper' (0#1) [/home/worker/projects/KCU116/cva6/common/local/util/tc_sram_fpga_wrapper.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'sram' (0#1) [/home/worker/projects/KCU116/cva6/common/local/util/sram.sv:21]
INFO: [Synth 8-6157] synthesizing module 'sram__parameterized0' [/home/worker/projects/KCU116/cva6/common/local/util/sram.sv:21]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter USER_WIDTH bound to: 128 - type: integer 
	Parameter USER_EN bound to: 0 - type: integer 
	Parameter NUM_WORDS bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sram__parameterized0' (0#1) [/home/worker/projects/KCU116/cva6/common/local/util/sram.sv:21]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/cache_subsystem/cva6_icache.sv:182]
INFO: [Synth 8-6157] synthesizing module 'lzc__parameterized1' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:25]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized1' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:25]
INFO: [Synth 8-6157] synthesizing module 'lfsr' [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/lfsr.sv:22]
	Parameter LfsrWidth bound to: 32'b00000000000000000000000000001000 
	Parameter OutWidth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/lfsr.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'cva6_icache' (0#1) [/home/worker/projects/KCU116/cva6/core/cache_subsystem/cva6_icache.sv:28]
INFO: [Synth 8-6157] synthesizing module 'wt_dcache' [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_dcache.sv:16]
	Parameter AxiDataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter RdAmoTxId bound to: 2'b01 
	Parameter ArianeCfg[RASDepth] bound to: 32'sb00000000000000000000000000000010 
	Parameter ArianeCfg[BTBEntries] bound to: 32'sb00000000000000000000000000100000 
	Parameter ArianeCfg[BHTEntries] bound to: 32'sb00000000000000000000000010000000 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 32'b00000000000000000000000000000011 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[AxiCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'wt_dcache_ctrl' [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_dcache_ctrl.sv:16]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter RdTxId bound to: 2'b01 
	Parameter ArianeCfg[RASDepth] bound to: 32'sb00000000000000000000000000000010 
	Parameter ArianeCfg[BTBEntries] bound to: 32'sb00000000000000000000000000100000 
	Parameter ArianeCfg[BHTEntries] bound to: 32'sb00000000000000000000000010000000 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 32'b00000000000000000000000000000011 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[AxiCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_dcache_ctrl.sv:114]
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_dcache_ctrl.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'wt_dcache_ctrl' (0#1) [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_dcache_ctrl.sv:16]
	Parameter AxiCompliant bound to: 1'b1 
	Parameter AmoTxId bound to: 2'b01 
	Parameter NumPorts bound to: 32'b00000000000000000000000000000011 
	Parameter AxiDataWidth bound to: 32'sb00000000000000000000000001000000 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized2' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:25]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized3' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:25]
	Parameter LfsrWidth bound to: 32'b00000000000000000000000000001000 
	Parameter OutWidth bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized0' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/lfsr.sv:22]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/wt_cache_pkg.sv:398]
	Parameter Seed bound to: 32'b00000000000000000000000000000011 
	Parameter MaxExp bound to: 32'b00000000000000000000000000010000 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/exp_backoff.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'exp_backoff' (0#1) [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/exp_backoff.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_dcache_missunit.sv:297]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_dcache_missunit.sv:397]
INFO: [Synth 8-6155] done synthesizing module 'wt_dcache_missunit' (0#1) [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_dcache_missunit.sv:17]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ArianeCfg[RASDepth] bound to: 32'sb00000000000000000000000000000010 
	Parameter ArianeCfg[BTBEntries] bound to: 32'sb00000000000000000000000000100000 
	Parameter ArianeCfg[BHTEntries] bound to: 32'sb00000000000000000000000010000000 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 32'b00000000000000000000000000000011 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[AxiCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/wt_cache_pkg.sv:364]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/wt_cache_pkg.sv:334]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/wt_cache_pkg.sv:304]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter NumIn bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidth bound to: 32'b00000000000000000000000000000001 
	Parameter LockIn bound to: 1'b1 
	Parameter NumIn bound to: 32'b00000000000000000000000000001000 
	Parameter LockIn bound to: 1'b1 
	Parameter NumIn bound to: 32'b00000000000000000000000000001000 
	Parameter AxiCompliant bound to: 1'b1 
	Parameter AxiDataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter NumPorts bound to: 32'b00000000000000000000000000000011 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_WIDTH bound to: 512 - type: integer 
	Parameter USER_EN bound to: 0 - type: integer 
	Parameter NUM_WORDS bound to: 256 - type: integer 
	Parameter NumIn bound to: 32'b00000000000000000000000000000011 
	Parameter DataWidth bound to: 32'b00000000000000000000000000000001 
	Parameter AxiAddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter AxiDataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000100 
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 32'b00000000000000000000000000000001 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_axi_adapter.sv:149]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_axi_adapter.sv:151]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_axi_adapter.sv:184]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_axi_adapter.sv:193]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_axi_adapter.sv:210]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_axi_adapter.sv:220]
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter AxiUserWidth bound to: 32'b00000000000000000000000001000000 
	Parameter AxiNumWords bound to: 2 - type: integer 
	Parameter AxiAddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter AxiDataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:619]
	Parameter ArianeCfg[RASDepth] bound to: 32'sb00000000000000000000000000000010 
	Parameter ArianeCfg[BTBEntries] bound to: 32'sb00000000000000000000000000100000 
	Parameter ArianeCfg[BHTEntries] bound to: 32'sb00000000000000000000000010000000 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 32'b00000000000000000000000000000011 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[AxiCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter NR_ENTRIES bound to: 32'sb00000000000000000000000000100000 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/worker/projects/KCU116/cva6/core/frontend/btb.sv:54]
	Parameter NR_ENTRIES bound to: 32'b00000000000000000000000010000000 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/worker/projects/KCU116/cva6/core/frontend/bht.sv:43]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/frontend/frontend.sv:180]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/frontend/frontend.sv:180]
	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/frontend/instr_queue.sv:280]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/frontend/instr_queue.sv:280]
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/worker/projects/KCU116/cva6/core/frontend/instr_queue.sv:391]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/worker/projects/KCU116/cva6/core/frontend/instr_queue.sv:392]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/worker/projects/KCU116/cva6/core/frontend/instr_queue.sv:393]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/worker/projects/KCU116/cva6/core/frontend/instr_queue.sv:394]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/worker/projects/KCU116/cva6/core/frontend/instr_queue.sv:395]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/compressed_decoder.sv:41]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/compressed_decoder.sv:44]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/compressed_decoder.sv:106]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/compressed_decoder.sv:149]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/compressed_decoder.sv:163]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/compressed_decoder.sv:220]
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/core/compressed_decoder.sv:220]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:99]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:488]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:513]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:559]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:574]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:600]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:676]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:694]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:729]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:745]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:768]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:791]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:822]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:830]
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/core/decoder.sv:830]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:841]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:846]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:853]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:874]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:922]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:977]
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/core/decoder.sv:977]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:988]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:993]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:1000]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:1025]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/decoder.sv:1044]
	Parameter NR_ENTRIES bound to: 32'b00000000000000000000000000001000 
	Parameter NR_WB_PORTS bound to: 32'b00000000000000000000000000000101 
	Parameter NR_COMMIT_PORTS bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:619]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:573]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:590]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:607]
	Parameter NR_ENTRIES bound to: 32'b00000000000000000000000000001000 
	Parameter NR_WB_PORTS bound to: 32'b00000000000000000000000000000101 
	Parameter NR_COMMIT_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter NumIn bound to: 32'b00000000000000000000000000001001 
	Parameter ExtPrio bound to: 1'b1 
	Parameter AxiVldRdy bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:573]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:590]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:607]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:573]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:590]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:607]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:573]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:590]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:607]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:573]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:590]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:607]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:573]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:590]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:607]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/worker/projects/KCU116/cva6/core/include/ariane_pkg.sv:573]
INFO: [Common 17-14] Message 'Synth 8-294' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter NumIn bound to: 32'b00000000000000000000000000001101 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter ExtPrio bound to: 1'b1 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter NR_COMMIT_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter NR_READ_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter NR_WRITE_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter ZERO_REG_ZERO bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter NR_READ_PORTS bound to: 32'b00000000000000000000000000000011 
	Parameter NR_WRITE_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter ZERO_REG_ZERO bound to: 1'b0 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/issue_read_operands.sv:222]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/issue_read_operands.sv:237]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/issue_read_operands.sv:242]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/issue_read_operands.sv:496]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/issue_read_operands.sv:497]
	Parameter ASID_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter ArianeCfg[RASDepth] bound to: 32'sb00000000000000000000000000000010 
	Parameter ArianeCfg[BTBEntries] bound to: 32'sb00000000000000000000000000100000 
	Parameter ArianeCfg[BHTEntries] bound to: 32'sb00000000000000000000000010000000 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 32'b00000000000000000000000000000011 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[AxiCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/core/fpu_wrap.sv:428]
	Parameter Features[Width] bound to: 32'b00000000000000000000000001000000 
	Parameter Features[EnableVectors] bound to: 1'b0 
	Parameter Features[EnableNanBox] bound to: 1'b1 
	Parameter Features[FpFmtMask] bound to: 5'b11000 
	Parameter Features[IntFmtMask] bound to: 4'b0011 
	Parameter Implementation[PipeRegs][0][0] bound to: 32'b00000000000000000000000000000010 
	Parameter Implementation[PipeRegs][0][1] bound to: 32'b00000000000000000000000000000011 
	Parameter Implementation[PipeRegs][0][2] bound to: 32'b00000000000000000000000000000001 
	Parameter Implementation[PipeRegs][0][3] bound to: 32'b00000000000000000000000000000001 
	Parameter Implementation[PipeRegs][0][4] bound to: 32'b00000000000000000000000000000001 
	Parameter Implementation[PipeRegs][1][0] bound to: 32'b00000000000000000000000000000010 
	Parameter Implementation[PipeRegs][1][1] bound to: 32'b00000000000000000000000000000010 
	Parameter Implementation[PipeRegs][1][2] bound to: 32'b00000000000000000000000000000010 
	Parameter Implementation[PipeRegs][1][3] bound to: 32'b00000000000000000000000000000010 
	Parameter Implementation[PipeRegs][1][4] bound to: 32'b00000000000000000000000000000010 
	Parameter Implementation[PipeRegs][2][0] bound to: 32'b00000000000000000000000000000001 
	Parameter Implementation[PipeRegs][2][1] bound to: 32'b00000000000000000000000000000001 
	Parameter Implementation[PipeRegs][2][2] bound to: 32'b00000000000000000000000000000001 
	Parameter Implementation[PipeRegs][2][3] bound to: 32'b00000000000000000000000000000001 
	Parameter Implementation[PipeRegs][2][4] bound to: 32'b00000000000000000000000000000001 
	Parameter Implementation[PipeRegs][3][0] bound to: 32'b00000000000000000000000000000010 
	Parameter Implementation[PipeRegs][3][1] bound to: 32'b00000000000000000000000000000010 
	Parameter Implementation[PipeRegs][3][2] bound to: 32'b00000000000000000000000000000010 
	Parameter Implementation[PipeRegs][3][3] bound to: 32'b00000000000000000000000000000010 
	Parameter Implementation[PipeRegs][3][4] bound to: 32'b00000000000000000000000000000010 
	Parameter Implementation[UnitTypes][0][0] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][1] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][2] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][3] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][4] bound to: 2'b01 
	Parameter Implementation[UnitTypes][1][0] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][1] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][2] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][3] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][4] bound to: 2'b10 
	Parameter Implementation[UnitTypes][2][0] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][1] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][2] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][3] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][4] bound to: 2'b01 
	Parameter Implementation[UnitTypes][3][0] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][1] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][2] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][3] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][4] bound to: 2'b10 
	Parameter Implementation[PipeConfig] bound to: 2'b11 
	Parameter OpGroup bound to: 2'b00 
	Parameter Width bound to: 32'b00000000000000000000000001000000 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b11000 
	Parameter IntFmtMask bound to: 4'b0011 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000001000000000000000000000000000000011000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter FmtUnitTypes bound to: 10'b0101010101 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 32'b00000000000000000000000000000000 
	Parameter OpGroup bound to: 2'b00 
	Parameter FpFormat bound to: 3'b000 
	Parameter Width bound to: 32'b00000000000000000000000001000000 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 32'b00000000000000000000000000000000 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000011 
	Parameter WIDTH bound to: 32'b00000000000000000000000000110011 
	Parameter MODE bound to: 1'b1 
	Parameter AbsWidth bound to: 32'b00000000000000000000000000011111 
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_rounding.sv:48]
	Parameter OpGroup bound to: 2'b00 
	Parameter FpFormat bound to: 3'b001 
	Parameter Width bound to: 32'b00000000000000000000000001000000 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000011 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 32'b00000000000000000000000000000000 
	Parameter FpFormat bound to: 3'b001 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000011 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFormat bound to: 3'b001 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000011 
	Parameter WIDTH bound to: 32'b00000000000000000000000001101101 
	Parameter MODE bound to: 1'b1 
	Parameter AbsWidth bound to: 32'b00000000000000000000000000111111 
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_rounding.sv:48]
	Parameter NumIn bound to: 32'b00000000000000000000000000000101 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter MODE bound to: 1'b0 
	Parameter OpGroup bound to: 2'b01 
	Parameter Width bound to: 32'b00000000000000000000000001000000 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b11000 
	Parameter IntFmtMask bound to: 4'b0011 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter FmtUnitTypes bound to: 10'b1010101010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 32'b00000000000000000000000000000000 
	Parameter OpGroup bound to: 2'b01 
	Parameter Width bound to: 32'b00000000000000000000000001000000 
	Parameter FpFmtConfig bound to: 5'b11000 
	Parameter IntFmtConfig bound to: 4'b0011 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFmtConfig bound to: 5'b11000 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000000110101 
	Parameter MODE bound to: 1'b1 
	Parameter WIDTH bound to: 58 - type: integer 
	Parameter OpGroup bound to: 2'b10 
	Parameter Width bound to: 32'b00000000000000000000000001000000 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b11000 
	Parameter IntFmtMask bound to: 4'b0011 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter FmtUnitTypes bound to: 10'b0101010101 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 32'b00000000000000000000000000000000 
	Parameter OpGroup bound to: 2'b10 
	Parameter FpFormat bound to: 3'b000 
	Parameter Width bound to: 32'b00000000000000000000000001000000 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000001 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 32'b00000000000000000000000000000000 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000001 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000010 
	Parameter OpGroup bound to: 2'b10 
	Parameter FpFormat bound to: 3'b001 
	Parameter Width bound to: 32'b00000000000000000000000001000000 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000001 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 32'b00000000000000000000000000000000 
	Parameter FpFormat bound to: 3'b001 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000001 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFormat bound to: 3'b001 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000010 
	Parameter OpGroup bound to: 2'b11 
	Parameter Width bound to: 32'b00000000000000000000000001000000 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b11000 
	Parameter IntFmtMask bound to: 4'b0011 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter FmtUnitTypes bound to: 10'b1010101010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 32'b00000000000000000000000000000000 
	Parameter OpGroup bound to: 2'b11 
	Parameter Width bound to: 32'b00000000000000000000000001000000 
	Parameter FpFmtConfig bound to: 5'b11000 
	Parameter IntFmtConfig bound to: 4'b0011 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFmtConfig bound to: 5'b11000 
	Parameter IntFmtConfig bound to: 4'b0011 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000001 
	Parameter FpFormat bound to: 3'b001 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000001 
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter MODE bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:89]
	Parameter AbsWidth bound to: 32'b00000000000000000000000001000000 
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_rounding.sv:48]
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:89]
	Parameter NumIn bound to: 32'b00000000000000000000000000000100 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter MODE bound to: 1'b1 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/branch_unit.sv:90]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/ex_stage.sv:216]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter ASID_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter ArianeCfg[RASDepth] bound to: 32'sb00000000000000000000000000000010 
	Parameter ArianeCfg[BTBEntries] bound to: 32'sb00000000000000000000000000100000 
	Parameter ArianeCfg[BHTEntries] bound to: 32'sb00000000000000000000000010000000 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 32'b00000000000000000000000000000011 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[AxiCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 32'b00000000000000000000000000001000 
	Parameter INSTR_TLB_ENTRIES bound to: 32'b00000000000000000000000000010000 
	Parameter DATA_TLB_ENTRIES bound to: 32'b00000000000000000000000000010000 
	Parameter ASID_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter ArianeCfg[RASDepth] bound to: 32'sb00000000000000000000000000000010 
	Parameter ArianeCfg[BTBEntries] bound to: 32'sb00000000000000000000000000100000 
	Parameter ArianeCfg[BHTEntries] bound to: 32'sb00000000000000000000000010000000 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 32'b00000000000000000000000000000011 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[AxiCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 32'b00000000000000000000000000001000 
	Parameter TLB_ENTRIES bound to: 32'b00000000000000000000000000010000 
	Parameter ASID_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter ASID_WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter ArianeCfg[RASDepth] bound to: 32'sb00000000000000000000000000000010 
	Parameter ArianeCfg[BTBEntries] bound to: 32'sb00000000000000000000000000100000 
	Parameter ArianeCfg[BHTEntries] bound to: 32'sb00000000000000000000000010000000 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 32'b00000000000000000000000000000011 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[AxiCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 32'b00000000000000000000000000001000 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/mmu_sv39/ptw.sv:120]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/mmu_sv39/ptw.sv:121]
	Parameter PLEN bound to: 32'b00000000000000000000000000111000 
	Parameter PMP_LEN bound to: 32'b00000000000000000000000000110110 
	Parameter NR_ENTRIES bound to: 32'b00000000000000000000000000001000 
	Parameter PLEN bound to: 32'b00000000000000000000000000111000 
	Parameter PMP_LEN bound to: 32'b00000000000000000000000000110110 
	Parameter WIDTH bound to: 32'b00000000000000000000000000111000 
	Parameter MODE bound to: 1'b0 
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/core/pmp/src/pmp_entry.sv:40]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv:221]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv:246]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv:257]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv:363]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv:373]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv:392]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv:394]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv:403]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv:405]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/amo_buffer.sv:52]
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[RASDepth] bound to: 32'sb00000000000000000000000000000010 
	Parameter ArianeCfg[BTBEntries] bound to: 32'sb00000000000000000000000000100000 
	Parameter ArianeCfg[BHTEntries] bound to: 32'sb00000000000000000000000010000000 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 32'b00000000000000000000000000000011 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[AxiCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 32'b00000000000000000000000000001000 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter Depth bound to: 32'b00000000000000000000000000000000 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/load_store_unit.sv:433]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/load_store_unit.sv:440]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/load_store_unit.sv:451]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/load_store_unit.sv:458]
	Parameter NR_COMMIT_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter DmBaseAddress bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter AsidWidth bound to: 32'sb00000000000000000000000000010000 
	Parameter NrCommitPorts bound to: 32'b00000000000000000000000000000010 
	Parameter NrPMPEntries bound to: 32'b00000000000000000000000000001000 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/csr_regfile.sv:415]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/csr_regfile.sv:511]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/csr_regfile.sv:511]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/csr_regfile.sv:546]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/csr_regfile.sv:557]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/csr_regfile.sv:786]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/csr_regfile.sv:805]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/csr_regfile.sv:854]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/csr_regfile.sv:862]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/csr_regfile.sv:877]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/csr_regfile.sv:880]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/worker/projects/KCU116/cva6/core/csr_regfile.sv:886]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter NR_CORES bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/corev_apu/clint/axi_lite_interface.sv:78]
	Parameter STAGES bound to: 32'b00000000000000000000000000000010 
	Parameter AxiAddrWidth bound to: 64 - type: integer 
	Parameter AxiDataWidth bound to: 64 - type: integer 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter AxiUserWidth bound to: 1 - type: integer 
	Parameter InclUART bound to: 1'b1 
	Parameter InclSPI bound to: 1'b1 
	Parameter InclEthernet bound to: 1'b0 
	Parameter InclGPIO bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'apb_uart' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:66]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:28' bound to instance 'UART_IS_SIN' of component 'slib_input_sync' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:396]
INFO: [Synth 8-638] synthesizing module 'slib_input_sync' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'slib_input_sync' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:37]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:28' bound to instance 'UART_IS_CTS' of component 'slib_input_sync' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:397]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:28' bound to instance 'UART_IS_DSR' of component 'slib_input_sync' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:398]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:28' bound to instance 'UART_IS_DCD' of component 'slib_input_sync' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:399]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:28' bound to instance 'UART_IS_RI' of component 'slib_input_sync' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:400]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:28' bound to instance 'UART_IF_CTS' of component 'slib_input_filter' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:403]
INFO: [Synth 8-638] synthesizing module 'slib_input_filter' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:41]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_input_filter' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:41]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:28' bound to instance 'UART_IF_DSR' of component 'slib_input_filter' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:404]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:28' bound to instance 'UART_IF_DCD' of component 'slib_input_filter' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:405]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:28' bound to instance 'UART_IF_RI' of component 'slib_input_filter' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:406]
INFO: [Synth 8-3491] module 'uart_interrupt' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_interrupt.vhd:33' bound to instance 'UART_IIC' of component 'uart_interrupt' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:444]
INFO: [Synth 8-638] synthesizing module 'uart_interrupt' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_interrupt.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'uart_interrupt' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_interrupt.vhd:49]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_IIC_THRE_ED' of component 'slib_edge_detect' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:457]
INFO: [Synth 8-638] synthesizing module 'slib_edge_detect' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'slib_edge_detect' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:38]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_PEDET' of component 'slib_edge_detect' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:657]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_FEDET' of component 'slib_edge_detect' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:658]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_BIDET' of component 'slib_edge_detect' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:659]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_ED_CTS' of component 'slib_edge_detect' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:683]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_ED_DSR' of component 'slib_edge_detect' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:684]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_ED_RI' of component 'slib_edge_detect' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:685]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_ED_DCD' of component 'slib_edge_detect' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:686]
INFO: [Synth 8-3491] module 'uart_baudgen' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_baudgen.vhd:29' bound to instance 'UART_BG16' of component 'uart_baudgen' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:747]
INFO: [Synth 8-638] synthesizing module 'uart_baudgen' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_baudgen.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'uart_baudgen' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_baudgen.vhd:40]
	Parameter RATIO bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'slib_clock_div' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_clock_div.vhd:29' bound to instance 'UART_BG2' of component 'slib_clock_div' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:754]
INFO: [Synth 8-638] synthesizing module 'slib_clock_div' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_clock_div.vhd:41]
	Parameter RATIO bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_clock_div' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_clock_div.vhd:41]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_RCLK' of component 'slib_edge_detect' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:760]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SIZE_E bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'slib_fifo' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd:29' bound to instance 'UART_TXFF' of component 'slib_fifo' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:767]
INFO: [Synth 8-638] synthesizing module 'slib_fifo' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd:48]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SIZE_E bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_fifo' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd:48]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter SIZE_E bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'slib_fifo' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd:29' bound to instance 'UART_RXFF' of component 'slib_fifo' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:786]
INFO: [Synth 8-638] synthesizing module 'slib_fifo__parameterized1' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd:48]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter SIZE_E bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_fifo__parameterized1' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd:48]
INFO: [Synth 8-3491] module 'uart_transmitter' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_transmitter.vhd:29' bound to instance 'UART_TX' of component 'uart_transmitter' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:822]
INFO: [Synth 8-638] synthesizing module 'uart_transmitter' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_transmitter.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'uart_transmitter' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_transmitter.vhd:48]
INFO: [Synth 8-3491] module 'uart_receiver' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd:29' bound to instance 'UART_RX' of component 'uart_receiver' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:840]
INFO: [Synth 8-638] synthesizing module 'uart_receiver' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd:49]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'slib_counter' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_counter.vhd:29' bound to instance 'RX_BRC' of component 'slib_counter' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd:122]
INFO: [Synth 8-638] synthesizing module 'slib_counter' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_counter.vhd:46]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_counter' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_counter.vhd:46]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter THRESHOLD bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'slib_mv_filter' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_mv_filter.vhd:29' bound to instance 'RX_MVF' of component 'slib_mv_filter' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd:137]
INFO: [Synth 8-638] synthesizing module 'slib_mv_filter' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_mv_filter.vhd:44]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter THRESHOLD bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_mv_filter' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_mv_filter.vhd:44]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:28' bound to instance 'RX_IFSB' of component 'slib_input_filter' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd:150]
INFO: [Synth 8-638] synthesizing module 'slib_input_filter__parameterized2' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:41]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_input_filter__parameterized2' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'uart_receiver' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd:49]
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:880]
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:919]
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:1006]
INFO: [Synth 8-256] done synthesizing module 'apb_uart' (0#1) [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:66]
	Parameter AXI4_ADDRESS_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI4_USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFF_DEPTH_SLAVE bound to: 32'b00000000000000000000000000000010 
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001100011 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001100011 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001100011 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001100011 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001001010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001001001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001001 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001001 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001001 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000001000 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter TIMER_CNT bound to: 2 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_timer/timer.sv:92]
INFO: [Synth 8-155] case statement is not full and has no default [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_timer/timer.sv:116]
	Parameter ADDR_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter N_SOURCE bound to: 32'sb00000000000000000000000000011110 
	Parameter N_TARGET bound to: 32'sb00000000000000000000000000000010 
	Parameter MAX_PRIO bound to: 32'sb00000000000000000000000000000111 
	Parameter N_SOURCE bound to: 32'sb00000000000000000000000000011110 
	Parameter MAX_PRIO bound to: 32'sb00000000000000000000000000000111 
	Parameter ALGORITHM bound to: SEQUENTIAL - type: string 
	Parameter N_SOURCE bound to: 32'sb00000000000000000000000000011110 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_MAX_WRITE_TXNS bound to: 32'b00000000000000000000000000000001 
	Parameter RISCV_WORD_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_MAX_WRITE_TXNS bound to: 32'b00000000000000000000000000000001 
	Parameter RISCV_WORD_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_MAX_WRITE_TXNS bound to: 32'b00000000000000000000000000000001 
	Parameter RISCV_WORD_WIDTH bound to: 32'b00000000000000000000000001000000 
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv:580]
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv:809]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
INFO: [Synth 8-226] default block is never used [/home/worker/projects/KCU116/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv:39]
	Parameter ADDR_BEGIN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ADDR_END bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter N_INP bound to: 2 - type: integer 
	Parameter N_INP bound to: 2 - type: integer 
	Parameter ARBITER bound to: rr - type: string 
	Parameter NumIn bound to: 2 - type: integer 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
WARNING: [Synth 8-689] width (64) of port connection 's_axi_awaddr' does not match port width (30) of module 'xlnx_axi_dwidth_converter_256_64' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane_xilinx.sv:1149]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_araddr' does not match port width (30) of module 'xlnx_axi_dwidth_converter_256_64' [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane_xilinx.sv:1170]
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:136]
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:136]
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:136]
WARNING: [Synth 8-3936] Found unconnected internal register 'havereset_d_aligned_reg' and it is trimmed from '2' to '1' bits. [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:204]
WARNING: [Synth 8-6014] Unused sequential element word_enable32_q_reg was removed.  [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:504]
WARNING: [Synth 8-3936] Found unconnected internal register 'resuming_d_aligned_reg' and it is trimmed from '2' to '1' bits. [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:116]
WARNING: [Synth 8-3936] Found unconnected internal register 'halted_d_aligned_reg' and it is trimmed from '2' to '1' bits. [/home/worker/projects/KCU116/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:114]
WARNING: [Synth 8-6014] Unused sequential element ax_req_q_reg[size] was removed.  [/home/worker/projects/KCU116/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:289]
WARNING: [Synth 8-3848] Net x_mem_valid_o in module/entity cvxif_example_coprocessor does not have driver. [/home/worker/projects/KCU116/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:34]
WARNING: [Synth 8-3848] Net x_mem_req_o[id] in module/entity cvxif_example_coprocessor does not have driver. [/home/worker/projects/KCU116/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:36]
WARNING: [Synth 8-3848] Net x_mem_req_o[addr] in module/entity cvxif_example_coprocessor does not have driver. [/home/worker/projects/KCU116/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:36]
WARNING: [Synth 8-3848] Net x_mem_req_o[mode] in module/entity cvxif_example_coprocessor does not have driver. [/home/worker/projects/KCU116/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:36]
WARNING: [Synth 8-3848] Net x_mem_req_o[we] in module/entity cvxif_example_coprocessor does not have driver. [/home/worker/projects/KCU116/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:36]
WARNING: [Synth 8-3848] Net x_mem_req_o[size] in module/entity cvxif_example_coprocessor does not have driver. [/home/worker/projects/KCU116/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:36]
WARNING: [Synth 8-3848] Net x_mem_req_o[wdata] in module/entity cvxif_example_coprocessor does not have driver. [/home/worker/projects/KCU116/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:36]
WARNING: [Synth 8-3848] Net x_mem_req_o[last] in module/entity cvxif_example_coprocessor does not have driver. [/home/worker/projects/KCU116/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:36]
WARNING: [Synth 8-3848] Net x_mem_req_o[spec] in module/entity cvxif_example_coprocessor does not have driver. [/home/worker/projects/KCU116/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:36]
WARNING: [Synth 8-6014] Unused sequential element mshr_q_reg[size] was removed.  [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_dcache_missunit.sv:345]
WARNING: [Synth 8-6014] Unused sequential element mshr_q_reg[vld_bits] was removed.  [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_dcache_missunit.sv:345]
WARNING: [Synth 8-6014] Unused sequential element mshr_q_reg[id] was removed.  [/home/worker/projects/KCU116/cva6/core/cache_subsystem/wt_dcache_missunit.sv:345]
WARNING: [Synth 8-3848] Net instruction_o[rs1_rdata] in module/entity decoder does not have driver. [/home/worker/projects/KCU116/cva6/core/decoder.sv:41]
WARNING: [Synth 8-3848] Net instruction_o[rs2_rdata] in module/entity decoder does not have driver. [/home/worker/projects/KCU116/cva6/core/decoder.sv:41]
WARNING: [Synth 8-3848] Net instruction_o[lsu_addr] in module/entity decoder does not have driver. [/home/worker/projects/KCU116/cva6/core/decoder.sv:41]
WARNING: [Synth 8-3848] Net instruction_o[lsu_rmask] in module/entity decoder does not have driver. [/home/worker/projects/KCU116/cva6/core/decoder.sv:41]
WARNING: [Synth 8-3848] Net instruction_o[lsu_wmask] in module/entity decoder does not have driver. [/home/worker/projects/KCU116/cva6/core/decoder.sv:41]
WARNING: [Synth 8-3848] Net instruction_o[lsu_wdata] in module/entity decoder does not have driver. [/home/worker/projects/KCU116/cva6/core/decoder.sv:41]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[7][sbe][trans_id] was removed.  [/home/worker/projects/KCU116/cva6/core/scoreboard.sv:394]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[6][sbe][trans_id] was removed.  [/home/worker/projects/KCU116/cva6/core/scoreboard.sv:394]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[5][sbe][trans_id] was removed.  [/home/worker/projects/KCU116/cva6/core/scoreboard.sv:394]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[4][sbe][trans_id] was removed.  [/home/worker/projects/KCU116/cva6/core/scoreboard.sv:394]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[3][sbe][trans_id] was removed.  [/home/worker/projects/KCU116/cva6/core/scoreboard.sv:394]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[2][sbe][trans_id] was removed.  [/home/worker/projects/KCU116/cva6/core/scoreboard.sv:394]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[1][sbe][trans_id] was removed.  [/home/worker/projects/KCU116/cva6/core/scoreboard.sv:394]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[0][sbe][trans_id] was removed.  [/home/worker/projects/KCU116/cva6/core/scoreboard.sv:394]
WARNING: [Synth 8-3936] Found unconnected internal register 'final_mantissa_reg' and it is trimmed from '25' to '24' bits. [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:546]
WARNING: [Synth 8-3936] Found unconnected internal register 'final_mantissa_reg' and it is trimmed from '54' to '53' bits. [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:546]
WARNING: [Synth 8-3848] Net Iteration_cell_sum_AMASK_D[3] in module/entity control_mvp does not have driver. [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:842]
WARNING: [Synth 8-3848] Net Iteration_cell_carry_D[3] in module/entity control_mvp does not have driver. [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:840]
WARNING: [Synth 8-6014] Unused sequential element gen_inside_pipeline[0].mid_pipe_info_q_reg[1][is_normal] was removed.  [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:384]
WARNING: [Synth 8-6014] Unused sequential element gen_inside_pipeline[0].mid_pipe_info_q_reg[1][is_subnormal] was removed.  [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:384]
WARNING: [Synth 8-6014] Unused sequential element gen_inside_pipeline[0].mid_pipe_info_q_reg[1][is_quiet] was removed.  [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:384]
WARNING: [Synth 8-6014] Unused sequential element gen_inside_pipeline[0].mid_pipe_src_fmt_q_reg[1] was removed.  [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:388]
WARNING: [Synth 8-6014] Unused sequential element target_regs.gen_bypass_pipeline[0].byp_pipe_valid_q_reg was removed.  [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:400]
WARNING: [Synth 8-6014] Unused sequential element target_regs.gen_bypass_pipeline[0].byp_pipe_target_q_reg[1] was removed.  [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:406]
WARNING: [Synth 8-6014] Unused sequential element target_regs.gen_bypass_pipeline[0].byp_pipe_aux_q_reg[1] was removed.  [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:407]
WARNING: [Synth 8-6014] Unused sequential element target_regs.gen_bypass_pipeline[1].byp_pipe_valid_q_reg was removed.  [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:400]
WARNING: [Synth 8-6014] Unused sequential element target_regs.gen_bypass_pipeline[1].byp_pipe_target_q_reg[2] was removed.  [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:406]
WARNING: [Synth 8-6014] Unused sequential element target_regs.gen_bypass_pipeline[1].byp_pipe_aux_q_reg[2] was removed.  [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:407]
WARNING: [Synth 8-3848] Net fpu_exception_o[tval] in module/entity fpu_wrap does not have driver. [/home/worker/projects/KCU116/cva6/core/fpu_wrap.sv:31]
WARNING: [Synth 8-3848] Net req_port_o[data_wuser] in module/entity ptw does not have driver. [/home/worker/projects/KCU116/cva6/core/mmu_sv39/ptw.sv:37]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[reserved] was removed.  [/home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv:443]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[rsw] was removed.  [/home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv:443]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[a] was removed.  [/home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv:443]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[g] was removed.  [/home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv:443]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[x] was removed.  [/home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv:443]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[r] was removed.  [/home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv:443]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[v] was removed.  [/home/worker/projects/KCU116/cva6/core/mmu_sv39/mmu.sv:443]
WARNING: [Synth 8-3848] Net req_port_o[data_wuser] in module/entity store_buffer does not have driver. [/home/worker/projects/KCU116/cva6/core/store_buffer.sv:44]
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/worker/projects/KCU116/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv:136]
WARNING: [Synth 8-3848] Net req_port_o[data_wuser] in module/entity load_unit does not have driver. [/home/worker/projects/KCU116/cva6/core/load_unit.sv:45]
WARNING: [Synth 8-3848] Net rvfi_o[1][order] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:41]
WARNING: [Synth 8-3848] Net rvfi_o[1][halt] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:41]
WARNING: [Synth 8-3848] Net rvfi_o[1][intr] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:41]
WARNING: [Synth 8-3848] Net rvfi_o[1][pc_wdata] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:41]
WARNING: [Synth 8-3848] Net rvfi_o[0][order] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:41]
WARNING: [Synth 8-3848] Net rvfi_o[0][halt] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:41]
WARNING: [Synth 8-3848] Net rvfi_o[0][intr] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:41]
WARNING: [Synth 8-3848] Net rvfi_o[0][pc_wdata] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:41]
WARNING: [Synth 8-3848] Net l15_req_o[l15_val] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:45]
WARNING: [Synth 8-3848] Net l15_req_o[l15_req_ack] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:45]
WARNING: [Synth 8-3848] Net l15_req_o[l15_rqtype] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:45]
WARNING: [Synth 8-3848] Net l15_req_o[l15_nc] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:45]
WARNING: [Synth 8-3848] Net l15_req_o[l15_size] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:45]
WARNING: [Synth 8-3848] Net l15_req_o[l15_threadid] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:45]
WARNING: [Synth 8-3848] Net l15_req_o[l15_prefetch] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:45]
WARNING: [Synth 8-3848] Net l15_req_o[l15_invalidate_cacheline] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:45]
WARNING: [Synth 8-3848] Net l15_req_o[l15_blockstore] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:45]
WARNING: [Synth 8-3848] Net l15_req_o[l15_blockinitstore] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:45]
WARNING: [Synth 8-3848] Net l15_req_o[l15_l1rplway] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:45]
WARNING: [Synth 8-3848] Net l15_req_o[l15_address] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:45]
WARNING: [Synth 8-3848] Net l15_req_o[l15_data] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:45]
WARNING: [Synth 8-3848] Net l15_req_o[l15_data_next_entry] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:45]
WARNING: [Synth 8-3848] Net l15_req_o[l15_csm_data] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:45]
WARNING: [Synth 8-3848] Net l15_req_o[l15_amo_op] in module/entity cva6 does not have driver. [/home/worker/projects/KCU116/cva6/core/cva6.sv:45]
WARNING: [Synth 8-3848] Net axi_resp_o[b][user] in module/entity axi_lite_interface does not have driver. [/home/worker/projects/KCU116/cva6/corev_apu/clint/axi_lite_interface.sv:27]
WARNING: [Synth 8-3848] Net axi_resp_o[r][user] in module/entity axi_lite_interface does not have driver. [/home/worker/projects/KCU116/cva6/corev_apu/clint/axi_lite_interface.sv:27]
WARNING: [Synth 8-6014] Unused sequential element iFCR_DMAMode_reg was removed.  [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:516]
WARNING: [Synth 8-87] always_comb on 'ip_re_o_reg' did not result in combinational logic [/home/worker/projects/KCU116/cva6/corev_apu/rv_plic/rtl/plic_regmap.sv:325]
WARNING: [Synth 8-3848] Net ethernet\.r_id in module/entity ariane_peripherals does not have driver. [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv:34]
WARNING: [Synth 8-3848] Net ethernet\.r_user in module/entity ariane_peripherals does not have driver. [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv:34]
WARNING: [Synth 8-3848] Net eth_txck in module/entity ariane_peripherals does not have driver. [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv:45]
WARNING: [Synth 8-3848] Net eth_txctl in module/entity ariane_peripherals does not have driver. [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv:46]
WARNING: [Synth 8-3848] Net eth_txd in module/entity ariane_peripherals does not have driver. [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv:47]
WARNING: [Synth 8-3848] Net eth_rst_n in module/entity ariane_peripherals does not have driver. [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv:48]
WARNING: [Synth 8-3848] Net eth_mdc in module/entity ariane_peripherals does not have driver. [/home/worker/projects/KCU116/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv:52]
WARNING: [Synth 8-7129] Port rr_i[0] in module rr_arb_tree__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port testmode_i in module fifo_v3__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port testmode_i in module fifo_v3__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port testmode_i in module fifo_v3__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port testmode_i in module fifo_v3__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PSLVERR in module axi2apb_64_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port req_i[wdata][31] in module plic_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port req_i[wstrb][3] in module plic_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port req_i[wstrb][2] in module plic_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port req_i[wstrb][1] in module plic_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port req_i[wstrb][0] in module plic_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_o\.clk_i in module apb_to_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module apb_to_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module apb_to_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[31] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[30] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[29] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[28] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[27] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[26] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[25] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[24] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[23] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[22] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[21] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[20] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[19] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[18] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[17] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[16] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[15] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[14] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[13] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[12] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[11] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[10] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[9] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[8] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[7] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[6] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[5] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[4] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[1] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[0] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXCLEAR in module uart_receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port STB in module uart_receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLEAR in module uart_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port LSR[0] in module uart_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[31] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[30] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[29] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[28] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[27] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[26] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[25] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[24] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[23] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[22] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[21] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[20] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[19] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[18] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[17] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[16] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[15] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[14] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[13] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[12] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[11] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[10] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[9] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[8] in module apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port ethernet\.r_id[4] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port ethernet\.r_id[3] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port ethernet\.r_id[2] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port ethernet\.r_id[1] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port ethernet\.r_id[0] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port ethernet\.r_user[0] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_txck in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_txctl in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_txd[3] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_txd[2] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_txd[1] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_txd[0] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_rst_n in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_mdc in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_mdio in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port plic\.aw_atop[5] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port plic\.aw_atop[4] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port plic\.aw_atop[3] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port plic\.aw_atop[2] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port plic\.aw_atop[1] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port plic\.aw_atop[0] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port uart\.aw_atop[5] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port uart\.aw_atop[4] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port uart\.aw_atop[3] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port uart\.aw_atop[2] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port uart\.aw_atop[1] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port uart\.aw_atop[0] in module ariane_peripherals is either unconnected or has no load
WARNING: [Synth 8-7129] Port spi\.aw_addr[63] in module ariane_peripherals is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3228.656 ; gain = 941.316 ; free physical = 7979 ; free virtual = 12178
Synthesis current peak Physical Memory [PSS] (MB): peak = 2566.257; parent = 2364.146; children = 202.110
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4258.520; parent = 3228.660; children = 1029.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 3240.531 ; gain = 953.191 ; free physical = 7979 ; free virtual = 12178
Synthesis current peak Physical Memory [PSS] (MB): peak = 2566.257; parent = 2364.146; children = 202.110
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4270.395; parent = 3240.535; children = 1029.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 3240.531 ; gain = 953.191 ; free physical = 7979 ; free virtual = 12178
Synthesis current peak Physical Memory [PSS] (MB): peak = 2566.257; parent = 2364.146; children = 202.110
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4270.395; parent = 3240.535; children = 1029.859
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3255.078 ; gain = 0.000 ; free physical = 7848 ; free virtual = 12046
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/xlnx_mig_ddr4/xlnx_mig_ddr4_in_context.xdc] for cell 'i_ddr'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/xlnx_mig_ddr4/xlnx_mig_ddr4_in_context.xdc] for cell 'i_ddr'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter_256_64/xlnx_axi_dwidth_converter_256_64.gen/sources_1/ip/xlnx_axi_dwidth_converter_256_64/xlnx_axi_dwidth_converter_256_64/xlnx_axi_dwidth_converter_256_64_in_context.xdc] for cell 'i_axi_dwidth_converter_256_64'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter_256_64/xlnx_axi_dwidth_converter_256_64.gen/sources_1/ip/xlnx_axi_dwidth_converter_256_64/xlnx_axi_dwidth_converter_256_64/xlnx_axi_dwidth_converter_256_64_in_context.xdc] for cell 'i_axi_dwidth_converter_256_64'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen/xlnx_clk_gen_in_context.xdc] for cell 'i_xlnx_clk_gen'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen/xlnx_clk_gen_in_context.xdc] for cell 'i_xlnx_clk_gen'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_clock_converter/xlnx_axi_clock_converter.gen/sources_1/ip/xlnx_axi_clock_converter/xlnx_axi_clock_converter/xlnx_axi_clock_converter_in_context.xdc] for cell 'i_xlnx_axi_clock_converter_ddr'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_clock_converter/xlnx_axi_clock_converter.gen/sources_1/ip/xlnx_axi_clock_converter/xlnx_axi_clock_converter/xlnx_axi_clock_converter_in_context.xdc] for cell 'i_xlnx_axi_clock_converter_ddr'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.gen/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio/xlnx_axi_gpio_in_context.xdc] for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.gen/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio/xlnx_axi_gpio_in_context.xdc] for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.gen/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter_in_context.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.gen/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter_in_context.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.gen/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter_in_context.xdc] for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.gen/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter_in_context.xdc] for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi/xlnx_axi_quad_spi_in_context.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi/xlnx_axi_quad_spi_in_context.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/constraints/kcu116.xdc]
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/constraints/kcu116.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/worker/projects/KCU116/cva6/corev_apu/fpga/constraints/kcu116.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ariane_xilinx_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ariane_xilinx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/constraints/ariane.xdc]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/worker/projects/KCU116/cva6/corev_apu/fpga/constraints/ariane.xdc:19]
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/constraints/ariane.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/worker/projects/KCU116/cva6/corev_apu/fpga/constraints/ariane.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ariane_xilinx_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ariane_xilinx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/ariane.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/ariane.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3548.438 ; gain = 0.000 ; free physical = 7545 ; free virtual = 11744
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3548.438 ; gain = 0.000 ; free physical = 7545 ; free virtual = 11744
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'i_axi_dwidth_converter_256_64' at clock pin 's_axi_aclk' is different from the actual clock period '3.001', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'i_xlnx_axi_clock_converter_ddr' at clock pin 'm_axi_aclk' is different from the actual clock period '3.001', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio' at clock pin 's_axi_aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi' at clock pin 's_axi_aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:00 ; elapsed = 00:01:00 . Memory (MB): peak = 3558.344 ; gain = 1271.004 ; free physical = 8100 ; free virtual = 12298
Synthesis current peak Physical Memory [PSS] (MB): peak = 2862.226; parent = 2660.115; children = 202.110
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4588.207; parent = 3558.348; children = 1029.859
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'dm_sba'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'dm_mem'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'axi2mem'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'axi_adapter'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'cva6_icache'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'wt_dcache_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'wt_dcache_missunit'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_q_reg' in module 'axi_shim'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'fpnew_divsqrt_multi'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'serdiv'
INFO: [Synth 8-802] inferred FSM for state register 'ptw_lvl_q_reg' in module 'ptw'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'axi_lite_interface'
INFO: [Synth 8-802] inferred FSM for state register 'CState_reg' in module 'uart_transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'CState_reg' in module 'uart_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'UART_TXPROC.State_reg' in module 'apb_uart'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'axi2apb_64_32'
INFO: [Synth 8-802] inferred FSM for state register 'aw_state_q_reg' in module 'axi_riscv_amos'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_q_reg' in module 'axi_riscv_amos'
INFO: [Synth 8-802] inferred FSM for state register 'b_state_q_reg' in module 'axi_riscv_amos'
INFO: [Synth 8-802] inferred FSM for state register 'ar_state_q_reg' in module 'axi_riscv_amos'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_q_reg' in module 'axi_riscv_amos'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_q_reg' in module 'axi_riscv_lrsc'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_q_reg' in module 'axi_riscv_lrsc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           R_FEEDTHROUGH |                               00 |                               00
                  R_HOLD |                               01 |                               10
                INJECT_R |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_q_reg' using encoding 'sequential' in module 'axi_atop_filter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           W_FEEDTHROUGH |                              000 |                              000
                BLOCK_AW |                              001 |                              001
                ABSORB_W |                              010 |                              010
                  HOLD_B |                              011 |                              011
                INJECT_B |                              100 |                              100
                  WAIT_R |                              101 |                              101
                  iSTATE |                              110 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_q_reg' using encoding 'sequential' in module 'axi_atop_filter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RunTestIdle |                 0000000000000001 |                             0001
            SelectDrScan |                 0000000000000010 |                             0010
            SelectIrScan |                 0000000000000100 |                             1001
          TestLogicReset |                 0000000000001000 |                             0000
               CaptureIr |                 0000000000010000 |                             1010
                 ShiftIr |                 0000000000100000 |                             1011
                 Exit1Ir |                 0000000001000000 |                             1100
                 PauseIr |                 0000000010000000 |                             1101
                 Exit2Ir |                 0000000100000000 |                             1110
                UpdateIr |                 0000001000000000 |                             1111
               CaptureDr |                 0000010000000000 |                             0011
                 ShiftDr |                 0000100000000000 |                             0100
                 Exit1Dr |                 0001000000000000 |                             0101
                 PauseDr |                 0010000000000000 |                             0110
                 Exit2Dr |                 0100000000000000 |                             0111
                UpdateDr |                 1000000000000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tap_state_q_reg' using encoding 'one-hot' in module 'dmi_jtag_tap'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
                    Read |                              001 |                              001
           WaitReadValid |                              010 |                              010
                   Write |                              011 |                              011
          WaitWriteValid |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'dmi_jtag'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE2 |                              001 |                              001
                 iSTATE0 |                              010 |                              011
                 iSTATE3 |                              011 |                              010
                 iSTATE1 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'dm_sba'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                  Resume |                               01 |                               10
                      Go |                               10 |                               01
            CmdExecuting |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'dm_mem'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                    READ |                              001 |                              001
             WAIT_WVALID |                              010 |                              100
                   WRITE |                              011 |                              010
                  SEND_B |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'axi2mem'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
           WAIT_AW_READY |                             0001 |                             0010
WAIT_LAST_W_READY_AW_READY |                             0010 |                             0100
     WAIT_AW_READY_BURST |                             0011 |                             0101
       WAIT_LAST_W_READY |                             0100 |                             0011
            WAIT_B_VALID |                             0101 |                             0001
        WAIT_AMO_R_VALID |                             0110 |                             1001
            WAIT_R_VALID |                             0111 |                             0110
   WAIT_R_VALID_MULTIPLE |                             1000 |                             0111
           COMPLETE_READ |                             1001 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'axi_adapter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   FLUSH |                              000 |                              000
                    IDLE |                              001 |                              001
                    READ |                              010 |                              010
                    MISS |                              011 |                              011
               KILL_MISS |                              100 |                              101
             KILL_ATRANS |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'cva6_icache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                    READ |                              001 |                              001
                MISS_REQ |                              010 |                              010
           KILL_MISS_ACK |                              011 |                              101
              REPLAY_REQ |                              100 |                              110
             REPLAY_READ |                              101 |                              111
               MISS_WAIT |                              110 |                              011
               KILL_MISS |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'wt_dcache_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   FLUSH |                              000 |                              011
                    IDLE |                              001 |                              000
                   DRAIN |                              010 |                              001
                     AMO |                              011 |                              010
                AMO_WAIT |                              100 |                              110
              STORE_WAIT |                              101 |                              100
               LOAD_WAIT |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'wt_dcache_missunit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
           WAIT_AW_READY |                              001 |                             0001
WAIT_LAST_W_READY_AW_READY |                              010 |                             0011
     WAIT_AW_READY_BURST |                              011 |                             0100
       WAIT_LAST_W_READY |                              100 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_q_reg' using encoding 'sequential' in module 'axi_shim'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    BUSY |                               01 |                               01
                    HOLD |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'fpnew_divsqrt_multi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                  DIVIDE |                               01 |                               01
                  FINISH |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'serdiv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              100 |                               00
*
                 iSTATE1 |                              010 |                               01
                 iSTATE0 |                              001 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ptw_lvl_q_reg' using encoding 'one-hot' in module 'ptw'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   WRITE |                               01 |                               10
                 WRITE_B |                               10 |                               11
                    READ |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'axi_lite_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                    0000000000001 |                             0000
                   start |                    0000000000010 |                             0001
                    bit0 |                    0000000000100 |                             0010
                    bit1 |                    0000000001000 |                             0011
                    bit2 |                    0000000010000 |                             0100
                    bit3 |                    0000000100000 |                             0101
                    bit4 |                    0000001000000 |                             0110
                    bit5 |                    0000010000000 |                             0111
                    bit6 |                    0000100000000 |                             1000
                    bit7 |                    0001000000000 |                             1001
                     par |                    0010000000000 |                             1010
                    stop |                    0100000000000 |                             1011
                   stop2 |                    1000000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CState_reg' using encoding 'one-hot' in module 'uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
                   start |                           000010 |                              001
                    data |                           000100 |                              010
                     par |                           001000 |                              011
                    stop |                           010000 |                              100
                   mwait |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CState_reg' using encoding 'one-hot' in module 'uart_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 txstart |                               01 |                               01
                   txrun |                               10 |                               10
                   txend |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'UART_TXPROC.State_reg' using encoding 'sequential' in module 'apb_uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
           WAIT_R_PREADY |                             0001 |                             1010
            SINGLE_RD_64 |                             0010 |                             0010
               SINGLE_RD |                             0011 |                             0001
             BURST_RD_64 |                             0100 |                             0101
                BURST_RD |                             0101 |                             0100
              BURST_RD_1 |                             0110 |                             0011
           WAIT_W_PREADY |                             0111 |                             1011
            SINGLE_WR_64 |                             1000 |                             1001
               SINGLE_WR |                             1001 |                             1000
             BURST_WR_64 |                             1010 |                             0111
                BURST_WR |                             1011 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'axi2apb_64_32'
WARNING: [Synth 8-327] inferring latch for variable 'ip_re_o_reg' [/home/worker/projects/KCU116/cva6/corev_apu/rv_plic/rtl/plic_regmap.sv:325]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          FEEDTHROUGH_AR |                              001 |                               00
         WAIT_CHANNEL_AR |                              010 |                               01
                 SEND_AR |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ar_state_q_reg' using encoding 'one-hot' in module 'axi_riscv_amos'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FEEDTHROUGH_B |                               00 |                               00
         WAIT_COMPLETE_B |                               01 |                               01
          WAIT_CHANNEL_B |                               10 |                               10
                  SEND_B |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'b_state_q_reg' using encoding 'sequential' in module 'axi_riscv_amos'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FEEDTHROUGH_R |                               00 |                               00
             WAIT_DATA_R |                               01 |                               01
          WAIT_CHANNEL_R |                               10 |                               10
                  SEND_R |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_q_reg' using encoding 'sequential' in module 'axi_riscv_amos'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FEEDTHROUGH_W |                              000 |                              000
             WAIT_DATA_W |                              001 |                              001
           WAIT_RESULT_W |                              010 |                              010
          WAIT_CHANNEL_W |                              011 |                              011
                  SEND_W |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_q_reg' using encoding 'sequential' in module 'axi_riscv_amos'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          FEEDTHROUGH_AW |                              001 |                               00
          WAIT_RESULT_AW |                              010 |                               01
                 SEND_AW |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'aw_state_q_reg' using encoding 'one-hot' in module 'axi_riscv_amos'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 AW_IDLE |                              000 |                              000
               W_FORWARD |                              001 |                              001
          W_WAIT_ART_CLR |                              010 |                              011
               B_FORWARD |                              011 |                              101
                  W_DROP |                              100 |                              100
                B_INJECT |                              101 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_q_reg' using encoding 'sequential' in module 'axi_riscv_lrsc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 |                               00
               R_WAIT_AR |                               01 |                               01
                R_WAIT_R |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_q_reg' using encoding 'sequential' in module 'axi_riscv_lrsc'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:52 ; elapsed = 00:02:12 . Memory (MB): peak = 3562.262 ; gain = 1274.922 ; free physical = 1691 ; free virtual = 5905
Synthesis current peak Physical Memory [PSS] (MB): peak = 8808.502; parent = 2660.115; children = 6684.497
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15299.367; parent = 3562.266; children = 11741.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input  164 Bit       Adders := 1     
	   2 Input  163 Bit       Adders := 1     
	   3 Input   77 Bit       Adders := 1     
	   2 Input   76 Bit       Adders := 1     
	   2 Input   65 Bit       Adders := 2     
	   3 Input   65 Bit       Adders := 2     
	   2 Input   64 Bit       Adders := 46    
	   3 Input   64 Bit       Adders := 3     
	   2 Input   63 Bit       Adders := 1     
	   3 Input   59 Bit       Adders := 3     
	   2 Input   54 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 17    
	   2 Input   31 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   5 Input   13 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 2     
	   4 Input   13 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 4     
	   6 Input   12 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   4 Input   12 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   5 Input   10 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 1     
	   4 Input   10 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 3     
	   3 Input    9 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 11    
	   2 Input    8 Bit       Adders := 9     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 38    
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 7     
	   3 Input    5 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 11    
	   4 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 48    
	   3 Input    3 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 170   
	   3 Input    2 Bit       Adders := 64    
	   4 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 61    
	   3 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input     65 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 69    
	   2 Input     32 Bit         XORs := 3     
	   2 Input      8 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 21    
	   5 Input      1 Bit         XORs := 1     
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	              197 Bit    Registers := 1     
	              163 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               99 Bit    Registers := 12    
	               76 Bit    Registers := 1     
	               74 Bit    Registers := 6     
	               73 Bit    Registers := 6     
	               64 Bit    Registers := 498   
	               58 Bit    Registers := 1     
	               57 Bit    Registers := 1     
	               56 Bit    Registers := 15    
	               54 Bit    Registers := 9     
	               53 Bit    Registers := 10    
	               52 Bit    Registers := 2     
	               44 Bit    Registers := 38    
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 54    
	               30 Bit    Registers := 7     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 41    
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 8     
	               11 Bit    Registers := 72    
	               10 Bit    Registers := 39    
	                9 Bit    Registers := 105   
	                8 Bit    Registers := 263   
	                7 Bit    Registers := 12    
	                6 Bit    Registers := 51    
	                5 Bit    Registers := 110   
	                4 Bit    Registers := 296   
	                3 Bit    Registers := 254   
	                2 Bit    Registers := 564   
	                1 Bit    Registers := 1430  
+---Multipliers : 
	              65x65  Multipliers := 1     
	              53x53  Multipliers := 1     
+---RAMs : 
	              16K Bit	(256 X 64 bit)          RAMs := 36    
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input  163 Bit        Muxes := 2     
	   2 Input  129 Bit        Muxes := 2     
	   2 Input  109 Bit        Muxes := 3     
	   2 Input   99 Bit        Muxes := 6     
	   2 Input   76 Bit        Muxes := 2     
	   2 Input   74 Bit        Muxes := 3     
	   2 Input   73 Bit        Muxes := 3     
	   8 Input   65 Bit        Muxes := 3     
	   2 Input   65 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 1679  
	   4 Input   64 Bit        Muxes := 110   
	   3 Input   64 Bit        Muxes := 14    
	  12 Input   64 Bit        Muxes := 4     
	   6 Input   64 Bit        Muxes := 4     
	   5 Input   64 Bit        Muxes := 13    
	  10 Input   64 Bit        Muxes := 1     
	  28 Input   64 Bit        Muxes := 1     
	   7 Input   64 Bit        Muxes := 3     
	  49 Input   64 Bit        Muxes := 3     
	  50 Input   64 Bit        Muxes := 1     
	  42 Input   64 Bit        Muxes := 1     
	   9 Input   64 Bit        Muxes := 1     
	   2 Input   58 Bit        Muxes := 71    
	   4 Input   58 Bit        Muxes := 3     
	   2 Input   57 Bit        Muxes := 18    
	   3 Input   57 Bit        Muxes := 1     
	   4 Input   57 Bit        Muxes := 2     
	  17 Input   57 Bit        Muxes := 1     
	   8 Input   57 Bit        Muxes := 1     
	   2 Input   56 Bit        Muxes := 28    
	   3 Input   56 Bit        Muxes := 1     
	   7 Input   56 Bit        Muxes := 1     
	   4 Input   56 Bit        Muxes := 10    
	   2 Input   55 Bit        Muxes := 1     
	   4 Input   54 Bit        Muxes := 1     
	   2 Input   54 Bit        Muxes := 2     
	   2 Input   53 Bit        Muxes := 34    
	   7 Input   52 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 23    
	   4 Input   52 Bit        Muxes := 7     
	   5 Input   52 Bit        Muxes := 1     
	   3 Input   52 Bit        Muxes := 1     
	   2 Input   51 Bit        Muxes := 3     
	   3 Input   44 Bit        Muxes := 1     
	   2 Input   44 Bit        Muxes := 138   
	   2 Input   41 Bit        Muxes := 4     
	   3 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 81    
	   4 Input   32 Bit        Muxes := 8     
	   5 Input   32 Bit        Muxes := 3     
	   9 Input   32 Bit        Muxes := 3     
	   3 Input   32 Bit        Muxes := 1     
	  12 Input   32 Bit        Muxes := 9     
	  39 Input   32 Bit        Muxes := 1     
	  10 Input   32 Bit        Muxes := 1     
	   7 Input   32 Bit        Muxes := 1     
	  40 Input   31 Bit        Muxes := 1     
	  41 Input   31 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 8     
	   2 Input   30 Bit        Muxes := 62    
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 4     
	   7 Input   23 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 19    
	   4 Input   23 Bit        Muxes := 5     
	   5 Input   23 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 3     
	   2 Input   18 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 34    
	  16 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 21    
	  13 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 3     
	   5 Input   12 Bit        Muxes := 2     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 93    
	   4 Input   11 Bit        Muxes := 7     
	   5 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 135   
	   3 Input   10 Bit        Muxes := 2     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 139   
	   4 Input    9 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 536   
	   3 Input    8 Bit        Muxes := 7     
	   4 Input    8 Bit        Muxes := 17    
	  12 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 4     
	   8 Input    8 Bit        Muxes := 3     
	   9 Input    8 Bit        Muxes := 1     
	  21 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	  19 Input    8 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 46    
	   8 Input    7 Bit        Muxes := 3     
	   7 Input    7 Bit        Muxes := 1     
	   9 Input    7 Bit        Muxes := 2     
	   5 Input    7 Bit        Muxes := 2     
	  19 Input    7 Bit        Muxes := 1     
	  11 Input    7 Bit        Muxes := 1     
	   6 Input    7 Bit        Muxes := 2     
	  17 Input    7 Bit        Muxes := 1     
	  14 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 213   
	   4 Input    6 Bit        Muxes := 3     
	  17 Input    6 Bit        Muxes := 1     
	   8 Input    6 Bit        Muxes := 41    
	   9 Input    6 Bit        Muxes := 37    
	   5 Input    6 Bit        Muxes := 2     
	  10 Input    6 Bit        Muxes := 24    
	  12 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 2     
	  19 Input    6 Bit        Muxes := 1     
	  57 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 148   
	   4 Input    5 Bit        Muxes := 2     
	   8 Input    5 Bit        Muxes := 34    
	   9 Input    5 Bit        Muxes := 33    
	  21 Input    5 Bit        Muxes := 1     
	  18 Input    5 Bit        Muxes := 1     
	  30 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 5     
	   6 Input    5 Bit        Muxes := 3     
	   7 Input    5 Bit        Muxes := 1     
	  14 Input    5 Bit        Muxes := 1     
	  31 Input    5 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1616  
	   5 Input    4 Bit        Muxes := 11    
	   4 Input    4 Bit        Muxes := 16    
	   3 Input    4 Bit        Muxes := 5     
	   7 Input    4 Bit        Muxes := 2     
	  12 Input    4 Bit        Muxes := 2     
	   9 Input    4 Bit        Muxes := 35    
	   8 Input    4 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 2     
	  46 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 757   
	   5 Input    3 Bit        Muxes := 57    
	   7 Input    3 Bit        Muxes := 8     
	  19 Input    3 Bit        Muxes := 5     
	   6 Input    3 Bit        Muxes := 10    
	   3 Input    3 Bit        Muxes := 14    
	   4 Input    3 Bit        Muxes := 12    
	  17 Input    3 Bit        Muxes := 1     
	  12 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 3     
	  34 Input    3 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1075  
	   3 Input    2 Bit        Muxes := 82    
	   4 Input    2 Bit        Muxes := 27    
	   7 Input    2 Bit        Muxes := 10    
	   6 Input    2 Bit        Muxes := 3     
	   8 Input    2 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 8     
	  20 Input    2 Bit        Muxes := 3     
	  34 Input    2 Bit        Muxes := 1     
	  19 Input    2 Bit        Muxes := 1     
	  49 Input    2 Bit        Muxes := 1     
	  40 Input    2 Bit        Muxes := 3     
	  41 Input    2 Bit        Muxes := 3     
	  10 Input    1 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 7492  
	   6 Input    1 Bit        Muxes := 238   
	   3 Input    1 Bit        Muxes := 221   
	   7 Input    1 Bit        Muxes := 84    
	   4 Input    1 Bit        Muxes := 217   
	   5 Input    1 Bit        Muxes := 61    
	  12 Input    1 Bit        Muxes := 55    
	  15 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 18    
	  34 Input    1 Bit        Muxes := 3     
	   9 Input    1 Bit        Muxes := 25    
	  16 Input    1 Bit        Muxes := 1     
	  21 Input    1 Bit        Muxes := 1     
	  14 Input    1 Bit        Muxes := 5     
	  19 Input    1 Bit        Muxes := 5     
	  49 Input    1 Bit        Muxes := 17    
	  57 Input    1 Bit        Muxes := 1     
	  13 Input    1 Bit        Muxes := 1     
	  30 Input    1 Bit        Muxes := 2     
	  39 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1824 (col length:96)
BRAMs: 960 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "i_atop_filter/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_atop_filter/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_slv_port_demux[1].i_axi_err_slv /\i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_slv_port_demux[0].i_axi_err_slv /\i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_slv_port_demux[1].i_axi_demux /\gen_demux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mst_port_mux[9].i_axi_mux /\gen_mux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mst_port_mux[8].i_axi_mux /\gen_mux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mst_port_mux[7].i_axi_mux /\gen_mux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mst_port_mux[6].i_axi_mux /\gen_mux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mst_port_mux[5].i_axi_mux /\gen_mux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mst_port_mux[4].i_axi_mux /\gen_mux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mst_port_mux[3].i_axi_mux /\gen_mux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mst_port_mux[2].i_axi_mux /\gen_mux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mst_port_mux[1].i_axi_mux /\gen_mux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mst_port_mux[0].i_axi_mux /\gen_mux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/write_pointer_q_reg[0] )
RAM ("\gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg ") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("\gen_data_banks[0].i_data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg ") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("\gen_data_banks[0].i_data_sram/gen_cut[2].i_tc_sram_wrapper/i_ram/Mem_DP_reg ") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("\gen_data_banks[0].i_data_sram/gen_cut[3].i_tc_sram_wrapper/i_ram/Mem_DP_reg ") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("\gen_data_banks[0].i_data_sram/gen_cut[4].i_tc_sram_wrapper/i_ram/Mem_DP_reg ") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("\gen_data_banks[0].i_data_sram/gen_cut[5].i_tc_sram_wrapper/i_ram/Mem_DP_reg ") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("\gen_data_banks[0].i_data_sram/gen_cut[6].i_tc_sram_wrapper/i_ram/Mem_DP_reg ") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("\gen_data_banks[0].i_data_sram/gen_cut[7].i_tc_sram_wrapper/i_ram/Mem_DP_reg ") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("\gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg ") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("\gen_data_banks[1].i_data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg ") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("\gen_data_banks[1].i_data_sram/gen_cut[2].i_tc_sram_wrapper/i_ram/Mem_DP_reg ") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("\gen_data_banks[1].i_data_sram/gen_cut[3].i_tc_sram_wrapper/i_ram/Mem_DP_reg ") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("\gen_data_banks[1].i_data_sram/gen_cut[4].i_tc_sram_wrapper/i_ram/Mem_DP_reg ") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("\gen_data_banks[1].i_data_sram/gen_cut[5].i_tc_sram_wrapper/i_ram/Mem_DP_reg ") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("\gen_data_banks[1].i_data_sram/gen_cut[6].i_tc_sram_wrapper/i_ram/Mem_DP_reg ") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("\gen_data_banks[1].i_data_sram/gen_cut[7].i_tc_sram_wrapper/i_ram/Mem_DP_reg ") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("\gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg ") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("\gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg ") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("\gen_tag_srams[2].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg ") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("\gen_tag_srams[3].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg ") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("\gen_tag_srams[4].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg ") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("\gen_tag_srams[5].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg ") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("\gen_tag_srams[6].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg ") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("\gen_tag_srams[7].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg ") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
WARNING: [Synth 8-3917] design wt_dcache__GB1 has port req_ports_o[1][data_rid][0] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache__GB1 has port rd_tag_only_i[1] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache__GB1 has port rd_tag_only_i[0] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache__GB1 has port req_ports_o[0][data_rid][0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[7][user][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[6][user][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[5][user][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[4][user][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[3][user][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[2][user][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[1][user][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[0][user][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[7][user][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[6][user][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[5][user][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[4][user][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[3][user][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[2][user][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[1][user][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[0][user][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[7][user][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[6][user][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[5][user][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[4][user][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[3][user][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[2][user][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[1][user][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[0][user][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[7][user][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[6][user][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[5][user][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[4][user][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[3][user][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[2][user][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[1][user][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[0][user][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[7][user][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[6][user][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[5][user][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[4][user][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[3][user][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[2][user][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[1][user][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[0][user][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[7][user][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[6][user][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[5][user][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[4][user][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[3][user][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[2][user][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[1][user][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[0][user][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[7][user][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[6][user][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[5][user][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[4][user][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[3][user][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[2][user][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[1][user][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[0][user][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[7][user][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[6][user][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[5][user][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[4][user][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[3][user][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[2][user][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[1][user][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[0][user][63] )
RAM ("i_cva6_icache/\gen_sram[0].tag_sram /gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_cva6_icache/\gen_sram[0].data_sram /gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_cva6_icache/\gen_sram[0].data_sram /gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_cva6_icache/\gen_sram[1].tag_sram /gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_cva6_icache/\gen_sram[1].data_sram /gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_cva6_icache/\gen_sram[1].data_sram /gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_cva6_icache/\gen_sram[2].tag_sram /gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_cva6_icache/\gen_sram[2].data_sram /gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_cva6_icache/\gen_sram[2].data_sram /gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_cva6_icache/\gen_sram[3].tag_sram /gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_cva6_icache/\gen_sram[3].data_sram /gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_cva6_icache/\gen_sram[3].data_sram /gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/i_icache_data_fifo/\gen_asic_queue.mem_q_reg[1][paddr][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/i_icache_data_fifo/\gen_asic_queue.mem_q_reg[0][paddr][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/\dcache_rd_shift_user_q_reg[1][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/\dcache_rtrn_type_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/\icache_rd_shift_user_q_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_cva6_icache/\cl_offset_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_cva6_icache/inv_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/\dcache_rd_shift_user_q_reg[0][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/\icache_rd_shift_user_q_reg[0][63] )
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_wr_state_q_reg[1]) is unused and will be removed from module axi_shim.
WARNING: [Synth 8-3917] design issue_stage__GC0 has port issue_instr_o[rs1][5] driven by constant 0
WARNING: [Synth 8-3917] design issue_stage__GC0 has port issue_instr_o[rs2][5] driven by constant 0
WARNING: [Synth 8-3917] design issue_stage__GC0 has port issue_instr_o[rd][5] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][12] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 10 [/home/worker/projects/KCU116/cva6/vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:332]
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: PCIN+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: PCIN+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: PCIN+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: PCIN+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
INFO: [Synth 8-5544] ROM "FP_ENCODINGS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FP_ENCODINGS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FP_ENCODINGS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fmt_shift_compensation" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "int_width" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FP_ENCODINGS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_mask_q_reg[1]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_is_boxed_q_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_is_boxed_q_reg[1][2]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_is_boxed_q_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_is_boxed_q_reg[1][1]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_is_boxed_q_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][DZ]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][0]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_mask_q_reg[1]' (FDCE) to 'gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_is_boxed_q_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][0]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][1]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][1]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][2]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][2]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][3]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][3]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][4]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][4]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][5]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][5]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][6]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][6]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][7]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][7]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][8]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][8]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][9]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][9]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][10]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][10]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][11]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][11]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][12]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][12]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][13]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][13]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][14]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][14]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][15]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][15]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][16]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][16]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][17]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][17]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][18]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][18]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][19]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][19]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][20]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][20]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][21]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][21]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][22]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][22]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][23]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][23]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][24]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][24]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][25]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][25]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][26]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][26]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][27]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][27]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][28]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][28]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][29]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][29]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][30]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][30]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][31]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][31]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][32]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][32]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][33]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][33]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][34]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][34]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][35]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][35]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][36]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][36]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][37]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][37]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][38]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][38]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][39]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][39]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][40]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][40]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][41]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][41]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][42]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][42]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][43]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][43]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][44]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][44]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][45]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][45]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][46]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][46]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][47]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][47]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][48]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][48]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][49]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][49]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][50]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][0]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][1]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][1]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][2]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][2]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][3]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][3]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][4]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][4]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][5]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][5]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][6]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][6]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][7]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][7]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][8]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][8]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][9]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][9]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][10]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][DZ]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][0]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_mask_q_reg[1]' (FDCE) to 'gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_is_boxed_q_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][0]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][1]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][1]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][2]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][2]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][3]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][3]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][4]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][4]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][5]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][5]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][6]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][6]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][7]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][7]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][8]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][8]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][9]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][9]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][10]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][10]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][11]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][11]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][12]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][12]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][13]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][13]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][14]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][14]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][15]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][15]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][16]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][16]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][17]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][17]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][18]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][18]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][19]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][19]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][20]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][20]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][21]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][0]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][1]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][1]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][2]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][2]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][3]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][3]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][4]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][4]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][5]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][5]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][6]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][6]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][7]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_is_boxed_q_reg[1][1]' (FDCE) to 'gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_is_boxed_q_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/i_arbiter/gen_arbiter.gen_int_rr.rr_q_reg[2]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/i_arbiter/gen_arbiter.gen_int_rr.rr_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[2].i_opgroup_block/i_arbiter/gen_arbiter.gen_int_rr.rr_q_reg[2]' (FDCE) to 'gen_operation_groups[2].i_opgroup_block/i_arbiter/gen_arbiter.gen_int_rr.rr_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[3].i_opgroup_block/i_arbiter/gen_arbiter.gen_int_rr.rr_q_reg[2]' (FDCE) to 'gen_operation_groups[3].i_opgroup_block/i_arbiter/gen_arbiter.gen_int_rr.rr_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[3].i_opgroup_block/i_arbiter/gen_arbiter.gen_int_rr.rr_q_reg[1]' (FDCE) to 'gen_operation_groups[3].i_opgroup_block/i_arbiter/gen_arbiter.gen_int_rr.rr_q_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "C_BIAS_AONE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_HALF_BIAS" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "amo_op_d" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "extract_transfer_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "amo_op_d" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "extract_transfer_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extract_transfer_size0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extract_transfer_size0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extract_transfer_size1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extract_transfer_size1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "be_gen" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "be_gen" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/home/worker/projects/KCU116/cva6/core/multiplier.sv:102]
DSP Report: Generating DSP mult_result_d, operation Mode is: A*B.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: Generating DSP mult_result_d, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: Generating DSP mult_result_d, operation Mode is: PCIN+A*B.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: Generating DSP mult_result_d, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: Generating DSP mult_result_d, operation Mode is: A*B.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: Generating DSP mult_result_d, operation Mode is: PCIN+A*B.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: Generating DSP mult_result_d, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: Generating DSP mult_result_d, operation Mode is: PCIN+A*B.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: Generating DSP mult_result_d, operation Mode is: A*B.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: Generating DSP mult_result_d, operation Mode is: PCIN+A*B.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: Generating DSP mult_result_d, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: Generating DSP mult_result_d, operation Mode is: PCIN+A*B.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: Generating DSP mult_result_d, operation Mode is: A*B.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: Generating DSP mult_result_d, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: Generating DSP mult_result_d, operation Mode is: PCIN+A*B.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: Generating DSP mult_result_d, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[47]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[46]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[45]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[44]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[43]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[42]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[41]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[40]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[39]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[38]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[37]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[36]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[35]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[34]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[33]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[32]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[31]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[30]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[29]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[28]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[27]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[26]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[25]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[24]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[23]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[22]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[21]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[20]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[19]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[18]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[17]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[47]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[46]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[45]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[44]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[43]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[42]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[41]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[40]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[39]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[38]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[37]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[36]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[35]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[34]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[33]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[32]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[31]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[30]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[29]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[28]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[27]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[26]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[25]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[24]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[23]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[22]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[21]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[20]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[19]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[18]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[17]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[47]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[46]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[45]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[44]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[43]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[42]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[41]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[40]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[39]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[38]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[37]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[36]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[35]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[34]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[33]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[32]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[31]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[30]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[29]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[28]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[27]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[26]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[47]__2) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[46]__2) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[45]__2) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[44]__2) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[43]__2) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[42]__2) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[41]__2) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[40]__2) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[39]__2) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[38]__2) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[37]__2) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[36]__2) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[35]__2) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[34]__2) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[33]__2) is unused and will be removed from module multiplier.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "p_2_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "illegal_instr_bm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "illegal_instr_non_bm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "illegal_instr_non_bm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "instruction_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_2_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "illegal_instr_bm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "illegal_instr_non_bm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "illegal_instr_non_bm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "instruction_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "medeleg_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scounteren_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mstatus_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcsr_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dpc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stvec_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch0_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch1_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mideleg_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sscratch_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sepc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scause_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stval_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcounteren_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mscratch_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcause_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtval_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcache_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "perf_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "medeleg_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scounteren_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mstatus_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcsr_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dpc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stvec_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch0_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch1_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mideleg_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sscratch_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sepc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scause_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stval_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcounteren_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mscratch_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcause_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtval_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcache_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "perf_we_o" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "resp_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_re_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "resp_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_re_o" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design ariane_peripherals has port spi\.b_user[0] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port spi\.r_user[0] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port gpio\.b_user[0] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port gpio\.r_user[0] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.aw_ready driven by constant 1
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.w_ready driven by constant 1
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.b_resp[1] driven by constant 1
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.b_resp[0] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.b_user[0] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.ar_ready driven by constant 1
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[63] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[62] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[61] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[60] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[59] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[58] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[57] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[56] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[55] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[54] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[53] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[52] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[51] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[50] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[49] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[48] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[47] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[46] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[45] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[44] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[43] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[42] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[41] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[40] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[39] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[38] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[37] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[36] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[35] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[34] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[33] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[32] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[31] driven by constant 1
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[30] driven by constant 1
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[29] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[28] driven by constant 1
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[27] driven by constant 1
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[26] driven by constant 1
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[25] driven by constant 1
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[24] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[23] driven by constant 1
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[22] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[21] driven by constant 1
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[20] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[19] driven by constant 1
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[18] driven by constant 1
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[17] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[16] driven by constant 1
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[15] driven by constant 1
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[14] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[13] driven by constant 1
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[12] driven by constant 1
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[11] driven by constant 1
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[10] driven by constant 1
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[9] driven by constant 1
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[8] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[7] driven by constant 1
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[6] driven by constant 1
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[5] driven by constant 1
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[4] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[3] driven by constant 1
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[2] driven by constant 1
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[1] driven by constant 1
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_data[0] driven by constant 1
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_resp[1] driven by constant 1
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_resp[0] driven by constant 0
WARNING: [Synth 8-3917] design ariane_peripherals has port ethernet\.r_last driven by constant 1
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "state_d" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_fsm.result" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_fsm.result" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:03 ; elapsed = 00:06:16 . Memory (MB): peak = 3562.266 ; gain = 1274.926 ; free physical = 1178 ; free virtual = 5538
Synthesis current peak Physical Memory [PSS] (MB): peak = 9460.105; parent = 2660.115; children = 7455.682
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16514.930; parent = 3562.266; children = 12956.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------+------------------+---------------+----------------+
|Module Name   | RTL Object       | Depth x Width | Implemented As | 
+--------------+------------------+---------------+----------------+
|debug_rom     | mem              | 32x55         | LUT            | 
|fpu_wrap      | fpu_gen.fpu_op_d | 64x4          | LUT            | 
|ariane_xilinx | fpu_gen.fpu_op_d | 64x4          | LUT            | 
+--------------+------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+--------------------------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                           | RTL Object                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|\gen_data_banks[0].i_data_sram        | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_data_banks[0].i_data_sram        | gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_data_banks[0].i_data_sram        | gen_cut[2].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_data_banks[0].i_data_sram        | gen_cut[3].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_data_banks[0].i_data_sram        | gen_cut[4].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_data_banks[0].i_data_sram        | gen_cut[5].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_data_banks[0].i_data_sram        | gen_cut[6].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_data_banks[0].i_data_sram        | gen_cut[7].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_data_banks[1].i_data_sram        | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_data_banks[1].i_data_sram        | gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_data_banks[1].i_data_sram        | gen_cut[2].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_data_banks[1].i_data_sram        | gen_cut[3].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_data_banks[1].i_data_sram        | gen_cut[4].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_data_banks[1].i_data_sram        | gen_cut[5].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_data_banks[1].i_data_sram        | gen_cut[6].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_data_banks[1].i_data_sram        | gen_cut[7].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_tag_srams[0].i_tag_sram          | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_tag_srams[1].i_tag_sram          | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_tag_srams[2].i_tag_sram          | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_tag_srams[3].i_tag_sram          | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_tag_srams[4].i_tag_sram          | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_tag_srams[5].i_tag_sram          | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_tag_srams[6].i_tag_sram          | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_tag_srams[7].i_tag_sram          | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_cva6_icache/\gen_sram[0].tag_sram   | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_cva6_icache/\gen_sram[0].data_sram  | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_cva6_icache/\gen_sram[0].data_sram  | gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_cva6_icache/\gen_sram[1].tag_sram   | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_cva6_icache/\gen_sram[1].data_sram  | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_cva6_icache/\gen_sram[1].data_sram  | gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_cva6_icache/\gen_sram[2].tag_sram   | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_cva6_icache/\gen_sram[2].data_sram  | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_cva6_icache/\gen_sram[2].data_sram  | gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_cva6_icache/\gen_sram[3].tag_sram   | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_cva6_icache/\gen_sram[3].data_sram  | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_cva6_icache/\gen_sram[3].data_sram  | gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
+--------------------------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fpnew_fma   | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | PCIN+A*B       | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | PCIN+A*B       | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | PCIN+A*B       | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 14     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | PCIN+A*B       | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:17 ; elapsed = 00:06:32 . Memory (MB): peak = 3637.102 ; gain = 1349.762 ; free physical = 669 ; free virtual = 5121
Synthesis current peak Physical Memory [PSS] (MB): peak = 9594.719; parent = 2660.115; children = 7455.682
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16593.688; parent = 3637.105; children = 12956.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:08 ; elapsed = 00:09:30 . Memory (MB): peak = 4397.609 ; gain = 2110.270 ; free physical = 394 ; free virtual = 4373
Synthesis current peak Physical Memory [PSS] (MB): peak = 10493.129; parent = 3409.921; children = 7455.682
Synthesis current peak Virtual Memory [VSS] (MB): peak = 17354.195; parent = 4397.613; children = 12956.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                           | RTL Object                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|\gen_data_banks[0].i_data_sram        | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_data_banks[0].i_data_sram        | gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_data_banks[0].i_data_sram        | gen_cut[2].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_data_banks[0].i_data_sram        | gen_cut[3].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_data_banks[0].i_data_sram        | gen_cut[4].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_data_banks[0].i_data_sram        | gen_cut[5].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_data_banks[0].i_data_sram        | gen_cut[6].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_data_banks[0].i_data_sram        | gen_cut[7].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_data_banks[1].i_data_sram        | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_data_banks[1].i_data_sram        | gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_data_banks[1].i_data_sram        | gen_cut[2].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_data_banks[1].i_data_sram        | gen_cut[3].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_data_banks[1].i_data_sram        | gen_cut[4].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_data_banks[1].i_data_sram        | gen_cut[5].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_data_banks[1].i_data_sram        | gen_cut[6].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_data_banks[1].i_data_sram        | gen_cut[7].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_tag_srams[0].i_tag_sram          | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_tag_srams[1].i_tag_sram          | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_tag_srams[2].i_tag_sram          | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_tag_srams[3].i_tag_sram          | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_tag_srams[4].i_tag_sram          | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_tag_srams[5].i_tag_sram          | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_tag_srams[6].i_tag_sram          | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\gen_tag_srams[7].i_tag_sram          | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_cva6_icache/\gen_sram[0].tag_sram   | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_cva6_icache/\gen_sram[0].data_sram  | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_cva6_icache/\gen_sram[0].data_sram  | gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_cva6_icache/\gen_sram[1].tag_sram   | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_cva6_icache/\gen_sram[1].data_sram  | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_cva6_icache/\gen_sram[1].data_sram  | gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_cva6_icache/\gen_sram[2].tag_sram   | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_cva6_icache/\gen_sram[2].data_sram  | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_cva6_icache/\gen_sram[2].data_sram  | gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_cva6_icache/\gen_sram[3].tag_sram   | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_cva6_icache/\gen_sram[3].data_sram  | gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_cva6_icache/\gen_sram[3].data_sram  | gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
+--------------------------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `addr_decode`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `addr_decode' done


INFO: [Synth 8-5816] Retiming module `addr_decode__1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `addr_decode__1' done


INFO: [Synth 8-5816] Retiming module `cvxif_example_coprocessor`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `cvxif_example_coprocessor' done


INFO: [Synth 8-5816] Retiming module `wt_dcache_mem`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `wt_dcache_mem' done


INFO: [Synth 8-5816] Retiming module `wt_cache_subsystem__GC0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `wt_cache_subsystem__GC0' done


RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_11/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[3] along load instance fpu_gen.i_fpnew_bulki_11/i_649 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_11/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[2] along load instance fpu_gen.i_fpnew_bulki_11/i_641 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_11/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[2] along load instance fpu_gen.i_fpnew_bulki_11/i_649 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_11/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_a_norm_DP_reg[0] along load instance fpu_gen.i_fpnew_bulki_11/i_649
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_11/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP_reg[51] along load instance fpu_gen.i_fpnew_bulki_11/i_641
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_11/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP_reg[27] along load instance fpu_gen.i_fpnew_bulki_11/i_641
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_11/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[3] along load instance fpu_gen.i_fpnew_bulki_11/i_649 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_11/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[2] along load instance fpu_gen.i_fpnew_bulki_11/i_641 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_11/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[2] along load instance fpu_gen.i_fpnew_bulki_11/i_649 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_11/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_a_norm_DP_reg[0] along load instance fpu_gen.i_fpnew_bulki_11/i_649
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_11/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP_reg[51] along load instance fpu_gen.i_fpnew_bulki_11/i_641
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_11/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP_reg[27] along load instance fpu_gen.i_fpnew_bulki_11/i_641
INFO: [Synth 8-5816] Retiming module `fpnew_top__GB1`
	Numbers of forward move = 1, and backward move = 48

	Retimed registers names:
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[3]_fret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[11]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[11]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[11]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[12]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[12]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[12]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[13]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[13]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[13]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[14]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[14]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[14]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[15]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[15]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[15]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[16]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[16]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[16]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[17]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[17]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[17]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[18]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[18]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[18]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[19]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[19]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[19]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[20]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[20]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[20]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[21]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[21]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[21]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[22]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[22]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[22]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[23]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[23]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[23]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[24]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[24]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[24]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[25]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[25]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[25]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[26]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[26]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[26]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[27]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[27]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[27]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[28]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[28]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[28]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[29]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[29]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[29]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[30]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[30]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[30]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[31]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[31]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[31]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[32]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[32]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[32]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[33]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[33]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[33]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[34]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[34]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[34]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[35]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[35]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[35]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[36]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[36]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[36]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[37]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[37]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[37]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[38]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[38]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[38]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[39]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[39]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[39]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[40]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[40]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[40]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[41]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[41]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[41]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[42]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[42]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[42]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[43]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[43]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[43]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[44]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[44]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[44]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[45]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[45]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[45]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[46]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[46]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[46]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[47]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[47]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[47]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[48]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[48]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[48]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[49]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[49]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[49]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[50]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[50]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[50]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[51]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[51]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[51]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[52]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[52]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[52]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[53]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[53]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[53]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[54]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[54]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[54]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[55]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[55]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[55]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[56]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[56]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[56]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[0]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[0]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[0]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[0]_bret__2
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[0]_bret__3
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[0]_bret__4_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[0]_bret__4_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[0]_bret__4_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[0]_bret__4_bret__2
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[0]_bret__4_bret__3
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[0]_bret__4_bret__4
 

INFO: [Synth 8-5816] Retiming module `fpnew_top__GB1' done


INFO: [Synth 8-5816] Retiming module `fpu_wrap__GC0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `fpu_wrap__GC0' done


INFO: [Synth 8-5816] Retiming module `pmp`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pmp' done


INFO: [Synth 8-5816] Retiming module `ptw__GC0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ptw__GC0' done


INFO: [Synth 8-5816] Retiming module `pmp__1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pmp__1' done


INFO: [Synth 8-5816] Retiming module `pmp__2`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pmp__2' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx__GCB2`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx__GCB2' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx' done


INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[2].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[3].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[4].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[5].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[6].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[7].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[2].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[3].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[4].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[5].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[6].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[7].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[2].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[3].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[4].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[5].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[6].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_cva6i_4/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_cva6i_4/i_cva6_icache/gen_sram[0].data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_cva6i_4/i_cva6_icache/gen_sram[0].data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_cva6i_4/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_cva6i_4/i_cva6_icache/gen_sram[1].data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_cva6i_4/i_cva6_icache/gen_sram[1].data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_cva6i_4/i_cva6_icache/gen_sram[2].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_cva6i_4/i_cva6_icache/gen_sram[2].data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_cva6i_4/i_cva6_icache/gen_sram[2].data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_cva6i_4/i_cva6_icache/gen_sram[3].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_cva6i_4/i_cva6_icache/gen_sram[3].data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_cva6i_4/i_cva6_icache/gen_sram[3].data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/i_bootrom/addr_q_reg_rep_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/i_bootrom/addr_q_reg_rep_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-5816] Retiming module `axi_xbar__GC0_tempName`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `axi_xbar__GC0_tempName' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx' done


INFO: [Synth 8-5816] Retiming module `fpnew_top__GB0_tempName`
	Numbers of forward move = 30, and backward move = 93

	Retimed registers names:
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][73]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][73]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][73]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][74]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][74]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][74]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][24]_fret_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][36]_fret_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][38]_fret_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][39]_fret_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][46]_fret_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][51]_fret_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][51]_fret_fret_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][60]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][62]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][100]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][100]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][100]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][100]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][100]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][100]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][101]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][101]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][101]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][101]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][101]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][101]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][102]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][102]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][102]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][102]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][102]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][102]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][103]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][103]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][103]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][103]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][103]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][103]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][104]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][104]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][104]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][104]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][104]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][104]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][105]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][105]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][105]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][105]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][105]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][105]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][106]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][106]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][106]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][106]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][106]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][106]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][107]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][107]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][107]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][107]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][107]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][107]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][108]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][108]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][108]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][108]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][108]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][108]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][109]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][109]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][109]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][109]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][109]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][109]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][110]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][110]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][110]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][110]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][110]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][110]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][111]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][111]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][111]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][111]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][111]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][111]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][112]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][112]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][112]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][112]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][112]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][112]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][113]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][113]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][113]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][113]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][113]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][113]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][114]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][114]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][114]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][114]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][114]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][114]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][115]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][115]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][115]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][115]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][115]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][115]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][116]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][116]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][116]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][116]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][116]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][116]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][117]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][117]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][117]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][117]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][117]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][117]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][118]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][118]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][118]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][118]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][118]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][118]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][119]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][119]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][119]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][119]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][119]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][119]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][120]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][120]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][120]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][120]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][120]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][120]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][121]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][121]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][121]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][121]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][121]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][121]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][122]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][122]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][122]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][122]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][122]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][122]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][123]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][123]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][123]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][123]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][123]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][123]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][124]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][124]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][124]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][124]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][124]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][124]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][125]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][125]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][125]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][125]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][125]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][125]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][126]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][126]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][126]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][126]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][126]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][126]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][127]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][127]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][127]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][127]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][127]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][127]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][128]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][128]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][128]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][128]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][128]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][128]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][129]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][129]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][129]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][129]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][129]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][129]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][130]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][130]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][130]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][130]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][130]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][130]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][131]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][131]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][131]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][131]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][131]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][131]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][132]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][132]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][132]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][132]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][132]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][132]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][133]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][133]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][133]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][133]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][133]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][133]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][134]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][134]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][134]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][134]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][134]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][134]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][135]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][135]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][135]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][135]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][135]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][135]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][136]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][136]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][136]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][136]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][136]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][136]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][137]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][137]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][137]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][137]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][137]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][137]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][138]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][138]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][138]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][138]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][138]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][138]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][139]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][139]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][139]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][139]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][139]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][139]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][140]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][140]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][140]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][140]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][140]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][140]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][141]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][141]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][141]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][141]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][141]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][141]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][142]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][142]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][142]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][142]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][142]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][142]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][143]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][143]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][143]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][143]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][143]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][143]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][144]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][144]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][144]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][144]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][144]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][144]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][145]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][145]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][145]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][145]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][145]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][145]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][146]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][146]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][146]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][146]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][146]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][146]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][147]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][147]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][147]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][147]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][147]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][147]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][148]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][148]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][148]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][148]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][148]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][148]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][149]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][149]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][149]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][149]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][149]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][149]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][150]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][150]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][150]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][150]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][150]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][150]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][151]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][151]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][151]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][151]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][151]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][151]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][152]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][152]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][152]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][152]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][152]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][152]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][153]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][153]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][153]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][153]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][153]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][153]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][154]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][154]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][154]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][154]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][154]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][154]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][155]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][155]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][155]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][155]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][155]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][155]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][156]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][156]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][156]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][156]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][156]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][156]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][157]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][157]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][157]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][157]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][157]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][157]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][158]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][158]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][158]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][158]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][158]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][158]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][159]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][159]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][159]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][159]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][159]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][159]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][160]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][160]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][160]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][160]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][160]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][160]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][161]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][161]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][161]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][161]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][161]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][161]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][73]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][73]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][73]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][74]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][74]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][74]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][76]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][76]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][76]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][77]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][77]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][77]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][78]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][78]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][78]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][79]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][79]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][79]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][80]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][80]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][80]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][81]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][81]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][81]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][81]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][82]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][82]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][82]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][82]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][82]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][82]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][83]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][83]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][83]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][83]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][83]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][83]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][84]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][84]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][84]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][84]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][84]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][84]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][85]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][85]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][85]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][85]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][85]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][85]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][86]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][86]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][86]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][86]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][86]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][86]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][87]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][87]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][87]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][87]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][87]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][87]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][88]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][88]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][88]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][88]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][88]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][88]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][89]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][89]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][89]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][89]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][89]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][89]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][90]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][90]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][90]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][90]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][90]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][90]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][91]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][91]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][91]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][91]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][91]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][91]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][92]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][92]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][92]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][92]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][92]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][92]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][93]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][93]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][93]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][93]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][93]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][93]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][94]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][94]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][94]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][94]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][94]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][94]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][95]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][95]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][95]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][95]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][95]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][95]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][96]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][96]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][96]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][96]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][96]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][96]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][97]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][97]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][97]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][97]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][97]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][97]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][98]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][98]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][98]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][98]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][98]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][98]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][99]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][99]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][99]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][99]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][99]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][99]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dest_exp_q_reg[1][11]_fret
 

INFO: [Synth 8-5816] Retiming module `fpnew_top__GB0_tempName' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx' done


INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/worker/projects/KCU116/cva6/core/multiplier.sv:138]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/worker/projects/KCU116/cva6/core/multiplier.sv:138]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/worker/projects/KCU116/cva6/core/multiplier.sv:138]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/worker/projects/KCU116/cva6/core/multiplier.sv:138]
INFO: [Synth 8-5816] Retiming module `ex_stage__GC0_tempName`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ex_stage__GC0_tempName' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx' done


INFO: [Synth 8-5816] Retiming module `cva6__GCB0_tempName`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `cva6__GCB0_tempName' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx' done


INFO: [Synth 8-5816] Retiming module `frontend_tempName`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `frontend_tempName' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx' done


INFO: [Synth 8-5816] Retiming module `ariane_peripherals_tempName`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_peripherals_tempName' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx__GCB1_tempName`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx__GCB1_tempName' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx_GT2_tempName`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx_GT2_tempName' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx_GT0_tempName`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx_GT0_tempName' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx_GT1_tempName`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx_GT1_tempName' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:36 ; elapsed = 00:11:50 . Memory (MB): peak = 4409.535 ; gain = 2122.195 ; free physical = 2930 ; free virtual = 3956
Synthesis current peak Physical Memory [PSS] (MB): peak = 13605.214; parent = 3409.921; children = 10524.389
Synthesis current peak Virtual Memory [VSS] (MB): peak = 20572.348; parent = 4405.621; children = 16166.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[2].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[3].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[4].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[5].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[6].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[7].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[2].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[3].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[4].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[5].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[6].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[7].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[2].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[3].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[4].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[5].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[6].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[0].data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[0].data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[2].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[2].data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[2].data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[3].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[3].data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[3].data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_bootrom/addr_q_reg_rep_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_bootrom/addr_q_reg_rep_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-4649] Removing BlackBox instance \i_ariane/i_cva6/i_frontend/i_btb/i_unread  of module unread having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_ariane/i_cva6/i_frontend/i_bht/i_unread  of module unread__6 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_ariane/i_cva6/i_frontend/i_instr_queue/i_unread_address_fifo  of module unread__1 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_ariane/i_cva6/i_frontend/i_instr_queue/i_unread_branch_mask  of module unread__2 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_ariane/i_cva6/i_frontend/i_instr_queue/i_unread_lzc  of module unread__3 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_ariane/i_cva6/i_frontend/i_instr_queue/i_unread_fifo_pos  of module unread__4 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_ariane/i_cva6/i_frontend/i_instr_queue/i_unread_instr_fifo  of module unread__5 having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:58 ; elapsed = 00:12:14 . Memory (MB): peak = 4409.535 ; gain = 2122.195 ; free physical = 3336 ; free virtual = 4498
Synthesis current peak Physical Memory [PSS] (MB): peak = 13605.214; parent = 3409.921; children = 10524.389
Synthesis current peak Virtual Memory [VSS] (MB): peak = 20572.348; parent = 4405.621; children = 16166.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:59 ; elapsed = 00:12:15 . Memory (MB): peak = 4409.535 ; gain = 2122.195 ; free physical = 3336 ; free virtual = 4498
Synthesis current peak Physical Memory [PSS] (MB): peak = 13605.214; parent = 3409.921; children = 10524.389
Synthesis current peak Virtual Memory [VSS] (MB): peak = 20572.348; parent = 4405.621; children = 16166.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:10:16 ; elapsed = 00:12:33 . Memory (MB): peak = 4409.535 ; gain = 2122.195 ; free physical = 3313 ; free virtual = 4478
Synthesis current peak Physical Memory [PSS] (MB): peak = 13605.214; parent = 3409.921; children = 10524.389
Synthesis current peak Virtual Memory [VSS] (MB): peak = 20572.348; parent = 4405.621; children = 16166.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:10:17 ; elapsed = 00:12:34 . Memory (MB): peak = 4409.535 ; gain = 2122.195 ; free physical = 3313 ; free virtual = 4478
Synthesis current peak Physical Memory [PSS] (MB): peak = 13605.214; parent = 3409.921; children = 10524.389
Synthesis current peak Virtual Memory [VSS] (MB): peak = 20572.348; parent = 4405.621; children = 16166.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:10:21 ; elapsed = 00:12:39 . Memory (MB): peak = 4409.535 ; gain = 2122.195 ; free physical = 3313 ; free virtual = 4479
Synthesis current peak Physical Memory [PSS] (MB): peak = 13605.214; parent = 3409.921; children = 10524.389
Synthesis current peak Virtual Memory [VSS] (MB): peak = 20572.348; parent = 4405.621; children = 16166.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:10:21 ; elapsed = 00:12:40 . Memory (MB): peak = 4409.535 ; gain = 2122.195 ; free physical = 3313 ; free virtual = 4479
Synthesis current peak Physical Memory [PSS] (MB): peak = 13605.214; parent = 3409.921; children = 10524.389
Synthesis current peak Virtual Memory [VSS] (MB): peak = 20572.348; parent = 4405.621; children = 16166.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Retiming Report:
+--------------------+-----+
|Retiming summary:   |     | 
+--------------------+-----+
|Forward Retiming    | 31  | 
|Backward Retiming   | 141 | 
|New registers added | 683 | 
|Registers deleted   | 140 | 
+--------------------+-----+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fpnew_fma   | A*B             | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | PCIN>>17+A*B    | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | A*B             | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | PCIN+A*B        | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | PCIN>>17+A*B    | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | A*B             | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | PCIN+A*B        | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | PCIN+A*B        | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | PCIN>>17+A*B    | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | PCIN+A*B        | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | PCIN>>17+A*B    | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | PCIN+A*B        | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17+A*B)' | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|multiplier  | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | PCIN+A*B        | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | PCIN>>17+A*B    | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN+A*B)'     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|multiplier  | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | PCIN+A*B        | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | PCIN>>17+A*B    | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN+A*B)'     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|multiplier  | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | PCIN>>17+A*B    | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | PCIN+A*B        | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17+A*B)' | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |xlnx_axi_dwidth_converter_256_64 |         1|
|2     |xlnx_axi_clock_converter         |         1|
|3     |xlnx_mig_ddr4                    |         1|
|4     |xlnx_clk_gen                     |         1|
|5     |xlnx_axi_dwidth_converter        |         2|
|6     |xlnx_axi_quad_spi                |         1|
|7     |xlnx_axi_gpio                    |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |xlnx_axi_clock_converter      |     1|
|2     |xlnx_axi_dwidth_converter     |     1|
|3     |xlnx_axi_dwidth_converter_256 |     1|
|4     |xlnx_axi_dwidth_converter     |     1|
|5     |xlnx_axi_gpio                 |     1|
|6     |xlnx_axi_quad_spi             |     1|
|7     |xlnx_clk_gen                  |     1|
|8     |xlnx_mig_ddr4                 |     1|
|9     |BUFG                          |     1|
|10    |CARRY8                        |  1308|
|11    |DSP_ALU                       |    27|
|12    |DSP_A_B_DATA                  |    27|
|13    |DSP_C_DATA                    |    27|
|14    |DSP_MULTIPLIER                |    27|
|15    |DSP_M_DATA                    |    27|
|16    |DSP_OUTPUT                    |    27|
|18    |DSP_PREADD                    |    27|
|19    |DSP_PREADD_DATA               |    27|
|20    |LUT1                          |   574|
|21    |LUT2                          |  6902|
|22    |LUT3                          | 13535|
|23    |LUT4                          |  7717|
|24    |LUT5                          | 11542|
|25    |LUT6                          | 30460|
|26    |MUXF7                         |  2546|
|27    |MUXF8                         |   286|
|28    |RAMB36E2                      |    38|
|31    |FDCE                          | 34940|
|32    |FDPE                          |    53|
|33    |FDRE                          |    15|
|34    |IBUF                          |    12|
|35    |OBUF                          |    13|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:10:22 ; elapsed = 00:12:40 . Memory (MB): peak = 4409.535 ; gain = 2122.195 ; free physical = 3313 ; free virtual = 4479
Synthesis current peak Physical Memory [PSS] (MB): peak = 13605.214; parent = 3409.921; children = 10524.389
Synthesis current peak Virtual Memory [VSS] (MB): peak = 20572.348; parent = 4405.621; children = 16166.730
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 588 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:59 ; elapsed = 00:12:23 . Memory (MB): peak = 4409.535 ; gain = 1804.383 ; free physical = 12378 ; free virtual = 13789
Synthesis Optimization Complete : Time (s): cpu = 00:10:25 ; elapsed = 00:12:46 . Memory (MB): peak = 4409.535 ; gain = 2122.195 ; free physical = 12372 ; free virtual = 13781
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4409.535 ; gain = 0.000 ; free physical = 12258 ; free virtual = 13682
INFO: [Netlist 29-17] Analyzing 4180 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4413.617 ; gain = 0.000 ; free physical = 12160 ; free virtual = 13613
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 27 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 12 instances

Synth Design complete, checksum: eaf48e6d
INFO: [Common 17-83] Releasing license: Synthesis
916 Infos, 438 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:51 ; elapsed = 00:13:13 . Memory (MB): peak = 4413.617 ; gain = 3077.793 ; free physical = 12477 ; free virtual = 13931
INFO: [Common 17-1381] The checkpoint '/home/worker/projects/KCU116/cva6/corev_apu/fpga/ariane.runs/synth_1/ariane_xilinx.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 4485.652 ; gain = 72.035 ; free physical = 12131 ; free virtual = 13918
INFO: [runtcl-4] Executing : report_utilization -file ariane_xilinx_utilization_synth.rpt -pb ariane_xilinx_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun  1 11:05:40 2023...
[Thu Jun  1 11:05:44 2023] synth_1 finished
wait_on_runs: Time (s): cpu = 00:11:24 ; elapsed = 00:13:45 . Memory (MB): peak = 4065.098 ; gain = 0.000 ; free physical = 14958 ; free virtual = 16351
# open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcku5p-ffvb676-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter_256_64/xlnx_axi_dwidth_converter_256_64.gen/sources_1/ip/xlnx_axi_dwidth_converter_256_64/xlnx_axi_dwidth_converter_256_64.dcp' for cell 'i_axi_dwidth_converter_256_64'
INFO: [Project 1-454] Reading design checkpoint '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/xlnx_mig_ddr4.dcp' for cell 'i_ddr'
INFO: [Project 1-454] Reading design checkpoint '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_clock_converter/xlnx_axi_clock_converter.gen/sources_1/ip/xlnx_axi_clock_converter/xlnx_axi_clock_converter.dcp' for cell 'i_xlnx_axi_clock_converter_ddr'
INFO: [Project 1-454] Reading design checkpoint '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.dcp' for cell 'i_xlnx_clk_gen'
INFO: [Project 1-454] Reading design checkpoint '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.gen/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.dcp' for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio'
INFO: [Project 1-454] Reading design checkpoint '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.gen/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio.dcp' for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio'
INFO: [Project 1-454] Reading design checkpoint '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi.dcp' for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4065.098 ; gain = 0.000 ; free physical = 14831 ; free virtual = 16230
INFO: [Netlist 29-17] Analyzing 4741 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. i_xlnx_clk_gen/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_xlnx_clk_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: i_ddr UUID: 95d64970-6efe-555a-a048-dc3a209f704a 
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/bd_0/ip/ip_0/bd_f0c7_microblaze_I_0.xdc] for cell 'i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/bd_0/ip/ip_0/bd_f0c7_microblaze_I_0.xdc] for cell 'i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/bd_0/ip/ip_1/bd_f0c7_rst_0_0_board.xdc] for cell 'i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/bd_0/ip/ip_1/bd_f0c7_rst_0_0_board.xdc] for cell 'i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/bd_0/ip/ip_1/bd_f0c7_rst_0_0.xdc] for cell 'i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/bd_0/ip/ip_1/bd_f0c7_rst_0_0.xdc] for cell 'i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/bd_0/ip/ip_2/bd_f0c7_ilmb_0.xdc] for cell 'i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/bd_0/ip/ip_2/bd_f0c7_ilmb_0.xdc] for cell 'i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/bd_0/ip/ip_3/bd_f0c7_dlmb_0.xdc] for cell 'i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/bd_0/ip/ip_3/bd_f0c7_dlmb_0.xdc] for cell 'i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/bd_0/ip/ip_10/bd_f0c7_iomodule_0_0_board.xdc] for cell 'i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/bd_0/ip/ip_10/bd_f0c7_iomodule_0_0_board.xdc] for cell 'i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/ip_0/xlnx_mig_ddr4_microblaze_mcs_board.xdc] for cell 'i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/ip_0/xlnx_mig_ddr4_microblaze_mcs_board.xdc] for cell 'i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/par/xlnx_mig_ddr4.xdc] for cell 'i_ddr/inst'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/par/xlnx_mig_ddr4.xdc] for cell 'i_ddr/inst'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen_board.xdc] for cell 'i_xlnx_clk_gen/inst'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen_board.xdc] for cell 'i_xlnx_clk_gen/inst'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.xdc] for cell 'i_xlnx_clk_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.xdc:57]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4405.629 ; gain = 340.531 ; free physical = 14272 ; free virtual = 15708
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.xdc] for cell 'i_xlnx_clk_gen/inst'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.gen/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio_board.xdc] for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.gen/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio_board.xdc] for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.gen/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio.xdc] for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.gen/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio.xdc] for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi_board.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi_board.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/constraints/kcu116.xdc]
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/constraints/kcu116.xdc]
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/constraints/ariane.xdc]
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/constraints/ariane.xdc]
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/xlnx_mig_ddr4_board.xdc] for cell 'i_ddr/inst'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/xlnx_mig_ddr4_board.xdc] for cell 'i_ddr/inst'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter_256_64/xlnx_axi_dwidth_converter_256_64.gen/sources_1/ip/xlnx_axi_dwidth_converter_256_64/xlnx_axi_dwidth_converter_256_64_clocks.xdc] for cell 'i_axi_dwidth_converter_256_64/inst'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter_256_64/xlnx_axi_dwidth_converter_256_64.gen/sources_1/ip/xlnx_axi_dwidth_converter_256_64/xlnx_axi_dwidth_converter_256_64_clocks.xdc] for cell 'i_axi_dwidth_converter_256_64/inst'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_clock_converter/xlnx_axi_clock_converter.gen/sources_1/ip/xlnx_axi_clock_converter/xlnx_axi_clock_converter_clocks.xdc] for cell 'i_xlnx_axi_clock_converter_ddr/inst'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_clock_converter/xlnx_axi_clock_converter.gen/sources_1/ip/xlnx_axi_clock_converter/xlnx_axi_clock_converter_clocks.xdc] for cell 'i_xlnx_axi_clock_converter_ddr/inst'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.gen/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter_clocks.xdc] for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.gen/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter_clocks.xdc] for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.gen/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter_clocks.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.gen/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter_clocks.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst'
Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi_clocks.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0'
Finished Parsing XDC File [/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi_clocks.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 53 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'ariane_xilinx'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/sw/calibration_0/Debug/calibration_ddr.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4472.727 ; gain = 0.000 ; free physical = 14332 ; free virtual = 15823
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 282 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 27 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 12 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 4 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 36 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 114 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 35 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 8 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

open_run: Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 4472.727 ; gain = 407.629 ; free physical = 14332 ; free virtual = 15823
# exec mkdir -p reports/
# exec rm -rf reports/*
# check_timing -verbose                                                   -file reports/$project.check_timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
check_timing: Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 5302.516 ; gain = 829.789 ; free physical = 13605 ; free virtual = 15235
# report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports/$project.timing_WORST_100.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 100 -delay_type max -sort_by slack.
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
WARNING: [Timing 38-127] No common period was found between clocks mmcm_clkout0 {rise@0ns fall@1.5003ns period=3.0006ns} and clk_out1_xlnx_clk_gen {rise@0ns fall@10ns period=20ns} in 1000 cycles.
# report_timing -nworst 1 -delay_type max -sort_by group                  -file reports/$project.timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by group.
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
WARNING: [Timing 38-127] No common period was found between clocks mmcm_clkout0 {rise@0ns fall@1.5003ns period=3.0006ns} and clk_out1_xlnx_clk_gen {rise@0ns fall@10ns period=20ns} in 1000 cycles.
# report_utilization -hierarchical                                        -file reports/$project.utilization.rpt
# report_cdc                                                              -file reports/$project.cdc.rpt
INFO: [Timing 38-91] UpdateTimingParams: No interconnect No Cell Dly, Speed grade: -2, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-433] Consider using Xilinx recommended XPM_CDC modules to avoid Critical severities
INFO: [Timing 38-314] The report_cdc command only analyzes and reports clock domain crossing paths where clocks have been defined on both source and destination sides. Ports with no input delay constraint are skipped. Please run check_timing to verify there are no missing clock definitions in your design, nor any unconstrained input port.
# report_clock_interaction                                                -file reports/$project.clock_interaction.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
WARNING: [Timing 38-127] No common period was found between clocks mmcm_clkout0 {rise@0ns fall@1.5003ns period=3.0006ns} and clk_out1_xlnx_clk_gen {rise@0ns fall@10ns period=20ns} in 1000 cycles.
WARNING: [Timing 38-127] No common period was found between clocks clk_out1_xlnx_clk_gen {rise@0ns fall@10ns period=20ns} and mmcm_clkout0 {rise@0ns fall@1.5003ns period=3.0006ns} in 1000 cycles.
report_clock_interaction: Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 5302.516 ; gain = 0.000 ; free physical = 13521 ; free virtual = 15153
# set_property "steps.place_design.args.directive" "RuntimeOptimized" [get_runs impl_1]
# set_property "steps.route_design.args.directive" "RuntimeOptimized" [get_runs impl_1]
# launch_runs impl_1
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.srcs/sources_1/ip/xlnx_mig_ddr4/xlnx_mig_ddr4.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter_256_64/xlnx_axi_dwidth_converter_256_64.srcs/sources_1/ip/xlnx_axi_dwidth_converter_256_64/xlnx_axi_dwidth_converter_256_64.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.srcs/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_clock_converter/xlnx_axi_clock_converter.srcs/sources_1/ip/xlnx_axi_clock_converter/xlnx_axi_clock_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.srcs/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.srcs/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.srcs/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi.xci' is already up-to-date
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.25 . Memory (MB): peak = 5310.520 ; gain = 0.000 ; free physical = 13479 ; free virtual = 15130
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Thu Jun  1 11:07:28 2023] Launched impl_1...
Run output will be captured here: /home/worker/projects/KCU116/cva6/corev_apu/fpga/ariane.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 5350.539 ; gain = 48.023 ; free physical = 13460 ; free virtual = 15128
# wait_on_run impl_1
[Thu Jun  1 11:07:28 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log ariane_xilinx.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ariane_xilinx.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ariane_xilinx.tcl -notrace
Command: open_checkpoint /home/worker/projects/KCU116/cva6/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx.dcp
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-e
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2368.773 ; gain = 0.000 ; free physical = 11574 ; free virtual = 13699
INFO: [Netlist 29-17] Analyzing 4740 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_xlnx_clk_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3440.008 ; gain = 0.000 ; free physical = 10635 ; free virtual = 12793
Restored from archive | CPU: 0.210000 secs | Memory: 2.006363 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3440.008 ; gain = 0.000 ; free physical = 10635 ; free virtual = 12793
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3468.508 ; gain = 0.000 ; free physical = 10615 ; free virtual = 12780
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 282 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 27 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 12 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 4 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 36 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 114 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 35 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 8 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 166d725a4
----- Checksum: PlaceDB: db5ba4a8 ShapeSum: 8b7b80fc RouteDB: 00000000 
open_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 3468.508 ; gain = 2139.617 ; free physical = 10615 ; free virtual = 12780
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku5p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3526.305 ; gain = 54.828 ; free physical = 10604 ; free virtual = 12769

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1d2f6eaf2

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3526.305 ; gain = 0.000 ; free physical = 10592 ; free virtual = 12757

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
INFO: [IP_Flow 19-5647] Added synthesis output to IP cache for IP xlnx_mig_ddr4_phy, cache-ID = d420e2e2a647de7f
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3861.383 ; gain = 0.000 ; free physical = 10296 ; free virtual = 12512
read_xdc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3861.383 ; gain = 0.000 ; free physical = 10292 ; free virtual = 12507
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3915.320 ; gain = 0.000 ; free physical = 10281 ; free virtual = 12476
Phase 1 Generate And Synthesize MIG Cores | Checksum: 20c06b6ba

Time (s): cpu = 00:01:29 ; elapsed = 00:01:26 . Memory (MB): peak = 3915.320 ; gain = 149.062 ; free physical = 10281 ; free virtual = 12476

Phase 2 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3953.008 ; gain = 0.000 ; free physical = 10282 ; free virtual = 12479
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3953.008 ; gain = 0.000 ; free physical = 10282 ; free virtual = 12479
Phase 2 Generate And Synthesize Debug Cores | Checksum: a60c0e21

Time (s): cpu = 00:03:00 ; elapsed = 00:03:04 . Memory (MB): peak = 3953.008 ; gain = 186.750 ; free physical = 10282 ; free virtual = 12479

Phase 3 Retarget
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][3]_i_1 into driver instance i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][3]_i_2, which resulted in an inversion of 57 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][6]_i_1 into driver instance i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][6]_i_2, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_eff_sub_q[1]_i_1 into driver instance i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_eff_sub_q[1]_i_2__0, which resulted in an inversion of 153 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q[1][mantissa][22]_i_1 into driver instance i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q[1][mantissa][22]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Special_case_dly_SBO_i_1 into driver instance i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Ready_SO_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/gen_output_pipeline[0].out_pipe_result_q[1][47]_i_3 into driver instance i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/gen_output_pipeline[0].out_pipe_result_q[1][47]_i_13, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/address_tag_q[43]_i_1 into driver instance i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/address_tag_q[43]_i_2, which resulted in an inversion of 45 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_adapter/i_rr_arb_tree/dcache_first_q_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_adapter/i_rr_arb_tree/read_pointer_q[1]_i_4, which resulted in an inversion of 72 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_adapter/i_rr_arb_tree/dcache_rtrn_inv_q[all]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_adapter/i_rr_arb_tree/gen_spill_reg.b_full_q_i_2__24, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[3].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/vaddr_q[63]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[3].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/vaddr_q[63]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/data_size_q[1]_i_1__0 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___2_i_5__0, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___144_i_6, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/miss_req_masked_q[0]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][size][1]_i_3, which resulted in an inversion of 71 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[miss_port_idx][0]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][55]_i_2, which resulted in an inversion of 72 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][10]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][10]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][11]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][11]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][12]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][12]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][13]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][13]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][14]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][14]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][15]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][15]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][16]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][16]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][17]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][17]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][18]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][18]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][19]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][19]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][20]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][20]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][21]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][21]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][22]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][22]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][23]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][23]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][24]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][24]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][25]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][25]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][26]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][26]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][27]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][27]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][28]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][28]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][29]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][29]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][30]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][30]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][31]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][31]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][32]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][32]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][33]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][33]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][34]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][34]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][35]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][35]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][36]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][36]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][37]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][37]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][38]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][38]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][39]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][39]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][40]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][40]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][41]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][41]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][42]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][42]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][43]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][43]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][44]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][44]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][45]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][45]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][46]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][46]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][47]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][47]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][48]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][48]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][49]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][49]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][4]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][4]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][50]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][50]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][51]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][51]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][52]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][52]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][53]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][53]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][54]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][54]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][5]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][5]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][6]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][6]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][7]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][7]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][8]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][8]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][9]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][9]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][bp][cf][0]_i_1 into driver instance i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/i___21_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/fpu_gen.fpu_dstfmt_q[0]_i_1 into driver instance i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_dst_fmt_q[1][0]_i_2, which resulted in an inversion of 34 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/legal_wrap_len_q_i_1__0 into driver instance i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/legal_wrap_len_q_i_4__0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/legal_wrap_len_q_i_1__0 into driver instance i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/legal_wrap_len_q_i_4__0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/rnw_reg_i_1 into driver instance i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/rnw_reg_i_2, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iIIR[2]_i_1 into driver instance i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iIIR[2]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1000 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_334, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1001 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_338, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1002 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_342, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1003 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_346, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1004 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_350, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1005 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_354, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1006 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_358, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1007 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_362, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1008 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_366, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1009 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_370, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1010 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_374, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1011 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_378, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1012 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_382, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1013 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_386, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1014 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_390, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1015 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_394, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1016 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_398, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1017 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_402, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1018 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_406, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1019 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_410, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1020 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_414, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1021 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_418, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1022 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_422, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1023 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_426, which resulted in an inversion of 6 pins
INFO: [Common 17-14] Message 'Opt 31-1287' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 17 inverter(s) to 35791 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: ccf9d18e

Time (s): cpu = 00:03:12 ; elapsed = 00:03:11 . Memory (MB): peak = 3953.008 ; gain = 186.750 ; free physical = 10409 ; free virtual = 12606
INFO: [Opt 31-389] Phase Retarget created 343 cells and removed 660 cells
INFO: [Opt 31-1021] In phase Retarget, 236 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 18 inverter(s) to 34 load pin(s).
Phase 4 Constant propagation | Checksum: ca467f4f

Time (s): cpu = 00:03:14 ; elapsed = 00:03:13 . Memory (MB): peak = 3953.008 ; gain = 186.750 ; free physical = 10409 ; free virtual = 12606
INFO: [Opt 31-389] Phase Constant propagation created 673 cells and removed 1613 cells
INFO: [Opt 31-1021] In phase Constant propagation, 237 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 12b002192

Time (s): cpu = 00:03:17 ; elapsed = 00:03:16 . Memory (MB): peak = 3953.008 ; gain = 186.750 ; free physical = 10393 ; free virtual = 12590
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 2417 cells
INFO: [Opt 31-1021] In phase Sweep, 2750 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: i_rstgen_main/i_rstgen_bypass/Q[0]_BUFG_inst, Net: i_rstgen_main/i_rstgen_bypass/Q[0]
Phase 6 BUFG optimization | Checksum: e2a61a1a

Time (s): cpu = 00:03:20 ; elapsed = 00:03:18 . Memory (MB): peak = 3977.020 ; gain = 210.762 ; free physical = 10384 ; free virtual = 12581
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 2 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: e2a61a1a

Time (s): cpu = 00:03:20 ; elapsed = 00:03:18 . Memory (MB): peak = 3977.020 ; gain = 210.762 ; free physical = 10384 ; free virtual = 12581
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 166a560c0

Time (s): cpu = 00:03:20 ; elapsed = 00:03:18 . Memory (MB): peak = 3977.020 ; gain = 210.762 ; free physical = 10384 ; free virtual = 12581
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 355 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             343  |             660  |                                            236  |
|  Constant propagation         |             673  |            1613  |                                            237  |
|  Sweep                        |               8  |            2417  |                                           2750  |
|  BUFG optimization            |               2  |               2  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                            355  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3977.020 ; gain = 0.000 ; free physical = 10384 ; free virtual = 12581
Ending Logic Optimization Task | Checksum: 8534f299

Time (s): cpu = 00:03:25 ; elapsed = 00:03:22 . Memory (MB): peak = 3977.020 ; gain = 210.762 ; free physical = 10384 ; free virtual = 12581

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for xiphy_riu_or
INFO: [Power 33-23] Power model is not available for genVref.u_hpio_vref
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 64 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 128
Ending PowerOpt Patch Enables Task | Checksum: 8534f299

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.74 . Memory (MB): peak = 4579.887 ; gain = 0.000 ; free physical = 10198 ; free virtual = 12399
Ending Power Optimization Task | Checksum: 8534f299

Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 4579.887 ; gain = 602.867 ; free physical = 10318 ; free virtual = 12520

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 8534f299

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4579.887 ; gain = 0.000 ; free physical = 10318 ; free virtual = 12520

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4579.887 ; gain = 0.000 ; free physical = 10318 ; free virtual = 12520
Ending Netlist Obfuscation Task | Checksum: 8534f299

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4579.887 ; gain = 0.000 ; free physical = 10318 ; free virtual = 12520
INFO: [Common 17-83] Releasing license: Implementation
156 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:19 ; elapsed = 00:03:47 . Memory (MB): peak = 4579.887 ; gain = 1111.379 ; free physical = 10318 ; free virtual = 12520
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4579.887 ; gain = 0.000 ; free physical = 10175 ; free virtual = 12395
INFO: [Common 17-1381] The checkpoint '/home/worker/projects/KCU116/cva6/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 4582.898 ; gain = 3.012 ; free physical = 10165 ; free virtual = 12400
INFO: [runtcl-4] Executing : report_drc -file ariane_xilinx_drc_opted.rpt -pb ariane_xilinx_drc_opted.pb -rpx ariane_xilinx_drc_opted.rpx
Command: report_drc -file ariane_xilinx_drc_opted.rpt -pb ariane_xilinx_drc_opted.pb -rpx ariane_xilinx_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/worker/projects/KCU116/cva6/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku5p'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4622.918 ; gain = 0.000 ; free physical = 10116 ; free virtual = 12352
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 831d12c5

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4622.918 ; gain = 0.000 ; free physical = 10116 ; free virtual = 12352
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4622.918 ; gain = 0.000 ; free physical = 10116 ; free virtual = 12352

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17e6f6520

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 4834.242 ; gain = 211.324 ; free physical = 9729 ; free virtual = 11970

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b2765f5f

Time (s): cpu = 00:01:05 ; elapsed = 00:00:46 . Memory (MB): peak = 4938.438 ; gain = 315.520 ; free physical = 9464 ; free virtual = 11706

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b2765f5f

Time (s): cpu = 00:01:05 ; elapsed = 00:00:46 . Memory (MB): peak = 4938.438 ; gain = 315.520 ; free physical = 9464 ; free virtual = 11706
Phase 1 Placer Initialization | Checksum: 1b2765f5f

Time (s): cpu = 00:01:05 ; elapsed = 00:00:47 . Memory (MB): peak = 4938.438 ; gain = 315.520 ; free physical = 9464 ; free virtual = 11706

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1871cfc45

Time (s): cpu = 00:02:34 ; elapsed = 00:01:22 . Memory (MB): peak = 4967.031 ; gain = 344.113 ; free physical = 9352 ; free virtual = 11595

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1773bf9fc

Time (s): cpu = 00:02:37 ; elapsed = 00:01:26 . Memory (MB): peak = 4967.031 ; gain = 344.113 ; free physical = 9333 ; free virtual = 11576

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1773bf9fc

Time (s): cpu = 00:02:40 ; elapsed = 00:01:27 . Memory (MB): peak = 5045.410 ; gain = 422.492 ; free physical = 9266 ; free virtual = 11562

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 19f845865

Time (s): cpu = 00:02:50 ; elapsed = 00:01:32 . Memory (MB): peak = 5075.426 ; gain = 452.508 ; free physical = 9191 ; free virtual = 11487

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 19f845865

Time (s): cpu = 00:02:51 ; elapsed = 00:01:33 . Memory (MB): peak = 5075.426 ; gain = 452.508 ; free physical = 9186 ; free virtual = 11482
Phase 2.1.1 Partition Driven Placement | Checksum: 19f845865

Time (s): cpu = 00:02:51 ; elapsed = 00:01:33 . Memory (MB): peak = 5075.426 ; gain = 452.508 ; free physical = 9226 ; free virtual = 11521
Phase 2.1 Floorplanning | Checksum: 19f845865

Time (s): cpu = 00:02:51 ; elapsed = 00:01:33 . Memory (MB): peak = 5075.426 ; gain = 452.508 ; free physical = 9226 ; free virtual = 11521

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19f845865

Time (s): cpu = 00:02:51 ; elapsed = 00:01:33 . Memory (MB): peak = 5075.426 ; gain = 452.508 ; free physical = 9226 ; free virtual = 11521

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1bdb0fab6

Time (s): cpu = 00:02:52 ; elapsed = 00:01:34 . Memory (MB): peak = 5075.426 ; gain = 452.508 ; free physical = 9226 ; free virtual = 11521

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1f7b173e8

Time (s): cpu = 00:06:21 ; elapsed = 00:03:34 . Memory (MB): peak = 5325.816 ; gain = 702.898 ; free physical = 9062 ; free virtual = 11481

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 46 LUTNM shape to break, 3109 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 28, two critical 18, total 46, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1315 nets or LUTs. Breaked 46 LUTs, combined 1269 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 76 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 54 nets.  Re-placed 245 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 54 nets or cells. Created 0 new cell, deleted 1 existing cell and moved 245 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.48 . Memory (MB): peak = 5325.816 ; gain = 0.000 ; free physical = 9026 ; free virtual = 11462
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5325.816 ; gain = 0.000 ; free physical = 9061 ; free virtual = 11480

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           46  |           1269  |                  1315  |           0  |           1  |  00:00:03  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              1  |                    54  |           0  |           1  |  00:00:07  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           46  |           1270  |                  1369  |           0  |          10  |  00:00:11  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1e0351daf

Time (s): cpu = 00:06:43 ; elapsed = 00:03:52 . Memory (MB): peak = 5325.816 ; gain = 702.898 ; free physical = 9011 ; free virtual = 11446
Phase 2.4 Global Placement Core | Checksum: 1e0ca9457

Time (s): cpu = 00:06:56 ; elapsed = 00:03:58 . Memory (MB): peak = 5325.816 ; gain = 702.898 ; free physical = 9005 ; free virtual = 11457
Phase 2 Global Placement | Checksum: 1e0ca9457

Time (s): cpu = 00:06:56 ; elapsed = 00:03:58 . Memory (MB): peak = 5325.816 ; gain = 702.898 ; free physical = 9073 ; free virtual = 11526

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 274b6b560

Time (s): cpu = 00:07:09 ; elapsed = 00:04:03 . Memory (MB): peak = 5329.820 ; gain = 706.902 ; free physical = 9056 ; free virtual = 11501

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c39622df

Time (s): cpu = 00:07:21 ; elapsed = 00:04:10 . Memory (MB): peak = 5329.820 ; gain = 706.902 ; free physical = 9045 ; free virtual = 11496

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 13cb94422

Time (s): cpu = 00:07:54 ; elapsed = 00:04:26 . Memory (MB): peak = 5329.820 ; gain = 706.902 ; free physical = 9006 ; free virtual = 11442

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1d744a72a

Time (s): cpu = 00:07:55 ; elapsed = 00:04:27 . Memory (MB): peak = 5329.820 ; gain = 706.902 ; free physical = 9002 ; free virtual = 11438

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1553a99df

Time (s): cpu = 00:08:04 ; elapsed = 00:04:34 . Memory (MB): peak = 5329.820 ; gain = 706.902 ; free physical = 8943 ; free virtual = 11395
Phase 3.3.3 Slice Area Swap | Checksum: 1553a99df

Time (s): cpu = 00:08:04 ; elapsed = 00:04:35 . Memory (MB): peak = 5329.820 ; gain = 706.902 ; free physical = 8944 ; free virtual = 11384
Phase 3.3 Small Shape DP | Checksum: 115ad0c1f

Time (s): cpu = 00:08:38 ; elapsed = 00:04:46 . Memory (MB): peak = 5329.820 ; gain = 706.902 ; free physical = 8963 ; free virtual = 11417

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 13642879b

Time (s): cpu = 00:08:46 ; elapsed = 00:04:53 . Memory (MB): peak = 5329.820 ; gain = 706.902 ; free physical = 8956 ; free virtual = 11390

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 2041f047f

Time (s): cpu = 00:08:47 ; elapsed = 00:04:54 . Memory (MB): peak = 5329.820 ; gain = 706.902 ; free physical = 8955 ; free virtual = 11390

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 101578f2b

Time (s): cpu = 00:09:53 ; elapsed = 00:05:16 . Memory (MB): peak = 5329.820 ; gain = 706.902 ; free physical = 8929 ; free virtual = 11357
Phase 3 Detail Placement | Checksum: 101578f2b

Time (s): cpu = 00:09:54 ; elapsed = 00:05:16 . Memory (MB): peak = 5329.820 ; gain = 706.902 ; free physical = 8929 ; free virtual = 11357

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e2bf9478

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.439 | TNS=-98.816 |
Phase 1 Physical Synthesis Initialization | Checksum: 10cd20d19

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 5329.820 ; gain = 0.000 ; free physical = 8904 ; free virtual = 11365
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 64205150

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 5329.820 ; gain = 0.000 ; free physical = 8872 ; free virtual = 11352
Phase 4.1.1.1 BUFG Insertion | Checksum: e2bf9478

Time (s): cpu = 00:11:13 ; elapsed = 00:05:54 . Memory (MB): peak = 5329.820 ; gain = 706.902 ; free physical = 8875 ; free virtual = 11338

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.346. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: e97767b7

Time (s): cpu = 00:11:41 ; elapsed = 00:06:22 . Memory (MB): peak = 5329.820 ; gain = 706.902 ; free physical = 8908 ; free virtual = 11339

Time (s): cpu = 00:11:41 ; elapsed = 00:06:22 . Memory (MB): peak = 5329.820 ; gain = 706.902 ; free physical = 8908 ; free virtual = 11339
Phase 4.1 Post Commit Optimization | Checksum: e97767b7

Time (s): cpu = 00:11:42 ; elapsed = 00:06:23 . Memory (MB): peak = 5329.820 ; gain = 706.902 ; free physical = 8908 ; free virtual = 11339
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5407.805 ; gain = 0.000 ; free physical = 8885 ; free virtual = 11327

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 109a22860

Time (s): cpu = 00:12:01 ; elapsed = 00:06:39 . Memory (MB): peak = 5407.805 ; gain = 784.887 ; free physical = 8881 ; free virtual = 11336

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                2x2|                4x4|
|___________|___________________|___________________|___________________|
|      South|                2x2|                2x2|                4x4|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       West|                2x2|                1x1|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 109a22860

Time (s): cpu = 00:12:02 ; elapsed = 00:06:40 . Memory (MB): peak = 5407.805 ; gain = 784.887 ; free physical = 8884 ; free virtual = 11339
Phase 4.3 Placer Reporting | Checksum: 109a22860

Time (s): cpu = 00:12:03 ; elapsed = 00:06:40 . Memory (MB): peak = 5407.805 ; gain = 784.887 ; free physical = 8897 ; free virtual = 11337

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5407.805 ; gain = 0.000 ; free physical = 8897 ; free virtual = 11337

Time (s): cpu = 00:12:03 ; elapsed = 00:06:40 . Memory (MB): peak = 5407.805 ; gain = 784.887 ; free physical = 8897 ; free virtual = 11337
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a0d0f5b7

Time (s): cpu = 00:12:04 ; elapsed = 00:06:41 . Memory (MB): peak = 5407.805 ; gain = 784.887 ; free physical = 8897 ; free virtual = 11337
Ending Placer Task | Checksum: 10eadcc3a

Time (s): cpu = 00:12:05 ; elapsed = 00:06:42 . Memory (MB): peak = 5407.805 ; gain = 784.887 ; free physical = 8894 ; free virtual = 11336
INFO: [Common 17-83] Releasing license: Implementation
201 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:12:13 ; elapsed = 00:06:45 . Memory (MB): peak = 5407.805 ; gain = 784.887 ; free physical = 9157 ; free virtual = 11596
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 5423.812 ; gain = 8.004 ; free physical = 8955 ; free virtual = 11564
report_design_analysis: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8962 ; free virtual = 11558
INFO: [Common 17-1381] The checkpoint '/home/worker/projects/KCU116/cva6/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 5423.812 ; gain = 16.008 ; free physical = 9109 ; free virtual = 11589
INFO: [runtcl-4] Executing : report_io -file ariane_xilinx_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.41 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 9096 ; free virtual = 11583
INFO: [runtcl-4] Executing : report_utilization -file ariane_xilinx_utilization_placed.rpt -pb ariane_xilinx_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ariane_xilinx_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.6 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 9069 ; free virtual = 11572
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku5p'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:58 ; elapsed = 00:00:23 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 9047 ; free virtual = 11549
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 59.97s |  WALL: 23.51s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 9047 ; free virtual = 11549

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.346 | TNS=-88.816 |
Phase 1 Physical Synthesis Initialization | Checksum: 12a8fc7fe

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8919 ; free virtual = 11408
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.346 | TNS=-88.816 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 12a8fc7fe

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8914 ; free virtual = 11401

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.346 | TNS=-88.816 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/sbdata_q_reg[63]_0[27].  Re-placed instance i_dm_top/i_dm_csrs/sbdata_q_reg[27]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/sbdata_q_reg[63]_0[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.346 | TNS=-88.470 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/sbdata_q_reg[63]_0[3].  Re-placed instance i_dm_top/i_dm_csrs/sbdata_q_reg[3]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/sbdata_q_reg[63]_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.345 | TNS=-88.125 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/sbdata_q_reg[63]_0[13].  Re-placed instance i_dm_top/i_dm_csrs/sbdata_q_reg[13]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/sbdata_q_reg[63]_0[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.345 | TNS=-87.780 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/sbdata_q_reg[63]_0[29].  Re-placed instance i_dm_top/i_dm_csrs/sbdata_q_reg[29]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/sbdata_q_reg[63]_0[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.344 | TNS=-87.435 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/data_q_reg[1][31]_0[3].  Re-placed instance i_dm_top/i_dm_csrs/data_q_reg[1][3]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/data_q_reg[1][31]_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.314 | TNS=-87.091 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[3][31]_0[17].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[3][19]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[3][31]_0[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.314 | TNS=-86.777 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf[3]_5[4].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[3][4]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf[3]_5[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.314 | TNS=-86.513 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[5][31]_0[18].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[5][19]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[5][31]_0[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.314 | TNS=-86.208 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[5][31]_0[22].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[5][23]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[5][31]_0[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.312 | TNS=-85.903 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[1][31]_0[0].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[1][0]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[1][31]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.312 | TNS=-85.641 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[1][31]_0[12].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[1][14]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[1][31]_0[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.312 | TNS=-85.379 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[7][31]_0[9].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[7][9]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[7][31]_0[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.305 | TNS=-85.076 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/sbdata_q_reg[63]_0[21].  Re-placed instance i_dm_top/i_dm_csrs/sbdata_q_reg[21]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/sbdata_q_reg[63]_0[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.305 | TNS=-84.772 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/sbdata_q_reg[63]_0[28].  Re-placed instance i_dm_top/i_dm_csrs/sbdata_q_reg[28]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/sbdata_q_reg[63]_0[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.304 | TNS=-84.468 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_mem/rdata_q[36].  Re-placed instance i_dm_top/i_dm_mem/rdata_q_reg[36]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_mem/rdata_q[36]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.302 | TNS=-84.174 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/dmcontrol_q_reg[dmactive]_rep_0.  Re-placed instance i_dm_top/i_dm_csrs/dmcontrol_q_reg[dmactive]_rep
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/dmcontrol_q_reg[dmactive]_rep_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.302 | TNS=-83.872 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf[1]_7[27].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[1][27]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf[1]_7[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.302 | TNS=-83.570 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/Q[41].  Re-placed instance i_dm_top/i_dm_csrs/sbaddr_q_reg[41]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/Q[41]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.300 | TNS=-83.268 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/data_q_reg[0][31]_0[8].  Re-placed instance i_dm_top/i_dm_csrs/data_q_reg[0][8]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/data_q_reg[0][31]_0[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.300 | TNS=-82.969 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[6][31]_0[9].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[6][10]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[6][31]_0[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.299 | TNS=-82.670 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_mem/rdata_q[42].  Re-placed instance i_dm_top/i_dm_mem/rdata_q_reg[42]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_mem/rdata_q[42]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.296 | TNS=-82.371 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf[2]_6[13].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[2][13]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf[2]_6[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.296 | TNS=-82.075 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[2][31]_0[5].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[2][7]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[2][31]_0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.296 | TNS=-81.780 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[6][31]_0[22].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[6][24]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[6][31]_0[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.296 | TNS=-81.484 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[6][31]_0[25].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[6][27]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[6][31]_0[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.294 | TNS=-81.188 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.294 | TNS=-81.188 |
Phase 3 Critical Path Optimization | Checksum: 15ff2ebe3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8910 ; free virtual = 11397

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.294 | TNS=-81.188 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/cmd[cmdtype][0].  Re-placed instance i_dm_top/i_dm_csrs/command_q_reg[cmdtype][0]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/cmd[cmdtype][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.294 | TNS=-80.907 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/cmd[cmdtype][1].  Re-placed instance i_dm_top/i_dm_csrs/command_q_reg[cmdtype][1]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/cmd[cmdtype][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.294 | TNS=-80.626 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/cmd[cmdtype][2].  Re-placed instance i_dm_top/i_dm_csrs/command_q_reg[cmdtype][2]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/cmd[cmdtype][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.294 | TNS=-80.345 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/cmd[cmdtype][3].  Re-placed instance i_dm_top/i_dm_csrs/command_q_reg[cmdtype][3]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/cmd[cmdtype][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.294 | TNS=-80.064 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/cmd[cmdtype][5].  Re-placed instance i_dm_top/i_dm_csrs/command_q_reg[cmdtype][5]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/cmd[cmdtype][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.294 | TNS=-79.770 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/cmd[cmdtype][6].  Re-placed instance i_dm_top/i_dm_csrs/command_q_reg[cmdtype][6]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/cmd[cmdtype][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.294 | TNS=-79.476 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/cmd[cmdtype][7].  Re-placed instance i_dm_top/i_dm_csrs/command_q_reg[cmdtype][7]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/cmd[cmdtype][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.294 | TNS=-79.183 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/cmd[control][22].  Re-placed instance i_dm_top/i_dm_csrs/command_q_reg[control][22]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/cmd[control][22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.293 | TNS=-78.889 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][23]_0[2].  Re-placed instance i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][21]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][23]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.292 | TNS=-78.596 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/sbcs_q_reg[zero0][26]_0[3].  Re-placed instance i_dm_top/i_dm_csrs/sbcs_q_reg[zero0][26]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/sbcs_q_reg[zero0][26]_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.292 | TNS=-78.304 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[6][31]_0[21].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[6][23]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[6][31]_0[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.292 | TNS=-78.012 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[7][31]_0[1].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[7][1]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[7][31]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.292 | TNS=-77.720 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_mem/rdata_q[1].  Re-placed instance i_dm_top/i_dm_mem/rdata_q_reg[1]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_mem/rdata_q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.292 | TNS=-77.428 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_mem/rdata_q[24].  Re-placed instance i_dm_top/i_dm_mem/rdata_q_reg[24]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_mem/rdata_q[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.290 | TNS=-77.136 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[1][31]_0[13].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[1][15]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[1][31]_0[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.290 | TNS=-76.847 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[6][31]_0[0].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[6][1]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[6][31]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.290 | TNS=-76.557 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/Q[9].  Re-placed instance i_dm_top/i_dm_csrs/sbaddr_q_reg[9]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/Q[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.290 | TNS=-76.267 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_mem/rdata_q[12].  Re-placed instance i_dm_top/i_dm_mem/rdata_q_reg[12]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_mem/rdata_q[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.290 | TNS=-75.978 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_mem/rdata_q[33].  Re-placed instance i_dm_top/i_dm_mem/rdata_q_reg[33]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_mem/rdata_q[33]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.289 | TNS=-75.698 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][23]_0[3].  Re-placed instance i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][22]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][23]_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.289 | TNS=-75.409 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.289 | TNS=-75.409 |
Phase 4 Critical Path Optimization | Checksum: 15a15543b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8910 ; free virtual = 11397
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8910 ; free virtual = 11397
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8910 ; free virtual = 11397
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.289 | TNS=-75.409 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.057  |         13.407  |            0  |              0  |                    45  |           0  |           2  |  00:00:06  |
|  Total          |          0.057  |         13.407  |            0  |              0  |                    45  |           0  |           3  |  00:00:06  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8910 ; free virtual = 11397
Ending Physical Synthesis Task | Checksum: 19b079a77

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8910 ; free virtual = 11392
INFO: [Common 17-83] Releasing license: Implementation
354 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:41 ; elapsed = 00:00:47 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 9051 ; free virtual = 11533
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8865 ; free virtual = 11501
INFO: [Common 17-1381] The checkpoint '/home/worker/projects/KCU116/cva6/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 9015 ; free virtual = 11549
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku5p'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 81254554 ConstDB: 0 ShapeSum: c068c57a RouteDB: 2518be76
Nodegraph reading from file.  Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.81 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8882 ; free virtual = 11431
Post Restoration Checksum: NetGraph: 92d6843e NumContArr: 235b9919 Constraints: e272c0d2 Timing: 0
Phase 1 Build RT Design | Checksum: 198a4de29

Time (s): cpu = 00:01:19 ; elapsed = 00:00:28 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8856 ; free virtual = 11393

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 198a4de29

Time (s): cpu = 00:01:20 ; elapsed = 00:00:29 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8833 ; free virtual = 11375

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 198a4de29

Time (s): cpu = 00:01:21 ; elapsed = 00:00:30 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8833 ; free virtual = 11375

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 18b3d9557

Time (s): cpu = 00:01:32 ; elapsed = 00:00:38 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8792 ; free virtual = 11336

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 338be8074

Time (s): cpu = 00:02:13 ; elapsed = 00:00:58 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8727 ; free virtual = 11262
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.268 | TNS=-61.545| WHS=-0.600 | THS=-35.238|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 31c6cb47b

Time (s): cpu = 00:03:46 ; elapsed = 00:01:35 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8682 ; free virtual = 11217
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.268 | TNS=-83.664| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 267907e53

Time (s): cpu = 00:03:46 ; elapsed = 00:01:35 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8682 ; free virtual = 11217

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000943895 %
  Global Horizontal Routing Utilization  = 0.00177374 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 121140
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 88287
  Number of Partially Routed Nets     = 32853
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 26636a025

Time (s): cpu = 00:03:52 ; elapsed = 00:01:38 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8685 ; free virtual = 11219

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 26636a025

Time (s): cpu = 00:03:53 ; elapsed = 00:01:38 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8685 ; free virtual = 11219
Phase 3 Initial Routing | Checksum: 1f1fee578

Time (s): cpu = 00:04:40 ; elapsed = 00:02:01 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8621 ; free virtual = 11156

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_4_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 33648
 Number of Nodes with overlaps = 2582
 Number of Nodes with overlaps = 342
 Number of Nodes with overlaps = 88
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_24_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 7
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_44_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.404 | TNS=-152.208| WHS=-0.632 | THS=-23.296|

Phase 4.1 Global Iteration 0 | Checksum: 349c93a19

Time (s): cpu = 00:13:15 ; elapsed = 00:07:08 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8566 ; free virtual = 11151

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.404 | TNS=-152.208| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 291762509

Time (s): cpu = 00:13:38 ; elapsed = 00:07:23 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8555 ; free virtual = 11140
Phase 4 Rip-up And Reroute | Checksum: 291762509

Time (s): cpu = 00:13:39 ; elapsed = 00:07:24 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8555 ; free virtual = 11140

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 28226b882

Time (s): cpu = 00:14:15 ; elapsed = 00:07:40 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8580 ; free virtual = 11165
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.404 | TNS=-152.208| WHS=-0.050 | THS=-0.200 |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 3276e4f9c

Time (s): cpu = 00:14:41 ; elapsed = 00:07:54 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8569 ; free virtual = 11154
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.404 | TNS=-152.208| WHS=-0.050 | THS=-0.200 |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2b2d45f34

Time (s): cpu = 00:14:45 ; elapsed = 00:07:56 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8550 ; free virtual = 11135

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2b2d45f34

Time (s): cpu = 00:14:45 ; elapsed = 00:07:56 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8550 ; free virtual = 11135
Phase 5 Delay and Skew Optimization | Checksum: 2b2d45f34

Time (s): cpu = 00:14:46 ; elapsed = 00:07:57 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8550 ; free virtual = 11135

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 297147ca3

Time (s): cpu = 00:15:12 ; elapsed = 00:08:09 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8558 ; free virtual = 11144
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.392 | TNS=-145.845| WHS=-0.050 | THS=-0.200 |

Phase 6.1 Hold Fix Iter | Checksum: 1d97c6a69

Time (s): cpu = 00:15:13 ; elapsed = 00:08:11 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8555 ; free virtual = 11141
Phase 6 Post Hold Fix | Checksum: 1f50236b8

Time (s): cpu = 00:15:14 ; elapsed = 00:08:11 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8555 ; free virtual = 11141

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 10.1063 %
  Global Horizontal Routing Utilization  = 10.6516 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 85.9155%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X33Y207 -> INT_X33Y207
South Dir 1x1 Area, Max Cong = 78.673%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 79.8077%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 82.6923%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 23583215c

Time (s): cpu = 00:15:16 ; elapsed = 00:08:12 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8555 ; free virtual = 11141

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 23583215c

Time (s): cpu = 00:15:17 ; elapsed = 00:08:13 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8555 ; free virtual = 11141

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 23583215c

Time (s): cpu = 00:15:29 ; elapsed = 00:08:22 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8543 ; free virtual = 11138

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 236e30a22

Time (s): cpu = 00:15:31 ; elapsed = 00:08:24 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8543 ; free virtual = 11138

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 23493910d

Time (s): cpu = 00:15:59 ; elapsed = 00:08:38 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8497 ; free virtual = 11105
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.392 | TNS=-145.845| WHS=0.011  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 23493910d

Time (s): cpu = 00:16:00 ; elapsed = 00:08:39 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8496 ; free virtual = 11108
Time taken to check if laguna hold fix is required (in secs): 0

Phase 12 Physical Synthesis in Router

Phase 12.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.392 | TNS=-145.769 | WHS=0.011 | THS=0.000 |
Phase 12.1 Physical Synthesis Initialization | Checksum: 23493910d

Time (s): cpu = 00:17:35 ; elapsed = 00:09:17 . Memory (MB): peak = 5508.352 ; gain = 84.539 ; free physical = 8407 ; free virtual = 11013

Phase 12.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.392 | TNS=-145.769 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -0.389. Path group: **async_default**. Processed net: i_dm_top/i_dm_mem/rdata_q[7].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/write_pointer_q.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: i_ddr/inst/div_clk_rst_r1.
INFO: [Physopt 32-952] Improved path group WNS = -0.126. Path group: mmcm_clkout0. Processed net: i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg_n_0_[5].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: mmcm_clkout0. Processed net: i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: mmcm_clkout0. Processed net: i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: mmcm_clkout0. Processed net: i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/b_push.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.389 | TNS=-145.357 | WHS=0.001 | THS=0.000 |
Phase 12.2 Critical Path Optimization | Checksum: 34a3444a8

Time (s): cpu = 00:17:51 ; elapsed = 00:09:24 . Memory (MB): peak = 5508.352 ; gain = 84.539 ; free physical = 8373 ; free virtual = 10984
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5508.352 ; gain = 0.000 ; free physical = 8369 ; free virtual = 10980
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.389 | TNS=-145.357 | WHS=0.001 | THS=0.000 |
Phase 12 Physical Synthesis in Router | Checksum: 34a3444a8

Time (s): cpu = 00:17:53 ; elapsed = 00:09:26 . Memory (MB): peak = 5508.352 ; gain = 84.539 ; free physical = 8369 ; free virtual = 10980
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:17:53 ; elapsed = 00:09:26 . Memory (MB): peak = 5508.352 ; gain = 84.539 ; free physical = 8448 ; free virtual = 11059
INFO: [Common 17-83] Releasing license: Implementation
386 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:18:07 ; elapsed = 00:09:33 . Memory (MB): peak = 5508.352 ; gain = 84.539 ; free physical = 8448 ; free virtual = 11059
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 5514.348 ; gain = 5.996 ; free physical = 8221 ; free virtual = 11012
report_design_analysis: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 5514.348 ; gain = 0.000 ; free physical = 8221 ; free virtual = 11006
INFO: [Common 17-1381] The checkpoint '/home/worker/projects/KCU116/cva6/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 5514.348 ; gain = 5.996 ; free physical = 8327 ; free virtual = 11044
INFO: [runtcl-4] Executing : report_drc -file ariane_xilinx_drc_routed.rpt -pb ariane_xilinx_drc_routed.pb -rpx ariane_xilinx_drc_routed.rpx
Command: report_drc -file ariane_xilinx_drc_routed.rpt -pb ariane_xilinx_drc_routed.pb -rpx ariane_xilinx_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/worker/projects/KCU116/cva6/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 5606.645 ; gain = 92.297 ; free physical = 8353 ; free virtual = 11026
INFO: [runtcl-4] Executing : report_methodology -file ariane_xilinx_methodology_drc_routed.rpt -pb ariane_xilinx_methodology_drc_routed.pb -rpx ariane_xilinx_methodology_drc_routed.rpx
Command: report_methodology -file ariane_xilinx_methodology_drc_routed.rpt -pb ariane_xilinx_methodology_drc_routed.pb -rpx ariane_xilinx_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/worker/projects/KCU116/cva6/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:04 ; elapsed = 00:00:24 . Memory (MB): peak = 5606.645 ; gain = 0.000 ; free physical = 8383 ; free virtual = 11060
INFO: [runtcl-4] Executing : report_power -file ariane_xilinx_power_routed.rpt -pb ariane_xilinx_power_summary_routed.pb -rpx ariane_xilinx_power_routed.rpx
Command: report_power -file ariane_xilinx_power_routed.rpt -pb ariane_xilinx_power_summary_routed.pb -rpx ariane_xilinx_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
399 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:21 ; elapsed = 00:00:43 . Memory (MB): peak = 5654.664 ; gain = 48.020 ; free physical = 8201 ; free virtual = 10953
INFO: [runtcl-4] Executing : report_route_status -file ariane_xilinx_route_status.rpt -pb ariane_xilinx_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file ariane_xilinx_timing_summary_routed.rpt -pb ariane_xilinx_timing_summary_routed.pb -rpx ariane_xilinx_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 5654.664 ; gain = 0.000 ; free physical = 8182 ; free virtual = 10924
INFO: [runtcl-4] Executing : report_incremental_reuse -file ariane_xilinx_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ariane_xilinx_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5654.664 ; gain = 0.000 ; free physical = 8166 ; free virtual = 10891
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ariane_xilinx_bus_skew_routed.rpt -pb ariane_xilinx_bus_skew_routed.pb -rpx ariane_xilinx_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Jun  1 11:32:14 2023...
[Thu Jun  1 11:32:20 2023] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:24:52 . Memory (MB): peak = 5350.539 ; gain = 0.000 ; free physical = 12431 ; free virtual = 15158
# launch_runs impl_1 -to_step write_bitstream
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.srcs/sources_1/ip/xlnx_mig_ddr4/xlnx_mig_ddr4.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter_256_64/xlnx_axi_dwidth_converter_256_64.srcs/sources_1/ip/xlnx_axi_dwidth_converter_256_64/xlnx_axi_dwidth_converter_256_64.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.srcs/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_clock_converter/xlnx_axi_clock_converter.srcs/sources_1/ip/xlnx_axi_clock_converter/xlnx_axi_clock_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.srcs/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.srcs/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.srcs/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi.xci' is already up-to-date
[Thu Jun  1 11:32:27 2023] Launched impl_1...
Run output will be captured here: /home/worker/projects/KCU116/cva6/corev_apu/fpga/ariane.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5350.539 ; gain = 0.000 ; free physical = 12361 ; free virtual = 15091
# wait_on_run impl_1
[Thu Jun  1 11:32:27 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log ariane_xilinx.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ariane_xilinx.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ariane_xilinx.tcl -notrace
Command: open_checkpoint /home/worker/projects/KCU116/cva6/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx.dcp
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-e
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2368.773 ; gain = 0.000 ; free physical = 11574 ; free virtual = 13699
INFO: [Netlist 29-17] Analyzing 4740 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_xlnx_clk_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3440.008 ; gain = 0.000 ; free physical = 10635 ; free virtual = 12793
Restored from archive | CPU: 0.210000 secs | Memory: 2.006363 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3440.008 ; gain = 0.000 ; free physical = 10635 ; free virtual = 12793
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3468.508 ; gain = 0.000 ; free physical = 10615 ; free virtual = 12780
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 282 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 27 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 12 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 4 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 36 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 114 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 35 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 8 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 166d725a4
----- Checksum: PlaceDB: db5ba4a8 ShapeSum: 8b7b80fc RouteDB: 00000000 
open_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 3468.508 ; gain = 2139.617 ; free physical = 10615 ; free virtual = 12780
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku5p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3526.305 ; gain = 54.828 ; free physical = 10604 ; free virtual = 12769

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1d2f6eaf2

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3526.305 ; gain = 0.000 ; free physical = 10592 ; free virtual = 12757

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
INFO: [IP_Flow 19-5647] Added synthesis output to IP cache for IP xlnx_mig_ddr4_phy, cache-ID = d420e2e2a647de7f
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3861.383 ; gain = 0.000 ; free physical = 10296 ; free virtual = 12512
read_xdc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3861.383 ; gain = 0.000 ; free physical = 10292 ; free virtual = 12507
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3915.320 ; gain = 0.000 ; free physical = 10281 ; free virtual = 12476
Phase 1 Generate And Synthesize MIG Cores | Checksum: 20c06b6ba

Time (s): cpu = 00:01:29 ; elapsed = 00:01:26 . Memory (MB): peak = 3915.320 ; gain = 149.062 ; free physical = 10281 ; free virtual = 12476

Phase 2 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3953.008 ; gain = 0.000 ; free physical = 10282 ; free virtual = 12479
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3953.008 ; gain = 0.000 ; free physical = 10282 ; free virtual = 12479
Phase 2 Generate And Synthesize Debug Cores | Checksum: a60c0e21

Time (s): cpu = 00:03:00 ; elapsed = 00:03:04 . Memory (MB): peak = 3953.008 ; gain = 186.750 ; free physical = 10282 ; free virtual = 12479

Phase 3 Retarget
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][3]_i_1 into driver instance i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][3]_i_2, which resulted in an inversion of 57 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][6]_i_1 into driver instance i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][6]_i_2, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_eff_sub_q[1]_i_1 into driver instance i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_eff_sub_q[1]_i_2__0, which resulted in an inversion of 153 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q[1][mantissa][22]_i_1 into driver instance i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q[1][mantissa][22]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Special_case_dly_SBO_i_1 into driver instance i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Ready_SO_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/gen_output_pipeline[0].out_pipe_result_q[1][47]_i_3 into driver instance i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/gen_output_pipeline[0].out_pipe_result_q[1][47]_i_13, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/address_tag_q[43]_i_1 into driver instance i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/address_tag_q[43]_i_2, which resulted in an inversion of 45 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_adapter/i_rr_arb_tree/dcache_first_q_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_adapter/i_rr_arb_tree/read_pointer_q[1]_i_4, which resulted in an inversion of 72 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_adapter/i_rr_arb_tree/dcache_rtrn_inv_q[all]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_adapter/i_rr_arb_tree/gen_spill_reg.b_full_q_i_2__24, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[3].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/vaddr_q[63]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[3].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/vaddr_q[63]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/data_size_q[1]_i_1__0 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___2_i_5__0, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___144_i_6, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/miss_req_masked_q[0]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][size][1]_i_3, which resulted in an inversion of 71 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[miss_port_idx][0]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][55]_i_2, which resulted in an inversion of 72 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][10]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][10]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][11]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][11]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][12]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][12]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][13]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][13]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][14]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][14]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][15]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][15]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][16]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][16]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][17]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][17]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][18]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][18]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][19]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][19]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][20]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][20]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][21]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][21]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][22]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][22]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][23]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][23]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][24]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][24]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][25]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][25]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][26]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][26]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][27]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][27]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][28]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][28]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][29]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][29]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][30]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][30]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][31]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][31]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][32]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][32]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][33]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][33]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][34]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][34]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][35]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][35]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][36]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][36]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][37]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][37]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][38]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][38]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][39]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][39]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][40]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][40]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][41]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][41]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][42]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][42]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][43]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][43]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][44]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][44]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][45]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][45]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][46]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][46]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][47]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][47]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][48]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][48]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][49]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][49]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][4]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][4]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][50]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][50]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][51]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][51]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][52]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][52]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][53]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][53]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][54]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][54]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][5]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][5]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][6]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][6]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][7]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][7]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][8]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][8]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][9]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_asic_queue.mem_q[0][paddr][9]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][bp][cf][0]_i_1 into driver instance i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/i___21_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/fpu_gen.fpu_dstfmt_q[0]_i_1 into driver instance i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_dst_fmt_q[1][0]_i_2, which resulted in an inversion of 34 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/legal_wrap_len_q_i_1__0 into driver instance i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/legal_wrap_len_q_i_4__0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/legal_wrap_len_q_i_1__0 into driver instance i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/legal_wrap_len_q_i_4__0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/rnw_reg_i_1 into driver instance i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/rnw_reg_i_2, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iIIR[2]_i_1 into driver instance i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iIIR[2]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1000 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_334, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1001 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_338, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1002 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_342, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1003 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_346, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1004 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_350, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1005 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_354, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1006 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_358, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1007 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_362, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1008 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_366, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1009 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_370, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1010 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_374, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1011 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_378, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1012 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_382, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1013 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_386, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1014 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_390, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1015 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_394, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1016 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_398, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1017 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_402, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1018 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_406, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1019 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_410, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1020 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_414, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1021 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_418, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1022 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_422, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_1023 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_426, which resulted in an inversion of 6 pins
INFO: [Common 17-14] Message 'Opt 31-1287' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 17 inverter(s) to 35791 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: ccf9d18e

Time (s): cpu = 00:03:12 ; elapsed = 00:03:11 . Memory (MB): peak = 3953.008 ; gain = 186.750 ; free physical = 10409 ; free virtual = 12606
INFO: [Opt 31-389] Phase Retarget created 343 cells and removed 660 cells
INFO: [Opt 31-1021] In phase Retarget, 236 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 18 inverter(s) to 34 load pin(s).
Phase 4 Constant propagation | Checksum: ca467f4f

Time (s): cpu = 00:03:14 ; elapsed = 00:03:13 . Memory (MB): peak = 3953.008 ; gain = 186.750 ; free physical = 10409 ; free virtual = 12606
INFO: [Opt 31-389] Phase Constant propagation created 673 cells and removed 1613 cells
INFO: [Opt 31-1021] In phase Constant propagation, 237 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 12b002192

Time (s): cpu = 00:03:17 ; elapsed = 00:03:16 . Memory (MB): peak = 3953.008 ; gain = 186.750 ; free physical = 10393 ; free virtual = 12590
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 2417 cells
INFO: [Opt 31-1021] In phase Sweep, 2750 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: i_rstgen_main/i_rstgen_bypass/Q[0]_BUFG_inst, Net: i_rstgen_main/i_rstgen_bypass/Q[0]
Phase 6 BUFG optimization | Checksum: e2a61a1a

Time (s): cpu = 00:03:20 ; elapsed = 00:03:18 . Memory (MB): peak = 3977.020 ; gain = 210.762 ; free physical = 10384 ; free virtual = 12581
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 2 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: e2a61a1a

Time (s): cpu = 00:03:20 ; elapsed = 00:03:18 . Memory (MB): peak = 3977.020 ; gain = 210.762 ; free physical = 10384 ; free virtual = 12581
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 166a560c0

Time (s): cpu = 00:03:20 ; elapsed = 00:03:18 . Memory (MB): peak = 3977.020 ; gain = 210.762 ; free physical = 10384 ; free virtual = 12581
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 355 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             343  |             660  |                                            236  |
|  Constant propagation         |             673  |            1613  |                                            237  |
|  Sweep                        |               8  |            2417  |                                           2750  |
|  BUFG optimization            |               2  |               2  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                            355  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3977.020 ; gain = 0.000 ; free physical = 10384 ; free virtual = 12581
Ending Logic Optimization Task | Checksum: 8534f299

Time (s): cpu = 00:03:25 ; elapsed = 00:03:22 . Memory (MB): peak = 3977.020 ; gain = 210.762 ; free physical = 10384 ; free virtual = 12581

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for xiphy_riu_or
INFO: [Power 33-23] Power model is not available for genVref.u_hpio_vref
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 64 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 128
Ending PowerOpt Patch Enables Task | Checksum: 8534f299

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.74 . Memory (MB): peak = 4579.887 ; gain = 0.000 ; free physical = 10198 ; free virtual = 12399
Ending Power Optimization Task | Checksum: 8534f299

Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 4579.887 ; gain = 602.867 ; free physical = 10318 ; free virtual = 12520

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 8534f299

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4579.887 ; gain = 0.000 ; free physical = 10318 ; free virtual = 12520

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4579.887 ; gain = 0.000 ; free physical = 10318 ; free virtual = 12520
Ending Netlist Obfuscation Task | Checksum: 8534f299

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4579.887 ; gain = 0.000 ; free physical = 10318 ; free virtual = 12520
INFO: [Common 17-83] Releasing license: Implementation
156 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:19 ; elapsed = 00:03:47 . Memory (MB): peak = 4579.887 ; gain = 1111.379 ; free physical = 10318 ; free virtual = 12520
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4579.887 ; gain = 0.000 ; free physical = 10175 ; free virtual = 12395
INFO: [Common 17-1381] The checkpoint '/home/worker/projects/KCU116/cva6/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 4582.898 ; gain = 3.012 ; free physical = 10165 ; free virtual = 12400
INFO: [runtcl-4] Executing : report_drc -file ariane_xilinx_drc_opted.rpt -pb ariane_xilinx_drc_opted.pb -rpx ariane_xilinx_drc_opted.rpx
Command: report_drc -file ariane_xilinx_drc_opted.rpt -pb ariane_xilinx_drc_opted.pb -rpx ariane_xilinx_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/worker/projects/KCU116/cva6/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku5p'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4622.918 ; gain = 0.000 ; free physical = 10116 ; free virtual = 12352
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 831d12c5

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4622.918 ; gain = 0.000 ; free physical = 10116 ; free virtual = 12352
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4622.918 ; gain = 0.000 ; free physical = 10116 ; free virtual = 12352

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17e6f6520

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 4834.242 ; gain = 211.324 ; free physical = 9729 ; free virtual = 11970

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b2765f5f

Time (s): cpu = 00:01:05 ; elapsed = 00:00:46 . Memory (MB): peak = 4938.438 ; gain = 315.520 ; free physical = 9464 ; free virtual = 11706

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b2765f5f

Time (s): cpu = 00:01:05 ; elapsed = 00:00:46 . Memory (MB): peak = 4938.438 ; gain = 315.520 ; free physical = 9464 ; free virtual = 11706
Phase 1 Placer Initialization | Checksum: 1b2765f5f

Time (s): cpu = 00:01:05 ; elapsed = 00:00:47 . Memory (MB): peak = 4938.438 ; gain = 315.520 ; free physical = 9464 ; free virtual = 11706

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1871cfc45

Time (s): cpu = 00:02:34 ; elapsed = 00:01:22 . Memory (MB): peak = 4967.031 ; gain = 344.113 ; free physical = 9352 ; free virtual = 11595

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1773bf9fc

Time (s): cpu = 00:02:37 ; elapsed = 00:01:26 . Memory (MB): peak = 4967.031 ; gain = 344.113 ; free physical = 9333 ; free virtual = 11576

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1773bf9fc

Time (s): cpu = 00:02:40 ; elapsed = 00:01:27 . Memory (MB): peak = 5045.410 ; gain = 422.492 ; free physical = 9266 ; free virtual = 11562

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 19f845865

Time (s): cpu = 00:02:50 ; elapsed = 00:01:32 . Memory (MB): peak = 5075.426 ; gain = 452.508 ; free physical = 9191 ; free virtual = 11487

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 19f845865

Time (s): cpu = 00:02:51 ; elapsed = 00:01:33 . Memory (MB): peak = 5075.426 ; gain = 452.508 ; free physical = 9186 ; free virtual = 11482
Phase 2.1.1 Partition Driven Placement | Checksum: 19f845865

Time (s): cpu = 00:02:51 ; elapsed = 00:01:33 . Memory (MB): peak = 5075.426 ; gain = 452.508 ; free physical = 9226 ; free virtual = 11521
Phase 2.1 Floorplanning | Checksum: 19f845865

Time (s): cpu = 00:02:51 ; elapsed = 00:01:33 . Memory (MB): peak = 5075.426 ; gain = 452.508 ; free physical = 9226 ; free virtual = 11521

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19f845865

Time (s): cpu = 00:02:51 ; elapsed = 00:01:33 . Memory (MB): peak = 5075.426 ; gain = 452.508 ; free physical = 9226 ; free virtual = 11521

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1bdb0fab6

Time (s): cpu = 00:02:52 ; elapsed = 00:01:34 . Memory (MB): peak = 5075.426 ; gain = 452.508 ; free physical = 9226 ; free virtual = 11521

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1f7b173e8

Time (s): cpu = 00:06:21 ; elapsed = 00:03:34 . Memory (MB): peak = 5325.816 ; gain = 702.898 ; free physical = 9062 ; free virtual = 11481

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 46 LUTNM shape to break, 3109 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 28, two critical 18, total 46, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1315 nets or LUTs. Breaked 46 LUTs, combined 1269 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 76 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 54 nets.  Re-placed 245 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 54 nets or cells. Created 0 new cell, deleted 1 existing cell and moved 245 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.48 . Memory (MB): peak = 5325.816 ; gain = 0.000 ; free physical = 9026 ; free virtual = 11462
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5325.816 ; gain = 0.000 ; free physical = 9061 ; free virtual = 11480

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           46  |           1269  |                  1315  |           0  |           1  |  00:00:03  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              1  |                    54  |           0  |           1  |  00:00:07  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           46  |           1270  |                  1369  |           0  |          10  |  00:00:11  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1e0351daf

Time (s): cpu = 00:06:43 ; elapsed = 00:03:52 . Memory (MB): peak = 5325.816 ; gain = 702.898 ; free physical = 9011 ; free virtual = 11446
Phase 2.4 Global Placement Core | Checksum: 1e0ca9457

Time (s): cpu = 00:06:56 ; elapsed = 00:03:58 . Memory (MB): peak = 5325.816 ; gain = 702.898 ; free physical = 9005 ; free virtual = 11457
Phase 2 Global Placement | Checksum: 1e0ca9457

Time (s): cpu = 00:06:56 ; elapsed = 00:03:58 . Memory (MB): peak = 5325.816 ; gain = 702.898 ; free physical = 9073 ; free virtual = 11526

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 274b6b560

Time (s): cpu = 00:07:09 ; elapsed = 00:04:03 . Memory (MB): peak = 5329.820 ; gain = 706.902 ; free physical = 9056 ; free virtual = 11501

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c39622df

Time (s): cpu = 00:07:21 ; elapsed = 00:04:10 . Memory (MB): peak = 5329.820 ; gain = 706.902 ; free physical = 9045 ; free virtual = 11496

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 13cb94422

Time (s): cpu = 00:07:54 ; elapsed = 00:04:26 . Memory (MB): peak = 5329.820 ; gain = 706.902 ; free physical = 9006 ; free virtual = 11442

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1d744a72a

Time (s): cpu = 00:07:55 ; elapsed = 00:04:27 . Memory (MB): peak = 5329.820 ; gain = 706.902 ; free physical = 9002 ; free virtual = 11438

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1553a99df

Time (s): cpu = 00:08:04 ; elapsed = 00:04:34 . Memory (MB): peak = 5329.820 ; gain = 706.902 ; free physical = 8943 ; free virtual = 11395
Phase 3.3.3 Slice Area Swap | Checksum: 1553a99df

Time (s): cpu = 00:08:04 ; elapsed = 00:04:35 . Memory (MB): peak = 5329.820 ; gain = 706.902 ; free physical = 8944 ; free virtual = 11384
Phase 3.3 Small Shape DP | Checksum: 115ad0c1f

Time (s): cpu = 00:08:38 ; elapsed = 00:04:46 . Memory (MB): peak = 5329.820 ; gain = 706.902 ; free physical = 8963 ; free virtual = 11417

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 13642879b

Time (s): cpu = 00:08:46 ; elapsed = 00:04:53 . Memory (MB): peak = 5329.820 ; gain = 706.902 ; free physical = 8956 ; free virtual = 11390

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 2041f047f

Time (s): cpu = 00:08:47 ; elapsed = 00:04:54 . Memory (MB): peak = 5329.820 ; gain = 706.902 ; free physical = 8955 ; free virtual = 11390

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 101578f2b

Time (s): cpu = 00:09:53 ; elapsed = 00:05:16 . Memory (MB): peak = 5329.820 ; gain = 706.902 ; free physical = 8929 ; free virtual = 11357
Phase 3 Detail Placement | Checksum: 101578f2b

Time (s): cpu = 00:09:54 ; elapsed = 00:05:16 . Memory (MB): peak = 5329.820 ; gain = 706.902 ; free physical = 8929 ; free virtual = 11357

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e2bf9478

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.439 | TNS=-98.816 |
Phase 1 Physical Synthesis Initialization | Checksum: 10cd20d19

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 5329.820 ; gain = 0.000 ; free physical = 8904 ; free virtual = 11365
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 64205150

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 5329.820 ; gain = 0.000 ; free physical = 8872 ; free virtual = 11352
Phase 4.1.1.1 BUFG Insertion | Checksum: e2bf9478

Time (s): cpu = 00:11:13 ; elapsed = 00:05:54 . Memory (MB): peak = 5329.820 ; gain = 706.902 ; free physical = 8875 ; free virtual = 11338

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.346. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: e97767b7

Time (s): cpu = 00:11:41 ; elapsed = 00:06:22 . Memory (MB): peak = 5329.820 ; gain = 706.902 ; free physical = 8908 ; free virtual = 11339

Time (s): cpu = 00:11:41 ; elapsed = 00:06:22 . Memory (MB): peak = 5329.820 ; gain = 706.902 ; free physical = 8908 ; free virtual = 11339
Phase 4.1 Post Commit Optimization | Checksum: e97767b7

Time (s): cpu = 00:11:42 ; elapsed = 00:06:23 . Memory (MB): peak = 5329.820 ; gain = 706.902 ; free physical = 8908 ; free virtual = 11339
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5407.805 ; gain = 0.000 ; free physical = 8885 ; free virtual = 11327

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 109a22860

Time (s): cpu = 00:12:01 ; elapsed = 00:06:39 . Memory (MB): peak = 5407.805 ; gain = 784.887 ; free physical = 8881 ; free virtual = 11336

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                2x2|                4x4|
|___________|___________________|___________________|___________________|
|      South|                2x2|                2x2|                4x4|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       West|                2x2|                1x1|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 109a22860

Time (s): cpu = 00:12:02 ; elapsed = 00:06:40 . Memory (MB): peak = 5407.805 ; gain = 784.887 ; free physical = 8884 ; free virtual = 11339
Phase 4.3 Placer Reporting | Checksum: 109a22860

Time (s): cpu = 00:12:03 ; elapsed = 00:06:40 . Memory (MB): peak = 5407.805 ; gain = 784.887 ; free physical = 8897 ; free virtual = 11337

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5407.805 ; gain = 0.000 ; free physical = 8897 ; free virtual = 11337

Time (s): cpu = 00:12:03 ; elapsed = 00:06:40 . Memory (MB): peak = 5407.805 ; gain = 784.887 ; free physical = 8897 ; free virtual = 11337
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a0d0f5b7

Time (s): cpu = 00:12:04 ; elapsed = 00:06:41 . Memory (MB): peak = 5407.805 ; gain = 784.887 ; free physical = 8897 ; free virtual = 11337
Ending Placer Task | Checksum: 10eadcc3a

Time (s): cpu = 00:12:05 ; elapsed = 00:06:42 . Memory (MB): peak = 5407.805 ; gain = 784.887 ; free physical = 8894 ; free virtual = 11336
INFO: [Common 17-83] Releasing license: Implementation
201 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:12:13 ; elapsed = 00:06:45 . Memory (MB): peak = 5407.805 ; gain = 784.887 ; free physical = 9157 ; free virtual = 11596
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 5423.812 ; gain = 8.004 ; free physical = 8955 ; free virtual = 11564
report_design_analysis: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8962 ; free virtual = 11558
INFO: [Common 17-1381] The checkpoint '/home/worker/projects/KCU116/cva6/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 5423.812 ; gain = 16.008 ; free physical = 9109 ; free virtual = 11589
INFO: [runtcl-4] Executing : report_io -file ariane_xilinx_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.41 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 9096 ; free virtual = 11583
INFO: [runtcl-4] Executing : report_utilization -file ariane_xilinx_utilization_placed.rpt -pb ariane_xilinx_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ariane_xilinx_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.6 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 9069 ; free virtual = 11572
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku5p'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:58 ; elapsed = 00:00:23 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 9047 ; free virtual = 11549
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 59.97s |  WALL: 23.51s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 9047 ; free virtual = 11549

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.346 | TNS=-88.816 |
Phase 1 Physical Synthesis Initialization | Checksum: 12a8fc7fe

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8919 ; free virtual = 11408
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.346 | TNS=-88.816 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 12a8fc7fe

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8914 ; free virtual = 11401

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.346 | TNS=-88.816 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/sbdata_q_reg[63]_0[27].  Re-placed instance i_dm_top/i_dm_csrs/sbdata_q_reg[27]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/sbdata_q_reg[63]_0[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.346 | TNS=-88.470 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/sbdata_q_reg[63]_0[3].  Re-placed instance i_dm_top/i_dm_csrs/sbdata_q_reg[3]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/sbdata_q_reg[63]_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.345 | TNS=-88.125 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/sbdata_q_reg[63]_0[13].  Re-placed instance i_dm_top/i_dm_csrs/sbdata_q_reg[13]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/sbdata_q_reg[63]_0[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.345 | TNS=-87.780 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/sbdata_q_reg[63]_0[29].  Re-placed instance i_dm_top/i_dm_csrs/sbdata_q_reg[29]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/sbdata_q_reg[63]_0[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.344 | TNS=-87.435 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/data_q_reg[1][31]_0[3].  Re-placed instance i_dm_top/i_dm_csrs/data_q_reg[1][3]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/data_q_reg[1][31]_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.314 | TNS=-87.091 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[3][31]_0[17].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[3][19]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[3][31]_0[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.314 | TNS=-86.777 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf[3]_5[4].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[3][4]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf[3]_5[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.314 | TNS=-86.513 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[5][31]_0[18].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[5][19]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[5][31]_0[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.314 | TNS=-86.208 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[5][31]_0[22].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[5][23]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[5][31]_0[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.312 | TNS=-85.903 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[1][31]_0[0].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[1][0]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[1][31]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.312 | TNS=-85.641 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[1][31]_0[12].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[1][14]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[1][31]_0[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.312 | TNS=-85.379 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[7][31]_0[9].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[7][9]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[7][31]_0[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.305 | TNS=-85.076 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/sbdata_q_reg[63]_0[21].  Re-placed instance i_dm_top/i_dm_csrs/sbdata_q_reg[21]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/sbdata_q_reg[63]_0[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.305 | TNS=-84.772 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/sbdata_q_reg[63]_0[28].  Re-placed instance i_dm_top/i_dm_csrs/sbdata_q_reg[28]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/sbdata_q_reg[63]_0[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.304 | TNS=-84.468 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_mem/rdata_q[36].  Re-placed instance i_dm_top/i_dm_mem/rdata_q_reg[36]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_mem/rdata_q[36]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.302 | TNS=-84.174 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/dmcontrol_q_reg[dmactive]_rep_0.  Re-placed instance i_dm_top/i_dm_csrs/dmcontrol_q_reg[dmactive]_rep
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/dmcontrol_q_reg[dmactive]_rep_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.302 | TNS=-83.872 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf[1]_7[27].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[1][27]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf[1]_7[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.302 | TNS=-83.570 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/Q[41].  Re-placed instance i_dm_top/i_dm_csrs/sbaddr_q_reg[41]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/Q[41]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.300 | TNS=-83.268 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/data_q_reg[0][31]_0[8].  Re-placed instance i_dm_top/i_dm_csrs/data_q_reg[0][8]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/data_q_reg[0][31]_0[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.300 | TNS=-82.969 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[6][31]_0[9].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[6][10]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[6][31]_0[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.299 | TNS=-82.670 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_mem/rdata_q[42].  Re-placed instance i_dm_top/i_dm_mem/rdata_q_reg[42]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_mem/rdata_q[42]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.296 | TNS=-82.371 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf[2]_6[13].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[2][13]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf[2]_6[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.296 | TNS=-82.075 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[2][31]_0[5].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[2][7]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[2][31]_0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.296 | TNS=-81.780 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[6][31]_0[22].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[6][24]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[6][31]_0[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.296 | TNS=-81.484 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[6][31]_0[25].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[6][27]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[6][31]_0[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.294 | TNS=-81.188 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.294 | TNS=-81.188 |
Phase 3 Critical Path Optimization | Checksum: 15ff2ebe3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8910 ; free virtual = 11397

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.294 | TNS=-81.188 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/cmd[cmdtype][0].  Re-placed instance i_dm_top/i_dm_csrs/command_q_reg[cmdtype][0]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/cmd[cmdtype][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.294 | TNS=-80.907 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/cmd[cmdtype][1].  Re-placed instance i_dm_top/i_dm_csrs/command_q_reg[cmdtype][1]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/cmd[cmdtype][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.294 | TNS=-80.626 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/cmd[cmdtype][2].  Re-placed instance i_dm_top/i_dm_csrs/command_q_reg[cmdtype][2]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/cmd[cmdtype][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.294 | TNS=-80.345 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/cmd[cmdtype][3].  Re-placed instance i_dm_top/i_dm_csrs/command_q_reg[cmdtype][3]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/cmd[cmdtype][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.294 | TNS=-80.064 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/cmd[cmdtype][5].  Re-placed instance i_dm_top/i_dm_csrs/command_q_reg[cmdtype][5]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/cmd[cmdtype][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.294 | TNS=-79.770 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/cmd[cmdtype][6].  Re-placed instance i_dm_top/i_dm_csrs/command_q_reg[cmdtype][6]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/cmd[cmdtype][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.294 | TNS=-79.476 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/cmd[cmdtype][7].  Re-placed instance i_dm_top/i_dm_csrs/command_q_reg[cmdtype][7]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/cmd[cmdtype][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.294 | TNS=-79.183 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/cmd[control][22].  Re-placed instance i_dm_top/i_dm_csrs/command_q_reg[control][22]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/cmd[control][22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.293 | TNS=-78.889 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][23]_0[2].  Re-placed instance i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][21]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][23]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.292 | TNS=-78.596 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/sbcs_q_reg[zero0][26]_0[3].  Re-placed instance i_dm_top/i_dm_csrs/sbcs_q_reg[zero0][26]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/sbcs_q_reg[zero0][26]_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.292 | TNS=-78.304 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[6][31]_0[21].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[6][23]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[6][31]_0[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.292 | TNS=-78.012 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[7][31]_0[1].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[7][1]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[7][31]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.292 | TNS=-77.720 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_mem/rdata_q[1].  Re-placed instance i_dm_top/i_dm_mem/rdata_q_reg[1]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_mem/rdata_q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.292 | TNS=-77.428 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_mem/rdata_q[24].  Re-placed instance i_dm_top/i_dm_mem/rdata_q_reg[24]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_mem/rdata_q[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.290 | TNS=-77.136 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[1][31]_0[13].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[1][15]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[1][31]_0[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.290 | TNS=-76.847 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[6][31]_0[0].  Re-placed instance i_dm_top/i_dm_csrs/progbuf_q_reg[6][1]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/progbuf_q_reg[6][31]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.290 | TNS=-76.557 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/Q[9].  Re-placed instance i_dm_top/i_dm_csrs/sbaddr_q_reg[9]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/Q[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.290 | TNS=-76.267 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_mem/rdata_q[12].  Re-placed instance i_dm_top/i_dm_mem/rdata_q_reg[12]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_mem/rdata_q[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.290 | TNS=-75.978 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_mem/rdata_q[33].  Re-placed instance i_dm_top/i_dm_mem/rdata_q_reg[33]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_mem/rdata_q[33]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.289 | TNS=-75.698 |
INFO: [Physopt 32-663] Processed net i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][23]_0[3].  Re-placed instance i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][22]
INFO: [Physopt 32-735] Processed net i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][23]_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.289 | TNS=-75.409 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.289 | TNS=-75.409 |
Phase 4 Critical Path Optimization | Checksum: 15a15543b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8910 ; free virtual = 11397
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8910 ; free virtual = 11397
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8910 ; free virtual = 11397
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.289 | TNS=-75.409 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.057  |         13.407  |            0  |              0  |                    45  |           0  |           2  |  00:00:06  |
|  Total          |          0.057  |         13.407  |            0  |              0  |                    45  |           0  |           3  |  00:00:06  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8910 ; free virtual = 11397
Ending Physical Synthesis Task | Checksum: 19b079a77

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8910 ; free virtual = 11392
INFO: [Common 17-83] Releasing license: Implementation
354 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:41 ; elapsed = 00:00:47 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 9051 ; free virtual = 11533
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8865 ; free virtual = 11501
INFO: [Common 17-1381] The checkpoint '/home/worker/projects/KCU116/cva6/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 9015 ; free virtual = 11549
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku5p'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 81254554 ConstDB: 0 ShapeSum: c068c57a RouteDB: 2518be76
Nodegraph reading from file.  Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.81 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8882 ; free virtual = 11431
Post Restoration Checksum: NetGraph: 92d6843e NumContArr: 235b9919 Constraints: e272c0d2 Timing: 0
Phase 1 Build RT Design | Checksum: 198a4de29

Time (s): cpu = 00:01:19 ; elapsed = 00:00:28 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8856 ; free virtual = 11393

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 198a4de29

Time (s): cpu = 00:01:20 ; elapsed = 00:00:29 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8833 ; free virtual = 11375

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 198a4de29

Time (s): cpu = 00:01:21 ; elapsed = 00:00:30 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8833 ; free virtual = 11375

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 18b3d9557

Time (s): cpu = 00:01:32 ; elapsed = 00:00:38 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8792 ; free virtual = 11336

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 338be8074

Time (s): cpu = 00:02:13 ; elapsed = 00:00:58 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8727 ; free virtual = 11262
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.268 | TNS=-61.545| WHS=-0.600 | THS=-35.238|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 31c6cb47b

Time (s): cpu = 00:03:46 ; elapsed = 00:01:35 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8682 ; free virtual = 11217
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.268 | TNS=-83.664| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 267907e53

Time (s): cpu = 00:03:46 ; elapsed = 00:01:35 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8682 ; free virtual = 11217

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000943895 %
  Global Horizontal Routing Utilization  = 0.00177374 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 121140
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 88287
  Number of Partially Routed Nets     = 32853
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 26636a025

Time (s): cpu = 00:03:52 ; elapsed = 00:01:38 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8685 ; free virtual = 11219

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 26636a025

Time (s): cpu = 00:03:53 ; elapsed = 00:01:38 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8685 ; free virtual = 11219
Phase 3 Initial Routing | Checksum: 1f1fee578

Time (s): cpu = 00:04:40 ; elapsed = 00:02:01 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8621 ; free virtual = 11156

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_4_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 33648
 Number of Nodes with overlaps = 2582
 Number of Nodes with overlaps = 342
 Number of Nodes with overlaps = 88
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_24_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 7
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_44_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.404 | TNS=-152.208| WHS=-0.632 | THS=-23.296|

Phase 4.1 Global Iteration 0 | Checksum: 349c93a19

Time (s): cpu = 00:13:15 ; elapsed = 00:07:08 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8566 ; free virtual = 11151

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.404 | TNS=-152.208| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 291762509

Time (s): cpu = 00:13:38 ; elapsed = 00:07:23 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8555 ; free virtual = 11140
Phase 4 Rip-up And Reroute | Checksum: 291762509

Time (s): cpu = 00:13:39 ; elapsed = 00:07:24 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8555 ; free virtual = 11140

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 28226b882

Time (s): cpu = 00:14:15 ; elapsed = 00:07:40 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8580 ; free virtual = 11165
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.404 | TNS=-152.208| WHS=-0.050 | THS=-0.200 |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 3276e4f9c

Time (s): cpu = 00:14:41 ; elapsed = 00:07:54 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8569 ; free virtual = 11154
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.404 | TNS=-152.208| WHS=-0.050 | THS=-0.200 |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2b2d45f34

Time (s): cpu = 00:14:45 ; elapsed = 00:07:56 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8550 ; free virtual = 11135

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2b2d45f34

Time (s): cpu = 00:14:45 ; elapsed = 00:07:56 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8550 ; free virtual = 11135
Phase 5 Delay and Skew Optimization | Checksum: 2b2d45f34

Time (s): cpu = 00:14:46 ; elapsed = 00:07:57 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8550 ; free virtual = 11135

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 297147ca3

Time (s): cpu = 00:15:12 ; elapsed = 00:08:09 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8558 ; free virtual = 11144
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.392 | TNS=-145.845| WHS=-0.050 | THS=-0.200 |

Phase 6.1 Hold Fix Iter | Checksum: 1d97c6a69

Time (s): cpu = 00:15:13 ; elapsed = 00:08:11 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8555 ; free virtual = 11141
Phase 6 Post Hold Fix | Checksum: 1f50236b8

Time (s): cpu = 00:15:14 ; elapsed = 00:08:11 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8555 ; free virtual = 11141

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 10.1063 %
  Global Horizontal Routing Utilization  = 10.6516 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 85.9155%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X33Y207 -> INT_X33Y207
South Dir 1x1 Area, Max Cong = 78.673%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 79.8077%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 82.6923%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 23583215c

Time (s): cpu = 00:15:16 ; elapsed = 00:08:12 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8555 ; free virtual = 11141

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 23583215c

Time (s): cpu = 00:15:17 ; elapsed = 00:08:13 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8555 ; free virtual = 11141

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 23583215c

Time (s): cpu = 00:15:29 ; elapsed = 00:08:22 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8543 ; free virtual = 11138

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 236e30a22

Time (s): cpu = 00:15:31 ; elapsed = 00:08:24 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8543 ; free virtual = 11138

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 23493910d

Time (s): cpu = 00:15:59 ; elapsed = 00:08:38 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8497 ; free virtual = 11105
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.392 | TNS=-145.845| WHS=0.011  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 23493910d

Time (s): cpu = 00:16:00 ; elapsed = 00:08:39 . Memory (MB): peak = 5423.812 ; gain = 0.000 ; free physical = 8496 ; free virtual = 11108
Time taken to check if laguna hold fix is required (in secs): 0

Phase 12 Physical Synthesis in Router

Phase 12.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.392 | TNS=-145.769 | WHS=0.011 | THS=0.000 |
Phase 12.1 Physical Synthesis Initialization | Checksum: 23493910d

Time (s): cpu = 00:17:35 ; elapsed = 00:09:17 . Memory (MB): peak = 5508.352 ; gain = 84.539 ; free physical = 8407 ; free virtual = 11013

Phase 12.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.392 | TNS=-145.769 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -0.389. Path group: **async_default**. Processed net: i_dm_top/i_dm_mem/rdata_q[7].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/write_pointer_q.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: i_ddr/inst/div_clk_rst_r1.
INFO: [Physopt 32-952] Improved path group WNS = -0.126. Path group: mmcm_clkout0. Processed net: i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg_n_0_[5].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: mmcm_clkout0. Processed net: i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: mmcm_clkout0. Processed net: i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: mmcm_clkout0. Processed net: i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/b_push.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.389 | TNS=-145.357 | WHS=0.001 | THS=0.000 |
Phase 12.2 Critical Path Optimization | Checksum: 34a3444a8

Time (s): cpu = 00:17:51 ; elapsed = 00:09:24 . Memory (MB): peak = 5508.352 ; gain = 84.539 ; free physical = 8373 ; free virtual = 10984
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5508.352 ; gain = 0.000 ; free physical = 8369 ; free virtual = 10980
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.389 | TNS=-145.357 | WHS=0.001 | THS=0.000 |
Phase 12 Physical Synthesis in Router | Checksum: 34a3444a8

Time (s): cpu = 00:17:53 ; elapsed = 00:09:26 . Memory (MB): peak = 5508.352 ; gain = 84.539 ; free physical = 8369 ; free virtual = 10980
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:17:53 ; elapsed = 00:09:26 . Memory (MB): peak = 5508.352 ; gain = 84.539 ; free physical = 8448 ; free virtual = 11059
INFO: [Common 17-83] Releasing license: Implementation
386 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:18:07 ; elapsed = 00:09:33 . Memory (MB): peak = 5508.352 ; gain = 84.539 ; free physical = 8448 ; free virtual = 11059
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 5514.348 ; gain = 5.996 ; free physical = 8221 ; free virtual = 11012
report_design_analysis: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 5514.348 ; gain = 0.000 ; free physical = 8221 ; free virtual = 11006
INFO: [Common 17-1381] The checkpoint '/home/worker/projects/KCU116/cva6/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 5514.348 ; gain = 5.996 ; free physical = 8327 ; free virtual = 11044
INFO: [runtcl-4] Executing : report_drc -file ariane_xilinx_drc_routed.rpt -pb ariane_xilinx_drc_routed.pb -rpx ariane_xilinx_drc_routed.rpx
Command: report_drc -file ariane_xilinx_drc_routed.rpt -pb ariane_xilinx_drc_routed.pb -rpx ariane_xilinx_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/worker/projects/KCU116/cva6/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 5606.645 ; gain = 92.297 ; free physical = 8353 ; free virtual = 11026
INFO: [runtcl-4] Executing : report_methodology -file ariane_xilinx_methodology_drc_routed.rpt -pb ariane_xilinx_methodology_drc_routed.pb -rpx ariane_xilinx_methodology_drc_routed.rpx
Command: report_methodology -file ariane_xilinx_methodology_drc_routed.rpt -pb ariane_xilinx_methodology_drc_routed.pb -rpx ariane_xilinx_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/worker/projects/KCU116/cva6/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:04 ; elapsed = 00:00:24 . Memory (MB): peak = 5606.645 ; gain = 0.000 ; free physical = 8383 ; free virtual = 11060
INFO: [runtcl-4] Executing : report_power -file ariane_xilinx_power_routed.rpt -pb ariane_xilinx_power_summary_routed.pb -rpx ariane_xilinx_power_routed.rpx
Command: report_power -file ariane_xilinx_power_routed.rpt -pb ariane_xilinx_power_summary_routed.pb -rpx ariane_xilinx_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
399 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:21 ; elapsed = 00:00:43 . Memory (MB): peak = 5654.664 ; gain = 48.020 ; free physical = 8201 ; free virtual = 10953
INFO: [runtcl-4] Executing : report_route_status -file ariane_xilinx_route_status.rpt -pb ariane_xilinx_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file ariane_xilinx_timing_summary_routed.rpt -pb ariane_xilinx_timing_summary_routed.pb -rpx ariane_xilinx_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 5654.664 ; gain = 0.000 ; free physical = 8182 ; free virtual = 10924
INFO: [runtcl-4] Executing : report_incremental_reuse -file ariane_xilinx_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ariane_xilinx_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5654.664 ; gain = 0.000 ; free physical = 8166 ; free virtual = 10891
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ariane_xilinx_bus_skew_routed.rpt -pb ariane_xilinx_bus_skew_routed.pb -rpx ariane_xilinx_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Jun  1 11:32:14 2023...

*** Running vivado
    with args -log ariane_xilinx.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ariane_xilinx.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ariane_xilinx.tcl -notrace
Command: open_checkpoint ariane_xilinx_routed.dcp
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-e
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2377.055 ; gain = 0.000 ; free physical = 10876 ; free virtual = 13650
INFO: [Netlist 29-17] Analyzing 4737 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/sys_clk_in' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_xlnx_clk_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3606.273 ; gain = 161.953 ; free physical = 8564 ; free virtual = 12087
Restored from archive | CPU: 12.030000 secs | Memory: 141.503410 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3606.273 ; gain = 161.953 ; free physical = 8564 ; free virtual = 12088
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3618.273 ; gain = 0.000 ; free physical = 8528 ; free virtual = 12053
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 287 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 27 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 12 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 4 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 36 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 114 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 35 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 8 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 22be1c10d
----- Checksum: PlaceDB: e1fbe6fc ShapeSum: c068c57a RouteDB: 897d1497 
open_checkpoint: Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 3618.273 ; gain = 2285.383 ; free physical = 8528 ; free virtual = 12053
WARNING: [Memdata 28-362] Design is having concatenated BRAM controllers(heterogenous memory), this configuration is not supported by Updatemem for current device part. Only the first BRAM controller will be added to .MMI and used by Updatemem to update the bitstream with new data.
INFO: [Memdata 28-167] Found XPM memory block i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force ariane_xilinx.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku5p'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__3 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__3 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__6 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__6 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__0 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__0 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__10 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__10 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__12 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__12 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__14 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__14 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__2 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__2 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__3 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__3 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__5 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__5 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__6 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__6 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__7 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__7 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__9 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__9 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product output i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 output i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 output i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1 output i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4 output i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5 output i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7 output i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product multiplier stage i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 multiplier stage i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 multiplier stage i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1 multiplier stage i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4 multiplier stage i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5 multiplier stage i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7 multiplier stage i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d multiplier stage i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 multiplier stage i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__10 multiplier stage i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 multiplier stage i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 multiplier stage i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__14 multiplier stage i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__2 multiplier stage i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 multiplier stage i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__6 multiplier stage i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 multiplier stage i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[0]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[10]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[11]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[12]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[13]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[14]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[15]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[16]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[1]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[2]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[3]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[4]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[5]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[6]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[7]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[8]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[9]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[0]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[10]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[11]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[12]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[13]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[14]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[15]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[16]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[1]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[2]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[3]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[4]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[5]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[6]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[7]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[8]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[9]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[0]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[10]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[11]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[12]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[13]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[14]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[15]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[16]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[1]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[2]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[3]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[4]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[5]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[6]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[7]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[8]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[9]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[0]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[10]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[11]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[12]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[13]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[14]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[15]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[16]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[1]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[2]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[3]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[4]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[5]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[6]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[7]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[8]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[9]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[0]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[10]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[11]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[12]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[13]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[14]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[15]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[16]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[1]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[2]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[3]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[4]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[5]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[6]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[7]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
INFO: [Common 17-14] Message 'DRC DPOR-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A4*A2)+(A4*(~A2)*(~A1))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A4*A2)+(A4*(~A2)*(~A1))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 236 net(s) have no routable loads. The problem bus(es) and/or net(s) are i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_CE_riu, i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_UE_riu, i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[12], i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[13], i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[14], i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[15], i_ddr/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[0].sync_reg[1], i_ddr/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[0].sync_reg[1], i_ddr/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[0].sync_reg[1], i_ddr/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[0].sync_reg[1], i_ddr/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[1].sync_reg[1], i_ddr/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[1].sync_reg[1], i_ddr/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[1].sync_reg[1], i_ddr/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[1].sync_reg[1], i_ddr/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[2].sync_reg[1]... and (the first 15 of 189 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 195 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ariane_xilinx.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 198 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:27 ; elapsed = 00:00:44 . Memory (MB): peak = 4299.070 ; gain = 680.797 ; free physical = 8317 ; free virtual = 11870
INFO: [Common 17-206] Exiting Vivado at Thu Jun  1 11:34:24 2023...
[Thu Jun  1 11:34:24 2023] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:01:57 . Memory (MB): peak = 5350.539 ; gain = 0.000 ; free physical = 9145 ; free virtual = 12700
# open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5350.539 ; gain = 0.000 ; free physical = 10856 ; free virtual = 14426
INFO: [Netlist 29-17] Analyzing 4737 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/sys_clk_in' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_xlnx_clk_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 5789.367 ; gain = 151.461 ; free physical = 10305 ; free virtual = 13907
Restored from archive | CPU: 11.760000 secs | Memory: 140.332489 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 5789.367 ; gain = 151.461 ; free physical = 10304 ; free virtual = 13907
Generating merged BMM file for the design top 'ariane_xilinx'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/worker/projects/KCU116/cva6/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/sw/calibration_0/Debug/calibration_ddr.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5850.465 ; gain = 0.000 ; free physical = 10332 ; free virtual = 13898
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 287 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 27 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 12 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 4 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 36 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 114 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 35 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 8 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

open_run: Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 5850.465 ; gain = 499.926 ; free physical = 10331 ; free virtual = 13898
# write_verilog -force -mode funcsim work-fpga/${project}_funcsim.v
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5850.465 ; gain = 0.000 ; free physical = 10245 ; free virtual = 13875
# write_verilog -force -mode timesim work-fpga/${project}_timesim.v
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5850.465 ; gain = 0.000 ; free physical = 10149 ; free virtual = 13848
# write_sdf     -force work-fpga/${project}_timesim.sdf
write_sdf: Time (s): cpu = 00:01:27 ; elapsed = 00:00:25 . Memory (MB): peak = 6046.477 ; gain = 196.012 ; free physical = 9680 ; free virtual = 13685
# exec mkdir -p reports/
# exec rm -rf reports/*
# check_timing                                                              -file reports/${project}.check_timing.rpt
check_timing: Time (s): cpu = 00:01:07 ; elapsed = 00:00:26 . Memory (MB): peak = 6188.176 ; gain = 141.699 ; free physical = 9579 ; free virtual = 13577
# report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack   -file reports/${project}.timing_WORST_100.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 100 -delay_type max -sort_by slack.
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
WARNING: [Timing 38-127] No common period was found between clocks mmcm_clkout0 {rise@0ns fall@1.5003ns period=3.0006ns} and clk_out1_xlnx_clk_gen {rise@0ns fall@10ns period=20ns} in 1000 cycles.
# report_timing -nworst 1 -delay_type max -sort_by group                    -file reports/${project}.timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by group.
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
WARNING: [Timing 38-127] No common period was found between clocks mmcm_clkout0 {rise@0ns fall@1.5003ns period=3.0006ns} and clk_out1_xlnx_clk_gen {rise@0ns fall@10ns period=20ns} in 1000 cycles.
# report_utilization -hierarchical                                          -file reports/${project}.utilization.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Jun  1 11:36:20 2023...
cp ariane.runs/impl_1/ariane_xilinx* ./work-fpga
vivado -nojournal -mode batch -source scripts/prologue.tcl -source scripts/write_cfgmem.tcl -tclargs work-fpga/ariane_xilinx.mcs work-fpga/ariane_xilinx.bit

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source scripts/prologue.tcl
# set project ariane
# create_project $project . -force -part $::env(XILINX_PART)
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1332.852 ; gain = 0.023 ; free physical = 14167 ; free virtual = 18078
# set_property board_part $::env(XILINX_BOARD) [current_project]
# set_param general.maxThreads 8
# set_msg_config -id {[Synth 8-5858]} -new_severity "info"
# set_msg_config -id {[Synth 8-4480]} -limit 1000
source scripts/write_cfgmem.tcl
# if {$argc < 2 || $argc > 4} {
#     puts $argc
#     puts {Error: Invalid number of arguments}
#     puts {Usage: write_cfgmem.tcl mcsfile bitfile [datafile]}
#     exit 1
# }
# lassign $argv mcsfile bitfile
# if {$::env(BOARD) eq "genesys2"} {
#     write_cfgmem -format mcs -interface SPIx4 -size 256  -loadbit "up 0x0 $bitfile" -file $mcsfile -force
# } elseif {$::env(BOARD) eq "vc707"} {
#     write_cfgmem -format mcs -interface bpix16 -size 128 -loadbit "up 0x0 $bitfile" -file $mcsfile -force
# } elseif {$::env(BOARD) eq "kc705"} {
#     write_cfgmem -format mcs -interface SPIx4 -size 128  -loadbit "up 0x0 $bitfile" -file $mcsfile -force
# } else {
#       exit 1
# }
INFO: [Common 17-206] Exiting Vivado at Thu Jun  1 11:36:35 2023...
make[1]: Leaving directory '/home/worker/projects/KCU116/cva6/corev_apu/fpga'
