ISim log file
Running: D:\GitHub\VHDL_Modules\Book_examples\Binary_Counter\binary_counter_tbench_isim_map.exe -intstyle ise -gui -sdfmax /uut/=netgen/map/binary_counter_map.sdf -sdfroot /uut -tclbatch isim.cmd -wdb D:/GitHub/VHDL_Modules/Book_examples/Binary_Counter/binary_counter_tbench_isim_map.wdb 
ISim P.28xd (signature 0xa0883be4)
This is a Full version of ISim.
INFO: SDF backannotation was successful with SDF file netgen/map/binary_counter_map.sdf, for root module /uut/.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 100ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.28xd (signature 0xa0883be4)
This is a Full version of ISim.
INFO: SDF backannotation was successful with SDF file netgen/map/binary_counter_map.sdf, for root module /uut/.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.28xd (signature 0xa0883be4)
This is a Full version of ISim.
INFO: SDF backannotation was successful with SDF file netgen/map/binary_counter_map.sdf, for root module /uut/.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
