

================================================================
== Vitis HLS Report for 'axi_interfaces'
================================================================
* Date:           Tue Oct 11 19:54:43 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        axi_interfaces_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.140 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
    |   min   |   max   |    min    |    max    | min | max |                   Type                   |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |        4|        5|  40.000 ns|  50.000 ns|    4|    4|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- For_Loop  |        4|        4|         2|          1|          1|     4|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_0, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_1, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_2, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_3, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_4, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_5, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_6, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_7, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_0, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_1, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_2, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_3, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_4, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_5, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_6, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_7, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%br_ln64 = br void %rewind_header" [axi_interfaces.c:64]   --->   Operation 20 'br' 'br_ln64' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.14>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %for.inc.split, i1 1, void %for.end"   --->   Operation 21 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%add_7162_rewind = phi i32 0, void %entry, i32 %add_ln66_7, void %for.inc.split, i32 0, void %for.end" [axi_interfaces.c:66]   --->   Operation 22 'phi' 'add_7162_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%add_6144_rewind = phi i32 0, void %entry, i32 %add_ln66_6, void %for.inc.split, i32 0, void %for.end" [axi_interfaces.c:66]   --->   Operation 23 'phi' 'add_6144_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%add_5126_rewind = phi i32 0, void %entry, i32 %add_ln66_5, void %for.inc.split, i32 0, void %for.end" [axi_interfaces.c:66]   --->   Operation 24 'phi' 'add_5126_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%add_4108_rewind = phi i32 0, void %entry, i32 %add_ln66_4, void %for.inc.split, i32 0, void %for.end" [axi_interfaces.c:66]   --->   Operation 25 'phi' 'add_4108_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%add_3810_rewind = phi i32 0, void %entry, i32 %add_ln66_3, void %for.inc.split, i32 0, void %for.end" [axi_interfaces.c:66]   --->   Operation 26 'phi' 'add_3810_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%add_2612_rewind = phi i32 0, void %entry, i32 %add_ln66_2, void %for.inc.split, i32 0, void %for.end" [axi_interfaces.c:66]   --->   Operation 27 'phi' 'add_2612_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%add_1414_rewind = phi i32 0, void %entry, i32 %add_ln66_1, void %for.inc.split, i32 0, void %for.end" [axi_interfaces.c:66]   --->   Operation 28 'phi' 'add_1414_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%add216_rewind = phi i32 0, void %entry, i32 %add_ln66, void %for.inc.split, i32 0, void %for.end" [axi_interfaces.c:66]   --->   Operation 29 'phi' 'add216_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i1 = phi i5 0, void %entry, i5 %trunc_ln64, void %for.inc.split, i5 0, void %for.end" [axi_interfaces.c:64]   --->   Operation 30 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%br_ln0 = br i1 %do_init, void %for.inc.split, void %rewind_init"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%spectopmodule_ln57 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [axi_interfaces.c:57]   --->   Operation 32 'spectopmodule' 'spectopmodule_ln57' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_0"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_1"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_2"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_3"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_4"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_5"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_6"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_7"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_0"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_1"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_2"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_3"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_4"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_5"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_6"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_7"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%acc_0_load = load i32 %acc_0" [axi_interfaces.c:66]   --->   Operation 49 'load' 'acc_0_load' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%acc_1_load = load i32 %acc_1" [axi_interfaces.c:66]   --->   Operation 50 'load' 'acc_1_load' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%acc_2_load = load i32 %acc_2" [axi_interfaces.c:66]   --->   Operation 51 'load' 'acc_2_load' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%acc_3_load = load i32 %acc_3" [axi_interfaces.c:66]   --->   Operation 52 'load' 'acc_3_load' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%acc_4_load = load i32 %acc_4" [axi_interfaces.c:66]   --->   Operation 53 'load' 'acc_4_load' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%acc_5_load = load i32 %acc_5" [axi_interfaces.c:66]   --->   Operation 54 'load' 'acc_5_load' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%acc_6_load = load i32 %acc_6" [axi_interfaces.c:66]   --->   Operation 55 'load' 'acc_6_load' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%acc_7_load = load i32 %acc_7" [axi_interfaces.c:66]   --->   Operation 56 'load' 'acc_7_load' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%br_ln64 = br void %for.inc.split" [axi_interfaces.c:64]   --->   Operation 57 'br' 'br_ln64' <Predicate = (do_init)> <Delay = 1.58>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%add216 = phi i32 %acc_0_load, void %rewind_init, i32 %add216_rewind, void %rewind_header" [axi_interfaces.c:66]   --->   Operation 58 'phi' 'add216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%add_1414 = phi i32 %acc_1_load, void %rewind_init, i32 %add_1414_rewind, void %rewind_header" [axi_interfaces.c:66]   --->   Operation 59 'phi' 'add_1414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%add_2612 = phi i32 %acc_2_load, void %rewind_init, i32 %add_2612_rewind, void %rewind_header" [axi_interfaces.c:66]   --->   Operation 60 'phi' 'add_2612' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%add_3810 = phi i32 %acc_3_load, void %rewind_init, i32 %add_3810_rewind, void %rewind_header" [axi_interfaces.c:66]   --->   Operation 61 'phi' 'add_3810' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%add_4108 = phi i32 %acc_4_load, void %rewind_init, i32 %add_4108_rewind, void %rewind_header" [axi_interfaces.c:66]   --->   Operation 62 'phi' 'add_4108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%add_5126 = phi i32 %acc_5_load, void %rewind_init, i32 %add_5126_rewind, void %rewind_header" [axi_interfaces.c:66]   --->   Operation 63 'phi' 'add_5126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%add_6144 = phi i32 %acc_6_load, void %rewind_init, i32 %add_6144_rewind, void %rewind_header" [axi_interfaces.c:66]   --->   Operation 64 'phi' 'add_6144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%add_7162 = phi i32 %acc_7_load, void %rewind_init, i32 %add_7162_rewind, void %rewind_header" [axi_interfaces.c:66]   --->   Operation 65 'phi' 'add_7162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%i1_cast = zext i5 %i1" [axi_interfaces.c:64]   --->   Operation 66 'zext' 'i1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%d_i_0_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %d_i_0" [axi_interfaces.c:66]   --->   Operation 67 'read' 'd_i_0_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i16 %d_i_0_read" [axi_interfaces.c:66]   --->   Operation 68 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i32 %add216" [axi_interfaces.c:66]   --->   Operation 69 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (2.55ns)   --->   "%add_ln66 = add i32 %sext_ln66, i32 %add216" [axi_interfaces.c:66]   --->   Operation 70 'add' 'add_ln66' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (2.07ns)   --->   "%add_ln67 = add i16 %d_i_0_read, i16 %trunc_ln66" [axi_interfaces.c:67]   --->   Operation 71 'add' 'add_ln67' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [2/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_0, i16 %add_ln67" [axi_interfaces.c:67]   --->   Operation 72 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%d_i_1_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %d_i_1" [axi_interfaces.c:66]   --->   Operation 73 'read' 'd_i_1_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln66_1 = sext i16 %d_i_1_read" [axi_interfaces.c:66]   --->   Operation 74 'sext' 'sext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln66_1 = trunc i32 %add_1414" [axi_interfaces.c:66]   --->   Operation 75 'trunc' 'trunc_ln66_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (2.55ns)   --->   "%add_ln66_1 = add i32 %sext_ln66_1, i32 %add_1414" [axi_interfaces.c:66]   --->   Operation 76 'add' 'add_ln66_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (2.07ns)   --->   "%add_ln67_1 = add i16 %d_i_1_read, i16 %trunc_ln66_1" [axi_interfaces.c:67]   --->   Operation 77 'add' 'add_ln67_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [2/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_1, i16 %add_ln67_1" [axi_interfaces.c:67]   --->   Operation 78 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%d_i_2_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %d_i_2" [axi_interfaces.c:66]   --->   Operation 79 'read' 'd_i_2_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln66_2 = sext i16 %d_i_2_read" [axi_interfaces.c:66]   --->   Operation 80 'sext' 'sext_ln66_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln66_2 = trunc i32 %add_2612" [axi_interfaces.c:66]   --->   Operation 81 'trunc' 'trunc_ln66_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (2.55ns)   --->   "%add_ln66_2 = add i32 %sext_ln66_2, i32 %add_2612" [axi_interfaces.c:66]   --->   Operation 82 'add' 'add_ln66_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (2.07ns)   --->   "%add_ln67_2 = add i16 %d_i_2_read, i16 %trunc_ln66_2" [axi_interfaces.c:67]   --->   Operation 83 'add' 'add_ln67_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [2/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_2, i16 %add_ln67_2" [axi_interfaces.c:67]   --->   Operation 84 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%d_i_3_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %d_i_3" [axi_interfaces.c:66]   --->   Operation 85 'read' 'd_i_3_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln66_3 = sext i16 %d_i_3_read" [axi_interfaces.c:66]   --->   Operation 86 'sext' 'sext_ln66_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln66_3 = trunc i32 %add_3810" [axi_interfaces.c:66]   --->   Operation 87 'trunc' 'trunc_ln66_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (2.55ns)   --->   "%add_ln66_3 = add i32 %sext_ln66_3, i32 %add_3810" [axi_interfaces.c:66]   --->   Operation 88 'add' 'add_ln66_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (2.07ns)   --->   "%add_ln67_3 = add i16 %d_i_3_read, i16 %trunc_ln66_3" [axi_interfaces.c:67]   --->   Operation 89 'add' 'add_ln67_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [2/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_3, i16 %add_ln67_3" [axi_interfaces.c:67]   --->   Operation 90 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%d_i_4_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %d_i_4" [axi_interfaces.c:66]   --->   Operation 91 'read' 'd_i_4_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln66_4 = sext i16 %d_i_4_read" [axi_interfaces.c:66]   --->   Operation 92 'sext' 'sext_ln66_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln66_4 = trunc i32 %add_4108" [axi_interfaces.c:66]   --->   Operation 93 'trunc' 'trunc_ln66_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (2.55ns)   --->   "%add_ln66_4 = add i32 %sext_ln66_4, i32 %add_4108" [axi_interfaces.c:66]   --->   Operation 94 'add' 'add_ln66_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (2.07ns)   --->   "%add_ln67_4 = add i16 %d_i_4_read, i16 %trunc_ln66_4" [axi_interfaces.c:67]   --->   Operation 95 'add' 'add_ln67_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [2/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_4, i16 %add_ln67_4" [axi_interfaces.c:67]   --->   Operation 96 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%d_i_5_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %d_i_5" [axi_interfaces.c:66]   --->   Operation 97 'read' 'd_i_5_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln66_5 = sext i16 %d_i_5_read" [axi_interfaces.c:66]   --->   Operation 98 'sext' 'sext_ln66_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln66_5 = trunc i32 %add_5126" [axi_interfaces.c:66]   --->   Operation 99 'trunc' 'trunc_ln66_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (2.55ns)   --->   "%add_ln66_5 = add i32 %sext_ln66_5, i32 %add_5126" [axi_interfaces.c:66]   --->   Operation 100 'add' 'add_ln66_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (2.07ns)   --->   "%add_ln67_5 = add i16 %d_i_5_read, i16 %trunc_ln66_5" [axi_interfaces.c:67]   --->   Operation 101 'add' 'add_ln67_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [2/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_5, i16 %add_ln67_5" [axi_interfaces.c:67]   --->   Operation 102 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%d_i_6_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %d_i_6" [axi_interfaces.c:66]   --->   Operation 103 'read' 'd_i_6_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln66_6 = sext i16 %d_i_6_read" [axi_interfaces.c:66]   --->   Operation 104 'sext' 'sext_ln66_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln66_6 = trunc i32 %add_6144" [axi_interfaces.c:66]   --->   Operation 105 'trunc' 'trunc_ln66_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (2.55ns)   --->   "%add_ln66_6 = add i32 %sext_ln66_6, i32 %add_6144" [axi_interfaces.c:66]   --->   Operation 106 'add' 'add_ln66_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (2.07ns)   --->   "%add_ln67_6 = add i16 %d_i_6_read, i16 %trunc_ln66_6" [axi_interfaces.c:67]   --->   Operation 107 'add' 'add_ln67_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [2/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_6, i16 %add_ln67_6" [axi_interfaces.c:67]   --->   Operation 108 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%d_i_7_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %d_i_7" [axi_interfaces.c:66]   --->   Operation 109 'read' 'd_i_7_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln66_7 = sext i16 %d_i_7_read" [axi_interfaces.c:66]   --->   Operation 110 'sext' 'sext_ln66_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln66_7 = trunc i32 %add_7162" [axi_interfaces.c:66]   --->   Operation 111 'trunc' 'trunc_ln66_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (2.55ns)   --->   "%add_ln66_7 = add i32 %sext_ln66_7, i32 %add_7162" [axi_interfaces.c:66]   --->   Operation 112 'add' 'add_ln66_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (2.07ns)   --->   "%add_ln67_7 = add i16 %d_i_7_read, i16 %trunc_ln66_7" [axi_interfaces.c:67]   --->   Operation 113 'add' 'add_ln67_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [2/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_7, i16 %add_ln67_7" [axi_interfaces.c:67]   --->   Operation 114 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 115 [1/1] (1.78ns)   --->   "%i = add i6 %i1_cast, i6 8" [axi_interfaces.c:64]   --->   Operation 115 'add' 'i' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i6 %i" [axi_interfaces.c:64]   --->   Operation 116 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i, i32 5" [axi_interfaces.c:64]   --->   Operation 117 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %tmp, void %rewind_header, void %for.end" [axi_interfaces.c:64]   --->   Operation 118 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %add_ln66, i32 %acc_0" [axi_interfaces.c:66]   --->   Operation 119 'store' 'store_ln66' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %add_ln66_1, i32 %acc_1" [axi_interfaces.c:66]   --->   Operation 120 'store' 'store_ln66' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %add_ln66_2, i32 %acc_2" [axi_interfaces.c:66]   --->   Operation 121 'store' 'store_ln66' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %add_ln66_3, i32 %acc_3" [axi_interfaces.c:66]   --->   Operation 122 'store' 'store_ln66' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %add_ln66_4, i32 %acc_4" [axi_interfaces.c:66]   --->   Operation 123 'store' 'store_ln66' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %add_ln66_5, i32 %acc_5" [axi_interfaces.c:66]   --->   Operation 124 'store' 'store_ln66' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %add_ln66_6, i32 %acc_6" [axi_interfaces.c:66]   --->   Operation 125 'store' 'store_ln66' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %add_ln66_7, i32 %acc_7" [axi_interfaces.c:66]   --->   Operation 126 'store' 'store_ln66' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln69 = br void %rewind_header" [axi_interfaces.c:69]   --->   Operation 127 'br' 'br_ln69' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 128 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [C:/Users/User/Documents/HLS/LabA/lab4/axi_interfaces_prj/solution1/directives.tcl:7]   --->   Operation 129 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [axi_interfaces.c:58]   --->   Operation 130 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_0, i16 %add_ln67" [axi_interfaces.c:67]   --->   Operation 131 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 132 [1/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_1, i16 %add_ln67_1" [axi_interfaces.c:67]   --->   Operation 132 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 133 [1/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_2, i16 %add_ln67_2" [axi_interfaces.c:67]   --->   Operation 133 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 134 [1/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_3, i16 %add_ln67_3" [axi_interfaces.c:67]   --->   Operation 134 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 135 [1/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_4, i16 %add_ln67_4" [axi_interfaces.c:67]   --->   Operation 135 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 136 [1/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_5, i16 %add_ln67_5" [axi_interfaces.c:67]   --->   Operation 136 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 137 [1/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_6, i16 %add_ln67_6" [axi_interfaces.c:67]   --->   Operation 137 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 138 [1/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_7, i16 %add_ln67_7" [axi_interfaces.c:67]   --->   Operation 138 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%return_ln69 = return void @_ssdm_op_Return" [axi_interfaces.c:69]   --->   Operation 139 'return' 'return_ln69' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_o_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ acc_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ acc_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ acc_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ acc_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ acc_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ acc_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ acc_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ acc_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
br_ln64            (br               ) [ 0111]
do_init            (phi              ) [ 0011]
add_7162_rewind    (phi              ) [ 0011]
add_6144_rewind    (phi              ) [ 0011]
add_5126_rewind    (phi              ) [ 0011]
add_4108_rewind    (phi              ) [ 0011]
add_3810_rewind    (phi              ) [ 0011]
add_2612_rewind    (phi              ) [ 0011]
add_1414_rewind    (phi              ) [ 0011]
add216_rewind      (phi              ) [ 0011]
i1                 (phi              ) [ 0011]
br_ln0             (br               ) [ 0000]
spectopmodule_ln57 (spectopmodule    ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
acc_0_load         (load             ) [ 0000]
acc_1_load         (load             ) [ 0000]
acc_2_load         (load             ) [ 0000]
acc_3_load         (load             ) [ 0000]
acc_4_load         (load             ) [ 0000]
acc_5_load         (load             ) [ 0000]
acc_6_load         (load             ) [ 0000]
acc_7_load         (load             ) [ 0000]
br_ln64            (br               ) [ 0000]
add216             (phi              ) [ 0000]
add_1414           (phi              ) [ 0000]
add_2612           (phi              ) [ 0000]
add_3810           (phi              ) [ 0000]
add_4108           (phi              ) [ 0000]
add_5126           (phi              ) [ 0000]
add_6144           (phi              ) [ 0000]
add_7162           (phi              ) [ 0000]
i1_cast            (zext             ) [ 0000]
d_i_0_read         (read             ) [ 0000]
sext_ln66          (sext             ) [ 0000]
trunc_ln66         (trunc            ) [ 0000]
add_ln66           (add              ) [ 0111]
add_ln67           (add              ) [ 0011]
d_i_1_read         (read             ) [ 0000]
sext_ln66_1        (sext             ) [ 0000]
trunc_ln66_1       (trunc            ) [ 0000]
add_ln66_1         (add              ) [ 0111]
add_ln67_1         (add              ) [ 0011]
d_i_2_read         (read             ) [ 0000]
sext_ln66_2        (sext             ) [ 0000]
trunc_ln66_2       (trunc            ) [ 0000]
add_ln66_2         (add              ) [ 0111]
add_ln67_2         (add              ) [ 0011]
d_i_3_read         (read             ) [ 0000]
sext_ln66_3        (sext             ) [ 0000]
trunc_ln66_3       (trunc            ) [ 0000]
add_ln66_3         (add              ) [ 0111]
add_ln67_3         (add              ) [ 0011]
d_i_4_read         (read             ) [ 0000]
sext_ln66_4        (sext             ) [ 0000]
trunc_ln66_4       (trunc            ) [ 0000]
add_ln66_4         (add              ) [ 0111]
add_ln67_4         (add              ) [ 0011]
d_i_5_read         (read             ) [ 0000]
sext_ln66_5        (sext             ) [ 0000]
trunc_ln66_5       (trunc            ) [ 0000]
add_ln66_5         (add              ) [ 0111]
add_ln67_5         (add              ) [ 0011]
d_i_6_read         (read             ) [ 0000]
sext_ln66_6        (sext             ) [ 0000]
trunc_ln66_6       (trunc            ) [ 0000]
add_ln66_6         (add              ) [ 0111]
add_ln67_6         (add              ) [ 0011]
d_i_7_read         (read             ) [ 0000]
sext_ln66_7        (sext             ) [ 0000]
trunc_ln66_7       (trunc            ) [ 0000]
add_ln66_7         (add              ) [ 0111]
add_ln67_7         (add              ) [ 0011]
i                  (add              ) [ 0000]
trunc_ln64         (trunc            ) [ 0111]
tmp                (bitselect        ) [ 0011]
br_ln64            (br               ) [ 0111]
store_ln66         (store            ) [ 0000]
store_ln66         (store            ) [ 0000]
store_ln66         (store            ) [ 0000]
store_ln66         (store            ) [ 0000]
store_ln66         (store            ) [ 0000]
store_ln66         (store            ) [ 0000]
store_ln66         (store            ) [ 0000]
store_ln66         (store            ) [ 0000]
br_ln69            (br               ) [ 0111]
empty              (speclooptripcount) [ 0000]
specpipeline_ln7   (specpipeline     ) [ 0000]
specloopname_ln58  (specloopname     ) [ 0000]
write_ln67         (write            ) [ 0000]
write_ln67         (write            ) [ 0000]
write_ln67         (write            ) [ 0000]
write_ln67         (write            ) [ 0000]
write_ln67         (write            ) [ 0000]
write_ln67         (write            ) [ 0000]
write_ln67         (write            ) [ 0000]
write_ln67         (write            ) [ 0000]
return_ln69        (return           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_o_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_o_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="d_o_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="d_o_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="d_o_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="d_o_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="d_o_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="d_o_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="d_i_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="d_i_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="d_i_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="d_i_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="d_i_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="d_i_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="d_i_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="d_i_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="acc_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="acc_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="acc_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="acc_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="acc_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="acc_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="acc_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="acc_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="d_i_0_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_0_read/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="0" index="2" bw="16" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="d_i_1_read_read_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="16" slack="0"/>
<pin id="112" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_1_read/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="16" slack="0"/>
<pin id="118" dir="0" index="2" bw="16" slack="0"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="d_i_2_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_2_read/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="0" index="2" bw="16" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="d_i_3_read_read_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="0"/>
<pin id="137" dir="0" index="1" bw="16" slack="0"/>
<pin id="138" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_3_read/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="16" slack="0"/>
<pin id="144" dir="0" index="2" bw="16" slack="0"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="d_i_4_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_4_read/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="0" index="2" bw="16" slack="0"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="d_i_5_read_read_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="0" index="1" bw="16" slack="0"/>
<pin id="164" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_5_read/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_write_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="0"/>
<pin id="170" dir="0" index="2" bw="16" slack="0"/>
<pin id="171" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="d_i_6_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_6_read/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="0" index="2" bw="16" slack="0"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="d_i_7_read_read_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="0"/>
<pin id="190" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_7_read/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_write_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="0"/>
<pin id="196" dir="0" index="2" bw="16" slack="0"/>
<pin id="197" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="do_init_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="do_init_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="4" bw="1" slack="0"/>
<pin id="210" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="add_7162_rewind_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_7162_rewind (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_7162_rewind_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="32" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="4" bw="1" slack="0"/>
<pin id="226" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_7162_rewind/2 "/>
</bind>
</comp>

<comp id="230" class="1005" name="add_6144_rewind_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_6144_rewind (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_6144_rewind_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="32" slack="0"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="4" bw="1" slack="0"/>
<pin id="240" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_6144_rewind/2 "/>
</bind>
</comp>

<comp id="244" class="1005" name="add_5126_rewind_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_5126_rewind (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_5126_rewind_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="32" slack="0"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="4" bw="1" slack="0"/>
<pin id="254" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_5126_rewind/2 "/>
</bind>
</comp>

<comp id="258" class="1005" name="add_4108_rewind_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_4108_rewind (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_4108_rewind_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="32" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="4" bw="1" slack="0"/>
<pin id="268" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_4108_rewind/2 "/>
</bind>
</comp>

<comp id="272" class="1005" name="add_3810_rewind_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_3810_rewind (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_3810_rewind_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="32" slack="0"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="4" bw="1" slack="0"/>
<pin id="282" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_3810_rewind/2 "/>
</bind>
</comp>

<comp id="286" class="1005" name="add_2612_rewind_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_2612_rewind (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_2612_rewind_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="32" slack="0"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="4" bw="1" slack="0"/>
<pin id="296" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_2612_rewind/2 "/>
</bind>
</comp>

<comp id="300" class="1005" name="add_1414_rewind_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_1414_rewind (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_1414_rewind_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="32" slack="0"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="4" bw="1" slack="0"/>
<pin id="310" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_1414_rewind/2 "/>
</bind>
</comp>

<comp id="314" class="1005" name="add216_rewind_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add216_rewind (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="add216_rewind_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="32" slack="0"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="4" bw="1" slack="0"/>
<pin id="324" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add216_rewind/2 "/>
</bind>
</comp>

<comp id="328" class="1005" name="i1_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="1"/>
<pin id="330" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="i1_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="5" slack="0"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="4" bw="1" slack="0"/>
<pin id="338" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/2 "/>
</bind>
</comp>

<comp id="342" class="1005" name="add216_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="344" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="add216 (phireg) "/>
</bind>
</comp>

<comp id="345" class="1004" name="add216_phi_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="32" slack="0"/>
<pin id="349" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add216/2 "/>
</bind>
</comp>

<comp id="352" class="1005" name="add_1414_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="354" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="add_1414 (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="add_1414_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="32" slack="0"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_1414/2 "/>
</bind>
</comp>

<comp id="362" class="1005" name="add_2612_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="364" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="add_2612 (phireg) "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_2612_phi_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="32" slack="0"/>
<pin id="369" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_2612/2 "/>
</bind>
</comp>

<comp id="372" class="1005" name="add_3810_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="374" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="add_3810 (phireg) "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_3810_phi_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="32" slack="0"/>
<pin id="379" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_3810/2 "/>
</bind>
</comp>

<comp id="382" class="1005" name="add_4108_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="384" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="add_4108 (phireg) "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_4108_phi_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="32" slack="0"/>
<pin id="389" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_4108/2 "/>
</bind>
</comp>

<comp id="392" class="1005" name="add_5126_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="394" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="add_5126 (phireg) "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_5126_phi_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="32" slack="0"/>
<pin id="399" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_5126/2 "/>
</bind>
</comp>

<comp id="402" class="1005" name="add_6144_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="404" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="add_6144 (phireg) "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_6144_phi_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="408" dir="0" index="2" bw="32" slack="0"/>
<pin id="409" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="410" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_6144/2 "/>
</bind>
</comp>

<comp id="412" class="1005" name="add_7162_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="414" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="add_7162 (phireg) "/>
</bind>
</comp>

<comp id="415" class="1004" name="add_7162_phi_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="418" dir="0" index="2" bw="32" slack="0"/>
<pin id="419" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="420" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_7162/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="acc_0_load_load_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_0_load/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="acc_1_load_load_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_1_load/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="acc_2_load_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_2_load/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="acc_3_load_load_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_3_load/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="acc_4_load_load_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_4_load/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="acc_5_load_load_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_5_load/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="acc_6_load_load_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_6_load/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="acc_7_load_load_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_7_load/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="i1_cast_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="5" slack="0"/>
<pin id="464" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="sext_ln66_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="0"/>
<pin id="468" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="trunc_ln66_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln66_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add_ln67_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="16" slack="0"/>
<pin id="482" dir="0" index="1" bw="16" slack="0"/>
<pin id="483" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="sext_ln66_1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="0"/>
<pin id="489" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_1/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="trunc_ln66_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_1/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln66_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="16" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="0"/>
<pin id="498" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_1/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln67_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="16" slack="0"/>
<pin id="503" dir="0" index="1" bw="16" slack="0"/>
<pin id="504" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_1/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sext_ln66_2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="16" slack="0"/>
<pin id="510" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_2/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="trunc_ln66_2_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_2/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln66_2_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_2/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="add_ln67_2_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="16" slack="0"/>
<pin id="524" dir="0" index="1" bw="16" slack="0"/>
<pin id="525" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_2/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="sext_ln66_3_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="16" slack="0"/>
<pin id="531" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_3/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="trunc_ln66_3_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_3/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="add_ln66_3_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="16" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_3/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="add_ln67_3_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="16" slack="0"/>
<pin id="545" dir="0" index="1" bw="16" slack="0"/>
<pin id="546" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_3/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="sext_ln66_4_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="0"/>
<pin id="552" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_4/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="trunc_ln66_4_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_4/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="add_ln66_4_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_4/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="add_ln67_4_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="0"/>
<pin id="566" dir="0" index="1" bw="16" slack="0"/>
<pin id="567" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_4/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="sext_ln66_5_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="0"/>
<pin id="573" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_5/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="trunc_ln66_5_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="0"/>
<pin id="577" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_5/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="add_ln66_5_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="16" slack="0"/>
<pin id="581" dir="0" index="1" bw="32" slack="0"/>
<pin id="582" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_5/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="add_ln67_5_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="16" slack="0"/>
<pin id="587" dir="0" index="1" bw="16" slack="0"/>
<pin id="588" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_5/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="sext_ln66_6_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="16" slack="0"/>
<pin id="594" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_6/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="trunc_ln66_6_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="0"/>
<pin id="598" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_6/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="add_ln66_6_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="16" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_6/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="add_ln67_6_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="16" slack="0"/>
<pin id="608" dir="0" index="1" bw="16" slack="0"/>
<pin id="609" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_6/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="sext_ln66_7_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="16" slack="0"/>
<pin id="615" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_7/2 "/>
</bind>
</comp>

<comp id="617" class="1004" name="trunc_ln66_7_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="0"/>
<pin id="619" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_7/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="add_ln66_7_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="16" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_7/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="add_ln67_7_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="16" slack="0"/>
<pin id="629" dir="0" index="1" bw="16" slack="0"/>
<pin id="630" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_7/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="i_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="5" slack="0"/>
<pin id="636" dir="0" index="1" bw="5" slack="0"/>
<pin id="637" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="trunc_ln64_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="6" slack="0"/>
<pin id="642" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="6" slack="0"/>
<pin id="647" dir="0" index="2" bw="4" slack="0"/>
<pin id="648" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="store_ln66_store_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="0"/>
<pin id="654" dir="0" index="1" bw="32" slack="0"/>
<pin id="655" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="store_ln66_store_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="0" index="1" bw="32" slack="0"/>
<pin id="661" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="store_ln66_store_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="0"/>
<pin id="666" dir="0" index="1" bw="32" slack="0"/>
<pin id="667" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="store_ln66_store_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="0"/>
<pin id="672" dir="0" index="1" bw="32" slack="0"/>
<pin id="673" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="676" class="1004" name="store_ln66_store_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="0"/>
<pin id="678" dir="0" index="1" bw="32" slack="0"/>
<pin id="679" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="682" class="1004" name="store_ln66_store_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="0"/>
<pin id="684" dir="0" index="1" bw="32" slack="0"/>
<pin id="685" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="688" class="1004" name="store_ln66_store_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="0"/>
<pin id="690" dir="0" index="1" bw="32" slack="0"/>
<pin id="691" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="694" class="1004" name="store_ln66_store_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="0"/>
<pin id="696" dir="0" index="1" bw="32" slack="0"/>
<pin id="697" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="700" class="1004" name="return_ln69_fu_700">
<pin_list>
<pin id="701" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln69/3 "/>
</bind>
</comp>

<comp id="702" class="1005" name="add_ln66_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="0"/>
<pin id="704" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln66 "/>
</bind>
</comp>

<comp id="707" class="1005" name="add_ln67_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="16" slack="1"/>
<pin id="709" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67 "/>
</bind>
</comp>

<comp id="712" class="1005" name="add_ln66_1_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="0"/>
<pin id="714" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln66_1 "/>
</bind>
</comp>

<comp id="717" class="1005" name="add_ln67_1_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="16" slack="1"/>
<pin id="719" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_1 "/>
</bind>
</comp>

<comp id="722" class="1005" name="add_ln66_2_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="0"/>
<pin id="724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln66_2 "/>
</bind>
</comp>

<comp id="727" class="1005" name="add_ln67_2_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="16" slack="1"/>
<pin id="729" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_2 "/>
</bind>
</comp>

<comp id="732" class="1005" name="add_ln66_3_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="0"/>
<pin id="734" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln66_3 "/>
</bind>
</comp>

<comp id="737" class="1005" name="add_ln67_3_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="16" slack="1"/>
<pin id="739" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_3 "/>
</bind>
</comp>

<comp id="742" class="1005" name="add_ln66_4_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="0"/>
<pin id="744" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln66_4 "/>
</bind>
</comp>

<comp id="747" class="1005" name="add_ln67_4_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="16" slack="1"/>
<pin id="749" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_4 "/>
</bind>
</comp>

<comp id="752" class="1005" name="add_ln66_5_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="0"/>
<pin id="754" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln66_5 "/>
</bind>
</comp>

<comp id="757" class="1005" name="add_ln67_5_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="16" slack="1"/>
<pin id="759" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_5 "/>
</bind>
</comp>

<comp id="762" class="1005" name="add_ln66_6_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="0"/>
<pin id="764" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln66_6 "/>
</bind>
</comp>

<comp id="767" class="1005" name="add_ln67_6_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="16" slack="1"/>
<pin id="769" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_6 "/>
</bind>
</comp>

<comp id="772" class="1005" name="add_ln66_7_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="0"/>
<pin id="774" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln66_7 "/>
</bind>
</comp>

<comp id="777" class="1005" name="add_ln67_7_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="16" slack="1"/>
<pin id="779" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_7 "/>
</bind>
</comp>

<comp id="782" class="1005" name="trunc_ln64_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="5" slack="0"/>
<pin id="784" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="trunc_ln64 "/>
</bind>
</comp>

<comp id="787" class="1005" name="tmp_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="1"/>
<pin id="789" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="76" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="78" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="76" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="120"><net_src comp="78" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="126"><net_src comp="76" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="78" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="76" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="146"><net_src comp="78" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="76" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="78" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="76" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="26" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="78" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="76" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="78" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="12" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="76" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="78" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="14" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="62" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="212"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="64" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="214"><net_src comp="62" pin="0"/><net_sink comp="204" pin=4"/></net>

<net id="215"><net_src comp="204" pin="6"/><net_sink comp="200" pin=0"/></net>

<net id="219"><net_src comp="66" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="228"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="66" pin="0"/><net_sink comp="220" pin=4"/></net>

<net id="233"><net_src comp="66" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="242"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="66" pin="0"/><net_sink comp="234" pin=4"/></net>

<net id="247"><net_src comp="66" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="256"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="66" pin="0"/><net_sink comp="248" pin=4"/></net>

<net id="261"><net_src comp="66" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="270"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="66" pin="0"/><net_sink comp="262" pin=4"/></net>

<net id="275"><net_src comp="66" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="284"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="66" pin="0"/><net_sink comp="276" pin=4"/></net>

<net id="289"><net_src comp="66" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="298"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="66" pin="0"/><net_sink comp="290" pin=4"/></net>

<net id="303"><net_src comp="66" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="312"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="66" pin="0"/><net_sink comp="304" pin=4"/></net>

<net id="317"><net_src comp="66" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="326"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="66" pin="0"/><net_sink comp="318" pin=4"/></net>

<net id="331"><net_src comp="68" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="340"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="68" pin="0"/><net_sink comp="332" pin=4"/></net>

<net id="351"><net_src comp="318" pin="6"/><net_sink comp="345" pin=2"/></net>

<net id="361"><net_src comp="304" pin="6"/><net_sink comp="355" pin=2"/></net>

<net id="371"><net_src comp="290" pin="6"/><net_sink comp="365" pin=2"/></net>

<net id="381"><net_src comp="276" pin="6"/><net_sink comp="375" pin=2"/></net>

<net id="391"><net_src comp="262" pin="6"/><net_sink comp="385" pin=2"/></net>

<net id="401"><net_src comp="248" pin="6"/><net_sink comp="395" pin=2"/></net>

<net id="411"><net_src comp="234" pin="6"/><net_sink comp="405" pin=2"/></net>

<net id="421"><net_src comp="220" pin="6"/><net_sink comp="415" pin=2"/></net>

<net id="425"><net_src comp="32" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="430"><net_src comp="34" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="435"><net_src comp="36" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="440"><net_src comp="38" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="445"><net_src comp="40" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="450"><net_src comp="42" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="455"><net_src comp="44" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="460"><net_src comp="46" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="465"><net_src comp="332" pin="6"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="96" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="345" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="466" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="345" pin="4"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="96" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="470" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="486"><net_src comp="480" pin="2"/><net_sink comp="102" pin=2"/></net>

<net id="490"><net_src comp="109" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="355" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="487" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="355" pin="4"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="109" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="491" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="507"><net_src comp="501" pin="2"/><net_sink comp="115" pin=2"/></net>

<net id="511"><net_src comp="122" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="365" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="508" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="365" pin="4"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="122" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="512" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="528"><net_src comp="522" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="532"><net_src comp="135" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="375" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="529" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="375" pin="4"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="135" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="533" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="549"><net_src comp="543" pin="2"/><net_sink comp="141" pin=2"/></net>

<net id="553"><net_src comp="148" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="385" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="550" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="385" pin="4"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="148" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="554" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="570"><net_src comp="564" pin="2"/><net_sink comp="154" pin=2"/></net>

<net id="574"><net_src comp="161" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="395" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="571" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="395" pin="4"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="161" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="575" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="591"><net_src comp="585" pin="2"/><net_sink comp="167" pin=2"/></net>

<net id="595"><net_src comp="174" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="405" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="592" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="405" pin="4"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="174" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="596" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="612"><net_src comp="606" pin="2"/><net_sink comp="180" pin=2"/></net>

<net id="616"><net_src comp="187" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="415" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="613" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="415" pin="4"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="187" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="617" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="633"><net_src comp="627" pin="2"/><net_sink comp="193" pin=2"/></net>

<net id="638"><net_src comp="462" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="80" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="643"><net_src comp="634" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="649"><net_src comp="82" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="634" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="84" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="656"><net_src comp="474" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="32" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="495" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="34" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="516" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="36" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="537" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="38" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="558" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="40" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="579" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="42" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="600" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="44" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="698"><net_src comp="621" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="46" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="705"><net_src comp="474" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="710"><net_src comp="480" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="715"><net_src comp="495" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="720"><net_src comp="501" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="725"><net_src comp="516" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="730"><net_src comp="522" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="735"><net_src comp="537" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="740"><net_src comp="543" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="745"><net_src comp="558" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="750"><net_src comp="564" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="755"><net_src comp="579" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="760"><net_src comp="585" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="765"><net_src comp="600" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="770"><net_src comp="606" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="775"><net_src comp="621" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="780"><net_src comp="627" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="785"><net_src comp="640" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="790"><net_src comp="644" pin="3"/><net_sink comp="787" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: d_o_0 | {3 }
	Port: d_o_1 | {3 }
	Port: d_o_2 | {3 }
	Port: d_o_3 | {3 }
	Port: d_o_4 | {3 }
	Port: d_o_5 | {3 }
	Port: d_o_6 | {3 }
	Port: d_o_7 | {3 }
	Port: acc_0 | {2 }
	Port: acc_1 | {2 }
	Port: acc_2 | {2 }
	Port: acc_3 | {2 }
	Port: acc_4 | {2 }
	Port: acc_5 | {2 }
	Port: acc_6 | {2 }
	Port: acc_7 | {2 }
 - Input state : 
	Port: axi_interfaces : d_i_0 | {2 }
	Port: axi_interfaces : d_i_1 | {2 }
	Port: axi_interfaces : d_i_2 | {2 }
	Port: axi_interfaces : d_i_3 | {2 }
	Port: axi_interfaces : d_i_4 | {2 }
	Port: axi_interfaces : d_i_5 | {2 }
	Port: axi_interfaces : d_i_6 | {2 }
	Port: axi_interfaces : d_i_7 | {2 }
	Port: axi_interfaces : acc_0 | {2 }
	Port: axi_interfaces : acc_1 | {2 }
	Port: axi_interfaces : acc_2 | {2 }
	Port: axi_interfaces : acc_3 | {2 }
	Port: axi_interfaces : acc_4 | {2 }
	Port: axi_interfaces : acc_5 | {2 }
	Port: axi_interfaces : acc_6 | {2 }
	Port: axi_interfaces : acc_7 | {2 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		add216 : 2
		add_1414 : 2
		add_2612 : 2
		add_3810 : 2
		add_4108 : 2
		add_5126 : 2
		add_6144 : 2
		add_7162 : 2
		i1_cast : 1
		trunc_ln66 : 3
		add_ln66 : 3
		add_ln67 : 4
		write_ln67 : 5
		trunc_ln66_1 : 3
		add_ln66_1 : 3
		add_ln67_1 : 4
		write_ln67 : 5
		trunc_ln66_2 : 3
		add_ln66_2 : 3
		add_ln67_2 : 4
		write_ln67 : 5
		trunc_ln66_3 : 3
		add_ln66_3 : 3
		add_ln67_3 : 4
		write_ln67 : 5
		trunc_ln66_4 : 3
		add_ln66_4 : 3
		add_ln67_4 : 4
		write_ln67 : 5
		trunc_ln66_5 : 3
		add_ln66_5 : 3
		add_ln67_5 : 4
		write_ln67 : 5
		trunc_ln66_6 : 3
		add_ln66_6 : 3
		add_ln67_6 : 4
		write_ln67 : 5
		trunc_ln66_7 : 3
		add_ln66_7 : 3
		add_ln67_7 : 4
		write_ln67 : 5
		i : 2
		trunc_ln64 : 3
		tmp : 3
		br_ln64 : 4
		store_ln66 : 4
		store_ln66 : 4
		store_ln66 : 4
		store_ln66 : 4
		store_ln66 : 4
		store_ln66 : 4
		store_ln66 : 4
		store_ln66 : 4
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |     add_ln66_fu_474    |    0    |    39   |
|          |     add_ln67_fu_480    |    0    |    23   |
|          |    add_ln66_1_fu_495   |    0    |    39   |
|          |    add_ln67_1_fu_501   |    0    |    23   |
|          |    add_ln66_2_fu_516   |    0    |    39   |
|          |    add_ln67_2_fu_522   |    0    |    23   |
|          |    add_ln66_3_fu_537   |    0    |    39   |
|          |    add_ln67_3_fu_543   |    0    |    23   |
|    add   |    add_ln66_4_fu_558   |    0    |    39   |
|          |    add_ln67_4_fu_564   |    0    |    23   |
|          |    add_ln66_5_fu_579   |    0    |    39   |
|          |    add_ln67_5_fu_585   |    0    |    23   |
|          |    add_ln66_6_fu_600   |    0    |    39   |
|          |    add_ln67_6_fu_606   |    0    |    23   |
|          |    add_ln66_7_fu_621   |    0    |    39   |
|          |    add_ln67_7_fu_627   |    0    |    23   |
|          |        i_fu_634        |    0    |    13   |
|----------|------------------------|---------|---------|
|          |  d_i_0_read_read_fu_96 |    0    |    0    |
|          | d_i_1_read_read_fu_109 |    0    |    0    |
|          | d_i_2_read_read_fu_122 |    0    |    0    |
|   read   | d_i_3_read_read_fu_135 |    0    |    0    |
|          | d_i_4_read_read_fu_148 |    0    |    0    |
|          | d_i_5_read_read_fu_161 |    0    |    0    |
|          | d_i_6_read_read_fu_174 |    0    |    0    |
|          | d_i_7_read_read_fu_187 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    grp_write_fu_102    |    0    |    0    |
|          |    grp_write_fu_115    |    0    |    0    |
|          |    grp_write_fu_128    |    0    |    0    |
|   write  |    grp_write_fu_141    |    0    |    0    |
|          |    grp_write_fu_154    |    0    |    0    |
|          |    grp_write_fu_167    |    0    |    0    |
|          |    grp_write_fu_180    |    0    |    0    |
|          |    grp_write_fu_193    |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |     i1_cast_fu_462     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    sext_ln66_fu_466    |    0    |    0    |
|          |   sext_ln66_1_fu_487   |    0    |    0    |
|          |   sext_ln66_2_fu_508   |    0    |    0    |
|   sext   |   sext_ln66_3_fu_529   |    0    |    0    |
|          |   sext_ln66_4_fu_550   |    0    |    0    |
|          |   sext_ln66_5_fu_571   |    0    |    0    |
|          |   sext_ln66_6_fu_592   |    0    |    0    |
|          |   sext_ln66_7_fu_613   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    trunc_ln66_fu_470   |    0    |    0    |
|          |   trunc_ln66_1_fu_491  |    0    |    0    |
|          |   trunc_ln66_2_fu_512  |    0    |    0    |
|          |   trunc_ln66_3_fu_533  |    0    |    0    |
|   trunc  |   trunc_ln66_4_fu_554  |    0    |    0    |
|          |   trunc_ln66_5_fu_575  |    0    |    0    |
|          |   trunc_ln66_6_fu_596  |    0    |    0    |
|          |   trunc_ln66_7_fu_617  |    0    |    0    |
|          |    trunc_ln64_fu_640   |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|       tmp_fu_644       |    0    |    0    |
|----------|------------------------|---------|---------|
|  return  |   return_ln69_fu_700   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   509   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     add216_reg_342    |   32   |
| add216_rewind_reg_314 |   32   |
|    add_1414_reg_352   |   32   |
|add_1414_rewind_reg_300|   32   |
|    add_2612_reg_362   |   32   |
|add_2612_rewind_reg_286|   32   |
|    add_3810_reg_372   |   32   |
|add_3810_rewind_reg_272|   32   |
|    add_4108_reg_382   |   32   |
|add_4108_rewind_reg_258|   32   |
|    add_5126_reg_392   |   32   |
|add_5126_rewind_reg_244|   32   |
|    add_6144_reg_402   |   32   |
|add_6144_rewind_reg_230|   32   |
|    add_7162_reg_412   |   32   |
|add_7162_rewind_reg_216|   32   |
|   add_ln66_1_reg_712  |   32   |
|   add_ln66_2_reg_722  |   32   |
|   add_ln66_3_reg_732  |   32   |
|   add_ln66_4_reg_742  |   32   |
|   add_ln66_5_reg_752  |   32   |
|   add_ln66_6_reg_762  |   32   |
|   add_ln66_7_reg_772  |   32   |
|    add_ln66_reg_702   |   32   |
|   add_ln67_1_reg_717  |   16   |
|   add_ln67_2_reg_727  |   16   |
|   add_ln67_3_reg_737  |   16   |
|   add_ln67_4_reg_747  |   16   |
|   add_ln67_5_reg_757  |   16   |
|   add_ln67_6_reg_767  |   16   |
|   add_ln67_7_reg_777  |   16   |
|    add_ln67_reg_707   |   16   |
|    do_init_reg_200    |    1   |
|       i1_reg_328      |    5   |
|      tmp_reg_787      |    1   |
|   trunc_ln64_reg_782  |    5   |
+-----------------------+--------+
|         Total         |   908  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_102 |  p2  |   2  |  16  |   32   ||    9    |
| grp_write_fu_115 |  p2  |   2  |  16  |   32   ||    9    |
| grp_write_fu_128 |  p2  |   2  |  16  |   32   ||    9    |
| grp_write_fu_141 |  p2  |   2  |  16  |   32   ||    9    |
| grp_write_fu_154 |  p2  |   2  |  16  |   32   ||    9    |
| grp_write_fu_167 |  p2  |   2  |  16  |   32   ||    9    |
| grp_write_fu_180 |  p2  |   2  |  16  |   32   ||    9    |
| grp_write_fu_193 |  p2  |   2  |  16  |   32   ||    9    |
|  do_init_reg_200 |  p0  |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   258  ||  14.292 ||    81   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   509  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   14   |    -   |   81   |
|  Register |    -   |   908  |    -   |
+-----------+--------+--------+--------+
|   Total   |   14   |   908  |   590  |
+-----------+--------+--------+--------+
