// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

// DATE "01/03/2020 15:08:28"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module khu_sensor (
	KEY,
	CLOCK_50,
	LEDR,
	LEDG,
	SW,
	UART_RXD,
	UART_TXD,
	GPIO,
	MPR121_ADDR,
	MPR121_SDA,
	MPR121_SCL,
	MPR121_IRQ,
	ADS_CSN,
	ADS_START,
	ADS_MOSI,
	ADS_SCLK,
	ADS_MISO,
	ADS_DRDY,
	ADS_RESET);
input 	[3:0] KEY;
input 	CLOCK_50;
output 	[17:0] LEDR;
output 	[7:0] LEDG;
input 	[17:0] SW;
input 	UART_RXD;
output 	UART_TXD;
output 	[9:0] GPIO;
output 	MPR121_ADDR;
output 	MPR121_SDA;
output 	MPR121_SCL;
input 	MPR121_IRQ;
output 	ADS_CSN;
output 	ADS_START;
output 	ADS_MOSI;
output 	ADS_SCLK;
input 	ADS_MISO;
input 	ADS_DRDY;
output 	ADS_RESET;

// Design Ports Information
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UART_TXD	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[0]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[1]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[3]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[4]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[5]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[7]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[8]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[9]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MPR121_ADDR	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ADS_CSN	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ADS_START	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ADS_MOSI	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ADS_SCLK	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ADS_RESET	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MPR121_SDA	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MPR121_SCL	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ADS_MISO	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MPR121_IRQ	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADS_DRDY	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// UART_RXD	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("khu_sensor_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[14]~input_o ;
wire \SW[15]~input_o ;
wire \SW[16]~input_o ;
wire \SW[17]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \u_mpr121|r_wait_timeout[0]~32_combout ;
wire \KEY[0]~input_o ;
wire \u1|altpll_component|auto_generated|wire_pll1_fbout ;
wire \u1|altpll_component|auto_generated|wire_pll1_locked ;
wire \u1|altpll_component|auto_generated|pll_lock_sync~feeder_combout ;
wire \u1|altpll_component|auto_generated|pll_lock_sync~q ;
wire \u1|altpll_component|auto_generated|locked~combout ;
wire \u1|altpll_component|auto_generated|locked~clkctrl_outclk ;
wire \u_mpr121|LessThan0~0_combout ;
wire \u_mpr121|LessThan1~1_combout ;
wire \u_mpr121|LessThan0~1_combout ;
wire \u_mpr121|LessThan0~2_combout ;
wire \u_mpr121|LessThan0~3_combout ;
wire \u_mpr121|LessThan0~4_combout ;
wire \u_mpr121|Ui2c|delay_reg[3]~15_combout ;
wire \u_mpr121|Selector23~0_combout ;
wire \u_mpr121|r_state.ST_I2C_WRITE_WAIT_FINISH~q ;
wire \u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ;
wire \u_mpr121|LessThan1~2_combout ;
wire \u_mpr121|LessThan1~0_combout ;
wire \u_mpr121|LessThan1~3_combout ;
wire \u_mpr121|LessThan1~4_combout ;
wire \u_mpr121|r_mpr121_busy~0_combout ;
wire \U_controller|state.ST_FCR~feeder_combout ;
wire \U_controller|state.ST_FCR~q ;
wire \U_controller|state.ST_IER~q ;
wire \U_controller|r_counter[0]~32_combout ;
wire \U_controller|r_ads_sendpc_counter[0]~8_combout ;
wire \U_controller|r_counter2[0]~33_combout ;
wire \U_controller|Selector142~0_combout ;
wire \U_controller|state.ST_ADS_SENDPC_WAIT~q ;
wire \U_controller|r_counter2[9]~32_combout ;
wire \U_controller|WideOr11~2_combout ;
wire \MPR121_SCL~input_o ;
wire \MPR121_SDA~input_o ;
wire \u_mpr121|Selector24~0_combout ;
wire \u_mpr121|Selector24~1_combout ;
wire \u_mpr121|r_state.ST_I2C_READ_INIT~q ;
wire \u_mpr121|r_state.ST_I2C_READ_START~q ;
wire \u_mpr121|Selector25~0_combout ;
wire \u_mpr121|r_state.ST_I2C_READ_1~q ;
wire \u_mpr121|Selector26~0_combout ;
wire \u_mpr121|r_state.ST_I2C_READ_2~q ;
wire \u_mpr121|r_state~34_combout ;
wire \u_mpr121|r_state.ST_I2C_READ_PREPARE~q ;
wire \u_mpr121|r_state.ST_I2C_READ_REQUEST_DATA~feeder_combout ;
wire \u_mpr121|r_state.ST_I2C_READ_REQUEST_DATA~q ;
wire \u_mpr121|r_state~33_combout ;
wire \u_mpr121|r_state.ST_I2C_WRITE_INIT~feeder_combout ;
wire \u_mpr121|r_state.ST_I2C_WRITE_INIT~q ;
wire \u_mpr121|Selector9~0_combout ;
wire \u_mpr121|Selector9~1_combout ;
wire \u_mpr121|r_i2c_data_out_ready~q ;
wire \u_mpr121|Ui2c|data_out_valid_next~2_combout ;
wire \u_mpr121|Ui2c|data_out_valid_reg~q ;
wire \u_mpr121|Selector28~0_combout ;
wire \u_mpr121|r_state.ST_I2C_READ_WAIT_DATA~q ;
wire \u_mpr121|r_state~32_combout ;
wire \u_mpr121|r_state.ST_I2C_READ_WAIT_2~q ;
wire \u_mpr121|r_state.ST_I2C_READ_GET_DATA~q ;
wire \u_mpr121|Selector69~0_combout ;
wire \u_mpr121|r_get_i2c_data_en~q ;
wire \u_mpr121|Selector70~0_combout ;
wire \u_mpr121|r_get_i2c_read_done~feeder_combout ;
wire \u_mpr121|r_get_i2c_read_done~q ;
wire \u_mpr121|r_i2c_data_shift[1]~feeder_combout ;
wire \u_mpr121|r_i2c_data_shift[2]~feeder_combout ;
wire \u_mpr121|r_i2c_data_shift[3]~feeder_combout ;
wire \u_mpr121|r_i2c_data_shift[4]~feeder_combout ;
wire \u_mpr121|r_i2c_data_shift[5]~feeder_combout ;
wire \u_mpr121|r_i2c_data_shift[6]~feeder_combout ;
wire \u_mpr121|r_i2c_data_o[6]~feeder_combout ;
wire \U_controller|Selector131~0_combout ;
wire \U_controller|state.ST_WRITE_MPR_WAIT~q ;
wire \U_controller|r_mpr_d_from_chip[6]~0_combout ;
wire \U_ads1292|Uspi|r_RX_Bit_Count[0]~8_combout ;
wire \~GND~combout ;
wire \U_ads1292|Uspi|r_sclk_edges[0]~8_combout ;
wire \U_ads1292|r_wait_timeout[0]~32_combout ;
wire \U_controller|WideOr33~0_combout ;
wire \U_controller|Selector18~0_combout ;
wire \U_controller|uart_we_o~q ;
wire \U_controller|Selector16~0_combout ;
wire \U_controller|Selector8~1_combout ;
wire \Uregs|Mux0~2_combout ;
wire \Uregs|dl[8]~0_combout ;
wire \Uregs|transmitter|Add1~0_combout ;
wire \Uregs|transmitter|Mux2~0_combout ;
wire \Uregs|fifo_write~0_combout ;
wire \Uregs|tf_push~q ;
wire \Uregs|transmitter|fifo_tx|count[0]~5_combout ;
wire \U_controller|WideOr10~2_combout ;
wire \U_controller|WideOr18~combout ;
wire \Uregs|always6~0_combout ;
wire \Uregs|rx_reset~0_combout ;
wire \Uregs|rx_reset~q ;
wire \Uregs|receiver|fifo_rx|top~0_combout ;
wire \Uregs|receiver|counter_b[0]~8_combout ;
wire \Uregs|receiver|Equal0~0_combout ;
wire \Uregs|dl[0]~1_combout ;
wire \u_mpr121|r_i2c_data_o[3]~feeder_combout ;
wire \U_ads1292|Uspi|Add1~0_combout ;
wire \U_ads1292|Uspi|LessThan0~0_combout ;
wire \U_ads1292|Uspi|r_sclk~0_combout ;
wire \U_ads1292|Uspi|Add1~1 ;
wire \U_ads1292|Uspi|Add1~2_combout ;
wire \U_ads1292|Uspi|Add1~3 ;
wire \U_ads1292|Uspi|Add1~4_combout ;
wire \U_ads1292|Uspi|Add1~5 ;
wire \U_ads1292|Uspi|Add1~6_combout ;
wire \U_ads1292|Uspi|Add1~7 ;
wire \U_ads1292|Uspi|Add1~8_combout ;
wire \U_ads1292|Uspi|Add1~9 ;
wire \U_ads1292|Uspi|Add1~10_combout ;
wire \U_ads1292|Uspi|Add1~11 ;
wire \U_ads1292|Uspi|Add1~12_combout ;
wire \U_ads1292|Uspi|Add1~13 ;
wire \U_ads1292|Uspi|Add1~14_combout ;
wire \U_ads1292|Uspi|r_sclk_count~0_combout ;
wire \U_ads1292|Uspi|Equal0~0_combout ;
wire \U_ads1292|Uspi|Equal0~1_combout ;
wire \U_ads1292|Uspi|r_Trailing_Edge~0_combout ;
wire \U_ads1292|Uspi|r_Trailing_Edge~q ;
wire \U_ads1292|Uspi|r_RX_Bit_Count[1]~11 ;
wire \U_ads1292|Uspi|r_RX_Bit_Count[2]~12_combout ;
wire \U_ads1292|Uspi|r_RX_Bit_Count[3]~16_combout ;
wire \U_ads1292|Uspi|r_RX_Bit_Count[2]~13 ;
wire \U_ads1292|Uspi|r_RX_Bit_Count[3]~14_combout ;
wire \U_ads1292|Uspi|r_RX_Bit_Count[3]~15 ;
wire \U_ads1292|Uspi|r_RX_Bit_Count[4]~17_combout ;
wire \U_ads1292|Uspi|r_RX_Bit_Count[4]~18 ;
wire \U_ads1292|Uspi|r_RX_Bit_Count[5]~19_combout ;
wire \U_ads1292|Uspi|dout_valid~0_combout ;
wire \U_ads1292|Uspi|r_RX_Bit_Count[5]~20 ;
wire \U_ads1292|Uspi|r_RX_Bit_Count[6]~21_combout ;
wire \U_ads1292|Uspi|r_RX_Bit_Count[6]~22 ;
wire \U_ads1292|Uspi|r_RX_Bit_Count[7]~23_combout ;
wire \U_ads1292|Uspi|Decoder0~0_combout ;
wire \U_ads1292|Uspi|Decoder0~4_combout ;
wire \ADS_MISO~input_o ;
wire \U_ads1292|Uspi|dout[3]~4_combout ;
wire \U_ads1292|r_spi_rx_data[3]~feeder_combout ;
wire \U_controller|Selector145~0_combout ;
wire \U_controller|Selector96~0_combout ;
wire \U_controller|Selector95~0_combout ;
wire \U_controller|WideOr69~0_combout ;
wire \U_ads1292|Add1~0_combout ;
wire \U_ads1292|Add1~86_combout ;
wire \U_ads1292|Add1~1 ;
wire \U_ads1292|Add1~2_combout ;
wire \U_ads1292|Add1~85_combout ;
wire \U_ads1292|Add1~3 ;
wire \U_ads1292|Add1~4_combout ;
wire \U_ads1292|Add1~84_combout ;
wire \U_ads1292|Add1~5 ;
wire \U_ads1292|Add1~6_combout ;
wire \U_ads1292|Add1~81_combout ;
wire \U_ads1292|Add1~7 ;
wire \U_ads1292|Add1~8_combout ;
wire \U_ads1292|Add1~80_combout ;
wire \U_ads1292|Add1~9 ;
wire \U_ads1292|Add1~10_combout ;
wire \U_ads1292|Add1~79_combout ;
wire \U_ads1292|Add1~11 ;
wire \U_ads1292|Add1~12_combout ;
wire \U_ads1292|Add1~83_combout ;
wire \U_ads1292|Add1~13 ;
wire \U_ads1292|Add1~14_combout ;
wire \U_ads1292|Add1~82_combout ;
wire \U_ads1292|LessThan6~5_combout ;
wire \U_ads1292|Selector31~0_combout ;
wire \U_ads1292|Add1~15 ;
wire \U_ads1292|Add1~16_combout ;
wire \U_ads1292|Add1~78_combout ;
wire \U_ads1292|Add1~17 ;
wire \U_ads1292|Add1~19 ;
wire \U_ads1292|Add1~20_combout ;
wire \U_ads1292|Add1~76_combout ;
wire \U_ads1292|Add1~21 ;
wire \U_ads1292|Add1~22_combout ;
wire \U_ads1292|Add1~73_combout ;
wire \U_ads1292|Add1~23 ;
wire \U_ads1292|Add1~24_combout ;
wire \U_ads1292|Add1~70_combout ;
wire \U_ads1292|Add1~25 ;
wire \U_ads1292|Add1~26_combout ;
wire \U_ads1292|Add1~69_combout ;
wire \U_ads1292|Add1~27 ;
wire \U_ads1292|Add1~28_combout ;
wire \U_ads1292|Add1~72_combout ;
wire \U_ads1292|Add1~29 ;
wire \U_ads1292|Add1~30_combout ;
wire \U_ads1292|Add1~66_combout ;
wire \U_ads1292|Add1~31 ;
wire \U_ads1292|Add1~32_combout ;
wire \U_ads1292|Add1~65_combout ;
wire \U_ads1292|Add1~33 ;
wire \U_ads1292|Add1~34_combout ;
wire \U_ads1292|Add1~64_combout ;
wire \U_ads1292|LessThan6~0_combout ;
wire \U_ads1292|Add1~35 ;
wire \U_ads1292|Add1~36_combout ;
wire \U_ads1292|Add1~75_combout ;
wire \U_ads1292|Add1~37 ;
wire \U_ads1292|Add1~38_combout ;
wire \U_ads1292|Add1~74_combout ;
wire \U_ads1292|Add1~39 ;
wire \U_ads1292|Add1~40_combout ;
wire \U_ads1292|Add1~68_combout ;
wire \U_ads1292|Add1~41 ;
wire \U_ads1292|Add1~42_combout ;
wire \U_ads1292|Add1~67_combout ;
wire \U_ads1292|LessThan6~1_combout ;
wire \U_ads1292|Add1~43 ;
wire \U_ads1292|Add1~44_combout ;
wire \U_ads1292|Add1~71_combout ;
wire \U_ads1292|LessThan6~2_combout ;
wire \U_ads1292|Selector31~1_combout ;
wire \U_ads1292|r_state~35_combout ;
wire \U_ads1292|r_state.ST_SYSCMD_INIT~q ;
wire \U_ads1292|LessThan3~3_combout ;
wire \U_ads1292|LessThan3~2_combout ;
wire \U_ads1292|LessThan3~1_combout ;
wire \U_ads1292|LessThan3~0_combout ;
wire \U_ads1292|LessThan3~4_combout ;
wire \U_ads1292|r_wait_timeout[28]~99 ;
wire \U_ads1292|r_wait_timeout[29]~100_combout ;
wire \U_ads1292|r_wait_timeout[25]~58_combout ;
wire \U_ads1292|r_state~39_combout ;
wire \U_ads1292|r_state.ST_RDATAC_GETDATA2~q ;
wire \U_ads1292|LessThan8~1_combout ;
wire \U_ads1292|LessThan8~0_combout ;
wire \U_ads1292|LessThan8~2_combout ;
wire \U_ads1292|Selector29~0_combout ;
wire \U_ads1292|LessThan7~6_combout ;
wire \U_ads1292|LessThan7~5_combout ;
wire \U_ads1292|LessThan7~7_combout ;
wire \U_ads1292|LessThan7~8_combout ;
wire \U_ads1292|LessThan7~9_combout ;
wire \U_ads1292|Add1~45 ;
wire \U_ads1292|Add1~46_combout ;
wire \U_ads1292|r_counter[23]~15_combout ;
wire \U_ads1292|Add1~47 ;
wire \U_ads1292|Add1~48_combout ;
wire \U_ads1292|r_counter[24]~14_combout ;
wire \U_ads1292|Add1~49 ;
wire \U_ads1292|Add1~50_combout ;
wire \U_ads1292|r_counter[25]~13_combout ;
wire \U_ads1292|Add1~51 ;
wire \U_ads1292|Add1~52_combout ;
wire \U_ads1292|r_counter[26]~12_combout ;
wire \U_ads1292|Add1~53 ;
wire \U_ads1292|Add1~54_combout ;
wire \U_ads1292|r_counter[27]~11_combout ;
wire \U_ads1292|LessThan7~3_combout ;
wire \U_ads1292|LessThan7~10_combout ;
wire \U_ads1292|Selector28~1_combout ;
wire \U_controller|Selector105~0_combout ;
wire \U_controller|Selector105~1_combout ;
wire \U_controller|r_ads_cmd_reg~q ;
wire \U_ads1292|r_mode_read_reg~0_combout ;
wire \U_ads1292|r_mode_read_reg~q ;
wire \ADS_DRDY~input_o ;
wire \Uregs|Equal3~0_combout ;
wire \Uregs|Mux5~3_combout ;
wire \Uregs|Mux5~7_combout ;
wire \Uregs|always4~0_combout ;
wire \Uregs|Mux5~6_combout ;
wire \Uregs|receiver|rf_push_pulse~combout ;
wire \U_controller|Selector151~0_combout ;
wire \U_controller|Selector151~1_combout ;
wire \U_controller|Selector151~2_combout ;
wire \U_controller|pre_state2~32_combout ;
wire \U_controller|Selector144~0_combout ;
wire \U_controller|WideOr67~0_combout ;
wire \U_controller|Selector150~1_combout ;
wire \U_controller|r_mpr_irq_delay[0]~32_combout ;
wire \U_controller|r_mpr_irq_delay[9]~78_combout ;
wire \U_controller|Selector101~0_combout ;
wire \U_controller|Selector99~0_combout ;
wire \U_controller|Selector102~0_combout ;
wire \U_controller|Selector100~0_combout ;
wire \U_controller|Equal1~1_combout ;
wire \U_controller|Selector94~0_combout ;
wire \U_controller|r_firt_para[7]~2_combout ;
wire \U_controller|r_firt_para[7]~4_combout ;
wire \U_controller|r_firt_para[7]~3_combout ;
wire \U_controller|Selector92~0_combout ;
wire \U_controller|Equal0~1_combout ;
wire \U_controller|Selector96~1_combout ;
wire \U_controller|Selector97~0_combout ;
wire \U_controller|Selector98~0_combout ;
wire \U_controller|Equal1~0_combout ;
wire \Uregs|mcr[3]~feeder_combout ;
wire \Uregs|always7~0_combout ;
wire \U_controller|Selector150~3_combout ;
wire \U_controller|Selector150~4_combout ;
wire \U_controller|pre_state2.ST_MPR_IRQ~q ;
wire \U_controller|Selector13~2_combout ;
wire \U_controller|Selector13~3_combout ;
wire \U_controller|Selector13~5_combout ;
wire \U_controller|uart_wdata_o~0_combout ;
wire \U_controller|Selector13~4_combout ;
wire \U_controller|Selector13~6_combout ;
wire \Uregs|receiver|fifo_rx|Add0~0_combout ;
wire \Uregs|receiver|fifo_rx|Add1~0_combout ;
wire \U_controller|Selector19~3_combout ;
wire \U_controller|Selector19~4_combout ;
wire \U_controller|uart_re_o~q ;
wire \Uregs|fifo_read~0_combout ;
wire \Uregs|rf_pop~0_combout ;
wire \Uregs|rf_pop~q ;
wire \Uregs|receiver|fifo_rx|Add1~1 ;
wire \Uregs|receiver|fifo_rx|Add1~2_combout ;
wire \Uregs|receiver|fifo_rx|Add1~3 ;
wire \Uregs|receiver|fifo_rx|Add1~4_combout ;
wire \Uregs|receiver|fifo_rx|Add1~5 ;
wire \Uregs|receiver|fifo_rx|Add1~6_combout ;
wire \Uregs|receiver|fifo_rx|Add1~7 ;
wire \Uregs|receiver|fifo_rx|Add1~8_combout ;
wire \Uregs|lsr0r~0_combout ;
wire \Uregs|lsr0~0_combout ;
wire \Uregs|receiver|fifo_rx|count[0]~0_combout ;
wire \Uregs|receiver|fifo_rx|bottom~0_combout ;
wire \Uregs|receiver|fifo_rx|bottom[0]~feeder_combout ;
wire \Uregs|receiver|fifo_rx|bottom~1_combout ;
wire \Uregs|receiver|fifo_rx|bottom[1]~feeder_combout ;
wire \Uregs|receiver|fifo_rx|bottom~2_combout ;
wire \Uregs|receiver|fifo_rx|bottom[2]~feeder_combout ;
wire \Uregs|receiver|fifo_rx|Add3~0_combout ;
wire \Uregs|receiver|fifo_rx|bottom~3_combout ;
wire \Uregs|receiver|fifo_rx|bottom[3]~feeder_combout ;
wire \Uregs|receiver|fifo_rx|Add3~1_combout ;
wire \Uregs|receiver|fifo_rx|bottom~4_combout ;
wire \Uregs|lcr[1]~1_combout ;
wire \Uregs|receiver|Mux1~0_combout ;
wire \Uregs|receiver|Mux6~0_combout ;
wire \Uregs|receiver|Add1~0_combout ;
wire \Uregs|lcr[1]~_wirecell_combout ;
wire \Uregs|receiver|rparity~0_combout ;
wire \Uregs|receiver|rbit_counter[0]~2_combout ;
wire \Uregs|receiver|rbit_counter[2]~0_combout ;
wire \Uregs|receiver|rbit_counter[2]~1_combout ;
wire \Uregs|receiver|Equal3~0_combout ;
wire \Uregs|receiver|Mux6~1_combout ;
wire \Uregs|receiver|rcounter16[2]~1_combout ;
wire \Uregs|receiver|Mux10~0_combout ;
wire \Uregs|receiver|Mux6~3_combout ;
wire \Uregs|receiver|Add0~0_combout ;
wire \Uregs|receiver|Mux7~0_combout ;
wire \Uregs|receiver|Equal1~0_combout ;
wire \Uregs|receiver|rframing_error~0_combout ;
wire \Uregs|receiver|rframing_error~1_combout ;
wire \Uregs|receiver|rframing_error~2_combout ;
wire \Uregs|receiver|rframing_error~q ;
wire \Uregs|receiver|rcounter16[3]~2_combout ;
wire \Uregs|receiver|rcounter16[3]~3_combout ;
wire \Uregs|receiver|Mux9~0_combout ;
wire \Uregs|receiver|Add0~1_combout ;
wire \Uregs|receiver|Mux8~0_combout ;
wire \Uregs|receiver|Equal2~0_combout ;
wire \Uregs|receiver|rcounter16[2]~0_combout ;
wire \Uregs|receiver|Mux6~4_combout ;
wire \Uregs|receiver|Mux6~2_combout ;
wire \Uregs|receiver|Mux6~5_combout ;
wire \Uregs|receiver|Mux6~6_combout ;
wire \Uregs|receiver|Mux3~2_combout ;
wire \Uregs|receiver|Mux3~0_combout ;
wire \Uregs|receiver|Mux3~1_combout ;
wire \Uregs|receiver|Mux3~3_combout ;
wire \Uregs|receiver|rf_data_in[3]~1_combout ;
wire \Uregs|receiver|Mux5~0_combout ;
wire \Uregs|receiver|Mux5~1_combout ;
wire \Uregs|receiver|Mux5~2_combout ;
wire \Uregs|receiver|Mux5~3_combout ;
wire \Uregs|receiver|rshift[6]~0_combout ;
wire \Uregs|receiver|rshift[6]~4_combout ;
wire \Uregs|receiver|rshift[6]~3_combout ;
wire \Uregs|receiver|rshift[6]~5_combout ;
wire \Uregs|receiver|rshift[6]~6_combout ;
wire \Uregs|receiver|Mux1~1_combout ;
wire \Uregs|receiver|rshift[0]~1_combout ;
wire \Uregs|receiver|rshift~2_combout ;
wire \Uregs|receiver|Selector20~0_combout ;
wire \Uregs|receiver|Selector21~0_combout ;
wire \Uregs|receiver|Selector22~0_combout ;
wire \Uregs|receiver|rf_data_in[4]~0_combout ;
wire \Uregs|receiver|Selector6~0_combout ;
wire \Uregs|receiver|rf_data_in[3]~2_combout ;
wire \Uregs|receiver|rf_data_in[3]~3_combout ;
wire \Uregs|receiver|Selector5~0_combout ;
wire \Uregs|receiver|Selector4~0_combout ;
wire \Uregs|receiver|Selector3~0_combout ;
wire \Uregs|receiver|Selector2~0_combout ;
wire \Uregs|receiver|Selector1~0_combout ;
wire \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \Uregs|receiver|fifo_rx|rfifo|ram~5feeder_combout ;
wire \Uregs|receiver|fifo_rx|rfifo|ram~12_combout ;
wire \Uregs|receiver|fifo_rx|rfifo|ram~13_combout ;
wire \Uregs|receiver|fifo_rx|rfifo|ram~5_q ;
wire \Uregs|receiver|fifo_rx|rfifo|ram~0feeder_combout ;
wire \Uregs|receiver|fifo_rx|rfifo|ram~0_q ;
wire \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[1]~feeder_combout ;
wire \Uregs|receiver|fifo_rx|rfifo|ram~9_combout ;
wire \Uregs|Mux5~1_combout ;
wire \Uregs|Mux5~2_combout ;
wire \Uregs|Mux3~5_combout ;
wire \Uregs|Mux3~6_combout ;
wire \Uregs|Mux3~7_combout ;
wire \U_controller|Selector90~0_combout ;
wire \u_mpr121|r_i2c_data_o[4]~feeder_combout ;
wire \U_ads1292|Uspi|Decoder0~2_combout ;
wire \U_ads1292|Uspi|Decoder0~1_combout ;
wire \U_ads1292|Uspi|dout[4]~0_combout ;
wire \U_ads1292|r_spi_rx_data[4]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[20]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[28]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[36]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[44]~feeder_combout ;
wire \U_controller|r_ads_dout~2_combout ;
wire \U_controller|Selector248~0_combout ;
wire \U_controller|r_ads_dout[3]~5_combout ;
wire \U_controller|r_ads_dout[3]~4_combout ;
wire \U_controller|Selector240~0_combout ;
wire \U_controller|r_ads_dout[44]~3_combout ;
wire \U_controller|Selector232~0_combout ;
wire \U_controller|Selector224~0_combout ;
wire \U_controller|Selector216~0_combout ;
wire \U_controller|Selector208~0_combout ;
wire \U_ads1292|r_spi_rx_data[52]~feeder_combout ;
wire \U_controller|Selector200~0_combout ;
wire \U_controller|Selector192~0_combout ;
wire \U_ads1292|r_spi_rx_data[68]~feeder_combout ;
wire \U_controller|Selector184~0_combout ;
wire \U_controller|Selector13~0_combout ;
wire \U_controller|Selector13~1_combout ;
wire \U_controller|Selector13~7_combout ;
wire \Uregs|dcd_c~0_combout ;
wire \Uregs|Mux0~5_combout ;
wire \Uregs|receiver|Selector10~0_combout ;
wire \Uregs|receiver|rf_data_in[0]~4_combout ;
wire \Uregs|receiver|Selector11~0_combout ;
wire \Uregs|receiver|rf_data_in[2]~6_combout ;
wire \Uregs|receiver|rf_data_in[2]~5_combout ;
wire \Uregs|receiver|rf_data_in[2]~7_combout ;
wire \Uregs|receiver|fifo_rx|fifo~0_combout ;
wire \Uregs|receiver|fifo_rx|Decoder0~0_combout ;
wire \Uregs|receiver|fifo_rx|fifo[13][2]~25_combout ;
wire \Uregs|receiver|fifo_rx|Decoder1~12_combout ;
wire \Uregs|receiver|fifo_rx|fifo[13][2]~26_combout ;
wire \Uregs|receiver|fifo_rx|fifo[13][2]~q ;
wire \Uregs|receiver|rparity~1_combout ;
wire \Uregs|receiver|rparity~2_combout ;
wire \Uregs|receiver|rparity~q ;
wire \Uregs|receiver|WideXor0~0_combout ;
wire \Uregs|receiver|WideXor0~1_combout ;
wire \Uregs|receiver|WideXor0~2_combout ;
wire \Uregs|receiver|Decoder1~0_combout ;
wire \Uregs|receiver|rparity_xor~0_combout ;
wire \Uregs|receiver|rparity_xor~q ;
wire \Uregs|receiver|Selector12~0_combout ;
wire \Uregs|receiver|Selector12~1_combout ;
wire \Uregs|receiver|rparity_error~0_combout ;
wire \Uregs|receiver|rparity_error~1_combout ;
wire \Uregs|receiver|rparity_error~q ;
wire \Uregs|receiver|Selector9~0_combout ;
wire \Uregs|receiver|fifo_rx|fifo~33_combout ;
wire \Uregs|receiver|fifo_rx|fifo[13][1]~q ;
wire \Uregs|receiver|rf_data_in[0]~8_combout ;
wire \Uregs|receiver|rf_data_in[0]~9_combout ;
wire \Uregs|receiver|fifo_rx|fifo~34_combout ;
wire \Uregs|receiver|fifo_rx|Decoder0~1_combout ;
wire \Uregs|receiver|fifo_rx|fifo[14][0]~27_combout ;
wire \Uregs|receiver|fifo_rx|Decoder1~13_combout ;
wire \Uregs|receiver|fifo_rx|fifo[14][0]~28_combout ;
wire \Uregs|receiver|fifo_rx|fifo[14][0]~q ;
wire \Uregs|receiver|fifo_rx|fifo[14][1]~q ;
wire \Uregs|receiver|fifo_rx|WideOr0~1_combout ;
wire \Uregs|receiver|fifo_rx|Decoder0~7_combout ;
wire \Uregs|receiver|fifo_rx|fifo[11][0]~15_combout ;
wire \Uregs|receiver|fifo_rx|Decoder1~7_combout ;
wire \Uregs|receiver|fifo_rx|fifo[11][0]~16_combout ;
wire \Uregs|receiver|fifo_rx|fifo[11][1]~q ;
wire \Uregs|receiver|fifo_rx|fifo[11][0]~feeder_combout ;
wire \Uregs|receiver|fifo_rx|fifo[11][0]~q ;
wire \Uregs|receiver|fifo_rx|fifo[11][2]~q ;
wire \Uregs|receiver|fifo_rx|Decoder1~4_combout ;
wire \Uregs|receiver|fifo_rx|Decoder0~4_combout ;
wire \Uregs|receiver|fifo_rx|fifo[10][2]~9_combout ;
wire \Uregs|receiver|fifo_rx|fifo[10][2]~10_combout ;
wire \Uregs|receiver|fifo_rx|fifo[10][2]~q ;
wire \Uregs|receiver|fifo_rx|WideOr0~3_combout ;
wire \Uregs|receiver|fifo_rx|Decoder1~15_combout ;
wire \Uregs|receiver|fifo_rx|Decoder0~3_combout ;
wire \Uregs|receiver|fifo_rx|fifo[15][2]~31_combout ;
wire \Uregs|receiver|fifo_rx|fifo[15][2]~32_combout ;
wire \Uregs|receiver|fifo_rx|fifo[15][2]~q ;
wire \Uregs|receiver|fifo_rx|fifo[15][1]~q ;
wire \Uregs|receiver|fifo_rx|fifo[14][2]~q ;
wire \Uregs|receiver|fifo_rx|fifo[15][0]~q ;
wire \Uregs|receiver|fifo_rx|WideOr0~0_combout ;
wire \Uregs|receiver|fifo_rx|Decoder0~2_combout ;
wire \Uregs|receiver|fifo_rx|fifo[12][0]~29_combout ;
wire \Uregs|receiver|fifo_rx|Decoder1~14_combout ;
wire \Uregs|receiver|fifo_rx|fifo[12][0]~30_combout ;
wire \Uregs|receiver|fifo_rx|fifo[12][2]~q ;
wire \Uregs|receiver|fifo_rx|fifo[12][1]~q ;
wire \Uregs|receiver|fifo_rx|fifo[13][0]~q ;
wire \Uregs|receiver|fifo_rx|fifo[12][0]~q ;
wire \Uregs|receiver|fifo_rx|WideOr0~2_combout ;
wire \Uregs|receiver|fifo_rx|WideOr0~4_combout ;
wire \Uregs|receiver|fifo_rx|fifo[4][0]~5_combout ;
wire \Uregs|receiver|fifo_rx|Decoder1~2_combout ;
wire \Uregs|receiver|fifo_rx|fifo[4][0]~6_combout ;
wire \Uregs|receiver|fifo_rx|fifo[4][2]~q ;
wire \Uregs|receiver|fifo_rx|fifo[4][1]~feeder_combout ;
wire \Uregs|receiver|fifo_rx|fifo[4][1]~q ;
wire \Uregs|receiver|fifo_rx|fifo[4][0]~q ;
wire \Uregs|receiver|fifo_rx|fifo[5][2]~1_combout ;
wire \Uregs|receiver|fifo_rx|Decoder1~0_combout ;
wire \Uregs|receiver|fifo_rx|fifo[5][2]~2_combout ;
wire \Uregs|receiver|fifo_rx|fifo[5][0]~q ;
wire \Uregs|receiver|fifo_rx|WideOr0~10_combout ;
wire \Uregs|receiver|fifo_rx|Decoder1~11_combout ;
wire \Uregs|receiver|fifo_rx|fifo[3][2]~23_combout ;
wire \Uregs|receiver|fifo_rx|fifo[3][2]~24_combout ;
wire \Uregs|receiver|fifo_rx|fifo[3][1]~q ;
wire \Uregs|receiver|fifo_rx|fifo[3][2]~q ;
wire \Uregs|receiver|fifo_rx|Decoder1~8_combout ;
wire \Uregs|receiver|fifo_rx|fifo[2][0]~17_combout ;
wire \Uregs|receiver|fifo_rx|fifo[2][0]~18_combout ;
wire \Uregs|receiver|fifo_rx|fifo[2][2]~q ;
wire \Uregs|receiver|fifo_rx|fifo[3][0]~q ;
wire \Uregs|receiver|fifo_rx|WideOr0~11_combout ;
wire \Uregs|receiver|fifo_rx|Decoder0~5_combout ;
wire \Uregs|receiver|fifo_rx|fifo[1][0]~19_combout ;
wire \Uregs|receiver|fifo_rx|Decoder1~9_combout ;
wire \Uregs|receiver|fifo_rx|fifo[1][0]~20_combout ;
wire \Uregs|receiver|fifo_rx|fifo[1][1]~q ;
wire \Uregs|receiver|fifo_rx|fifo[1][2]~q ;
wire \Uregs|receiver|fifo_rx|fifo[2][0]~q ;
wire \Uregs|receiver|fifo_rx|fifo[2][1]~q ;
wire \Uregs|receiver|fifo_rx|WideOr0~12_combout ;
wire \Uregs|receiver|fifo_rx|Decoder0~6_combout ;
wire \Uregs|receiver|fifo_rx|fifo[0][2]~21_combout ;
wire \Uregs|receiver|fifo_rx|Decoder1~10_combout ;
wire \Uregs|receiver|fifo_rx|fifo[0][2]~22_combout ;
wire \Uregs|receiver|fifo_rx|fifo[0][1]~q ;
wire \Uregs|receiver|fifo_rx|fifo[1][0]~q ;
wire \Uregs|receiver|fifo_rx|fifo[0][2]~q ;
wire \Uregs|receiver|fifo_rx|fifo[0][0]~q ;
wire \Uregs|receiver|fifo_rx|WideOr0~13_combout ;
wire \Uregs|receiver|fifo_rx|WideOr0~14_combout ;
wire \Uregs|receiver|fifo_rx|fifo[6][2]~3_combout ;
wire \Uregs|receiver|fifo_rx|Decoder1~1_combout ;
wire \Uregs|receiver|fifo_rx|fifo[6][2]~4_combout ;
wire \Uregs|receiver|fifo_rx|fifo[6][0]~q ;
wire \Uregs|receiver|fifo_rx|fifo[5][1]~q ;
wire \Uregs|receiver|fifo_rx|fifo[5][2]~q ;
wire \Uregs|receiver|fifo_rx|fifo[6][1]~q ;
wire \Uregs|receiver|fifo_rx|WideOr0~8_combout ;
wire \Uregs|receiver|fifo_rx|Decoder1~6_combout ;
wire \Uregs|receiver|fifo_rx|fifo[8][0]~13_combout ;
wire \Uregs|receiver|fifo_rx|fifo[8][0]~14_combout ;
wire \Uregs|receiver|fifo_rx|fifo[8][1]~q ;
wire \Uregs|receiver|fifo_rx|fifo[8][0]~q ;
wire \Uregs|receiver|fifo_rx|fifo[8][2]~q ;
wire \Uregs|receiver|fifo_rx|fifo[9][0]~11_combout ;
wire \Uregs|receiver|fifo_rx|Decoder1~5_combout ;
wire \Uregs|receiver|fifo_rx|fifo[9][0]~12_combout ;
wire \Uregs|receiver|fifo_rx|fifo[9][0]~q ;
wire \Uregs|receiver|fifo_rx|WideOr0~6_combout ;
wire \Uregs|receiver|fifo_rx|fifo[9][1]~q ;
wire \Uregs|receiver|fifo_rx|fifo[9][2]~q ;
wire \Uregs|receiver|fifo_rx|fifo[10][0]~q ;
wire \Uregs|receiver|fifo_rx|fifo[10][1]~q ;
wire \Uregs|receiver|fifo_rx|WideOr0~5_combout ;
wire \Uregs|receiver|fifo_rx|fifo[7][0]~7_combout ;
wire \Uregs|receiver|fifo_rx|Decoder1~3_combout ;
wire \Uregs|receiver|fifo_rx|fifo[7][0]~8_combout ;
wire \Uregs|receiver|fifo_rx|fifo[7][0]~q ;
wire \Uregs|receiver|fifo_rx|fifo[7][1]~q ;
wire \Uregs|receiver|fifo_rx|fifo[7][2]~q ;
wire \Uregs|receiver|fifo_rx|fifo[6][2]~feeder_combout ;
wire \Uregs|receiver|fifo_rx|fifo[6][2]~q ;
wire \Uregs|receiver|fifo_rx|WideOr0~7_combout ;
wire \Uregs|receiver|fifo_rx|WideOr0~9_combout ;
wire \Uregs|receiver|fifo_rx|WideOr0~15_combout ;
wire \Uregs|lsr7_d~q ;
wire \Uregs|lsr7r~0_combout ;
wire \Uregs|lsr7r~q ;
wire \Uregs|Mux0~9_combout ;
wire \Uregs|Mux0~4_combout ;
wire \Uregs|Mux0~10_combout ;
wire \Uregs|always8~0_combout ;
wire \Uregs|Mux0~3_combout ;
wire \Uregs|Mux0~11_combout ;
wire \U_controller|Selector87~0_combout ;
wire \U_controller|Selector89~0_combout ;
wire \Uregs|block_cnt[0]~8_combout ;
wire \Uregs|lsr5_d~feeder_combout ;
wire \Uregs|lsr5_d~q ;
wire \Uregs|lsr5r~0_combout ;
wire \Uregs|lsr5r~q ;
wire \Uregs|always31~0_combout ;
wire \Uregs|block_cnt[0]~9 ;
wire \Uregs|block_cnt[1]~11_combout ;
wire \Uregs|block_cnt[1]~12 ;
wire \Uregs|block_cnt[2]~13_combout ;
wire \Uregs|block_cnt[2]~14 ;
wire \Uregs|block_cnt[3]~15_combout ;
wire \Uregs|Decoder3~0_combout ;
wire \Uregs|block_cnt[3]~16 ;
wire \Uregs|block_cnt[4]~17_combout ;
wire \Uregs|WideOr4~0_combout ;
wire \Uregs|block_cnt[4]~18 ;
wire \Uregs|block_cnt[5]~19_combout ;
wire \Uregs|WideOr3~0_combout ;
wire \Uregs|block_cnt[5]~20 ;
wire \Uregs|block_cnt[6]~21_combout ;
wire \Uregs|WideOr2~0_combout ;
wire \Uregs|WideOr2~0_wirecell_combout ;
wire \Uregs|block_cnt[6]~22 ;
wire \Uregs|block_cnt[7]~23_combout ;
wire \Uregs|lsr5~3_combout ;
wire \Uregs|block_cnt[7]~10_combout ;
wire \Uregs|lsr5~2_combout ;
wire \Uregs|lsr5~0_combout ;
wire \Uregs|lsr5~combout ;
wire \Uregs|lcr[0]~_wirecell_combout ;
wire \Uregs|transmitter|bit_counter[0]~_wirecell_combout ;
wire \Uregs|transmitter|Mux4~3_combout ;
wire \Uregs|transmitter|Add0~0_combout ;
wire \Uregs|transmitter|bit_out~6_combout ;
wire \Uregs|transmitter|parity_xor~0_combout ;
wire \Uregs|transmitter|bit_counter[2]~0_combout ;
wire \Uregs|transmitter|bit_counter[2]~1_combout ;
wire \Uregs|transmitter|LessThan0~0_combout ;
wire \Uregs|transmitter|bit_counter[0]~2_combout ;
wire \Uregs|transmitter|Mux4~2_combout ;
wire \Uregs|transmitter|Mux4~4_combout ;
wire \Uregs|transmitter|Mux4~5_combout ;
wire \Uregs|transmitter|Mux4~6_combout ;
wire \Uregs|lsr6~combout ;
wire \Uregs|lsr6_d~q ;
wire \Uregs|lsr6r~0_combout ;
wire \Uregs|lsr6r~q ;
wire \Uregs|Mux1~5_combout ;
wire \Uregs|Mux1~6_combout ;
wire \Uregs|mcr[2]~feeder_combout ;
wire \Uregs|ri_c~0_combout ;
wire \Uregs|Mux1~7_combout ;
wire \U_controller|Selector88~0_combout ;
wire \U_controller|Equal0~0_combout ;
wire \U_controller|Selector124~2_combout ;
wire \U_controller|Selector124~0_combout ;
wire \U_controller|Selector124~1_combout ;
wire \U_controller|Selector124~3_combout ;
wire \U_controller|r_mpr_listening~q ;
wire \U_controller|r_mpr_irq_delay[0]~33 ;
wire \U_controller|r_mpr_irq_delay[1]~34_combout ;
wire \U_controller|r_mpr_irq_delay[1]~35 ;
wire \U_controller|r_mpr_irq_delay[2]~36_combout ;
wire \U_controller|r_mpr_irq_delay[2]~37 ;
wire \U_controller|r_mpr_irq_delay[3]~38_combout ;
wire \U_controller|r_mpr_irq_delay[3]~39 ;
wire \U_controller|r_mpr_irq_delay[4]~40_combout ;
wire \U_controller|r_mpr_irq_delay[4]~41 ;
wire \U_controller|r_mpr_irq_delay[5]~42_combout ;
wire \U_controller|r_mpr_irq_delay[5]~43 ;
wire \U_controller|r_mpr_irq_delay[6]~44_combout ;
wire \U_controller|r_mpr_irq_delay[6]~45 ;
wire \U_controller|r_mpr_irq_delay[7]~46_combout ;
wire \U_controller|r_mpr_irq_delay[7]~47 ;
wire \U_controller|r_mpr_irq_delay[8]~48_combout ;
wire \U_controller|r_mpr_irq_delay[8]~49 ;
wire \U_controller|r_mpr_irq_delay[9]~50_combout ;
wire \U_controller|r_mpr_irq_delay[9]~51 ;
wire \U_controller|r_mpr_irq_delay[10]~52_combout ;
wire \U_controller|r_mpr_irq_delay[10]~53 ;
wire \U_controller|r_mpr_irq_delay[11]~54_combout ;
wire \U_controller|r_mpr_irq_delay[11]~55 ;
wire \U_controller|r_mpr_irq_delay[12]~56_combout ;
wire \U_controller|r_mpr_irq_delay[12]~57 ;
wire \U_controller|r_mpr_irq_delay[13]~58_combout ;
wire \U_controller|r_mpr_irq_delay[13]~59 ;
wire \U_controller|r_mpr_irq_delay[14]~60_combout ;
wire \U_controller|r_mpr_irq_delay[14]~61 ;
wire \U_controller|r_mpr_irq_delay[15]~62_combout ;
wire \U_controller|r_mpr_irq_delay[15]~63 ;
wire \U_controller|r_mpr_irq_delay[16]~64_combout ;
wire \U_controller|r_mpr_irq_delay[16]~65 ;
wire \U_controller|r_mpr_irq_delay[17]~66_combout ;
wire \U_controller|r_mpr_irq_delay[17]~67 ;
wire \U_controller|r_mpr_irq_delay[18]~68_combout ;
wire \U_controller|r_mpr_irq_delay[18]~69 ;
wire \U_controller|r_mpr_irq_delay[19]~70_combout ;
wire \U_controller|r_mpr_irq_delay[19]~71 ;
wire \U_controller|r_mpr_irq_delay[20]~72_combout ;
wire \U_controller|r_mpr_irq_delay[20]~73 ;
wire \U_controller|r_mpr_irq_delay[21]~74_combout ;
wire \U_controller|r_mpr_irq_delay[21]~75 ;
wire \U_controller|r_mpr_irq_delay[22]~76_combout ;
wire \U_controller|r_mpr_irq_delay[22]~77 ;
wire \U_controller|r_mpr_irq_delay[23]~79_combout ;
wire \U_controller|r_mpr_irq_delay[23]~80 ;
wire \U_controller|r_mpr_irq_delay[24]~81_combout ;
wire \U_controller|r_mpr_irq_delay[24]~82 ;
wire \U_controller|r_mpr_irq_delay[25]~83_combout ;
wire \U_controller|r_mpr_irq_delay[25]~84 ;
wire \U_controller|r_mpr_irq_delay[26]~85_combout ;
wire \U_controller|r_mpr_irq_delay[26]~86 ;
wire \U_controller|r_mpr_irq_delay[27]~87_combout ;
wire \U_controller|r_mpr_irq_delay[27]~88 ;
wire \U_controller|r_mpr_irq_delay[28]~89_combout ;
wire \U_controller|r_mpr_irq_delay[28]~90 ;
wire \U_controller|r_mpr_irq_delay[29]~91_combout ;
wire \U_controller|r_mpr_irq_delay[29]~92 ;
wire \U_controller|r_mpr_irq_delay[30]~93_combout ;
wire \U_controller|r_MPR_irq~3_combout ;
wire \U_controller|r_mpr_irq_delay[30]~94 ;
wire \U_controller|r_mpr_irq_delay[31]~95_combout ;
wire \U_controller|r_MPR_irq~2_combout ;
wire \U_controller|LessThan0~5_combout ;
wire \U_controller|LessThan0~0_combout ;
wire \U_controller|LessThan0~1_combout ;
wire \U_controller|LessThan0~2_combout ;
wire \U_controller|LessThan0~3_combout ;
wire \U_controller|LessThan0~4_combout ;
wire \U_controller|r_MPR_irq~0_combout ;
wire \U_controller|r_MPR_irq~1_combout ;
wire \U_controller|r_MPR_irq~4_combout ;
wire \U_controller|r_MPR_irq~5_combout ;
wire \U_controller|r_MPR_irq~q ;
wire \U_controller|Selector150~0_combout ;
wire \U_controller|Selector150~2_combout ;
wire \U_controller|Selector156~0_combout ;
wire \U_controller|Selector156~1_combout ;
wire \U_controller|pre_state2.ST_ADS_RDATAC_SEND_RESULTS~q ;
wire \U_controller|state~56_combout ;
wire \U_controller|state.ST_ADS_RDATAC_SEND_RESULTS~q ;
wire \U_controller|WideOr67~combout ;
wire \U_controller|Selector155~0_combout ;
wire \U_controller|Selector153~0_combout ;
wire \U_controller|Selector152~0_combout ;
wire \U_controller|Selector151~3_combout ;
wire \U_controller|Selector151~4_combout ;
wire \U_controller|Selector151~5_combout ;
wire \U_controller|pre_state2.ST_ADS_SYSCMD_INIT~q ;
wire \U_controller|Selector17~0_combout ;
wire \U_controller|Selector17~1_combout ;
wire \u_mpr121|r_i2c_data_o[0]~feeder_combout ;
wire \U_ads1292|Uspi|dout_valid~2_combout ;
wire \U_ads1292|Uspi|dout[0]~7_combout ;
wire \U_ads1292|r_spi_rx_data[0]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[8]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[16]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[32]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[40]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[48]~feeder_combout ;
wire \U_controller|Selector252~0_combout ;
wire \U_controller|Selector244~0_combout ;
wire \U_controller|Selector236~0_combout ;
wire \U_controller|Selector228~0_combout ;
wire \U_controller|Selector220~0_combout ;
wire \U_controller|Selector212~0_combout ;
wire \U_controller|Selector204~0_combout ;
wire \U_ads1292|r_spi_rx_data[56]~feeder_combout ;
wire \U_controller|Selector196~0_combout ;
wire \U_ads1292|r_spi_rx_data[64]~feeder_combout ;
wire \U_controller|Selector188~0_combout ;
wire \U_controller|Selector17~3_combout ;
wire \U_controller|Selector17~4_combout ;
wire \U_controller|Selector17~2_combout ;
wire \U_controller|Selector17~5_combout ;
wire \U_controller|Selector17~6_combout ;
wire \Uregs|lcr[0]~0_combout ;
wire \Uregs|receiver|rbit_counter[0]~3_combout ;
wire \Uregs|receiver|Mux4~0_combout ;
wire \Uregs|receiver|Mux4~1_combout ;
wire \Uregs|receiver|Mux4~4_combout ;
wire \Uregs|receiver|Mux4~3_combout ;
wire \Uregs|receiver|Mux4~2_combout ;
wire \Uregs|receiver|Mux4~5_combout ;
wire \Uregs|receiver|Mux4~6_combout ;
wire \Uregs|receiver|Selector23~0_combout ;
wire \Uregs|receiver|Selector7~0_combout ;
wire \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \Uregs|Mux4~4_combout ;
wire \Uregs|receiver|fifo_rx|rfifo|ram~4_q ;
wire \Uregs|Mux4~5_combout ;
wire \Uregs|ier[0]~0_combout ;
wire \Uregs|Mux4~6_combout ;
wire \Uregs|Mux4~7_combout ;
wire \Uregs|receiver|fifo_rx|Mux59~7_combout ;
wire \Uregs|receiver|fifo_rx|Mux59~8_combout ;
wire \Uregs|receiver|fifo_rx|Mux59~0_combout ;
wire \Uregs|receiver|fifo_rx|Mux59~1_combout ;
wire \Uregs|receiver|fifo_rx|Mux59~4_combout ;
wire \Uregs|receiver|fifo_rx|Mux59~5_combout ;
wire \Uregs|receiver|fifo_rx|Mux59~2_combout ;
wire \Uregs|receiver|fifo_rx|Mux59~3_combout ;
wire \Uregs|receiver|fifo_rx|Mux59~6_combout ;
wire \Uregs|receiver|fifo_rx|Mux59~9_combout ;
wire \Uregs|lsr3_d~q ;
wire \Uregs|lsr3r~0_combout ;
wire \Uregs|lsr3r~q ;
wire \Uregs|Mux4~8_combout ;
wire \Uregs|msi_reset~0_combout ;
wire \Uregs|msi_reset~q ;
wire \Uregs|delayed_modem_signals[1]~feeder_combout ;
wire \Uregs|msr~0_combout ;
wire \Uregs|Mux4~0_combout ;
wire \Uregs|Mux4~9_combout ;
wire \Uregs|receiver|counter_t[0]~10_combout ;
wire \Uregs|receiver|always4~0_combout ;
wire \Uregs|receiver|counter_t[2]~12_combout ;
wire \Uregs|receiver|counter_t[0]~11 ;
wire \Uregs|receiver|counter_t[1]~13_combout ;
wire \Uregs|receiver|counter_t[1]~14 ;
wire \Uregs|receiver|counter_t[2]~15_combout ;
wire \Uregs|receiver|counter_t[2]~16 ;
wire \Uregs|receiver|counter_t[3]~17_combout ;
wire \Uregs|receiver|counter_t[3]~18 ;
wire \Uregs|receiver|counter_t[4]~19_combout ;
wire \Uregs|receiver|counter_t[4]~20 ;
wire \Uregs|receiver|counter_t[5]~21_combout ;
wire \Uregs|Decoder3~0_wirecell_combout ;
wire \Uregs|receiver|counter_t[5]~22 ;
wire \Uregs|receiver|counter_t[6]~23_combout ;
wire \Uregs|receiver|counter_t[6]~24 ;
wire \Uregs|receiver|counter_t[7]~25_combout ;
wire \Uregs|receiver|WideOr6~0_combout ;
wire \Uregs|receiver|counter_t[7]~26 ;
wire \Uregs|receiver|counter_t[8]~27_combout ;
wire \Uregs|receiver|WideOr5~0_combout ;
wire \Uregs|receiver|counter_t[8]~28 ;
wire \Uregs|receiver|counter_t[9]~29_combout ;
wire \Uregs|ti_int~2_combout ;
wire \Uregs|ti_int~3_combout ;
wire \Uregs|ti_int~4_combout ;
wire \Uregs|ti_int~combout ;
wire \Uregs|ti_int_d~q ;
wire \Uregs|ti_int_pnd~0_combout ;
wire \Uregs|ti_int_pnd~1_combout ;
wire \Uregs|ti_int_pnd~q ;
wire \Uregs|fcr[1]~0_combout ;
wire \Uregs|fcr[0]~1_combout ;
wire \Uregs|rda_int~0_combout ;
wire \Uregs|rda_int~1_combout ;
wire \Uregs|rda_int~2_combout ;
wire \Uregs|rda_int~3_combout ;
wire \Uregs|receiver|fifo_rx|Mux57~2_combout ;
wire \Uregs|receiver|fifo_rx|Mux57~3_combout ;
wire \Uregs|receiver|fifo_rx|Mux57~4_combout ;
wire \Uregs|receiver|fifo_rx|Mux57~5_combout ;
wire \Uregs|receiver|fifo_rx|Mux57~6_combout ;
wire \Uregs|receiver|fifo_rx|Mux57~7_combout ;
wire \Uregs|receiver|fifo_rx|Mux57~8_combout ;
wire \Uregs|receiver|fifo_rx|Mux57~0_combout ;
wire \Uregs|receiver|fifo_rx|Mux57~1_combout ;
wire \Uregs|receiver|fifo_rx|Mux57~9_combout ;
wire \Uregs|lsr4_d~q ;
wire \Uregs|lsr4r~0_combout ;
wire \Uregs|lsr4r~q ;
wire \Uregs|rls_int~0_combout ;
wire \Uregs|rls_int_d~q ;
wire \Uregs|rls_int_pnd~0_combout ;
wire \Uregs|rls_int_pnd~1_combout ;
wire \Uregs|rls_int_pnd~q ;
wire \Uregs|iir~4_combout ;
wire \Uregs|Mux4~10_combout ;
wire \U_controller|Selector91~0_combout ;
wire \U_controller|Selector169~0_combout ;
wire \U_controller|r_ads_din1[5]~0_combout ;
wire \U_ads1292|r_ads_command~5_combout ;
wire \U_ads1292|r_mode_write_reg~0_combout ;
wire \U_ads1292|r_mode_write_reg~q ;
wire \U_ads1292|r_ads_start~0_combout ;
wire \U_ads1292|r_ads_command[7]~0_combout ;
wire \U_controller|Selector171~0_combout ;
wire \U_ads1292|r_ads_command~7_combout ;
wire \U_controller|Selector170~0_combout ;
wire \U_ads1292|r_ads_command~6_combout ;
wire \U_controller|Selector172~0_combout ;
wire \U_ads1292|r_ads_command~8_combout ;
wire \U_ads1292|Selector34~1_combout ;
wire \U_controller|Selector167~0_combout ;
wire \U_ads1292|r_ads_command~4_combout ;
wire \U_controller|Selector168~0_combout ;
wire \U_ads1292|r_ads_command~1_combout ;
wire \U_controller|Selector165~0_combout ;
wire \U_ads1292|r_ads_command~2_combout ;
wire \U_controller|Selector166~0_combout ;
wire \U_ads1292|r_ads_command~3_combout ;
wire \U_ads1292|Selector34~0_combout ;
wire \U_ads1292|Selector34~2_combout ;
wire \U_ads1292|Selector15~0_combout ;
wire \U_ads1292|Selector34~3_combout ;
wire \U_ads1292|r_sys_mode.SYS_MODE_RDATAC~q ;
wire \U_ads1292|always0~1_combout ;
wire \U_ads1292|r_mode_read_data_continue~q ;
wire \U_ads1292|Selector28~0_combout ;
wire \U_ads1292|Selector28~2_combout ;
wire \U_ads1292|r_state.ST_DATAREAD_INIT~q ;
wire \U_ads1292|Selector29~1_combout ;
wire \U_ads1292|r_state.ST_RDATAC_SEND_DUMMY~q ;
wire \U_ads1292|Selector30~0_combout ;
wire \U_ads1292|r_state.ST_RDATAC_GETDATA~q ;
wire \U_ads1292|r_state~40_combout ;
wire \U_ads1292|r_state~41_combout ;
wire \U_ads1292|r_state~42_combout ;
wire \U_ads1292|Selector17~0_combout ;
wire \U_ads1292|LessThan6~7_combout ;
wire \U_ads1292|Selector26~0_combout ;
wire \U_ads1292|r_state.ST_WREG_SEND_DATA~q ;
wire \U_ads1292|Selector27~0_combout ;
wire \U_ads1292|r_state.ST_WREG_WAIT3~q ;
wire \U_ads1292|Selector15~1_combout ;
wire \U_ads1292|r_state.ST_RREG_INIT~q ;
wire \U_ads1292|Selector16~0_combout ;
wire \U_ads1292|r_state.ST_RREG_SEND1~q ;
wire \U_ads1292|Selector17~1_combout ;
wire \U_ads1292|r_state.ST_RREG_WAIT1~q ;
wire \U_ads1292|Selector18~0_combout ;
wire \U_ads1292|r_state.ST_RREG_SEND2~q ;
wire \U_ads1292|Selector19~0_combout ;
wire \U_ads1292|r_state.ST_RREG_WAIT2~q ;
wire \U_ads1292|WideOr29~0_combout ;
wire \U_ads1292|Selector3~4_combout ;
wire \U_ads1292|Selector21~0_combout ;
wire \U_ads1292|Selector21~1_combout ;
wire \U_ads1292|r_state.ST_RREG_SEND_DUMMY~q ;
wire \U_ads1292|r_counter[5]~0_combout ;
wire \U_ads1292|WideOr2~0_combout ;
wire \U_ads1292|r_wait_timeout[25]~59_combout ;
wire \U_ads1292|r_wait_timeout[25]~57_combout ;
wire \U_ads1292|r_wait_timeout[25]~60_combout ;
wire \U_ads1292|LessThan1~0_combout ;
wire \U_ads1292|LessThan3~6_combout ;
wire \U_ads1292|LessThan3~7_combout ;
wire \U_ads1292|Selector22~0_combout ;
wire \U_ads1292|r_state.ST_WREG_SEND1~q ;
wire \U_ads1292|r_wait_timeout[25]~62_combout ;
wire \U_ads1292|r_wait_timeout[25]~61_combout ;
wire \U_ads1292|r_wait_timeout[25]~63_combout ;
wire \U_ads1292|r_wait_timeout[29]~101 ;
wire \U_ads1292|r_wait_timeout[30]~102_combout ;
wire \U_ads1292|r_wait_timeout[30]~103 ;
wire \U_ads1292|r_wait_timeout[31]~104_combout ;
wire \U_ads1292|r_state~36_combout ;
wire \U_ads1292|r_state~37_combout ;
wire \U_ads1292|r_state~38_combout ;
wire \U_ads1292|Selector13~0_combout ;
wire \U_ads1292|r_state.ST_SYSCMD_WARMUP~q ;
wire \U_ads1292|Selector14~0_combout ;
wire \U_ads1292|r_state.ST_SYSCMD_WAIT~q ;
wire \U_ads1292|Selector31~2_combout ;
wire \U_ads1292|Selector31~3_combout ;
wire \U_ads1292|r_state.ST_SPI_WAIT~q ;
wire \U_ads1292|Selector12~0_combout ;
wire \U_ads1292|Selector1~0_combout ;
wire \U_ads1292|Selector1~1_combout ;
wire \U_ads1292|Selector1~2_combout ;
wire \U_ads1292|r_ads_busy~feeder_combout ;
wire \U_ads1292|r_ads_busy~q ;
wire \U_controller|r_ads_din2[0]~0_combout ;
wire \U_ads1292|Selector4~0_combout ;
wire \U_ads1292|r_number_read[7]~0_combout ;
wire \U_ads1292|r_number_read[7]~1_combout ;
wire \U_ads1292|r_received_counter[0]~9_combout ;
wire \U_ads1292|r_received_counter[7]~25_combout ;
wire \U_ads1292|r_received_counter[7]~27_combout ;
wire \U_ads1292|r_received_counter[7]~28_combout ;
wire \U_ads1292|r_received_counter[7]~29_combout ;
wire \U_ads1292|r_received_counter[0]~10 ;
wire \U_ads1292|r_received_counter[1]~11_combout ;
wire \U_ads1292|r_received_counter[1]~12 ;
wire \U_ads1292|r_received_counter[2]~13_combout ;
wire \U_ads1292|r_received_counter[2]~14 ;
wire \U_ads1292|r_received_counter[3]~15_combout ;
wire \U_ads1292|r_received_counter[3]~16 ;
wire \U_ads1292|r_received_counter[4]~17_combout ;
wire \U_ads1292|r_received_counter[4]~18 ;
wire \U_ads1292|r_received_counter[5]~19_combout ;
wire \U_ads1292|r_received_counter[5]~20 ;
wire \U_ads1292|r_received_counter[6]~21_combout ;
wire \U_ads1292|r_received_counter[6]~22 ;
wire \U_ads1292|r_received_counter[7]~23_combout ;
wire \U_ads1292|Selector5~0_combout ;
wire \U_ads1292|Selector6~0_combout ;
wire \U_ads1292|Selector7~0_combout ;
wire \U_ads1292|Selector8~0_combout ;
wire \U_ads1292|Selector9~0_combout ;
wire \U_ads1292|Selector10~0_combout ;
wire \U_ads1292|Selector11~0_combout ;
wire \U_ads1292|LessThan5~1_cout ;
wire \U_ads1292|LessThan5~3_cout ;
wire \U_ads1292|LessThan5~5_cout ;
wire \U_ads1292|LessThan5~7_cout ;
wire \U_ads1292|LessThan5~9_cout ;
wire \U_ads1292|LessThan5~11_cout ;
wire \U_ads1292|LessThan5~13_cout ;
wire \U_ads1292|LessThan5~14_combout ;
wire \U_ads1292|r_ads_rdatac_ready~0_combout ;
wire \U_ads1292|r_ads_rdatac_ready~1_combout ;
wire \U_ads1292|r_ads_rdatac_ready~q ;
wire \U_controller|r_ads_drdy_readed~q ;
wire \U_controller|Selector141~1_combout ;
wire \U_controller|Selector152~1_combout ;
wire \U_controller|Selector148~0_combout ;
wire \U_controller|Selector148~1_combout ;
wire \U_controller|Selector148~2_combout ;
wire \U_controller|Selector148~3_combout ;
wire \U_controller|Selector153~2_combout ;
wire \U_controller|Selector148~4_combout ;
wire \U_controller|Selector148~5_combout ;
wire \U_controller|pre_state2.ST_READ_MPR_INIT~q ;
wire \U_controller|uart_wdata_o~1_combout ;
wire \U_controller|Selector12~2_combout ;
wire \u_mpr121|r_i2c_data_o[5]~feeder_combout ;
wire \U_ads1292|Uspi|Decoder0~5_combout ;
wire \U_ads1292|Uspi|dout[5]~3_combout ;
wire \U_ads1292|r_spi_rx_data[5]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[13]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[21]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[29]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[37]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[45]~feeder_combout ;
wire \U_controller|Selector247~0_combout ;
wire \U_controller|Selector239~0_combout ;
wire \U_controller|Selector231~0_combout ;
wire \U_controller|Selector223~0_combout ;
wire \U_controller|Selector215~0_combout ;
wire \U_controller|Selector207~0_combout ;
wire \U_ads1292|r_spi_rx_data[53]~feeder_combout ;
wire \U_controller|Selector199~0_combout ;
wire \U_controller|Selector191~0_combout ;
wire \U_ads1292|r_spi_rx_data[69]~feeder_combout ;
wire \U_controller|Selector183~0_combout ;
wire \U_controller|Selector12~0_combout ;
wire \U_controller|Selector11~1_combout ;
wire \U_controller|Selector12~1_combout ;
wire \U_controller|Selector12~3_combout ;
wire \Uregs|Mux2~4_combout ;
wire \Uregs|Mux2~10_combout ;
wire \Uregs|mcr[0]~feeder_combout ;
wire \Uregs|dsr_c~0_combout ;
wire \Uregs|Mux2~8_combout ;
wire \U_controller|Selector6~0_combout ;
wire \U_controller|pre_state2~36_combout ;
wire \U_controller|Selector153~1_combout ;
wire \U_controller|Selector153~3_combout ;
wire \U_controller|Selector153~7_combout ;
wire \U_controller|Selector153~4_combout ;
wire \U_controller|Selector153~5_combout ;
wire \U_controller|Selector153~6_combout ;
wire \U_controller|Selector153~8_combout ;
wire \U_controller|pre_state2.ST_ADS_RREG_INIT~q ;
wire \U_controller|Selector137~0_combout ;
wire \U_controller|state.ST_ADS_RREG_INIT~q ;
wire \U_controller|Selector103~1_combout ;
wire \U_controller|state~58_combout ;
wire \U_controller|state.ST_ADS_SYSCMD_INIT~q ;
wire \U_controller|Selector103~0_combout ;
wire \U_controller|Selector103~3_combout ;
wire \U_controller|r_ads_cmd_sys~q ;
wire \U_ads1292|r_mode_system_control~0_combout ;
wire \U_ads1292|r_mode_system_control~q ;
wire \U_ads1292|r_received_counter~8_combout ;
wire \U_ads1292|Selector12~1_combout ;
wire \U_ads1292|r_state.ST_IDLE~q ;
wire \U_ads1292|r_counter[5]~2_combout ;
wire \U_ads1292|r_counter[5]~1_combout ;
wire \U_ads1292|r_counter[5]~3_combout ;
wire \U_ads1292|WideOr31~0_combout ;
wire \U_ads1292|r_counter[5]~4_combout ;
wire \U_ads1292|Add1~55 ;
wire \U_ads1292|Add1~56_combout ;
wire \U_ads1292|r_counter[28]~10_combout ;
wire \U_ads1292|Add1~57 ;
wire \U_ads1292|Add1~58_combout ;
wire \U_ads1292|r_counter[29]~9_combout ;
wire \U_ads1292|Add1~59 ;
wire \U_ads1292|Add1~60_combout ;
wire \U_ads1292|r_counter[30]~8_combout ;
wire \U_ads1292|Add1~61 ;
wire \U_ads1292|Add1~62_combout ;
wire \U_ads1292|r_counter[31]~7_combout ;
wire \U_ads1292|LessThan7~2_combout ;
wire \U_ads1292|LessThan7~4_combout ;
wire \U_ads1292|r_counter[5]~5_combout ;
wire \U_ads1292|r_counter[5]~6_combout ;
wire \U_ads1292|Add1~18_combout ;
wire \U_ads1292|Add1~77_combout ;
wire \U_ads1292|LessThan6~3_combout ;
wire \U_ads1292|LessThan6~4_combout ;
wire \U_ads1292|LessThan6~6_combout ;
wire \U_ads1292|Selector20~0_combout ;
wire \U_ads1292|Selector20~1_combout ;
wire \U_ads1292|r_state.ST_RREG_GETDATA~q ;
wire \U_ads1292|r_spi_rx_data[34]~0_combout ;
wire \U_ads1292|r_spi_rx_data[11]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[19]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[35]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[43]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[51]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[59]~feeder_combout ;
wire \U_controller|Selector249~0_combout ;
wire \U_controller|Selector241~0_combout ;
wire \U_controller|Selector233~0_combout ;
wire \U_controller|Selector225~0_combout ;
wire \U_controller|Selector217~0_combout ;
wire \U_controller|Selector209~0_combout ;
wire \U_controller|Selector201~0_combout ;
wire \U_controller|Selector193~0_combout ;
wire \U_controller|Selector185~0_combout ;
wire \U_controller|Selector14~1_combout ;
wire \U_controller|Selector10~2_combout ;
wire \U_controller|Selector14~0_combout ;
wire \U_controller|Selector14~2_combout ;
wire \U_controller|Selector14~3_combout ;
wire \Uregs|WideOr0~4_combout ;
wire \Uregs|dl[13]~feeder_combout ;
wire \Uregs|WideOr0~0_combout ;
wire \Uregs|WideOr0~1_combout ;
wire \Uregs|WideOr0~2_combout ;
wire \Uregs|start_dlc~q ;
wire \Uregs|Add0~8_combout ;
wire \Uregs|dlc[0]~16_combout ;
wire \Uregs|Add0~0_combout ;
wire \Uregs|dlc[0]~17 ;
wire \Uregs|dlc[1]~18_combout ;
wire \Uregs|Add0~1_combout ;
wire \Uregs|dlc[1]~19 ;
wire \Uregs|dlc[2]~20_combout ;
wire \Uregs|Add0~2_combout ;
wire \Uregs|dlc[2]~21 ;
wire \Uregs|dlc[3]~22_combout ;
wire \Uregs|Add0~3_combout ;
wire \Uregs|dlc[3]~23 ;
wire \Uregs|dlc[4]~24_combout ;
wire \Uregs|Add0~4_combout ;
wire \Uregs|dlc[4]~25 ;
wire \Uregs|dlc[5]~26_combout ;
wire \Uregs|Add0~5_combout ;
wire \Uregs|dlc[5]~27 ;
wire \Uregs|dlc[6]~28_combout ;
wire \Uregs|Add0~6_combout ;
wire \Uregs|dlc[6]~29 ;
wire \Uregs|dlc[7]~30_combout ;
wire \Uregs|Add0~7_combout ;
wire \Uregs|dlc[7]~31 ;
wire \Uregs|dlc[8]~32_combout ;
wire \Uregs|Add0~10_combout ;
wire \Uregs|dlc[8]~33 ;
wire \Uregs|dlc[9]~34_combout ;
wire \Uregs|Add0~9_combout ;
wire \Uregs|dlc[9]~35 ;
wire \Uregs|dlc[10]~36_combout ;
wire \Uregs|Add0~11_combout ;
wire \Uregs|dlc[10]~37 ;
wire \Uregs|dlc[11]~38_combout ;
wire \Uregs|WideOr1~2_combout ;
wire \Uregs|Add0~12_combout ;
wire \Uregs|dlc[11]~39 ;
wire \Uregs|dlc[12]~40_combout ;
wire \Uregs|Add0~14_combout ;
wire \Uregs|dlc[12]~41 ;
wire \Uregs|dlc[13]~42_combout ;
wire \Uregs|Add0~13_combout ;
wire \Uregs|dlc[13]~43 ;
wire \Uregs|dlc[14]~44_combout ;
wire \Uregs|Add0~15_combout ;
wire \Uregs|dlc[14]~45 ;
wire \Uregs|dlc[15]~46_combout ;
wire \Uregs|WideOr1~3_combout ;
wire \Uregs|WideOr1~0_combout ;
wire \Uregs|WideOr1~1_combout ;
wire \Uregs|WideOr1~4_combout ;
wire \Uregs|WideOr0~3_combout ;
wire \Uregs|always29~0_combout ;
wire \Uregs|enable~q ;
wire \Uregs|receiver|counter_b[7]~10_combout ;
wire \Uregs|receiver|counter_b[0]~9 ;
wire \Uregs|receiver|counter_b[1]~11_combout ;
wire \Uregs|receiver|counter_b[1]~12 ;
wire \Uregs|receiver|counter_b[2]~13_combout ;
wire \Uregs|receiver|counter_b[2]~14 ;
wire \Uregs|receiver|counter_b[3]~15_combout ;
wire \Uregs|receiver|counter_b[3]~16 ;
wire \Uregs|receiver|counter_b[4]~17_combout ;
wire \Uregs|receiver|counter_b[4]~18 ;
wire \Uregs|receiver|counter_b[5]~19_combout ;
wire \Uregs|receiver|counter_b[5]~20 ;
wire \Uregs|receiver|counter_b[6]~21_combout ;
wire \Uregs|receiver|counter_b[6]~22 ;
wire \Uregs|receiver|counter_b[7]~23_combout ;
wire \Uregs|receiver|Equal0~1_combout ;
wire \Uregs|receiver|rf_push~1_combout ;
wire \Uregs|receiver|Selector11~1_combout ;
wire \Uregs|receiver|rf_push~0_combout ;
wire \Uregs|receiver|rf_push~2_combout ;
wire \Uregs|receiver|rf_push~q ;
wire \Uregs|receiver|rf_push_q~q ;
wire \Uregs|receiver|fifo_rx|top[2]~1_combout ;
wire \Uregs|receiver|fifo_rx|Add0~1_combout ;
wire \Uregs|receiver|fifo_rx|Add0~2_combout ;
wire \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[6]~feeder_combout ;
wire \Uregs|receiver|fifo_rx|rfifo|ram~10_combout ;
wire \Uregs|receiver|fifo_rx|rfifo|ram~11_combout ;
wire \Uregs|receiver|fifo_rx|rfifo|ram~2_q ;
wire \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \Uregs|Mux4~1_combout ;
wire \Uregs|Mux4~2_combout ;
wire \Uregs|Mux6~0_combout ;
wire \Uregs|Mux6~1_combout ;
wire \Uregs|iir~3_combout ;
wire \Uregs|thre_int_pnd~2_combout ;
wire \Uregs|ms_int~combout ;
wire \Uregs|ms_int_d~q ;
wire \Uregs|ms_int_pnd~0_combout ;
wire \Uregs|ms_int_pnd~1_combout ;
wire \Uregs|ms_int_pnd~q ;
wire \Uregs|iir~0_combout ;
wire \Uregs|iir~1_combout ;
wire \Uregs|thre_int_pnd~1_combout ;
wire \Uregs|thre_int~combout ;
wire \Uregs|thre_int_d~q ;
wire \Uregs|thre_int_pnd~0_combout ;
wire \Uregs|thre_int_pnd~3_combout ;
wire \Uregs|thre_int_pnd~q ;
wire \Uregs|iir~2_combout ;
wire \Uregs|Mux6~2_combout ;
wire \Uregs|Mux6~3_combout ;
wire \Uregs|Mux4~3_combout ;
wire \Uregs|Mux6~4_combout ;
wire \U_controller|Selector93~0_combout ;
wire \U_controller|r_firt_para[1]~feeder_combout ;
wire \u_mpr121|r_i2c_data_o[1]~feeder_combout ;
wire \U_ads1292|Uspi|dout[1]~6_combout ;
wire \U_ads1292|r_spi_rx_data[1]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[17]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[25]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[41]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[49]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[57]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[65]~feeder_combout ;
wire \U_controller|Selector251~0_combout ;
wire \U_controller|Selector243~0_combout ;
wire \U_controller|Selector235~0_combout ;
wire \U_controller|Selector227~0_combout ;
wire \U_controller|Selector219~0_combout ;
wire \U_controller|Selector211~0_combout ;
wire \U_controller|Selector203~0_combout ;
wire \U_controller|Selector195~0_combout ;
wire \U_controller|Selector187~0_combout ;
wire \U_controller|Selector16~3_combout ;
wire \U_controller|Selector16~4_combout ;
wire \U_controller|Selector16~5_combout ;
wire \U_controller|Selector16~6_combout ;
wire \U_controller|Selector16~1_combout ;
wire \U_controller|Selector16~2_combout ;
wire \U_controller|Selector16~7_combout ;
wire \Uregs|mcr[1]~feeder_combout ;
wire \Uregs|cts_c~0_combout ;
wire \Uregs|Mux3~4_combout ;
wire \Uregs|Mux3~10_combout ;
wire \Uregs|Mux3~8_combout ;
wire \Uregs|Mux3~9_combout ;
wire \U_controller|pre_state2~37_combout ;
wire \U_controller|pre_state2~38_combout ;
wire \U_controller|Selector154~7_combout ;
wire \U_controller|Selector149~1_combout ;
wire \U_controller|pre_state2.ST_WRITE_MPR_INIT~q ;
wire \U_controller|Selector15~5_combout ;
wire \U_controller|Selector15~0_combout ;
wire \U_controller|Selector15~1_combout ;
wire \U_controller|Selector15~2_combout ;
wire \u_mpr121|r_i2c_data_o[2]~feeder_combout ;
wire \U_ads1292|Uspi|dout[2]~5_combout ;
wire \U_ads1292|r_spi_rx_data[2]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[18]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[26]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[34]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[42]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[50]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[58]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[66]~feeder_combout ;
wire \U_controller|Selector250~0_combout ;
wire \U_controller|Selector242~0_combout ;
wire \U_controller|Selector234~0_combout ;
wire \U_controller|Selector226~0_combout ;
wire \U_controller|Selector218~0_combout ;
wire \U_controller|Selector210~0_combout ;
wire \U_controller|Selector202~0_combout ;
wire \U_controller|Selector194~0_combout ;
wire \U_controller|Selector186~0_combout ;
wire \U_controller|Selector15~3_combout ;
wire \U_controller|Selector15~4_combout ;
wire \U_controller|Selector15~6_combout ;
wire \Uregs|tx_reset~0_combout ;
wire \Uregs|tx_reset~q ;
wire \Uregs|transmitter|Mux5~0_combout ;
wire \Uregs|transmitter|Mux5~1_combout ;
wire \Uregs|transmitter|tf_pop~q ;
wire \Uregs|transmitter|fifo_tx|count[0]~7_combout ;
wire \Uregs|transmitter|fifo_tx|count[0]~6 ;
wire \Uregs|transmitter|fifo_tx|count[1]~8_combout ;
wire \Uregs|transmitter|fifo_tx|count[1]~9 ;
wire \Uregs|transmitter|fifo_tx|count[2]~10_combout ;
wire \Uregs|transmitter|fifo_tx|count[2]~11 ;
wire \Uregs|transmitter|fifo_tx|count[3]~12_combout ;
wire \Uregs|transmitter|fifo_tx|count[3]~13 ;
wire \Uregs|transmitter|fifo_tx|count[4]~14_combout ;
wire \Uregs|lsr5~1_combout ;
wire \Uregs|lsr6~2_combout ;
wire \Uregs|transmitter|Mux2~2_combout ;
wire \Uregs|transmitter|Mux2~1_combout ;
wire \Uregs|transmitter|Mux2~3_combout ;
wire \Uregs|transmitter|counter[4]~0_combout ;
wire \Uregs|transmitter|Add1~1 ;
wire \Uregs|transmitter|Add1~2_combout ;
wire \Uregs|transmitter|counter[1]~1_combout ;
wire \Uregs|transmitter|counter[1]~2_combout ;
wire \Uregs|transmitter|Add1~3 ;
wire \Uregs|transmitter|Add1~4_combout ;
wire \Uregs|transmitter|Mux18~0_combout ;
wire \Uregs|transmitter|Add1~5 ;
wire \Uregs|transmitter|Add1~6_combout ;
wire \Uregs|transmitter|WideNor1~combout ;
wire \Uregs|transmitter|Mux17~0_combout ;
wire \Uregs|transmitter|Add1~7 ;
wire \Uregs|transmitter|Add1~8_combout ;
wire \Uregs|transmitter|Mux16~0_combout ;
wire \Uregs|transmitter|WideNor1~0_combout ;
wire \Uregs|transmitter|Mux20~0_combout ;
wire \Uregs|transmitter|Equal1~0_combout ;
wire \Uregs|transmitter|Mux3~0_combout ;
wire \Uregs|transmitter|Mux21~0_combout ;
wire \Uregs|transmitter|bit_out~4_combout ;
wire \Uregs|transmitter|fifo_tx|top~0_combout ;
wire \Uregs|transmitter|fifo_tx|top[0]~1_combout ;
wire \Uregs|transmitter|fifo_tx|top~2_combout ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[3]~feeder_combout ;
wire \Uregs|transmitter|fifo_tx|bottom~0_combout ;
wire \Uregs|transmitter|fifo_tx|bottom~1_combout ;
wire \Uregs|transmitter|fifo_tx|bottom~2_combout ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[1]~feeder_combout ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram~9_combout ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[0]~feeder_combout ;
wire \Uregs|transmitter|fifo_tx|Add3~0_combout ;
wire \Uregs|transmitter|fifo_tx|bottom~3_combout ;
wire \Uregs|transmitter|fifo_tx|Add3~1_combout ;
wire \Uregs|transmitter|fifo_tx|bottom~4_combout ;
wire \Uregs|transmitter|fifo_tx|top~3_combout ;
wire \Uregs|transmitter|fifo_tx|Add0~0_combout ;
wire \Uregs|transmitter|fifo_tx|top~4_combout ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram~10_combout ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram~11_combout ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram~14_combout ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram~15_combout ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram~1_q ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram~0feeder_combout ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram~0_q ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram~12_combout ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram~13_combout ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram~2_q ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram~19_combout ;
wire \Uregs|transmitter|shift_out[0]~0_combout ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram~3_q ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram~20_combout ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[11]~feeder_combout ;
wire \Uregs|transmitter|shift_out[1]~1_combout ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram~4_q ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram~21_combout ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[12]~feeder_combout ;
wire \Uregs|transmitter|shift_out[2]~2_combout ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram~5_q ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram~22_combout ;
wire \Uregs|transmitter|shift_out[3]~3_combout ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram~6_q ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram~18_combout ;
wire \Uregs|transmitter|shift_out[4]~4_combout ;
wire \Uregs|transmitter|shift_out[4]~feeder_combout ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram~7_q ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram~23_combout ;
wire \Uregs|transmitter|shift_out[5]~5_combout ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram~8_q ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram~16_combout ;
wire \Uregs|transmitter|fifo_tx|tfifo|ram~17_combout ;
wire \Uregs|transmitter|WideXor0~0_combout ;
wire \Uregs|transmitter|WideXor0~1_combout ;
wire \Uregs|transmitter|Mux0~0_combout ;
wire \Uregs|transmitter|WideXor2~0_combout ;
wire \Uregs|transmitter|Mux0~1_combout ;
wire \Uregs|transmitter|parity_xor~q ;
wire \Uregs|transmitter|bit_out~0_combout ;
wire \Uregs|transmitter|bit_out~1_combout ;
wire \Uregs|transmitter|bit_out~2_combout ;
wire \Uregs|transmitter|bit_out~3_combout ;
wire \Uregs|transmitter|bit_out~5_combout ;
wire \Uregs|transmitter|bit_out~q ;
wire \Uregs|transmitter|Mux21~1_combout ;
wire \Uregs|transmitter|stx_o_tmp~q ;
wire \UART_RXD~input_o ;
wire \Uregs|i_uart_sync_flops|flop_0[0]~0_combout ;
wire \Uregs|serial_in~0_combout ;
wire \Uregs|receiver|Selector16~0_combout ;
wire \Uregs|receiver|rshift[7]~7_combout ;
wire \Uregs|receiver|rshift[7]~8_combout ;
wire \Uregs|receiver|Selector0~0_combout ;
wire \Uregs|receiver|fifo_rx|rfifo|ram~8feeder_combout ;
wire \Uregs|receiver|fifo_rx|rfifo|ram~8_q ;
wire \Uregs|Mux0~6_combout ;
wire \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \Uregs|Mux0~7_combout ;
wire \Uregs|Mux0~8_combout ;
wire \Uregs|Mux0~12_combout ;
wire \U_controller|pre_state2~35_combout ;
wire \U_controller|Selector152~4_combout ;
wire \U_controller|Selector152~5_combout ;
wire \U_controller|Selector152~6_combout ;
wire \U_controller|Selector155~1_combout ;
wire \U_controller|Selector155~2_combout ;
wire \U_controller|Selector155~3_combout ;
wire \U_controller|Selector155~4_combout ;
wire \U_controller|pre_state2.ST_ADS_RDATAC_INIT~q ;
wire \U_controller|Selector145~1_combout ;
wire \U_controller|state.ST_ADS_RDATAC_INIT~q ;
wire \U_controller|WideOr68~0_combout ;
wire \U_controller|WideOr37~0_combout ;
wire \U_controller|Selector103~2_combout ;
wire \U_controller|Selector104~0_combout ;
wire \U_controller|Selector104~1_combout ;
wire \U_controller|r_ads_cmd_data_read~q ;
wire \U_ads1292|r_mode_read_data~0_combout ;
wire \U_ads1292|r_mode_read_data~q ;
wire \U_ads1292|r_state~43_combout ;
wire \U_ads1292|r_state.ST_WREG_INIT~q ;
wire \U_ads1292|WideOr3~1_combout ;
wire \U_ads1292|r_wait_timeout[25]~55_combout ;
wire \U_ads1292|r_wait_timeout[25]~54_combout ;
wire \U_ads1292|r_wait_timeout[25]~56_combout ;
wire \U_ads1292|r_wait_timeout[0]~33 ;
wire \U_ads1292|r_wait_timeout[1]~34_combout ;
wire \U_ads1292|r_wait_timeout[1]~35 ;
wire \U_ads1292|r_wait_timeout[2]~36_combout ;
wire \U_ads1292|r_wait_timeout[2]~37 ;
wire \U_ads1292|r_wait_timeout[3]~38_combout ;
wire \U_ads1292|r_wait_timeout[3]~39 ;
wire \U_ads1292|r_wait_timeout[4]~40_combout ;
wire \U_ads1292|r_wait_timeout[4]~41 ;
wire \U_ads1292|r_wait_timeout[5]~42_combout ;
wire \U_ads1292|r_wait_timeout[5]~43 ;
wire \U_ads1292|r_wait_timeout[6]~44_combout ;
wire \U_ads1292|r_wait_timeout[6]~45 ;
wire \U_ads1292|r_wait_timeout[7]~46_combout ;
wire \U_ads1292|r_wait_timeout[7]~47 ;
wire \U_ads1292|r_wait_timeout[8]~48_combout ;
wire \U_ads1292|r_wait_timeout[8]~49 ;
wire \U_ads1292|r_wait_timeout[9]~50_combout ;
wire \U_ads1292|r_wait_timeout[9]~51 ;
wire \U_ads1292|r_wait_timeout[10]~52_combout ;
wire \U_ads1292|r_wait_timeout[10]~53 ;
wire \U_ads1292|r_wait_timeout[11]~64_combout ;
wire \U_ads1292|r_wait_timeout[11]~65 ;
wire \U_ads1292|r_wait_timeout[12]~66_combout ;
wire \U_ads1292|r_wait_timeout[12]~67 ;
wire \U_ads1292|r_wait_timeout[13]~68_combout ;
wire \U_ads1292|r_wait_timeout[13]~69 ;
wire \U_ads1292|r_wait_timeout[14]~70_combout ;
wire \U_ads1292|r_wait_timeout[14]~71 ;
wire \U_ads1292|r_wait_timeout[15]~72_combout ;
wire \U_ads1292|r_wait_timeout[15]~73 ;
wire \U_ads1292|r_wait_timeout[16]~74_combout ;
wire \U_ads1292|r_wait_timeout[16]~75 ;
wire \U_ads1292|r_wait_timeout[17]~76_combout ;
wire \U_ads1292|r_wait_timeout[17]~77 ;
wire \U_ads1292|r_wait_timeout[18]~78_combout ;
wire \U_ads1292|r_wait_timeout[18]~79 ;
wire \U_ads1292|r_wait_timeout[19]~80_combout ;
wire \U_ads1292|r_wait_timeout[19]~81 ;
wire \U_ads1292|r_wait_timeout[20]~82_combout ;
wire \U_ads1292|r_wait_timeout[20]~83 ;
wire \U_ads1292|r_wait_timeout[21]~84_combout ;
wire \U_ads1292|r_wait_timeout[21]~85 ;
wire \U_ads1292|r_wait_timeout[22]~86_combout ;
wire \U_ads1292|r_wait_timeout[22]~87 ;
wire \U_ads1292|r_wait_timeout[23]~88_combout ;
wire \U_ads1292|r_wait_timeout[23]~89 ;
wire \U_ads1292|r_wait_timeout[24]~90_combout ;
wire \U_ads1292|r_wait_timeout[24]~91 ;
wire \U_ads1292|r_wait_timeout[25]~92_combout ;
wire \U_ads1292|r_wait_timeout[25]~93 ;
wire \U_ads1292|r_wait_timeout[26]~94_combout ;
wire \U_ads1292|r_wait_timeout[26]~95 ;
wire \U_ads1292|r_wait_timeout[27]~96_combout ;
wire \U_ads1292|r_wait_timeout[27]~97 ;
wire \U_ads1292|r_wait_timeout[28]~98_combout ;
wire \U_ads1292|LessThan3~5_combout ;
wire \U_ads1292|LessThan3~8_combout ;
wire \U_ads1292|LessThan3~9_combout ;
wire \U_ads1292|Selector23~0_combout ;
wire \U_ads1292|r_state.ST_WREG_WAIT1~q ;
wire \U_ads1292|Selector24~0_combout ;
wire \U_ads1292|r_state.ST_WREG_SEND2~q ;
wire \U_ads1292|Selector25~0_combout ;
wire \U_ads1292|r_state.ST_WREG_WAIT2~q ;
wire \U_ads1292|r_received_counter[7]~26_combout ;
wire \U_ads1292|Selector3~10_combout ;
wire \U_ads1292|Selector3~5_combout ;
wire \U_ads1292|Selector3~6_combout ;
wire \U_ads1292|Selector3~7_combout ;
wire \U_ads1292|Selector3~2_combout ;
wire \U_ads1292|Selector3~3_combout ;
wire \U_ads1292|Selector3~8_combout ;
wire \U_ads1292|Selector3~9_combout ;
wire \U_ads1292|r_spi_tx_en~q ;
wire \U_ads1292|Uspi|r_sclk_edges[2]~10_combout ;
wire \U_ads1292|Uspi|r_sclk_edges[0]~9 ;
wire \U_ads1292|Uspi|r_sclk_edges[1]~11_combout ;
wire \U_ads1292|Uspi|r_sclk_edges[1]~12 ;
wire \U_ads1292|Uspi|r_sclk_edges[2]~13_combout ;
wire \U_ads1292|Uspi|r_sclk_edges[2]~14 ;
wire \U_ads1292|Uspi|r_sclk_edges[3]~15_combout ;
wire \U_ads1292|Uspi|r_sclk_edges[3]~16 ;
wire \U_ads1292|Uspi|r_sclk_edges[4]~17_combout ;
wire \U_ads1292|Uspi|r_sclk_edges[4]~18 ;
wire \U_ads1292|Uspi|r_sclk_edges[5]~19_combout ;
wire \U_ads1292|Uspi|r_sclk_edges[5]~20 ;
wire \U_ads1292|Uspi|r_sclk_edges[6]~21_combout ;
wire \U_ads1292|Uspi|r_sclk_edges[6]~22 ;
wire \U_ads1292|Uspi|r_sclk_edges[7]~23_combout ;
wire \U_ads1292|Uspi|LessThan0~1_combout ;
wire \U_ads1292|Uspi|tx_ready~0_combout ;
wire \U_ads1292|Uspi|tx_ready~q ;
wire \U_ads1292|Uspi|r_RX_Bit_Count[0]~9 ;
wire \U_ads1292|Uspi|r_RX_Bit_Count[1]~10_combout ;
wire \U_ads1292|Uspi|Decoder0~3_combout ;
wire \U_ads1292|Uspi|dout[6]~1_combout ;
wire \U_ads1292|r_spi_rx_data[6]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[14]~feeder_combout ;
wire \U_controller|Selector246~0_combout ;
wire \U_controller|Selector238~0_combout ;
wire \U_ads1292|r_spi_rx_data[22]~feeder_combout ;
wire \U_controller|Selector230~0_combout ;
wire \U_ads1292|r_spi_rx_data[30]~feeder_combout ;
wire \U_controller|Selector222~0_combout ;
wire \U_controller|Selector214~0_combout ;
wire \U_ads1292|r_spi_rx_data[46]~feeder_combout ;
wire \U_controller|Selector206~0_combout ;
wire \U_ads1292|r_spi_rx_data[54]~feeder_combout ;
wire \U_controller|Selector198~0_combout ;
wire \U_ads1292|r_spi_rx_data[62]~feeder_combout ;
wire \U_controller|Selector190~0_combout ;
wire \U_ads1292|r_spi_rx_data[70]~feeder_combout ;
wire \U_controller|Selector182~0_combout ;
wire \U_controller|Selector11~3_combout ;
wire \U_controller|Selector11~4_combout ;
wire \U_controller|Selector11~2_combout ;
wire \U_controller|Selector11~0_combout ;
wire \U_controller|Selector11~5_combout ;
wire \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \Uregs|receiver|fifo_rx|rfifo|ram~7feeder_combout ;
wire \Uregs|receiver|fifo_rx|rfifo|ram~7_q ;
wire \Uregs|Mux1~2_combout ;
wire \Uregs|Mux1~3_combout ;
wire \Uregs|Mux1~4_combout ;
wire \Uregs|Mux1~8_combout ;
wire \U_controller|pre_state2~33_combout ;
wire \U_controller|pre_state2~34_combout ;
wire \U_controller|Selector152~8_combout ;
wire \U_controller|Selector152~7_combout ;
wire \U_controller|Selector152~2_combout ;
wire \U_controller|Selector152~3_combout ;
wire \U_controller|Selector152~9_combout ;
wire \U_controller|pre_state2.ST_ADS_RDATA_INIT~q ;
wire \U_controller|state~55_combout ;
wire \U_controller|state.ST_ADS_RDATA_INIT~q ;
wire \U_controller|Selector19~0_combout ;
wire \U_controller|r_mpr_reg_addr~0_combout ;
wire \U_controller|Selector19~1_combout ;
wire \U_controller|Selector19~2_combout ;
wire \U_controller|Selector8~0_combout ;
wire \Uregs|Mux5~0_combout ;
wire \Uregs|lsr_mask_condition~combout ;
wire \Uregs|lsr_mask_d~q ;
wire \Uregs|lsr_mask~combout ;
wire \Uregs|receiver|fifo_rx|Mux58~0_combout ;
wire \Uregs|receiver|fifo_rx|Mux58~1_combout ;
wire \Uregs|receiver|fifo_rx|Mux58~4_combout ;
wire \Uregs|receiver|fifo_rx|Mux58~5_combout ;
wire \Uregs|receiver|fifo_rx|Mux58~2_combout ;
wire \Uregs|receiver|fifo_rx|Mux58~3_combout ;
wire \Uregs|receiver|fifo_rx|Mux58~6_combout ;
wire \Uregs|receiver|fifo_rx|Mux58~7_combout ;
wire \Uregs|receiver|fifo_rx|Mux58~8_combout ;
wire \Uregs|receiver|fifo_rx|Mux58~9_combout ;
wire \Uregs|lsr2_d~q ;
wire \Uregs|lsr2r~0_combout ;
wire \Uregs|lsr2r~q ;
wire \Uregs|Mux5~8_combout ;
wire \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \Uregs|Mux5~4_combout ;
wire \Uregs|receiver|fifo_rx|rfifo|ram~3_q ;
wire \Uregs|Mux5~5_combout ;
wire \Uregs|Mux5~9_combout ;
wire \Uregs|Mux5~10_combout ;
wire \Uregs|Mux5~11_combout ;
wire \Uregs|Mux5~12_combout ;
wire \U_controller|Selector154~2_combout ;
wire \U_controller|Selector149~0_combout ;
wire \U_controller|Selector154~3_combout ;
wire \U_controller|Selector154~4_combout ;
wire \U_controller|Selector154~5_combout ;
wire \U_controller|Selector154~6_combout ;
wire \U_controller|pre_state2.ST_ADS_WREG_INIT~q ;
wire \U_controller|Selector139~0_combout ;
wire \U_controller|state.ST_ADS_WREG_INIT~q ;
wire \U_controller|state.ST_ADS_WREG_WAIT~feeder_combout ;
wire \U_controller|state.ST_ADS_WREG_WAIT~q ;
wire \U_controller|state.ST_ADS_RDATAC_WAIT~feeder_combout ;
wire \U_controller|state.ST_ADS_RDATAC_WAIT~q ;
wire \U_controller|state.ST_ADS_RREG_WAIT~q ;
wire \U_controller|Selector136~0_combout ;
wire \U_controller|state.ST_ADS_SYSCMD_WAIT~q ;
wire \U_controller|Selector141~0_combout ;
wire \U_controller|Selector141~2_combout ;
wire \U_controller|Selector141~3_combout ;
wire \U_controller|state.ST_ADS_SENDPC~q ;
wire \U_controller|WideOr10~0_combout ;
wire \U_controller|WideOr10~1_combout ;
wire \U_controller|r_counter2[9]~57_combout ;
wire \U_controller|r_counter2[9]~55_combout ;
wire \U_controller|r_counter2[9]~56_combout ;
wire \U_controller|r_counter2[9]~58_combout ;
wire \U_controller|r_counter2[0]~34 ;
wire \U_controller|r_counter2[1]~35_combout ;
wire \U_controller|r_counter2[1]~36 ;
wire \U_controller|r_counter2[2]~37_combout ;
wire \U_controller|r_counter2[2]~38 ;
wire \U_controller|r_counter2[3]~39_combout ;
wire \U_controller|r_counter2[3]~40 ;
wire \U_controller|r_counter2[4]~41_combout ;
wire \U_controller|r_counter2[4]~42 ;
wire \U_controller|r_counter2[5]~43_combout ;
wire \U_controller|r_counter2[5]~44 ;
wire \U_controller|r_counter2[6]~45_combout ;
wire \U_controller|r_counter2[6]~46 ;
wire \U_controller|r_counter2[7]~47_combout ;
wire \U_controller|r_counter2[7]~48 ;
wire \U_controller|r_counter2[8]~49_combout ;
wire \U_controller|r_counter2[8]~50 ;
wire \U_controller|r_counter2[9]~51_combout ;
wire \U_controller|r_counter2[9]~52 ;
wire \U_controller|r_counter2[10]~53_combout ;
wire \U_controller|r_counter2[10]~54 ;
wire \U_controller|r_counter2[11]~59_combout ;
wire \U_controller|r_counter2[11]~60 ;
wire \U_controller|r_counter2[12]~61_combout ;
wire \U_controller|r_counter2[12]~62 ;
wire \U_controller|r_counter2[13]~63_combout ;
wire \U_controller|r_counter2[13]~64 ;
wire \U_controller|r_counter2[14]~65_combout ;
wire \U_controller|r_counter2[14]~66 ;
wire \U_controller|r_counter2[15]~67_combout ;
wire \U_controller|r_counter2[15]~68 ;
wire \U_controller|r_counter2[16]~69_combout ;
wire \U_controller|r_counter2[16]~70 ;
wire \U_controller|r_counter2[17]~71_combout ;
wire \U_controller|r_counter2[17]~72 ;
wire \U_controller|r_counter2[18]~73_combout ;
wire \U_controller|r_counter2[18]~74 ;
wire \U_controller|r_counter2[19]~75_combout ;
wire \U_controller|r_counter2[19]~76 ;
wire \U_controller|r_counter2[20]~77_combout ;
wire \U_controller|r_counter2[20]~78 ;
wire \U_controller|r_counter2[21]~79_combout ;
wire \U_controller|r_counter2[21]~80 ;
wire \U_controller|r_counter2[22]~81_combout ;
wire \U_controller|r_counter2[22]~82 ;
wire \U_controller|r_counter2[23]~83_combout ;
wire \U_controller|r_counter2[23]~84 ;
wire \U_controller|r_counter2[24]~85_combout ;
wire \U_controller|r_counter2[24]~86 ;
wire \U_controller|r_counter2[25]~87_combout ;
wire \U_controller|LessThan2~6_combout ;
wire \U_controller|LessThan2~2_combout ;
wire \U_controller|LessThan2~3_combout ;
wire \U_controller|LessThan2~1_combout ;
wire \U_controller|LessThan2~0_combout ;
wire \U_controller|LessThan2~4_combout ;
wire \U_controller|LessThan2~5_combout ;
wire \U_controller|r_counter2[25]~88 ;
wire \U_controller|r_counter2[26]~89_combout ;
wire \U_controller|r_counter2[26]~90 ;
wire \U_controller|r_counter2[27]~91_combout ;
wire \U_controller|r_counter2[27]~92 ;
wire \U_controller|r_counter2[28]~93_combout ;
wire \U_controller|r_counter2[28]~94 ;
wire \U_controller|r_counter2[29]~95_combout ;
wire \U_controller|r_counter2[29]~96 ;
wire \U_controller|r_counter2[30]~97_combout ;
wire \U_controller|r_counter2[30]~98 ;
wire \U_controller|r_counter2[31]~99_combout ;
wire \U_controller|LessThan2~7_combout ;
wire \U_controller|LessThan2~8_combout ;
wire \U_controller|LessThan2~9_combout ;
wire \U_controller|Selector144~1_combout ;
wire \U_controller|state.ST_ADS_SENDPC_WAIT_2~q ;
wire \U_controller|WideOr37~1_combout ;
wire \U_controller|r_ads_sendpc_counter[2]~16_combout ;
wire \U_controller|r_ads_sendpc_counter[2]~17_combout ;
wire \U_controller|r_ads_sendpc_counter[2]~18_combout ;
wire \U_controller|r_ads_sendpc_counter[0]~9 ;
wire \U_controller|r_ads_sendpc_counter[1]~10_combout ;
wire \U_controller|r_ads_sendpc_counter[1]~11 ;
wire \U_controller|r_ads_sendpc_counter[2]~12_combout ;
wire \U_controller|r_ads_sendpc_counter[2]~13 ;
wire \U_controller|r_ads_sendpc_counter[3]~14_combout ;
wire \U_controller|Selector118~0_combout ;
wire \U_controller|Selector118~1_combout ;
wire \U_controller|Selector118~2_combout ;
wire \U_controller|Selector121~0_combout ;
wire \U_controller|Selector121~1_combout ;
wire \U_controller|LessThan3~1_combout ;
wire \U_controller|r_ads_sendpc_counter[3]~15 ;
wire \U_controller|r_ads_sendpc_counter[4]~19_combout ;
wire \U_controller|r_ads_sendpc_counter[4]~20 ;
wire \U_controller|r_ads_sendpc_counter[5]~21_combout ;
wire \U_controller|r_ads_sendpc_counter[5]~22 ;
wire \U_controller|r_ads_sendpc_counter[6]~23_combout ;
wire \U_controller|r_ads_sendpc_counter[6]~24 ;
wire \U_controller|r_ads_sendpc_counter[7]~25_combout ;
wire \U_controller|LessThan3~0_combout ;
wire \U_controller|LessThan3~2_combout ;
wire \U_controller|Selector143~0_combout ;
wire \U_controller|state.ST_ADS_SENDPC_2~q ;
wire \u_mpr121|r_i2c_data_shift[7]~feeder_combout ;
wire \u_mpr121|r_i2c_data_o[7]~feeder_combout ;
wire \U_ads1292|Uspi|dout[7]~2_combout ;
wire \U_ads1292|r_spi_rx_data[7]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[15]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[23]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[31]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[39]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[55]~feeder_combout ;
wire \U_ads1292|r_spi_rx_data[63]~feeder_combout ;
wire \U_controller|Selector245~0_combout ;
wire \U_controller|Selector237~0_combout ;
wire \U_controller|Selector229~0_combout ;
wire \U_controller|Selector221~0_combout ;
wire \U_controller|Selector213~0_combout ;
wire \U_controller|Selector205~0_combout ;
wire \U_controller|Selector197~0_combout ;
wire \U_controller|Selector189~0_combout ;
wire \U_controller|Selector181~0_combout ;
wire \U_controller|Selector10~0_combout ;
wire \U_controller|Selector10~1_combout ;
wire \U_controller|Selector10~3_combout ;
wire \Uregs|Mux2~5_combout ;
wire \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \Uregs|receiver|fifo_rx|rfifo|ram~6_q ;
wire \Uregs|Mux2~6_combout ;
wire \Uregs|Mux2~7_combout ;
wire \Uregs|Mux2~9_combout ;
wire \U_controller|WideOr1~0_combout ;
wire \U_controller|WideOr1~1_combout ;
wire \U_controller|Selector84~0_combout ;
wire \U_controller|pre_state1.ST_IDLE~q ;
wire \U_controller|Decoder0~0_combout ;
wire \U_controller|Decoder0~1_combout ;
wire \U_controller|r_counter[24]~36_combout ;
wire \U_controller|r_counter[24]~37_combout ;
wire \U_controller|r_counter[0]~33 ;
wire \U_controller|r_counter[1]~34_combout ;
wire \U_controller|r_counter[1]~35 ;
wire \U_controller|r_counter[2]~38_combout ;
wire \U_controller|r_counter[2]~39 ;
wire \U_controller|r_counter[3]~40_combout ;
wire \U_controller|r_counter[3]~41 ;
wire \U_controller|r_counter[4]~42_combout ;
wire \U_controller|r_counter[4]~43 ;
wire \U_controller|r_counter[5]~44_combout ;
wire \U_controller|r_counter[5]~45 ;
wire \U_controller|r_counter[6]~46_combout ;
wire \U_controller|r_counter[6]~47 ;
wire \U_controller|r_counter[7]~48_combout ;
wire \U_controller|r_counter[7]~49 ;
wire \U_controller|r_counter[8]~50_combout ;
wire \U_controller|r_counter[8]~51 ;
wire \U_controller|r_counter[9]~52_combout ;
wire \U_controller|r_counter[9]~53 ;
wire \U_controller|r_counter[10]~54_combout ;
wire \U_controller|r_counter[10]~55 ;
wire \U_controller|r_counter[11]~56_combout ;
wire \U_controller|r_counter[11]~57 ;
wire \U_controller|r_counter[12]~58_combout ;
wire \U_controller|r_counter[12]~59 ;
wire \U_controller|r_counter[13]~60_combout ;
wire \U_controller|r_counter[13]~61 ;
wire \U_controller|r_counter[14]~62_combout ;
wire \U_controller|r_counter[14]~63 ;
wire \U_controller|r_counter[15]~64_combout ;
wire \U_controller|r_counter[15]~65 ;
wire \U_controller|r_counter[16]~66_combout ;
wire \U_controller|r_counter[16]~67 ;
wire \U_controller|r_counter[17]~68_combout ;
wire \U_controller|r_counter[17]~69 ;
wire \U_controller|r_counter[18]~70_combout ;
wire \U_controller|r_counter[18]~71 ;
wire \U_controller|r_counter[19]~72_combout ;
wire \U_controller|r_counter[19]~73 ;
wire \U_controller|r_counter[20]~74_combout ;
wire \U_controller|r_counter[20]~75 ;
wire \U_controller|r_counter[21]~76_combout ;
wire \U_controller|r_counter[21]~77 ;
wire \U_controller|r_counter[22]~78_combout ;
wire \U_controller|r_counter[22]~79 ;
wire \U_controller|r_counter[23]~80_combout ;
wire \U_controller|r_counter[23]~81 ;
wire \U_controller|r_counter[24]~82_combout ;
wire \U_controller|LessThan1~6_combout ;
wire \U_controller|r_counter[24]~83 ;
wire \U_controller|r_counter[25]~84_combout ;
wire \U_controller|r_counter[25]~85 ;
wire \U_controller|r_counter[26]~86_combout ;
wire \U_controller|r_counter[26]~87 ;
wire \U_controller|r_counter[27]~88_combout ;
wire \U_controller|r_counter[27]~89 ;
wire \U_controller|r_counter[28]~90_combout ;
wire \U_controller|LessThan1~7_combout ;
wire \U_controller|r_counter[28]~91 ;
wire \U_controller|r_counter[29]~92_combout ;
wire \U_controller|r_counter[29]~93 ;
wire \U_controller|r_counter[30]~94_combout ;
wire \U_controller|r_counter[30]~95 ;
wire \U_controller|r_counter[31]~96_combout ;
wire \U_controller|LessThan1~8_combout ;
wire \U_controller|LessThan1~5_combout ;
wire \U_controller|LessThan1~3_combout ;
wire \U_controller|LessThan1~1_combout ;
wire \U_controller|LessThan1~2_combout ;
wire \U_controller|LessThan1~0_combout ;
wire \U_controller|LessThan1~4_combout ;
wire \U_controller|LessThan1~9_combout ;
wire \U_controller|Selector128~0_combout ;
wire \U_controller|state.ST_SEND_TEST_CHAR_WAIT~q ;
wire \U_controller|Selector126~0_combout ;
wire \U_controller|Selector126~1_combout ;
wire \U_controller|state.ST_SEND_TEST_CHAR~q ;
wire \U_controller|Selector127~1_combout ;
wire \U_controller|Selector127~2_combout ;
wire \U_controller|Selector127~3_combout ;
wire \U_controller|Selector127~0_combout ;
wire \U_controller|Selector127~4_combout ;
wire \U_controller|state.ST_READ_LSR~q ;
wire \U_controller|state.ST_CHECK_LSR~feeder_combout ;
wire \U_controller|state.ST_CHECK_LSR~q ;
wire \U_controller|state~57_combout ;
wire \U_controller|state.ST_READ_DATA_COME~q ;
wire \U_controller|state~59_combout ;
wire \U_controller|state.ST_WRITE_MPR_INIT~q ;
wire \U_controller|state.ST_WRITE_MPR_EN~q ;
wire \U_controller|Selector123~0_combout ;
wire \U_controller|Selector123~1_combout ;
wire \U_controller|r_mpr_ren~q ;
wire \u_mpr121|Selector19~0_combout ;
wire \u_mpr121|r_state.ST_IDLE~feeder_combout ;
wire \u_mpr121|r_state.ST_IDLE~q ;
wire \u_mpr121|r_mpr121_busy~1_combout ;
wire \u_mpr121|r_mpr121_busy~q ;
wire \U_controller|Selector130~0_combout ;
wire \U_controller|state.ST_READ_MPR_WAIT~q ;
wire \U_controller|state~53_combout ;
wire \U_controller|state.ST_MPR_SENDPC~q ;
wire \U_controller|Selector132~0_combout ;
wire \U_controller|state.ST_MPR_SENDPC_WAIT~q ;
wire \U_controller|state~52_combout ;
wire \U_controller|state.ST_MPR_SENDPC_2~q ;
wire \U_controller|Selector133~0_combout ;
wire \U_controller|state.ST_MPR_SENDPC_WAIT_2~q ;
wire \U_controller|state~51_combout ;
wire \U_controller|state.ST_MPR_SENDPC_3~q ;
wire \U_controller|Selector134~1_combout ;
wire \U_controller|state.ST_MPR_SENDPC_WAIT_3~q ;
wire \U_controller|Selector134~0_combout ;
wire \U_controller|WideOr34~0_combout ;
wire \U_controller|Selector85~0_combout ;
wire \U_controller|Selector150~5_combout ;
wire \U_controller|Selector85~1_combout ;
wire \U_controller|pre_state1.ST_GET_FIRST_PARA~q ;
wire \U_controller|Selector86~0_combout ;
wire \U_controller|Selector86~1_combout ;
wire \U_controller|pre_state1.ST_GET_SECOND_PARA~q ;
wire \U_controller|state~54_combout ;
wire \U_controller|state.ST_MPR_IRQ~q ;
wire \U_controller|WideNor0~0_combout ;
wire \U_controller|Selector147~0_combout ;
wire \U_controller|pre_state2.ST_IDLE~q ;
wire \U_controller|Selector125~2_combout ;
wire \U_controller|state.ST_IDLE~q ;
wire \U_controller|state.ST_DL_MSB~0_combout ;
wire \U_controller|state.ST_DL_MSB~q ;
wire \U_controller|state.ST_DL_LSB~feeder_combout ;
wire \U_controller|state.ST_DL_LSB~q ;
wire \U_controller|state.ST_LCR~q ;
wire \U_controller|Selector9~0_combout ;
wire \U_controller|Selector9~1_combout ;
wire \Uregs|wb_dat_o~0_combout ;
wire \Uregs|receiver|fifo_rx|rfifo|ram~1_q ;
wire \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \Uregs|wb_dat_o~1_combout ;
wire \Uregs|wb_dat_o~2_combout ;
wire \Uregs|wb_dat_o~3_combout ;
wire \Uregs|Mux7~3_combout ;
wire \Uregs|Mux7~4_combout ;
wire \Uregs|lsr0r~2_combout ;
wire \Uregs|lsr0~combout ;
wire \Uregs|lsr0_d~q ;
wire \Uregs|lsr0r~1_combout ;
wire \Uregs|lsr0r~3_combout ;
wire \Uregs|lsr0r~q ;
wire \Uregs|Mux7~2_combout ;
wire \Uregs|Mux7~5_combout ;
wire \U_controller|Selector129~0_combout ;
wire \U_controller|Selector129~1_combout ;
wire \U_controller|state.ST_READ_MPR_INIT~q ;
wire \U_controller|state.ST_READ_MPR_EN~q ;
wire \U_controller|Selector122~0_combout ;
wire \U_controller|Selector122~1_combout ;
wire \U_controller|r_mpr_wen~q ;
wire \u_mpr121|LessThan1~11_combout ;
wire \u_mpr121|Selector27~0_combout ;
wire \u_mpr121|r_state.ST_I2C_READ_WAIT_FINISH~q ;
wire \u_mpr121|WideOr28~0_combout ;
wire \u_mpr121|r_state.ST_I2C_WRITE_START~feeder_combout ;
wire \u_mpr121|r_state.ST_I2C_WRITE_START~q ;
wire \u_mpr121|Selector20~0_combout ;
wire \u_mpr121|r_state.ST_I2C_WRITE_GET_DATA~q ;
wire \u_mpr121|Selector21~0_combout ;
wire \u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA~q ;
wire \u_mpr121|Selector22~0_combout ;
wire \u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q ;
wire \u_mpr121|WideOr15~0_combout ;
wire \u_mpr121|Selector6~2_combout ;
wire \u_mpr121|Selector6~0_combout ;
wire \u_mpr121|Selector6~1_combout ;
wire \u_mpr121|Selector6~3_combout ;
wire \u_mpr121|r_i2c_cmd_valid~q ;
wire \u_mpr121|Selector2~0_combout ;
wire \u_mpr121|Selector4~0_combout ;
wire \u_mpr121|r_i2c_writemulti~q ;
wire \u_mpr121|Selector3~0_combout ;
wire \u_mpr121|Selector3~1_combout ;
wire \u_mpr121|r_i2c_write~q ;
wire \u_mpr121|Selector2~1_combout ;
wire \u_mpr121|r_i2c_read~q ;
wire \u_mpr121|Ui2c|always0~1_combout ;
wire \u_mpr121|Ui2c|phy_start_bit~0_combout ;
wire \u_mpr121|Selector1~0_combout ;
wire \u_mpr121|Selector5~0_combout ;
wire \u_mpr121|Selector5~1_combout ;
wire \u_mpr121|r_i2c_stop~q ;
wire \u_mpr121|Ui2c|mode_stop_reg~feeder_combout ;
wire \u_mpr121|Ui2c|always0~0_combout ;
wire \u_mpr121|Ui2c|Selector26~1_combout ;
wire \u_mpr121|Selector7~1_combout ;
wire \u_mpr121|Selector7~0_combout ;
wire \u_mpr121|Selector7~2_combout ;
wire \u_mpr121|Selector7~3_combout ;
wire \u_mpr121|r_i2c_data_in_valid~q ;
wire \u_mpr121|Ui2c|mode_read_reg~q ;
wire \u_mpr121|Ui2c|Selector23~2_combout ;
wire \u_mpr121|Ui2c|bit_count_reg[3]~6_combout ;
wire \u_mpr121|Ui2c|sda_i_reg~feeder_combout ;
wire \u_mpr121|Ui2c|sda_i_reg~q ;
wire \u_mpr121|Ui2c|last_sda_i_reg~feeder_combout ;
wire \u_mpr121|Ui2c|last_sda_i_reg~q ;
wire \u_mpr121|Ui2c|Selector15~1_combout ;
wire \u_mpr121|Ui2c|addr_reg[0]~0_combout ;
wire \u_mpr121|Selector1~1_combout ;
wire \u_mpr121|r_i2c_start~q ;
wire \u_mpr121|Ui2c|Selector15~0_combout ;
wire \u_mpr121|Ui2c|always0~2_combout ;
wire \u_mpr121|Ui2c|state_next~0_combout ;
wire \u_mpr121|Ui2c|state_reg~19_combout ;
wire \u_mpr121|Ui2c|state_reg.STATE_START~q ;
wire \u_mpr121|Ui2c|Selector15~2_combout ;
wire \u_mpr121|Ui2c|Selector15~3_combout ;
wire \u_mpr121|Ui2c|Selector15~4_combout ;
wire \u_mpr121|Ui2c|state_reg.STATE_ADDRESS_1~q ;
wire \u_mpr121|Ui2c|LessThan1~0_combout ;
wire \u_mpr121|Ui2c|Selector21~0_combout ;
wire \u_mpr121|Ui2c|Selector17~1_combout ;
wire \u_mpr121|Ui2c|state_reg.STATE_WRITE_2~q ;
wire \u_mpr121|Ui2c|Selector27~0_combout ;
wire \u_mpr121|Ui2c|Selector28~0_combout ;
wire \u_mpr121|Ui2c|Selector27~1_combout ;
wire \u_mpr121|Ui2c|Selector27~2_combout ;
wire \u_mpr121|Ui2c|Selector27~3_combout ;
wire \u_mpr121|Ui2c|phy_state_next~2_combout ;
wire \u_mpr121|Ui2c|delay_scl_next~0_combout ;
wire \u_mpr121|Ui2c|delay_scl_next~1_combout ;
wire \u_mpr121|Ui2c|delay_scl_reg~q ;
wire \u_mpr121|Ui2c|scl_o_reg~3_combout ;
wire \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_1~q ;
wire \u_mpr121|Ui2c|phy_state_next~3_combout ;
wire \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_1~q ;
wire \u_mpr121|Ui2c|phy_state_next~4_combout ;
wire \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_STOP_1~q ;
wire \u_mpr121|Ui2c|phy_state_next~1_combout ;
wire \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_REPEATED_START_1~q ;
wire \u_mpr121|Ui2c|scl_o_reg~0_combout ;
wire \u_mpr121|Ui2c|phy_state_reg~30_combout ;
wire \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_2~q ;
wire \u_mpr121|Ui2c|phy_state_reg~27_combout ;
wire \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_REPEATED_START_2~q ;
wire \u_mpr121|Ui2c|phy_state_reg~29_combout ;
wire \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_STOP_2~q ;
wire \u_mpr121|Ui2c|WideOr17~0_combout ;
wire \u_mpr121|Ui2c|Selector59~0_combout ;
wire \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_START_1~q ;
wire \u_mpr121|Ui2c|phy_state_reg~32_combout ;
wire \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_START_2~q ;
wire \u_mpr121|Ui2c|phy_state_reg~35_combout ;
wire \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_3~q ;
wire \u_mpr121|Ui2c|phy_state_reg~34_combout ;
wire \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_4~q ;
wire \u_mpr121|Ui2c|phy_state_reg~28_combout ;
wire \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_2~q ;
wire \u_mpr121|Ui2c|phy_state_reg~33_combout ;
wire \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_3~q ;
wire \u_mpr121|Ui2c|phy_state_reg~31_combout ;
wire \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_STOP_3~q ;
wire \u_mpr121|Ui2c|WideOr17~1_combout ;
wire \u_mpr121|Ui2c|scl_o_reg~1_combout ;
wire \u_mpr121|Ui2c|scl_o_reg~2_combout ;
wire \u_mpr121|Ui2c|scl_o_reg~feeder_combout ;
wire \u_mpr121|Ui2c|scl_o_reg~q ;
wire \u_mpr121|Ui2c|scl_i_reg~q ;
wire \u_mpr121|Ui2c|bus_active_reg~0_combout ;
wire \u_mpr121|Ui2c|bus_active_reg~q ;
wire \u_mpr121|Ui2c|bit_count_reg[3]~7_combout ;
wire \u_mpr121|Ui2c|Selector37~3_combout ;
wire \u_mpr121|Ui2c|state_reg.STATE_WRITE_3~q ;
wire \u_mpr121|Ui2c|bit_count_reg[0]~9_combout ;
wire \u_mpr121|Ui2c|Selector19~0_combout ;
wire \u_mpr121|Ui2c|state_reg.STATE_STOP~q ;
wire \u_mpr121|Ui2c|bit_count_reg[3]~8_combout ;
wire \u_mpr121|Ui2c|bit_count_reg[3]~10_combout ;
wire \u_mpr121|Ui2c|always0~3_combout ;
wire \u_mpr121|Ui2c|bit_count_reg[3]~2_combout ;
wire \u_mpr121|Ui2c|bit_count_reg[3]~3_combout ;
wire \u_mpr121|Ui2c|bit_count_reg[3]~4_combout ;
wire \u_mpr121|Ui2c|bit_count_reg[3]~5_combout ;
wire \u_mpr121|Ui2c|bit_count_reg[3]~11_combout ;
wire \u_mpr121|Ui2c|Selector22~2_combout ;
wire \u_mpr121|Ui2c|Selector37~0_combout ;
wire \u_mpr121|Ui2c|state_next~1_combout ;
wire \u_mpr121|Ui2c|state_reg.STATE_ADDRESS_2~q ;
wire \u_mpr121|Ui2c|data_reg[6]~0_combout ;
wire \u_mpr121|Ui2c|data_reg[6]~1_combout ;
wire \u_mpr121|Ui2c|Selector16~0_combout ;
wire \u_mpr121|Ui2c|mode_write_multiple_reg~q ;
wire \u_mpr121|Ui2c|Selector16~1_combout ;
wire \u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q ;
wire \u_mpr121|Ui2c|Selector17~0_combout ;
wire \u_mpr121|Selector8~0_combout ;
wire \u_mpr121|Selector8~1_combout ;
wire \u_mpr121|r_i2c_data_in_last~q ;
wire \u_mpr121|Ui2c|last_reg~0_combout ;
wire \u_mpr121|Ui2c|last_reg~q ;
wire \u_mpr121|Ui2c|Selector26~0_combout ;
wire \u_mpr121|Ui2c|Selector26~2_combout ;
wire \u_mpr121|Ui2c|Selector11~0_combout ;
wire \u_mpr121|Ui2c|state_reg.STATE_IDLE~q ;
wire \u_mpr121|Ui2c|bit_count_reg[0]~12_combout ;
wire \u_mpr121|Ui2c|mode_stop_reg~2_combout ;
wire \u_mpr121|Ui2c|mode_stop_reg~q ;
wire \u_mpr121|Ui2c|state_reg~20_combout ;
wire \u_mpr121|Ui2c|state_reg~21_combout ;
wire \u_mpr121|Ui2c|state_reg.STATE_ACTIVE_WRITE~q ;
wire \u_mpr121|Ui2c|cmd_ready_reg~0_combout ;
wire \u_mpr121|Ui2c|cmd_ready_reg~1_combout ;
wire \u_mpr121|Ui2c|cmd_ready_reg~q ;
wire \u_mpr121|Ui2c|Selector20~0_combout ;
wire \u_mpr121|Ui2c|state_reg~24_combout ;
wire \u_mpr121|Ui2c|state_reg.STATE_START_WAIT~q ;
wire \u_mpr121|Ui2c|bit_count_reg[0]~0_combout ;
wire \u_mpr121|Ui2c|bit_count_reg[0]~1_combout ;
wire \u_mpr121|Ui2c|Selector24~0_combout ;
wire \u_mpr121|Ui2c|LessThan1~1_combout ;
wire \u_mpr121|Ui2c|data_out_valid_next~3_combout ;
wire \u_mpr121|Ui2c|state_reg~22_combout ;
wire \u_mpr121|Ui2c|state_reg~23_combout ;
wire \u_mpr121|Ui2c|state_reg.STATE_ACTIVE_READ~q ;
wire \u_mpr121|Ui2c|Selector18~0_combout ;
wire \u_mpr121|Ui2c|Selector18~1_combout ;
wire \u_mpr121|Ui2c|state_reg.STATE_READ~q ;
wire \u_mpr121|Ui2c|Selector37~1_combout ;
wire \u_mpr121|Ui2c|Selector37~2_combout ;
wire \u_mpr121|Ui2c|phy_state_next~0_combout ;
wire \u_mpr121|Ui2c|delay_reg[3]~9_combout ;
wire \u_mpr121|Ui2c|delay_reg[3]~10_combout ;
wire \u_mpr121|Ui2c|delay_reg[3]~11_combout ;
wire \u_mpr121|Ui2c|Add2~0_combout ;
wire \u_mpr121|Ui2c|delay_reg[0]~13_combout ;
wire \u_mpr121|Ui2c|delay_reg[0]~14_combout ;
wire \u_mpr121|Ui2c|Add2~1 ;
wire \u_mpr121|Ui2c|Add2~2_combout ;
wire \u_mpr121|Ui2c|delay_reg[1]~28_combout ;
wire \u_mpr121|Ui2c|delay_reg[1]~21_combout ;
wire \u_mpr121|Ui2c|Add2~3 ;
wire \u_mpr121|Ui2c|Add2~4_combout ;
wire \u_mpr121|Ui2c|delay_reg[2]~8_combout ;
wire \u_mpr121|Ui2c|delay_reg[2]~12_combout ;
wire \u_mpr121|Ui2c|Add2~5 ;
wire \u_mpr121|Ui2c|Add2~6_combout ;
wire \u_mpr121|Ui2c|delay_reg[3]~3_combout ;
wire \u_mpr121|Ui2c|Add2~7 ;
wire \u_mpr121|Ui2c|Add2~8_combout ;
wire \u_mpr121|Ui2c|delay_reg[4]~2_combout ;
wire \u_mpr121|Ui2c|Add2~9 ;
wire \u_mpr121|Ui2c|Add2~10_combout ;
wire \u_mpr121|Ui2c|delay_reg[5]~1_combout ;
wire \u_mpr121|Ui2c|Add2~11 ;
wire \u_mpr121|Ui2c|Add2~12_combout ;
wire \u_mpr121|Ui2c|delay_reg[6]~0_combout ;
wire \u_mpr121|Ui2c|Add2~13 ;
wire \u_mpr121|Ui2c|Add2~14_combout ;
wire \u_mpr121|Ui2c|delay_reg[7]~27_combout ;
wire \u_mpr121|Ui2c|delay_reg[7]~20_combout ;
wire \u_mpr121|Ui2c|Add2~15 ;
wire \u_mpr121|Ui2c|Add2~16_combout ;
wire \u_mpr121|Ui2c|delay_reg[8]~19_combout ;
wire \u_mpr121|Ui2c|Add2~17 ;
wire \u_mpr121|Ui2c|Add2~18_combout ;
wire \u_mpr121|Ui2c|delay_reg[9]~18_combout ;
wire \u_mpr121|Ui2c|Add2~19 ;
wire \u_mpr121|Ui2c|Add2~20_combout ;
wire \u_mpr121|Ui2c|delay_reg[10]~25_combout ;
wire \u_mpr121|Ui2c|Add2~21 ;
wire \u_mpr121|Ui2c|Add2~22_combout ;
wire \u_mpr121|Ui2c|delay_reg[11]~24_combout ;
wire \u_mpr121|Ui2c|Add2~23 ;
wire \u_mpr121|Ui2c|Add2~24_combout ;
wire \u_mpr121|Ui2c|delay_reg[12]~17_combout ;
wire \u_mpr121|Ui2c|Add2~25 ;
wire \u_mpr121|Ui2c|Add2~26_combout ;
wire \u_mpr121|Ui2c|delay_reg[13]~16_combout ;
wire \u_mpr121|Ui2c|Add2~27 ;
wire \u_mpr121|Ui2c|Add2~28_combout ;
wire \u_mpr121|Ui2c|delay_reg[14]~23_combout ;
wire \u_mpr121|Ui2c|Add2~29 ;
wire \u_mpr121|Ui2c|Add2~30_combout ;
wire \u_mpr121|Ui2c|delay_reg[15]~22_combout ;
wire \u_mpr121|Ui2c|Add2~31 ;
wire \u_mpr121|Ui2c|Add2~32_combout ;
wire \u_mpr121|Ui2c|delay_reg[16]~26_combout ;
wire \u_mpr121|Ui2c|LessThan2~3_combout ;
wire \u_mpr121|Ui2c|LessThan2~4_combout ;
wire \u_mpr121|Ui2c|LessThan2~2_combout ;
wire \u_mpr121|Ui2c|LessThan2~1_combout ;
wire \u_mpr121|Ui2c|LessThan2~0_combout ;
wire \u_mpr121|Ui2c|LessThan2~5_combout ;
wire \u_mpr121|Ui2c|phy_rx_data_reg~0_combout ;
wire \u_mpr121|Ui2c|phy_state_reg~25_combout ;
wire \u_mpr121|Ui2c|WideOr17~2_combout ;
wire \u_mpr121|Ui2c|phy_state_reg~26_combout ;
wire \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE~q ;
wire \u_mpr121|Ui2c|data_in_ready_reg~2_combout ;
wire \u_mpr121|Ui2c|data_in_ready_reg~q ;
wire \u_mpr121|r_state~35_combout ;
wire \u_mpr121|r_state.ST_I2C_WRITE_GET_DATA2~q ;
wire \u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA2~feeder_combout ;
wire \u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA2~q ;
wire \u_mpr121|r_state.ST_I2C_WRITE_STOP~feeder_combout ;
wire \u_mpr121|r_state.ST_I2C_WRITE_STOP~q ;
wire \u_mpr121|r_wait_timeout[22]~62_combout ;
wire \u_mpr121|r_wait_timeout[22]~63_combout ;
wire \u_mpr121|r_wait_timeout[22]~64_combout ;
wire \u_mpr121|r_wait_timeout[0]~33 ;
wire \u_mpr121|r_wait_timeout[1]~34_combout ;
wire \u_mpr121|r_wait_timeout[1]~35 ;
wire \u_mpr121|r_wait_timeout[2]~36_combout ;
wire \u_mpr121|r_wait_timeout[2]~37 ;
wire \u_mpr121|r_wait_timeout[3]~38_combout ;
wire \u_mpr121|r_wait_timeout[3]~39 ;
wire \u_mpr121|r_wait_timeout[4]~40_combout ;
wire \u_mpr121|r_wait_timeout[4]~41 ;
wire \u_mpr121|r_wait_timeout[5]~42_combout ;
wire \u_mpr121|r_wait_timeout[5]~43 ;
wire \u_mpr121|r_wait_timeout[6]~44_combout ;
wire \u_mpr121|r_wait_timeout[6]~45 ;
wire \u_mpr121|r_wait_timeout[7]~46_combout ;
wire \u_mpr121|r_wait_timeout[7]~47 ;
wire \u_mpr121|r_wait_timeout[8]~48_combout ;
wire \u_mpr121|r_wait_timeout[8]~49 ;
wire \u_mpr121|r_wait_timeout[9]~50_combout ;
wire \u_mpr121|r_wait_timeout[9]~51 ;
wire \u_mpr121|r_wait_timeout[10]~52_combout ;
wire \u_mpr121|r_wait_timeout[10]~53 ;
wire \u_mpr121|r_wait_timeout[11]~54_combout ;
wire \u_mpr121|r_wait_timeout[11]~55 ;
wire \u_mpr121|r_wait_timeout[12]~56_combout ;
wire \u_mpr121|r_wait_timeout[12]~57 ;
wire \u_mpr121|r_wait_timeout[13]~58_combout ;
wire \u_mpr121|r_wait_timeout[13]~59 ;
wire \u_mpr121|r_wait_timeout[14]~60_combout ;
wire \u_mpr121|r_wait_timeout[14]~61 ;
wire \u_mpr121|r_wait_timeout[15]~65_combout ;
wire \u_mpr121|r_wait_timeout[15]~66 ;
wire \u_mpr121|r_wait_timeout[16]~67_combout ;
wire \u_mpr121|r_wait_timeout[16]~68 ;
wire \u_mpr121|r_wait_timeout[17]~69_combout ;
wire \u_mpr121|r_wait_timeout[17]~70 ;
wire \u_mpr121|r_wait_timeout[18]~71_combout ;
wire \u_mpr121|r_wait_timeout[18]~72 ;
wire \u_mpr121|r_wait_timeout[19]~73_combout ;
wire \u_mpr121|r_wait_timeout[19]~74 ;
wire \u_mpr121|r_wait_timeout[20]~75_combout ;
wire \u_mpr121|r_wait_timeout[20]~76 ;
wire \u_mpr121|r_wait_timeout[21]~77_combout ;
wire \u_mpr121|r_wait_timeout[21]~78 ;
wire \u_mpr121|r_wait_timeout[22]~79_combout ;
wire \u_mpr121|r_wait_timeout[22]~80 ;
wire \u_mpr121|r_wait_timeout[23]~81_combout ;
wire \u_mpr121|r_wait_timeout[23]~82 ;
wire \u_mpr121|r_wait_timeout[24]~83_combout ;
wire \u_mpr121|r_wait_timeout[24]~84 ;
wire \u_mpr121|r_wait_timeout[25]~85_combout ;
wire \u_mpr121|r_wait_timeout[25]~86 ;
wire \u_mpr121|r_wait_timeout[26]~87_combout ;
wire \u_mpr121|r_wait_timeout[26]~88 ;
wire \u_mpr121|r_wait_timeout[27]~89_combout ;
wire \u_mpr121|r_wait_timeout[27]~90 ;
wire \u_mpr121|r_wait_timeout[28]~91_combout ;
wire \u_mpr121|r_wait_timeout[28]~92 ;
wire \u_mpr121|r_wait_timeout[29]~93_combout ;
wire \u_mpr121|r_wait_timeout[29]~94 ;
wire \u_mpr121|r_wait_timeout[30]~95_combout ;
wire \u_mpr121|r_wait_timeout[30]~96 ;
wire \u_mpr121|r_wait_timeout[31]~97_combout ;
wire \u_mpr121|LessThan1~7_combout ;
wire \u_mpr121|LessThan1~6_combout ;
wire \u_mpr121|LessThan1~8_combout ;
wire \u_mpr121|LessThan1~9_combout ;
wire \u_mpr121|LessThan1~5_combout ;
wire \u_mpr121|LessThan1~10_combout ;
wire \u_mpr121|LessThan0~5_combout ;
wire \u_mpr121|Selector0~0_combout ;
wire \u_mpr121|r_i2c_rst~q ;
wire \u_mpr121|Ui2c|phy_state_reg~23_combout ;
wire \u_mpr121|Ui2c|phy_state_reg~24_combout ;
wire \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_IDLE~q ;
wire \u_mpr121|Ui2c|sda_o_reg~0_combout ;
wire \u_mpr121|Ui2c|sda_o_reg~1_combout ;
wire \u_mpr121|Ui2c|sda_o_next~2_combout ;
wire \u_mpr121|Ui2c|sda_o_next~3_combout ;
wire \u_mpr121|Ui2c|sda_o_next~1_combout ;
wire \u_mpr121|Ui2c|sda_o_next~4_combout ;
wire \u_mpr121|Ui2c|Add1~1_combout ;
wire \U_controller|r_mpr_reg_addr[4]~feeder_combout ;
wire \u_mpr121|r_i2c_reg_addr[4]~feeder_combout ;
wire \u_mpr121|r_i2c_reg_addr[6]~0_combout ;
wire \u_mpr121|Selector11~0_combout ;
wire \U_controller|r_mpr_d_to_chip[4]~feeder_combout ;
wire \u_mpr121|r_i2c_reg_din[4]~feeder_combout ;
wire \u_mpr121|Selector13~0_combout ;
wire \u_mpr121|r_i2c_data_i[7]~0_combout ;
wire \U_controller|r_mpr_reg_addr[1]~feeder_combout ;
wire \u_mpr121|r_i2c_reg_addr[1]~feeder_combout ;
wire \u_mpr121|r_i2c_reg_din[1]~feeder_combout ;
wire \u_mpr121|Selector16~0_combout ;
wire \U_controller|r_mpr_reg_addr[0]~feeder_combout ;
wire \u_mpr121|r_i2c_reg_addr[0]~feeder_combout ;
wire \U_controller|r_mpr_d_to_chip[0]~feeder_combout ;
wire \u_mpr121|r_i2c_reg_din[0]~feeder_combout ;
wire \u_mpr121|Selector17~0_combout ;
wire \u_mpr121|Ui2c|phy_rx_data_reg~1_combout ;
wire \u_mpr121|Ui2c|phy_rx_data_reg~q ;
wire \u_mpr121|Ui2c|Selector36~0_combout ;
wire \u_mpr121|Ui2c|WideOr13~0_combout ;
wire \u_mpr121|Ui2c|data_reg[6]~2_combout ;
wire \u_mpr121|Ui2c|Selector35~0_combout ;
wire \U_controller|r_mpr_d_to_chip[2]~feeder_combout ;
wire \u_mpr121|r_i2c_reg_din[2]~feeder_combout ;
wire \U_controller|r_mpr_reg_addr[2]~feeder_combout ;
wire \u_mpr121|r_i2c_reg_addr[2]~feeder_combout ;
wire \u_mpr121|Selector15~0_combout ;
wire \u_mpr121|Ui2c|Selector34~0_combout ;
wire \U_controller|r_mpr_d_to_chip[3]~feeder_combout ;
wire \u_mpr121|r_i2c_reg_din[3]~feeder_combout ;
wire \U_controller|r_mpr_reg_addr[3]~feeder_combout ;
wire \u_mpr121|r_i2c_reg_addr[3]~feeder_combout ;
wire \u_mpr121|Selector14~0_combout ;
wire \u_mpr121|Ui2c|Selector33~0_combout ;
wire \u_mpr121|Ui2c|Selector32~0_combout ;
wire \U_controller|r_mpr_reg_addr[5]~feeder_combout ;
wire \u_mpr121|r_i2c_reg_addr[5]~feeder_combout ;
wire \u_mpr121|r_i2c_reg_din[5]~feeder_combout ;
wire \u_mpr121|Selector12~0_combout ;
wire \u_mpr121|Ui2c|Selector31~0_combout ;
wire \u_mpr121|Ui2c|Add1~0_combout ;
wire \U_controller|r_mpr_d_to_chip[6]~feeder_combout ;
wire \u_mpr121|r_i2c_reg_din[6]~feeder_combout ;
wire \U_controller|r_mpr_reg_addr[6]~feeder_combout ;
wire \u_mpr121|r_i2c_reg_addr[6]~feeder_combout ;
wire \u_mpr121|Selector11~1_combout ;
wire \u_mpr121|Ui2c|Selector30~0_combout ;
wire \U_controller|r_mpr_d_to_chip[7]~feeder_combout ;
wire \u_mpr121|r_i2c_reg_din[7]~feeder_combout ;
wire \U_controller|r_mpr_reg_addr[7]~feeder_combout ;
wire \u_mpr121|r_i2c_reg_addr[7]~feeder_combout ;
wire \u_mpr121|Selector10~0_combout ;
wire \u_mpr121|Ui2c|Selector29~0_combout ;
wire \u_mpr121|Ui2c|Mux1~2_combout ;
wire \u_mpr121|Ui2c|Mux1~3_combout ;
wire \u_mpr121|Ui2c|Selector27~4_combout ;
wire \u_mpr121|Ui2c|Mux1~0_combout ;
wire \u_mpr121|Ui2c|Mux1~1_combout ;
wire \u_mpr121|Ui2c|sda_o_next~5_combout ;
wire \u_mpr121|Ui2c|sda_o_next~6_combout ;
wire \u_mpr121|Ui2c|sda_o_next~0_combout ;
wire \u_mpr121|Ui2c|sda_o_reg~2_combout ;
wire \u_mpr121|Ui2c|sda_o_reg~3_combout ;
wire \u_mpr121|Ui2c|sda_o_reg~4_combout ;
wire \u_mpr121|Ui2c|sda_o_reg~q ;
wire \u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ;
wire \r_clk_counter[0]~72_combout ;
wire \r_clk_counter[1]~24_combout ;
wire \r_clk_counter[1]~25 ;
wire \r_clk_counter[2]~26_combout ;
wire \r_clk_counter[2]~27 ;
wire \r_clk_counter[3]~28_combout ;
wire \r_clk_counter[3]~29 ;
wire \r_clk_counter[4]~30_combout ;
wire \r_clk_counter[4]~31 ;
wire \r_clk_counter[5]~32_combout ;
wire \r_clk_counter[5]~33 ;
wire \r_clk_counter[6]~34_combout ;
wire \r_clk_counter[6]~35 ;
wire \r_clk_counter[7]~36_combout ;
wire \r_clk_counter[7]~37 ;
wire \r_clk_counter[8]~38_combout ;
wire \r_clk_counter[8]~39 ;
wire \r_clk_counter[9]~40_combout ;
wire \r_clk_counter[9]~41 ;
wire \r_clk_counter[10]~42_combout ;
wire \r_clk_counter[10]~43 ;
wire \r_clk_counter[11]~44_combout ;
wire \r_clk_counter[11]~45 ;
wire \r_clk_counter[12]~46_combout ;
wire \r_clk_counter[12]~47 ;
wire \r_clk_counter[13]~48_combout ;
wire \r_clk_counter[13]~49 ;
wire \r_clk_counter[14]~50_combout ;
wire \r_clk_counter[14]~51 ;
wire \r_clk_counter[15]~52_combout ;
wire \r_clk_counter[15]~53 ;
wire \r_clk_counter[16]~54_combout ;
wire \r_clk_counter[16]~55 ;
wire \r_clk_counter[17]~56_combout ;
wire \r_clk_counter[17]~57 ;
wire \r_clk_counter[18]~58_combout ;
wire \r_clk_counter[18]~59 ;
wire \r_clk_counter[19]~60_combout ;
wire \r_clk_counter[19]~61 ;
wire \r_clk_counter[20]~62_combout ;
wire \r_clk_counter[20]~63 ;
wire \r_clk_counter[21]~64_combout ;
wire \r_clk_counter[21]~65 ;
wire \r_clk_counter[22]~66_combout ;
wire \r_clk_counter[22]~67 ;
wire \r_clk_counter[23]~68_combout ;
wire \r_clk_counter[23]~69 ;
wire \r_clk_counter[24]~70_combout ;
wire \r_clk_counter[24]~clkctrl_outclk ;
wire \Uregs|enable~clkctrl_outclk ;
wire \MPR121_IRQ~input_o ;
wire \U_ads1292|WideOr1~0_combout ;
wire \U_ads1292|WideOr3~0_combout ;
wire \U_ads1292|WideOr5~0_combout ;
wire \U_ads1292|WideOr5~1_combout ;
wire \U_ads1292|WideOr4~0_combout ;
wire \U_ads1292|WideOr4~combout ;
wire \U_ads1292|WideOr3~2_combout ;
wire \U_ads1292|WideOr2~combout ;
wire \U_ads1292|WideOr1~1_combout ;
wire \U_ads1292|WideOr1~2_combout ;
wire \U_ads1292|WideOr0~combout ;
wire \Uregs|stx_pad_o~0_combout ;
wire \U_ads1292|Uspi|dout_valid~1_combout ;
wire \U_ads1292|Uspi|dout_valid~3_combout ;
wire \U_ads1292|Uspi|dout_valid~q ;
wire \U_ads1292|Selector28~3_combout ;
wire \U_ads1292|Selector0~3_combout ;
wire \U_ads1292|Selector0~2_combout ;
wire \U_ads1292|Selector0~4_combout ;
wire \U_ads1292|r_ads_csn~q ;
wire \U_ads1292|Selector2~0_combout ;
wire \U_ads1292|Selector2~1_combout ;
wire \U_ads1292|LessThan0~2_combout ;
wire \U_ads1292|LessThan0~0_combout ;
wire \U_ads1292|LessThan0~1_combout ;
wire \U_ads1292|LessThan0~3_combout ;
wire \U_ads1292|LessThan1~2_combout ;
wire \U_ads1292|LessThan1~1_combout ;
wire \U_ads1292|LessThan1~3_combout ;
wire \U_ads1292|Selector2~2_combout ;
wire \U_ads1292|Selector2~3_combout ;
wire \U_ads1292|Selector2~4_combout ;
wire \U_ads1292|r_ads_start~q ;
wire \U_ads1292|Uspi|r_din_valid~q ;
wire \U_ads1292|Uspi|Add2~0_combout ;
wire \U_ads1292|Uspi|r_TX_Bit_Count~2_combout ;
wire \U_ads1292|Uspi|r_TX_Bit_Count[1]~1_combout ;
wire \U_ads1292|Uspi|Add2~1 ;
wire \U_ads1292|Uspi|Add2~2_combout ;
wire \U_ads1292|Uspi|r_TX_Bit_Count~0_combout ;
wire \U_ads1292|Uspi|Add2~3 ;
wire \U_ads1292|Uspi|Add2~4_combout ;
wire \U_ads1292|Uspi|r_TX_Bit_Count~3_combout ;
wire \U_ads1292|Selector109~0_combout ;
wire \U_ads1292|Selector109~1_combout ;
wire \U_ads1292|WideOr33~0_combout ;
wire \U_ads1292|r_spi_tx_data[5]~0_combout ;
wire \U_ads1292|r_spi_tx_data[5]~4_combout ;
wire \U_ads1292|Uspi|r_din[6]~feeder_combout ;
wire \U_ads1292|r_spi_tx_data[2]~3_combout ;
wire \U_ads1292|r_spi_tx_data[2]~2_combout ;
wire \U_ads1292|Selector111~2_combout ;
wire \U_ads1292|Selector111~3_combout ;
wire \U_ads1292|r_spi_tx_data[2]~1_combout ;
wire \U_ads1292|Selector111~4_combout ;
wire \U_ads1292|Uspi|Mux0~2_combout ;
wire \U_ads1292|Selector110~0_combout ;
wire \U_ads1292|Selector110~1_combout ;
wire \U_ads1292|Selector108~2_combout ;
wire \U_ads1292|Selector108~0_combout ;
wire \U_ads1292|Selector108~1_combout ;
wire \U_ads1292|Selector108~3_combout ;
wire \U_ads1292|Uspi|r_din[7]~feeder_combout ;
wire \U_ads1292|Uspi|Mux0~3_combout ;
wire \U_ads1292|Selector113~2_combout ;
wire \U_ads1292|Selector113~3_combout ;
wire \U_ads1292|Selector113~4_combout ;
wire \U_ads1292|Uspi|r_din[2]~feeder_combout ;
wire \U_ads1292|Selector114~2_combout ;
wire \U_ads1292|Selector114~3_combout ;
wire \U_ads1292|Selector114~4_combout ;
wire \U_ads1292|Uspi|r_din[1]~feeder_combout ;
wire \U_ads1292|Selector115~2_combout ;
wire \U_ads1292|Selector115~3_combout ;
wire \U_ads1292|Selector115~4_combout ;
wire \U_ads1292|Uspi|Mux0~0_combout ;
wire \U_ads1292|Selector112~2_combout ;
wire \U_ads1292|Selector112~3_combout ;
wire \U_ads1292|Selector112~4_combout ;
wire \U_ads1292|Uspi|Mux0~1_combout ;
wire \U_ads1292|Uspi|mosi~1_combout ;
wire \U_ads1292|Uspi|mosi~0_combout ;
wire \U_ads1292|Uspi|mosi~2_combout ;
wire \U_ads1292|Uspi|mosi~q ;
wire \U_ads1292|Uspi|r_sclk~1_combout ;
wire \U_ads1292|Uspi|r_sclk~q ;
wire \U_ads1292|Uspi|sclk~feeder_combout ;
wire \U_ads1292|Uspi|sclk~q ;
wire [7:0] \U_ads1292|Uspi|dout ;
wire [7:0] \U_controller|r_mpr_d_to_chip ;
wire [7:0] \u_mpr121|r_i2c_data_i ;
wire [3:0] \Uregs|receiver|rstate ;
wire [3:0] \Uregs|delayed_modem_signals ;
wire [3:0] \Uregs|transmitter|fifo_tx|top ;
wire [3:0] \Uregs|transmitter|fifo_tx|bottom ;
wire [3:0] \Uregs|receiver|fifo_rx|bottom ;
wire [10:0] \Uregs|receiver|rf_data_in ;
wire [1:0] \Uregs|fcr ;
wire [7:0] \Uregs|msr ;
wire [7:0] \u_mpr121|Ui2c|data_reg ;
wire [7:0] \U_controller|r_ads_sendpc_limit ;
wire [7:0] \U_controller|r_second_para ;
wire [7:0] \U_controller|r_ads_din1 ;
wire [7:0] \U_ads1292|Uspi|r_sclk_count ;
wire [4:0] \Uregs|transmitter|counter ;
wire [15:0] \Uregs|dl ;
wire [31:0] \U_controller|r_counter2 ;
wire [9:0] \Uregs|receiver|counter_t ;
wire [3:0] \Uregs|receiver|fifo_rx|top ;
wire [3:0] \u_mpr121|Ui2c|bit_count_reg ;
wire [7:0] \U_controller|r_ads_sendpc_counter ;
wire [31:0] \U_controller|r_mpr_irq_delay ;
wire [7:0] \Uregs|receiver|rshift ;
wire [7:0] \U_ads1292|r_spi_tx_data ;
wire [4:0] \Uregs|receiver|fifo_rx|count ;
wire [4:0] \Uregs|transmitter|fifo_tx|count ;
wire [6:0] \Uregs|transmitter|shift_out ;
wire [3:0] \Uregs|iir ;
wire [3:0] \Uregs|receiver|rcounter16 ;
wire [0:0] \Uregs|i_uart_sync_flops|sync_dat_o ;
wire [0:16] \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass ;
wire [71:0] \U_ads1292|r_spi_rx_data ;
wire [31:0] \u_mpr121|r_wait_timeout ;
wire [15:0] \Uregs|dlc ;
wire [7:0] \u_mpr121|r_i2c_reg_din ;
wire [7:0] \U_ads1292|r_received_counter ;
wire [31:0] r_clk_counter;
wire [6:0] \u_mpr121|Ui2c|addr_reg ;
wire [71:0] \U_controller|r_ads_dout ;
wire [7:0] \U_controller|r_mpr_reg_addr ;
wire [4:0] \u1|altpll_component|auto_generated|wire_pll1_clk ;
wire [7:0] \U_ads1292|Uspi|r_RX_Bit_Count ;
wire [7:0] \Uregs|block_cnt ;
wire [31:0] \U_ads1292|r_wait_timeout ;
wire [2:0] \Uregs|transmitter|tstate ;
wire [7:0] \Uregs|lcr ;
wire [7:0] \U_ads1292|Uspi|r_sclk_edges ;
wire [16:0] \u_mpr121|Ui2c|delay_reg ;
wire [7:0] \ddio_out_inst2|ALTDDIO_OUT_component|auto_generated|dataout ;
wire [31:0] \U_controller|r_counter ;
wire [7:0] \ddio_out_inst|ALTDDIO_OUT_component|auto_generated|dataout ;
wire [7:0] \Uregs|receiver|counter_b ;
wire [2:0] \Uregs|transmitter|bit_counter ;
wire [0:0] \Uregs|i_uart_sync_flops|flop_0 ;
wire [2:0] \Uregs|receiver|rbit_counter ;
wire [7:0] \U_controller|r_firt_para ;
wire [4:0] \Uregs|mcr ;
wire [7:0] \u_mpr121|r_i2c_reg_addr ;
wire [7:0] \U_ads1292|r_number_read ;
wire [7:0] \u_mpr121|r_i2c_data_shift ;
wire [31:0] \U_ads1292|r_counter ;
wire [7:0] \U_controller|uart_wdata_o ;
wire [2:0] \U_controller|uart_addr_o ;
wire [7:0] \u_mpr121|r_i2c_data_o ;
wire [7:0] \U_ads1292|r_ads_command ;
wire [7:0] \U_ads1292|Uspi|r_din ;
wire [7:0] \U_ads1292|Uspi|r_TX_Bit_Count ;
wire [7:0] \U_controller|r_ads_din2 ;
wire [7:0] \U_controller|r_mpr_d_from_chip ;
wire [7:0] \Uregs|scratch ;
wire [3:0] \Uregs|ier ;
wire [0:16] \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass ;

wire [4:0] \u1|altpll_component|auto_generated|pll1_CLK_bus ;
wire [35:0] \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \u1|altpll_component|auto_generated|wire_pll1_clk [0] = \u1|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \u1|altpll_component|auto_generated|wire_pll1_clk [1] = \u1|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \u1|altpll_component|auto_generated|wire_pll1_clk [2] = \u1|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \u1|altpll_component|auto_generated|wire_pll1_clk [3] = \u1|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \u1|altpll_component|auto_generated|wire_pll1_clk [4] = \u1|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a1  = \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a2  = \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a3  = \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a4  = \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a5  = \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a6  = \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a7  = \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a1  = \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a2  = \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a3  = \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a4  = \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a5  = \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a6  = \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a7  = \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(\ddio_out_inst2|ALTDDIO_OUT_component|auto_generated|dataout [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(\ddio_out_inst|ALTDDIO_OUT_component|auto_generated|dataout [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(\ADS_MISO~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(\MPR121_IRQ~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[16]),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[17]),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(\U_ads1292|WideOr5~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[0]),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(\U_ads1292|WideOr4~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[1]),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(\U_ads1292|WideOr3~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[2]),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(\U_ads1292|WideOr2~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[3]),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(\U_ads1292|WideOr1~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[4]),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDG[5]~output (
	.i(\U_ads1292|WideOr0~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[5]),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[6]),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDG[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[7]),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \UART_TXD~output (
	.i(\Uregs|stx_pad_o~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UART_TXD),
	.obar());
// synopsys translate_off
defparam \UART_TXD~output .bus_hold = "false";
defparam \UART_TXD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \GPIO[0]~output (
	.i(\U_ads1292|Uspi|tx_ready~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[0]),
	.obar());
// synopsys translate_off
defparam \GPIO[0]~output .bus_hold = "false";
defparam \GPIO[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \GPIO[1]~output (
	.i(\U_ads1292|Uspi|dout_valid~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[1]),
	.obar());
// synopsys translate_off
defparam \GPIO[1]~output .bus_hold = "false";
defparam \GPIO[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \GPIO[2]~output (
	.i(\U_ads1292|r_ads_rdatac_ready~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[2]),
	.obar());
// synopsys translate_off
defparam \GPIO[2]~output .bus_hold = "false";
defparam \GPIO[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \GPIO[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[3]),
	.obar());
// synopsys translate_off
defparam \GPIO[3]~output .bus_hold = "false";
defparam \GPIO[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \GPIO[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[4]),
	.obar());
// synopsys translate_off
defparam \GPIO[4]~output .bus_hold = "false";
defparam \GPIO[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \GPIO[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[5]),
	.obar());
// synopsys translate_off
defparam \GPIO[5]~output .bus_hold = "false";
defparam \GPIO[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \GPIO[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[6]),
	.obar());
// synopsys translate_off
defparam \GPIO[6]~output .bus_hold = "false";
defparam \GPIO[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \GPIO[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[7]),
	.obar());
// synopsys translate_off
defparam \GPIO[7]~output .bus_hold = "false";
defparam \GPIO[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \GPIO[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[8]),
	.obar());
// synopsys translate_off
defparam \GPIO[8]~output .bus_hold = "false";
defparam \GPIO[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \GPIO[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[9]),
	.obar());
// synopsys translate_off
defparam \GPIO[9]~output .bus_hold = "false";
defparam \GPIO[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \MPR121_ADDR~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MPR121_ADDR),
	.obar());
// synopsys translate_off
defparam \MPR121_ADDR~output .bus_hold = "false";
defparam \MPR121_ADDR~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \ADS_CSN~output (
	.i(!\U_ads1292|r_ads_csn~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADS_CSN),
	.obar());
// synopsys translate_off
defparam \ADS_CSN~output .bus_hold = "false";
defparam \ADS_CSN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \ADS_START~output (
	.i(\U_ads1292|r_ads_start~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADS_START),
	.obar());
// synopsys translate_off
defparam \ADS_START~output .bus_hold = "false";
defparam \ADS_START~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \ADS_MOSI~output (
	.i(\U_ads1292|Uspi|mosi~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADS_MOSI),
	.obar());
// synopsys translate_off
defparam \ADS_MOSI~output .bus_hold = "false";
defparam \ADS_MOSI~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \ADS_SCLK~output (
	.i(\U_ads1292|Uspi|sclk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADS_SCLK),
	.obar());
// synopsys translate_off
defparam \ADS_SCLK~output .bus_hold = "false";
defparam \ADS_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \ADS_RESET~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADS_RESET),
	.obar());
// synopsys translate_off
defparam \ADS_RESET~output .bus_hold = "false";
defparam \ADS_RESET~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \MPR121_SDA~output (
	.i(!\u_mpr121|Ui2c|sda_o_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MPR121_SDA),
	.obar());
// synopsys translate_off
defparam \MPR121_SDA~output .bus_hold = "false";
defparam \MPR121_SDA~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \MPR121_SCL~output (
	.i(!\u_mpr121|Ui2c|scl_o_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MPR121_SCL),
	.obar());
// synopsys translate_off
defparam \MPR121_SCL~output .bus_hold = "false";
defparam \MPR121_SCL~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N0
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[0]~32 (
// Equation(s):
// \u_mpr121|r_wait_timeout[0]~32_combout  = \u_mpr121|r_wait_timeout [0] $ (VCC)
// \u_mpr121|r_wait_timeout[0]~33  = CARRY(\u_mpr121|r_wait_timeout [0])

	.dataa(gnd),
	.datab(\u_mpr121|r_wait_timeout [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_mpr121|r_wait_timeout[0]~32_combout ),
	.cout(\u_mpr121|r_wait_timeout[0]~33 ));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[0]~32 .lut_mask = 16'h33CC;
defparam \u_mpr121|r_wait_timeout[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \u1|altpll_component|auto_generated|pll1 (
	.areset(!\KEY[0]~input_o ),
	.pfdena(vcc),
	.fbin(\u1|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\u1|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\u1|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\u1|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \u1|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \u1|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \u1|altpll_component|auto_generated|pll1 .c0_high = 10;
defparam \u1|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \u1|altpll_component|auto_generated|pll1 .c0_low = 10;
defparam \u1|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \u1|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c1_high = 1;
defparam \u1|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \u1|altpll_component|auto_generated|pll1 .c1_low = 1;
defparam \u1|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \u1|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \u1|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \u1|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \u1|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \u1|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \u1|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \u1|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \u1|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \u1|altpll_component|auto_generated|pll1 .clk0_counter = "unused";
defparam \u1|altpll_component|auto_generated|pll1 .clk0_divide_by = 0;
defparam \u1|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \u1|altpll_component|auto_generated|pll1 .clk0_multiply_by = 0;
defparam \u1|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \u1|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \u1|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \u1|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \u1|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \u1|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \u1|altpll_component|auto_generated|pll1 .clk2_counter = "c0";
defparam \u1|altpll_component|auto_generated|pll1 .clk2_divide_by = 2;
defparam \u1|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \u1|altpll_component|auto_generated|pll1 .clk2_multiply_by = 1;
defparam \u1|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \u1|altpll_component|auto_generated|pll1 .clk3_counter = "c1";
defparam \u1|altpll_component|auto_generated|pll1 .clk3_divide_by = 1;
defparam \u1|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \u1|altpll_component|auto_generated|pll1 .clk3_multiply_by = 5;
defparam \u1|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \u1|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \u1|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \u1|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \u1|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \u1|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \u1|altpll_component|auto_generated|pll1 .compensate_clock = "clock2";
defparam \u1|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \u1|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \u1|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \u1|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \u1|altpll_component|auto_generated|pll1 .m = 10;
defparam \u1|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \u1|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \u1|altpll_component|auto_generated|pll1 .n = 1;
defparam \u1|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \u1|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \u1|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \u1|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \u1|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \u1|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \u1|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \u1|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \u1|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \u1|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \u1|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \u1|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \u1|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 250;
defparam \u1|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N4
cycloneive_lcell_comb \u1|altpll_component|auto_generated|pll_lock_sync~feeder (
// Equation(s):
// \u1|altpll_component|auto_generated|pll_lock_sync~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|altpll_component|auto_generated|pll_lock_sync~feeder .lut_mask = 16'hFFFF;
defparam \u1|altpll_component|auto_generated|pll_lock_sync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N5
dffeas \u1|altpll_component|auto_generated|pll_lock_sync (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_locked ),
	.d(\u1|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|altpll_component|auto_generated|pll_lock_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|altpll_component|auto_generated|pll_lock_sync .is_wysiwyg = "true";
defparam \u1|altpll_component|auto_generated|pll_lock_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N6
cycloneive_lcell_comb \u1|altpll_component|auto_generated|locked (
// Equation(s):
// \u1|altpll_component|auto_generated|locked~combout  = (!\u1|altpll_component|auto_generated|wire_pll1_locked ) # (!\u1|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(gnd),
	.datab(\u1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\u1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|altpll_component|auto_generated|locked~combout ),
	.cout());
// synopsys translate_off
defparam \u1|altpll_component|auto_generated|locked .lut_mask = 16'h3F3F;
defparam \u1|altpll_component|auto_generated|locked .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \u1|altpll_component|auto_generated|locked~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u1|altpll_component|auto_generated|locked~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u1|altpll_component|auto_generated|locked~clkctrl_outclk ));
// synopsys translate_off
defparam \u1|altpll_component|auto_generated|locked~clkctrl .clock_type = "global clock";
defparam \u1|altpll_component|auto_generated|locked~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N22
cycloneive_lcell_comb \u_mpr121|LessThan0~0 (
// Equation(s):
// \u_mpr121|LessThan0~0_combout  = (!\u_mpr121|r_wait_timeout [7] & !\u_mpr121|r_wait_timeout [6])

	.dataa(gnd),
	.datab(\u_mpr121|r_wait_timeout [7]),
	.datac(\u_mpr121|r_wait_timeout [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_mpr121|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|LessThan0~0 .lut_mask = 16'h0303;
defparam \u_mpr121|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N18
cycloneive_lcell_comb \u_mpr121|LessThan1~1 (
// Equation(s):
// \u_mpr121|LessThan1~1_combout  = (!\u_mpr121|r_wait_timeout [2] & (!\u_mpr121|r_wait_timeout [3] & (!\u_mpr121|r_wait_timeout [0] & !\u_mpr121|r_wait_timeout [1])))

	.dataa(\u_mpr121|r_wait_timeout [2]),
	.datab(\u_mpr121|r_wait_timeout [3]),
	.datac(\u_mpr121|r_wait_timeout [0]),
	.datad(\u_mpr121|r_wait_timeout [1]),
	.cin(gnd),
	.combout(\u_mpr121|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|LessThan1~1 .lut_mask = 16'h0001;
defparam \u_mpr121|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N12
cycloneive_lcell_comb \u_mpr121|LessThan0~1 (
// Equation(s):
// \u_mpr121|LessThan0~1_combout  = ((\u_mpr121|r_wait_timeout [5]) # ((\u_mpr121|r_wait_timeout [4] & !\u_mpr121|LessThan1~1_combout ))) # (!\u_mpr121|LessThan0~0_combout )

	.dataa(\u_mpr121|LessThan0~0_combout ),
	.datab(\u_mpr121|r_wait_timeout [5]),
	.datac(\u_mpr121|r_wait_timeout [4]),
	.datad(\u_mpr121|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\u_mpr121|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|LessThan0~1 .lut_mask = 16'hDDFD;
defparam \u_mpr121|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N6
cycloneive_lcell_comb \u_mpr121|LessThan0~2 (
// Equation(s):
// \u_mpr121|LessThan0~2_combout  = (\u_mpr121|LessThan0~1_combout  & (\u_mpr121|r_wait_timeout [9] & (\u_mpr121|r_wait_timeout [10] & \u_mpr121|r_wait_timeout [8])))

	.dataa(\u_mpr121|LessThan0~1_combout ),
	.datab(\u_mpr121|r_wait_timeout [9]),
	.datac(\u_mpr121|r_wait_timeout [10]),
	.datad(\u_mpr121|r_wait_timeout [8]),
	.cin(gnd),
	.combout(\u_mpr121|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|LessThan0~2 .lut_mask = 16'h8000;
defparam \u_mpr121|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N28
cycloneive_lcell_comb \u_mpr121|LessThan0~3 (
// Equation(s):
// \u_mpr121|LessThan0~3_combout  = (\u_mpr121|r_wait_timeout [11]) # (\u_mpr121|r_wait_timeout [12])

	.dataa(gnd),
	.datab(\u_mpr121|r_wait_timeout [11]),
	.datac(gnd),
	.datad(\u_mpr121|r_wait_timeout [12]),
	.cin(gnd),
	.combout(\u_mpr121|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|LessThan0~3 .lut_mask = 16'hFFCC;
defparam \u_mpr121|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N10
cycloneive_lcell_comb \u_mpr121|LessThan0~4 (
// Equation(s):
// \u_mpr121|LessThan0~4_combout  = (\u_mpr121|r_wait_timeout [14]) # ((\u_mpr121|r_wait_timeout [13] & ((\u_mpr121|LessThan0~2_combout ) # (\u_mpr121|LessThan0~3_combout ))))

	.dataa(\u_mpr121|LessThan0~2_combout ),
	.datab(\u_mpr121|r_wait_timeout [14]),
	.datac(\u_mpr121|r_wait_timeout [13]),
	.datad(\u_mpr121|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\u_mpr121|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|LessThan0~4 .lut_mask = 16'hFCEC;
defparam \u_mpr121|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N30
cycloneive_lcell_comb \u_mpr121|Ui2c|delay_reg[3]~15 (
// Equation(s):
// \u_mpr121|Ui2c|delay_reg[3]~15_combout  = (\u_mpr121|r_i2c_rst~q  & \u_mpr121|Ui2c|LessThan2~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_mpr121|r_i2c_rst~q ),
	.datad(\u_mpr121|Ui2c|LessThan2~5_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|delay_reg[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[3]~15 .lut_mask = 16'hF000;
defparam \u_mpr121|Ui2c|delay_reg[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y13_N14
cycloneive_lcell_comb \u_mpr121|Selector23~0 (
// Equation(s):
// \u_mpr121|Selector23~0_combout  = (\u_mpr121|r_state.ST_I2C_WRITE_STOP~q ) # ((\u_mpr121|LessThan1~10_combout  & (\u_mpr121|r_state.ST_I2C_WRITE_WAIT_FINISH~q  & !\u_mpr121|LessThan0~4_combout )))

	.dataa(\u_mpr121|r_state.ST_I2C_WRITE_STOP~q ),
	.datab(\u_mpr121|LessThan1~10_combout ),
	.datac(\u_mpr121|r_state.ST_I2C_WRITE_WAIT_FINISH~q ),
	.datad(\u_mpr121|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector23~0 .lut_mask = 16'hAAEA;
defparam \u_mpr121|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y13_N15
dffeas \u_mpr121|r_state.ST_I2C_WRITE_WAIT_FINISH (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_state.ST_I2C_WRITE_WAIT_FINISH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_state.ST_I2C_WRITE_WAIT_FINISH .is_wysiwyg = "true";
defparam \u_mpr121|r_state.ST_I2C_WRITE_WAIT_FINISH .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u1|altpll_component|auto_generated|wire_pll1_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .clock_type = "global clock";
defparam \u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N24
cycloneive_lcell_comb \u_mpr121|LessThan1~2 (
// Equation(s):
// \u_mpr121|LessThan1~2_combout  = (\u_mpr121|r_wait_timeout [5] & ((\u_mpr121|r_wait_timeout [4]) # (!\u_mpr121|LessThan1~1_combout )))

	.dataa(gnd),
	.datab(\u_mpr121|r_wait_timeout [5]),
	.datac(\u_mpr121|r_wait_timeout [4]),
	.datad(\u_mpr121|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\u_mpr121|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|LessThan1~2 .lut_mask = 16'hC0CC;
defparam \u_mpr121|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N4
cycloneive_lcell_comb \u_mpr121|LessThan1~0 (
// Equation(s):
// \u_mpr121|LessThan1~0_combout  = (\u_mpr121|r_wait_timeout [11] & (\u_mpr121|r_wait_timeout [10] & \u_mpr121|r_wait_timeout [9]))

	.dataa(gnd),
	.datab(\u_mpr121|r_wait_timeout [11]),
	.datac(\u_mpr121|r_wait_timeout [10]),
	.datad(\u_mpr121|r_wait_timeout [9]),
	.cin(gnd),
	.combout(\u_mpr121|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|LessThan1~0 .lut_mask = 16'hC000;
defparam \u_mpr121|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N8
cycloneive_lcell_comb \u_mpr121|LessThan1~3 (
// Equation(s):
// \u_mpr121|LessThan1~3_combout  = (\u_mpr121|LessThan1~0_combout  & (((\u_mpr121|LessThan1~2_combout ) # (\u_mpr121|r_wait_timeout [8])) # (!\u_mpr121|LessThan0~0_combout )))

	.dataa(\u_mpr121|LessThan0~0_combout ),
	.datab(\u_mpr121|LessThan1~2_combout ),
	.datac(\u_mpr121|LessThan1~0_combout ),
	.datad(\u_mpr121|r_wait_timeout [8]),
	.cin(gnd),
	.combout(\u_mpr121|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|LessThan1~3 .lut_mask = 16'hF0D0;
defparam \u_mpr121|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N14
cycloneive_lcell_comb \u_mpr121|LessThan1~4 (
// Equation(s):
// \u_mpr121|LessThan1~4_combout  = (\u_mpr121|r_wait_timeout [14] & ((\u_mpr121|r_wait_timeout [13]) # ((\u_mpr121|LessThan1~3_combout ) # (\u_mpr121|r_wait_timeout [12]))))

	.dataa(\u_mpr121|r_wait_timeout [13]),
	.datab(\u_mpr121|r_wait_timeout [14]),
	.datac(\u_mpr121|LessThan1~3_combout ),
	.datad(\u_mpr121|r_wait_timeout [12]),
	.cin(gnd),
	.combout(\u_mpr121|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|LessThan1~4 .lut_mask = 16'hCCC8;
defparam \u_mpr121|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y13_N2
cycloneive_lcell_comb \u_mpr121|r_mpr121_busy~0 (
// Equation(s):
// \u_mpr121|r_mpr121_busy~0_combout  = (\u_mpr121|r_state.ST_I2C_READ_WAIT_FINISH~q  & ((\u_mpr121|LessThan1~4_combout ) # (!\u_mpr121|LessThan1~10_combout )))

	.dataa(gnd),
	.datab(\u_mpr121|LessThan1~10_combout ),
	.datac(\u_mpr121|LessThan1~4_combout ),
	.datad(\u_mpr121|r_state.ST_I2C_READ_WAIT_FINISH~q ),
	.cin(gnd),
	.combout(\u_mpr121|r_mpr121_busy~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_mpr121_busy~0 .lut_mask = 16'hF300;
defparam \u_mpr121|r_mpr121_busy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y17_N14
cycloneive_lcell_comb \U_controller|state.ST_FCR~feeder (
// Equation(s):
// \U_controller|state.ST_FCR~feeder_combout  = \U_controller|state.ST_LCR~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|state.ST_LCR~q ),
	.cin(gnd),
	.combout(\U_controller|state.ST_FCR~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|state.ST_FCR~feeder .lut_mask = 16'hFF00;
defparam \U_controller|state.ST_FCR~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y17_N15
dffeas \U_controller|state.ST_FCR (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|state.ST_FCR~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_FCR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_FCR .is_wysiwyg = "true";
defparam \U_controller|state.ST_FCR .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y17_N17
dffeas \U_controller|state.ST_IER (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|state.ST_FCR~q ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_IER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_IER .is_wysiwyg = "true";
defparam \U_controller|state.ST_IER .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N0
cycloneive_lcell_comb \U_controller|r_counter[0]~32 (
// Equation(s):
// \U_controller|r_counter[0]~32_combout  = \U_controller|r_counter [0] $ (VCC)
// \U_controller|r_counter[0]~33  = CARRY(\U_controller|r_counter [0])

	.dataa(gnd),
	.datab(\U_controller|r_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_controller|r_counter[0]~32_combout ),
	.cout(\U_controller|r_counter[0]~33 ));
// synopsys translate_off
defparam \U_controller|r_counter[0]~32 .lut_mask = 16'h33CC;
defparam \U_controller|r_counter[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N16
cycloneive_lcell_comb \U_controller|r_ads_sendpc_counter[0]~8 (
// Equation(s):
// \U_controller|r_ads_sendpc_counter[0]~8_combout  = \U_controller|r_ads_sendpc_counter [0] $ (VCC)
// \U_controller|r_ads_sendpc_counter[0]~9  = CARRY(\U_controller|r_ads_sendpc_counter [0])

	.dataa(gnd),
	.datab(\U_controller|r_ads_sendpc_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_controller|r_ads_sendpc_counter[0]~8_combout ),
	.cout(\U_controller|r_ads_sendpc_counter[0]~9 ));
// synopsys translate_off
defparam \U_controller|r_ads_sendpc_counter[0]~8 .lut_mask = 16'h33CC;
defparam \U_controller|r_ads_sendpc_counter[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N0
cycloneive_lcell_comb \U_controller|r_counter2[0]~33 (
// Equation(s):
// \U_controller|r_counter2[0]~33_combout  = \U_controller|r_counter2 [0] $ (VCC)
// \U_controller|r_counter2[0]~34  = CARRY(\U_controller|r_counter2 [0])

	.dataa(gnd),
	.datab(\U_controller|r_counter2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_controller|r_counter2[0]~33_combout ),
	.cout(\U_controller|r_counter2[0]~34 ));
// synopsys translate_off
defparam \U_controller|r_counter2[0]~33 .lut_mask = 16'h33CC;
defparam \U_controller|r_counter2[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N20
cycloneive_lcell_comb \U_controller|Selector142~0 (
// Equation(s):
// \U_controller|Selector142~0_combout  = (\U_controller|state.ST_ADS_SENDPC~q ) # ((\U_controller|state.ST_ADS_SENDPC_WAIT~q  & !\U_controller|LessThan2~9_combout ))

	.dataa(\U_controller|state.ST_ADS_SENDPC~q ),
	.datab(gnd),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT~q ),
	.datad(\U_controller|LessThan2~9_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector142~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector142~0 .lut_mask = 16'hAAFA;
defparam \U_controller|Selector142~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y17_N21
dffeas \U_controller|state.ST_ADS_SENDPC_WAIT (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector142~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_ADS_SENDPC_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_ADS_SENDPC_WAIT .is_wysiwyg = "true";
defparam \U_controller|state.ST_ADS_SENDPC_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N22
cycloneive_lcell_comb \U_controller|r_counter2[9]~32 (
// Equation(s):
// \U_controller|r_counter2[9]~32_combout  = (!\U_controller|state.ST_SEND_TEST_CHAR_WAIT~q  & (!\U_controller|state.ST_ADS_SENDPC_WAIT~q  & (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & !\U_controller|state.ST_MPR_SENDPC_WAIT_3~q )))

	.dataa(\U_controller|state.ST_SEND_TEST_CHAR_WAIT~q ),
	.datab(\U_controller|state.ST_ADS_SENDPC_WAIT~q ),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(\U_controller|state.ST_MPR_SENDPC_WAIT_3~q ),
	.cin(gnd),
	.combout(\U_controller|r_counter2[9]~32_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_counter2[9]~32 .lut_mask = 16'h0001;
defparam \U_controller|r_counter2[9]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N8
cycloneive_lcell_comb \U_controller|WideOr11~2 (
// Equation(s):
// \U_controller|WideOr11~2_combout  = (\U_controller|state.ST_READ_LSR~q ) # ((\U_controller|state.ST_MPR_SENDPC_WAIT~q ) # ((\U_controller|state.ST_MPR_SENDPC_WAIT_2~q ) # (!\U_controller|r_counter2[9]~32_combout )))

	.dataa(\U_controller|state.ST_READ_LSR~q ),
	.datab(\U_controller|state.ST_MPR_SENDPC_WAIT~q ),
	.datac(\U_controller|state.ST_MPR_SENDPC_WAIT_2~q ),
	.datad(\U_controller|r_counter2[9]~32_combout ),
	.cin(gnd),
	.combout(\U_controller|WideOr11~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|WideOr11~2 .lut_mask = 16'hFEFF;
defparam \U_controller|WideOr11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N22
cycloneive_io_ibuf \MPR121_SCL~input (
	.i(MPR121_SCL),
	.ibar(gnd),
	.o(\MPR121_SCL~input_o ));
// synopsys translate_off
defparam \MPR121_SCL~input .bus_hold = "false";
defparam \MPR121_SCL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y0_N8
cycloneive_io_ibuf \MPR121_SDA~input (
	.i(MPR121_SDA),
	.ibar(gnd),
	.o(\MPR121_SDA~input_o ));
// synopsys translate_off
defparam \MPR121_SDA~input .bus_hold = "false";
defparam \MPR121_SDA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y13_N6
cycloneive_lcell_comb \u_mpr121|Selector24~0 (
// Equation(s):
// \u_mpr121|Selector24~0_combout  = (!\u_mpr121|r_state.ST_IDLE~q  & (\U_controller|r_mpr_ren~q  & !\U_controller|r_mpr_wen~q ))

	.dataa(\u_mpr121|r_state.ST_IDLE~q ),
	.datab(\U_controller|r_mpr_ren~q ),
	.datac(\U_controller|r_mpr_wen~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_mpr121|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector24~0 .lut_mask = 16'h0404;
defparam \u_mpr121|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y13_N30
cycloneive_lcell_comb \u_mpr121|Selector24~1 (
// Equation(s):
// \u_mpr121|Selector24~1_combout  = (\u_mpr121|Selector24~0_combout ) # ((\u_mpr121|r_state.ST_I2C_WRITE_WAIT_FINISH~q  & ((\u_mpr121|LessThan0~4_combout ) # (!\u_mpr121|LessThan1~10_combout ))))

	.dataa(\u_mpr121|LessThan0~4_combout ),
	.datab(\u_mpr121|r_state.ST_I2C_WRITE_WAIT_FINISH~q ),
	.datac(\u_mpr121|LessThan1~10_combout ),
	.datad(\u_mpr121|Selector24~0_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector24~1 .lut_mask = 16'hFF8C;
defparam \u_mpr121|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y13_N31
dffeas \u_mpr121|r_state.ST_I2C_READ_INIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Selector24~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_state.ST_I2C_READ_INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_state.ST_I2C_READ_INIT .is_wysiwyg = "true";
defparam \u_mpr121|r_state.ST_I2C_READ_INIT .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N9
dffeas \u_mpr121|r_state.ST_I2C_READ_START (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_mpr121|r_state.ST_I2C_READ_INIT~q ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_state.ST_I2C_READ_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_state.ST_I2C_READ_START .is_wysiwyg = "true";
defparam \u_mpr121|r_state.ST_I2C_READ_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N18
cycloneive_lcell_comb \u_mpr121|Selector25~0 (
// Equation(s):
// \u_mpr121|Selector25~0_combout  = (\u_mpr121|r_state.ST_I2C_READ_START~q ) # ((!\u_mpr121|Ui2c|data_in_ready_reg~q  & \u_mpr121|r_state.ST_I2C_READ_1~q ))

	.dataa(\u_mpr121|Ui2c|data_in_ready_reg~q ),
	.datab(gnd),
	.datac(\u_mpr121|r_state.ST_I2C_READ_1~q ),
	.datad(\u_mpr121|r_state.ST_I2C_READ_START~q ),
	.cin(gnd),
	.combout(\u_mpr121|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector25~0 .lut_mask = 16'hFF50;
defparam \u_mpr121|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y12_N19
dffeas \u_mpr121|r_state.ST_I2C_READ_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_state.ST_I2C_READ_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_state.ST_I2C_READ_1 .is_wysiwyg = "true";
defparam \u_mpr121|r_state.ST_I2C_READ_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y12_N14
cycloneive_lcell_comb \u_mpr121|Selector26~0 (
// Equation(s):
// \u_mpr121|Selector26~0_combout  = (\u_mpr121|Ui2c|data_in_ready_reg~q  & ((\u_mpr121|r_state.ST_I2C_READ_2~q ) # (\u_mpr121|r_state.ST_I2C_READ_1~q )))

	.dataa(gnd),
	.datab(\u_mpr121|Ui2c|data_in_ready_reg~q ),
	.datac(\u_mpr121|r_state.ST_I2C_READ_2~q ),
	.datad(\u_mpr121|r_state.ST_I2C_READ_1~q ),
	.cin(gnd),
	.combout(\u_mpr121|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector26~0 .lut_mask = 16'hCCC0;
defparam \u_mpr121|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y12_N15
dffeas \u_mpr121|r_state.ST_I2C_READ_2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_state.ST_I2C_READ_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_state.ST_I2C_READ_2 .is_wysiwyg = "true";
defparam \u_mpr121|r_state.ST_I2C_READ_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y12_N16
cycloneive_lcell_comb \u_mpr121|r_state~34 (
// Equation(s):
// \u_mpr121|r_state~34_combout  = (!\u_mpr121|Ui2c|data_in_ready_reg~q  & \u_mpr121|r_state.ST_I2C_READ_2~q )

	.dataa(gnd),
	.datab(\u_mpr121|Ui2c|data_in_ready_reg~q ),
	.datac(\u_mpr121|r_state.ST_I2C_READ_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_mpr121|r_state~34_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_state~34 .lut_mask = 16'h3030;
defparam \u_mpr121|r_state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y12_N17
dffeas \u_mpr121|r_state.ST_I2C_READ_PREPARE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_state~34_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_state.ST_I2C_READ_PREPARE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_state.ST_I2C_READ_PREPARE .is_wysiwyg = "true";
defparam \u_mpr121|r_state.ST_I2C_READ_PREPARE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N16
cycloneive_lcell_comb \u_mpr121|r_state.ST_I2C_READ_REQUEST_DATA~feeder (
// Equation(s):
// \u_mpr121|r_state.ST_I2C_READ_REQUEST_DATA~feeder_combout  = \u_mpr121|r_state.ST_I2C_READ_PREPARE~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_mpr121|r_state.ST_I2C_READ_PREPARE~q ),
	.cin(gnd),
	.combout(\u_mpr121|r_state.ST_I2C_READ_REQUEST_DATA~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_state.ST_I2C_READ_REQUEST_DATA~feeder .lut_mask = 16'hFF00;
defparam \u_mpr121|r_state.ST_I2C_READ_REQUEST_DATA~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y14_N17
dffeas \u_mpr121|r_state.ST_I2C_READ_REQUEST_DATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_state.ST_I2C_READ_REQUEST_DATA~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_state.ST_I2C_READ_REQUEST_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_state.ST_I2C_READ_REQUEST_DATA .is_wysiwyg = "true";
defparam \u_mpr121|r_state.ST_I2C_READ_REQUEST_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N14
cycloneive_lcell_comb \u_mpr121|r_state~33 (
// Equation(s):
// \u_mpr121|r_state~33_combout  = (!\u_mpr121|r_state.ST_IDLE~q  & \U_controller|r_mpr_wen~q )

	.dataa(\u_mpr121|r_state.ST_IDLE~q ),
	.datab(gnd),
	.datac(\U_controller|r_mpr_wen~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_mpr121|r_state~33_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_state~33 .lut_mask = 16'h5050;
defparam \u_mpr121|r_state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N24
cycloneive_lcell_comb \u_mpr121|r_state.ST_I2C_WRITE_INIT~feeder (
// Equation(s):
// \u_mpr121|r_state.ST_I2C_WRITE_INIT~feeder_combout  = \u_mpr121|r_state~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_mpr121|r_state~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_mpr121|r_state.ST_I2C_WRITE_INIT~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_state.ST_I2C_WRITE_INIT~feeder .lut_mask = 16'hF0F0;
defparam \u_mpr121|r_state.ST_I2C_WRITE_INIT~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y14_N25
dffeas \u_mpr121|r_state.ST_I2C_WRITE_INIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_state.ST_I2C_WRITE_INIT~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_state.ST_I2C_WRITE_INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_state.ST_I2C_WRITE_INIT .is_wysiwyg = "true";
defparam \u_mpr121|r_state.ST_I2C_WRITE_INIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N20
cycloneive_lcell_comb \u_mpr121|Selector9~0 (
// Equation(s):
// \u_mpr121|Selector9~0_combout  = (!\u_mpr121|r_state.ST_I2C_WRITE_INIT~q  & (\u_mpr121|r_state.ST_IDLE~q  & !\u_mpr121|r_state.ST_I2C_READ_PREPARE~q ))

	.dataa(gnd),
	.datab(\u_mpr121|r_state.ST_I2C_WRITE_INIT~q ),
	.datac(\u_mpr121|r_state.ST_IDLE~q ),
	.datad(\u_mpr121|r_state.ST_I2C_READ_PREPARE~q ),
	.cin(gnd),
	.combout(\u_mpr121|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector9~0 .lut_mask = 16'h0030;
defparam \u_mpr121|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N30
cycloneive_lcell_comb \u_mpr121|Selector9~1 (
// Equation(s):
// \u_mpr121|Selector9~1_combout  = (\u_mpr121|r_state.ST_I2C_READ_GET_DATA~q ) # ((!\u_mpr121|r_state.ST_I2C_READ_INIT~q  & (\u_mpr121|Selector9~0_combout  & \u_mpr121|r_i2c_data_out_ready~q )))

	.dataa(\u_mpr121|r_state.ST_I2C_READ_INIT~q ),
	.datab(\u_mpr121|Selector9~0_combout ),
	.datac(\u_mpr121|r_i2c_data_out_ready~q ),
	.datad(\u_mpr121|r_state.ST_I2C_READ_GET_DATA~q ),
	.cin(gnd),
	.combout(\u_mpr121|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector9~1 .lut_mask = 16'hFF40;
defparam \u_mpr121|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y12_N31
dffeas \u_mpr121|r_i2c_data_out_ready (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_data_out_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_out_ready .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_data_out_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N6
cycloneive_lcell_comb \u_mpr121|Ui2c|data_out_valid_next~2 (
// Equation(s):
// \u_mpr121|Ui2c|data_out_valid_next~2_combout  = (\u_mpr121|Ui2c|data_out_valid_next~3_combout ) # ((!\u_mpr121|r_i2c_data_out_ready~q  & \u_mpr121|Ui2c|data_out_valid_reg~q ))

	.dataa(\u_mpr121|r_i2c_data_out_ready~q ),
	.datab(gnd),
	.datac(\u_mpr121|Ui2c|data_out_valid_reg~q ),
	.datad(\u_mpr121|Ui2c|data_out_valid_next~3_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|data_out_valid_next~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|data_out_valid_next~2 .lut_mask = 16'hFF50;
defparam \u_mpr121|Ui2c|data_out_valid_next~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y11_N7
dffeas \u_mpr121|Ui2c|data_out_valid_reg (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|data_out_valid_next~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u_mpr121|r_i2c_rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|data_out_valid_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|data_out_valid_reg .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|data_out_valid_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N14
cycloneive_lcell_comb \u_mpr121|Selector28~0 (
// Equation(s):
// \u_mpr121|Selector28~0_combout  = (\u_mpr121|r_state.ST_I2C_READ_REQUEST_DATA~q ) # ((!\u_mpr121|Ui2c|data_out_valid_reg~q  & \u_mpr121|r_state.ST_I2C_READ_WAIT_DATA~q ))

	.dataa(gnd),
	.datab(\u_mpr121|Ui2c|data_out_valid_reg~q ),
	.datac(\u_mpr121|r_state.ST_I2C_READ_WAIT_DATA~q ),
	.datad(\u_mpr121|r_state.ST_I2C_READ_REQUEST_DATA~q ),
	.cin(gnd),
	.combout(\u_mpr121|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector28~0 .lut_mask = 16'hFF30;
defparam \u_mpr121|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y13_N15
dffeas \u_mpr121|r_state.ST_I2C_READ_WAIT_DATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_state.ST_I2C_READ_WAIT_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_state.ST_I2C_READ_WAIT_DATA .is_wysiwyg = "true";
defparam \u_mpr121|r_state.ST_I2C_READ_WAIT_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N30
cycloneive_lcell_comb \u_mpr121|r_state~32 (
// Equation(s):
// \u_mpr121|r_state~32_combout  = (\u_mpr121|Ui2c|data_out_valid_reg~q  & \u_mpr121|r_state.ST_I2C_READ_WAIT_DATA~q )

	.dataa(gnd),
	.datab(\u_mpr121|Ui2c|data_out_valid_reg~q ),
	.datac(\u_mpr121|r_state.ST_I2C_READ_WAIT_DATA~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_mpr121|r_state~32_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_state~32 .lut_mask = 16'hC0C0;
defparam \u_mpr121|r_state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y13_N31
dffeas \u_mpr121|r_state.ST_I2C_READ_WAIT_2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_state~32_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_state.ST_I2C_READ_WAIT_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_state.ST_I2C_READ_WAIT_2 .is_wysiwyg = "true";
defparam \u_mpr121|r_state.ST_I2C_READ_WAIT_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y13_N13
dffeas \u_mpr121|r_state.ST_I2C_READ_GET_DATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_mpr121|r_state.ST_I2C_READ_WAIT_2~q ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_state.ST_I2C_READ_GET_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_state.ST_I2C_READ_GET_DATA .is_wysiwyg = "true";
defparam \u_mpr121|r_state.ST_I2C_READ_GET_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N22
cycloneive_lcell_comb \u_mpr121|Selector69~0 (
// Equation(s):
// \u_mpr121|Selector69~0_combout  = (\u_mpr121|r_state.ST_I2C_READ_REQUEST_DATA~q ) # ((\u_mpr121|r_get_i2c_data_en~q  & !\u_mpr121|r_state.ST_I2C_READ_GET_DATA~q ))

	.dataa(gnd),
	.datab(\u_mpr121|r_get_i2c_data_en~q ),
	.datac(\u_mpr121|r_state.ST_I2C_READ_REQUEST_DATA~q ),
	.datad(\u_mpr121|r_state.ST_I2C_READ_GET_DATA~q ),
	.cin(gnd),
	.combout(\u_mpr121|Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector69~0 .lut_mask = 16'hF0FC;
defparam \u_mpr121|Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y13_N1
dffeas \u_mpr121|r_get_i2c_data_en (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_mpr121|Selector69~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_get_i2c_data_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_get_i2c_data_en .is_wysiwyg = "true";
defparam \u_mpr121|r_get_i2c_data_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N8
cycloneive_lcell_comb \u_mpr121|Selector70~0 (
// Equation(s):
// \u_mpr121|Selector70~0_combout  = (\u_mpr121|r_get_i2c_read_done~q  & ((\u_mpr121|r_state.ST_I2C_READ_WAIT_DATA~q ) # ((!\u_mpr121|r_state.ST_I2C_READ_REQUEST_DATA~q )))) # (!\u_mpr121|r_get_i2c_read_done~q  & (\u_mpr121|r_state.ST_I2C_READ_WAIT_DATA~q  & 
// (\u_mpr121|Ui2c|data_out_valid_reg~q )))

	.dataa(\u_mpr121|r_get_i2c_read_done~q ),
	.datab(\u_mpr121|r_state.ST_I2C_READ_WAIT_DATA~q ),
	.datac(\u_mpr121|Ui2c|data_out_valid_reg~q ),
	.datad(\u_mpr121|r_state.ST_I2C_READ_REQUEST_DATA~q ),
	.cin(gnd),
	.combout(\u_mpr121|Selector70~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector70~0 .lut_mask = 16'hC8EA;
defparam \u_mpr121|Selector70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N10
cycloneive_lcell_comb \u_mpr121|r_get_i2c_read_done~feeder (
// Equation(s):
// \u_mpr121|r_get_i2c_read_done~feeder_combout  = \u_mpr121|Selector70~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_mpr121|Selector70~0_combout ),
	.cin(gnd),
	.combout(\u_mpr121|r_get_i2c_read_done~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_get_i2c_read_done~feeder .lut_mask = 16'hFF00;
defparam \u_mpr121|r_get_i2c_read_done~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y13_N11
dffeas \u_mpr121|r_get_i2c_read_done (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_get_i2c_read_done~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_get_i2c_read_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_get_i2c_read_done .is_wysiwyg = "true";
defparam \u_mpr121|r_get_i2c_read_done .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y13_N21
dffeas \u_mpr121|r_i2c_data_shift[0] (
	.clk(\MPR121_SCL~input_o ),
	.d(gnd),
	.asdata(\MPR121_SDA~input_o ),
	.clrn(\u_mpr121|r_get_i2c_data_en~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u_mpr121|r_get_i2c_read_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_data_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_shift[0] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_data_shift[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N2
cycloneive_lcell_comb \u_mpr121|r_i2c_data_shift[1]~feeder (
// Equation(s):
// \u_mpr121|r_i2c_data_shift[1]~feeder_combout  = \u_mpr121|r_i2c_data_shift [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_mpr121|r_i2c_data_shift [0]),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_data_shift[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_shift[1]~feeder .lut_mask = 16'hFF00;
defparam \u_mpr121|r_i2c_data_shift[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y13_N3
dffeas \u_mpr121|r_i2c_data_shift[1] (
	.clk(\MPR121_SCL~input_o ),
	.d(\u_mpr121|r_i2c_data_shift[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_mpr121|r_get_i2c_data_en~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_mpr121|r_get_i2c_read_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_data_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_shift[1] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_data_shift[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N28
cycloneive_lcell_comb \u_mpr121|r_i2c_data_shift[2]~feeder (
// Equation(s):
// \u_mpr121|r_i2c_data_shift[2]~feeder_combout  = \u_mpr121|r_i2c_data_shift [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_mpr121|r_i2c_data_shift [1]),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_data_shift[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_shift[2]~feeder .lut_mask = 16'hFF00;
defparam \u_mpr121|r_i2c_data_shift[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y13_N29
dffeas \u_mpr121|r_i2c_data_shift[2] (
	.clk(\MPR121_SCL~input_o ),
	.d(\u_mpr121|r_i2c_data_shift[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_mpr121|r_get_i2c_data_en~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_mpr121|r_get_i2c_read_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_data_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_shift[2] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_data_shift[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N6
cycloneive_lcell_comb \u_mpr121|r_i2c_data_shift[3]~feeder (
// Equation(s):
// \u_mpr121|r_i2c_data_shift[3]~feeder_combout  = \u_mpr121|r_i2c_data_shift [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_mpr121|r_i2c_data_shift [2]),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_data_shift[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_shift[3]~feeder .lut_mask = 16'hFF00;
defparam \u_mpr121|r_i2c_data_shift[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y13_N7
dffeas \u_mpr121|r_i2c_data_shift[3] (
	.clk(\MPR121_SCL~input_o ),
	.d(\u_mpr121|r_i2c_data_shift[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_mpr121|r_get_i2c_data_en~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_mpr121|r_get_i2c_read_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_data_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_shift[3] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_data_shift[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N16
cycloneive_lcell_comb \u_mpr121|r_i2c_data_shift[4]~feeder (
// Equation(s):
// \u_mpr121|r_i2c_data_shift[4]~feeder_combout  = \u_mpr121|r_i2c_data_shift [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_mpr121|r_i2c_data_shift [3]),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_data_shift[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_shift[4]~feeder .lut_mask = 16'hFF00;
defparam \u_mpr121|r_i2c_data_shift[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y13_N17
dffeas \u_mpr121|r_i2c_data_shift[4] (
	.clk(\MPR121_SCL~input_o ),
	.d(\u_mpr121|r_i2c_data_shift[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_mpr121|r_get_i2c_data_en~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_mpr121|r_get_i2c_read_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_data_shift [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_shift[4] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_data_shift[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N4
cycloneive_lcell_comb \u_mpr121|r_i2c_data_shift[5]~feeder (
// Equation(s):
// \u_mpr121|r_i2c_data_shift[5]~feeder_combout  = \u_mpr121|r_i2c_data_shift [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_mpr121|r_i2c_data_shift [4]),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_data_shift[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_shift[5]~feeder .lut_mask = 16'hFF00;
defparam \u_mpr121|r_i2c_data_shift[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y13_N5
dffeas \u_mpr121|r_i2c_data_shift[5] (
	.clk(\MPR121_SCL~input_o ),
	.d(\u_mpr121|r_i2c_data_shift[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_mpr121|r_get_i2c_data_en~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_mpr121|r_get_i2c_read_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_data_shift [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_shift[5] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_data_shift[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N24
cycloneive_lcell_comb \u_mpr121|r_i2c_data_shift[6]~feeder (
// Equation(s):
// \u_mpr121|r_i2c_data_shift[6]~feeder_combout  = \u_mpr121|r_i2c_data_shift [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_mpr121|r_i2c_data_shift [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_data_shift[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_shift[6]~feeder .lut_mask = 16'hF0F0;
defparam \u_mpr121|r_i2c_data_shift[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y13_N25
dffeas \u_mpr121|r_i2c_data_shift[6] (
	.clk(\MPR121_SCL~input_o ),
	.d(\u_mpr121|r_i2c_data_shift[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_mpr121|r_get_i2c_data_en~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_mpr121|r_get_i2c_read_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_data_shift [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_shift[6] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_data_shift[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N4
cycloneive_lcell_comb \u_mpr121|r_i2c_data_o[6]~feeder (
// Equation(s):
// \u_mpr121|r_i2c_data_o[6]~feeder_combout  = \u_mpr121|r_i2c_data_shift [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_mpr121|r_i2c_data_shift [6]),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_data_o[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_o[6]~feeder .lut_mask = 16'hFF00;
defparam \u_mpr121|r_i2c_data_o[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y13_N5
dffeas \u_mpr121|r_i2c_data_o[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_i2c_data_o[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|r_state.ST_I2C_READ_WAIT_2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_data_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_o[6] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_data_o[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y17_N28
cycloneive_lcell_comb \U_controller|Selector131~0 (
// Equation(s):
// \U_controller|Selector131~0_combout  = (\U_controller|state.ST_WRITE_MPR_EN~q ) # ((\U_controller|state.ST_WRITE_MPR_WAIT~q  & \u_mpr121|r_mpr121_busy~q ))

	.dataa(gnd),
	.datab(\U_controller|state.ST_WRITE_MPR_EN~q ),
	.datac(\U_controller|state.ST_WRITE_MPR_WAIT~q ),
	.datad(\u_mpr121|r_mpr121_busy~q ),
	.cin(gnd),
	.combout(\U_controller|Selector131~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector131~0 .lut_mask = 16'hFCCC;
defparam \U_controller|Selector131~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y17_N29
dffeas \U_controller|state.ST_WRITE_MPR_WAIT (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector131~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_WRITE_MPR_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_WRITE_MPR_WAIT .is_wysiwyg = "true";
defparam \U_controller|state.ST_WRITE_MPR_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y17_N2
cycloneive_lcell_comb \U_controller|r_mpr_d_from_chip[6]~0 (
// Equation(s):
// \U_controller|r_mpr_d_from_chip[6]~0_combout  = (!\U_controller|WideNor0~0_combout  & (!\u_mpr121|r_mpr121_busy~q  & ((\U_controller|state.ST_READ_MPR_WAIT~q ) # (\U_controller|state.ST_WRITE_MPR_WAIT~q ))))

	.dataa(\U_controller|state.ST_READ_MPR_WAIT~q ),
	.datab(\U_controller|WideNor0~0_combout ),
	.datac(\u_mpr121|r_mpr121_busy~q ),
	.datad(\U_controller|state.ST_WRITE_MPR_WAIT~q ),
	.cin(gnd),
	.combout(\U_controller|r_mpr_d_from_chip[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_mpr_d_from_chip[6]~0 .lut_mask = 16'h0302;
defparam \U_controller|r_mpr_d_from_chip[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y13_N1
dffeas \U_controller|r_mpr_d_from_chip[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_mpr121|r_i2c_data_o [6]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|r_mpr_d_from_chip[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_d_from_chip [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_d_from_chip[6] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_d_from_chip[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y14_N14
cycloneive_lcell_comb \U_ads1292|Uspi|r_RX_Bit_Count[0]~8 (
// Equation(s):
// \U_ads1292|Uspi|r_RX_Bit_Count[0]~8_combout  = !\U_ads1292|Uspi|r_RX_Bit_Count [0]
// \U_ads1292|Uspi|r_RX_Bit_Count[0]~9  = CARRY(!\U_ads1292|Uspi|r_RX_Bit_Count [0])

	.dataa(gnd),
	.datab(\U_ads1292|Uspi|r_RX_Bit_Count [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|r_RX_Bit_Count[0]~8_combout ),
	.cout(\U_ads1292|Uspi|r_RX_Bit_Count[0]~9 ));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_RX_Bit_Count[0]~8 .lut_mask = 16'h3333;
defparam \U_ads1292|Uspi|r_RX_Bit_Count[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y17_N14
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y17_N16
cycloneive_lcell_comb \U_ads1292|Uspi|r_sclk_edges[0]~8 (
// Equation(s):
// \U_ads1292|Uspi|r_sclk_edges[0]~8_combout  = \U_ads1292|Uspi|r_sclk_edges [0] $ (VCC)
// \U_ads1292|Uspi|r_sclk_edges[0]~9  = CARRY(\U_ads1292|Uspi|r_sclk_edges [0])

	.dataa(gnd),
	.datab(\U_ads1292|Uspi|r_sclk_edges [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|r_sclk_edges[0]~8_combout ),
	.cout(\U_ads1292|Uspi|r_sclk_edges[0]~9 ));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_sclk_edges[0]~8 .lut_mask = 16'h33CC;
defparam \U_ads1292|Uspi|r_sclk_edges[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N0
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[0]~32 (
// Equation(s):
// \U_ads1292|r_wait_timeout[0]~32_combout  = \U_ads1292|r_wait_timeout [0] $ (VCC)
// \U_ads1292|r_wait_timeout[0]~33  = CARRY(\U_ads1292|r_wait_timeout [0])

	.dataa(gnd),
	.datab(\U_ads1292|r_wait_timeout [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_ads1292|r_wait_timeout[0]~32_combout ),
	.cout(\U_ads1292|r_wait_timeout[0]~33 ));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[0]~32 .lut_mask = 16'h33CC;
defparam \U_ads1292|r_wait_timeout[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N14
cycloneive_lcell_comb \U_controller|WideOr33~0 (
// Equation(s):
// \U_controller|WideOr33~0_combout  = (!\U_controller|state.ST_MPR_SENDPC_WAIT~q  & !\U_controller|state.ST_MPR_SENDPC_WAIT_2~q )

	.dataa(gnd),
	.datab(\U_controller|state.ST_MPR_SENDPC_WAIT~q ),
	.datac(\U_controller|state.ST_MPR_SENDPC_WAIT_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|WideOr33~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|WideOr33~0 .lut_mask = 16'h0303;
defparam \U_controller|WideOr33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N10
cycloneive_lcell_comb \U_controller|Selector18~0 (
// Equation(s):
// \U_controller|Selector18~0_combout  = (!\U_controller|state.ST_READ_LSR~q  & (\U_controller|WideOr33~0_combout  & (!\U_controller|state.ST_CHECK_LSR~q  & \U_controller|r_counter2[9]~32_combout )))

	.dataa(\U_controller|state.ST_READ_LSR~q ),
	.datab(\U_controller|WideOr33~0_combout ),
	.datac(\U_controller|state.ST_CHECK_LSR~q ),
	.datad(\U_controller|r_counter2[9]~32_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector18~0 .lut_mask = 16'h0400;
defparam \U_controller|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y17_N11
dffeas \U_controller|uart_we_o (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|Selector8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|uart_we_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|uart_we_o .is_wysiwyg = "true";
defparam \U_controller|uart_we_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y17_N20
cycloneive_lcell_comb \U_controller|Selector16~0 (
// Equation(s):
// \U_controller|Selector16~0_combout  = (\U_controller|state.ST_IDLE~q  & !\U_controller|state.ST_LCR~q )

	.dataa(gnd),
	.datab(\U_controller|state.ST_IDLE~q ),
	.datac(gnd),
	.datad(\U_controller|state.ST_LCR~q ),
	.cin(gnd),
	.combout(\U_controller|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector16~0 .lut_mask = 16'h00CC;
defparam \U_controller|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N12
cycloneive_lcell_comb \U_controller|Selector8~1 (
// Equation(s):
// \U_controller|Selector8~1_combout  = ((\U_controller|state.ST_FCR~q ) # ((\U_controller|uart_addr_o [1] & !\U_controller|Selector8~0_combout ))) # (!\U_controller|Selector16~0_combout )

	.dataa(\U_controller|Selector16~0_combout ),
	.datab(\U_controller|state.ST_FCR~q ),
	.datac(\U_controller|uart_addr_o [1]),
	.datad(\U_controller|Selector8~0_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector8~1 .lut_mask = 16'hDDFD;
defparam \U_controller|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y17_N13
dffeas \U_controller|uart_addr_o[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|uart_addr_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|uart_addr_o[1] .is_wysiwyg = "true";
defparam \U_controller|uart_addr_o[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N20
cycloneive_lcell_comb \Uregs|Mux0~2 (
// Equation(s):
// \Uregs|Mux0~2_combout  = (!\U_controller|uart_addr_o [2] & !\U_controller|uart_addr_o [1])

	.dataa(\U_controller|uart_addr_o [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|uart_addr_o [1]),
	.cin(gnd),
	.combout(\Uregs|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux0~2 .lut_mask = 16'h0055;
defparam \Uregs|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N2
cycloneive_lcell_comb \Uregs|dl[8]~0 (
// Equation(s):
// \Uregs|dl[8]~0_combout  = (\U_controller|uart_addr_o [0] & (\Uregs|lcr [7] & (\U_controller|uart_we_o~q  & \Uregs|Mux0~2_combout )))

	.dataa(\U_controller|uart_addr_o [0]),
	.datab(\Uregs|lcr [7]),
	.datac(\U_controller|uart_we_o~q ),
	.datad(\Uregs|Mux0~2_combout ),
	.cin(gnd),
	.combout(\Uregs|dl[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|dl[8]~0 .lut_mask = 16'h8000;
defparam \Uregs|dl[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y17_N5
dffeas \Uregs|dl[15] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [7]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|dl[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|dl [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|dl[15] .is_wysiwyg = "true";
defparam \Uregs|dl[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N0
cycloneive_lcell_comb \Uregs|transmitter|Add1~0 (
// Equation(s):
// \Uregs|transmitter|Add1~0_combout  = \Uregs|transmitter|counter [0] $ (VCC)
// \Uregs|transmitter|Add1~1  = CARRY(\Uregs|transmitter|counter [0])

	.dataa(gnd),
	.datab(\Uregs|transmitter|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Uregs|transmitter|Add1~0_combout ),
	.cout(\Uregs|transmitter|Add1~1 ));
// synopsys translate_off
defparam \Uregs|transmitter|Add1~0 .lut_mask = 16'h33CC;
defparam \Uregs|transmitter|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N10
cycloneive_lcell_comb \Uregs|transmitter|Mux2~0 (
// Equation(s):
// \Uregs|transmitter|Mux2~0_combout  = (\Uregs|transmitter|tstate [1] & (\Uregs|transmitter|counter [0] & (!\Uregs|transmitter|tstate [2] & \Uregs|transmitter|WideNor1~0_combout )))

	.dataa(\Uregs|transmitter|tstate [1]),
	.datab(\Uregs|transmitter|counter [0]),
	.datac(\Uregs|transmitter|tstate [2]),
	.datad(\Uregs|transmitter|WideNor1~0_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|Mux2~0 .lut_mask = 16'h0800;
defparam \Uregs|transmitter|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N8
cycloneive_lcell_comb \Uregs|fifo_write~0 (
// Equation(s):
// \Uregs|fifo_write~0_combout  = (!\U_controller|uart_addr_o [0] & (!\Uregs|lcr [7] & (\U_controller|uart_we_o~q  & \Uregs|Mux0~2_combout )))

	.dataa(\U_controller|uart_addr_o [0]),
	.datab(\Uregs|lcr [7]),
	.datac(\U_controller|uart_we_o~q ),
	.datad(\Uregs|Mux0~2_combout ),
	.cin(gnd),
	.combout(\Uregs|fifo_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|fifo_write~0 .lut_mask = 16'h1000;
defparam \Uregs|fifo_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N9
dffeas \Uregs|tf_push (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|fifo_write~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|tf_push~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|tf_push .is_wysiwyg = "true";
defparam \Uregs|tf_push .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N14
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|count[0]~5 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|count[0]~5_combout  = \Uregs|transmitter|fifo_tx|count [0] $ (VCC)
// \Uregs|transmitter|fifo_tx|count[0]~6  = CARRY(\Uregs|transmitter|fifo_tx|count [0])

	.dataa(gnd),
	.datab(\Uregs|transmitter|fifo_tx|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|count[0]~5_combout ),
	.cout(\Uregs|transmitter|fifo_tx|count[0]~6 ));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|count[0]~5 .lut_mask = 16'h33CC;
defparam \Uregs|transmitter|fifo_tx|count[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y17_N22
cycloneive_lcell_comb \U_controller|WideOr10~2 (
// Equation(s):
// \U_controller|WideOr10~2_combout  = (!\U_controller|state.ST_FCR~q  & (!\U_controller|state.ST_DL_MSB~q  & (!\U_controller|state.ST_DL_LSB~q  & !\U_controller|state.ST_LCR~q )))

	.dataa(\U_controller|state.ST_FCR~q ),
	.datab(\U_controller|state.ST_DL_MSB~q ),
	.datac(\U_controller|state.ST_DL_LSB~q ),
	.datad(\U_controller|state.ST_LCR~q ),
	.cin(gnd),
	.combout(\U_controller|WideOr10~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|WideOr10~2 .lut_mask = 16'h0001;
defparam \U_controller|WideOr10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y17_N16
cycloneive_lcell_comb \U_controller|WideOr18 (
// Equation(s):
// \U_controller|WideOr18~combout  = (\U_controller|WideNor0~0_combout ) # ((\U_controller|WideOr10~2_combout  & (!\U_controller|state.ST_IER~q  & !\U_controller|WideOr10~1_combout )))

	.dataa(\U_controller|WideOr10~2_combout ),
	.datab(\U_controller|WideNor0~0_combout ),
	.datac(\U_controller|state.ST_IER~q ),
	.datad(\U_controller|WideOr10~1_combout ),
	.cin(gnd),
	.combout(\U_controller|WideOr18~combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|WideOr18 .lut_mask = 16'hCCCE;
defparam \U_controller|WideOr18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N28
cycloneive_lcell_comb \Uregs|always6~0 (
// Equation(s):
// \Uregs|always6~0_combout  = (!\U_controller|uart_addr_o [2] & (\U_controller|uart_addr_o [1] & (\U_controller|uart_we_o~q  & !\U_controller|uart_addr_o [0])))

	.dataa(\U_controller|uart_addr_o [2]),
	.datab(\U_controller|uart_addr_o [1]),
	.datac(\U_controller|uart_we_o~q ),
	.datad(\U_controller|uart_addr_o [0]),
	.cin(gnd),
	.combout(\Uregs|always6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|always6~0 .lut_mask = 16'h0040;
defparam \Uregs|always6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N24
cycloneive_lcell_comb \Uregs|rx_reset~0 (
// Equation(s):
// \Uregs|rx_reset~0_combout  = (\U_controller|uart_wdata_o [1] & \Uregs|always6~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|uart_wdata_o [1]),
	.datad(\Uregs|always6~0_combout ),
	.cin(gnd),
	.combout(\Uregs|rx_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|rx_reset~0 .lut_mask = 16'hF000;
defparam \Uregs|rx_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y17_N25
dffeas \Uregs|rx_reset (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|rx_reset~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|rx_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|rx_reset .is_wysiwyg = "true";
defparam \Uregs|rx_reset .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N4
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|top~0 (
// Equation(s):
// \Uregs|receiver|fifo_rx|top~0_combout  = (!\Uregs|receiver|fifo_rx|top [0] & !\Uregs|rx_reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uregs|receiver|fifo_rx|top [0]),
	.datad(\Uregs|rx_reset~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|top~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|top~0 .lut_mask = 16'h000F;
defparam \Uregs|receiver|fifo_rx|top~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N8
cycloneive_lcell_comb \Uregs|receiver|counter_b[0]~8 (
// Equation(s):
// \Uregs|receiver|counter_b[0]~8_combout  = !\Uregs|receiver|counter_b [0]
// \Uregs|receiver|counter_b[0]~9  = CARRY(!\Uregs|receiver|counter_b [0])

	.dataa(\Uregs|receiver|counter_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uregs|receiver|counter_b[0]~8_combout ),
	.cout(\Uregs|receiver|counter_b[0]~9 ));
// synopsys translate_off
defparam \Uregs|receiver|counter_b[0]~8 .lut_mask = 16'h5555;
defparam \Uregs|receiver|counter_b[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N24
cycloneive_lcell_comb \Uregs|receiver|Equal0~0 (
// Equation(s):
// \Uregs|receiver|Equal0~0_combout  = (\Uregs|receiver|counter_b [2] & (\Uregs|receiver|counter_b [3] & (\Uregs|receiver|counter_b [0] & \Uregs|receiver|counter_b [1])))

	.dataa(\Uregs|receiver|counter_b [2]),
	.datab(\Uregs|receiver|counter_b [3]),
	.datac(\Uregs|receiver|counter_b [0]),
	.datad(\Uregs|receiver|counter_b [1]),
	.cin(gnd),
	.combout(\Uregs|receiver|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Equal0~0 .lut_mask = 16'h8000;
defparam \Uregs|receiver|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N12
cycloneive_lcell_comb \Uregs|dl[0]~1 (
// Equation(s):
// \Uregs|dl[0]~1_combout  = (!\U_controller|uart_addr_o [0] & (\Uregs|lcr [7] & (\U_controller|uart_we_o~q  & \Uregs|Mux0~2_combout )))

	.dataa(\U_controller|uart_addr_o [0]),
	.datab(\Uregs|lcr [7]),
	.datac(\U_controller|uart_we_o~q ),
	.datad(\Uregs|Mux0~2_combout ),
	.cin(gnd),
	.combout(\Uregs|dl[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|dl[0]~1 .lut_mask = 16'h4000;
defparam \Uregs|dl[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y17_N27
dffeas \Uregs|dl[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [2]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|dl[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|dl [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|dl[2] .is_wysiwyg = "true";
defparam \Uregs|dl[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N8
cycloneive_lcell_comb \u_mpr121|r_i2c_data_o[3]~feeder (
// Equation(s):
// \u_mpr121|r_i2c_data_o[3]~feeder_combout  = \u_mpr121|r_i2c_data_shift [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_mpr121|r_i2c_data_shift [3]),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_data_o[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_o[3]~feeder .lut_mask = 16'hFF00;
defparam \u_mpr121|r_i2c_data_o[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y13_N9
dffeas \u_mpr121|r_i2c_data_o[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_i2c_data_o[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|r_state.ST_I2C_READ_WAIT_2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_data_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_o[3] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_data_o[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N17
dffeas \U_controller|r_mpr_d_from_chip[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_mpr121|r_i2c_data_o [3]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|r_mpr_d_from_chip[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_d_from_chip [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_d_from_chip[3] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_d_from_chip[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y17_N0
cycloneive_lcell_comb \U_ads1292|Uspi|Add1~0 (
// Equation(s):
// \U_ads1292|Uspi|Add1~0_combout  = \U_ads1292|Uspi|r_sclk_count [0] $ (VCC)
// \U_ads1292|Uspi|Add1~1  = CARRY(\U_ads1292|Uspi|r_sclk_count [0])

	.dataa(gnd),
	.datab(\U_ads1292|Uspi|r_sclk_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|Add1~0_combout ),
	.cout(\U_ads1292|Uspi|Add1~1 ));
// synopsys translate_off
defparam \U_ads1292|Uspi|Add1~0 .lut_mask = 16'h33CC;
defparam \U_ads1292|Uspi|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y17_N6
cycloneive_lcell_comb \U_ads1292|Uspi|LessThan0~0 (
// Equation(s):
// \U_ads1292|Uspi|LessThan0~0_combout  = (\U_ads1292|Uspi|r_sclk_edges [2]) # ((\U_ads1292|Uspi|r_sclk_edges [1]) # ((\U_ads1292|Uspi|r_sclk_edges [3]) # (\U_ads1292|Uspi|r_sclk_edges [0])))

	.dataa(\U_ads1292|Uspi|r_sclk_edges [2]),
	.datab(\U_ads1292|Uspi|r_sclk_edges [1]),
	.datac(\U_ads1292|Uspi|r_sclk_edges [3]),
	.datad(\U_ads1292|Uspi|r_sclk_edges [0]),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \U_ads1292|Uspi|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y17_N28
cycloneive_lcell_comb \U_ads1292|Uspi|r_sclk~0 (
// Equation(s):
// \U_ads1292|Uspi|r_sclk~0_combout  = (!\U_ads1292|r_spi_tx_en~q  & ((\U_ads1292|Uspi|LessThan0~1_combout ) # (\U_ads1292|Uspi|LessThan0~0_combout )))

	.dataa(\U_ads1292|Uspi|LessThan0~1_combout ),
	.datab(\U_ads1292|Uspi|LessThan0~0_combout ),
	.datac(\U_ads1292|r_spi_tx_en~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|r_sclk~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|r_sclk~0 .lut_mask = 16'h0E0E;
defparam \U_ads1292|Uspi|r_sclk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y17_N1
dffeas \U_ads1292|Uspi|r_sclk_count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|Add1~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|Uspi|r_sclk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_sclk_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_sclk_count[0] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_sclk_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y17_N2
cycloneive_lcell_comb \U_ads1292|Uspi|Add1~2 (
// Equation(s):
// \U_ads1292|Uspi|Add1~2_combout  = (\U_ads1292|Uspi|r_sclk_count [1] & (!\U_ads1292|Uspi|Add1~1 )) # (!\U_ads1292|Uspi|r_sclk_count [1] & ((\U_ads1292|Uspi|Add1~1 ) # (GND)))
// \U_ads1292|Uspi|Add1~3  = CARRY((!\U_ads1292|Uspi|Add1~1 ) # (!\U_ads1292|Uspi|r_sclk_count [1]))

	.dataa(gnd),
	.datab(\U_ads1292|Uspi|r_sclk_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Uspi|Add1~1 ),
	.combout(\U_ads1292|Uspi|Add1~2_combout ),
	.cout(\U_ads1292|Uspi|Add1~3 ));
// synopsys translate_off
defparam \U_ads1292|Uspi|Add1~2 .lut_mask = 16'h3C3F;
defparam \U_ads1292|Uspi|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y17_N3
dffeas \U_ads1292|Uspi|r_sclk_count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|Add1~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|Uspi|r_sclk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_sclk_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_sclk_count[1] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_sclk_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y17_N4
cycloneive_lcell_comb \U_ads1292|Uspi|Add1~4 (
// Equation(s):
// \U_ads1292|Uspi|Add1~4_combout  = (\U_ads1292|Uspi|r_sclk_count [2] & (\U_ads1292|Uspi|Add1~3  $ (GND))) # (!\U_ads1292|Uspi|r_sclk_count [2] & (!\U_ads1292|Uspi|Add1~3  & VCC))
// \U_ads1292|Uspi|Add1~5  = CARRY((\U_ads1292|Uspi|r_sclk_count [2] & !\U_ads1292|Uspi|Add1~3 ))

	.dataa(gnd),
	.datab(\U_ads1292|Uspi|r_sclk_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Uspi|Add1~3 ),
	.combout(\U_ads1292|Uspi|Add1~4_combout ),
	.cout(\U_ads1292|Uspi|Add1~5 ));
// synopsys translate_off
defparam \U_ads1292|Uspi|Add1~4 .lut_mask = 16'hC30C;
defparam \U_ads1292|Uspi|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y17_N5
dffeas \U_ads1292|Uspi|r_sclk_count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|Add1~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|Uspi|r_sclk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_sclk_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_sclk_count[2] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_sclk_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y17_N6
cycloneive_lcell_comb \U_ads1292|Uspi|Add1~6 (
// Equation(s):
// \U_ads1292|Uspi|Add1~6_combout  = (\U_ads1292|Uspi|r_sclk_count [3] & (!\U_ads1292|Uspi|Add1~5 )) # (!\U_ads1292|Uspi|r_sclk_count [3] & ((\U_ads1292|Uspi|Add1~5 ) # (GND)))
// \U_ads1292|Uspi|Add1~7  = CARRY((!\U_ads1292|Uspi|Add1~5 ) # (!\U_ads1292|Uspi|r_sclk_count [3]))

	.dataa(\U_ads1292|Uspi|r_sclk_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Uspi|Add1~5 ),
	.combout(\U_ads1292|Uspi|Add1~6_combout ),
	.cout(\U_ads1292|Uspi|Add1~7 ));
// synopsys translate_off
defparam \U_ads1292|Uspi|Add1~6 .lut_mask = 16'h5A5F;
defparam \U_ads1292|Uspi|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y17_N7
dffeas \U_ads1292|Uspi|r_sclk_count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|Add1~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|Uspi|r_sclk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_sclk_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_sclk_count[3] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_sclk_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y17_N8
cycloneive_lcell_comb \U_ads1292|Uspi|Add1~8 (
// Equation(s):
// \U_ads1292|Uspi|Add1~8_combout  = (\U_ads1292|Uspi|r_sclk_count [4] & (\U_ads1292|Uspi|Add1~7  $ (GND))) # (!\U_ads1292|Uspi|r_sclk_count [4] & (!\U_ads1292|Uspi|Add1~7  & VCC))
// \U_ads1292|Uspi|Add1~9  = CARRY((\U_ads1292|Uspi|r_sclk_count [4] & !\U_ads1292|Uspi|Add1~7 ))

	.dataa(gnd),
	.datab(\U_ads1292|Uspi|r_sclk_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Uspi|Add1~7 ),
	.combout(\U_ads1292|Uspi|Add1~8_combout ),
	.cout(\U_ads1292|Uspi|Add1~9 ));
// synopsys translate_off
defparam \U_ads1292|Uspi|Add1~8 .lut_mask = 16'hC30C;
defparam \U_ads1292|Uspi|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y17_N9
dffeas \U_ads1292|Uspi|r_sclk_count[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|Add1~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|Uspi|r_sclk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_sclk_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_sclk_count[4] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_sclk_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y17_N10
cycloneive_lcell_comb \U_ads1292|Uspi|Add1~10 (
// Equation(s):
// \U_ads1292|Uspi|Add1~10_combout  = (\U_ads1292|Uspi|r_sclk_count [5] & (!\U_ads1292|Uspi|Add1~9 )) # (!\U_ads1292|Uspi|r_sclk_count [5] & ((\U_ads1292|Uspi|Add1~9 ) # (GND)))
// \U_ads1292|Uspi|Add1~11  = CARRY((!\U_ads1292|Uspi|Add1~9 ) # (!\U_ads1292|Uspi|r_sclk_count [5]))

	.dataa(\U_ads1292|Uspi|r_sclk_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Uspi|Add1~9 ),
	.combout(\U_ads1292|Uspi|Add1~10_combout ),
	.cout(\U_ads1292|Uspi|Add1~11 ));
// synopsys translate_off
defparam \U_ads1292|Uspi|Add1~10 .lut_mask = 16'h5A5F;
defparam \U_ads1292|Uspi|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y17_N11
dffeas \U_ads1292|Uspi|r_sclk_count[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|Add1~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|Uspi|r_sclk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_sclk_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_sclk_count[5] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_sclk_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y17_N12
cycloneive_lcell_comb \U_ads1292|Uspi|Add1~12 (
// Equation(s):
// \U_ads1292|Uspi|Add1~12_combout  = (\U_ads1292|Uspi|r_sclk_count [6] & (\U_ads1292|Uspi|Add1~11  $ (GND))) # (!\U_ads1292|Uspi|r_sclk_count [6] & (!\U_ads1292|Uspi|Add1~11  & VCC))
// \U_ads1292|Uspi|Add1~13  = CARRY((\U_ads1292|Uspi|r_sclk_count [6] & !\U_ads1292|Uspi|Add1~11 ))

	.dataa(\U_ads1292|Uspi|r_sclk_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Uspi|Add1~11 ),
	.combout(\U_ads1292|Uspi|Add1~12_combout ),
	.cout(\U_ads1292|Uspi|Add1~13 ));
// synopsys translate_off
defparam \U_ads1292|Uspi|Add1~12 .lut_mask = 16'hA50A;
defparam \U_ads1292|Uspi|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y17_N13
dffeas \U_ads1292|Uspi|r_sclk_count[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|Add1~12_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|Uspi|r_sclk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_sclk_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_sclk_count[6] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_sclk_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y17_N14
cycloneive_lcell_comb \U_ads1292|Uspi|Add1~14 (
// Equation(s):
// \U_ads1292|Uspi|Add1~14_combout  = \U_ads1292|Uspi|Add1~13  $ (\U_ads1292|Uspi|r_sclk_count [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|Uspi|r_sclk_count [7]),
	.cin(\U_ads1292|Uspi|Add1~13 ),
	.combout(\U_ads1292|Uspi|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|Add1~14 .lut_mask = 16'h0FF0;
defparam \U_ads1292|Uspi|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y17_N16
cycloneive_lcell_comb \U_ads1292|Uspi|r_sclk_count~0 (
// Equation(s):
// \U_ads1292|Uspi|r_sclk_count~0_combout  = (\U_ads1292|Uspi|Add1~14_combout  & ((!\U_ads1292|Uspi|Equal0~1_combout ) # (!\U_ads1292|Uspi|r_sclk_count [6])))

	.dataa(\U_ads1292|Uspi|r_sclk_count [6]),
	.datab(gnd),
	.datac(\U_ads1292|Uspi|Add1~14_combout ),
	.datad(\U_ads1292|Uspi|Equal0~1_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|r_sclk_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|r_sclk_count~0 .lut_mask = 16'h50F0;
defparam \U_ads1292|Uspi|r_sclk_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y17_N17
dffeas \U_ads1292|Uspi|r_sclk_count[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|r_sclk_count~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|Uspi|r_sclk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_sclk_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_sclk_count[7] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_sclk_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y17_N22
cycloneive_lcell_comb \U_ads1292|Uspi|Equal0~0 (
// Equation(s):
// \U_ads1292|Uspi|Equal0~0_combout  = (\U_ads1292|Uspi|r_sclk_count [5] & (!\U_ads1292|Uspi|r_sclk_count [7] & (\U_ads1292|Uspi|r_sclk_count [4] & \U_ads1292|Uspi|r_sclk_count [3])))

	.dataa(\U_ads1292|Uspi|r_sclk_count [5]),
	.datab(\U_ads1292|Uspi|r_sclk_count [7]),
	.datac(\U_ads1292|Uspi|r_sclk_count [4]),
	.datad(\U_ads1292|Uspi|r_sclk_count [3]),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|Equal0~0 .lut_mask = 16'h2000;
defparam \U_ads1292|Uspi|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y17_N20
cycloneive_lcell_comb \U_ads1292|Uspi|Equal0~1 (
// Equation(s):
// \U_ads1292|Uspi|Equal0~1_combout  = (\U_ads1292|Uspi|Equal0~0_combout  & (\U_ads1292|Uspi|r_sclk_count [1] & (\U_ads1292|Uspi|r_sclk_count [2] & \U_ads1292|Uspi|r_sclk_count [0])))

	.dataa(\U_ads1292|Uspi|Equal0~0_combout ),
	.datab(\U_ads1292|Uspi|r_sclk_count [1]),
	.datac(\U_ads1292|Uspi|r_sclk_count [2]),
	.datad(\U_ads1292|Uspi|r_sclk_count [0]),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|Equal0~1 .lut_mask = 16'h8000;
defparam \U_ads1292|Uspi|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y17_N24
cycloneive_lcell_comb \U_ads1292|Uspi|r_Trailing_Edge~0 (
// Equation(s):
// \U_ads1292|Uspi|r_Trailing_Edge~0_combout  = (\U_ads1292|Uspi|r_sclk_count [6] & (\U_ads1292|Uspi|Equal0~1_combout  & ((\U_ads1292|Uspi|LessThan0~0_combout ) # (\U_ads1292|Uspi|LessThan0~1_combout ))))

	.dataa(\U_ads1292|Uspi|r_sclk_count [6]),
	.datab(\U_ads1292|Uspi|Equal0~1_combout ),
	.datac(\U_ads1292|Uspi|LessThan0~0_combout ),
	.datad(\U_ads1292|Uspi|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|r_Trailing_Edge~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|r_Trailing_Edge~0 .lut_mask = 16'h8880;
defparam \U_ads1292|Uspi|r_Trailing_Edge~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y17_N25
dffeas \U_ads1292|Uspi|r_Trailing_Edge (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|r_Trailing_Edge~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_spi_tx_en~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_Trailing_Edge~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_Trailing_Edge .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_Trailing_Edge .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y14_N16
cycloneive_lcell_comb \U_ads1292|Uspi|r_RX_Bit_Count[1]~10 (
// Equation(s):
// \U_ads1292|Uspi|r_RX_Bit_Count[1]~10_combout  = (\U_ads1292|Uspi|r_RX_Bit_Count [1] & (\U_ads1292|Uspi|r_RX_Bit_Count[0]~9  $ (GND))) # (!\U_ads1292|Uspi|r_RX_Bit_Count [1] & (!\U_ads1292|Uspi|r_RX_Bit_Count[0]~9  & VCC))
// \U_ads1292|Uspi|r_RX_Bit_Count[1]~11  = CARRY((\U_ads1292|Uspi|r_RX_Bit_Count [1] & !\U_ads1292|Uspi|r_RX_Bit_Count[0]~9 ))

	.dataa(gnd),
	.datab(\U_ads1292|Uspi|r_RX_Bit_Count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Uspi|r_RX_Bit_Count[0]~9 ),
	.combout(\U_ads1292|Uspi|r_RX_Bit_Count[1]~10_combout ),
	.cout(\U_ads1292|Uspi|r_RX_Bit_Count[1]~11 ));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_RX_Bit_Count[1]~10 .lut_mask = 16'hC30C;
defparam \U_ads1292|Uspi|r_RX_Bit_Count[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y14_N18
cycloneive_lcell_comb \U_ads1292|Uspi|r_RX_Bit_Count[2]~12 (
// Equation(s):
// \U_ads1292|Uspi|r_RX_Bit_Count[2]~12_combout  = (\U_ads1292|Uspi|r_RX_Bit_Count [2] & (!\U_ads1292|Uspi|r_RX_Bit_Count[1]~11 )) # (!\U_ads1292|Uspi|r_RX_Bit_Count [2] & ((\U_ads1292|Uspi|r_RX_Bit_Count[1]~11 ) # (GND)))
// \U_ads1292|Uspi|r_RX_Bit_Count[2]~13  = CARRY((!\U_ads1292|Uspi|r_RX_Bit_Count[1]~11 ) # (!\U_ads1292|Uspi|r_RX_Bit_Count [2]))

	.dataa(gnd),
	.datab(\U_ads1292|Uspi|r_RX_Bit_Count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Uspi|r_RX_Bit_Count[1]~11 ),
	.combout(\U_ads1292|Uspi|r_RX_Bit_Count[2]~12_combout ),
	.cout(\U_ads1292|Uspi|r_RX_Bit_Count[2]~13 ));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_RX_Bit_Count[2]~12 .lut_mask = 16'h3C3F;
defparam \U_ads1292|Uspi|r_RX_Bit_Count[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y18_N12
cycloneive_lcell_comb \U_ads1292|Uspi|r_RX_Bit_Count[3]~16 (
// Equation(s):
// \U_ads1292|Uspi|r_RX_Bit_Count[3]~16_combout  = (\U_ads1292|Uspi|tx_ready~q ) # (\U_ads1292|Uspi|r_Trailing_Edge~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_ads1292|Uspi|tx_ready~q ),
	.datad(\U_ads1292|Uspi|r_Trailing_Edge~q ),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|r_RX_Bit_Count[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|r_RX_Bit_Count[3]~16 .lut_mask = 16'hFFF0;
defparam \U_ads1292|Uspi|r_RX_Bit_Count[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y14_N19
dffeas \U_ads1292|Uspi|r_RX_Bit_Count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|r_RX_Bit_Count[2]~12_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ads1292|Uspi|tx_ready~q ),
	.ena(\U_ads1292|Uspi|r_RX_Bit_Count[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_RX_Bit_Count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_RX_Bit_Count[2] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_RX_Bit_Count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y14_N20
cycloneive_lcell_comb \U_ads1292|Uspi|r_RX_Bit_Count[3]~14 (
// Equation(s):
// \U_ads1292|Uspi|r_RX_Bit_Count[3]~14_combout  = (\U_ads1292|Uspi|r_RX_Bit_Count [3] & (\U_ads1292|Uspi|r_RX_Bit_Count[2]~13  & VCC)) # (!\U_ads1292|Uspi|r_RX_Bit_Count [3] & (!\U_ads1292|Uspi|r_RX_Bit_Count[2]~13 ))
// \U_ads1292|Uspi|r_RX_Bit_Count[3]~15  = CARRY((!\U_ads1292|Uspi|r_RX_Bit_Count [3] & !\U_ads1292|Uspi|r_RX_Bit_Count[2]~13 ))

	.dataa(gnd),
	.datab(\U_ads1292|Uspi|r_RX_Bit_Count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Uspi|r_RX_Bit_Count[2]~13 ),
	.combout(\U_ads1292|Uspi|r_RX_Bit_Count[3]~14_combout ),
	.cout(\U_ads1292|Uspi|r_RX_Bit_Count[3]~15 ));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_RX_Bit_Count[3]~14 .lut_mask = 16'hC303;
defparam \U_ads1292|Uspi|r_RX_Bit_Count[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y14_N21
dffeas \U_ads1292|Uspi|r_RX_Bit_Count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|r_RX_Bit_Count[3]~14_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ads1292|Uspi|tx_ready~q ),
	.ena(\U_ads1292|Uspi|r_RX_Bit_Count[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_RX_Bit_Count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_RX_Bit_Count[3] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_RX_Bit_Count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y14_N22
cycloneive_lcell_comb \U_ads1292|Uspi|r_RX_Bit_Count[4]~17 (
// Equation(s):
// \U_ads1292|Uspi|r_RX_Bit_Count[4]~17_combout  = (\U_ads1292|Uspi|r_RX_Bit_Count [4] & ((GND) # (!\U_ads1292|Uspi|r_RX_Bit_Count[3]~15 ))) # (!\U_ads1292|Uspi|r_RX_Bit_Count [4] & (\U_ads1292|Uspi|r_RX_Bit_Count[3]~15  $ (GND)))
// \U_ads1292|Uspi|r_RX_Bit_Count[4]~18  = CARRY((\U_ads1292|Uspi|r_RX_Bit_Count [4]) # (!\U_ads1292|Uspi|r_RX_Bit_Count[3]~15 ))

	.dataa(\U_ads1292|Uspi|r_RX_Bit_Count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Uspi|r_RX_Bit_Count[3]~15 ),
	.combout(\U_ads1292|Uspi|r_RX_Bit_Count[4]~17_combout ),
	.cout(\U_ads1292|Uspi|r_RX_Bit_Count[4]~18 ));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_RX_Bit_Count[4]~17 .lut_mask = 16'h5AAF;
defparam \U_ads1292|Uspi|r_RX_Bit_Count[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y14_N23
dffeas \U_ads1292|Uspi|r_RX_Bit_Count[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|r_RX_Bit_Count[4]~17_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ads1292|Uspi|tx_ready~q ),
	.ena(\U_ads1292|Uspi|r_RX_Bit_Count[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_RX_Bit_Count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_RX_Bit_Count[4] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_RX_Bit_Count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y14_N24
cycloneive_lcell_comb \U_ads1292|Uspi|r_RX_Bit_Count[5]~19 (
// Equation(s):
// \U_ads1292|Uspi|r_RX_Bit_Count[5]~19_combout  = (\U_ads1292|Uspi|r_RX_Bit_Count [5] & (\U_ads1292|Uspi|r_RX_Bit_Count[4]~18  & VCC)) # (!\U_ads1292|Uspi|r_RX_Bit_Count [5] & (!\U_ads1292|Uspi|r_RX_Bit_Count[4]~18 ))
// \U_ads1292|Uspi|r_RX_Bit_Count[5]~20  = CARRY((!\U_ads1292|Uspi|r_RX_Bit_Count [5] & !\U_ads1292|Uspi|r_RX_Bit_Count[4]~18 ))

	.dataa(gnd),
	.datab(\U_ads1292|Uspi|r_RX_Bit_Count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Uspi|r_RX_Bit_Count[4]~18 ),
	.combout(\U_ads1292|Uspi|r_RX_Bit_Count[5]~19_combout ),
	.cout(\U_ads1292|Uspi|r_RX_Bit_Count[5]~20 ));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_RX_Bit_Count[5]~19 .lut_mask = 16'hC303;
defparam \U_ads1292|Uspi|r_RX_Bit_Count[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y14_N25
dffeas \U_ads1292|Uspi|r_RX_Bit_Count[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|r_RX_Bit_Count[5]~19_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ads1292|Uspi|tx_ready~q ),
	.ena(\U_ads1292|Uspi|r_RX_Bit_Count[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_RX_Bit_Count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_RX_Bit_Count[5] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_RX_Bit_Count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y14_N12
cycloneive_lcell_comb \U_ads1292|Uspi|dout_valid~0 (
// Equation(s):
// \U_ads1292|Uspi|dout_valid~0_combout  = (\U_ads1292|Uspi|r_Trailing_Edge~q  & (!\U_ads1292|Uspi|r_RX_Bit_Count [5] & (!\U_ads1292|Uspi|r_RX_Bit_Count [4] & !\U_ads1292|Uspi|r_RX_Bit_Count [3])))

	.dataa(\U_ads1292|Uspi|r_Trailing_Edge~q ),
	.datab(\U_ads1292|Uspi|r_RX_Bit_Count [5]),
	.datac(\U_ads1292|Uspi|r_RX_Bit_Count [4]),
	.datad(\U_ads1292|Uspi|r_RX_Bit_Count [3]),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|dout_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|dout_valid~0 .lut_mask = 16'h0002;
defparam \U_ads1292|Uspi|dout_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y14_N26
cycloneive_lcell_comb \U_ads1292|Uspi|r_RX_Bit_Count[6]~21 (
// Equation(s):
// \U_ads1292|Uspi|r_RX_Bit_Count[6]~21_combout  = (\U_ads1292|Uspi|r_RX_Bit_Count [6] & ((GND) # (!\U_ads1292|Uspi|r_RX_Bit_Count[5]~20 ))) # (!\U_ads1292|Uspi|r_RX_Bit_Count [6] & (\U_ads1292|Uspi|r_RX_Bit_Count[5]~20  $ (GND)))
// \U_ads1292|Uspi|r_RX_Bit_Count[6]~22  = CARRY((\U_ads1292|Uspi|r_RX_Bit_Count [6]) # (!\U_ads1292|Uspi|r_RX_Bit_Count[5]~20 ))

	.dataa(\U_ads1292|Uspi|r_RX_Bit_Count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Uspi|r_RX_Bit_Count[5]~20 ),
	.combout(\U_ads1292|Uspi|r_RX_Bit_Count[6]~21_combout ),
	.cout(\U_ads1292|Uspi|r_RX_Bit_Count[6]~22 ));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_RX_Bit_Count[6]~21 .lut_mask = 16'h5AAF;
defparam \U_ads1292|Uspi|r_RX_Bit_Count[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y14_N27
dffeas \U_ads1292|Uspi|r_RX_Bit_Count[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|r_RX_Bit_Count[6]~21_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ads1292|Uspi|tx_ready~q ),
	.ena(\U_ads1292|Uspi|r_RX_Bit_Count[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_RX_Bit_Count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_RX_Bit_Count[6] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_RX_Bit_Count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y14_N28
cycloneive_lcell_comb \U_ads1292|Uspi|r_RX_Bit_Count[7]~23 (
// Equation(s):
// \U_ads1292|Uspi|r_RX_Bit_Count[7]~23_combout  = \U_ads1292|Uspi|r_RX_Bit_Count [7] $ (!\U_ads1292|Uspi|r_RX_Bit_Count[6]~22 )

	.dataa(gnd),
	.datab(\U_ads1292|Uspi|r_RX_Bit_Count [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_ads1292|Uspi|r_RX_Bit_Count[6]~22 ),
	.combout(\U_ads1292|Uspi|r_RX_Bit_Count[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|r_RX_Bit_Count[7]~23 .lut_mask = 16'hC3C3;
defparam \U_ads1292|Uspi|r_RX_Bit_Count[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y14_N29
dffeas \U_ads1292|Uspi|r_RX_Bit_Count[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|r_RX_Bit_Count[7]~23_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ads1292|Uspi|tx_ready~q ),
	.ena(\U_ads1292|Uspi|r_RX_Bit_Count[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_RX_Bit_Count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_RX_Bit_Count[7] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_RX_Bit_Count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y14_N10
cycloneive_lcell_comb \U_ads1292|Uspi|Decoder0~0 (
// Equation(s):
// \U_ads1292|Uspi|Decoder0~0_combout  = (\U_ads1292|Uspi|dout_valid~0_combout  & (!\U_ads1292|Uspi|tx_ready~q  & (!\U_ads1292|Uspi|r_RX_Bit_Count [6] & !\U_ads1292|Uspi|r_RX_Bit_Count [7])))

	.dataa(\U_ads1292|Uspi|dout_valid~0_combout ),
	.datab(\U_ads1292|Uspi|tx_ready~q ),
	.datac(\U_ads1292|Uspi|r_RX_Bit_Count [6]),
	.datad(\U_ads1292|Uspi|r_RX_Bit_Count [7]),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|Decoder0~0 .lut_mask = 16'h0002;
defparam \U_ads1292|Uspi|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y14_N30
cycloneive_lcell_comb \U_ads1292|Uspi|Decoder0~4 (
// Equation(s):
// \U_ads1292|Uspi|Decoder0~4_combout  = (!\U_ads1292|Uspi|r_RX_Bit_Count [1] & (!\U_ads1292|Uspi|r_RX_Bit_Count [0] & \U_ads1292|Uspi|Decoder0~0_combout ))

	.dataa(gnd),
	.datab(\U_ads1292|Uspi|r_RX_Bit_Count [1]),
	.datac(\U_ads1292|Uspi|r_RX_Bit_Count [0]),
	.datad(\U_ads1292|Uspi|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|Decoder0~4 .lut_mask = 16'h0300;
defparam \U_ads1292|Uspi|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N8
cycloneive_io_ibuf \ADS_MISO~input (
	.i(ADS_MISO),
	.ibar(gnd),
	.o(\ADS_MISO~input_o ));
// synopsys translate_off
defparam \ADS_MISO~input .bus_hold = "false";
defparam \ADS_MISO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y14_N30
cycloneive_lcell_comb \U_ads1292|Uspi|dout[3]~4 (
// Equation(s):
// \U_ads1292|Uspi|dout[3]~4_combout  = (\U_ads1292|Uspi|Decoder0~4_combout  & ((\U_ads1292|Uspi|r_RX_Bit_Count [2] & (\ADS_MISO~input_o )) # (!\U_ads1292|Uspi|r_RX_Bit_Count [2] & ((\U_ads1292|Uspi|dout [3]))))) # (!\U_ads1292|Uspi|Decoder0~4_combout  & 
// (((\U_ads1292|Uspi|dout [3]))))

	.dataa(\U_ads1292|Uspi|Decoder0~4_combout ),
	.datab(\ADS_MISO~input_o ),
	.datac(\U_ads1292|Uspi|dout [3]),
	.datad(\U_ads1292|Uspi|r_RX_Bit_Count [2]),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|dout[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|dout[3]~4 .lut_mask = 16'hD8F0;
defparam \U_ads1292|Uspi|dout[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y14_N31
dffeas \U_ads1292|Uspi|dout[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|dout[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|dout[3] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y14_N16
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[3]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[3]~feeder_combout  = \U_ads1292|Uspi|dout [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_ads1292|Uspi|dout [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[3]~feeder .lut_mask = 16'hF0F0;
defparam \U_ads1292|r_spi_rx_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y18_N24
cycloneive_lcell_comb \U_controller|Selector145~0 (
// Equation(s):
// \U_controller|Selector145~0_combout  = (\U_controller|state.ST_READ_DATA_COME~q  & \U_controller|pre_state1.ST_GET_SECOND_PARA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|state.ST_READ_DATA_COME~q ),
	.datad(\U_controller|pre_state1.ST_GET_SECOND_PARA~q ),
	.cin(gnd),
	.combout(\U_controller|Selector145~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector145~0 .lut_mask = 16'hF000;
defparam \U_controller|Selector145~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y19_N12
cycloneive_lcell_comb \U_controller|Selector96~0 (
// Equation(s):
// \U_controller|Selector96~0_combout  = (\U_controller|WideNor0~0_combout ) # ((\U_controller|state.ST_READ_DATA_COME~q  & (!\U_controller|pre_state1.ST_GET_SECOND_PARA~q )) # (!\U_controller|state.ST_READ_DATA_COME~q  & ((\U_controller|state.ST_IDLE~q ))))

	.dataa(\U_controller|pre_state1.ST_GET_SECOND_PARA~q ),
	.datab(\U_controller|state.ST_READ_DATA_COME~q ),
	.datac(\U_controller|WideNor0~0_combout ),
	.datad(\U_controller|state.ST_IDLE~q ),
	.cin(gnd),
	.combout(\U_controller|Selector96~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector96~0 .lut_mask = 16'hF7F4;
defparam \U_controller|Selector96~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y19_N16
cycloneive_lcell_comb \U_controller|Selector95~0 (
// Equation(s):
// \U_controller|Selector95~0_combout  = (\U_controller|Selector145~0_combout  & ((\Uregs|Mux0~12_combout ) # ((\U_controller|r_second_para [7] & \U_controller|Selector96~0_combout )))) # (!\U_controller|Selector145~0_combout  & 
// (((\U_controller|r_second_para [7] & \U_controller|Selector96~0_combout ))))

	.dataa(\U_controller|Selector145~0_combout ),
	.datab(\Uregs|Mux0~12_combout ),
	.datac(\U_controller|r_second_para [7]),
	.datad(\U_controller|Selector96~0_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector95~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector95~0 .lut_mask = 16'hF888;
defparam \U_controller|Selector95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y19_N17
dffeas \U_controller|r_second_para[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector95~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_second_para [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_second_para[7] .is_wysiwyg = "true";
defparam \U_controller|r_second_para[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y19_N8
cycloneive_lcell_comb \U_controller|WideOr69~0 (
// Equation(s):
// \U_controller|WideOr69~0_combout  = (!\U_controller|state.ST_ADS_RDATAC_INIT~q  & (!\U_controller|state.ST_ADS_WREG_INIT~q  & !\U_controller|state.ST_ADS_RREG_INIT~q ))

	.dataa(\U_controller|state.ST_ADS_RDATAC_INIT~q ),
	.datab(\U_controller|state.ST_ADS_WREG_INIT~q ),
	.datac(\U_controller|state.ST_ADS_RREG_INIT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|WideOr69~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|WideOr69~0 .lut_mask = 16'h0101;
defparam \U_controller|WideOr69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y21_N0
cycloneive_lcell_comb \U_ads1292|Add1~0 (
// Equation(s):
// \U_ads1292|Add1~0_combout  = \U_ads1292|r_counter [0] $ (VCC)
// \U_ads1292|Add1~1  = CARRY(\U_ads1292|r_counter [0])

	.dataa(\U_ads1292|r_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_ads1292|Add1~0_combout ),
	.cout(\U_ads1292|Add1~1 ));
// synopsys translate_off
defparam \U_ads1292|Add1~0 .lut_mask = 16'h55AA;
defparam \U_ads1292|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y21_N10
cycloneive_lcell_comb \U_ads1292|Add1~86 (
// Equation(s):
// \U_ads1292|Add1~86_combout  = (!\U_ads1292|r_counter[5]~6_combout  & \U_ads1292|Add1~0_combout )

	.dataa(gnd),
	.datab(\U_ads1292|r_counter[5]~6_combout ),
	.datac(\U_ads1292|Add1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_ads1292|Add1~86_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Add1~86 .lut_mask = 16'h3030;
defparam \U_ads1292|Add1~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y21_N11
dffeas \U_ads1292|r_counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Add1~86_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_counter[0] .is_wysiwyg = "true";
defparam \U_ads1292|r_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y21_N2
cycloneive_lcell_comb \U_ads1292|Add1~2 (
// Equation(s):
// \U_ads1292|Add1~2_combout  = (\U_ads1292|r_counter [1] & (!\U_ads1292|Add1~1 )) # (!\U_ads1292|r_counter [1] & ((\U_ads1292|Add1~1 ) # (GND)))
// \U_ads1292|Add1~3  = CARRY((!\U_ads1292|Add1~1 ) # (!\U_ads1292|r_counter [1]))

	.dataa(\U_ads1292|r_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Add1~1 ),
	.combout(\U_ads1292|Add1~2_combout ),
	.cout(\U_ads1292|Add1~3 ));
// synopsys translate_off
defparam \U_ads1292|Add1~2 .lut_mask = 16'h5A5F;
defparam \U_ads1292|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y21_N12
cycloneive_lcell_comb \U_ads1292|Add1~85 (
// Equation(s):
// \U_ads1292|Add1~85_combout  = (!\U_ads1292|r_counter[5]~6_combout  & \U_ads1292|Add1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_ads1292|r_counter[5]~6_combout ),
	.datad(\U_ads1292|Add1~2_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Add1~85_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Add1~85 .lut_mask = 16'h0F00;
defparam \U_ads1292|Add1~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y21_N13
dffeas \U_ads1292|r_counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Add1~85_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_counter[1] .is_wysiwyg = "true";
defparam \U_ads1292|r_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y21_N4
cycloneive_lcell_comb \U_ads1292|Add1~4 (
// Equation(s):
// \U_ads1292|Add1~4_combout  = (\U_ads1292|r_counter [2] & (\U_ads1292|Add1~3  $ (GND))) # (!\U_ads1292|r_counter [2] & (!\U_ads1292|Add1~3  & VCC))
// \U_ads1292|Add1~5  = CARRY((\U_ads1292|r_counter [2] & !\U_ads1292|Add1~3 ))

	.dataa(\U_ads1292|r_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Add1~3 ),
	.combout(\U_ads1292|Add1~4_combout ),
	.cout(\U_ads1292|Add1~5 ));
// synopsys translate_off
defparam \U_ads1292|Add1~4 .lut_mask = 16'hA50A;
defparam \U_ads1292|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y21_N14
cycloneive_lcell_comb \U_ads1292|Add1~84 (
// Equation(s):
// \U_ads1292|Add1~84_combout  = (!\U_ads1292|r_counter[5]~6_combout  & \U_ads1292|Add1~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_ads1292|r_counter[5]~6_combout ),
	.datad(\U_ads1292|Add1~4_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Add1~84_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Add1~84 .lut_mask = 16'h0F00;
defparam \U_ads1292|Add1~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y21_N15
dffeas \U_ads1292|r_counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Add1~84_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_counter[2] .is_wysiwyg = "true";
defparam \U_ads1292|r_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y21_N6
cycloneive_lcell_comb \U_ads1292|Add1~6 (
// Equation(s):
// \U_ads1292|Add1~6_combout  = (\U_ads1292|r_counter [3] & (!\U_ads1292|Add1~5 )) # (!\U_ads1292|r_counter [3] & ((\U_ads1292|Add1~5 ) # (GND)))
// \U_ads1292|Add1~7  = CARRY((!\U_ads1292|Add1~5 ) # (!\U_ads1292|r_counter [3]))

	.dataa(\U_ads1292|r_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Add1~5 ),
	.combout(\U_ads1292|Add1~6_combout ),
	.cout(\U_ads1292|Add1~7 ));
// synopsys translate_off
defparam \U_ads1292|Add1~6 .lut_mask = 16'h5A5F;
defparam \U_ads1292|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y21_N8
cycloneive_lcell_comb \U_ads1292|Add1~81 (
// Equation(s):
// \U_ads1292|Add1~81_combout  = (!\U_ads1292|r_counter[5]~6_combout  & \U_ads1292|Add1~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_ads1292|r_counter[5]~6_combout ),
	.datad(\U_ads1292|Add1~6_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Add1~81_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Add1~81 .lut_mask = 16'h0F00;
defparam \U_ads1292|Add1~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y21_N9
dffeas \U_ads1292|r_counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Add1~81_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_counter[3] .is_wysiwyg = "true";
defparam \U_ads1292|r_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y21_N8
cycloneive_lcell_comb \U_ads1292|Add1~8 (
// Equation(s):
// \U_ads1292|Add1~8_combout  = (\U_ads1292|r_counter [4] & (\U_ads1292|Add1~7  $ (GND))) # (!\U_ads1292|r_counter [4] & (!\U_ads1292|Add1~7  & VCC))
// \U_ads1292|Add1~9  = CARRY((\U_ads1292|r_counter [4] & !\U_ads1292|Add1~7 ))

	.dataa(gnd),
	.datab(\U_ads1292|r_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Add1~7 ),
	.combout(\U_ads1292|Add1~8_combout ),
	.cout(\U_ads1292|Add1~9 ));
// synopsys translate_off
defparam \U_ads1292|Add1~8 .lut_mask = 16'hC30C;
defparam \U_ads1292|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y21_N22
cycloneive_lcell_comb \U_ads1292|Add1~80 (
// Equation(s):
// \U_ads1292|Add1~80_combout  = (!\U_ads1292|r_counter[5]~6_combout  & \U_ads1292|Add1~8_combout )

	.dataa(gnd),
	.datab(\U_ads1292|r_counter[5]~6_combout ),
	.datac(\U_ads1292|Add1~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_ads1292|Add1~80_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Add1~80 .lut_mask = 16'h3030;
defparam \U_ads1292|Add1~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y21_N23
dffeas \U_ads1292|r_counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Add1~80_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_counter[4] .is_wysiwyg = "true";
defparam \U_ads1292|r_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y21_N10
cycloneive_lcell_comb \U_ads1292|Add1~10 (
// Equation(s):
// \U_ads1292|Add1~10_combout  = (\U_ads1292|r_counter [5] & (!\U_ads1292|Add1~9 )) # (!\U_ads1292|r_counter [5] & ((\U_ads1292|Add1~9 ) # (GND)))
// \U_ads1292|Add1~11  = CARRY((!\U_ads1292|Add1~9 ) # (!\U_ads1292|r_counter [5]))

	.dataa(gnd),
	.datab(\U_ads1292|r_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Add1~9 ),
	.combout(\U_ads1292|Add1~10_combout ),
	.cout(\U_ads1292|Add1~11 ));
// synopsys translate_off
defparam \U_ads1292|Add1~10 .lut_mask = 16'h3C3F;
defparam \U_ads1292|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y21_N28
cycloneive_lcell_comb \U_ads1292|Add1~79 (
// Equation(s):
// \U_ads1292|Add1~79_combout  = (!\U_ads1292|r_counter[5]~6_combout  & \U_ads1292|Add1~10_combout )

	.dataa(gnd),
	.datab(\U_ads1292|r_counter[5]~6_combout ),
	.datac(\U_ads1292|Add1~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_ads1292|Add1~79_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Add1~79 .lut_mask = 16'h3030;
defparam \U_ads1292|Add1~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y21_N29
dffeas \U_ads1292|r_counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Add1~79_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_counter[5] .is_wysiwyg = "true";
defparam \U_ads1292|r_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y21_N12
cycloneive_lcell_comb \U_ads1292|Add1~12 (
// Equation(s):
// \U_ads1292|Add1~12_combout  = (\U_ads1292|r_counter [6] & (\U_ads1292|Add1~11  $ (GND))) # (!\U_ads1292|r_counter [6] & (!\U_ads1292|Add1~11  & VCC))
// \U_ads1292|Add1~13  = CARRY((\U_ads1292|r_counter [6] & !\U_ads1292|Add1~11 ))

	.dataa(gnd),
	.datab(\U_ads1292|r_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Add1~11 ),
	.combout(\U_ads1292|Add1~12_combout ),
	.cout(\U_ads1292|Add1~13 ));
// synopsys translate_off
defparam \U_ads1292|Add1~12 .lut_mask = 16'hC30C;
defparam \U_ads1292|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y21_N6
cycloneive_lcell_comb \U_ads1292|Add1~83 (
// Equation(s):
// \U_ads1292|Add1~83_combout  = (!\U_ads1292|r_counter[5]~6_combout  & \U_ads1292|Add1~12_combout )

	.dataa(gnd),
	.datab(\U_ads1292|r_counter[5]~6_combout ),
	.datac(\U_ads1292|Add1~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_ads1292|Add1~83_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Add1~83 .lut_mask = 16'h3030;
defparam \U_ads1292|Add1~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y21_N7
dffeas \U_ads1292|r_counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Add1~83_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_counter[6] .is_wysiwyg = "true";
defparam \U_ads1292|r_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y21_N14
cycloneive_lcell_comb \U_ads1292|Add1~14 (
// Equation(s):
// \U_ads1292|Add1~14_combout  = (\U_ads1292|r_counter [7] & (!\U_ads1292|Add1~13 )) # (!\U_ads1292|r_counter [7] & ((\U_ads1292|Add1~13 ) # (GND)))
// \U_ads1292|Add1~15  = CARRY((!\U_ads1292|Add1~13 ) # (!\U_ads1292|r_counter [7]))

	.dataa(gnd),
	.datab(\U_ads1292|r_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Add1~13 ),
	.combout(\U_ads1292|Add1~14_combout ),
	.cout(\U_ads1292|Add1~15 ));
// synopsys translate_off
defparam \U_ads1292|Add1~14 .lut_mask = 16'h3C3F;
defparam \U_ads1292|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y21_N18
cycloneive_lcell_comb \U_ads1292|Add1~82 (
// Equation(s):
// \U_ads1292|Add1~82_combout  = (!\U_ads1292|r_counter[5]~6_combout  & \U_ads1292|Add1~14_combout )

	.dataa(gnd),
	.datab(\U_ads1292|r_counter[5]~6_combout ),
	.datac(\U_ads1292|Add1~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_ads1292|Add1~82_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Add1~82 .lut_mask = 16'h3030;
defparam \U_ads1292|Add1~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y21_N19
dffeas \U_ads1292|r_counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Add1~82_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_counter[7] .is_wysiwyg = "true";
defparam \U_ads1292|r_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y21_N20
cycloneive_lcell_comb \U_ads1292|LessThan6~5 (
// Equation(s):
// \U_ads1292|LessThan6~5_combout  = ((!\U_ads1292|r_counter [4] & (!\U_ads1292|r_counter [5] & !\U_ads1292|r_counter [3]))) # (!\U_ads1292|r_counter [7])

	.dataa(\U_ads1292|r_counter [4]),
	.datab(\U_ads1292|r_counter [5]),
	.datac(\U_ads1292|r_counter [3]),
	.datad(\U_ads1292|r_counter [7]),
	.cin(gnd),
	.combout(\U_ads1292|LessThan6~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan6~5 .lut_mask = 16'h01FF;
defparam \U_ads1292|LessThan6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y21_N6
cycloneive_lcell_comb \U_ads1292|Selector31~0 (
// Equation(s):
// \U_ads1292|Selector31~0_combout  = (\U_ads1292|r_state.ST_SPI_WAIT~q  & ((\U_ads1292|LessThan6~5_combout ) # (!\U_ads1292|r_counter [6])))

	.dataa(\U_ads1292|LessThan6~5_combout ),
	.datab(\U_ads1292|r_state.ST_SPI_WAIT~q ),
	.datac(\U_ads1292|r_counter [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_ads1292|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector31~0 .lut_mask = 16'h8C8C;
defparam \U_ads1292|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y21_N16
cycloneive_lcell_comb \U_ads1292|Add1~16 (
// Equation(s):
// \U_ads1292|Add1~16_combout  = (\U_ads1292|r_counter [8] & (\U_ads1292|Add1~15  $ (GND))) # (!\U_ads1292|r_counter [8] & (!\U_ads1292|Add1~15  & VCC))
// \U_ads1292|Add1~17  = CARRY((\U_ads1292|r_counter [8] & !\U_ads1292|Add1~15 ))

	.dataa(\U_ads1292|r_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Add1~15 ),
	.combout(\U_ads1292|Add1~16_combout ),
	.cout(\U_ads1292|Add1~17 ));
// synopsys translate_off
defparam \U_ads1292|Add1~16 .lut_mask = 16'hA50A;
defparam \U_ads1292|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y21_N16
cycloneive_lcell_comb \U_ads1292|Add1~78 (
// Equation(s):
// \U_ads1292|Add1~78_combout  = (!\U_ads1292|r_counter[5]~6_combout  & \U_ads1292|Add1~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_ads1292|r_counter[5]~6_combout ),
	.datad(\U_ads1292|Add1~16_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Add1~78_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Add1~78 .lut_mask = 16'h0F00;
defparam \U_ads1292|Add1~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y21_N17
dffeas \U_ads1292|r_counter[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Add1~78_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_counter[8] .is_wysiwyg = "true";
defparam \U_ads1292|r_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y21_N18
cycloneive_lcell_comb \U_ads1292|Add1~18 (
// Equation(s):
// \U_ads1292|Add1~18_combout  = (\U_ads1292|r_counter [9] & (!\U_ads1292|Add1~17 )) # (!\U_ads1292|r_counter [9] & ((\U_ads1292|Add1~17 ) # (GND)))
// \U_ads1292|Add1~19  = CARRY((!\U_ads1292|Add1~17 ) # (!\U_ads1292|r_counter [9]))

	.dataa(\U_ads1292|r_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Add1~17 ),
	.combout(\U_ads1292|Add1~18_combout ),
	.cout(\U_ads1292|Add1~19 ));
// synopsys translate_off
defparam \U_ads1292|Add1~18 .lut_mask = 16'h5A5F;
defparam \U_ads1292|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y21_N20
cycloneive_lcell_comb \U_ads1292|Add1~20 (
// Equation(s):
// \U_ads1292|Add1~20_combout  = (\U_ads1292|r_counter [10] & (\U_ads1292|Add1~19  $ (GND))) # (!\U_ads1292|r_counter [10] & (!\U_ads1292|Add1~19  & VCC))
// \U_ads1292|Add1~21  = CARRY((\U_ads1292|r_counter [10] & !\U_ads1292|Add1~19 ))

	.dataa(gnd),
	.datab(\U_ads1292|r_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Add1~19 ),
	.combout(\U_ads1292|Add1~20_combout ),
	.cout(\U_ads1292|Add1~21 ));
// synopsys translate_off
defparam \U_ads1292|Add1~20 .lut_mask = 16'hC30C;
defparam \U_ads1292|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y21_N24
cycloneive_lcell_comb \U_ads1292|Add1~76 (
// Equation(s):
// \U_ads1292|Add1~76_combout  = (!\U_ads1292|r_counter[5]~6_combout  & \U_ads1292|Add1~20_combout )

	.dataa(gnd),
	.datab(\U_ads1292|r_counter[5]~6_combout ),
	.datac(\U_ads1292|Add1~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_ads1292|Add1~76_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Add1~76 .lut_mask = 16'h3030;
defparam \U_ads1292|Add1~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y21_N25
dffeas \U_ads1292|r_counter[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Add1~76_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_counter[10] .is_wysiwyg = "true";
defparam \U_ads1292|r_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y21_N22
cycloneive_lcell_comb \U_ads1292|Add1~22 (
// Equation(s):
// \U_ads1292|Add1~22_combout  = (\U_ads1292|r_counter [11] & (!\U_ads1292|Add1~21 )) # (!\U_ads1292|r_counter [11] & ((\U_ads1292|Add1~21 ) # (GND)))
// \U_ads1292|Add1~23  = CARRY((!\U_ads1292|Add1~21 ) # (!\U_ads1292|r_counter [11]))

	.dataa(\U_ads1292|r_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Add1~21 ),
	.combout(\U_ads1292|Add1~22_combout ),
	.cout(\U_ads1292|Add1~23 ));
// synopsys translate_off
defparam \U_ads1292|Add1~22 .lut_mask = 16'h5A5F;
defparam \U_ads1292|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y21_N20
cycloneive_lcell_comb \U_ads1292|Add1~73 (
// Equation(s):
// \U_ads1292|Add1~73_combout  = (!\U_ads1292|r_counter[5]~6_combout  & \U_ads1292|Add1~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_ads1292|r_counter[5]~6_combout ),
	.datad(\U_ads1292|Add1~22_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Add1~73_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Add1~73 .lut_mask = 16'h0F00;
defparam \U_ads1292|Add1~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y21_N21
dffeas \U_ads1292|r_counter[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Add1~73_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_counter[11] .is_wysiwyg = "true";
defparam \U_ads1292|r_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y21_N24
cycloneive_lcell_comb \U_ads1292|Add1~24 (
// Equation(s):
// \U_ads1292|Add1~24_combout  = (\U_ads1292|r_counter [12] & (\U_ads1292|Add1~23  $ (GND))) # (!\U_ads1292|r_counter [12] & (!\U_ads1292|Add1~23  & VCC))
// \U_ads1292|Add1~25  = CARRY((\U_ads1292|r_counter [12] & !\U_ads1292|Add1~23 ))

	.dataa(gnd),
	.datab(\U_ads1292|r_counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Add1~23 ),
	.combout(\U_ads1292|Add1~24_combout ),
	.cout(\U_ads1292|Add1~25 ));
// synopsys translate_off
defparam \U_ads1292|Add1~24 .lut_mask = 16'hC30C;
defparam \U_ads1292|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y21_N8
cycloneive_lcell_comb \U_ads1292|Add1~70 (
// Equation(s):
// \U_ads1292|Add1~70_combout  = (!\U_ads1292|r_counter[5]~6_combout  & \U_ads1292|Add1~24_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_ads1292|r_counter[5]~6_combout ),
	.datad(\U_ads1292|Add1~24_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Add1~70_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Add1~70 .lut_mask = 16'h0F00;
defparam \U_ads1292|Add1~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y21_N9
dffeas \U_ads1292|r_counter[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Add1~70_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_counter[12] .is_wysiwyg = "true";
defparam \U_ads1292|r_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y21_N26
cycloneive_lcell_comb \U_ads1292|Add1~26 (
// Equation(s):
// \U_ads1292|Add1~26_combout  = (\U_ads1292|r_counter [13] & (!\U_ads1292|Add1~25 )) # (!\U_ads1292|r_counter [13] & ((\U_ads1292|Add1~25 ) # (GND)))
// \U_ads1292|Add1~27  = CARRY((!\U_ads1292|Add1~25 ) # (!\U_ads1292|r_counter [13]))

	.dataa(\U_ads1292|r_counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Add1~25 ),
	.combout(\U_ads1292|Add1~26_combout ),
	.cout(\U_ads1292|Add1~27 ));
// synopsys translate_off
defparam \U_ads1292|Add1~26 .lut_mask = 16'h5A5F;
defparam \U_ads1292|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y21_N30
cycloneive_lcell_comb \U_ads1292|Add1~69 (
// Equation(s):
// \U_ads1292|Add1~69_combout  = (!\U_ads1292|r_counter[5]~6_combout  & \U_ads1292|Add1~26_combout )

	.dataa(gnd),
	.datab(\U_ads1292|r_counter[5]~6_combout ),
	.datac(\U_ads1292|Add1~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_ads1292|Add1~69_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Add1~69 .lut_mask = 16'h3030;
defparam \U_ads1292|Add1~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y21_N31
dffeas \U_ads1292|r_counter[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Add1~69_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_counter[13] .is_wysiwyg = "true";
defparam \U_ads1292|r_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y21_N28
cycloneive_lcell_comb \U_ads1292|Add1~28 (
// Equation(s):
// \U_ads1292|Add1~28_combout  = (\U_ads1292|r_counter [14] & (\U_ads1292|Add1~27  $ (GND))) # (!\U_ads1292|r_counter [14] & (!\U_ads1292|Add1~27  & VCC))
// \U_ads1292|Add1~29  = CARRY((\U_ads1292|r_counter [14] & !\U_ads1292|Add1~27 ))

	.dataa(gnd),
	.datab(\U_ads1292|r_counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Add1~27 ),
	.combout(\U_ads1292|Add1~28_combout ),
	.cout(\U_ads1292|Add1~29 ));
// synopsys translate_off
defparam \U_ads1292|Add1~28 .lut_mask = 16'hC30C;
defparam \U_ads1292|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y21_N18
cycloneive_lcell_comb \U_ads1292|Add1~72 (
// Equation(s):
// \U_ads1292|Add1~72_combout  = (!\U_ads1292|r_counter[5]~6_combout  & \U_ads1292|Add1~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_ads1292|r_counter[5]~6_combout ),
	.datad(\U_ads1292|Add1~28_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Add1~72_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Add1~72 .lut_mask = 16'h0F00;
defparam \U_ads1292|Add1~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y21_N19
dffeas \U_ads1292|r_counter[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Add1~72_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_counter[14] .is_wysiwyg = "true";
defparam \U_ads1292|r_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y21_N30
cycloneive_lcell_comb \U_ads1292|Add1~30 (
// Equation(s):
// \U_ads1292|Add1~30_combout  = (\U_ads1292|r_counter [15] & (!\U_ads1292|Add1~29 )) # (!\U_ads1292|r_counter [15] & ((\U_ads1292|Add1~29 ) # (GND)))
// \U_ads1292|Add1~31  = CARRY((!\U_ads1292|Add1~29 ) # (!\U_ads1292|r_counter [15]))

	.dataa(gnd),
	.datab(\U_ads1292|r_counter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Add1~29 ),
	.combout(\U_ads1292|Add1~30_combout ),
	.cout(\U_ads1292|Add1~31 ));
// synopsys translate_off
defparam \U_ads1292|Add1~30 .lut_mask = 16'h3C3F;
defparam \U_ads1292|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y21_N28
cycloneive_lcell_comb \U_ads1292|Add1~66 (
// Equation(s):
// \U_ads1292|Add1~66_combout  = (!\U_ads1292|r_counter[5]~6_combout  & \U_ads1292|Add1~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_ads1292|r_counter[5]~6_combout ),
	.datad(\U_ads1292|Add1~30_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Add1~66_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Add1~66 .lut_mask = 16'h0F00;
defparam \U_ads1292|Add1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y21_N29
dffeas \U_ads1292|r_counter[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Add1~66_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_counter[15] .is_wysiwyg = "true";
defparam \U_ads1292|r_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y20_N0
cycloneive_lcell_comb \U_ads1292|Add1~32 (
// Equation(s):
// \U_ads1292|Add1~32_combout  = (\U_ads1292|r_counter [16] & (\U_ads1292|Add1~31  $ (GND))) # (!\U_ads1292|r_counter [16] & (!\U_ads1292|Add1~31  & VCC))
// \U_ads1292|Add1~33  = CARRY((\U_ads1292|r_counter [16] & !\U_ads1292|Add1~31 ))

	.dataa(\U_ads1292|r_counter [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Add1~31 ),
	.combout(\U_ads1292|Add1~32_combout ),
	.cout(\U_ads1292|Add1~33 ));
// synopsys translate_off
defparam \U_ads1292|Add1~32 .lut_mask = 16'hA50A;
defparam \U_ads1292|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y20_N6
cycloneive_lcell_comb \U_ads1292|Add1~65 (
// Equation(s):
// \U_ads1292|Add1~65_combout  = (\U_ads1292|Add1~32_combout  & !\U_ads1292|r_counter[5]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_ads1292|Add1~32_combout ),
	.datad(\U_ads1292|r_counter[5]~6_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Add1~65_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Add1~65 .lut_mask = 16'h00F0;
defparam \U_ads1292|Add1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y20_N7
dffeas \U_ads1292|r_counter[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Add1~65_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_counter[16] .is_wysiwyg = "true";
defparam \U_ads1292|r_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y20_N2
cycloneive_lcell_comb \U_ads1292|Add1~34 (
// Equation(s):
// \U_ads1292|Add1~34_combout  = (\U_ads1292|r_counter [17] & (!\U_ads1292|Add1~33 )) # (!\U_ads1292|r_counter [17] & ((\U_ads1292|Add1~33 ) # (GND)))
// \U_ads1292|Add1~35  = CARRY((!\U_ads1292|Add1~33 ) # (!\U_ads1292|r_counter [17]))

	.dataa(\U_ads1292|r_counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Add1~33 ),
	.combout(\U_ads1292|Add1~34_combout ),
	.cout(\U_ads1292|Add1~35 ));
// synopsys translate_off
defparam \U_ads1292|Add1~34 .lut_mask = 16'h5A5F;
defparam \U_ads1292|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y20_N20
cycloneive_lcell_comb \U_ads1292|Add1~64 (
// Equation(s):
// \U_ads1292|Add1~64_combout  = (!\U_ads1292|r_counter[5]~6_combout  & \U_ads1292|Add1~34_combout )

	.dataa(\U_ads1292|r_counter[5]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|Add1~34_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Add1~64_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Add1~64 .lut_mask = 16'h5500;
defparam \U_ads1292|Add1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y20_N21
dffeas \U_ads1292|r_counter[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Add1~64_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_counter[17] .is_wysiwyg = "true";
defparam \U_ads1292|r_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y20_N12
cycloneive_lcell_comb \U_ads1292|LessThan6~0 (
// Equation(s):
// \U_ads1292|LessThan6~0_combout  = (!\U_ads1292|r_counter [16] & (!\U_ads1292|r_counter [17] & !\U_ads1292|r_counter [15]))

	.dataa(\U_ads1292|r_counter [16]),
	.datab(\U_ads1292|r_counter [17]),
	.datac(gnd),
	.datad(\U_ads1292|r_counter [15]),
	.cin(gnd),
	.combout(\U_ads1292|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan6~0 .lut_mask = 16'h0011;
defparam \U_ads1292|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y20_N4
cycloneive_lcell_comb \U_ads1292|Add1~36 (
// Equation(s):
// \U_ads1292|Add1~36_combout  = (\U_ads1292|r_counter [18] & (\U_ads1292|Add1~35  $ (GND))) # (!\U_ads1292|r_counter [18] & (!\U_ads1292|Add1~35  & VCC))
// \U_ads1292|Add1~37  = CARRY((\U_ads1292|r_counter [18] & !\U_ads1292|Add1~35 ))

	.dataa(\U_ads1292|r_counter [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Add1~35 ),
	.combout(\U_ads1292|Add1~36_combout ),
	.cout(\U_ads1292|Add1~37 ));
// synopsys translate_off
defparam \U_ads1292|Add1~36 .lut_mask = 16'hA50A;
defparam \U_ads1292|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y20_N30
cycloneive_lcell_comb \U_ads1292|Add1~75 (
// Equation(s):
// \U_ads1292|Add1~75_combout  = (\U_ads1292|Add1~36_combout  & !\U_ads1292|r_counter[5]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_ads1292|Add1~36_combout ),
	.datad(\U_ads1292|r_counter[5]~6_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Add1~75_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Add1~75 .lut_mask = 16'h00F0;
defparam \U_ads1292|Add1~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y20_N31
dffeas \U_ads1292|r_counter[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Add1~75_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_counter[18] .is_wysiwyg = "true";
defparam \U_ads1292|r_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y20_N6
cycloneive_lcell_comb \U_ads1292|Add1~38 (
// Equation(s):
// \U_ads1292|Add1~38_combout  = (\U_ads1292|r_counter [19] & (!\U_ads1292|Add1~37 )) # (!\U_ads1292|r_counter [19] & ((\U_ads1292|Add1~37 ) # (GND)))
// \U_ads1292|Add1~39  = CARRY((!\U_ads1292|Add1~37 ) # (!\U_ads1292|r_counter [19]))

	.dataa(gnd),
	.datab(\U_ads1292|r_counter [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Add1~37 ),
	.combout(\U_ads1292|Add1~38_combout ),
	.cout(\U_ads1292|Add1~39 ));
// synopsys translate_off
defparam \U_ads1292|Add1~38 .lut_mask = 16'h3C3F;
defparam \U_ads1292|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y20_N24
cycloneive_lcell_comb \U_ads1292|Add1~74 (
// Equation(s):
// \U_ads1292|Add1~74_combout  = (\U_ads1292|Add1~38_combout  & !\U_ads1292|r_counter[5]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_ads1292|Add1~38_combout ),
	.datad(\U_ads1292|r_counter[5]~6_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Add1~74_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Add1~74 .lut_mask = 16'h00F0;
defparam \U_ads1292|Add1~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y20_N25
dffeas \U_ads1292|r_counter[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Add1~74_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_counter[19] .is_wysiwyg = "true";
defparam \U_ads1292|r_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y20_N8
cycloneive_lcell_comb \U_ads1292|Add1~40 (
// Equation(s):
// \U_ads1292|Add1~40_combout  = (\U_ads1292|r_counter [20] & (\U_ads1292|Add1~39  $ (GND))) # (!\U_ads1292|r_counter [20] & (!\U_ads1292|Add1~39  & VCC))
// \U_ads1292|Add1~41  = CARRY((\U_ads1292|r_counter [20] & !\U_ads1292|Add1~39 ))

	.dataa(gnd),
	.datab(\U_ads1292|r_counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Add1~39 ),
	.combout(\U_ads1292|Add1~40_combout ),
	.cout(\U_ads1292|Add1~41 ));
// synopsys translate_off
defparam \U_ads1292|Add1~40 .lut_mask = 16'hC30C;
defparam \U_ads1292|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y20_N16
cycloneive_lcell_comb \U_ads1292|Add1~68 (
// Equation(s):
// \U_ads1292|Add1~68_combout  = (!\U_ads1292|r_counter[5]~6_combout  & \U_ads1292|Add1~40_combout )

	.dataa(\U_ads1292|r_counter[5]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|Add1~40_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Add1~68_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Add1~68 .lut_mask = 16'h5500;
defparam \U_ads1292|Add1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y20_N17
dffeas \U_ads1292|r_counter[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Add1~68_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_counter[20] .is_wysiwyg = "true";
defparam \U_ads1292|r_counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y20_N10
cycloneive_lcell_comb \U_ads1292|Add1~42 (
// Equation(s):
// \U_ads1292|Add1~42_combout  = (\U_ads1292|r_counter [21] & (!\U_ads1292|Add1~41 )) # (!\U_ads1292|r_counter [21] & ((\U_ads1292|Add1~41 ) # (GND)))
// \U_ads1292|Add1~43  = CARRY((!\U_ads1292|Add1~41 ) # (!\U_ads1292|r_counter [21]))

	.dataa(gnd),
	.datab(\U_ads1292|r_counter [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Add1~41 ),
	.combout(\U_ads1292|Add1~42_combout ),
	.cout(\U_ads1292|Add1~43 ));
// synopsys translate_off
defparam \U_ads1292|Add1~42 .lut_mask = 16'h3C3F;
defparam \U_ads1292|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y20_N10
cycloneive_lcell_comb \U_ads1292|Add1~67 (
// Equation(s):
// \U_ads1292|Add1~67_combout  = (!\U_ads1292|r_counter[5]~6_combout  & \U_ads1292|Add1~42_combout )

	.dataa(\U_ads1292|r_counter[5]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|Add1~42_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Add1~67_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Add1~67 .lut_mask = 16'h5500;
defparam \U_ads1292|Add1~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y20_N11
dffeas \U_ads1292|r_counter[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Add1~67_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_counter[21] .is_wysiwyg = "true";
defparam \U_ads1292|r_counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y20_N26
cycloneive_lcell_comb \U_ads1292|LessThan6~1 (
// Equation(s):
// \U_ads1292|LessThan6~1_combout  = (!\U_ads1292|r_counter [21] & (!\U_ads1292|r_counter [20] & (!\U_ads1292|r_counter [13] & !\U_ads1292|r_counter [12])))

	.dataa(\U_ads1292|r_counter [21]),
	.datab(\U_ads1292|r_counter [20]),
	.datac(\U_ads1292|r_counter [13]),
	.datad(\U_ads1292|r_counter [12]),
	.cin(gnd),
	.combout(\U_ads1292|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan6~1 .lut_mask = 16'h0001;
defparam \U_ads1292|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y20_N12
cycloneive_lcell_comb \U_ads1292|Add1~44 (
// Equation(s):
// \U_ads1292|Add1~44_combout  = (\U_ads1292|r_counter [22] & (\U_ads1292|Add1~43  $ (GND))) # (!\U_ads1292|r_counter [22] & (!\U_ads1292|Add1~43  & VCC))
// \U_ads1292|Add1~45  = CARRY((\U_ads1292|r_counter [22] & !\U_ads1292|Add1~43 ))

	.dataa(gnd),
	.datab(\U_ads1292|r_counter [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Add1~43 ),
	.combout(\U_ads1292|Add1~44_combout ),
	.cout(\U_ads1292|Add1~45 ));
// synopsys translate_off
defparam \U_ads1292|Add1~44 .lut_mask = 16'hC30C;
defparam \U_ads1292|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y20_N28
cycloneive_lcell_comb \U_ads1292|Add1~71 (
// Equation(s):
// \U_ads1292|Add1~71_combout  = (!\U_ads1292|r_counter[5]~6_combout  & \U_ads1292|Add1~44_combout )

	.dataa(\U_ads1292|r_counter[5]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|Add1~44_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Add1~71_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Add1~71 .lut_mask = 16'h5500;
defparam \U_ads1292|Add1~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y20_N29
dffeas \U_ads1292|r_counter[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Add1~71_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_counter[22] .is_wysiwyg = "true";
defparam \U_ads1292|r_counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y20_N2
cycloneive_lcell_comb \U_ads1292|LessThan6~2 (
// Equation(s):
// \U_ads1292|LessThan6~2_combout  = (\U_ads1292|LessThan6~0_combout  & (\U_ads1292|LessThan6~1_combout  & !\U_ads1292|r_counter [22]))

	.dataa(\U_ads1292|LessThan6~0_combout ),
	.datab(gnd),
	.datac(\U_ads1292|LessThan6~1_combout ),
	.datad(\U_ads1292|r_counter [22]),
	.cin(gnd),
	.combout(\U_ads1292|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan6~2 .lut_mask = 16'h00A0;
defparam \U_ads1292|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y21_N0
cycloneive_lcell_comb \U_ads1292|Selector31~1 (
// Equation(s):
// \U_ads1292|Selector31~1_combout  = (\U_ads1292|Selector31~0_combout  & (\U_ads1292|LessThan7~4_combout  & (\U_ads1292|LessThan6~4_combout  & \U_ads1292|LessThan6~2_combout )))

	.dataa(\U_ads1292|Selector31~0_combout ),
	.datab(\U_ads1292|LessThan7~4_combout ),
	.datac(\U_ads1292|LessThan6~4_combout ),
	.datad(\U_ads1292|LessThan6~2_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector31~1 .lut_mask = 16'h8000;
defparam \U_ads1292|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y20_N16
cycloneive_lcell_comb \U_ads1292|r_state~35 (
// Equation(s):
// \U_ads1292|r_state~35_combout  = (\U_ads1292|r_mode_system_control~q  & !\U_ads1292|r_state.ST_IDLE~q )

	.dataa(gnd),
	.datab(\U_ads1292|r_mode_system_control~q ),
	.datac(gnd),
	.datad(\U_ads1292|r_state.ST_IDLE~q ),
	.cin(gnd),
	.combout(\U_ads1292|r_state~35_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_state~35 .lut_mask = 16'h00CC;
defparam \U_ads1292|r_state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y20_N17
dffeas \U_ads1292|r_state.ST_SYSCMD_INIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_state~35_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_state.ST_SYSCMD_INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_state.ST_SYSCMD_INIT .is_wysiwyg = "true";
defparam \U_ads1292|r_state.ST_SYSCMD_INIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y21_N12
cycloneive_lcell_comb \U_ads1292|LessThan3~3 (
// Equation(s):
// \U_ads1292|LessThan3~3_combout  = (!\U_ads1292|r_wait_timeout [25] & (!\U_ads1292|r_wait_timeout [23] & (!\U_ads1292|r_wait_timeout [22] & !\U_ads1292|r_wait_timeout [24])))

	.dataa(\U_ads1292|r_wait_timeout [25]),
	.datab(\U_ads1292|r_wait_timeout [23]),
	.datac(\U_ads1292|r_wait_timeout [22]),
	.datad(\U_ads1292|r_wait_timeout [24]),
	.cin(gnd),
	.combout(\U_ads1292|LessThan3~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan3~3 .lut_mask = 16'h0001;
defparam \U_ads1292|LessThan3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y21_N18
cycloneive_lcell_comb \U_ads1292|LessThan3~2 (
// Equation(s):
// \U_ads1292|LessThan3~2_combout  = (!\U_ads1292|r_wait_timeout [19] & (!\U_ads1292|r_wait_timeout [21] & (!\U_ads1292|r_wait_timeout [20] & !\U_ads1292|r_wait_timeout [18])))

	.dataa(\U_ads1292|r_wait_timeout [19]),
	.datab(\U_ads1292|r_wait_timeout [21]),
	.datac(\U_ads1292|r_wait_timeout [20]),
	.datad(\U_ads1292|r_wait_timeout [18]),
	.cin(gnd),
	.combout(\U_ads1292|LessThan3~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan3~2 .lut_mask = 16'h0001;
defparam \U_ads1292|LessThan3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y21_N8
cycloneive_lcell_comb \U_ads1292|LessThan3~1 (
// Equation(s):
// \U_ads1292|LessThan3~1_combout  = (!\U_ads1292|r_wait_timeout [17] & (!\U_ads1292|r_wait_timeout [16] & (!\U_ads1292|r_wait_timeout [15] & !\U_ads1292|r_wait_timeout [14])))

	.dataa(\U_ads1292|r_wait_timeout [17]),
	.datab(\U_ads1292|r_wait_timeout [16]),
	.datac(\U_ads1292|r_wait_timeout [15]),
	.datad(\U_ads1292|r_wait_timeout [14]),
	.cin(gnd),
	.combout(\U_ads1292|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan3~1 .lut_mask = 16'h0001;
defparam \U_ads1292|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N8
cycloneive_lcell_comb \U_ads1292|LessThan3~0 (
// Equation(s):
// \U_ads1292|LessThan3~0_combout  = (!\U_ads1292|r_wait_timeout [13] & (!\U_ads1292|r_wait_timeout [12] & (!\U_ads1292|r_wait_timeout [10] & !\U_ads1292|r_wait_timeout [11])))

	.dataa(\U_ads1292|r_wait_timeout [13]),
	.datab(\U_ads1292|r_wait_timeout [12]),
	.datac(\U_ads1292|r_wait_timeout [10]),
	.datad(\U_ads1292|r_wait_timeout [11]),
	.cin(gnd),
	.combout(\U_ads1292|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan3~0 .lut_mask = 16'h0001;
defparam \U_ads1292|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y21_N2
cycloneive_lcell_comb \U_ads1292|LessThan3~4 (
// Equation(s):
// \U_ads1292|LessThan3~4_combout  = (\U_ads1292|LessThan3~3_combout  & (\U_ads1292|LessThan3~2_combout  & (\U_ads1292|LessThan3~1_combout  & \U_ads1292|LessThan3~0_combout )))

	.dataa(\U_ads1292|LessThan3~3_combout ),
	.datab(\U_ads1292|LessThan3~2_combout ),
	.datac(\U_ads1292|LessThan3~1_combout ),
	.datad(\U_ads1292|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\U_ads1292|LessThan3~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan3~4 .lut_mask = 16'h8000;
defparam \U_ads1292|LessThan3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N24
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[28]~98 (
// Equation(s):
// \U_ads1292|r_wait_timeout[28]~98_combout  = (\U_ads1292|r_wait_timeout [28] & (\U_ads1292|r_wait_timeout[27]~97  $ (GND))) # (!\U_ads1292|r_wait_timeout [28] & (!\U_ads1292|r_wait_timeout[27]~97  & VCC))
// \U_ads1292|r_wait_timeout[28]~99  = CARRY((\U_ads1292|r_wait_timeout [28] & !\U_ads1292|r_wait_timeout[27]~97 ))

	.dataa(gnd),
	.datab(\U_ads1292|r_wait_timeout [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_wait_timeout[27]~97 ),
	.combout(\U_ads1292|r_wait_timeout[28]~98_combout ),
	.cout(\U_ads1292|r_wait_timeout[28]~99 ));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[28]~98 .lut_mask = 16'hC30C;
defparam \U_ads1292|r_wait_timeout[28]~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N26
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[29]~100 (
// Equation(s):
// \U_ads1292|r_wait_timeout[29]~100_combout  = (\U_ads1292|r_wait_timeout [29] & (!\U_ads1292|r_wait_timeout[28]~99 )) # (!\U_ads1292|r_wait_timeout [29] & ((\U_ads1292|r_wait_timeout[28]~99 ) # (GND)))
// \U_ads1292|r_wait_timeout[29]~101  = CARRY((!\U_ads1292|r_wait_timeout[28]~99 ) # (!\U_ads1292|r_wait_timeout [29]))

	.dataa(\U_ads1292|r_wait_timeout [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_wait_timeout[28]~99 ),
	.combout(\U_ads1292|r_wait_timeout[29]~100_combout ),
	.cout(\U_ads1292|r_wait_timeout[29]~101 ));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[29]~100 .lut_mask = 16'h5A5F;
defparam \U_ads1292|r_wait_timeout[29]~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N12
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[25]~58 (
// Equation(s):
// \U_ads1292|r_wait_timeout[25]~58_combout  = (\U_ads1292|r_state.ST_SYSCMD_WAIT~q ) # ((\U_ads1292|r_state.ST_SYSCMD_INIT~q ) # ((\U_ads1292|r_state.ST_WREG_WAIT1~q  & !\U_ads1292|Uspi|tx_ready~q )))

	.dataa(\U_ads1292|r_state.ST_WREG_WAIT1~q ),
	.datab(\U_ads1292|r_state.ST_SYSCMD_WAIT~q ),
	.datac(\U_ads1292|r_state.ST_SYSCMD_INIT~q ),
	.datad(\U_ads1292|Uspi|tx_ready~q ),
	.cin(gnd),
	.combout(\U_ads1292|r_wait_timeout[25]~58_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[25]~58 .lut_mask = 16'hFCFE;
defparam \U_ads1292|r_wait_timeout[25]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N14
cycloneive_lcell_comb \U_ads1292|r_state~39 (
// Equation(s):
// \U_ads1292|r_state~39_combout  = (\U_ads1292|Uspi|tx_ready~q  & \U_ads1292|r_state.ST_RDATAC_GETDATA~q )

	.dataa(\U_ads1292|Uspi|tx_ready~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_state.ST_RDATAC_GETDATA~q ),
	.cin(gnd),
	.combout(\U_ads1292|r_state~39_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_state~39 .lut_mask = 16'hAA00;
defparam \U_ads1292|r_state~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y23_N15
dffeas \U_ads1292|r_state.ST_RDATAC_GETDATA2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_state~39_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_state.ST_RDATAC_GETDATA2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_state.ST_RDATAC_GETDATA2 .is_wysiwyg = "true";
defparam \U_ads1292|r_state.ST_RDATAC_GETDATA2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N4
cycloneive_lcell_comb \U_ads1292|LessThan8~1 (
// Equation(s):
// \U_ads1292|LessThan8~1_combout  = (!\U_ads1292|r_wait_timeout [9] & (!\U_ads1292|r_wait_timeout [30] & !\U_ads1292|r_wait_timeout [8]))

	.dataa(gnd),
	.datab(\U_ads1292|r_wait_timeout [9]),
	.datac(\U_ads1292|r_wait_timeout [30]),
	.datad(\U_ads1292|r_wait_timeout [8]),
	.cin(gnd),
	.combout(\U_ads1292|LessThan8~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan8~1 .lut_mask = 16'h0003;
defparam \U_ads1292|LessThan8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N2
cycloneive_lcell_comb \U_ads1292|LessThan8~0 (
// Equation(s):
// \U_ads1292|LessThan8~0_combout  = (!\U_ads1292|r_wait_timeout [31] & (((!\U_ads1292|r_wait_timeout [5] & !\U_ads1292|r_wait_timeout [6])) # (!\U_ads1292|r_wait_timeout [7])))

	.dataa(\U_ads1292|r_wait_timeout [7]),
	.datab(\U_ads1292|r_wait_timeout [5]),
	.datac(\U_ads1292|r_wait_timeout [31]),
	.datad(\U_ads1292|r_wait_timeout [6]),
	.cin(gnd),
	.combout(\U_ads1292|LessThan8~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan8~0 .lut_mask = 16'h0507;
defparam \U_ads1292|LessThan8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N30
cycloneive_lcell_comb \U_ads1292|LessThan8~2 (
// Equation(s):
// \U_ads1292|LessThan8~2_combout  = (\U_ads1292|LessThan3~4_combout  & (\U_ads1292|LessThan8~1_combout  & (\U_ads1292|LessThan3~5_combout  & \U_ads1292|LessThan8~0_combout )))

	.dataa(\U_ads1292|LessThan3~4_combout ),
	.datab(\U_ads1292|LessThan8~1_combout ),
	.datac(\U_ads1292|LessThan3~5_combout ),
	.datad(\U_ads1292|LessThan8~0_combout ),
	.cin(gnd),
	.combout(\U_ads1292|LessThan8~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan8~2 .lut_mask = 16'h8000;
defparam \U_ads1292|LessThan8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N26
cycloneive_lcell_comb \U_ads1292|Selector29~0 (
// Equation(s):
// \U_ads1292|Selector29~0_combout  = (\U_ads1292|r_state.ST_RDATAC_GETDATA2~q  & ((\U_ads1292|LessThan5~14_combout ) # ((\U_ads1292|LessThan8~2_combout  & \U_ads1292|r_state.ST_RDATAC_SEND_DUMMY~q )))) # (!\U_ads1292|r_state.ST_RDATAC_GETDATA2~q  & 
// (((\U_ads1292|LessThan8~2_combout  & \U_ads1292|r_state.ST_RDATAC_SEND_DUMMY~q ))))

	.dataa(\U_ads1292|r_state.ST_RDATAC_GETDATA2~q ),
	.datab(\U_ads1292|LessThan5~14_combout ),
	.datac(\U_ads1292|LessThan8~2_combout ),
	.datad(\U_ads1292|r_state.ST_RDATAC_SEND_DUMMY~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector29~0 .lut_mask = 16'hF888;
defparam \U_ads1292|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y21_N10
cycloneive_lcell_comb \U_ads1292|LessThan7~6 (
// Equation(s):
// \U_ads1292|LessThan7~6_combout  = (!\U_ads1292|r_counter [13] & (!\U_ads1292|r_counter [12] & ((!\U_ads1292|r_counter [11]) # (!\U_ads1292|r_counter [10]))))

	.dataa(\U_ads1292|r_counter [13]),
	.datab(\U_ads1292|r_counter [12]),
	.datac(\U_ads1292|r_counter [10]),
	.datad(\U_ads1292|r_counter [11]),
	.cin(gnd),
	.combout(\U_ads1292|LessThan7~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan7~6 .lut_mask = 16'h0111;
defparam \U_ads1292|LessThan7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y21_N4
cycloneive_lcell_comb \U_ads1292|LessThan7~5 (
// Equation(s):
// \U_ads1292|LessThan7~5_combout  = (((!\U_ads1292|r_counter [6] & !\U_ads1292|r_counter [7])) # (!\U_ads1292|r_counter [9])) # (!\U_ads1292|r_counter [8])

	.dataa(\U_ads1292|r_counter [6]),
	.datab(\U_ads1292|r_counter [8]),
	.datac(\U_ads1292|r_counter [9]),
	.datad(\U_ads1292|r_counter [7]),
	.cin(gnd),
	.combout(\U_ads1292|LessThan7~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan7~5 .lut_mask = 16'h3F7F;
defparam \U_ads1292|LessThan7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y21_N12
cycloneive_lcell_comb \U_ads1292|LessThan7~7 (
// Equation(s):
// \U_ads1292|LessThan7~7_combout  = ((\U_ads1292|LessThan7~6_combout  & ((\U_ads1292|LessThan7~5_combout ) # (!\U_ads1292|r_counter [11])))) # (!\U_ads1292|r_counter [14])

	.dataa(\U_ads1292|LessThan7~6_combout ),
	.datab(\U_ads1292|r_counter [11]),
	.datac(\U_ads1292|LessThan7~5_combout ),
	.datad(\U_ads1292|r_counter [14]),
	.cin(gnd),
	.combout(\U_ads1292|LessThan7~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan7~7 .lut_mask = 16'hA2FF;
defparam \U_ads1292|LessThan7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y20_N22
cycloneive_lcell_comb \U_ads1292|LessThan7~8 (
// Equation(s):
// \U_ads1292|LessThan7~8_combout  = (((\U_ads1292|LessThan6~0_combout  & \U_ads1292|LessThan7~7_combout )) # (!\U_ads1292|r_counter [18])) # (!\U_ads1292|r_counter [19])

	.dataa(\U_ads1292|LessThan6~0_combout ),
	.datab(\U_ads1292|r_counter [19]),
	.datac(\U_ads1292|r_counter [18]),
	.datad(\U_ads1292|LessThan7~7_combout ),
	.cin(gnd),
	.combout(\U_ads1292|LessThan7~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan7~8 .lut_mask = 16'hBF3F;
defparam \U_ads1292|LessThan7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y20_N8
cycloneive_lcell_comb \U_ads1292|LessThan7~9 (
// Equation(s):
// \U_ads1292|LessThan7~9_combout  = ((!\U_ads1292|r_counter [21] & (\U_ads1292|LessThan7~8_combout  & !\U_ads1292|r_counter [20]))) # (!\U_ads1292|r_counter [22])

	.dataa(\U_ads1292|r_counter [21]),
	.datab(\U_ads1292|r_counter [22]),
	.datac(\U_ads1292|LessThan7~8_combout ),
	.datad(\U_ads1292|r_counter [20]),
	.cin(gnd),
	.combout(\U_ads1292|LessThan7~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan7~9 .lut_mask = 16'h3373;
defparam \U_ads1292|LessThan7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y20_N14
cycloneive_lcell_comb \U_ads1292|Add1~46 (
// Equation(s):
// \U_ads1292|Add1~46_combout  = (\U_ads1292|r_counter [23] & (!\U_ads1292|Add1~45 )) # (!\U_ads1292|r_counter [23] & ((\U_ads1292|Add1~45 ) # (GND)))
// \U_ads1292|Add1~47  = CARRY((!\U_ads1292|Add1~45 ) # (!\U_ads1292|r_counter [23]))

	.dataa(gnd),
	.datab(\U_ads1292|r_counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Add1~45 ),
	.combout(\U_ads1292|Add1~46_combout ),
	.cout(\U_ads1292|Add1~47 ));
// synopsys translate_off
defparam \U_ads1292|Add1~46 .lut_mask = 16'h3C3F;
defparam \U_ads1292|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y20_N6
cycloneive_lcell_comb \U_ads1292|r_counter[23]~15 (
// Equation(s):
// \U_ads1292|r_counter[23]~15_combout  = (\U_ads1292|r_counter[5]~4_combout  & (\U_ads1292|Add1~46_combout  & ((!\U_ads1292|r_counter[5]~6_combout )))) # (!\U_ads1292|r_counter[5]~4_combout  & (((\U_ads1292|r_counter [23]))))

	.dataa(\U_ads1292|r_counter[5]~4_combout ),
	.datab(\U_ads1292|Add1~46_combout ),
	.datac(\U_ads1292|r_counter [23]),
	.datad(\U_ads1292|r_counter[5]~6_combout ),
	.cin(gnd),
	.combout(\U_ads1292|r_counter[23]~15_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_counter[23]~15 .lut_mask = 16'h50D8;
defparam \U_ads1292|r_counter[23]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y20_N7
dffeas \U_ads1292|r_counter[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_counter[23]~15_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_counter[23] .is_wysiwyg = "true";
defparam \U_ads1292|r_counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y20_N16
cycloneive_lcell_comb \U_ads1292|Add1~48 (
// Equation(s):
// \U_ads1292|Add1~48_combout  = (\U_ads1292|r_counter [24] & (\U_ads1292|Add1~47  $ (GND))) # (!\U_ads1292|r_counter [24] & (!\U_ads1292|Add1~47  & VCC))
// \U_ads1292|Add1~49  = CARRY((\U_ads1292|r_counter [24] & !\U_ads1292|Add1~47 ))

	.dataa(gnd),
	.datab(\U_ads1292|r_counter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Add1~47 ),
	.combout(\U_ads1292|Add1~48_combout ),
	.cout(\U_ads1292|Add1~49 ));
// synopsys translate_off
defparam \U_ads1292|Add1~48 .lut_mask = 16'hC30C;
defparam \U_ads1292|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y20_N18
cycloneive_lcell_comb \U_ads1292|r_counter[24]~14 (
// Equation(s):
// \U_ads1292|r_counter[24]~14_combout  = (\U_ads1292|r_counter[5]~4_combout  & (\U_ads1292|Add1~48_combout  & ((!\U_ads1292|r_counter[5]~6_combout )))) # (!\U_ads1292|r_counter[5]~4_combout  & (((\U_ads1292|r_counter [24]))))

	.dataa(\U_ads1292|r_counter[5]~4_combout ),
	.datab(\U_ads1292|Add1~48_combout ),
	.datac(\U_ads1292|r_counter [24]),
	.datad(\U_ads1292|r_counter[5]~6_combout ),
	.cin(gnd),
	.combout(\U_ads1292|r_counter[24]~14_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_counter[24]~14 .lut_mask = 16'h50D8;
defparam \U_ads1292|r_counter[24]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y20_N19
dffeas \U_ads1292|r_counter[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_counter[24]~14_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_counter[24] .is_wysiwyg = "true";
defparam \U_ads1292|r_counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y20_N18
cycloneive_lcell_comb \U_ads1292|Add1~50 (
// Equation(s):
// \U_ads1292|Add1~50_combout  = (\U_ads1292|r_counter [25] & (!\U_ads1292|Add1~49 )) # (!\U_ads1292|r_counter [25] & ((\U_ads1292|Add1~49 ) # (GND)))
// \U_ads1292|Add1~51  = CARRY((!\U_ads1292|Add1~49 ) # (!\U_ads1292|r_counter [25]))

	.dataa(\U_ads1292|r_counter [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Add1~49 ),
	.combout(\U_ads1292|Add1~50_combout ),
	.cout(\U_ads1292|Add1~51 ));
// synopsys translate_off
defparam \U_ads1292|Add1~50 .lut_mask = 16'h5A5F;
defparam \U_ads1292|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y20_N16
cycloneive_lcell_comb \U_ads1292|r_counter[25]~13 (
// Equation(s):
// \U_ads1292|r_counter[25]~13_combout  = (\U_ads1292|r_counter[5]~4_combout  & (\U_ads1292|Add1~50_combout  & ((!\U_ads1292|r_counter[5]~6_combout )))) # (!\U_ads1292|r_counter[5]~4_combout  & (((\U_ads1292|r_counter [25]))))

	.dataa(\U_ads1292|r_counter[5]~4_combout ),
	.datab(\U_ads1292|Add1~50_combout ),
	.datac(\U_ads1292|r_counter [25]),
	.datad(\U_ads1292|r_counter[5]~6_combout ),
	.cin(gnd),
	.combout(\U_ads1292|r_counter[25]~13_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_counter[25]~13 .lut_mask = 16'h50D8;
defparam \U_ads1292|r_counter[25]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y20_N17
dffeas \U_ads1292|r_counter[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_counter[25]~13_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_counter[25] .is_wysiwyg = "true";
defparam \U_ads1292|r_counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y20_N20
cycloneive_lcell_comb \U_ads1292|Add1~52 (
// Equation(s):
// \U_ads1292|Add1~52_combout  = (\U_ads1292|r_counter [26] & (\U_ads1292|Add1~51  $ (GND))) # (!\U_ads1292|r_counter [26] & (!\U_ads1292|Add1~51  & VCC))
// \U_ads1292|Add1~53  = CARRY((\U_ads1292|r_counter [26] & !\U_ads1292|Add1~51 ))

	.dataa(\U_ads1292|r_counter [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Add1~51 ),
	.combout(\U_ads1292|Add1~52_combout ),
	.cout(\U_ads1292|Add1~53 ));
// synopsys translate_off
defparam \U_ads1292|Add1~52 .lut_mask = 16'hA50A;
defparam \U_ads1292|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y20_N14
cycloneive_lcell_comb \U_ads1292|r_counter[26]~12 (
// Equation(s):
// \U_ads1292|r_counter[26]~12_combout  = (\U_ads1292|r_counter[5]~4_combout  & (\U_ads1292|Add1~52_combout  & ((!\U_ads1292|r_counter[5]~6_combout )))) # (!\U_ads1292|r_counter[5]~4_combout  & (((\U_ads1292|r_counter [26]))))

	.dataa(\U_ads1292|r_counter[5]~4_combout ),
	.datab(\U_ads1292|Add1~52_combout ),
	.datac(\U_ads1292|r_counter [26]),
	.datad(\U_ads1292|r_counter[5]~6_combout ),
	.cin(gnd),
	.combout(\U_ads1292|r_counter[26]~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_counter[26]~12 .lut_mask = 16'h50D8;
defparam \U_ads1292|r_counter[26]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y20_N15
dffeas \U_ads1292|r_counter[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_counter[26]~12_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_counter[26] .is_wysiwyg = "true";
defparam \U_ads1292|r_counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y20_N22
cycloneive_lcell_comb \U_ads1292|Add1~54 (
// Equation(s):
// \U_ads1292|Add1~54_combout  = (\U_ads1292|r_counter [27] & (!\U_ads1292|Add1~53 )) # (!\U_ads1292|r_counter [27] & ((\U_ads1292|Add1~53 ) # (GND)))
// \U_ads1292|Add1~55  = CARRY((!\U_ads1292|Add1~53 ) # (!\U_ads1292|r_counter [27]))

	.dataa(\U_ads1292|r_counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Add1~53 ),
	.combout(\U_ads1292|Add1~54_combout ),
	.cout(\U_ads1292|Add1~55 ));
// synopsys translate_off
defparam \U_ads1292|Add1~54 .lut_mask = 16'h5A5F;
defparam \U_ads1292|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y20_N12
cycloneive_lcell_comb \U_ads1292|r_counter[27]~11 (
// Equation(s):
// \U_ads1292|r_counter[27]~11_combout  = (\U_ads1292|r_counter[5]~4_combout  & (\U_ads1292|Add1~54_combout  & ((!\U_ads1292|r_counter[5]~6_combout )))) # (!\U_ads1292|r_counter[5]~4_combout  & (((\U_ads1292|r_counter [27]))))

	.dataa(\U_ads1292|r_counter[5]~4_combout ),
	.datab(\U_ads1292|Add1~54_combout ),
	.datac(\U_ads1292|r_counter [27]),
	.datad(\U_ads1292|r_counter[5]~6_combout ),
	.cin(gnd),
	.combout(\U_ads1292|r_counter[27]~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_counter[27]~11 .lut_mask = 16'h50D8;
defparam \U_ads1292|r_counter[27]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y20_N13
dffeas \U_ads1292|r_counter[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_counter[27]~11_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_counter[27] .is_wysiwyg = "true";
defparam \U_ads1292|r_counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y20_N4
cycloneive_lcell_comb \U_ads1292|LessThan7~3 (
// Equation(s):
// \U_ads1292|LessThan7~3_combout  = (!\U_ads1292|r_counter [27] & (!\U_ads1292|r_counter [25] & (!\U_ads1292|r_counter [26] & !\U_ads1292|r_counter [24])))

	.dataa(\U_ads1292|r_counter [27]),
	.datab(\U_ads1292|r_counter [25]),
	.datac(\U_ads1292|r_counter [26]),
	.datad(\U_ads1292|r_counter [24]),
	.cin(gnd),
	.combout(\U_ads1292|LessThan7~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan7~3 .lut_mask = 16'h0001;
defparam \U_ads1292|LessThan7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y20_N30
cycloneive_lcell_comb \U_ads1292|LessThan7~10 (
// Equation(s):
// \U_ads1292|LessThan7~10_combout  = (!\U_ads1292|r_counter [23] & (\U_ads1292|LessThan7~9_combout  & (\U_ads1292|LessThan7~3_combout  & \U_ads1292|LessThan7~2_combout )))

	.dataa(\U_ads1292|r_counter [23]),
	.datab(\U_ads1292|LessThan7~9_combout ),
	.datac(\U_ads1292|LessThan7~3_combout ),
	.datad(\U_ads1292|LessThan7~2_combout ),
	.cin(gnd),
	.combout(\U_ads1292|LessThan7~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan7~10 .lut_mask = 16'h4000;
defparam \U_ads1292|LessThan7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y19_N8
cycloneive_lcell_comb \U_ads1292|Selector28~1 (
// Equation(s):
// \U_ads1292|Selector28~1_combout  = (!\U_ads1292|r_state.ST_IDLE~q  & !\U_ads1292|r_mode_system_control~q )

	.dataa(\U_ads1292|r_state.ST_IDLE~q ),
	.datab(gnd),
	.datac(\U_ads1292|r_mode_system_control~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_ads1292|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector28~1 .lut_mask = 16'h0505;
defparam \U_ads1292|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y19_N2
cycloneive_lcell_comb \U_controller|Selector105~0 (
// Equation(s):
// \U_controller|Selector105~0_combout  = (\U_controller|state.ST_ADS_WREG_INIT~q ) # ((\U_controller|state.ST_ADS_RREG_INIT~q ) # ((\U_controller|state.ST_ADS_RDATAC_INIT~q  & \U_ads1292|r_ads_busy~q )))

	.dataa(\U_controller|state.ST_ADS_RDATAC_INIT~q ),
	.datab(\U_controller|state.ST_ADS_WREG_INIT~q ),
	.datac(\U_controller|state.ST_ADS_RREG_INIT~q ),
	.datad(\U_ads1292|r_ads_busy~q ),
	.cin(gnd),
	.combout(\U_controller|Selector105~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector105~0 .lut_mask = 16'hFEFC;
defparam \U_controller|Selector105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y19_N28
cycloneive_lcell_comb \U_controller|Selector105~1 (
// Equation(s):
// \U_controller|Selector105~1_combout  = (\U_controller|Selector105~0_combout  & (((\U_controller|r_ads_cmd_reg~q ) # (!\U_ads1292|r_ads_busy~q )))) # (!\U_controller|Selector105~0_combout  & (!\U_controller|Selector103~2_combout  & 
// (\U_controller|r_ads_cmd_reg~q )))

	.dataa(\U_controller|Selector103~2_combout ),
	.datab(\U_controller|Selector105~0_combout ),
	.datac(\U_controller|r_ads_cmd_reg~q ),
	.datad(\U_ads1292|r_ads_busy~q ),
	.cin(gnd),
	.combout(\U_controller|Selector105~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector105~1 .lut_mask = 16'hD0DC;
defparam \U_controller|Selector105~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y19_N29
dffeas \U_controller|r_ads_cmd_reg (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector105~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_cmd_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_cmd_reg .is_wysiwyg = "true";
defparam \U_controller|r_ads_cmd_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y19_N6
cycloneive_lcell_comb \U_ads1292|r_mode_read_reg~0 (
// Equation(s):
// \U_ads1292|r_mode_read_reg~0_combout  = (\U_controller|r_ads_cmd_data_read~q  & (\U_controller|r_ads_cmd_reg~q  & !\U_controller|r_ads_cmd_sys~q ))

	.dataa(gnd),
	.datab(\U_controller|r_ads_cmd_data_read~q ),
	.datac(\U_controller|r_ads_cmd_reg~q ),
	.datad(\U_controller|r_ads_cmd_sys~q ),
	.cin(gnd),
	.combout(\U_ads1292|r_mode_read_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_mode_read_reg~0 .lut_mask = 16'h00C0;
defparam \U_ads1292|r_mode_read_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y19_N23
dffeas \U_ads1292|r_mode_read_reg (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|r_mode_read_reg~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_mode_read_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_mode_read_reg .is_wysiwyg = "true";
defparam \U_ads1292|r_mode_read_reg .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N1
cycloneive_io_ibuf \ADS_DRDY~input (
	.i(ADS_DRDY),
	.ibar(gnd),
	.o(\ADS_DRDY~input_o ));
// synopsys translate_off
defparam \ADS_DRDY~input .bus_hold = "false";
defparam \ADS_DRDY~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N16
cycloneive_lcell_comb \Uregs|Equal3~0 (
// Equation(s):
// \Uregs|Equal3~0_combout  = (\U_controller|uart_addr_o [1] & !\U_controller|uart_addr_o [0])

	.dataa(gnd),
	.datab(\U_controller|uart_addr_o [1]),
	.datac(gnd),
	.datad(\U_controller|uart_addr_o [0]),
	.cin(gnd),
	.combout(\Uregs|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Equal3~0 .lut_mask = 16'h00CC;
defparam \Uregs|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N10
cycloneive_lcell_comb \Uregs|Mux5~3 (
// Equation(s):
// \Uregs|Mux5~3_combout  = (\U_controller|uart_addr_o [2] & ((\U_controller|uart_addr_o [1]) # (!\U_controller|uart_addr_o [0])))

	.dataa(gnd),
	.datab(\U_controller|uart_addr_o [2]),
	.datac(\U_controller|uart_addr_o [1]),
	.datad(\U_controller|uart_addr_o [0]),
	.cin(gnd),
	.combout(\Uregs|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux5~3 .lut_mask = 16'hC0CC;
defparam \Uregs|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y17_N25
dffeas \Uregs|dl[11] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [3]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|dl[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|dl [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|dl[11] .is_wysiwyg = "true";
defparam \Uregs|dl[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N24
cycloneive_lcell_comb \Uregs|Mux5~7 (
// Equation(s):
// \Uregs|Mux5~7_combout  = (\U_controller|uart_addr_o [0] & ((\U_controller|uart_addr_o [1]) # (\Uregs|lcr [7])))

	.dataa(\U_controller|uart_addr_o [0]),
	.datab(gnd),
	.datac(\U_controller|uart_addr_o [1]),
	.datad(\Uregs|lcr [7]),
	.cin(gnd),
	.combout(\Uregs|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux5~7 .lut_mask = 16'hAAA0;
defparam \Uregs|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N0
cycloneive_lcell_comb \Uregs|always4~0 (
// Equation(s):
// \Uregs|always4~0_combout  = (\U_controller|uart_we_o~q  & (!\U_controller|uart_addr_o [2] & (\U_controller|uart_addr_o [1] & \U_controller|uart_addr_o [0])))

	.dataa(\U_controller|uart_we_o~q ),
	.datab(\U_controller|uart_addr_o [2]),
	.datac(\U_controller|uart_addr_o [1]),
	.datad(\U_controller|uart_addr_o [0]),
	.cin(gnd),
	.combout(\Uregs|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|always4~0 .lut_mask = 16'h2000;
defparam \Uregs|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N9
dffeas \Uregs|lcr[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [3]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|lcr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|lcr[3] .is_wysiwyg = "true";
defparam \Uregs|lcr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N26
cycloneive_lcell_comb \Uregs|Mux5~6 (
// Equation(s):
// \Uregs|Mux5~6_combout  = (\U_controller|uart_addr_o [1]) # (!\U_controller|uart_addr_o [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|uart_addr_o [1]),
	.datad(\U_controller|uart_addr_o [0]),
	.cin(gnd),
	.combout(\Uregs|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux5~6 .lut_mask = 16'hF0FF;
defparam \Uregs|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N12
cycloneive_lcell_comb \Uregs|receiver|rf_push_pulse (
// Equation(s):
// \Uregs|receiver|rf_push_pulse~combout  = (!\Uregs|receiver|rf_push_q~q  & \Uregs|receiver|rf_push~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uregs|receiver|rf_push_q~q ),
	.datad(\Uregs|receiver|rf_push~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|rf_push_pulse~combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rf_push_pulse .lut_mask = 16'h0F00;
defparam \Uregs|receiver|rf_push_pulse .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N10
cycloneive_lcell_comb \U_controller|Selector151~0 (
// Equation(s):
// \U_controller|Selector151~0_combout  = (\U_controller|pre_state2.ST_ADS_SYSCMD_INIT~q  & ((\Uregs|Mux7~5_combout  $ (\Uregs|Mux5~12_combout )) # (!\U_controller|pre_state2~33_combout )))

	.dataa(\Uregs|Mux7~5_combout ),
	.datab(\Uregs|Mux5~12_combout ),
	.datac(\U_controller|pre_state2~33_combout ),
	.datad(\U_controller|pre_state2.ST_ADS_SYSCMD_INIT~q ),
	.cin(gnd),
	.combout(\U_controller|Selector151~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector151~0 .lut_mask = 16'h6F00;
defparam \U_controller|Selector151~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N20
cycloneive_lcell_comb \U_controller|Selector151~1 (
// Equation(s):
// \U_controller|Selector151~1_combout  = (\Uregs|Mux2~9_combout  & (\U_controller|pre_state2~35_combout  & (\Uregs|Mux7~5_combout  & !\U_controller|pre_state1.ST_IDLE~q )))

	.dataa(\Uregs|Mux2~9_combout ),
	.datab(\U_controller|pre_state2~35_combout ),
	.datac(\Uregs|Mux7~5_combout ),
	.datad(\U_controller|pre_state1.ST_IDLE~q ),
	.cin(gnd),
	.combout(\U_controller|Selector151~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector151~1 .lut_mask = 16'h0080;
defparam \U_controller|Selector151~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N14
cycloneive_lcell_comb \U_controller|Selector151~2 (
// Equation(s):
// \U_controller|Selector151~2_combout  = (\U_controller|Selector151~0_combout ) # ((!\Uregs|Mux3~9_combout  & ((\U_controller|Selector151~1_combout ) # (\U_controller|pre_state2.ST_ADS_SYSCMD_INIT~q ))))

	.dataa(\U_controller|Selector151~0_combout ),
	.datab(\U_controller|Selector151~1_combout ),
	.datac(\Uregs|Mux3~9_combout ),
	.datad(\U_controller|pre_state2.ST_ADS_SYSCMD_INIT~q ),
	.cin(gnd),
	.combout(\U_controller|Selector151~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector151~2 .lut_mask = 16'hAFAE;
defparam \U_controller|Selector151~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N10
cycloneive_lcell_comb \U_controller|pre_state2~32 (
// Equation(s):
// \U_controller|pre_state2~32_combout  = (\Uregs|Mux5~12_combout  & (\Uregs|Mux1~8_combout  & (!\Uregs|Mux4~10_combout  & !\Uregs|Mux0~12_combout )))

	.dataa(\Uregs|Mux5~12_combout ),
	.datab(\Uregs|Mux1~8_combout ),
	.datac(\Uregs|Mux4~10_combout ),
	.datad(\Uregs|Mux0~12_combout ),
	.cin(gnd),
	.combout(\U_controller|pre_state2~32_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|pre_state2~32 .lut_mask = 16'h0008;
defparam \U_controller|pre_state2~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y17_N26
cycloneive_lcell_comb \U_controller|Selector144~0 (
// Equation(s):
// \U_controller|Selector144~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & \U_controller|LessThan3~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(\U_controller|LessThan3~2_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector144~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector144~0 .lut_mask = 16'hF000;
defparam \U_controller|Selector144~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N10
cycloneive_lcell_comb \U_controller|WideOr67~0 (
// Equation(s):
// \U_controller|WideOr67~0_combout  = (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (!\U_controller|state.ST_READ_DATA_COME~q  & (!\U_controller|state.ST_MPR_SENDPC_WAIT_3~q  & !\U_controller|state.ST_CHECK_LSR~q )))

	.dataa(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datab(\U_controller|state.ST_READ_DATA_COME~q ),
	.datac(\U_controller|state.ST_MPR_SENDPC_WAIT_3~q ),
	.datad(\U_controller|state.ST_CHECK_LSR~q ),
	.cin(gnd),
	.combout(\U_controller|WideOr67~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|WideOr67~0 .lut_mask = 16'h0001;
defparam \U_controller|WideOr67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N20
cycloneive_lcell_comb \U_controller|Selector150~1 (
// Equation(s):
// \U_controller|Selector150~1_combout  = (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|LessThan2~9_combout  & \U_controller|state.ST_MPR_SENDPC_WAIT_3~q ))

	.dataa(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datab(\U_controller|LessThan2~9_combout ),
	.datac(\U_controller|state.ST_MPR_SENDPC_WAIT_3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector150~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector150~1 .lut_mask = 16'h4040;
defparam \U_controller|Selector150~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N0
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[0]~32 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[0]~32_combout  = \U_controller|r_mpr_irq_delay [0] $ (VCC)
// \U_controller|r_mpr_irq_delay[0]~33  = CARRY(\U_controller|r_mpr_irq_delay [0])

	.dataa(gnd),
	.datab(\U_controller|r_mpr_irq_delay [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_controller|r_mpr_irq_delay[0]~32_combout ),
	.cout(\U_controller|r_mpr_irq_delay[0]~33 ));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[0]~32 .lut_mask = 16'h33CC;
defparam \U_controller|r_mpr_irq_delay[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N14
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[9]~78 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[9]~78_combout  = (\U_controller|r_MPR_irq~4_combout ) # (!\U_controller|r_MPR_irq~q )

	.dataa(\U_controller|r_MPR_irq~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|r_MPR_irq~q ),
	.cin(gnd),
	.combout(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[9]~78 .lut_mask = 16'hAAFF;
defparam \U_controller|r_mpr_irq_delay[9]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N18
cycloneive_lcell_comb \U_controller|Selector101~0 (
// Equation(s):
// \U_controller|Selector101~0_combout  = (\U_controller|Selector145~0_combout  & ((\Uregs|Mux6~4_combout ) # ((\U_controller|Selector96~0_combout  & \U_controller|r_second_para [1])))) # (!\U_controller|Selector145~0_combout  & 
// (\U_controller|Selector96~0_combout  & (\U_controller|r_second_para [1])))

	.dataa(\U_controller|Selector145~0_combout ),
	.datab(\U_controller|Selector96~0_combout ),
	.datac(\U_controller|r_second_para [1]),
	.datad(\Uregs|Mux6~4_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector101~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector101~0 .lut_mask = 16'hEAC0;
defparam \U_controller|Selector101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y20_N19
dffeas \U_controller|r_second_para[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector101~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_second_para [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_second_para[1] .is_wysiwyg = "true";
defparam \U_controller|r_second_para[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N14
cycloneive_lcell_comb \U_controller|Selector99~0 (
// Equation(s):
// \U_controller|Selector99~0_combout  = (\U_controller|Selector145~0_combout  & ((\Uregs|Mux4~10_combout ) # ((\U_controller|Selector96~0_combout  & \U_controller|r_second_para [3])))) # (!\U_controller|Selector145~0_combout  & 
// (\U_controller|Selector96~0_combout  & (\U_controller|r_second_para [3])))

	.dataa(\U_controller|Selector145~0_combout ),
	.datab(\U_controller|Selector96~0_combout ),
	.datac(\U_controller|r_second_para [3]),
	.datad(\Uregs|Mux4~10_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector99~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector99~0 .lut_mask = 16'hEAC0;
defparam \U_controller|Selector99~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y20_N15
dffeas \U_controller|r_second_para[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector99~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_second_para [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_second_para[3] .is_wysiwyg = "true";
defparam \U_controller|r_second_para[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N20
cycloneive_lcell_comb \U_controller|Selector102~0 (
// Equation(s):
// \U_controller|Selector102~0_combout  = (\U_controller|Selector145~0_combout  & ((\Uregs|Mux7~5_combout ) # ((\U_controller|Selector96~0_combout  & \U_controller|r_second_para [0])))) # (!\U_controller|Selector145~0_combout  & 
// (\U_controller|Selector96~0_combout  & (\U_controller|r_second_para [0])))

	.dataa(\U_controller|Selector145~0_combout ),
	.datab(\U_controller|Selector96~0_combout ),
	.datac(\U_controller|r_second_para [0]),
	.datad(\Uregs|Mux7~5_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector102~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector102~0 .lut_mask = 16'hEAC0;
defparam \U_controller|Selector102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y20_N21
dffeas \U_controller|r_second_para[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector102~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_second_para [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_second_para[0] .is_wysiwyg = "true";
defparam \U_controller|r_second_para[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N4
cycloneive_lcell_comb \U_controller|Selector100~0 (
// Equation(s):
// \U_controller|Selector100~0_combout  = (\U_controller|Selector145~0_combout  & ((\Uregs|Mux5~12_combout ) # ((\U_controller|Selector96~0_combout  & \U_controller|r_second_para [2])))) # (!\U_controller|Selector145~0_combout  & 
// (\U_controller|Selector96~0_combout  & (\U_controller|r_second_para [2])))

	.dataa(\U_controller|Selector145~0_combout ),
	.datab(\U_controller|Selector96~0_combout ),
	.datac(\U_controller|r_second_para [2]),
	.datad(\Uregs|Mux5~12_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector100~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector100~0 .lut_mask = 16'hEAC0;
defparam \U_controller|Selector100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y20_N5
dffeas \U_controller|r_second_para[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector100~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_second_para [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_second_para[2] .is_wysiwyg = "true";
defparam \U_controller|r_second_para[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N30
cycloneive_lcell_comb \U_controller|Equal1~1 (
// Equation(s):
// \U_controller|Equal1~1_combout  = (!\U_controller|r_second_para [1] & (!\U_controller|r_second_para [3] & (!\U_controller|r_second_para [0] & !\U_controller|r_second_para [2])))

	.dataa(\U_controller|r_second_para [1]),
	.datab(\U_controller|r_second_para [3]),
	.datac(\U_controller|r_second_para [0]),
	.datad(\U_controller|r_second_para [2]),
	.cin(gnd),
	.combout(\U_controller|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Equal1~1 .lut_mask = 16'h0001;
defparam \U_controller|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N26
cycloneive_lcell_comb \U_controller|Selector94~0 (
// Equation(s):
// \U_controller|Selector94~0_combout  = (\Uregs|Mux7~5_combout  & \U_controller|state.ST_READ_DATA_COME~q )

	.dataa(gnd),
	.datab(\Uregs|Mux7~5_combout ),
	.datac(\U_controller|state.ST_READ_DATA_COME~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector94~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector94~0 .lut_mask = 16'hC0C0;
defparam \U_controller|Selector94~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N24
cycloneive_lcell_comb \U_controller|r_firt_para[7]~2 (
// Equation(s):
// \U_controller|r_firt_para[7]~2_combout  = (\U_controller|state.ST_READ_DATA_COME~q  & (((!\U_controller|pre_state1.ST_GET_FIRST_PARA~q )))) # (!\U_controller|state.ST_READ_DATA_COME~q  & (\U_controller|state.ST_IDLE~q  & 
// ((!\U_controller|state.ST_CHECK_LSR~q ))))

	.dataa(\U_controller|state.ST_IDLE~q ),
	.datab(\U_controller|state.ST_READ_DATA_COME~q ),
	.datac(\U_controller|pre_state1.ST_GET_FIRST_PARA~q ),
	.datad(\U_controller|state.ST_CHECK_LSR~q ),
	.cin(gnd),
	.combout(\U_controller|r_firt_para[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_firt_para[7]~2 .lut_mask = 16'h0C2E;
defparam \U_controller|r_firt_para[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N26
cycloneive_lcell_comb \U_controller|r_firt_para[7]~4 (
// Equation(s):
// \U_controller|r_firt_para[7]~4_combout  = (\U_controller|r_firt_para[7]~2_combout ) # ((\U_controller|state.ST_ADS_RDATA_INIT~q ) # ((\U_controller|state.ST_ADS_RDATAC_SEND_RESULTS~q ) # (\U_controller|state.ST_MPR_IRQ~q )))

	.dataa(\U_controller|r_firt_para[7]~2_combout ),
	.datab(\U_controller|state.ST_ADS_RDATA_INIT~q ),
	.datac(\U_controller|state.ST_ADS_RDATAC_SEND_RESULTS~q ),
	.datad(\U_controller|state.ST_MPR_IRQ~q ),
	.cin(gnd),
	.combout(\U_controller|r_firt_para[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_firt_para[7]~4 .lut_mask = 16'hFFFE;
defparam \U_controller|r_firt_para[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N0
cycloneive_lcell_comb \U_controller|r_firt_para[7]~3 (
// Equation(s):
// \U_controller|r_firt_para[7]~3_combout  = (!\U_controller|r_firt_para[7]~4_combout  & (((!\Uregs|Mux7~5_combout  & !\U_controller|r_MPR_irq~q )) # (!\U_controller|state.ST_CHECK_LSR~q )))

	.dataa(\Uregs|Mux7~5_combout ),
	.datab(\U_controller|state.ST_CHECK_LSR~q ),
	.datac(\U_controller|r_firt_para[7]~4_combout ),
	.datad(\U_controller|r_MPR_irq~q ),
	.cin(gnd),
	.combout(\U_controller|r_firt_para[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_firt_para[7]~3 .lut_mask = 16'h0307;
defparam \U_controller|r_firt_para[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y18_N27
dffeas \U_controller|r_firt_para[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector94~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_firt_para[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_firt_para [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_firt_para[0] .is_wysiwyg = "true";
defparam \U_controller|r_firt_para[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N18
cycloneive_lcell_comb \U_controller|Selector92~0 (
// Equation(s):
// \U_controller|Selector92~0_combout  = (\U_controller|state.ST_READ_DATA_COME~q  & \Uregs|Mux5~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|state.ST_READ_DATA_COME~q ),
	.datad(\Uregs|Mux5~12_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector92~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector92~0 .lut_mask = 16'hF000;
defparam \U_controller|Selector92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y18_N19
dffeas \U_controller|r_firt_para[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector92~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_firt_para[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_firt_para [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_firt_para[2] .is_wysiwyg = "true";
defparam \U_controller|r_firt_para[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N0
cycloneive_lcell_comb \U_controller|Equal0~1 (
// Equation(s):
// \U_controller|Equal0~1_combout  = (\U_controller|r_firt_para [3] & (\U_controller|r_firt_para [1] & (!\U_controller|r_firt_para [0] & \U_controller|r_firt_para [2])))

	.dataa(\U_controller|r_firt_para [3]),
	.datab(\U_controller|r_firt_para [1]),
	.datac(\U_controller|r_firt_para [0]),
	.datad(\U_controller|r_firt_para [2]),
	.cin(gnd),
	.combout(\U_controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Equal0~1 .lut_mask = 16'h0800;
defparam \U_controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y19_N6
cycloneive_lcell_comb \U_controller|Selector96~1 (
// Equation(s):
// \U_controller|Selector96~1_combout  = (\U_controller|Selector145~0_combout  & ((\Uregs|Mux1~8_combout ) # ((\U_controller|r_second_para [6] & \U_controller|Selector96~0_combout )))) # (!\U_controller|Selector145~0_combout  & (((\U_controller|r_second_para 
// [6] & \U_controller|Selector96~0_combout ))))

	.dataa(\U_controller|Selector145~0_combout ),
	.datab(\Uregs|Mux1~8_combout ),
	.datac(\U_controller|r_second_para [6]),
	.datad(\U_controller|Selector96~0_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector96~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector96~1 .lut_mask = 16'hF888;
defparam \U_controller|Selector96~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y19_N7
dffeas \U_controller|r_second_para[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector96~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_second_para [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_second_para[6] .is_wysiwyg = "true";
defparam \U_controller|r_second_para[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y19_N28
cycloneive_lcell_comb \U_controller|Selector97~0 (
// Equation(s):
// \U_controller|Selector97~0_combout  = (\U_controller|Selector145~0_combout  & ((\Uregs|Mux2~9_combout ) # ((\U_controller|r_second_para [5] & \U_controller|Selector96~0_combout )))) # (!\U_controller|Selector145~0_combout  & (((\U_controller|r_second_para 
// [5] & \U_controller|Selector96~0_combout ))))

	.dataa(\U_controller|Selector145~0_combout ),
	.datab(\Uregs|Mux2~9_combout ),
	.datac(\U_controller|r_second_para [5]),
	.datad(\U_controller|Selector96~0_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector97~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector97~0 .lut_mask = 16'hF888;
defparam \U_controller|Selector97~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y19_N29
dffeas \U_controller|r_second_para[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector97~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_second_para [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_second_para[5] .is_wysiwyg = "true";
defparam \U_controller|r_second_para[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y19_N30
cycloneive_lcell_comb \U_controller|Selector98~0 (
// Equation(s):
// \U_controller|Selector98~0_combout  = (\U_controller|Selector145~0_combout  & ((\Uregs|Mux3~9_combout ) # ((\U_controller|r_second_para [4] & \U_controller|Selector96~0_combout )))) # (!\U_controller|Selector145~0_combout  & (((\U_controller|r_second_para 
// [4] & \U_controller|Selector96~0_combout ))))

	.dataa(\U_controller|Selector145~0_combout ),
	.datab(\Uregs|Mux3~9_combout ),
	.datac(\U_controller|r_second_para [4]),
	.datad(\U_controller|Selector96~0_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector98~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector98~0 .lut_mask = 16'hF888;
defparam \U_controller|Selector98~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y19_N31
dffeas \U_controller|r_second_para[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector98~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_second_para [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_second_para[4] .is_wysiwyg = "true";
defparam \U_controller|r_second_para[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y19_N24
cycloneive_lcell_comb \U_controller|Equal1~0 (
// Equation(s):
// \U_controller|Equal1~0_combout  = (!\U_controller|r_second_para [6] & (!\U_controller|r_second_para [5] & (!\U_controller|r_second_para [7] & !\U_controller|r_second_para [4])))

	.dataa(\U_controller|r_second_para [6]),
	.datab(\U_controller|r_second_para [5]),
	.datac(\U_controller|r_second_para [7]),
	.datad(\U_controller|r_second_para [4]),
	.cin(gnd),
	.combout(\U_controller|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Equal1~0 .lut_mask = 16'h0001;
defparam \U_controller|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N26
cycloneive_lcell_comb \Uregs|mcr[3]~feeder (
// Equation(s):
// \Uregs|mcr[3]~feeder_combout  = \U_controller|uart_wdata_o [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|uart_wdata_o [3]),
	.cin(gnd),
	.combout(\Uregs|mcr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|mcr[3]~feeder .lut_mask = 16'hFF00;
defparam \Uregs|mcr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N6
cycloneive_lcell_comb \Uregs|always7~0 (
// Equation(s):
// \Uregs|always7~0_combout  = (\U_controller|uart_addr_o [2] & (!\U_controller|uart_addr_o [1] & (\U_controller|uart_we_o~q  & !\U_controller|uart_addr_o [0])))

	.dataa(\U_controller|uart_addr_o [2]),
	.datab(\U_controller|uart_addr_o [1]),
	.datac(\U_controller|uart_we_o~q ),
	.datad(\U_controller|uart_addr_o [0]),
	.cin(gnd),
	.combout(\Uregs|always7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|always7~0 .lut_mask = 16'h0020;
defparam \Uregs|always7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N27
dffeas \Uregs|mcr[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|mcr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|mcr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|mcr[3] .is_wysiwyg = "true";
defparam \Uregs|mcr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N28
cycloneive_lcell_comb \U_controller|Selector150~3 (
// Equation(s):
// \U_controller|Selector150~3_combout  = (\U_controller|pre_state2.ST_MPR_IRQ~q  & (((\U_controller|Selector150~0_combout  & !\U_controller|r_MPR_irq~q )) # (!\U_controller|Selector150~2_combout ))) # (!\U_controller|pre_state2.ST_MPR_IRQ~q  & 
// (\U_controller|Selector150~0_combout  & ((!\U_controller|r_MPR_irq~q ))))

	.dataa(\U_controller|pre_state2.ST_MPR_IRQ~q ),
	.datab(\U_controller|Selector150~0_combout ),
	.datac(\U_controller|Selector150~2_combout ),
	.datad(\U_controller|r_MPR_irq~q ),
	.cin(gnd),
	.combout(\U_controller|Selector150~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector150~3 .lut_mask = 16'h0ACE;
defparam \U_controller|Selector150~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N0
cycloneive_lcell_comb \U_controller|Selector150~4 (
// Equation(s):
// \U_controller|Selector150~4_combout  = (\U_controller|Selector150~3_combout  & ((\U_controller|pre_state1.ST_IDLE~q ) # ((!\U_controller|state.ST_READ_DATA_COME~q ) # (!\U_controller|WideOr1~1_combout ))))

	.dataa(\U_controller|pre_state1.ST_IDLE~q ),
	.datab(\U_controller|Selector150~3_combout ),
	.datac(\U_controller|WideOr1~1_combout ),
	.datad(\U_controller|state.ST_READ_DATA_COME~q ),
	.cin(gnd),
	.combout(\U_controller|Selector150~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector150~4 .lut_mask = 16'h8CCC;
defparam \U_controller|Selector150~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y20_N1
dffeas \U_controller|pre_state2.ST_MPR_IRQ (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector150~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|pre_state2.ST_MPR_IRQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|pre_state2.ST_MPR_IRQ .is_wysiwyg = "true";
defparam \U_controller|pre_state2.ST_MPR_IRQ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N22
cycloneive_lcell_comb \U_controller|Selector13~2 (
// Equation(s):
// \U_controller|Selector13~2_combout  = (\U_controller|state.ST_MPR_SENDPC~q  & !\U_controller|pre_state2.ST_MPR_IRQ~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|state.ST_MPR_SENDPC~q ),
	.datad(\U_controller|pre_state2.ST_MPR_IRQ~q ),
	.cin(gnd),
	.combout(\U_controller|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector13~2 .lut_mask = 16'h00F0;
defparam \U_controller|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N16
cycloneive_lcell_comb \U_controller|Selector13~3 (
// Equation(s):
// \U_controller|Selector13~3_combout  = (\U_controller|Selector13~2_combout  & ((\U_controller|pre_state2.ST_WRITE_MPR_INIT~q ) # ((\U_controller|pre_state2.ST_READ_MPR_INIT~q ) # (\U_controller|uart_wdata_o [4]))))

	.dataa(\U_controller|pre_state2.ST_WRITE_MPR_INIT~q ),
	.datab(\U_controller|pre_state2.ST_READ_MPR_INIT~q ),
	.datac(\U_controller|uart_wdata_o [4]),
	.datad(\U_controller|Selector13~2_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector13~3 .lut_mask = 16'hFE00;
defparam \U_controller|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N16
cycloneive_lcell_comb \U_controller|Selector13~5 (
// Equation(s):
// \U_controller|Selector13~5_combout  = (!\U_controller|pre_state2.ST_ADS_RDATAC_SEND_RESULTS~q  & \U_controller|state.ST_ADS_SENDPC~q )

	.dataa(gnd),
	.datab(\U_controller|pre_state2.ST_ADS_RDATAC_SEND_RESULTS~q ),
	.datac(gnd),
	.datad(\U_controller|state.ST_ADS_SENDPC~q ),
	.cin(gnd),
	.combout(\U_controller|Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector13~5 .lut_mask = 16'h3300;
defparam \U_controller|Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N4
cycloneive_lcell_comb \U_controller|uart_wdata_o~0 (
// Equation(s):
// \U_controller|uart_wdata_o~0_combout  = (\U_controller|pre_state2.ST_ADS_WREG_INIT~q ) # ((\U_controller|pre_state2.ST_ADS_RREG_INIT~q ) # ((!\U_controller|pre_state2.ST_ADS_SYSCMD_INIT~q  & \U_controller|uart_wdata_o [4])))

	.dataa(\U_controller|pre_state2.ST_ADS_WREG_INIT~q ),
	.datab(\U_controller|pre_state2.ST_ADS_RREG_INIT~q ),
	.datac(\U_controller|pre_state2.ST_ADS_SYSCMD_INIT~q ),
	.datad(\U_controller|uart_wdata_o [4]),
	.cin(gnd),
	.combout(\U_controller|uart_wdata_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|uart_wdata_o~0 .lut_mask = 16'hEFEE;
defparam \U_controller|uart_wdata_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N30
cycloneive_lcell_comb \U_controller|Selector13~4 (
// Equation(s):
// \U_controller|Selector13~4_combout  = (!\U_controller|pre_state2.ST_ADS_RDATA_INIT~q  & !\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|pre_state2.ST_ADS_RDATA_INIT~q ),
	.datad(\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q ),
	.cin(gnd),
	.combout(\U_controller|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector13~4 .lut_mask = 16'h000F;
defparam \U_controller|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N2
cycloneive_lcell_comb \U_controller|Selector13~6 (
// Equation(s):
// \U_controller|Selector13~6_combout  = (\U_controller|Selector13~3_combout ) # ((\U_controller|Selector13~5_combout  & (\U_controller|uart_wdata_o~0_combout  & \U_controller|Selector13~4_combout )))

	.dataa(\U_controller|Selector13~3_combout ),
	.datab(\U_controller|Selector13~5_combout ),
	.datac(\U_controller|uart_wdata_o~0_combout ),
	.datad(\U_controller|Selector13~4_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector13~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector13~6 .lut_mask = 16'hEAAA;
defparam \U_controller|Selector13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y17_N7
dffeas \Uregs|dl[12] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [4]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|dl[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|dl [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|dl[12] .is_wysiwyg = "true";
defparam \Uregs|dl[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N16
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Add0~0 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Add0~0_combout  = \Uregs|receiver|fifo_rx|top [0] $ (\Uregs|receiver|fifo_rx|top [1])

	.dataa(gnd),
	.datab(\Uregs|receiver|fifo_rx|top [0]),
	.datac(\Uregs|receiver|fifo_rx|top [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Add0~0 .lut_mask = 16'h3C3C;
defparam \Uregs|receiver|fifo_rx|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N17
dffeas \Uregs|receiver|fifo_rx|top[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|fifo_rx|Add0~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uregs|rx_reset~q ),
	.sload(gnd),
	.ena(\Uregs|receiver|fifo_rx|top[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|top [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|top[1] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|top[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N12
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Add1~0 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Add1~0_combout  = \Uregs|receiver|fifo_rx|count [0] $ (VCC)
// \Uregs|receiver|fifo_rx|Add1~1  = CARRY(\Uregs|receiver|fifo_rx|count [0])

	.dataa(\Uregs|receiver|fifo_rx|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Add1~0_combout ),
	.cout(\Uregs|receiver|fifo_rx|Add1~1 ));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Add1~0 .lut_mask = 16'h55AA;
defparam \Uregs|receiver|fifo_rx|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y17_N6
cycloneive_lcell_comb \U_controller|Selector19~3 (
// Equation(s):
// \U_controller|Selector19~3_combout  = (\U_controller|state.ST_CHECK_LSR~q ) # ((\U_controller|state.ST_IER~q ) # ((!\U_controller|Selector19~2_combout ) # (!\U_controller|WideOr10~2_combout )))

	.dataa(\U_controller|state.ST_CHECK_LSR~q ),
	.datab(\U_controller|state.ST_IER~q ),
	.datac(\U_controller|WideOr10~2_combout ),
	.datad(\U_controller|Selector19~2_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector19~3 .lut_mask = 16'hEFFF;
defparam \U_controller|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N16
cycloneive_lcell_comb \U_controller|Selector19~4 (
// Equation(s):
// \U_controller|Selector19~4_combout  = (\U_controller|state~57_combout ) # ((\U_controller|state.ST_READ_LSR~q ) # ((\U_controller|Selector19~3_combout  & \U_controller|uart_re_o~q )))

	.dataa(\U_controller|state~57_combout ),
	.datab(\U_controller|Selector19~3_combout ),
	.datac(\U_controller|uart_re_o~q ),
	.datad(\U_controller|state.ST_READ_LSR~q ),
	.cin(gnd),
	.combout(\U_controller|Selector19~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector19~4 .lut_mask = 16'hFFEA;
defparam \U_controller|Selector19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y19_N17
dffeas \U_controller|uart_re_o (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector19~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|uart_re_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|uart_re_o .is_wysiwyg = "true";
defparam \U_controller|uart_re_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N18
cycloneive_lcell_comb \Uregs|fifo_read~0 (
// Equation(s):
// \Uregs|fifo_read~0_combout  = (\U_controller|uart_re_o~q  & !\Uregs|lcr [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|uart_re_o~q ),
	.datad(\Uregs|lcr [7]),
	.cin(gnd),
	.combout(\Uregs|fifo_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|fifo_read~0 .lut_mask = 16'h00F0;
defparam \Uregs|fifo_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N24
cycloneive_lcell_comb \Uregs|rf_pop~0 (
// Equation(s):
// \Uregs|rf_pop~0_combout  = (\Uregs|rf_pop~q ) # ((\Uregs|Mux0~2_combout  & (\Uregs|fifo_read~0_combout  & !\U_controller|uart_addr_o [0])))

	.dataa(\Uregs|Mux0~2_combout ),
	.datab(\Uregs|fifo_read~0_combout ),
	.datac(\Uregs|rf_pop~q ),
	.datad(\U_controller|uart_addr_o [0]),
	.cin(gnd),
	.combout(\Uregs|rf_pop~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|rf_pop~0 .lut_mask = 16'hF0F8;
defparam \Uregs|rf_pop~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y20_N25
dffeas \Uregs|rf_pop (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|rf_pop~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uregs|rf_pop~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|rf_pop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|rf_pop .is_wysiwyg = "true";
defparam \Uregs|rf_pop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N14
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Add1~2 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Add1~2_combout  = (\Uregs|receiver|rf_push_pulse~combout  & ((\Uregs|receiver|fifo_rx|count [1] & (!\Uregs|receiver|fifo_rx|Add1~1 )) # (!\Uregs|receiver|fifo_rx|count [1] & ((\Uregs|receiver|fifo_rx|Add1~1 ) # (GND))))) # 
// (!\Uregs|receiver|rf_push_pulse~combout  & ((\Uregs|receiver|fifo_rx|count [1] & (\Uregs|receiver|fifo_rx|Add1~1  & VCC)) # (!\Uregs|receiver|fifo_rx|count [1] & (!\Uregs|receiver|fifo_rx|Add1~1 ))))
// \Uregs|receiver|fifo_rx|Add1~3  = CARRY((\Uregs|receiver|rf_push_pulse~combout  & ((!\Uregs|receiver|fifo_rx|Add1~1 ) # (!\Uregs|receiver|fifo_rx|count [1]))) # (!\Uregs|receiver|rf_push_pulse~combout  & (!\Uregs|receiver|fifo_rx|count [1] & 
// !\Uregs|receiver|fifo_rx|Add1~1 )))

	.dataa(\Uregs|receiver|rf_push_pulse~combout ),
	.datab(\Uregs|receiver|fifo_rx|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|receiver|fifo_rx|Add1~1 ),
	.combout(\Uregs|receiver|fifo_rx|Add1~2_combout ),
	.cout(\Uregs|receiver|fifo_rx|Add1~3 ));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Add1~2 .lut_mask = 16'h692B;
defparam \Uregs|receiver|fifo_rx|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y20_N15
dffeas \Uregs|receiver|fifo_rx|count[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|fifo_rx|Add1~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uregs|rx_reset~q ),
	.sload(gnd),
	.ena(\Uregs|receiver|fifo_rx|count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|count[1] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N16
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Add1~4 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Add1~4_combout  = ((\Uregs|receiver|rf_push_pulse~combout  $ (\Uregs|receiver|fifo_rx|count [2] $ (\Uregs|receiver|fifo_rx|Add1~3 )))) # (GND)
// \Uregs|receiver|fifo_rx|Add1~5  = CARRY((\Uregs|receiver|rf_push_pulse~combout  & (\Uregs|receiver|fifo_rx|count [2] & !\Uregs|receiver|fifo_rx|Add1~3 )) # (!\Uregs|receiver|rf_push_pulse~combout  & ((\Uregs|receiver|fifo_rx|count [2]) # 
// (!\Uregs|receiver|fifo_rx|Add1~3 ))))

	.dataa(\Uregs|receiver|rf_push_pulse~combout ),
	.datab(\Uregs|receiver|fifo_rx|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|receiver|fifo_rx|Add1~3 ),
	.combout(\Uregs|receiver|fifo_rx|Add1~4_combout ),
	.cout(\Uregs|receiver|fifo_rx|Add1~5 ));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Add1~4 .lut_mask = 16'h964D;
defparam \Uregs|receiver|fifo_rx|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y20_N17
dffeas \Uregs|receiver|fifo_rx|count[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|fifo_rx|Add1~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uregs|rx_reset~q ),
	.sload(gnd),
	.ena(\Uregs|receiver|fifo_rx|count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|count[2] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N18
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Add1~6 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Add1~6_combout  = (\Uregs|receiver|rf_push_pulse~combout  & ((\Uregs|receiver|fifo_rx|count [3] & (!\Uregs|receiver|fifo_rx|Add1~5 )) # (!\Uregs|receiver|fifo_rx|count [3] & ((\Uregs|receiver|fifo_rx|Add1~5 ) # (GND))))) # 
// (!\Uregs|receiver|rf_push_pulse~combout  & ((\Uregs|receiver|fifo_rx|count [3] & (\Uregs|receiver|fifo_rx|Add1~5  & VCC)) # (!\Uregs|receiver|fifo_rx|count [3] & (!\Uregs|receiver|fifo_rx|Add1~5 ))))
// \Uregs|receiver|fifo_rx|Add1~7  = CARRY((\Uregs|receiver|rf_push_pulse~combout  & ((!\Uregs|receiver|fifo_rx|Add1~5 ) # (!\Uregs|receiver|fifo_rx|count [3]))) # (!\Uregs|receiver|rf_push_pulse~combout  & (!\Uregs|receiver|fifo_rx|count [3] & 
// !\Uregs|receiver|fifo_rx|Add1~5 )))

	.dataa(\Uregs|receiver|rf_push_pulse~combout ),
	.datab(\Uregs|receiver|fifo_rx|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|receiver|fifo_rx|Add1~5 ),
	.combout(\Uregs|receiver|fifo_rx|Add1~6_combout ),
	.cout(\Uregs|receiver|fifo_rx|Add1~7 ));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Add1~6 .lut_mask = 16'h692B;
defparam \Uregs|receiver|fifo_rx|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y20_N19
dffeas \Uregs|receiver|fifo_rx|count[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|fifo_rx|Add1~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uregs|rx_reset~q ),
	.sload(gnd),
	.ena(\Uregs|receiver|fifo_rx|count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|count[3] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N20
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Add1~8 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Add1~8_combout  = \Uregs|receiver|rf_push_pulse~combout  $ (\Uregs|receiver|fifo_rx|Add1~7  $ (\Uregs|receiver|fifo_rx|count [4]))

	.dataa(\Uregs|receiver|rf_push_pulse~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uregs|receiver|fifo_rx|count [4]),
	.cin(\Uregs|receiver|fifo_rx|Add1~7 ),
	.combout(\Uregs|receiver|fifo_rx|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Add1~8 .lut_mask = 16'hA55A;
defparam \Uregs|receiver|fifo_rx|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y20_N21
dffeas \Uregs|receiver|fifo_rx|count[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|fifo_rx|Add1~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uregs|rx_reset~q ),
	.sload(gnd),
	.ena(\Uregs|receiver|fifo_rx|count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|count[4] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N4
cycloneive_lcell_comb \Uregs|lsr0r~0 (
// Equation(s):
// \Uregs|lsr0r~0_combout  = (!\Uregs|receiver|fifo_rx|count [2] & (!\Uregs|receiver|fifo_rx|count [3] & (!\Uregs|receiver|fifo_rx|count [1] & !\Uregs|receiver|fifo_rx|count [4])))

	.dataa(\Uregs|receiver|fifo_rx|count [2]),
	.datab(\Uregs|receiver|fifo_rx|count [3]),
	.datac(\Uregs|receiver|fifo_rx|count [1]),
	.datad(\Uregs|receiver|fifo_rx|count [4]),
	.cin(gnd),
	.combout(\Uregs|lsr0r~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|lsr0r~0 .lut_mask = 16'h0001;
defparam \Uregs|lsr0r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N2
cycloneive_lcell_comb \Uregs|lsr0~0 (
// Equation(s):
// \Uregs|lsr0~0_combout  = (\Uregs|lsr0r~0_combout  & !\Uregs|receiver|fifo_rx|count [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uregs|lsr0r~0_combout ),
	.datad(\Uregs|receiver|fifo_rx|count [0]),
	.cin(gnd),
	.combout(\Uregs|lsr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|lsr0~0 .lut_mask = 16'h00F0;
defparam \Uregs|lsr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N28
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|count[0]~0 (
// Equation(s):
// \Uregs|receiver|fifo_rx|count[0]~0_combout  = (\Uregs|rx_reset~q ) # ((\Uregs|rf_pop~q  & (!\Uregs|lsr0~0_combout  & !\Uregs|receiver|rf_push_pulse~combout )) # (!\Uregs|rf_pop~q  & ((\Uregs|receiver|rf_push_pulse~combout ))))

	.dataa(\Uregs|rf_pop~q ),
	.datab(\Uregs|lsr0~0_combout ),
	.datac(\Uregs|rx_reset~q ),
	.datad(\Uregs|receiver|rf_push_pulse~combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|count[0]~0 .lut_mask = 16'hF5F2;
defparam \Uregs|receiver|fifo_rx|count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y20_N13
dffeas \Uregs|receiver|fifo_rx|count[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|fifo_rx|Add1~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uregs|rx_reset~q ),
	.sload(gnd),
	.ena(\Uregs|receiver|fifo_rx|count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|count[0] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N24
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|bottom~0 (
// Equation(s):
// \Uregs|receiver|fifo_rx|bottom~0_combout  = ((!\Uregs|receiver|fifo_rx|count [0] & (\Uregs|lsr0r~0_combout  & !\Uregs|receiver|rf_push_pulse~combout ))) # (!\Uregs|rf_pop~q )

	.dataa(\Uregs|receiver|fifo_rx|count [0]),
	.datab(\Uregs|lsr0r~0_combout ),
	.datac(\Uregs|rf_pop~q ),
	.datad(\Uregs|receiver|rf_push_pulse~combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|bottom~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|bottom~0 .lut_mask = 16'h0F4F;
defparam \Uregs|receiver|fifo_rx|bottom~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N14
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|bottom[0]~feeder (
// Equation(s):
// \Uregs|receiver|fifo_rx|bottom[0]~feeder_combout  = \Uregs|receiver|fifo_rx|bottom~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uregs|receiver|fifo_rx|bottom~1_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|bottom[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|bottom[0]~feeder .lut_mask = 16'hFF00;
defparam \Uregs|receiver|fifo_rx|bottom[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N15
dffeas \Uregs|receiver|fifo_rx|bottom[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|fifo_rx|bottom[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|bottom [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|bottom[0] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|bottom[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N28
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|bottom~1 (
// Equation(s):
// \Uregs|receiver|fifo_rx|bottom~1_combout  = (!\Uregs|rx_reset~q  & (\Uregs|receiver|fifo_rx|bottom~0_combout  $ (!\Uregs|receiver|fifo_rx|bottom [0])))

	.dataa(\Uregs|receiver|fifo_rx|bottom~0_combout ),
	.datab(\Uregs|rx_reset~q ),
	.datac(\Uregs|receiver|fifo_rx|bottom [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|bottom~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|bottom~1 .lut_mask = 16'h2121;
defparam \Uregs|receiver|fifo_rx|bottom~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N22
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|bottom[1]~feeder (
// Equation(s):
// \Uregs|receiver|fifo_rx|bottom[1]~feeder_combout  = \Uregs|receiver|fifo_rx|bottom~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uregs|receiver|fifo_rx|bottom~2_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|bottom[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|bottom[1]~feeder .lut_mask = 16'hFF00;
defparam \Uregs|receiver|fifo_rx|bottom[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N23
dffeas \Uregs|receiver|fifo_rx|bottom[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|fifo_rx|bottom[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|bottom [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|bottom[1] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|bottom[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N24
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|bottom~2 (
// Equation(s):
// \Uregs|receiver|fifo_rx|bottom~2_combout  = (!\Uregs|rx_reset~q  & (\Uregs|receiver|fifo_rx|bottom [1] $ (((!\Uregs|receiver|fifo_rx|bottom~0_combout  & \Uregs|receiver|fifo_rx|bottom [0])))))

	.dataa(\Uregs|receiver|fifo_rx|bottom~0_combout ),
	.datab(\Uregs|receiver|fifo_rx|bottom [0]),
	.datac(\Uregs|receiver|fifo_rx|bottom [1]),
	.datad(\Uregs|rx_reset~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|bottom~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|bottom~2 .lut_mask = 16'h00B4;
defparam \Uregs|receiver|fifo_rx|bottom~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N10
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|bottom[2]~feeder (
// Equation(s):
// \Uregs|receiver|fifo_rx|bottom[2]~feeder_combout  = \Uregs|receiver|fifo_rx|bottom~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uregs|receiver|fifo_rx|bottom~3_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|bottom[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|bottom[2]~feeder .lut_mask = 16'hFF00;
defparam \Uregs|receiver|fifo_rx|bottom[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N11
dffeas \Uregs|receiver|fifo_rx|bottom[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|fifo_rx|bottom[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|bottom [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|bottom[2] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|bottom[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N0
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Add3~0 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Add3~0_combout  = \Uregs|receiver|fifo_rx|bottom [2] $ (((\Uregs|receiver|fifo_rx|bottom [0] & \Uregs|receiver|fifo_rx|bottom [1])))

	.dataa(\Uregs|receiver|fifo_rx|bottom [2]),
	.datab(\Uregs|receiver|fifo_rx|bottom [0]),
	.datac(\Uregs|receiver|fifo_rx|bottom [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Add3~0 .lut_mask = 16'h6A6A;
defparam \Uregs|receiver|fifo_rx|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N2
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|bottom~3 (
// Equation(s):
// \Uregs|receiver|fifo_rx|bottom~3_combout  = (!\Uregs|rx_reset~q  & ((\Uregs|receiver|fifo_rx|bottom~0_combout  & (\Uregs|receiver|fifo_rx|bottom [2])) # (!\Uregs|receiver|fifo_rx|bottom~0_combout  & ((\Uregs|receiver|fifo_rx|Add3~0_combout )))))

	.dataa(\Uregs|receiver|fifo_rx|bottom [2]),
	.datab(\Uregs|rx_reset~q ),
	.datac(\Uregs|receiver|fifo_rx|bottom~0_combout ),
	.datad(\Uregs|receiver|fifo_rx|Add3~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|bottom~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|bottom~3 .lut_mask = 16'h2320;
defparam \Uregs|receiver|fifo_rx|bottom~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N12
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|bottom[3]~feeder (
// Equation(s):
// \Uregs|receiver|fifo_rx|bottom[3]~feeder_combout  = \Uregs|receiver|fifo_rx|bottom~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uregs|receiver|fifo_rx|bottom~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|bottom[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|bottom[3]~feeder .lut_mask = 16'hF0F0;
defparam \Uregs|receiver|fifo_rx|bottom[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N13
dffeas \Uregs|receiver|fifo_rx|bottom[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|fifo_rx|bottom[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|bottom [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|bottom[3] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|bottom[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N6
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Add3~1 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Add3~1_combout  = \Uregs|receiver|fifo_rx|bottom [3] $ (((\Uregs|receiver|fifo_rx|bottom [0] & (\Uregs|receiver|fifo_rx|bottom [1] & \Uregs|receiver|fifo_rx|bottom [2]))))

	.dataa(\Uregs|receiver|fifo_rx|bottom [3]),
	.datab(\Uregs|receiver|fifo_rx|bottom [0]),
	.datac(\Uregs|receiver|fifo_rx|bottom [1]),
	.datad(\Uregs|receiver|fifo_rx|bottom [2]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Add3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Add3~1 .lut_mask = 16'h6AAA;
defparam \Uregs|receiver|fifo_rx|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N8
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|bottom~4 (
// Equation(s):
// \Uregs|receiver|fifo_rx|bottom~4_combout  = (!\Uregs|rx_reset~q  & ((\Uregs|receiver|fifo_rx|bottom~0_combout  & (\Uregs|receiver|fifo_rx|bottom [3])) # (!\Uregs|receiver|fifo_rx|bottom~0_combout  & ((\Uregs|receiver|fifo_rx|Add3~1_combout )))))

	.dataa(\Uregs|receiver|fifo_rx|bottom [3]),
	.datab(\Uregs|rx_reset~q ),
	.datac(\Uregs|receiver|fifo_rx|bottom~0_combout ),
	.datad(\Uregs|receiver|fifo_rx|Add3~1_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|bottom~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|bottom~4 .lut_mask = 16'h2320;
defparam \Uregs|receiver|fifo_rx|bottom~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N2
cycloneive_lcell_comb \Uregs|lcr[1]~1 (
// Equation(s):
// \Uregs|lcr[1]~1_combout  = !\U_controller|uart_wdata_o [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|uart_wdata_o [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uregs|lcr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|lcr[1]~1 .lut_mask = 16'h0F0F;
defparam \Uregs|lcr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y17_N3
dffeas \Uregs|lcr[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|lcr[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|lcr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|lcr[1] .is_wysiwyg = "true";
defparam \Uregs|lcr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N26
cycloneive_lcell_comb \Uregs|receiver|Mux1~0 (
// Equation(s):
// \Uregs|receiver|Mux1~0_combout  = (\Uregs|lcr [1] & ((\Uregs|lcr [0] & ((\Uregs|receiver|rshift [5]))) # (!\Uregs|lcr [0] & (\Uregs|serial_in~0_combout ))))

	.dataa(\Uregs|serial_in~0_combout ),
	.datab(\Uregs|lcr [1]),
	.datac(\Uregs|receiver|rshift [5]),
	.datad(\Uregs|lcr [0]),
	.cin(gnd),
	.combout(\Uregs|receiver|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Mux1~0 .lut_mask = 16'hC088;
defparam \Uregs|receiver|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N4
cycloneive_lcell_comb \Uregs|receiver|Mux6~0 (
// Equation(s):
// \Uregs|receiver|Mux6~0_combout  = (\Uregs|receiver|rstate [0] & (!\Uregs|receiver|rstate [3] & \Uregs|receiver|rstate [2]))

	.dataa(gnd),
	.datab(\Uregs|receiver|rstate [0]),
	.datac(\Uregs|receiver|rstate [3]),
	.datad(\Uregs|receiver|rstate [2]),
	.cin(gnd),
	.combout(\Uregs|receiver|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Mux6~0 .lut_mask = 16'h0C00;
defparam \Uregs|receiver|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N0
cycloneive_lcell_comb \Uregs|receiver|Add1~0 (
// Equation(s):
// \Uregs|receiver|Add1~0_combout  = \Uregs|receiver|rbit_counter [1] $ (!\Uregs|receiver|rbit_counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uregs|receiver|rbit_counter [1]),
	.datad(\Uregs|receiver|rbit_counter [0]),
	.cin(gnd),
	.combout(\Uregs|receiver|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Add1~0 .lut_mask = 16'hF00F;
defparam \Uregs|receiver|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N14
cycloneive_lcell_comb \Uregs|lcr[1]~_wirecell (
// Equation(s):
// \Uregs|lcr[1]~_wirecell_combout  = !\Uregs|lcr [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uregs|lcr [1]),
	.cin(gnd),
	.combout(\Uregs|lcr[1]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|lcr[1]~_wirecell .lut_mask = 16'h00FF;
defparam \Uregs|lcr[1]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N24
cycloneive_lcell_comb \Uregs|receiver|rparity~0 (
// Equation(s):
// \Uregs|receiver|rparity~0_combout  = (\Uregs|receiver|rstate [1] & (!\Uregs|receiver|rstate [3] & \Uregs|enable~q ))

	.dataa(\Uregs|receiver|rstate [1]),
	.datab(\Uregs|receiver|rstate [3]),
	.datac(gnd),
	.datad(\Uregs|enable~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|rparity~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rparity~0 .lut_mask = 16'h2200;
defparam \Uregs|receiver|rparity~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N4
cycloneive_lcell_comb \Uregs|receiver|rbit_counter[0]~2 (
// Equation(s):
// \Uregs|receiver|rbit_counter[0]~2_combout  = (\Uregs|receiver|rstate [2] & (\Uregs|receiver|rparity~0_combout  & ((!\Uregs|receiver|rstate [0]) # (!\Uregs|receiver|Equal3~0_combout ))))

	.dataa(\Uregs|receiver|rstate [2]),
	.datab(\Uregs|receiver|Equal3~0_combout ),
	.datac(\Uregs|receiver|rstate [0]),
	.datad(\Uregs|receiver|rparity~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|rbit_counter[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rbit_counter[0]~2 .lut_mask = 16'h2A00;
defparam \Uregs|receiver|rbit_counter[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N1
dffeas \Uregs|receiver|rbit_counter[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|Add1~0_combout ),
	.asdata(\Uregs|lcr[1]~_wirecell_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Uregs|receiver|rstate [0]),
	.ena(\Uregs|receiver|rbit_counter[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rbit_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rbit_counter[1] .is_wysiwyg = "true";
defparam \Uregs|receiver|rbit_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N12
cycloneive_lcell_comb \Uregs|receiver|rbit_counter[2]~0 (
// Equation(s):
// \Uregs|receiver|rbit_counter[2]~0_combout  = ((\Uregs|receiver|rbit_counter [1]) # ((\Uregs|receiver|rbit_counter [0]) # (!\Uregs|receiver|rstate [2]))) # (!\Uregs|receiver|rparity~0_combout )

	.dataa(\Uregs|receiver|rparity~0_combout ),
	.datab(\Uregs|receiver|rbit_counter [1]),
	.datac(\Uregs|receiver|rbit_counter [0]),
	.datad(\Uregs|receiver|rstate [2]),
	.cin(gnd),
	.combout(\Uregs|receiver|rbit_counter[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rbit_counter[2]~0 .lut_mask = 16'hFDFF;
defparam \Uregs|receiver|rbit_counter[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N10
cycloneive_lcell_comb \Uregs|receiver|rbit_counter[2]~1 (
// Equation(s):
// \Uregs|receiver|rbit_counter[2]~1_combout  = (\Uregs|receiver|rstate [2] & ((\Uregs|receiver|rshift[6]~0_combout ) # ((\Uregs|receiver|rbit_counter [2] & \Uregs|receiver|rbit_counter[2]~0_combout )))) # (!\Uregs|receiver|rstate [2] & 
// (((\Uregs|receiver|rbit_counter [2] & \Uregs|receiver|rbit_counter[2]~0_combout ))))

	.dataa(\Uregs|receiver|rstate [2]),
	.datab(\Uregs|receiver|rshift[6]~0_combout ),
	.datac(\Uregs|receiver|rbit_counter [2]),
	.datad(\Uregs|receiver|rbit_counter[2]~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|rbit_counter[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rbit_counter[2]~1 .lut_mask = 16'hF888;
defparam \Uregs|receiver|rbit_counter[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N11
dffeas \Uregs|receiver|rbit_counter[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|rbit_counter[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rbit_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rbit_counter[2] .is_wysiwyg = "true";
defparam \Uregs|receiver|rbit_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N20
cycloneive_lcell_comb \Uregs|receiver|Equal3~0 (
// Equation(s):
// \Uregs|receiver|Equal3~0_combout  = (!\Uregs|receiver|rbit_counter [1] & (!\Uregs|receiver|rbit_counter [0] & !\Uregs|receiver|rbit_counter [2]))

	.dataa(\Uregs|receiver|rbit_counter [1]),
	.datab(gnd),
	.datac(\Uregs|receiver|rbit_counter [0]),
	.datad(\Uregs|receiver|rbit_counter [2]),
	.cin(gnd),
	.combout(\Uregs|receiver|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Equal3~0 .lut_mask = 16'h0005;
defparam \Uregs|receiver|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N26
cycloneive_lcell_comb \Uregs|receiver|Mux6~1 (
// Equation(s):
// \Uregs|receiver|Mux6~1_combout  = (\Uregs|receiver|Mux6~0_combout  & (((\Uregs|receiver|Equal3~0_combout  & \Uregs|lcr [3])) # (!\Uregs|receiver|rstate [1])))

	.dataa(\Uregs|receiver|rstate [1]),
	.datab(\Uregs|receiver|Mux6~0_combout ),
	.datac(\Uregs|receiver|Equal3~0_combout ),
	.datad(\Uregs|lcr [3]),
	.cin(gnd),
	.combout(\Uregs|receiver|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Mux6~1 .lut_mask = 16'hC444;
defparam \Uregs|receiver|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N0
cycloneive_lcell_comb \Uregs|receiver|rcounter16[2]~1 (
// Equation(s):
// \Uregs|receiver|rcounter16[2]~1_combout  = (!\Uregs|receiver|rstate [3] & ((\Uregs|receiver|rstate [1] & ((!\Uregs|receiver|rstate [2]) # (!\Uregs|receiver|rstate [0]))) # (!\Uregs|receiver|rstate [1] & ((\Uregs|receiver|rstate [0]) # 
// (\Uregs|receiver|rstate [2])))))

	.dataa(\Uregs|receiver|rstate [1]),
	.datab(\Uregs|receiver|rstate [0]),
	.datac(\Uregs|receiver|rstate [2]),
	.datad(\Uregs|receiver|rstate [3]),
	.cin(gnd),
	.combout(\Uregs|receiver|rcounter16[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rcounter16[2]~1 .lut_mask = 16'h007E;
defparam \Uregs|receiver|rcounter16[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N28
cycloneive_lcell_comb \Uregs|receiver|Mux10~0 (
// Equation(s):
// \Uregs|receiver|Mux10~0_combout  = (!\Uregs|receiver|rcounter16 [0] & ((\Uregs|receiver|rcounter16[2]~0_combout ) # (\Uregs|receiver|rcounter16[2]~1_combout )))

	.dataa(\Uregs|receiver|rcounter16[2]~0_combout ),
	.datab(gnd),
	.datac(\Uregs|receiver|rcounter16 [0]),
	.datad(\Uregs|receiver|rcounter16[2]~1_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Mux10~0 .lut_mask = 16'h0F0A;
defparam \Uregs|receiver|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N22
cycloneive_lcell_comb \Uregs|receiver|Mux6~3 (
// Equation(s):
// \Uregs|receiver|Mux6~3_combout  = (!\Uregs|receiver|rstate [0] & (!\Uregs|serial_in~0_combout  & ((!\Uregs|receiver|Equal0~0_combout ) # (!\Uregs|receiver|Equal0~1_combout ))))

	.dataa(\Uregs|receiver|Equal0~1_combout ),
	.datab(\Uregs|receiver|rstate [0]),
	.datac(\Uregs|serial_in~0_combout ),
	.datad(\Uregs|receiver|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Mux6~3 .lut_mask = 16'h0103;
defparam \Uregs|receiver|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N18
cycloneive_lcell_comb \Uregs|receiver|Add0~0 (
// Equation(s):
// \Uregs|receiver|Add0~0_combout  = \Uregs|receiver|rcounter16 [3] $ (((\Uregs|receiver|rcounter16 [2]) # ((\Uregs|receiver|rcounter16 [1]) # (\Uregs|receiver|rcounter16 [0]))))

	.dataa(\Uregs|receiver|rcounter16 [2]),
	.datab(\Uregs|receiver|rcounter16 [3]),
	.datac(\Uregs|receiver|rcounter16 [1]),
	.datad(\Uregs|receiver|rcounter16 [0]),
	.cin(gnd),
	.combout(\Uregs|receiver|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Add0~0 .lut_mask = 16'h3336;
defparam \Uregs|receiver|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N14
cycloneive_lcell_comb \Uregs|receiver|Mux7~0 (
// Equation(s):
// \Uregs|receiver|Mux7~0_combout  = ((!\Uregs|receiver|rcounter16[2]~1_combout  & !\Uregs|receiver|rcounter16[2]~0_combout )) # (!\Uregs|receiver|Add0~0_combout )

	.dataa(gnd),
	.datab(\Uregs|receiver|rcounter16[2]~1_combout ),
	.datac(\Uregs|receiver|rcounter16[2]~0_combout ),
	.datad(\Uregs|receiver|Add0~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Mux7~0 .lut_mask = 16'h03FF;
defparam \Uregs|receiver|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y16_N15
dffeas \Uregs|receiver|rcounter16[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|receiver|rcounter16[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rcounter16 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rcounter16[3] .is_wysiwyg = "true";
defparam \Uregs|receiver|rcounter16[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N4
cycloneive_lcell_comb \Uregs|receiver|Equal1~0 (
// Equation(s):
// \Uregs|receiver|Equal1~0_combout  = (\Uregs|receiver|rcounter16 [2] & (!\Uregs|receiver|rcounter16 [3] & (\Uregs|receiver|rcounter16 [1] & \Uregs|receiver|rcounter16 [0])))

	.dataa(\Uregs|receiver|rcounter16 [2]),
	.datab(\Uregs|receiver|rcounter16 [3]),
	.datac(\Uregs|receiver|rcounter16 [1]),
	.datad(\Uregs|receiver|rcounter16 [0]),
	.cin(gnd),
	.combout(\Uregs|receiver|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Equal1~0 .lut_mask = 16'h2000;
defparam \Uregs|receiver|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N28
cycloneive_lcell_comb \Uregs|receiver|rframing_error~0 (
// Equation(s):
// \Uregs|receiver|rframing_error~0_combout  = (!\Uregs|receiver|rstate [1] & (!\Uregs|receiver|rstate [3] & (\Uregs|receiver|rstate [2] & \Uregs|enable~q )))

	.dataa(\Uregs|receiver|rstate [1]),
	.datab(\Uregs|receiver|rstate [3]),
	.datac(\Uregs|receiver|rstate [2]),
	.datad(\Uregs|enable~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|rframing_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rframing_error~0 .lut_mask = 16'h1000;
defparam \Uregs|receiver|rframing_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N2
cycloneive_lcell_comb \Uregs|receiver|rframing_error~1 (
// Equation(s):
// \Uregs|receiver|rframing_error~1_combout  = (!\Uregs|receiver|rstate [0] & (\Uregs|receiver|Equal1~0_combout  & \Uregs|receiver|rframing_error~0_combout ))

	.dataa(gnd),
	.datab(\Uregs|receiver|rstate [0]),
	.datac(\Uregs|receiver|Equal1~0_combout ),
	.datad(\Uregs|receiver|rframing_error~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|rframing_error~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rframing_error~1 .lut_mask = 16'h3000;
defparam \Uregs|receiver|rframing_error~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N30
cycloneive_lcell_comb \Uregs|receiver|rframing_error~2 (
// Equation(s):
// \Uregs|receiver|rframing_error~2_combout  = (\Uregs|receiver|rframing_error~1_combout  & (!\Uregs|serial_in~0_combout )) # (!\Uregs|receiver|rframing_error~1_combout  & ((\Uregs|receiver|rframing_error~q )))

	.dataa(\Uregs|serial_in~0_combout ),
	.datab(gnd),
	.datac(\Uregs|receiver|rframing_error~q ),
	.datad(\Uregs|receiver|rframing_error~1_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|rframing_error~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rframing_error~2 .lut_mask = 16'h55F0;
defparam \Uregs|receiver|rframing_error~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y16_N31
dffeas \Uregs|receiver|rframing_error (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|rframing_error~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rframing_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rframing_error .is_wysiwyg = "true";
defparam \Uregs|receiver|rframing_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N6
cycloneive_lcell_comb \Uregs|receiver|rcounter16[3]~2 (
// Equation(s):
// \Uregs|receiver|rcounter16[3]~2_combout  = (!\Uregs|receiver|rstate [2] & (((\Uregs|receiver|Mux6~3_combout  & !\Uregs|receiver|rframing_error~q )) # (!\Uregs|receiver|rstate [1])))

	.dataa(\Uregs|receiver|rstate [1]),
	.datab(\Uregs|receiver|rstate [2]),
	.datac(\Uregs|receiver|Mux6~3_combout ),
	.datad(\Uregs|receiver|rframing_error~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|rcounter16[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rcounter16[3]~2 .lut_mask = 16'h1131;
defparam \Uregs|receiver|rcounter16[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N24
cycloneive_lcell_comb \Uregs|receiver|rcounter16[3]~3 (
// Equation(s):
// \Uregs|receiver|rcounter16[3]~3_combout  = (\Uregs|enable~q  & ((\Uregs|receiver|rcounter16[3]~2_combout ) # (!\Uregs|receiver|rstate [3])))

	.dataa(\Uregs|receiver|rcounter16[3]~2_combout ),
	.datab(gnd),
	.datac(\Uregs|receiver|rstate [3]),
	.datad(\Uregs|enable~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|rcounter16[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rcounter16[3]~3 .lut_mask = 16'hAF00;
defparam \Uregs|receiver|rcounter16[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y16_N29
dffeas \Uregs|receiver|rcounter16[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|receiver|rcounter16[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rcounter16 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rcounter16[0] .is_wysiwyg = "true";
defparam \Uregs|receiver|rcounter16[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N30
cycloneive_lcell_comb \Uregs|receiver|Mux9~0 (
// Equation(s):
// \Uregs|receiver|Mux9~0_combout  = (\Uregs|receiver|rcounter16[2]~0_combout  & ((\Uregs|receiver|rcounter16 [1] $ (!\Uregs|receiver|rcounter16 [0])))) # (!\Uregs|receiver|rcounter16[2]~0_combout  & ((\Uregs|receiver|rcounter16 [1] $ 
// (!\Uregs|receiver|rcounter16 [0])) # (!\Uregs|receiver|rcounter16[2]~1_combout )))

	.dataa(\Uregs|receiver|rcounter16[2]~0_combout ),
	.datab(\Uregs|receiver|rcounter16[2]~1_combout ),
	.datac(\Uregs|receiver|rcounter16 [1]),
	.datad(\Uregs|receiver|rcounter16 [0]),
	.cin(gnd),
	.combout(\Uregs|receiver|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Mux9~0 .lut_mask = 16'hF11F;
defparam \Uregs|receiver|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y16_N31
dffeas \Uregs|receiver|rcounter16[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|receiver|rcounter16[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rcounter16 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rcounter16[1] .is_wysiwyg = "true";
defparam \Uregs|receiver|rcounter16[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N26
cycloneive_lcell_comb \Uregs|receiver|Add0~1 (
// Equation(s):
// \Uregs|receiver|Add0~1_combout  = \Uregs|receiver|rcounter16 [2] $ (((\Uregs|receiver|rcounter16 [1]) # (\Uregs|receiver|rcounter16 [0])))

	.dataa(\Uregs|receiver|rcounter16 [2]),
	.datab(gnd),
	.datac(\Uregs|receiver|rcounter16 [1]),
	.datad(\Uregs|receiver|rcounter16 [0]),
	.cin(gnd),
	.combout(\Uregs|receiver|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Add0~1 .lut_mask = 16'h555A;
defparam \Uregs|receiver|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N12
cycloneive_lcell_comb \Uregs|receiver|Mux8~0 (
// Equation(s):
// \Uregs|receiver|Mux8~0_combout  = ((!\Uregs|receiver|rcounter16[2]~0_combout  & !\Uregs|receiver|rcounter16[2]~1_combout )) # (!\Uregs|receiver|Add0~1_combout )

	.dataa(\Uregs|receiver|Add0~1_combout ),
	.datab(gnd),
	.datac(\Uregs|receiver|rcounter16[2]~0_combout ),
	.datad(\Uregs|receiver|rcounter16[2]~1_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Mux8~0 .lut_mask = 16'h555F;
defparam \Uregs|receiver|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y16_N13
dffeas \Uregs|receiver|rcounter16[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|receiver|rcounter16[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rcounter16 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rcounter16[2] .is_wysiwyg = "true";
defparam \Uregs|receiver|rcounter16[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N2
cycloneive_lcell_comb \Uregs|receiver|Equal2~0 (
// Equation(s):
// \Uregs|receiver|Equal2~0_combout  = (\Uregs|receiver|rcounter16 [2]) # ((\Uregs|receiver|rcounter16 [3]) # ((\Uregs|receiver|rcounter16 [1]) # (\Uregs|receiver|rcounter16 [0])))

	.dataa(\Uregs|receiver|rcounter16 [2]),
	.datab(\Uregs|receiver|rcounter16 [3]),
	.datac(\Uregs|receiver|rcounter16 [1]),
	.datad(\Uregs|receiver|rcounter16 [0]),
	.cin(gnd),
	.combout(\Uregs|receiver|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Equal2~0 .lut_mask = 16'hFFFE;
defparam \Uregs|receiver|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N22
cycloneive_lcell_comb \Uregs|receiver|rcounter16[2]~0 (
// Equation(s):
// \Uregs|receiver|rcounter16[2]~0_combout  = (!\Uregs|receiver|rstate [1] & (\Uregs|receiver|rstate [3] & ((\Uregs|receiver|Equal2~0_combout ) # (!\Uregs|receiver|rstate [0]))))

	.dataa(\Uregs|receiver|rstate [1]),
	.datab(\Uregs|receiver|rstate [0]),
	.datac(\Uregs|receiver|Equal2~0_combout ),
	.datad(\Uregs|receiver|rstate [3]),
	.cin(gnd),
	.combout(\Uregs|receiver|rcounter16[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rcounter16[2]~0 .lut_mask = 16'h5100;
defparam \Uregs|receiver|rcounter16[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N8
cycloneive_lcell_comb \Uregs|receiver|Mux6~4 (
// Equation(s):
// \Uregs|receiver|Mux6~4_combout  = (\Uregs|receiver|rstate [0] & (((!\Uregs|receiver|Equal1~0_combout )))) # (!\Uregs|receiver|rstate [0] & (!\Uregs|receiver|Equal2~0_combout  & (\Uregs|receiver|rstate [1])))

	.dataa(\Uregs|receiver|Equal2~0_combout ),
	.datab(\Uregs|receiver|rstate [0]),
	.datac(\Uregs|receiver|rstate [1]),
	.datad(\Uregs|receiver|Equal1~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Mux6~4 .lut_mask = 16'h10DC;
defparam \Uregs|receiver|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N8
cycloneive_lcell_comb \Uregs|receiver|Mux6~2 (
// Equation(s):
// \Uregs|receiver|Mux6~2_combout  = ((\Uregs|receiver|rstate [3] & !\Uregs|receiver|rframing_error~q )) # (!\Uregs|receiver|rstate [1])

	.dataa(\Uregs|receiver|rstate [1]),
	.datab(\Uregs|receiver|rstate [3]),
	.datac(\Uregs|receiver|rframing_error~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uregs|receiver|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Mux6~2 .lut_mask = 16'h5D5D;
defparam \Uregs|receiver|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N10
cycloneive_lcell_comb \Uregs|receiver|Mux6~5 (
// Equation(s):
// \Uregs|receiver|Mux6~5_combout  = (\Uregs|receiver|rstate [3] & (((\Uregs|receiver|Mux6~2_combout  & \Uregs|receiver|Mux6~3_combout )))) # (!\Uregs|receiver|rstate [3] & ((\Uregs|receiver|Mux6~4_combout ) # ((\Uregs|receiver|Mux6~2_combout  & 
// \Uregs|receiver|Mux6~3_combout ))))

	.dataa(\Uregs|receiver|rstate [3]),
	.datab(\Uregs|receiver|Mux6~4_combout ),
	.datac(\Uregs|receiver|Mux6~2_combout ),
	.datad(\Uregs|receiver|Mux6~3_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Mux6~5 .lut_mask = 16'hF444;
defparam \Uregs|receiver|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N20
cycloneive_lcell_comb \Uregs|receiver|Mux6~6 (
// Equation(s):
// \Uregs|receiver|Mux6~6_combout  = (\Uregs|receiver|Mux6~1_combout ) # ((!\Uregs|receiver|rstate [2] & ((\Uregs|receiver|rcounter16[2]~0_combout ) # (\Uregs|receiver|Mux6~5_combout ))))

	.dataa(\Uregs|receiver|rstate [2]),
	.datab(\Uregs|receiver|Mux6~1_combout ),
	.datac(\Uregs|receiver|rcounter16[2]~0_combout ),
	.datad(\Uregs|receiver|Mux6~5_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Mux6~6 .lut_mask = 16'hDDDC;
defparam \Uregs|receiver|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y16_N21
dffeas \Uregs|receiver|rstate[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|Mux6~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rstate [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rstate[0] .is_wysiwyg = "true";
defparam \Uregs|receiver|rstate[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N22
cycloneive_lcell_comb \Uregs|receiver|Mux3~2 (
// Equation(s):
// \Uregs|receiver|Mux3~2_combout  = (\Uregs|receiver|rstate [1] & (!\Uregs|receiver|rstate [2] & (\Uregs|receiver|rstate [0] & \Uregs|receiver|Equal1~0_combout ))) # (!\Uregs|receiver|rstate [1] & (\Uregs|receiver|rstate [2] & ((\Uregs|receiver|rstate [0]) 
// # (\Uregs|receiver|Equal1~0_combout ))))

	.dataa(\Uregs|receiver|rstate [1]),
	.datab(\Uregs|receiver|rstate [2]),
	.datac(\Uregs|receiver|rstate [0]),
	.datad(\Uregs|receiver|Equal1~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Mux3~2 .lut_mask = 16'h6440;
defparam \Uregs|receiver|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N30
cycloneive_lcell_comb \Uregs|receiver|Mux3~0 (
// Equation(s):
// \Uregs|receiver|Mux3~0_combout  = (\Uregs|receiver|rstate [3] & (!\Uregs|receiver|rstate [2] & (\Uregs|receiver|rstate [0] $ (\Uregs|receiver|rstate [1]))))

	.dataa(\Uregs|receiver|rstate [3]),
	.datab(\Uregs|receiver|rstate [2]),
	.datac(\Uregs|receiver|rstate [0]),
	.datad(\Uregs|receiver|rstate [1]),
	.cin(gnd),
	.combout(\Uregs|receiver|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Mux3~0 .lut_mask = 16'h0220;
defparam \Uregs|receiver|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N28
cycloneive_lcell_comb \Uregs|receiver|Mux3~1 (
// Equation(s):
// \Uregs|receiver|Mux3~1_combout  = (\Uregs|receiver|Mux3~0_combout  & ((\Uregs|receiver|rstate [1] & ((\Uregs|receiver|rf_push~1_combout ))) # (!\Uregs|receiver|rstate [1] & (\Uregs|receiver|Equal2~0_combout ))))

	.dataa(\Uregs|receiver|rstate [1]),
	.datab(\Uregs|receiver|Equal2~0_combout ),
	.datac(\Uregs|receiver|Mux3~0_combout ),
	.datad(\Uregs|receiver|rf_push~1_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Mux3~1 .lut_mask = 16'hE040;
defparam \Uregs|receiver|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N24
cycloneive_lcell_comb \Uregs|receiver|Mux3~3 (
// Equation(s):
// \Uregs|receiver|Mux3~3_combout  = (\Uregs|receiver|Mux3~1_combout ) # ((\Uregs|receiver|Mux3~2_combout  & !\Uregs|receiver|rstate [3]))

	.dataa(\Uregs|receiver|Mux3~2_combout ),
	.datab(gnd),
	.datac(\Uregs|receiver|rstate [3]),
	.datad(\Uregs|receiver|Mux3~1_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Mux3~3 .lut_mask = 16'hFF0A;
defparam \Uregs|receiver|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y18_N25
dffeas \Uregs|receiver|rstate[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|Mux3~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rstate [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rstate[3] .is_wysiwyg = "true";
defparam \Uregs|receiver|rstate[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N20
cycloneive_lcell_comb \Uregs|receiver|rf_data_in[3]~1 (
// Equation(s):
// \Uregs|receiver|rf_data_in[3]~1_combout  = (!\Uregs|receiver|rstate [2] & !\Uregs|receiver|rstate [0])

	.dataa(gnd),
	.datab(\Uregs|receiver|rstate [2]),
	.datac(\Uregs|receiver|rstate [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uregs|receiver|rf_data_in[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rf_data_in[3]~1 .lut_mask = 16'h0303;
defparam \Uregs|receiver|rf_data_in[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N16
cycloneive_lcell_comb \Uregs|receiver|Mux5~0 (
// Equation(s):
// \Uregs|receiver|Mux5~0_combout  = ((\Uregs|receiver|rstate [2] & (!\Uregs|receiver|Mux4~0_combout )) # (!\Uregs|receiver|rstate [2] & ((!\Uregs|receiver|Equal1~0_combout )))) # (!\Uregs|receiver|rstate [0])

	.dataa(\Uregs|receiver|Mux4~0_combout ),
	.datab(\Uregs|receiver|rstate [2]),
	.datac(\Uregs|receiver|rstate [0]),
	.datad(\Uregs|receiver|Equal1~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Mux5~0 .lut_mask = 16'h4F7F;
defparam \Uregs|receiver|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N2
cycloneive_lcell_comb \Uregs|receiver|Mux5~1 (
// Equation(s):
// \Uregs|receiver|Mux5~1_combout  = (\Uregs|receiver|rf_data_in[3]~1_combout  & ((\Uregs|receiver|rf_push~1_combout ) # ((\Uregs|receiver|Mux5~0_combout  & !\Uregs|receiver|rstate [3])))) # (!\Uregs|receiver|rf_data_in[3]~1_combout  & 
// (\Uregs|receiver|Mux5~0_combout  & (!\Uregs|receiver|rstate [3])))

	.dataa(\Uregs|receiver|rf_data_in[3]~1_combout ),
	.datab(\Uregs|receiver|Mux5~0_combout ),
	.datac(\Uregs|receiver|rstate [3]),
	.datad(\Uregs|receiver|rf_push~1_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Mux5~1 .lut_mask = 16'hAE0C;
defparam \Uregs|receiver|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N10
cycloneive_lcell_comb \Uregs|receiver|Mux5~2 (
// Equation(s):
// \Uregs|receiver|Mux5~2_combout  = (\Uregs|receiver|Equal1~0_combout  & ((\Uregs|receiver|rstate [0] & (!\Uregs|serial_in~0_combout  & !\Uregs|receiver|rstate [2])) # (!\Uregs|receiver|rstate [0] & ((\Uregs|receiver|rstate [2])))))

	.dataa(\Uregs|receiver|rstate [0]),
	.datab(\Uregs|serial_in~0_combout ),
	.datac(\Uregs|receiver|rstate [2]),
	.datad(\Uregs|receiver|Equal1~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Mux5~2 .lut_mask = 16'h5200;
defparam \Uregs|receiver|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N6
cycloneive_lcell_comb \Uregs|receiver|Mux5~3 (
// Equation(s):
// \Uregs|receiver|Mux5~3_combout  = (\Uregs|receiver|rstate [1] & (((\Uregs|receiver|Mux5~1_combout )))) # (!\Uregs|receiver|rstate [1] & (!\Uregs|receiver|rstate [3] & ((\Uregs|receiver|Mux5~2_combout ))))

	.dataa(\Uregs|receiver|rstate [3]),
	.datab(\Uregs|receiver|Mux5~1_combout ),
	.datac(\Uregs|receiver|rstate [1]),
	.datad(\Uregs|receiver|Mux5~2_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Mux5~3 .lut_mask = 16'hC5C0;
defparam \Uregs|receiver|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y18_N7
dffeas \Uregs|receiver|rstate[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|Mux5~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rstate [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rstate[1] .is_wysiwyg = "true";
defparam \Uregs|receiver|rstate[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N8
cycloneive_lcell_comb \Uregs|receiver|rshift[6]~0 (
// Equation(s):
// \Uregs|receiver|rshift[6]~0_combout  = (\Uregs|receiver|rstate [1] & (!\Uregs|receiver|rstate [0] & (!\Uregs|receiver|rstate [3] & \Uregs|enable~q )))

	.dataa(\Uregs|receiver|rstate [1]),
	.datab(\Uregs|receiver|rstate [0]),
	.datac(\Uregs|receiver|rstate [3]),
	.datad(\Uregs|enable~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|rshift[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rshift[6]~0 .lut_mask = 16'h0200;
defparam \Uregs|receiver|rshift[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N10
cycloneive_lcell_comb \Uregs|receiver|rshift[6]~4 (
// Equation(s):
// \Uregs|receiver|rshift[6]~4_combout  = (\Uregs|receiver|rstate [2] & (\Uregs|receiver|Equal2~0_combout )) # (!\Uregs|receiver|rstate [2] & (((\Uregs|receiver|Equal1~0_combout  & !\Uregs|lcr [1]))))

	.dataa(\Uregs|receiver|Equal2~0_combout ),
	.datab(\Uregs|receiver|Equal1~0_combout ),
	.datac(\Uregs|receiver|rstate [2]),
	.datad(\Uregs|lcr [1]),
	.cin(gnd),
	.combout(\Uregs|receiver|rshift[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rshift[6]~4 .lut_mask = 16'hA0AC;
defparam \Uregs|receiver|rshift[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N0
cycloneive_lcell_comb \Uregs|receiver|rshift[6]~3 (
// Equation(s):
// \Uregs|receiver|rshift[6]~3_combout  = (\Uregs|lcr [0] & (\Uregs|serial_in~0_combout )) # (!\Uregs|lcr [0] & ((\Uregs|receiver|rshift [7])))

	.dataa(\Uregs|serial_in~0_combout ),
	.datab(gnd),
	.datac(\Uregs|receiver|rshift [7]),
	.datad(\Uregs|lcr [0]),
	.cin(gnd),
	.combout(\Uregs|receiver|rshift[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rshift[6]~3 .lut_mask = 16'hAAF0;
defparam \Uregs|receiver|rshift[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N12
cycloneive_lcell_comb \Uregs|receiver|rshift[6]~5 (
// Equation(s):
// \Uregs|receiver|rshift[6]~5_combout  = (\Uregs|receiver|rshift[6]~4_combout  & (!\Uregs|receiver|rstate [2] & (\Uregs|receiver|rshift[6]~3_combout  $ (\Uregs|receiver|rshift [6])))) # (!\Uregs|receiver|rshift[6]~4_combout  & (((\Uregs|receiver|rstate [2] 
// & \Uregs|receiver|rshift [6]))))

	.dataa(\Uregs|receiver|rshift[6]~4_combout ),
	.datab(\Uregs|receiver|rshift[6]~3_combout ),
	.datac(\Uregs|receiver|rstate [2]),
	.datad(\Uregs|receiver|rshift [6]),
	.cin(gnd),
	.combout(\Uregs|receiver|rshift[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rshift[6]~5 .lut_mask = 16'h5208;
defparam \Uregs|receiver|rshift[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N30
cycloneive_lcell_comb \Uregs|receiver|rshift[6]~6 (
// Equation(s):
// \Uregs|receiver|rshift[6]~6_combout  = \Uregs|receiver|rshift [6] $ (((\Uregs|receiver|rshift[6]~0_combout  & \Uregs|receiver|rshift[6]~5_combout )))

	.dataa(gnd),
	.datab(\Uregs|receiver|rshift[6]~0_combout ),
	.datac(\Uregs|receiver|rshift [6]),
	.datad(\Uregs|receiver|rshift[6]~5_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|rshift[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rshift[6]~6 .lut_mask = 16'h3CF0;
defparam \Uregs|receiver|rshift[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y18_N31
dffeas \Uregs|receiver|rshift[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|rshift[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rshift [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rshift[6] .is_wysiwyg = "true";
defparam \Uregs|receiver|rshift[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N4
cycloneive_lcell_comb \Uregs|receiver|Mux1~1 (
// Equation(s):
// \Uregs|receiver|Mux1~1_combout  = (\Uregs|receiver|Mux1~0_combout ) # ((!\Uregs|lcr [1] & \Uregs|receiver|rshift [6]))

	.dataa(\Uregs|receiver|Mux1~0_combout ),
	.datab(\Uregs|lcr [1]),
	.datac(gnd),
	.datad(\Uregs|receiver|rshift [6]),
	.cin(gnd),
	.combout(\Uregs|receiver|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Mux1~1 .lut_mask = 16'hBBAA;
defparam \Uregs|receiver|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N22
cycloneive_lcell_comb \Uregs|receiver|rshift[0]~1 (
// Equation(s):
// \Uregs|receiver|rshift[0]~1_combout  = (\Uregs|receiver|rshift[6]~0_combout  & ((\Uregs|receiver|rstate [2] & ((!\Uregs|receiver|Equal2~0_combout ))) # (!\Uregs|receiver|rstate [2] & (\Uregs|receiver|Equal1~0_combout ))))

	.dataa(\Uregs|receiver|rstate [2]),
	.datab(\Uregs|receiver|Equal1~0_combout ),
	.datac(\Uregs|receiver|rshift[6]~0_combout ),
	.datad(\Uregs|receiver|Equal2~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|rshift[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rshift[0]~1 .lut_mask = 16'h40E0;
defparam \Uregs|receiver|rshift[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y18_N5
dffeas \Uregs|receiver|rshift[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uregs|receiver|rstate [2]),
	.sload(gnd),
	.ena(\Uregs|receiver|rshift[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rshift [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rshift[5] .is_wysiwyg = "true";
defparam \Uregs|receiver|rshift[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N6
cycloneive_lcell_comb \Uregs|receiver|rshift~2 (
// Equation(s):
// \Uregs|receiver|rshift~2_combout  = (\Uregs|lcr [1] & ((\Uregs|lcr [0] & (\Uregs|serial_in~0_combout )) # (!\Uregs|lcr [0] & ((\Uregs|receiver|rshift [5]))))) # (!\Uregs|lcr [1] & (((\Uregs|receiver|rshift [5]))))

	.dataa(\Uregs|serial_in~0_combout ),
	.datab(\Uregs|lcr [1]),
	.datac(\Uregs|receiver|rshift [5]),
	.datad(\Uregs|lcr [0]),
	.cin(gnd),
	.combout(\Uregs|receiver|rshift~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rshift~2 .lut_mask = 16'hB8F0;
defparam \Uregs|receiver|rshift~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y18_N7
dffeas \Uregs|receiver|rshift[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|rshift~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uregs|receiver|rstate [2]),
	.sload(gnd),
	.ena(\Uregs|receiver|rshift[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rshift [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rshift[4] .is_wysiwyg = "true";
defparam \Uregs|receiver|rshift[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N28
cycloneive_lcell_comb \Uregs|receiver|Selector20~0 (
// Equation(s):
// \Uregs|receiver|Selector20~0_combout  = (!\Uregs|receiver|rstate [2] & \Uregs|receiver|rshift [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uregs|receiver|rstate [2]),
	.datad(\Uregs|receiver|rshift [4]),
	.cin(gnd),
	.combout(\Uregs|receiver|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Selector20~0 .lut_mask = 16'h0F00;
defparam \Uregs|receiver|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N29
dffeas \Uregs|receiver|rshift[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|receiver|rshift[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rshift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rshift[3] .is_wysiwyg = "true";
defparam \Uregs|receiver|rshift[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N26
cycloneive_lcell_comb \Uregs|receiver|Selector21~0 (
// Equation(s):
// \Uregs|receiver|Selector21~0_combout  = (!\Uregs|receiver|rstate [2] & \Uregs|receiver|rshift [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uregs|receiver|rstate [2]),
	.datad(\Uregs|receiver|rshift [3]),
	.cin(gnd),
	.combout(\Uregs|receiver|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Selector21~0 .lut_mask = 16'h0F00;
defparam \Uregs|receiver|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N27
dffeas \Uregs|receiver|rshift[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|receiver|rshift[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rshift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rshift[2] .is_wysiwyg = "true";
defparam \Uregs|receiver|rshift[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N0
cycloneive_lcell_comb \Uregs|receiver|Selector22~0 (
// Equation(s):
// \Uregs|receiver|Selector22~0_combout  = (!\Uregs|receiver|rstate [2] & \Uregs|receiver|rshift [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uregs|receiver|rstate [2]),
	.datad(\Uregs|receiver|rshift [2]),
	.cin(gnd),
	.combout(\Uregs|receiver|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Selector22~0 .lut_mask = 16'h0F00;
defparam \Uregs|receiver|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N1
dffeas \Uregs|receiver|rshift[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|receiver|rshift[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rshift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rshift[1] .is_wysiwyg = "true";
defparam \Uregs|receiver|rshift[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N6
cycloneive_lcell_comb \Uregs|receiver|rf_data_in[4]~0 (
// Equation(s):
// \Uregs|receiver|rf_data_in[4]~0_combout  = (\Uregs|receiver|Equal0~1_combout  & ((\Uregs|receiver|Equal0~0_combout ) # ((\Uregs|receiver|rframing_error~q  & !\Uregs|serial_in~0_combout )))) # (!\Uregs|receiver|Equal0~1_combout  & 
// (\Uregs|receiver|rframing_error~q  & (!\Uregs|serial_in~0_combout )))

	.dataa(\Uregs|receiver|Equal0~1_combout ),
	.datab(\Uregs|receiver|rframing_error~q ),
	.datac(\Uregs|serial_in~0_combout ),
	.datad(\Uregs|receiver|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|rf_data_in[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rf_data_in[4]~0 .lut_mask = 16'hAE0C;
defparam \Uregs|receiver|rf_data_in[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N2
cycloneive_lcell_comb \Uregs|receiver|Selector6~0 (
// Equation(s):
// \Uregs|receiver|Selector6~0_combout  = (\Uregs|receiver|rshift [1] & (\Uregs|receiver|rstate [3] & !\Uregs|receiver|rf_data_in[4]~0_combout ))

	.dataa(\Uregs|receiver|rshift [1]),
	.datab(gnd),
	.datac(\Uregs|receiver|rstate [3]),
	.datad(\Uregs|receiver|rf_data_in[4]~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Selector6~0 .lut_mask = 16'h00A0;
defparam \Uregs|receiver|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N18
cycloneive_lcell_comb \Uregs|receiver|rf_data_in[3]~2 (
// Equation(s):
// \Uregs|receiver|rf_data_in[3]~2_combout  = (\Uregs|receiver|rf_data_in[3]~1_combout  & (\Uregs|enable~q  & ((\Uregs|receiver|rstate [3]) # (!\Uregs|receiver|rstate [1]))))

	.dataa(\Uregs|receiver|rf_data_in[3]~1_combout ),
	.datab(\Uregs|receiver|rstate [1]),
	.datac(\Uregs|receiver|rstate [3]),
	.datad(\Uregs|enable~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|rf_data_in[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rf_data_in[3]~2 .lut_mask = 16'hA200;
defparam \Uregs|receiver|rf_data_in[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N20
cycloneive_lcell_comb \Uregs|receiver|rf_data_in[3]~3 (
// Equation(s):
// \Uregs|receiver|rf_data_in[3]~3_combout  = (\Uregs|receiver|rf_data_in[3]~2_combout  & (((!\Uregs|receiver|rf_push~1_combout  & \Uregs|receiver|rstate [1])) # (!\Uregs|receiver|rstate [3])))

	.dataa(\Uregs|receiver|rf_push~1_combout ),
	.datab(\Uregs|receiver|rstate [1]),
	.datac(\Uregs|receiver|rstate [3]),
	.datad(\Uregs|receiver|rf_data_in[3]~2_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|rf_data_in[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rf_data_in[3]~3 .lut_mask = 16'h4F00;
defparam \Uregs|receiver|rf_data_in[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y18_N3
dffeas \Uregs|receiver|rf_data_in[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|receiver|rf_data_in[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rf_data_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rf_data_in[4] .is_wysiwyg = "true";
defparam \Uregs|receiver|rf_data_in[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N4
cycloneive_lcell_comb \Uregs|receiver|Selector5~0 (
// Equation(s):
// \Uregs|receiver|Selector5~0_combout  = (\Uregs|receiver|rshift [2] & (\Uregs|receiver|rstate [3] & !\Uregs|receiver|rf_data_in[4]~0_combout ))

	.dataa(\Uregs|receiver|rshift [2]),
	.datab(gnd),
	.datac(\Uregs|receiver|rstate [3]),
	.datad(\Uregs|receiver|rf_data_in[4]~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Selector5~0 .lut_mask = 16'h00A0;
defparam \Uregs|receiver|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y18_N5
dffeas \Uregs|receiver|rf_data_in[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|receiver|rf_data_in[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rf_data_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rf_data_in[5] .is_wysiwyg = "true";
defparam \Uregs|receiver|rf_data_in[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N16
cycloneive_lcell_comb \Uregs|receiver|Selector4~0 (
// Equation(s):
// \Uregs|receiver|Selector4~0_combout  = (\Uregs|receiver|rshift [3] & (\Uregs|receiver|rstate [3] & !\Uregs|receiver|rf_data_in[4]~0_combout ))

	.dataa(gnd),
	.datab(\Uregs|receiver|rshift [3]),
	.datac(\Uregs|receiver|rstate [3]),
	.datad(\Uregs|receiver|rf_data_in[4]~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Selector4~0 .lut_mask = 16'h00C0;
defparam \Uregs|receiver|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y18_N17
dffeas \Uregs|receiver|rf_data_in[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|receiver|rf_data_in[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rf_data_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rf_data_in[6] .is_wysiwyg = "true";
defparam \Uregs|receiver|rf_data_in[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N30
cycloneive_lcell_comb \Uregs|receiver|Selector3~0 (
// Equation(s):
// \Uregs|receiver|Selector3~0_combout  = (\Uregs|receiver|rshift [4] & (\Uregs|receiver|rstate [3] & !\Uregs|receiver|rf_data_in[4]~0_combout ))

	.dataa(gnd),
	.datab(\Uregs|receiver|rshift [4]),
	.datac(\Uregs|receiver|rstate [3]),
	.datad(\Uregs|receiver|rf_data_in[4]~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Selector3~0 .lut_mask = 16'h00C0;
defparam \Uregs|receiver|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y18_N31
dffeas \Uregs|receiver|rf_data_in[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|receiver|rf_data_in[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rf_data_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rf_data_in[7] .is_wysiwyg = "true";
defparam \Uregs|receiver|rf_data_in[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N28
cycloneive_lcell_comb \Uregs|receiver|Selector2~0 (
// Equation(s):
// \Uregs|receiver|Selector2~0_combout  = (\Uregs|receiver|rshift [5] & (\Uregs|receiver|rstate [3] & !\Uregs|receiver|rf_data_in[4]~0_combout ))

	.dataa(gnd),
	.datab(\Uregs|receiver|rshift [5]),
	.datac(\Uregs|receiver|rstate [3]),
	.datad(\Uregs|receiver|rf_data_in[4]~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Selector2~0 .lut_mask = 16'h00C0;
defparam \Uregs|receiver|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y18_N29
dffeas \Uregs|receiver|rf_data_in[8] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|receiver|rf_data_in[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rf_data_in [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rf_data_in[8] .is_wysiwyg = "true";
defparam \Uregs|receiver|rf_data_in[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N26
cycloneive_lcell_comb \Uregs|receiver|Selector1~0 (
// Equation(s):
// \Uregs|receiver|Selector1~0_combout  = (\Uregs|receiver|rshift [6] & (\Uregs|receiver|rstate [3] & !\Uregs|receiver|rf_data_in[4]~0_combout ))

	.dataa(\Uregs|receiver|rshift [6]),
	.datab(gnd),
	.datac(\Uregs|receiver|rstate [3]),
	.datad(\Uregs|receiver|rf_data_in[4]~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Selector1~0 .lut_mask = 16'h00A0;
defparam \Uregs|receiver|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y18_N27
dffeas \Uregs|receiver|rf_data_in[9] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|receiver|rf_data_in[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rf_data_in [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rf_data_in[9] .is_wysiwyg = "true";
defparam \Uregs|receiver|rf_data_in[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\Uregs|receiver|rf_push_pulse~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\Uregs|receiver|rf_data_in [10],\Uregs|receiver|rf_data_in [9],\Uregs|receiver|rf_data_in [8],\Uregs|receiver|rf_data_in [7],\Uregs|receiver|rf_data_in [6],\Uregs|receiver|rf_data_in [5],
\Uregs|receiver|rf_data_in [4],\Uregs|receiver|rf_data_in [3]}),
	.portaaddr({\Uregs|receiver|fifo_rx|top [3],\Uregs|receiver|fifo_rx|top [2],\Uregs|receiver|fifo_rx|top [1],\Uregs|receiver|fifo_rx|top [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\Uregs|receiver|fifo_rx|bottom~4_combout ,\Uregs|receiver|fifo_rx|bottom~3_combout ,\Uregs|receiver|fifo_rx|bottom~2_combout ,\Uregs|receiver|fifo_rx|bottom~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ALTSYNCRAM";
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N12
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|rfifo|ram~5feeder (
// Equation(s):
// \Uregs|receiver|fifo_rx|rfifo|ram~5feeder_combout  = \Uregs|receiver|rf_data_in [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uregs|receiver|rf_data_in [7]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|rfifo|ram~5feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram~5feeder .lut_mask = 16'hFF00;
defparam \Uregs|receiver|fifo_rx|rfifo|ram~5feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N22
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|rfifo|ram~12 (
// Equation(s):
// \Uregs|receiver|fifo_rx|rfifo|ram~12_combout  = (!\Uregs|receiver|fifo_rx|top [1] & (\Uregs|receiver|rf_push~q  & (!\Uregs|receiver|rf_push_q~q  & !\Uregs|receiver|fifo_rx|top [0])))

	.dataa(\Uregs|receiver|fifo_rx|top [1]),
	.datab(\Uregs|receiver|rf_push~q ),
	.datac(\Uregs|receiver|rf_push_q~q ),
	.datad(\Uregs|receiver|fifo_rx|top [0]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|rfifo|ram~12_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram~12 .lut_mask = 16'h0004;
defparam \Uregs|receiver|fifo_rx|rfifo|ram~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N22
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|rfifo|ram~13 (
// Equation(s):
// \Uregs|receiver|fifo_rx|rfifo|ram~13_combout  = (!\Uregs|receiver|fifo_rx|top [3] & (!\Uregs|receiver|fifo_rx|top [2] & \Uregs|receiver|fifo_rx|rfifo|ram~12_combout ))

	.dataa(gnd),
	.datab(\Uregs|receiver|fifo_rx|top [3]),
	.datac(\Uregs|receiver|fifo_rx|top [2]),
	.datad(\Uregs|receiver|fifo_rx|rfifo|ram~12_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|rfifo|ram~13_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram~13 .lut_mask = 16'h0300;
defparam \Uregs|receiver|fifo_rx|rfifo|ram~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y17_N13
dffeas \Uregs|receiver|fifo_rx|rfifo|ram~5 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|fifo_rx|rfifo|ram~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|receiver|fifo_rx|rfifo|ram~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|rfifo|ram~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram~5 .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|rfifo|ram~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N2
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|rfifo|ram~0feeder (
// Equation(s):
// \Uregs|receiver|fifo_rx|rfifo|ram~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|rfifo|ram~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram~0feeder .lut_mask = 16'hFFFF;
defparam \Uregs|receiver|fifo_rx|rfifo|ram~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y19_N3
dffeas \Uregs|receiver|fifo_rx|rfifo|ram~0 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|fifo_rx|rfifo|ram~0feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|rfifo|ram~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram~0 .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|rfifo|ram~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y20_N9
dffeas \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|rf_push_pulse~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N0
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[1]~feeder (
// Equation(s):
// \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[1]~feeder_combout  = \Uregs|receiver|fifo_rx|top [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uregs|receiver|fifo_rx|top [0]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[1]~feeder .lut_mask = 16'hFF00;
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y22_N1
dffeas \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y22_N19
dffeas \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|bottom~1_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y22_N7
dffeas \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|bottom~2_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y22_N25
dffeas \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|top [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N6
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|rfifo|ram~9 (
// Equation(s):
// \Uregs|receiver|fifo_rx|rfifo|ram~9_combout  = (\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [1] & ((\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [4] $ (\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [3])) # 
// (!\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [2]))) # (!\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [1] & ((\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [2]) # (\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [4] $ 
// (\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [3]))))

	.dataa(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [1]),
	.datab(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [2]),
	.datac(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [4]),
	.datad(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [3]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|rfifo|ram~9_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram~9 .lut_mask = 16'h6FF6;
defparam \Uregs|receiver|fifo_rx|rfifo|ram~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N10
cycloneive_lcell_comb \Uregs|Mux5~1 (
// Equation(s):
// \Uregs|Mux5~1_combout  = (!\Uregs|lcr [7] & ((\Uregs|receiver|fifo_rx|rfifo|ram~10_combout ) # ((\Uregs|receiver|fifo_rx|rfifo|ram~9_combout ) # (!\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [0]))))

	.dataa(\Uregs|receiver|fifo_rx|rfifo|ram~10_combout ),
	.datab(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [0]),
	.datac(\Uregs|lcr [7]),
	.datad(\Uregs|receiver|fifo_rx|rfifo|ram~9_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux5~1 .lut_mask = 16'h0F0B;
defparam \Uregs|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N14
cycloneive_lcell_comb \Uregs|Mux5~2 (
// Equation(s):
// \Uregs|Mux5~2_combout  = (\Uregs|lcr [7]) # ((\Uregs|receiver|fifo_rx|rfifo|ram~0_q  & \Uregs|Mux5~1_combout ))

	.dataa(\Uregs|lcr [7]),
	.datab(\Uregs|receiver|fifo_rx|rfifo|ram~0_q ),
	.datac(gnd),
	.datad(\Uregs|Mux5~1_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux5~2 .lut_mask = 16'hEEAA;
defparam \Uregs|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y17_N31
dffeas \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[13] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|rf_data_in [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N30
cycloneive_lcell_comb \Uregs|Mux3~5 (
// Equation(s):
// \Uregs|Mux3~5_combout  = (\Uregs|Mux5~2_combout  & (((\Uregs|Mux5~1_combout )))) # (!\Uregs|Mux5~2_combout  & ((\Uregs|Mux5~1_combout  & (\Uregs|receiver|fifo_rx|rfifo|ram~5_q )) # (!\Uregs|Mux5~1_combout  & 
// ((\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [13])))))

	.dataa(\Uregs|receiver|fifo_rx|rfifo|ram~5_q ),
	.datab(\Uregs|Mux5~2_combout ),
	.datac(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [13]),
	.datad(\Uregs|Mux5~1_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux3~5 .lut_mask = 16'hEE30;
defparam \Uregs|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y17_N13
dffeas \Uregs|dl[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [4]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|dl[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|dl [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|dl[4] .is_wysiwyg = "true";
defparam \Uregs|dl[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N12
cycloneive_lcell_comb \Uregs|Mux3~6 (
// Equation(s):
// \Uregs|Mux3~6_combout  = (\Uregs|Mux3~5_combout  & ((\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a4 ) # ((!\Uregs|Mux5~2_combout )))) # (!\Uregs|Mux3~5_combout  & (((\Uregs|dl [4] & \Uregs|Mux5~2_combout ))))

	.dataa(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\Uregs|Mux3~5_combout ),
	.datac(\Uregs|dl [4]),
	.datad(\Uregs|Mux5~2_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux3~6 .lut_mask = 16'hB8CC;
defparam \Uregs|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N6
cycloneive_lcell_comb \Uregs|Mux3~7 (
// Equation(s):
// \Uregs|Mux3~7_combout  = (\U_controller|uart_addr_o [0] & (\Uregs|lcr [7] & (\Uregs|dl [12]))) # (!\U_controller|uart_addr_o [0] & (((\Uregs|Mux3~6_combout ))))

	.dataa(\U_controller|uart_addr_o [0]),
	.datab(\Uregs|lcr [7]),
	.datac(\Uregs|dl [12]),
	.datad(\Uregs|Mux3~6_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux3~7 .lut_mask = 16'hD580;
defparam \Uregs|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N8
cycloneive_lcell_comb \U_controller|Selector90~0 (
// Equation(s):
// \U_controller|Selector90~0_combout  = (\U_controller|state.ST_READ_DATA_COME~q  & ((\Uregs|Mux0~2_combout  & (\Uregs|Mux3~7_combout )) # (!\Uregs|Mux0~2_combout  & ((\Uregs|Mux3~8_combout )))))

	.dataa(\Uregs|Mux3~7_combout ),
	.datab(\U_controller|state.ST_READ_DATA_COME~q ),
	.datac(\Uregs|Mux3~8_combout ),
	.datad(\Uregs|Mux0~2_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector90~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector90~0 .lut_mask = 16'h88C0;
defparam \U_controller|Selector90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y18_N9
dffeas \U_controller|r_firt_para[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector90~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_firt_para[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_firt_para [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_firt_para[4] .is_wysiwyg = "true";
defparam \U_controller|r_firt_para[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N22
cycloneive_lcell_comb \u_mpr121|r_i2c_data_o[4]~feeder (
// Equation(s):
// \u_mpr121|r_i2c_data_o[4]~feeder_combout  = \u_mpr121|r_i2c_data_shift [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_mpr121|r_i2c_data_shift [4]),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_data_o[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_o[4]~feeder .lut_mask = 16'hFF00;
defparam \u_mpr121|r_i2c_data_o[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y13_N23
dffeas \u_mpr121|r_i2c_data_o[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_i2c_data_o[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|r_state.ST_I2C_READ_WAIT_2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_data_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_o[4] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_data_o[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N3
dffeas \U_controller|r_mpr_d_from_chip[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_mpr121|r_i2c_data_o [4]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|r_mpr_d_from_chip[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_d_from_chip [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_d_from_chip[4] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_d_from_chip[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y14_N6
cycloneive_lcell_comb \U_ads1292|Uspi|Decoder0~2 (
// Equation(s):
// \U_ads1292|Uspi|Decoder0~2_combout  = (\U_ads1292|Uspi|r_RX_Bit_Count [1] & !\U_ads1292|Uspi|r_RX_Bit_Count [2])

	.dataa(gnd),
	.datab(\U_ads1292|Uspi|r_RX_Bit_Count [1]),
	.datac(gnd),
	.datad(\U_ads1292|Uspi|r_RX_Bit_Count [2]),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|Decoder0~2 .lut_mask = 16'h00CC;
defparam \U_ads1292|Uspi|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y14_N8
cycloneive_lcell_comb \U_ads1292|Uspi|Decoder0~1 (
// Equation(s):
// \U_ads1292|Uspi|Decoder0~1_combout  = (\U_ads1292|Uspi|r_RX_Bit_Count [0] & \U_ads1292|Uspi|Decoder0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_ads1292|Uspi|r_RX_Bit_Count [0]),
	.datad(\U_ads1292|Uspi|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|Decoder0~1 .lut_mask = 16'hF000;
defparam \U_ads1292|Uspi|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y14_N14
cycloneive_lcell_comb \U_ads1292|Uspi|dout[4]~0 (
// Equation(s):
// \U_ads1292|Uspi|dout[4]~0_combout  = (\U_ads1292|Uspi|Decoder0~2_combout  & ((\U_ads1292|Uspi|Decoder0~1_combout  & ((\ADS_MISO~input_o ))) # (!\U_ads1292|Uspi|Decoder0~1_combout  & (\U_ads1292|Uspi|dout [4])))) # (!\U_ads1292|Uspi|Decoder0~2_combout  & 
// (((\U_ads1292|Uspi|dout [4]))))

	.dataa(\U_ads1292|Uspi|Decoder0~2_combout ),
	.datab(\U_ads1292|Uspi|Decoder0~1_combout ),
	.datac(\U_ads1292|Uspi|dout [4]),
	.datad(\ADS_MISO~input_o ),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|dout[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|dout[4]~0 .lut_mask = 16'hF870;
defparam \U_ads1292|Uspi|dout[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y14_N15
dffeas \U_ads1292|Uspi|dout[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|dout[4]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|dout[4] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y14_N2
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[4]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[4]~feeder_combout  = \U_ads1292|Uspi|dout [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_ads1292|Uspi|dout [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[4]~feeder .lut_mask = 16'hF0F0;
defparam \U_ads1292|r_spi_rx_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y14_N3
dffeas \U_ads1292|r_spi_rx_data[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[4] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y14_N11
dffeas \U_ads1292|r_spi_rx_data[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|r_spi_rx_data [4]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[12] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N24
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[20]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[20]~feeder_combout  = \U_ads1292|r_spi_rx_data [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [12]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[20]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y14_N25
dffeas \U_ads1292|r_spi_rx_data[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[20] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N16
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[28]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[28]~feeder_combout  = \U_ads1292|r_spi_rx_data [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [20]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[28]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y14_N17
dffeas \U_ads1292|r_spi_rx_data[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[28] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N0
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[36]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[36]~feeder_combout  = \U_ads1292|r_spi_rx_data [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [28]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[36]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y14_N1
dffeas \U_ads1292|r_spi_rx_data[36] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [36]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[36] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N12
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[44]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[44]~feeder_combout  = \U_ads1292|r_spi_rx_data [36]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [36]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[44]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y14_N13
dffeas \U_ads1292|r_spi_rx_data[44] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [44]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[44] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N28
cycloneive_lcell_comb \U_controller|r_ads_dout~2 (
// Equation(s):
// \U_controller|r_ads_dout~2_combout  = (!\U_controller|pre_state2.ST_ADS_WREG_INIT~q  & (!\U_controller|pre_state2.ST_ADS_RREG_INIT~q  & !\U_controller|pre_state2.ST_ADS_RDATAC_SEND_RESULTS~q ))

	.dataa(\U_controller|pre_state2.ST_ADS_WREG_INIT~q ),
	.datab(gnd),
	.datac(\U_controller|pre_state2.ST_ADS_RREG_INIT~q ),
	.datad(\U_controller|pre_state2.ST_ADS_RDATAC_SEND_RESULTS~q ),
	.cin(gnd),
	.combout(\U_controller|r_ads_dout~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_ads_dout~2 .lut_mask = 16'h0005;
defparam \U_controller|r_ads_dout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y18_N28
cycloneive_lcell_comb \U_controller|Selector248~0 (
// Equation(s):
// \U_controller|Selector248~0_combout  = (\U_controller|r_ads_dout~2_combout  & (\U_controller|r_firt_para [4] & ((!\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q )))) # (!\U_controller|r_ads_dout~2_combout  & (((\U_ads1292|r_spi_rx_data [4]))))

	.dataa(\U_controller|r_ads_dout~2_combout ),
	.datab(\U_controller|r_firt_para [4]),
	.datac(\U_ads1292|r_spi_rx_data [4]),
	.datad(\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q ),
	.cin(gnd),
	.combout(\U_controller|Selector248~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector248~0 .lut_mask = 16'h50D8;
defparam \U_controller|Selector248~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y18_N12
cycloneive_lcell_comb \U_controller|r_ads_dout[3]~5 (
// Equation(s):
// \U_controller|r_ads_dout[3]~5_combout  = ((!\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q  & (!\U_controller|pre_state2.ST_ADS_SYSCMD_INIT~q  & \U_controller|r_ads_dout~2_combout ))) # (!\U_controller|state.ST_ADS_SENDPC~q )

	.dataa(\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q ),
	.datab(\U_controller|pre_state2.ST_ADS_SYSCMD_INIT~q ),
	.datac(\U_controller|state.ST_ADS_SENDPC~q ),
	.datad(\U_controller|r_ads_dout~2_combout ),
	.cin(gnd),
	.combout(\U_controller|r_ads_dout[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_ads_dout[3]~5 .lut_mask = 16'h1F0F;
defparam \U_controller|r_ads_dout[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y18_N30
cycloneive_lcell_comb \U_controller|r_ads_dout[3]~4 (
// Equation(s):
// \U_controller|r_ads_dout[3]~4_combout  = ((\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|LessThan2~9_combout  & \U_controller|LessThan3~2_combout ))) # (!\U_controller|r_ads_dout[3]~5_combout )

	.dataa(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datab(\U_controller|LessThan2~9_combout ),
	.datac(\U_controller|LessThan3~2_combout ),
	.datad(\U_controller|r_ads_dout[3]~5_combout ),
	.cin(gnd),
	.combout(\U_controller|r_ads_dout[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_ads_dout[3]~4 .lut_mask = 16'h80FF;
defparam \U_controller|r_ads_dout[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y18_N29
dffeas \U_controller|r_ads_dout[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector248~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[4] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N6
cycloneive_lcell_comb \U_controller|Selector240~0 (
// Equation(s):
// \U_controller|Selector240~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_controller|r_ads_dout [4]))) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_ads1292|r_spi_rx_data [12]))

	.dataa(\U_ads1292|r_spi_rx_data [12]),
	.datab(gnd),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(\U_controller|r_ads_dout [4]),
	.cin(gnd),
	.combout(\U_controller|Selector240~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector240~0 .lut_mask = 16'hFA0A;
defparam \U_controller|Selector240~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N28
cycloneive_lcell_comb \U_controller|r_ads_dout[44]~3 (
// Equation(s):
// \U_controller|r_ads_dout[44]~3_combout  = (\U_controller|state.ST_ADS_SENDPC~q  & (((\U_controller|Selector144~0_combout  & \U_controller|LessThan2~9_combout )) # (!\U_controller|r_ads_dout~2_combout ))) # (!\U_controller|state.ST_ADS_SENDPC~q  & 
// (\U_controller|Selector144~0_combout  & ((\U_controller|LessThan2~9_combout ))))

	.dataa(\U_controller|state.ST_ADS_SENDPC~q ),
	.datab(\U_controller|Selector144~0_combout ),
	.datac(\U_controller|r_ads_dout~2_combout ),
	.datad(\U_controller|LessThan2~9_combout ),
	.cin(gnd),
	.combout(\U_controller|r_ads_dout[44]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_ads_dout[44]~3 .lut_mask = 16'hCE0A;
defparam \U_controller|r_ads_dout[44]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y14_N7
dffeas \U_controller|r_ads_dout[12] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector240~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[12] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N22
cycloneive_lcell_comb \U_controller|Selector232~0 (
// Equation(s):
// \U_controller|Selector232~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [12])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [20])))

	.dataa(\U_controller|r_ads_dout [12]),
	.datab(\U_ads1292|r_spi_rx_data [20]),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector232~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector232~0 .lut_mask = 16'hACAC;
defparam \U_controller|Selector232~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y14_N23
dffeas \U_controller|r_ads_dout[20] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector232~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[20] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N18
cycloneive_lcell_comb \U_controller|Selector224~0 (
// Equation(s):
// \U_controller|Selector224~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [20])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [28])))

	.dataa(\U_controller|r_ads_dout [20]),
	.datab(\U_ads1292|r_spi_rx_data [28]),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector224~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector224~0 .lut_mask = 16'hACAC;
defparam \U_controller|Selector224~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y14_N19
dffeas \U_controller|r_ads_dout[28] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector224~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[28] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N2
cycloneive_lcell_comb \U_controller|Selector216~0 (
// Equation(s):
// \U_controller|Selector216~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_controller|r_ads_dout [28]))) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_ads1292|r_spi_rx_data [36]))

	.dataa(gnd),
	.datab(\U_ads1292|r_spi_rx_data [36]),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(\U_controller|r_ads_dout [28]),
	.cin(gnd),
	.combout(\U_controller|Selector216~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector216~0 .lut_mask = 16'hFC0C;
defparam \U_controller|Selector216~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y14_N3
dffeas \U_controller|r_ads_dout[36] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector216~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [36]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[36] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N30
cycloneive_lcell_comb \U_controller|Selector208~0 (
// Equation(s):
// \U_controller|Selector208~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_controller|r_ads_dout [36]))) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_ads1292|r_spi_rx_data [44]))

	.dataa(\U_ads1292|r_spi_rx_data [44]),
	.datab(\U_controller|r_ads_dout [36]),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector208~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector208~0 .lut_mask = 16'hCACA;
defparam \U_controller|Selector208~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y14_N31
dffeas \U_controller|r_ads_dout[44] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector208~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [44]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[44] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N4
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[52]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[52]~feeder_combout  = \U_ads1292|r_spi_rx_data [44]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [44]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[52]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y14_N5
dffeas \U_ads1292|r_spi_rx_data[52] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [52]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[52] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N26
cycloneive_lcell_comb \U_controller|Selector200~0 (
// Equation(s):
// \U_controller|Selector200~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [44])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [52])))

	.dataa(\U_controller|r_ads_dout [44]),
	.datab(\U_ads1292|r_spi_rx_data [52]),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector200~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector200~0 .lut_mask = 16'hACAC;
defparam \U_controller|Selector200~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y14_N27
dffeas \U_controller|r_ads_dout[52] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector200~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [52]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[52] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y14_N29
dffeas \U_ads1292|r_spi_rx_data[60] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|r_spi_rx_data [52]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [60]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[60] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N14
cycloneive_lcell_comb \U_controller|Selector192~0 (
// Equation(s):
// \U_controller|Selector192~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [52])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [60])))

	.dataa(\U_controller|r_ads_dout [52]),
	.datab(gnd),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(\U_ads1292|r_spi_rx_data [60]),
	.cin(gnd),
	.combout(\U_controller|Selector192~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector192~0 .lut_mask = 16'hAFA0;
defparam \U_controller|Selector192~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y14_N15
dffeas \U_controller|r_ads_dout[60] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector192~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [60]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[60] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N20
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[68]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[68]~feeder_combout  = \U_ads1292|r_spi_rx_data [60]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [60]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[68]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y14_N21
dffeas \U_ads1292|r_spi_rx_data[68] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [68]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[68] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N8
cycloneive_lcell_comb \U_controller|Selector184~0 (
// Equation(s):
// \U_controller|Selector184~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [60])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [68])))

	.dataa(gnd),
	.datab(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datac(\U_controller|r_ads_dout [60]),
	.datad(\U_ads1292|r_spi_rx_data [68]),
	.cin(gnd),
	.combout(\U_controller|Selector184~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector184~0 .lut_mask = 16'hF3C0;
defparam \U_controller|Selector184~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y14_N9
dffeas \U_controller|r_ads_dout[68] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector184~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [68]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[68] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N2
cycloneive_lcell_comb \U_controller|Selector13~0 (
// Equation(s):
// \U_controller|Selector13~0_combout  = (\U_controller|state.ST_ADS_SENDPC_2~q  & ((\U_controller|r_ads_dout [68]) # ((\U_controller|state.ST_MPR_SENDPC_3~q  & \U_controller|r_mpr_d_from_chip [4])))) # (!\U_controller|state.ST_ADS_SENDPC_2~q  & 
// (\U_controller|state.ST_MPR_SENDPC_3~q  & (\U_controller|r_mpr_d_from_chip [4])))

	.dataa(\U_controller|state.ST_ADS_SENDPC_2~q ),
	.datab(\U_controller|state.ST_MPR_SENDPC_3~q ),
	.datac(\U_controller|r_mpr_d_from_chip [4]),
	.datad(\U_controller|r_ads_dout [68]),
	.cin(gnd),
	.combout(\U_controller|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector13~0 .lut_mask = 16'hEAC0;
defparam \U_controller|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N18
cycloneive_lcell_comb \U_controller|Selector13~1 (
// Equation(s):
// \U_controller|Selector13~1_combout  = (\U_controller|state.ST_SEND_TEST_CHAR~q ) # ((\U_controller|Selector13~0_combout ) # ((\U_controller|state.ST_MPR_SENDPC_2~q  & \U_controller|r_firt_para [4])))

	.dataa(\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.datab(\U_controller|state.ST_MPR_SENDPC_2~q ),
	.datac(\U_controller|r_firt_para [4]),
	.datad(\U_controller|Selector13~0_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector13~1 .lut_mask = 16'hFFEA;
defparam \U_controller|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N20
cycloneive_lcell_comb \U_controller|Selector13~7 (
// Equation(s):
// \U_controller|Selector13~7_combout  = (\U_controller|Selector13~6_combout ) # ((\U_controller|Selector13~1_combout ) # ((\U_controller|WideOr18~combout  & \U_controller|uart_wdata_o [4])))

	.dataa(\U_controller|WideOr18~combout ),
	.datab(\U_controller|Selector13~6_combout ),
	.datac(\U_controller|uart_wdata_o [4]),
	.datad(\U_controller|Selector13~1_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector13~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector13~7 .lut_mask = 16'hFFEC;
defparam \U_controller|Selector13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y19_N21
dffeas \U_controller|uart_wdata_o[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector13~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|uart_wdata_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|uart_wdata_o[4] .is_wysiwyg = "true";
defparam \U_controller|uart_wdata_o[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y18_N29
dffeas \Uregs|mcr[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [4]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|mcr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|mcr[4] .is_wysiwyg = "true";
defparam \Uregs|mcr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N2
cycloneive_lcell_comb \Uregs|dcd_c~0 (
// Equation(s):
// \Uregs|dcd_c~0_combout  = (\Uregs|mcr [3] & \Uregs|mcr [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uregs|mcr [3]),
	.datad(\Uregs|mcr [4]),
	.cin(gnd),
	.combout(\Uregs|dcd_c~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|dcd_c~0 .lut_mask = 16'hF000;
defparam \Uregs|dcd_c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N3
dffeas \Uregs|msr[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|dcd_c~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|msr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|msr[7] .is_wysiwyg = "true";
defparam \Uregs|msr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N6
cycloneive_lcell_comb \Uregs|Mux0~5 (
// Equation(s):
// \Uregs|Mux0~5_combout  = (\U_controller|uart_addr_o [2] & ((\U_controller|uart_addr_o [0]) # (!\U_controller|uart_addr_o [1])))

	.dataa(\U_controller|uart_addr_o [0]),
	.datab(\U_controller|uart_addr_o [2]),
	.datac(gnd),
	.datad(\U_controller|uart_addr_o [1]),
	.cin(gnd),
	.combout(\Uregs|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux0~5 .lut_mask = 16'h88CC;
defparam \Uregs|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N20
cycloneive_lcell_comb \Uregs|receiver|Selector10~0 (
// Equation(s):
// \Uregs|receiver|Selector10~0_combout  = (\Uregs|receiver|rstate [0]) # ((\Uregs|receiver|rstate [2]) # (\Uregs|receiver|rstate [1] $ (\Uregs|receiver|rstate [3])))

	.dataa(\Uregs|receiver|rstate [1]),
	.datab(\Uregs|receiver|rstate [0]),
	.datac(\Uregs|receiver|rstate [3]),
	.datad(\Uregs|receiver|rstate [2]),
	.cin(gnd),
	.combout(\Uregs|receiver|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Selector10~0 .lut_mask = 16'hFFDE;
defparam \Uregs|receiver|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N10
cycloneive_lcell_comb \Uregs|receiver|rf_data_in[0]~4 (
// Equation(s):
// \Uregs|receiver|rf_data_in[0]~4_combout  = (!\Uregs|receiver|Selector10~0_combout  & \Uregs|enable~q )

	.dataa(gnd),
	.datab(\Uregs|receiver|Selector10~0_combout ),
	.datac(gnd),
	.datad(\Uregs|enable~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|rf_data_in[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rf_data_in[0]~4 .lut_mask = 16'h3300;
defparam \Uregs|receiver|rf_data_in[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N12
cycloneive_lcell_comb \Uregs|receiver|Selector11~0 (
// Equation(s):
// \Uregs|receiver|Selector11~0_combout  = (\Uregs|receiver|rstate [1] & (!\Uregs|receiver|rstate [0] & (\Uregs|receiver|rstate [3] & !\Uregs|receiver|rstate [2])))

	.dataa(\Uregs|receiver|rstate [1]),
	.datab(\Uregs|receiver|rstate [0]),
	.datac(\Uregs|receiver|rstate [3]),
	.datad(\Uregs|receiver|rstate [2]),
	.cin(gnd),
	.combout(\Uregs|receiver|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Selector11~0 .lut_mask = 16'h0020;
defparam \Uregs|receiver|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N14
cycloneive_lcell_comb \Uregs|receiver|rf_data_in[2]~6 (
// Equation(s):
// \Uregs|receiver|rf_data_in[2]~6_combout  = (\Uregs|receiver|rframing_error~q  & (!\Uregs|serial_in~0_combout  & \Uregs|receiver|Selector11~0_combout ))

	.dataa(\Uregs|receiver|rframing_error~q ),
	.datab(gnd),
	.datac(\Uregs|serial_in~0_combout ),
	.datad(\Uregs|receiver|Selector11~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|rf_data_in[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rf_data_in[2]~6 .lut_mask = 16'h0A00;
defparam \Uregs|receiver|rf_data_in[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N24
cycloneive_lcell_comb \Uregs|receiver|rf_data_in[2]~5 (
// Equation(s):
// \Uregs|receiver|rf_data_in[2]~5_combout  = (\Uregs|receiver|Selector11~0_combout  & (\Uregs|receiver|Equal0~0_combout  & (\Uregs|receiver|Equal0~1_combout  & \Uregs|receiver|rf_data_in[0]~4_combout )))

	.dataa(\Uregs|receiver|Selector11~0_combout ),
	.datab(\Uregs|receiver|Equal0~0_combout ),
	.datac(\Uregs|receiver|Equal0~1_combout ),
	.datad(\Uregs|receiver|rf_data_in[0]~4_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|rf_data_in[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rf_data_in[2]~5 .lut_mask = 16'h8000;
defparam \Uregs|receiver|rf_data_in[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N16
cycloneive_lcell_comb \Uregs|receiver|rf_data_in[2]~7 (
// Equation(s):
// \Uregs|receiver|rf_data_in[2]~7_combout  = (\Uregs|receiver|rf_data_in[2]~5_combout ) # ((\Uregs|receiver|rf_data_in [2] & ((\Uregs|receiver|rf_data_in[2]~6_combout ) # (!\Uregs|receiver|rf_data_in[0]~4_combout ))))

	.dataa(\Uregs|receiver|rf_data_in[0]~4_combout ),
	.datab(\Uregs|receiver|rf_data_in[2]~6_combout ),
	.datac(\Uregs|receiver|rf_data_in [2]),
	.datad(\Uregs|receiver|rf_data_in[2]~5_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|rf_data_in[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rf_data_in[2]~7 .lut_mask = 16'hFFD0;
defparam \Uregs|receiver|rf_data_in[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y16_N17
dffeas \Uregs|receiver|rf_data_in[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|rf_data_in[2]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rf_data_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rf_data_in[2] .is_wysiwyg = "true";
defparam \Uregs|receiver|rf_data_in[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N24
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo~0 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo~0_combout  = (!\Uregs|receiver|rf_push_q~q  & (!\Uregs|rx_reset~q  & (\Uregs|receiver|rf_push~q  & \Uregs|receiver|rf_data_in [2])))

	.dataa(\Uregs|receiver|rf_push_q~q ),
	.datab(\Uregs|rx_reset~q ),
	.datac(\Uregs|receiver|rf_push~q ),
	.datad(\Uregs|receiver|rf_data_in [2]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo~0 .lut_mask = 16'h1000;
defparam \Uregs|receiver|fifo_rx|fifo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N2
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Decoder0~0 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Decoder0~0_combout  = (\Uregs|receiver|fifo_rx|bottom [2] & (!\Uregs|lsr0~0_combout  & (!\Uregs|receiver|fifo_rx|bottom [1] & \Uregs|receiver|fifo_rx|bottom [0])))

	.dataa(\Uregs|receiver|fifo_rx|bottom [2]),
	.datab(\Uregs|lsr0~0_combout ),
	.datac(\Uregs|receiver|fifo_rx|bottom [1]),
	.datad(\Uregs|receiver|fifo_rx|bottom [0]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Decoder0~0 .lut_mask = 16'h0200;
defparam \Uregs|receiver|fifo_rx|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N14
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[13][2]~25 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[13][2]~25_combout  = (!\Uregs|receiver|rf_push_pulse~combout  & (((!\Uregs|rf_pop~q ) # (!\Uregs|receiver|fifo_rx|Decoder0~0_combout )) # (!\Uregs|receiver|fifo_rx|bottom [3])))

	.dataa(\Uregs|receiver|rf_push_pulse~combout ),
	.datab(\Uregs|receiver|fifo_rx|bottom [3]),
	.datac(\Uregs|receiver|fifo_rx|Decoder0~0_combout ),
	.datad(\Uregs|rf_pop~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[13][2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[13][2]~25 .lut_mask = 16'h1555;
defparam \Uregs|receiver|fifo_rx|fifo[13][2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N30
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Decoder1~12 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Decoder1~12_combout  = (\Uregs|receiver|fifo_rx|top [0] & (\Uregs|receiver|fifo_rx|top [3] & (!\Uregs|receiver|fifo_rx|top [1] & \Uregs|receiver|fifo_rx|top [2])))

	.dataa(\Uregs|receiver|fifo_rx|top [0]),
	.datab(\Uregs|receiver|fifo_rx|top [3]),
	.datac(\Uregs|receiver|fifo_rx|top [1]),
	.datad(\Uregs|receiver|fifo_rx|top [2]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Decoder1~12_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Decoder1~12 .lut_mask = 16'h0800;
defparam \Uregs|receiver|fifo_rx|Decoder1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N28
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[13][2]~26 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[13][2]~26_combout  = (\Uregs|rx_reset~q ) # ((!\Uregs|receiver|fifo_rx|fifo[13][2]~25_combout  & ((\Uregs|receiver|fifo_rx|Decoder1~12_combout ) # (!\Uregs|receiver|rf_push_pulse~combout ))))

	.dataa(\Uregs|rx_reset~q ),
	.datab(\Uregs|receiver|fifo_rx|fifo[13][2]~25_combout ),
	.datac(\Uregs|receiver|fifo_rx|Decoder1~12_combout ),
	.datad(\Uregs|receiver|rf_push_pulse~combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[13][2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[13][2]~26 .lut_mask = 16'hBABB;
defparam \Uregs|receiver|fifo_rx|fifo[13][2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y19_N25
dffeas \Uregs|receiver|fifo_rx|fifo[13][2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[13][2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[13][2] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N28
cycloneive_lcell_comb \Uregs|receiver|rparity~1 (
// Equation(s):
// \Uregs|receiver|rparity~1_combout  = (\Uregs|receiver|Equal1~0_combout  & (\Uregs|receiver|rstate [0] & (!\Uregs|receiver|rstate [2] & \Uregs|receiver|rparity~0_combout )))

	.dataa(\Uregs|receiver|Equal1~0_combout ),
	.datab(\Uregs|receiver|rstate [0]),
	.datac(\Uregs|receiver|rstate [2]),
	.datad(\Uregs|receiver|rparity~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|rparity~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rparity~1 .lut_mask = 16'h0800;
defparam \Uregs|receiver|rparity~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N8
cycloneive_lcell_comb \Uregs|receiver|rparity~2 (
// Equation(s):
// \Uregs|receiver|rparity~2_combout  = (\Uregs|receiver|rparity~1_combout  & (\Uregs|serial_in~0_combout )) # (!\Uregs|receiver|rparity~1_combout  & ((\Uregs|receiver|rparity~q )))

	.dataa(\Uregs|serial_in~0_combout ),
	.datab(gnd),
	.datac(\Uregs|receiver|rparity~q ),
	.datad(\Uregs|receiver|rparity~1_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|rparity~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rparity~2 .lut_mask = 16'hAAF0;
defparam \Uregs|receiver|rparity~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y18_N9
dffeas \Uregs|receiver|rparity (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|rparity~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rparity~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rparity .is_wysiwyg = "true";
defparam \Uregs|receiver|rparity .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y18_N7
dffeas \Uregs|lcr[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [4]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|lcr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|lcr[4] .is_wysiwyg = "true";
defparam \Uregs|lcr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N22
cycloneive_lcell_comb \Uregs|receiver|WideXor0~0 (
// Equation(s):
// \Uregs|receiver|WideXor0~0_combout  = \Uregs|receiver|rshift [7] $ (\Uregs|receiver|rparity~q  $ (\Uregs|receiver|rshift [3] $ (\Uregs|receiver|rshift [6])))

	.dataa(\Uregs|receiver|rshift [7]),
	.datab(\Uregs|receiver|rparity~q ),
	.datac(\Uregs|receiver|rshift [3]),
	.datad(\Uregs|receiver|rshift [6]),
	.cin(gnd),
	.combout(\Uregs|receiver|WideXor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|WideXor0~0 .lut_mask = 16'h6996;
defparam \Uregs|receiver|WideXor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N6
cycloneive_lcell_comb \Uregs|receiver|WideXor0~1 (
// Equation(s):
// \Uregs|receiver|WideXor0~1_combout  = \Uregs|receiver|rshift [2] $ (\Uregs|receiver|rshift [4] $ (\Uregs|receiver|rshift [1] $ (\Uregs|receiver|rshift [0])))

	.dataa(\Uregs|receiver|rshift [2]),
	.datab(\Uregs|receiver|rshift [4]),
	.datac(\Uregs|receiver|rshift [1]),
	.datad(\Uregs|receiver|rshift [0]),
	.cin(gnd),
	.combout(\Uregs|receiver|WideXor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|WideXor0~1 .lut_mask = 16'h6996;
defparam \Uregs|receiver|WideXor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N24
cycloneive_lcell_comb \Uregs|receiver|WideXor0~2 (
// Equation(s):
// \Uregs|receiver|WideXor0~2_combout  = \Uregs|receiver|rshift [5] $ (\Uregs|receiver|WideXor0~0_combout  $ (\Uregs|receiver|WideXor0~1_combout ))

	.dataa(gnd),
	.datab(\Uregs|receiver|rshift [5]),
	.datac(\Uregs|receiver|WideXor0~0_combout ),
	.datad(\Uregs|receiver|WideXor0~1_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|WideXor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|WideXor0~2 .lut_mask = 16'hC33C;
defparam \Uregs|receiver|WideXor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N20
cycloneive_lcell_comb \Uregs|receiver|Decoder1~0 (
// Equation(s):
// \Uregs|receiver|Decoder1~0_combout  = (\Uregs|receiver|rstate [3] & (!\Uregs|receiver|rstate [2] & (\Uregs|enable~q  & !\Uregs|receiver|rstate [0])))

	.dataa(\Uregs|receiver|rstate [3]),
	.datab(\Uregs|receiver|rstate [2]),
	.datac(\Uregs|enable~q ),
	.datad(\Uregs|receiver|rstate [0]),
	.cin(gnd),
	.combout(\Uregs|receiver|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Decoder1~0 .lut_mask = 16'h0020;
defparam \Uregs|receiver|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N14
cycloneive_lcell_comb \Uregs|receiver|rparity_xor~0 (
// Equation(s):
// \Uregs|receiver|rparity_xor~0_combout  = (\Uregs|receiver|rstate [1] & (((\Uregs|receiver|rparity_xor~q )))) # (!\Uregs|receiver|rstate [1] & ((\Uregs|receiver|Decoder1~0_combout  & (\Uregs|receiver|WideXor0~2_combout )) # 
// (!\Uregs|receiver|Decoder1~0_combout  & ((\Uregs|receiver|rparity_xor~q )))))

	.dataa(\Uregs|receiver|rstate [1]),
	.datab(\Uregs|receiver|WideXor0~2_combout ),
	.datac(\Uregs|receiver|rparity_xor~q ),
	.datad(\Uregs|receiver|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|rparity_xor~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rparity_xor~0 .lut_mask = 16'hE4F0;
defparam \Uregs|receiver|rparity_xor~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y18_N15
dffeas \Uregs|receiver|rparity_xor (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|rparity_xor~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rparity_xor~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rparity_xor .is_wysiwyg = "true";
defparam \Uregs|receiver|rparity_xor .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N14
cycloneive_lcell_comb \Uregs|receiver|Selector12~0 (
// Equation(s):
// \Uregs|receiver|Selector12~0_combout  = \Uregs|lcr [4] $ (((\Uregs|lcr [5] & (!\Uregs|receiver|rparity~q )) # (!\Uregs|lcr [5] & ((!\Uregs|receiver|rparity_xor~q )))))

	.dataa(\Uregs|lcr [5]),
	.datab(\Uregs|receiver|rparity~q ),
	.datac(\Uregs|lcr [4]),
	.datad(\Uregs|receiver|rparity_xor~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Selector12~0 .lut_mask = 16'hD287;
defparam \Uregs|receiver|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N6
cycloneive_lcell_comb \Uregs|receiver|Selector12~1 (
// Equation(s):
// \Uregs|receiver|Selector12~1_combout  = (\Uregs|receiver|rstate [1] & (((\Uregs|receiver|rparity_error~q  & !\Uregs|receiver|Mux4~0_combout )))) # (!\Uregs|receiver|rstate [1] & (\Uregs|receiver|Selector12~0_combout ))

	.dataa(\Uregs|receiver|Selector12~0_combout ),
	.datab(\Uregs|receiver|rparity_error~q ),
	.datac(\Uregs|receiver|rstate [1]),
	.datad(\Uregs|receiver|Mux4~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Selector12~1 .lut_mask = 16'h0ACA;
defparam \Uregs|receiver|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N18
cycloneive_lcell_comb \Uregs|receiver|rparity_error~0 (
// Equation(s):
// \Uregs|receiver|rparity_error~0_combout  = (!\Uregs|receiver|rstate [3] & (\Uregs|receiver|rstate [0] & (\Uregs|receiver|rstate [2] & \Uregs|enable~q )))

	.dataa(\Uregs|receiver|rstate [3]),
	.datab(\Uregs|receiver|rstate [0]),
	.datac(\Uregs|receiver|rstate [2]),
	.datad(\Uregs|enable~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|rparity_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rparity_error~0 .lut_mask = 16'h4000;
defparam \Uregs|receiver|rparity_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N24
cycloneive_lcell_comb \Uregs|receiver|rparity_error~1 (
// Equation(s):
// \Uregs|receiver|rparity_error~1_combout  = (\Uregs|receiver|rparity_error~0_combout  & (\Uregs|receiver|Selector12~1_combout )) # (!\Uregs|receiver|rparity_error~0_combout  & ((\Uregs|receiver|rparity_error~q )))

	.dataa(gnd),
	.datab(\Uregs|receiver|Selector12~1_combout ),
	.datac(\Uregs|receiver|rparity_error~q ),
	.datad(\Uregs|receiver|rparity_error~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|rparity_error~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rparity_error~1 .lut_mask = 16'hCCF0;
defparam \Uregs|receiver|rparity_error~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y18_N25
dffeas \Uregs|receiver|rparity_error (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|rparity_error~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rparity_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rparity_error .is_wysiwyg = "true";
defparam \Uregs|receiver|rparity_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N22
cycloneive_lcell_comb \Uregs|receiver|Selector9~0 (
// Equation(s):
// \Uregs|receiver|Selector9~0_combout  = (!\Uregs|receiver|rf_data_in[4]~0_combout  & (\Uregs|receiver|rstate [3] & \Uregs|receiver|rparity_error~q ))

	.dataa(\Uregs|receiver|rf_data_in[4]~0_combout ),
	.datab(gnd),
	.datac(\Uregs|receiver|rstate [3]),
	.datad(\Uregs|receiver|rparity_error~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Selector9~0 .lut_mask = 16'h5000;
defparam \Uregs|receiver|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y18_N23
dffeas \Uregs|receiver|rf_data_in[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|receiver|rf_data_in[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rf_data_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rf_data_in[1] .is_wysiwyg = "true";
defparam \Uregs|receiver|rf_data_in[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N30
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo~33 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo~33_combout  = (!\Uregs|receiver|rf_push_q~q  & (!\Uregs|rx_reset~q  & (\Uregs|receiver|rf_data_in [1] & \Uregs|receiver|rf_push~q )))

	.dataa(\Uregs|receiver|rf_push_q~q ),
	.datab(\Uregs|rx_reset~q ),
	.datac(\Uregs|receiver|rf_data_in [1]),
	.datad(\Uregs|receiver|rf_push~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo~33_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo~33 .lut_mask = 16'h1000;
defparam \Uregs|receiver|fifo_rx|fifo~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y19_N23
dffeas \Uregs|receiver|fifo_rx|fifo[13][1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~33_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[13][2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[13][1] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N0
cycloneive_lcell_comb \Uregs|receiver|rf_data_in[0]~8 (
// Equation(s):
// \Uregs|receiver|rf_data_in[0]~8_combout  = (\Uregs|receiver|rframing_error~q  & (\Uregs|receiver|Selector11~0_combout  & ((!\Uregs|receiver|Equal0~1_combout ) # (!\Uregs|receiver|Equal0~0_combout ))))

	.dataa(\Uregs|receiver|rframing_error~q ),
	.datab(\Uregs|receiver|Equal0~0_combout ),
	.datac(\Uregs|receiver|Equal0~1_combout ),
	.datad(\Uregs|receiver|Selector11~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|rf_data_in[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rf_data_in[0]~8 .lut_mask = 16'h2A00;
defparam \Uregs|receiver|rf_data_in[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N18
cycloneive_lcell_comb \Uregs|receiver|rf_data_in[0]~9 (
// Equation(s):
// \Uregs|receiver|rf_data_in[0]~9_combout  = (\Uregs|receiver|rf_data_in[0]~4_combout  & (\Uregs|receiver|rf_data_in[0]~8_combout  & ((\Uregs|serial_in~0_combout ) # (\Uregs|receiver|rf_data_in [0])))) # (!\Uregs|receiver|rf_data_in[0]~4_combout  & 
// (((\Uregs|receiver|rf_data_in [0]))))

	.dataa(\Uregs|serial_in~0_combout ),
	.datab(\Uregs|receiver|rf_data_in[0]~8_combout ),
	.datac(\Uregs|receiver|rf_data_in [0]),
	.datad(\Uregs|receiver|rf_data_in[0]~4_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|rf_data_in[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rf_data_in[0]~9 .lut_mask = 16'hC8F0;
defparam \Uregs|receiver|rf_data_in[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y16_N19
dffeas \Uregs|receiver|rf_data_in[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|rf_data_in[0]~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rf_data_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rf_data_in[0] .is_wysiwyg = "true";
defparam \Uregs|receiver|rf_data_in[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N20
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo~34 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo~34_combout  = (\Uregs|receiver|rf_data_in [0] & (!\Uregs|rx_reset~q  & (!\Uregs|receiver|rf_push_q~q  & \Uregs|receiver|rf_push~q )))

	.dataa(\Uregs|receiver|rf_data_in [0]),
	.datab(\Uregs|rx_reset~q ),
	.datac(\Uregs|receiver|rf_push_q~q ),
	.datad(\Uregs|receiver|rf_push~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo~34_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo~34 .lut_mask = 16'h0200;
defparam \Uregs|receiver|fifo_rx|fifo~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N0
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Decoder0~1 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Decoder0~1_combout  = (\Uregs|receiver|fifo_rx|bottom [2] & (!\Uregs|lsr0~0_combout  & (\Uregs|receiver|fifo_rx|bottom [1] & !\Uregs|receiver|fifo_rx|bottom [0])))

	.dataa(\Uregs|receiver|fifo_rx|bottom [2]),
	.datab(\Uregs|lsr0~0_combout ),
	.datac(\Uregs|receiver|fifo_rx|bottom [1]),
	.datad(\Uregs|receiver|fifo_rx|bottom [0]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Decoder0~1 .lut_mask = 16'h0020;
defparam \Uregs|receiver|fifo_rx|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N28
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[14][0]~27 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[14][0]~27_combout  = (!\Uregs|receiver|rf_push_pulse~combout  & (((!\Uregs|receiver|fifo_rx|Decoder0~1_combout ) # (!\Uregs|rf_pop~q )) # (!\Uregs|receiver|fifo_rx|bottom [3])))

	.dataa(\Uregs|receiver|fifo_rx|bottom [3]),
	.datab(\Uregs|rf_pop~q ),
	.datac(\Uregs|receiver|rf_push_pulse~combout ),
	.datad(\Uregs|receiver|fifo_rx|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[14][0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[14][0]~27 .lut_mask = 16'h070F;
defparam \Uregs|receiver|fifo_rx|fifo[14][0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N10
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Decoder1~13 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Decoder1~13_combout  = (\Uregs|receiver|fifo_rx|top [2] & (\Uregs|receiver|fifo_rx|top [3] & (!\Uregs|receiver|fifo_rx|top [0] & \Uregs|receiver|fifo_rx|top [1])))

	.dataa(\Uregs|receiver|fifo_rx|top [2]),
	.datab(\Uregs|receiver|fifo_rx|top [3]),
	.datac(\Uregs|receiver|fifo_rx|top [0]),
	.datad(\Uregs|receiver|fifo_rx|top [1]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Decoder1~13_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Decoder1~13 .lut_mask = 16'h0800;
defparam \Uregs|receiver|fifo_rx|Decoder1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N4
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[14][0]~28 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[14][0]~28_combout  = (\Uregs|rx_reset~q ) # ((!\Uregs|receiver|fifo_rx|fifo[14][0]~27_combout  & ((\Uregs|receiver|fifo_rx|Decoder1~13_combout ) # (!\Uregs|receiver|rf_push_pulse~combout ))))

	.dataa(\Uregs|rx_reset~q ),
	.datab(\Uregs|receiver|fifo_rx|fifo[14][0]~27_combout ),
	.datac(\Uregs|receiver|rf_push_pulse~combout ),
	.datad(\Uregs|receiver|fifo_rx|Decoder1~13_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[14][0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[14][0]~28 .lut_mask = 16'hBBAB;
defparam \Uregs|receiver|fifo_rx|fifo[14][0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N23
dffeas \Uregs|receiver|fifo_rx|fifo[14][0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~34_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[14][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[14][0] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N11
dffeas \Uregs|receiver|fifo_rx|fifo[14][1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~33_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[14][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[14][1] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N22
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|WideOr0~1 (
// Equation(s):
// \Uregs|receiver|fifo_rx|WideOr0~1_combout  = (\Uregs|receiver|fifo_rx|fifo[13][2]~q ) # ((\Uregs|receiver|fifo_rx|fifo[13][1]~q ) # ((\Uregs|receiver|fifo_rx|fifo[14][0]~q ) # (\Uregs|receiver|fifo_rx|fifo[14][1]~q )))

	.dataa(\Uregs|receiver|fifo_rx|fifo[13][2]~q ),
	.datab(\Uregs|receiver|fifo_rx|fifo[13][1]~q ),
	.datac(\Uregs|receiver|fifo_rx|fifo[14][0]~q ),
	.datad(\Uregs|receiver|fifo_rx|fifo[14][1]~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \Uregs|receiver|fifo_rx|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N18
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Decoder0~7 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Decoder0~7_combout  = (!\Uregs|receiver|fifo_rx|bottom [2] & (!\Uregs|lsr0~0_combout  & (\Uregs|receiver|fifo_rx|bottom [1] & \Uregs|receiver|fifo_rx|bottom [0])))

	.dataa(\Uregs|receiver|fifo_rx|bottom [2]),
	.datab(\Uregs|lsr0~0_combout ),
	.datac(\Uregs|receiver|fifo_rx|bottom [1]),
	.datad(\Uregs|receiver|fifo_rx|bottom [0]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Decoder0~7 .lut_mask = 16'h1000;
defparam \Uregs|receiver|fifo_rx|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N20
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[11][0]~15 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[11][0]~15_combout  = (!\Uregs|receiver|rf_push_pulse~combout  & (((!\Uregs|rf_pop~q ) # (!\Uregs|receiver|fifo_rx|Decoder0~7_combout )) # (!\Uregs|receiver|fifo_rx|bottom [3])))

	.dataa(\Uregs|receiver|fifo_rx|bottom [3]),
	.datab(\Uregs|receiver|rf_push_pulse~combout ),
	.datac(\Uregs|receiver|fifo_rx|Decoder0~7_combout ),
	.datad(\Uregs|rf_pop~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[11][0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[11][0]~15 .lut_mask = 16'h1333;
defparam \Uregs|receiver|fifo_rx|fifo[11][0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N2
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Decoder1~7 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Decoder1~7_combout  = (!\Uregs|receiver|fifo_rx|top [2] & (\Uregs|receiver|fifo_rx|top [3] & (\Uregs|receiver|fifo_rx|top [0] & \Uregs|receiver|fifo_rx|top [1])))

	.dataa(\Uregs|receiver|fifo_rx|top [2]),
	.datab(\Uregs|receiver|fifo_rx|top [3]),
	.datac(\Uregs|receiver|fifo_rx|top [0]),
	.datad(\Uregs|receiver|fifo_rx|top [1]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Decoder1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Decoder1~7 .lut_mask = 16'h4000;
defparam \Uregs|receiver|fifo_rx|Decoder1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N12
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[11][0]~16 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[11][0]~16_combout  = (\Uregs|rx_reset~q ) # ((!\Uregs|receiver|fifo_rx|fifo[11][0]~15_combout  & ((\Uregs|receiver|fifo_rx|Decoder1~7_combout ) # (!\Uregs|receiver|rf_push_pulse~combout ))))

	.dataa(\Uregs|rx_reset~q ),
	.datab(\Uregs|receiver|fifo_rx|fifo[11][0]~15_combout ),
	.datac(\Uregs|receiver|rf_push_pulse~combout ),
	.datad(\Uregs|receiver|fifo_rx|Decoder1~7_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[11][0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[11][0]~16 .lut_mask = 16'hBBAB;
defparam \Uregs|receiver|fifo_rx|fifo[11][0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y21_N11
dffeas \Uregs|receiver|fifo_rx|fifo[11][1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~33_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[11][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[11][1] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N24
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[11][0]~feeder (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[11][0]~feeder_combout  = \Uregs|receiver|fifo_rx|fifo~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uregs|receiver|fifo_rx|fifo~34_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[11][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[11][0]~feeder .lut_mask = 16'hFF00;
defparam \Uregs|receiver|fifo_rx|fifo[11][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y21_N25
dffeas \Uregs|receiver|fifo_rx|fifo[11][0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|fifo_rx|fifo[11][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|receiver|fifo_rx|fifo[11][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[11][0] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y21_N19
dffeas \Uregs|receiver|fifo_rx|fifo[11][2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[11][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[11][2] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[11][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N24
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Decoder1~4 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Decoder1~4_combout  = (!\Uregs|receiver|fifo_rx|top [2] & (\Uregs|receiver|fifo_rx|top [3] & (!\Uregs|receiver|fifo_rx|top [0] & \Uregs|receiver|fifo_rx|top [1])))

	.dataa(\Uregs|receiver|fifo_rx|top [2]),
	.datab(\Uregs|receiver|fifo_rx|top [3]),
	.datac(\Uregs|receiver|fifo_rx|top [0]),
	.datad(\Uregs|receiver|fifo_rx|top [1]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Decoder1~4 .lut_mask = 16'h0400;
defparam \Uregs|receiver|fifo_rx|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N22
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Decoder0~4 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Decoder0~4_combout  = (!\Uregs|receiver|fifo_rx|bottom [2] & (!\Uregs|lsr0~0_combout  & (\Uregs|receiver|fifo_rx|bottom [1] & !\Uregs|receiver|fifo_rx|bottom [0])))

	.dataa(\Uregs|receiver|fifo_rx|bottom [2]),
	.datab(\Uregs|lsr0~0_combout ),
	.datac(\Uregs|receiver|fifo_rx|bottom [1]),
	.datad(\Uregs|receiver|fifo_rx|bottom [0]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Decoder0~4 .lut_mask = 16'h0010;
defparam \Uregs|receiver|fifo_rx|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N8
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[10][2]~9 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[10][2]~9_combout  = (!\Uregs|receiver|rf_push_pulse~combout  & (((!\Uregs|receiver|fifo_rx|bottom [3]) # (!\Uregs|rf_pop~q )) # (!\Uregs|receiver|fifo_rx|Decoder0~4_combout )))

	.dataa(\Uregs|receiver|fifo_rx|Decoder0~4_combout ),
	.datab(\Uregs|rf_pop~q ),
	.datac(\Uregs|receiver|rf_push_pulse~combout ),
	.datad(\Uregs|receiver|fifo_rx|bottom [3]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[10][2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[10][2]~9 .lut_mask = 16'h070F;
defparam \Uregs|receiver|fifo_rx|fifo[10][2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N22
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[10][2]~10 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[10][2]~10_combout  = (\Uregs|rx_reset~q ) # ((!\Uregs|receiver|fifo_rx|fifo[10][2]~9_combout  & ((\Uregs|receiver|fifo_rx|Decoder1~4_combout ) # (!\Uregs|receiver|rf_push_pulse~combout ))))

	.dataa(\Uregs|rx_reset~q ),
	.datab(\Uregs|receiver|fifo_rx|Decoder1~4_combout ),
	.datac(\Uregs|receiver|rf_push_pulse~combout ),
	.datad(\Uregs|receiver|fifo_rx|fifo[10][2]~9_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[10][2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[10][2]~10 .lut_mask = 16'hAAEF;
defparam \Uregs|receiver|fifo_rx|fifo[10][2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y21_N13
dffeas \Uregs|receiver|fifo_rx|fifo[10][2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[10][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[10][2] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N18
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|WideOr0~3 (
// Equation(s):
// \Uregs|receiver|fifo_rx|WideOr0~3_combout  = (\Uregs|receiver|fifo_rx|fifo[11][1]~q ) # ((\Uregs|receiver|fifo_rx|fifo[11][0]~q ) # ((\Uregs|receiver|fifo_rx|fifo[11][2]~q ) # (\Uregs|receiver|fifo_rx|fifo[10][2]~q )))

	.dataa(\Uregs|receiver|fifo_rx|fifo[11][1]~q ),
	.datab(\Uregs|receiver|fifo_rx|fifo[11][0]~q ),
	.datac(\Uregs|receiver|fifo_rx|fifo[11][2]~q ),
	.datad(\Uregs|receiver|fifo_rx|fifo[10][2]~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|WideOr0~3 .lut_mask = 16'hFFFE;
defparam \Uregs|receiver|fifo_rx|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N4
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Decoder1~15 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Decoder1~15_combout  = (\Uregs|receiver|fifo_rx|top [1] & (\Uregs|receiver|fifo_rx|top [0] & (\Uregs|receiver|fifo_rx|top [2] & \Uregs|receiver|fifo_rx|top [3])))

	.dataa(\Uregs|receiver|fifo_rx|top [1]),
	.datab(\Uregs|receiver|fifo_rx|top [0]),
	.datac(\Uregs|receiver|fifo_rx|top [2]),
	.datad(\Uregs|receiver|fifo_rx|top [3]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Decoder1~15_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Decoder1~15 .lut_mask = 16'h8000;
defparam \Uregs|receiver|fifo_rx|Decoder1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N24
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Decoder0~3 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Decoder0~3_combout  = (\Uregs|receiver|fifo_rx|bottom [2] & (!\Uregs|lsr0~0_combout  & (\Uregs|receiver|fifo_rx|bottom [1] & \Uregs|receiver|fifo_rx|bottom [0])))

	.dataa(\Uregs|receiver|fifo_rx|bottom [2]),
	.datab(\Uregs|lsr0~0_combout ),
	.datac(\Uregs|receiver|fifo_rx|bottom [1]),
	.datad(\Uregs|receiver|fifo_rx|bottom [0]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Decoder0~3 .lut_mask = 16'h2000;
defparam \Uregs|receiver|fifo_rx|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N2
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[15][2]~31 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[15][2]~31_combout  = (!\Uregs|receiver|rf_push_pulse~combout  & (((!\Uregs|rf_pop~q ) # (!\Uregs|receiver|fifo_rx|Decoder0~3_combout )) # (!\Uregs|receiver|fifo_rx|bottom [3])))

	.dataa(\Uregs|receiver|fifo_rx|bottom [3]),
	.datab(\Uregs|receiver|fifo_rx|Decoder0~3_combout ),
	.datac(\Uregs|receiver|rf_push_pulse~combout ),
	.datad(\Uregs|rf_pop~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[15][2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[15][2]~31 .lut_mask = 16'h070F;
defparam \Uregs|receiver|fifo_rx|fifo[15][2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N26
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[15][2]~32 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[15][2]~32_combout  = (\Uregs|rx_reset~q ) # ((!\Uregs|receiver|fifo_rx|fifo[15][2]~31_combout  & ((\Uregs|receiver|fifo_rx|Decoder1~15_combout ) # (!\Uregs|receiver|rf_push_pulse~combout ))))

	.dataa(\Uregs|receiver|rf_push_pulse~combout ),
	.datab(\Uregs|rx_reset~q ),
	.datac(\Uregs|receiver|fifo_rx|Decoder1~15_combout ),
	.datad(\Uregs|receiver|fifo_rx|fifo[15][2]~31_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[15][2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[15][2]~32 .lut_mask = 16'hCCFD;
defparam \Uregs|receiver|fifo_rx|fifo[15][2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y20_N25
dffeas \Uregs|receiver|fifo_rx|fifo[15][2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|fifo_rx|fifo~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|receiver|fifo_rx|fifo[15][2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[15][2] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y20_N31
dffeas \Uregs|receiver|fifo_rx|fifo[15][1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|fifo_rx|fifo~33_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|receiver|fifo_rx|fifo[15][2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[15][1] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N27
dffeas \Uregs|receiver|fifo_rx|fifo[14][2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[14][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[14][2] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y20_N21
dffeas \Uregs|receiver|fifo_rx|fifo[15][0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|fifo_rx|fifo~34_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|receiver|fifo_rx|fifo[15][2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[15][0] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N26
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|WideOr0~0 (
// Equation(s):
// \Uregs|receiver|fifo_rx|WideOr0~0_combout  = (\Uregs|receiver|fifo_rx|fifo[15][2]~q ) # ((\Uregs|receiver|fifo_rx|fifo[15][1]~q ) # ((\Uregs|receiver|fifo_rx|fifo[14][2]~q ) # (\Uregs|receiver|fifo_rx|fifo[15][0]~q )))

	.dataa(\Uregs|receiver|fifo_rx|fifo[15][2]~q ),
	.datab(\Uregs|receiver|fifo_rx|fifo[15][1]~q ),
	.datac(\Uregs|receiver|fifo_rx|fifo[14][2]~q ),
	.datad(\Uregs|receiver|fifo_rx|fifo[15][0]~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \Uregs|receiver|fifo_rx|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N26
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Decoder0~2 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Decoder0~2_combout  = (\Uregs|receiver|fifo_rx|bottom [2] & (!\Uregs|lsr0~0_combout  & (!\Uregs|receiver|fifo_rx|bottom [1] & !\Uregs|receiver|fifo_rx|bottom [0])))

	.dataa(\Uregs|receiver|fifo_rx|bottom [2]),
	.datab(\Uregs|lsr0~0_combout ),
	.datac(\Uregs|receiver|fifo_rx|bottom [1]),
	.datad(\Uregs|receiver|fifo_rx|bottom [0]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Decoder0~2 .lut_mask = 16'h0002;
defparam \Uregs|receiver|fifo_rx|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N2
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[12][0]~29 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[12][0]~29_combout  = (!\Uregs|receiver|rf_push_pulse~combout  & (((!\Uregs|rf_pop~q ) # (!\Uregs|receiver|fifo_rx|Decoder0~2_combout )) # (!\Uregs|receiver|fifo_rx|bottom [3])))

	.dataa(\Uregs|receiver|rf_push_pulse~combout ),
	.datab(\Uregs|receiver|fifo_rx|bottom [3]),
	.datac(\Uregs|receiver|fifo_rx|Decoder0~2_combout ),
	.datad(\Uregs|rf_pop~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[12][0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[12][0]~29 .lut_mask = 16'h1555;
defparam \Uregs|receiver|fifo_rx|fifo[12][0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N28
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Decoder1~14 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Decoder1~14_combout  = (!\Uregs|receiver|fifo_rx|top [0] & (\Uregs|receiver|fifo_rx|top [3] & (!\Uregs|receiver|fifo_rx|top [1] & \Uregs|receiver|fifo_rx|top [2])))

	.dataa(\Uregs|receiver|fifo_rx|top [0]),
	.datab(\Uregs|receiver|fifo_rx|top [3]),
	.datac(\Uregs|receiver|fifo_rx|top [1]),
	.datad(\Uregs|receiver|fifo_rx|top [2]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Decoder1~14_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Decoder1~14 .lut_mask = 16'h0400;
defparam \Uregs|receiver|fifo_rx|Decoder1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N12
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[12][0]~30 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[12][0]~30_combout  = (\Uregs|rx_reset~q ) # ((!\Uregs|receiver|fifo_rx|fifo[12][0]~29_combout  & ((\Uregs|receiver|fifo_rx|Decoder1~14_combout ) # (!\Uregs|receiver|rf_push_pulse~combout ))))

	.dataa(\Uregs|receiver|rf_push_pulse~combout ),
	.datab(\Uregs|receiver|fifo_rx|fifo[12][0]~29_combout ),
	.datac(\Uregs|rx_reset~q ),
	.datad(\Uregs|receiver|fifo_rx|Decoder1~14_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[12][0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[12][0]~30 .lut_mask = 16'hF3F1;
defparam \Uregs|receiver|fifo_rx|fifo[12][0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y19_N27
dffeas \Uregs|receiver|fifo_rx|fifo[12][2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[12][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[12][2] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[12][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y19_N21
dffeas \Uregs|receiver|fifo_rx|fifo[12][1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~33_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[12][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[12][1] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y19_N31
dffeas \Uregs|receiver|fifo_rx|fifo[13][0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~34_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[13][2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[13][0] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y19_N29
dffeas \Uregs|receiver|fifo_rx|fifo[12][0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~34_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[12][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[12][0] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N30
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|WideOr0~2 (
// Equation(s):
// \Uregs|receiver|fifo_rx|WideOr0~2_combout  = (\Uregs|receiver|fifo_rx|fifo[12][2]~q ) # ((\Uregs|receiver|fifo_rx|fifo[12][1]~q ) # ((\Uregs|receiver|fifo_rx|fifo[13][0]~q ) # (\Uregs|receiver|fifo_rx|fifo[12][0]~q )))

	.dataa(\Uregs|receiver|fifo_rx|fifo[12][2]~q ),
	.datab(\Uregs|receiver|fifo_rx|fifo[12][1]~q ),
	.datac(\Uregs|receiver|fifo_rx|fifo[13][0]~q ),
	.datad(\Uregs|receiver|fifo_rx|fifo[12][0]~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|WideOr0~2 .lut_mask = 16'hFFFE;
defparam \Uregs|receiver|fifo_rx|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N14
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|WideOr0~4 (
// Equation(s):
// \Uregs|receiver|fifo_rx|WideOr0~4_combout  = (\Uregs|receiver|fifo_rx|WideOr0~1_combout ) # ((\Uregs|receiver|fifo_rx|WideOr0~3_combout ) # ((\Uregs|receiver|fifo_rx|WideOr0~0_combout ) # (\Uregs|receiver|fifo_rx|WideOr0~2_combout )))

	.dataa(\Uregs|receiver|fifo_rx|WideOr0~1_combout ),
	.datab(\Uregs|receiver|fifo_rx|WideOr0~3_combout ),
	.datac(\Uregs|receiver|fifo_rx|WideOr0~0_combout ),
	.datad(\Uregs|receiver|fifo_rx|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|WideOr0~4 .lut_mask = 16'hFFFE;
defparam \Uregs|receiver|fifo_rx|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N8
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[4][0]~5 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[4][0]~5_combout  = (!\Uregs|receiver|rf_push_pulse~combout  & ((\Uregs|receiver|fifo_rx|bottom [3]) # ((!\Uregs|rf_pop~q ) # (!\Uregs|receiver|fifo_rx|Decoder0~2_combout ))))

	.dataa(\Uregs|receiver|rf_push_pulse~combout ),
	.datab(\Uregs|receiver|fifo_rx|bottom [3]),
	.datac(\Uregs|receiver|fifo_rx|Decoder0~2_combout ),
	.datad(\Uregs|rf_pop~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[4][0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[4][0]~5 .lut_mask = 16'h4555;
defparam \Uregs|receiver|fifo_rx|fifo[4][0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N14
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Decoder1~2 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Decoder1~2_combout  = (!\Uregs|receiver|fifo_rx|top [0] & (!\Uregs|receiver|fifo_rx|top [3] & (!\Uregs|receiver|fifo_rx|top [1] & \Uregs|receiver|fifo_rx|top [2])))

	.dataa(\Uregs|receiver|fifo_rx|top [0]),
	.datab(\Uregs|receiver|fifo_rx|top [3]),
	.datac(\Uregs|receiver|fifo_rx|top [1]),
	.datad(\Uregs|receiver|fifo_rx|top [2]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Decoder1~2 .lut_mask = 16'h0100;
defparam \Uregs|receiver|fifo_rx|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N26
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[4][0]~6 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[4][0]~6_combout  = (\Uregs|rx_reset~q ) # ((!\Uregs|receiver|fifo_rx|fifo[4][0]~5_combout  & ((\Uregs|receiver|fifo_rx|Decoder1~2_combout ) # (!\Uregs|receiver|rf_push_pulse~combout ))))

	.dataa(\Uregs|rx_reset~q ),
	.datab(\Uregs|receiver|fifo_rx|fifo[4][0]~5_combout ),
	.datac(\Uregs|receiver|fifo_rx|Decoder1~2_combout ),
	.datad(\Uregs|receiver|rf_push_pulse~combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[4][0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[4][0]~6 .lut_mask = 16'hBABB;
defparam \Uregs|receiver|fifo_rx|fifo[4][0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y20_N13
dffeas \Uregs|receiver|fifo_rx|fifo[4][2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[4][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[4][2] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N28
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[4][1]~feeder (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[4][1]~feeder_combout  = \Uregs|receiver|fifo_rx|fifo~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uregs|receiver|fifo_rx|fifo~33_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[4][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[4][1]~feeder .lut_mask = 16'hFF00;
defparam \Uregs|receiver|fifo_rx|fifo[4][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y20_N29
dffeas \Uregs|receiver|fifo_rx|fifo[4][1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|fifo_rx|fifo[4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|receiver|fifo_rx|fifo[4][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[4][1] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N11
dffeas \Uregs|receiver|fifo_rx|fifo[4][0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~34_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[4][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[4][0] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N24
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[5][2]~1 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[5][2]~1_combout  = (!\Uregs|receiver|rf_push_pulse~combout  & ((\Uregs|receiver|fifo_rx|bottom [3]) # ((!\Uregs|rf_pop~q ) # (!\Uregs|receiver|fifo_rx|Decoder0~0_combout ))))

	.dataa(\Uregs|receiver|rf_push_pulse~combout ),
	.datab(\Uregs|receiver|fifo_rx|bottom [3]),
	.datac(\Uregs|receiver|fifo_rx|Decoder0~0_combout ),
	.datad(\Uregs|rf_pop~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[5][2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[5][2]~1 .lut_mask = 16'h4555;
defparam \Uregs|receiver|fifo_rx|fifo[5][2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N12
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Decoder1~0 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Decoder1~0_combout  = (\Uregs|receiver|fifo_rx|top [0] & (!\Uregs|receiver|fifo_rx|top [3] & (!\Uregs|receiver|fifo_rx|top [1] & \Uregs|receiver|fifo_rx|top [2])))

	.dataa(\Uregs|receiver|fifo_rx|top [0]),
	.datab(\Uregs|receiver|fifo_rx|top [3]),
	.datac(\Uregs|receiver|fifo_rx|top [1]),
	.datad(\Uregs|receiver|fifo_rx|top [2]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Decoder1~0 .lut_mask = 16'h0200;
defparam \Uregs|receiver|fifo_rx|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N22
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[5][2]~2 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[5][2]~2_combout  = (\Uregs|rx_reset~q ) # ((!\Uregs|receiver|fifo_rx|fifo[5][2]~1_combout  & ((\Uregs|receiver|fifo_rx|Decoder1~0_combout ) # (!\Uregs|receiver|rf_push_pulse~combout ))))

	.dataa(\Uregs|rx_reset~q ),
	.datab(\Uregs|receiver|fifo_rx|fifo[5][2]~1_combout ),
	.datac(\Uregs|receiver|fifo_rx|Decoder1~0_combout ),
	.datad(\Uregs|receiver|rf_push_pulse~combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[5][2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[5][2]~2 .lut_mask = 16'hBABB;
defparam \Uregs|receiver|fifo_rx|fifo[5][2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y20_N13
dffeas \Uregs|receiver|fifo_rx|fifo[5][0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~34_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[5][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[5][0] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N10
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|WideOr0~10 (
// Equation(s):
// \Uregs|receiver|fifo_rx|WideOr0~10_combout  = (\Uregs|receiver|fifo_rx|fifo[4][2]~q ) # ((\Uregs|receiver|fifo_rx|fifo[4][1]~q ) # ((\Uregs|receiver|fifo_rx|fifo[4][0]~q ) # (\Uregs|receiver|fifo_rx|fifo[5][0]~q )))

	.dataa(\Uregs|receiver|fifo_rx|fifo[4][2]~q ),
	.datab(\Uregs|receiver|fifo_rx|fifo[4][1]~q ),
	.datac(\Uregs|receiver|fifo_rx|fifo[4][0]~q ),
	.datad(\Uregs|receiver|fifo_rx|fifo[5][0]~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|WideOr0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|WideOr0~10 .lut_mask = 16'hFFFE;
defparam \Uregs|receiver|fifo_rx|WideOr0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N26
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Decoder1~11 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Decoder1~11_combout  = (\Uregs|receiver|fifo_rx|top [0] & (!\Uregs|receiver|fifo_rx|top [3] & (\Uregs|receiver|fifo_rx|top [1] & !\Uregs|receiver|fifo_rx|top [2])))

	.dataa(\Uregs|receiver|fifo_rx|top [0]),
	.datab(\Uregs|receiver|fifo_rx|top [3]),
	.datac(\Uregs|receiver|fifo_rx|top [1]),
	.datad(\Uregs|receiver|fifo_rx|top [2]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Decoder1~11_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Decoder1~11 .lut_mask = 16'h0020;
defparam \Uregs|receiver|fifo_rx|Decoder1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N26
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[3][2]~23 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[3][2]~23_combout  = (!\Uregs|receiver|rf_push_pulse~combout  & ((\Uregs|receiver|fifo_rx|bottom [3]) # ((!\Uregs|rf_pop~q ) # (!\Uregs|receiver|fifo_rx|Decoder0~7_combout ))))

	.dataa(\Uregs|receiver|fifo_rx|bottom [3]),
	.datab(\Uregs|receiver|rf_push_pulse~combout ),
	.datac(\Uregs|receiver|fifo_rx|Decoder0~7_combout ),
	.datad(\Uregs|rf_pop~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[3][2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[3][2]~23 .lut_mask = 16'h2333;
defparam \Uregs|receiver|fifo_rx|fifo[3][2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N4
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[3][2]~24 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[3][2]~24_combout  = (\Uregs|rx_reset~q ) # ((!\Uregs|receiver|fifo_rx|fifo[3][2]~23_combout  & ((\Uregs|receiver|fifo_rx|Decoder1~11_combout ) # (!\Uregs|receiver|rf_push_pulse~combout ))))

	.dataa(\Uregs|receiver|fifo_rx|Decoder1~11_combout ),
	.datab(\Uregs|receiver|fifo_rx|fifo[3][2]~23_combout ),
	.datac(\Uregs|receiver|rf_push_pulse~combout ),
	.datad(\Uregs|rx_reset~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[3][2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[3][2]~24 .lut_mask = 16'hFF23;
defparam \Uregs|receiver|fifo_rx|fifo[3][2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N21
dffeas \Uregs|receiver|fifo_rx|fifo[3][1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~33_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[3][2]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[3][1] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y22_N27
dffeas \Uregs|receiver|fifo_rx|fifo[3][2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[3][2]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[3][2] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N10
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Decoder1~8 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Decoder1~8_combout  = (\Uregs|receiver|fifo_rx|top [1] & (!\Uregs|receiver|fifo_rx|top [0] & (!\Uregs|receiver|fifo_rx|top [2] & !\Uregs|receiver|fifo_rx|top [3])))

	.dataa(\Uregs|receiver|fifo_rx|top [1]),
	.datab(\Uregs|receiver|fifo_rx|top [0]),
	.datac(\Uregs|receiver|fifo_rx|top [2]),
	.datad(\Uregs|receiver|fifo_rx|top [3]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Decoder1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Decoder1~8 .lut_mask = 16'h0002;
defparam \Uregs|receiver|fifo_rx|Decoder1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N16
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[2][0]~17 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[2][0]~17_combout  = (!\Uregs|receiver|rf_push_pulse~combout  & ((\Uregs|receiver|fifo_rx|bottom [3]) # ((!\Uregs|receiver|fifo_rx|Decoder0~4_combout ) # (!\Uregs|rf_pop~q ))))

	.dataa(\Uregs|receiver|fifo_rx|bottom [3]),
	.datab(\Uregs|rf_pop~q ),
	.datac(\Uregs|receiver|fifo_rx|Decoder0~4_combout ),
	.datad(\Uregs|receiver|rf_push_pulse~combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[2][0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[2][0]~17 .lut_mask = 16'h00BF;
defparam \Uregs|receiver|fifo_rx|fifo[2][0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N0
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[2][0]~18 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[2][0]~18_combout  = (\Uregs|rx_reset~q ) # ((!\Uregs|receiver|fifo_rx|fifo[2][0]~17_combout  & ((\Uregs|receiver|fifo_rx|Decoder1~8_combout ) # (!\Uregs|receiver|rf_push_pulse~combout ))))

	.dataa(\Uregs|receiver|fifo_rx|Decoder1~8_combout ),
	.datab(\Uregs|rx_reset~q ),
	.datac(\Uregs|receiver|rf_push_pulse~combout ),
	.datad(\Uregs|receiver|fifo_rx|fifo[2][0]~17_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[2][0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[2][0]~18 .lut_mask = 16'hCCEF;
defparam \Uregs|receiver|fifo_rx|fifo[2][0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y22_N17
dffeas \Uregs|receiver|fifo_rx|fifo[2][2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[2][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[2][2] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y22_N17
dffeas \Uregs|receiver|fifo_rx|fifo[3][0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~34_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[3][2]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[3][0] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N16
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|WideOr0~11 (
// Equation(s):
// \Uregs|receiver|fifo_rx|WideOr0~11_combout  = (\Uregs|receiver|fifo_rx|fifo[3][1]~q ) # ((\Uregs|receiver|fifo_rx|fifo[3][2]~q ) # ((\Uregs|receiver|fifo_rx|fifo[2][2]~q ) # (\Uregs|receiver|fifo_rx|fifo[3][0]~q )))

	.dataa(\Uregs|receiver|fifo_rx|fifo[3][1]~q ),
	.datab(\Uregs|receiver|fifo_rx|fifo[3][2]~q ),
	.datac(\Uregs|receiver|fifo_rx|fifo[2][2]~q ),
	.datad(\Uregs|receiver|fifo_rx|fifo[3][0]~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|WideOr0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|WideOr0~11 .lut_mask = 16'hFFFE;
defparam \Uregs|receiver|fifo_rx|WideOr0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N16
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Decoder0~5 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Decoder0~5_combout  = (!\Uregs|receiver|fifo_rx|bottom [2] & (!\Uregs|lsr0~0_combout  & (!\Uregs|receiver|fifo_rx|bottom [1] & \Uregs|receiver|fifo_rx|bottom [0])))

	.dataa(\Uregs|receiver|fifo_rx|bottom [2]),
	.datab(\Uregs|lsr0~0_combout ),
	.datac(\Uregs|receiver|fifo_rx|bottom [1]),
	.datad(\Uregs|receiver|fifo_rx|bottom [0]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Decoder0~5 .lut_mask = 16'h0100;
defparam \Uregs|receiver|fifo_rx|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N20
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[1][0]~19 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[1][0]~19_combout  = (!\Uregs|receiver|rf_push_pulse~combout  & ((\Uregs|receiver|fifo_rx|bottom [3]) # ((!\Uregs|rf_pop~q ) # (!\Uregs|receiver|fifo_rx|Decoder0~5_combout ))))

	.dataa(\Uregs|receiver|rf_push_pulse~combout ),
	.datab(\Uregs|receiver|fifo_rx|bottom [3]),
	.datac(\Uregs|receiver|fifo_rx|Decoder0~5_combout ),
	.datad(\Uregs|rf_pop~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[1][0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[1][0]~19 .lut_mask = 16'h4555;
defparam \Uregs|receiver|fifo_rx|fifo[1][0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N16
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Decoder1~9 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Decoder1~9_combout  = (\Uregs|receiver|fifo_rx|top [0] & (!\Uregs|receiver|fifo_rx|top [3] & (!\Uregs|receiver|fifo_rx|top [1] & !\Uregs|receiver|fifo_rx|top [2])))

	.dataa(\Uregs|receiver|fifo_rx|top [0]),
	.datab(\Uregs|receiver|fifo_rx|top [3]),
	.datac(\Uregs|receiver|fifo_rx|top [1]),
	.datad(\Uregs|receiver|fifo_rx|top [2]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Decoder1~9_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Decoder1~9 .lut_mask = 16'h0002;
defparam \Uregs|receiver|fifo_rx|Decoder1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N6
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[1][0]~20 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[1][0]~20_combout  = (\Uregs|rx_reset~q ) # ((!\Uregs|receiver|fifo_rx|fifo[1][0]~19_combout  & ((\Uregs|receiver|fifo_rx|Decoder1~9_combout ) # (!\Uregs|receiver|rf_push_pulse~combout ))))

	.dataa(\Uregs|receiver|rf_push_pulse~combout ),
	.datab(\Uregs|receiver|fifo_rx|fifo[1][0]~19_combout ),
	.datac(\Uregs|rx_reset~q ),
	.datad(\Uregs|receiver|fifo_rx|Decoder1~9_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[1][0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[1][0]~20 .lut_mask = 16'hF3F1;
defparam \Uregs|receiver|fifo_rx|fifo[1][0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y22_N31
dffeas \Uregs|receiver|fifo_rx|fifo[1][1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~33_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[1][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[1][1] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y22_N19
dffeas \Uregs|receiver|fifo_rx|fifo[1][2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[1][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[1][2] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y22_N15
dffeas \Uregs|receiver|fifo_rx|fifo[2][0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~34_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[2][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[2][0] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y22_N29
dffeas \Uregs|receiver|fifo_rx|fifo[2][1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~33_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[2][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[2][1] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N14
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|WideOr0~12 (
// Equation(s):
// \Uregs|receiver|fifo_rx|WideOr0~12_combout  = (\Uregs|receiver|fifo_rx|fifo[1][1]~q ) # ((\Uregs|receiver|fifo_rx|fifo[1][2]~q ) # ((\Uregs|receiver|fifo_rx|fifo[2][0]~q ) # (\Uregs|receiver|fifo_rx|fifo[2][1]~q )))

	.dataa(\Uregs|receiver|fifo_rx|fifo[1][1]~q ),
	.datab(\Uregs|receiver|fifo_rx|fifo[1][2]~q ),
	.datac(\Uregs|receiver|fifo_rx|fifo[2][0]~q ),
	.datad(\Uregs|receiver|fifo_rx|fifo[2][1]~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|WideOr0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|WideOr0~12 .lut_mask = 16'hFFFE;
defparam \Uregs|receiver|fifo_rx|WideOr0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N18
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Decoder0~6 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Decoder0~6_combout  = (!\Uregs|receiver|fifo_rx|bottom [2] & (!\Uregs|receiver|fifo_rx|bottom [0] & (!\Uregs|receiver|fifo_rx|bottom [1] & !\Uregs|lsr0~0_combout )))

	.dataa(\Uregs|receiver|fifo_rx|bottom [2]),
	.datab(\Uregs|receiver|fifo_rx|bottom [0]),
	.datac(\Uregs|receiver|fifo_rx|bottom [1]),
	.datad(\Uregs|lsr0~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Decoder0~6 .lut_mask = 16'h0001;
defparam \Uregs|receiver|fifo_rx|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N16
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[0][2]~21 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[0][2]~21_combout  = (!\Uregs|receiver|rf_push_pulse~combout  & ((\Uregs|receiver|fifo_rx|bottom [3]) # ((!\Uregs|rf_pop~q ) # (!\Uregs|receiver|fifo_rx|Decoder0~6_combout ))))

	.dataa(\Uregs|receiver|rf_push_pulse~combout ),
	.datab(\Uregs|receiver|fifo_rx|bottom [3]),
	.datac(\Uregs|receiver|fifo_rx|Decoder0~6_combout ),
	.datad(\Uregs|rf_pop~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[0][2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[0][2]~21 .lut_mask = 16'h4555;
defparam \Uregs|receiver|fifo_rx|fifo[0][2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N2
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Decoder1~10 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Decoder1~10_combout  = (!\Uregs|receiver|fifo_rx|top [0] & (!\Uregs|receiver|fifo_rx|top [3] & (!\Uregs|receiver|fifo_rx|top [1] & !\Uregs|receiver|fifo_rx|top [2])))

	.dataa(\Uregs|receiver|fifo_rx|top [0]),
	.datab(\Uregs|receiver|fifo_rx|top [3]),
	.datac(\Uregs|receiver|fifo_rx|top [1]),
	.datad(\Uregs|receiver|fifo_rx|top [2]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Decoder1~10_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Decoder1~10 .lut_mask = 16'h0001;
defparam \Uregs|receiver|fifo_rx|Decoder1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N20
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[0][2]~22 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[0][2]~22_combout  = (\Uregs|rx_reset~q ) # ((!\Uregs|receiver|fifo_rx|fifo[0][2]~21_combout  & ((\Uregs|receiver|fifo_rx|Decoder1~10_combout ) # (!\Uregs|receiver|rf_push_pulse~combout ))))

	.dataa(\Uregs|receiver|fifo_rx|fifo[0][2]~21_combout ),
	.datab(\Uregs|receiver|fifo_rx|Decoder1~10_combout ),
	.datac(\Uregs|receiver|rf_push_pulse~combout ),
	.datad(\Uregs|rx_reset~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[0][2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[0][2]~22 .lut_mask = 16'hFF45;
defparam \Uregs|receiver|fifo_rx|fifo[0][2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N31
dffeas \Uregs|receiver|fifo_rx|fifo[0][1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~33_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[0][2]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[0][1] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y22_N25
dffeas \Uregs|receiver|fifo_rx|fifo[1][0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~34_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[1][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[1][0] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y22_N13
dffeas \Uregs|receiver|fifo_rx|fifo[0][2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[0][2]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[0][2] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y22_N19
dffeas \Uregs|receiver|fifo_rx|fifo[0][0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~34_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[0][2]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[0][0] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N28
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|WideOr0~13 (
// Equation(s):
// \Uregs|receiver|fifo_rx|WideOr0~13_combout  = (\Uregs|receiver|fifo_rx|fifo[0][1]~q ) # ((\Uregs|receiver|fifo_rx|fifo[1][0]~q ) # ((\Uregs|receiver|fifo_rx|fifo[0][2]~q ) # (\Uregs|receiver|fifo_rx|fifo[0][0]~q )))

	.dataa(\Uregs|receiver|fifo_rx|fifo[0][1]~q ),
	.datab(\Uregs|receiver|fifo_rx|fifo[1][0]~q ),
	.datac(\Uregs|receiver|fifo_rx|fifo[0][2]~q ),
	.datad(\Uregs|receiver|fifo_rx|fifo[0][0]~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|WideOr0~13_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|WideOr0~13 .lut_mask = 16'hFFFE;
defparam \Uregs|receiver|fifo_rx|WideOr0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N20
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|WideOr0~14 (
// Equation(s):
// \Uregs|receiver|fifo_rx|WideOr0~14_combout  = (\Uregs|receiver|fifo_rx|WideOr0~10_combout ) # ((\Uregs|receiver|fifo_rx|WideOr0~11_combout ) # ((\Uregs|receiver|fifo_rx|WideOr0~12_combout ) # (\Uregs|receiver|fifo_rx|WideOr0~13_combout )))

	.dataa(\Uregs|receiver|fifo_rx|WideOr0~10_combout ),
	.datab(\Uregs|receiver|fifo_rx|WideOr0~11_combout ),
	.datac(\Uregs|receiver|fifo_rx|WideOr0~12_combout ),
	.datad(\Uregs|receiver|fifo_rx|WideOr0~13_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|WideOr0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|WideOr0~14 .lut_mask = 16'hFFFE;
defparam \Uregs|receiver|fifo_rx|WideOr0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N16
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[6][2]~3 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[6][2]~3_combout  = (!\Uregs|receiver|rf_push_pulse~combout  & ((\Uregs|receiver|fifo_rx|bottom [3]) # ((!\Uregs|receiver|fifo_rx|Decoder0~1_combout ) # (!\Uregs|rf_pop~q ))))

	.dataa(\Uregs|receiver|fifo_rx|bottom [3]),
	.datab(\Uregs|rf_pop~q ),
	.datac(\Uregs|receiver|rf_push_pulse~combout ),
	.datad(\Uregs|receiver|fifo_rx|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[6][2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[6][2]~3 .lut_mask = 16'h0B0F;
defparam \Uregs|receiver|fifo_rx|fifo[6][2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N6
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Decoder1~1 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Decoder1~1_combout  = (\Uregs|receiver|fifo_rx|top [2] & (!\Uregs|receiver|fifo_rx|top [3] & (!\Uregs|receiver|fifo_rx|top [0] & \Uregs|receiver|fifo_rx|top [1])))

	.dataa(\Uregs|receiver|fifo_rx|top [2]),
	.datab(\Uregs|receiver|fifo_rx|top [3]),
	.datac(\Uregs|receiver|fifo_rx|top [0]),
	.datad(\Uregs|receiver|fifo_rx|top [1]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Decoder1~1 .lut_mask = 16'h0200;
defparam \Uregs|receiver|fifo_rx|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N8
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[6][2]~4 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[6][2]~4_combout  = (\Uregs|rx_reset~q ) # ((!\Uregs|receiver|fifo_rx|fifo[6][2]~3_combout  & ((\Uregs|receiver|fifo_rx|Decoder1~1_combout ) # (!\Uregs|receiver|rf_push_pulse~combout ))))

	.dataa(\Uregs|rx_reset~q ),
	.datab(\Uregs|receiver|fifo_rx|fifo[6][2]~3_combout ),
	.datac(\Uregs|receiver|rf_push_pulse~combout ),
	.datad(\Uregs|receiver|fifo_rx|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[6][2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[6][2]~4 .lut_mask = 16'hBBAB;
defparam \Uregs|receiver|fifo_rx|fifo[6][2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y20_N31
dffeas \Uregs|receiver|fifo_rx|fifo[6][0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~34_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[6][2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[6][0] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y20_N23
dffeas \Uregs|receiver|fifo_rx|fifo[5][1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~33_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[5][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[5][1] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y20_N29
dffeas \Uregs|receiver|fifo_rx|fifo[5][2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[5][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[5][2] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y20_N25
dffeas \Uregs|receiver|fifo_rx|fifo[6][1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~33_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[6][2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[6][1] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N28
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|WideOr0~8 (
// Equation(s):
// \Uregs|receiver|fifo_rx|WideOr0~8_combout  = (\Uregs|receiver|fifo_rx|fifo[6][0]~q ) # ((\Uregs|receiver|fifo_rx|fifo[5][1]~q ) # ((\Uregs|receiver|fifo_rx|fifo[5][2]~q ) # (\Uregs|receiver|fifo_rx|fifo[6][1]~q )))

	.dataa(\Uregs|receiver|fifo_rx|fifo[6][0]~q ),
	.datab(\Uregs|receiver|fifo_rx|fifo[5][1]~q ),
	.datac(\Uregs|receiver|fifo_rx|fifo[5][2]~q ),
	.datad(\Uregs|receiver|fifo_rx|fifo[6][1]~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|WideOr0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|WideOr0~8 .lut_mask = 16'hFFFE;
defparam \Uregs|receiver|fifo_rx|WideOr0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N22
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Decoder1~6 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Decoder1~6_combout  = (!\Uregs|receiver|fifo_rx|top [0] & (\Uregs|receiver|fifo_rx|top [3] & (!\Uregs|receiver|fifo_rx|top [1] & !\Uregs|receiver|fifo_rx|top [2])))

	.dataa(\Uregs|receiver|fifo_rx|top [0]),
	.datab(\Uregs|receiver|fifo_rx|top [3]),
	.datac(\Uregs|receiver|fifo_rx|top [1]),
	.datad(\Uregs|receiver|fifo_rx|top [2]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Decoder1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Decoder1~6 .lut_mask = 16'h0004;
defparam \Uregs|receiver|fifo_rx|Decoder1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N0
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[8][0]~13 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[8][0]~13_combout  = (!\Uregs|receiver|rf_push_pulse~combout  & (((!\Uregs|rf_pop~q ) # (!\Uregs|receiver|fifo_rx|Decoder0~6_combout )) # (!\Uregs|receiver|fifo_rx|bottom [3])))

	.dataa(\Uregs|receiver|rf_push_pulse~combout ),
	.datab(\Uregs|receiver|fifo_rx|bottom [3]),
	.datac(\Uregs|receiver|fifo_rx|Decoder0~6_combout ),
	.datad(\Uregs|rf_pop~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[8][0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[8][0]~13 .lut_mask = 16'h1555;
defparam \Uregs|receiver|fifo_rx|fifo[8][0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N30
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[8][0]~14 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[8][0]~14_combout  = (\Uregs|rx_reset~q ) # ((!\Uregs|receiver|fifo_rx|fifo[8][0]~13_combout  & ((\Uregs|receiver|fifo_rx|Decoder1~6_combout ) # (!\Uregs|receiver|rf_push_pulse~combout ))))

	.dataa(\Uregs|receiver|rf_push_pulse~combout ),
	.datab(\Uregs|receiver|fifo_rx|Decoder1~6_combout ),
	.datac(\Uregs|rx_reset~q ),
	.datad(\Uregs|receiver|fifo_rx|fifo[8][0]~13_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[8][0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[8][0]~14 .lut_mask = 16'hF0FD;
defparam \Uregs|receiver|fifo_rx|fifo[8][0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y21_N23
dffeas \Uregs|receiver|fifo_rx|fifo[8][1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~33_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[8][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[8][1] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y21_N29
dffeas \Uregs|receiver|fifo_rx|fifo[8][0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~34_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[8][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[8][0] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[8][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y21_N15
dffeas \Uregs|receiver|fifo_rx|fifo[8][2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[8][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[8][2] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N4
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[9][0]~11 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[9][0]~11_combout  = (!\Uregs|receiver|rf_push_pulse~combout  & (((!\Uregs|rf_pop~q ) # (!\Uregs|receiver|fifo_rx|Decoder0~5_combout )) # (!\Uregs|receiver|fifo_rx|bottom [3])))

	.dataa(\Uregs|receiver|rf_push_pulse~combout ),
	.datab(\Uregs|receiver|fifo_rx|bottom [3]),
	.datac(\Uregs|receiver|fifo_rx|Decoder0~5_combout ),
	.datad(\Uregs|rf_pop~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[9][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[9][0]~11 .lut_mask = 16'h1555;
defparam \Uregs|receiver|fifo_rx|fifo[9][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N8
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Decoder1~5 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Decoder1~5_combout  = (\Uregs|receiver|fifo_rx|top [0] & (\Uregs|receiver|fifo_rx|top [3] & (!\Uregs|receiver|fifo_rx|top [1] & !\Uregs|receiver|fifo_rx|top [2])))

	.dataa(\Uregs|receiver|fifo_rx|top [0]),
	.datab(\Uregs|receiver|fifo_rx|top [3]),
	.datac(\Uregs|receiver|fifo_rx|top [1]),
	.datad(\Uregs|receiver|fifo_rx|top [2]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Decoder1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Decoder1~5 .lut_mask = 16'h0008;
defparam \Uregs|receiver|fifo_rx|Decoder1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N18
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[9][0]~12 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[9][0]~12_combout  = (\Uregs|rx_reset~q ) # ((!\Uregs|receiver|fifo_rx|fifo[9][0]~11_combout  & ((\Uregs|receiver|fifo_rx|Decoder1~5_combout ) # (!\Uregs|receiver|rf_push_pulse~combout ))))

	.dataa(\Uregs|rx_reset~q ),
	.datab(\Uregs|receiver|fifo_rx|fifo[9][0]~11_combout ),
	.datac(\Uregs|receiver|fifo_rx|Decoder1~5_combout ),
	.datad(\Uregs|receiver|rf_push_pulse~combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[9][0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[9][0]~12 .lut_mask = 16'hBABB;
defparam \Uregs|receiver|fifo_rx|fifo[9][0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y21_N19
dffeas \Uregs|receiver|fifo_rx|fifo[9][0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~34_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[9][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[9][0] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N20
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|WideOr0~6 (
// Equation(s):
// \Uregs|receiver|fifo_rx|WideOr0~6_combout  = (\Uregs|receiver|fifo_rx|fifo[8][1]~q ) # ((\Uregs|receiver|fifo_rx|fifo[8][0]~q ) # ((\Uregs|receiver|fifo_rx|fifo[8][2]~q ) # (\Uregs|receiver|fifo_rx|fifo[9][0]~q )))

	.dataa(\Uregs|receiver|fifo_rx|fifo[8][1]~q ),
	.datab(\Uregs|receiver|fifo_rx|fifo[8][0]~q ),
	.datac(\Uregs|receiver|fifo_rx|fifo[8][2]~q ),
	.datad(\Uregs|receiver|fifo_rx|fifo[9][0]~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|WideOr0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|WideOr0~6 .lut_mask = 16'hFFFE;
defparam \Uregs|receiver|fifo_rx|WideOr0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y21_N17
dffeas \Uregs|receiver|fifo_rx|fifo[9][1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~33_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[9][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[9][1] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y21_N25
dffeas \Uregs|receiver|fifo_rx|fifo[9][2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[9][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[9][2] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y21_N27
dffeas \Uregs|receiver|fifo_rx|fifo[10][0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~34_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[10][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[10][0] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[10][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y21_N17
dffeas \Uregs|receiver|fifo_rx|fifo[10][1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~33_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[10][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[10][1] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N26
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|WideOr0~5 (
// Equation(s):
// \Uregs|receiver|fifo_rx|WideOr0~5_combout  = (\Uregs|receiver|fifo_rx|fifo[9][1]~q ) # ((\Uregs|receiver|fifo_rx|fifo[9][2]~q ) # ((\Uregs|receiver|fifo_rx|fifo[10][0]~q ) # (\Uregs|receiver|fifo_rx|fifo[10][1]~q )))

	.dataa(\Uregs|receiver|fifo_rx|fifo[9][1]~q ),
	.datab(\Uregs|receiver|fifo_rx|fifo[9][2]~q ),
	.datac(\Uregs|receiver|fifo_rx|fifo[10][0]~q ),
	.datad(\Uregs|receiver|fifo_rx|fifo[10][1]~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|WideOr0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|WideOr0~5 .lut_mask = 16'hFFFE;
defparam \Uregs|receiver|fifo_rx|WideOr0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N14
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[7][0]~7 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[7][0]~7_combout  = (!\Uregs|receiver|rf_push_pulse~combout  & ((\Uregs|receiver|fifo_rx|bottom [3]) # ((!\Uregs|receiver|fifo_rx|Decoder0~3_combout ) # (!\Uregs|rf_pop~q ))))

	.dataa(\Uregs|receiver|fifo_rx|bottom [3]),
	.datab(\Uregs|rf_pop~q ),
	.datac(\Uregs|receiver|rf_push_pulse~combout ),
	.datad(\Uregs|receiver|fifo_rx|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[7][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[7][0]~7 .lut_mask = 16'h0B0F;
defparam \Uregs|receiver|fifo_rx|fifo[7][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N0
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Decoder1~3 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Decoder1~3_combout  = (\Uregs|receiver|fifo_rx|top [2] & (!\Uregs|receiver|fifo_rx|top [3] & (\Uregs|receiver|fifo_rx|top [0] & \Uregs|receiver|fifo_rx|top [1])))

	.dataa(\Uregs|receiver|fifo_rx|top [2]),
	.datab(\Uregs|receiver|fifo_rx|top [3]),
	.datac(\Uregs|receiver|fifo_rx|top [0]),
	.datad(\Uregs|receiver|fifo_rx|top [1]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Decoder1~3 .lut_mask = 16'h2000;
defparam \Uregs|receiver|fifo_rx|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N30
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[7][0]~8 (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[7][0]~8_combout  = (\Uregs|rx_reset~q ) # ((!\Uregs|receiver|fifo_rx|fifo[7][0]~7_combout  & ((\Uregs|receiver|fifo_rx|Decoder1~3_combout ) # (!\Uregs|receiver|rf_push_pulse~combout ))))

	.dataa(\Uregs|rx_reset~q ),
	.datab(\Uregs|receiver|fifo_rx|fifo[7][0]~7_combout ),
	.datac(\Uregs|receiver|rf_push_pulse~combout ),
	.datad(\Uregs|receiver|fifo_rx|Decoder1~3_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[7][0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[7][0]~8 .lut_mask = 16'hBBAB;
defparam \Uregs|receiver|fifo_rx|fifo[7][0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y20_N21
dffeas \Uregs|receiver|fifo_rx|fifo[7][0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~34_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[7][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[7][0] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N15
dffeas \Uregs|receiver|fifo_rx|fifo[7][1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~33_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[7][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[7][1] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N7
dffeas \Uregs|receiver|fifo_rx|fifo[7][2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|fifo~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|fifo[7][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[7][2] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N26
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|fifo[6][2]~feeder (
// Equation(s):
// \Uregs|receiver|fifo_rx|fifo[6][2]~feeder_combout  = \Uregs|receiver|fifo_rx|fifo~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uregs|receiver|fifo_rx|fifo~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|fifo[6][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[6][2]~feeder .lut_mask = 16'hFF00;
defparam \Uregs|receiver|fifo_rx|fifo[6][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y20_N27
dffeas \Uregs|receiver|fifo_rx|fifo[6][2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|fifo_rx|fifo[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|receiver|fifo_rx|fifo[6][2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|fifo[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|fifo[6][2] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|fifo[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N6
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|WideOr0~7 (
// Equation(s):
// \Uregs|receiver|fifo_rx|WideOr0~7_combout  = (\Uregs|receiver|fifo_rx|fifo[7][0]~q ) # ((\Uregs|receiver|fifo_rx|fifo[7][1]~q ) # ((\Uregs|receiver|fifo_rx|fifo[7][2]~q ) # (\Uregs|receiver|fifo_rx|fifo[6][2]~q )))

	.dataa(\Uregs|receiver|fifo_rx|fifo[7][0]~q ),
	.datab(\Uregs|receiver|fifo_rx|fifo[7][1]~q ),
	.datac(\Uregs|receiver|fifo_rx|fifo[7][2]~q ),
	.datad(\Uregs|receiver|fifo_rx|fifo[6][2]~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|WideOr0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|WideOr0~7 .lut_mask = 16'hFFFE;
defparam \Uregs|receiver|fifo_rx|WideOr0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N22
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|WideOr0~9 (
// Equation(s):
// \Uregs|receiver|fifo_rx|WideOr0~9_combout  = (\Uregs|receiver|fifo_rx|WideOr0~8_combout ) # ((\Uregs|receiver|fifo_rx|WideOr0~6_combout ) # ((\Uregs|receiver|fifo_rx|WideOr0~5_combout ) # (\Uregs|receiver|fifo_rx|WideOr0~7_combout )))

	.dataa(\Uregs|receiver|fifo_rx|WideOr0~8_combout ),
	.datab(\Uregs|receiver|fifo_rx|WideOr0~6_combout ),
	.datac(\Uregs|receiver|fifo_rx|WideOr0~5_combout ),
	.datad(\Uregs|receiver|fifo_rx|WideOr0~7_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|WideOr0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|WideOr0~9 .lut_mask = 16'hFFFE;
defparam \Uregs|receiver|fifo_rx|WideOr0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N4
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|WideOr0~15 (
// Equation(s):
// \Uregs|receiver|fifo_rx|WideOr0~15_combout  = (\Uregs|receiver|fifo_rx|WideOr0~4_combout ) # ((\Uregs|receiver|fifo_rx|WideOr0~14_combout ) # (\Uregs|receiver|fifo_rx|WideOr0~9_combout ))

	.dataa(gnd),
	.datab(\Uregs|receiver|fifo_rx|WideOr0~4_combout ),
	.datac(\Uregs|receiver|fifo_rx|WideOr0~14_combout ),
	.datad(\Uregs|receiver|fifo_rx|WideOr0~9_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|WideOr0~15_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|WideOr0~15 .lut_mask = 16'hFFFC;
defparam \Uregs|receiver|fifo_rx|WideOr0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N5
dffeas \Uregs|lsr7_d (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|fifo_rx|WideOr0~15_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|lsr7_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|lsr7_d .is_wysiwyg = "true";
defparam \Uregs|lsr7_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N8
cycloneive_lcell_comb \Uregs|lsr7r~0 (
// Equation(s):
// \Uregs|lsr7r~0_combout  = (!\Uregs|lsr_mask~combout  & ((\Uregs|lsr7r~q ) # ((!\Uregs|lsr7_d~q  & \Uregs|receiver|fifo_rx|WideOr0~15_combout ))))

	.dataa(\Uregs|lsr_mask~combout ),
	.datab(\Uregs|lsr7_d~q ),
	.datac(\Uregs|lsr7r~q ),
	.datad(\Uregs|receiver|fifo_rx|WideOr0~15_combout ),
	.cin(gnd),
	.combout(\Uregs|lsr7r~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|lsr7r~0 .lut_mask = 16'h5150;
defparam \Uregs|lsr7r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N9
dffeas \Uregs|lsr7r (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|lsr7r~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|lsr7r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|lsr7r .is_wysiwyg = "true";
defparam \Uregs|lsr7r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N4
cycloneive_lcell_comb \Uregs|Mux0~9 (
// Equation(s):
// \Uregs|Mux0~9_combout  = (\U_controller|uart_addr_o [0] & \Uregs|lsr7r~q )

	.dataa(\U_controller|uart_addr_o [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uregs|lsr7r~q ),
	.cin(gnd),
	.combout(\Uregs|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux0~9 .lut_mask = 16'hAA00;
defparam \Uregs|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N18
cycloneive_lcell_comb \Uregs|Mux0~4 (
// Equation(s):
// \Uregs|Mux0~4_combout  = (\U_controller|uart_addr_o [2] & ((!\U_controller|uart_addr_o [1]))) # (!\U_controller|uart_addr_o [2] & (\U_controller|uart_addr_o [0]))

	.dataa(\U_controller|uart_addr_o [0]),
	.datab(\U_controller|uart_addr_o [2]),
	.datac(gnd),
	.datad(\U_controller|uart_addr_o [1]),
	.cin(gnd),
	.combout(\Uregs|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux0~4 .lut_mask = 16'h22EE;
defparam \Uregs|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N14
cycloneive_lcell_comb \Uregs|Mux0~10 (
// Equation(s):
// \Uregs|Mux0~10_combout  = (\Uregs|Mux0~5_combout  & (\Uregs|Mux0~9_combout  & ((\Uregs|Mux0~4_combout )))) # (!\Uregs|Mux0~5_combout  & (((\Uregs|lcr [7]) # (!\Uregs|Mux0~4_combout ))))

	.dataa(\Uregs|Mux0~5_combout ),
	.datab(\Uregs|Mux0~9_combout ),
	.datac(\Uregs|lcr [7]),
	.datad(\Uregs|Mux0~4_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux0~10 .lut_mask = 16'hD855;
defparam \Uregs|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N16
cycloneive_lcell_comb \Uregs|always8~0 (
// Equation(s):
// \Uregs|always8~0_combout  = (\U_controller|uart_addr_o [2] & (\U_controller|uart_addr_o [1] & (\U_controller|uart_we_o~q  & \U_controller|uart_addr_o [0])))

	.dataa(\U_controller|uart_addr_o [2]),
	.datab(\U_controller|uart_addr_o [1]),
	.datac(\U_controller|uart_we_o~q ),
	.datad(\U_controller|uart_addr_o [0]),
	.cin(gnd),
	.combout(\Uregs|always8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|always8~0 .lut_mask = 16'h8000;
defparam \Uregs|always8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y18_N17
dffeas \Uregs|scratch[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [7]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|scratch [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|scratch[7] .is_wysiwyg = "true";
defparam \Uregs|scratch[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N20
cycloneive_lcell_comb \Uregs|Mux0~3 (
// Equation(s):
// \Uregs|Mux0~3_combout  = (\U_controller|uart_addr_o [1] & \U_controller|uart_addr_o [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|uart_addr_o [1]),
	.datad(\U_controller|uart_addr_o [2]),
	.cin(gnd),
	.combout(\Uregs|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux0~3 .lut_mask = 16'hF000;
defparam \Uregs|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N16
cycloneive_lcell_comb \Uregs|Mux0~11 (
// Equation(s):
// \Uregs|Mux0~11_combout  = (\Uregs|Mux0~10_combout  & ((\Uregs|msr [7]) # ((!\Uregs|Mux0~3_combout )))) # (!\Uregs|Mux0~10_combout  & (((\Uregs|scratch [7] & \Uregs|Mux0~3_combout ))))

	.dataa(\Uregs|msr [7]),
	.datab(\Uregs|Mux0~10_combout ),
	.datac(\Uregs|scratch [7]),
	.datad(\Uregs|Mux0~3_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux0~11 .lut_mask = 16'hB8CC;
defparam \Uregs|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N4
cycloneive_lcell_comb \U_controller|Selector87~0 (
// Equation(s):
// \U_controller|Selector87~0_combout  = (\U_controller|state.ST_READ_DATA_COME~q  & ((\Uregs|Mux0~2_combout  & (\Uregs|Mux0~8_combout )) # (!\Uregs|Mux0~2_combout  & ((\Uregs|Mux0~11_combout )))))

	.dataa(\Uregs|Mux0~8_combout ),
	.datab(\U_controller|state.ST_READ_DATA_COME~q ),
	.datac(\Uregs|Mux0~11_combout ),
	.datad(\Uregs|Mux0~2_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector87~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector87~0 .lut_mask = 16'h88C0;
defparam \U_controller|Selector87~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y18_N5
dffeas \U_controller|r_firt_para[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector87~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_firt_para[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_firt_para [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_firt_para[7] .is_wysiwyg = "true";
defparam \U_controller|r_firt_para[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N30
cycloneive_lcell_comb \U_controller|Selector89~0 (
// Equation(s):
// \U_controller|Selector89~0_combout  = (\U_controller|state.ST_READ_DATA_COME~q  & ((\Uregs|Mux0~2_combout  & (\Uregs|Mux2~7_combout )) # (!\Uregs|Mux0~2_combout  & ((\Uregs|Mux2~8_combout )))))

	.dataa(\Uregs|Mux2~7_combout ),
	.datab(\Uregs|Mux2~8_combout ),
	.datac(\U_controller|state.ST_READ_DATA_COME~q ),
	.datad(\Uregs|Mux0~2_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector89~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector89~0 .lut_mask = 16'hA0C0;
defparam \U_controller|Selector89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y18_N31
dffeas \U_controller|r_firt_para[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector89~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_firt_para[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_firt_para [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_firt_para[5] .is_wysiwyg = "true";
defparam \U_controller|r_firt_para[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N16
cycloneive_lcell_comb \Uregs|block_cnt[0]~8 (
// Equation(s):
// \Uregs|block_cnt[0]~8_combout  = \Uregs|block_cnt [0] $ (VCC)
// \Uregs|block_cnt[0]~9  = CARRY(\Uregs|block_cnt [0])

	.dataa(gnd),
	.datab(\Uregs|block_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Uregs|block_cnt[0]~8_combout ),
	.cout(\Uregs|block_cnt[0]~9 ));
// synopsys translate_off
defparam \Uregs|block_cnt[0]~8 .lut_mask = 16'h33CC;
defparam \Uregs|block_cnt[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N8
cycloneive_lcell_comb \Uregs|lsr5_d~feeder (
// Equation(s):
// \Uregs|lsr5_d~feeder_combout  = \Uregs|lsr5~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uregs|lsr5~combout ),
	.cin(gnd),
	.combout(\Uregs|lsr5_d~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|lsr5_d~feeder .lut_mask = 16'hFF00;
defparam \Uregs|lsr5_d~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y18_N9
dffeas \Uregs|lsr5_d (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|lsr5_d~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|lsr5_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|lsr5_d .is_wysiwyg = "true";
defparam \Uregs|lsr5_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N12
cycloneive_lcell_comb \Uregs|lsr5r~0 (
// Equation(s):
// \Uregs|lsr5r~0_combout  = (\Uregs|fifo_write~0_combout ) # ((\Uregs|lsr5r~q  & ((\Uregs|lsr5~combout ) # (!\Uregs|lsr5_d~q ))))

	.dataa(\Uregs|fifo_write~0_combout ),
	.datab(\Uregs|lsr5_d~q ),
	.datac(\Uregs|lsr5r~q ),
	.datad(\Uregs|lsr5~combout ),
	.cin(gnd),
	.combout(\Uregs|lsr5r~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|lsr5r~0 .lut_mask = 16'hFABA;
defparam \Uregs|lsr5r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y18_N13
dffeas \Uregs|lsr5r (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|lsr5r~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|lsr5r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|lsr5r .is_wysiwyg = "true";
defparam \Uregs|lsr5r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N10
cycloneive_lcell_comb \Uregs|always31~0 (
// Equation(s):
// \Uregs|always31~0_combout  = (!\Uregs|lsr5r~q  & \Uregs|fifo_write~0_combout )

	.dataa(\Uregs|lsr5r~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uregs|fifo_write~0_combout ),
	.cin(gnd),
	.combout(\Uregs|always31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|always31~0 .lut_mask = 16'h5500;
defparam \Uregs|always31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N18
cycloneive_lcell_comb \Uregs|block_cnt[1]~11 (
// Equation(s):
// \Uregs|block_cnt[1]~11_combout  = (\Uregs|block_cnt [1] & (\Uregs|block_cnt[0]~9  & VCC)) # (!\Uregs|block_cnt [1] & (!\Uregs|block_cnt[0]~9 ))
// \Uregs|block_cnt[1]~12  = CARRY((!\Uregs|block_cnt [1] & !\Uregs|block_cnt[0]~9 ))

	.dataa(gnd),
	.datab(\Uregs|block_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|block_cnt[0]~9 ),
	.combout(\Uregs|block_cnt[1]~11_combout ),
	.cout(\Uregs|block_cnt[1]~12 ));
// synopsys translate_off
defparam \Uregs|block_cnt[1]~11 .lut_mask = 16'hC303;
defparam \Uregs|block_cnt[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y18_N19
dffeas \Uregs|block_cnt[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|block_cnt[1]~11_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Uregs|always31~0_combout ),
	.ena(\Uregs|block_cnt[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|block_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|block_cnt[1] .is_wysiwyg = "true";
defparam \Uregs|block_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N20
cycloneive_lcell_comb \Uregs|block_cnt[2]~13 (
// Equation(s):
// \Uregs|block_cnt[2]~13_combout  = (\Uregs|block_cnt [2] & ((GND) # (!\Uregs|block_cnt[1]~12 ))) # (!\Uregs|block_cnt [2] & (\Uregs|block_cnt[1]~12  $ (GND)))
// \Uregs|block_cnt[2]~14  = CARRY((\Uregs|block_cnt [2]) # (!\Uregs|block_cnt[1]~12 ))

	.dataa(gnd),
	.datab(\Uregs|block_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|block_cnt[1]~12 ),
	.combout(\Uregs|block_cnt[2]~13_combout ),
	.cout(\Uregs|block_cnt[2]~14 ));
// synopsys translate_off
defparam \Uregs|block_cnt[2]~13 .lut_mask = 16'h3CCF;
defparam \Uregs|block_cnt[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y18_N21
dffeas \Uregs|block_cnt[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|block_cnt[2]~13_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Uregs|always31~0_combout ),
	.ena(\Uregs|block_cnt[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|block_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|block_cnt[2] .is_wysiwyg = "true";
defparam \Uregs|block_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N22
cycloneive_lcell_comb \Uregs|block_cnt[3]~15 (
// Equation(s):
// \Uregs|block_cnt[3]~15_combout  = (\Uregs|block_cnt [3] & (\Uregs|block_cnt[2]~14  & VCC)) # (!\Uregs|block_cnt [3] & (!\Uregs|block_cnt[2]~14 ))
// \Uregs|block_cnt[3]~16  = CARRY((!\Uregs|block_cnt [3] & !\Uregs|block_cnt[2]~14 ))

	.dataa(\Uregs|block_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|block_cnt[2]~14 ),
	.combout(\Uregs|block_cnt[3]~15_combout ),
	.cout(\Uregs|block_cnt[3]~16 ));
// synopsys translate_off
defparam \Uregs|block_cnt[3]~15 .lut_mask = 16'hA505;
defparam \Uregs|block_cnt[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y19_N21
dffeas \Uregs|lcr[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [2]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|lcr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|lcr[2] .is_wysiwyg = "true";
defparam \Uregs|lcr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N22
cycloneive_lcell_comb \Uregs|Decoder3~0 (
// Equation(s):
// \Uregs|Decoder3~0_combout  = ((!\Uregs|lcr [0]) # (!\Uregs|lcr [2])) # (!\Uregs|lcr [1])

	.dataa(gnd),
	.datab(\Uregs|lcr [1]),
	.datac(\Uregs|lcr [2]),
	.datad(\Uregs|lcr [0]),
	.cin(gnd),
	.combout(\Uregs|Decoder3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Decoder3~0 .lut_mask = 16'h3FFF;
defparam \Uregs|Decoder3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y18_N23
dffeas \Uregs|block_cnt[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|block_cnt[3]~15_combout ),
	.asdata(\Uregs|Decoder3~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Uregs|always31~0_combout ),
	.ena(\Uregs|block_cnt[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|block_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|block_cnt[3] .is_wysiwyg = "true";
defparam \Uregs|block_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N24
cycloneive_lcell_comb \Uregs|block_cnt[4]~17 (
// Equation(s):
// \Uregs|block_cnt[4]~17_combout  = (\Uregs|block_cnt [4] & ((GND) # (!\Uregs|block_cnt[3]~16 ))) # (!\Uregs|block_cnt [4] & (\Uregs|block_cnt[3]~16  $ (GND)))
// \Uregs|block_cnt[4]~18  = CARRY((\Uregs|block_cnt [4]) # (!\Uregs|block_cnt[3]~16 ))

	.dataa(gnd),
	.datab(\Uregs|block_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|block_cnt[3]~16 ),
	.combout(\Uregs|block_cnt[4]~17_combout ),
	.cout(\Uregs|block_cnt[4]~18 ));
// synopsys translate_off
defparam \Uregs|block_cnt[4]~17 .lut_mask = 16'h3CCF;
defparam \Uregs|block_cnt[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N0
cycloneive_lcell_comb \Uregs|WideOr4~0 (
// Equation(s):
// \Uregs|WideOr4~0_combout  = \Uregs|lcr [3] $ (\Uregs|lcr [0] $ (\Uregs|lcr [2]))

	.dataa(gnd),
	.datab(\Uregs|lcr [3]),
	.datac(\Uregs|lcr [0]),
	.datad(\Uregs|lcr [2]),
	.cin(gnd),
	.combout(\Uregs|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|WideOr4~0 .lut_mask = 16'hC33C;
defparam \Uregs|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y18_N25
dffeas \Uregs|block_cnt[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|block_cnt[4]~17_combout ),
	.asdata(\Uregs|WideOr4~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Uregs|always31~0_combout ),
	.ena(\Uregs|block_cnt[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|block_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|block_cnt[4] .is_wysiwyg = "true";
defparam \Uregs|block_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N26
cycloneive_lcell_comb \Uregs|block_cnt[5]~19 (
// Equation(s):
// \Uregs|block_cnt[5]~19_combout  = (\Uregs|block_cnt [5] & (\Uregs|block_cnt[4]~18  & VCC)) # (!\Uregs|block_cnt [5] & (!\Uregs|block_cnt[4]~18 ))
// \Uregs|block_cnt[5]~20  = CARRY((!\Uregs|block_cnt [5] & !\Uregs|block_cnt[4]~18 ))

	.dataa(\Uregs|block_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|block_cnt[4]~18 ),
	.combout(\Uregs|block_cnt[5]~19_combout ),
	.cout(\Uregs|block_cnt[5]~20 ));
// synopsys translate_off
defparam \Uregs|block_cnt[5]~19 .lut_mask = 16'hA505;
defparam \Uregs|block_cnt[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N0
cycloneive_lcell_comb \Uregs|WideOr3~0 (
// Equation(s):
// \Uregs|WideOr3~0_combout  = \Uregs|lcr [1] $ (((\Uregs|lcr [3] & (\Uregs|lcr [2] & !\Uregs|lcr [0])) # (!\Uregs|lcr [3] & (!\Uregs|lcr [2] & \Uregs|lcr [0]))))

	.dataa(\Uregs|lcr [3]),
	.datab(\Uregs|lcr [2]),
	.datac(\Uregs|lcr [0]),
	.datad(\Uregs|lcr [1]),
	.cin(gnd),
	.combout(\Uregs|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|WideOr3~0 .lut_mask = 16'hE718;
defparam \Uregs|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y18_N27
dffeas \Uregs|block_cnt[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|block_cnt[5]~19_combout ),
	.asdata(\Uregs|WideOr3~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Uregs|always31~0_combout ),
	.ena(\Uregs|block_cnt[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|block_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|block_cnt[5] .is_wysiwyg = "true";
defparam \Uregs|block_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N28
cycloneive_lcell_comb \Uregs|block_cnt[6]~21 (
// Equation(s):
// \Uregs|block_cnt[6]~21_combout  = (\Uregs|block_cnt [6] & ((GND) # (!\Uregs|block_cnt[5]~20 ))) # (!\Uregs|block_cnt [6] & (\Uregs|block_cnt[5]~20  $ (GND)))
// \Uregs|block_cnt[6]~22  = CARRY((\Uregs|block_cnt [6]) # (!\Uregs|block_cnt[5]~20 ))

	.dataa(gnd),
	.datab(\Uregs|block_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|block_cnt[5]~20 ),
	.combout(\Uregs|block_cnt[6]~21_combout ),
	.cout(\Uregs|block_cnt[6]~22 ));
// synopsys translate_off
defparam \Uregs|block_cnt[6]~21 .lut_mask = 16'h3CCF;
defparam \Uregs|block_cnt[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N12
cycloneive_lcell_comb \Uregs|WideOr2~0 (
// Equation(s):
// \Uregs|WideOr2~0_combout  = (\Uregs|lcr [3] & (((\Uregs|lcr [2] & !\Uregs|lcr [0])) # (!\Uregs|lcr [1]))) # (!\Uregs|lcr [3] & (!\Uregs|lcr [1] & ((\Uregs|lcr [2]) # (!\Uregs|lcr [0]))))

	.dataa(\Uregs|lcr [3]),
	.datab(\Uregs|lcr [2]),
	.datac(\Uregs|lcr [0]),
	.datad(\Uregs|lcr [1]),
	.cin(gnd),
	.combout(\Uregs|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|WideOr2~0 .lut_mask = 16'h08EF;
defparam \Uregs|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N14
cycloneive_lcell_comb \Uregs|WideOr2~0_wirecell (
// Equation(s):
// \Uregs|WideOr2~0_wirecell_combout  = !\Uregs|WideOr2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uregs|WideOr2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uregs|WideOr2~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|WideOr2~0_wirecell .lut_mask = 16'h0F0F;
defparam \Uregs|WideOr2~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y18_N29
dffeas \Uregs|block_cnt[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|block_cnt[6]~21_combout ),
	.asdata(\Uregs|WideOr2~0_wirecell_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Uregs|always31~0_combout ),
	.ena(\Uregs|block_cnt[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|block_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|block_cnt[6] .is_wysiwyg = "true";
defparam \Uregs|block_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N30
cycloneive_lcell_comb \Uregs|block_cnt[7]~23 (
// Equation(s):
// \Uregs|block_cnt[7]~23_combout  = \Uregs|block_cnt [7] $ (!\Uregs|block_cnt[6]~22 )

	.dataa(\Uregs|block_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Uregs|block_cnt[6]~22 ),
	.combout(\Uregs|block_cnt[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|block_cnt[7]~23 .lut_mask = 16'hA5A5;
defparam \Uregs|block_cnt[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y18_N31
dffeas \Uregs|block_cnt[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|block_cnt[7]~23_combout ),
	.asdata(\Uregs|WideOr2~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Uregs|always31~0_combout ),
	.ena(\Uregs|block_cnt[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|block_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|block_cnt[7] .is_wysiwyg = "true";
defparam \Uregs|block_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N4
cycloneive_lcell_comb \Uregs|lsr5~3 (
// Equation(s):
// \Uregs|lsr5~3_combout  = (!\Uregs|block_cnt [7] & (!\Uregs|block_cnt [4] & (!\Uregs|block_cnt [5] & !\Uregs|block_cnt [6])))

	.dataa(\Uregs|block_cnt [7]),
	.datab(\Uregs|block_cnt [4]),
	.datac(\Uregs|block_cnt [5]),
	.datad(\Uregs|block_cnt [6]),
	.cin(gnd),
	.combout(\Uregs|lsr5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|lsr5~3 .lut_mask = 16'h0001;
defparam \Uregs|lsr5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N0
cycloneive_lcell_comb \Uregs|block_cnt[7]~10 (
// Equation(s):
// \Uregs|block_cnt[7]~10_combout  = (\Uregs|always31~0_combout ) # ((\Uregs|enable~q  & ((!\Uregs|lsr5~2_combout ) # (!\Uregs|lsr5~3_combout ))))

	.dataa(\Uregs|always31~0_combout ),
	.datab(\Uregs|lsr5~3_combout ),
	.datac(\Uregs|enable~q ),
	.datad(\Uregs|lsr5~2_combout ),
	.cin(gnd),
	.combout(\Uregs|block_cnt[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|block_cnt[7]~10 .lut_mask = 16'hBAFA;
defparam \Uregs|block_cnt[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y18_N17
dffeas \Uregs|block_cnt[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|block_cnt[0]~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Uregs|always31~0_combout ),
	.ena(\Uregs|block_cnt[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|block_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|block_cnt[0] .is_wysiwyg = "true";
defparam \Uregs|block_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N6
cycloneive_lcell_comb \Uregs|lsr5~2 (
// Equation(s):
// \Uregs|lsr5~2_combout  = (!\Uregs|block_cnt [0] & (!\Uregs|block_cnt [2] & (!\Uregs|block_cnt [3] & !\Uregs|block_cnt [1])))

	.dataa(\Uregs|block_cnt [0]),
	.datab(\Uregs|block_cnt [2]),
	.datac(\Uregs|block_cnt [3]),
	.datad(\Uregs|block_cnt [1]),
	.cin(gnd),
	.combout(\Uregs|lsr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|lsr5~2 .lut_mask = 16'h0001;
defparam \Uregs|lsr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N0
cycloneive_lcell_comb \Uregs|lsr5~0 (
// Equation(s):
// \Uregs|lsr5~0_combout  = (!\Uregs|transmitter|fifo_tx|count [2] & (!\Uregs|transmitter|fifo_tx|count [3] & (!\Uregs|transmitter|fifo_tx|count [0] & !\Uregs|transmitter|fifo_tx|count [1])))

	.dataa(\Uregs|transmitter|fifo_tx|count [2]),
	.datab(\Uregs|transmitter|fifo_tx|count [3]),
	.datac(\Uregs|transmitter|fifo_tx|count [0]),
	.datad(\Uregs|transmitter|fifo_tx|count [1]),
	.cin(gnd),
	.combout(\Uregs|lsr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|lsr5~0 .lut_mask = 16'h0001;
defparam \Uregs|lsr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N2
cycloneive_lcell_comb \Uregs|lsr5 (
// Equation(s):
// \Uregs|lsr5~combout  = (((\Uregs|transmitter|fifo_tx|count [4]) # (!\Uregs|lsr5~0_combout )) # (!\Uregs|lsr5~3_combout )) # (!\Uregs|lsr5~2_combout )

	.dataa(\Uregs|lsr5~2_combout ),
	.datab(\Uregs|lsr5~3_combout ),
	.datac(\Uregs|transmitter|fifo_tx|count [4]),
	.datad(\Uregs|lsr5~0_combout ),
	.cin(gnd),
	.combout(\Uregs|lsr5~combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|lsr5 .lut_mask = 16'hF7FF;
defparam \Uregs|lsr5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N10
cycloneive_lcell_comb \Uregs|lcr[0]~_wirecell (
// Equation(s):
// \Uregs|lcr[0]~_wirecell_combout  = !\Uregs|lcr [0]

	.dataa(\Uregs|lcr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uregs|lcr[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|lcr[0]~_wirecell .lut_mask = 16'h5555;
defparam \Uregs|lcr[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N2
cycloneive_lcell_comb \Uregs|transmitter|bit_counter[0]~_wirecell (
// Equation(s):
// \Uregs|transmitter|bit_counter[0]~_wirecell_combout  = !\Uregs|transmitter|bit_counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uregs|transmitter|bit_counter [0]),
	.cin(gnd),
	.combout(\Uregs|transmitter|bit_counter[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|bit_counter[0]~_wirecell .lut_mask = 16'h00FF;
defparam \Uregs|transmitter|bit_counter[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N16
cycloneive_lcell_comb \Uregs|transmitter|Mux4~3 (
// Equation(s):
// \Uregs|transmitter|Mux4~3_combout  = (!\Uregs|transmitter|tstate [1] & (\Uregs|transmitter|tstate [2] & \Uregs|transmitter|tstate [0]))

	.dataa(\Uregs|transmitter|tstate [1]),
	.datab(\Uregs|transmitter|tstate [2]),
	.datac(\Uregs|transmitter|tstate [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uregs|transmitter|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|Mux4~3 .lut_mask = 16'h4040;
defparam \Uregs|transmitter|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N24
cycloneive_lcell_comb \Uregs|transmitter|Add0~0 (
// Equation(s):
// \Uregs|transmitter|Add0~0_combout  = \Uregs|transmitter|bit_counter [1] $ (!\Uregs|transmitter|bit_counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uregs|transmitter|bit_counter [1]),
	.datad(\Uregs|transmitter|bit_counter [0]),
	.cin(gnd),
	.combout(\Uregs|transmitter|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|Add0~0 .lut_mask = 16'hF00F;
defparam \Uregs|transmitter|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y17_N25
dffeas \Uregs|transmitter|bit_counter[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|Add0~0_combout ),
	.asdata(\Uregs|lcr[1]~_wirecell_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Uregs|transmitter|tstate [2]),
	.ena(\Uregs|transmitter|bit_counter[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|bit_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|bit_counter[1] .is_wysiwyg = "true";
defparam \Uregs|transmitter|bit_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N18
cycloneive_lcell_comb \Uregs|transmitter|bit_out~6 (
// Equation(s):
// \Uregs|transmitter|bit_out~6_combout  = (!\Uregs|transmitter|tstate [0] & \Uregs|transmitter|Mux2~0_combout )

	.dataa(gnd),
	.datab(\Uregs|transmitter|tstate [0]),
	.datac(\Uregs|transmitter|Mux2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uregs|transmitter|bit_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|bit_out~6 .lut_mask = 16'h3030;
defparam \Uregs|transmitter|bit_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N18
cycloneive_lcell_comb \Uregs|transmitter|parity_xor~0 (
// Equation(s):
// \Uregs|transmitter|parity_xor~0_combout  = (\Uregs|transmitter|tstate [0] & (!\Uregs|transmitter|tstate [1] & (\Uregs|enable~q  & \Uregs|transmitter|tstate [2])))

	.dataa(\Uregs|transmitter|tstate [0]),
	.datab(\Uregs|transmitter|tstate [1]),
	.datac(\Uregs|enable~q ),
	.datad(\Uregs|transmitter|tstate [2]),
	.cin(gnd),
	.combout(\Uregs|transmitter|parity_xor~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|parity_xor~0 .lut_mask = 16'h2000;
defparam \Uregs|transmitter|parity_xor~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N2
cycloneive_lcell_comb \Uregs|transmitter|bit_counter[2]~0 (
// Equation(s):
// \Uregs|transmitter|bit_counter[2]~0_combout  = (\Uregs|transmitter|bit_counter [0]) # ((\Uregs|transmitter|bit_counter [1]) # (!\Uregs|enable~q ))

	.dataa(\Uregs|transmitter|bit_counter [0]),
	.datab(\Uregs|transmitter|bit_counter [1]),
	.datac(gnd),
	.datad(\Uregs|enable~q ),
	.cin(gnd),
	.combout(\Uregs|transmitter|bit_counter[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|bit_counter[2]~0 .lut_mask = 16'hEEFF;
defparam \Uregs|transmitter|bit_counter[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N30
cycloneive_lcell_comb \Uregs|transmitter|bit_counter[2]~1 (
// Equation(s):
// \Uregs|transmitter|bit_counter[2]~1_combout  = (\Uregs|transmitter|parity_xor~0_combout ) # ((\Uregs|transmitter|bit_counter [2] & ((\Uregs|transmitter|bit_counter[2]~0_combout ) # (!\Uregs|transmitter|bit_out~6_combout ))))

	.dataa(\Uregs|transmitter|bit_out~6_combout ),
	.datab(\Uregs|transmitter|parity_xor~0_combout ),
	.datac(\Uregs|transmitter|bit_counter [2]),
	.datad(\Uregs|transmitter|bit_counter[2]~0_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|bit_counter[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|bit_counter[2]~1 .lut_mask = 16'hFCDC;
defparam \Uregs|transmitter|bit_counter[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y17_N31
dffeas \Uregs|transmitter|bit_counter[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|bit_counter[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|bit_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|bit_counter[2] .is_wysiwyg = "true";
defparam \Uregs|transmitter|bit_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N12
cycloneive_lcell_comb \Uregs|transmitter|LessThan0~0 (
// Equation(s):
// \Uregs|transmitter|LessThan0~0_combout  = (\Uregs|transmitter|bit_counter [1]) # ((\Uregs|transmitter|bit_counter [2]) # (\Uregs|transmitter|bit_counter [0]))

	.dataa(gnd),
	.datab(\Uregs|transmitter|bit_counter [1]),
	.datac(\Uregs|transmitter|bit_counter [2]),
	.datad(\Uregs|transmitter|bit_counter [0]),
	.cin(gnd),
	.combout(\Uregs|transmitter|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|LessThan0~0 .lut_mask = 16'hFFFC;
defparam \Uregs|transmitter|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N6
cycloneive_lcell_comb \Uregs|transmitter|bit_counter[0]~2 (
// Equation(s):
// \Uregs|transmitter|bit_counter[0]~2_combout  = (\Uregs|enable~q  & ((\Uregs|transmitter|Mux4~3_combout ) # ((\Uregs|transmitter|LessThan0~0_combout  & \Uregs|transmitter|bit_out~6_combout ))))

	.dataa(\Uregs|transmitter|Mux4~3_combout ),
	.datab(\Uregs|transmitter|LessThan0~0_combout ),
	.datac(\Uregs|enable~q ),
	.datad(\Uregs|transmitter|bit_out~6_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|bit_counter[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|bit_counter[0]~2 .lut_mask = 16'hE0A0;
defparam \Uregs|transmitter|bit_counter[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y17_N11
dffeas \Uregs|transmitter|bit_counter[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|lcr[0]~_wirecell_combout ),
	.asdata(\Uregs|transmitter|bit_counter[0]~_wirecell_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Uregs|transmitter|tstate [2]),
	.ena(\Uregs|transmitter|bit_counter[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|bit_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|bit_counter[0] .is_wysiwyg = "true";
defparam \Uregs|transmitter|bit_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N26
cycloneive_lcell_comb \Uregs|transmitter|Mux4~2 (
// Equation(s):
// \Uregs|transmitter|Mux4~2_combout  = (!\Uregs|transmitter|bit_counter [0] & (!\Uregs|transmitter|bit_counter [1] & (!\Uregs|transmitter|bit_counter [2] & \Uregs|lcr [3])))

	.dataa(\Uregs|transmitter|bit_counter [0]),
	.datab(\Uregs|transmitter|bit_counter [1]),
	.datac(\Uregs|transmitter|bit_counter [2]),
	.datad(\Uregs|lcr [3]),
	.cin(gnd),
	.combout(\Uregs|transmitter|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|Mux4~2 .lut_mask = 16'h0100;
defparam \Uregs|transmitter|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N8
cycloneive_lcell_comb \Uregs|transmitter|Mux4~4 (
// Equation(s):
// \Uregs|transmitter|Mux4~4_combout  = (\Uregs|transmitter|tstate [1] & (!\Uregs|transmitter|Equal1~0_combout  & ((\Uregs|transmitter|Mux4~2_combout )))) # (!\Uregs|transmitter|tstate [1] & (((!\Uregs|lsr5~1_combout ))))

	.dataa(\Uregs|transmitter|Equal1~0_combout ),
	.datab(\Uregs|transmitter|tstate [1]),
	.datac(\Uregs|lsr5~1_combout ),
	.datad(\Uregs|transmitter|Mux4~2_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|Mux4~4 .lut_mask = 16'h4703;
defparam \Uregs|transmitter|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N26
cycloneive_lcell_comb \Uregs|transmitter|Mux4~5 (
// Equation(s):
// \Uregs|transmitter|Mux4~5_combout  = (!\Uregs|transmitter|tstate [2] & ((\Uregs|transmitter|tstate [0] & (\Uregs|transmitter|Equal1~0_combout )) # (!\Uregs|transmitter|tstate [0] & ((\Uregs|transmitter|Mux4~4_combout )))))

	.dataa(\Uregs|transmitter|Equal1~0_combout ),
	.datab(\Uregs|transmitter|tstate [2]),
	.datac(\Uregs|transmitter|Mux4~4_combout ),
	.datad(\Uregs|transmitter|tstate [0]),
	.cin(gnd),
	.combout(\Uregs|transmitter|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|Mux4~5 .lut_mask = 16'h2230;
defparam \Uregs|transmitter|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N2
cycloneive_lcell_comb \Uregs|transmitter|Mux4~6 (
// Equation(s):
// \Uregs|transmitter|Mux4~6_combout  = (\Uregs|transmitter|Mux4~5_combout ) # ((\Uregs|transmitter|tstate [2] & (\Uregs|transmitter|tstate [0] & !\Uregs|transmitter|tstate [1])))

	.dataa(\Uregs|transmitter|Mux4~5_combout ),
	.datab(\Uregs|transmitter|tstate [2]),
	.datac(\Uregs|transmitter|tstate [0]),
	.datad(\Uregs|transmitter|tstate [1]),
	.cin(gnd),
	.combout(\Uregs|transmitter|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|Mux4~6 .lut_mask = 16'hAAEA;
defparam \Uregs|transmitter|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y17_N3
dffeas \Uregs|transmitter|tstate[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|Mux4~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|tstate [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|tstate[0] .is_wysiwyg = "true";
defparam \Uregs|transmitter|tstate[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N20
cycloneive_lcell_comb \Uregs|lsr6 (
// Equation(s):
// \Uregs|lsr6~combout  = (\Uregs|transmitter|tstate [1]) # ((\Uregs|transmitter|tstate [2]) # ((\Uregs|lsr5~combout ) # (\Uregs|transmitter|tstate [0])))

	.dataa(\Uregs|transmitter|tstate [1]),
	.datab(\Uregs|transmitter|tstate [2]),
	.datac(\Uregs|lsr5~combout ),
	.datad(\Uregs|transmitter|tstate [0]),
	.cin(gnd),
	.combout(\Uregs|lsr6~combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|lsr6 .lut_mask = 16'hFFFE;
defparam \Uregs|lsr6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y17_N21
dffeas \Uregs|lsr6_d (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|lsr6~combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|lsr6_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|lsr6_d .is_wysiwyg = "true";
defparam \Uregs|lsr6_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N4
cycloneive_lcell_comb \Uregs|lsr6r~0 (
// Equation(s):
// \Uregs|lsr6r~0_combout  = (\Uregs|fifo_write~0_combout ) # ((\Uregs|lsr6r~q  & ((\Uregs|lsr6~combout ) # (!\Uregs|lsr6_d~q ))))

	.dataa(\Uregs|fifo_write~0_combout ),
	.datab(\Uregs|lsr6~combout ),
	.datac(\Uregs|lsr6r~q ),
	.datad(\Uregs|lsr6_d~q ),
	.cin(gnd),
	.combout(\Uregs|lsr6r~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|lsr6r~0 .lut_mask = 16'hEAFA;
defparam \Uregs|lsr6r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y17_N5
dffeas \Uregs|lsr6r (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|lsr6r~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|lsr6r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|lsr6r .is_wysiwyg = "true";
defparam \Uregs|lsr6r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N4
cycloneive_lcell_comb \Uregs|Mux1~5 (
// Equation(s):
// \Uregs|Mux1~5_combout  = (\U_controller|uart_addr_o [0] & !\Uregs|lsr6r~q )

	.dataa(\U_controller|uart_addr_o [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uregs|lsr6r~q ),
	.cin(gnd),
	.combout(\Uregs|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux1~5 .lut_mask = 16'h00AA;
defparam \Uregs|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y18_N25
dffeas \Uregs|lcr[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [6]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|lcr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|lcr[6] .is_wysiwyg = "true";
defparam \Uregs|lcr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N30
cycloneive_lcell_comb \Uregs|Mux1~6 (
// Equation(s):
// \Uregs|Mux1~6_combout  = (\Uregs|Mux0~5_combout  & (\Uregs|Mux0~4_combout  & (\Uregs|Mux1~5_combout ))) # (!\Uregs|Mux0~5_combout  & (((\Uregs|lcr [6])) # (!\Uregs|Mux0~4_combout )))

	.dataa(\Uregs|Mux0~5_combout ),
	.datab(\Uregs|Mux0~4_combout ),
	.datac(\Uregs|Mux1~5_combout ),
	.datad(\Uregs|lcr [6]),
	.cin(gnd),
	.combout(\Uregs|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux1~6 .lut_mask = 16'hD591;
defparam \Uregs|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y18_N27
dffeas \Uregs|scratch[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [6]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|scratch [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|scratch[6] .is_wysiwyg = "true";
defparam \Uregs|scratch[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N8
cycloneive_lcell_comb \Uregs|mcr[2]~feeder (
// Equation(s):
// \Uregs|mcr[2]~feeder_combout  = \U_controller|uart_wdata_o [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|uart_wdata_o [2]),
	.cin(gnd),
	.combout(\Uregs|mcr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|mcr[2]~feeder .lut_mask = 16'hFF00;
defparam \Uregs|mcr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N9
dffeas \Uregs|mcr[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|mcr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|mcr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|mcr[2] .is_wysiwyg = "true";
defparam \Uregs|mcr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N12
cycloneive_lcell_comb \Uregs|ri_c~0 (
// Equation(s):
// \Uregs|ri_c~0_combout  = (\Uregs|mcr [2] & \Uregs|mcr [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uregs|mcr [2]),
	.datad(\Uregs|mcr [4]),
	.cin(gnd),
	.combout(\Uregs|ri_c~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|ri_c~0 .lut_mask = 16'hF000;
defparam \Uregs|ri_c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N13
dffeas \Uregs|msr[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|ri_c~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|msr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|msr[6] .is_wysiwyg = "true";
defparam \Uregs|msr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N26
cycloneive_lcell_comb \Uregs|Mux1~7 (
// Equation(s):
// \Uregs|Mux1~7_combout  = (\Uregs|Mux1~6_combout  & (((\Uregs|msr [6])) # (!\Uregs|Mux0~3_combout ))) # (!\Uregs|Mux1~6_combout  & (\Uregs|Mux0~3_combout  & (\Uregs|scratch [6])))

	.dataa(\Uregs|Mux1~6_combout ),
	.datab(\Uregs|Mux0~3_combout ),
	.datac(\Uregs|scratch [6]),
	.datad(\Uregs|msr [6]),
	.cin(gnd),
	.combout(\Uregs|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux1~7 .lut_mask = 16'hEA62;
defparam \Uregs|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N12
cycloneive_lcell_comb \U_controller|Selector88~0 (
// Equation(s):
// \U_controller|Selector88~0_combout  = (\U_controller|state.ST_READ_DATA_COME~q  & ((\Uregs|Mux0~2_combout  & (\Uregs|Mux1~4_combout )) # (!\Uregs|Mux0~2_combout  & ((\Uregs|Mux1~7_combout )))))

	.dataa(\Uregs|Mux1~4_combout ),
	.datab(\Uregs|Mux0~2_combout ),
	.datac(\U_controller|state.ST_READ_DATA_COME~q ),
	.datad(\Uregs|Mux1~7_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector88~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector88~0 .lut_mask = 16'hB080;
defparam \U_controller|Selector88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y18_N13
dffeas \U_controller|r_firt_para[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector88~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_firt_para[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_firt_para [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_firt_para[6] .is_wysiwyg = "true";
defparam \U_controller|r_firt_para[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N14
cycloneive_lcell_comb \U_controller|Equal0~0 (
// Equation(s):
// \U_controller|Equal0~0_combout  = (!\U_controller|r_firt_para [7] & (\U_controller|r_firt_para [4] & (!\U_controller|r_firt_para [5] & \U_controller|r_firt_para [6])))

	.dataa(\U_controller|r_firt_para [7]),
	.datab(\U_controller|r_firt_para [4]),
	.datac(\U_controller|r_firt_para [5]),
	.datad(\U_controller|r_firt_para [6]),
	.cin(gnd),
	.combout(\U_controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Equal0~0 .lut_mask = 16'h0400;
defparam \U_controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N30
cycloneive_lcell_comb \U_controller|Selector124~2 (
// Equation(s):
// \U_controller|Selector124~2_combout  = (\U_controller|Equal0~1_combout  & (\U_controller|Equal0~0_combout  & ((!\U_controller|Equal1~0_combout ) # (!\U_controller|Equal1~1_combout ))))

	.dataa(\U_controller|Equal1~1_combout ),
	.datab(\U_controller|Equal0~1_combout ),
	.datac(\U_controller|Equal1~0_combout ),
	.datad(\U_controller|Equal0~0_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector124~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector124~2 .lut_mask = 16'h4C00;
defparam \U_controller|Selector124~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N26
cycloneive_lcell_comb \U_controller|Selector124~0 (
// Equation(s):
// \U_controller|Selector124~0_combout  = (\U_controller|WideNor0~0_combout ) # ((\U_controller|state.ST_WRITE_MPR_INIT~q  & ((!\U_controller|Equal0~1_combout ) # (!\U_controller|Equal0~0_combout ))))

	.dataa(\U_controller|Equal0~0_combout ),
	.datab(\U_controller|Equal0~1_combout ),
	.datac(\U_controller|WideNor0~0_combout ),
	.datad(\U_controller|state.ST_WRITE_MPR_INIT~q ),
	.cin(gnd),
	.combout(\U_controller|Selector124~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector124~0 .lut_mask = 16'hF7F0;
defparam \U_controller|Selector124~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N24
cycloneive_lcell_comb \U_controller|Selector124~1 (
// Equation(s):
// \U_controller|Selector124~1_combout  = (\U_controller|r_mpr_listening~q  & ((\U_controller|Selector124~0_combout ) # ((\U_controller|state.ST_IDLE~q  & !\U_controller|state.ST_WRITE_MPR_INIT~q ))))

	.dataa(\U_controller|Selector124~0_combout ),
	.datab(\U_controller|r_mpr_listening~q ),
	.datac(\U_controller|state.ST_IDLE~q ),
	.datad(\U_controller|state.ST_WRITE_MPR_INIT~q ),
	.cin(gnd),
	.combout(\U_controller|Selector124~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector124~1 .lut_mask = 16'h88C8;
defparam \U_controller|Selector124~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N14
cycloneive_lcell_comb \U_controller|Selector124~3 (
// Equation(s):
// \U_controller|Selector124~3_combout  = (\U_controller|Selector124~1_combout ) # ((\U_controller|Selector124~2_combout  & \U_controller|state.ST_WRITE_MPR_INIT~q ))

	.dataa(\U_controller|Selector124~2_combout ),
	.datab(\U_controller|state.ST_WRITE_MPR_INIT~q ),
	.datac(gnd),
	.datad(\U_controller|Selector124~1_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector124~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector124~3 .lut_mask = 16'hFF88;
defparam \U_controller|Selector124~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y18_N15
dffeas \U_controller|r_mpr_listening (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector124~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_listening~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_listening .is_wysiwyg = "true";
defparam \U_controller|r_mpr_listening .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y23_N1
dffeas \U_controller|r_mpr_irq_delay[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_irq_delay[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.sload(gnd),
	.ena(\U_controller|r_mpr_listening~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_irq_delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[0] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_irq_delay[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N2
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[1]~34 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[1]~34_combout  = (\U_controller|r_mpr_irq_delay [1] & (!\U_controller|r_mpr_irq_delay[0]~33 )) # (!\U_controller|r_mpr_irq_delay [1] & ((\U_controller|r_mpr_irq_delay[0]~33 ) # (GND)))
// \U_controller|r_mpr_irq_delay[1]~35  = CARRY((!\U_controller|r_mpr_irq_delay[0]~33 ) # (!\U_controller|r_mpr_irq_delay [1]))

	.dataa(gnd),
	.datab(\U_controller|r_mpr_irq_delay [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_mpr_irq_delay[0]~33 ),
	.combout(\U_controller|r_mpr_irq_delay[1]~34_combout ),
	.cout(\U_controller|r_mpr_irq_delay[1]~35 ));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[1]~34 .lut_mask = 16'h3C3F;
defparam \U_controller|r_mpr_irq_delay[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y23_N3
dffeas \U_controller|r_mpr_irq_delay[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_irq_delay[1]~34_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.sload(gnd),
	.ena(\U_controller|r_mpr_listening~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_irq_delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[1] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_irq_delay[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N4
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[2]~36 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[2]~36_combout  = (\U_controller|r_mpr_irq_delay [2] & (\U_controller|r_mpr_irq_delay[1]~35  $ (GND))) # (!\U_controller|r_mpr_irq_delay [2] & (!\U_controller|r_mpr_irq_delay[1]~35  & VCC))
// \U_controller|r_mpr_irq_delay[2]~37  = CARRY((\U_controller|r_mpr_irq_delay [2] & !\U_controller|r_mpr_irq_delay[1]~35 ))

	.dataa(gnd),
	.datab(\U_controller|r_mpr_irq_delay [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_mpr_irq_delay[1]~35 ),
	.combout(\U_controller|r_mpr_irq_delay[2]~36_combout ),
	.cout(\U_controller|r_mpr_irq_delay[2]~37 ));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[2]~36 .lut_mask = 16'hC30C;
defparam \U_controller|r_mpr_irq_delay[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y23_N5
dffeas \U_controller|r_mpr_irq_delay[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_irq_delay[2]~36_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.sload(gnd),
	.ena(\U_controller|r_mpr_listening~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_irq_delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[2] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_irq_delay[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N6
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[3]~38 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[3]~38_combout  = (\U_controller|r_mpr_irq_delay [3] & (!\U_controller|r_mpr_irq_delay[2]~37 )) # (!\U_controller|r_mpr_irq_delay [3] & ((\U_controller|r_mpr_irq_delay[2]~37 ) # (GND)))
// \U_controller|r_mpr_irq_delay[3]~39  = CARRY((!\U_controller|r_mpr_irq_delay[2]~37 ) # (!\U_controller|r_mpr_irq_delay [3]))

	.dataa(\U_controller|r_mpr_irq_delay [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_mpr_irq_delay[2]~37 ),
	.combout(\U_controller|r_mpr_irq_delay[3]~38_combout ),
	.cout(\U_controller|r_mpr_irq_delay[3]~39 ));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[3]~38 .lut_mask = 16'h5A5F;
defparam \U_controller|r_mpr_irq_delay[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y23_N7
dffeas \U_controller|r_mpr_irq_delay[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_irq_delay[3]~38_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.sload(gnd),
	.ena(\U_controller|r_mpr_listening~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_irq_delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[3] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_irq_delay[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N8
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[4]~40 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[4]~40_combout  = (\U_controller|r_mpr_irq_delay [4] & (\U_controller|r_mpr_irq_delay[3]~39  $ (GND))) # (!\U_controller|r_mpr_irq_delay [4] & (!\U_controller|r_mpr_irq_delay[3]~39  & VCC))
// \U_controller|r_mpr_irq_delay[4]~41  = CARRY((\U_controller|r_mpr_irq_delay [4] & !\U_controller|r_mpr_irq_delay[3]~39 ))

	.dataa(gnd),
	.datab(\U_controller|r_mpr_irq_delay [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_mpr_irq_delay[3]~39 ),
	.combout(\U_controller|r_mpr_irq_delay[4]~40_combout ),
	.cout(\U_controller|r_mpr_irq_delay[4]~41 ));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[4]~40 .lut_mask = 16'hC30C;
defparam \U_controller|r_mpr_irq_delay[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y23_N9
dffeas \U_controller|r_mpr_irq_delay[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_irq_delay[4]~40_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.sload(gnd),
	.ena(\U_controller|r_mpr_listening~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_irq_delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[4] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_irq_delay[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N10
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[5]~42 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[5]~42_combout  = (\U_controller|r_mpr_irq_delay [5] & (!\U_controller|r_mpr_irq_delay[4]~41 )) # (!\U_controller|r_mpr_irq_delay [5] & ((\U_controller|r_mpr_irq_delay[4]~41 ) # (GND)))
// \U_controller|r_mpr_irq_delay[5]~43  = CARRY((!\U_controller|r_mpr_irq_delay[4]~41 ) # (!\U_controller|r_mpr_irq_delay [5]))

	.dataa(\U_controller|r_mpr_irq_delay [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_mpr_irq_delay[4]~41 ),
	.combout(\U_controller|r_mpr_irq_delay[5]~42_combout ),
	.cout(\U_controller|r_mpr_irq_delay[5]~43 ));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[5]~42 .lut_mask = 16'h5A5F;
defparam \U_controller|r_mpr_irq_delay[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y23_N11
dffeas \U_controller|r_mpr_irq_delay[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_irq_delay[5]~42_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.sload(gnd),
	.ena(\U_controller|r_mpr_listening~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_irq_delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[5] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_irq_delay[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N12
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[6]~44 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[6]~44_combout  = (\U_controller|r_mpr_irq_delay [6] & (\U_controller|r_mpr_irq_delay[5]~43  $ (GND))) # (!\U_controller|r_mpr_irq_delay [6] & (!\U_controller|r_mpr_irq_delay[5]~43  & VCC))
// \U_controller|r_mpr_irq_delay[6]~45  = CARRY((\U_controller|r_mpr_irq_delay [6] & !\U_controller|r_mpr_irq_delay[5]~43 ))

	.dataa(\U_controller|r_mpr_irq_delay [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_mpr_irq_delay[5]~43 ),
	.combout(\U_controller|r_mpr_irq_delay[6]~44_combout ),
	.cout(\U_controller|r_mpr_irq_delay[6]~45 ));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[6]~44 .lut_mask = 16'hA50A;
defparam \U_controller|r_mpr_irq_delay[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y23_N13
dffeas \U_controller|r_mpr_irq_delay[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_irq_delay[6]~44_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.sload(gnd),
	.ena(\U_controller|r_mpr_listening~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_irq_delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[6] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_irq_delay[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N14
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[7]~46 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[7]~46_combout  = (\U_controller|r_mpr_irq_delay [7] & (!\U_controller|r_mpr_irq_delay[6]~45 )) # (!\U_controller|r_mpr_irq_delay [7] & ((\U_controller|r_mpr_irq_delay[6]~45 ) # (GND)))
// \U_controller|r_mpr_irq_delay[7]~47  = CARRY((!\U_controller|r_mpr_irq_delay[6]~45 ) # (!\U_controller|r_mpr_irq_delay [7]))

	.dataa(gnd),
	.datab(\U_controller|r_mpr_irq_delay [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_mpr_irq_delay[6]~45 ),
	.combout(\U_controller|r_mpr_irq_delay[7]~46_combout ),
	.cout(\U_controller|r_mpr_irq_delay[7]~47 ));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[7]~46 .lut_mask = 16'h3C3F;
defparam \U_controller|r_mpr_irq_delay[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y23_N15
dffeas \U_controller|r_mpr_irq_delay[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_irq_delay[7]~46_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.sload(gnd),
	.ena(\U_controller|r_mpr_listening~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_irq_delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[7] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_irq_delay[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N16
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[8]~48 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[8]~48_combout  = (\U_controller|r_mpr_irq_delay [8] & (\U_controller|r_mpr_irq_delay[7]~47  $ (GND))) # (!\U_controller|r_mpr_irq_delay [8] & (!\U_controller|r_mpr_irq_delay[7]~47  & VCC))
// \U_controller|r_mpr_irq_delay[8]~49  = CARRY((\U_controller|r_mpr_irq_delay [8] & !\U_controller|r_mpr_irq_delay[7]~47 ))

	.dataa(gnd),
	.datab(\U_controller|r_mpr_irq_delay [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_mpr_irq_delay[7]~47 ),
	.combout(\U_controller|r_mpr_irq_delay[8]~48_combout ),
	.cout(\U_controller|r_mpr_irq_delay[8]~49 ));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[8]~48 .lut_mask = 16'hC30C;
defparam \U_controller|r_mpr_irq_delay[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y23_N17
dffeas \U_controller|r_mpr_irq_delay[8] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_irq_delay[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.sload(gnd),
	.ena(\U_controller|r_mpr_listening~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_irq_delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[8] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_irq_delay[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N18
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[9]~50 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[9]~50_combout  = (\U_controller|r_mpr_irq_delay [9] & (!\U_controller|r_mpr_irq_delay[8]~49 )) # (!\U_controller|r_mpr_irq_delay [9] & ((\U_controller|r_mpr_irq_delay[8]~49 ) # (GND)))
// \U_controller|r_mpr_irq_delay[9]~51  = CARRY((!\U_controller|r_mpr_irq_delay[8]~49 ) # (!\U_controller|r_mpr_irq_delay [9]))

	.dataa(gnd),
	.datab(\U_controller|r_mpr_irq_delay [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_mpr_irq_delay[8]~49 ),
	.combout(\U_controller|r_mpr_irq_delay[9]~50_combout ),
	.cout(\U_controller|r_mpr_irq_delay[9]~51 ));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[9]~50 .lut_mask = 16'h3C3F;
defparam \U_controller|r_mpr_irq_delay[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y23_N19
dffeas \U_controller|r_mpr_irq_delay[9] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_irq_delay[9]~50_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.sload(gnd),
	.ena(\U_controller|r_mpr_listening~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_irq_delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[9] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_irq_delay[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N20
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[10]~52 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[10]~52_combout  = (\U_controller|r_mpr_irq_delay [10] & (\U_controller|r_mpr_irq_delay[9]~51  $ (GND))) # (!\U_controller|r_mpr_irq_delay [10] & (!\U_controller|r_mpr_irq_delay[9]~51  & VCC))
// \U_controller|r_mpr_irq_delay[10]~53  = CARRY((\U_controller|r_mpr_irq_delay [10] & !\U_controller|r_mpr_irq_delay[9]~51 ))

	.dataa(gnd),
	.datab(\U_controller|r_mpr_irq_delay [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_mpr_irq_delay[9]~51 ),
	.combout(\U_controller|r_mpr_irq_delay[10]~52_combout ),
	.cout(\U_controller|r_mpr_irq_delay[10]~53 ));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[10]~52 .lut_mask = 16'hC30C;
defparam \U_controller|r_mpr_irq_delay[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y23_N21
dffeas \U_controller|r_mpr_irq_delay[10] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_irq_delay[10]~52_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.sload(gnd),
	.ena(\U_controller|r_mpr_listening~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_irq_delay [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[10] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_irq_delay[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N22
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[11]~54 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[11]~54_combout  = (\U_controller|r_mpr_irq_delay [11] & (!\U_controller|r_mpr_irq_delay[10]~53 )) # (!\U_controller|r_mpr_irq_delay [11] & ((\U_controller|r_mpr_irq_delay[10]~53 ) # (GND)))
// \U_controller|r_mpr_irq_delay[11]~55  = CARRY((!\U_controller|r_mpr_irq_delay[10]~53 ) # (!\U_controller|r_mpr_irq_delay [11]))

	.dataa(\U_controller|r_mpr_irq_delay [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_mpr_irq_delay[10]~53 ),
	.combout(\U_controller|r_mpr_irq_delay[11]~54_combout ),
	.cout(\U_controller|r_mpr_irq_delay[11]~55 ));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[11]~54 .lut_mask = 16'h5A5F;
defparam \U_controller|r_mpr_irq_delay[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y23_N23
dffeas \U_controller|r_mpr_irq_delay[11] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_irq_delay[11]~54_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.sload(gnd),
	.ena(\U_controller|r_mpr_listening~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_irq_delay [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[11] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_irq_delay[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N24
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[12]~56 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[12]~56_combout  = (\U_controller|r_mpr_irq_delay [12] & (\U_controller|r_mpr_irq_delay[11]~55  $ (GND))) # (!\U_controller|r_mpr_irq_delay [12] & (!\U_controller|r_mpr_irq_delay[11]~55  & VCC))
// \U_controller|r_mpr_irq_delay[12]~57  = CARRY((\U_controller|r_mpr_irq_delay [12] & !\U_controller|r_mpr_irq_delay[11]~55 ))

	.dataa(gnd),
	.datab(\U_controller|r_mpr_irq_delay [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_mpr_irq_delay[11]~55 ),
	.combout(\U_controller|r_mpr_irq_delay[12]~56_combout ),
	.cout(\U_controller|r_mpr_irq_delay[12]~57 ));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[12]~56 .lut_mask = 16'hC30C;
defparam \U_controller|r_mpr_irq_delay[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y23_N25
dffeas \U_controller|r_mpr_irq_delay[12] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_irq_delay[12]~56_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.sload(gnd),
	.ena(\U_controller|r_mpr_listening~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_irq_delay [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[12] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_irq_delay[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N26
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[13]~58 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[13]~58_combout  = (\U_controller|r_mpr_irq_delay [13] & (!\U_controller|r_mpr_irq_delay[12]~57 )) # (!\U_controller|r_mpr_irq_delay [13] & ((\U_controller|r_mpr_irq_delay[12]~57 ) # (GND)))
// \U_controller|r_mpr_irq_delay[13]~59  = CARRY((!\U_controller|r_mpr_irq_delay[12]~57 ) # (!\U_controller|r_mpr_irq_delay [13]))

	.dataa(\U_controller|r_mpr_irq_delay [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_mpr_irq_delay[12]~57 ),
	.combout(\U_controller|r_mpr_irq_delay[13]~58_combout ),
	.cout(\U_controller|r_mpr_irq_delay[13]~59 ));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[13]~58 .lut_mask = 16'h5A5F;
defparam \U_controller|r_mpr_irq_delay[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y23_N27
dffeas \U_controller|r_mpr_irq_delay[13] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_irq_delay[13]~58_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.sload(gnd),
	.ena(\U_controller|r_mpr_listening~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_irq_delay [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[13] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_irq_delay[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N28
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[14]~60 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[14]~60_combout  = (\U_controller|r_mpr_irq_delay [14] & (\U_controller|r_mpr_irq_delay[13]~59  $ (GND))) # (!\U_controller|r_mpr_irq_delay [14] & (!\U_controller|r_mpr_irq_delay[13]~59  & VCC))
// \U_controller|r_mpr_irq_delay[14]~61  = CARRY((\U_controller|r_mpr_irq_delay [14] & !\U_controller|r_mpr_irq_delay[13]~59 ))

	.dataa(gnd),
	.datab(\U_controller|r_mpr_irq_delay [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_mpr_irq_delay[13]~59 ),
	.combout(\U_controller|r_mpr_irq_delay[14]~60_combout ),
	.cout(\U_controller|r_mpr_irq_delay[14]~61 ));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[14]~60 .lut_mask = 16'hC30C;
defparam \U_controller|r_mpr_irq_delay[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y23_N29
dffeas \U_controller|r_mpr_irq_delay[14] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_irq_delay[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.sload(gnd),
	.ena(\U_controller|r_mpr_listening~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_irq_delay [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[14] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_irq_delay[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N30
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[15]~62 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[15]~62_combout  = (\U_controller|r_mpr_irq_delay [15] & (!\U_controller|r_mpr_irq_delay[14]~61 )) # (!\U_controller|r_mpr_irq_delay [15] & ((\U_controller|r_mpr_irq_delay[14]~61 ) # (GND)))
// \U_controller|r_mpr_irq_delay[15]~63  = CARRY((!\U_controller|r_mpr_irq_delay[14]~61 ) # (!\U_controller|r_mpr_irq_delay [15]))

	.dataa(\U_controller|r_mpr_irq_delay [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_mpr_irq_delay[14]~61 ),
	.combout(\U_controller|r_mpr_irq_delay[15]~62_combout ),
	.cout(\U_controller|r_mpr_irq_delay[15]~63 ));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[15]~62 .lut_mask = 16'h5A5F;
defparam \U_controller|r_mpr_irq_delay[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y23_N31
dffeas \U_controller|r_mpr_irq_delay[15] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_irq_delay[15]~62_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.sload(gnd),
	.ena(\U_controller|r_mpr_listening~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_irq_delay [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[15] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_irq_delay[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N0
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[16]~64 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[16]~64_combout  = (\U_controller|r_mpr_irq_delay [16] & (\U_controller|r_mpr_irq_delay[15]~63  $ (GND))) # (!\U_controller|r_mpr_irq_delay [16] & (!\U_controller|r_mpr_irq_delay[15]~63  & VCC))
// \U_controller|r_mpr_irq_delay[16]~65  = CARRY((\U_controller|r_mpr_irq_delay [16] & !\U_controller|r_mpr_irq_delay[15]~63 ))

	.dataa(gnd),
	.datab(\U_controller|r_mpr_irq_delay [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_mpr_irq_delay[15]~63 ),
	.combout(\U_controller|r_mpr_irq_delay[16]~64_combout ),
	.cout(\U_controller|r_mpr_irq_delay[16]~65 ));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[16]~64 .lut_mask = 16'hC30C;
defparam \U_controller|r_mpr_irq_delay[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y22_N1
dffeas \U_controller|r_mpr_irq_delay[16] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_irq_delay[16]~64_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.sload(gnd),
	.ena(\U_controller|r_mpr_listening~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_irq_delay [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[16] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_irq_delay[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N2
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[17]~66 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[17]~66_combout  = (\U_controller|r_mpr_irq_delay [17] & (!\U_controller|r_mpr_irq_delay[16]~65 )) # (!\U_controller|r_mpr_irq_delay [17] & ((\U_controller|r_mpr_irq_delay[16]~65 ) # (GND)))
// \U_controller|r_mpr_irq_delay[17]~67  = CARRY((!\U_controller|r_mpr_irq_delay[16]~65 ) # (!\U_controller|r_mpr_irq_delay [17]))

	.dataa(gnd),
	.datab(\U_controller|r_mpr_irq_delay [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_mpr_irq_delay[16]~65 ),
	.combout(\U_controller|r_mpr_irq_delay[17]~66_combout ),
	.cout(\U_controller|r_mpr_irq_delay[17]~67 ));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[17]~66 .lut_mask = 16'h3C3F;
defparam \U_controller|r_mpr_irq_delay[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y22_N3
dffeas \U_controller|r_mpr_irq_delay[17] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_irq_delay[17]~66_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.sload(gnd),
	.ena(\U_controller|r_mpr_listening~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_irq_delay [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[17] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_irq_delay[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N4
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[18]~68 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[18]~68_combout  = (\U_controller|r_mpr_irq_delay [18] & (\U_controller|r_mpr_irq_delay[17]~67  $ (GND))) # (!\U_controller|r_mpr_irq_delay [18] & (!\U_controller|r_mpr_irq_delay[17]~67  & VCC))
// \U_controller|r_mpr_irq_delay[18]~69  = CARRY((\U_controller|r_mpr_irq_delay [18] & !\U_controller|r_mpr_irq_delay[17]~67 ))

	.dataa(gnd),
	.datab(\U_controller|r_mpr_irq_delay [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_mpr_irq_delay[17]~67 ),
	.combout(\U_controller|r_mpr_irq_delay[18]~68_combout ),
	.cout(\U_controller|r_mpr_irq_delay[18]~69 ));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[18]~68 .lut_mask = 16'hC30C;
defparam \U_controller|r_mpr_irq_delay[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y22_N5
dffeas \U_controller|r_mpr_irq_delay[18] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_irq_delay[18]~68_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.sload(gnd),
	.ena(\U_controller|r_mpr_listening~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_irq_delay [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[18] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_irq_delay[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N6
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[19]~70 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[19]~70_combout  = (\U_controller|r_mpr_irq_delay [19] & (!\U_controller|r_mpr_irq_delay[18]~69 )) # (!\U_controller|r_mpr_irq_delay [19] & ((\U_controller|r_mpr_irq_delay[18]~69 ) # (GND)))
// \U_controller|r_mpr_irq_delay[19]~71  = CARRY((!\U_controller|r_mpr_irq_delay[18]~69 ) # (!\U_controller|r_mpr_irq_delay [19]))

	.dataa(\U_controller|r_mpr_irq_delay [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_mpr_irq_delay[18]~69 ),
	.combout(\U_controller|r_mpr_irq_delay[19]~70_combout ),
	.cout(\U_controller|r_mpr_irq_delay[19]~71 ));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[19]~70 .lut_mask = 16'h5A5F;
defparam \U_controller|r_mpr_irq_delay[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y22_N7
dffeas \U_controller|r_mpr_irq_delay[19] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_irq_delay[19]~70_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.sload(gnd),
	.ena(\U_controller|r_mpr_listening~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_irq_delay [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[19] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_irq_delay[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N8
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[20]~72 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[20]~72_combout  = (\U_controller|r_mpr_irq_delay [20] & (\U_controller|r_mpr_irq_delay[19]~71  $ (GND))) # (!\U_controller|r_mpr_irq_delay [20] & (!\U_controller|r_mpr_irq_delay[19]~71  & VCC))
// \U_controller|r_mpr_irq_delay[20]~73  = CARRY((\U_controller|r_mpr_irq_delay [20] & !\U_controller|r_mpr_irq_delay[19]~71 ))

	.dataa(gnd),
	.datab(\U_controller|r_mpr_irq_delay [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_mpr_irq_delay[19]~71 ),
	.combout(\U_controller|r_mpr_irq_delay[20]~72_combout ),
	.cout(\U_controller|r_mpr_irq_delay[20]~73 ));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[20]~72 .lut_mask = 16'hC30C;
defparam \U_controller|r_mpr_irq_delay[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y22_N9
dffeas \U_controller|r_mpr_irq_delay[20] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_irq_delay[20]~72_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.sload(gnd),
	.ena(\U_controller|r_mpr_listening~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_irq_delay [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[20] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_irq_delay[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N10
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[21]~74 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[21]~74_combout  = (\U_controller|r_mpr_irq_delay [21] & (!\U_controller|r_mpr_irq_delay[20]~73 )) # (!\U_controller|r_mpr_irq_delay [21] & ((\U_controller|r_mpr_irq_delay[20]~73 ) # (GND)))
// \U_controller|r_mpr_irq_delay[21]~75  = CARRY((!\U_controller|r_mpr_irq_delay[20]~73 ) # (!\U_controller|r_mpr_irq_delay [21]))

	.dataa(\U_controller|r_mpr_irq_delay [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_mpr_irq_delay[20]~73 ),
	.combout(\U_controller|r_mpr_irq_delay[21]~74_combout ),
	.cout(\U_controller|r_mpr_irq_delay[21]~75 ));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[21]~74 .lut_mask = 16'h5A5F;
defparam \U_controller|r_mpr_irq_delay[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y22_N11
dffeas \U_controller|r_mpr_irq_delay[21] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_irq_delay[21]~74_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.sload(gnd),
	.ena(\U_controller|r_mpr_listening~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_irq_delay [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[21] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_irq_delay[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N12
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[22]~76 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[22]~76_combout  = (\U_controller|r_mpr_irq_delay [22] & (\U_controller|r_mpr_irq_delay[21]~75  $ (GND))) # (!\U_controller|r_mpr_irq_delay [22] & (!\U_controller|r_mpr_irq_delay[21]~75  & VCC))
// \U_controller|r_mpr_irq_delay[22]~77  = CARRY((\U_controller|r_mpr_irq_delay [22] & !\U_controller|r_mpr_irq_delay[21]~75 ))

	.dataa(\U_controller|r_mpr_irq_delay [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_mpr_irq_delay[21]~75 ),
	.combout(\U_controller|r_mpr_irq_delay[22]~76_combout ),
	.cout(\U_controller|r_mpr_irq_delay[22]~77 ));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[22]~76 .lut_mask = 16'hA50A;
defparam \U_controller|r_mpr_irq_delay[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y22_N13
dffeas \U_controller|r_mpr_irq_delay[22] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_irq_delay[22]~76_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.sload(gnd),
	.ena(\U_controller|r_mpr_listening~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_irq_delay [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[22] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_irq_delay[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N14
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[23]~79 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[23]~79_combout  = (\U_controller|r_mpr_irq_delay [23] & (!\U_controller|r_mpr_irq_delay[22]~77 )) # (!\U_controller|r_mpr_irq_delay [23] & ((\U_controller|r_mpr_irq_delay[22]~77 ) # (GND)))
// \U_controller|r_mpr_irq_delay[23]~80  = CARRY((!\U_controller|r_mpr_irq_delay[22]~77 ) # (!\U_controller|r_mpr_irq_delay [23]))

	.dataa(gnd),
	.datab(\U_controller|r_mpr_irq_delay [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_mpr_irq_delay[22]~77 ),
	.combout(\U_controller|r_mpr_irq_delay[23]~79_combout ),
	.cout(\U_controller|r_mpr_irq_delay[23]~80 ));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[23]~79 .lut_mask = 16'h3C3F;
defparam \U_controller|r_mpr_irq_delay[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y22_N15
dffeas \U_controller|r_mpr_irq_delay[23] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_irq_delay[23]~79_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.sload(gnd),
	.ena(\U_controller|r_mpr_listening~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_irq_delay [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[23] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_irq_delay[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N16
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[24]~81 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[24]~81_combout  = (\U_controller|r_mpr_irq_delay [24] & (\U_controller|r_mpr_irq_delay[23]~80  $ (GND))) # (!\U_controller|r_mpr_irq_delay [24] & (!\U_controller|r_mpr_irq_delay[23]~80  & VCC))
// \U_controller|r_mpr_irq_delay[24]~82  = CARRY((\U_controller|r_mpr_irq_delay [24] & !\U_controller|r_mpr_irq_delay[23]~80 ))

	.dataa(gnd),
	.datab(\U_controller|r_mpr_irq_delay [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_mpr_irq_delay[23]~80 ),
	.combout(\U_controller|r_mpr_irq_delay[24]~81_combout ),
	.cout(\U_controller|r_mpr_irq_delay[24]~82 ));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[24]~81 .lut_mask = 16'hC30C;
defparam \U_controller|r_mpr_irq_delay[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y22_N17
dffeas \U_controller|r_mpr_irq_delay[24] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_irq_delay[24]~81_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.sload(gnd),
	.ena(\U_controller|r_mpr_listening~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_irq_delay [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[24] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_irq_delay[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N18
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[25]~83 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[25]~83_combout  = (\U_controller|r_mpr_irq_delay [25] & (!\U_controller|r_mpr_irq_delay[24]~82 )) # (!\U_controller|r_mpr_irq_delay [25] & ((\U_controller|r_mpr_irq_delay[24]~82 ) # (GND)))
// \U_controller|r_mpr_irq_delay[25]~84  = CARRY((!\U_controller|r_mpr_irq_delay[24]~82 ) # (!\U_controller|r_mpr_irq_delay [25]))

	.dataa(gnd),
	.datab(\U_controller|r_mpr_irq_delay [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_mpr_irq_delay[24]~82 ),
	.combout(\U_controller|r_mpr_irq_delay[25]~83_combout ),
	.cout(\U_controller|r_mpr_irq_delay[25]~84 ));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[25]~83 .lut_mask = 16'h3C3F;
defparam \U_controller|r_mpr_irq_delay[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y22_N19
dffeas \U_controller|r_mpr_irq_delay[25] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_irq_delay[25]~83_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.sload(gnd),
	.ena(\U_controller|r_mpr_listening~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_irq_delay [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[25] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_irq_delay[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N20
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[26]~85 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[26]~85_combout  = (\U_controller|r_mpr_irq_delay [26] & (\U_controller|r_mpr_irq_delay[25]~84  $ (GND))) # (!\U_controller|r_mpr_irq_delay [26] & (!\U_controller|r_mpr_irq_delay[25]~84  & VCC))
// \U_controller|r_mpr_irq_delay[26]~86  = CARRY((\U_controller|r_mpr_irq_delay [26] & !\U_controller|r_mpr_irq_delay[25]~84 ))

	.dataa(gnd),
	.datab(\U_controller|r_mpr_irq_delay [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_mpr_irq_delay[25]~84 ),
	.combout(\U_controller|r_mpr_irq_delay[26]~85_combout ),
	.cout(\U_controller|r_mpr_irq_delay[26]~86 ));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[26]~85 .lut_mask = 16'hC30C;
defparam \U_controller|r_mpr_irq_delay[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y22_N21
dffeas \U_controller|r_mpr_irq_delay[26] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_irq_delay[26]~85_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.sload(gnd),
	.ena(\U_controller|r_mpr_listening~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_irq_delay [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[26] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_irq_delay[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N22
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[27]~87 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[27]~87_combout  = (\U_controller|r_mpr_irq_delay [27] & (!\U_controller|r_mpr_irq_delay[26]~86 )) # (!\U_controller|r_mpr_irq_delay [27] & ((\U_controller|r_mpr_irq_delay[26]~86 ) # (GND)))
// \U_controller|r_mpr_irq_delay[27]~88  = CARRY((!\U_controller|r_mpr_irq_delay[26]~86 ) # (!\U_controller|r_mpr_irq_delay [27]))

	.dataa(\U_controller|r_mpr_irq_delay [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_mpr_irq_delay[26]~86 ),
	.combout(\U_controller|r_mpr_irq_delay[27]~87_combout ),
	.cout(\U_controller|r_mpr_irq_delay[27]~88 ));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[27]~87 .lut_mask = 16'h5A5F;
defparam \U_controller|r_mpr_irq_delay[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y22_N23
dffeas \U_controller|r_mpr_irq_delay[27] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_irq_delay[27]~87_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.sload(gnd),
	.ena(\U_controller|r_mpr_listening~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_irq_delay [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[27] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_irq_delay[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N24
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[28]~89 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[28]~89_combout  = (\U_controller|r_mpr_irq_delay [28] & (\U_controller|r_mpr_irq_delay[27]~88  $ (GND))) # (!\U_controller|r_mpr_irq_delay [28] & (!\U_controller|r_mpr_irq_delay[27]~88  & VCC))
// \U_controller|r_mpr_irq_delay[28]~90  = CARRY((\U_controller|r_mpr_irq_delay [28] & !\U_controller|r_mpr_irq_delay[27]~88 ))

	.dataa(gnd),
	.datab(\U_controller|r_mpr_irq_delay [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_mpr_irq_delay[27]~88 ),
	.combout(\U_controller|r_mpr_irq_delay[28]~89_combout ),
	.cout(\U_controller|r_mpr_irq_delay[28]~90 ));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[28]~89 .lut_mask = 16'hC30C;
defparam \U_controller|r_mpr_irq_delay[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y22_N25
dffeas \U_controller|r_mpr_irq_delay[28] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_irq_delay[28]~89_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.sload(gnd),
	.ena(\U_controller|r_mpr_listening~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_irq_delay [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[28] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_irq_delay[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N26
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[29]~91 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[29]~91_combout  = (\U_controller|r_mpr_irq_delay [29] & (!\U_controller|r_mpr_irq_delay[28]~90 )) # (!\U_controller|r_mpr_irq_delay [29] & ((\U_controller|r_mpr_irq_delay[28]~90 ) # (GND)))
// \U_controller|r_mpr_irq_delay[29]~92  = CARRY((!\U_controller|r_mpr_irq_delay[28]~90 ) # (!\U_controller|r_mpr_irq_delay [29]))

	.dataa(\U_controller|r_mpr_irq_delay [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_mpr_irq_delay[28]~90 ),
	.combout(\U_controller|r_mpr_irq_delay[29]~91_combout ),
	.cout(\U_controller|r_mpr_irq_delay[29]~92 ));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[29]~91 .lut_mask = 16'h5A5F;
defparam \U_controller|r_mpr_irq_delay[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y22_N27
dffeas \U_controller|r_mpr_irq_delay[29] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_irq_delay[29]~91_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.sload(gnd),
	.ena(\U_controller|r_mpr_listening~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_irq_delay [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[29] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_irq_delay[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N28
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[30]~93 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[30]~93_combout  = (\U_controller|r_mpr_irq_delay [30] & (\U_controller|r_mpr_irq_delay[29]~92  $ (GND))) # (!\U_controller|r_mpr_irq_delay [30] & (!\U_controller|r_mpr_irq_delay[29]~92  & VCC))
// \U_controller|r_mpr_irq_delay[30]~94  = CARRY((\U_controller|r_mpr_irq_delay [30] & !\U_controller|r_mpr_irq_delay[29]~92 ))

	.dataa(gnd),
	.datab(\U_controller|r_mpr_irq_delay [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_mpr_irq_delay[29]~92 ),
	.combout(\U_controller|r_mpr_irq_delay[30]~93_combout ),
	.cout(\U_controller|r_mpr_irq_delay[30]~94 ));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[30]~93 .lut_mask = 16'hC30C;
defparam \U_controller|r_mpr_irq_delay[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y22_N29
dffeas \U_controller|r_mpr_irq_delay[30] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_irq_delay[30]~93_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.sload(gnd),
	.ena(\U_controller|r_mpr_listening~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_irq_delay [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[30] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_irq_delay[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N10
cycloneive_lcell_comb \U_controller|r_MPR_irq~3 (
// Equation(s):
// \U_controller|r_MPR_irq~3_combout  = (\U_controller|r_mpr_irq_delay [30]) # ((\U_controller|r_mpr_irq_delay [28]) # ((\U_controller|r_mpr_irq_delay [29]) # (\U_controller|r_mpr_irq_delay [27])))

	.dataa(\U_controller|r_mpr_irq_delay [30]),
	.datab(\U_controller|r_mpr_irq_delay [28]),
	.datac(\U_controller|r_mpr_irq_delay [29]),
	.datad(\U_controller|r_mpr_irq_delay [27]),
	.cin(gnd),
	.combout(\U_controller|r_MPR_irq~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_MPR_irq~3 .lut_mask = 16'hFFFE;
defparam \U_controller|r_MPR_irq~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N30
cycloneive_lcell_comb \U_controller|r_mpr_irq_delay[31]~95 (
// Equation(s):
// \U_controller|r_mpr_irq_delay[31]~95_combout  = \U_controller|r_mpr_irq_delay [31] $ (\U_controller|r_mpr_irq_delay[30]~94 )

	.dataa(\U_controller|r_mpr_irq_delay [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_controller|r_mpr_irq_delay[30]~94 ),
	.combout(\U_controller|r_mpr_irq_delay[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[31]~95 .lut_mask = 16'h5A5A;
defparam \U_controller|r_mpr_irq_delay[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y22_N31
dffeas \U_controller|r_mpr_irq_delay[31] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_irq_delay[31]~95_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|r_mpr_irq_delay[9]~78_combout ),
	.sload(gnd),
	.ena(\U_controller|r_mpr_listening~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_irq_delay [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_irq_delay[31] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_irq_delay[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N4
cycloneive_lcell_comb \U_controller|r_MPR_irq~2 (
// Equation(s):
// \U_controller|r_MPR_irq~2_combout  = (\U_controller|r_mpr_irq_delay [23]) # ((\U_controller|r_mpr_irq_delay [26]) # ((\U_controller|r_mpr_irq_delay [24]) # (\U_controller|r_mpr_irq_delay [25])))

	.dataa(\U_controller|r_mpr_irq_delay [23]),
	.datab(\U_controller|r_mpr_irq_delay [26]),
	.datac(\U_controller|r_mpr_irq_delay [24]),
	.datad(\U_controller|r_mpr_irq_delay [25]),
	.cin(gnd),
	.combout(\U_controller|r_MPR_irq~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_MPR_irq~2 .lut_mask = 16'hFFFE;
defparam \U_controller|r_MPR_irq~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N6
cycloneive_lcell_comb \U_controller|LessThan0~5 (
// Equation(s):
// \U_controller|LessThan0~5_combout  = (\U_controller|r_mpr_irq_delay [16]) # ((\U_controller|r_mpr_irq_delay [15]) # (\U_controller|r_mpr_irq_delay [17]))

	.dataa(\U_controller|r_mpr_irq_delay [16]),
	.datab(gnd),
	.datac(\U_controller|r_mpr_irq_delay [15]),
	.datad(\U_controller|r_mpr_irq_delay [17]),
	.cin(gnd),
	.combout(\U_controller|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LessThan0~5 .lut_mask = 16'hFFFA;
defparam \U_controller|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N28
cycloneive_lcell_comb \U_controller|LessThan0~0 (
// Equation(s):
// \U_controller|LessThan0~0_combout  = (\U_controller|r_mpr_irq_delay [0]) # ((\U_controller|r_mpr_irq_delay [2]) # ((\U_controller|r_mpr_irq_delay [3]) # (\U_controller|r_mpr_irq_delay [1])))

	.dataa(\U_controller|r_mpr_irq_delay [0]),
	.datab(\U_controller|r_mpr_irq_delay [2]),
	.datac(\U_controller|r_mpr_irq_delay [3]),
	.datad(\U_controller|r_mpr_irq_delay [1]),
	.cin(gnd),
	.combout(\U_controller|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \U_controller|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N18
cycloneive_lcell_comb \U_controller|LessThan0~1 (
// Equation(s):
// \U_controller|LessThan0~1_combout  = (\U_controller|r_mpr_irq_delay [6] & ((\U_controller|r_mpr_irq_delay [5]) # ((\U_controller|LessThan0~0_combout ) # (\U_controller|r_mpr_irq_delay [4]))))

	.dataa(\U_controller|r_mpr_irq_delay [5]),
	.datab(\U_controller|LessThan0~0_combout ),
	.datac(\U_controller|r_mpr_irq_delay [4]),
	.datad(\U_controller|r_mpr_irq_delay [6]),
	.cin(gnd),
	.combout(\U_controller|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LessThan0~1 .lut_mask = 16'hFE00;
defparam \U_controller|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N12
cycloneive_lcell_comb \U_controller|LessThan0~2 (
// Equation(s):
// \U_controller|LessThan0~2_combout  = (\U_controller|r_mpr_irq_delay [9] & ((\U_controller|r_mpr_irq_delay [7]) # (\U_controller|LessThan0~1_combout )))

	.dataa(\U_controller|r_mpr_irq_delay [7]),
	.datab(\U_controller|r_mpr_irq_delay [9]),
	.datac(gnd),
	.datad(\U_controller|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\U_controller|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LessThan0~2 .lut_mask = 16'hCC88;
defparam \U_controller|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N10
cycloneive_lcell_comb \U_controller|LessThan0~3 (
// Equation(s):
// \U_controller|LessThan0~3_combout  = (\U_controller|r_mpr_irq_delay [11] & ((\U_controller|r_mpr_irq_delay [10]) # ((\U_controller|LessThan0~2_combout  & \U_controller|r_mpr_irq_delay [8]))))

	.dataa(\U_controller|LessThan0~2_combout ),
	.datab(\U_controller|r_mpr_irq_delay [10]),
	.datac(\U_controller|r_mpr_irq_delay [8]),
	.datad(\U_controller|r_mpr_irq_delay [11]),
	.cin(gnd),
	.combout(\U_controller|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LessThan0~3 .lut_mask = 16'hEC00;
defparam \U_controller|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N8
cycloneive_lcell_comb \U_controller|LessThan0~4 (
// Equation(s):
// \U_controller|LessThan0~4_combout  = (\U_controller|r_mpr_irq_delay [14] & ((\U_controller|LessThan0~3_combout ) # ((\U_controller|r_mpr_irq_delay [13]) # (\U_controller|r_mpr_irq_delay [12]))))

	.dataa(\U_controller|LessThan0~3_combout ),
	.datab(\U_controller|r_mpr_irq_delay [14]),
	.datac(\U_controller|r_mpr_irq_delay [13]),
	.datad(\U_controller|r_mpr_irq_delay [12]),
	.cin(gnd),
	.combout(\U_controller|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LessThan0~4 .lut_mask = 16'hCCC8;
defparam \U_controller|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N8
cycloneive_lcell_comb \U_controller|r_MPR_irq~0 (
// Equation(s):
// \U_controller|r_MPR_irq~0_combout  = (\U_controller|r_mpr_irq_delay [19] & (\U_controller|r_mpr_irq_delay [18] & ((\U_controller|LessThan0~5_combout ) # (\U_controller|LessThan0~4_combout ))))

	.dataa(\U_controller|LessThan0~5_combout ),
	.datab(\U_controller|r_mpr_irq_delay [19]),
	.datac(\U_controller|r_mpr_irq_delay [18]),
	.datad(\U_controller|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\U_controller|r_MPR_irq~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_MPR_irq~0 .lut_mask = 16'hC080;
defparam \U_controller|r_MPR_irq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N18
cycloneive_lcell_comb \U_controller|r_MPR_irq~1 (
// Equation(s):
// \U_controller|r_MPR_irq~1_combout  = (\U_controller|r_mpr_irq_delay [22] & ((\U_controller|r_mpr_irq_delay [20]) # ((\U_controller|r_mpr_irq_delay [21]) # (\U_controller|r_MPR_irq~0_combout ))))

	.dataa(\U_controller|r_mpr_irq_delay [20]),
	.datab(\U_controller|r_mpr_irq_delay [21]),
	.datac(\U_controller|r_MPR_irq~0_combout ),
	.datad(\U_controller|r_mpr_irq_delay [22]),
	.cin(gnd),
	.combout(\U_controller|r_MPR_irq~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_MPR_irq~1 .lut_mask = 16'hFE00;
defparam \U_controller|r_MPR_irq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N12
cycloneive_lcell_comb \U_controller|r_MPR_irq~4 (
// Equation(s):
// \U_controller|r_MPR_irq~4_combout  = (\U_controller|r_MPR_irq~3_combout ) # ((\U_controller|r_mpr_irq_delay [31]) # ((\U_controller|r_MPR_irq~2_combout ) # (\U_controller|r_MPR_irq~1_combout )))

	.dataa(\U_controller|r_MPR_irq~3_combout ),
	.datab(\U_controller|r_mpr_irq_delay [31]),
	.datac(\U_controller|r_MPR_irq~2_combout ),
	.datad(\U_controller|r_MPR_irq~1_combout ),
	.cin(gnd),
	.combout(\U_controller|r_MPR_irq~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_MPR_irq~4 .lut_mask = 16'hFFFE;
defparam \U_controller|r_MPR_irq~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N28
cycloneive_lcell_comb \U_controller|r_MPR_irq~5 (
// Equation(s):
// \U_controller|r_MPR_irq~5_combout  = (!\U_controller|r_MPR_irq~4_combout ) # (!\U_controller|r_MPR_irq~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|r_MPR_irq~q ),
	.datad(\U_controller|r_MPR_irq~4_combout ),
	.cin(gnd),
	.combout(\U_controller|r_MPR_irq~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_MPR_irq~5 .lut_mask = 16'h0FFF;
defparam \U_controller|r_MPR_irq~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y22_N29
dffeas \U_controller|r_MPR_irq (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_MPR_irq~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\U_controller|r_mpr_listening~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_MPR_irq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_MPR_irq .is_wysiwyg = "true";
defparam \U_controller|r_MPR_irq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N2
cycloneive_lcell_comb \U_controller|Selector150~0 (
// Equation(s):
// \U_controller|Selector150~0_combout  = (\U_controller|state.ST_CHECK_LSR~q  & (!\Uregs|Mux7~5_combout  & ((\U_controller|Selector141~1_combout ) # (!\U_controller|r_MPR_irq~q ))))

	.dataa(\U_controller|state.ST_CHECK_LSR~q ),
	.datab(\U_controller|Selector141~1_combout ),
	.datac(\Uregs|Mux7~5_combout ),
	.datad(\U_controller|r_MPR_irq~q ),
	.cin(gnd),
	.combout(\U_controller|Selector150~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector150~0 .lut_mask = 16'h080A;
defparam \U_controller|Selector150~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N22
cycloneive_lcell_comb \U_controller|Selector150~2 (
// Equation(s):
// \U_controller|Selector150~2_combout  = (\U_controller|Selector150~1_combout ) # ((\U_controller|Selector150~0_combout ) # ((\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & !\U_controller|LessThan3~2_combout )))

	.dataa(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datab(\U_controller|Selector150~1_combout ),
	.datac(\U_controller|LessThan3~2_combout ),
	.datad(\U_controller|Selector150~0_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector150~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector150~2 .lut_mask = 16'hFFCE;
defparam \U_controller|Selector150~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N18
cycloneive_lcell_comb \U_controller|Selector156~0 (
// Equation(s):
// \U_controller|Selector156~0_combout  = (\U_controller|Selector150~2_combout  & (\U_controller|Selector150~0_combout  & ((\U_controller|r_MPR_irq~q )))) # (!\U_controller|Selector150~2_combout  & ((\U_controller|pre_state2.ST_ADS_RDATAC_SEND_RESULTS~q ) # 
// ((\U_controller|Selector150~0_combout  & \U_controller|r_MPR_irq~q ))))

	.dataa(\U_controller|Selector150~2_combout ),
	.datab(\U_controller|Selector150~0_combout ),
	.datac(\U_controller|pre_state2.ST_ADS_RDATAC_SEND_RESULTS~q ),
	.datad(\U_controller|r_MPR_irq~q ),
	.cin(gnd),
	.combout(\U_controller|Selector156~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector156~0 .lut_mask = 16'hDC50;
defparam \U_controller|Selector156~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N14
cycloneive_lcell_comb \U_controller|Selector156~1 (
// Equation(s):
// \U_controller|Selector156~1_combout  = (\U_controller|Selector156~0_combout  & ((\U_controller|pre_state1.ST_IDLE~q ) # ((!\U_controller|state.ST_READ_DATA_COME~q ) # (!\U_controller|WideOr1~1_combout ))))

	.dataa(\U_controller|pre_state1.ST_IDLE~q ),
	.datab(\U_controller|Selector156~0_combout ),
	.datac(\U_controller|WideOr1~1_combout ),
	.datad(\U_controller|state.ST_READ_DATA_COME~q ),
	.cin(gnd),
	.combout(\U_controller|Selector156~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector156~1 .lut_mask = 16'h8CCC;
defparam \U_controller|Selector156~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y20_N15
dffeas \U_controller|pre_state2.ST_ADS_RDATAC_SEND_RESULTS (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector156~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|pre_state2.ST_ADS_RDATAC_SEND_RESULTS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|pre_state2.ST_ADS_RDATAC_SEND_RESULTS .is_wysiwyg = "true";
defparam \U_controller|pre_state2.ST_ADS_RDATAC_SEND_RESULTS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N14
cycloneive_lcell_comb \U_controller|state~56 (
// Equation(s):
// \U_controller|state~56_combout  = (\U_controller|pre_state1.ST_GET_SECOND_PARA~q  & (\U_controller|pre_state2.ST_ADS_RDATAC_SEND_RESULTS~q  & \U_controller|state.ST_READ_DATA_COME~q ))

	.dataa(\U_controller|pre_state1.ST_GET_SECOND_PARA~q ),
	.datab(gnd),
	.datac(\U_controller|pre_state2.ST_ADS_RDATAC_SEND_RESULTS~q ),
	.datad(\U_controller|state.ST_READ_DATA_COME~q ),
	.cin(gnd),
	.combout(\U_controller|state~56_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|state~56 .lut_mask = 16'hA000;
defparam \U_controller|state~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y19_N15
dffeas \U_controller|state.ST_ADS_RDATAC_SEND_RESULTS (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|state~56_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_ADS_RDATAC_SEND_RESULTS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_ADS_RDATAC_SEND_RESULTS .is_wysiwyg = "true";
defparam \U_controller|state.ST_ADS_RDATAC_SEND_RESULTS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N10
cycloneive_lcell_comb \U_controller|WideOr67 (
// Equation(s):
// \U_controller|WideOr67~combout  = (\U_controller|state.ST_MPR_IRQ~q ) # ((\U_controller|WideOr67~0_combout ) # ((\U_controller|state.ST_ADS_RDATAC_SEND_RESULTS~q ) # (\U_controller|state.ST_ADS_RDATA_INIT~q )))

	.dataa(\U_controller|state.ST_MPR_IRQ~q ),
	.datab(\U_controller|WideOr67~0_combout ),
	.datac(\U_controller|state.ST_ADS_RDATAC_SEND_RESULTS~q ),
	.datad(\U_controller|state.ST_ADS_RDATA_INIT~q ),
	.cin(gnd),
	.combout(\U_controller|WideOr67~combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|WideOr67 .lut_mask = 16'hFFFE;
defparam \U_controller|WideOr67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N24
cycloneive_lcell_comb \U_controller|Selector155~0 (
// Equation(s):
// \U_controller|Selector155~0_combout  = (!\U_controller|Selector144~0_combout  & (!\U_controller|WideOr67~combout  & (!\U_controller|Selector134~0_combout  & !\U_controller|Selector152~1_combout )))

	.dataa(\U_controller|Selector144~0_combout ),
	.datab(\U_controller|WideOr67~combout ),
	.datac(\U_controller|Selector134~0_combout ),
	.datad(\U_controller|Selector152~1_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector155~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector155~0 .lut_mask = 16'h0001;
defparam \U_controller|Selector155~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N16
cycloneive_lcell_comb \U_controller|Selector153~0 (
// Equation(s):
// \U_controller|Selector153~0_combout  = (\U_controller|state.ST_READ_DATA_COME~q  & !\Uregs|Mux6~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|state.ST_READ_DATA_COME~q ),
	.datad(\Uregs|Mux6~4_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector153~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector153~0 .lut_mask = 16'h00F0;
defparam \U_controller|Selector153~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N26
cycloneive_lcell_comb \U_controller|Selector152~0 (
// Equation(s):
// \U_controller|Selector152~0_combout  = (\U_controller|pre_state1.ST_IDLE~q  & \U_controller|state.ST_READ_DATA_COME~q )

	.dataa(gnd),
	.datab(\U_controller|pre_state1.ST_IDLE~q ),
	.datac(\U_controller|state.ST_READ_DATA_COME~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector152~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector152~0 .lut_mask = 16'hC0C0;
defparam \U_controller|Selector152~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N18
cycloneive_lcell_comb \U_controller|Selector151~3 (
// Equation(s):
// \U_controller|Selector151~3_combout  = (\U_controller|Selector152~0_combout ) # ((\U_controller|Selector153~0_combout  & ((\Uregs|Mux3~9_combout ) # (!\Uregs|Mux2~9_combout ))))

	.dataa(\U_controller|Selector152~0_combout ),
	.datab(\U_controller|Selector153~0_combout ),
	.datac(\Uregs|Mux3~9_combout ),
	.datad(\Uregs|Mux2~9_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector151~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector151~3 .lut_mask = 16'hEAEE;
defparam \U_controller|Selector151~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N0
cycloneive_lcell_comb \U_controller|Selector151~4 (
// Equation(s):
// \U_controller|Selector151~4_combout  = ((\U_controller|Selector151~3_combout ) # ((!\U_controller|pre_state2~32_combout  & \U_controller|Selector153~0_combout ))) # (!\U_controller|Selector155~0_combout )

	.dataa(\U_controller|pre_state2~32_combout ),
	.datab(\U_controller|Selector155~0_combout ),
	.datac(\U_controller|Selector153~0_combout ),
	.datad(\U_controller|Selector151~3_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector151~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector151~4 .lut_mask = 16'hFF73;
defparam \U_controller|Selector151~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N8
cycloneive_lcell_comb \U_controller|Selector151~5 (
// Equation(s):
// \U_controller|Selector151~5_combout  = (\U_controller|Selector151~2_combout  & ((\U_controller|Selector93~0_combout ) # ((\U_controller|Selector151~4_combout  & \U_controller|pre_state2.ST_ADS_SYSCMD_INIT~q )))) # (!\U_controller|Selector151~2_combout  & 
// (\U_controller|Selector151~4_combout  & (\U_controller|pre_state2.ST_ADS_SYSCMD_INIT~q )))

	.dataa(\U_controller|Selector151~2_combout ),
	.datab(\U_controller|Selector151~4_combout ),
	.datac(\U_controller|pre_state2.ST_ADS_SYSCMD_INIT~q ),
	.datad(\U_controller|Selector93~0_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector151~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector151~5 .lut_mask = 16'hEAC0;
defparam \U_controller|Selector151~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y20_N9
dffeas \U_controller|pre_state2.ST_ADS_SYSCMD_INIT (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector151~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|pre_state2.ST_ADS_SYSCMD_INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|pre_state2.ST_ADS_SYSCMD_INIT .is_wysiwyg = "true";
defparam \U_controller|pre_state2.ST_ADS_SYSCMD_INIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N12
cycloneive_lcell_comb \U_controller|Selector17~0 (
// Equation(s):
// \U_controller|Selector17~0_combout  = (\U_controller|pre_state2.ST_ADS_WREG_INIT~q ) # ((!\U_controller|pre_state2.ST_ADS_RREG_INIT~q  & ((\U_controller|uart_wdata_o [0]) # (\U_controller|pre_state2.ST_ADS_SYSCMD_INIT~q ))))

	.dataa(\U_controller|uart_wdata_o [0]),
	.datab(\U_controller|pre_state2.ST_ADS_RREG_INIT~q ),
	.datac(\U_controller|pre_state2.ST_ADS_SYSCMD_INIT~q ),
	.datad(\U_controller|pre_state2.ST_ADS_WREG_INIT~q ),
	.cin(gnd),
	.combout(\U_controller|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector17~0 .lut_mask = 16'hFF32;
defparam \U_controller|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N26
cycloneive_lcell_comb \U_controller|Selector17~1 (
// Equation(s):
// \U_controller|Selector17~1_combout  = (\U_controller|Selector13~5_combout  & ((\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q ) # ((\U_controller|Selector17~0_combout  & !\U_controller|pre_state2.ST_ADS_RDATA_INIT~q ))))

	.dataa(\U_controller|Selector17~0_combout ),
	.datab(\U_controller|Selector13~5_combout ),
	.datac(\U_controller|pre_state2.ST_ADS_RDATA_INIT~q ),
	.datad(\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q ),
	.cin(gnd),
	.combout(\U_controller|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector17~1 .lut_mask = 16'hCC08;
defparam \U_controller|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N6
cycloneive_lcell_comb \u_mpr121|r_i2c_data_o[0]~feeder (
// Equation(s):
// \u_mpr121|r_i2c_data_o[0]~feeder_combout  = \u_mpr121|r_i2c_data_shift [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_mpr121|r_i2c_data_shift [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_data_o[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_o[0]~feeder .lut_mask = 16'hF0F0;
defparam \u_mpr121|r_i2c_data_o[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y13_N7
dffeas \u_mpr121|r_i2c_data_o[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_i2c_data_o[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|r_state.ST_I2C_READ_WAIT_2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_data_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_o[0] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_data_o[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N19
dffeas \U_controller|r_mpr_d_from_chip[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_mpr121|r_i2c_data_o [0]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|r_mpr_d_from_chip[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_d_from_chip [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_d_from_chip[0] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_d_from_chip[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y14_N4
cycloneive_lcell_comb \U_ads1292|Uspi|dout_valid~2 (
// Equation(s):
// \U_ads1292|Uspi|dout_valid~2_combout  = (\U_ads1292|Uspi|r_RX_Bit_Count [1] & \U_ads1292|Uspi|r_RX_Bit_Count [2])

	.dataa(gnd),
	.datab(\U_ads1292|Uspi|r_RX_Bit_Count [1]),
	.datac(gnd),
	.datad(\U_ads1292|Uspi|r_RX_Bit_Count [2]),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|dout_valid~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|dout_valid~2 .lut_mask = 16'hCC00;
defparam \U_ads1292|Uspi|dout_valid~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y14_N28
cycloneive_lcell_comb \U_ads1292|Uspi|dout[0]~7 (
// Equation(s):
// \U_ads1292|Uspi|dout[0]~7_combout  = (\U_ads1292|Uspi|dout_valid~2_combout  & ((\U_ads1292|Uspi|Decoder0~1_combout  & ((\ADS_MISO~input_o ))) # (!\U_ads1292|Uspi|Decoder0~1_combout  & (\U_ads1292|Uspi|dout [0])))) # (!\U_ads1292|Uspi|dout_valid~2_combout  
// & (((\U_ads1292|Uspi|dout [0]))))

	.dataa(\U_ads1292|Uspi|dout_valid~2_combout ),
	.datab(\U_ads1292|Uspi|Decoder0~1_combout ),
	.datac(\U_ads1292|Uspi|dout [0]),
	.datad(\ADS_MISO~input_o ),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|dout[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|dout[0]~7 .lut_mask = 16'hF870;
defparam \U_ads1292|Uspi|dout[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y14_N29
dffeas \U_ads1292|Uspi|dout[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|dout[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|dout[0] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y14_N24
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[0]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[0]~feeder_combout  = \U_ads1292|Uspi|dout [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|Uspi|dout [0]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[0]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y14_N25
dffeas \U_ads1292|r_spi_rx_data[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[0] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y17_N18
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[8]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[8]~feeder_combout  = \U_ads1292|r_spi_rx_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [0]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[8]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y17_N19
dffeas \U_ads1292|r_spi_rx_data[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[8] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y17_N4
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[16]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[16]~feeder_combout  = \U_ads1292|r_spi_rx_data [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [8]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[16]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y17_N5
dffeas \U_ads1292|r_spi_rx_data[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[16] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y17_N21
dffeas \U_ads1292|r_spi_rx_data[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|r_spi_rx_data [16]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[24] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y17_N0
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[32]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[32]~feeder_combout  = \U_ads1292|r_spi_rx_data [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [24]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[32]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y17_N1
dffeas \U_ads1292|r_spi_rx_data[32] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [32]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[32] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y17_N28
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[40]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[40]~feeder_combout  = \U_ads1292|r_spi_rx_data [32]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [32]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[40]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y17_N29
dffeas \U_ads1292|r_spi_rx_data[40] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [40]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[40] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y17_N12
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[48]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[48]~feeder_combout  = \U_ads1292|r_spi_rx_data [40]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [40]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[48]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y17_N13
dffeas \U_ads1292|r_spi_rx_data[48] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [48]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[48] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y18_N6
cycloneive_lcell_comb \U_controller|Selector252~0 (
// Equation(s):
// \U_controller|Selector252~0_combout  = (\U_controller|r_ads_dout~2_combout  & ((\U_controller|r_firt_para [0]) # ((\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q )))) # (!\U_controller|r_ads_dout~2_combout  & (((\U_ads1292|r_spi_rx_data [0]))))

	.dataa(\U_controller|r_ads_dout~2_combout ),
	.datab(\U_controller|r_firt_para [0]),
	.datac(\U_ads1292|r_spi_rx_data [0]),
	.datad(\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q ),
	.cin(gnd),
	.combout(\U_controller|Selector252~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector252~0 .lut_mask = 16'hFAD8;
defparam \U_controller|Selector252~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y18_N7
dffeas \U_controller|r_ads_dout[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector252~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[0] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y17_N14
cycloneive_lcell_comb \U_controller|Selector244~0 (
// Equation(s):
// \U_controller|Selector244~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [0])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [8])))

	.dataa(\U_controller|r_ads_dout [0]),
	.datab(gnd),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(\U_ads1292|r_spi_rx_data [8]),
	.cin(gnd),
	.combout(\U_controller|Selector244~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector244~0 .lut_mask = 16'hAFA0;
defparam \U_controller|Selector244~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y17_N15
dffeas \U_controller|r_ads_dout[8] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector244~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[8] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y17_N10
cycloneive_lcell_comb \U_controller|Selector236~0 (
// Equation(s):
// \U_controller|Selector236~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_controller|r_ads_dout [8]))) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_ads1292|r_spi_rx_data [16]))

	.dataa(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datab(\U_ads1292|r_spi_rx_data [16]),
	.datac(\U_controller|r_ads_dout [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector236~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector236~0 .lut_mask = 16'hE4E4;
defparam \U_controller|Selector236~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y17_N11
dffeas \U_controller|r_ads_dout[16] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector236~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[16] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y17_N6
cycloneive_lcell_comb \U_controller|Selector228~0 (
// Equation(s):
// \U_controller|Selector228~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [16])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [24])))

	.dataa(\U_controller|r_ads_dout [16]),
	.datab(gnd),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(\U_ads1292|r_spi_rx_data [24]),
	.cin(gnd),
	.combout(\U_controller|Selector228~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector228~0 .lut_mask = 16'hAFA0;
defparam \U_controller|Selector228~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y17_N7
dffeas \U_controller|r_ads_dout[24] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector228~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[24] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y17_N22
cycloneive_lcell_comb \U_controller|Selector220~0 (
// Equation(s):
// \U_controller|Selector220~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [24])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [32])))

	.dataa(\U_controller|r_ads_dout [24]),
	.datab(\U_ads1292|r_spi_rx_data [32]),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector220~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector220~0 .lut_mask = 16'hACAC;
defparam \U_controller|Selector220~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y17_N23
dffeas \U_controller|r_ads_dout[32] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector220~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [32]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[32] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y17_N2
cycloneive_lcell_comb \U_controller|Selector212~0 (
// Equation(s):
// \U_controller|Selector212~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [32])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [40])))

	.dataa(\U_controller|r_ads_dout [32]),
	.datab(gnd),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(\U_ads1292|r_spi_rx_data [40]),
	.cin(gnd),
	.combout(\U_controller|Selector212~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector212~0 .lut_mask = 16'hAFA0;
defparam \U_controller|Selector212~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y17_N3
dffeas \U_controller|r_ads_dout[40] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector212~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [40]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[40] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y17_N26
cycloneive_lcell_comb \U_controller|Selector204~0 (
// Equation(s):
// \U_controller|Selector204~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_controller|r_ads_dout [40]))) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_ads1292|r_spi_rx_data [48]))

	.dataa(\U_ads1292|r_spi_rx_data [48]),
	.datab(\U_controller|r_ads_dout [40]),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector204~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector204~0 .lut_mask = 16'hCACA;
defparam \U_controller|Selector204~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y17_N27
dffeas \U_controller|r_ads_dout[48] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector204~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [48]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[48] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y17_N16
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[56]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[56]~feeder_combout  = \U_ads1292|r_spi_rx_data [48]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [48]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[56]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y17_N17
dffeas \U_ads1292|r_spi_rx_data[56] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [56]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[56] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y17_N30
cycloneive_lcell_comb \U_controller|Selector196~0 (
// Equation(s):
// \U_controller|Selector196~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [48])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [56])))

	.dataa(\U_controller|r_ads_dout [48]),
	.datab(\U_ads1292|r_spi_rx_data [56]),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector196~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector196~0 .lut_mask = 16'hACAC;
defparam \U_controller|Selector196~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y17_N31
dffeas \U_controller|r_ads_dout[56] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector196~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [56]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[56] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y17_N8
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[64]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[64]~feeder_combout  = \U_ads1292|r_spi_rx_data [56]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [56]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[64]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y17_N9
dffeas \U_ads1292|r_spi_rx_data[64] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [64]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[64] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y17_N24
cycloneive_lcell_comb \U_controller|Selector188~0 (
// Equation(s):
// \U_controller|Selector188~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [56])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [64])))

	.dataa(\U_controller|r_ads_dout [56]),
	.datab(\U_ads1292|r_spi_rx_data [64]),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector188~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector188~0 .lut_mask = 16'hACAC;
defparam \U_controller|Selector188~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y17_N25
dffeas \U_controller|r_ads_dout[64] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector188~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [64]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[64] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N18
cycloneive_lcell_comb \U_controller|Selector17~3 (
// Equation(s):
// \U_controller|Selector17~3_combout  = (\U_controller|state.ST_ADS_SENDPC_2~q  & ((\U_controller|r_ads_dout [64]) # ((\U_controller|state.ST_MPR_SENDPC_3~q  & \U_controller|r_mpr_d_from_chip [0])))) # (!\U_controller|state.ST_ADS_SENDPC_2~q  & 
// (\U_controller|state.ST_MPR_SENDPC_3~q  & (\U_controller|r_mpr_d_from_chip [0])))

	.dataa(\U_controller|state.ST_ADS_SENDPC_2~q ),
	.datab(\U_controller|state.ST_MPR_SENDPC_3~q ),
	.datac(\U_controller|r_mpr_d_from_chip [0]),
	.datad(\U_controller|r_ads_dout [64]),
	.cin(gnd),
	.combout(\U_controller|Selector17~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector17~3 .lut_mask = 16'hEAC0;
defparam \U_controller|Selector17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y17_N8
cycloneive_lcell_comb \U_controller|Selector17~4 (
// Equation(s):
// \U_controller|Selector17~4_combout  = ((\U_controller|state.ST_IER~q ) # ((\U_controller|state.ST_FCR~q ) # (\U_controller|Selector17~3_combout ))) # (!\U_controller|Selector16~0_combout )

	.dataa(\U_controller|Selector16~0_combout ),
	.datab(\U_controller|state.ST_IER~q ),
	.datac(\U_controller|state.ST_FCR~q ),
	.datad(\U_controller|Selector17~3_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector17~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector17~4 .lut_mask = 16'hFFFD;
defparam \U_controller|Selector17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N24
cycloneive_lcell_comb \U_controller|Selector17~2 (
// Equation(s):
// \U_controller|Selector17~2_combout  = (\U_controller|Selector13~2_combout  & ((\U_controller|pre_state2.ST_WRITE_MPR_INIT~q ) # ((!\U_controller|pre_state2.ST_READ_MPR_INIT~q  & \U_controller|uart_wdata_o [0]))))

	.dataa(\U_controller|Selector13~2_combout ),
	.datab(\U_controller|pre_state2.ST_READ_MPR_INIT~q ),
	.datac(\U_controller|pre_state2.ST_WRITE_MPR_INIT~q ),
	.datad(\U_controller|uart_wdata_o [0]),
	.cin(gnd),
	.combout(\U_controller|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector17~2 .lut_mask = 16'hA2A0;
defparam \U_controller|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N26
cycloneive_lcell_comb \U_controller|Selector17~5 (
// Equation(s):
// \U_controller|Selector17~5_combout  = (\U_controller|Selector17~4_combout ) # ((\U_controller|Selector17~2_combout ) # ((\U_controller|r_firt_para [0] & \U_controller|state.ST_MPR_SENDPC_2~q )))

	.dataa(\U_controller|r_firt_para [0]),
	.datab(\U_controller|state.ST_MPR_SENDPC_2~q ),
	.datac(\U_controller|Selector17~4_combout ),
	.datad(\U_controller|Selector17~2_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector17~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector17~5 .lut_mask = 16'hFFF8;
defparam \U_controller|Selector17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N24
cycloneive_lcell_comb \U_controller|Selector17~6 (
// Equation(s):
// \U_controller|Selector17~6_combout  = (\U_controller|Selector17~1_combout ) # ((\U_controller|Selector17~5_combout ) # ((\U_controller|WideOr18~combout  & \U_controller|uart_wdata_o [0])))

	.dataa(\U_controller|WideOr18~combout ),
	.datab(\U_controller|Selector17~1_combout ),
	.datac(\U_controller|uart_wdata_o [0]),
	.datad(\U_controller|Selector17~5_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector17~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector17~6 .lut_mask = 16'hFFEC;
defparam \U_controller|Selector17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y19_N25
dffeas \U_controller|uart_wdata_o[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector17~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|uart_wdata_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|uart_wdata_o[0] .is_wysiwyg = "true";
defparam \U_controller|uart_wdata_o[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N16
cycloneive_lcell_comb \Uregs|lcr[0]~0 (
// Equation(s):
// \Uregs|lcr[0]~0_combout  = !\U_controller|uart_wdata_o [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|uart_wdata_o [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uregs|lcr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|lcr[0]~0 .lut_mask = 16'h0F0F;
defparam \Uregs|lcr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N17
dffeas \Uregs|lcr[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|lcr[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|lcr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|lcr[0] .is_wysiwyg = "true";
defparam \Uregs|lcr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N14
cycloneive_lcell_comb \Uregs|receiver|rbit_counter[0]~3 (
// Equation(s):
// \Uregs|receiver|rbit_counter[0]~3_combout  = (\Uregs|receiver|rbit_counter[0]~2_combout  & ((\Uregs|receiver|rstate [0] & ((!\Uregs|receiver|rbit_counter [0]))) # (!\Uregs|receiver|rstate [0] & (!\Uregs|lcr [0])))) # 
// (!\Uregs|receiver|rbit_counter[0]~2_combout  & (((\Uregs|receiver|rbit_counter [0]))))

	.dataa(\Uregs|lcr [0]),
	.datab(\Uregs|receiver|rstate [0]),
	.datac(\Uregs|receiver|rbit_counter [0]),
	.datad(\Uregs|receiver|rbit_counter[0]~2_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|rbit_counter[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rbit_counter[0]~3 .lut_mask = 16'h1DF0;
defparam \Uregs|receiver|rbit_counter[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N15
dffeas \Uregs|receiver|rbit_counter[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|rbit_counter[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rbit_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rbit_counter[0] .is_wysiwyg = "true";
defparam \Uregs|receiver|rbit_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N16
cycloneive_lcell_comb \Uregs|receiver|Mux4~0 (
// Equation(s):
// \Uregs|receiver|Mux4~0_combout  = (!\Uregs|receiver|rbit_counter [0] & (!\Uregs|receiver|rbit_counter [1] & (!\Uregs|lcr [3] & !\Uregs|receiver|rbit_counter [2])))

	.dataa(\Uregs|receiver|rbit_counter [0]),
	.datab(\Uregs|receiver|rbit_counter [1]),
	.datac(\Uregs|lcr [3]),
	.datad(\Uregs|receiver|rbit_counter [2]),
	.cin(gnd),
	.combout(\Uregs|receiver|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Mux4~0 .lut_mask = 16'h0001;
defparam \Uregs|receiver|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N0
cycloneive_lcell_comb \Uregs|receiver|Mux4~1 (
// Equation(s):
// \Uregs|receiver|Mux4~1_combout  = (\Uregs|receiver|rstate [2] & ((\Uregs|receiver|rstate [3]) # ((\Uregs|receiver|rstate [0])))) # (!\Uregs|receiver|rstate [2] & (!\Uregs|receiver|rstate [1] & (\Uregs|receiver|rstate [3] $ (\Uregs|receiver|rstate [0]))))

	.dataa(\Uregs|receiver|rstate [3]),
	.datab(\Uregs|receiver|rstate [2]),
	.datac(\Uregs|receiver|rstate [0]),
	.datad(\Uregs|receiver|rstate [1]),
	.cin(gnd),
	.combout(\Uregs|receiver|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Mux4~1 .lut_mask = 16'hC8DA;
defparam \Uregs|receiver|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N26
cycloneive_lcell_comb \Uregs|receiver|Mux4~4 (
// Equation(s):
// \Uregs|receiver|Mux4~4_combout  = (\Uregs|receiver|Mux4~1_combout  & (\Uregs|receiver|Mux4~0_combout )) # (!\Uregs|receiver|Mux4~1_combout  & ((\Uregs|receiver|Equal2~0_combout )))

	.dataa(\Uregs|receiver|Mux4~0_combout ),
	.datab(\Uregs|receiver|Mux4~1_combout ),
	.datac(\Uregs|receiver|Equal2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uregs|receiver|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Mux4~4 .lut_mask = 16'hB8B8;
defparam \Uregs|receiver|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N8
cycloneive_lcell_comb \Uregs|receiver|Mux4~3 (
// Equation(s):
// \Uregs|receiver|Mux4~3_combout  = (\Uregs|receiver|Equal1~0_combout  & ((!\Uregs|serial_in~0_combout ) # (!\Uregs|receiver|Mux4~1_combout )))

	.dataa(gnd),
	.datab(\Uregs|receiver|Mux4~1_combout ),
	.datac(\Uregs|serial_in~0_combout ),
	.datad(\Uregs|receiver|Equal1~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Mux4~3 .lut_mask = 16'h3F00;
defparam \Uregs|receiver|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N18
cycloneive_lcell_comb \Uregs|receiver|Mux4~2 (
// Equation(s):
// \Uregs|receiver|Mux4~2_combout  = (\Uregs|receiver|rstate [3] & (!\Uregs|receiver|rstate [2] & ((!\Uregs|receiver|rstate [1])))) # (!\Uregs|receiver|rstate [3] & (\Uregs|receiver|rstate [1] & ((\Uregs|receiver|rstate [2]) # (!\Uregs|receiver|rstate 
// [0]))))

	.dataa(\Uregs|receiver|rstate [3]),
	.datab(\Uregs|receiver|rstate [2]),
	.datac(\Uregs|receiver|rstate [0]),
	.datad(\Uregs|receiver|rstate [1]),
	.cin(gnd),
	.combout(\Uregs|receiver|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Mux4~2 .lut_mask = 16'h4522;
defparam \Uregs|receiver|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N12
cycloneive_lcell_comb \Uregs|receiver|Mux4~5 (
// Equation(s):
// \Uregs|receiver|Mux4~5_combout  = (\Uregs|receiver|Mux4~2_combout  & (\Uregs|receiver|Mux4~4_combout )) # (!\Uregs|receiver|Mux4~2_combout  & ((\Uregs|receiver|Mux4~3_combout )))

	.dataa(\Uregs|receiver|Mux4~4_combout ),
	.datab(gnd),
	.datac(\Uregs|receiver|Mux4~3_combout ),
	.datad(\Uregs|receiver|Mux4~2_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Mux4~5 .lut_mask = 16'hAAF0;
defparam \Uregs|receiver|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N4
cycloneive_lcell_comb \Uregs|receiver|Mux4~6 (
// Equation(s):
// \Uregs|receiver|Mux4~6_combout  = (\Uregs|receiver|Mux4~5_combout  & ((\Uregs|receiver|rstate [2] & ((\Uregs|receiver|Mux4~2_combout ))) # (!\Uregs|receiver|rstate [2] & (\Uregs|receiver|Mux4~1_combout )))) # (!\Uregs|receiver|Mux4~5_combout  & 
// ((\Uregs|receiver|rstate [2] & (!\Uregs|receiver|Mux4~1_combout  & !\Uregs|receiver|Mux4~2_combout )) # (!\Uregs|receiver|rstate [2] & ((\Uregs|receiver|Mux4~2_combout )))))

	.dataa(\Uregs|receiver|Mux4~5_combout ),
	.datab(\Uregs|receiver|Mux4~1_combout ),
	.datac(\Uregs|receiver|rstate [2]),
	.datad(\Uregs|receiver|Mux4~2_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Mux4~6 .lut_mask = 16'hAD18;
defparam \Uregs|receiver|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y18_N5
dffeas \Uregs|receiver|rstate[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|Mux4~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rstate [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rstate[2] .is_wysiwyg = "true";
defparam \Uregs|receiver|rstate[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N2
cycloneive_lcell_comb \Uregs|receiver|Selector23~0 (
// Equation(s):
// \Uregs|receiver|Selector23~0_combout  = (!\Uregs|receiver|rstate [2] & \Uregs|receiver|rshift [1])

	.dataa(gnd),
	.datab(\Uregs|receiver|rstate [2]),
	.datac(gnd),
	.datad(\Uregs|receiver|rshift [1]),
	.cin(gnd),
	.combout(\Uregs|receiver|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Selector23~0 .lut_mask = 16'h3300;
defparam \Uregs|receiver|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N25
dffeas \Uregs|receiver|rshift[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|Selector23~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|rshift[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rshift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rshift[0] .is_wysiwyg = "true";
defparam \Uregs|receiver|rshift[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N12
cycloneive_lcell_comb \Uregs|receiver|Selector7~0 (
// Equation(s):
// \Uregs|receiver|Selector7~0_combout  = (\Uregs|receiver|rshift [0] & (\Uregs|receiver|rstate [3] & !\Uregs|receiver|rf_data_in[4]~0_combout ))

	.dataa(gnd),
	.datab(\Uregs|receiver|rshift [0]),
	.datac(\Uregs|receiver|rstate [3]),
	.datad(\Uregs|receiver|rf_data_in[4]~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Selector7~0 .lut_mask = 16'h00C0;
defparam \Uregs|receiver|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y18_N13
dffeas \Uregs|receiver|rf_data_in[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|receiver|rf_data_in[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rf_data_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rf_data_in[3] .is_wysiwyg = "true";
defparam \Uregs|receiver|rf_data_in[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N5
dffeas \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[12] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|rf_data_in [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N4
cycloneive_lcell_comb \Uregs|Mux4~4 (
// Equation(s):
// \Uregs|Mux4~4_combout  = (\Uregs|Mux5~2_combout  & ((\Uregs|dl [3]) # ((\Uregs|Mux5~1_combout )))) # (!\Uregs|Mux5~2_combout  & (((\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [12] & !\Uregs|Mux5~1_combout ))))

	.dataa(\Uregs|dl [3]),
	.datab(\Uregs|Mux5~2_combout ),
	.datac(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [12]),
	.datad(\Uregs|Mux5~1_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux4~4 .lut_mask = 16'hCCB8;
defparam \Uregs|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y17_N27
dffeas \Uregs|receiver|fifo_rx|rfifo|ram~4 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|rf_data_in [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|rfifo|ram~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|rfifo|ram~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram~4 .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|rfifo|ram~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N26
cycloneive_lcell_comb \Uregs|Mux4~5 (
// Equation(s):
// \Uregs|Mux4~5_combout  = (\Uregs|Mux4~4_combout  & ((\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a3 ) # ((!\Uregs|Mux5~1_combout )))) # (!\Uregs|Mux4~4_combout  & (((\Uregs|receiver|fifo_rx|rfifo|ram~4_q  & \Uregs|Mux5~1_combout ))))

	.dataa(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\Uregs|Mux4~4_combout ),
	.datac(\Uregs|receiver|fifo_rx|rfifo|ram~4_q ),
	.datad(\Uregs|Mux5~1_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux4~5 .lut_mask = 16'hB8CC;
defparam \Uregs|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N6
cycloneive_lcell_comb \Uregs|ier[0]~0 (
// Equation(s):
// \Uregs|ier[0]~0_combout  = (\U_controller|uart_addr_o [0] & (!\Uregs|lcr [7] & (\Uregs|Mux0~2_combout  & \U_controller|uart_we_o~q )))

	.dataa(\U_controller|uart_addr_o [0]),
	.datab(\Uregs|lcr [7]),
	.datac(\Uregs|Mux0~2_combout ),
	.datad(\U_controller|uart_we_o~q ),
	.cin(gnd),
	.combout(\Uregs|ier[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|ier[0]~0 .lut_mask = 16'h2000;
defparam \Uregs|ier[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N19
dffeas \Uregs|ier[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [3]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|ier[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|ier [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|ier[3] .is_wysiwyg = "true";
defparam \Uregs|ier[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N18
cycloneive_lcell_comb \Uregs|Mux4~6 (
// Equation(s):
// \Uregs|Mux4~6_combout  = (\Uregs|Mux5~6_combout  & ((\Uregs|Mux4~5_combout ) # ((\Uregs|Mux5~7_combout )))) # (!\Uregs|Mux5~6_combout  & (((\Uregs|ier [3] & !\Uregs|Mux5~7_combout ))))

	.dataa(\Uregs|Mux5~6_combout ),
	.datab(\Uregs|Mux4~5_combout ),
	.datac(\Uregs|ier [3]),
	.datad(\Uregs|Mux5~7_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux4~6 .lut_mask = 16'hAAD8;
defparam \Uregs|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N8
cycloneive_lcell_comb \Uregs|Mux4~7 (
// Equation(s):
// \Uregs|Mux4~7_combout  = (\Uregs|Mux5~7_combout  & ((\Uregs|Mux4~6_combout  & ((\Uregs|lcr [3]))) # (!\Uregs|Mux4~6_combout  & (\Uregs|dl [11])))) # (!\Uregs|Mux5~7_combout  & (((\Uregs|Mux4~6_combout ))))

	.dataa(\Uregs|dl [11]),
	.datab(\Uregs|Mux5~7_combout ),
	.datac(\Uregs|lcr [3]),
	.datad(\Uregs|Mux4~6_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux4~7 .lut_mask = 16'hF388;
defparam \Uregs|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N18
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Mux59~7 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Mux59~7_combout  = (\Uregs|receiver|fifo_rx|bottom [1] & ((\Uregs|receiver|fifo_rx|bottom [2]) # ((\Uregs|receiver|fifo_rx|fifo[11][0]~q )))) # (!\Uregs|receiver|fifo_rx|bottom [1] & (!\Uregs|receiver|fifo_rx|bottom [2] & 
// (\Uregs|receiver|fifo_rx|fifo[9][0]~q )))

	.dataa(\Uregs|receiver|fifo_rx|bottom [1]),
	.datab(\Uregs|receiver|fifo_rx|bottom [2]),
	.datac(\Uregs|receiver|fifo_rx|fifo[9][0]~q ),
	.datad(\Uregs|receiver|fifo_rx|fifo[11][0]~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Mux59~7_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Mux59~7 .lut_mask = 16'hBA98;
defparam \Uregs|receiver|fifo_rx|Mux59~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N24
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Mux59~8 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Mux59~8_combout  = (\Uregs|receiver|fifo_rx|Mux59~7_combout  & (((\Uregs|receiver|fifo_rx|fifo[15][0]~q ) # (!\Uregs|receiver|fifo_rx|bottom [2])))) # (!\Uregs|receiver|fifo_rx|Mux59~7_combout  & 
// (\Uregs|receiver|fifo_rx|fifo[13][0]~q  & (\Uregs|receiver|fifo_rx|bottom [2])))

	.dataa(\Uregs|receiver|fifo_rx|Mux59~7_combout ),
	.datab(\Uregs|receiver|fifo_rx|fifo[13][0]~q ),
	.datac(\Uregs|receiver|fifo_rx|bottom [2]),
	.datad(\Uregs|receiver|fifo_rx|fifo[15][0]~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Mux59~8_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Mux59~8 .lut_mask = 16'hEA4A;
defparam \Uregs|receiver|fifo_rx|Mux59~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N28
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Mux59~0 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Mux59~0_combout  = (\Uregs|receiver|fifo_rx|bottom [1] & ((\Uregs|receiver|fifo_rx|bottom [2]) # ((\Uregs|receiver|fifo_rx|fifo[10][0]~q )))) # (!\Uregs|receiver|fifo_rx|bottom [1] & (!\Uregs|receiver|fifo_rx|bottom [2] & 
// (\Uregs|receiver|fifo_rx|fifo[8][0]~q )))

	.dataa(\Uregs|receiver|fifo_rx|bottom [1]),
	.datab(\Uregs|receiver|fifo_rx|bottom [2]),
	.datac(\Uregs|receiver|fifo_rx|fifo[8][0]~q ),
	.datad(\Uregs|receiver|fifo_rx|fifo[10][0]~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Mux59~0 .lut_mask = 16'hBA98;
defparam \Uregs|receiver|fifo_rx|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N28
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Mux59~1 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Mux59~1_combout  = (\Uregs|receiver|fifo_rx|bottom [2] & ((\Uregs|receiver|fifo_rx|Mux59~0_combout  & ((\Uregs|receiver|fifo_rx|fifo[14][0]~q ))) # (!\Uregs|receiver|fifo_rx|Mux59~0_combout  & (\Uregs|receiver|fifo_rx|fifo[12][0]~q 
// )))) # (!\Uregs|receiver|fifo_rx|bottom [2] & (\Uregs|receiver|fifo_rx|Mux59~0_combout ))

	.dataa(\Uregs|receiver|fifo_rx|bottom [2]),
	.datab(\Uregs|receiver|fifo_rx|Mux59~0_combout ),
	.datac(\Uregs|receiver|fifo_rx|fifo[12][0]~q ),
	.datad(\Uregs|receiver|fifo_rx|fifo[14][0]~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Mux59~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Mux59~1 .lut_mask = 16'hEC64;
defparam \Uregs|receiver|fifo_rx|Mux59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N18
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Mux59~4 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Mux59~4_combout  = (\Uregs|receiver|fifo_rx|bottom [2] & (\Uregs|receiver|fifo_rx|bottom [1])) # (!\Uregs|receiver|fifo_rx|bottom [2] & ((\Uregs|receiver|fifo_rx|bottom [1] & ((\Uregs|receiver|fifo_rx|fifo[2][0]~q ))) # 
// (!\Uregs|receiver|fifo_rx|bottom [1] & (\Uregs|receiver|fifo_rx|fifo[0][0]~q ))))

	.dataa(\Uregs|receiver|fifo_rx|bottom [2]),
	.datab(\Uregs|receiver|fifo_rx|bottom [1]),
	.datac(\Uregs|receiver|fifo_rx|fifo[0][0]~q ),
	.datad(\Uregs|receiver|fifo_rx|fifo[2][0]~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Mux59~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Mux59~4 .lut_mask = 16'hDC98;
defparam \Uregs|receiver|fifo_rx|Mux59~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N30
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Mux59~5 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Mux59~5_combout  = (\Uregs|receiver|fifo_rx|bottom [2] & ((\Uregs|receiver|fifo_rx|Mux59~4_combout  & (\Uregs|receiver|fifo_rx|fifo[6][0]~q )) # (!\Uregs|receiver|fifo_rx|Mux59~4_combout  & ((\Uregs|receiver|fifo_rx|fifo[4][0]~q 
// ))))) # (!\Uregs|receiver|fifo_rx|bottom [2] & (\Uregs|receiver|fifo_rx|Mux59~4_combout ))

	.dataa(\Uregs|receiver|fifo_rx|bottom [2]),
	.datab(\Uregs|receiver|fifo_rx|Mux59~4_combout ),
	.datac(\Uregs|receiver|fifo_rx|fifo[6][0]~q ),
	.datad(\Uregs|receiver|fifo_rx|fifo[4][0]~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Mux59~5_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Mux59~5 .lut_mask = 16'hE6C4;
defparam \Uregs|receiver|fifo_rx|Mux59~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N24
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Mux59~2 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Mux59~2_combout  = (\Uregs|receiver|fifo_rx|bottom [1] & ((\Uregs|receiver|fifo_rx|bottom [2]) # ((\Uregs|receiver|fifo_rx|fifo[3][0]~q )))) # (!\Uregs|receiver|fifo_rx|bottom [1] & (!\Uregs|receiver|fifo_rx|bottom [2] & 
// (\Uregs|receiver|fifo_rx|fifo[1][0]~q )))

	.dataa(\Uregs|receiver|fifo_rx|bottom [1]),
	.datab(\Uregs|receiver|fifo_rx|bottom [2]),
	.datac(\Uregs|receiver|fifo_rx|fifo[1][0]~q ),
	.datad(\Uregs|receiver|fifo_rx|fifo[3][0]~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Mux59~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Mux59~2 .lut_mask = 16'hBA98;
defparam \Uregs|receiver|fifo_rx|Mux59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N20
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Mux59~3 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Mux59~3_combout  = (\Uregs|receiver|fifo_rx|bottom [2] & ((\Uregs|receiver|fifo_rx|Mux59~2_combout  & (\Uregs|receiver|fifo_rx|fifo[7][0]~q )) # (!\Uregs|receiver|fifo_rx|Mux59~2_combout  & ((\Uregs|receiver|fifo_rx|fifo[5][0]~q 
// ))))) # (!\Uregs|receiver|fifo_rx|bottom [2] & (\Uregs|receiver|fifo_rx|Mux59~2_combout ))

	.dataa(\Uregs|receiver|fifo_rx|bottom [2]),
	.datab(\Uregs|receiver|fifo_rx|Mux59~2_combout ),
	.datac(\Uregs|receiver|fifo_rx|fifo[7][0]~q ),
	.datad(\Uregs|receiver|fifo_rx|fifo[5][0]~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Mux59~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Mux59~3 .lut_mask = 16'hE6C4;
defparam \Uregs|receiver|fifo_rx|Mux59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N8
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Mux59~6 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Mux59~6_combout  = (\Uregs|receiver|fifo_rx|bottom [0] & ((\Uregs|receiver|fifo_rx|bottom [3]) # ((\Uregs|receiver|fifo_rx|Mux59~3_combout )))) # (!\Uregs|receiver|fifo_rx|bottom [0] & (!\Uregs|receiver|fifo_rx|bottom [3] & 
// (\Uregs|receiver|fifo_rx|Mux59~5_combout )))

	.dataa(\Uregs|receiver|fifo_rx|bottom [0]),
	.datab(\Uregs|receiver|fifo_rx|bottom [3]),
	.datac(\Uregs|receiver|fifo_rx|Mux59~5_combout ),
	.datad(\Uregs|receiver|fifo_rx|Mux59~3_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Mux59~6_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Mux59~6 .lut_mask = 16'hBA98;
defparam \Uregs|receiver|fifo_rx|Mux59~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N30
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Mux59~9 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Mux59~9_combout  = (\Uregs|receiver|fifo_rx|bottom [3] & ((\Uregs|receiver|fifo_rx|Mux59~6_combout  & (\Uregs|receiver|fifo_rx|Mux59~8_combout )) # (!\Uregs|receiver|fifo_rx|Mux59~6_combout  & 
// ((\Uregs|receiver|fifo_rx|Mux59~1_combout ))))) # (!\Uregs|receiver|fifo_rx|bottom [3] & (((\Uregs|receiver|fifo_rx|Mux59~6_combout ))))

	.dataa(\Uregs|receiver|fifo_rx|Mux59~8_combout ),
	.datab(\Uregs|receiver|fifo_rx|bottom [3]),
	.datac(\Uregs|receiver|fifo_rx|Mux59~1_combout ),
	.datad(\Uregs|receiver|fifo_rx|Mux59~6_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Mux59~9_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Mux59~9 .lut_mask = 16'hBBC0;
defparam \Uregs|receiver|fifo_rx|Mux59~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y19_N31
dffeas \Uregs|lsr3_d (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|fifo_rx|Mux59~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|lsr3_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|lsr3_d .is_wysiwyg = "true";
defparam \Uregs|lsr3_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N20
cycloneive_lcell_comb \Uregs|lsr3r~0 (
// Equation(s):
// \Uregs|lsr3r~0_combout  = (!\Uregs|lsr_mask~combout  & ((\Uregs|lsr3r~q ) # ((\Uregs|receiver|fifo_rx|Mux59~9_combout  & !\Uregs|lsr3_d~q ))))

	.dataa(\Uregs|receiver|fifo_rx|Mux59~9_combout ),
	.datab(\Uregs|lsr_mask~combout ),
	.datac(\Uregs|lsr3r~q ),
	.datad(\Uregs|lsr3_d~q ),
	.cin(gnd),
	.combout(\Uregs|lsr3r~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|lsr3r~0 .lut_mask = 16'h3032;
defparam \Uregs|lsr3r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y19_N21
dffeas \Uregs|lsr3r (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|lsr3r~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|lsr3r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|lsr3r .is_wysiwyg = "true";
defparam \Uregs|lsr3r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N6
cycloneive_lcell_comb \Uregs|Mux4~8 (
// Equation(s):
// \Uregs|Mux4~8_combout  = (\Uregs|Mux5~3_combout  & (((\Uregs|Mux5~0_combout )))) # (!\Uregs|Mux5~3_combout  & ((\Uregs|Mux5~0_combout  & ((\Uregs|lsr3r~q ))) # (!\Uregs|Mux5~0_combout  & (\Uregs|Mux4~7_combout ))))

	.dataa(\Uregs|Mux5~3_combout ),
	.datab(\Uregs|Mux4~7_combout ),
	.datac(\Uregs|Mux5~0_combout ),
	.datad(\Uregs|lsr3r~q ),
	.cin(gnd),
	.combout(\Uregs|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux4~8 .lut_mask = 16'hF4A4;
defparam \Uregs|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N18
cycloneive_lcell_comb \Uregs|msi_reset~0 (
// Equation(s):
// \Uregs|msi_reset~0_combout  = (((!\Uregs|Equal3~0_combout ) # (!\Uregs|msi_reset~q )) # (!\U_controller|uart_addr_o [2])) # (!\Uregs|fifo_read~0_combout )

	.dataa(\Uregs|fifo_read~0_combout ),
	.datab(\U_controller|uart_addr_o [2]),
	.datac(\Uregs|msi_reset~q ),
	.datad(\Uregs|Equal3~0_combout ),
	.cin(gnd),
	.combout(\Uregs|msi_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|msi_reset~0 .lut_mask = 16'h7FFF;
defparam \Uregs|msi_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N19
dffeas \Uregs|msi_reset (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|msi_reset~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|msi_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|msi_reset .is_wysiwyg = "true";
defparam \Uregs|msi_reset .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N4
cycloneive_lcell_comb \Uregs|delayed_modem_signals[1]~feeder (
// Equation(s):
// \Uregs|delayed_modem_signals[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uregs|delayed_modem_signals[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|delayed_modem_signals[1]~feeder .lut_mask = 16'hFFFF;
defparam \Uregs|delayed_modem_signals[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y19_N5
dffeas \Uregs|delayed_modem_signals[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|delayed_modem_signals[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|delayed_modem_signals [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|delayed_modem_signals[1] .is_wysiwyg = "true";
defparam \Uregs|delayed_modem_signals[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N22
cycloneive_lcell_comb \Uregs|msr~0 (
// Equation(s):
// \Uregs|msr~0_combout  = (\Uregs|msi_reset~q  & ((\Uregs|msr [1]) # (!\Uregs|delayed_modem_signals [1])))

	.dataa(gnd),
	.datab(\Uregs|msi_reset~q ),
	.datac(\Uregs|msr [1]),
	.datad(\Uregs|delayed_modem_signals [1]),
	.cin(gnd),
	.combout(\Uregs|msr~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|msr~0 .lut_mask = 16'hC0CC;
defparam \Uregs|msr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N23
dffeas \Uregs|msr[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|msr~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|msr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|msr[1] .is_wysiwyg = "true";
defparam \Uregs|msr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N28
cycloneive_lcell_comb \Uregs|Mux4~0 (
// Equation(s):
// \Uregs|Mux4~0_combout  = (\U_controller|uart_addr_o [1] & \Uregs|msr [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|uart_addr_o [1]),
	.datad(\Uregs|msr [1]),
	.cin(gnd),
	.combout(\Uregs|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux4~0 .lut_mask = 16'hF000;
defparam \Uregs|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y19_N5
dffeas \Uregs|scratch[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [3]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|scratch [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|scratch[3] .is_wysiwyg = "true";
defparam \Uregs|scratch[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N4
cycloneive_lcell_comb \Uregs|Mux4~9 (
// Equation(s):
// \Uregs|Mux4~9_combout  = (\Uregs|Mux4~8_combout  & (((\Uregs|scratch [3]) # (!\Uregs|Mux5~3_combout )))) # (!\Uregs|Mux4~8_combout  & (\Uregs|Mux4~0_combout  & ((\Uregs|Mux5~3_combout ))))

	.dataa(\Uregs|Mux4~8_combout ),
	.datab(\Uregs|Mux4~0_combout ),
	.datac(\Uregs|scratch [3]),
	.datad(\Uregs|Mux5~3_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux4~9 .lut_mask = 16'hE4AA;
defparam \Uregs|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N2
cycloneive_lcell_comb \Uregs|receiver|counter_t[0]~10 (
// Equation(s):
// \Uregs|receiver|counter_t[0]~10_combout  = !\Uregs|receiver|counter_t [0]
// \Uregs|receiver|counter_t[0]~11  = CARRY(!\Uregs|receiver|counter_t [0])

	.dataa(gnd),
	.datab(\Uregs|receiver|counter_t [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uregs|receiver|counter_t[0]~10_combout ),
	.cout(\Uregs|receiver|counter_t[0]~11 ));
// synopsys translate_off
defparam \Uregs|receiver|counter_t[0]~10 .lut_mask = 16'h3333;
defparam \Uregs|receiver|counter_t[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N6
cycloneive_lcell_comb \Uregs|receiver|always4~0 (
// Equation(s):
// \Uregs|receiver|always4~0_combout  = (\Uregs|rf_pop~q ) # ((\Uregs|receiver|rf_push_pulse~combout ) # ((!\Uregs|receiver|fifo_rx|count [0] & \Uregs|lsr0r~0_combout )))

	.dataa(\Uregs|receiver|fifo_rx|count [0]),
	.datab(\Uregs|lsr0r~0_combout ),
	.datac(\Uregs|rf_pop~q ),
	.datad(\Uregs|receiver|rf_push_pulse~combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|always4~0 .lut_mask = 16'hFFF4;
defparam \Uregs|receiver|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N30
cycloneive_lcell_comb \Uregs|receiver|counter_t[2]~12 (
// Equation(s):
// \Uregs|receiver|counter_t[2]~12_combout  = (\Uregs|receiver|always4~0_combout ) # ((!\Uregs|ti_int~4_combout  & \Uregs|enable~q ))

	.dataa(gnd),
	.datab(\Uregs|ti_int~4_combout ),
	.datac(\Uregs|enable~q ),
	.datad(\Uregs|receiver|always4~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|counter_t[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|counter_t[2]~12 .lut_mask = 16'hFF30;
defparam \Uregs|receiver|counter_t[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y18_N3
dffeas \Uregs|receiver|counter_t[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|counter_t[0]~10_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Uregs|receiver|always4~0_combout ),
	.ena(\Uregs|receiver|counter_t[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|counter_t [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|counter_t[0] .is_wysiwyg = "true";
defparam \Uregs|receiver|counter_t[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N4
cycloneive_lcell_comb \Uregs|receiver|counter_t[1]~13 (
// Equation(s):
// \Uregs|receiver|counter_t[1]~13_combout  = (\Uregs|receiver|counter_t [1] & (\Uregs|receiver|counter_t[0]~11  $ (GND))) # (!\Uregs|receiver|counter_t [1] & (!\Uregs|receiver|counter_t[0]~11  & VCC))
// \Uregs|receiver|counter_t[1]~14  = CARRY((\Uregs|receiver|counter_t [1] & !\Uregs|receiver|counter_t[0]~11 ))

	.dataa(gnd),
	.datab(\Uregs|receiver|counter_t [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|receiver|counter_t[0]~11 ),
	.combout(\Uregs|receiver|counter_t[1]~13_combout ),
	.cout(\Uregs|receiver|counter_t[1]~14 ));
// synopsys translate_off
defparam \Uregs|receiver|counter_t[1]~13 .lut_mask = 16'hC30C;
defparam \Uregs|receiver|counter_t[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y18_N5
dffeas \Uregs|receiver|counter_t[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|counter_t[1]~13_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Uregs|receiver|always4~0_combout ),
	.ena(\Uregs|receiver|counter_t[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|counter_t [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|counter_t[1] .is_wysiwyg = "true";
defparam \Uregs|receiver|counter_t[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N6
cycloneive_lcell_comb \Uregs|receiver|counter_t[2]~15 (
// Equation(s):
// \Uregs|receiver|counter_t[2]~15_combout  = (\Uregs|receiver|counter_t [2] & (!\Uregs|receiver|counter_t[1]~14 )) # (!\Uregs|receiver|counter_t [2] & ((\Uregs|receiver|counter_t[1]~14 ) # (GND)))
// \Uregs|receiver|counter_t[2]~16  = CARRY((!\Uregs|receiver|counter_t[1]~14 ) # (!\Uregs|receiver|counter_t [2]))

	.dataa(\Uregs|receiver|counter_t [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|receiver|counter_t[1]~14 ),
	.combout(\Uregs|receiver|counter_t[2]~15_combout ),
	.cout(\Uregs|receiver|counter_t[2]~16 ));
// synopsys translate_off
defparam \Uregs|receiver|counter_t[2]~15 .lut_mask = 16'h5A5F;
defparam \Uregs|receiver|counter_t[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y18_N7
dffeas \Uregs|receiver|counter_t[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|counter_t[2]~15_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Uregs|receiver|always4~0_combout ),
	.ena(\Uregs|receiver|counter_t[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|counter_t [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|counter_t[2] .is_wysiwyg = "true";
defparam \Uregs|receiver|counter_t[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N8
cycloneive_lcell_comb \Uregs|receiver|counter_t[3]~17 (
// Equation(s):
// \Uregs|receiver|counter_t[3]~17_combout  = (\Uregs|receiver|counter_t [3] & (\Uregs|receiver|counter_t[2]~16  $ (GND))) # (!\Uregs|receiver|counter_t [3] & (!\Uregs|receiver|counter_t[2]~16  & VCC))
// \Uregs|receiver|counter_t[3]~18  = CARRY((\Uregs|receiver|counter_t [3] & !\Uregs|receiver|counter_t[2]~16 ))

	.dataa(gnd),
	.datab(\Uregs|receiver|counter_t [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|receiver|counter_t[2]~16 ),
	.combout(\Uregs|receiver|counter_t[3]~17_combout ),
	.cout(\Uregs|receiver|counter_t[3]~18 ));
// synopsys translate_off
defparam \Uregs|receiver|counter_t[3]~17 .lut_mask = 16'hC30C;
defparam \Uregs|receiver|counter_t[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y18_N9
dffeas \Uregs|receiver|counter_t[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|counter_t[3]~17_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Uregs|receiver|always4~0_combout ),
	.ena(\Uregs|receiver|counter_t[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|counter_t [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|counter_t[3] .is_wysiwyg = "true";
defparam \Uregs|receiver|counter_t[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N10
cycloneive_lcell_comb \Uregs|receiver|counter_t[4]~19 (
// Equation(s):
// \Uregs|receiver|counter_t[4]~19_combout  = (\Uregs|receiver|counter_t [4] & (!\Uregs|receiver|counter_t[3]~18 )) # (!\Uregs|receiver|counter_t [4] & ((\Uregs|receiver|counter_t[3]~18 ) # (GND)))
// \Uregs|receiver|counter_t[4]~20  = CARRY((!\Uregs|receiver|counter_t[3]~18 ) # (!\Uregs|receiver|counter_t [4]))

	.dataa(\Uregs|receiver|counter_t [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|receiver|counter_t[3]~18 ),
	.combout(\Uregs|receiver|counter_t[4]~19_combout ),
	.cout(\Uregs|receiver|counter_t[4]~20 ));
// synopsys translate_off
defparam \Uregs|receiver|counter_t[4]~19 .lut_mask = 16'h5A5F;
defparam \Uregs|receiver|counter_t[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y18_N11
dffeas \Uregs|receiver|counter_t[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|counter_t[4]~19_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Uregs|receiver|always4~0_combout ),
	.ena(\Uregs|receiver|counter_t[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|counter_t [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|counter_t[4] .is_wysiwyg = "true";
defparam \Uregs|receiver|counter_t[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N12
cycloneive_lcell_comb \Uregs|receiver|counter_t[5]~21 (
// Equation(s):
// \Uregs|receiver|counter_t[5]~21_combout  = (\Uregs|receiver|counter_t [5] & (\Uregs|receiver|counter_t[4]~20  $ (GND))) # (!\Uregs|receiver|counter_t [5] & (!\Uregs|receiver|counter_t[4]~20  & VCC))
// \Uregs|receiver|counter_t[5]~22  = CARRY((\Uregs|receiver|counter_t [5] & !\Uregs|receiver|counter_t[4]~20 ))

	.dataa(\Uregs|receiver|counter_t [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|receiver|counter_t[4]~20 ),
	.combout(\Uregs|receiver|counter_t[5]~21_combout ),
	.cout(\Uregs|receiver|counter_t[5]~22 ));
// synopsys translate_off
defparam \Uregs|receiver|counter_t[5]~21 .lut_mask = 16'hA50A;
defparam \Uregs|receiver|counter_t[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N0
cycloneive_lcell_comb \Uregs|Decoder3~0_wirecell (
// Equation(s):
// \Uregs|Decoder3~0_wirecell_combout  = !\Uregs|Decoder3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uregs|Decoder3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uregs|Decoder3~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Decoder3~0_wirecell .lut_mask = 16'h0F0F;
defparam \Uregs|Decoder3~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y18_N13
dffeas \Uregs|receiver|counter_t[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|counter_t[5]~21_combout ),
	.asdata(\Uregs|Decoder3~0_wirecell_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Uregs|receiver|always4~0_combout ),
	.ena(\Uregs|receiver|counter_t[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|counter_t [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|counter_t[5] .is_wysiwyg = "true";
defparam \Uregs|receiver|counter_t[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N14
cycloneive_lcell_comb \Uregs|receiver|counter_t[6]~23 (
// Equation(s):
// \Uregs|receiver|counter_t[6]~23_combout  = (\Uregs|receiver|counter_t [6] & (!\Uregs|receiver|counter_t[5]~22 )) # (!\Uregs|receiver|counter_t [6] & ((\Uregs|receiver|counter_t[5]~22 ) # (GND)))
// \Uregs|receiver|counter_t[6]~24  = CARRY((!\Uregs|receiver|counter_t[5]~22 ) # (!\Uregs|receiver|counter_t [6]))

	.dataa(gnd),
	.datab(\Uregs|receiver|counter_t [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|receiver|counter_t[5]~22 ),
	.combout(\Uregs|receiver|counter_t[6]~23_combout ),
	.cout(\Uregs|receiver|counter_t[6]~24 ));
// synopsys translate_off
defparam \Uregs|receiver|counter_t[6]~23 .lut_mask = 16'h3C3F;
defparam \Uregs|receiver|counter_t[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y18_N15
dffeas \Uregs|receiver|counter_t[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|counter_t[6]~23_combout ),
	.asdata(\Uregs|WideOr4~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Uregs|receiver|always4~0_combout ),
	.ena(\Uregs|receiver|counter_t[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|counter_t [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|counter_t[6] .is_wysiwyg = "true";
defparam \Uregs|receiver|counter_t[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N16
cycloneive_lcell_comb \Uregs|receiver|counter_t[7]~25 (
// Equation(s):
// \Uregs|receiver|counter_t[7]~25_combout  = (\Uregs|receiver|counter_t [7] & (\Uregs|receiver|counter_t[6]~24  & VCC)) # (!\Uregs|receiver|counter_t [7] & (!\Uregs|receiver|counter_t[6]~24 ))
// \Uregs|receiver|counter_t[7]~26  = CARRY((!\Uregs|receiver|counter_t [7] & !\Uregs|receiver|counter_t[6]~24 ))

	.dataa(gnd),
	.datab(\Uregs|receiver|counter_t [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|receiver|counter_t[6]~24 ),
	.combout(\Uregs|receiver|counter_t[7]~25_combout ),
	.cout(\Uregs|receiver|counter_t[7]~26 ));
// synopsys translate_off
defparam \Uregs|receiver|counter_t[7]~25 .lut_mask = 16'hC303;
defparam \Uregs|receiver|counter_t[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N26
cycloneive_lcell_comb \Uregs|receiver|WideOr6~0 (
// Equation(s):
// \Uregs|receiver|WideOr6~0_combout  = \Uregs|lcr [1] $ (((\Uregs|lcr [0] & (\Uregs|lcr [3] & \Uregs|lcr [2])) # (!\Uregs|lcr [0] & ((\Uregs|lcr [3]) # (\Uregs|lcr [2])))))

	.dataa(\Uregs|lcr [0]),
	.datab(\Uregs|lcr [1]),
	.datac(\Uregs|lcr [3]),
	.datad(\Uregs|lcr [2]),
	.cin(gnd),
	.combout(\Uregs|receiver|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|WideOr6~0 .lut_mask = 16'h399C;
defparam \Uregs|receiver|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y18_N17
dffeas \Uregs|receiver|counter_t[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|counter_t[7]~25_combout ),
	.asdata(\Uregs|receiver|WideOr6~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Uregs|receiver|always4~0_combout ),
	.ena(\Uregs|receiver|counter_t[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|counter_t [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|counter_t[7] .is_wysiwyg = "true";
defparam \Uregs|receiver|counter_t[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N18
cycloneive_lcell_comb \Uregs|receiver|counter_t[8]~27 (
// Equation(s):
// \Uregs|receiver|counter_t[8]~27_combout  = (\Uregs|receiver|counter_t [8] & ((GND) # (!\Uregs|receiver|counter_t[7]~26 ))) # (!\Uregs|receiver|counter_t [8] & (\Uregs|receiver|counter_t[7]~26  $ (GND)))
// \Uregs|receiver|counter_t[8]~28  = CARRY((\Uregs|receiver|counter_t [8]) # (!\Uregs|receiver|counter_t[7]~26 ))

	.dataa(gnd),
	.datab(\Uregs|receiver|counter_t [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|receiver|counter_t[7]~26 ),
	.combout(\Uregs|receiver|counter_t[8]~27_combout ),
	.cout(\Uregs|receiver|counter_t[8]~28 ));
// synopsys translate_off
defparam \Uregs|receiver|counter_t[8]~27 .lut_mask = 16'h3CCF;
defparam \Uregs|receiver|counter_t[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N4
cycloneive_lcell_comb \Uregs|receiver|WideOr5~0 (
// Equation(s):
// \Uregs|receiver|WideOr5~0_combout  = (\Uregs|lcr [1] & ((\Uregs|lcr [0] & ((!\Uregs|lcr [2]) # (!\Uregs|lcr [3]))) # (!\Uregs|lcr [0] & (!\Uregs|lcr [3] & !\Uregs|lcr [2]))))

	.dataa(\Uregs|lcr [0]),
	.datab(\Uregs|lcr [1]),
	.datac(\Uregs|lcr [3]),
	.datad(\Uregs|lcr [2]),
	.cin(gnd),
	.combout(\Uregs|receiver|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|WideOr5~0 .lut_mask = 16'h088C;
defparam \Uregs|receiver|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y18_N19
dffeas \Uregs|receiver|counter_t[8] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|counter_t[8]~27_combout ),
	.asdata(\Uregs|receiver|WideOr5~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Uregs|receiver|always4~0_combout ),
	.ena(\Uregs|receiver|counter_t[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|counter_t [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|counter_t[8] .is_wysiwyg = "true";
defparam \Uregs|receiver|counter_t[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N20
cycloneive_lcell_comb \Uregs|receiver|counter_t[9]~29 (
// Equation(s):
// \Uregs|receiver|counter_t[9]~29_combout  = \Uregs|receiver|counter_t [9] $ (!\Uregs|receiver|counter_t[8]~28 )

	.dataa(gnd),
	.datab(\Uregs|receiver|counter_t [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Uregs|receiver|counter_t[8]~28 ),
	.combout(\Uregs|receiver|counter_t[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|counter_t[9]~29 .lut_mask = 16'hC3C3;
defparam \Uregs|receiver|counter_t[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y18_N21
dffeas \Uregs|receiver|counter_t[9] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|counter_t[9]~29_combout ),
	.asdata(\Uregs|receiver|WideOr5~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Uregs|receiver|always4~0_combout ),
	.ena(\Uregs|receiver|counter_t[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|counter_t [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|counter_t[9] .is_wysiwyg = "true";
defparam \Uregs|receiver|counter_t[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N28
cycloneive_lcell_comb \Uregs|ti_int~2 (
// Equation(s):
// \Uregs|ti_int~2_combout  = (\Uregs|receiver|counter_t [2] & (\Uregs|receiver|counter_t [3] & (\Uregs|receiver|counter_t [1] & \Uregs|receiver|counter_t [0])))

	.dataa(\Uregs|receiver|counter_t [2]),
	.datab(\Uregs|receiver|counter_t [3]),
	.datac(\Uregs|receiver|counter_t [1]),
	.datad(\Uregs|receiver|counter_t [0]),
	.cin(gnd),
	.combout(\Uregs|ti_int~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|ti_int~2 .lut_mask = 16'h8000;
defparam \Uregs|ti_int~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N26
cycloneive_lcell_comb \Uregs|ti_int~3 (
// Equation(s):
// \Uregs|ti_int~3_combout  = (\Uregs|receiver|counter_t [5] & (!\Uregs|receiver|counter_t [7] & (\Uregs|receiver|counter_t [6] & \Uregs|receiver|counter_t [4])))

	.dataa(\Uregs|receiver|counter_t [5]),
	.datab(\Uregs|receiver|counter_t [7]),
	.datac(\Uregs|receiver|counter_t [6]),
	.datad(\Uregs|receiver|counter_t [4]),
	.cin(gnd),
	.combout(\Uregs|ti_int~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|ti_int~3 .lut_mask = 16'h2000;
defparam \Uregs|ti_int~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N24
cycloneive_lcell_comb \Uregs|ti_int~4 (
// Equation(s):
// \Uregs|ti_int~4_combout  = (\Uregs|receiver|counter_t [9] & (\Uregs|ti_int~2_combout  & (\Uregs|ti_int~3_combout  & !\Uregs|receiver|counter_t [8])))

	.dataa(\Uregs|receiver|counter_t [9]),
	.datab(\Uregs|ti_int~2_combout ),
	.datac(\Uregs|ti_int~3_combout ),
	.datad(\Uregs|receiver|counter_t [8]),
	.cin(gnd),
	.combout(\Uregs|ti_int~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|ti_int~4 .lut_mask = 16'h0080;
defparam \Uregs|ti_int~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N29
dffeas \Uregs|ier[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [0]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|ier[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|ier [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|ier[0] .is_wysiwyg = "true";
defparam \Uregs|ier[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N22
cycloneive_lcell_comb \Uregs|ti_int (
// Equation(s):
// \Uregs|ti_int~combout  = (\Uregs|ti_int~4_combout  & (\Uregs|ier [0] & ((\Uregs|receiver|fifo_rx|count [0]) # (!\Uregs|lsr0r~0_combout ))))

	.dataa(\Uregs|lsr0r~0_combout ),
	.datab(\Uregs|receiver|fifo_rx|count [0]),
	.datac(\Uregs|ti_int~4_combout ),
	.datad(\Uregs|ier [0]),
	.cin(gnd),
	.combout(\Uregs|ti_int~combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|ti_int .lut_mask = 16'hD000;
defparam \Uregs|ti_int .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N23
dffeas \Uregs|ti_int_d (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|ti_int~combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|ti_int_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|ti_int_d .is_wysiwyg = "true";
defparam \Uregs|ti_int_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N4
cycloneive_lcell_comb \Uregs|ti_int_pnd~0 (
// Equation(s):
// \Uregs|ti_int_pnd~0_combout  = (\Uregs|ti_int~combout  & (((\Uregs|ti_int_pnd~q  & \Uregs|ier [0])) # (!\Uregs|ti_int_d~q ))) # (!\Uregs|ti_int~combout  & (((\Uregs|ti_int_pnd~q  & \Uregs|ier [0]))))

	.dataa(\Uregs|ti_int~combout ),
	.datab(\Uregs|ti_int_d~q ),
	.datac(\Uregs|ti_int_pnd~q ),
	.datad(\Uregs|ier [0]),
	.cin(gnd),
	.combout(\Uregs|ti_int_pnd~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|ti_int_pnd~0 .lut_mask = 16'hF222;
defparam \Uregs|ti_int_pnd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N30
cycloneive_lcell_comb \Uregs|ti_int_pnd~1 (
// Equation(s):
// \Uregs|ti_int_pnd~1_combout  = (\Uregs|ti_int_pnd~0_combout  & (((\U_controller|uart_addr_o [0]) # (!\Uregs|Mux0~2_combout )) # (!\Uregs|fifo_read~0_combout )))

	.dataa(\Uregs|fifo_read~0_combout ),
	.datab(\Uregs|Mux0~2_combout ),
	.datac(\Uregs|ti_int_pnd~0_combout ),
	.datad(\U_controller|uart_addr_o [0]),
	.cin(gnd),
	.combout(\Uregs|ti_int_pnd~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|ti_int_pnd~1 .lut_mask = 16'hF070;
defparam \Uregs|ti_int_pnd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N31
dffeas \Uregs|ti_int_pnd (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|ti_int_pnd~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|ti_int_pnd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|ti_int_pnd .is_wysiwyg = "true";
defparam \Uregs|ti_int_pnd .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N26
cycloneive_lcell_comb \Uregs|fcr[1]~0 (
// Equation(s):
// \Uregs|fcr[1]~0_combout  = !\U_controller|uart_wdata_o [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|uart_wdata_o [7]),
	.cin(gnd),
	.combout(\Uregs|fcr[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|fcr[1]~0 .lut_mask = 16'h00FF;
defparam \Uregs|fcr[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y20_N27
dffeas \Uregs|fcr[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|fcr[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|fcr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|fcr[1] .is_wysiwyg = "true";
defparam \Uregs|fcr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N0
cycloneive_lcell_comb \Uregs|fcr[0]~1 (
// Equation(s):
// \Uregs|fcr[0]~1_combout  = !\U_controller|uart_wdata_o [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|uart_wdata_o [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uregs|fcr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|fcr[0]~1 .lut_mask = 16'h0F0F;
defparam \Uregs|fcr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y20_N1
dffeas \Uregs|fcr[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|fcr[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|fcr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|fcr[0] .is_wysiwyg = "true";
defparam \Uregs|fcr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N22
cycloneive_lcell_comb \Uregs|rda_int~0 (
// Equation(s):
// \Uregs|rda_int~0_combout  = (\Uregs|receiver|fifo_rx|count [1]) # ((\Uregs|receiver|fifo_rx|count [0] & !\Uregs|receiver|fifo_rx|count [2]))

	.dataa(\Uregs|receiver|fifo_rx|count [0]),
	.datab(gnd),
	.datac(\Uregs|receiver|fifo_rx|count [1]),
	.datad(\Uregs|receiver|fifo_rx|count [2]),
	.cin(gnd),
	.combout(\Uregs|rda_int~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|rda_int~0 .lut_mask = 16'hF0FA;
defparam \Uregs|rda_int~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N8
cycloneive_lcell_comb \Uregs|rda_int~1 (
// Equation(s):
// \Uregs|rda_int~1_combout  = (\Uregs|rda_int~0_combout  & ((\Uregs|fcr [0]) # ((\Uregs|receiver|fifo_rx|count [2])))) # (!\Uregs|rda_int~0_combout  & ((\Uregs|receiver|fifo_rx|count [3] & (\Uregs|fcr [0])) # (!\Uregs|receiver|fifo_rx|count [3] & 
// ((\Uregs|receiver|fifo_rx|count [2])))))

	.dataa(\Uregs|fcr [0]),
	.datab(\Uregs|receiver|fifo_rx|count [2]),
	.datac(\Uregs|rda_int~0_combout ),
	.datad(\Uregs|receiver|fifo_rx|count [3]),
	.cin(gnd),
	.combout(\Uregs|rda_int~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|rda_int~1 .lut_mask = 16'hEAEC;
defparam \Uregs|rda_int~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N10
cycloneive_lcell_comb \Uregs|rda_int~2 (
// Equation(s):
// \Uregs|rda_int~2_combout  = (\Uregs|fcr [1] & ((\Uregs|rda_int~1_combout ) # (\Uregs|receiver|fifo_rx|count [3]))) # (!\Uregs|fcr [1] & (\Uregs|rda_int~1_combout  & \Uregs|receiver|fifo_rx|count [3]))

	.dataa(\Uregs|fcr [1]),
	.datab(gnd),
	.datac(\Uregs|rda_int~1_combout ),
	.datad(\Uregs|receiver|fifo_rx|count [3]),
	.cin(gnd),
	.combout(\Uregs|rda_int~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|rda_int~2 .lut_mask = 16'hFAA0;
defparam \Uregs|rda_int~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N30
cycloneive_lcell_comb \Uregs|rda_int~3 (
// Equation(s):
// \Uregs|rda_int~3_combout  = ((!\Uregs|rda_int~2_combout  & !\Uregs|receiver|fifo_rx|count [4])) # (!\Uregs|ier [0])

	.dataa(\Uregs|rda_int~2_combout ),
	.datab(gnd),
	.datac(\Uregs|ier [0]),
	.datad(\Uregs|receiver|fifo_rx|count [4]),
	.cin(gnd),
	.combout(\Uregs|rda_int~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|rda_int~3 .lut_mask = 16'h0F5F;
defparam \Uregs|rda_int~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N3
dffeas \Uregs|ier[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [2]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|ier[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|ier [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|ier[2] .is_wysiwyg = "true";
defparam \Uregs|ier[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N14
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Mux57~2 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Mux57~2_combout  = (\Uregs|receiver|fifo_rx|bottom [1] & (((\Uregs|receiver|fifo_rx|bottom [0])))) # (!\Uregs|receiver|fifo_rx|bottom [1] & ((\Uregs|receiver|fifo_rx|bottom [0] & (\Uregs|receiver|fifo_rx|fifo[9][2]~q )) # 
// (!\Uregs|receiver|fifo_rx|bottom [0] & ((\Uregs|receiver|fifo_rx|fifo[8][2]~q )))))

	.dataa(\Uregs|receiver|fifo_rx|bottom [1]),
	.datab(\Uregs|receiver|fifo_rx|fifo[9][2]~q ),
	.datac(\Uregs|receiver|fifo_rx|fifo[8][2]~q ),
	.datad(\Uregs|receiver|fifo_rx|bottom [0]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Mux57~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Mux57~2 .lut_mask = 16'hEE50;
defparam \Uregs|receiver|fifo_rx|Mux57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N12
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Mux57~3 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Mux57~3_combout  = (\Uregs|receiver|fifo_rx|bottom [1] & ((\Uregs|receiver|fifo_rx|Mux57~2_combout  & (\Uregs|receiver|fifo_rx|fifo[11][2]~q )) # (!\Uregs|receiver|fifo_rx|Mux57~2_combout  & ((\Uregs|receiver|fifo_rx|fifo[10][2]~q 
// ))))) # (!\Uregs|receiver|fifo_rx|bottom [1] & (((\Uregs|receiver|fifo_rx|Mux57~2_combout ))))

	.dataa(\Uregs|receiver|fifo_rx|bottom [1]),
	.datab(\Uregs|receiver|fifo_rx|fifo[11][2]~q ),
	.datac(\Uregs|receiver|fifo_rx|fifo[10][2]~q ),
	.datad(\Uregs|receiver|fifo_rx|Mux57~2_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Mux57~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Mux57~3 .lut_mask = 16'hDDA0;
defparam \Uregs|receiver|fifo_rx|Mux57~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N12
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Mux57~4 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Mux57~4_combout  = (\Uregs|receiver|fifo_rx|bottom [0] & ((\Uregs|receiver|fifo_rx|bottom [1]) # ((\Uregs|receiver|fifo_rx|fifo[1][2]~q )))) # (!\Uregs|receiver|fifo_rx|bottom [0] & (!\Uregs|receiver|fifo_rx|bottom [1] & 
// (\Uregs|receiver|fifo_rx|fifo[0][2]~q )))

	.dataa(\Uregs|receiver|fifo_rx|bottom [0]),
	.datab(\Uregs|receiver|fifo_rx|bottom [1]),
	.datac(\Uregs|receiver|fifo_rx|fifo[0][2]~q ),
	.datad(\Uregs|receiver|fifo_rx|fifo[1][2]~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Mux57~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Mux57~4 .lut_mask = 16'hBA98;
defparam \Uregs|receiver|fifo_rx|Mux57~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N26
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Mux57~5 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Mux57~5_combout  = (\Uregs|receiver|fifo_rx|bottom [1] & ((\Uregs|receiver|fifo_rx|Mux57~4_combout  & ((\Uregs|receiver|fifo_rx|fifo[3][2]~q ))) # (!\Uregs|receiver|fifo_rx|Mux57~4_combout  & (\Uregs|receiver|fifo_rx|fifo[2][2]~q 
// )))) # (!\Uregs|receiver|fifo_rx|bottom [1] & (((\Uregs|receiver|fifo_rx|Mux57~4_combout ))))

	.dataa(\Uregs|receiver|fifo_rx|fifo[2][2]~q ),
	.datab(\Uregs|receiver|fifo_rx|bottom [1]),
	.datac(\Uregs|receiver|fifo_rx|fifo[3][2]~q ),
	.datad(\Uregs|receiver|fifo_rx|Mux57~4_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Mux57~5_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Mux57~5 .lut_mask = 16'hF388;
defparam \Uregs|receiver|fifo_rx|Mux57~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N28
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Mux57~6 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Mux57~6_combout  = (\Uregs|receiver|fifo_rx|bottom [2] & (\Uregs|receiver|fifo_rx|bottom [3])) # (!\Uregs|receiver|fifo_rx|bottom [2] & ((\Uregs|receiver|fifo_rx|bottom [3] & (\Uregs|receiver|fifo_rx|Mux57~3_combout )) # 
// (!\Uregs|receiver|fifo_rx|bottom [3] & ((\Uregs|receiver|fifo_rx|Mux57~5_combout )))))

	.dataa(\Uregs|receiver|fifo_rx|bottom [2]),
	.datab(\Uregs|receiver|fifo_rx|bottom [3]),
	.datac(\Uregs|receiver|fifo_rx|Mux57~3_combout ),
	.datad(\Uregs|receiver|fifo_rx|Mux57~5_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Mux57~6_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Mux57~6 .lut_mask = 16'hD9C8;
defparam \Uregs|receiver|fifo_rx|Mux57~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N26
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Mux57~7 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Mux57~7_combout  = (\Uregs|receiver|fifo_rx|bottom [1] & ((\Uregs|receiver|fifo_rx|bottom [0]) # ((\Uregs|receiver|fifo_rx|fifo[14][2]~q )))) # (!\Uregs|receiver|fifo_rx|bottom [1] & (!\Uregs|receiver|fifo_rx|bottom [0] & 
// (\Uregs|receiver|fifo_rx|fifo[12][2]~q )))

	.dataa(\Uregs|receiver|fifo_rx|bottom [1]),
	.datab(\Uregs|receiver|fifo_rx|bottom [0]),
	.datac(\Uregs|receiver|fifo_rx|fifo[12][2]~q ),
	.datad(\Uregs|receiver|fifo_rx|fifo[14][2]~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Mux57~7_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Mux57~7 .lut_mask = 16'hBA98;
defparam \Uregs|receiver|fifo_rx|Mux57~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N24
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Mux57~8 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Mux57~8_combout  = (\Uregs|receiver|fifo_rx|Mux57~7_combout  & (((\Uregs|receiver|fifo_rx|fifo[15][2]~q )) # (!\Uregs|receiver|fifo_rx|bottom [0]))) # (!\Uregs|receiver|fifo_rx|Mux57~7_combout  & (\Uregs|receiver|fifo_rx|bottom [0] 
// & (\Uregs|receiver|fifo_rx|fifo[13][2]~q )))

	.dataa(\Uregs|receiver|fifo_rx|Mux57~7_combout ),
	.datab(\Uregs|receiver|fifo_rx|bottom [0]),
	.datac(\Uregs|receiver|fifo_rx|fifo[13][2]~q ),
	.datad(\Uregs|receiver|fifo_rx|fifo[15][2]~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Mux57~8_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Mux57~8 .lut_mask = 16'hEA62;
defparam \Uregs|receiver|fifo_rx|Mux57~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N12
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Mux57~0 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Mux57~0_combout  = (\Uregs|receiver|fifo_rx|bottom [1] & ((\Uregs|receiver|fifo_rx|fifo[6][2]~q ) # ((\Uregs|receiver|fifo_rx|bottom [0])))) # (!\Uregs|receiver|fifo_rx|bottom [1] & (((\Uregs|receiver|fifo_rx|fifo[4][2]~q  & 
// !\Uregs|receiver|fifo_rx|bottom [0]))))

	.dataa(\Uregs|receiver|fifo_rx|bottom [1]),
	.datab(\Uregs|receiver|fifo_rx|fifo[6][2]~q ),
	.datac(\Uregs|receiver|fifo_rx|fifo[4][2]~q ),
	.datad(\Uregs|receiver|fifo_rx|bottom [0]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Mux57~0 .lut_mask = 16'hAAD8;
defparam \Uregs|receiver|fifo_rx|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N4
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Mux57~1 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Mux57~1_combout  = (\Uregs|receiver|fifo_rx|Mux57~0_combout  & ((\Uregs|receiver|fifo_rx|fifo[7][2]~q ) # ((!\Uregs|receiver|fifo_rx|bottom [0])))) # (!\Uregs|receiver|fifo_rx|Mux57~0_combout  & (((\Uregs|receiver|fifo_rx|bottom 
// [0] & \Uregs|receiver|fifo_rx|fifo[5][2]~q ))))

	.dataa(\Uregs|receiver|fifo_rx|fifo[7][2]~q ),
	.datab(\Uregs|receiver|fifo_rx|Mux57~0_combout ),
	.datac(\Uregs|receiver|fifo_rx|bottom [0]),
	.datad(\Uregs|receiver|fifo_rx|fifo[5][2]~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Mux57~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Mux57~1 .lut_mask = 16'hBC8C;
defparam \Uregs|receiver|fifo_rx|Mux57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N20
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Mux57~9 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Mux57~9_combout  = (\Uregs|receiver|fifo_rx|Mux57~6_combout  & ((\Uregs|receiver|fifo_rx|Mux57~8_combout ) # ((!\Uregs|receiver|fifo_rx|bottom [2])))) # (!\Uregs|receiver|fifo_rx|Mux57~6_combout  & (((\Uregs|receiver|fifo_rx|bottom 
// [2] & \Uregs|receiver|fifo_rx|Mux57~1_combout ))))

	.dataa(\Uregs|receiver|fifo_rx|Mux57~6_combout ),
	.datab(\Uregs|receiver|fifo_rx|Mux57~8_combout ),
	.datac(\Uregs|receiver|fifo_rx|bottom [2]),
	.datad(\Uregs|receiver|fifo_rx|Mux57~1_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Mux57~9_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Mux57~9 .lut_mask = 16'hDA8A;
defparam \Uregs|receiver|fifo_rx|Mux57~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N21
dffeas \Uregs|lsr4_d (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|fifo_rx|Mux57~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|lsr4_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|lsr4_d .is_wysiwyg = "true";
defparam \Uregs|lsr4_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N12
cycloneive_lcell_comb \Uregs|lsr4r~0 (
// Equation(s):
// \Uregs|lsr4r~0_combout  = (!\Uregs|lsr_mask~combout  & ((\Uregs|lsr4r~q ) # ((\Uregs|receiver|fifo_rx|Mux57~9_combout  & !\Uregs|lsr4_d~q ))))

	.dataa(\Uregs|lsr_mask~combout ),
	.datab(\Uregs|receiver|fifo_rx|Mux57~9_combout ),
	.datac(\Uregs|lsr4r~q ),
	.datad(\Uregs|lsr4_d~q ),
	.cin(gnd),
	.combout(\Uregs|lsr4r~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|lsr4r~0 .lut_mask = 16'h5054;
defparam \Uregs|lsr4r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N13
dffeas \Uregs|lsr4r (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|lsr4r~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|lsr4r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|lsr4r .is_wysiwyg = "true";
defparam \Uregs|lsr4r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N12
cycloneive_lcell_comb \Uregs|rls_int~0 (
// Equation(s):
// \Uregs|rls_int~0_combout  = (\Uregs|ier [2] & ((\Uregs|lsr4r~q ) # ((\Uregs|lsr3r~q ) # (\Uregs|lsr2r~q ))))

	.dataa(\Uregs|lsr4r~q ),
	.datab(\Uregs|lsr3r~q ),
	.datac(\Uregs|lsr2r~q ),
	.datad(\Uregs|ier [2]),
	.cin(gnd),
	.combout(\Uregs|rls_int~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|rls_int~0 .lut_mask = 16'hFE00;
defparam \Uregs|rls_int~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y19_N13
dffeas \Uregs|rls_int_d (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|rls_int~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|rls_int_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|rls_int_d .is_wysiwyg = "true";
defparam \Uregs|rls_int_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N18
cycloneive_lcell_comb \Uregs|rls_int_pnd~0 (
// Equation(s):
// \Uregs|rls_int_pnd~0_combout  = (\Uregs|ier [2] & ((\Uregs|rls_int_pnd~q ) # ((\Uregs|rls_int~0_combout  & !\Uregs|rls_int_d~q )))) # (!\Uregs|ier [2] & (\Uregs|rls_int~0_combout  & ((!\Uregs|rls_int_d~q ))))

	.dataa(\Uregs|ier [2]),
	.datab(\Uregs|rls_int~0_combout ),
	.datac(\Uregs|rls_int_pnd~q ),
	.datad(\Uregs|rls_int_d~q ),
	.cin(gnd),
	.combout(\Uregs|rls_int_pnd~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|rls_int_pnd~0 .lut_mask = 16'hA0EC;
defparam \Uregs|rls_int_pnd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N22
cycloneive_lcell_comb \Uregs|rls_int_pnd~1 (
// Equation(s):
// \Uregs|rls_int_pnd~1_combout  = (\Uregs|rls_int_pnd~0_combout  & ((\Uregs|lsr_mask_d~q ) # (!\Uregs|lsr_mask_condition~combout )))

	.dataa(\Uregs|lsr_mask_d~q ),
	.datab(\Uregs|lsr_mask_condition~combout ),
	.datac(gnd),
	.datad(\Uregs|rls_int_pnd~0_combout ),
	.cin(gnd),
	.combout(\Uregs|rls_int_pnd~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|rls_int_pnd~1 .lut_mask = 16'hBB00;
defparam \Uregs|rls_int_pnd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y19_N23
dffeas \Uregs|rls_int_pnd (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|rls_int_pnd~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|rls_int_pnd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|rls_int_pnd .is_wysiwyg = "true";
defparam \Uregs|rls_int_pnd .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N28
cycloneive_lcell_comb \Uregs|iir~4 (
// Equation(s):
// \Uregs|iir~4_combout  = (\Uregs|ti_int_pnd~q  & (\Uregs|rda_int~3_combout  & !\Uregs|rls_int_pnd~q ))

	.dataa(\Uregs|ti_int_pnd~q ),
	.datab(gnd),
	.datac(\Uregs|rda_int~3_combout ),
	.datad(\Uregs|rls_int_pnd~q ),
	.cin(gnd),
	.combout(\Uregs|iir~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|iir~4 .lut_mask = 16'h00A0;
defparam \Uregs|iir~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N29
dffeas \Uregs|iir[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|iir~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|iir [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|iir[3] .is_wysiwyg = "true";
defparam \Uregs|iir[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N26
cycloneive_lcell_comb \Uregs|Mux4~10 (
// Equation(s):
// \Uregs|Mux4~10_combout  = (\Uregs|Equal3~0_combout  & ((\U_controller|uart_addr_o [2] & (\Uregs|Mux4~9_combout )) # (!\U_controller|uart_addr_o [2] & ((\Uregs|iir [3]))))) # (!\Uregs|Equal3~0_combout  & (\Uregs|Mux4~9_combout ))

	.dataa(\Uregs|Equal3~0_combout ),
	.datab(\Uregs|Mux4~9_combout ),
	.datac(\U_controller|uart_addr_o [2]),
	.datad(\Uregs|iir [3]),
	.cin(gnd),
	.combout(\Uregs|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux4~10 .lut_mask = 16'hCEC4;
defparam \Uregs|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N0
cycloneive_lcell_comb \U_controller|Selector91~0 (
// Equation(s):
// \U_controller|Selector91~0_combout  = (\Uregs|Mux4~10_combout  & \U_controller|state.ST_READ_DATA_COME~q )

	.dataa(gnd),
	.datab(\Uregs|Mux4~10_combout ),
	.datac(\U_controller|state.ST_READ_DATA_COME~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector91~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector91~0 .lut_mask = 16'hC0C0;
defparam \U_controller|Selector91~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y18_N1
dffeas \U_controller|r_firt_para[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector91~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_firt_para[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_firt_para [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_firt_para[3] .is_wysiwyg = "true";
defparam \U_controller|r_firt_para[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N0
cycloneive_lcell_comb \U_controller|Selector169~0 (
// Equation(s):
// \U_controller|Selector169~0_combout  = (!\U_controller|state.ST_ADS_RDATAC_INIT~q  & \U_controller|r_firt_para [3])

	.dataa(\U_controller|state.ST_ADS_RDATAC_INIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|r_firt_para [3]),
	.cin(gnd),
	.combout(\U_controller|Selector169~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector169~0 .lut_mask = 16'h5500;
defparam \U_controller|Selector169~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y19_N16
cycloneive_lcell_comb \U_controller|r_ads_din1[5]~0 (
// Equation(s):
// \U_controller|r_ads_din1[5]~0_combout  = (!\U_controller|WideOr68~0_combout  & (!\U_controller|WideNor0~0_combout  & ((\U_controller|WideOr69~0_combout ) # (!\U_ads1292|r_ads_busy~q ))))

	.dataa(\U_controller|WideOr68~0_combout ),
	.datab(\U_controller|WideOr69~0_combout ),
	.datac(\U_controller|WideNor0~0_combout ),
	.datad(\U_ads1292|r_ads_busy~q ),
	.cin(gnd),
	.combout(\U_controller|r_ads_din1[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_ads_din1[5]~0 .lut_mask = 16'h0405;
defparam \U_controller|r_ads_din1[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y16_N1
dffeas \U_controller|r_ads_din1[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector169~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_din1[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_din1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_din1[3] .is_wysiwyg = "true";
defparam \U_controller|r_ads_din1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N26
cycloneive_lcell_comb \U_ads1292|r_ads_command~5 (
// Equation(s):
// \U_ads1292|r_ads_command~5_combout  = (\U_ads1292|r_mode_system_control~q  & \U_controller|r_ads_din1 [3])

	.dataa(\U_ads1292|r_mode_system_control~q ),
	.datab(gnd),
	.datac(\U_controller|r_ads_din1 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_ads1292|r_ads_command~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_ads_command~5 .lut_mask = 16'hA0A0;
defparam \U_ads1292|r_ads_command~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y19_N20
cycloneive_lcell_comb \U_ads1292|r_mode_write_reg~0 (
// Equation(s):
// \U_ads1292|r_mode_write_reg~0_combout  = (!\U_controller|r_ads_cmd_data_read~q  & (\U_controller|r_ads_cmd_reg~q  & !\U_controller|r_ads_cmd_sys~q ))

	.dataa(gnd),
	.datab(\U_controller|r_ads_cmd_data_read~q ),
	.datac(\U_controller|r_ads_cmd_reg~q ),
	.datad(\U_controller|r_ads_cmd_sys~q ),
	.cin(gnd),
	.combout(\U_ads1292|r_mode_write_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_mode_write_reg~0 .lut_mask = 16'h0030;
defparam \U_ads1292|r_mode_write_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y19_N25
dffeas \U_ads1292|r_mode_write_reg (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|r_mode_write_reg~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_mode_write_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_mode_write_reg .is_wysiwyg = "true";
defparam \U_ads1292|r_mode_write_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y19_N12
cycloneive_lcell_comb \U_ads1292|r_ads_start~0 (
// Equation(s):
// \U_ads1292|r_ads_start~0_combout  = (\U_ads1292|r_mode_system_control~q ) # ((!\U_ads1292|r_mode_read_data~q  & ((\U_ads1292|r_mode_read_reg~q ) # (\U_ads1292|r_mode_write_reg~q ))))

	.dataa(\U_ads1292|r_mode_system_control~q ),
	.datab(\U_ads1292|r_mode_read_reg~q ),
	.datac(\U_ads1292|r_mode_read_data~q ),
	.datad(\U_ads1292|r_mode_write_reg~q ),
	.cin(gnd),
	.combout(\U_ads1292|r_ads_start~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_ads_start~0 .lut_mask = 16'hAFAE;
defparam \U_ads1292|r_ads_start~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y20_N26
cycloneive_lcell_comb \U_ads1292|r_ads_command[7]~0 (
// Equation(s):
// \U_ads1292|r_ads_command[7]~0_combout  = (\U_ads1292|r_ads_start~0_combout  & !\U_ads1292|r_state.ST_IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_ads1292|r_ads_start~0_combout ),
	.datad(\U_ads1292|r_state.ST_IDLE~q ),
	.cin(gnd),
	.combout(\U_ads1292|r_ads_command[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_ads_command[7]~0 .lut_mask = 16'h00F0;
defparam \U_ads1292|r_ads_command[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y20_N13
dffeas \U_ads1292|r_ads_command[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|r_ads_command~5_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ads1292|r_ads_command[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_ads_command [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_ads_command[3] .is_wysiwyg = "true";
defparam \U_ads1292|r_ads_command[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N16
cycloneive_lcell_comb \U_controller|Selector171~0 (
// Equation(s):
// \U_controller|Selector171~0_combout  = (\U_controller|r_firt_para [1] & !\U_controller|state.ST_ADS_RDATAC_INIT~q )

	.dataa(gnd),
	.datab(\U_controller|r_firt_para [1]),
	.datac(\U_controller|state.ST_ADS_RDATAC_INIT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector171~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector171~0 .lut_mask = 16'h0C0C;
defparam \U_controller|Selector171~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y16_N17
dffeas \U_controller|r_ads_din1[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector171~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_din1[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_din1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_din1[1] .is_wysiwyg = "true";
defparam \U_controller|r_ads_din1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N12
cycloneive_lcell_comb \U_ads1292|r_ads_command~7 (
// Equation(s):
// \U_ads1292|r_ads_command~7_combout  = (\U_controller|r_ads_din1 [1] & \U_ads1292|r_mode_system_control~q )

	.dataa(\U_controller|r_ads_din1 [1]),
	.datab(gnd),
	.datac(\U_ads1292|r_mode_system_control~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_ads1292|r_ads_command~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_ads_command~7 .lut_mask = 16'hA0A0;
defparam \U_ads1292|r_ads_command~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y20_N1
dffeas \U_ads1292|r_ads_command[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|r_ads_command~7_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ads1292|r_ads_command[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_ads_command [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_ads_command[1] .is_wysiwyg = "true";
defparam \U_ads1292|r_ads_command[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N14
cycloneive_lcell_comb \U_controller|Selector170~0 (
// Equation(s):
// \U_controller|Selector170~0_combout  = (\U_controller|r_firt_para [2] & !\U_controller|state.ST_ADS_RDATAC_INIT~q )

	.dataa(\U_controller|r_firt_para [2]),
	.datab(gnd),
	.datac(\U_controller|state.ST_ADS_RDATAC_INIT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector170~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector170~0 .lut_mask = 16'h0A0A;
defparam \U_controller|Selector170~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y16_N15
dffeas \U_controller|r_ads_din1[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector170~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_din1[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_din1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_din1[2] .is_wysiwyg = "true";
defparam \U_controller|r_ads_din1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y20_N16
cycloneive_lcell_comb \U_ads1292|r_ads_command~6 (
// Equation(s):
// \U_ads1292|r_ads_command~6_combout  = (\U_controller|r_ads_din1 [2] & \U_ads1292|r_mode_system_control~q )

	.dataa(\U_controller|r_ads_din1 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_mode_system_control~q ),
	.cin(gnd),
	.combout(\U_ads1292|r_ads_command~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_ads_command~6 .lut_mask = 16'hAA00;
defparam \U_ads1292|r_ads_command~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y20_N31
dffeas \U_ads1292|r_ads_command[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|r_ads_command~6_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ads1292|r_ads_command[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_ads_command [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_ads_command[2] .is_wysiwyg = "true";
defparam \U_ads1292|r_ads_command[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N18
cycloneive_lcell_comb \U_controller|Selector172~0 (
// Equation(s):
// \U_controller|Selector172~0_combout  = (\U_controller|r_firt_para [0] & !\U_controller|state.ST_ADS_RDATAC_INIT~q )

	.dataa(gnd),
	.datab(\U_controller|r_firt_para [0]),
	.datac(\U_controller|state.ST_ADS_RDATAC_INIT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector172~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector172~0 .lut_mask = 16'h0C0C;
defparam \U_controller|Selector172~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y16_N19
dffeas \U_controller|r_ads_din1[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector172~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_din1[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_din1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_din1[0] .is_wysiwyg = "true";
defparam \U_controller|r_ads_din1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y20_N26
cycloneive_lcell_comb \U_ads1292|r_ads_command~8 (
// Equation(s):
// \U_ads1292|r_ads_command~8_combout  = (\U_controller|r_ads_din1 [0] & \U_ads1292|r_mode_system_control~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|r_ads_din1 [0]),
	.datad(\U_ads1292|r_mode_system_control~q ),
	.cin(gnd),
	.combout(\U_ads1292|r_ads_command~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_ads_command~8 .lut_mask = 16'hF000;
defparam \U_ads1292|r_ads_command~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y20_N19
dffeas \U_ads1292|r_ads_command[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|r_ads_command~8_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ads1292|r_ads_command[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_ads_command [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_ads_command[0] .is_wysiwyg = "true";
defparam \U_ads1292|r_ads_command[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y20_N4
cycloneive_lcell_comb \U_ads1292|Selector34~1 (
// Equation(s):
// \U_ads1292|Selector34~1_combout  = (!\U_ads1292|r_ads_command [3] & (!\U_ads1292|r_ads_command [1] & (!\U_ads1292|r_ads_command [2] & !\U_ads1292|r_ads_command [0])))

	.dataa(\U_ads1292|r_ads_command [3]),
	.datab(\U_ads1292|r_ads_command [1]),
	.datac(\U_ads1292|r_ads_command [2]),
	.datad(\U_ads1292|r_ads_command [0]),
	.cin(gnd),
	.combout(\U_ads1292|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector34~1 .lut_mask = 16'h0001;
defparam \U_ads1292|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N10
cycloneive_lcell_comb \U_controller|Selector167~0 (
// Equation(s):
// \U_controller|Selector167~0_combout  = (\U_controller|r_firt_para [5] & !\U_controller|state.ST_ADS_RDATAC_INIT~q )

	.dataa(\U_controller|r_firt_para [5]),
	.datab(gnd),
	.datac(\U_controller|state.ST_ADS_RDATAC_INIT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector167~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector167~0 .lut_mask = 16'h0A0A;
defparam \U_controller|Selector167~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y16_N11
dffeas \U_controller|r_ads_din1[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector167~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_din1[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_din1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_din1[5] .is_wysiwyg = "true";
defparam \U_controller|r_ads_din1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N16
cycloneive_lcell_comb \U_ads1292|r_ads_command~4 (
// Equation(s):
// \U_ads1292|r_ads_command~4_combout  = (\U_controller|r_ads_din1 [5] & \U_ads1292|r_mode_system_control~q )

	.dataa(\U_controller|r_ads_din1 [5]),
	.datab(gnd),
	.datac(\U_ads1292|r_mode_system_control~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_ads1292|r_ads_command~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_ads_command~4 .lut_mask = 16'hA0A0;
defparam \U_ads1292|r_ads_command~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y20_N7
dffeas \U_ads1292|r_ads_command[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|r_ads_command~4_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ads1292|r_ads_command[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_ads_command [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_ads_command[5] .is_wysiwyg = "true";
defparam \U_ads1292|r_ads_command[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N28
cycloneive_lcell_comb \U_controller|Selector168~0 (
// Equation(s):
// \U_controller|Selector168~0_combout  = (\U_controller|r_firt_para [4]) # (\U_controller|state.ST_ADS_RDATAC_INIT~q )

	.dataa(gnd),
	.datab(\U_controller|r_firt_para [4]),
	.datac(\U_controller|state.ST_ADS_RDATAC_INIT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector168~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector168~0 .lut_mask = 16'hFCFC;
defparam \U_controller|Selector168~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y16_N29
dffeas \U_controller|r_ads_din1[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector168~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_din1[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_din1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_din1[4] .is_wysiwyg = "true";
defparam \U_controller|r_ads_din1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y20_N28
cycloneive_lcell_comb \U_ads1292|r_ads_command~1 (
// Equation(s):
// \U_ads1292|r_ads_command~1_combout  = (\U_controller|r_ads_din1 [4] & \U_ads1292|r_mode_system_control~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|r_ads_din1 [4]),
	.datad(\U_ads1292|r_mode_system_control~q ),
	.cin(gnd),
	.combout(\U_ads1292|r_ads_command~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_ads_command~1 .lut_mask = 16'hF000;
defparam \U_ads1292|r_ads_command~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y20_N9
dffeas \U_ads1292|r_ads_command[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|r_ads_command~1_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ads1292|r_ads_command[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_ads_command [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_ads_command[4] .is_wysiwyg = "true";
defparam \U_ads1292|r_ads_command[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N6
cycloneive_lcell_comb \U_controller|Selector165~0 (
// Equation(s):
// \U_controller|Selector165~0_combout  = (!\U_controller|state.ST_ADS_RDATAC_INIT~q  & \U_controller|r_firt_para [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|state.ST_ADS_RDATAC_INIT~q ),
	.datad(\U_controller|r_firt_para [7]),
	.cin(gnd),
	.combout(\U_controller|Selector165~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector165~0 .lut_mask = 16'h0F00;
defparam \U_controller|Selector165~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y16_N7
dffeas \U_controller|r_ads_din1[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector165~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_din1[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_din1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_din1[7] .is_wysiwyg = "true";
defparam \U_controller|r_ads_din1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y20_N10
cycloneive_lcell_comb \U_ads1292|r_ads_command~2 (
// Equation(s):
// \U_ads1292|r_ads_command~2_combout  = (\U_controller|r_ads_din1 [7] & \U_ads1292|r_mode_system_control~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|r_ads_din1 [7]),
	.datad(\U_ads1292|r_mode_system_control~q ),
	.cin(gnd),
	.combout(\U_ads1292|r_ads_command~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_ads_command~2 .lut_mask = 16'hF000;
defparam \U_ads1292|r_ads_command~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y20_N15
dffeas \U_ads1292|r_ads_command[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|r_ads_command~2_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ads1292|r_ads_command[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_ads_command [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_ads_command[7] .is_wysiwyg = "true";
defparam \U_ads1292|r_ads_command[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N4
cycloneive_lcell_comb \U_controller|Selector166~0 (
// Equation(s):
// \U_controller|Selector166~0_combout  = (\U_controller|r_firt_para [6] & !\U_controller|state.ST_ADS_RDATAC_INIT~q )

	.dataa(\U_controller|r_firt_para [6]),
	.datab(gnd),
	.datac(\U_controller|state.ST_ADS_RDATAC_INIT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector166~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector166~0 .lut_mask = 16'h0A0A;
defparam \U_controller|Selector166~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y16_N5
dffeas \U_controller|r_ads_din1[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector166~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_din1[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_din1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_din1[6] .is_wysiwyg = "true";
defparam \U_controller|r_ads_din1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N24
cycloneive_lcell_comb \U_ads1292|r_ads_command~3 (
// Equation(s):
// \U_ads1292|r_ads_command~3_combout  = (\U_ads1292|r_mode_system_control~q  & \U_controller|r_ads_din1 [6])

	.dataa(\U_ads1292|r_mode_system_control~q ),
	.datab(\U_controller|r_ads_din1 [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_ads1292|r_ads_command~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_ads_command~3 .lut_mask = 16'h8888;
defparam \U_ads1292|r_ads_command~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y20_N21
dffeas \U_ads1292|r_ads_command[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|r_ads_command~3_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ads1292|r_ads_command[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_ads_command [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_ads_command[6] .is_wysiwyg = "true";
defparam \U_ads1292|r_ads_command[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y20_N14
cycloneive_lcell_comb \U_ads1292|Selector34~0 (
// Equation(s):
// \U_ads1292|Selector34~0_combout  = (!\U_ads1292|r_ads_command [5] & (\U_ads1292|r_ads_command [4] & (!\U_ads1292|r_ads_command [7] & !\U_ads1292|r_ads_command [6])))

	.dataa(\U_ads1292|r_ads_command [5]),
	.datab(\U_ads1292|r_ads_command [4]),
	.datac(\U_ads1292|r_ads_command [7]),
	.datad(\U_ads1292|r_ads_command [6]),
	.cin(gnd),
	.combout(\U_ads1292|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector34~0 .lut_mask = 16'h0004;
defparam \U_ads1292|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y20_N10
cycloneive_lcell_comb \U_ads1292|Selector34~2 (
// Equation(s):
// \U_ads1292|Selector34~2_combout  = (\U_ads1292|Selector12~0_combout  & (\U_ads1292|Selector34~1_combout  & \U_ads1292|Selector34~0_combout ))

	.dataa(\U_ads1292|Selector12~0_combout ),
	.datab(gnd),
	.datac(\U_ads1292|Selector34~1_combout ),
	.datad(\U_ads1292|Selector34~0_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector34~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector34~2 .lut_mask = 16'hA000;
defparam \U_ads1292|Selector34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y19_N6
cycloneive_lcell_comb \U_ads1292|Selector15~0 (
// Equation(s):
// \U_ads1292|Selector15~0_combout  = (!\U_ads1292|r_state.ST_IDLE~q  & (\U_ads1292|r_mode_read_reg~q  & (!\U_ads1292|r_mode_system_control~q  & !\U_ads1292|r_mode_read_data~q )))

	.dataa(\U_ads1292|r_state.ST_IDLE~q ),
	.datab(\U_ads1292|r_mode_read_reg~q ),
	.datac(\U_ads1292|r_mode_system_control~q ),
	.datad(\U_ads1292|r_mode_read_data~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector15~0 .lut_mask = 16'h0004;
defparam \U_ads1292|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N18
cycloneive_lcell_comb \U_ads1292|Selector34~3 (
// Equation(s):
// \U_ads1292|Selector34~3_combout  = (\U_ads1292|Selector34~2_combout ) # ((!\U_ads1292|Selector15~0_combout  & (\U_ads1292|r_sys_mode.SYS_MODE_RDATAC~q  & !\U_ads1292|Selector12~0_combout )))

	.dataa(\U_ads1292|Selector34~2_combout ),
	.datab(\U_ads1292|Selector15~0_combout ),
	.datac(\U_ads1292|r_sys_mode.SYS_MODE_RDATAC~q ),
	.datad(\U_ads1292|Selector12~0_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector34~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector34~3 .lut_mask = 16'hAABA;
defparam \U_ads1292|Selector34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y19_N19
dffeas \U_ads1292|r_sys_mode.SYS_MODE_RDATAC (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Selector34~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_sys_mode.SYS_MODE_RDATAC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_sys_mode.SYS_MODE_RDATAC .is_wysiwyg = "true";
defparam \U_ads1292|r_sys_mode.SYS_MODE_RDATAC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N8
cycloneive_lcell_comb \U_ads1292|always0~1 (
// Equation(s):
// \U_ads1292|always0~1_combout  = (!\ADS_DRDY~input_o  & \U_ads1292|r_sys_mode.SYS_MODE_RDATAC~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADS_DRDY~input_o ),
	.datad(\U_ads1292|r_sys_mode.SYS_MODE_RDATAC~q ),
	.cin(gnd),
	.combout(\U_ads1292|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|always0~1 .lut_mask = 16'h0F00;
defparam \U_ads1292|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y19_N9
dffeas \U_ads1292|r_mode_read_data_continue (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|always0~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_mode_read_data_continue~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_mode_read_data_continue .is_wysiwyg = "true";
defparam \U_ads1292|r_mode_read_data_continue .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y19_N2
cycloneive_lcell_comb \U_ads1292|Selector28~0 (
// Equation(s):
// \U_ads1292|Selector28~0_combout  = (\U_ads1292|r_mode_read_data~q ) # ((!\U_ads1292|r_mode_read_reg~q  & (\U_ads1292|r_mode_read_data_continue~q  & !\U_ads1292|r_mode_write_reg~q )))

	.dataa(\U_ads1292|r_mode_read_data~q ),
	.datab(\U_ads1292|r_mode_read_reg~q ),
	.datac(\U_ads1292|r_mode_read_data_continue~q ),
	.datad(\U_ads1292|r_mode_write_reg~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector28~0 .lut_mask = 16'hAABA;
defparam \U_ads1292|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y19_N20
cycloneive_lcell_comb \U_ads1292|Selector28~2 (
// Equation(s):
// \U_ads1292|Selector28~2_combout  = (\U_ads1292|LessThan7~10_combout  & ((\U_ads1292|r_state.ST_DATAREAD_INIT~q ) # ((\U_ads1292|Selector28~1_combout  & \U_ads1292|Selector28~0_combout )))) # (!\U_ads1292|LessThan7~10_combout  & 
// (\U_ads1292|Selector28~1_combout  & ((\U_ads1292|Selector28~0_combout ))))

	.dataa(\U_ads1292|LessThan7~10_combout ),
	.datab(\U_ads1292|Selector28~1_combout ),
	.datac(\U_ads1292|r_state.ST_DATAREAD_INIT~q ),
	.datad(\U_ads1292|Selector28~0_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector28~2 .lut_mask = 16'hECA0;
defparam \U_ads1292|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y19_N21
dffeas \U_ads1292|r_state.ST_DATAREAD_INIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Selector28~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_state.ST_DATAREAD_INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_state.ST_DATAREAD_INIT .is_wysiwyg = "true";
defparam \U_ads1292|r_state.ST_DATAREAD_INIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y20_N8
cycloneive_lcell_comb \U_ads1292|Selector29~1 (
// Equation(s):
// \U_ads1292|Selector29~1_combout  = (\U_ads1292|Selector29~0_combout ) # ((\U_ads1292|r_state.ST_DATAREAD_INIT~q  & ((!\U_ads1292|LessThan7~9_combout ) # (!\U_ads1292|LessThan7~4_combout ))))

	.dataa(\U_ads1292|Selector29~0_combout ),
	.datab(\U_ads1292|LessThan7~4_combout ),
	.datac(\U_ads1292|LessThan7~9_combout ),
	.datad(\U_ads1292|r_state.ST_DATAREAD_INIT~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector29~1 .lut_mask = 16'hBFAA;
defparam \U_ads1292|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y20_N9
dffeas \U_ads1292|r_state.ST_RDATAC_SEND_DUMMY (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Selector29~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_state.ST_RDATAC_SEND_DUMMY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_state.ST_RDATAC_SEND_DUMMY .is_wysiwyg = "true";
defparam \U_ads1292|r_state.ST_RDATAC_SEND_DUMMY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y20_N26
cycloneive_lcell_comb \U_ads1292|Selector30~0 (
// Equation(s):
// \U_ads1292|Selector30~0_combout  = (\U_ads1292|r_state.ST_RDATAC_SEND_DUMMY~q  & (((!\U_ads1292|Uspi|tx_ready~q  & \U_ads1292|r_state.ST_RDATAC_GETDATA~q )) # (!\U_ads1292|LessThan8~2_combout ))) # (!\U_ads1292|r_state.ST_RDATAC_SEND_DUMMY~q  & 
// (!\U_ads1292|Uspi|tx_ready~q  & (\U_ads1292|r_state.ST_RDATAC_GETDATA~q )))

	.dataa(\U_ads1292|r_state.ST_RDATAC_SEND_DUMMY~q ),
	.datab(\U_ads1292|Uspi|tx_ready~q ),
	.datac(\U_ads1292|r_state.ST_RDATAC_GETDATA~q ),
	.datad(\U_ads1292|LessThan8~2_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector30~0 .lut_mask = 16'h30BA;
defparam \U_ads1292|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y20_N27
dffeas \U_ads1292|r_state.ST_RDATAC_GETDATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_state.ST_RDATAC_GETDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_state.ST_RDATAC_GETDATA .is_wysiwyg = "true";
defparam \U_ads1292|r_state.ST_RDATAC_GETDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N10
cycloneive_lcell_comb \U_ads1292|r_state~40 (
// Equation(s):
// \U_ads1292|r_state~40_combout  = (!\U_ads1292|r_wait_timeout [8] & (!\U_ads1292|r_wait_timeout [7] & !\U_ads1292|r_wait_timeout [6]))

	.dataa(gnd),
	.datab(\U_ads1292|r_wait_timeout [8]),
	.datac(\U_ads1292|r_wait_timeout [7]),
	.datad(\U_ads1292|r_wait_timeout [6]),
	.cin(gnd),
	.combout(\U_ads1292|r_state~40_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_state~40 .lut_mask = 16'h0003;
defparam \U_ads1292|r_state~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N16
cycloneive_lcell_comb \U_ads1292|r_state~41 (
// Equation(s):
// \U_ads1292|r_state~41_combout  = (!\U_ads1292|r_wait_timeout [4] & (!\U_ads1292|r_wait_timeout [3] & ((!\U_ads1292|r_wait_timeout [1]) # (!\U_ads1292|r_wait_timeout [2]))))

	.dataa(\U_ads1292|r_wait_timeout [4]),
	.datab(\U_ads1292|r_wait_timeout [2]),
	.datac(\U_ads1292|r_wait_timeout [1]),
	.datad(\U_ads1292|r_wait_timeout [3]),
	.cin(gnd),
	.combout(\U_ads1292|r_state~41_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_state~41 .lut_mask = 16'h0015;
defparam \U_ads1292|r_state~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N26
cycloneive_lcell_comb \U_ads1292|r_state~42 (
// Equation(s):
// \U_ads1292|r_state~42_combout  = ((\U_ads1292|r_state~40_combout  & ((\U_ads1292|r_state~41_combout ) # (!\U_ads1292|r_wait_timeout [5])))) # (!\U_ads1292|r_wait_timeout [9])

	.dataa(\U_ads1292|r_state~40_combout ),
	.datab(\U_ads1292|r_wait_timeout [9]),
	.datac(\U_ads1292|r_wait_timeout [5]),
	.datad(\U_ads1292|r_state~41_combout ),
	.cin(gnd),
	.combout(\U_ads1292|r_state~42_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_state~42 .lut_mask = 16'hBB3B;
defparam \U_ads1292|r_state~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N4
cycloneive_lcell_comb \U_ads1292|Selector17~0 (
// Equation(s):
// \U_ads1292|Selector17~0_combout  = (!\U_ads1292|Uspi|tx_ready~q  & \U_ads1292|r_state.ST_RREG_WAIT1~q )

	.dataa(\U_ads1292|Uspi|tx_ready~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_state.ST_RREG_WAIT1~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector17~0 .lut_mask = 16'h5500;
defparam \U_ads1292|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y20_N2
cycloneive_lcell_comb \U_ads1292|LessThan6~7 (
// Equation(s):
// \U_ads1292|LessThan6~7_combout  = (\U_ads1292|LessThan7~2_combout  & (\U_ads1292|LessThan7~3_combout  & (\U_ads1292|LessThan6~6_combout  & !\U_ads1292|r_counter [23])))

	.dataa(\U_ads1292|LessThan7~2_combout ),
	.datab(\U_ads1292|LessThan7~3_combout ),
	.datac(\U_ads1292|LessThan6~6_combout ),
	.datad(\U_ads1292|r_counter [23]),
	.cin(gnd),
	.combout(\U_ads1292|LessThan6~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan6~7 .lut_mask = 16'h0080;
defparam \U_ads1292|LessThan6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N10
cycloneive_lcell_comb \U_ads1292|Selector26~0 (
// Equation(s):
// \U_ads1292|Selector26~0_combout  = (\U_ads1292|Uspi|tx_ready~q  & ((\U_ads1292|r_state.ST_WREG_WAIT2~q ) # ((\U_ads1292|r_state.ST_WREG_SEND_DATA~q  & \U_ads1292|LessThan6~7_combout )))) # (!\U_ads1292|Uspi|tx_ready~q  & 
// (((\U_ads1292|r_state.ST_WREG_SEND_DATA~q  & \U_ads1292|LessThan6~7_combout ))))

	.dataa(\U_ads1292|Uspi|tx_ready~q ),
	.datab(\U_ads1292|r_state.ST_WREG_WAIT2~q ),
	.datac(\U_ads1292|r_state.ST_WREG_SEND_DATA~q ),
	.datad(\U_ads1292|LessThan6~7_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector26~0 .lut_mask = 16'hF888;
defparam \U_ads1292|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y22_N11
dffeas \U_ads1292|r_state.ST_WREG_SEND_DATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_state.ST_WREG_SEND_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_state.ST_WREG_SEND_DATA .is_wysiwyg = "true";
defparam \U_ads1292|r_state.ST_WREG_SEND_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N2
cycloneive_lcell_comb \U_ads1292|Selector27~0 (
// Equation(s):
// \U_ads1292|Selector27~0_combout  = (\U_ads1292|r_state.ST_WREG_SEND_DATA~q  & (((\U_ads1292|r_state.ST_WREG_WAIT3~q  & !\U_ads1292|Uspi|tx_ready~q )) # (!\U_ads1292|LessThan6~7_combout ))) # (!\U_ads1292|r_state.ST_WREG_SEND_DATA~q  & 
// (((\U_ads1292|r_state.ST_WREG_WAIT3~q  & !\U_ads1292|Uspi|tx_ready~q ))))

	.dataa(\U_ads1292|r_state.ST_WREG_SEND_DATA~q ),
	.datab(\U_ads1292|LessThan6~7_combout ),
	.datac(\U_ads1292|r_state.ST_WREG_WAIT3~q ),
	.datad(\U_ads1292|Uspi|tx_ready~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector27~0 .lut_mask = 16'h22F2;
defparam \U_ads1292|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y22_N3
dffeas \U_ads1292|r_state.ST_WREG_WAIT3 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_state.ST_WREG_WAIT3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_state.ST_WREG_WAIT3 .is_wysiwyg = "true";
defparam \U_ads1292|r_state.ST_WREG_WAIT3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N0
cycloneive_lcell_comb \U_ads1292|Selector15~1 (
// Equation(s):
// \U_ads1292|Selector15~1_combout  = (\U_ads1292|Selector15~0_combout ) # ((\U_ads1292|r_state.ST_WREG_WAIT3~q  & \U_ads1292|Uspi|tx_ready~q ))

	.dataa(gnd),
	.datab(\U_ads1292|r_state.ST_WREG_WAIT3~q ),
	.datac(\U_ads1292|Uspi|tx_ready~q ),
	.datad(\U_ads1292|Selector15~0_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector15~1 .lut_mask = 16'hFFC0;
defparam \U_ads1292|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y19_N1
dffeas \U_ads1292|r_state.ST_RREG_INIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_state.ST_RREG_INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_state.ST_RREG_INIT .is_wysiwyg = "true";
defparam \U_ads1292|r_state.ST_RREG_INIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N2
cycloneive_lcell_comb \U_ads1292|Selector16~0 (
// Equation(s):
// \U_ads1292|Selector16~0_combout  = (\U_ads1292|r_state.ST_RREG_INIT~q ) # ((\U_ads1292|r_state~42_combout  & (\U_ads1292|LessThan3~8_combout  & \U_ads1292|r_state.ST_RREG_SEND1~q )))

	.dataa(\U_ads1292|r_state~42_combout ),
	.datab(\U_ads1292|LessThan3~8_combout ),
	.datac(\U_ads1292|r_state.ST_RREG_SEND1~q ),
	.datad(\U_ads1292|r_state.ST_RREG_INIT~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector16~0 .lut_mask = 16'hFF80;
defparam \U_ads1292|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y22_N3
dffeas \U_ads1292|r_state.ST_RREG_SEND1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_state.ST_RREG_SEND1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_state.ST_RREG_SEND1 .is_wysiwyg = "true";
defparam \U_ads1292|r_state.ST_RREG_SEND1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N28
cycloneive_lcell_comb \U_ads1292|Selector17~1 (
// Equation(s):
// \U_ads1292|Selector17~1_combout  = (\U_ads1292|Selector17~0_combout ) # ((\U_ads1292|r_state.ST_RREG_SEND1~q  & ((!\U_ads1292|LessThan3~8_combout ) # (!\U_ads1292|r_state~42_combout ))))

	.dataa(\U_ads1292|r_state~42_combout ),
	.datab(\U_ads1292|LessThan3~8_combout ),
	.datac(\U_ads1292|Selector17~0_combout ),
	.datad(\U_ads1292|r_state.ST_RREG_SEND1~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector17~1 .lut_mask = 16'hF7F0;
defparam \U_ads1292|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y22_N29
dffeas \U_ads1292|r_state.ST_RREG_WAIT1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_state.ST_RREG_WAIT1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_state.ST_RREG_WAIT1 .is_wysiwyg = "true";
defparam \U_ads1292|r_state.ST_RREG_WAIT1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N22
cycloneive_lcell_comb \U_ads1292|Selector18~0 (
// Equation(s):
// \U_ads1292|Selector18~0_combout  = (\U_ads1292|Uspi|tx_ready~q  & ((\U_ads1292|r_state.ST_RREG_WAIT1~q ) # ((\U_ads1292|r_state.ST_RREG_SEND2~q  & \U_ads1292|LessThan3~9_combout )))) # (!\U_ads1292|Uspi|tx_ready~q  & (((\U_ads1292|r_state.ST_RREG_SEND2~q  
// & \U_ads1292|LessThan3~9_combout ))))

	.dataa(\U_ads1292|Uspi|tx_ready~q ),
	.datab(\U_ads1292|r_state.ST_RREG_WAIT1~q ),
	.datac(\U_ads1292|r_state.ST_RREG_SEND2~q ),
	.datad(\U_ads1292|LessThan3~9_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector18~0 .lut_mask = 16'hF888;
defparam \U_ads1292|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y22_N23
dffeas \U_ads1292|r_state.ST_RREG_SEND2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_state.ST_RREG_SEND2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_state.ST_RREG_SEND2 .is_wysiwyg = "true";
defparam \U_ads1292|r_state.ST_RREG_SEND2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N28
cycloneive_lcell_comb \U_ads1292|Selector19~0 (
// Equation(s):
// \U_ads1292|Selector19~0_combout  = (\U_ads1292|LessThan3~9_combout  & (!\U_ads1292|Uspi|tx_ready~q  & (\U_ads1292|r_state.ST_RREG_WAIT2~q ))) # (!\U_ads1292|LessThan3~9_combout  & ((\U_ads1292|r_state.ST_RREG_SEND2~q ) # ((!\U_ads1292|Uspi|tx_ready~q  & 
// \U_ads1292|r_state.ST_RREG_WAIT2~q ))))

	.dataa(\U_ads1292|LessThan3~9_combout ),
	.datab(\U_ads1292|Uspi|tx_ready~q ),
	.datac(\U_ads1292|r_state.ST_RREG_WAIT2~q ),
	.datad(\U_ads1292|r_state.ST_RREG_SEND2~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector19~0 .lut_mask = 16'h7530;
defparam \U_ads1292|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y22_N29
dffeas \U_ads1292|r_state.ST_RREG_WAIT2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_state.ST_RREG_WAIT2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_state.ST_RREG_WAIT2 .is_wysiwyg = "true";
defparam \U_ads1292|r_state.ST_RREG_WAIT2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y21_N12
cycloneive_lcell_comb \U_ads1292|WideOr29~0 (
// Equation(s):
// \U_ads1292|WideOr29~0_combout  = (!\U_ads1292|r_state.ST_WREG_WAIT2~q  & !\U_ads1292|r_state.ST_RREG_WAIT2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_ads1292|r_state.ST_WREG_WAIT2~q ),
	.datad(\U_ads1292|r_state.ST_RREG_WAIT2~q ),
	.cin(gnd),
	.combout(\U_ads1292|WideOr29~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|WideOr29~0 .lut_mask = 16'h000F;
defparam \U_ads1292|WideOr29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N12
cycloneive_lcell_comb \U_ads1292|Selector3~4 (
// Equation(s):
// \U_ads1292|Selector3~4_combout  = (!\U_ads1292|r_state.ST_RREG_GETDATA~q  & !\U_ads1292|r_state.ST_WREG_WAIT3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_ads1292|r_state.ST_RREG_GETDATA~q ),
	.datad(\U_ads1292|r_state.ST_WREG_WAIT3~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector3~4 .lut_mask = 16'h000F;
defparam \U_ads1292|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y20_N24
cycloneive_lcell_comb \U_ads1292|Selector21~0 (
// Equation(s):
// \U_ads1292|Selector21~0_combout  = (\U_ads1292|Uspi|tx_ready~q  & ((\U_ads1292|r_state.ST_RREG_WAIT2~q ) # ((\U_ads1292|r_state.ST_RREG_GETDATA~q  & \U_ads1292|LessThan5~14_combout ))))

	.dataa(\U_ads1292|r_state.ST_RREG_WAIT2~q ),
	.datab(\U_ads1292|r_state.ST_RREG_GETDATA~q ),
	.datac(\U_ads1292|Uspi|tx_ready~q ),
	.datad(\U_ads1292|LessThan5~14_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector21~0 .lut_mask = 16'hE0A0;
defparam \U_ads1292|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N4
cycloneive_lcell_comb \U_ads1292|Selector21~1 (
// Equation(s):
// \U_ads1292|Selector21~1_combout  = (\U_ads1292|Selector21~0_combout ) # ((\U_ads1292|LessThan6~6_combout  & (\U_ads1292|LessThan7~4_combout  & \U_ads1292|r_state.ST_RREG_SEND_DUMMY~q )))

	.dataa(\U_ads1292|LessThan6~6_combout ),
	.datab(\U_ads1292|LessThan7~4_combout ),
	.datac(\U_ads1292|r_state.ST_RREG_SEND_DUMMY~q ),
	.datad(\U_ads1292|Selector21~0_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector21~1 .lut_mask = 16'hFF80;
defparam \U_ads1292|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y20_N5
dffeas \U_ads1292|r_state.ST_RREG_SEND_DUMMY (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Selector21~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_state.ST_RREG_SEND_DUMMY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_state.ST_RREG_SEND_DUMMY .is_wysiwyg = "true";
defparam \U_ads1292|r_state.ST_RREG_SEND_DUMMY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N16
cycloneive_lcell_comb \U_ads1292|r_counter[5]~0 (
// Equation(s):
// \U_ads1292|r_counter[5]~0_combout  = (!\U_ads1292|r_state.ST_WREG_SEND_DATA~q  & (!\U_ads1292|r_state.ST_DATAREAD_INIT~q  & !\U_ads1292|r_state.ST_RREG_SEND_DUMMY~q ))

	.dataa(\U_ads1292|r_state.ST_WREG_SEND_DATA~q ),
	.datab(gnd),
	.datac(\U_ads1292|r_state.ST_DATAREAD_INIT~q ),
	.datad(\U_ads1292|r_state.ST_RREG_SEND_DUMMY~q ),
	.cin(gnd),
	.combout(\U_ads1292|r_counter[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_counter[5]~0 .lut_mask = 16'h0005;
defparam \U_ads1292|r_counter[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N10
cycloneive_lcell_comb \U_ads1292|WideOr2~0 (
// Equation(s):
// \U_ads1292|WideOr2~0_combout  = (\U_ads1292|WideOr29~0_combout  & (!\U_ads1292|r_state.ST_SPI_WAIT~q  & (\U_ads1292|Selector3~4_combout  & \U_ads1292|r_counter[5]~0_combout )))

	.dataa(\U_ads1292|WideOr29~0_combout ),
	.datab(\U_ads1292|r_state.ST_SPI_WAIT~q ),
	.datac(\U_ads1292|Selector3~4_combout ),
	.datad(\U_ads1292|r_counter[5]~0_combout ),
	.cin(gnd),
	.combout(\U_ads1292|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|WideOr2~0 .lut_mask = 16'h2000;
defparam \U_ads1292|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N30
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[25]~59 (
// Equation(s):
// \U_ads1292|r_wait_timeout[25]~59_combout  = (\U_ads1292|r_wait_timeout[25]~58_combout ) # ((\U_ads1292|r_state.ST_RDATAC_GETDATA~q ) # (!\U_ads1292|WideOr2~0_combout ))

	.dataa(\U_ads1292|r_wait_timeout[25]~58_combout ),
	.datab(\U_ads1292|r_state.ST_RDATAC_GETDATA~q ),
	.datac(gnd),
	.datad(\U_ads1292|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\U_ads1292|r_wait_timeout[25]~59_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[25]~59 .lut_mask = 16'hEEFF;
defparam \U_ads1292|r_wait_timeout[25]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N4
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[25]~57 (
// Equation(s):
// \U_ads1292|r_wait_timeout[25]~57_combout  = (!\U_ads1292|r_state.ST_IDLE~q  & ((!\U_ads1292|r_received_counter~8_combout ) # (!\U_ads1292|r_mode_read_data_continue~q )))

	.dataa(\U_ads1292|r_state.ST_IDLE~q ),
	.datab(\U_ads1292|r_mode_read_data_continue~q ),
	.datac(\U_ads1292|r_received_counter~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_ads1292|r_wait_timeout[25]~57_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[25]~57 .lut_mask = 16'h1515;
defparam \U_ads1292|r_wait_timeout[25]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N10
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[25]~60 (
// Equation(s):
// \U_ads1292|r_wait_timeout[25]~60_combout  = (\U_ads1292|r_wait_timeout[25]~59_combout ) # ((\U_ads1292|r_wait_timeout[25]~57_combout ) # ((!\U_ads1292|LessThan5~14_combout  & \U_ads1292|r_state.ST_RDATAC_GETDATA2~q )))

	.dataa(\U_ads1292|r_wait_timeout[25]~59_combout ),
	.datab(\U_ads1292|LessThan5~14_combout ),
	.datac(\U_ads1292|r_state.ST_RDATAC_GETDATA2~q ),
	.datad(\U_ads1292|r_wait_timeout[25]~57_combout ),
	.cin(gnd),
	.combout(\U_ads1292|r_wait_timeout[25]~60_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[25]~60 .lut_mask = 16'hFFBA;
defparam \U_ads1292|r_wait_timeout[25]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N14
cycloneive_lcell_comb \U_ads1292|LessThan1~0 (
// Equation(s):
// \U_ads1292|LessThan1~0_combout  = (\U_ads1292|r_wait_timeout [8] & \U_ads1292|r_wait_timeout [7])

	.dataa(gnd),
	.datab(\U_ads1292|r_wait_timeout [8]),
	.datac(gnd),
	.datad(\U_ads1292|r_wait_timeout [7]),
	.cin(gnd),
	.combout(\U_ads1292|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan1~0 .lut_mask = 16'hCC00;
defparam \U_ads1292|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N18
cycloneive_lcell_comb \U_ads1292|LessThan3~6 (
// Equation(s):
// \U_ads1292|LessThan3~6_combout  = (((!\U_ads1292|r_wait_timeout [3] & !\U_ads1292|r_wait_timeout [2])) # (!\U_ads1292|r_wait_timeout [6])) # (!\U_ads1292|r_wait_timeout [5])

	.dataa(\U_ads1292|r_wait_timeout [3]),
	.datab(\U_ads1292|r_wait_timeout [5]),
	.datac(\U_ads1292|r_wait_timeout [2]),
	.datad(\U_ads1292|r_wait_timeout [6]),
	.cin(gnd),
	.combout(\U_ads1292|LessThan3~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan3~6 .lut_mask = 16'h37FF;
defparam \U_ads1292|LessThan3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N12
cycloneive_lcell_comb \U_ads1292|LessThan3~7 (
// Equation(s):
// \U_ads1292|LessThan3~7_combout  = (!\U_ads1292|r_wait_timeout [9] & (((\U_ads1292|LessThan3~6_combout ) # (!\U_ads1292|r_wait_timeout [4])) # (!\U_ads1292|LessThan1~0_combout )))

	.dataa(\U_ads1292|LessThan1~0_combout ),
	.datab(\U_ads1292|r_wait_timeout [9]),
	.datac(\U_ads1292|r_wait_timeout [4]),
	.datad(\U_ads1292|LessThan3~6_combout ),
	.cin(gnd),
	.combout(\U_ads1292|LessThan3~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan3~7 .lut_mask = 16'h3313;
defparam \U_ads1292|LessThan3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N8
cycloneive_lcell_comb \U_ads1292|Selector22~0 (
// Equation(s):
// \U_ads1292|Selector22~0_combout  = (\U_ads1292|r_state.ST_WREG_INIT~q ) # ((\U_ads1292|LessThan3~8_combout  & (\U_ads1292|r_state.ST_WREG_SEND1~q  & \U_ads1292|LessThan3~7_combout )))

	.dataa(\U_ads1292|LessThan3~8_combout ),
	.datab(\U_ads1292|r_state.ST_WREG_INIT~q ),
	.datac(\U_ads1292|r_state.ST_WREG_SEND1~q ),
	.datad(\U_ads1292|LessThan3~7_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector22~0 .lut_mask = 16'hECCC;
defparam \U_ads1292|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y22_N9
dffeas \U_ads1292|r_state.ST_WREG_SEND1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_state.ST_WREG_SEND1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_state.ST_WREG_SEND1 .is_wysiwyg = "true";
defparam \U_ads1292|r_state.ST_WREG_SEND1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N0
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[25]~62 (
// Equation(s):
// \U_ads1292|r_wait_timeout[25]~62_combout  = (!\U_ads1292|r_state.ST_RREG_SEND2~q  & (!\U_ads1292|r_state.ST_WREG_SEND2~q  & !\U_ads1292|r_state.ST_WREG_SEND1~q ))

	.dataa(gnd),
	.datab(\U_ads1292|r_state.ST_RREG_SEND2~q ),
	.datac(\U_ads1292|r_state.ST_WREG_SEND2~q ),
	.datad(\U_ads1292|r_state.ST_WREG_SEND1~q ),
	.cin(gnd),
	.combout(\U_ads1292|r_wait_timeout[25]~62_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[25]~62 .lut_mask = 16'h0003;
defparam \U_ads1292|r_wait_timeout[25]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N6
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[25]~61 (
// Equation(s):
// \U_ads1292|r_wait_timeout[25]~61_combout  = (\U_ads1292|LessThan3~8_combout  & ((\U_ads1292|r_state.ST_RREG_SEND1~q  & ((\U_ads1292|r_state~42_combout ))) # (!\U_ads1292|r_state.ST_RREG_SEND1~q  & (\U_ads1292|LessThan3~7_combout ))))

	.dataa(\U_ads1292|LessThan3~7_combout ),
	.datab(\U_ads1292|r_state.ST_RREG_SEND1~q ),
	.datac(\U_ads1292|r_state~42_combout ),
	.datad(\U_ads1292|LessThan3~8_combout ),
	.cin(gnd),
	.combout(\U_ads1292|r_wait_timeout[25]~61_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[25]~61 .lut_mask = 16'hE200;
defparam \U_ads1292|r_wait_timeout[25]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N30
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[25]~63 (
// Equation(s):
// \U_ads1292|r_wait_timeout[25]~63_combout  = (!\U_ads1292|r_wait_timeout[25]~60_combout  & (!\U_ads1292|Selector17~1_combout  & ((\U_ads1292|r_wait_timeout[25]~62_combout ) # (\U_ads1292|r_wait_timeout[25]~61_combout ))))

	.dataa(\U_ads1292|r_wait_timeout[25]~60_combout ),
	.datab(\U_ads1292|r_wait_timeout[25]~62_combout ),
	.datac(\U_ads1292|r_wait_timeout[25]~61_combout ),
	.datad(\U_ads1292|Selector17~1_combout ),
	.cin(gnd),
	.combout(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[25]~63 .lut_mask = 16'h0054;
defparam \U_ads1292|r_wait_timeout[25]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y21_N27
dffeas \U_ads1292|r_wait_timeout[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_wait_timeout[29]~100_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_wait_timeout [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[29] .is_wysiwyg = "true";
defparam \U_ads1292|r_wait_timeout[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N28
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[30]~102 (
// Equation(s):
// \U_ads1292|r_wait_timeout[30]~102_combout  = (\U_ads1292|r_wait_timeout [30] & (\U_ads1292|r_wait_timeout[29]~101  $ (GND))) # (!\U_ads1292|r_wait_timeout [30] & (!\U_ads1292|r_wait_timeout[29]~101  & VCC))
// \U_ads1292|r_wait_timeout[30]~103  = CARRY((\U_ads1292|r_wait_timeout [30] & !\U_ads1292|r_wait_timeout[29]~101 ))

	.dataa(gnd),
	.datab(\U_ads1292|r_wait_timeout [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_wait_timeout[29]~101 ),
	.combout(\U_ads1292|r_wait_timeout[30]~102_combout ),
	.cout(\U_ads1292|r_wait_timeout[30]~103 ));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[30]~102 .lut_mask = 16'hC30C;
defparam \U_ads1292|r_wait_timeout[30]~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y21_N29
dffeas \U_ads1292|r_wait_timeout[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_wait_timeout[30]~102_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_wait_timeout [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[30] .is_wysiwyg = "true";
defparam \U_ads1292|r_wait_timeout[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N30
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[31]~104 (
// Equation(s):
// \U_ads1292|r_wait_timeout[31]~104_combout  = \U_ads1292|r_wait_timeout [31] $ (\U_ads1292|r_wait_timeout[30]~103 )

	.dataa(\U_ads1292|r_wait_timeout [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_ads1292|r_wait_timeout[30]~103 ),
	.combout(\U_ads1292|r_wait_timeout[31]~104_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[31]~104 .lut_mask = 16'h5A5A;
defparam \U_ads1292|r_wait_timeout[31]~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y21_N31
dffeas \U_ads1292|r_wait_timeout[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_wait_timeout[31]~104_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_wait_timeout [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[31] .is_wysiwyg = "true";
defparam \U_ads1292|r_wait_timeout[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N16
cycloneive_lcell_comb \U_ads1292|r_state~36 (
// Equation(s):
// \U_ads1292|r_state~36_combout  = ((!\U_ads1292|r_wait_timeout [7] & (!\U_ads1292|r_wait_timeout [5] & !\U_ads1292|r_wait_timeout [6]))) # (!\U_ads1292|r_wait_timeout [8])

	.dataa(\U_ads1292|r_wait_timeout [7]),
	.datab(\U_ads1292|r_wait_timeout [8]),
	.datac(\U_ads1292|r_wait_timeout [5]),
	.datad(\U_ads1292|r_wait_timeout [6]),
	.cin(gnd),
	.combout(\U_ads1292|r_state~36_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_state~36 .lut_mask = 16'h3337;
defparam \U_ads1292|r_state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N6
cycloneive_lcell_comb \U_ads1292|r_state~37 (
// Equation(s):
// \U_ads1292|r_state~37_combout  = (!\U_ads1292|r_wait_timeout [30] & ((\U_ads1292|r_state~36_combout ) # (!\U_ads1292|r_wait_timeout [9])))

	.dataa(gnd),
	.datab(\U_ads1292|r_wait_timeout [9]),
	.datac(\U_ads1292|r_wait_timeout [30]),
	.datad(\U_ads1292|r_state~36_combout ),
	.cin(gnd),
	.combout(\U_ads1292|r_state~37_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_state~37 .lut_mask = 16'h0F03;
defparam \U_ads1292|r_state~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N12
cycloneive_lcell_comb \U_ads1292|r_state~38 (
// Equation(s):
// \U_ads1292|r_state~38_combout  = (\U_ads1292|LessThan3~4_combout  & (!\U_ads1292|r_wait_timeout [31] & (\U_ads1292|LessThan3~5_combout  & \U_ads1292|r_state~37_combout )))

	.dataa(\U_ads1292|LessThan3~4_combout ),
	.datab(\U_ads1292|r_wait_timeout [31]),
	.datac(\U_ads1292|LessThan3~5_combout ),
	.datad(\U_ads1292|r_state~37_combout ),
	.cin(gnd),
	.combout(\U_ads1292|r_state~38_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_state~38 .lut_mask = 16'h2000;
defparam \U_ads1292|r_state~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N0
cycloneive_lcell_comb \U_ads1292|Selector13~0 (
// Equation(s):
// \U_ads1292|Selector13~0_combout  = (\U_ads1292|r_state.ST_SYSCMD_INIT~q ) # ((\U_ads1292|r_state.ST_SYSCMD_WARMUP~q  & \U_ads1292|r_state~38_combout ))

	.dataa(gnd),
	.datab(\U_ads1292|r_state.ST_SYSCMD_INIT~q ),
	.datac(\U_ads1292|r_state.ST_SYSCMD_WARMUP~q ),
	.datad(\U_ads1292|r_state~38_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector13~0 .lut_mask = 16'hFCCC;
defparam \U_ads1292|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y22_N1
dffeas \U_ads1292|r_state.ST_SYSCMD_WARMUP (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_state.ST_SYSCMD_WARMUP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_state.ST_SYSCMD_WARMUP .is_wysiwyg = "true";
defparam \U_ads1292|r_state.ST_SYSCMD_WARMUP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N0
cycloneive_lcell_comb \U_ads1292|Selector14~0 (
// Equation(s):
// \U_ads1292|Selector14~0_combout  = (\U_ads1292|r_state.ST_SYSCMD_WARMUP~q  & (((!\U_ads1292|Uspi|tx_ready~q  & \U_ads1292|r_state.ST_SYSCMD_WAIT~q )) # (!\U_ads1292|r_state~38_combout ))) # (!\U_ads1292|r_state.ST_SYSCMD_WARMUP~q  & 
// (!\U_ads1292|Uspi|tx_ready~q  & (\U_ads1292|r_state.ST_SYSCMD_WAIT~q )))

	.dataa(\U_ads1292|r_state.ST_SYSCMD_WARMUP~q ),
	.datab(\U_ads1292|Uspi|tx_ready~q ),
	.datac(\U_ads1292|r_state.ST_SYSCMD_WAIT~q ),
	.datad(\U_ads1292|r_state~38_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector14~0 .lut_mask = 16'h30BA;
defparam \U_ads1292|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y22_N1
dffeas \U_ads1292|r_state.ST_SYSCMD_WAIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_state.ST_SYSCMD_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_state.ST_SYSCMD_WAIT .is_wysiwyg = "true";
defparam \U_ads1292|r_state.ST_SYSCMD_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N8
cycloneive_lcell_comb \U_ads1292|Selector31~2 (
// Equation(s):
// \U_ads1292|Selector31~2_combout  = (\U_ads1292|Uspi|tx_ready~q  & ((\U_ads1292|r_state.ST_SYSCMD_WAIT~q ) # ((\U_ads1292|r_state.ST_RREG_GETDATA~q  & !\U_ads1292|LessThan5~14_combout ))))

	.dataa(\U_ads1292|r_state.ST_RREG_GETDATA~q ),
	.datab(\U_ads1292|LessThan5~14_combout ),
	.datac(\U_ads1292|Uspi|tx_ready~q ),
	.datad(\U_ads1292|r_state.ST_SYSCMD_WAIT~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector31~2 .lut_mask = 16'hF020;
defparam \U_ads1292|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N2
cycloneive_lcell_comb \U_ads1292|Selector31~3 (
// Equation(s):
// \U_ads1292|Selector31~3_combout  = (\U_ads1292|Selector31~1_combout ) # ((\U_ads1292|Selector31~2_combout ) # ((\U_ads1292|r_state.ST_RDATAC_GETDATA2~q  & !\U_ads1292|LessThan5~14_combout )))

	.dataa(\U_ads1292|Selector31~1_combout ),
	.datab(\U_ads1292|Selector31~2_combout ),
	.datac(\U_ads1292|r_state.ST_RDATAC_GETDATA2~q ),
	.datad(\U_ads1292|LessThan5~14_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector31~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector31~3 .lut_mask = 16'hEEFE;
defparam \U_ads1292|Selector31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y19_N3
dffeas \U_ads1292|r_state.ST_SPI_WAIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Selector31~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_state.ST_SPI_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_state.ST_SPI_WAIT .is_wysiwyg = "true";
defparam \U_ads1292|r_state.ST_SPI_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y21_N26
cycloneive_lcell_comb \U_ads1292|Selector12~0 (
// Equation(s):
// \U_ads1292|Selector12~0_combout  = (\U_ads1292|r_state.ST_SPI_WAIT~q  & ((!\U_ads1292|LessThan7~4_combout ) # (!\U_ads1292|LessThan6~6_combout )))

	.dataa(\U_ads1292|LessThan6~6_combout ),
	.datab(\U_ads1292|r_state.ST_SPI_WAIT~q ),
	.datac(gnd),
	.datad(\U_ads1292|LessThan7~4_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector12~0 .lut_mask = 16'h44CC;
defparam \U_ads1292|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y19_N30
cycloneive_lcell_comb \U_ads1292|Selector1~0 (
// Equation(s):
// \U_ads1292|Selector1~0_combout  = (!\U_ads1292|r_mode_read_data~q  & ((\U_ads1292|r_mode_read_reg~q ) # ((\U_ads1292|r_mode_read_data_continue~q ) # (\U_ads1292|r_mode_write_reg~q ))))

	.dataa(\U_ads1292|r_mode_read_data~q ),
	.datab(\U_ads1292|r_mode_read_reg~q ),
	.datac(\U_ads1292|r_mode_read_data_continue~q ),
	.datad(\U_ads1292|r_mode_write_reg~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector1~0 .lut_mask = 16'h5554;
defparam \U_ads1292|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y19_N28
cycloneive_lcell_comb \U_ads1292|Selector1~1 (
// Equation(s):
// \U_ads1292|Selector1~1_combout  = (\U_ads1292|Selector1~0_combout ) # ((\U_ads1292|r_mode_system_control~q ) # ((\U_ads1292|r_ads_busy~q  & \U_ads1292|r_mode_read_data~q )))

	.dataa(\U_ads1292|Selector1~0_combout ),
	.datab(\U_ads1292|r_ads_busy~q ),
	.datac(\U_ads1292|r_mode_system_control~q ),
	.datad(\U_ads1292|r_mode_read_data~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector1~1 .lut_mask = 16'hFEFA;
defparam \U_ads1292|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y19_N10
cycloneive_lcell_comb \U_ads1292|Selector1~2 (
// Equation(s):
// \U_ads1292|Selector1~2_combout  = (\U_ads1292|r_state.ST_IDLE~q  & (!\U_ads1292|Selector12~0_combout  & ((\U_ads1292|r_ads_busy~q )))) # (!\U_ads1292|r_state.ST_IDLE~q  & (((\U_ads1292|Selector1~1_combout ))))

	.dataa(\U_ads1292|Selector12~0_combout ),
	.datab(\U_ads1292|Selector1~1_combout ),
	.datac(\U_ads1292|r_state.ST_IDLE~q ),
	.datad(\U_ads1292|r_ads_busy~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector1~2 .lut_mask = 16'h5C0C;
defparam \U_ads1292|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y19_N16
cycloneive_lcell_comb \U_ads1292|r_ads_busy~feeder (
// Equation(s):
// \U_ads1292|r_ads_busy~feeder_combout  = \U_ads1292|Selector1~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|Selector1~2_combout ),
	.cin(gnd),
	.combout(\U_ads1292|r_ads_busy~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_ads_busy~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_ads_busy~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y19_N17
dffeas \U_ads1292|r_ads_busy (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_ads_busy~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_ads_busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_ads_busy .is_wysiwyg = "true";
defparam \U_ads1292|r_ads_busy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y19_N10
cycloneive_lcell_comb \U_controller|r_ads_din2[0]~0 (
// Equation(s):
// \U_controller|r_ads_din2[0]~0_combout  = (!\U_controller|WideOr69~0_combout  & (!\U_controller|WideNor0~0_combout  & !\U_ads1292|r_ads_busy~q ))

	.dataa(gnd),
	.datab(\U_controller|WideOr69~0_combout ),
	.datac(\U_controller|WideNor0~0_combout ),
	.datad(\U_ads1292|r_ads_busy~q ),
	.cin(gnd),
	.combout(\U_controller|r_ads_din2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_ads_din2[0]~0 .lut_mask = 16'h0003;
defparam \U_controller|r_ads_din2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y19_N21
dffeas \U_controller|r_ads_din2[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|r_second_para [7]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|r_ads_din2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_din2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_din2[7] .is_wysiwyg = "true";
defparam \U_controller|r_ads_din2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N10
cycloneive_lcell_comb \U_ads1292|Selector4~0 (
// Equation(s):
// \U_ads1292|Selector4~0_combout  = (\U_controller|r_ads_din2 [7] & !\U_ads1292|r_state.ST_WREG_WAIT3~q )

	.dataa(\U_controller|r_ads_din2 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_state.ST_WREG_WAIT3~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector4~0 .lut_mask = 16'h00AA;
defparam \U_ads1292|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y19_N26
cycloneive_lcell_comb \U_ads1292|r_number_read[7]~0 (
// Equation(s):
// \U_ads1292|r_number_read[7]~0_combout  = (\U_ads1292|r_state.ST_IDLE~q ) # ((!\U_ads1292|r_mode_system_control~q  & ((\U_ads1292|r_mode_read_data~q ) # (!\U_ads1292|r_mode_read_reg~q ))))

	.dataa(\U_ads1292|r_state.ST_IDLE~q ),
	.datab(\U_ads1292|r_mode_read_reg~q ),
	.datac(\U_ads1292|r_mode_system_control~q ),
	.datad(\U_ads1292|r_mode_read_data~q ),
	.cin(gnd),
	.combout(\U_ads1292|r_number_read[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_number_read[7]~0 .lut_mask = 16'hAFAB;
defparam \U_ads1292|r_number_read[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N0
cycloneive_lcell_comb \U_ads1292|r_number_read[7]~1 (
// Equation(s):
// \U_ads1292|r_number_read[7]~1_combout  = ((\U_ads1292|r_state.ST_WREG_WAIT3~q  & \U_ads1292|Uspi|tx_ready~q )) # (!\U_ads1292|r_number_read[7]~0_combout )

	.dataa(\U_ads1292|r_state.ST_WREG_WAIT3~q ),
	.datab(\U_ads1292|r_number_read[7]~0_combout ),
	.datac(gnd),
	.datad(\U_ads1292|Uspi|tx_ready~q ),
	.cin(gnd),
	.combout(\U_ads1292|r_number_read[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_number_read[7]~1 .lut_mask = 16'hBB33;
defparam \U_ads1292|r_number_read[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y19_N31
dffeas \U_ads1292|r_number_read[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|Selector4~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ads1292|r_number_read[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_number_read [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_number_read[7] .is_wysiwyg = "true";
defparam \U_ads1292|r_number_read[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N14
cycloneive_lcell_comb \U_ads1292|r_received_counter[0]~9 (
// Equation(s):
// \U_ads1292|r_received_counter[0]~9_combout  = \U_ads1292|r_received_counter [0] $ (VCC)
// \U_ads1292|r_received_counter[0]~10  = CARRY(\U_ads1292|r_received_counter [0])

	.dataa(gnd),
	.datab(\U_ads1292|r_received_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_ads1292|r_received_counter[0]~9_combout ),
	.cout(\U_ads1292|r_received_counter[0]~10 ));
// synopsys translate_off
defparam \U_ads1292|r_received_counter[0]~9 .lut_mask = 16'h33CC;
defparam \U_ads1292|r_received_counter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N26
cycloneive_lcell_comb \U_ads1292|r_received_counter[7]~25 (
// Equation(s):
// \U_ads1292|r_received_counter[7]~25_combout  = (((!\U_ads1292|LessThan5~14_combout  & \U_ads1292|r_state.ST_RDATAC_GETDATA2~q )) # (!\U_ads1292|WideOr29~0_combout )) # (!\U_ads1292|r_state.ST_IDLE~q )

	.dataa(\U_ads1292|r_state.ST_IDLE~q ),
	.datab(\U_ads1292|LessThan5~14_combout ),
	.datac(\U_ads1292|WideOr29~0_combout ),
	.datad(\U_ads1292|r_state.ST_RDATAC_GETDATA2~q ),
	.cin(gnd),
	.combout(\U_ads1292|r_received_counter[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_received_counter[7]~25 .lut_mask = 16'h7F5F;
defparam \U_ads1292|r_received_counter[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y20_N2
cycloneive_lcell_comb \U_ads1292|r_received_counter[7]~27 (
// Equation(s):
// \U_ads1292|r_received_counter[7]~27_combout  = (\U_ads1292|r_state.ST_IDLE~q  & (!\U_ads1292|r_state.ST_RREG_WAIT2~q  & (!\U_ads1292|r_state.ST_WREG_WAIT2~q  & !\U_ads1292|r_state.ST_RDATAC_GETDATA2~q )))

	.dataa(\U_ads1292|r_state.ST_IDLE~q ),
	.datab(\U_ads1292|r_state.ST_RREG_WAIT2~q ),
	.datac(\U_ads1292|r_state.ST_WREG_WAIT2~q ),
	.datad(\U_ads1292|r_state.ST_RDATAC_GETDATA2~q ),
	.cin(gnd),
	.combout(\U_ads1292|r_received_counter[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_received_counter[7]~27 .lut_mask = 16'h0002;
defparam \U_ads1292|r_received_counter[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y20_N8
cycloneive_lcell_comb \U_ads1292|r_received_counter[7]~28 (
// Equation(s):
// \U_ads1292|r_received_counter[7]~28_combout  = ((\U_ads1292|r_state.ST_RREG_GETDATA~q  & (!\U_ads1292|Uspi|tx_ready~q )) # (!\U_ads1292|r_state.ST_RREG_GETDATA~q  & ((\U_ads1292|r_received_counter[7]~27_combout )))) # 
// (!\U_ads1292|r_received_counter[7]~26_combout )

	.dataa(\U_ads1292|Uspi|tx_ready~q ),
	.datab(\U_ads1292|r_received_counter[7]~27_combout ),
	.datac(\U_ads1292|r_state.ST_RREG_GETDATA~q ),
	.datad(\U_ads1292|r_received_counter[7]~26_combout ),
	.cin(gnd),
	.combout(\U_ads1292|r_received_counter[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_received_counter[7]~28 .lut_mask = 16'h5CFF;
defparam \U_ads1292|r_received_counter[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N12
cycloneive_lcell_comb \U_ads1292|r_received_counter[7]~29 (
// Equation(s):
// \U_ads1292|r_received_counter[7]~29_combout  = (!\U_ads1292|r_received_counter[7]~28_combout  & (!\U_ads1292|r_wait_timeout[25]~57_combout  & ((\U_ads1292|LessThan5~14_combout ) # (!\U_ads1292|r_state.ST_RREG_GETDATA~q ))))

	.dataa(\U_ads1292|r_received_counter[7]~28_combout ),
	.datab(\U_ads1292|LessThan5~14_combout ),
	.datac(\U_ads1292|r_state.ST_RREG_GETDATA~q ),
	.datad(\U_ads1292|r_wait_timeout[25]~57_combout ),
	.cin(gnd),
	.combout(\U_ads1292|r_received_counter[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_received_counter[7]~29 .lut_mask = 16'h0045;
defparam \U_ads1292|r_received_counter[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y19_N15
dffeas \U_ads1292|r_received_counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_received_counter[0]~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_received_counter[7]~25_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_received_counter[7]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_received_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_received_counter[0] .is_wysiwyg = "true";
defparam \U_ads1292|r_received_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N16
cycloneive_lcell_comb \U_ads1292|r_received_counter[1]~11 (
// Equation(s):
// \U_ads1292|r_received_counter[1]~11_combout  = (\U_ads1292|r_received_counter [1] & (!\U_ads1292|r_received_counter[0]~10 )) # (!\U_ads1292|r_received_counter [1] & ((\U_ads1292|r_received_counter[0]~10 ) # (GND)))
// \U_ads1292|r_received_counter[1]~12  = CARRY((!\U_ads1292|r_received_counter[0]~10 ) # (!\U_ads1292|r_received_counter [1]))

	.dataa(gnd),
	.datab(\U_ads1292|r_received_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_received_counter[0]~10 ),
	.combout(\U_ads1292|r_received_counter[1]~11_combout ),
	.cout(\U_ads1292|r_received_counter[1]~12 ));
// synopsys translate_off
defparam \U_ads1292|r_received_counter[1]~11 .lut_mask = 16'h3C3F;
defparam \U_ads1292|r_received_counter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y19_N17
dffeas \U_ads1292|r_received_counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_received_counter[1]~11_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_received_counter[7]~25_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_received_counter[7]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_received_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_received_counter[1] .is_wysiwyg = "true";
defparam \U_ads1292|r_received_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N18
cycloneive_lcell_comb \U_ads1292|r_received_counter[2]~13 (
// Equation(s):
// \U_ads1292|r_received_counter[2]~13_combout  = (\U_ads1292|r_received_counter [2] & (\U_ads1292|r_received_counter[1]~12  $ (GND))) # (!\U_ads1292|r_received_counter [2] & (!\U_ads1292|r_received_counter[1]~12  & VCC))
// \U_ads1292|r_received_counter[2]~14  = CARRY((\U_ads1292|r_received_counter [2] & !\U_ads1292|r_received_counter[1]~12 ))

	.dataa(gnd),
	.datab(\U_ads1292|r_received_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_received_counter[1]~12 ),
	.combout(\U_ads1292|r_received_counter[2]~13_combout ),
	.cout(\U_ads1292|r_received_counter[2]~14 ));
// synopsys translate_off
defparam \U_ads1292|r_received_counter[2]~13 .lut_mask = 16'hC30C;
defparam \U_ads1292|r_received_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y19_N19
dffeas \U_ads1292|r_received_counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_received_counter[2]~13_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_received_counter[7]~25_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_received_counter[7]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_received_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_received_counter[2] .is_wysiwyg = "true";
defparam \U_ads1292|r_received_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N20
cycloneive_lcell_comb \U_ads1292|r_received_counter[3]~15 (
// Equation(s):
// \U_ads1292|r_received_counter[3]~15_combout  = (\U_ads1292|r_received_counter [3] & (!\U_ads1292|r_received_counter[2]~14 )) # (!\U_ads1292|r_received_counter [3] & ((\U_ads1292|r_received_counter[2]~14 ) # (GND)))
// \U_ads1292|r_received_counter[3]~16  = CARRY((!\U_ads1292|r_received_counter[2]~14 ) # (!\U_ads1292|r_received_counter [3]))

	.dataa(gnd),
	.datab(\U_ads1292|r_received_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_received_counter[2]~14 ),
	.combout(\U_ads1292|r_received_counter[3]~15_combout ),
	.cout(\U_ads1292|r_received_counter[3]~16 ));
// synopsys translate_off
defparam \U_ads1292|r_received_counter[3]~15 .lut_mask = 16'h3C3F;
defparam \U_ads1292|r_received_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y19_N21
dffeas \U_ads1292|r_received_counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_received_counter[3]~15_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_received_counter[7]~25_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_received_counter[7]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_received_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_received_counter[3] .is_wysiwyg = "true";
defparam \U_ads1292|r_received_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N22
cycloneive_lcell_comb \U_ads1292|r_received_counter[4]~17 (
// Equation(s):
// \U_ads1292|r_received_counter[4]~17_combout  = (\U_ads1292|r_received_counter [4] & (\U_ads1292|r_received_counter[3]~16  $ (GND))) # (!\U_ads1292|r_received_counter [4] & (!\U_ads1292|r_received_counter[3]~16  & VCC))
// \U_ads1292|r_received_counter[4]~18  = CARRY((\U_ads1292|r_received_counter [4] & !\U_ads1292|r_received_counter[3]~16 ))

	.dataa(\U_ads1292|r_received_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_received_counter[3]~16 ),
	.combout(\U_ads1292|r_received_counter[4]~17_combout ),
	.cout(\U_ads1292|r_received_counter[4]~18 ));
// synopsys translate_off
defparam \U_ads1292|r_received_counter[4]~17 .lut_mask = 16'hA50A;
defparam \U_ads1292|r_received_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y19_N23
dffeas \U_ads1292|r_received_counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_received_counter[4]~17_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_received_counter[7]~25_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_received_counter[7]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_received_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_received_counter[4] .is_wysiwyg = "true";
defparam \U_ads1292|r_received_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N24
cycloneive_lcell_comb \U_ads1292|r_received_counter[5]~19 (
// Equation(s):
// \U_ads1292|r_received_counter[5]~19_combout  = (\U_ads1292|r_received_counter [5] & (!\U_ads1292|r_received_counter[4]~18 )) # (!\U_ads1292|r_received_counter [5] & ((\U_ads1292|r_received_counter[4]~18 ) # (GND)))
// \U_ads1292|r_received_counter[5]~20  = CARRY((!\U_ads1292|r_received_counter[4]~18 ) # (!\U_ads1292|r_received_counter [5]))

	.dataa(gnd),
	.datab(\U_ads1292|r_received_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_received_counter[4]~18 ),
	.combout(\U_ads1292|r_received_counter[5]~19_combout ),
	.cout(\U_ads1292|r_received_counter[5]~20 ));
// synopsys translate_off
defparam \U_ads1292|r_received_counter[5]~19 .lut_mask = 16'h3C3F;
defparam \U_ads1292|r_received_counter[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y19_N25
dffeas \U_ads1292|r_received_counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_received_counter[5]~19_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_received_counter[7]~25_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_received_counter[7]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_received_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_received_counter[5] .is_wysiwyg = "true";
defparam \U_ads1292|r_received_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N26
cycloneive_lcell_comb \U_ads1292|r_received_counter[6]~21 (
// Equation(s):
// \U_ads1292|r_received_counter[6]~21_combout  = (\U_ads1292|r_received_counter [6] & (\U_ads1292|r_received_counter[5]~20  $ (GND))) # (!\U_ads1292|r_received_counter [6] & (!\U_ads1292|r_received_counter[5]~20  & VCC))
// \U_ads1292|r_received_counter[6]~22  = CARRY((\U_ads1292|r_received_counter [6] & !\U_ads1292|r_received_counter[5]~20 ))

	.dataa(\U_ads1292|r_received_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_received_counter[5]~20 ),
	.combout(\U_ads1292|r_received_counter[6]~21_combout ),
	.cout(\U_ads1292|r_received_counter[6]~22 ));
// synopsys translate_off
defparam \U_ads1292|r_received_counter[6]~21 .lut_mask = 16'hA50A;
defparam \U_ads1292|r_received_counter[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y19_N27
dffeas \U_ads1292|r_received_counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_received_counter[6]~21_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_received_counter[7]~25_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_received_counter[7]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_received_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_received_counter[6] .is_wysiwyg = "true";
defparam \U_ads1292|r_received_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N28
cycloneive_lcell_comb \U_ads1292|r_received_counter[7]~23 (
// Equation(s):
// \U_ads1292|r_received_counter[7]~23_combout  = \U_ads1292|r_received_counter [7] $ (\U_ads1292|r_received_counter[6]~22 )

	.dataa(gnd),
	.datab(\U_ads1292|r_received_counter [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_ads1292|r_received_counter[6]~22 ),
	.combout(\U_ads1292|r_received_counter[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_received_counter[7]~23 .lut_mask = 16'h3C3C;
defparam \U_ads1292|r_received_counter[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y19_N29
dffeas \U_ads1292|r_received_counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_received_counter[7]~23_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_received_counter[7]~25_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_received_counter[7]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_received_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_received_counter[7] .is_wysiwyg = "true";
defparam \U_ads1292|r_received_counter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y19_N27
dffeas \U_controller|r_ads_din2[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|r_second_para [6]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|r_ads_din2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_din2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_din2[6] .is_wysiwyg = "true";
defparam \U_controller|r_ads_din2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y19_N26
cycloneive_lcell_comb \U_ads1292|Selector5~0 (
// Equation(s):
// \U_ads1292|Selector5~0_combout  = (\U_controller|r_ads_din2 [6] & !\U_ads1292|r_state.ST_WREG_WAIT3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|r_ads_din2 [6]),
	.datad(\U_ads1292|r_state.ST_WREG_WAIT3~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector5~0 .lut_mask = 16'h00F0;
defparam \U_ads1292|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y19_N29
dffeas \U_ads1292|r_number_read[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|Selector5~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ads1292|r_number_read[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_number_read [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_number_read[6] .is_wysiwyg = "true";
defparam \U_ads1292|r_number_read[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y19_N13
dffeas \U_controller|r_ads_din2[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|r_second_para [5]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|r_ads_din2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_din2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_din2[5] .is_wysiwyg = "true";
defparam \U_controller|r_ads_din2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y19_N12
cycloneive_lcell_comb \U_ads1292|Selector6~0 (
// Equation(s):
// \U_ads1292|Selector6~0_combout  = (\U_controller|r_ads_din2 [5] & !\U_ads1292|r_state.ST_WREG_WAIT3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|r_ads_din2 [5]),
	.datad(\U_ads1292|r_state.ST_WREG_WAIT3~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector6~0 .lut_mask = 16'h00F0;
defparam \U_ads1292|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y19_N27
dffeas \U_ads1292|r_number_read[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|Selector6~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ads1292|r_number_read[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_number_read [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_number_read[5] .is_wysiwyg = "true";
defparam \U_ads1292|r_number_read[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y19_N15
dffeas \U_controller|r_ads_din2[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|r_second_para [4]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|r_ads_din2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_din2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_din2[4] .is_wysiwyg = "true";
defparam \U_controller|r_ads_din2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N4
cycloneive_lcell_comb \U_ads1292|Selector7~0 (
// Equation(s):
// \U_ads1292|Selector7~0_combout  = (\U_controller|r_ads_din2 [4] & !\U_ads1292|r_state.ST_WREG_WAIT3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|r_ads_din2 [4]),
	.datad(\U_ads1292|r_state.ST_WREG_WAIT3~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector7~0 .lut_mask = 16'h00F0;
defparam \U_ads1292|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y19_N25
dffeas \U_ads1292|r_number_read[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|Selector7~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ads1292|r_number_read[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_number_read [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_number_read[4] .is_wysiwyg = "true";
defparam \U_ads1292|r_number_read[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y20_N25
dffeas \U_controller|r_ads_din2[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|r_second_para [3]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|r_ads_din2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_din2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_din2[3] .is_wysiwyg = "true";
defparam \U_controller|r_ads_din2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N22
cycloneive_lcell_comb \U_ads1292|Selector8~0 (
// Equation(s):
// \U_ads1292|Selector8~0_combout  = (\U_controller|r_ads_din2 [3] & !\U_ads1292|r_state.ST_WREG_WAIT3~q )

	.dataa(gnd),
	.datab(\U_controller|r_ads_din2 [3]),
	.datac(gnd),
	.datad(\U_ads1292|r_state.ST_WREG_WAIT3~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector8~0 .lut_mask = 16'h00CC;
defparam \U_ads1292|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y19_N23
dffeas \U_ads1292|r_number_read[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|Selector8~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ads1292|r_number_read[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_number_read [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_number_read[3] .is_wysiwyg = "true";
defparam \U_ads1292|r_number_read[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y20_N3
dffeas \U_controller|r_ads_din2[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|r_second_para [2]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|r_ads_din2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_din2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_din2[2] .is_wysiwyg = "true";
defparam \U_controller|r_ads_din2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y19_N22
cycloneive_lcell_comb \U_ads1292|Selector9~0 (
// Equation(s):
// \U_ads1292|Selector9~0_combout  = (\U_controller|r_ads_din2 [2] & !\U_ads1292|r_state.ST_WREG_WAIT3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|r_ads_din2 [2]),
	.datad(\U_ads1292|r_state.ST_WREG_WAIT3~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector9~0 .lut_mask = 16'h00F0;
defparam \U_ads1292|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y19_N21
dffeas \U_ads1292|r_number_read[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|Selector9~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ads1292|r_number_read[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_number_read [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_number_read[2] .is_wysiwyg = "true";
defparam \U_ads1292|r_number_read[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y20_N29
dffeas \U_controller|r_ads_din2[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|r_second_para [1]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|r_ads_din2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_din2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_din2[1] .is_wysiwyg = "true";
defparam \U_controller|r_ads_din2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N10
cycloneive_lcell_comb \U_ads1292|Selector10~0 (
// Equation(s):
// \U_ads1292|Selector10~0_combout  = (\U_controller|r_ads_din2 [1] & !\U_ads1292|r_state.ST_WREG_WAIT3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|r_ads_din2 [1]),
	.datad(\U_ads1292|r_state.ST_WREG_WAIT3~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector10~0 .lut_mask = 16'h00F0;
defparam \U_ads1292|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y19_N19
dffeas \U_ads1292|r_number_read[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|Selector10~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ads1292|r_number_read[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_number_read [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_number_read[1] .is_wysiwyg = "true";
defparam \U_ads1292|r_number_read[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y19_N7
dffeas \U_controller|r_ads_din2[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|r_second_para [0]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|r_ads_din2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_din2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_din2[0] .is_wysiwyg = "true";
defparam \U_controller|r_ads_din2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N8
cycloneive_lcell_comb \U_ads1292|Selector11~0 (
// Equation(s):
// \U_ads1292|Selector11~0_combout  = (\U_ads1292|r_state.ST_WREG_WAIT3~q ) # (\U_controller|r_ads_din2 [0])

	.dataa(\U_ads1292|r_state.ST_WREG_WAIT3~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|r_ads_din2 [0]),
	.cin(gnd),
	.combout(\U_ads1292|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector11~0 .lut_mask = 16'hFFAA;
defparam \U_ads1292|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y19_N17
dffeas \U_ads1292|r_number_read[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|Selector11~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ads1292|r_number_read[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_number_read [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_number_read[0] .is_wysiwyg = "true";
defparam \U_ads1292|r_number_read[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N16
cycloneive_lcell_comb \U_ads1292|LessThan5~1 (
// Equation(s):
// \U_ads1292|LessThan5~1_cout  = CARRY((!\U_ads1292|r_received_counter [0] & \U_ads1292|r_number_read [0]))

	.dataa(\U_ads1292|r_received_counter [0]),
	.datab(\U_ads1292|r_number_read [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U_ads1292|LessThan5~1_cout ));
// synopsys translate_off
defparam \U_ads1292|LessThan5~1 .lut_mask = 16'h0044;
defparam \U_ads1292|LessThan5~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N18
cycloneive_lcell_comb \U_ads1292|LessThan5~3 (
// Equation(s):
// \U_ads1292|LessThan5~3_cout  = CARRY((\U_ads1292|r_received_counter [1] & ((!\U_ads1292|LessThan5~1_cout ) # (!\U_ads1292|r_number_read [1]))) # (!\U_ads1292|r_received_counter [1] & (!\U_ads1292|r_number_read [1] & !\U_ads1292|LessThan5~1_cout )))

	.dataa(\U_ads1292|r_received_counter [1]),
	.datab(\U_ads1292|r_number_read [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|LessThan5~1_cout ),
	.combout(),
	.cout(\U_ads1292|LessThan5~3_cout ));
// synopsys translate_off
defparam \U_ads1292|LessThan5~3 .lut_mask = 16'h002B;
defparam \U_ads1292|LessThan5~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N20
cycloneive_lcell_comb \U_ads1292|LessThan5~5 (
// Equation(s):
// \U_ads1292|LessThan5~5_cout  = CARRY((\U_ads1292|r_number_read [2] & ((!\U_ads1292|LessThan5~3_cout ) # (!\U_ads1292|r_received_counter [2]))) # (!\U_ads1292|r_number_read [2] & (!\U_ads1292|r_received_counter [2] & !\U_ads1292|LessThan5~3_cout )))

	.dataa(\U_ads1292|r_number_read [2]),
	.datab(\U_ads1292|r_received_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|LessThan5~3_cout ),
	.combout(),
	.cout(\U_ads1292|LessThan5~5_cout ));
// synopsys translate_off
defparam \U_ads1292|LessThan5~5 .lut_mask = 16'h002B;
defparam \U_ads1292|LessThan5~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N22
cycloneive_lcell_comb \U_ads1292|LessThan5~7 (
// Equation(s):
// \U_ads1292|LessThan5~7_cout  = CARRY((\U_ads1292|r_number_read [3] & (\U_ads1292|r_received_counter [3] & !\U_ads1292|LessThan5~5_cout )) # (!\U_ads1292|r_number_read [3] & ((\U_ads1292|r_received_counter [3]) # (!\U_ads1292|LessThan5~5_cout ))))

	.dataa(\U_ads1292|r_number_read [3]),
	.datab(\U_ads1292|r_received_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|LessThan5~5_cout ),
	.combout(),
	.cout(\U_ads1292|LessThan5~7_cout ));
// synopsys translate_off
defparam \U_ads1292|LessThan5~7 .lut_mask = 16'h004D;
defparam \U_ads1292|LessThan5~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N24
cycloneive_lcell_comb \U_ads1292|LessThan5~9 (
// Equation(s):
// \U_ads1292|LessThan5~9_cout  = CARRY((\U_ads1292|r_received_counter [4] & (\U_ads1292|r_number_read [4] & !\U_ads1292|LessThan5~7_cout )) # (!\U_ads1292|r_received_counter [4] & ((\U_ads1292|r_number_read [4]) # (!\U_ads1292|LessThan5~7_cout ))))

	.dataa(\U_ads1292|r_received_counter [4]),
	.datab(\U_ads1292|r_number_read [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|LessThan5~7_cout ),
	.combout(),
	.cout(\U_ads1292|LessThan5~9_cout ));
// synopsys translate_off
defparam \U_ads1292|LessThan5~9 .lut_mask = 16'h004D;
defparam \U_ads1292|LessThan5~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N26
cycloneive_lcell_comb \U_ads1292|LessThan5~11 (
// Equation(s):
// \U_ads1292|LessThan5~11_cout  = CARRY((\U_ads1292|r_number_read [5] & (\U_ads1292|r_received_counter [5] & !\U_ads1292|LessThan5~9_cout )) # (!\U_ads1292|r_number_read [5] & ((\U_ads1292|r_received_counter [5]) # (!\U_ads1292|LessThan5~9_cout ))))

	.dataa(\U_ads1292|r_number_read [5]),
	.datab(\U_ads1292|r_received_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|LessThan5~9_cout ),
	.combout(),
	.cout(\U_ads1292|LessThan5~11_cout ));
// synopsys translate_off
defparam \U_ads1292|LessThan5~11 .lut_mask = 16'h004D;
defparam \U_ads1292|LessThan5~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N28
cycloneive_lcell_comb \U_ads1292|LessThan5~13 (
// Equation(s):
// \U_ads1292|LessThan5~13_cout  = CARRY((\U_ads1292|r_received_counter [6] & (\U_ads1292|r_number_read [6] & !\U_ads1292|LessThan5~11_cout )) # (!\U_ads1292|r_received_counter [6] & ((\U_ads1292|r_number_read [6]) # (!\U_ads1292|LessThan5~11_cout ))))

	.dataa(\U_ads1292|r_received_counter [6]),
	.datab(\U_ads1292|r_number_read [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|LessThan5~11_cout ),
	.combout(),
	.cout(\U_ads1292|LessThan5~13_cout ));
// synopsys translate_off
defparam \U_ads1292|LessThan5~13 .lut_mask = 16'h004D;
defparam \U_ads1292|LessThan5~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N30
cycloneive_lcell_comb \U_ads1292|LessThan5~14 (
// Equation(s):
// \U_ads1292|LessThan5~14_combout  = (\U_ads1292|r_number_read [7] & ((\U_ads1292|LessThan5~13_cout ) # (!\U_ads1292|r_received_counter [7]))) # (!\U_ads1292|r_number_read [7] & (\U_ads1292|LessThan5~13_cout  & !\U_ads1292|r_received_counter [7]))

	.dataa(\U_ads1292|r_number_read [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_received_counter [7]),
	.cin(\U_ads1292|LessThan5~13_cout ),
	.combout(\U_ads1292|LessThan5~14_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan5~14 .lut_mask = 16'hA0FA;
defparam \U_ads1292|LessThan5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N30
cycloneive_lcell_comb \U_ads1292|r_ads_rdatac_ready~0 (
// Equation(s):
// \U_ads1292|r_ads_rdatac_ready~0_combout  = (\U_ads1292|r_ads_rdatac_ready~q  & ((\U_ads1292|r_state.ST_IDLE~q ) # ((!\U_ads1292|r_received_counter~8_combout ) # (!\U_ads1292|r_mode_read_data_continue~q ))))

	.dataa(\U_ads1292|r_state.ST_IDLE~q ),
	.datab(\U_ads1292|r_mode_read_data_continue~q ),
	.datac(\U_ads1292|r_received_counter~8_combout ),
	.datad(\U_ads1292|r_ads_rdatac_ready~q ),
	.cin(gnd),
	.combout(\U_ads1292|r_ads_rdatac_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_ads_rdatac_ready~0 .lut_mask = 16'hBF00;
defparam \U_ads1292|r_ads_rdatac_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N28
cycloneive_lcell_comb \U_ads1292|r_ads_rdatac_ready~1 (
// Equation(s):
// \U_ads1292|r_ads_rdatac_ready~1_combout  = (\U_ads1292|r_ads_rdatac_ready~0_combout ) # ((\U_ads1292|r_state.ST_IDLE~q  & (!\U_ads1292|LessThan5~14_combout  & \U_ads1292|r_state.ST_RDATAC_GETDATA2~q )))

	.dataa(\U_ads1292|r_state.ST_IDLE~q ),
	.datab(\U_ads1292|LessThan5~14_combout ),
	.datac(\U_ads1292|r_ads_rdatac_ready~0_combout ),
	.datad(\U_ads1292|r_state.ST_RDATAC_GETDATA2~q ),
	.cin(gnd),
	.combout(\U_ads1292|r_ads_rdatac_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_ads_rdatac_ready~1 .lut_mask = 16'hF2F0;
defparam \U_ads1292|r_ads_rdatac_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y19_N29
dffeas \U_ads1292|r_ads_rdatac_ready (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_ads_rdatac_ready~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_ads_rdatac_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_ads_rdatac_ready .is_wysiwyg = "true";
defparam \U_ads1292|r_ads_rdatac_ready .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y19_N21
dffeas \U_controller|r_ads_drdy_readed (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|r_ads_rdatac_ready~q ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_drdy_readed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_drdy_readed .is_wysiwyg = "true";
defparam \U_controller|r_ads_drdy_readed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N20
cycloneive_lcell_comb \U_controller|Selector141~1 (
// Equation(s):
// \U_controller|Selector141~1_combout  = (!\U_controller|r_ads_drdy_readed~q  & \U_ads1292|r_ads_rdatac_ready~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|r_ads_drdy_readed~q ),
	.datad(\U_ads1292|r_ads_rdatac_ready~q ),
	.cin(gnd),
	.combout(\U_controller|Selector141~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector141~1 .lut_mask = 16'h0F00;
defparam \U_controller|Selector141~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N12
cycloneive_lcell_comb \U_controller|Selector152~1 (
// Equation(s):
// \U_controller|Selector152~1_combout  = (\U_controller|state.ST_CHECK_LSR~q  & ((\Uregs|Mux7~5_combout ) # ((!\U_controller|Selector141~1_combout  & \U_controller|r_MPR_irq~q ))))

	.dataa(\U_controller|state.ST_CHECK_LSR~q ),
	.datab(\U_controller|Selector141~1_combout ),
	.datac(\Uregs|Mux7~5_combout ),
	.datad(\U_controller|r_MPR_irq~q ),
	.cin(gnd),
	.combout(\U_controller|Selector152~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector152~1 .lut_mask = 16'hA2A0;
defparam \U_controller|Selector152~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N18
cycloneive_lcell_comb \U_controller|Selector148~0 (
// Equation(s):
// \U_controller|Selector148~0_combout  = (\U_controller|pre_state2.ST_READ_MPR_INIT~q  & ((\U_controller|WideOr67~combout ) # ((\U_controller|Selector152~0_combout ) # (\U_controller|Selector144~0_combout ))))

	.dataa(\U_controller|WideOr67~combout ),
	.datab(\U_controller|Selector152~0_combout ),
	.datac(\U_controller|pre_state2.ST_READ_MPR_INIT~q ),
	.datad(\U_controller|Selector144~0_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector148~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector148~0 .lut_mask = 16'hF0E0;
defparam \U_controller|Selector148~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N8
cycloneive_lcell_comb \U_controller|Selector148~1 (
// Equation(s):
// \U_controller|Selector148~1_combout  = (\U_controller|Selector148~0_combout ) # ((\U_controller|pre_state2.ST_READ_MPR_INIT~q  & ((\U_controller|Selector134~0_combout ) # (\U_controller|Selector152~1_combout ))))

	.dataa(\U_controller|Selector134~0_combout ),
	.datab(\U_controller|pre_state2.ST_READ_MPR_INIT~q ),
	.datac(\U_controller|Selector152~1_combout ),
	.datad(\U_controller|Selector148~0_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector148~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector148~1 .lut_mask = 16'hFFC8;
defparam \U_controller|Selector148~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N30
cycloneive_lcell_comb \U_controller|Selector148~2 (
// Equation(s):
// \U_controller|Selector148~2_combout  = (\U_controller|Selector148~1_combout ) # ((!\U_controller|pre_state2~34_combout  & (\U_controller|pre_state2.ST_READ_MPR_INIT~q  & \U_controller|Selector153~0_combout )))

	.dataa(\U_controller|Selector148~1_combout ),
	.datab(\U_controller|pre_state2~34_combout ),
	.datac(\U_controller|pre_state2.ST_READ_MPR_INIT~q ),
	.datad(\U_controller|Selector153~0_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector148~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector148~2 .lut_mask = 16'hBAAA;
defparam \U_controller|Selector148~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N0
cycloneive_lcell_comb \U_controller|Selector148~3 (
// Equation(s):
// \U_controller|Selector148~3_combout  = (\U_controller|pre_state2.ST_READ_MPR_INIT~q  & (!\Uregs|Mux7~5_combout  & ((!\Uregs|Mux3~9_combout ) # (!\U_controller|pre_state2~35_combout ))))

	.dataa(\U_controller|pre_state2.ST_READ_MPR_INIT~q ),
	.datab(\Uregs|Mux7~5_combout ),
	.datac(\U_controller|pre_state2~35_combout ),
	.datad(\Uregs|Mux3~9_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector148~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector148~3 .lut_mask = 16'h0222;
defparam \U_controller|Selector148~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N22
cycloneive_lcell_comb \U_controller|Selector153~2 (
// Equation(s):
// \U_controller|Selector153~2_combout  = (!\U_controller|pre_state1.ST_IDLE~q  & (\Uregs|Mux3~9_combout  & (\U_controller|pre_state2~35_combout  & !\Uregs|Mux7~5_combout )))

	.dataa(\U_controller|pre_state1.ST_IDLE~q ),
	.datab(\Uregs|Mux3~9_combout ),
	.datac(\U_controller|pre_state2~35_combout ),
	.datad(\Uregs|Mux7~5_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector153~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector153~2 .lut_mask = 16'h0040;
defparam \U_controller|Selector153~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N4
cycloneive_lcell_comb \U_controller|Selector148~4 (
// Equation(s):
// \U_controller|Selector148~4_combout  = (\U_controller|Selector153~2_combout  & (((\U_controller|pre_state2.ST_READ_MPR_INIT~q  & \U_controller|Selector153~1_combout )) # (!\Uregs|Mux2~9_combout ))) # (!\U_controller|Selector153~2_combout  & 
// (\U_controller|pre_state2.ST_READ_MPR_INIT~q  & (\U_controller|Selector153~1_combout )))

	.dataa(\U_controller|Selector153~2_combout ),
	.datab(\U_controller|pre_state2.ST_READ_MPR_INIT~q ),
	.datac(\U_controller|Selector153~1_combout ),
	.datad(\Uregs|Mux2~9_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector148~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector148~4 .lut_mask = 16'hC0EA;
defparam \U_controller|Selector148~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N8
cycloneive_lcell_comb \U_controller|Selector148~5 (
// Equation(s):
// \U_controller|Selector148~5_combout  = (\U_controller|Selector148~2_combout ) # ((\U_controller|Selector93~0_combout  & ((\U_controller|Selector148~3_combout ) # (\U_controller|Selector148~4_combout ))))

	.dataa(\U_controller|Selector148~2_combout ),
	.datab(\U_controller|Selector148~3_combout ),
	.datac(\U_controller|Selector148~4_combout ),
	.datad(\U_controller|Selector93~0_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector148~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector148~5 .lut_mask = 16'hFEAA;
defparam \U_controller|Selector148~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y19_N9
dffeas \U_controller|pre_state2.ST_READ_MPR_INIT (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector148~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|pre_state2.ST_READ_MPR_INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|pre_state2.ST_READ_MPR_INIT .is_wysiwyg = "true";
defparam \U_controller|pre_state2.ST_READ_MPR_INIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N14
cycloneive_lcell_comb \U_controller|uart_wdata_o~1 (
// Equation(s):
// \U_controller|uart_wdata_o~1_combout  = (\U_controller|pre_state2.ST_WRITE_MPR_INIT~q ) # ((\U_controller|pre_state2.ST_READ_MPR_INIT~q ) # (\U_controller|pre_state2.ST_MPR_IRQ~q ))

	.dataa(\U_controller|pre_state2.ST_WRITE_MPR_INIT~q ),
	.datab(gnd),
	.datac(\U_controller|pre_state2.ST_READ_MPR_INIT~q ),
	.datad(\U_controller|pre_state2.ST_MPR_IRQ~q ),
	.cin(gnd),
	.combout(\U_controller|uart_wdata_o~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|uart_wdata_o~1 .lut_mask = 16'hFFFA;
defparam \U_controller|uart_wdata_o~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N16
cycloneive_lcell_comb \U_controller|Selector12~2 (
// Equation(s):
// \U_controller|Selector12~2_combout  = (\U_controller|state.ST_ADS_SENDPC~q ) # ((\U_controller|WideOr18~combout ) # ((!\U_controller|uart_wdata_o~1_combout  & \U_controller|state.ST_MPR_SENDPC~q )))

	.dataa(\U_controller|uart_wdata_o~1_combout ),
	.datab(\U_controller|state.ST_ADS_SENDPC~q ),
	.datac(\U_controller|state.ST_MPR_SENDPC~q ),
	.datad(\U_controller|WideOr18~combout ),
	.cin(gnd),
	.combout(\U_controller|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector12~2 .lut_mask = 16'hFFDC;
defparam \U_controller|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N14
cycloneive_lcell_comb \u_mpr121|r_i2c_data_o[5]~feeder (
// Equation(s):
// \u_mpr121|r_i2c_data_o[5]~feeder_combout  = \u_mpr121|r_i2c_data_shift [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_mpr121|r_i2c_data_shift [5]),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_data_o[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_o[5]~feeder .lut_mask = 16'hFF00;
defparam \u_mpr121|r_i2c_data_o[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y13_N15
dffeas \u_mpr121|r_i2c_data_o[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_i2c_data_o[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|r_state.ST_I2C_READ_WAIT_2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_data_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_o[5] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_data_o[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N29
dffeas \U_controller|r_mpr_d_from_chip[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_mpr121|r_i2c_data_o [5]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|r_mpr_d_from_chip[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_d_from_chip [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_d_from_chip[5] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_d_from_chip[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y14_N22
cycloneive_lcell_comb \U_ads1292|Uspi|Decoder0~5 (
// Equation(s):
// \U_ads1292|Uspi|Decoder0~5_combout  = (\U_ads1292|Uspi|Decoder0~0_combout  & !\U_ads1292|Uspi|r_RX_Bit_Count [0])

	.dataa(gnd),
	.datab(\U_ads1292|Uspi|Decoder0~0_combout ),
	.datac(\U_ads1292|Uspi|r_RX_Bit_Count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|Decoder0~5 .lut_mask = 16'h0C0C;
defparam \U_ads1292|Uspi|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y14_N0
cycloneive_lcell_comb \U_ads1292|Uspi|dout[5]~3 (
// Equation(s):
// \U_ads1292|Uspi|dout[5]~3_combout  = (\U_ads1292|Uspi|Decoder0~5_combout  & ((\U_ads1292|Uspi|Decoder0~2_combout  & (\ADS_MISO~input_o )) # (!\U_ads1292|Uspi|Decoder0~2_combout  & ((\U_ads1292|Uspi|dout [5]))))) # (!\U_ads1292|Uspi|Decoder0~5_combout  & 
// (((\U_ads1292|Uspi|dout [5]))))

	.dataa(\U_ads1292|Uspi|Decoder0~5_combout ),
	.datab(\ADS_MISO~input_o ),
	.datac(\U_ads1292|Uspi|dout [5]),
	.datad(\U_ads1292|Uspi|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|dout[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|dout[5]~3 .lut_mask = 16'hD8F0;
defparam \U_ads1292|Uspi|dout[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y14_N1
dffeas \U_ads1292|Uspi|dout[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|dout[5]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|dout[5] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y14_N10
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[5]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[5]~feeder_combout  = \U_ads1292|Uspi|dout [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|Uspi|dout [5]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[5]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y14_N11
dffeas \U_ads1292|r_spi_rx_data[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[5] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N2
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[13]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[13]~feeder_combout  = \U_ads1292|r_spi_rx_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [5]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[13]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y15_N3
dffeas \U_ads1292|r_spi_rx_data[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[13] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N24
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[21]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[21]~feeder_combout  = \U_ads1292|r_spi_rx_data [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [13]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[21]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y15_N25
dffeas \U_ads1292|r_spi_rx_data[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[21] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N16
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[29]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[29]~feeder_combout  = \U_ads1292|r_spi_rx_data [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [21]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[29]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y15_N17
dffeas \U_ads1292|r_spi_rx_data[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[29] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N28
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[37]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[37]~feeder_combout  = \U_ads1292|r_spi_rx_data [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [29]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[37]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y15_N29
dffeas \U_ads1292|r_spi_rx_data[37] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [37]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[37] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N12
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[45]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[45]~feeder_combout  = \U_ads1292|r_spi_rx_data [37]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [37]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[45]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y15_N13
dffeas \U_ads1292|r_spi_rx_data[45] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [45]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[45] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y18_N22
cycloneive_lcell_comb \U_controller|Selector247~0 (
// Equation(s):
// \U_controller|Selector247~0_combout  = (\U_controller|r_ads_dout~2_combout  & (!\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q  & ((\U_controller|r_firt_para [5])))) # (!\U_controller|r_ads_dout~2_combout  & (((\U_ads1292|r_spi_rx_data [5]))))

	.dataa(\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q ),
	.datab(\U_ads1292|r_spi_rx_data [5]),
	.datac(\U_controller|r_firt_para [5]),
	.datad(\U_controller|r_ads_dout~2_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector247~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector247~0 .lut_mask = 16'h50CC;
defparam \U_controller|Selector247~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y18_N23
dffeas \U_controller|r_ads_dout[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector247~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[5] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N30
cycloneive_lcell_comb \U_controller|Selector239~0 (
// Equation(s):
// \U_controller|Selector239~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [5])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [13])))

	.dataa(gnd),
	.datab(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datac(\U_controller|r_ads_dout [5]),
	.datad(\U_ads1292|r_spi_rx_data [13]),
	.cin(gnd),
	.combout(\U_controller|Selector239~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector239~0 .lut_mask = 16'hF3C0;
defparam \U_controller|Selector239~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y15_N31
dffeas \U_controller|r_ads_dout[13] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector239~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[13] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N22
cycloneive_lcell_comb \U_controller|Selector231~0 (
// Equation(s):
// \U_controller|Selector231~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [13])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [21])))

	.dataa(gnd),
	.datab(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datac(\U_controller|r_ads_dout [13]),
	.datad(\U_ads1292|r_spi_rx_data [21]),
	.cin(gnd),
	.combout(\U_controller|Selector231~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector231~0 .lut_mask = 16'hF3C0;
defparam \U_controller|Selector231~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y15_N23
dffeas \U_controller|r_ads_dout[21] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector231~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[21] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N26
cycloneive_lcell_comb \U_controller|Selector223~0 (
// Equation(s):
// \U_controller|Selector223~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [21])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [29])))

	.dataa(gnd),
	.datab(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datac(\U_controller|r_ads_dout [21]),
	.datad(\U_ads1292|r_spi_rx_data [29]),
	.cin(gnd),
	.combout(\U_controller|Selector223~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector223~0 .lut_mask = 16'hF3C0;
defparam \U_controller|Selector223~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y15_N27
dffeas \U_controller|r_ads_dout[29] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector223~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[29] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N18
cycloneive_lcell_comb \U_controller|Selector215~0 (
// Equation(s):
// \U_controller|Selector215~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [29])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [37])))

	.dataa(gnd),
	.datab(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datac(\U_controller|r_ads_dout [29]),
	.datad(\U_ads1292|r_spi_rx_data [37]),
	.cin(gnd),
	.combout(\U_controller|Selector215~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector215~0 .lut_mask = 16'hF3C0;
defparam \U_controller|Selector215~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y15_N19
dffeas \U_controller|r_ads_dout[37] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector215~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [37]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[37] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N10
cycloneive_lcell_comb \U_controller|Selector207~0 (
// Equation(s):
// \U_controller|Selector207~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_controller|r_ads_dout [37]))) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_ads1292|r_spi_rx_data [45]))

	.dataa(\U_ads1292|r_spi_rx_data [45]),
	.datab(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datac(gnd),
	.datad(\U_controller|r_ads_dout [37]),
	.cin(gnd),
	.combout(\U_controller|Selector207~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector207~0 .lut_mask = 16'hEE22;
defparam \U_controller|Selector207~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y15_N11
dffeas \U_controller|r_ads_dout[45] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector207~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [45]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[45] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N4
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[53]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[53]~feeder_combout  = \U_ads1292|r_spi_rx_data [45]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [45]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[53]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y15_N5
dffeas \U_ads1292|r_spi_rx_data[53] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [53]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[53] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N14
cycloneive_lcell_comb \U_controller|Selector199~0 (
// Equation(s):
// \U_controller|Selector199~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [45])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [53])))

	.dataa(\U_controller|r_ads_dout [45]),
	.datab(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datac(\U_ads1292|r_spi_rx_data [53]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector199~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector199~0 .lut_mask = 16'hB8B8;
defparam \U_controller|Selector199~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y15_N15
dffeas \U_controller|r_ads_dout[53] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector199~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [53]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[53] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[53] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y15_N1
dffeas \U_ads1292|r_spi_rx_data[61] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|r_spi_rx_data [53]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [61]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[61] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N6
cycloneive_lcell_comb \U_controller|Selector191~0 (
// Equation(s):
// \U_controller|Selector191~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [53])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [61])))

	.dataa(gnd),
	.datab(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datac(\U_controller|r_ads_dout [53]),
	.datad(\U_ads1292|r_spi_rx_data [61]),
	.cin(gnd),
	.combout(\U_controller|Selector191~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector191~0 .lut_mask = 16'hF3C0;
defparam \U_controller|Selector191~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y15_N7
dffeas \U_controller|r_ads_dout[61] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector191~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [61]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[61] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N8
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[69]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[69]~feeder_combout  = \U_ads1292|r_spi_rx_data [61]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [61]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[69]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[69]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[69]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y15_N9
dffeas \U_ads1292|r_spi_rx_data[69] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[69]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [69]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[69] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N20
cycloneive_lcell_comb \U_controller|Selector183~0 (
// Equation(s):
// \U_controller|Selector183~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [61])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [69])))

	.dataa(\U_controller|r_ads_dout [61]),
	.datab(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datac(\U_ads1292|r_spi_rx_data [69]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector183~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector183~0 .lut_mask = 16'hB8B8;
defparam \U_controller|Selector183~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y15_N21
dffeas \U_controller|r_ads_dout[69] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector183~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [69]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[69] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N28
cycloneive_lcell_comb \U_controller|Selector12~0 (
// Equation(s):
// \U_controller|Selector12~0_combout  = (\U_controller|state.ST_ADS_SENDPC_2~q  & ((\U_controller|r_ads_dout [69]) # ((\U_controller|state.ST_MPR_SENDPC_3~q  & \U_controller|r_mpr_d_from_chip [5])))) # (!\U_controller|state.ST_ADS_SENDPC_2~q  & 
// (\U_controller|state.ST_MPR_SENDPC_3~q  & (\U_controller|r_mpr_d_from_chip [5])))

	.dataa(\U_controller|state.ST_ADS_SENDPC_2~q ),
	.datab(\U_controller|state.ST_MPR_SENDPC_3~q ),
	.datac(\U_controller|r_mpr_d_from_chip [5]),
	.datad(\U_controller|r_ads_dout [69]),
	.cin(gnd),
	.combout(\U_controller|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector12~0 .lut_mask = 16'hEAC0;
defparam \U_controller|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N6
cycloneive_lcell_comb \U_controller|Selector11~1 (
// Equation(s):
// \U_controller|Selector11~1_combout  = (\U_controller|state.ST_ADS_SENDPC~q  & (((\U_controller|pre_state2.ST_ADS_SYSCMD_INIT~q ) # (!\U_controller|r_ads_dout~2_combout )) # (!\U_controller|Selector13~4_combout )))

	.dataa(\U_controller|Selector13~4_combout ),
	.datab(\U_controller|state.ST_ADS_SENDPC~q ),
	.datac(\U_controller|r_ads_dout~2_combout ),
	.datad(\U_controller|pre_state2.ST_ADS_SYSCMD_INIT~q ),
	.cin(gnd),
	.combout(\U_controller|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector11~1 .lut_mask = 16'hCC4C;
defparam \U_controller|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N22
cycloneive_lcell_comb \U_controller|Selector12~1 (
// Equation(s):
// \U_controller|Selector12~1_combout  = (\U_controller|Selector12~0_combout ) # ((\U_controller|Selector11~1_combout ) # ((\U_controller|r_firt_para [5] & \U_controller|state.ST_MPR_SENDPC_2~q )))

	.dataa(\U_controller|Selector12~0_combout ),
	.datab(\U_controller|Selector11~1_combout ),
	.datac(\U_controller|r_firt_para [5]),
	.datad(\U_controller|state.ST_MPR_SENDPC_2~q ),
	.cin(gnd),
	.combout(\U_controller|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector12~1 .lut_mask = 16'hFEEE;
defparam \U_controller|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N8
cycloneive_lcell_comb \U_controller|Selector12~3 (
// Equation(s):
// \U_controller|Selector12~3_combout  = (\U_controller|Selector12~1_combout ) # ((\U_controller|Selector12~2_combout  & \U_controller|uart_wdata_o [5]))

	.dataa(\U_controller|Selector12~2_combout ),
	.datab(gnd),
	.datac(\U_controller|uart_wdata_o [5]),
	.datad(\U_controller|Selector12~1_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector12~3 .lut_mask = 16'hFFA0;
defparam \U_controller|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y18_N9
dffeas \U_controller|uart_wdata_o[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector12~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|uart_wdata_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|uart_wdata_o[5] .is_wysiwyg = "true";
defparam \U_controller|uart_wdata_o[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y18_N9
dffeas \Uregs|lcr[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [5]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|lcr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|lcr[5] .is_wysiwyg = "true";
defparam \Uregs|lcr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N8
cycloneive_lcell_comb \Uregs|Mux2~4 (
// Equation(s):
// \Uregs|Mux2~4_combout  = (\U_controller|uart_addr_o [2] & ((\U_controller|uart_addr_o [1]) # ((!\Uregs|lsr5r~q )))) # (!\U_controller|uart_addr_o [2] & (((\Uregs|lcr [5]))))

	.dataa(\U_controller|uart_addr_o [1]),
	.datab(\U_controller|uart_addr_o [2]),
	.datac(\Uregs|lcr [5]),
	.datad(\Uregs|lsr5r~q ),
	.cin(gnd),
	.combout(\Uregs|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux2~4 .lut_mask = 16'hB8FC;
defparam \Uregs|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N22
cycloneive_lcell_comb \Uregs|Mux2~10 (
// Equation(s):
// \Uregs|Mux2~10_combout  = (\U_controller|uart_addr_o [0] & \Uregs|Mux2~4_combout )

	.dataa(\U_controller|uart_addr_o [0]),
	.datab(gnd),
	.datac(\Uregs|Mux2~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uregs|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux2~10 .lut_mask = 16'hA0A0;
defparam \Uregs|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N16
cycloneive_lcell_comb \Uregs|mcr[0]~feeder (
// Equation(s):
// \Uregs|mcr[0]~feeder_combout  = \U_controller|uart_wdata_o [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|uart_wdata_o [0]),
	.cin(gnd),
	.combout(\Uregs|mcr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|mcr[0]~feeder .lut_mask = 16'hFF00;
defparam \Uregs|mcr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N17
dffeas \Uregs|mcr[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|mcr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|mcr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|mcr[0] .is_wysiwyg = "true";
defparam \Uregs|mcr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N24
cycloneive_lcell_comb \Uregs|dsr_c~0 (
// Equation(s):
// \Uregs|dsr_c~0_combout  = (\Uregs|mcr [0] & \Uregs|mcr [4])

	.dataa(gnd),
	.datab(\Uregs|mcr [0]),
	.datac(gnd),
	.datad(\Uregs|mcr [4]),
	.cin(gnd),
	.combout(\Uregs|dsr_c~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|dsr_c~0 .lut_mask = 16'hCC00;
defparam \Uregs|dsr_c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N25
dffeas \Uregs|msr[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|dsr_c~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|msr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|msr[5] .is_wysiwyg = "true";
defparam \Uregs|msr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y18_N3
dffeas \Uregs|scratch[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [5]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|scratch [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|scratch[5] .is_wysiwyg = "true";
defparam \Uregs|scratch[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N2
cycloneive_lcell_comb \Uregs|Mux2~8 (
// Equation(s):
// \Uregs|Mux2~8_combout  = (\Uregs|Mux2~10_combout  & (((\Uregs|scratch [5]) # (!\Uregs|Mux0~3_combout )))) # (!\Uregs|Mux2~10_combout  & (\Uregs|msr [5] & ((\Uregs|Mux0~3_combout ))))

	.dataa(\Uregs|Mux2~10_combout ),
	.datab(\Uregs|msr [5]),
	.datac(\Uregs|scratch [5]),
	.datad(\Uregs|Mux0~3_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux2~8 .lut_mask = 16'hE4AA;
defparam \Uregs|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N2
cycloneive_lcell_comb \U_controller|Selector6~0 (
// Equation(s):
// \U_controller|Selector6~0_combout  = (!\Uregs|Mux3~9_combout  & ((\Uregs|Mux0~2_combout  & ((\Uregs|Mux2~7_combout ))) # (!\Uregs|Mux0~2_combout  & (\Uregs|Mux2~8_combout ))))

	.dataa(\Uregs|Mux3~9_combout ),
	.datab(\Uregs|Mux2~8_combout ),
	.datac(\Uregs|Mux0~2_combout ),
	.datad(\Uregs|Mux2~7_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector6~0 .lut_mask = 16'h5404;
defparam \U_controller|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N24
cycloneive_lcell_comb \U_controller|pre_state2~36 (
// Equation(s):
// \U_controller|pre_state2~36_combout  = (\Uregs|Mux5~12_combout  & (\Uregs|Mux3~9_combout )) # (!\Uregs|Mux5~12_combout  & ((\U_controller|Selector6~0_combout )))

	.dataa(gnd),
	.datab(\Uregs|Mux5~12_combout ),
	.datac(\Uregs|Mux3~9_combout ),
	.datad(\U_controller|Selector6~0_combout ),
	.cin(gnd),
	.combout(\U_controller|pre_state2~36_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|pre_state2~36 .lut_mask = 16'hF3C0;
defparam \U_controller|pre_state2~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N18
cycloneive_lcell_comb \U_controller|Selector153~1 (
// Equation(s):
// \U_controller|Selector153~1_combout  = (\Uregs|Mux7~5_combout  & ((!\U_controller|pre_state2~36_combout ) # (!\U_controller|pre_state2~33_combout )))

	.dataa(\Uregs|Mux7~5_combout ),
	.datab(gnd),
	.datac(\U_controller|pre_state2~33_combout ),
	.datad(\U_controller|pre_state2~36_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector153~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector153~1 .lut_mask = 16'h0AAA;
defparam \U_controller|Selector153~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N10
cycloneive_lcell_comb \U_controller|Selector153~3 (
// Equation(s):
// \U_controller|Selector153~3_combout  = (\U_controller|pre_state2.ST_ADS_RREG_INIT~q  & (\U_controller|Selector93~0_combout  & ((\U_controller|Selector154~2_combout ) # (\U_controller|Selector153~1_combout ))))

	.dataa(\U_controller|pre_state2.ST_ADS_RREG_INIT~q ),
	.datab(\U_controller|Selector154~2_combout ),
	.datac(\U_controller|Selector153~1_combout ),
	.datad(\U_controller|Selector93~0_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector153~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector153~3 .lut_mask = 16'hA800;
defparam \U_controller|Selector153~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N14
cycloneive_lcell_comb \U_controller|Selector153~7 (
// Equation(s):
// \U_controller|Selector153~7_combout  = (\U_controller|Selector153~0_combout  & (((\Uregs|Mux3~9_combout ) # (!\U_controller|pre_state2~32_combout )) # (!\Uregs|Mux2~9_combout )))

	.dataa(\Uregs|Mux2~9_combout ),
	.datab(\Uregs|Mux3~9_combout ),
	.datac(\U_controller|pre_state2~32_combout ),
	.datad(\U_controller|Selector153~0_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector153~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector153~7 .lut_mask = 16'hDF00;
defparam \U_controller|Selector153~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N2
cycloneive_lcell_comb \U_controller|Selector153~4 (
// Equation(s):
// \U_controller|Selector153~4_combout  = (\U_controller|pre_state2.ST_ADS_RREG_INIT~q  & ((\U_controller|WideOr67~combout ) # ((\U_controller|Selector144~0_combout ) # (\U_controller|Selector152~0_combout ))))

	.dataa(\U_controller|WideOr67~combout ),
	.datab(\U_controller|Selector144~0_combout ),
	.datac(\U_controller|Selector152~0_combout ),
	.datad(\U_controller|pre_state2.ST_ADS_RREG_INIT~q ),
	.cin(gnd),
	.combout(\U_controller|Selector153~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector153~4 .lut_mask = 16'hFE00;
defparam \U_controller|Selector153~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N20
cycloneive_lcell_comb \U_controller|Selector153~5 (
// Equation(s):
// \U_controller|Selector153~5_combout  = (\U_controller|Selector153~4_combout ) # ((\U_controller|pre_state2.ST_ADS_RREG_INIT~q  & ((\U_controller|Selector134~0_combout ) # (\U_controller|Selector152~1_combout ))))

	.dataa(\U_controller|Selector134~0_combout ),
	.datab(\U_controller|Selector153~4_combout ),
	.datac(\U_controller|Selector152~1_combout ),
	.datad(\U_controller|pre_state2.ST_ADS_RREG_INIT~q ),
	.cin(gnd),
	.combout(\U_controller|Selector153~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector153~5 .lut_mask = 16'hFECC;
defparam \U_controller|Selector153~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N28
cycloneive_lcell_comb \U_controller|Selector153~6 (
// Equation(s):
// \U_controller|Selector153~6_combout  = (\U_controller|Selector153~5_combout ) # ((\U_controller|Selector93~0_combout  & (\U_controller|Selector153~2_combout  & \Uregs|Mux2~9_combout )))

	.dataa(\U_controller|Selector93~0_combout ),
	.datab(\U_controller|Selector153~5_combout ),
	.datac(\U_controller|Selector153~2_combout ),
	.datad(\Uregs|Mux2~9_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector153~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector153~6 .lut_mask = 16'hECCC;
defparam \U_controller|Selector153~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N6
cycloneive_lcell_comb \U_controller|Selector153~8 (
// Equation(s):
// \U_controller|Selector153~8_combout  = (\U_controller|Selector153~3_combout ) # ((\U_controller|Selector153~6_combout ) # ((\U_controller|Selector153~7_combout  & \U_controller|pre_state2.ST_ADS_RREG_INIT~q )))

	.dataa(\U_controller|Selector153~3_combout ),
	.datab(\U_controller|Selector153~7_combout ),
	.datac(\U_controller|pre_state2.ST_ADS_RREG_INIT~q ),
	.datad(\U_controller|Selector153~6_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector153~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector153~8 .lut_mask = 16'hFFEA;
defparam \U_controller|Selector153~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y19_N7
dffeas \U_controller|pre_state2.ST_ADS_RREG_INIT (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector153~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|pre_state2.ST_ADS_RREG_INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|pre_state2.ST_ADS_RREG_INIT .is_wysiwyg = "true";
defparam \U_controller|pre_state2.ST_ADS_RREG_INIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y19_N4
cycloneive_lcell_comb \U_controller|Selector137~0 (
// Equation(s):
// \U_controller|Selector137~0_combout  = (\U_controller|pre_state2.ST_ADS_RREG_INIT~q  & ((\U_controller|Selector145~0_combout ) # ((\U_controller|state.ST_ADS_RREG_INIT~q  & \U_ads1292|r_ads_busy~q )))) # (!\U_controller|pre_state2.ST_ADS_RREG_INIT~q  & 
// (((\U_controller|state.ST_ADS_RREG_INIT~q  & \U_ads1292|r_ads_busy~q ))))

	.dataa(\U_controller|pre_state2.ST_ADS_RREG_INIT~q ),
	.datab(\U_controller|Selector145~0_combout ),
	.datac(\U_controller|state.ST_ADS_RREG_INIT~q ),
	.datad(\U_ads1292|r_ads_busy~q ),
	.cin(gnd),
	.combout(\U_controller|Selector137~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector137~0 .lut_mask = 16'hF888;
defparam \U_controller|Selector137~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y19_N5
dffeas \U_controller|state.ST_ADS_RREG_INIT (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector137~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_ADS_RREG_INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_ADS_RREG_INIT .is_wysiwyg = "true";
defparam \U_controller|state.ST_ADS_RREG_INIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y19_N26
cycloneive_lcell_comb \U_controller|Selector103~1 (
// Equation(s):
// \U_controller|Selector103~1_combout  = (\U_controller|state.ST_ADS_RDATAC_INIT~q ) # ((\U_ads1292|r_ads_busy~q  & ((\U_controller|state.ST_ADS_WREG_INIT~q ) # (\U_controller|state.ST_ADS_RREG_INIT~q ))))

	.dataa(\U_controller|state.ST_ADS_RDATAC_INIT~q ),
	.datab(\U_controller|state.ST_ADS_WREG_INIT~q ),
	.datac(\U_controller|state.ST_ADS_RREG_INIT~q ),
	.datad(\U_ads1292|r_ads_busy~q ),
	.cin(gnd),
	.combout(\U_controller|Selector103~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector103~1 .lut_mask = 16'hFEAA;
defparam \U_controller|Selector103~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y19_N2
cycloneive_lcell_comb \U_controller|state~58 (
// Equation(s):
// \U_controller|state~58_combout  = (\U_controller|state.ST_READ_DATA_COME~q  & (\U_controller|pre_state1.ST_GET_SECOND_PARA~q  & \U_controller|pre_state2.ST_ADS_SYSCMD_INIT~q ))

	.dataa(gnd),
	.datab(\U_controller|state.ST_READ_DATA_COME~q ),
	.datac(\U_controller|pre_state1.ST_GET_SECOND_PARA~q ),
	.datad(\U_controller|pre_state2.ST_ADS_SYSCMD_INIT~q ),
	.cin(gnd),
	.combout(\U_controller|state~58_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|state~58 .lut_mask = 16'hC000;
defparam \U_controller|state~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y19_N3
dffeas \U_controller|state.ST_ADS_SYSCMD_INIT (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|state~58_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_ADS_SYSCMD_INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_ADS_SYSCMD_INIT .is_wysiwyg = "true";
defparam \U_controller|state.ST_ADS_SYSCMD_INIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y19_N12
cycloneive_lcell_comb \U_controller|Selector103~0 (
// Equation(s):
// \U_controller|Selector103~0_combout  = (\U_controller|state.ST_ADS_SYSCMD_INIT~q ) # ((\U_controller|state.ST_ADS_RDATAC_INIT~q  & !\U_ads1292|r_ads_busy~q ))

	.dataa(\U_controller|state.ST_ADS_SYSCMD_INIT~q ),
	.datab(gnd),
	.datac(\U_controller|state.ST_ADS_RDATAC_INIT~q ),
	.datad(\U_ads1292|r_ads_busy~q ),
	.cin(gnd),
	.combout(\U_controller|Selector103~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector103~0 .lut_mask = 16'hAAFA;
defparam \U_controller|Selector103~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y19_N24
cycloneive_lcell_comb \U_controller|Selector103~3 (
// Equation(s):
// \U_controller|Selector103~3_combout  = (\U_controller|Selector103~0_combout ) # ((\U_controller|r_ads_cmd_sys~q  & ((\U_controller|Selector103~1_combout ) # (!\U_controller|Selector103~2_combout ))))

	.dataa(\U_controller|Selector103~1_combout ),
	.datab(\U_controller|Selector103~0_combout ),
	.datac(\U_controller|r_ads_cmd_sys~q ),
	.datad(\U_controller|Selector103~2_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector103~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector103~3 .lut_mask = 16'hECFC;
defparam \U_controller|Selector103~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y19_N25
dffeas \U_controller|r_ads_cmd_sys (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector103~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_cmd_sys~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_cmd_sys .is_wysiwyg = "true";
defparam \U_controller|r_ads_cmd_sys .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y19_N18
cycloneive_lcell_comb \U_ads1292|r_mode_system_control~0 (
// Equation(s):
// \U_ads1292|r_mode_system_control~0_combout  = (\U_controller|r_ads_cmd_sys~q  & (!\U_controller|r_ads_cmd_data_read~q  & !\U_controller|r_ads_cmd_reg~q ))

	.dataa(gnd),
	.datab(\U_controller|r_ads_cmd_sys~q ),
	.datac(\U_controller|r_ads_cmd_data_read~q ),
	.datad(\U_controller|r_ads_cmd_reg~q ),
	.cin(gnd),
	.combout(\U_ads1292|r_mode_system_control~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_mode_system_control~0 .lut_mask = 16'h000C;
defparam \U_ads1292|r_mode_system_control~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y19_N27
dffeas \U_ads1292|r_mode_system_control (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|r_mode_system_control~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_mode_system_control~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_mode_system_control .is_wysiwyg = "true";
defparam \U_ads1292|r_mode_system_control .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y19_N24
cycloneive_lcell_comb \U_ads1292|r_received_counter~8 (
// Equation(s):
// \U_ads1292|r_received_counter~8_combout  = (!\U_ads1292|r_mode_system_control~q  & (!\U_ads1292|r_mode_read_reg~q  & (!\U_ads1292|r_mode_write_reg~q  & !\U_ads1292|r_mode_read_data~q )))

	.dataa(\U_ads1292|r_mode_system_control~q ),
	.datab(\U_ads1292|r_mode_read_reg~q ),
	.datac(\U_ads1292|r_mode_write_reg~q ),
	.datad(\U_ads1292|r_mode_read_data~q ),
	.cin(gnd),
	.combout(\U_ads1292|r_received_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_received_counter~8 .lut_mask = 16'h0001;
defparam \U_ads1292|r_received_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N10
cycloneive_lcell_comb \U_ads1292|Selector12~1 (
// Equation(s):
// \U_ads1292|Selector12~1_combout  = (!\U_ads1292|Selector12~0_combout  & (((\U_ads1292|r_mode_read_data_continue~q ) # (\U_ads1292|r_state.ST_IDLE~q )) # (!\U_ads1292|r_received_counter~8_combout )))

	.dataa(\U_ads1292|r_received_counter~8_combout ),
	.datab(\U_ads1292|r_mode_read_data_continue~q ),
	.datac(\U_ads1292|r_state.ST_IDLE~q ),
	.datad(\U_ads1292|Selector12~0_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector12~1 .lut_mask = 16'h00FD;
defparam \U_ads1292|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y19_N11
dffeas \U_ads1292|r_state.ST_IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_state.ST_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_state.ST_IDLE .is_wysiwyg = "true";
defparam \U_ads1292|r_state.ST_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N0
cycloneive_lcell_comb \U_ads1292|r_counter[5]~2 (
// Equation(s):
// \U_ads1292|r_counter[5]~2_combout  = (\U_ads1292|r_state.ST_IDLE~q  & ((\U_ads1292|r_state.ST_RDATAC_GETDATA2~q ))) # (!\U_ads1292|r_state.ST_IDLE~q  & (!\U_ads1292|r_received_counter~8_combout ))

	.dataa(\U_ads1292|r_state.ST_IDLE~q ),
	.datab(gnd),
	.datac(\U_ads1292|r_received_counter~8_combout ),
	.datad(\U_ads1292|r_state.ST_RDATAC_GETDATA2~q ),
	.cin(gnd),
	.combout(\U_ads1292|r_counter[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_counter[5]~2 .lut_mask = 16'hAF05;
defparam \U_ads1292|r_counter[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N20
cycloneive_lcell_comb \U_ads1292|r_counter[5]~1 (
// Equation(s):
// \U_ads1292|r_counter[5]~1_combout  = (!\U_ads1292|Uspi|tx_ready~q  & (((\U_ads1292|r_state.ST_SYSCMD_WAIT~q ) # (!\U_ads1292|Selector3~4_combout )) # (!\U_ads1292|WideOr29~0_combout )))

	.dataa(\U_ads1292|WideOr29~0_combout ),
	.datab(\U_ads1292|r_state.ST_SYSCMD_WAIT~q ),
	.datac(\U_ads1292|Selector3~4_combout ),
	.datad(\U_ads1292|Uspi|tx_ready~q ),
	.cin(gnd),
	.combout(\U_ads1292|r_counter[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_counter[5]~1 .lut_mask = 16'h00DF;
defparam \U_ads1292|r_counter[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N6
cycloneive_lcell_comb \U_ads1292|r_counter[5]~3 (
// Equation(s):
// \U_ads1292|r_counter[5]~3_combout  = (\U_ads1292|r_counter[5]~2_combout  & ((\U_ads1292|LessThan5~14_combout ) # ((!\U_ads1292|r_state.ST_IDLE~q )))) # (!\U_ads1292|r_counter[5]~2_combout  & (((\U_ads1292|r_state.ST_IDLE~q  & 
// \U_ads1292|r_counter[5]~1_combout ))))

	.dataa(\U_ads1292|r_counter[5]~2_combout ),
	.datab(\U_ads1292|LessThan5~14_combout ),
	.datac(\U_ads1292|r_state.ST_IDLE~q ),
	.datad(\U_ads1292|r_counter[5]~1_combout ),
	.cin(gnd),
	.combout(\U_ads1292|r_counter[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_counter[5]~3 .lut_mask = 16'hDA8A;
defparam \U_ads1292|r_counter[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N24
cycloneive_lcell_comb \U_ads1292|WideOr31~0 (
// Equation(s):
// \U_ads1292|WideOr31~0_combout  = ((\U_ads1292|r_state.ST_RDATAC_GETDATA2~q ) # ((\U_ads1292|r_state.ST_SYSCMD_WAIT~q ) # (!\U_ads1292|r_state.ST_IDLE~q ))) # (!\U_ads1292|WideOr2~0_combout )

	.dataa(\U_ads1292|WideOr2~0_combout ),
	.datab(\U_ads1292|r_state.ST_RDATAC_GETDATA2~q ),
	.datac(\U_ads1292|r_state.ST_IDLE~q ),
	.datad(\U_ads1292|r_state.ST_SYSCMD_WAIT~q ),
	.cin(gnd),
	.combout(\U_ads1292|WideOr31~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|WideOr31~0 .lut_mask = 16'hFFDF;
defparam \U_ads1292|WideOr31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N26
cycloneive_lcell_comb \U_ads1292|r_counter[5]~4 (
// Equation(s):
// \U_ads1292|r_counter[5]~4_combout  = (!\U_ads1292|r_counter[5]~3_combout  & (\U_ads1292|WideOr31~0_combout  & !\U_ads1292|Selector12~0_combout ))

	.dataa(\U_ads1292|r_counter[5]~3_combout ),
	.datab(\U_ads1292|WideOr31~0_combout ),
	.datac(gnd),
	.datad(\U_ads1292|Selector12~0_combout ),
	.cin(gnd),
	.combout(\U_ads1292|r_counter[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_counter[5]~4 .lut_mask = 16'h0044;
defparam \U_ads1292|r_counter[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y20_N24
cycloneive_lcell_comb \U_ads1292|Add1~56 (
// Equation(s):
// \U_ads1292|Add1~56_combout  = (\U_ads1292|r_counter [28] & (\U_ads1292|Add1~55  $ (GND))) # (!\U_ads1292|r_counter [28] & (!\U_ads1292|Add1~55  & VCC))
// \U_ads1292|Add1~57  = CARRY((\U_ads1292|r_counter [28] & !\U_ads1292|Add1~55 ))

	.dataa(gnd),
	.datab(\U_ads1292|r_counter [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Add1~55 ),
	.combout(\U_ads1292|Add1~56_combout ),
	.cout(\U_ads1292|Add1~57 ));
// synopsys translate_off
defparam \U_ads1292|Add1~56 .lut_mask = 16'hC30C;
defparam \U_ads1292|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y20_N28
cycloneive_lcell_comb \U_ads1292|r_counter[28]~10 (
// Equation(s):
// \U_ads1292|r_counter[28]~10_combout  = (\U_ads1292|r_counter[5]~4_combout  & (\U_ads1292|Add1~56_combout  & ((!\U_ads1292|r_counter[5]~6_combout )))) # (!\U_ads1292|r_counter[5]~4_combout  & (((\U_ads1292|r_counter [28]))))

	.dataa(\U_ads1292|r_counter[5]~4_combout ),
	.datab(\U_ads1292|Add1~56_combout ),
	.datac(\U_ads1292|r_counter [28]),
	.datad(\U_ads1292|r_counter[5]~6_combout ),
	.cin(gnd),
	.combout(\U_ads1292|r_counter[28]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_counter[28]~10 .lut_mask = 16'h50D8;
defparam \U_ads1292|r_counter[28]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y20_N29
dffeas \U_ads1292|r_counter[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_counter[28]~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_counter[28] .is_wysiwyg = "true";
defparam \U_ads1292|r_counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y20_N26
cycloneive_lcell_comb \U_ads1292|Add1~58 (
// Equation(s):
// \U_ads1292|Add1~58_combout  = (\U_ads1292|r_counter [29] & (!\U_ads1292|Add1~57 )) # (!\U_ads1292|r_counter [29] & ((\U_ads1292|Add1~57 ) # (GND)))
// \U_ads1292|Add1~59  = CARRY((!\U_ads1292|Add1~57 ) # (!\U_ads1292|r_counter [29]))

	.dataa(gnd),
	.datab(\U_ads1292|r_counter [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Add1~57 ),
	.combout(\U_ads1292|Add1~58_combout ),
	.cout(\U_ads1292|Add1~59 ));
// synopsys translate_off
defparam \U_ads1292|Add1~58 .lut_mask = 16'h3C3F;
defparam \U_ads1292|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y20_N22
cycloneive_lcell_comb \U_ads1292|r_counter[29]~9 (
// Equation(s):
// \U_ads1292|r_counter[29]~9_combout  = (\U_ads1292|r_counter[5]~4_combout  & (\U_ads1292|Add1~58_combout  & ((!\U_ads1292|r_counter[5]~6_combout )))) # (!\U_ads1292|r_counter[5]~4_combout  & (((\U_ads1292|r_counter [29]))))

	.dataa(\U_ads1292|r_counter[5]~4_combout ),
	.datab(\U_ads1292|Add1~58_combout ),
	.datac(\U_ads1292|r_counter [29]),
	.datad(\U_ads1292|r_counter[5]~6_combout ),
	.cin(gnd),
	.combout(\U_ads1292|r_counter[29]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_counter[29]~9 .lut_mask = 16'h50D8;
defparam \U_ads1292|r_counter[29]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y20_N23
dffeas \U_ads1292|r_counter[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_counter[29]~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_counter[29] .is_wysiwyg = "true";
defparam \U_ads1292|r_counter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y20_N28
cycloneive_lcell_comb \U_ads1292|Add1~60 (
// Equation(s):
// \U_ads1292|Add1~60_combout  = (\U_ads1292|r_counter [30] & (\U_ads1292|Add1~59  $ (GND))) # (!\U_ads1292|r_counter [30] & (!\U_ads1292|Add1~59  & VCC))
// \U_ads1292|Add1~61  = CARRY((\U_ads1292|r_counter [30] & !\U_ads1292|Add1~59 ))

	.dataa(gnd),
	.datab(\U_ads1292|r_counter [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Add1~59 ),
	.combout(\U_ads1292|Add1~60_combout ),
	.cout(\U_ads1292|Add1~61 ));
// synopsys translate_off
defparam \U_ads1292|Add1~60 .lut_mask = 16'hC30C;
defparam \U_ads1292|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y20_N20
cycloneive_lcell_comb \U_ads1292|r_counter[30]~8 (
// Equation(s):
// \U_ads1292|r_counter[30]~8_combout  = (\U_ads1292|r_counter[5]~4_combout  & (\U_ads1292|Add1~60_combout  & ((!\U_ads1292|r_counter[5]~6_combout )))) # (!\U_ads1292|r_counter[5]~4_combout  & (((\U_ads1292|r_counter [30]))))

	.dataa(\U_ads1292|r_counter[5]~4_combout ),
	.datab(\U_ads1292|Add1~60_combout ),
	.datac(\U_ads1292|r_counter [30]),
	.datad(\U_ads1292|r_counter[5]~6_combout ),
	.cin(gnd),
	.combout(\U_ads1292|r_counter[30]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_counter[30]~8 .lut_mask = 16'h50D8;
defparam \U_ads1292|r_counter[30]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y20_N21
dffeas \U_ads1292|r_counter[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_counter[30]~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_counter[30] .is_wysiwyg = "true";
defparam \U_ads1292|r_counter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y20_N30
cycloneive_lcell_comb \U_ads1292|Add1~62 (
// Equation(s):
// \U_ads1292|Add1~62_combout  = \U_ads1292|r_counter [31] $ (\U_ads1292|Add1~61 )

	.dataa(\U_ads1292|r_counter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_ads1292|Add1~61 ),
	.combout(\U_ads1292|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Add1~62 .lut_mask = 16'h5A5A;
defparam \U_ads1292|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y20_N26
cycloneive_lcell_comb \U_ads1292|r_counter[31]~7 (
// Equation(s):
// \U_ads1292|r_counter[31]~7_combout  = (\U_ads1292|r_counter[5]~4_combout  & (\U_ads1292|Add1~62_combout  & ((!\U_ads1292|r_counter[5]~6_combout )))) # (!\U_ads1292|r_counter[5]~4_combout  & (((\U_ads1292|r_counter [31]))))

	.dataa(\U_ads1292|r_counter[5]~4_combout ),
	.datab(\U_ads1292|Add1~62_combout ),
	.datac(\U_ads1292|r_counter [31]),
	.datad(\U_ads1292|r_counter[5]~6_combout ),
	.cin(gnd),
	.combout(\U_ads1292|r_counter[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_counter[31]~7 .lut_mask = 16'h50D8;
defparam \U_ads1292|r_counter[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y20_N27
dffeas \U_ads1292|r_counter[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_counter[31]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_counter[31] .is_wysiwyg = "true";
defparam \U_ads1292|r_counter[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y20_N10
cycloneive_lcell_comb \U_ads1292|LessThan7~2 (
// Equation(s):
// \U_ads1292|LessThan7~2_combout  = (!\U_ads1292|r_counter [29] & (!\U_ads1292|r_counter [30] & (!\U_ads1292|r_counter [31] & !\U_ads1292|r_counter [28])))

	.dataa(\U_ads1292|r_counter [29]),
	.datab(\U_ads1292|r_counter [30]),
	.datac(\U_ads1292|r_counter [31]),
	.datad(\U_ads1292|r_counter [28]),
	.cin(gnd),
	.combout(\U_ads1292|LessThan7~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan7~2 .lut_mask = 16'h0001;
defparam \U_ads1292|LessThan7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y20_N0
cycloneive_lcell_comb \U_ads1292|LessThan7~4 (
// Equation(s):
// \U_ads1292|LessThan7~4_combout  = (\U_ads1292|LessThan7~2_combout  & (\U_ads1292|LessThan7~3_combout  & !\U_ads1292|r_counter [23]))

	.dataa(\U_ads1292|LessThan7~2_combout ),
	.datab(gnd),
	.datac(\U_ads1292|LessThan7~3_combout ),
	.datad(\U_ads1292|r_counter [23]),
	.cin(gnd),
	.combout(\U_ads1292|LessThan7~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan7~4 .lut_mask = 16'h00A0;
defparam \U_ads1292|LessThan7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y20_N24
cycloneive_lcell_comb \U_ads1292|r_counter[5]~5 (
// Equation(s):
// \U_ads1292|r_counter[5]~5_combout  = ((\U_ads1292|r_state.ST_DATAREAD_INIT~q  & ((!\U_ads1292|LessThan7~9_combout ))) # (!\U_ads1292|r_state.ST_DATAREAD_INIT~q  & (!\U_ads1292|LessThan6~6_combout ))) # (!\U_ads1292|LessThan7~4_combout )

	.dataa(\U_ads1292|LessThan6~6_combout ),
	.datab(\U_ads1292|LessThan7~4_combout ),
	.datac(\U_ads1292|LessThan7~9_combout ),
	.datad(\U_ads1292|r_state.ST_DATAREAD_INIT~q ),
	.cin(gnd),
	.combout(\U_ads1292|r_counter[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_counter[5]~5 .lut_mask = 16'h3F77;
defparam \U_ads1292|r_counter[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N8
cycloneive_lcell_comb \U_ads1292|r_counter[5]~6 (
// Equation(s):
// \U_ads1292|r_counter[5]~6_combout  = (\U_ads1292|r_counter[5]~0_combout  & (((!\U_ads1292|r_state.ST_SPI_WAIT~q  & \U_ads1292|WideOr31~0_combout )))) # (!\U_ads1292|r_counter[5]~0_combout  & (\U_ads1292|r_counter[5]~5_combout ))

	.dataa(\U_ads1292|r_counter[5]~5_combout ),
	.datab(\U_ads1292|r_counter[5]~0_combout ),
	.datac(\U_ads1292|r_state.ST_SPI_WAIT~q ),
	.datad(\U_ads1292|WideOr31~0_combout ),
	.cin(gnd),
	.combout(\U_ads1292|r_counter[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_counter[5]~6 .lut_mask = 16'h2E22;
defparam \U_ads1292|r_counter[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y21_N26
cycloneive_lcell_comb \U_ads1292|Add1~77 (
// Equation(s):
// \U_ads1292|Add1~77_combout  = (!\U_ads1292|r_counter[5]~6_combout  & \U_ads1292|Add1~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_ads1292|r_counter[5]~6_combout ),
	.datad(\U_ads1292|Add1~18_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Add1~77_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Add1~77 .lut_mask = 16'h0F00;
defparam \U_ads1292|Add1~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y21_N27
dffeas \U_ads1292|r_counter[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Add1~77_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_counter[9] .is_wysiwyg = "true";
defparam \U_ads1292|r_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y20_N0
cycloneive_lcell_comb \U_ads1292|LessThan6~3 (
// Equation(s):
// \U_ads1292|LessThan6~3_combout  = (!\U_ads1292|r_counter [18] & (!\U_ads1292|r_counter [19] & (!\U_ads1292|r_counter [14] & !\U_ads1292|r_counter [11])))

	.dataa(\U_ads1292|r_counter [18]),
	.datab(\U_ads1292|r_counter [19]),
	.datac(\U_ads1292|r_counter [14]),
	.datad(\U_ads1292|r_counter [11]),
	.cin(gnd),
	.combout(\U_ads1292|LessThan6~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan6~3 .lut_mask = 16'h0001;
defparam \U_ads1292|LessThan6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y21_N30
cycloneive_lcell_comb \U_ads1292|LessThan6~4 (
// Equation(s):
// \U_ads1292|LessThan6~4_combout  = (!\U_ads1292|r_counter [9] & (!\U_ads1292|r_counter [10] & (\U_ads1292|LessThan6~3_combout  & !\U_ads1292|r_counter [8])))

	.dataa(\U_ads1292|r_counter [9]),
	.datab(\U_ads1292|r_counter [10]),
	.datac(\U_ads1292|LessThan6~3_combout ),
	.datad(\U_ads1292|r_counter [8]),
	.cin(gnd),
	.combout(\U_ads1292|LessThan6~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan6~4 .lut_mask = 16'h0010;
defparam \U_ads1292|LessThan6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y21_N12
cycloneive_lcell_comb \U_ads1292|LessThan6~6 (
// Equation(s):
// \U_ads1292|LessThan6~6_combout  = (\U_ads1292|LessThan6~4_combout  & (\U_ads1292|LessThan6~2_combout  & ((\U_ads1292|LessThan6~5_combout ) # (!\U_ads1292|r_counter [6]))))

	.dataa(\U_ads1292|LessThan6~4_combout ),
	.datab(\U_ads1292|r_counter [6]),
	.datac(\U_ads1292|LessThan6~5_combout ),
	.datad(\U_ads1292|LessThan6~2_combout ),
	.cin(gnd),
	.combout(\U_ads1292|LessThan6~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan6~6 .lut_mask = 16'hA200;
defparam \U_ads1292|LessThan6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N24
cycloneive_lcell_comb \U_ads1292|Selector20~0 (
// Equation(s):
// \U_ads1292|Selector20~0_combout  = (\U_ads1292|r_state.ST_RREG_SEND_DUMMY~q  & ((!\U_ads1292|LessThan7~4_combout ) # (!\U_ads1292|LessThan6~6_combout )))

	.dataa(\U_ads1292|LessThan6~6_combout ),
	.datab(\U_ads1292|LessThan7~4_combout ),
	.datac(\U_ads1292|r_state.ST_RREG_SEND_DUMMY~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_ads1292|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector20~0 .lut_mask = 16'h7070;
defparam \U_ads1292|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y20_N8
cycloneive_lcell_comb \U_ads1292|Selector20~1 (
// Equation(s):
// \U_ads1292|Selector20~1_combout  = (\U_ads1292|Selector20~0_combout ) # ((!\U_ads1292|Uspi|tx_ready~q  & \U_ads1292|r_state.ST_RREG_GETDATA~q ))

	.dataa(gnd),
	.datab(\U_ads1292|Uspi|tx_ready~q ),
	.datac(\U_ads1292|r_state.ST_RREG_GETDATA~q ),
	.datad(\U_ads1292|Selector20~0_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector20~1 .lut_mask = 16'hFF30;
defparam \U_ads1292|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y20_N9
dffeas \U_ads1292|r_state.ST_RREG_GETDATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Selector20~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_state.ST_RREG_GETDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_state.ST_RREG_GETDATA .is_wysiwyg = "true";
defparam \U_ads1292|r_state.ST_RREG_GETDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N30
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[34]~0 (
// Equation(s):
// \U_ads1292|r_spi_rx_data[34]~0_combout  = (\U_ads1292|r_state.ST_RREG_GETDATA~q  & (\U_ads1292|Uspi|tx_ready~q  & ((\U_ads1292|LessThan5~14_combout )))) # (!\U_ads1292|r_state.ST_RREG_GETDATA~q  & (((\U_ads1292|r_state.ST_RDATAC_GETDATA2~q ))))

	.dataa(\U_ads1292|r_state.ST_RREG_GETDATA~q ),
	.datab(\U_ads1292|Uspi|tx_ready~q ),
	.datac(\U_ads1292|r_state.ST_RDATAC_GETDATA2~q ),
	.datad(\U_ads1292|LessThan5~14_combout ),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[34]~0 .lut_mask = 16'hD850;
defparam \U_ads1292|r_spi_rx_data[34]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y14_N17
dffeas \U_ads1292|r_spi_rx_data[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[3] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y17_N10
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[11]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[11]~feeder_combout  = \U_ads1292|r_spi_rx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [3]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[11]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y17_N11
dffeas \U_ads1292|r_spi_rx_data[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[11] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y17_N8
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[19]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[19]~feeder_combout  = \U_ads1292|r_spi_rx_data [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [11]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[19]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y17_N9
dffeas \U_ads1292|r_spi_rx_data[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[19] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y17_N25
dffeas \U_ads1292|r_spi_rx_data[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|r_spi_rx_data [19]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[27] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y17_N0
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[35]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[35]~feeder_combout  = \U_ads1292|r_spi_rx_data [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [27]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[35]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y17_N1
dffeas \U_ads1292|r_spi_rx_data[35] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [35]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[35] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y17_N16
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[43]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[43]~feeder_combout  = \U_ads1292|r_spi_rx_data [35]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [35]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[43]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y17_N17
dffeas \U_ads1292|r_spi_rx_data[43] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [43]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[43] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y17_N20
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[51]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[51]~feeder_combout  = \U_ads1292|r_spi_rx_data [43]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [43]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[51]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y17_N21
dffeas \U_ads1292|r_spi_rx_data[51] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[51]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [51]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[51] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y17_N4
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[59]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[59]~feeder_combout  = \U_ads1292|r_spi_rx_data [51]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [51]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[59]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y17_N5
dffeas \U_ads1292|r_spi_rx_data[59] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[59]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [59]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[59] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[59] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y17_N13
dffeas \U_ads1292|r_spi_rx_data[67] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|r_spi_rx_data [59]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [67]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[67] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y18_N20
cycloneive_lcell_comb \U_controller|Selector249~0 (
// Equation(s):
// \U_controller|Selector249~0_combout  = (\U_controller|r_ads_dout~2_combout  & (\U_controller|r_firt_para [3] & ((!\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q )))) # (!\U_controller|r_ads_dout~2_combout  & (((\U_ads1292|r_spi_rx_data [3]))))

	.dataa(\U_controller|r_ads_dout~2_combout ),
	.datab(\U_controller|r_firt_para [3]),
	.datac(\U_ads1292|r_spi_rx_data [3]),
	.datad(\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q ),
	.cin(gnd),
	.combout(\U_controller|Selector249~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector249~0 .lut_mask = 16'h50D8;
defparam \U_controller|Selector249~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y18_N21
dffeas \U_controller|r_ads_dout[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector249~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[3] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y17_N6
cycloneive_lcell_comb \U_controller|Selector241~0 (
// Equation(s):
// \U_controller|Selector241~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_controller|r_ads_dout [3]))) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_ads1292|r_spi_rx_data [11]))

	.dataa(\U_ads1292|r_spi_rx_data [11]),
	.datab(gnd),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(\U_controller|r_ads_dout [3]),
	.cin(gnd),
	.combout(\U_controller|Selector241~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector241~0 .lut_mask = 16'hFA0A;
defparam \U_controller|Selector241~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y17_N7
dffeas \U_controller|r_ads_dout[11] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector241~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[11] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y17_N22
cycloneive_lcell_comb \U_controller|Selector233~0 (
// Equation(s):
// \U_controller|Selector233~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [11])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [19])))

	.dataa(\U_controller|r_ads_dout [11]),
	.datab(\U_ads1292|r_spi_rx_data [19]),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector233~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector233~0 .lut_mask = 16'hACAC;
defparam \U_controller|Selector233~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y17_N23
dffeas \U_controller|r_ads_dout[19] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector233~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[19] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y17_N18
cycloneive_lcell_comb \U_controller|Selector225~0 (
// Equation(s):
// \U_controller|Selector225~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [19])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [27])))

	.dataa(\U_controller|r_ads_dout [19]),
	.datab(\U_ads1292|r_spi_rx_data [27]),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector225~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector225~0 .lut_mask = 16'hACAC;
defparam \U_controller|Selector225~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y17_N19
dffeas \U_controller|r_ads_dout[27] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector225~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[27] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y17_N26
cycloneive_lcell_comb \U_controller|Selector217~0 (
// Equation(s):
// \U_controller|Selector217~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_controller|r_ads_dout [27]))) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_ads1292|r_spi_rx_data [35]))

	.dataa(gnd),
	.datab(\U_ads1292|r_spi_rx_data [35]),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(\U_controller|r_ads_dout [27]),
	.cin(gnd),
	.combout(\U_controller|Selector217~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector217~0 .lut_mask = 16'hFC0C;
defparam \U_controller|Selector217~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y17_N27
dffeas \U_controller|r_ads_dout[35] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector217~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [35]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[35] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y17_N30
cycloneive_lcell_comb \U_controller|Selector209~0 (
// Equation(s):
// \U_controller|Selector209~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [35])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [43])))

	.dataa(\U_controller|r_ads_dout [35]),
	.datab(\U_ads1292|r_spi_rx_data [43]),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector209~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector209~0 .lut_mask = 16'hACAC;
defparam \U_controller|Selector209~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y17_N31
dffeas \U_controller|r_ads_dout[43] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector209~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [43]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[43] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y17_N2
cycloneive_lcell_comb \U_controller|Selector201~0 (
// Equation(s):
// \U_controller|Selector201~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [43])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [51])))

	.dataa(\U_controller|r_ads_dout [43]),
	.datab(\U_ads1292|r_spi_rx_data [51]),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector201~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector201~0 .lut_mask = 16'hACAC;
defparam \U_controller|Selector201~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y17_N3
dffeas \U_controller|r_ads_dout[51] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector201~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [51]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[51] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y17_N14
cycloneive_lcell_comb \U_controller|Selector193~0 (
// Equation(s):
// \U_controller|Selector193~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [51])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [59])))

	.dataa(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datab(\U_controller|r_ads_dout [51]),
	.datac(\U_ads1292|r_spi_rx_data [59]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector193~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector193~0 .lut_mask = 16'hD8D8;
defparam \U_controller|Selector193~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y17_N15
dffeas \U_controller|r_ads_dout[59] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector193~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [59]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[59] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y17_N28
cycloneive_lcell_comb \U_controller|Selector185~0 (
// Equation(s):
// \U_controller|Selector185~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_controller|r_ads_dout [59]))) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_ads1292|r_spi_rx_data [67]))

	.dataa(\U_ads1292|r_spi_rx_data [67]),
	.datab(\U_controller|r_ads_dout [59]),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector185~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector185~0 .lut_mask = 16'hCACA;
defparam \U_controller|Selector185~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y17_N29
dffeas \U_controller|r_ads_dout[67] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector185~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [67]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[67] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N16
cycloneive_lcell_comb \U_controller|Selector14~1 (
// Equation(s):
// \U_controller|Selector14~1_combout  = (\U_controller|state.ST_ADS_SENDPC_2~q  & ((\U_controller|r_ads_dout [67]) # ((\U_controller|state.ST_MPR_SENDPC_3~q  & \U_controller|r_mpr_d_from_chip [3])))) # (!\U_controller|state.ST_ADS_SENDPC_2~q  & 
// (\U_controller|state.ST_MPR_SENDPC_3~q  & (\U_controller|r_mpr_d_from_chip [3])))

	.dataa(\U_controller|state.ST_ADS_SENDPC_2~q ),
	.datab(\U_controller|state.ST_MPR_SENDPC_3~q ),
	.datac(\U_controller|r_mpr_d_from_chip [3]),
	.datad(\U_controller|r_ads_dout [67]),
	.cin(gnd),
	.combout(\U_controller|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector14~1 .lut_mask = 16'hEAC0;
defparam \U_controller|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N24
cycloneive_lcell_comb \U_controller|Selector10~2 (
// Equation(s):
// \U_controller|Selector10~2_combout  = (\U_controller|Selector13~4_combout  & (\U_controller|state.ST_ADS_SENDPC~q  & (\U_controller|r_ads_dout~2_combout  & !\U_controller|pre_state2.ST_ADS_SYSCMD_INIT~q )))

	.dataa(\U_controller|Selector13~4_combout ),
	.datab(\U_controller|state.ST_ADS_SENDPC~q ),
	.datac(\U_controller|r_ads_dout~2_combout ),
	.datad(\U_controller|pre_state2.ST_ADS_SYSCMD_INIT~q ),
	.cin(gnd),
	.combout(\U_controller|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector10~2 .lut_mask = 16'h0080;
defparam \U_controller|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N28
cycloneive_lcell_comb \U_controller|Selector14~0 (
// Equation(s):
// \U_controller|Selector14~0_combout  = (\U_controller|Selector10~2_combout ) # ((\U_controller|WideOr18~combout ) # ((\U_controller|state.ST_MPR_SENDPC~q  & !\U_controller|uart_wdata_o~1_combout )))

	.dataa(\U_controller|Selector10~2_combout ),
	.datab(\U_controller|state.ST_MPR_SENDPC~q ),
	.datac(\U_controller|uart_wdata_o~1_combout ),
	.datad(\U_controller|WideOr18~combout ),
	.cin(gnd),
	.combout(\U_controller|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector14~0 .lut_mask = 16'hFFAE;
defparam \U_controller|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y17_N28
cycloneive_lcell_comb \U_controller|Selector14~2 (
// Equation(s):
// \U_controller|Selector14~2_combout  = (\U_controller|state.ST_DL_LSB~q ) # ((\U_controller|r_firt_para [3] & \U_controller|state.ST_MPR_SENDPC_2~q ))

	.dataa(\U_controller|r_firt_para [3]),
	.datab(\U_controller|state.ST_MPR_SENDPC_2~q ),
	.datac(\U_controller|state.ST_DL_LSB~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector14~2 .lut_mask = 16'hF8F8;
defparam \U_controller|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y17_N30
cycloneive_lcell_comb \U_controller|Selector14~3 (
// Equation(s):
// \U_controller|Selector14~3_combout  = (\U_controller|Selector14~1_combout ) # ((\U_controller|Selector14~2_combout ) # ((\U_controller|Selector14~0_combout  & \U_controller|uart_wdata_o [3])))

	.dataa(\U_controller|Selector14~1_combout ),
	.datab(\U_controller|Selector14~0_combout ),
	.datac(\U_controller|uart_wdata_o [3]),
	.datad(\U_controller|Selector14~2_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector14~3 .lut_mask = 16'hFFEA;
defparam \U_controller|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y17_N31
dffeas \U_controller|uart_wdata_o[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector14~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|uart_wdata_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|uart_wdata_o[3] .is_wysiwyg = "true";
defparam \U_controller|uart_wdata_o[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y17_N5
dffeas \Uregs|dl[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [3]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|dl[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|dl [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|dl[3] .is_wysiwyg = "true";
defparam \Uregs|dl[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y17_N17
dffeas \Uregs|dl[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [0]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|dl[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|dl [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|dl[0] .is_wysiwyg = "true";
defparam \Uregs|dl[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y17_N23
dffeas \Uregs|dl[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [1]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|dl[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|dl [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|dl[1] .is_wysiwyg = "true";
defparam \Uregs|dl[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N16
cycloneive_lcell_comb \Uregs|WideOr0~4 (
// Equation(s):
// \Uregs|WideOr0~4_combout  = (\Uregs|dl [2]) # ((\Uregs|dl [3]) # ((\Uregs|dl [0]) # (\Uregs|dl [1])))

	.dataa(\Uregs|dl [2]),
	.datab(\Uregs|dl [3]),
	.datac(\Uregs|dl [0]),
	.datad(\Uregs|dl [1]),
	.cin(gnd),
	.combout(\Uregs|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|WideOr0~4 .lut_mask = 16'hFFFE;
defparam \Uregs|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N16
cycloneive_lcell_comb \Uregs|dl[13]~feeder (
// Equation(s):
// \Uregs|dl[13]~feeder_combout  = \U_controller|uart_wdata_o [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|uart_wdata_o [5]),
	.cin(gnd),
	.combout(\Uregs|dl[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|dl[13]~feeder .lut_mask = 16'hFF00;
defparam \Uregs|dl[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y18_N17
dffeas \Uregs|dl[13] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|dl[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|dl[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|dl [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|dl[13] .is_wysiwyg = "true";
defparam \Uregs|dl[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N28
cycloneive_lcell_comb \Uregs|WideOr0~0 (
// Equation(s):
// \Uregs|WideOr0~0_combout  = (\Uregs|dl [15]) # (\Uregs|dl [14])

	.dataa(gnd),
	.datab(\Uregs|dl [15]),
	.datac(gnd),
	.datad(\Uregs|dl [14]),
	.cin(gnd),
	.combout(\Uregs|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|WideOr0~0 .lut_mask = 16'hFFCC;
defparam \Uregs|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y17_N9
dffeas \Uregs|dl[8] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [0]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|dl[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|dl [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|dl[8] .is_wysiwyg = "true";
defparam \Uregs|dl[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y17_N9
dffeas \Uregs|dl[9] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [1]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|dl[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|dl [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|dl[9] .is_wysiwyg = "true";
defparam \Uregs|dl[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y17_N19
dffeas \Uregs|dl[10] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [2]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|dl[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|dl [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|dl[10] .is_wysiwyg = "true";
defparam \Uregs|dl[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N14
cycloneive_lcell_comb \Uregs|WideOr0~1 (
// Equation(s):
// \Uregs|WideOr0~1_combout  = (\Uregs|dl [8]) # ((\Uregs|dl [9]) # ((\Uregs|dl [11]) # (\Uregs|dl [10])))

	.dataa(\Uregs|dl [8]),
	.datab(\Uregs|dl [9]),
	.datac(\Uregs|dl [11]),
	.datad(\Uregs|dl [10]),
	.cin(gnd),
	.combout(\Uregs|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \Uregs|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N14
cycloneive_lcell_comb \Uregs|WideOr0~2 (
// Equation(s):
// \Uregs|WideOr0~2_combout  = (\Uregs|dl [13]) # ((\Uregs|WideOr0~0_combout ) # ((\Uregs|WideOr0~1_combout ) # (\Uregs|dl [12])))

	.dataa(\Uregs|dl [13]),
	.datab(\Uregs|WideOr0~0_combout ),
	.datac(\Uregs|WideOr0~1_combout ),
	.datad(\Uregs|dl [12]),
	.cin(gnd),
	.combout(\Uregs|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|WideOr0~2 .lut_mask = 16'hFFFE;
defparam \Uregs|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y17_N15
dffeas \Uregs|start_dlc (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|dl[0]~1_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|start_dlc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|start_dlc .is_wysiwyg = "true";
defparam \Uregs|start_dlc .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N8
cycloneive_lcell_comb \Uregs|Add0~8 (
// Equation(s):
// \Uregs|Add0~8_combout  = (\Uregs|start_dlc~q  & (((\Uregs|dl [8])))) # (!\Uregs|start_dlc~q  & ((\Uregs|dlc [8]) # ((\Uregs|dl [8] & !\Uregs|WideOr1~4_combout ))))

	.dataa(\Uregs|dlc [8]),
	.datab(\Uregs|start_dlc~q ),
	.datac(\Uregs|dl [8]),
	.datad(\Uregs|WideOr1~4_combout ),
	.cin(gnd),
	.combout(\Uregs|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Add0~8 .lut_mask = 16'hE2F2;
defparam \Uregs|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y17_N1
dffeas \Uregs|dl[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [7]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|dl[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|dl [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|dl[7] .is_wysiwyg = "true";
defparam \Uregs|dl[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N0
cycloneive_lcell_comb \Uregs|dlc[0]~16 (
// Equation(s):
// \Uregs|dlc[0]~16_combout  = \Uregs|Add0~0_combout  $ (VCC)
// \Uregs|dlc[0]~17  = CARRY(\Uregs|Add0~0_combout )

	.dataa(\Uregs|Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Uregs|dlc[0]~16_combout ),
	.cout(\Uregs|dlc[0]~17 ));
// synopsys translate_off
defparam \Uregs|dlc[0]~16 .lut_mask = 16'h55AA;
defparam \Uregs|dlc[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y17_N1
dffeas \Uregs|dlc[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|dlc[0]~16_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|dlc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|dlc[0] .is_wysiwyg = "true";
defparam \Uregs|dlc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N30
cycloneive_lcell_comb \Uregs|Add0~0 (
// Equation(s):
// \Uregs|Add0~0_combout  = (\Uregs|start_dlc~q  & (((\Uregs|dl [0])))) # (!\Uregs|start_dlc~q  & ((\Uregs|dlc [0]) # ((!\Uregs|WideOr1~4_combout  & \Uregs|dl [0]))))

	.dataa(\Uregs|start_dlc~q ),
	.datab(\Uregs|WideOr1~4_combout ),
	.datac(\Uregs|dlc [0]),
	.datad(\Uregs|dl [0]),
	.cin(gnd),
	.combout(\Uregs|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Add0~0 .lut_mask = 16'hFB50;
defparam \Uregs|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N2
cycloneive_lcell_comb \Uregs|dlc[1]~18 (
// Equation(s):
// \Uregs|dlc[1]~18_combout  = (\Uregs|Add0~1_combout  & (\Uregs|dlc[0]~17  & VCC)) # (!\Uregs|Add0~1_combout  & (!\Uregs|dlc[0]~17 ))
// \Uregs|dlc[1]~19  = CARRY((!\Uregs|Add0~1_combout  & !\Uregs|dlc[0]~17 ))

	.dataa(\Uregs|Add0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|dlc[0]~17 ),
	.combout(\Uregs|dlc[1]~18_combout ),
	.cout(\Uregs|dlc[1]~19 ));
// synopsys translate_off
defparam \Uregs|dlc[1]~18 .lut_mask = 16'hA505;
defparam \Uregs|dlc[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y17_N3
dffeas \Uregs|dlc[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|dlc[1]~18_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|dlc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|dlc[1] .is_wysiwyg = "true";
defparam \Uregs|dlc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N20
cycloneive_lcell_comb \Uregs|Add0~1 (
// Equation(s):
// \Uregs|Add0~1_combout  = (\Uregs|start_dlc~q  & (((\Uregs|dl [1])))) # (!\Uregs|start_dlc~q  & ((\Uregs|dlc [1]) # ((\Uregs|dl [1] & !\Uregs|WideOr1~4_combout ))))

	.dataa(\Uregs|dlc [1]),
	.datab(\Uregs|dl [1]),
	.datac(\Uregs|start_dlc~q ),
	.datad(\Uregs|WideOr1~4_combout ),
	.cin(gnd),
	.combout(\Uregs|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Add0~1 .lut_mask = 16'hCACE;
defparam \Uregs|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N4
cycloneive_lcell_comb \Uregs|dlc[2]~20 (
// Equation(s):
// \Uregs|dlc[2]~20_combout  = (\Uregs|Add0~2_combout  & ((GND) # (!\Uregs|dlc[1]~19 ))) # (!\Uregs|Add0~2_combout  & (\Uregs|dlc[1]~19  $ (GND)))
// \Uregs|dlc[2]~21  = CARRY((\Uregs|Add0~2_combout ) # (!\Uregs|dlc[1]~19 ))

	.dataa(gnd),
	.datab(\Uregs|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|dlc[1]~19 ),
	.combout(\Uregs|dlc[2]~20_combout ),
	.cout(\Uregs|dlc[2]~21 ));
// synopsys translate_off
defparam \Uregs|dlc[2]~20 .lut_mask = 16'h3CCF;
defparam \Uregs|dlc[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y17_N5
dffeas \Uregs|dlc[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|dlc[2]~20_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|dlc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|dlc[2] .is_wysiwyg = "true";
defparam \Uregs|dlc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N26
cycloneive_lcell_comb \Uregs|Add0~2 (
// Equation(s):
// \Uregs|Add0~2_combout  = (\Uregs|start_dlc~q  & (((\Uregs|dl [2])))) # (!\Uregs|start_dlc~q  & ((\Uregs|dlc [2]) # ((\Uregs|dl [2] & !\Uregs|WideOr1~4_combout ))))

	.dataa(\Uregs|start_dlc~q ),
	.datab(\Uregs|dlc [2]),
	.datac(\Uregs|dl [2]),
	.datad(\Uregs|WideOr1~4_combout ),
	.cin(gnd),
	.combout(\Uregs|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Add0~2 .lut_mask = 16'hE4F4;
defparam \Uregs|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N6
cycloneive_lcell_comb \Uregs|dlc[3]~22 (
// Equation(s):
// \Uregs|dlc[3]~22_combout  = (\Uregs|Add0~3_combout  & (\Uregs|dlc[2]~21  & VCC)) # (!\Uregs|Add0~3_combout  & (!\Uregs|dlc[2]~21 ))
// \Uregs|dlc[3]~23  = CARRY((!\Uregs|Add0~3_combout  & !\Uregs|dlc[2]~21 ))

	.dataa(\Uregs|Add0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|dlc[2]~21 ),
	.combout(\Uregs|dlc[3]~22_combout ),
	.cout(\Uregs|dlc[3]~23 ));
// synopsys translate_off
defparam \Uregs|dlc[3]~22 .lut_mask = 16'hA505;
defparam \Uregs|dlc[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y17_N7
dffeas \Uregs|dlc[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|dlc[3]~22_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|dlc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|dlc[3] .is_wysiwyg = "true";
defparam \Uregs|dlc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N4
cycloneive_lcell_comb \Uregs|Add0~3 (
// Equation(s):
// \Uregs|Add0~3_combout  = (\Uregs|start_dlc~q  & (((\Uregs|dl [3])))) # (!\Uregs|start_dlc~q  & ((\Uregs|dlc [3]) # ((\Uregs|dl [3] & !\Uregs|WideOr1~4_combout ))))

	.dataa(\Uregs|start_dlc~q ),
	.datab(\Uregs|dlc [3]),
	.datac(\Uregs|dl [3]),
	.datad(\Uregs|WideOr1~4_combout ),
	.cin(gnd),
	.combout(\Uregs|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Add0~3 .lut_mask = 16'hE4F4;
defparam \Uregs|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N8
cycloneive_lcell_comb \Uregs|dlc[4]~24 (
// Equation(s):
// \Uregs|dlc[4]~24_combout  = (\Uregs|Add0~4_combout  & ((GND) # (!\Uregs|dlc[3]~23 ))) # (!\Uregs|Add0~4_combout  & (\Uregs|dlc[3]~23  $ (GND)))
// \Uregs|dlc[4]~25  = CARRY((\Uregs|Add0~4_combout ) # (!\Uregs|dlc[3]~23 ))

	.dataa(\Uregs|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|dlc[3]~23 ),
	.combout(\Uregs|dlc[4]~24_combout ),
	.cout(\Uregs|dlc[4]~25 ));
// synopsys translate_off
defparam \Uregs|dlc[4]~24 .lut_mask = 16'h5AAF;
defparam \Uregs|dlc[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y17_N9
dffeas \Uregs|dlc[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|dlc[4]~24_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|dlc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|dlc[4] .is_wysiwyg = "true";
defparam \Uregs|dlc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N2
cycloneive_lcell_comb \Uregs|Add0~4 (
// Equation(s):
// \Uregs|Add0~4_combout  = (\Uregs|start_dlc~q  & (\Uregs|dl [4])) # (!\Uregs|start_dlc~q  & ((\Uregs|dlc [4]) # ((\Uregs|dl [4] & !\Uregs|WideOr1~4_combout ))))

	.dataa(\Uregs|start_dlc~q ),
	.datab(\Uregs|dl [4]),
	.datac(\Uregs|dlc [4]),
	.datad(\Uregs|WideOr1~4_combout ),
	.cin(gnd),
	.combout(\Uregs|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Add0~4 .lut_mask = 16'hD8DC;
defparam \Uregs|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N10
cycloneive_lcell_comb \Uregs|dlc[5]~26 (
// Equation(s):
// \Uregs|dlc[5]~26_combout  = (\Uregs|Add0~5_combout  & (\Uregs|dlc[4]~25  & VCC)) # (!\Uregs|Add0~5_combout  & (!\Uregs|dlc[4]~25 ))
// \Uregs|dlc[5]~27  = CARRY((!\Uregs|Add0~5_combout  & !\Uregs|dlc[4]~25 ))

	.dataa(gnd),
	.datab(\Uregs|Add0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|dlc[4]~25 ),
	.combout(\Uregs|dlc[5]~26_combout ),
	.cout(\Uregs|dlc[5]~27 ));
// synopsys translate_off
defparam \Uregs|dlc[5]~26 .lut_mask = 16'hC303;
defparam \Uregs|dlc[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y17_N11
dffeas \Uregs|dlc[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|dlc[5]~26_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|dlc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|dlc[5] .is_wysiwyg = "true";
defparam \Uregs|dlc[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y17_N15
dffeas \Uregs|dl[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [5]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|dl[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|dl [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|dl[5] .is_wysiwyg = "true";
defparam \Uregs|dl[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N14
cycloneive_lcell_comb \Uregs|Add0~5 (
// Equation(s):
// \Uregs|Add0~5_combout  = (\Uregs|start_dlc~q  & (((\Uregs|dl [5])))) # (!\Uregs|start_dlc~q  & ((\Uregs|dlc [5]) # ((\Uregs|dl [5] & !\Uregs|WideOr1~4_combout ))))

	.dataa(\Uregs|dlc [5]),
	.datab(\Uregs|start_dlc~q ),
	.datac(\Uregs|dl [5]),
	.datad(\Uregs|WideOr1~4_combout ),
	.cin(gnd),
	.combout(\Uregs|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Add0~5 .lut_mask = 16'hE2F2;
defparam \Uregs|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N12
cycloneive_lcell_comb \Uregs|dlc[6]~28 (
// Equation(s):
// \Uregs|dlc[6]~28_combout  = (\Uregs|Add0~6_combout  & ((GND) # (!\Uregs|dlc[5]~27 ))) # (!\Uregs|Add0~6_combout  & (\Uregs|dlc[5]~27  $ (GND)))
// \Uregs|dlc[6]~29  = CARRY((\Uregs|Add0~6_combout ) # (!\Uregs|dlc[5]~27 ))

	.dataa(gnd),
	.datab(\Uregs|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|dlc[5]~27 ),
	.combout(\Uregs|dlc[6]~28_combout ),
	.cout(\Uregs|dlc[6]~29 ));
// synopsys translate_off
defparam \Uregs|dlc[6]~28 .lut_mask = 16'h3CCF;
defparam \Uregs|dlc[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y17_N13
dffeas \Uregs|dlc[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|dlc[6]~28_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|dlc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|dlc[6] .is_wysiwyg = "true";
defparam \Uregs|dlc[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y17_N19
dffeas \Uregs|dl[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [6]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|dl[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|dl [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|dl[6] .is_wysiwyg = "true";
defparam \Uregs|dl[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N12
cycloneive_lcell_comb \Uregs|Add0~6 (
// Equation(s):
// \Uregs|Add0~6_combout  = (\Uregs|start_dlc~q  & (((\Uregs|dl [6])))) # (!\Uregs|start_dlc~q  & ((\Uregs|dlc [6]) # ((!\Uregs|WideOr1~4_combout  & \Uregs|dl [6]))))

	.dataa(\Uregs|dlc [6]),
	.datab(\Uregs|WideOr1~4_combout ),
	.datac(\Uregs|dl [6]),
	.datad(\Uregs|start_dlc~q ),
	.cin(gnd),
	.combout(\Uregs|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Add0~6 .lut_mask = 16'hF0BA;
defparam \Uregs|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N14
cycloneive_lcell_comb \Uregs|dlc[7]~30 (
// Equation(s):
// \Uregs|dlc[7]~30_combout  = (\Uregs|Add0~7_combout  & (\Uregs|dlc[6]~29  & VCC)) # (!\Uregs|Add0~7_combout  & (!\Uregs|dlc[6]~29 ))
// \Uregs|dlc[7]~31  = CARRY((!\Uregs|Add0~7_combout  & !\Uregs|dlc[6]~29 ))

	.dataa(\Uregs|Add0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|dlc[6]~29 ),
	.combout(\Uregs|dlc[7]~30_combout ),
	.cout(\Uregs|dlc[7]~31 ));
// synopsys translate_off
defparam \Uregs|dlc[7]~30 .lut_mask = 16'hA505;
defparam \Uregs|dlc[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y17_N15
dffeas \Uregs|dlc[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|dlc[7]~30_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|dlc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|dlc[7] .is_wysiwyg = "true";
defparam \Uregs|dlc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N6
cycloneive_lcell_comb \Uregs|Add0~7 (
// Equation(s):
// \Uregs|Add0~7_combout  = (\Uregs|start_dlc~q  & (\Uregs|dl [7])) # (!\Uregs|start_dlc~q  & ((\Uregs|dlc [7]) # ((\Uregs|dl [7] & !\Uregs|WideOr1~4_combout ))))

	.dataa(\Uregs|dl [7]),
	.datab(\Uregs|dlc [7]),
	.datac(\Uregs|start_dlc~q ),
	.datad(\Uregs|WideOr1~4_combout ),
	.cin(gnd),
	.combout(\Uregs|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Add0~7 .lut_mask = 16'hACAE;
defparam \Uregs|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N16
cycloneive_lcell_comb \Uregs|dlc[8]~32 (
// Equation(s):
// \Uregs|dlc[8]~32_combout  = (\Uregs|Add0~8_combout  & ((GND) # (!\Uregs|dlc[7]~31 ))) # (!\Uregs|Add0~8_combout  & (\Uregs|dlc[7]~31  $ (GND)))
// \Uregs|dlc[8]~33  = CARRY((\Uregs|Add0~8_combout ) # (!\Uregs|dlc[7]~31 ))

	.dataa(gnd),
	.datab(\Uregs|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|dlc[7]~31 ),
	.combout(\Uregs|dlc[8]~32_combout ),
	.cout(\Uregs|dlc[8]~33 ));
// synopsys translate_off
defparam \Uregs|dlc[8]~32 .lut_mask = 16'h3CCF;
defparam \Uregs|dlc[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y17_N17
dffeas \Uregs|dlc[8] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|dlc[8]~32_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|dlc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|dlc[8] .is_wysiwyg = "true";
defparam \Uregs|dlc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N18
cycloneive_lcell_comb \Uregs|Add0~10 (
// Equation(s):
// \Uregs|Add0~10_combout  = (\Uregs|start_dlc~q  & (((\Uregs|dl [10])))) # (!\Uregs|start_dlc~q  & ((\Uregs|dlc [10]) # ((\Uregs|dl [10] & !\Uregs|WideOr1~4_combout ))))

	.dataa(\Uregs|start_dlc~q ),
	.datab(\Uregs|dlc [10]),
	.datac(\Uregs|dl [10]),
	.datad(\Uregs|WideOr1~4_combout ),
	.cin(gnd),
	.combout(\Uregs|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Add0~10 .lut_mask = 16'hE4F4;
defparam \Uregs|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N18
cycloneive_lcell_comb \Uregs|dlc[9]~34 (
// Equation(s):
// \Uregs|dlc[9]~34_combout  = (\Uregs|Add0~9_combout  & (\Uregs|dlc[8]~33  & VCC)) # (!\Uregs|Add0~9_combout  & (!\Uregs|dlc[8]~33 ))
// \Uregs|dlc[9]~35  = CARRY((!\Uregs|Add0~9_combout  & !\Uregs|dlc[8]~33 ))

	.dataa(\Uregs|Add0~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|dlc[8]~33 ),
	.combout(\Uregs|dlc[9]~34_combout ),
	.cout(\Uregs|dlc[9]~35 ));
// synopsys translate_off
defparam \Uregs|dlc[9]~34 .lut_mask = 16'hA505;
defparam \Uregs|dlc[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y17_N19
dffeas \Uregs|dlc[9] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|dlc[9]~34_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|dlc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|dlc[9] .is_wysiwyg = "true";
defparam \Uregs|dlc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N10
cycloneive_lcell_comb \Uregs|Add0~9 (
// Equation(s):
// \Uregs|Add0~9_combout  = (\Uregs|start_dlc~q  & (((\Uregs|dl [9])))) # (!\Uregs|start_dlc~q  & ((\Uregs|dlc [9]) # ((!\Uregs|WideOr1~4_combout  & \Uregs|dl [9]))))

	.dataa(\Uregs|WideOr1~4_combout ),
	.datab(\Uregs|dl [9]),
	.datac(\Uregs|start_dlc~q ),
	.datad(\Uregs|dlc [9]),
	.cin(gnd),
	.combout(\Uregs|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Add0~9 .lut_mask = 16'hCFC4;
defparam \Uregs|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N20
cycloneive_lcell_comb \Uregs|dlc[10]~36 (
// Equation(s):
// \Uregs|dlc[10]~36_combout  = (\Uregs|Add0~10_combout  & ((GND) # (!\Uregs|dlc[9]~35 ))) # (!\Uregs|Add0~10_combout  & (\Uregs|dlc[9]~35  $ (GND)))
// \Uregs|dlc[10]~37  = CARRY((\Uregs|Add0~10_combout ) # (!\Uregs|dlc[9]~35 ))

	.dataa(gnd),
	.datab(\Uregs|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|dlc[9]~35 ),
	.combout(\Uregs|dlc[10]~36_combout ),
	.cout(\Uregs|dlc[10]~37 ));
// synopsys translate_off
defparam \Uregs|dlc[10]~36 .lut_mask = 16'h3CCF;
defparam \Uregs|dlc[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y17_N21
dffeas \Uregs|dlc[10] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|dlc[10]~36_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|dlc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|dlc[10] .is_wysiwyg = "true";
defparam \Uregs|dlc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N24
cycloneive_lcell_comb \Uregs|Add0~11 (
// Equation(s):
// \Uregs|Add0~11_combout  = (\Uregs|start_dlc~q  & (((\Uregs|dl [11])))) # (!\Uregs|start_dlc~q  & ((\Uregs|dlc [11]) # ((\Uregs|dl [11] & !\Uregs|WideOr1~4_combout ))))

	.dataa(\Uregs|start_dlc~q ),
	.datab(\Uregs|dlc [11]),
	.datac(\Uregs|dl [11]),
	.datad(\Uregs|WideOr1~4_combout ),
	.cin(gnd),
	.combout(\Uregs|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Add0~11 .lut_mask = 16'hE4F4;
defparam \Uregs|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N22
cycloneive_lcell_comb \Uregs|dlc[11]~38 (
// Equation(s):
// \Uregs|dlc[11]~38_combout  = (\Uregs|Add0~11_combout  & (\Uregs|dlc[10]~37  & VCC)) # (!\Uregs|Add0~11_combout  & (!\Uregs|dlc[10]~37 ))
// \Uregs|dlc[11]~39  = CARRY((!\Uregs|Add0~11_combout  & !\Uregs|dlc[10]~37 ))

	.dataa(\Uregs|Add0~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|dlc[10]~37 ),
	.combout(\Uregs|dlc[11]~38_combout ),
	.cout(\Uregs|dlc[11]~39 ));
// synopsys translate_off
defparam \Uregs|dlc[11]~38 .lut_mask = 16'hA505;
defparam \Uregs|dlc[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y17_N23
dffeas \Uregs|dlc[11] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|dlc[11]~38_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|dlc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|dlc[11] .is_wysiwyg = "true";
defparam \Uregs|dlc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N10
cycloneive_lcell_comb \Uregs|WideOr1~2 (
// Equation(s):
// \Uregs|WideOr1~2_combout  = (\Uregs|dlc [8]) # ((\Uregs|dlc [10]) # ((\Uregs|dlc [9]) # (\Uregs|dlc [11])))

	.dataa(\Uregs|dlc [8]),
	.datab(\Uregs|dlc [10]),
	.datac(\Uregs|dlc [9]),
	.datad(\Uregs|dlc [11]),
	.cin(gnd),
	.combout(\Uregs|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|WideOr1~2 .lut_mask = 16'hFFFE;
defparam \Uregs|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N24
cycloneive_lcell_comb \Uregs|Add0~12 (
// Equation(s):
// \Uregs|Add0~12_combout  = (\Uregs|start_dlc~q  & (((\Uregs|dl [12])))) # (!\Uregs|start_dlc~q  & ((\Uregs|dlc [12]) # ((!\Uregs|WideOr1~4_combout  & \Uregs|dl [12]))))

	.dataa(\Uregs|dlc [12]),
	.datab(\Uregs|start_dlc~q ),
	.datac(\Uregs|WideOr1~4_combout ),
	.datad(\Uregs|dl [12]),
	.cin(gnd),
	.combout(\Uregs|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Add0~12 .lut_mask = 16'hEF22;
defparam \Uregs|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N24
cycloneive_lcell_comb \Uregs|dlc[12]~40 (
// Equation(s):
// \Uregs|dlc[12]~40_combout  = (\Uregs|Add0~12_combout  & ((GND) # (!\Uregs|dlc[11]~39 ))) # (!\Uregs|Add0~12_combout  & (\Uregs|dlc[11]~39  $ (GND)))
// \Uregs|dlc[12]~41  = CARRY((\Uregs|Add0~12_combout ) # (!\Uregs|dlc[11]~39 ))

	.dataa(gnd),
	.datab(\Uregs|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|dlc[11]~39 ),
	.combout(\Uregs|dlc[12]~40_combout ),
	.cout(\Uregs|dlc[12]~41 ));
// synopsys translate_off
defparam \Uregs|dlc[12]~40 .lut_mask = 16'h3CCF;
defparam \Uregs|dlc[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y17_N25
dffeas \Uregs|dlc[12] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|dlc[12]~40_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|dlc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|dlc[12] .is_wysiwyg = "true";
defparam \Uregs|dlc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N16
cycloneive_lcell_comb \Uregs|Add0~14 (
// Equation(s):
// \Uregs|Add0~14_combout  = (\Uregs|start_dlc~q  & (\Uregs|dl [14])) # (!\Uregs|start_dlc~q  & ((\Uregs|dlc [14]) # ((\Uregs|dl [14] & !\Uregs|WideOr1~4_combout ))))

	.dataa(\Uregs|start_dlc~q ),
	.datab(\Uregs|dl [14]),
	.datac(\Uregs|WideOr1~4_combout ),
	.datad(\Uregs|dlc [14]),
	.cin(gnd),
	.combout(\Uregs|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Add0~14 .lut_mask = 16'hDD8C;
defparam \Uregs|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N26
cycloneive_lcell_comb \Uregs|dlc[13]~42 (
// Equation(s):
// \Uregs|dlc[13]~42_combout  = (\Uregs|Add0~13_combout  & (\Uregs|dlc[12]~41  & VCC)) # (!\Uregs|Add0~13_combout  & (!\Uregs|dlc[12]~41 ))
// \Uregs|dlc[13]~43  = CARRY((!\Uregs|Add0~13_combout  & !\Uregs|dlc[12]~41 ))

	.dataa(\Uregs|Add0~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|dlc[12]~41 ),
	.combout(\Uregs|dlc[13]~42_combout ),
	.cout(\Uregs|dlc[13]~43 ));
// synopsys translate_off
defparam \Uregs|dlc[13]~42 .lut_mask = 16'hA505;
defparam \Uregs|dlc[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y17_N27
dffeas \Uregs|dlc[13] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|dlc[13]~42_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|dlc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|dlc[13] .is_wysiwyg = "true";
defparam \Uregs|dlc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N26
cycloneive_lcell_comb \Uregs|Add0~13 (
// Equation(s):
// \Uregs|Add0~13_combout  = (\Uregs|start_dlc~q  & (((\Uregs|dl [13])))) # (!\Uregs|start_dlc~q  & ((\Uregs|dlc [13]) # ((!\Uregs|WideOr1~4_combout  & \Uregs|dl [13]))))

	.dataa(\Uregs|WideOr1~4_combout ),
	.datab(\Uregs|dlc [13]),
	.datac(\Uregs|start_dlc~q ),
	.datad(\Uregs|dl [13]),
	.cin(gnd),
	.combout(\Uregs|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Add0~13 .lut_mask = 16'hFD0C;
defparam \Uregs|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N28
cycloneive_lcell_comb \Uregs|dlc[14]~44 (
// Equation(s):
// \Uregs|dlc[14]~44_combout  = (\Uregs|Add0~14_combout  & ((GND) # (!\Uregs|dlc[13]~43 ))) # (!\Uregs|Add0~14_combout  & (\Uregs|dlc[13]~43  $ (GND)))
// \Uregs|dlc[14]~45  = CARRY((\Uregs|Add0~14_combout ) # (!\Uregs|dlc[13]~43 ))

	.dataa(\Uregs|Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|dlc[13]~43 ),
	.combout(\Uregs|dlc[14]~44_combout ),
	.cout(\Uregs|dlc[14]~45 ));
// synopsys translate_off
defparam \Uregs|dlc[14]~44 .lut_mask = 16'h5AAF;
defparam \Uregs|dlc[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y17_N29
dffeas \Uregs|dlc[14] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|dlc[14]~44_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|dlc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|dlc[14] .is_wysiwyg = "true";
defparam \Uregs|dlc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N30
cycloneive_lcell_comb \Uregs|Add0~15 (
// Equation(s):
// \Uregs|Add0~15_combout  = (\Uregs|start_dlc~q  & (((\Uregs|dl [15])))) # (!\Uregs|start_dlc~q  & ((\Uregs|dlc [15]) # ((!\Uregs|WideOr1~4_combout  & \Uregs|dl [15]))))

	.dataa(\Uregs|WideOr1~4_combout ),
	.datab(\Uregs|dl [15]),
	.datac(\Uregs|dlc [15]),
	.datad(\Uregs|start_dlc~q ),
	.cin(gnd),
	.combout(\Uregs|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Add0~15 .lut_mask = 16'hCCF4;
defparam \Uregs|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N30
cycloneive_lcell_comb \Uregs|dlc[15]~46 (
// Equation(s):
// \Uregs|dlc[15]~46_combout  = \Uregs|dlc[14]~45  $ (!\Uregs|Add0~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uregs|Add0~15_combout ),
	.cin(\Uregs|dlc[14]~45 ),
	.combout(\Uregs|dlc[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|dlc[15]~46 .lut_mask = 16'hF00F;
defparam \Uregs|dlc[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y17_N31
dffeas \Uregs|dlc[15] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|dlc[15]~46_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|dlc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|dlc[15] .is_wysiwyg = "true";
defparam \Uregs|dlc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N20
cycloneive_lcell_comb \Uregs|WideOr1~3 (
// Equation(s):
// \Uregs|WideOr1~3_combout  = (\Uregs|dlc [12]) # ((\Uregs|dlc [14]) # ((\Uregs|dlc [15]) # (\Uregs|dlc [13])))

	.dataa(\Uregs|dlc [12]),
	.datab(\Uregs|dlc [14]),
	.datac(\Uregs|dlc [15]),
	.datad(\Uregs|dlc [13]),
	.cin(gnd),
	.combout(\Uregs|WideOr1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|WideOr1~3 .lut_mask = 16'hFFFE;
defparam \Uregs|WideOr1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N22
cycloneive_lcell_comb \Uregs|WideOr1~0 (
// Equation(s):
// \Uregs|WideOr1~0_combout  = (\Uregs|dlc [0]) # ((\Uregs|dlc [2]) # ((\Uregs|dlc [3]) # (\Uregs|dlc [1])))

	.dataa(\Uregs|dlc [0]),
	.datab(\Uregs|dlc [2]),
	.datac(\Uregs|dlc [3]),
	.datad(\Uregs|dlc [1]),
	.cin(gnd),
	.combout(\Uregs|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|WideOr1~0 .lut_mask = 16'hFFFE;
defparam \Uregs|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N0
cycloneive_lcell_comb \Uregs|WideOr1~1 (
// Equation(s):
// \Uregs|WideOr1~1_combout  = (\Uregs|dlc [5]) # ((\Uregs|dlc [4]) # ((\Uregs|dlc [7]) # (\Uregs|dlc [6])))

	.dataa(\Uregs|dlc [5]),
	.datab(\Uregs|dlc [4]),
	.datac(\Uregs|dlc [7]),
	.datad(\Uregs|dlc [6]),
	.cin(gnd),
	.combout(\Uregs|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|WideOr1~1 .lut_mask = 16'hFFFE;
defparam \Uregs|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N28
cycloneive_lcell_comb \Uregs|WideOr1~4 (
// Equation(s):
// \Uregs|WideOr1~4_combout  = (\Uregs|WideOr1~2_combout ) # ((\Uregs|WideOr1~3_combout ) # ((\Uregs|WideOr1~0_combout ) # (\Uregs|WideOr1~1_combout )))

	.dataa(\Uregs|WideOr1~2_combout ),
	.datab(\Uregs|WideOr1~3_combout ),
	.datac(\Uregs|WideOr1~0_combout ),
	.datad(\Uregs|WideOr1~1_combout ),
	.cin(gnd),
	.combout(\Uregs|WideOr1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|WideOr1~4 .lut_mask = 16'hFFFE;
defparam \Uregs|WideOr1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N18
cycloneive_lcell_comb \Uregs|WideOr0~3 (
// Equation(s):
// \Uregs|WideOr0~3_combout  = (\Uregs|dl [7]) # ((\Uregs|dl [4]) # ((\Uregs|dl [6]) # (\Uregs|dl [5])))

	.dataa(\Uregs|dl [7]),
	.datab(\Uregs|dl [4]),
	.datac(\Uregs|dl [6]),
	.datad(\Uregs|dl [5]),
	.cin(gnd),
	.combout(\Uregs|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|WideOr0~3 .lut_mask = 16'hFFFE;
defparam \Uregs|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N8
cycloneive_lcell_comb \Uregs|always29~0 (
// Equation(s):
// \Uregs|always29~0_combout  = (!\Uregs|WideOr1~4_combout  & ((\Uregs|WideOr0~4_combout ) # ((\Uregs|WideOr0~2_combout ) # (\Uregs|WideOr0~3_combout ))))

	.dataa(\Uregs|WideOr0~4_combout ),
	.datab(\Uregs|WideOr0~2_combout ),
	.datac(\Uregs|WideOr1~4_combout ),
	.datad(\Uregs|WideOr0~3_combout ),
	.cin(gnd),
	.combout(\Uregs|always29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|always29~0 .lut_mask = 16'h0F0E;
defparam \Uregs|always29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N3
dffeas \Uregs|enable (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|always29~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|enable .is_wysiwyg = "true";
defparam \Uregs|enable .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N2
cycloneive_lcell_comb \Uregs|receiver|counter_b[7]~10 (
// Equation(s):
// \Uregs|receiver|counter_b[7]~10_combout  = (\Uregs|serial_in~0_combout ) # ((\Uregs|enable~q  & ((!\Uregs|receiver|Equal0~0_combout ) # (!\Uregs|receiver|Equal0~1_combout ))))

	.dataa(\Uregs|receiver|Equal0~1_combout ),
	.datab(\Uregs|receiver|Equal0~0_combout ),
	.datac(\Uregs|serial_in~0_combout ),
	.datad(\Uregs|enable~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|counter_b[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|counter_b[7]~10 .lut_mask = 16'hF7F0;
defparam \Uregs|receiver|counter_b[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y16_N9
dffeas \Uregs|receiver|counter_b[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|counter_b[0]~8_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Uregs|serial_in~0_combout ),
	.ena(\Uregs|receiver|counter_b[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|counter_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|counter_b[0] .is_wysiwyg = "true";
defparam \Uregs|receiver|counter_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N10
cycloneive_lcell_comb \Uregs|receiver|counter_b[1]~11 (
// Equation(s):
// \Uregs|receiver|counter_b[1]~11_combout  = (\Uregs|receiver|counter_b [1] & (\Uregs|receiver|counter_b[0]~9  $ (GND))) # (!\Uregs|receiver|counter_b [1] & (!\Uregs|receiver|counter_b[0]~9  & VCC))
// \Uregs|receiver|counter_b[1]~12  = CARRY((\Uregs|receiver|counter_b [1] & !\Uregs|receiver|counter_b[0]~9 ))

	.dataa(\Uregs|receiver|counter_b [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|receiver|counter_b[0]~9 ),
	.combout(\Uregs|receiver|counter_b[1]~11_combout ),
	.cout(\Uregs|receiver|counter_b[1]~12 ));
// synopsys translate_off
defparam \Uregs|receiver|counter_b[1]~11 .lut_mask = 16'hA50A;
defparam \Uregs|receiver|counter_b[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y16_N11
dffeas \Uregs|receiver|counter_b[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|counter_b[1]~11_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Uregs|serial_in~0_combout ),
	.ena(\Uregs|receiver|counter_b[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|counter_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|counter_b[1] .is_wysiwyg = "true";
defparam \Uregs|receiver|counter_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N12
cycloneive_lcell_comb \Uregs|receiver|counter_b[2]~13 (
// Equation(s):
// \Uregs|receiver|counter_b[2]~13_combout  = (\Uregs|receiver|counter_b [2] & (!\Uregs|receiver|counter_b[1]~12 )) # (!\Uregs|receiver|counter_b [2] & ((\Uregs|receiver|counter_b[1]~12 ) # (GND)))
// \Uregs|receiver|counter_b[2]~14  = CARRY((!\Uregs|receiver|counter_b[1]~12 ) # (!\Uregs|receiver|counter_b [2]))

	.dataa(\Uregs|receiver|counter_b [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|receiver|counter_b[1]~12 ),
	.combout(\Uregs|receiver|counter_b[2]~13_combout ),
	.cout(\Uregs|receiver|counter_b[2]~14 ));
// synopsys translate_off
defparam \Uregs|receiver|counter_b[2]~13 .lut_mask = 16'h5A5F;
defparam \Uregs|receiver|counter_b[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y16_N13
dffeas \Uregs|receiver|counter_b[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|counter_b[2]~13_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Uregs|serial_in~0_combout ),
	.ena(\Uregs|receiver|counter_b[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|counter_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|counter_b[2] .is_wysiwyg = "true";
defparam \Uregs|receiver|counter_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N14
cycloneive_lcell_comb \Uregs|receiver|counter_b[3]~15 (
// Equation(s):
// \Uregs|receiver|counter_b[3]~15_combout  = (\Uregs|receiver|counter_b [3] & (\Uregs|receiver|counter_b[2]~14  $ (GND))) # (!\Uregs|receiver|counter_b [3] & (!\Uregs|receiver|counter_b[2]~14  & VCC))
// \Uregs|receiver|counter_b[3]~16  = CARRY((\Uregs|receiver|counter_b [3] & !\Uregs|receiver|counter_b[2]~14 ))

	.dataa(gnd),
	.datab(\Uregs|receiver|counter_b [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|receiver|counter_b[2]~14 ),
	.combout(\Uregs|receiver|counter_b[3]~15_combout ),
	.cout(\Uregs|receiver|counter_b[3]~16 ));
// synopsys translate_off
defparam \Uregs|receiver|counter_b[3]~15 .lut_mask = 16'hC30C;
defparam \Uregs|receiver|counter_b[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y16_N15
dffeas \Uregs|receiver|counter_b[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|counter_b[3]~15_combout ),
	.asdata(\Uregs|Decoder3~0_wirecell_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Uregs|serial_in~0_combout ),
	.ena(\Uregs|receiver|counter_b[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|counter_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|counter_b[3] .is_wysiwyg = "true";
defparam \Uregs|receiver|counter_b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N16
cycloneive_lcell_comb \Uregs|receiver|counter_b[4]~17 (
// Equation(s):
// \Uregs|receiver|counter_b[4]~17_combout  = (\Uregs|receiver|counter_b [4] & (!\Uregs|receiver|counter_b[3]~16 )) # (!\Uregs|receiver|counter_b [4] & ((\Uregs|receiver|counter_b[3]~16 ) # (GND)))
// \Uregs|receiver|counter_b[4]~18  = CARRY((!\Uregs|receiver|counter_b[3]~16 ) # (!\Uregs|receiver|counter_b [4]))

	.dataa(gnd),
	.datab(\Uregs|receiver|counter_b [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|receiver|counter_b[3]~16 ),
	.combout(\Uregs|receiver|counter_b[4]~17_combout ),
	.cout(\Uregs|receiver|counter_b[4]~18 ));
// synopsys translate_off
defparam \Uregs|receiver|counter_b[4]~17 .lut_mask = 16'h3C3F;
defparam \Uregs|receiver|counter_b[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y16_N17
dffeas \Uregs|receiver|counter_b[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|counter_b[4]~17_combout ),
	.asdata(\Uregs|WideOr4~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Uregs|serial_in~0_combout ),
	.ena(\Uregs|receiver|counter_b[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|counter_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|counter_b[4] .is_wysiwyg = "true";
defparam \Uregs|receiver|counter_b[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N18
cycloneive_lcell_comb \Uregs|receiver|counter_b[5]~19 (
// Equation(s):
// \Uregs|receiver|counter_b[5]~19_combout  = (\Uregs|receiver|counter_b [5] & (\Uregs|receiver|counter_b[4]~18  & VCC)) # (!\Uregs|receiver|counter_b [5] & (!\Uregs|receiver|counter_b[4]~18 ))
// \Uregs|receiver|counter_b[5]~20  = CARRY((!\Uregs|receiver|counter_b [5] & !\Uregs|receiver|counter_b[4]~18 ))

	.dataa(gnd),
	.datab(\Uregs|receiver|counter_b [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|receiver|counter_b[4]~18 ),
	.combout(\Uregs|receiver|counter_b[5]~19_combout ),
	.cout(\Uregs|receiver|counter_b[5]~20 ));
// synopsys translate_off
defparam \Uregs|receiver|counter_b[5]~19 .lut_mask = 16'hC303;
defparam \Uregs|receiver|counter_b[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y16_N19
dffeas \Uregs|receiver|counter_b[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|counter_b[5]~19_combout ),
	.asdata(\Uregs|receiver|WideOr6~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Uregs|serial_in~0_combout ),
	.ena(\Uregs|receiver|counter_b[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|counter_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|counter_b[5] .is_wysiwyg = "true";
defparam \Uregs|receiver|counter_b[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N20
cycloneive_lcell_comb \Uregs|receiver|counter_b[6]~21 (
// Equation(s):
// \Uregs|receiver|counter_b[6]~21_combout  = (\Uregs|receiver|counter_b [6] & ((GND) # (!\Uregs|receiver|counter_b[5]~20 ))) # (!\Uregs|receiver|counter_b [6] & (\Uregs|receiver|counter_b[5]~20  $ (GND)))
// \Uregs|receiver|counter_b[6]~22  = CARRY((\Uregs|receiver|counter_b [6]) # (!\Uregs|receiver|counter_b[5]~20 ))

	.dataa(gnd),
	.datab(\Uregs|receiver|counter_b [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|receiver|counter_b[5]~20 ),
	.combout(\Uregs|receiver|counter_b[6]~21_combout ),
	.cout(\Uregs|receiver|counter_b[6]~22 ));
// synopsys translate_off
defparam \Uregs|receiver|counter_b[6]~21 .lut_mask = 16'h3CCF;
defparam \Uregs|receiver|counter_b[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y16_N21
dffeas \Uregs|receiver|counter_b[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|counter_b[6]~21_combout ),
	.asdata(\Uregs|receiver|WideOr5~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Uregs|serial_in~0_combout ),
	.ena(\Uregs|receiver|counter_b[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|counter_b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|counter_b[6] .is_wysiwyg = "true";
defparam \Uregs|receiver|counter_b[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N22
cycloneive_lcell_comb \Uregs|receiver|counter_b[7]~23 (
// Equation(s):
// \Uregs|receiver|counter_b[7]~23_combout  = \Uregs|receiver|counter_b [7] $ (!\Uregs|receiver|counter_b[6]~22 )

	.dataa(\Uregs|receiver|counter_b [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Uregs|receiver|counter_b[6]~22 ),
	.combout(\Uregs|receiver|counter_b[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|counter_b[7]~23 .lut_mask = 16'hA5A5;
defparam \Uregs|receiver|counter_b[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y16_N23
dffeas \Uregs|receiver|counter_b[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|counter_b[7]~23_combout ),
	.asdata(\Uregs|receiver|WideOr5~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Uregs|serial_in~0_combout ),
	.ena(\Uregs|receiver|counter_b[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|counter_b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|counter_b[7] .is_wysiwyg = "true";
defparam \Uregs|receiver|counter_b[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N30
cycloneive_lcell_comb \Uregs|receiver|Equal0~1 (
// Equation(s):
// \Uregs|receiver|Equal0~1_combout  = (!\Uregs|receiver|counter_b [5] & (!\Uregs|receiver|counter_b [6] & (\Uregs|receiver|counter_b [7] & \Uregs|receiver|counter_b [4])))

	.dataa(\Uregs|receiver|counter_b [5]),
	.datab(\Uregs|receiver|counter_b [6]),
	.datac(\Uregs|receiver|counter_b [7]),
	.datad(\Uregs|receiver|counter_b [4]),
	.cin(gnd),
	.combout(\Uregs|receiver|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Equal0~1 .lut_mask = 16'h1000;
defparam \Uregs|receiver|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N28
cycloneive_lcell_comb \Uregs|receiver|rf_push~1 (
// Equation(s):
// \Uregs|receiver|rf_push~1_combout  = (\Uregs|receiver|rframing_error~q  & (!\Uregs|serial_in~0_combout  & ((!\Uregs|receiver|Equal0~0_combout ) # (!\Uregs|receiver|Equal0~1_combout ))))

	.dataa(\Uregs|receiver|Equal0~1_combout ),
	.datab(\Uregs|receiver|rframing_error~q ),
	.datac(\Uregs|serial_in~0_combout ),
	.datad(\Uregs|receiver|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|rf_push~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rf_push~1 .lut_mask = 16'h040C;
defparam \Uregs|receiver|rf_push~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N30
cycloneive_lcell_comb \Uregs|receiver|Selector11~1 (
// Equation(s):
// \Uregs|receiver|Selector11~1_combout  = (\Uregs|receiver|rstate [2]) # ((\Uregs|receiver|rstate [1] & ((\Uregs|receiver|rstate [0]) # (!\Uregs|receiver|rstate [3]))) # (!\Uregs|receiver|rstate [1] & ((\Uregs|receiver|rstate [3]))))

	.dataa(\Uregs|receiver|rstate [2]),
	.datab(\Uregs|receiver|rstate [1]),
	.datac(\Uregs|receiver|rstate [0]),
	.datad(\Uregs|receiver|rstate [3]),
	.cin(gnd),
	.combout(\Uregs|receiver|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Selector11~1 .lut_mask = 16'hFBEE;
defparam \Uregs|receiver|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N0
cycloneive_lcell_comb \Uregs|receiver|rf_push~0 (
// Equation(s):
// \Uregs|receiver|rf_push~0_combout  = (!\Uregs|receiver|Selector11~1_combout  & \Uregs|enable~q )

	.dataa(gnd),
	.datab(\Uregs|receiver|Selector11~1_combout ),
	.datac(gnd),
	.datad(\Uregs|enable~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|rf_push~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rf_push~0 .lut_mask = 16'h3300;
defparam \Uregs|receiver|rf_push~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N14
cycloneive_lcell_comb \Uregs|receiver|rf_push~2 (
// Equation(s):
// \Uregs|receiver|rf_push~2_combout  = (\Uregs|receiver|rf_push~0_combout  & (\Uregs|receiver|Selector11~0_combout  & ((\Uregs|receiver|rf_push~q ) # (!\Uregs|receiver|rf_push~1_combout )))) # (!\Uregs|receiver|rf_push~0_combout  & 
// (((\Uregs|receiver|rf_push~q ))))

	.dataa(\Uregs|receiver|rf_push~1_combout ),
	.datab(\Uregs|receiver|Selector11~0_combout ),
	.datac(\Uregs|receiver|rf_push~q ),
	.datad(\Uregs|receiver|rf_push~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|rf_push~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rf_push~2 .lut_mask = 16'hC4F0;
defparam \Uregs|receiver|rf_push~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y18_N15
dffeas \Uregs|receiver|rf_push (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|rf_push~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rf_push~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rf_push .is_wysiwyg = "true";
defparam \Uregs|receiver|rf_push .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y20_N23
dffeas \Uregs|receiver|rf_push_q (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|rf_push~q ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rf_push_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rf_push_q .is_wysiwyg = "true";
defparam \Uregs|receiver|rf_push_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N6
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|top[2]~1 (
// Equation(s):
// \Uregs|receiver|fifo_rx|top[2]~1_combout  = (\Uregs|rx_reset~q ) # ((!\Uregs|receiver|rf_push_q~q  & \Uregs|receiver|rf_push~q ))

	.dataa(gnd),
	.datab(\Uregs|rx_reset~q ),
	.datac(\Uregs|receiver|rf_push_q~q ),
	.datad(\Uregs|receiver|rf_push~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|top[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|top[2]~1 .lut_mask = 16'hCFCC;
defparam \Uregs|receiver|fifo_rx|top[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N5
dffeas \Uregs|receiver|fifo_rx|top[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|fifo_rx|top~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|receiver|fifo_rx|top[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|top [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|top[0] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|top[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N30
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Add0~1 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Add0~1_combout  = \Uregs|receiver|fifo_rx|top [2] $ (((\Uregs|receiver|fifo_rx|top [0] & \Uregs|receiver|fifo_rx|top [1])))

	.dataa(gnd),
	.datab(\Uregs|receiver|fifo_rx|top [0]),
	.datac(\Uregs|receiver|fifo_rx|top [2]),
	.datad(\Uregs|receiver|fifo_rx|top [1]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Add0~1 .lut_mask = 16'h3CF0;
defparam \Uregs|receiver|fifo_rx|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N31
dffeas \Uregs|receiver|fifo_rx|top[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|fifo_rx|Add0~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uregs|rx_reset~q ),
	.sload(gnd),
	.ena(\Uregs|receiver|fifo_rx|top[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|top [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|top[2] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|top[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N20
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Add0~2 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Add0~2_combout  = \Uregs|receiver|fifo_rx|top [3] $ (((\Uregs|receiver|fifo_rx|top [2] & (\Uregs|receiver|fifo_rx|top [0] & \Uregs|receiver|fifo_rx|top [1]))))

	.dataa(\Uregs|receiver|fifo_rx|top [2]),
	.datab(\Uregs|receiver|fifo_rx|top [0]),
	.datac(\Uregs|receiver|fifo_rx|top [3]),
	.datad(\Uregs|receiver|fifo_rx|top [1]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Add0~2 .lut_mask = 16'h78F0;
defparam \Uregs|receiver|fifo_rx|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N21
dffeas \Uregs|receiver|fifo_rx|top[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|fifo_rx|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uregs|rx_reset~q ),
	.sload(gnd),
	.ena(\Uregs|receiver|fifo_rx|top[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|top [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|top[3] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|top[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N11
dffeas \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|top [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N15
dffeas \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|top [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N25
dffeas \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[8] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|fifo_rx|bottom~4_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N20
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[6]~feeder (
// Equation(s):
// \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[6]~feeder_combout  = \Uregs|receiver|fifo_rx|bottom~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uregs|receiver|fifo_rx|bottom~3_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[6]~feeder .lut_mask = 16'hFF00;
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y19_N21
dffeas \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N24
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|rfifo|ram~10 (
// Equation(s):
// \Uregs|receiver|fifo_rx|rfifo|ram~10_combout  = (\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [7] & ((\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [5] $ (\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [6])) # 
// (!\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [8]))) # (!\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [7] & ((\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [8]) # (\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [5] $ 
// (\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [6]))))

	.dataa(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [7]),
	.datab(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [5]),
	.datac(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [8]),
	.datad(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [6]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|rfifo|ram~10_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram~10 .lut_mask = 16'h7BDE;
defparam \Uregs|receiver|fifo_rx|rfifo|ram~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N12
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|rfifo|ram~11 (
// Equation(s):
// \Uregs|receiver|fifo_rx|rfifo|ram~11_combout  = (\Uregs|receiver|fifo_rx|rfifo|ram~10_combout ) # ((\Uregs|receiver|fifo_rx|rfifo|ram~9_combout ) # (!\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [0]))

	.dataa(\Uregs|receiver|fifo_rx|rfifo|ram~10_combout ),
	.datab(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [0]),
	.datac(gnd),
	.datad(\Uregs|receiver|fifo_rx|rfifo|ram~9_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|rfifo|ram~11_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram~11 .lut_mask = 16'hFFBB;
defparam \Uregs|receiver|fifo_rx|rfifo|ram~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y19_N29
dffeas \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[10] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|rf_data_in [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N19
dffeas \Uregs|receiver|fifo_rx|rfifo|ram~2 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|rf_data_in [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|rfifo|ram~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|rfifo|ram~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram~2 .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|rfifo|ram~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N18
cycloneive_lcell_comb \Uregs|Mux4~1 (
// Equation(s):
// \Uregs|Mux4~1_combout  = (\Uregs|receiver|fifo_rx|rfifo|ram~0_q  & ((\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a1 ))) # (!\Uregs|receiver|fifo_rx|rfifo|ram~0_q  & (\Uregs|receiver|fifo_rx|rfifo|ram~2_q ))

	.dataa(gnd),
	.datab(\Uregs|receiver|fifo_rx|rfifo|ram~0_q ),
	.datac(\Uregs|receiver|fifo_rx|rfifo|ram~2_q ),
	.datad(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\Uregs|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux4~1 .lut_mask = 16'hFC30;
defparam \Uregs|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N28
cycloneive_lcell_comb \Uregs|Mux4~2 (
// Equation(s):
// \Uregs|Mux4~2_combout  = (!\Uregs|lcr [7] & ((\Uregs|receiver|fifo_rx|rfifo|ram~11_combout  & ((\Uregs|Mux4~1_combout ))) # (!\Uregs|receiver|fifo_rx|rfifo|ram~11_combout  & (\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [10]))))

	.dataa(\Uregs|lcr [7]),
	.datab(\Uregs|receiver|fifo_rx|rfifo|ram~11_combout ),
	.datac(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [10]),
	.datad(\Uregs|Mux4~1_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux4~2 .lut_mask = 16'h5410;
defparam \Uregs|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N17
dffeas \Uregs|ier[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [1]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|ier[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|ier [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|ier[1] .is_wysiwyg = "true";
defparam \Uregs|ier[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N8
cycloneive_lcell_comb \Uregs|Mux6~0 (
// Equation(s):
// \Uregs|Mux6~0_combout  = (\U_controller|uart_addr_o [0] & ((\Uregs|lcr [7] & (\Uregs|dl [9])) # (!\Uregs|lcr [7] & ((\Uregs|ier [1]))))) # (!\U_controller|uart_addr_o [0] & (\Uregs|lcr [7]))

	.dataa(\U_controller|uart_addr_o [0]),
	.datab(\Uregs|lcr [7]),
	.datac(\Uregs|dl [9]),
	.datad(\Uregs|ier [1]),
	.cin(gnd),
	.combout(\Uregs|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux6~0 .lut_mask = 16'hE6C4;
defparam \Uregs|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N22
cycloneive_lcell_comb \Uregs|Mux6~1 (
// Equation(s):
// \Uregs|Mux6~1_combout  = (\U_controller|uart_addr_o [0] & (((\Uregs|Mux6~0_combout )))) # (!\U_controller|uart_addr_o [0] & ((\Uregs|Mux4~2_combout ) # ((\Uregs|dl [1] & \Uregs|Mux6~0_combout ))))

	.dataa(\U_controller|uart_addr_o [0]),
	.datab(\Uregs|Mux4~2_combout ),
	.datac(\Uregs|dl [1]),
	.datad(\Uregs|Mux6~0_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux6~1 .lut_mask = 16'hFE44;
defparam \Uregs|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N20
cycloneive_lcell_comb \Uregs|iir~3 (
// Equation(s):
// \Uregs|iir~3_combout  = (\Uregs|ti_int_pnd~q ) # ((\Uregs|rls_int_pnd~q ) # (!\Uregs|rda_int~3_combout ))

	.dataa(\Uregs|ti_int_pnd~q ),
	.datab(gnd),
	.datac(\Uregs|rda_int~3_combout ),
	.datad(\Uregs|rls_int_pnd~q ),
	.cin(gnd),
	.combout(\Uregs|iir~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|iir~3 .lut_mask = 16'hFFAF;
defparam \Uregs|iir~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N21
dffeas \Uregs|iir[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|iir~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|iir [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|iir[2] .is_wysiwyg = "true";
defparam \Uregs|iir[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N10
cycloneive_lcell_comb \Uregs|thre_int_pnd~2 (
// Equation(s):
// \Uregs|thre_int_pnd~2_combout  = (\Uregs|fifo_read~0_combout  & (!\Uregs|iir [3] & (\Uregs|iir [1] & !\Uregs|iir [2])))

	.dataa(\Uregs|fifo_read~0_combout ),
	.datab(\Uregs|iir [3]),
	.datac(\Uregs|iir [1]),
	.datad(\Uregs|iir [2]),
	.cin(gnd),
	.combout(\Uregs|thre_int_pnd~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|thre_int_pnd~2 .lut_mask = 16'h0020;
defparam \Uregs|thre_int_pnd~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N8
cycloneive_lcell_comb \Uregs|ms_int (
// Equation(s):
// \Uregs|ms_int~combout  = (\Uregs|msr [1] & \Uregs|ier [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uregs|msr [1]),
	.datad(\Uregs|ier [3]),
	.cin(gnd),
	.combout(\Uregs|ms_int~combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|ms_int .lut_mask = 16'hF000;
defparam \Uregs|ms_int .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N9
dffeas \Uregs|ms_int_d (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|ms_int~combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|ms_int_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|ms_int_d .is_wysiwyg = "true";
defparam \Uregs|ms_int_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N6
cycloneive_lcell_comb \Uregs|ms_int_pnd~0 (
// Equation(s):
// \Uregs|ms_int_pnd~0_combout  = (\Uregs|ier [3] & ((\Uregs|ms_int_pnd~q ) # ((\Uregs|msr [1] & !\Uregs|ms_int_d~q ))))

	.dataa(\Uregs|msr [1]),
	.datab(\Uregs|ier [3]),
	.datac(\Uregs|ms_int_d~q ),
	.datad(\Uregs|ms_int_pnd~q ),
	.cin(gnd),
	.combout(\Uregs|ms_int_pnd~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|ms_int_pnd~0 .lut_mask = 16'hCC08;
defparam \Uregs|ms_int_pnd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N2
cycloneive_lcell_comb \Uregs|ms_int_pnd~1 (
// Equation(s):
// \Uregs|ms_int_pnd~1_combout  = (\Uregs|ms_int_pnd~0_combout  & (((!\U_controller|uart_addr_o [2]) # (!\Uregs|Equal3~0_combout )) # (!\Uregs|fifo_read~0_combout )))

	.dataa(\Uregs|fifo_read~0_combout ),
	.datab(\Uregs|Equal3~0_combout ),
	.datac(\U_controller|uart_addr_o [2]),
	.datad(\Uregs|ms_int_pnd~0_combout ),
	.cin(gnd),
	.combout(\Uregs|ms_int_pnd~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|ms_int_pnd~1 .lut_mask = 16'h7F00;
defparam \Uregs|ms_int_pnd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N3
dffeas \Uregs|ms_int_pnd (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|ms_int_pnd~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|ms_int_pnd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|ms_int_pnd .is_wysiwyg = "true";
defparam \Uregs|ms_int_pnd .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N4
cycloneive_lcell_comb \Uregs|iir~0 (
// Equation(s):
// \Uregs|iir~0_combout  = (\Uregs|ms_int_pnd~q ) # (\Uregs|thre_int_pnd~q )

	.dataa(gnd),
	.datab(\Uregs|ms_int_pnd~q ),
	.datac(\Uregs|thre_int_pnd~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uregs|iir~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|iir~0 .lut_mask = 16'hFCFC;
defparam \Uregs|iir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N24
cycloneive_lcell_comb \Uregs|iir~1 (
// Equation(s):
// \Uregs|iir~1_combout  = (\Uregs|ti_int_pnd~q ) # ((\Uregs|iir~0_combout ) # ((\Uregs|rls_int_pnd~q ) # (!\Uregs|rda_int~3_combout )))

	.dataa(\Uregs|ti_int_pnd~q ),
	.datab(\Uregs|iir~0_combout ),
	.datac(\Uregs|rda_int~3_combout ),
	.datad(\Uregs|rls_int_pnd~q ),
	.cin(gnd),
	.combout(\Uregs|iir~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|iir~1 .lut_mask = 16'hFFEF;
defparam \Uregs|iir~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N25
dffeas \Uregs|iir[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|iir~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|iir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|iir[0] .is_wysiwyg = "true";
defparam \Uregs|iir[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N0
cycloneive_lcell_comb \Uregs|thre_int_pnd~1 (
// Equation(s):
// \Uregs|thre_int_pnd~1_combout  = (!\U_controller|uart_addr_o [0] & (\U_controller|uart_addr_o [1] & (!\U_controller|uart_addr_o [2] & \Uregs|iir [0])))

	.dataa(\U_controller|uart_addr_o [0]),
	.datab(\U_controller|uart_addr_o [1]),
	.datac(\U_controller|uart_addr_o [2]),
	.datad(\Uregs|iir [0]),
	.cin(gnd),
	.combout(\Uregs|thre_int_pnd~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|thre_int_pnd~1 .lut_mask = 16'h0400;
defparam \Uregs|thre_int_pnd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N18
cycloneive_lcell_comb \Uregs|thre_int (
// Equation(s):
// \Uregs|thre_int~combout  = (\Uregs|ier [1] & !\Uregs|lsr5r~q )

	.dataa(\Uregs|ier [1]),
	.datab(gnd),
	.datac(\Uregs|lsr5r~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uregs|thre_int~combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|thre_int .lut_mask = 16'h0A0A;
defparam \Uregs|thre_int .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y19_N19
dffeas \Uregs|thre_int_d (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|thre_int~combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|thre_int_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|thre_int_d .is_wysiwyg = "true";
defparam \Uregs|thre_int_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N24
cycloneive_lcell_comb \Uregs|thre_int_pnd~0 (
// Equation(s):
// \Uregs|thre_int_pnd~0_combout  = (\Uregs|ier [1] & ((\Uregs|thre_int_pnd~q ) # ((!\Uregs|lsr5r~q  & !\Uregs|thre_int_d~q ))))

	.dataa(\Uregs|thre_int_pnd~q ),
	.datab(\Uregs|lsr5r~q ),
	.datac(\Uregs|ier [1]),
	.datad(\Uregs|thre_int_d~q ),
	.cin(gnd),
	.combout(\Uregs|thre_int_pnd~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|thre_int_pnd~0 .lut_mask = 16'hA0B0;
defparam \Uregs|thre_int_pnd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N12
cycloneive_lcell_comb \Uregs|thre_int_pnd~3 (
// Equation(s):
// \Uregs|thre_int_pnd~3_combout  = (!\Uregs|fifo_write~0_combout  & (\Uregs|thre_int_pnd~0_combout  & ((!\Uregs|thre_int_pnd~1_combout ) # (!\Uregs|thre_int_pnd~2_combout ))))

	.dataa(\Uregs|thre_int_pnd~2_combout ),
	.datab(\Uregs|thre_int_pnd~1_combout ),
	.datac(\Uregs|fifo_write~0_combout ),
	.datad(\Uregs|thre_int_pnd~0_combout ),
	.cin(gnd),
	.combout(\Uregs|thre_int_pnd~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|thre_int_pnd~3 .lut_mask = 16'h0700;
defparam \Uregs|thre_int_pnd~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N13
dffeas \Uregs|thre_int_pnd (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|thre_int_pnd~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|thre_int_pnd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|thre_int_pnd .is_wysiwyg = "true";
defparam \Uregs|thre_int_pnd .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N14
cycloneive_lcell_comb \Uregs|iir~2 (
// Equation(s):
// \Uregs|iir~2_combout  = (\Uregs|rls_int_pnd~q ) # ((!\Uregs|ti_int_pnd~q  & (\Uregs|thre_int_pnd~q  & \Uregs|rda_int~3_combout )))

	.dataa(\Uregs|ti_int_pnd~q ),
	.datab(\Uregs|thre_int_pnd~q ),
	.datac(\Uregs|rda_int~3_combout ),
	.datad(\Uregs|rls_int_pnd~q ),
	.cin(gnd),
	.combout(\Uregs|iir~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|iir~2 .lut_mask = 16'hFF40;
defparam \Uregs|iir~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N15
dffeas \Uregs|iir[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|iir~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|iir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|iir[1] .is_wysiwyg = "true";
defparam \Uregs|iir[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N10
cycloneive_lcell_comb \Uregs|Mux6~2 (
// Equation(s):
// \Uregs|Mux6~2_combout  = (\U_controller|uart_addr_o [0] & (((\U_controller|uart_addr_o [2]) # (!\Uregs|lcr [1])))) # (!\U_controller|uart_addr_o [0] & (\Uregs|iir [1] & (!\U_controller|uart_addr_o [2])))

	.dataa(\U_controller|uart_addr_o [0]),
	.datab(\Uregs|iir [1]),
	.datac(\U_controller|uart_addr_o [2]),
	.datad(\Uregs|lcr [1]),
	.cin(gnd),
	.combout(\Uregs|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux6~2 .lut_mask = 16'hA4AE;
defparam \Uregs|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N24
cycloneive_lcell_comb \Uregs|Mux6~3 (
// Equation(s):
// \Uregs|Mux6~3_combout  = (\U_controller|uart_addr_o [1] & (((\Uregs|Mux6~2_combout )))) # (!\U_controller|uart_addr_o [1] & ((\U_controller|uart_addr_o [2] & ((\Uregs|Mux6~2_combout ))) # (!\U_controller|uart_addr_o [2] & (\Uregs|Mux6~1_combout ))))

	.dataa(\Uregs|Mux6~1_combout ),
	.datab(\U_controller|uart_addr_o [1]),
	.datac(\U_controller|uart_addr_o [2]),
	.datad(\Uregs|Mux6~2_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux6~3 .lut_mask = 16'hFE02;
defparam \Uregs|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y18_N13
dffeas \Uregs|scratch[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [1]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|scratch [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|scratch[1] .is_wysiwyg = "true";
defparam \Uregs|scratch[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N12
cycloneive_lcell_comb \Uregs|Mux4~3 (
// Equation(s):
// \Uregs|Mux4~3_combout  = (\Uregs|scratch [1] & \U_controller|uart_addr_o [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uregs|scratch [1]),
	.datad(\U_controller|uart_addr_o [1]),
	.cin(gnd),
	.combout(\Uregs|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux4~3 .lut_mask = 16'hF000;
defparam \Uregs|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N26
cycloneive_lcell_comb \Uregs|Mux6~4 (
// Equation(s):
// \Uregs|Mux6~4_combout  = (\U_controller|uart_addr_o [2] & ((\Uregs|Mux6~3_combout  & ((\Uregs|Mux4~3_combout ))) # (!\Uregs|Mux6~3_combout  & (\Uregs|Mux4~0_combout )))) # (!\U_controller|uart_addr_o [2] & (\Uregs|Mux6~3_combout ))

	.dataa(\U_controller|uart_addr_o [2]),
	.datab(\Uregs|Mux6~3_combout ),
	.datac(\Uregs|Mux4~0_combout ),
	.datad(\Uregs|Mux4~3_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux6~4 .lut_mask = 16'hEC64;
defparam \Uregs|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N14
cycloneive_lcell_comb \U_controller|Selector93~0 (
// Equation(s):
// \U_controller|Selector93~0_combout  = (\U_controller|state.ST_READ_DATA_COME~q  & \Uregs|Mux6~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|state.ST_READ_DATA_COME~q ),
	.datad(\Uregs|Mux6~4_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector93~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector93~0 .lut_mask = 16'hF000;
defparam \U_controller|Selector93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N28
cycloneive_lcell_comb \U_controller|r_firt_para[1]~feeder (
// Equation(s):
// \U_controller|r_firt_para[1]~feeder_combout  = \U_controller|Selector93~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|Selector93~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|r_firt_para[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_firt_para[1]~feeder .lut_mask = 16'hF0F0;
defparam \U_controller|r_firt_para[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y18_N29
dffeas \U_controller|r_firt_para[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_firt_para[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_firt_para[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_firt_para [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_firt_para[1] .is_wysiwyg = "true";
defparam \U_controller|r_firt_para[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N30
cycloneive_lcell_comb \u_mpr121|r_i2c_data_o[1]~feeder (
// Equation(s):
// \u_mpr121|r_i2c_data_o[1]~feeder_combout  = \u_mpr121|r_i2c_data_shift [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_mpr121|r_i2c_data_shift [1]),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_data_o[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_o[1]~feeder .lut_mask = 16'hFF00;
defparam \u_mpr121|r_i2c_data_o[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y13_N31
dffeas \u_mpr121|r_i2c_data_o[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_i2c_data_o[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|r_state.ST_I2C_READ_WAIT_2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_data_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_o[1] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_data_o[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N11
dffeas \U_controller|r_mpr_d_from_chip[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_mpr121|r_i2c_data_o [1]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|r_mpr_d_from_chip[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_d_from_chip [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_d_from_chip[1] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_d_from_chip[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y14_N18
cycloneive_lcell_comb \U_ads1292|Uspi|dout[1]~6 (
// Equation(s):
// \U_ads1292|Uspi|dout[1]~6_combout  = (\U_ads1292|Uspi|Decoder0~5_combout  & ((\U_ads1292|Uspi|dout_valid~2_combout  & (\ADS_MISO~input_o )) # (!\U_ads1292|Uspi|dout_valid~2_combout  & ((\U_ads1292|Uspi|dout [1]))))) # (!\U_ads1292|Uspi|Decoder0~5_combout  
// & (((\U_ads1292|Uspi|dout [1]))))

	.dataa(\U_ads1292|Uspi|Decoder0~5_combout ),
	.datab(\ADS_MISO~input_o ),
	.datac(\U_ads1292|Uspi|dout [1]),
	.datad(\U_ads1292|Uspi|dout_valid~2_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|dout[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|dout[1]~6 .lut_mask = 16'hD8F0;
defparam \U_ads1292|Uspi|dout[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y14_N19
dffeas \U_ads1292|Uspi|dout[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|dout[1]~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|dout[1] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y14_N26
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[1]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[1]~feeder_combout  = \U_ads1292|Uspi|dout [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|Uspi|dout [1]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[1]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y14_N27
dffeas \U_ads1292|r_spi_rx_data[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[1] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y16_N29
dffeas \U_ads1292|r_spi_rx_data[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|r_spi_rx_data [1]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[9] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N2
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[17]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[17]~feeder_combout  = \U_ads1292|r_spi_rx_data [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [9]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[17]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y16_N3
dffeas \U_ads1292|r_spi_rx_data[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[17] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N4
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[25]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[25]~feeder_combout  = \U_ads1292|r_spi_rx_data [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [17]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[25]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y16_N5
dffeas \U_ads1292|r_spi_rx_data[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[25] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y16_N25
dffeas \U_ads1292|r_spi_rx_data[33] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|r_spi_rx_data [25]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [33]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[33] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N6
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[41]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[41]~feeder_combout  = \U_ads1292|r_spi_rx_data [33]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [33]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[41]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y16_N7
dffeas \U_ads1292|r_spi_rx_data[41] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [41]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[41] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N16
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[49]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[49]~feeder_combout  = \U_ads1292|r_spi_rx_data [41]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [41]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[49]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y16_N17
dffeas \U_ads1292|r_spi_rx_data[49] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [49]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[49] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N20
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[57]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[57]~feeder_combout  = \U_ads1292|r_spi_rx_data [49]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [49]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[57]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y16_N21
dffeas \U_ads1292|r_spi_rx_data[57] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [57]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[57] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N26
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[65]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[65]~feeder_combout  = \U_ads1292|r_spi_rx_data [57]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [57]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[65]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[65]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[65]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y16_N27
dffeas \U_ads1292|r_spi_rx_data[65] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[65]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [65]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[65] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y18_N8
cycloneive_lcell_comb \U_controller|Selector251~0 (
// Equation(s):
// \U_controller|Selector251~0_combout  = (\U_controller|r_ads_dout~2_combout  & (\U_controller|r_firt_para [1] & ((!\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q )))) # (!\U_controller|r_ads_dout~2_combout  & (((\U_ads1292|r_spi_rx_data [1]))))

	.dataa(\U_controller|r_firt_para [1]),
	.datab(\U_controller|r_ads_dout~2_combout ),
	.datac(\U_ads1292|r_spi_rx_data [1]),
	.datad(\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q ),
	.cin(gnd),
	.combout(\U_controller|Selector251~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector251~0 .lut_mask = 16'h30B8;
defparam \U_controller|Selector251~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y18_N9
dffeas \U_controller|r_ads_dout[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector251~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[1] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N12
cycloneive_lcell_comb \U_controller|Selector243~0 (
// Equation(s):
// \U_controller|Selector243~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_controller|r_ads_dout [1]))) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_ads1292|r_spi_rx_data [9]))

	.dataa(gnd),
	.datab(\U_ads1292|r_spi_rx_data [9]),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(\U_controller|r_ads_dout [1]),
	.cin(gnd),
	.combout(\U_controller|Selector243~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector243~0 .lut_mask = 16'hFC0C;
defparam \U_controller|Selector243~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y16_N13
dffeas \U_controller|r_ads_dout[9] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector243~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[9] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N22
cycloneive_lcell_comb \U_controller|Selector235~0 (
// Equation(s):
// \U_controller|Selector235~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [9])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [17])))

	.dataa(\U_controller|r_ads_dout [9]),
	.datab(\U_ads1292|r_spi_rx_data [17]),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector235~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector235~0 .lut_mask = 16'hACAC;
defparam \U_controller|Selector235~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y16_N23
dffeas \U_controller|r_ads_dout[17] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector235~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[17] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N8
cycloneive_lcell_comb \U_controller|Selector227~0 (
// Equation(s):
// \U_controller|Selector227~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [17])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [25])))

	.dataa(\U_controller|r_ads_dout [17]),
	.datab(\U_ads1292|r_spi_rx_data [25]),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector227~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector227~0 .lut_mask = 16'hACAC;
defparam \U_controller|Selector227~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y16_N9
dffeas \U_controller|r_ads_dout[25] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector227~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[25] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N10
cycloneive_lcell_comb \U_controller|Selector219~0 (
// Equation(s):
// \U_controller|Selector219~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_controller|r_ads_dout [25]))) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_ads1292|r_spi_rx_data [33]))

	.dataa(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datab(\U_ads1292|r_spi_rx_data [33]),
	.datac(\U_controller|r_ads_dout [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector219~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector219~0 .lut_mask = 16'hE4E4;
defparam \U_controller|Selector219~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y16_N11
dffeas \U_controller|r_ads_dout[33] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector219~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [33]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[33] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N0
cycloneive_lcell_comb \U_controller|Selector211~0 (
// Equation(s):
// \U_controller|Selector211~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [33])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [41])))

	.dataa(\U_controller|r_ads_dout [33]),
	.datab(gnd),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(\U_ads1292|r_spi_rx_data [41]),
	.cin(gnd),
	.combout(\U_controller|Selector211~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector211~0 .lut_mask = 16'hAFA0;
defparam \U_controller|Selector211~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y16_N1
dffeas \U_controller|r_ads_dout[41] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector211~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [41]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[41] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N30
cycloneive_lcell_comb \U_controller|Selector203~0 (
// Equation(s):
// \U_controller|Selector203~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_controller|r_ads_dout [41]))) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_ads1292|r_spi_rx_data [49]))

	.dataa(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datab(\U_ads1292|r_spi_rx_data [49]),
	.datac(gnd),
	.datad(\U_controller|r_ads_dout [41]),
	.cin(gnd),
	.combout(\U_controller|Selector203~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector203~0 .lut_mask = 16'hEE44;
defparam \U_controller|Selector203~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y16_N31
dffeas \U_controller|r_ads_dout[49] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector203~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [49]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[49] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N18
cycloneive_lcell_comb \U_controller|Selector195~0 (
// Equation(s):
// \U_controller|Selector195~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [49])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [57])))

	.dataa(\U_controller|r_ads_dout [49]),
	.datab(\U_ads1292|r_spi_rx_data [57]),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector195~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector195~0 .lut_mask = 16'hACAC;
defparam \U_controller|Selector195~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y16_N19
dffeas \U_controller|r_ads_dout[57] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector195~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [57]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[57] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N14
cycloneive_lcell_comb \U_controller|Selector187~0 (
// Equation(s):
// \U_controller|Selector187~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_controller|r_ads_dout [57]))) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_ads1292|r_spi_rx_data [65]))

	.dataa(\U_ads1292|r_spi_rx_data [65]),
	.datab(\U_controller|r_ads_dout [57]),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector187~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector187~0 .lut_mask = 16'hCACA;
defparam \U_controller|Selector187~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y16_N15
dffeas \U_controller|r_ads_dout[65] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector187~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [65]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[65] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N10
cycloneive_lcell_comb \U_controller|Selector16~3 (
// Equation(s):
// \U_controller|Selector16~3_combout  = (\U_controller|state.ST_ADS_SENDPC_2~q  & ((\U_controller|r_ads_dout [65]) # ((\U_controller|state.ST_MPR_SENDPC_3~q  & \U_controller|r_mpr_d_from_chip [1])))) # (!\U_controller|state.ST_ADS_SENDPC_2~q  & 
// (\U_controller|state.ST_MPR_SENDPC_3~q  & (\U_controller|r_mpr_d_from_chip [1])))

	.dataa(\U_controller|state.ST_ADS_SENDPC_2~q ),
	.datab(\U_controller|state.ST_MPR_SENDPC_3~q ),
	.datac(\U_controller|r_mpr_d_from_chip [1]),
	.datad(\U_controller|r_ads_dout [65]),
	.cin(gnd),
	.combout(\U_controller|Selector16~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector16~3 .lut_mask = 16'hEAC0;
defparam \U_controller|Selector16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y17_N12
cycloneive_lcell_comb \U_controller|Selector16~4 (
// Equation(s):
// \U_controller|Selector16~4_combout  = ((\U_controller|Selector16~3_combout ) # ((\U_controller|r_firt_para [1] & \U_controller|state.ST_MPR_SENDPC_2~q ))) # (!\U_controller|Selector16~0_combout )

	.dataa(\U_controller|r_firt_para [1]),
	.datab(\U_controller|state.ST_MPR_SENDPC_2~q ),
	.datac(\U_controller|Selector16~0_combout ),
	.datad(\U_controller|Selector16~3_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector16~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector16~4 .lut_mask = 16'hFF8F;
defparam \U_controller|Selector16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N12
cycloneive_lcell_comb \U_controller|Selector16~5 (
// Equation(s):
// \U_controller|Selector16~5_combout  = (\U_controller|pre_state2.ST_WRITE_MPR_INIT~q ) # ((\U_controller|uart_wdata_o [1]) # ((\U_controller|pre_state2.ST_READ_MPR_INIT~q ) # (\U_controller|pre_state2.ST_MPR_IRQ~q )))

	.dataa(\U_controller|pre_state2.ST_WRITE_MPR_INIT~q ),
	.datab(\U_controller|uart_wdata_o [1]),
	.datac(\U_controller|pre_state2.ST_READ_MPR_INIT~q ),
	.datad(\U_controller|pre_state2.ST_MPR_IRQ~q ),
	.cin(gnd),
	.combout(\U_controller|Selector16~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector16~5 .lut_mask = 16'hFFFE;
defparam \U_controller|Selector16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N10
cycloneive_lcell_comb \U_controller|Selector16~6 (
// Equation(s):
// \U_controller|Selector16~6_combout  = (\U_controller|state.ST_DL_LSB~q ) # ((\U_controller|Selector16~4_combout ) # ((\U_controller|state.ST_MPR_SENDPC~q  & \U_controller|Selector16~5_combout )))

	.dataa(\U_controller|state.ST_MPR_SENDPC~q ),
	.datab(\U_controller|state.ST_DL_LSB~q ),
	.datac(\U_controller|Selector16~4_combout ),
	.datad(\U_controller|Selector16~5_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector16~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector16~6 .lut_mask = 16'hFEFC;
defparam \U_controller|Selector16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N0
cycloneive_lcell_comb \U_controller|Selector16~1 (
// Equation(s):
// \U_controller|Selector16~1_combout  = (\U_controller|uart_wdata_o [1]) # ((\U_controller|pre_state2.ST_ADS_RREG_INIT~q ) # ((\U_controller|pre_state2.ST_ADS_SYSCMD_INIT~q ) # (\U_controller|pre_state2.ST_ADS_WREG_INIT~q )))

	.dataa(\U_controller|uart_wdata_o [1]),
	.datab(\U_controller|pre_state2.ST_ADS_RREG_INIT~q ),
	.datac(\U_controller|pre_state2.ST_ADS_SYSCMD_INIT~q ),
	.datad(\U_controller|pre_state2.ST_ADS_WREG_INIT~q ),
	.cin(gnd),
	.combout(\U_controller|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector16~1 .lut_mask = 16'hFFFE;
defparam \U_controller|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N6
cycloneive_lcell_comb \U_controller|Selector16~2 (
// Equation(s):
// \U_controller|Selector16~2_combout  = (\U_controller|state.ST_ADS_SENDPC~q  & ((\U_controller|pre_state2.ST_ADS_RDATAC_SEND_RESULTS~q ) # ((\U_controller|Selector16~1_combout  & \U_controller|Selector13~4_combout ))))

	.dataa(\U_controller|state.ST_ADS_SENDPC~q ),
	.datab(\U_controller|Selector16~1_combout ),
	.datac(\U_controller|pre_state2.ST_ADS_RDATAC_SEND_RESULTS~q ),
	.datad(\U_controller|Selector13~4_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector16~2 .lut_mask = 16'hA8A0;
defparam \U_controller|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N10
cycloneive_lcell_comb \U_controller|Selector16~7 (
// Equation(s):
// \U_controller|Selector16~7_combout  = (\U_controller|Selector16~6_combout ) # ((\U_controller|Selector16~2_combout ) # ((\U_controller|WideOr18~combout  & \U_controller|uart_wdata_o [1])))

	.dataa(\U_controller|WideOr18~combout ),
	.datab(\U_controller|Selector16~6_combout ),
	.datac(\U_controller|uart_wdata_o [1]),
	.datad(\U_controller|Selector16~2_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector16~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector16~7 .lut_mask = 16'hFFEC;
defparam \U_controller|Selector16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y19_N11
dffeas \U_controller|uart_wdata_o[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector16~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|uart_wdata_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|uart_wdata_o[1] .is_wysiwyg = "true";
defparam \U_controller|uart_wdata_o[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N18
cycloneive_lcell_comb \Uregs|mcr[1]~feeder (
// Equation(s):
// \Uregs|mcr[1]~feeder_combout  = \U_controller|uart_wdata_o [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|uart_wdata_o [1]),
	.cin(gnd),
	.combout(\Uregs|mcr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|mcr[1]~feeder .lut_mask = 16'hFF00;
defparam \Uregs|mcr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N19
dffeas \Uregs|mcr[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|mcr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|mcr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|mcr[1] .is_wysiwyg = "true";
defparam \Uregs|mcr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N14
cycloneive_lcell_comb \Uregs|cts_c~0 (
// Equation(s):
// \Uregs|cts_c~0_combout  = (\Uregs|mcr [1]) # (!\Uregs|mcr [4])

	.dataa(gnd),
	.datab(\Uregs|mcr [1]),
	.datac(gnd),
	.datad(\Uregs|mcr [4]),
	.cin(gnd),
	.combout(\Uregs|cts_c~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|cts_c~0 .lut_mask = 16'hCCFF;
defparam \Uregs|cts_c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N15
dffeas \Uregs|msr[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|cts_c~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|msr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|msr[4] .is_wysiwyg = "true";
defparam \Uregs|msr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y18_N29
dffeas \Uregs|scratch[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [4]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|scratch [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|scratch[4] .is_wysiwyg = "true";
defparam \Uregs|scratch[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N24
cycloneive_lcell_comb \Uregs|Mux3~4 (
// Equation(s):
// \Uregs|Mux3~4_combout  = (\U_controller|uart_addr_o [2] & ((\U_controller|uart_addr_o [1]) # ((\Uregs|lsr4r~q )))) # (!\U_controller|uart_addr_o [2] & (((\Uregs|lcr [4]))))

	.dataa(\U_controller|uart_addr_o [2]),
	.datab(\U_controller|uart_addr_o [1]),
	.datac(\Uregs|lcr [4]),
	.datad(\Uregs|lsr4r~q ),
	.cin(gnd),
	.combout(\Uregs|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux3~4 .lut_mask = 16'hFAD8;
defparam \Uregs|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N24
cycloneive_lcell_comb \Uregs|Mux3~10 (
// Equation(s):
// \Uregs|Mux3~10_combout  = (\U_controller|uart_addr_o [0] & \Uregs|Mux3~4_combout )

	.dataa(\U_controller|uart_addr_o [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uregs|Mux3~4_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux3~10 .lut_mask = 16'hAA00;
defparam \Uregs|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N28
cycloneive_lcell_comb \Uregs|Mux3~8 (
// Equation(s):
// \Uregs|Mux3~8_combout  = (\Uregs|Mux0~3_combout  & ((\Uregs|Mux3~10_combout  & ((\Uregs|scratch [4]))) # (!\Uregs|Mux3~10_combout  & (\Uregs|msr [4])))) # (!\Uregs|Mux0~3_combout  & (((\Uregs|Mux3~10_combout ))))

	.dataa(\Uregs|msr [4]),
	.datab(\Uregs|Mux0~3_combout ),
	.datac(\Uregs|scratch [4]),
	.datad(\Uregs|Mux3~10_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux3~8 .lut_mask = 16'hF388;
defparam \Uregs|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N22
cycloneive_lcell_comb \Uregs|Mux3~9 (
// Equation(s):
// \Uregs|Mux3~9_combout  = (\U_controller|uart_addr_o [1] & (\Uregs|Mux3~8_combout )) # (!\U_controller|uart_addr_o [1] & ((\U_controller|uart_addr_o [2] & (\Uregs|Mux3~8_combout )) # (!\U_controller|uart_addr_o [2] & ((\Uregs|Mux3~7_combout )))))

	.dataa(\Uregs|Mux3~8_combout ),
	.datab(\U_controller|uart_addr_o [1]),
	.datac(\Uregs|Mux3~7_combout ),
	.datad(\U_controller|uart_addr_o [2]),
	.cin(gnd),
	.combout(\Uregs|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux3~9 .lut_mask = 16'hAAB8;
defparam \Uregs|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N18
cycloneive_lcell_comb \U_controller|pre_state2~37 (
// Equation(s):
// \U_controller|pre_state2~37_combout  = (\Uregs|Mux3~9_combout  & (((\Uregs|Mux2~9_combout )))) # (!\Uregs|Mux3~9_combout  & (\U_controller|pre_state2.ST_WRITE_MPR_INIT~q  & ((!\Uregs|Mux2~9_combout ) # (!\U_controller|pre_state2~35_combout ))))

	.dataa(\U_controller|pre_state2.ST_WRITE_MPR_INIT~q ),
	.datab(\Uregs|Mux3~9_combout ),
	.datac(\U_controller|pre_state2~35_combout ),
	.datad(\Uregs|Mux2~9_combout ),
	.cin(gnd),
	.combout(\U_controller|pre_state2~37_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|pre_state2~37 .lut_mask = 16'hCE22;
defparam \U_controller|pre_state2~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N24
cycloneive_lcell_comb \U_controller|pre_state2~38 (
// Equation(s):
// \U_controller|pre_state2~38_combout  = (\Uregs|Mux3~9_combout  & ((\U_controller|pre_state2~32_combout  & ((!\U_controller|pre_state2~37_combout ))) # (!\U_controller|pre_state2~32_combout  & (\U_controller|pre_state2.ST_WRITE_MPR_INIT~q )))) # 
// (!\Uregs|Mux3~9_combout  & (((\U_controller|pre_state2~37_combout ))))

	.dataa(\U_controller|pre_state2.ST_WRITE_MPR_INIT~q ),
	.datab(\Uregs|Mux3~9_combout ),
	.datac(\U_controller|pre_state2~32_combout ),
	.datad(\U_controller|pre_state2~37_combout ),
	.cin(gnd),
	.combout(\U_controller|pre_state2~38_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|pre_state2~38 .lut_mask = 16'h3BC8;
defparam \U_controller|pre_state2~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N26
cycloneive_lcell_comb \U_controller|Selector154~7 (
// Equation(s):
// \U_controller|Selector154~7_combout  = (!\U_controller|pre_state1.ST_IDLE~q  & (\U_controller|state.ST_READ_DATA_COME~q  & (\Uregs|Mux7~5_combout  & \Uregs|Mux6~4_combout )))

	.dataa(\U_controller|pre_state1.ST_IDLE~q ),
	.datab(\U_controller|state.ST_READ_DATA_COME~q ),
	.datac(\Uregs|Mux7~5_combout ),
	.datad(\Uregs|Mux6~4_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector154~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector154~7 .lut_mask = 16'h4000;
defparam \U_controller|Selector154~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N26
cycloneive_lcell_comb \U_controller|Selector149~1 (
// Equation(s):
// \U_controller|Selector149~1_combout  = (\U_controller|Selector154~3_combout  & ((\U_controller|pre_state2.ST_WRITE_MPR_INIT~q ) # ((\U_controller|pre_state2~38_combout  & \U_controller|Selector154~7_combout )))) # (!\U_controller|Selector154~3_combout  & 
// (\U_controller|pre_state2~38_combout  & ((\U_controller|Selector154~7_combout ))))

	.dataa(\U_controller|Selector154~3_combout ),
	.datab(\U_controller|pre_state2~38_combout ),
	.datac(\U_controller|pre_state2.ST_WRITE_MPR_INIT~q ),
	.datad(\U_controller|Selector154~7_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector149~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector149~1 .lut_mask = 16'hECA0;
defparam \U_controller|Selector149~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y19_N27
dffeas \U_controller|pre_state2.ST_WRITE_MPR_INIT (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector149~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|pre_state2.ST_WRITE_MPR_INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|pre_state2.ST_WRITE_MPR_INIT .is_wysiwyg = "true";
defparam \U_controller|pre_state2.ST_WRITE_MPR_INIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N6
cycloneive_lcell_comb \U_controller|Selector15~5 (
// Equation(s):
// \U_controller|Selector15~5_combout  = (\U_controller|pre_state2.ST_WRITE_MPR_INIT~q ) # ((\U_controller|pre_state2.ST_MPR_IRQ~q ) # ((\U_controller|uart_wdata_o [2] & !\U_controller|pre_state2.ST_READ_MPR_INIT~q )))

	.dataa(\U_controller|pre_state2.ST_WRITE_MPR_INIT~q ),
	.datab(\U_controller|uart_wdata_o [2]),
	.datac(\U_controller|pre_state2.ST_READ_MPR_INIT~q ),
	.datad(\U_controller|pre_state2.ST_MPR_IRQ~q ),
	.cin(gnd),
	.combout(\U_controller|Selector15~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector15~5 .lut_mask = 16'hFFAE;
defparam \U_controller|Selector15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N28
cycloneive_lcell_comb \U_controller|Selector15~0 (
// Equation(s):
// \U_controller|Selector15~0_combout  = (\U_controller|state.ST_SEND_TEST_CHAR~q ) # ((\U_controller|state.ST_DL_LSB~q ) # ((\U_controller|state.ST_MPR_SENDPC_2~q  & \U_controller|r_firt_para [2])))

	.dataa(\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.datab(\U_controller|state.ST_MPR_SENDPC_2~q ),
	.datac(\U_controller|r_firt_para [2]),
	.datad(\U_controller|state.ST_DL_LSB~q ),
	.cin(gnd),
	.combout(\U_controller|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector15~0 .lut_mask = 16'hFFEA;
defparam \U_controller|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N22
cycloneive_lcell_comb \U_controller|Selector15~1 (
// Equation(s):
// \U_controller|Selector15~1_combout  = (\U_controller|pre_state2.ST_ADS_WREG_INIT~q ) # ((!\U_controller|pre_state2.ST_ADS_SYSCMD_INIT~q  & (!\U_controller|pre_state2.ST_ADS_RREG_INIT~q  & \U_controller|uart_wdata_o [2])))

	.dataa(\U_controller|pre_state2.ST_ADS_SYSCMD_INIT~q ),
	.datab(\U_controller|pre_state2.ST_ADS_RREG_INIT~q ),
	.datac(\U_controller|uart_wdata_o [2]),
	.datad(\U_controller|pre_state2.ST_ADS_WREG_INIT~q ),
	.cin(gnd),
	.combout(\U_controller|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector15~1 .lut_mask = 16'hFF10;
defparam \U_controller|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N8
cycloneive_lcell_comb \U_controller|Selector15~2 (
// Equation(s):
// \U_controller|Selector15~2_combout  = (\U_controller|state.ST_ADS_SENDPC~q  & ((\U_controller|Selector15~1_combout ) # ((\U_controller|pre_state2.ST_ADS_RDATAC_SEND_RESULTS~q ) # (!\U_controller|Selector13~4_combout ))))

	.dataa(\U_controller|Selector15~1_combout ),
	.datab(\U_controller|Selector13~4_combout ),
	.datac(\U_controller|pre_state2.ST_ADS_RDATAC_SEND_RESULTS~q ),
	.datad(\U_controller|state.ST_ADS_SENDPC~q ),
	.cin(gnd),
	.combout(\U_controller|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector15~2 .lut_mask = 16'hFB00;
defparam \U_controller|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N24
cycloneive_lcell_comb \u_mpr121|r_i2c_data_o[2]~feeder (
// Equation(s):
// \u_mpr121|r_i2c_data_o[2]~feeder_combout  = \u_mpr121|r_i2c_data_shift [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_mpr121|r_i2c_data_shift [2]),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_data_o[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_o[2]~feeder .lut_mask = 16'hFF00;
defparam \u_mpr121|r_i2c_data_o[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y13_N25
dffeas \u_mpr121|r_i2c_data_o[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_i2c_data_o[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|r_state.ST_I2C_READ_WAIT_2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_data_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_o[2] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_data_o[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N13
dffeas \U_controller|r_mpr_d_from_chip[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_mpr121|r_i2c_data_o [2]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|r_mpr_d_from_chip[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_d_from_chip [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_d_from_chip[2] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_d_from_chip[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y14_N8
cycloneive_lcell_comb \U_ads1292|Uspi|dout[2]~5 (
// Equation(s):
// \U_ads1292|Uspi|dout[2]~5_combout  = (\U_ads1292|Uspi|Decoder0~3_combout  & ((\U_ads1292|Uspi|r_RX_Bit_Count [2] & ((\ADS_MISO~input_o ))) # (!\U_ads1292|Uspi|r_RX_Bit_Count [2] & (\U_ads1292|Uspi|dout [2])))) # (!\U_ads1292|Uspi|Decoder0~3_combout  & 
// (((\U_ads1292|Uspi|dout [2]))))

	.dataa(\U_ads1292|Uspi|Decoder0~3_combout ),
	.datab(\U_ads1292|Uspi|r_RX_Bit_Count [2]),
	.datac(\U_ads1292|Uspi|dout [2]),
	.datad(\ADS_MISO~input_o ),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|dout[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|dout[2]~5 .lut_mask = 16'hF870;
defparam \U_ads1292|Uspi|dout[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y14_N9
dffeas \U_ads1292|Uspi|dout[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|dout[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|dout[2] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y18_N26
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[2]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[2]~feeder_combout  = \U_ads1292|Uspi|dout [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|Uspi|dout [2]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[2]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y18_N27
dffeas \U_ads1292|r_spi_rx_data[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[2] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y18_N17
dffeas \U_ads1292|r_spi_rx_data[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|r_spi_rx_data [2]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[10] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y18_N18
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[18]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[18]~feeder_combout  = \U_ads1292|r_spi_rx_data [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [10]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[18]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y18_N19
dffeas \U_ads1292|r_spi_rx_data[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[18] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y18_N2
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[26]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[26]~feeder_combout  = \U_ads1292|r_spi_rx_data [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [18]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[26]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y18_N3
dffeas \U_ads1292|r_spi_rx_data[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[26] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y18_N14
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[34]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[34]~feeder_combout  = \U_ads1292|r_spi_rx_data [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [26]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[34]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y18_N15
dffeas \U_ads1292|r_spi_rx_data[34] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [34]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[34] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y18_N24
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[42]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[42]~feeder_combout  = \U_ads1292|r_spi_rx_data [34]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [34]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[42]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y18_N25
dffeas \U_ads1292|r_spi_rx_data[42] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [42]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[42] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y18_N28
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[50]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[50]~feeder_combout  = \U_ads1292|r_spi_rx_data [42]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [42]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[50]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y18_N29
dffeas \U_ads1292|r_spi_rx_data[50] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [50]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[50] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y18_N24
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[58]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[58]~feeder_combout  = \U_ads1292|r_spi_rx_data [50]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [50]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[58]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y18_N25
dffeas \U_ads1292|r_spi_rx_data[58] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [58]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[58] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y18_N8
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[66]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[66]~feeder_combout  = \U_ads1292|r_spi_rx_data [58]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [58]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[66]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y18_N9
dffeas \U_ads1292|r_spi_rx_data[66] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [66]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[66] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y18_N18
cycloneive_lcell_comb \U_controller|Selector250~0 (
// Equation(s):
// \U_controller|Selector250~0_combout  = (\U_controller|r_ads_dout~2_combout  & (((\U_controller|r_firt_para [2] & !\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q )))) # (!\U_controller|r_ads_dout~2_combout  & (\U_ads1292|r_spi_rx_data [2]))

	.dataa(\U_controller|r_ads_dout~2_combout ),
	.datab(\U_ads1292|r_spi_rx_data [2]),
	.datac(\U_controller|r_firt_para [2]),
	.datad(\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q ),
	.cin(gnd),
	.combout(\U_controller|Selector250~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector250~0 .lut_mask = 16'h44E4;
defparam \U_controller|Selector250~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y18_N19
dffeas \U_controller|r_ads_dout[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector250~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[2] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y18_N4
cycloneive_lcell_comb \U_controller|Selector242~0 (
// Equation(s):
// \U_controller|Selector242~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [2])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [10])))

	.dataa(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datab(\U_controller|r_ads_dout [2]),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [10]),
	.cin(gnd),
	.combout(\U_controller|Selector242~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector242~0 .lut_mask = 16'hDD88;
defparam \U_controller|Selector242~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y18_N5
dffeas \U_controller|r_ads_dout[10] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector242~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[10] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y18_N12
cycloneive_lcell_comb \U_controller|Selector234~0 (
// Equation(s):
// \U_controller|Selector234~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [10])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [18])))

	.dataa(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datab(gnd),
	.datac(\U_controller|r_ads_dout [10]),
	.datad(\U_ads1292|r_spi_rx_data [18]),
	.cin(gnd),
	.combout(\U_controller|Selector234~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector234~0 .lut_mask = 16'hF5A0;
defparam \U_controller|Selector234~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y18_N13
dffeas \U_controller|r_ads_dout[18] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector234~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[18] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y18_N0
cycloneive_lcell_comb \U_controller|Selector226~0 (
// Equation(s):
// \U_controller|Selector226~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_controller|r_ads_dout [18]))) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_ads1292|r_spi_rx_data [26]))

	.dataa(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datab(\U_ads1292|r_spi_rx_data [26]),
	.datac(gnd),
	.datad(\U_controller|r_ads_dout [18]),
	.cin(gnd),
	.combout(\U_controller|Selector226~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector226~0 .lut_mask = 16'hEE44;
defparam \U_controller|Selector226~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y18_N1
dffeas \U_controller|r_ads_dout[26] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector226~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[26] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y18_N30
cycloneive_lcell_comb \U_controller|Selector218~0 (
// Equation(s):
// \U_controller|Selector218~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [26])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [34])))

	.dataa(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datab(\U_controller|r_ads_dout [26]),
	.datac(\U_ads1292|r_spi_rx_data [34]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector218~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector218~0 .lut_mask = 16'hD8D8;
defparam \U_controller|Selector218~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y18_N31
dffeas \U_controller|r_ads_dout[34] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector218~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [34]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[34] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y18_N22
cycloneive_lcell_comb \U_controller|Selector210~0 (
// Equation(s):
// \U_controller|Selector210~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [34])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [42])))

	.dataa(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datab(gnd),
	.datac(\U_controller|r_ads_dout [34]),
	.datad(\U_ads1292|r_spi_rx_data [42]),
	.cin(gnd),
	.combout(\U_controller|Selector210~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector210~0 .lut_mask = 16'hF5A0;
defparam \U_controller|Selector210~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y18_N23
dffeas \U_controller|r_ads_dout[42] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector210~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [42]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[42] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y18_N10
cycloneive_lcell_comb \U_controller|Selector202~0 (
// Equation(s):
// \U_controller|Selector202~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [42])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [50])))

	.dataa(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datab(gnd),
	.datac(\U_controller|r_ads_dout [42]),
	.datad(\U_ads1292|r_spi_rx_data [50]),
	.cin(gnd),
	.combout(\U_controller|Selector202~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector202~0 .lut_mask = 16'hF5A0;
defparam \U_controller|Selector202~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y18_N11
dffeas \U_controller|r_ads_dout[50] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector202~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [50]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[50] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y18_N6
cycloneive_lcell_comb \U_controller|Selector194~0 (
// Equation(s):
// \U_controller|Selector194~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_controller|r_ads_dout [50]))) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_ads1292|r_spi_rx_data [58]))

	.dataa(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datab(\U_ads1292|r_spi_rx_data [58]),
	.datac(gnd),
	.datad(\U_controller|r_ads_dout [50]),
	.cin(gnd),
	.combout(\U_controller|Selector194~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector194~0 .lut_mask = 16'hEE44;
defparam \U_controller|Selector194~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y18_N7
dffeas \U_controller|r_ads_dout[58] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector194~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [58]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[58] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y18_N20
cycloneive_lcell_comb \U_controller|Selector186~0 (
// Equation(s):
// \U_controller|Selector186~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_controller|r_ads_dout [58]))) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_ads1292|r_spi_rx_data [66]))

	.dataa(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datab(gnd),
	.datac(\U_ads1292|r_spi_rx_data [66]),
	.datad(\U_controller|r_ads_dout [58]),
	.cin(gnd),
	.combout(\U_controller|Selector186~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector186~0 .lut_mask = 16'hFA50;
defparam \U_controller|Selector186~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y18_N21
dffeas \U_controller|r_ads_dout[66] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector186~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [66]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[66] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N12
cycloneive_lcell_comb \U_controller|Selector15~3 (
// Equation(s):
// \U_controller|Selector15~3_combout  = (\U_controller|state.ST_ADS_SENDPC_2~q  & ((\U_controller|r_ads_dout [66]) # ((\U_controller|state.ST_MPR_SENDPC_3~q  & \U_controller|r_mpr_d_from_chip [2])))) # (!\U_controller|state.ST_ADS_SENDPC_2~q  & 
// (\U_controller|state.ST_MPR_SENDPC_3~q  & (\U_controller|r_mpr_d_from_chip [2])))

	.dataa(\U_controller|state.ST_ADS_SENDPC_2~q ),
	.datab(\U_controller|state.ST_MPR_SENDPC_3~q ),
	.datac(\U_controller|r_mpr_d_from_chip [2]),
	.datad(\U_controller|r_ads_dout [66]),
	.cin(gnd),
	.combout(\U_controller|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector15~3 .lut_mask = 16'hEAC0;
defparam \U_controller|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N14
cycloneive_lcell_comb \U_controller|Selector15~4 (
// Equation(s):
// \U_controller|Selector15~4_combout  = (\U_controller|Selector15~2_combout ) # ((\U_controller|Selector15~3_combout ) # ((\U_controller|WideOr18~combout  & \U_controller|uart_wdata_o [2])))

	.dataa(\U_controller|WideOr18~combout ),
	.datab(\U_controller|uart_wdata_o [2]),
	.datac(\U_controller|Selector15~2_combout ),
	.datad(\U_controller|Selector15~3_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector15~4 .lut_mask = 16'hFFF8;
defparam \U_controller|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N4
cycloneive_lcell_comb \U_controller|Selector15~6 (
// Equation(s):
// \U_controller|Selector15~6_combout  = (\U_controller|Selector15~0_combout ) # ((\U_controller|Selector15~4_combout ) # ((\U_controller|Selector15~5_combout  & \U_controller|state.ST_MPR_SENDPC~q )))

	.dataa(\U_controller|Selector15~5_combout ),
	.datab(\U_controller|Selector15~0_combout ),
	.datac(\U_controller|state.ST_MPR_SENDPC~q ),
	.datad(\U_controller|Selector15~4_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector15~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector15~6 .lut_mask = 16'hFFEC;
defparam \U_controller|Selector15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y19_N5
dffeas \U_controller|uart_wdata_o[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector15~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|uart_wdata_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|uart_wdata_o[2] .is_wysiwyg = "true";
defparam \U_controller|uart_wdata_o[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N22
cycloneive_lcell_comb \Uregs|tx_reset~0 (
// Equation(s):
// \Uregs|tx_reset~0_combout  = (\U_controller|uart_wdata_o [2] & \Uregs|always6~0_combout )

	.dataa(\U_controller|uart_wdata_o [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uregs|always6~0_combout ),
	.cin(gnd),
	.combout(\Uregs|tx_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|tx_reset~0 .lut_mask = 16'hAA00;
defparam \Uregs|tx_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y17_N23
dffeas \Uregs|tx_reset (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|tx_reset~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|tx_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|tx_reset .is_wysiwyg = "true";
defparam \Uregs|tx_reset .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N30
cycloneive_lcell_comb \Uregs|transmitter|Mux5~0 (
// Equation(s):
// \Uregs|transmitter|Mux5~0_combout  = (\Uregs|transmitter|tstate [1]) # ((\Uregs|transmitter|tstate [2]) # ((\Uregs|lsr5~1_combout  & !\Uregs|transmitter|tstate [0])))

	.dataa(\Uregs|transmitter|tstate [1]),
	.datab(\Uregs|transmitter|tstate [2]),
	.datac(\Uregs|lsr5~1_combout ),
	.datad(\Uregs|transmitter|tstate [0]),
	.cin(gnd),
	.combout(\Uregs|transmitter|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|Mux5~0 .lut_mask = 16'hEEFE;
defparam \Uregs|transmitter|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N24
cycloneive_lcell_comb \Uregs|transmitter|Mux5~1 (
// Equation(s):
// \Uregs|transmitter|Mux5~1_combout  = (\Uregs|transmitter|Mux4~3_combout ) # ((\Uregs|transmitter|Mux5~0_combout  & \Uregs|transmitter|tf_pop~q ))

	.dataa(\Uregs|transmitter|Mux5~0_combout ),
	.datab(gnd),
	.datac(\Uregs|transmitter|tf_pop~q ),
	.datad(\Uregs|transmitter|Mux4~3_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|Mux5~1 .lut_mask = 16'hFFA0;
defparam \Uregs|transmitter|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y17_N25
dffeas \Uregs|transmitter|tf_pop (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Uregs|enable~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|tf_pop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|tf_pop .is_wysiwyg = "true";
defparam \Uregs|transmitter|tf_pop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N30
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|count[0]~7 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|count[0]~7_combout  = (\Uregs|tx_reset~q ) # ((\Uregs|tf_push~q  & (!\Uregs|transmitter|tf_pop~q )) # (!\Uregs|tf_push~q  & (\Uregs|transmitter|tf_pop~q  & !\Uregs|lsr5~1_combout )))

	.dataa(\Uregs|tf_push~q ),
	.datab(\Uregs|transmitter|tf_pop~q ),
	.datac(\Uregs|lsr5~1_combout ),
	.datad(\Uregs|tx_reset~q ),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|count[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|count[0]~7 .lut_mask = 16'hFF26;
defparam \Uregs|transmitter|fifo_tx|count[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y17_N15
dffeas \Uregs|transmitter|fifo_tx|count[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|fifo_tx|count[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uregs|tx_reset~q ),
	.sload(gnd),
	.ena(\Uregs|transmitter|fifo_tx|count[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|count[0] .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N16
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|count[1]~8 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|count[1]~8_combout  = (\Uregs|tf_push~q  & ((\Uregs|transmitter|fifo_tx|count [1] & (!\Uregs|transmitter|fifo_tx|count[0]~6 )) # (!\Uregs|transmitter|fifo_tx|count [1] & ((\Uregs|transmitter|fifo_tx|count[0]~6 ) # (GND))))) # 
// (!\Uregs|tf_push~q  & ((\Uregs|transmitter|fifo_tx|count [1] & (\Uregs|transmitter|fifo_tx|count[0]~6  & VCC)) # (!\Uregs|transmitter|fifo_tx|count [1] & (!\Uregs|transmitter|fifo_tx|count[0]~6 ))))
// \Uregs|transmitter|fifo_tx|count[1]~9  = CARRY((\Uregs|tf_push~q  & ((!\Uregs|transmitter|fifo_tx|count[0]~6 ) # (!\Uregs|transmitter|fifo_tx|count [1]))) # (!\Uregs|tf_push~q  & (!\Uregs|transmitter|fifo_tx|count [1] & 
// !\Uregs|transmitter|fifo_tx|count[0]~6 )))

	.dataa(\Uregs|tf_push~q ),
	.datab(\Uregs|transmitter|fifo_tx|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|transmitter|fifo_tx|count[0]~6 ),
	.combout(\Uregs|transmitter|fifo_tx|count[1]~8_combout ),
	.cout(\Uregs|transmitter|fifo_tx|count[1]~9 ));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|count[1]~8 .lut_mask = 16'h692B;
defparam \Uregs|transmitter|fifo_tx|count[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y17_N17
dffeas \Uregs|transmitter|fifo_tx|count[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|fifo_tx|count[1]~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uregs|tx_reset~q ),
	.sload(gnd),
	.ena(\Uregs|transmitter|fifo_tx|count[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|count[1] .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N18
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|count[2]~10 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|count[2]~10_combout  = ((\Uregs|tf_push~q  $ (\Uregs|transmitter|fifo_tx|count [2] $ (\Uregs|transmitter|fifo_tx|count[1]~9 )))) # (GND)
// \Uregs|transmitter|fifo_tx|count[2]~11  = CARRY((\Uregs|tf_push~q  & (\Uregs|transmitter|fifo_tx|count [2] & !\Uregs|transmitter|fifo_tx|count[1]~9 )) # (!\Uregs|tf_push~q  & ((\Uregs|transmitter|fifo_tx|count [2]) # 
// (!\Uregs|transmitter|fifo_tx|count[1]~9 ))))

	.dataa(\Uregs|tf_push~q ),
	.datab(\Uregs|transmitter|fifo_tx|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|transmitter|fifo_tx|count[1]~9 ),
	.combout(\Uregs|transmitter|fifo_tx|count[2]~10_combout ),
	.cout(\Uregs|transmitter|fifo_tx|count[2]~11 ));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|count[2]~10 .lut_mask = 16'h964D;
defparam \Uregs|transmitter|fifo_tx|count[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y17_N19
dffeas \Uregs|transmitter|fifo_tx|count[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|fifo_tx|count[2]~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uregs|tx_reset~q ),
	.sload(gnd),
	.ena(\Uregs|transmitter|fifo_tx|count[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|count[2] .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N20
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|count[3]~12 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|count[3]~12_combout  = (\Uregs|tf_push~q  & ((\Uregs|transmitter|fifo_tx|count [3] & (!\Uregs|transmitter|fifo_tx|count[2]~11 )) # (!\Uregs|transmitter|fifo_tx|count [3] & ((\Uregs|transmitter|fifo_tx|count[2]~11 ) # (GND))))) # 
// (!\Uregs|tf_push~q  & ((\Uregs|transmitter|fifo_tx|count [3] & (\Uregs|transmitter|fifo_tx|count[2]~11  & VCC)) # (!\Uregs|transmitter|fifo_tx|count [3] & (!\Uregs|transmitter|fifo_tx|count[2]~11 ))))
// \Uregs|transmitter|fifo_tx|count[3]~13  = CARRY((\Uregs|tf_push~q  & ((!\Uregs|transmitter|fifo_tx|count[2]~11 ) # (!\Uregs|transmitter|fifo_tx|count [3]))) # (!\Uregs|tf_push~q  & (!\Uregs|transmitter|fifo_tx|count [3] & 
// !\Uregs|transmitter|fifo_tx|count[2]~11 )))

	.dataa(\Uregs|tf_push~q ),
	.datab(\Uregs|transmitter|fifo_tx|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|transmitter|fifo_tx|count[2]~11 ),
	.combout(\Uregs|transmitter|fifo_tx|count[3]~12_combout ),
	.cout(\Uregs|transmitter|fifo_tx|count[3]~13 ));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|count[3]~12 .lut_mask = 16'h692B;
defparam \Uregs|transmitter|fifo_tx|count[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y17_N21
dffeas \Uregs|transmitter|fifo_tx|count[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|fifo_tx|count[3]~12_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uregs|tx_reset~q ),
	.sload(gnd),
	.ena(\Uregs|transmitter|fifo_tx|count[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|count[3] .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N22
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|count[4]~14 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|count[4]~14_combout  = \Uregs|tf_push~q  $ (\Uregs|transmitter|fifo_tx|count[3]~13  $ (\Uregs|transmitter|fifo_tx|count [4]))

	.dataa(\Uregs|tf_push~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uregs|transmitter|fifo_tx|count [4]),
	.cin(\Uregs|transmitter|fifo_tx|count[3]~13 ),
	.combout(\Uregs|transmitter|fifo_tx|count[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|count[4]~14 .lut_mask = 16'hA55A;
defparam \Uregs|transmitter|fifo_tx|count[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y17_N23
dffeas \Uregs|transmitter|fifo_tx|count[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|fifo_tx|count[4]~14_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uregs|tx_reset~q ),
	.sload(gnd),
	.ena(\Uregs|transmitter|fifo_tx|count[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|count[4] .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N6
cycloneive_lcell_comb \Uregs|lsr5~1 (
// Equation(s):
// \Uregs|lsr5~1_combout  = (!\Uregs|transmitter|fifo_tx|count [4] & \Uregs|lsr5~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uregs|transmitter|fifo_tx|count [4]),
	.datad(\Uregs|lsr5~0_combout ),
	.cin(gnd),
	.combout(\Uregs|lsr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|lsr5~1 .lut_mask = 16'h0F00;
defparam \Uregs|lsr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N12
cycloneive_lcell_comb \Uregs|lsr6~2 (
// Equation(s):
// \Uregs|lsr6~2_combout  = (!\Uregs|transmitter|tstate [1] & !\Uregs|transmitter|tstate [0])

	.dataa(gnd),
	.datab(\Uregs|transmitter|tstate [1]),
	.datac(gnd),
	.datad(\Uregs|transmitter|tstate [0]),
	.cin(gnd),
	.combout(\Uregs|lsr6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|lsr6~2 .lut_mask = 16'h0033;
defparam \Uregs|lsr6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N22
cycloneive_lcell_comb \Uregs|transmitter|Mux2~2 (
// Equation(s):
// \Uregs|transmitter|Mux2~2_combout  = (\Uregs|lsr6~2_combout  & ((\Uregs|transmitter|tstate [2] & (\Uregs|transmitter|Equal1~0_combout )) # (!\Uregs|transmitter|tstate [2] & ((!\Uregs|lsr5~1_combout )))))

	.dataa(\Uregs|transmitter|Equal1~0_combout ),
	.datab(\Uregs|transmitter|tstate [2]),
	.datac(\Uregs|lsr5~1_combout ),
	.datad(\Uregs|lsr6~2_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|Mux2~2 .lut_mask = 16'h8B00;
defparam \Uregs|transmitter|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N28
cycloneive_lcell_comb \Uregs|transmitter|Mux2~1 (
// Equation(s):
// \Uregs|transmitter|Mux2~1_combout  = (\Uregs|transmitter|tstate [0]) # ((!\Uregs|transmitter|LessThan0~0_combout  & !\Uregs|lcr [3]))

	.dataa(\Uregs|transmitter|tstate [0]),
	.datab(\Uregs|transmitter|LessThan0~0_combout ),
	.datac(\Uregs|lcr [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uregs|transmitter|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|Mux2~1 .lut_mask = 16'hABAB;
defparam \Uregs|transmitter|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N24
cycloneive_lcell_comb \Uregs|transmitter|Mux2~3 (
// Equation(s):
// \Uregs|transmitter|Mux2~3_combout  = (\Uregs|transmitter|Mux2~2_combout ) # ((\Uregs|transmitter|Mux2~0_combout  & \Uregs|transmitter|Mux2~1_combout ))

	.dataa(\Uregs|transmitter|Mux2~0_combout ),
	.datab(gnd),
	.datac(\Uregs|transmitter|Mux2~2_combout ),
	.datad(\Uregs|transmitter|Mux2~1_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|Mux2~3 .lut_mask = 16'hFAF0;
defparam \Uregs|transmitter|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y17_N25
dffeas \Uregs|transmitter|tstate[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|tstate [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|tstate[2] .is_wysiwyg = "true";
defparam \Uregs|transmitter|tstate[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N26
cycloneive_lcell_comb \Uregs|transmitter|counter[4]~0 (
// Equation(s):
// \Uregs|transmitter|counter[4]~0_combout  = (\Uregs|enable~q  & (\Uregs|transmitter|tstate [2] $ (((\Uregs|transmitter|tstate [0]) # (\Uregs|transmitter|tstate [1])))))

	.dataa(\Uregs|transmitter|tstate [2]),
	.datab(\Uregs|transmitter|tstate [0]),
	.datac(\Uregs|enable~q ),
	.datad(\Uregs|transmitter|tstate [1]),
	.cin(gnd),
	.combout(\Uregs|transmitter|counter[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|counter[4]~0 .lut_mask = 16'h5060;
defparam \Uregs|transmitter|counter[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N2
cycloneive_lcell_comb \Uregs|transmitter|Add1~2 (
// Equation(s):
// \Uregs|transmitter|Add1~2_combout  = (\Uregs|transmitter|counter [1] & (\Uregs|transmitter|Add1~1  & VCC)) # (!\Uregs|transmitter|counter [1] & (!\Uregs|transmitter|Add1~1 ))
// \Uregs|transmitter|Add1~3  = CARRY((!\Uregs|transmitter|counter [1] & !\Uregs|transmitter|Add1~1 ))

	.dataa(\Uregs|transmitter|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|transmitter|Add1~1 ),
	.combout(\Uregs|transmitter|Add1~2_combout ),
	.cout(\Uregs|transmitter|Add1~3 ));
// synopsys translate_off
defparam \Uregs|transmitter|Add1~2 .lut_mask = 16'hA505;
defparam \Uregs|transmitter|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N18
cycloneive_lcell_comb \Uregs|transmitter|counter[1]~1 (
// Equation(s):
// \Uregs|transmitter|counter[1]~1_combout  = (\Uregs|transmitter|tstate [2] & (\Uregs|lsr6~2_combout  & ((\Uregs|transmitter|counter [0]) # (!\Uregs|transmitter|WideNor1~0_combout )))) # (!\Uregs|transmitter|tstate [2] & (((!\Uregs|lsr6~2_combout ))))

	.dataa(\Uregs|transmitter|tstate [2]),
	.datab(\Uregs|transmitter|counter [0]),
	.datac(\Uregs|lsr6~2_combout ),
	.datad(\Uregs|transmitter|WideNor1~0_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|counter[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|counter[1]~1 .lut_mask = 16'h85A5;
defparam \Uregs|transmitter|counter[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N22
cycloneive_lcell_comb \Uregs|transmitter|counter[1]~2 (
// Equation(s):
// \Uregs|transmitter|counter[1]~2_combout  = (\Uregs|transmitter|counter[4]~0_combout  & (\Uregs|transmitter|Add1~2_combout  & ((\Uregs|transmitter|counter[1]~1_combout )))) # (!\Uregs|transmitter|counter[4]~0_combout  & (((\Uregs|transmitter|counter 
// [1]))))

	.dataa(\Uregs|transmitter|counter[4]~0_combout ),
	.datab(\Uregs|transmitter|Add1~2_combout ),
	.datac(\Uregs|transmitter|counter [1]),
	.datad(\Uregs|transmitter|counter[1]~1_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|counter[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|counter[1]~2 .lut_mask = 16'hD850;
defparam \Uregs|transmitter|counter[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y19_N23
dffeas \Uregs|transmitter|counter[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|counter[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|counter[1] .is_wysiwyg = "true";
defparam \Uregs|transmitter|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N4
cycloneive_lcell_comb \Uregs|transmitter|Add1~4 (
// Equation(s):
// \Uregs|transmitter|Add1~4_combout  = (\Uregs|transmitter|counter [2] & ((GND) # (!\Uregs|transmitter|Add1~3 ))) # (!\Uregs|transmitter|counter [2] & (\Uregs|transmitter|Add1~3  $ (GND)))
// \Uregs|transmitter|Add1~5  = CARRY((\Uregs|transmitter|counter [2]) # (!\Uregs|transmitter|Add1~3 ))

	.dataa(\Uregs|transmitter|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|transmitter|Add1~3 ),
	.combout(\Uregs|transmitter|Add1~4_combout ),
	.cout(\Uregs|transmitter|Add1~5 ));
// synopsys translate_off
defparam \Uregs|transmitter|Add1~4 .lut_mask = 16'h5AAF;
defparam \Uregs|transmitter|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N12
cycloneive_lcell_comb \Uregs|transmitter|Mux18~0 (
// Equation(s):
// \Uregs|transmitter|Mux18~0_combout  = (\Uregs|transmitter|WideNor1~0_combout  & (!\Uregs|transmitter|counter [0])) # (!\Uregs|transmitter|WideNor1~0_combout  & ((\Uregs|transmitter|Add1~4_combout )))

	.dataa(gnd),
	.datab(\Uregs|transmitter|counter [0]),
	.datac(\Uregs|transmitter|Add1~4_combout ),
	.datad(\Uregs|transmitter|WideNor1~0_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|Mux18~0 .lut_mask = 16'h33F0;
defparam \Uregs|transmitter|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y19_N13
dffeas \Uregs|transmitter|counter[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|Mux18~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|transmitter|counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|counter[2] .is_wysiwyg = "true";
defparam \Uregs|transmitter|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N6
cycloneive_lcell_comb \Uregs|transmitter|Add1~6 (
// Equation(s):
// \Uregs|transmitter|Add1~6_combout  = (\Uregs|transmitter|counter [3] & (\Uregs|transmitter|Add1~5  & VCC)) # (!\Uregs|transmitter|counter [3] & (!\Uregs|transmitter|Add1~5 ))
// \Uregs|transmitter|Add1~7  = CARRY((!\Uregs|transmitter|counter [3] & !\Uregs|transmitter|Add1~5 ))

	.dataa(\Uregs|transmitter|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uregs|transmitter|Add1~5 ),
	.combout(\Uregs|transmitter|Add1~6_combout ),
	.cout(\Uregs|transmitter|Add1~7 ));
// synopsys translate_off
defparam \Uregs|transmitter|Add1~6 .lut_mask = 16'hA505;
defparam \Uregs|transmitter|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N16
cycloneive_lcell_comb \Uregs|transmitter|WideNor1 (
// Equation(s):
// \Uregs|transmitter|WideNor1~combout  = (\Uregs|transmitter|counter [0]) # (!\Uregs|transmitter|WideNor1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uregs|transmitter|counter [0]),
	.datad(\Uregs|transmitter|WideNor1~0_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|WideNor1~combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|WideNor1 .lut_mask = 16'hF0FF;
defparam \Uregs|transmitter|WideNor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N30
cycloneive_lcell_comb \Uregs|transmitter|Mux17~0 (
// Equation(s):
// \Uregs|transmitter|Mux17~0_combout  = (\Uregs|transmitter|WideNor1~combout  & (\Uregs|transmitter|Add1~6_combout )) # (!\Uregs|transmitter|WideNor1~combout  & (((\Uregs|Decoder3~0_combout ) # (!\Uregs|transmitter|tstate [2]))))

	.dataa(\Uregs|transmitter|Add1~6_combout ),
	.datab(\Uregs|transmitter|WideNor1~combout ),
	.datac(\Uregs|transmitter|tstate [2]),
	.datad(\Uregs|Decoder3~0_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|Mux17~0 .lut_mask = 16'hBB8B;
defparam \Uregs|transmitter|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y19_N31
dffeas \Uregs|transmitter|counter[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|Mux17~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|transmitter|counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|counter[3] .is_wysiwyg = "true";
defparam \Uregs|transmitter|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N8
cycloneive_lcell_comb \Uregs|transmitter|Add1~8 (
// Equation(s):
// \Uregs|transmitter|Add1~8_combout  = \Uregs|transmitter|Add1~7  $ (\Uregs|transmitter|counter [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uregs|transmitter|counter [4]),
	.cin(\Uregs|transmitter|Add1~7 ),
	.combout(\Uregs|transmitter|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|Add1~8 .lut_mask = 16'h0FF0;
defparam \Uregs|transmitter|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N20
cycloneive_lcell_comb \Uregs|transmitter|Mux16~0 (
// Equation(s):
// \Uregs|transmitter|Mux16~0_combout  = (\Uregs|transmitter|WideNor1~combout  & (((\Uregs|transmitter|Add1~8_combout )))) # (!\Uregs|transmitter|WideNor1~combout  & (\Uregs|transmitter|tstate [2] & (\Uregs|lcr [2])))

	.dataa(\Uregs|transmitter|tstate [2]),
	.datab(\Uregs|lcr [2]),
	.datac(\Uregs|transmitter|Add1~8_combout ),
	.datad(\Uregs|transmitter|WideNor1~combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|Mux16~0 .lut_mask = 16'hF088;
defparam \Uregs|transmitter|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y19_N21
dffeas \Uregs|transmitter|counter[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|Mux16~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|transmitter|counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|counter[4] .is_wysiwyg = "true";
defparam \Uregs|transmitter|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N24
cycloneive_lcell_comb \Uregs|transmitter|WideNor1~0 (
// Equation(s):
// \Uregs|transmitter|WideNor1~0_combout  = (!\Uregs|transmitter|counter [1] & (!\Uregs|transmitter|counter [4] & (!\Uregs|transmitter|counter [3] & !\Uregs|transmitter|counter [2])))

	.dataa(\Uregs|transmitter|counter [1]),
	.datab(\Uregs|transmitter|counter [4]),
	.datac(\Uregs|transmitter|counter [3]),
	.datad(\Uregs|transmitter|counter [2]),
	.cin(gnd),
	.combout(\Uregs|transmitter|WideNor1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|WideNor1~0 .lut_mask = 16'h0001;
defparam \Uregs|transmitter|WideNor1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N14
cycloneive_lcell_comb \Uregs|transmitter|Mux20~0 (
// Equation(s):
// \Uregs|transmitter|Mux20~0_combout  = (\Uregs|transmitter|WideNor1~0_combout  & ((!\Uregs|transmitter|counter [0]))) # (!\Uregs|transmitter|WideNor1~0_combout  & (\Uregs|transmitter|Add1~0_combout ))

	.dataa(gnd),
	.datab(\Uregs|transmitter|Add1~0_combout ),
	.datac(\Uregs|transmitter|counter [0]),
	.datad(\Uregs|transmitter|WideNor1~0_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|Mux20~0 .lut_mask = 16'h0FCC;
defparam \Uregs|transmitter|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y19_N15
dffeas \Uregs|transmitter|counter[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|Mux20~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|transmitter|counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|counter[0] .is_wysiwyg = "true";
defparam \Uregs|transmitter|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N28
cycloneive_lcell_comb \Uregs|transmitter|Equal1~0 (
// Equation(s):
// \Uregs|transmitter|Equal1~0_combout  = (!\Uregs|transmitter|WideNor1~0_combout ) # (!\Uregs|transmitter|counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uregs|transmitter|counter [0]),
	.datad(\Uregs|transmitter|WideNor1~0_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|Equal1~0 .lut_mask = 16'h0FFF;
defparam \Uregs|transmitter|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N28
cycloneive_lcell_comb \Uregs|transmitter|Mux3~0 (
// Equation(s):
// \Uregs|transmitter|Mux3~0_combout  = (\Uregs|transmitter|Equal1~0_combout  & (((\Uregs|transmitter|tstate [1])))) # (!\Uregs|transmitter|Equal1~0_combout  & ((\Uregs|transmitter|tstate [1] & ((!\Uregs|transmitter|Mux2~1_combout ))) # 
// (!\Uregs|transmitter|tstate [1] & (\Uregs|transmitter|tstate [0]))))

	.dataa(\Uregs|transmitter|Equal1~0_combout ),
	.datab(\Uregs|transmitter|tstate [0]),
	.datac(\Uregs|transmitter|tstate [1]),
	.datad(\Uregs|transmitter|Mux2~1_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|Mux3~0 .lut_mask = 16'hA4F4;
defparam \Uregs|transmitter|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y17_N29
dffeas \Uregs|transmitter|tstate[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uregs|transmitter|tstate [2]),
	.sload(gnd),
	.ena(\Uregs|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|tstate [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|tstate[1] .is_wysiwyg = "true";
defparam \Uregs|transmitter|tstate[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N6
cycloneive_lcell_comb \Uregs|transmitter|Mux21~0 (
// Equation(s):
// \Uregs|transmitter|Mux21~0_combout  = (\Uregs|transmitter|tstate [1] & (\Uregs|transmitter|tstate [2])) # (!\Uregs|transmitter|tstate [1] & (((\Uregs|transmitter|tstate [2] & !\Uregs|transmitter|stx_o_tmp~q )) # (!\Uregs|transmitter|tstate [0])))

	.dataa(\Uregs|transmitter|tstate [1]),
	.datab(\Uregs|transmitter|tstate [2]),
	.datac(\Uregs|transmitter|stx_o_tmp~q ),
	.datad(\Uregs|transmitter|tstate [0]),
	.cin(gnd),
	.combout(\Uregs|transmitter|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|Mux21~0 .lut_mask = 16'h8CDD;
defparam \Uregs|transmitter|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N16
cycloneive_lcell_comb \Uregs|transmitter|bit_out~4 (
// Equation(s):
// \Uregs|transmitter|bit_out~4_combout  = (!\Uregs|lcr [3] & (!\Uregs|transmitter|tstate [2] & !\Uregs|transmitter|LessThan0~0_combout ))

	.dataa(gnd),
	.datab(\Uregs|lcr [3]),
	.datac(\Uregs|transmitter|tstate [2]),
	.datad(\Uregs|transmitter|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|bit_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|bit_out~4 .lut_mask = 16'h0003;
defparam \Uregs|transmitter|bit_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N12
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|top~0 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|top~0_combout  = (!\Uregs|transmitter|fifo_tx|top [0] & !\Uregs|tx_reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uregs|transmitter|fifo_tx|top [0]),
	.datad(\Uregs|tx_reset~q ),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|top~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|top~0 .lut_mask = 16'h000F;
defparam \Uregs|transmitter|fifo_tx|top~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N24
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|top[0]~1 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|top[0]~1_combout  = (\Uregs|tf_push~q ) # (\Uregs|tx_reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uregs|tf_push~q ),
	.datad(\Uregs|tx_reset~q ),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|top[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|top[0]~1 .lut_mask = 16'hFFF0;
defparam \Uregs|transmitter|fifo_tx|top[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y17_N13
dffeas \Uregs|transmitter|fifo_tx|top[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|fifo_tx|top~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|transmitter|fifo_tx|top[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|top [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|top[0] .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|top[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N2
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|top~2 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|top~2_combout  = (!\Uregs|tx_reset~q  & (\Uregs|transmitter|fifo_tx|top [0] $ (\Uregs|transmitter|fifo_tx|top [1])))

	.dataa(\Uregs|transmitter|fifo_tx|top [0]),
	.datab(gnd),
	.datac(\Uregs|transmitter|fifo_tx|top [1]),
	.datad(\Uregs|tx_reset~q ),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|top~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|top~2 .lut_mask = 16'h005A;
defparam \Uregs|transmitter|fifo_tx|top~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y17_N3
dffeas \Uregs|transmitter|fifo_tx|top[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|fifo_tx|top~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|transmitter|fifo_tx|top[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|top [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|top[1] .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|top[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N26
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[3]~feeder (
// Equation(s):
// \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[3]~feeder_combout  = \Uregs|transmitter|fifo_tx|top [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uregs|transmitter|fifo_tx|top [1]),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y17_N27
dffeas \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y17_N21
dffeas \Uregs|transmitter|fifo_tx|bottom[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|transmitter|fifo_tx|bottom~1_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|bottom [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|bottom[0] .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|bottom[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N8
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|bottom~0 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|bottom~0_combout  = ((!\Uregs|tf_push~q  & (!\Uregs|transmitter|fifo_tx|count [4] & \Uregs|lsr5~0_combout ))) # (!\Uregs|transmitter|tf_pop~q )

	.dataa(\Uregs|tf_push~q ),
	.datab(\Uregs|transmitter|tf_pop~q ),
	.datac(\Uregs|transmitter|fifo_tx|count [4]),
	.datad(\Uregs|lsr5~0_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|bottom~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|bottom~0 .lut_mask = 16'h3733;
defparam \Uregs|transmitter|fifo_tx|bottom~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N14
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|bottom~1 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|bottom~1_combout  = (!\Uregs|tx_reset~q  & (\Uregs|transmitter|fifo_tx|bottom [0] $ (!\Uregs|transmitter|fifo_tx|bottom~0_combout )))

	.dataa(\Uregs|tx_reset~q ),
	.datab(\Uregs|transmitter|fifo_tx|bottom [0]),
	.datac(gnd),
	.datad(\Uregs|transmitter|fifo_tx|bottom~0_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|bottom~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|bottom~1 .lut_mask = 16'h4411;
defparam \Uregs|transmitter|fifo_tx|bottom~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y17_N19
dffeas \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|transmitter|fifo_tx|bottom~1_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y17_N13
dffeas \Uregs|transmitter|fifo_tx|bottom[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|fifo_tx|bottom~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|bottom [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|bottom[1] .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|bottom[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N12
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|bottom~2 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|bottom~2_combout  = (!\Uregs|tx_reset~q  & (\Uregs|transmitter|fifo_tx|bottom [1] $ (((\Uregs|transmitter|fifo_tx|bottom [0] & !\Uregs|transmitter|fifo_tx|bottom~0_combout )))))

	.dataa(\Uregs|tx_reset~q ),
	.datab(\Uregs|transmitter|fifo_tx|bottom [0]),
	.datac(\Uregs|transmitter|fifo_tx|bottom [1]),
	.datad(\Uregs|transmitter|fifo_tx|bottom~0_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|bottom~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|bottom~2 .lut_mask = 16'h5014;
defparam \Uregs|transmitter|fifo_tx|bottom~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y17_N17
dffeas \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|transmitter|fifo_tx|bottom~2_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N0
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[1]~feeder (
// Equation(s):
// \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[1]~feeder_combout  = \Uregs|transmitter|fifo_tx|top [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uregs|transmitter|fifo_tx|top [0]),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[1]~feeder .lut_mask = 16'hFF00;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y17_N1
dffeas \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N16
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|tfifo|ram~9 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|tfifo|ram~9_combout  = (\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [3] & (\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [4] & (\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [2] $ 
// (!\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [1])))) # (!\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [3] & (!\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [4] & (\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [2] $ 
// (!\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [1]))))

	.dataa(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [3]),
	.datab(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [2]),
	.datac(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [4]),
	.datad(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [1]),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|tfifo|ram~9_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~9 .lut_mask = 16'h8421;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N20
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[0]~feeder (
// Equation(s):
// \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[0]~feeder_combout  = \Uregs|tf_push~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uregs|tf_push~q ),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[0]~feeder .lut_mask = 16'hFF00;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y17_N21
dffeas \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N8
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|Add3~0 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|Add3~0_combout  = \Uregs|transmitter|fifo_tx|bottom [2] $ (((\Uregs|transmitter|fifo_tx|bottom [0] & \Uregs|transmitter|fifo_tx|bottom [1])))

	.dataa(\Uregs|transmitter|fifo_tx|bottom [2]),
	.datab(\Uregs|transmitter|fifo_tx|bottom [0]),
	.datac(gnd),
	.datad(\Uregs|transmitter|fifo_tx|bottom [1]),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|Add3~0 .lut_mask = 16'h66AA;
defparam \Uregs|transmitter|fifo_tx|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N30
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|bottom~3 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|bottom~3_combout  = (!\Uregs|tx_reset~q  & ((\Uregs|transmitter|fifo_tx|bottom~0_combout  & ((\Uregs|transmitter|fifo_tx|bottom [2]))) # (!\Uregs|transmitter|fifo_tx|bottom~0_combout  & (\Uregs|transmitter|fifo_tx|Add3~0_combout 
// ))))

	.dataa(\Uregs|tx_reset~q ),
	.datab(\Uregs|transmitter|fifo_tx|Add3~0_combout ),
	.datac(\Uregs|transmitter|fifo_tx|bottom [2]),
	.datad(\Uregs|transmitter|fifo_tx|bottom~0_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|bottom~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|bottom~3 .lut_mask = 16'h5044;
defparam \Uregs|transmitter|fifo_tx|bottom~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y17_N31
dffeas \Uregs|transmitter|fifo_tx|bottom[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|fifo_tx|bottom~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|bottom [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|bottom[2] .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|bottom[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y17_N7
dffeas \Uregs|transmitter|fifo_tx|bottom[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|fifo_tx|bottom~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|bottom [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|bottom[3] .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|bottom[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N4
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|Add3~1 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|Add3~1_combout  = \Uregs|transmitter|fifo_tx|bottom [3] $ (((\Uregs|transmitter|fifo_tx|bottom [1] & (\Uregs|transmitter|fifo_tx|bottom [0] & \Uregs|transmitter|fifo_tx|bottom [2]))))

	.dataa(\Uregs|transmitter|fifo_tx|bottom [1]),
	.datab(\Uregs|transmitter|fifo_tx|bottom [0]),
	.datac(\Uregs|transmitter|fifo_tx|bottom [2]),
	.datad(\Uregs|transmitter|fifo_tx|bottom [3]),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|Add3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|Add3~1 .lut_mask = 16'h7F80;
defparam \Uregs|transmitter|fifo_tx|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N6
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|bottom~4 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|bottom~4_combout  = (!\Uregs|tx_reset~q  & ((\Uregs|transmitter|fifo_tx|bottom~0_combout  & ((\Uregs|transmitter|fifo_tx|bottom [3]))) # (!\Uregs|transmitter|fifo_tx|bottom~0_combout  & (\Uregs|transmitter|fifo_tx|Add3~1_combout 
// ))))

	.dataa(\Uregs|tx_reset~q ),
	.datab(\Uregs|transmitter|fifo_tx|Add3~1_combout ),
	.datac(\Uregs|transmitter|fifo_tx|bottom [3]),
	.datad(\Uregs|transmitter|fifo_tx|bottom~0_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|bottom~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|bottom~4 .lut_mask = 16'h5044;
defparam \Uregs|transmitter|fifo_tx|bottom~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y17_N29
dffeas \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[8] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|transmitter|fifo_tx|bottom~4_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N4
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|top~3 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|top~3_combout  = (!\Uregs|tx_reset~q  & (\Uregs|transmitter|fifo_tx|top [2] $ (((\Uregs|transmitter|fifo_tx|top [0] & \Uregs|transmitter|fifo_tx|top [1])))))

	.dataa(\Uregs|transmitter|fifo_tx|top [0]),
	.datab(\Uregs|transmitter|fifo_tx|top [1]),
	.datac(\Uregs|transmitter|fifo_tx|top [2]),
	.datad(\Uregs|tx_reset~q ),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|top~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|top~3 .lut_mask = 16'h0078;
defparam \Uregs|transmitter|fifo_tx|top~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y17_N5
dffeas \Uregs|transmitter|fifo_tx|top[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|fifo_tx|top~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|transmitter|fifo_tx|top[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|top [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|top[2] .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|top[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y17_N17
dffeas \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|transmitter|fifo_tx|top [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y17_N21
dffeas \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|transmitter|fifo_tx|bottom~3_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N26
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|Add0~0 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|Add0~0_combout  = \Uregs|transmitter|fifo_tx|top [3] $ (((\Uregs|transmitter|fifo_tx|top [1] & (\Uregs|transmitter|fifo_tx|top [2] & \Uregs|transmitter|fifo_tx|top [0]))))

	.dataa(\Uregs|transmitter|fifo_tx|top [3]),
	.datab(\Uregs|transmitter|fifo_tx|top [1]),
	.datac(\Uregs|transmitter|fifo_tx|top [2]),
	.datad(\Uregs|transmitter|fifo_tx|top [0]),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|Add0~0 .lut_mask = 16'h6AAA;
defparam \Uregs|transmitter|fifo_tx|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N10
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|top~4 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|top~4_combout  = (\Uregs|transmitter|fifo_tx|Add0~0_combout  & !\Uregs|tx_reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uregs|transmitter|fifo_tx|Add0~0_combout ),
	.datad(\Uregs|tx_reset~q ),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|top~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|top~4 .lut_mask = 16'h00F0;
defparam \Uregs|transmitter|fifo_tx|top~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y17_N11
dffeas \Uregs|transmitter|fifo_tx|top[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|fifo_tx|top~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|transmitter|fifo_tx|top[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|top [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|top[3] .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|top[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y17_N11
dffeas \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|transmitter|fifo_tx|top [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N20
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|tfifo|ram~10 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|tfifo|ram~10_combout  = (\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [8] & (\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [7] & (\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [5] $ 
// (!\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [6])))) # (!\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [8] & (!\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [7] & (\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [5] $ 
// (!\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [6]))))

	.dataa(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [8]),
	.datab(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [5]),
	.datac(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [6]),
	.datad(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [7]),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|tfifo|ram~10_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~10 .lut_mask = 16'h8241;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N16
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|tfifo|ram~11 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|tfifo|ram~11_combout  = (\Uregs|transmitter|fifo_tx|tfifo|ram~9_combout  & (\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [0] & \Uregs|transmitter|fifo_tx|tfifo|ram~10_combout ))

	.dataa(\Uregs|transmitter|fifo_tx|tfifo|ram~9_combout ),
	.datab(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [0]),
	.datac(gnd),
	.datad(\Uregs|transmitter|fifo_tx|tfifo|ram~10_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|tfifo|ram~11_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~11 .lut_mask = 16'h8800;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\Uregs|tf_push~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\U_controller|uart_wdata_o [7],\U_controller|uart_wdata_o [6],\U_controller|uart_wdata_o [5],\U_controller|uart_wdata_o [4],\U_controller|uart_wdata_o [3],\U_controller|uart_wdata_o [2],
\U_controller|uart_wdata_o [1],\U_controller|uart_wdata_o [0]}),
	.portaaddr({\Uregs|transmitter|fifo_tx|top [3],\Uregs|transmitter|fifo_tx|top [2],\Uregs|transmitter|fifo_tx|top [1],\Uregs|transmitter|fifo_tx|top [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\Uregs|transmitter|fifo_tx|bottom~4_combout ,\Uregs|transmitter|fifo_tx|bottom~3_combout ,\Uregs|transmitter|fifo_tx|bottom~2_combout ,\Uregs|transmitter|fifo_tx|bottom~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ALTSYNCRAM";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N28
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|tfifo|ram~14 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|tfifo|ram~14_combout  = (!\Uregs|transmitter|fifo_tx|top [3] & (!\Uregs|transmitter|fifo_tx|top [2] & (\Uregs|tf_push~q  & !\Uregs|transmitter|fifo_tx|top [1])))

	.dataa(\Uregs|transmitter|fifo_tx|top [3]),
	.datab(\Uregs|transmitter|fifo_tx|top [2]),
	.datac(\Uregs|tf_push~q ),
	.datad(\Uregs|transmitter|fifo_tx|top [1]),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|tfifo|ram~14_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~14 .lut_mask = 16'h0010;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N12
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|tfifo|ram~15 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|tfifo|ram~15_combout  = (!\Uregs|transmitter|fifo_tx|top [0] & \Uregs|transmitter|fifo_tx|tfifo|ram~14_combout )

	.dataa(gnd),
	.datab(\Uregs|transmitter|fifo_tx|top [0]),
	.datac(gnd),
	.datad(\Uregs|transmitter|fifo_tx|tfifo|ram~14_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|tfifo|ram~15_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~15 .lut_mask = 16'h3300;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y17_N29
dffeas \Uregs|transmitter|fifo_tx|tfifo|ram~1 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|transmitter|fifo_tx|tfifo|ram~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|tfifo|ram~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~1 .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N18
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|tfifo|ram~0feeder (
// Equation(s):
// \Uregs|transmitter|fifo_tx|tfifo|ram~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|tfifo|ram~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~0feeder .lut_mask = 16'hFFFF;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y17_N19
dffeas \Uregs|transmitter|fifo_tx|tfifo|ram~0 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|fifo_tx|tfifo|ram~0feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|tfifo|ram~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~0 .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N28
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|tfifo|ram~12 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|tfifo|ram~12_combout  = (!\Uregs|transmitter|fifo_tx|tfifo|ram~11_combout  & ((\Uregs|transmitter|fifo_tx|tfifo|ram~0_q  & (\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0~portbdataout )) # 
// (!\Uregs|transmitter|fifo_tx|tfifo|ram~0_q  & ((\Uregs|transmitter|fifo_tx|tfifo|ram~1_q )))))

	.dataa(\Uregs|transmitter|fifo_tx|tfifo|ram~11_combout ),
	.datab(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(\Uregs|transmitter|fifo_tx|tfifo|ram~1_q ),
	.datad(\Uregs|transmitter|fifo_tx|tfifo|ram~0_q ),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|tfifo|ram~12_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~12 .lut_mask = 16'h4450;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y17_N3
dffeas \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[9] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N2
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|tfifo|ram~13 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|tfifo|ram~13_combout  = (\Uregs|transmitter|fifo_tx|tfifo|ram~12_combout ) # ((\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [9] & \Uregs|transmitter|fifo_tx|tfifo|ram~11_combout ))

	.dataa(gnd),
	.datab(\Uregs|transmitter|fifo_tx|tfifo|ram~12_combout ),
	.datac(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [9]),
	.datad(\Uregs|transmitter|fifo_tx|tfifo|ram~11_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|tfifo|ram~13_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~13 .lut_mask = 16'hFCCC;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y17_N9
dffeas \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[10] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y17_N23
dffeas \Uregs|transmitter|fifo_tx|tfifo|ram~2 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|transmitter|fifo_tx|tfifo|ram~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|tfifo|ram~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~2 .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N22
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|tfifo|ram~19 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|tfifo|ram~19_combout  = (\Uregs|transmitter|fifo_tx|tfifo|ram~0_q  & ((\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a1 ))) # (!\Uregs|transmitter|fifo_tx|tfifo|ram~0_q  & 
// (\Uregs|transmitter|fifo_tx|tfifo|ram~2_q ))

	.dataa(gnd),
	.datab(\Uregs|transmitter|fifo_tx|tfifo|ram~0_q ),
	.datac(\Uregs|transmitter|fifo_tx|tfifo|ram~2_q ),
	.datad(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|tfifo|ram~19_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~19 .lut_mask = 16'hFC30;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N24
cycloneive_lcell_comb \Uregs|transmitter|shift_out[0]~0 (
// Equation(s):
// \Uregs|transmitter|shift_out[0]~0_combout  = (\Uregs|transmitter|fifo_tx|tfifo|ram~11_combout  & (\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [10])) # (!\Uregs|transmitter|fifo_tx|tfifo|ram~11_combout  & 
// ((\Uregs|transmitter|fifo_tx|tfifo|ram~19_combout )))

	.dataa(\Uregs|transmitter|fifo_tx|tfifo|ram~11_combout ),
	.datab(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [10]),
	.datac(gnd),
	.datad(\Uregs|transmitter|fifo_tx|tfifo|ram~19_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|shift_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|shift_out[0]~0 .lut_mask = 16'hDD88;
defparam \Uregs|transmitter|shift_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y17_N9
dffeas \Uregs|transmitter|fifo_tx|tfifo|ram~3 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|transmitter|fifo_tx|tfifo|ram~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|tfifo|ram~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~3 .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N8
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|tfifo|ram~20 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|tfifo|ram~20_combout  = (\Uregs|transmitter|fifo_tx|tfifo|ram~0_q  & ((\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a2 ))) # (!\Uregs|transmitter|fifo_tx|tfifo|ram~0_q  & 
// (\Uregs|transmitter|fifo_tx|tfifo|ram~3_q ))

	.dataa(gnd),
	.datab(\Uregs|transmitter|fifo_tx|tfifo|ram~0_q ),
	.datac(\Uregs|transmitter|fifo_tx|tfifo|ram~3_q ),
	.datad(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|tfifo|ram~20_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~20 .lut_mask = 16'hFC30;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N10
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[11]~feeder (
// Equation(s):
// \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[11]~feeder_combout  = \U_controller|uart_wdata_o [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|uart_wdata_o [2]),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[11]~feeder .lut_mask = 16'hFF00;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y17_N11
dffeas \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[11] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N14
cycloneive_lcell_comb \Uregs|transmitter|shift_out[1]~1 (
// Equation(s):
// \Uregs|transmitter|shift_out[1]~1_combout  = (\Uregs|transmitter|fifo_tx|tfifo|ram~11_combout  & ((\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [11]))) # (!\Uregs|transmitter|fifo_tx|tfifo|ram~11_combout  & 
// (\Uregs|transmitter|fifo_tx|tfifo|ram~20_combout ))

	.dataa(\Uregs|transmitter|fifo_tx|tfifo|ram~11_combout ),
	.datab(\Uregs|transmitter|fifo_tx|tfifo|ram~20_combout ),
	.datac(gnd),
	.datad(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [11]),
	.cin(gnd),
	.combout(\Uregs|transmitter|shift_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|shift_out[1]~1 .lut_mask = 16'hEE44;
defparam \Uregs|transmitter|shift_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y17_N31
dffeas \Uregs|transmitter|fifo_tx|tfifo|ram~4 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|transmitter|fifo_tx|tfifo|ram~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|tfifo|ram~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~4 .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N30
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|tfifo|ram~21 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|tfifo|ram~21_combout  = (\Uregs|transmitter|fifo_tx|tfifo|ram~0_q  & ((\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a3 ))) # (!\Uregs|transmitter|fifo_tx|tfifo|ram~0_q  & 
// (\Uregs|transmitter|fifo_tx|tfifo|ram~4_q ))

	.dataa(gnd),
	.datab(\Uregs|transmitter|fifo_tx|tfifo|ram~0_q ),
	.datac(\Uregs|transmitter|fifo_tx|tfifo|ram~4_q ),
	.datad(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|tfifo|ram~21_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~21 .lut_mask = 16'hFC30;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N0
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[12]~feeder (
// Equation(s):
// \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[12]~feeder_combout  = \U_controller|uart_wdata_o [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|uart_wdata_o [3]),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[12]~feeder .lut_mask = 16'hFF00;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y16_N1
dffeas \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[12] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N26
cycloneive_lcell_comb \Uregs|transmitter|shift_out[2]~2 (
// Equation(s):
// \Uregs|transmitter|shift_out[2]~2_combout  = (\Uregs|transmitter|fifo_tx|tfifo|ram~11_combout  & ((\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [12]))) # (!\Uregs|transmitter|fifo_tx|tfifo|ram~11_combout  & 
// (\Uregs|transmitter|fifo_tx|tfifo|ram~21_combout ))

	.dataa(\Uregs|transmitter|fifo_tx|tfifo|ram~21_combout ),
	.datab(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [12]),
	.datac(gnd),
	.datad(\Uregs|transmitter|fifo_tx|tfifo|ram~11_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|shift_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|shift_out[2]~2 .lut_mask = 16'hCCAA;
defparam \Uregs|transmitter|shift_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y17_N15
dffeas \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[13] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y17_N25
dffeas \Uregs|transmitter|fifo_tx|tfifo|ram~5 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|transmitter|fifo_tx|tfifo|ram~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|tfifo|ram~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~5 .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N24
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|tfifo|ram~22 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|tfifo|ram~22_combout  = (\Uregs|transmitter|fifo_tx|tfifo|ram~0_q  & ((\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a4 ))) # (!\Uregs|transmitter|fifo_tx|tfifo|ram~0_q  & 
// (\Uregs|transmitter|fifo_tx|tfifo|ram~5_q ))

	.dataa(gnd),
	.datab(\Uregs|transmitter|fifo_tx|tfifo|ram~0_q ),
	.datac(\Uregs|transmitter|fifo_tx|tfifo|ram~5_q ),
	.datad(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|tfifo|ram~22_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~22 .lut_mask = 16'hFC30;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N4
cycloneive_lcell_comb \Uregs|transmitter|shift_out[3]~3 (
// Equation(s):
// \Uregs|transmitter|shift_out[3]~3_combout  = (\Uregs|transmitter|fifo_tx|tfifo|ram~11_combout  & (\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [13])) # (!\Uregs|transmitter|fifo_tx|tfifo|ram~11_combout  & 
// ((\Uregs|transmitter|fifo_tx|tfifo|ram~22_combout )))

	.dataa(\Uregs|transmitter|fifo_tx|tfifo|ram~11_combout ),
	.datab(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [13]),
	.datac(gnd),
	.datad(\Uregs|transmitter|fifo_tx|tfifo|ram~22_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|shift_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|shift_out[3]~3 .lut_mask = 16'hDD88;
defparam \Uregs|transmitter|shift_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y17_N27
dffeas \Uregs|transmitter|fifo_tx|tfifo|ram~6 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|transmitter|fifo_tx|tfifo|ram~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|tfifo|ram~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~6 .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N26
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|tfifo|ram~18 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|tfifo|ram~18_combout  = (\Uregs|transmitter|fifo_tx|tfifo|ram~0_q  & (\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a5 )) # (!\Uregs|transmitter|fifo_tx|tfifo|ram~0_q  & 
// ((\Uregs|transmitter|fifo_tx|tfifo|ram~6_q )))

	.dataa(gnd),
	.datab(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\Uregs|transmitter|fifo_tx|tfifo|ram~6_q ),
	.datad(\Uregs|transmitter|fifo_tx|tfifo|ram~0_q ),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|tfifo|ram~18_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~18 .lut_mask = 16'hCCF0;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y17_N5
dffeas \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[14] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N18
cycloneive_lcell_comb \Uregs|transmitter|shift_out[4]~4 (
// Equation(s):
// \Uregs|transmitter|shift_out[4]~4_combout  = (\Uregs|transmitter|fifo_tx|tfifo|ram~11_combout  & ((\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [14]))) # (!\Uregs|transmitter|fifo_tx|tfifo|ram~11_combout  & 
// (\Uregs|transmitter|fifo_tx|tfifo|ram~18_combout ))

	.dataa(\Uregs|transmitter|fifo_tx|tfifo|ram~11_combout ),
	.datab(\Uregs|transmitter|fifo_tx|tfifo|ram~18_combout ),
	.datac(gnd),
	.datad(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [14]),
	.cin(gnd),
	.combout(\Uregs|transmitter|shift_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|shift_out[4]~4 .lut_mask = 16'hEE44;
defparam \Uregs|transmitter|shift_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N8
cycloneive_lcell_comb \Uregs|transmitter|shift_out[4]~feeder (
// Equation(s):
// \Uregs|transmitter|shift_out[4]~feeder_combout  = \Uregs|transmitter|shift_out[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uregs|transmitter|shift_out[4]~4_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|shift_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|shift_out[4]~feeder .lut_mask = 16'hFF00;
defparam \Uregs|transmitter|shift_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y17_N13
dffeas \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[15] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y17_N7
dffeas \Uregs|transmitter|fifo_tx|tfifo|ram~7 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|transmitter|fifo_tx|tfifo|ram~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|tfifo|ram~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~7 .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N6
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|tfifo|ram~23 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|tfifo|ram~23_combout  = (\Uregs|transmitter|fifo_tx|tfifo|ram~0_q  & (\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a6 )) # (!\Uregs|transmitter|fifo_tx|tfifo|ram~0_q  & 
// ((\Uregs|transmitter|fifo_tx|tfifo|ram~7_q )))

	.dataa(gnd),
	.datab(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\Uregs|transmitter|fifo_tx|tfifo|ram~7_q ),
	.datad(\Uregs|transmitter|fifo_tx|tfifo|ram~0_q ),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|tfifo|ram~23_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~23 .lut_mask = 16'hCCF0;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N30
cycloneive_lcell_comb \Uregs|transmitter|shift_out[5]~5 (
// Equation(s):
// \Uregs|transmitter|shift_out[5]~5_combout  = (\Uregs|transmitter|fifo_tx|tfifo|ram~11_combout  & (\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [15])) # (!\Uregs|transmitter|fifo_tx|tfifo|ram~11_combout  & 
// ((\Uregs|transmitter|fifo_tx|tfifo|ram~23_combout )))

	.dataa(\Uregs|transmitter|fifo_tx|tfifo|ram~11_combout ),
	.datab(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [15]),
	.datac(gnd),
	.datad(\Uregs|transmitter|fifo_tx|tfifo|ram~23_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|shift_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|shift_out[5]~5 .lut_mask = 16'hDD88;
defparam \Uregs|transmitter|shift_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y17_N1
dffeas \Uregs|transmitter|fifo_tx|tfifo|ram~8 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|transmitter|fifo_tx|tfifo|ram~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|tfifo|ram~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~8 .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N0
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|tfifo|ram~16 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|tfifo|ram~16_combout  = (\Uregs|transmitter|fifo_tx|tfifo|ram~0_q  & (\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a7 )) # (!\Uregs|transmitter|fifo_tx|tfifo|ram~0_q  & 
// ((\Uregs|transmitter|fifo_tx|tfifo|ram~8_q )))

	.dataa(gnd),
	.datab(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datac(\Uregs|transmitter|fifo_tx|tfifo|ram~8_q ),
	.datad(\Uregs|transmitter|fifo_tx|tfifo|ram~0_q ),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|tfifo|ram~16_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~16 .lut_mask = 16'hCCF0;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y17_N15
dffeas \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[16] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N22
cycloneive_lcell_comb \Uregs|transmitter|fifo_tx|tfifo|ram~17 (
// Equation(s):
// \Uregs|transmitter|fifo_tx|tfifo|ram~17_combout  = (\Uregs|transmitter|fifo_tx|tfifo|ram~11_combout  & ((\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [16]))) # (!\Uregs|transmitter|fifo_tx|tfifo|ram~11_combout  & 
// (\Uregs|transmitter|fifo_tx|tfifo|ram~16_combout ))

	.dataa(\Uregs|transmitter|fifo_tx|tfifo|ram~11_combout ),
	.datab(gnd),
	.datac(\Uregs|transmitter|fifo_tx|tfifo|ram~16_combout ),
	.datad(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [16]),
	.cin(gnd),
	.combout(\Uregs|transmitter|fifo_tx|tfifo|ram~17_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~17 .lut_mask = 16'hFA50;
defparam \Uregs|transmitter|fifo_tx|tfifo|ram~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y17_N23
dffeas \Uregs|transmitter|shift_out[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|fifo_tx|tfifo|ram~17_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|transmitter|parity_xor~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|shift_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|shift_out[6] .is_wysiwyg = "true";
defparam \Uregs|transmitter|shift_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y17_N31
dffeas \Uregs|transmitter|shift_out[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|shift_out[5]~5_combout ),
	.asdata(\Uregs|transmitter|shift_out [6]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Uregs|transmitter|tstate [2]),
	.ena(\Uregs|transmitter|bit_counter[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|shift_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|shift_out[5] .is_wysiwyg = "true";
defparam \Uregs|transmitter|shift_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y17_N9
dffeas \Uregs|transmitter|shift_out[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|shift_out[4]~feeder_combout ),
	.asdata(\Uregs|transmitter|shift_out [5]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Uregs|transmitter|tstate [2]),
	.ena(\Uregs|transmitter|bit_counter[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|shift_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|shift_out[4] .is_wysiwyg = "true";
defparam \Uregs|transmitter|shift_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y17_N5
dffeas \Uregs|transmitter|shift_out[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|shift_out[3]~3_combout ),
	.asdata(\Uregs|transmitter|shift_out [4]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Uregs|transmitter|tstate [2]),
	.ena(\Uregs|transmitter|bit_counter[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|shift_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|shift_out[3] .is_wysiwyg = "true";
defparam \Uregs|transmitter|shift_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y17_N27
dffeas \Uregs|transmitter|shift_out[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|shift_out[2]~2_combout ),
	.asdata(\Uregs|transmitter|shift_out [3]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Uregs|transmitter|tstate [2]),
	.ena(\Uregs|transmitter|bit_counter[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|shift_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|shift_out[2] .is_wysiwyg = "true";
defparam \Uregs|transmitter|shift_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y17_N15
dffeas \Uregs|transmitter|shift_out[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|shift_out[1]~1_combout ),
	.asdata(\Uregs|transmitter|shift_out [2]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Uregs|transmitter|tstate [2]),
	.ena(\Uregs|transmitter|bit_counter[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|shift_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|shift_out[1] .is_wysiwyg = "true";
defparam \Uregs|transmitter|shift_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y17_N25
dffeas \Uregs|transmitter|shift_out[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|shift_out[0]~0_combout ),
	.asdata(\Uregs|transmitter|shift_out [1]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Uregs|transmitter|tstate [2]),
	.ena(\Uregs|transmitter|bit_counter[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|shift_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|shift_out[0] .is_wysiwyg = "true";
defparam \Uregs|transmitter|shift_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N16
cycloneive_lcell_comb \Uregs|transmitter|WideXor0~0 (
// Equation(s):
// \Uregs|transmitter|WideXor0~0_combout  = \Uregs|transmitter|shift_out[1]~1_combout  $ (\Uregs|transmitter|shift_out[2]~2_combout  $ (\Uregs|transmitter|shift_out[3]~3_combout  $ (\Uregs|transmitter|shift_out[0]~0_combout )))

	.dataa(\Uregs|transmitter|shift_out[1]~1_combout ),
	.datab(\Uregs|transmitter|shift_out[2]~2_combout ),
	.datac(\Uregs|transmitter|shift_out[3]~3_combout ),
	.datad(\Uregs|transmitter|shift_out[0]~0_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|WideXor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|WideXor0~0 .lut_mask = 16'h6996;
defparam \Uregs|transmitter|WideXor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N8
cycloneive_lcell_comb \Uregs|transmitter|WideXor0~1 (
// Equation(s):
// \Uregs|transmitter|WideXor0~1_combout  = \Uregs|transmitter|WideXor0~0_combout  $ (((\Uregs|transmitter|fifo_tx|tfifo|ram~12_combout ) # ((\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [9] & \Uregs|transmitter|fifo_tx|tfifo|ram~11_combout ))))

	.dataa(\Uregs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass [9]),
	.datab(\Uregs|transmitter|fifo_tx|tfifo|ram~12_combout ),
	.datac(\Uregs|transmitter|WideXor0~0_combout ),
	.datad(\Uregs|transmitter|fifo_tx|tfifo|ram~11_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|WideXor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|WideXor0~1 .lut_mask = 16'h1E3C;
defparam \Uregs|transmitter|WideXor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N6
cycloneive_lcell_comb \Uregs|transmitter|Mux0~0 (
// Equation(s):
// \Uregs|transmitter|Mux0~0_combout  = (\Uregs|lcr [1] & (\Uregs|transmitter|WideXor0~1_combout  $ (((!\Uregs|lcr [0] & \Uregs|transmitter|shift_out[4]~4_combout ))))) # (!\Uregs|lcr [1] & (!\Uregs|lcr [0]))

	.dataa(\Uregs|lcr [0]),
	.datab(\Uregs|lcr [1]),
	.datac(\Uregs|transmitter|WideXor0~1_combout ),
	.datad(\Uregs|transmitter|shift_out[4]~4_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|Mux0~0 .lut_mask = 16'h95D1;
defparam \Uregs|transmitter|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N28
cycloneive_lcell_comb \Uregs|transmitter|WideXor2~0 (
// Equation(s):
// \Uregs|transmitter|WideXor2~0_combout  = \Uregs|transmitter|WideXor0~0_combout  $ (\Uregs|transmitter|shift_out[4]~4_combout  $ (\Uregs|transmitter|fifo_tx|tfifo|ram~13_combout  $ (\Uregs|transmitter|shift_out[5]~5_combout )))

	.dataa(\Uregs|transmitter|WideXor0~0_combout ),
	.datab(\Uregs|transmitter|shift_out[4]~4_combout ),
	.datac(\Uregs|transmitter|fifo_tx|tfifo|ram~13_combout ),
	.datad(\Uregs|transmitter|shift_out[5]~5_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|WideXor2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|WideXor2~0 .lut_mask = 16'h6996;
defparam \Uregs|transmitter|WideXor2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N20
cycloneive_lcell_comb \Uregs|transmitter|Mux0~1 (
// Equation(s):
// \Uregs|transmitter|Mux0~1_combout  = (\Uregs|lcr [1] & (\Uregs|transmitter|Mux0~0_combout )) # (!\Uregs|lcr [1] & (\Uregs|transmitter|WideXor2~0_combout  $ (((\Uregs|transmitter|Mux0~0_combout  & \Uregs|transmitter|fifo_tx|tfifo|ram~17_combout )))))

	.dataa(\Uregs|transmitter|Mux0~0_combout ),
	.datab(\Uregs|transmitter|WideXor2~0_combout ),
	.datac(\Uregs|transmitter|fifo_tx|tfifo|ram~17_combout ),
	.datad(\Uregs|lcr [1]),
	.cin(gnd),
	.combout(\Uregs|transmitter|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|Mux0~1 .lut_mask = 16'hAA6C;
defparam \Uregs|transmitter|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y17_N21
dffeas \Uregs|transmitter|parity_xor (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|transmitter|parity_xor~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|parity_xor~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|parity_xor .is_wysiwyg = "true";
defparam \Uregs|transmitter|parity_xor .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N8
cycloneive_lcell_comb \Uregs|transmitter|bit_out~0 (
// Equation(s):
// \Uregs|transmitter|bit_out~0_combout  = \Uregs|lcr [4] $ (((\Uregs|lcr [5]) # (!\Uregs|transmitter|parity_xor~q )))

	.dataa(\Uregs|lcr [5]),
	.datab(gnd),
	.datac(\Uregs|lcr [4]),
	.datad(\Uregs|transmitter|parity_xor~q ),
	.cin(gnd),
	.combout(\Uregs|transmitter|bit_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|bit_out~0 .lut_mask = 16'h5A0F;
defparam \Uregs|transmitter|bit_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N4
cycloneive_lcell_comb \Uregs|transmitter|bit_out~1 (
// Equation(s):
// \Uregs|transmitter|bit_out~1_combout  = (\Uregs|transmitter|Mux4~2_combout  & ((\Uregs|transmitter|bit_out~0_combout ) # ((\Uregs|transmitter|shift_out [0] & \Uregs|transmitter|LessThan0~0_combout )))) # (!\Uregs|transmitter|Mux4~2_combout  & 
// (\Uregs|transmitter|shift_out [0] & ((\Uregs|transmitter|LessThan0~0_combout ))))

	.dataa(\Uregs|transmitter|Mux4~2_combout ),
	.datab(\Uregs|transmitter|shift_out [0]),
	.datac(\Uregs|transmitter|bit_out~0_combout ),
	.datad(\Uregs|transmitter|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|bit_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|bit_out~1 .lut_mask = 16'hECA0;
defparam \Uregs|transmitter|bit_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N14
cycloneive_lcell_comb \Uregs|transmitter|bit_out~2 (
// Equation(s):
// \Uregs|transmitter|bit_out~2_combout  = (\Uregs|transmitter|tstate [2] & (\Uregs|transmitter|fifo_tx|tfifo|ram~13_combout )) # (!\Uregs|transmitter|tstate [2] & ((\Uregs|transmitter|bit_out~1_combout )))

	.dataa(\Uregs|transmitter|fifo_tx|tfifo|ram~13_combout ),
	.datab(\Uregs|transmitter|bit_out~1_combout ),
	.datac(\Uregs|transmitter|tstate [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uregs|transmitter|bit_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|bit_out~2 .lut_mask = 16'hACAC;
defparam \Uregs|transmitter|bit_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N10
cycloneive_lcell_comb \Uregs|transmitter|bit_out~3 (
// Equation(s):
// \Uregs|transmitter|bit_out~3_combout  = (\Uregs|enable~q  & ((\Uregs|transmitter|Mux4~3_combout ) # ((!\Uregs|transmitter|tstate [0] & \Uregs|transmitter|Mux2~0_combout ))))

	.dataa(\Uregs|enable~q ),
	.datab(\Uregs|transmitter|tstate [0]),
	.datac(\Uregs|transmitter|Mux2~0_combout ),
	.datad(\Uregs|transmitter|Mux4~3_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|bit_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|bit_out~3 .lut_mask = 16'hAA20;
defparam \Uregs|transmitter|bit_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N0
cycloneive_lcell_comb \Uregs|transmitter|bit_out~5 (
// Equation(s):
// \Uregs|transmitter|bit_out~5_combout  = (\Uregs|transmitter|bit_out~3_combout  & ((\Uregs|transmitter|bit_out~2_combout ) # ((\Uregs|transmitter|bit_out~4_combout  & \Uregs|transmitter|bit_out~q )))) # (!\Uregs|transmitter|bit_out~3_combout  & 
// (((\Uregs|transmitter|bit_out~q ))))

	.dataa(\Uregs|transmitter|bit_out~4_combout ),
	.datab(\Uregs|transmitter|bit_out~2_combout ),
	.datac(\Uregs|transmitter|bit_out~q ),
	.datad(\Uregs|transmitter|bit_out~3_combout ),
	.cin(gnd),
	.combout(\Uregs|transmitter|bit_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|bit_out~5 .lut_mask = 16'hECF0;
defparam \Uregs|transmitter|bit_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y17_N1
dffeas \Uregs|transmitter|bit_out (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|bit_out~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|bit_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|bit_out .is_wysiwyg = "true";
defparam \Uregs|transmitter|bit_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N14
cycloneive_lcell_comb \Uregs|transmitter|Mux21~1 (
// Equation(s):
// \Uregs|transmitter|Mux21~1_combout  = (\Uregs|transmitter|Mux21~0_combout  & (((\Uregs|transmitter|stx_o_tmp~q  & \Uregs|transmitter|tstate [1])))) # (!\Uregs|transmitter|Mux21~0_combout  & (((!\Uregs|transmitter|tstate [1])) # 
// (!\Uregs|transmitter|bit_out~q )))

	.dataa(\Uregs|transmitter|Mux21~0_combout ),
	.datab(\Uregs|transmitter|bit_out~q ),
	.datac(\Uregs|transmitter|stx_o_tmp~q ),
	.datad(\Uregs|transmitter|tstate [1]),
	.cin(gnd),
	.combout(\Uregs|transmitter|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|transmitter|Mux21~1 .lut_mask = 16'hB155;
defparam \Uregs|transmitter|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y17_N15
dffeas \Uregs|transmitter|stx_o_tmp (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|transmitter|Mux21~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|transmitter|stx_o_tmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|transmitter|stx_o_tmp .is_wysiwyg = "true";
defparam \Uregs|transmitter|stx_o_tmp .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N8
cycloneive_io_ibuf \UART_RXD~input (
	.i(UART_RXD),
	.ibar(gnd),
	.o(\UART_RXD~input_o ));
// synopsys translate_off
defparam \UART_RXD~input .bus_hold = "false";
defparam \UART_RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N22
cycloneive_lcell_comb \Uregs|i_uart_sync_flops|flop_0[0]~0 (
// Equation(s):
// \Uregs|i_uart_sync_flops|flop_0[0]~0_combout  = !\UART_RXD~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RXD~input_o ),
	.cin(gnd),
	.combout(\Uregs|i_uart_sync_flops|flop_0[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|i_uart_sync_flops|flop_0[0]~0 .lut_mask = 16'h00FF;
defparam \Uregs|i_uart_sync_flops|flop_0[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N23
dffeas \Uregs|i_uart_sync_flops|flop_0[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|i_uart_sync_flops|flop_0[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|i_uart_sync_flops|flop_0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|i_uart_sync_flops|flop_0[0] .is_wysiwyg = "true";
defparam \Uregs|i_uart_sync_flops|flop_0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y18_N5
dffeas \Uregs|i_uart_sync_flops|sync_dat_o[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|i_uart_sync_flops|flop_0 [0]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|i_uart_sync_flops|sync_dat_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|i_uart_sync_flops|sync_dat_o[0] .is_wysiwyg = "true";
defparam \Uregs|i_uart_sync_flops|sync_dat_o[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N4
cycloneive_lcell_comb \Uregs|serial_in~0 (
// Equation(s):
// \Uregs|serial_in~0_combout  = (\Uregs|mcr [4] & (!\Uregs|transmitter|stx_o_tmp~q  & ((!\Uregs|lcr [6])))) # (!\Uregs|mcr [4] & (((!\Uregs|i_uart_sync_flops|sync_dat_o [0]))))

	.dataa(\Uregs|transmitter|stx_o_tmp~q ),
	.datab(\Uregs|mcr [4]),
	.datac(\Uregs|i_uart_sync_flops|sync_dat_o [0]),
	.datad(\Uregs|lcr [6]),
	.cin(gnd),
	.combout(\Uregs|serial_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|serial_in~0 .lut_mask = 16'h0347;
defparam \Uregs|serial_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N18
cycloneive_lcell_comb \Uregs|receiver|Selector16~0 (
// Equation(s):
// \Uregs|receiver|Selector16~0_combout  = (\Uregs|receiver|Equal1~0_combout  & (!\Uregs|lcr [1] & !\Uregs|lcr [0]))

	.dataa(\Uregs|receiver|Equal1~0_combout ),
	.datab(\Uregs|lcr [1]),
	.datac(gnd),
	.datad(\Uregs|lcr [0]),
	.cin(gnd),
	.combout(\Uregs|receiver|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Selector16~0 .lut_mask = 16'h0022;
defparam \Uregs|receiver|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N2
cycloneive_lcell_comb \Uregs|receiver|rshift[7]~7 (
// Equation(s):
// \Uregs|receiver|rshift[7]~7_combout  = (\Uregs|receiver|rstate [2] & ((\Uregs|receiver|Equal2~0_combout ) # ((!\Uregs|receiver|rshift[6]~0_combout )))) # (!\Uregs|receiver|rstate [2] & (((\Uregs|receiver|rshift[6]~0_combout  & 
// \Uregs|receiver|Selector16~0_combout ))))

	.dataa(\Uregs|receiver|Equal2~0_combout ),
	.datab(\Uregs|receiver|rstate [2]),
	.datac(\Uregs|receiver|rshift[6]~0_combout ),
	.datad(\Uregs|receiver|Selector16~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|rshift[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rshift[7]~7 .lut_mask = 16'hBC8C;
defparam \Uregs|receiver|rshift[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N16
cycloneive_lcell_comb \Uregs|receiver|rshift[7]~8 (
// Equation(s):
// \Uregs|receiver|rshift[7]~8_combout  = (\Uregs|receiver|rstate [2] & (((\Uregs|receiver|rshift [7] & \Uregs|receiver|rshift[7]~7_combout )))) # (!\Uregs|receiver|rstate [2] & ((\Uregs|receiver|rshift[7]~7_combout  & (\Uregs|serial_in~0_combout )) # 
// (!\Uregs|receiver|rshift[7]~7_combout  & ((\Uregs|receiver|rshift [7])))))

	.dataa(\Uregs|serial_in~0_combout ),
	.datab(\Uregs|receiver|rstate [2]),
	.datac(\Uregs|receiver|rshift [7]),
	.datad(\Uregs|receiver|rshift[7]~7_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|rshift[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|rshift[7]~8 .lut_mask = 16'hE230;
defparam \Uregs|receiver|rshift[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y18_N17
dffeas \Uregs|receiver|rshift[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|rshift[7]~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rshift [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rshift[7] .is_wysiwyg = "true";
defparam \Uregs|receiver|rshift[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N10
cycloneive_lcell_comb \Uregs|receiver|Selector0~0 (
// Equation(s):
// \Uregs|receiver|Selector0~0_combout  = (\Uregs|receiver|rshift [7] & (\Uregs|receiver|rstate [3] & !\Uregs|receiver|rf_data_in[4]~0_combout ))

	.dataa(\Uregs|receiver|rshift [7]),
	.datab(gnd),
	.datac(\Uregs|receiver|rstate [3]),
	.datad(\Uregs|receiver|rf_data_in[4]~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|Selector0~0 .lut_mask = 16'h00A0;
defparam \Uregs|receiver|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y18_N11
dffeas \Uregs|receiver|rf_data_in[10] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|receiver|rf_data_in[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|rf_data_in [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|rf_data_in[10] .is_wysiwyg = "true";
defparam \Uregs|receiver|rf_data_in[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N6
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|rfifo|ram~8feeder (
// Equation(s):
// \Uregs|receiver|fifo_rx|rfifo|ram~8feeder_combout  = \Uregs|receiver|rf_data_in [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uregs|receiver|rf_data_in [10]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|rfifo|ram~8feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram~8feeder .lut_mask = 16'hFF00;
defparam \Uregs|receiver|fifo_rx|rfifo|ram~8feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y17_N7
dffeas \Uregs|receiver|fifo_rx|rfifo|ram~8 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|fifo_rx|rfifo|ram~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|receiver|fifo_rx|rfifo|ram~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|rfifo|ram~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram~8 .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|rfifo|ram~8 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N17
dffeas \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[16] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|rf_data_in [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N16
cycloneive_lcell_comb \Uregs|Mux0~6 (
// Equation(s):
// \Uregs|Mux0~6_combout  = (\Uregs|Mux5~2_combout  & (((\Uregs|Mux5~1_combout )))) # (!\Uregs|Mux5~2_combout  & ((\Uregs|Mux5~1_combout  & (\Uregs|receiver|fifo_rx|rfifo|ram~8_q )) # (!\Uregs|Mux5~1_combout  & 
// ((\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [16])))))

	.dataa(\Uregs|receiver|fifo_rx|rfifo|ram~8_q ),
	.datab(\Uregs|Mux5~2_combout ),
	.datac(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [16]),
	.datad(\Uregs|Mux5~1_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux0~6 .lut_mask = 16'hEE30;
defparam \Uregs|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N0
cycloneive_lcell_comb \Uregs|Mux0~7 (
// Equation(s):
// \Uregs|Mux0~7_combout  = (\Uregs|Mux0~6_combout  & ((\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a7 ) # ((!\Uregs|Mux5~2_combout )))) # (!\Uregs|Mux0~6_combout  & (((\Uregs|dl [7] & \Uregs|Mux5~2_combout ))))

	.dataa(\Uregs|Mux0~6_combout ),
	.datab(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datac(\Uregs|dl [7]),
	.datad(\Uregs|Mux5~2_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux0~7 .lut_mask = 16'hD8AA;
defparam \Uregs|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N4
cycloneive_lcell_comb \Uregs|Mux0~8 (
// Equation(s):
// \Uregs|Mux0~8_combout  = (\U_controller|uart_addr_o [0] & (\Uregs|lcr [7] & (\Uregs|dl [15]))) # (!\U_controller|uart_addr_o [0] & (((\Uregs|Mux0~7_combout ))))

	.dataa(\U_controller|uart_addr_o [0]),
	.datab(\Uregs|lcr [7]),
	.datac(\Uregs|dl [15]),
	.datad(\Uregs|Mux0~7_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux0~8 .lut_mask = 16'hD580;
defparam \Uregs|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N20
cycloneive_lcell_comb \Uregs|Mux0~12 (
// Equation(s):
// \Uregs|Mux0~12_combout  = (\U_controller|uart_addr_o [1] & (((\Uregs|Mux0~11_combout )))) # (!\U_controller|uart_addr_o [1] & ((\U_controller|uart_addr_o [2] & ((\Uregs|Mux0~11_combout ))) # (!\U_controller|uart_addr_o [2] & (\Uregs|Mux0~8_combout ))))

	.dataa(\Uregs|Mux0~8_combout ),
	.datab(\U_controller|uart_addr_o [1]),
	.datac(\Uregs|Mux0~11_combout ),
	.datad(\U_controller|uart_addr_o [2]),
	.cin(gnd),
	.combout(\Uregs|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux0~12 .lut_mask = 16'hF0E2;
defparam \Uregs|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N30
cycloneive_lcell_comb \U_controller|pre_state2~35 (
// Equation(s):
// \U_controller|pre_state2~35_combout  = (!\Uregs|Mux0~12_combout  & (!\Uregs|Mux4~10_combout  & (!\Uregs|Mux5~12_combout  & \Uregs|Mux1~8_combout )))

	.dataa(\Uregs|Mux0~12_combout ),
	.datab(\Uregs|Mux4~10_combout ),
	.datac(\Uregs|Mux5~12_combout ),
	.datad(\Uregs|Mux1~8_combout ),
	.cin(gnd),
	.combout(\U_controller|pre_state2~35_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|pre_state2~35 .lut_mask = 16'h0100;
defparam \U_controller|pre_state2~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N8
cycloneive_lcell_comb \U_controller|Selector152~4 (
// Equation(s):
// \U_controller|Selector152~4_combout  = (\U_controller|state.ST_READ_DATA_COME~q  & (!\Uregs|Mux3~9_combout  & \Uregs|Mux6~4_combout ))

	.dataa(\U_controller|state.ST_READ_DATA_COME~q ),
	.datab(\Uregs|Mux3~9_combout ),
	.datac(\Uregs|Mux6~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector152~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector152~4 .lut_mask = 16'h2020;
defparam \U_controller|Selector152~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N2
cycloneive_lcell_comb \U_controller|Selector152~5 (
// Equation(s):
// \U_controller|Selector152~5_combout  = (\U_controller|Selector152~4_combout  & (((!\Uregs|Mux7~5_combout ) # (!\U_controller|pre_state2~35_combout )) # (!\Uregs|Mux2~9_combout )))

	.dataa(\Uregs|Mux2~9_combout ),
	.datab(\U_controller|pre_state2~35_combout ),
	.datac(\U_controller|Selector152~4_combout ),
	.datad(\Uregs|Mux7~5_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector152~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector152~5 .lut_mask = 16'h70F0;
defparam \U_controller|Selector152~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N12
cycloneive_lcell_comb \U_controller|Selector152~6 (
// Equation(s):
// \U_controller|Selector152~6_combout  = (\Uregs|Mux3~9_combout  & ((\Uregs|Mux5~12_combout  $ (\Uregs|Mux7~5_combout )) # (!\U_controller|pre_state2~33_combout )))

	.dataa(\U_controller|pre_state2~33_combout ),
	.datab(\Uregs|Mux3~9_combout ),
	.datac(\Uregs|Mux5~12_combout ),
	.datad(\Uregs|Mux7~5_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector152~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector152~6 .lut_mask = 16'h4CC4;
defparam \U_controller|Selector152~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N26
cycloneive_lcell_comb \U_controller|Selector155~1 (
// Equation(s):
// \U_controller|Selector155~1_combout  = (\U_controller|state.ST_READ_DATA_COME~q  & ((\U_controller|pre_state1.ST_IDLE~q ) # ((\U_controller|Selector152~6_combout  & \Uregs|Mux6~4_combout ))))

	.dataa(\U_controller|Selector152~6_combout ),
	.datab(\Uregs|Mux6~4_combout ),
	.datac(\U_controller|state.ST_READ_DATA_COME~q ),
	.datad(\U_controller|pre_state1.ST_IDLE~q ),
	.cin(gnd),
	.combout(\U_controller|Selector155~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector155~1 .lut_mask = 16'hF080;
defparam \U_controller|Selector155~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N6
cycloneive_lcell_comb \U_controller|Selector155~2 (
// Equation(s):
// \U_controller|Selector155~2_combout  = (!\U_controller|Selector152~5_combout  & (!\U_controller|Selector155~1_combout  & \U_controller|Selector155~0_combout ))

	.dataa(\U_controller|Selector152~5_combout ),
	.datab(gnd),
	.datac(\U_controller|Selector155~1_combout ),
	.datad(\U_controller|Selector155~0_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector155~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector155~2 .lut_mask = 16'h0500;
defparam \U_controller|Selector155~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N28
cycloneive_lcell_comb \U_controller|Selector155~3 (
// Equation(s):
// \U_controller|Selector155~3_combout  = (\U_controller|Selector153~0_combout  & (((!\U_controller|pre_state1.ST_IDLE~q  & \Uregs|Mux7~5_combout )) # (!\U_controller|pre_state2~34_combout )))

	.dataa(\U_controller|pre_state1.ST_IDLE~q ),
	.datab(\U_controller|pre_state2~34_combout ),
	.datac(\U_controller|Selector153~0_combout ),
	.datad(\Uregs|Mux7~5_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector155~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector155~3 .lut_mask = 16'h7030;
defparam \U_controller|Selector155~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N4
cycloneive_lcell_comb \U_controller|Selector155~4 (
// Equation(s):
// \U_controller|Selector155~4_combout  = (\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q  & (((\U_controller|Selector155~3_combout )) # (!\U_controller|Selector155~2_combout ))) # (!\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q  & 
// (((\U_controller|pre_state2~34_combout  & \U_controller|Selector155~3_combout ))))

	.dataa(\U_controller|Selector155~2_combout ),
	.datab(\U_controller|pre_state2~34_combout ),
	.datac(\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q ),
	.datad(\U_controller|Selector155~3_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector155~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector155~4 .lut_mask = 16'hFC50;
defparam \U_controller|Selector155~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y20_N5
dffeas \U_controller|pre_state2.ST_ADS_RDATAC_INIT (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector155~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|pre_state2.ST_ADS_RDATAC_INIT .is_wysiwyg = "true";
defparam \U_controller|pre_state2.ST_ADS_RDATAC_INIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y19_N24
cycloneive_lcell_comb \U_controller|Selector145~1 (
// Equation(s):
// \U_controller|Selector145~1_combout  = (\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q  & ((\U_controller|Selector145~0_combout ) # ((\U_controller|state.ST_ADS_RDATAC_INIT~q  & \U_ads1292|r_ads_busy~q )))) # (!\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q 
//  & (((\U_controller|state.ST_ADS_RDATAC_INIT~q  & \U_ads1292|r_ads_busy~q ))))

	.dataa(\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q ),
	.datab(\U_controller|Selector145~0_combout ),
	.datac(\U_controller|state.ST_ADS_RDATAC_INIT~q ),
	.datad(\U_ads1292|r_ads_busy~q ),
	.cin(gnd),
	.combout(\U_controller|Selector145~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector145~1 .lut_mask = 16'hF888;
defparam \U_controller|Selector145~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y19_N25
dffeas \U_controller|state.ST_ADS_RDATAC_INIT (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector145~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_ADS_RDATAC_INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_ADS_RDATAC_INIT .is_wysiwyg = "true";
defparam \U_controller|state.ST_ADS_RDATAC_INIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y19_N22
cycloneive_lcell_comb \U_controller|WideOr68~0 (
// Equation(s):
// \U_controller|WideOr68~0_combout  = (!\U_controller|state.ST_ADS_RDATAC_INIT~q  & (!\U_controller|state.ST_ADS_WREG_INIT~q  & (!\U_controller|state.ST_ADS_RREG_INIT~q  & !\U_controller|state.ST_ADS_SYSCMD_INIT~q )))

	.dataa(\U_controller|state.ST_ADS_RDATAC_INIT~q ),
	.datab(\U_controller|state.ST_ADS_WREG_INIT~q ),
	.datac(\U_controller|state.ST_ADS_RREG_INIT~q ),
	.datad(\U_controller|state.ST_ADS_SYSCMD_INIT~q ),
	.cin(gnd),
	.combout(\U_controller|WideOr68~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|WideOr68~0 .lut_mask = 16'h0001;
defparam \U_controller|WideOr68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y17_N16
cycloneive_lcell_comb \U_controller|WideOr37~0 (
// Equation(s):
// \U_controller|WideOr37~0_combout  = (!\U_controller|state.ST_ADS_SENDPC~q  & (\U_controller|state.ST_IDLE~q  & (\U_controller|Selector141~0_combout  & \U_controller|WideOr68~0_combout )))

	.dataa(\U_controller|state.ST_ADS_SENDPC~q ),
	.datab(\U_controller|state.ST_IDLE~q ),
	.datac(\U_controller|Selector141~0_combout ),
	.datad(\U_controller|WideOr68~0_combout ),
	.cin(gnd),
	.combout(\U_controller|WideOr37~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|WideOr37~0 .lut_mask = 16'h4000;
defparam \U_controller|WideOr37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y19_N14
cycloneive_lcell_comb \U_controller|Selector103~2 (
// Equation(s):
// \U_controller|Selector103~2_combout  = (!\U_controller|WideOr37~0_combout  & (!\U_controller|WideNor0~0_combout  & ((\U_ads1292|r_ads_busy~q ) # (\U_controller|Selector141~0_combout ))))

	.dataa(\U_controller|WideOr37~0_combout ),
	.datab(\U_ads1292|r_ads_busy~q ),
	.datac(\U_controller|WideNor0~0_combout ),
	.datad(\U_controller|Selector141~0_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector103~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector103~2 .lut_mask = 16'h0504;
defparam \U_controller|Selector103~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y19_N0
cycloneive_lcell_comb \U_controller|Selector104~0 (
// Equation(s):
// \U_controller|Selector104~0_combout  = (\U_controller|state.ST_ADS_RREG_INIT~q ) # ((\U_ads1292|r_ads_busy~q  & ((\U_controller|state.ST_ADS_RDATAC_INIT~q ) # (\U_controller|state.ST_ADS_WREG_INIT~q ))))

	.dataa(\U_controller|state.ST_ADS_RDATAC_INIT~q ),
	.datab(\U_controller|state.ST_ADS_WREG_INIT~q ),
	.datac(\U_controller|state.ST_ADS_RREG_INIT~q ),
	.datad(\U_ads1292|r_ads_busy~q ),
	.cin(gnd),
	.combout(\U_controller|Selector104~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector104~0 .lut_mask = 16'hFEF0;
defparam \U_controller|Selector104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y19_N14
cycloneive_lcell_comb \U_controller|Selector104~1 (
// Equation(s):
// \U_controller|Selector104~1_combout  = (\U_controller|Selector104~0_combout  & (((\U_controller|r_ads_cmd_data_read~q ) # (!\U_ads1292|r_ads_busy~q )))) # (!\U_controller|Selector104~0_combout  & (!\U_controller|Selector103~2_combout  & 
// (\U_controller|r_ads_cmd_data_read~q )))

	.dataa(\U_controller|Selector103~2_combout ),
	.datab(\U_controller|Selector104~0_combout ),
	.datac(\U_controller|r_ads_cmd_data_read~q ),
	.datad(\U_ads1292|r_ads_busy~q ),
	.cin(gnd),
	.combout(\U_controller|Selector104~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector104~1 .lut_mask = 16'hD0DC;
defparam \U_controller|Selector104~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y19_N15
dffeas \U_controller|r_ads_cmd_data_read (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector104~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_cmd_data_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_cmd_data_read .is_wysiwyg = "true";
defparam \U_controller|r_ads_cmd_data_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y19_N4
cycloneive_lcell_comb \U_ads1292|r_mode_read_data~0 (
// Equation(s):
// \U_ads1292|r_mode_read_data~0_combout  = (\U_controller|r_ads_cmd_data_read~q  & (!\U_controller|r_ads_cmd_reg~q  & !\U_controller|r_ads_cmd_sys~q ))

	.dataa(gnd),
	.datab(\U_controller|r_ads_cmd_data_read~q ),
	.datac(\U_controller|r_ads_cmd_reg~q ),
	.datad(\U_controller|r_ads_cmd_sys~q ),
	.cin(gnd),
	.combout(\U_ads1292|r_mode_read_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_mode_read_data~0 .lut_mask = 16'h000C;
defparam \U_ads1292|r_mode_read_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y19_N13
dffeas \U_ads1292|r_mode_read_data (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|r_mode_read_data~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_mode_read_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_mode_read_data .is_wysiwyg = "true";
defparam \U_ads1292|r_mode_read_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y19_N18
cycloneive_lcell_comb \U_ads1292|r_state~43 (
// Equation(s):
// \U_ads1292|r_state~43_combout  = (!\U_ads1292|r_mode_read_data~q  & (!\U_ads1292|r_mode_read_reg~q  & (\U_ads1292|Selector28~1_combout  & \U_ads1292|r_mode_write_reg~q )))

	.dataa(\U_ads1292|r_mode_read_data~q ),
	.datab(\U_ads1292|r_mode_read_reg~q ),
	.datac(\U_ads1292|Selector28~1_combout ),
	.datad(\U_ads1292|r_mode_write_reg~q ),
	.cin(gnd),
	.combout(\U_ads1292|r_state~43_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_state~43 .lut_mask = 16'h1000;
defparam \U_ads1292|r_state~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y19_N19
dffeas \U_ads1292|r_state.ST_WREG_INIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_state~43_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_state.ST_WREG_INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_state.ST_WREG_INIT .is_wysiwyg = "true";
defparam \U_ads1292|r_state.ST_WREG_INIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y20_N12
cycloneive_lcell_comb \U_ads1292|WideOr3~1 (
// Equation(s):
// \U_ads1292|WideOr3~1_combout  = (!\U_ads1292|r_state.ST_WREG_INIT~q  & (!\U_ads1292|r_state.ST_RREG_INIT~q  & (!\U_ads1292|r_state.ST_WREG_WAIT1~q  & !\U_ads1292|r_state.ST_RREG_WAIT1~q )))

	.dataa(\U_ads1292|r_state.ST_WREG_INIT~q ),
	.datab(\U_ads1292|r_state.ST_RREG_INIT~q ),
	.datac(\U_ads1292|r_state.ST_WREG_WAIT1~q ),
	.datad(\U_ads1292|r_state.ST_RREG_WAIT1~q ),
	.cin(gnd),
	.combout(\U_ads1292|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|WideOr3~1 .lut_mask = 16'h0001;
defparam \U_ads1292|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y20_N16
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[25]~55 (
// Equation(s):
// \U_ads1292|r_wait_timeout[25]~55_combout  = (!\U_ads1292|r_state.ST_RDATAC_GETDATA2~q  & (\U_ads1292|r_state.ST_IDLE~q  & ((\U_ads1292|LessThan8~2_combout ) # (!\U_ads1292|r_state.ST_RDATAC_SEND_DUMMY~q ))))

	.dataa(\U_ads1292|r_state.ST_RDATAC_GETDATA2~q ),
	.datab(\U_ads1292|r_state.ST_IDLE~q ),
	.datac(\U_ads1292|r_state.ST_RDATAC_SEND_DUMMY~q ),
	.datad(\U_ads1292|LessThan8~2_combout ),
	.cin(gnd),
	.combout(\U_ads1292|r_wait_timeout[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[25]~55 .lut_mask = 16'h4404;
defparam \U_ads1292|r_wait_timeout[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N8
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[25]~54 (
// Equation(s):
// \U_ads1292|r_wait_timeout[25]~54_combout  = (\U_ads1292|r_state.ST_SYSCMD_WARMUP~q  & (((!\U_ads1292|r_state~36_combout  & \U_ads1292|r_wait_timeout [9])) # (!\U_ads1292|LessThan3~8_combout )))

	.dataa(\U_ads1292|r_state~36_combout ),
	.datab(\U_ads1292|r_wait_timeout [9]),
	.datac(\U_ads1292|r_state.ST_SYSCMD_WARMUP~q ),
	.datad(\U_ads1292|LessThan3~8_combout ),
	.cin(gnd),
	.combout(\U_ads1292|r_wait_timeout[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[25]~54 .lut_mask = 16'h40F0;
defparam \U_ads1292|r_wait_timeout[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y20_N2
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[25]~56 (
// Equation(s):
// \U_ads1292|r_wait_timeout[25]~56_combout  = (((!\U_ads1292|r_state.ST_RDATAC_SEND_DUMMY~q  & \U_ads1292|r_wait_timeout[25]~54_combout )) # (!\U_ads1292|r_wait_timeout[25]~55_combout )) # (!\U_ads1292|WideOr3~1_combout )

	.dataa(\U_ads1292|WideOr3~1_combout ),
	.datab(\U_ads1292|r_wait_timeout[25]~55_combout ),
	.datac(\U_ads1292|r_state.ST_RDATAC_SEND_DUMMY~q ),
	.datad(\U_ads1292|r_wait_timeout[25]~54_combout ),
	.cin(gnd),
	.combout(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[25]~56 .lut_mask = 16'h7F77;
defparam \U_ads1292|r_wait_timeout[25]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y22_N1
dffeas \U_ads1292|r_wait_timeout[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_wait_timeout[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_wait_timeout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[0] .is_wysiwyg = "true";
defparam \U_ads1292|r_wait_timeout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N2
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[1]~34 (
// Equation(s):
// \U_ads1292|r_wait_timeout[1]~34_combout  = (\U_ads1292|r_wait_timeout [1] & (!\U_ads1292|r_wait_timeout[0]~33 )) # (!\U_ads1292|r_wait_timeout [1] & ((\U_ads1292|r_wait_timeout[0]~33 ) # (GND)))
// \U_ads1292|r_wait_timeout[1]~35  = CARRY((!\U_ads1292|r_wait_timeout[0]~33 ) # (!\U_ads1292|r_wait_timeout [1]))

	.dataa(gnd),
	.datab(\U_ads1292|r_wait_timeout [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_wait_timeout[0]~33 ),
	.combout(\U_ads1292|r_wait_timeout[1]~34_combout ),
	.cout(\U_ads1292|r_wait_timeout[1]~35 ));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[1]~34 .lut_mask = 16'h3C3F;
defparam \U_ads1292|r_wait_timeout[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y22_N3
dffeas \U_ads1292|r_wait_timeout[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_wait_timeout[1]~34_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_wait_timeout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[1] .is_wysiwyg = "true";
defparam \U_ads1292|r_wait_timeout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N4
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[2]~36 (
// Equation(s):
// \U_ads1292|r_wait_timeout[2]~36_combout  = (\U_ads1292|r_wait_timeout [2] & (\U_ads1292|r_wait_timeout[1]~35  $ (GND))) # (!\U_ads1292|r_wait_timeout [2] & (!\U_ads1292|r_wait_timeout[1]~35  & VCC))
// \U_ads1292|r_wait_timeout[2]~37  = CARRY((\U_ads1292|r_wait_timeout [2] & !\U_ads1292|r_wait_timeout[1]~35 ))

	.dataa(gnd),
	.datab(\U_ads1292|r_wait_timeout [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_wait_timeout[1]~35 ),
	.combout(\U_ads1292|r_wait_timeout[2]~36_combout ),
	.cout(\U_ads1292|r_wait_timeout[2]~37 ));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[2]~36 .lut_mask = 16'hC30C;
defparam \U_ads1292|r_wait_timeout[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y22_N5
dffeas \U_ads1292|r_wait_timeout[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_wait_timeout[2]~36_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_wait_timeout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[2] .is_wysiwyg = "true";
defparam \U_ads1292|r_wait_timeout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N6
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[3]~38 (
// Equation(s):
// \U_ads1292|r_wait_timeout[3]~38_combout  = (\U_ads1292|r_wait_timeout [3] & (!\U_ads1292|r_wait_timeout[2]~37 )) # (!\U_ads1292|r_wait_timeout [3] & ((\U_ads1292|r_wait_timeout[2]~37 ) # (GND)))
// \U_ads1292|r_wait_timeout[3]~39  = CARRY((!\U_ads1292|r_wait_timeout[2]~37 ) # (!\U_ads1292|r_wait_timeout [3]))

	.dataa(\U_ads1292|r_wait_timeout [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_wait_timeout[2]~37 ),
	.combout(\U_ads1292|r_wait_timeout[3]~38_combout ),
	.cout(\U_ads1292|r_wait_timeout[3]~39 ));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[3]~38 .lut_mask = 16'h5A5F;
defparam \U_ads1292|r_wait_timeout[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y22_N7
dffeas \U_ads1292|r_wait_timeout[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_wait_timeout[3]~38_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_wait_timeout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[3] .is_wysiwyg = "true";
defparam \U_ads1292|r_wait_timeout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N8
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[4]~40 (
// Equation(s):
// \U_ads1292|r_wait_timeout[4]~40_combout  = (\U_ads1292|r_wait_timeout [4] & (\U_ads1292|r_wait_timeout[3]~39  $ (GND))) # (!\U_ads1292|r_wait_timeout [4] & (!\U_ads1292|r_wait_timeout[3]~39  & VCC))
// \U_ads1292|r_wait_timeout[4]~41  = CARRY((\U_ads1292|r_wait_timeout [4] & !\U_ads1292|r_wait_timeout[3]~39 ))

	.dataa(gnd),
	.datab(\U_ads1292|r_wait_timeout [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_wait_timeout[3]~39 ),
	.combout(\U_ads1292|r_wait_timeout[4]~40_combout ),
	.cout(\U_ads1292|r_wait_timeout[4]~41 ));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[4]~40 .lut_mask = 16'hC30C;
defparam \U_ads1292|r_wait_timeout[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y22_N9
dffeas \U_ads1292|r_wait_timeout[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_wait_timeout[4]~40_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_wait_timeout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[4] .is_wysiwyg = "true";
defparam \U_ads1292|r_wait_timeout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N10
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[5]~42 (
// Equation(s):
// \U_ads1292|r_wait_timeout[5]~42_combout  = (\U_ads1292|r_wait_timeout [5] & (!\U_ads1292|r_wait_timeout[4]~41 )) # (!\U_ads1292|r_wait_timeout [5] & ((\U_ads1292|r_wait_timeout[4]~41 ) # (GND)))
// \U_ads1292|r_wait_timeout[5]~43  = CARRY((!\U_ads1292|r_wait_timeout[4]~41 ) # (!\U_ads1292|r_wait_timeout [5]))

	.dataa(\U_ads1292|r_wait_timeout [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_wait_timeout[4]~41 ),
	.combout(\U_ads1292|r_wait_timeout[5]~42_combout ),
	.cout(\U_ads1292|r_wait_timeout[5]~43 ));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[5]~42 .lut_mask = 16'h5A5F;
defparam \U_ads1292|r_wait_timeout[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y22_N11
dffeas \U_ads1292|r_wait_timeout[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_wait_timeout[5]~42_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_wait_timeout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[5] .is_wysiwyg = "true";
defparam \U_ads1292|r_wait_timeout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N12
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[6]~44 (
// Equation(s):
// \U_ads1292|r_wait_timeout[6]~44_combout  = (\U_ads1292|r_wait_timeout [6] & (\U_ads1292|r_wait_timeout[5]~43  $ (GND))) # (!\U_ads1292|r_wait_timeout [6] & (!\U_ads1292|r_wait_timeout[5]~43  & VCC))
// \U_ads1292|r_wait_timeout[6]~45  = CARRY((\U_ads1292|r_wait_timeout [6] & !\U_ads1292|r_wait_timeout[5]~43 ))

	.dataa(\U_ads1292|r_wait_timeout [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_wait_timeout[5]~43 ),
	.combout(\U_ads1292|r_wait_timeout[6]~44_combout ),
	.cout(\U_ads1292|r_wait_timeout[6]~45 ));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[6]~44 .lut_mask = 16'hA50A;
defparam \U_ads1292|r_wait_timeout[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y22_N13
dffeas \U_ads1292|r_wait_timeout[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_wait_timeout[6]~44_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_wait_timeout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[6] .is_wysiwyg = "true";
defparam \U_ads1292|r_wait_timeout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N14
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[7]~46 (
// Equation(s):
// \U_ads1292|r_wait_timeout[7]~46_combout  = (\U_ads1292|r_wait_timeout [7] & (!\U_ads1292|r_wait_timeout[6]~45 )) # (!\U_ads1292|r_wait_timeout [7] & ((\U_ads1292|r_wait_timeout[6]~45 ) # (GND)))
// \U_ads1292|r_wait_timeout[7]~47  = CARRY((!\U_ads1292|r_wait_timeout[6]~45 ) # (!\U_ads1292|r_wait_timeout [7]))

	.dataa(gnd),
	.datab(\U_ads1292|r_wait_timeout [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_wait_timeout[6]~45 ),
	.combout(\U_ads1292|r_wait_timeout[7]~46_combout ),
	.cout(\U_ads1292|r_wait_timeout[7]~47 ));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[7]~46 .lut_mask = 16'h3C3F;
defparam \U_ads1292|r_wait_timeout[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y22_N15
dffeas \U_ads1292|r_wait_timeout[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_wait_timeout[7]~46_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_wait_timeout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[7] .is_wysiwyg = "true";
defparam \U_ads1292|r_wait_timeout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N16
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[8]~48 (
// Equation(s):
// \U_ads1292|r_wait_timeout[8]~48_combout  = (\U_ads1292|r_wait_timeout [8] & (\U_ads1292|r_wait_timeout[7]~47  $ (GND))) # (!\U_ads1292|r_wait_timeout [8] & (!\U_ads1292|r_wait_timeout[7]~47  & VCC))
// \U_ads1292|r_wait_timeout[8]~49  = CARRY((\U_ads1292|r_wait_timeout [8] & !\U_ads1292|r_wait_timeout[7]~47 ))

	.dataa(gnd),
	.datab(\U_ads1292|r_wait_timeout [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_wait_timeout[7]~47 ),
	.combout(\U_ads1292|r_wait_timeout[8]~48_combout ),
	.cout(\U_ads1292|r_wait_timeout[8]~49 ));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[8]~48 .lut_mask = 16'hC30C;
defparam \U_ads1292|r_wait_timeout[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y22_N17
dffeas \U_ads1292|r_wait_timeout[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_wait_timeout[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_wait_timeout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[8] .is_wysiwyg = "true";
defparam \U_ads1292|r_wait_timeout[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N18
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[9]~50 (
// Equation(s):
// \U_ads1292|r_wait_timeout[9]~50_combout  = (\U_ads1292|r_wait_timeout [9] & (!\U_ads1292|r_wait_timeout[8]~49 )) # (!\U_ads1292|r_wait_timeout [9] & ((\U_ads1292|r_wait_timeout[8]~49 ) # (GND)))
// \U_ads1292|r_wait_timeout[9]~51  = CARRY((!\U_ads1292|r_wait_timeout[8]~49 ) # (!\U_ads1292|r_wait_timeout [9]))

	.dataa(gnd),
	.datab(\U_ads1292|r_wait_timeout [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_wait_timeout[8]~49 ),
	.combout(\U_ads1292|r_wait_timeout[9]~50_combout ),
	.cout(\U_ads1292|r_wait_timeout[9]~51 ));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[9]~50 .lut_mask = 16'h3C3F;
defparam \U_ads1292|r_wait_timeout[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y22_N19
dffeas \U_ads1292|r_wait_timeout[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_wait_timeout[9]~50_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_wait_timeout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[9] .is_wysiwyg = "true";
defparam \U_ads1292|r_wait_timeout[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N20
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[10]~52 (
// Equation(s):
// \U_ads1292|r_wait_timeout[10]~52_combout  = (\U_ads1292|r_wait_timeout [10] & (\U_ads1292|r_wait_timeout[9]~51  $ (GND))) # (!\U_ads1292|r_wait_timeout [10] & (!\U_ads1292|r_wait_timeout[9]~51  & VCC))
// \U_ads1292|r_wait_timeout[10]~53  = CARRY((\U_ads1292|r_wait_timeout [10] & !\U_ads1292|r_wait_timeout[9]~51 ))

	.dataa(gnd),
	.datab(\U_ads1292|r_wait_timeout [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_wait_timeout[9]~51 ),
	.combout(\U_ads1292|r_wait_timeout[10]~52_combout ),
	.cout(\U_ads1292|r_wait_timeout[10]~53 ));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[10]~52 .lut_mask = 16'hC30C;
defparam \U_ads1292|r_wait_timeout[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y22_N21
dffeas \U_ads1292|r_wait_timeout[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_wait_timeout[10]~52_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_wait_timeout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[10] .is_wysiwyg = "true";
defparam \U_ads1292|r_wait_timeout[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N22
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[11]~64 (
// Equation(s):
// \U_ads1292|r_wait_timeout[11]~64_combout  = (\U_ads1292|r_wait_timeout [11] & (!\U_ads1292|r_wait_timeout[10]~53 )) # (!\U_ads1292|r_wait_timeout [11] & ((\U_ads1292|r_wait_timeout[10]~53 ) # (GND)))
// \U_ads1292|r_wait_timeout[11]~65  = CARRY((!\U_ads1292|r_wait_timeout[10]~53 ) # (!\U_ads1292|r_wait_timeout [11]))

	.dataa(\U_ads1292|r_wait_timeout [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_wait_timeout[10]~53 ),
	.combout(\U_ads1292|r_wait_timeout[11]~64_combout ),
	.cout(\U_ads1292|r_wait_timeout[11]~65 ));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[11]~64 .lut_mask = 16'h5A5F;
defparam \U_ads1292|r_wait_timeout[11]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y22_N23
dffeas \U_ads1292|r_wait_timeout[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_wait_timeout[11]~64_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_wait_timeout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[11] .is_wysiwyg = "true";
defparam \U_ads1292|r_wait_timeout[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N24
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[12]~66 (
// Equation(s):
// \U_ads1292|r_wait_timeout[12]~66_combout  = (\U_ads1292|r_wait_timeout [12] & (\U_ads1292|r_wait_timeout[11]~65  $ (GND))) # (!\U_ads1292|r_wait_timeout [12] & (!\U_ads1292|r_wait_timeout[11]~65  & VCC))
// \U_ads1292|r_wait_timeout[12]~67  = CARRY((\U_ads1292|r_wait_timeout [12] & !\U_ads1292|r_wait_timeout[11]~65 ))

	.dataa(gnd),
	.datab(\U_ads1292|r_wait_timeout [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_wait_timeout[11]~65 ),
	.combout(\U_ads1292|r_wait_timeout[12]~66_combout ),
	.cout(\U_ads1292|r_wait_timeout[12]~67 ));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[12]~66 .lut_mask = 16'hC30C;
defparam \U_ads1292|r_wait_timeout[12]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y22_N25
dffeas \U_ads1292|r_wait_timeout[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_wait_timeout[12]~66_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_wait_timeout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[12] .is_wysiwyg = "true";
defparam \U_ads1292|r_wait_timeout[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N26
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[13]~68 (
// Equation(s):
// \U_ads1292|r_wait_timeout[13]~68_combout  = (\U_ads1292|r_wait_timeout [13] & (!\U_ads1292|r_wait_timeout[12]~67 )) # (!\U_ads1292|r_wait_timeout [13] & ((\U_ads1292|r_wait_timeout[12]~67 ) # (GND)))
// \U_ads1292|r_wait_timeout[13]~69  = CARRY((!\U_ads1292|r_wait_timeout[12]~67 ) # (!\U_ads1292|r_wait_timeout [13]))

	.dataa(\U_ads1292|r_wait_timeout [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_wait_timeout[12]~67 ),
	.combout(\U_ads1292|r_wait_timeout[13]~68_combout ),
	.cout(\U_ads1292|r_wait_timeout[13]~69 ));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[13]~68 .lut_mask = 16'h5A5F;
defparam \U_ads1292|r_wait_timeout[13]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y22_N27
dffeas \U_ads1292|r_wait_timeout[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_wait_timeout[13]~68_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_wait_timeout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[13] .is_wysiwyg = "true";
defparam \U_ads1292|r_wait_timeout[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N28
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[14]~70 (
// Equation(s):
// \U_ads1292|r_wait_timeout[14]~70_combout  = (\U_ads1292|r_wait_timeout [14] & (\U_ads1292|r_wait_timeout[13]~69  $ (GND))) # (!\U_ads1292|r_wait_timeout [14] & (!\U_ads1292|r_wait_timeout[13]~69  & VCC))
// \U_ads1292|r_wait_timeout[14]~71  = CARRY((\U_ads1292|r_wait_timeout [14] & !\U_ads1292|r_wait_timeout[13]~69 ))

	.dataa(gnd),
	.datab(\U_ads1292|r_wait_timeout [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_wait_timeout[13]~69 ),
	.combout(\U_ads1292|r_wait_timeout[14]~70_combout ),
	.cout(\U_ads1292|r_wait_timeout[14]~71 ));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[14]~70 .lut_mask = 16'hC30C;
defparam \U_ads1292|r_wait_timeout[14]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y22_N29
dffeas \U_ads1292|r_wait_timeout[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_wait_timeout[14]~70_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_wait_timeout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[14] .is_wysiwyg = "true";
defparam \U_ads1292|r_wait_timeout[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N30
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[15]~72 (
// Equation(s):
// \U_ads1292|r_wait_timeout[15]~72_combout  = (\U_ads1292|r_wait_timeout [15] & (!\U_ads1292|r_wait_timeout[14]~71 )) # (!\U_ads1292|r_wait_timeout [15] & ((\U_ads1292|r_wait_timeout[14]~71 ) # (GND)))
// \U_ads1292|r_wait_timeout[15]~73  = CARRY((!\U_ads1292|r_wait_timeout[14]~71 ) # (!\U_ads1292|r_wait_timeout [15]))

	.dataa(\U_ads1292|r_wait_timeout [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_wait_timeout[14]~71 ),
	.combout(\U_ads1292|r_wait_timeout[15]~72_combout ),
	.cout(\U_ads1292|r_wait_timeout[15]~73 ));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[15]~72 .lut_mask = 16'h5A5F;
defparam \U_ads1292|r_wait_timeout[15]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y22_N31
dffeas \U_ads1292|r_wait_timeout[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_wait_timeout[15]~72_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_wait_timeout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[15] .is_wysiwyg = "true";
defparam \U_ads1292|r_wait_timeout[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N0
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[16]~74 (
// Equation(s):
// \U_ads1292|r_wait_timeout[16]~74_combout  = (\U_ads1292|r_wait_timeout [16] & (\U_ads1292|r_wait_timeout[15]~73  $ (GND))) # (!\U_ads1292|r_wait_timeout [16] & (!\U_ads1292|r_wait_timeout[15]~73  & VCC))
// \U_ads1292|r_wait_timeout[16]~75  = CARRY((\U_ads1292|r_wait_timeout [16] & !\U_ads1292|r_wait_timeout[15]~73 ))

	.dataa(gnd),
	.datab(\U_ads1292|r_wait_timeout [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_wait_timeout[15]~73 ),
	.combout(\U_ads1292|r_wait_timeout[16]~74_combout ),
	.cout(\U_ads1292|r_wait_timeout[16]~75 ));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[16]~74 .lut_mask = 16'hC30C;
defparam \U_ads1292|r_wait_timeout[16]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y21_N1
dffeas \U_ads1292|r_wait_timeout[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_wait_timeout[16]~74_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_wait_timeout [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[16] .is_wysiwyg = "true";
defparam \U_ads1292|r_wait_timeout[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N2
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[17]~76 (
// Equation(s):
// \U_ads1292|r_wait_timeout[17]~76_combout  = (\U_ads1292|r_wait_timeout [17] & (!\U_ads1292|r_wait_timeout[16]~75 )) # (!\U_ads1292|r_wait_timeout [17] & ((\U_ads1292|r_wait_timeout[16]~75 ) # (GND)))
// \U_ads1292|r_wait_timeout[17]~77  = CARRY((!\U_ads1292|r_wait_timeout[16]~75 ) # (!\U_ads1292|r_wait_timeout [17]))

	.dataa(gnd),
	.datab(\U_ads1292|r_wait_timeout [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_wait_timeout[16]~75 ),
	.combout(\U_ads1292|r_wait_timeout[17]~76_combout ),
	.cout(\U_ads1292|r_wait_timeout[17]~77 ));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[17]~76 .lut_mask = 16'h3C3F;
defparam \U_ads1292|r_wait_timeout[17]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y21_N3
dffeas \U_ads1292|r_wait_timeout[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_wait_timeout[17]~76_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_wait_timeout [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[17] .is_wysiwyg = "true";
defparam \U_ads1292|r_wait_timeout[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N4
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[18]~78 (
// Equation(s):
// \U_ads1292|r_wait_timeout[18]~78_combout  = (\U_ads1292|r_wait_timeout [18] & (\U_ads1292|r_wait_timeout[17]~77  $ (GND))) # (!\U_ads1292|r_wait_timeout [18] & (!\U_ads1292|r_wait_timeout[17]~77  & VCC))
// \U_ads1292|r_wait_timeout[18]~79  = CARRY((\U_ads1292|r_wait_timeout [18] & !\U_ads1292|r_wait_timeout[17]~77 ))

	.dataa(gnd),
	.datab(\U_ads1292|r_wait_timeout [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_wait_timeout[17]~77 ),
	.combout(\U_ads1292|r_wait_timeout[18]~78_combout ),
	.cout(\U_ads1292|r_wait_timeout[18]~79 ));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[18]~78 .lut_mask = 16'hC30C;
defparam \U_ads1292|r_wait_timeout[18]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y21_N5
dffeas \U_ads1292|r_wait_timeout[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_wait_timeout[18]~78_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_wait_timeout [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[18] .is_wysiwyg = "true";
defparam \U_ads1292|r_wait_timeout[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N6
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[19]~80 (
// Equation(s):
// \U_ads1292|r_wait_timeout[19]~80_combout  = (\U_ads1292|r_wait_timeout [19] & (!\U_ads1292|r_wait_timeout[18]~79 )) # (!\U_ads1292|r_wait_timeout [19] & ((\U_ads1292|r_wait_timeout[18]~79 ) # (GND)))
// \U_ads1292|r_wait_timeout[19]~81  = CARRY((!\U_ads1292|r_wait_timeout[18]~79 ) # (!\U_ads1292|r_wait_timeout [19]))

	.dataa(\U_ads1292|r_wait_timeout [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_wait_timeout[18]~79 ),
	.combout(\U_ads1292|r_wait_timeout[19]~80_combout ),
	.cout(\U_ads1292|r_wait_timeout[19]~81 ));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[19]~80 .lut_mask = 16'h5A5F;
defparam \U_ads1292|r_wait_timeout[19]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y21_N7
dffeas \U_ads1292|r_wait_timeout[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_wait_timeout[19]~80_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_wait_timeout [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[19] .is_wysiwyg = "true";
defparam \U_ads1292|r_wait_timeout[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N8
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[20]~82 (
// Equation(s):
// \U_ads1292|r_wait_timeout[20]~82_combout  = (\U_ads1292|r_wait_timeout [20] & (\U_ads1292|r_wait_timeout[19]~81  $ (GND))) # (!\U_ads1292|r_wait_timeout [20] & (!\U_ads1292|r_wait_timeout[19]~81  & VCC))
// \U_ads1292|r_wait_timeout[20]~83  = CARRY((\U_ads1292|r_wait_timeout [20] & !\U_ads1292|r_wait_timeout[19]~81 ))

	.dataa(gnd),
	.datab(\U_ads1292|r_wait_timeout [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_wait_timeout[19]~81 ),
	.combout(\U_ads1292|r_wait_timeout[20]~82_combout ),
	.cout(\U_ads1292|r_wait_timeout[20]~83 ));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[20]~82 .lut_mask = 16'hC30C;
defparam \U_ads1292|r_wait_timeout[20]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y21_N9
dffeas \U_ads1292|r_wait_timeout[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_wait_timeout[20]~82_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_wait_timeout [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[20] .is_wysiwyg = "true";
defparam \U_ads1292|r_wait_timeout[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N10
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[21]~84 (
// Equation(s):
// \U_ads1292|r_wait_timeout[21]~84_combout  = (\U_ads1292|r_wait_timeout [21] & (!\U_ads1292|r_wait_timeout[20]~83 )) # (!\U_ads1292|r_wait_timeout [21] & ((\U_ads1292|r_wait_timeout[20]~83 ) # (GND)))
// \U_ads1292|r_wait_timeout[21]~85  = CARRY((!\U_ads1292|r_wait_timeout[20]~83 ) # (!\U_ads1292|r_wait_timeout [21]))

	.dataa(\U_ads1292|r_wait_timeout [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_wait_timeout[20]~83 ),
	.combout(\U_ads1292|r_wait_timeout[21]~84_combout ),
	.cout(\U_ads1292|r_wait_timeout[21]~85 ));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[21]~84 .lut_mask = 16'h5A5F;
defparam \U_ads1292|r_wait_timeout[21]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y21_N11
dffeas \U_ads1292|r_wait_timeout[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_wait_timeout[21]~84_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_wait_timeout [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[21] .is_wysiwyg = "true";
defparam \U_ads1292|r_wait_timeout[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N12
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[22]~86 (
// Equation(s):
// \U_ads1292|r_wait_timeout[22]~86_combout  = (\U_ads1292|r_wait_timeout [22] & (\U_ads1292|r_wait_timeout[21]~85  $ (GND))) # (!\U_ads1292|r_wait_timeout [22] & (!\U_ads1292|r_wait_timeout[21]~85  & VCC))
// \U_ads1292|r_wait_timeout[22]~87  = CARRY((\U_ads1292|r_wait_timeout [22] & !\U_ads1292|r_wait_timeout[21]~85 ))

	.dataa(\U_ads1292|r_wait_timeout [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_wait_timeout[21]~85 ),
	.combout(\U_ads1292|r_wait_timeout[22]~86_combout ),
	.cout(\U_ads1292|r_wait_timeout[22]~87 ));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[22]~86 .lut_mask = 16'hA50A;
defparam \U_ads1292|r_wait_timeout[22]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y21_N13
dffeas \U_ads1292|r_wait_timeout[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_wait_timeout[22]~86_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_wait_timeout [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[22] .is_wysiwyg = "true";
defparam \U_ads1292|r_wait_timeout[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N14
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[23]~88 (
// Equation(s):
// \U_ads1292|r_wait_timeout[23]~88_combout  = (\U_ads1292|r_wait_timeout [23] & (!\U_ads1292|r_wait_timeout[22]~87 )) # (!\U_ads1292|r_wait_timeout [23] & ((\U_ads1292|r_wait_timeout[22]~87 ) # (GND)))
// \U_ads1292|r_wait_timeout[23]~89  = CARRY((!\U_ads1292|r_wait_timeout[22]~87 ) # (!\U_ads1292|r_wait_timeout [23]))

	.dataa(gnd),
	.datab(\U_ads1292|r_wait_timeout [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_wait_timeout[22]~87 ),
	.combout(\U_ads1292|r_wait_timeout[23]~88_combout ),
	.cout(\U_ads1292|r_wait_timeout[23]~89 ));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[23]~88 .lut_mask = 16'h3C3F;
defparam \U_ads1292|r_wait_timeout[23]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y21_N15
dffeas \U_ads1292|r_wait_timeout[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_wait_timeout[23]~88_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_wait_timeout [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[23] .is_wysiwyg = "true";
defparam \U_ads1292|r_wait_timeout[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N16
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[24]~90 (
// Equation(s):
// \U_ads1292|r_wait_timeout[24]~90_combout  = (\U_ads1292|r_wait_timeout [24] & (\U_ads1292|r_wait_timeout[23]~89  $ (GND))) # (!\U_ads1292|r_wait_timeout [24] & (!\U_ads1292|r_wait_timeout[23]~89  & VCC))
// \U_ads1292|r_wait_timeout[24]~91  = CARRY((\U_ads1292|r_wait_timeout [24] & !\U_ads1292|r_wait_timeout[23]~89 ))

	.dataa(gnd),
	.datab(\U_ads1292|r_wait_timeout [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_wait_timeout[23]~89 ),
	.combout(\U_ads1292|r_wait_timeout[24]~90_combout ),
	.cout(\U_ads1292|r_wait_timeout[24]~91 ));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[24]~90 .lut_mask = 16'hC30C;
defparam \U_ads1292|r_wait_timeout[24]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y21_N17
dffeas \U_ads1292|r_wait_timeout[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_wait_timeout[24]~90_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_wait_timeout [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[24] .is_wysiwyg = "true";
defparam \U_ads1292|r_wait_timeout[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N18
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[25]~92 (
// Equation(s):
// \U_ads1292|r_wait_timeout[25]~92_combout  = (\U_ads1292|r_wait_timeout [25] & (!\U_ads1292|r_wait_timeout[24]~91 )) # (!\U_ads1292|r_wait_timeout [25] & ((\U_ads1292|r_wait_timeout[24]~91 ) # (GND)))
// \U_ads1292|r_wait_timeout[25]~93  = CARRY((!\U_ads1292|r_wait_timeout[24]~91 ) # (!\U_ads1292|r_wait_timeout [25]))

	.dataa(gnd),
	.datab(\U_ads1292|r_wait_timeout [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_wait_timeout[24]~91 ),
	.combout(\U_ads1292|r_wait_timeout[25]~92_combout ),
	.cout(\U_ads1292|r_wait_timeout[25]~93 ));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[25]~92 .lut_mask = 16'h3C3F;
defparam \U_ads1292|r_wait_timeout[25]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y21_N19
dffeas \U_ads1292|r_wait_timeout[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_wait_timeout[25]~92_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_wait_timeout [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[25] .is_wysiwyg = "true";
defparam \U_ads1292|r_wait_timeout[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N20
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[26]~94 (
// Equation(s):
// \U_ads1292|r_wait_timeout[26]~94_combout  = (\U_ads1292|r_wait_timeout [26] & (\U_ads1292|r_wait_timeout[25]~93  $ (GND))) # (!\U_ads1292|r_wait_timeout [26] & (!\U_ads1292|r_wait_timeout[25]~93  & VCC))
// \U_ads1292|r_wait_timeout[26]~95  = CARRY((\U_ads1292|r_wait_timeout [26] & !\U_ads1292|r_wait_timeout[25]~93 ))

	.dataa(gnd),
	.datab(\U_ads1292|r_wait_timeout [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_wait_timeout[25]~93 ),
	.combout(\U_ads1292|r_wait_timeout[26]~94_combout ),
	.cout(\U_ads1292|r_wait_timeout[26]~95 ));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[26]~94 .lut_mask = 16'hC30C;
defparam \U_ads1292|r_wait_timeout[26]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y21_N21
dffeas \U_ads1292|r_wait_timeout[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_wait_timeout[26]~94_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_wait_timeout [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[26] .is_wysiwyg = "true";
defparam \U_ads1292|r_wait_timeout[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N22
cycloneive_lcell_comb \U_ads1292|r_wait_timeout[27]~96 (
// Equation(s):
// \U_ads1292|r_wait_timeout[27]~96_combout  = (\U_ads1292|r_wait_timeout [27] & (!\U_ads1292|r_wait_timeout[26]~95 )) # (!\U_ads1292|r_wait_timeout [27] & ((\U_ads1292|r_wait_timeout[26]~95 ) # (GND)))
// \U_ads1292|r_wait_timeout[27]~97  = CARRY((!\U_ads1292|r_wait_timeout[26]~95 ) # (!\U_ads1292|r_wait_timeout [27]))

	.dataa(\U_ads1292|r_wait_timeout [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|r_wait_timeout[26]~95 ),
	.combout(\U_ads1292|r_wait_timeout[27]~96_combout ),
	.cout(\U_ads1292|r_wait_timeout[27]~97 ));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[27]~96 .lut_mask = 16'h5A5F;
defparam \U_ads1292|r_wait_timeout[27]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y21_N23
dffeas \U_ads1292|r_wait_timeout[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_wait_timeout[27]~96_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_wait_timeout [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[27] .is_wysiwyg = "true";
defparam \U_ads1292|r_wait_timeout[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y21_N25
dffeas \U_ads1292|r_wait_timeout[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_wait_timeout[28]~98_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|r_wait_timeout[25]~56_combout ),
	.sload(gnd),
	.ena(\U_ads1292|r_wait_timeout[25]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_wait_timeout [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_wait_timeout[28] .is_wysiwyg = "true";
defparam \U_ads1292|r_wait_timeout[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y21_N0
cycloneive_lcell_comb \U_ads1292|LessThan3~5 (
// Equation(s):
// \U_ads1292|LessThan3~5_combout  = (!\U_ads1292|r_wait_timeout [28] & (!\U_ads1292|r_wait_timeout [29] & (!\U_ads1292|r_wait_timeout [26] & !\U_ads1292|r_wait_timeout [27])))

	.dataa(\U_ads1292|r_wait_timeout [28]),
	.datab(\U_ads1292|r_wait_timeout [29]),
	.datac(\U_ads1292|r_wait_timeout [26]),
	.datad(\U_ads1292|r_wait_timeout [27]),
	.cin(gnd),
	.combout(\U_ads1292|LessThan3~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan3~5 .lut_mask = 16'h0001;
defparam \U_ads1292|LessThan3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N24
cycloneive_lcell_comb \U_ads1292|LessThan3~8 (
// Equation(s):
// \U_ads1292|LessThan3~8_combout  = (\U_ads1292|LessThan3~5_combout  & (!\U_ads1292|r_wait_timeout [30] & (!\U_ads1292|r_wait_timeout [31] & \U_ads1292|LessThan3~4_combout )))

	.dataa(\U_ads1292|LessThan3~5_combout ),
	.datab(\U_ads1292|r_wait_timeout [30]),
	.datac(\U_ads1292|r_wait_timeout [31]),
	.datad(\U_ads1292|LessThan3~4_combout ),
	.cin(gnd),
	.combout(\U_ads1292|LessThan3~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan3~8 .lut_mask = 16'h0200;
defparam \U_ads1292|LessThan3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N6
cycloneive_lcell_comb \U_ads1292|LessThan3~9 (
// Equation(s):
// \U_ads1292|LessThan3~9_combout  = (\U_ads1292|LessThan3~8_combout  & \U_ads1292|LessThan3~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_ads1292|LessThan3~8_combout ),
	.datad(\U_ads1292|LessThan3~7_combout ),
	.cin(gnd),
	.combout(\U_ads1292|LessThan3~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan3~9 .lut_mask = 16'hF000;
defparam \U_ads1292|LessThan3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N18
cycloneive_lcell_comb \U_ads1292|Selector23~0 (
// Equation(s):
// \U_ads1292|Selector23~0_combout  = (\U_ads1292|LessThan3~9_combout  & (!\U_ads1292|Uspi|tx_ready~q  & (\U_ads1292|r_state.ST_WREG_WAIT1~q ))) # (!\U_ads1292|LessThan3~9_combout  & ((\U_ads1292|r_state.ST_WREG_SEND1~q ) # ((!\U_ads1292|Uspi|tx_ready~q  & 
// \U_ads1292|r_state.ST_WREG_WAIT1~q ))))

	.dataa(\U_ads1292|LessThan3~9_combout ),
	.datab(\U_ads1292|Uspi|tx_ready~q ),
	.datac(\U_ads1292|r_state.ST_WREG_WAIT1~q ),
	.datad(\U_ads1292|r_state.ST_WREG_SEND1~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector23~0 .lut_mask = 16'h7530;
defparam \U_ads1292|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y22_N19
dffeas \U_ads1292|r_state.ST_WREG_WAIT1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_state.ST_WREG_WAIT1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_state.ST_WREG_WAIT1 .is_wysiwyg = "true";
defparam \U_ads1292|r_state.ST_WREG_WAIT1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N14
cycloneive_lcell_comb \U_ads1292|Selector24~0 (
// Equation(s):
// \U_ads1292|Selector24~0_combout  = (\U_ads1292|Uspi|tx_ready~q  & ((\U_ads1292|r_state.ST_WREG_WAIT1~q ) # ((\U_ads1292|r_state.ST_WREG_SEND2~q  & \U_ads1292|LessThan3~9_combout )))) # (!\U_ads1292|Uspi|tx_ready~q  & (((\U_ads1292|r_state.ST_WREG_SEND2~q  
// & \U_ads1292|LessThan3~9_combout ))))

	.dataa(\U_ads1292|Uspi|tx_ready~q ),
	.datab(\U_ads1292|r_state.ST_WREG_WAIT1~q ),
	.datac(\U_ads1292|r_state.ST_WREG_SEND2~q ),
	.datad(\U_ads1292|LessThan3~9_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector24~0 .lut_mask = 16'hF888;
defparam \U_ads1292|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y22_N15
dffeas \U_ads1292|r_state.ST_WREG_SEND2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_state.ST_WREG_SEND2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_state.ST_WREG_SEND2 .is_wysiwyg = "true";
defparam \U_ads1292|r_state.ST_WREG_SEND2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N20
cycloneive_lcell_comb \U_ads1292|Selector25~0 (
// Equation(s):
// \U_ads1292|Selector25~0_combout  = (\U_ads1292|Uspi|tx_ready~q  & (\U_ads1292|r_state.ST_WREG_SEND2~q  & ((!\U_ads1292|LessThan3~9_combout )))) # (!\U_ads1292|Uspi|tx_ready~q  & ((\U_ads1292|r_state.ST_WREG_WAIT2~q ) # ((\U_ads1292|r_state.ST_WREG_SEND2~q 
//  & !\U_ads1292|LessThan3~9_combout ))))

	.dataa(\U_ads1292|Uspi|tx_ready~q ),
	.datab(\U_ads1292|r_state.ST_WREG_SEND2~q ),
	.datac(\U_ads1292|r_state.ST_WREG_WAIT2~q ),
	.datad(\U_ads1292|LessThan3~9_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector25~0 .lut_mask = 16'h50DC;
defparam \U_ads1292|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y22_N21
dffeas \U_ads1292|r_state.ST_WREG_WAIT2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_state.ST_WREG_WAIT2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_state.ST_WREG_WAIT2 .is_wysiwyg = "true";
defparam \U_ads1292|r_state.ST_WREG_WAIT2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y20_N20
cycloneive_lcell_comb \U_ads1292|r_received_counter[7]~26 (
// Equation(s):
// \U_ads1292|r_received_counter[7]~26_combout  = (\U_ads1292|Uspi|tx_ready~q ) # ((!\U_ads1292|r_state.ST_WREG_WAIT2~q  & !\U_ads1292|r_state.ST_RREG_WAIT2~q ))

	.dataa(\U_ads1292|Uspi|tx_ready~q ),
	.datab(gnd),
	.datac(\U_ads1292|r_state.ST_WREG_WAIT2~q ),
	.datad(\U_ads1292|r_state.ST_RREG_WAIT2~q ),
	.cin(gnd),
	.combout(\U_ads1292|r_received_counter[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_received_counter[7]~26 .lut_mask = 16'hAAAF;
defparam \U_ads1292|r_received_counter[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y20_N14
cycloneive_lcell_comb \U_ads1292|Selector3~10 (
// Equation(s):
// \U_ads1292|Selector3~10_combout  = (\U_ads1292|r_received_counter[7]~26_combout  & ((\U_ads1292|Uspi|tx_ready~q ) # ((!\U_ads1292|r_state.ST_RREG_WAIT1~q  & !\U_ads1292|r_state.ST_WREG_WAIT1~q ))))

	.dataa(\U_ads1292|Uspi|tx_ready~q ),
	.datab(\U_ads1292|r_received_counter[7]~26_combout ),
	.datac(\U_ads1292|r_state.ST_RREG_WAIT1~q ),
	.datad(\U_ads1292|r_state.ST_WREG_WAIT1~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector3~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector3~10 .lut_mask = 16'h888C;
defparam \U_ads1292|Selector3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y20_N28
cycloneive_lcell_comb \U_ads1292|Selector3~5 (
// Equation(s):
// \U_ads1292|Selector3~5_combout  = (\U_ads1292|Uspi|tx_ready~q ) # ((!\U_ads1292|r_state.ST_RDATAC_GETDATA~q  & (!\U_ads1292|r_state.ST_RREG_GETDATA~q  & !\U_ads1292|r_state.ST_WREG_WAIT3~q )))

	.dataa(\U_ads1292|r_state.ST_RDATAC_GETDATA~q ),
	.datab(\U_ads1292|r_state.ST_RREG_GETDATA~q ),
	.datac(\U_ads1292|Uspi|tx_ready~q ),
	.datad(\U_ads1292|r_state.ST_WREG_WAIT3~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector3~5 .lut_mask = 16'hF0F1;
defparam \U_ads1292|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y20_N14
cycloneive_lcell_comb \U_ads1292|Selector3~6 (
// Equation(s):
// \U_ads1292|Selector3~6_combout  = (\U_ads1292|r_spi_tx_en~q  & (!\U_ads1292|r_wait_timeout[25]~54_combout  & (!\U_ads1292|r_ads_command[7]~0_combout  & \U_ads1292|Selector3~5_combout )))

	.dataa(\U_ads1292|r_spi_tx_en~q ),
	.datab(\U_ads1292|r_wait_timeout[25]~54_combout ),
	.datac(\U_ads1292|r_ads_command[7]~0_combout ),
	.datad(\U_ads1292|Selector3~5_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector3~6 .lut_mask = 16'h0200;
defparam \U_ads1292|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y20_N20
cycloneive_lcell_comb \U_ads1292|Selector3~7 (
// Equation(s):
// \U_ads1292|Selector3~7_combout  = (!\U_ads1292|r_state.ST_RDATAC_GETDATA~q  & (!\U_ads1292|r_state.ST_WREG_SEND1~q  & (!\U_ads1292|r_state.ST_RREG_SEND1~q  & !\U_ads1292|r_state.ST_SPI_WAIT~q )))

	.dataa(\U_ads1292|r_state.ST_RDATAC_GETDATA~q ),
	.datab(\U_ads1292|r_state.ST_WREG_SEND1~q ),
	.datac(\U_ads1292|r_state.ST_RREG_SEND1~q ),
	.datad(\U_ads1292|r_state.ST_SPI_WAIT~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector3~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector3~7 .lut_mask = 16'h0001;
defparam \U_ads1292|Selector3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y21_N0
cycloneive_lcell_comb \U_ads1292|Selector3~2 (
// Equation(s):
// \U_ads1292|Selector3~2_combout  = (!\U_ads1292|r_state.ST_WREG_WAIT3~q  & (!\U_ads1292|r_state.ST_SYSCMD_WARMUP~q  & (!\U_ads1292|r_state.ST_SYSCMD_WAIT~q  & !\U_ads1292|r_state.ST_RREG_GETDATA~q )))

	.dataa(\U_ads1292|r_state.ST_WREG_WAIT3~q ),
	.datab(\U_ads1292|r_state.ST_SYSCMD_WARMUP~q ),
	.datac(\U_ads1292|r_state.ST_SYSCMD_WAIT~q ),
	.datad(\U_ads1292|r_state.ST_RREG_GETDATA~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector3~2 .lut_mask = 16'h0001;
defparam \U_ads1292|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N24
cycloneive_lcell_comb \U_ads1292|Selector3~3 (
// Equation(s):
// \U_ads1292|Selector3~3_combout  = (!\U_ads1292|r_state.ST_DATAREAD_INIT~q  & (\U_ads1292|Selector3~2_combout  & (!\U_ads1292|r_state.ST_WREG_SEND2~q  & !\U_ads1292|r_state.ST_RREG_SEND2~q )))

	.dataa(\U_ads1292|r_state.ST_DATAREAD_INIT~q ),
	.datab(\U_ads1292|Selector3~2_combout ),
	.datac(\U_ads1292|r_state.ST_WREG_SEND2~q ),
	.datad(\U_ads1292|r_state.ST_RREG_SEND2~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector3~3 .lut_mask = 16'h0004;
defparam \U_ads1292|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y20_N10
cycloneive_lcell_comb \U_ads1292|Selector3~8 (
// Equation(s):
// \U_ads1292|Selector3~8_combout  = (!\U_ads1292|r_state.ST_WREG_SEND_DATA~q  & (\U_ads1292|Selector3~7_combout  & (\U_ads1292|Selector3~3_combout  & !\U_ads1292|Selector20~0_combout )))

	.dataa(\U_ads1292|r_state.ST_WREG_SEND_DATA~q ),
	.datab(\U_ads1292|Selector3~7_combout ),
	.datac(\U_ads1292|Selector3~3_combout ),
	.datad(\U_ads1292|Selector20~0_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector3~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector3~8 .lut_mask = 16'h0040;
defparam \U_ads1292|Selector3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y20_N30
cycloneive_lcell_comb \U_ads1292|Selector3~9 (
// Equation(s):
// \U_ads1292|Selector3~9_combout  = (\U_ads1292|Selector3~10_combout  & ((\U_ads1292|Selector3~6_combout ) # ((\U_ads1292|r_wait_timeout[25]~55_combout  & \U_ads1292|Selector3~8_combout ))))

	.dataa(\U_ads1292|Selector3~10_combout ),
	.datab(\U_ads1292|r_wait_timeout[25]~55_combout ),
	.datac(\U_ads1292|Selector3~6_combout ),
	.datad(\U_ads1292|Selector3~8_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector3~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector3~9 .lut_mask = 16'hA8A0;
defparam \U_ads1292|Selector3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y20_N31
dffeas \U_ads1292|r_spi_tx_en (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Selector3~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_tx_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_tx_en .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_tx_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y17_N30
cycloneive_lcell_comb \U_ads1292|Uspi|r_sclk_edges[2]~10 (
// Equation(s):
// \U_ads1292|Uspi|r_sclk_edges[2]~10_combout  = (\U_ads1292|r_spi_tx_en~q ) # ((\U_ads1292|Uspi|Equal0~1_combout  & ((\U_ads1292|Uspi|LessThan0~1_combout ) # (\U_ads1292|Uspi|LessThan0~0_combout ))))

	.dataa(\U_ads1292|Uspi|LessThan0~1_combout ),
	.datab(\U_ads1292|Uspi|LessThan0~0_combout ),
	.datac(\U_ads1292|r_spi_tx_en~q ),
	.datad(\U_ads1292|Uspi|Equal0~1_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|r_sclk_edges[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|r_sclk_edges[2]~10 .lut_mask = 16'hFEF0;
defparam \U_ads1292|Uspi|r_sclk_edges[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y17_N17
dffeas \U_ads1292|Uspi|r_sclk_edges[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|r_sclk_edges[0]~8_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ads1292|r_spi_tx_en~q ),
	.ena(\U_ads1292|Uspi|r_sclk_edges[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_sclk_edges [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_sclk_edges[0] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_sclk_edges[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y17_N18
cycloneive_lcell_comb \U_ads1292|Uspi|r_sclk_edges[1]~11 (
// Equation(s):
// \U_ads1292|Uspi|r_sclk_edges[1]~11_combout  = (\U_ads1292|Uspi|r_sclk_edges [1] & (\U_ads1292|Uspi|r_sclk_edges[0]~9  & VCC)) # (!\U_ads1292|Uspi|r_sclk_edges [1] & (!\U_ads1292|Uspi|r_sclk_edges[0]~9 ))
// \U_ads1292|Uspi|r_sclk_edges[1]~12  = CARRY((!\U_ads1292|Uspi|r_sclk_edges [1] & !\U_ads1292|Uspi|r_sclk_edges[0]~9 ))

	.dataa(gnd),
	.datab(\U_ads1292|Uspi|r_sclk_edges [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Uspi|r_sclk_edges[0]~9 ),
	.combout(\U_ads1292|Uspi|r_sclk_edges[1]~11_combout ),
	.cout(\U_ads1292|Uspi|r_sclk_edges[1]~12 ));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_sclk_edges[1]~11 .lut_mask = 16'hC303;
defparam \U_ads1292|Uspi|r_sclk_edges[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y17_N19
dffeas \U_ads1292|Uspi|r_sclk_edges[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|r_sclk_edges[1]~11_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ads1292|r_spi_tx_en~q ),
	.ena(\U_ads1292|Uspi|r_sclk_edges[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_sclk_edges [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_sclk_edges[1] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_sclk_edges[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y17_N20
cycloneive_lcell_comb \U_ads1292|Uspi|r_sclk_edges[2]~13 (
// Equation(s):
// \U_ads1292|Uspi|r_sclk_edges[2]~13_combout  = (\U_ads1292|Uspi|r_sclk_edges [2] & ((GND) # (!\U_ads1292|Uspi|r_sclk_edges[1]~12 ))) # (!\U_ads1292|Uspi|r_sclk_edges [2] & (\U_ads1292|Uspi|r_sclk_edges[1]~12  $ (GND)))
// \U_ads1292|Uspi|r_sclk_edges[2]~14  = CARRY((\U_ads1292|Uspi|r_sclk_edges [2]) # (!\U_ads1292|Uspi|r_sclk_edges[1]~12 ))

	.dataa(gnd),
	.datab(\U_ads1292|Uspi|r_sclk_edges [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Uspi|r_sclk_edges[1]~12 ),
	.combout(\U_ads1292|Uspi|r_sclk_edges[2]~13_combout ),
	.cout(\U_ads1292|Uspi|r_sclk_edges[2]~14 ));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_sclk_edges[2]~13 .lut_mask = 16'h3CCF;
defparam \U_ads1292|Uspi|r_sclk_edges[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y17_N21
dffeas \U_ads1292|Uspi|r_sclk_edges[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|r_sclk_edges[2]~13_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ads1292|r_spi_tx_en~q ),
	.ena(\U_ads1292|Uspi|r_sclk_edges[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_sclk_edges [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_sclk_edges[2] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_sclk_edges[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y17_N22
cycloneive_lcell_comb \U_ads1292|Uspi|r_sclk_edges[3]~15 (
// Equation(s):
// \U_ads1292|Uspi|r_sclk_edges[3]~15_combout  = (\U_ads1292|Uspi|r_sclk_edges [3] & (\U_ads1292|Uspi|r_sclk_edges[2]~14  & VCC)) # (!\U_ads1292|Uspi|r_sclk_edges [3] & (!\U_ads1292|Uspi|r_sclk_edges[2]~14 ))
// \U_ads1292|Uspi|r_sclk_edges[3]~16  = CARRY((!\U_ads1292|Uspi|r_sclk_edges [3] & !\U_ads1292|Uspi|r_sclk_edges[2]~14 ))

	.dataa(\U_ads1292|Uspi|r_sclk_edges [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Uspi|r_sclk_edges[2]~14 ),
	.combout(\U_ads1292|Uspi|r_sclk_edges[3]~15_combout ),
	.cout(\U_ads1292|Uspi|r_sclk_edges[3]~16 ));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_sclk_edges[3]~15 .lut_mask = 16'hA505;
defparam \U_ads1292|Uspi|r_sclk_edges[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y17_N23
dffeas \U_ads1292|Uspi|r_sclk_edges[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|r_sclk_edges[3]~15_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ads1292|r_spi_tx_en~q ),
	.ena(\U_ads1292|Uspi|r_sclk_edges[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_sclk_edges [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_sclk_edges[3] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_sclk_edges[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y17_N24
cycloneive_lcell_comb \U_ads1292|Uspi|r_sclk_edges[4]~17 (
// Equation(s):
// \U_ads1292|Uspi|r_sclk_edges[4]~17_combout  = (\U_ads1292|Uspi|r_sclk_edges [4] & ((GND) # (!\U_ads1292|Uspi|r_sclk_edges[3]~16 ))) # (!\U_ads1292|Uspi|r_sclk_edges [4] & (\U_ads1292|Uspi|r_sclk_edges[3]~16  $ (GND)))
// \U_ads1292|Uspi|r_sclk_edges[4]~18  = CARRY((\U_ads1292|Uspi|r_sclk_edges [4]) # (!\U_ads1292|Uspi|r_sclk_edges[3]~16 ))

	.dataa(gnd),
	.datab(\U_ads1292|Uspi|r_sclk_edges [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Uspi|r_sclk_edges[3]~16 ),
	.combout(\U_ads1292|Uspi|r_sclk_edges[4]~17_combout ),
	.cout(\U_ads1292|Uspi|r_sclk_edges[4]~18 ));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_sclk_edges[4]~17 .lut_mask = 16'h3CCF;
defparam \U_ads1292|Uspi|r_sclk_edges[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y17_N25
dffeas \U_ads1292|Uspi|r_sclk_edges[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|r_sclk_edges[4]~17_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ads1292|r_spi_tx_en~q ),
	.ena(\U_ads1292|Uspi|r_sclk_edges[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_sclk_edges [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_sclk_edges[4] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_sclk_edges[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y17_N26
cycloneive_lcell_comb \U_ads1292|Uspi|r_sclk_edges[5]~19 (
// Equation(s):
// \U_ads1292|Uspi|r_sclk_edges[5]~19_combout  = (\U_ads1292|Uspi|r_sclk_edges [5] & (\U_ads1292|Uspi|r_sclk_edges[4]~18  & VCC)) # (!\U_ads1292|Uspi|r_sclk_edges [5] & (!\U_ads1292|Uspi|r_sclk_edges[4]~18 ))
// \U_ads1292|Uspi|r_sclk_edges[5]~20  = CARRY((!\U_ads1292|Uspi|r_sclk_edges [5] & !\U_ads1292|Uspi|r_sclk_edges[4]~18 ))

	.dataa(\U_ads1292|Uspi|r_sclk_edges [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Uspi|r_sclk_edges[4]~18 ),
	.combout(\U_ads1292|Uspi|r_sclk_edges[5]~19_combout ),
	.cout(\U_ads1292|Uspi|r_sclk_edges[5]~20 ));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_sclk_edges[5]~19 .lut_mask = 16'hA505;
defparam \U_ads1292|Uspi|r_sclk_edges[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y17_N27
dffeas \U_ads1292|Uspi|r_sclk_edges[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|r_sclk_edges[5]~19_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ads1292|r_spi_tx_en~q ),
	.ena(\U_ads1292|Uspi|r_sclk_edges[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_sclk_edges [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_sclk_edges[5] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_sclk_edges[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y17_N28
cycloneive_lcell_comb \U_ads1292|Uspi|r_sclk_edges[6]~21 (
// Equation(s):
// \U_ads1292|Uspi|r_sclk_edges[6]~21_combout  = (\U_ads1292|Uspi|r_sclk_edges [6] & ((GND) # (!\U_ads1292|Uspi|r_sclk_edges[5]~20 ))) # (!\U_ads1292|Uspi|r_sclk_edges [6] & (\U_ads1292|Uspi|r_sclk_edges[5]~20  $ (GND)))
// \U_ads1292|Uspi|r_sclk_edges[6]~22  = CARRY((\U_ads1292|Uspi|r_sclk_edges [6]) # (!\U_ads1292|Uspi|r_sclk_edges[5]~20 ))

	.dataa(gnd),
	.datab(\U_ads1292|Uspi|r_sclk_edges [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Uspi|r_sclk_edges[5]~20 ),
	.combout(\U_ads1292|Uspi|r_sclk_edges[6]~21_combout ),
	.cout(\U_ads1292|Uspi|r_sclk_edges[6]~22 ));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_sclk_edges[6]~21 .lut_mask = 16'h3CCF;
defparam \U_ads1292|Uspi|r_sclk_edges[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y17_N29
dffeas \U_ads1292|Uspi|r_sclk_edges[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|r_sclk_edges[6]~21_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ads1292|r_spi_tx_en~q ),
	.ena(\U_ads1292|Uspi|r_sclk_edges[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_sclk_edges [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_sclk_edges[6] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_sclk_edges[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y17_N30
cycloneive_lcell_comb \U_ads1292|Uspi|r_sclk_edges[7]~23 (
// Equation(s):
// \U_ads1292|Uspi|r_sclk_edges[7]~23_combout  = \U_ads1292|Uspi|r_sclk_edges [7] $ (!\U_ads1292|Uspi|r_sclk_edges[6]~22 )

	.dataa(\U_ads1292|Uspi|r_sclk_edges [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_ads1292|Uspi|r_sclk_edges[6]~22 ),
	.combout(\U_ads1292|Uspi|r_sclk_edges[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|r_sclk_edges[7]~23 .lut_mask = 16'hA5A5;
defparam \U_ads1292|Uspi|r_sclk_edges[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y17_N31
dffeas \U_ads1292|Uspi|r_sclk_edges[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|r_sclk_edges[7]~23_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ads1292|r_spi_tx_en~q ),
	.ena(\U_ads1292|Uspi|r_sclk_edges[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_sclk_edges [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_sclk_edges[7] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_sclk_edges[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y17_N8
cycloneive_lcell_comb \U_ads1292|Uspi|LessThan0~1 (
// Equation(s):
// \U_ads1292|Uspi|LessThan0~1_combout  = (\U_ads1292|Uspi|r_sclk_edges [7]) # ((\U_ads1292|Uspi|r_sclk_edges [6]) # ((\U_ads1292|Uspi|r_sclk_edges [5]) # (\U_ads1292|Uspi|r_sclk_edges [4])))

	.dataa(\U_ads1292|Uspi|r_sclk_edges [7]),
	.datab(\U_ads1292|Uspi|r_sclk_edges [6]),
	.datac(\U_ads1292|Uspi|r_sclk_edges [5]),
	.datad(\U_ads1292|Uspi|r_sclk_edges [4]),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \U_ads1292|Uspi|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y17_N4
cycloneive_lcell_comb \U_ads1292|Uspi|tx_ready~0 (
// Equation(s):
// \U_ads1292|Uspi|tx_ready~0_combout  = (!\U_ads1292|Uspi|LessThan0~1_combout  & (!\U_ads1292|r_spi_tx_en~q  & !\U_ads1292|Uspi|LessThan0~0_combout ))

	.dataa(gnd),
	.datab(\U_ads1292|Uspi|LessThan0~1_combout ),
	.datac(\U_ads1292|r_spi_tx_en~q ),
	.datad(\U_ads1292|Uspi|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|tx_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|tx_ready~0 .lut_mask = 16'h0003;
defparam \U_ads1292|Uspi|tx_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y17_N5
dffeas \U_ads1292|Uspi|tx_ready (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|tx_ready~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|tx_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|tx_ready .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|tx_ready .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y14_N15
dffeas \U_ads1292|Uspi|r_RX_Bit_Count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|r_RX_Bit_Count[0]~8_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ads1292|Uspi|tx_ready~q ),
	.ena(\U_ads1292|Uspi|r_RX_Bit_Count[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_RX_Bit_Count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_RX_Bit_Count[0] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_RX_Bit_Count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y14_N17
dffeas \U_ads1292|Uspi|r_RX_Bit_Count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|r_RX_Bit_Count[1]~10_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ads1292|Uspi|tx_ready~q ),
	.ena(\U_ads1292|Uspi|r_RX_Bit_Count[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_RX_Bit_Count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_RX_Bit_Count[1] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_RX_Bit_Count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y14_N0
cycloneive_lcell_comb \U_ads1292|Uspi|Decoder0~3 (
// Equation(s):
// \U_ads1292|Uspi|Decoder0~3_combout  = (!\U_ads1292|Uspi|r_RX_Bit_Count [1] & (\U_ads1292|Uspi|r_RX_Bit_Count [0] & \U_ads1292|Uspi|Decoder0~0_combout ))

	.dataa(gnd),
	.datab(\U_ads1292|Uspi|r_RX_Bit_Count [1]),
	.datac(\U_ads1292|Uspi|r_RX_Bit_Count [0]),
	.datad(\U_ads1292|Uspi|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|Decoder0~3 .lut_mask = 16'h3000;
defparam \U_ads1292|Uspi|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y14_N12
cycloneive_lcell_comb \U_ads1292|Uspi|dout[6]~1 (
// Equation(s):
// \U_ads1292|Uspi|dout[6]~1_combout  = (\U_ads1292|Uspi|Decoder0~3_combout  & ((\U_ads1292|Uspi|r_RX_Bit_Count [2] & (\U_ads1292|Uspi|dout [6])) # (!\U_ads1292|Uspi|r_RX_Bit_Count [2] & ((\ADS_MISO~input_o ))))) # (!\U_ads1292|Uspi|Decoder0~3_combout  & 
// (((\U_ads1292|Uspi|dout [6]))))

	.dataa(\U_ads1292|Uspi|Decoder0~3_combout ),
	.datab(\U_ads1292|Uspi|r_RX_Bit_Count [2]),
	.datac(\U_ads1292|Uspi|dout [6]),
	.datad(\ADS_MISO~input_o ),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|dout[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|dout[6]~1 .lut_mask = 16'hF2D0;
defparam \U_ads1292|Uspi|dout[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y14_N13
dffeas \U_ads1292|Uspi|dout[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|dout[6]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|dout[6] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y14_N20
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[6]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[6]~feeder_combout  = \U_ads1292|Uspi|dout [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|Uspi|dout [6]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[6]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y14_N21
dffeas \U_ads1292|r_spi_rx_data[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[6] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N10
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[14]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[14]~feeder_combout  = \U_ads1292|r_spi_rx_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [6]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[14]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y16_N11
dffeas \U_ads1292|r_spi_rx_data[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[14] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y18_N14
cycloneive_lcell_comb \U_controller|Selector246~0 (
// Equation(s):
// \U_controller|Selector246~0_combout  = (\U_controller|r_ads_dout~2_combout  & (\U_controller|r_firt_para [6] & ((!\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q )))) # (!\U_controller|r_ads_dout~2_combout  & (((\U_ads1292|r_spi_rx_data [6]))))

	.dataa(\U_controller|r_ads_dout~2_combout ),
	.datab(\U_controller|r_firt_para [6]),
	.datac(\U_ads1292|r_spi_rx_data [6]),
	.datad(\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q ),
	.cin(gnd),
	.combout(\U_controller|Selector246~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector246~0 .lut_mask = 16'h50D8;
defparam \U_controller|Selector246~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y18_N15
dffeas \U_controller|r_ads_dout[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector246~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[6] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N30
cycloneive_lcell_comb \U_controller|Selector238~0 (
// Equation(s):
// \U_controller|Selector238~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_controller|r_ads_dout [6]))) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_ads1292|r_spi_rx_data [14]))

	.dataa(\U_ads1292|r_spi_rx_data [14]),
	.datab(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datac(gnd),
	.datad(\U_controller|r_ads_dout [6]),
	.cin(gnd),
	.combout(\U_controller|Selector238~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector238~0 .lut_mask = 16'hEE22;
defparam \U_controller|Selector238~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y16_N31
dffeas \U_controller|r_ads_dout[14] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector238~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[14] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N2
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[22]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[22]~feeder_combout  = \U_ads1292|r_spi_rx_data [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [14]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[22]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y16_N3
dffeas \U_ads1292|r_spi_rx_data[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[22] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N6
cycloneive_lcell_comb \U_controller|Selector230~0 (
// Equation(s):
// \U_controller|Selector230~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [14])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [22])))

	.dataa(gnd),
	.datab(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datac(\U_controller|r_ads_dout [14]),
	.datad(\U_ads1292|r_spi_rx_data [22]),
	.cin(gnd),
	.combout(\U_controller|Selector230~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector230~0 .lut_mask = 16'hF3C0;
defparam \U_controller|Selector230~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y16_N7
dffeas \U_controller|r_ads_dout[22] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector230~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[22] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N26
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[30]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[30]~feeder_combout  = \U_ads1292|r_spi_rx_data [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [22]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[30]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y16_N27
dffeas \U_ads1292|r_spi_rx_data[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[30] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N14
cycloneive_lcell_comb \U_controller|Selector222~0 (
// Equation(s):
// \U_controller|Selector222~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [22])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [30])))

	.dataa(\U_controller|r_ads_dout [22]),
	.datab(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datac(\U_ads1292|r_spi_rx_data [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector222~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector222~0 .lut_mask = 16'hB8B8;
defparam \U_controller|Selector222~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y16_N15
dffeas \U_controller|r_ads_dout[30] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector222~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[30] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y16_N29
dffeas \U_ads1292|r_spi_rx_data[38] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|r_spi_rx_data [30]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [38]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[38] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N22
cycloneive_lcell_comb \U_controller|Selector214~0 (
// Equation(s):
// \U_controller|Selector214~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [30])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [38])))

	.dataa(gnd),
	.datab(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datac(\U_controller|r_ads_dout [30]),
	.datad(\U_ads1292|r_spi_rx_data [38]),
	.cin(gnd),
	.combout(\U_controller|Selector214~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector214~0 .lut_mask = 16'hF3C0;
defparam \U_controller|Selector214~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y16_N23
dffeas \U_controller|r_ads_dout[38] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector214~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [38]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[38] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N18
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[46]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[46]~feeder_combout  = \U_ads1292|r_spi_rx_data [38]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [38]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[46]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y16_N19
dffeas \U_ads1292|r_spi_rx_data[46] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [46]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[46] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N4
cycloneive_lcell_comb \U_controller|Selector206~0 (
// Equation(s):
// \U_controller|Selector206~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [38])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [46])))

	.dataa(gnd),
	.datab(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datac(\U_controller|r_ads_dout [38]),
	.datad(\U_ads1292|r_spi_rx_data [46]),
	.cin(gnd),
	.combout(\U_controller|Selector206~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector206~0 .lut_mask = 16'hF3C0;
defparam \U_controller|Selector206~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y16_N5
dffeas \U_controller|r_ads_dout[46] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector206~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [46]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[46] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N0
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[54]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[54]~feeder_combout  = \U_ads1292|r_spi_rx_data [46]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [46]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[54]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y16_N1
dffeas \U_ads1292|r_spi_rx_data[54] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [54]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[54] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N12
cycloneive_lcell_comb \U_controller|Selector198~0 (
// Equation(s):
// \U_controller|Selector198~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [46])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [54])))

	.dataa(gnd),
	.datab(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datac(\U_controller|r_ads_dout [46]),
	.datad(\U_ads1292|r_spi_rx_data [54]),
	.cin(gnd),
	.combout(\U_controller|Selector198~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector198~0 .lut_mask = 16'hF3C0;
defparam \U_controller|Selector198~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y16_N13
dffeas \U_controller|r_ads_dout[54] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector198~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [54]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[54] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N24
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[62]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[62]~feeder_combout  = \U_ads1292|r_spi_rx_data [54]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [54]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[62]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y16_N25
dffeas \U_ads1292|r_spi_rx_data[62] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [62]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[62] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N20
cycloneive_lcell_comb \U_controller|Selector190~0 (
// Equation(s):
// \U_controller|Selector190~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [54])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [62])))

	.dataa(\U_controller|r_ads_dout [54]),
	.datab(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [62]),
	.cin(gnd),
	.combout(\U_controller|Selector190~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector190~0 .lut_mask = 16'hBB88;
defparam \U_controller|Selector190~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y16_N21
dffeas \U_controller|r_ads_dout[62] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector190~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [62]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[62] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N16
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[70]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[70]~feeder_combout  = \U_ads1292|r_spi_rx_data [62]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [62]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[70]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y16_N17
dffeas \U_ads1292|r_spi_rx_data[70] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [70]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[70] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N8
cycloneive_lcell_comb \U_controller|Selector182~0 (
// Equation(s):
// \U_controller|Selector182~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [62])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [70])))

	.dataa(gnd),
	.datab(\U_controller|r_ads_dout [62]),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(\U_ads1292|r_spi_rx_data [70]),
	.cin(gnd),
	.combout(\U_controller|Selector182~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector182~0 .lut_mask = 16'hCFC0;
defparam \U_controller|Selector182~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y16_N9
dffeas \U_controller|r_ads_dout[70] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector182~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [70]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[70] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N0
cycloneive_lcell_comb \U_controller|Selector11~3 (
// Equation(s):
// \U_controller|Selector11~3_combout  = (\U_controller|state.ST_ADS_SENDPC_2~q  & ((\U_controller|r_ads_dout [70]) # ((\U_controller|state.ST_MPR_SENDPC_3~q  & \U_controller|r_mpr_d_from_chip [6])))) # (!\U_controller|state.ST_ADS_SENDPC_2~q  & 
// (\U_controller|state.ST_MPR_SENDPC_3~q  & (\U_controller|r_mpr_d_from_chip [6])))

	.dataa(\U_controller|state.ST_ADS_SENDPC_2~q ),
	.datab(\U_controller|state.ST_MPR_SENDPC_3~q ),
	.datac(\U_controller|r_mpr_d_from_chip [6]),
	.datad(\U_controller|r_ads_dout [70]),
	.cin(gnd),
	.combout(\U_controller|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector11~3 .lut_mask = 16'hEAC0;
defparam \U_controller|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N12
cycloneive_lcell_comb \U_controller|Selector11~4 (
// Equation(s):
// \U_controller|Selector11~4_combout  = (\U_controller|state.ST_SEND_TEST_CHAR~q ) # ((\U_controller|Selector11~3_combout ) # ((\U_controller|state.ST_MPR_SENDPC_2~q  & \U_controller|r_firt_para [6])))

	.dataa(\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.datab(\U_controller|state.ST_MPR_SENDPC_2~q ),
	.datac(\U_controller|Selector11~3_combout ),
	.datad(\U_controller|r_firt_para [6]),
	.cin(gnd),
	.combout(\U_controller|Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector11~4 .lut_mask = 16'hFEFA;
defparam \U_controller|Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N30
cycloneive_lcell_comb \U_controller|Selector11~2 (
// Equation(s):
// \U_controller|Selector11~2_combout  = (\U_controller|state.ST_MPR_SENDPC~q  & ((\U_controller|pre_state2.ST_WRITE_MPR_INIT~q ) # ((\U_controller|pre_state2.ST_READ_MPR_INIT~q ) # (\U_controller|pre_state2.ST_MPR_IRQ~q ))))

	.dataa(\U_controller|pre_state2.ST_WRITE_MPR_INIT~q ),
	.datab(\U_controller|pre_state2.ST_READ_MPR_INIT~q ),
	.datac(\U_controller|state.ST_MPR_SENDPC~q ),
	.datad(\U_controller|pre_state2.ST_MPR_IRQ~q ),
	.cin(gnd),
	.combout(\U_controller|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector11~2 .lut_mask = 16'hF0E0;
defparam \U_controller|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N18
cycloneive_lcell_comb \U_controller|Selector11~0 (
// Equation(s):
// \U_controller|Selector11~0_combout  = (\U_controller|uart_wdata_o [6] & ((\U_controller|WideOr18~combout ) # ((\U_controller|state.ST_MPR_SENDPC~q ) # (\U_controller|state.ST_ADS_SENDPC~q ))))

	.dataa(\U_controller|WideOr18~combout ),
	.datab(\U_controller|uart_wdata_o [6]),
	.datac(\U_controller|state.ST_MPR_SENDPC~q ),
	.datad(\U_controller|state.ST_ADS_SENDPC~q ),
	.cin(gnd),
	.combout(\U_controller|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector11~0 .lut_mask = 16'hCCC8;
defparam \U_controller|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N4
cycloneive_lcell_comb \U_controller|Selector11~5 (
// Equation(s):
// \U_controller|Selector11~5_combout  = (\U_controller|Selector11~4_combout ) # ((\U_controller|Selector11~1_combout ) # ((\U_controller|Selector11~2_combout ) # (\U_controller|Selector11~0_combout )))

	.dataa(\U_controller|Selector11~4_combout ),
	.datab(\U_controller|Selector11~1_combout ),
	.datac(\U_controller|Selector11~2_combout ),
	.datad(\U_controller|Selector11~0_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector11~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector11~5 .lut_mask = 16'hFFFE;
defparam \U_controller|Selector11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y18_N5
dffeas \U_controller|uart_wdata_o[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector11~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|uart_wdata_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|uart_wdata_o[6] .is_wysiwyg = "true";
defparam \U_controller|uart_wdata_o[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y17_N3
dffeas \Uregs|dl[14] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [6]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|dl[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|dl [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|dl[14] .is_wysiwyg = "true";
defparam \Uregs|dl[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N24
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|rfifo|ram~7feeder (
// Equation(s):
// \Uregs|receiver|fifo_rx|rfifo|ram~7feeder_combout  = \Uregs|receiver|rf_data_in [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uregs|receiver|rf_data_in [9]),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|rfifo|ram~7feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram~7feeder .lut_mask = 16'hFF00;
defparam \Uregs|receiver|fifo_rx|rfifo|ram~7feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y17_N25
dffeas \Uregs|receiver|fifo_rx|rfifo|ram~7 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|fifo_rx|rfifo|ram~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uregs|receiver|fifo_rx|rfifo|ram~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|rfifo|ram~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram~7 .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|rfifo|ram~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N11
dffeas \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[15] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|rf_data_in [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N10
cycloneive_lcell_comb \Uregs|Mux1~2 (
// Equation(s):
// \Uregs|Mux1~2_combout  = (\Uregs|Mux5~2_combout  & (((\Uregs|Mux5~1_combout )))) # (!\Uregs|Mux5~2_combout  & ((\Uregs|Mux5~1_combout  & (\Uregs|receiver|fifo_rx|rfifo|ram~7_q )) # (!\Uregs|Mux5~1_combout  & 
// ((\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [15])))))

	.dataa(\Uregs|Mux5~2_combout ),
	.datab(\Uregs|receiver|fifo_rx|rfifo|ram~7_q ),
	.datac(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [15]),
	.datad(\Uregs|Mux5~1_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux1~2 .lut_mask = 16'hEE50;
defparam \Uregs|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N28
cycloneive_lcell_comb \Uregs|Mux1~3 (
// Equation(s):
// \Uregs|Mux1~3_combout  = (\Uregs|Mux5~2_combout  & ((\Uregs|Mux1~2_combout  & ((\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a6 ))) # (!\Uregs|Mux1~2_combout  & (\Uregs|dl [6])))) # (!\Uregs|Mux5~2_combout  & (((\Uregs|Mux1~2_combout 
// ))))

	.dataa(\Uregs|dl [6]),
	.datab(\Uregs|Mux5~2_combout ),
	.datac(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\Uregs|Mux1~2_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux1~3 .lut_mask = 16'hF388;
defparam \Uregs|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N2
cycloneive_lcell_comb \Uregs|Mux1~4 (
// Equation(s):
// \Uregs|Mux1~4_combout  = (\U_controller|uart_addr_o [0] & (\Uregs|lcr [7] & (\Uregs|dl [14]))) # (!\U_controller|uart_addr_o [0] & (((\Uregs|Mux1~3_combout ))))

	.dataa(\U_controller|uart_addr_o [0]),
	.datab(\Uregs|lcr [7]),
	.datac(\Uregs|dl [14]),
	.datad(\Uregs|Mux1~3_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux1~4 .lut_mask = 16'hD580;
defparam \Uregs|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N2
cycloneive_lcell_comb \Uregs|Mux1~8 (
// Equation(s):
// \Uregs|Mux1~8_combout  = (\U_controller|uart_addr_o [1] & (((\Uregs|Mux1~7_combout )))) # (!\U_controller|uart_addr_o [1] & ((\U_controller|uart_addr_o [2] & ((\Uregs|Mux1~7_combout ))) # (!\U_controller|uart_addr_o [2] & (\Uregs|Mux1~4_combout ))))

	.dataa(\Uregs|Mux1~4_combout ),
	.datab(\U_controller|uart_addr_o [1]),
	.datac(\Uregs|Mux1~7_combout ),
	.datad(\U_controller|uart_addr_o [2]),
	.cin(gnd),
	.combout(\Uregs|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux1~8 .lut_mask = 16'hF0E2;
defparam \Uregs|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N22
cycloneive_lcell_comb \U_controller|pre_state2~33 (
// Equation(s):
// \U_controller|pre_state2~33_combout  = (\Uregs|Mux1~8_combout  & (!\Uregs|Mux4~10_combout  & !\Uregs|Mux0~12_combout ))

	.dataa(\Uregs|Mux1~8_combout ),
	.datab(\Uregs|Mux4~10_combout ),
	.datac(gnd),
	.datad(\Uregs|Mux0~12_combout ),
	.cin(gnd),
	.combout(\U_controller|pre_state2~33_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|pre_state2~33 .lut_mask = 16'h0022;
defparam \U_controller|pre_state2~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N4
cycloneive_lcell_comb \U_controller|pre_state2~34 (
// Equation(s):
// \U_controller|pre_state2~34_combout  = (\Uregs|Mux5~12_combout  & (\U_controller|pre_state2~33_combout  & \U_controller|Selector6~0_combout ))

	.dataa(gnd),
	.datab(\Uregs|Mux5~12_combout ),
	.datac(\U_controller|pre_state2~33_combout ),
	.datad(\U_controller|Selector6~0_combout ),
	.cin(gnd),
	.combout(\U_controller|pre_state2~34_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|pre_state2~34 .lut_mask = 16'hC000;
defparam \U_controller|pre_state2~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N12
cycloneive_lcell_comb \U_controller|Selector152~8 (
// Equation(s):
// \U_controller|Selector152~8_combout  = (\U_controller|pre_state2~34_combout  & (((!\U_controller|pre_state1.ST_IDLE~q  & !\Uregs|Mux7~5_combout )))) # (!\U_controller|pre_state2~34_combout  & (\U_controller|pre_state2.ST_ADS_RDATA_INIT~q ))

	.dataa(\U_controller|pre_state2.ST_ADS_RDATA_INIT~q ),
	.datab(\U_controller|pre_state2~34_combout ),
	.datac(\U_controller|pre_state1.ST_IDLE~q ),
	.datad(\Uregs|Mux7~5_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector152~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector152~8 .lut_mask = 16'h222E;
defparam \U_controller|Selector152~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N14
cycloneive_lcell_comb \U_controller|Selector152~7 (
// Equation(s):
// \U_controller|Selector152~7_combout  = (\U_controller|pre_state2.ST_ADS_RDATA_INIT~q  & ((\U_controller|Selector152~5_combout ) # ((\U_controller|Selector152~6_combout  & \U_controller|Selector93~0_combout ))))

	.dataa(\U_controller|Selector152~5_combout ),
	.datab(\U_controller|Selector152~6_combout ),
	.datac(\U_controller|pre_state2.ST_ADS_RDATA_INIT~q ),
	.datad(\U_controller|Selector93~0_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector152~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector152~7 .lut_mask = 16'hE0A0;
defparam \U_controller|Selector152~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N22
cycloneive_lcell_comb \U_controller|Selector152~2 (
// Equation(s):
// \U_controller|Selector152~2_combout  = (\U_controller|pre_state2.ST_ADS_RDATA_INIT~q  & ((\U_controller|Selector144~0_combout ) # ((\U_controller|WideOr67~combout ) # (\U_controller|Selector152~0_combout ))))

	.dataa(\U_controller|Selector144~0_combout ),
	.datab(\U_controller|WideOr67~combout ),
	.datac(\U_controller|Selector152~0_combout ),
	.datad(\U_controller|pre_state2.ST_ADS_RDATA_INIT~q ),
	.cin(gnd),
	.combout(\U_controller|Selector152~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector152~2 .lut_mask = 16'hFE00;
defparam \U_controller|Selector152~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N16
cycloneive_lcell_comb \U_controller|Selector152~3 (
// Equation(s):
// \U_controller|Selector152~3_combout  = (\U_controller|Selector152~2_combout ) # ((\U_controller|pre_state2.ST_ADS_RDATA_INIT~q  & ((\U_controller|Selector134~0_combout ) # (\U_controller|Selector152~1_combout ))))

	.dataa(\U_controller|pre_state2.ST_ADS_RDATA_INIT~q ),
	.datab(\U_controller|Selector134~0_combout ),
	.datac(\U_controller|Selector152~2_combout ),
	.datad(\U_controller|Selector152~1_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector152~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector152~3 .lut_mask = 16'hFAF8;
defparam \U_controller|Selector152~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N30
cycloneive_lcell_comb \U_controller|Selector152~9 (
// Equation(s):
// \U_controller|Selector152~9_combout  = (\U_controller|Selector152~7_combout ) # ((\U_controller|Selector152~3_combout ) # ((\U_controller|Selector152~8_combout  & \U_controller|Selector153~0_combout )))

	.dataa(\U_controller|Selector152~8_combout ),
	.datab(\U_controller|Selector152~7_combout ),
	.datac(\U_controller|Selector153~0_combout ),
	.datad(\U_controller|Selector152~3_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector152~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector152~9 .lut_mask = 16'hFFEC;
defparam \U_controller|Selector152~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y20_N31
dffeas \U_controller|pre_state2.ST_ADS_RDATA_INIT (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector152~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|pre_state2.ST_ADS_RDATA_INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|pre_state2.ST_ADS_RDATA_INIT .is_wysiwyg = "true";
defparam \U_controller|pre_state2.ST_ADS_RDATA_INIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N20
cycloneive_lcell_comb \U_controller|state~55 (
// Equation(s):
// \U_controller|state~55_combout  = (\U_controller|state.ST_READ_DATA_COME~q  & (\U_controller|pre_state1.ST_GET_SECOND_PARA~q  & \U_controller|pre_state2.ST_ADS_RDATA_INIT~q ))

	.dataa(gnd),
	.datab(\U_controller|state.ST_READ_DATA_COME~q ),
	.datac(\U_controller|pre_state1.ST_GET_SECOND_PARA~q ),
	.datad(\U_controller|pre_state2.ST_ADS_RDATA_INIT~q ),
	.cin(gnd),
	.combout(\U_controller|state~55_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|state~55 .lut_mask = 16'hC000;
defparam \U_controller|state~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y19_N21
dffeas \U_controller|state.ST_ADS_RDATA_INIT (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|state~55_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_ADS_RDATA_INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_ADS_RDATA_INIT .is_wysiwyg = "true";
defparam \U_controller|state.ST_ADS_RDATA_INIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N28
cycloneive_lcell_comb \U_controller|Selector19~0 (
// Equation(s):
// \U_controller|Selector19~0_combout  = (!\U_controller|state.ST_READ_MPR_EN~q  & (!\U_controller|state.ST_ADS_RDATA_INIT~q  & (!\U_controller|state.ST_ADS_RDATAC_SEND_RESULTS~q  & !\U_controller|state.ST_MPR_IRQ~q )))

	.dataa(\U_controller|state.ST_READ_MPR_EN~q ),
	.datab(\U_controller|state.ST_ADS_RDATA_INIT~q ),
	.datac(\U_controller|state.ST_ADS_RDATAC_SEND_RESULTS~q ),
	.datad(\U_controller|state.ST_MPR_IRQ~q ),
	.cin(gnd),
	.combout(\U_controller|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector19~0 .lut_mask = 16'h0001;
defparam \U_controller|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N8
cycloneive_lcell_comb \U_controller|r_mpr_reg_addr~0 (
// Equation(s):
// \U_controller|r_mpr_reg_addr~0_combout  = (\U_controller|state.ST_READ_MPR_INIT~q ) # (\U_controller|state.ST_WRITE_MPR_INIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|state.ST_READ_MPR_INIT~q ),
	.datad(\U_controller|state.ST_WRITE_MPR_INIT~q ),
	.cin(gnd),
	.combout(\U_controller|r_mpr_reg_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_mpr_reg_addr~0 .lut_mask = 16'hFFF0;
defparam \U_controller|r_mpr_reg_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y17_N14
cycloneive_lcell_comb \U_controller|Selector19~1 (
// Equation(s):
// \U_controller|Selector19~1_combout  = (\U_controller|Selector19~0_combout  & (!\U_controller|r_mpr_reg_addr~0_combout  & (!\U_controller|state.ST_READ_MPR_WAIT~q  & !\U_controller|state.ST_WRITE_MPR_WAIT~q )))

	.dataa(\U_controller|Selector19~0_combout ),
	.datab(\U_controller|r_mpr_reg_addr~0_combout ),
	.datac(\U_controller|state.ST_READ_MPR_WAIT~q ),
	.datad(\U_controller|state.ST_WRITE_MPR_WAIT~q ),
	.cin(gnd),
	.combout(\U_controller|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector19~1 .lut_mask = 16'h0002;
defparam \U_controller|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y17_N22
cycloneive_lcell_comb \U_controller|Selector19~2 (
// Equation(s):
// \U_controller|Selector19~2_combout  = (\U_controller|Selector141~0_combout  & (!\U_controller|state.ST_WRITE_MPR_EN~q  & (\U_controller|Selector19~1_combout  & \U_controller|WideOr68~0_combout )))

	.dataa(\U_controller|Selector141~0_combout ),
	.datab(\U_controller|state.ST_WRITE_MPR_EN~q ),
	.datac(\U_controller|Selector19~1_combout ),
	.datad(\U_controller|WideOr68~0_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector19~2 .lut_mask = 16'h2000;
defparam \U_controller|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N16
cycloneive_lcell_comb \U_controller|Selector8~0 (
// Equation(s):
// \U_controller|Selector8~0_combout  = (\U_controller|Selector19~2_combout  & (!\U_controller|state.ST_READ_DATA_COME~q  & ((\Uregs|Mux7~5_combout ) # (!\U_controller|state.ST_CHECK_LSR~q ))))

	.dataa(\Uregs|Mux7~5_combout ),
	.datab(\U_controller|state.ST_CHECK_LSR~q ),
	.datac(\U_controller|Selector19~2_combout ),
	.datad(\U_controller|state.ST_READ_DATA_COME~q ),
	.cin(gnd),
	.combout(\U_controller|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector8~0 .lut_mask = 16'h00B0;
defparam \U_controller|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y17_N9
dffeas \U_controller|uart_addr_o[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|WideOr11~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|Selector8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|uart_addr_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|uart_addr_o[2] .is_wysiwyg = "true";
defparam \U_controller|uart_addr_o[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N8
cycloneive_lcell_comb \Uregs|Mux5~0 (
// Equation(s):
// \Uregs|Mux5~0_combout  = (\U_controller|uart_addr_o [2] & \U_controller|uart_addr_o [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|uart_addr_o [2]),
	.datad(\U_controller|uart_addr_o [0]),
	.cin(gnd),
	.combout(\Uregs|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux5~0 .lut_mask = 16'hF000;
defparam \Uregs|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N26
cycloneive_lcell_comb \Uregs|lsr_mask_condition (
// Equation(s):
// \Uregs|lsr_mask_condition~combout  = (!\Uregs|lcr [7] & (\Uregs|Mux5~0_combout  & (!\U_controller|uart_addr_o [1] & \U_controller|uart_re_o~q )))

	.dataa(\Uregs|lcr [7]),
	.datab(\Uregs|Mux5~0_combout ),
	.datac(\U_controller|uart_addr_o [1]),
	.datad(\U_controller|uart_re_o~q ),
	.cin(gnd),
	.combout(\Uregs|lsr_mask_condition~combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|lsr_mask_condition .lut_mask = 16'h0400;
defparam \Uregs|lsr_mask_condition .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y19_N27
dffeas \Uregs|lsr_mask_d (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|lsr_mask_condition~combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|lsr_mask_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|lsr_mask_d .is_wysiwyg = "true";
defparam \Uregs|lsr_mask_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N24
cycloneive_lcell_comb \Uregs|lsr_mask (
// Equation(s):
// \Uregs|lsr_mask~combout  = (!\Uregs|lsr_mask_d~q  & (\Uregs|Mux5~0_combout  & (!\U_controller|uart_addr_o [1] & \Uregs|fifo_read~0_combout )))

	.dataa(\Uregs|lsr_mask_d~q ),
	.datab(\Uregs|Mux5~0_combout ),
	.datac(\U_controller|uart_addr_o [1]),
	.datad(\Uregs|fifo_read~0_combout ),
	.cin(gnd),
	.combout(\Uregs|lsr_mask~combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|lsr_mask .lut_mask = 16'h0400;
defparam \Uregs|lsr_mask .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N22
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Mux58~0 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Mux58~0_combout  = (\Uregs|receiver|fifo_rx|bottom [0] & (\Uregs|receiver|fifo_rx|bottom [2])) # (!\Uregs|receiver|fifo_rx|bottom [0] & ((\Uregs|receiver|fifo_rx|bottom [2] & ((\Uregs|receiver|fifo_rx|fifo[12][1]~q ))) # 
// (!\Uregs|receiver|fifo_rx|bottom [2] & (\Uregs|receiver|fifo_rx|fifo[8][1]~q ))))

	.dataa(\Uregs|receiver|fifo_rx|bottom [0]),
	.datab(\Uregs|receiver|fifo_rx|bottom [2]),
	.datac(\Uregs|receiver|fifo_rx|fifo[8][1]~q ),
	.datad(\Uregs|receiver|fifo_rx|fifo[12][1]~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Mux58~0 .lut_mask = 16'hDC98;
defparam \Uregs|receiver|fifo_rx|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N16
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Mux58~1 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Mux58~1_combout  = (\Uregs|receiver|fifo_rx|bottom [0] & ((\Uregs|receiver|fifo_rx|Mux58~0_combout  & (\Uregs|receiver|fifo_rx|fifo[13][1]~q )) # (!\Uregs|receiver|fifo_rx|Mux58~0_combout  & ((\Uregs|receiver|fifo_rx|fifo[9][1]~q 
// ))))) # (!\Uregs|receiver|fifo_rx|bottom [0] & (((\Uregs|receiver|fifo_rx|Mux58~0_combout ))))

	.dataa(\Uregs|receiver|fifo_rx|bottom [0]),
	.datab(\Uregs|receiver|fifo_rx|fifo[13][1]~q ),
	.datac(\Uregs|receiver|fifo_rx|fifo[9][1]~q ),
	.datad(\Uregs|receiver|fifo_rx|Mux58~0_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Mux58~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Mux58~1 .lut_mask = 16'hDDA0;
defparam \Uregs|receiver|fifo_rx|Mux58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N30
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Mux58~4 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Mux58~4_combout  = (\Uregs|receiver|fifo_rx|bottom [2] & ((\Uregs|receiver|fifo_rx|bottom [0]) # ((\Uregs|receiver|fifo_rx|fifo[4][1]~q )))) # (!\Uregs|receiver|fifo_rx|bottom [2] & (!\Uregs|receiver|fifo_rx|bottom [0] & 
// (\Uregs|receiver|fifo_rx|fifo[0][1]~q )))

	.dataa(\Uregs|receiver|fifo_rx|bottom [2]),
	.datab(\Uregs|receiver|fifo_rx|bottom [0]),
	.datac(\Uregs|receiver|fifo_rx|fifo[0][1]~q ),
	.datad(\Uregs|receiver|fifo_rx|fifo[4][1]~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Mux58~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Mux58~4 .lut_mask = 16'hBA98;
defparam \Uregs|receiver|fifo_rx|Mux58~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N22
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Mux58~5 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Mux58~5_combout  = (\Uregs|receiver|fifo_rx|Mux58~4_combout  & (((\Uregs|receiver|fifo_rx|fifo[5][1]~q )) # (!\Uregs|receiver|fifo_rx|bottom [0]))) # (!\Uregs|receiver|fifo_rx|Mux58~4_combout  & (\Uregs|receiver|fifo_rx|bottom [0] 
// & ((\Uregs|receiver|fifo_rx|fifo[1][1]~q ))))

	.dataa(\Uregs|receiver|fifo_rx|Mux58~4_combout ),
	.datab(\Uregs|receiver|fifo_rx|bottom [0]),
	.datac(\Uregs|receiver|fifo_rx|fifo[5][1]~q ),
	.datad(\Uregs|receiver|fifo_rx|fifo[1][1]~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Mux58~5_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Mux58~5 .lut_mask = 16'hE6A2;
defparam \Uregs|receiver|fifo_rx|Mux58~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N28
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Mux58~2 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Mux58~2_combout  = (\Uregs|receiver|fifo_rx|bottom [0] & (\Uregs|receiver|fifo_rx|bottom [2])) # (!\Uregs|receiver|fifo_rx|bottom [0] & ((\Uregs|receiver|fifo_rx|bottom [2] & ((\Uregs|receiver|fifo_rx|fifo[6][1]~q ))) # 
// (!\Uregs|receiver|fifo_rx|bottom [2] & (\Uregs|receiver|fifo_rx|fifo[2][1]~q ))))

	.dataa(\Uregs|receiver|fifo_rx|bottom [0]),
	.datab(\Uregs|receiver|fifo_rx|bottom [2]),
	.datac(\Uregs|receiver|fifo_rx|fifo[2][1]~q ),
	.datad(\Uregs|receiver|fifo_rx|fifo[6][1]~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Mux58~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Mux58~2 .lut_mask = 16'hDC98;
defparam \Uregs|receiver|fifo_rx|Mux58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N14
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Mux58~3 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Mux58~3_combout  = (\Uregs|receiver|fifo_rx|bottom [0] & ((\Uregs|receiver|fifo_rx|Mux58~2_combout  & (\Uregs|receiver|fifo_rx|fifo[7][1]~q )) # (!\Uregs|receiver|fifo_rx|Mux58~2_combout  & ((\Uregs|receiver|fifo_rx|fifo[3][1]~q 
// ))))) # (!\Uregs|receiver|fifo_rx|bottom [0] & (\Uregs|receiver|fifo_rx|Mux58~2_combout ))

	.dataa(\Uregs|receiver|fifo_rx|bottom [0]),
	.datab(\Uregs|receiver|fifo_rx|Mux58~2_combout ),
	.datac(\Uregs|receiver|fifo_rx|fifo[7][1]~q ),
	.datad(\Uregs|receiver|fifo_rx|fifo[3][1]~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Mux58~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Mux58~3 .lut_mask = 16'hE6C4;
defparam \Uregs|receiver|fifo_rx|Mux58~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N30
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Mux58~6 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Mux58~6_combout  = (\Uregs|receiver|fifo_rx|bottom [1] & (((\Uregs|receiver|fifo_rx|bottom [3]) # (\Uregs|receiver|fifo_rx|Mux58~3_combout )))) # (!\Uregs|receiver|fifo_rx|bottom [1] & (\Uregs|receiver|fifo_rx|Mux58~5_combout  & 
// (!\Uregs|receiver|fifo_rx|bottom [3])))

	.dataa(\Uregs|receiver|fifo_rx|bottom [1]),
	.datab(\Uregs|receiver|fifo_rx|Mux58~5_combout ),
	.datac(\Uregs|receiver|fifo_rx|bottom [3]),
	.datad(\Uregs|receiver|fifo_rx|Mux58~3_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Mux58~6_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Mux58~6 .lut_mask = 16'hAEA4;
defparam \Uregs|receiver|fifo_rx|Mux58~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N16
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Mux58~7 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Mux58~7_combout  = (\Uregs|receiver|fifo_rx|bottom [2] & (\Uregs|receiver|fifo_rx|bottom [0])) # (!\Uregs|receiver|fifo_rx|bottom [2] & ((\Uregs|receiver|fifo_rx|bottom [0] & ((\Uregs|receiver|fifo_rx|fifo[11][1]~q ))) # 
// (!\Uregs|receiver|fifo_rx|bottom [0] & (\Uregs|receiver|fifo_rx|fifo[10][1]~q ))))

	.dataa(\Uregs|receiver|fifo_rx|bottom [2]),
	.datab(\Uregs|receiver|fifo_rx|bottom [0]),
	.datac(\Uregs|receiver|fifo_rx|fifo[10][1]~q ),
	.datad(\Uregs|receiver|fifo_rx|fifo[11][1]~q ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Mux58~7_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Mux58~7 .lut_mask = 16'hDC98;
defparam \Uregs|receiver|fifo_rx|Mux58~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N10
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Mux58~8 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Mux58~8_combout  = (\Uregs|receiver|fifo_rx|bottom [2] & ((\Uregs|receiver|fifo_rx|Mux58~7_combout  & (\Uregs|receiver|fifo_rx|fifo[15][1]~q )) # (!\Uregs|receiver|fifo_rx|Mux58~7_combout  & ((\Uregs|receiver|fifo_rx|fifo[14][1]~q 
// ))))) # (!\Uregs|receiver|fifo_rx|bottom [2] & (((\Uregs|receiver|fifo_rx|Mux58~7_combout ))))

	.dataa(\Uregs|receiver|fifo_rx|bottom [2]),
	.datab(\Uregs|receiver|fifo_rx|fifo[15][1]~q ),
	.datac(\Uregs|receiver|fifo_rx|fifo[14][1]~q ),
	.datad(\Uregs|receiver|fifo_rx|Mux58~7_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Mux58~8_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Mux58~8 .lut_mask = 16'hDDA0;
defparam \Uregs|receiver|fifo_rx|Mux58~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N28
cycloneive_lcell_comb \Uregs|receiver|fifo_rx|Mux58~9 (
// Equation(s):
// \Uregs|receiver|fifo_rx|Mux58~9_combout  = (\Uregs|receiver|fifo_rx|bottom [3] & ((\Uregs|receiver|fifo_rx|Mux58~6_combout  & ((\Uregs|receiver|fifo_rx|Mux58~8_combout ))) # (!\Uregs|receiver|fifo_rx|Mux58~6_combout  & 
// (\Uregs|receiver|fifo_rx|Mux58~1_combout )))) # (!\Uregs|receiver|fifo_rx|bottom [3] & (((\Uregs|receiver|fifo_rx|Mux58~6_combout ))))

	.dataa(\Uregs|receiver|fifo_rx|Mux58~1_combout ),
	.datab(\Uregs|receiver|fifo_rx|bottom [3]),
	.datac(\Uregs|receiver|fifo_rx|Mux58~6_combout ),
	.datad(\Uregs|receiver|fifo_rx|Mux58~8_combout ),
	.cin(gnd),
	.combout(\Uregs|receiver|fifo_rx|Mux58~9_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|Mux58~9 .lut_mask = 16'hF838;
defparam \Uregs|receiver|fifo_rx|Mux58~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N29
dffeas \Uregs|lsr2_d (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|receiver|fifo_rx|Mux58~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|lsr2_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|lsr2_d .is_wysiwyg = "true";
defparam \Uregs|lsr2_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N18
cycloneive_lcell_comb \Uregs|lsr2r~0 (
// Equation(s):
// \Uregs|lsr2r~0_combout  = (!\Uregs|lsr_mask~combout  & ((\Uregs|lsr2r~q ) # ((\Uregs|receiver|fifo_rx|Mux58~9_combout  & !\Uregs|lsr2_d~q ))))

	.dataa(\Uregs|lsr_mask~combout ),
	.datab(\Uregs|receiver|fifo_rx|Mux58~9_combout ),
	.datac(\Uregs|lsr2r~q ),
	.datad(\Uregs|lsr2_d~q ),
	.cin(gnd),
	.combout(\Uregs|lsr2r~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|lsr2r~0 .lut_mask = 16'h5054;
defparam \Uregs|lsr2r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N19
dffeas \Uregs|lsr2r (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|lsr2r~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|lsr2r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|lsr2r .is_wysiwyg = "true";
defparam \Uregs|lsr2r .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y19_N15
dffeas \Uregs|scratch[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [2]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|scratch [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|scratch[2] .is_wysiwyg = "true";
defparam \Uregs|scratch[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N2
cycloneive_lcell_comb \Uregs|Mux5~8 (
// Equation(s):
// \Uregs|Mux5~8_combout  = (\Uregs|Mux5~6_combout  & (\Uregs|Mux5~7_combout )) # (!\Uregs|Mux5~6_combout  & ((\Uregs|Mux5~7_combout  & ((\Uregs|dl [10]))) # (!\Uregs|Mux5~7_combout  & (\Uregs|ier [2]))))

	.dataa(\Uregs|Mux5~6_combout ),
	.datab(\Uregs|Mux5~7_combout ),
	.datac(\Uregs|ier [2]),
	.datad(\Uregs|dl [10]),
	.cin(gnd),
	.combout(\Uregs|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux5~8 .lut_mask = 16'hDC98;
defparam \Uregs|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y17_N19
dffeas \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[11] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|rf_data_in [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N18
cycloneive_lcell_comb \Uregs|Mux5~4 (
// Equation(s):
// \Uregs|Mux5~4_combout  = (\Uregs|Mux5~2_combout  & ((\Uregs|dl [2]) # ((\Uregs|Mux5~1_combout )))) # (!\Uregs|Mux5~2_combout  & (((\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [11] & !\Uregs|Mux5~1_combout ))))

	.dataa(\Uregs|dl [2]),
	.datab(\Uregs|Mux5~2_combout ),
	.datac(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [11]),
	.datad(\Uregs|Mux5~1_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux5~4 .lut_mask = 16'hCCB8;
defparam \Uregs|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y17_N1
dffeas \Uregs|receiver|fifo_rx|rfifo|ram~3 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|rf_data_in [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|rfifo|ram~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|rfifo|ram~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram~3 .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|rfifo|ram~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N0
cycloneive_lcell_comb \Uregs|Mux5~5 (
// Equation(s):
// \Uregs|Mux5~5_combout  = (\Uregs|Mux5~4_combout  & ((\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a2 ) # ((!\Uregs|Mux5~1_combout )))) # (!\Uregs|Mux5~4_combout  & (((\Uregs|receiver|fifo_rx|rfifo|ram~3_q  & \Uregs|Mux5~1_combout ))))

	.dataa(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\Uregs|Mux5~4_combout ),
	.datac(\Uregs|receiver|fifo_rx|rfifo|ram~3_q ),
	.datad(\Uregs|Mux5~1_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux5~5 .lut_mask = 16'hB8CC;
defparam \Uregs|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N20
cycloneive_lcell_comb \Uregs|Mux5~9 (
// Equation(s):
// \Uregs|Mux5~9_combout  = (\Uregs|Mux5~6_combout  & ((\Uregs|Mux5~8_combout  & (\Uregs|lcr [2])) # (!\Uregs|Mux5~8_combout  & ((\Uregs|Mux5~5_combout ))))) # (!\Uregs|Mux5~6_combout  & (\Uregs|Mux5~8_combout ))

	.dataa(\Uregs|Mux5~6_combout ),
	.datab(\Uregs|Mux5~8_combout ),
	.datac(\Uregs|lcr [2]),
	.datad(\Uregs|Mux5~5_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux5~9 .lut_mask = 16'hE6C4;
defparam \Uregs|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N0
cycloneive_lcell_comb \Uregs|Mux5~10 (
// Equation(s):
// \Uregs|Mux5~10_combout  = (\Uregs|Mux5~3_combout  & ((\Uregs|Mux5~0_combout ) # ((\Uregs|Mux4~0_combout )))) # (!\Uregs|Mux5~3_combout  & (!\Uregs|Mux5~0_combout  & (\Uregs|Mux5~9_combout )))

	.dataa(\Uregs|Mux5~3_combout ),
	.datab(\Uregs|Mux5~0_combout ),
	.datac(\Uregs|Mux5~9_combout ),
	.datad(\Uregs|Mux4~0_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux5~10 .lut_mask = 16'hBA98;
defparam \Uregs|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N14
cycloneive_lcell_comb \Uregs|Mux5~11 (
// Equation(s):
// \Uregs|Mux5~11_combout  = (\Uregs|Mux5~0_combout  & ((\Uregs|Mux5~10_combout  & ((\Uregs|scratch [2]))) # (!\Uregs|Mux5~10_combout  & (\Uregs|lsr2r~q )))) # (!\Uregs|Mux5~0_combout  & (((\Uregs|Mux5~10_combout ))))

	.dataa(\Uregs|lsr2r~q ),
	.datab(\Uregs|Mux5~0_combout ),
	.datac(\Uregs|scratch [2]),
	.datad(\Uregs|Mux5~10_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux5~11 .lut_mask = 16'hF388;
defparam \Uregs|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N30
cycloneive_lcell_comb \Uregs|Mux5~12 (
// Equation(s):
// \Uregs|Mux5~12_combout  = (\Uregs|Equal3~0_combout  & ((\U_controller|uart_addr_o [2] & (\Uregs|Mux5~11_combout )) # (!\U_controller|uart_addr_o [2] & ((\Uregs|iir [2]))))) # (!\Uregs|Equal3~0_combout  & (\Uregs|Mux5~11_combout ))

	.dataa(\Uregs|Mux5~11_combout ),
	.datab(\Uregs|Equal3~0_combout ),
	.datac(\U_controller|uart_addr_o [2]),
	.datad(\Uregs|iir [2]),
	.cin(gnd),
	.combout(\Uregs|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux5~12 .lut_mask = 16'hAEA2;
defparam \Uregs|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N20
cycloneive_lcell_comb \U_controller|Selector154~2 (
// Equation(s):
// \U_controller|Selector154~2_combout  = (!\Uregs|Mux7~5_combout  & ((\Uregs|Mux5~12_combout ) # ((!\U_controller|pre_state2~33_combout ) # (!\Uregs|Mux3~9_combout ))))

	.dataa(\Uregs|Mux5~12_combout ),
	.datab(\Uregs|Mux3~9_combout ),
	.datac(\Uregs|Mux7~5_combout ),
	.datad(\U_controller|pre_state2~33_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector154~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector154~2 .lut_mask = 16'h0B0F;
defparam \U_controller|Selector154~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N10
cycloneive_lcell_comb \U_controller|Selector149~0 (
// Equation(s):
// \U_controller|Selector149~0_combout  = (\U_controller|pre_state1.ST_IDLE~q ) # ((\Uregs|Mux6~4_combout  & (\U_controller|Selector154~2_combout )) # (!\Uregs|Mux6~4_combout  & ((!\U_controller|pre_state2~34_combout ))))

	.dataa(\U_controller|pre_state1.ST_IDLE~q ),
	.datab(\U_controller|Selector154~2_combout ),
	.datac(\U_controller|pre_state2~34_combout ),
	.datad(\Uregs|Mux6~4_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector149~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector149~0 .lut_mask = 16'hEEAF;
defparam \U_controller|Selector149~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N0
cycloneive_lcell_comb \U_controller|Selector154~3 (
// Equation(s):
// \U_controller|Selector154~3_combout  = ((\U_controller|state.ST_READ_DATA_COME~q  & \U_controller|Selector149~0_combout )) # (!\U_controller|Selector155~0_combout )

	.dataa(\U_controller|state.ST_READ_DATA_COME~q ),
	.datab(gnd),
	.datac(\U_controller|Selector149~0_combout ),
	.datad(\U_controller|Selector155~0_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector154~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector154~3 .lut_mask = 16'hA0FF;
defparam \U_controller|Selector154~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N20
cycloneive_lcell_comb \U_controller|Selector154~4 (
// Equation(s):
// \U_controller|Selector154~4_combout  = (\Uregs|Mux3~9_combout  & ((\U_controller|pre_state2~32_combout ))) # (!\Uregs|Mux3~9_combout  & (\U_controller|pre_state2~35_combout ))

	.dataa(\U_controller|pre_state2~35_combout ),
	.datab(\Uregs|Mux3~9_combout ),
	.datac(\U_controller|pre_state2~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector154~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector154~4 .lut_mask = 16'hE2E2;
defparam \U_controller|Selector154~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N2
cycloneive_lcell_comb \U_controller|Selector154~5 (
// Equation(s):
// \U_controller|Selector154~5_combout  = (\U_controller|Selector154~4_combout  & ((\U_controller|pre_state2.ST_ADS_WREG_INIT~q  & (\Uregs|Mux3~9_combout  $ (\Uregs|Mux2~9_combout ))) # (!\U_controller|pre_state2.ST_ADS_WREG_INIT~q  & (\Uregs|Mux3~9_combout  
// & \Uregs|Mux2~9_combout ))))

	.dataa(\U_controller|pre_state2.ST_ADS_WREG_INIT~q ),
	.datab(\Uregs|Mux3~9_combout ),
	.datac(\Uregs|Mux2~9_combout ),
	.datad(\U_controller|Selector154~4_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector154~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector154~5 .lut_mask = 16'h6800;
defparam \U_controller|Selector154~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N12
cycloneive_lcell_comb \U_controller|Selector154~6 (
// Equation(s):
// \U_controller|Selector154~6_combout  = (\U_controller|pre_state2.ST_ADS_WREG_INIT~q  & ((\U_controller|Selector154~3_combout ) # ((!\U_controller|Selector154~5_combout  & \U_controller|Selector154~7_combout )))) # 
// (!\U_controller|pre_state2.ST_ADS_WREG_INIT~q  & (((\U_controller|Selector154~5_combout  & \U_controller|Selector154~7_combout ))))

	.dataa(\U_controller|Selector154~3_combout ),
	.datab(\U_controller|Selector154~5_combout ),
	.datac(\U_controller|pre_state2.ST_ADS_WREG_INIT~q ),
	.datad(\U_controller|Selector154~7_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector154~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector154~6 .lut_mask = 16'hBCA0;
defparam \U_controller|Selector154~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y19_N13
dffeas \U_controller|pre_state2.ST_ADS_WREG_INIT (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector154~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|pre_state2.ST_ADS_WREG_INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|pre_state2.ST_ADS_WREG_INIT .is_wysiwyg = "true";
defparam \U_controller|pre_state2.ST_ADS_WREG_INIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y19_N6
cycloneive_lcell_comb \U_controller|Selector139~0 (
// Equation(s):
// \U_controller|Selector139~0_combout  = (\U_controller|pre_state2.ST_ADS_WREG_INIT~q  & ((\U_controller|Selector145~0_combout ) # ((\U_controller|state.ST_ADS_WREG_INIT~q  & \U_ads1292|r_ads_busy~q )))) # (!\U_controller|pre_state2.ST_ADS_WREG_INIT~q  & 
// (((\U_controller|state.ST_ADS_WREG_INIT~q  & \U_ads1292|r_ads_busy~q ))))

	.dataa(\U_controller|pre_state2.ST_ADS_WREG_INIT~q ),
	.datab(\U_controller|Selector145~0_combout ),
	.datac(\U_controller|state.ST_ADS_WREG_INIT~q ),
	.datad(\U_ads1292|r_ads_busy~q ),
	.cin(gnd),
	.combout(\U_controller|Selector139~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector139~0 .lut_mask = 16'hF888;
defparam \U_controller|Selector139~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y19_N7
dffeas \U_controller|state.ST_ADS_WREG_INIT (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector139~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_ADS_WREG_INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_ADS_WREG_INIT .is_wysiwyg = "true";
defparam \U_controller|state.ST_ADS_WREG_INIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y19_N26
cycloneive_lcell_comb \U_controller|state.ST_ADS_WREG_WAIT~feeder (
// Equation(s):
// \U_controller|state.ST_ADS_WREG_WAIT~feeder_combout  = \U_controller|state.ST_ADS_WREG_INIT~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|state.ST_ADS_WREG_INIT~q ),
	.cin(gnd),
	.combout(\U_controller|state.ST_ADS_WREG_WAIT~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|state.ST_ADS_WREG_WAIT~feeder .lut_mask = 16'hFF00;
defparam \U_controller|state.ST_ADS_WREG_WAIT~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y19_N27
dffeas \U_controller|state.ST_ADS_WREG_WAIT (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|state.ST_ADS_WREG_WAIT~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U_ads1292|r_ads_busy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_ADS_WREG_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_ADS_WREG_WAIT .is_wysiwyg = "true";
defparam \U_controller|state.ST_ADS_WREG_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y19_N16
cycloneive_lcell_comb \U_controller|state.ST_ADS_RDATAC_WAIT~feeder (
// Equation(s):
// \U_controller|state.ST_ADS_RDATAC_WAIT~feeder_combout  = \U_controller|state.ST_ADS_RDATAC_INIT~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|state.ST_ADS_RDATAC_INIT~q ),
	.cin(gnd),
	.combout(\U_controller|state.ST_ADS_RDATAC_WAIT~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|state.ST_ADS_RDATAC_WAIT~feeder .lut_mask = 16'hFF00;
defparam \U_controller|state.ST_ADS_RDATAC_WAIT~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y19_N17
dffeas \U_controller|state.ST_ADS_RDATAC_WAIT (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|state.ST_ADS_RDATAC_WAIT~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U_ads1292|r_ads_busy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_ADS_RDATAC_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_ADS_RDATAC_WAIT .is_wysiwyg = "true";
defparam \U_controller|state.ST_ADS_RDATAC_WAIT .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y19_N29
dffeas \U_controller|state.ST_ADS_RREG_WAIT (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|state.ST_ADS_RREG_INIT~q ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\U_ads1292|r_ads_busy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_ADS_RREG_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_ADS_RREG_WAIT .is_wysiwyg = "true";
defparam \U_controller|state.ST_ADS_RREG_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y19_N18
cycloneive_lcell_comb \U_controller|Selector136~0 (
// Equation(s):
// \U_controller|Selector136~0_combout  = (\U_controller|state.ST_ADS_SYSCMD_INIT~q ) # ((\U_controller|state.ST_ADS_SYSCMD_WAIT~q  & \U_ads1292|r_ads_busy~q ))

	.dataa(gnd),
	.datab(\U_controller|state.ST_ADS_SYSCMD_INIT~q ),
	.datac(\U_controller|state.ST_ADS_SYSCMD_WAIT~q ),
	.datad(\U_ads1292|r_ads_busy~q ),
	.cin(gnd),
	.combout(\U_controller|Selector136~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector136~0 .lut_mask = 16'hFCCC;
defparam \U_controller|Selector136~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y19_N19
dffeas \U_controller|state.ST_ADS_SYSCMD_WAIT (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector136~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_ADS_SYSCMD_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_ADS_SYSCMD_WAIT .is_wysiwyg = "true";
defparam \U_controller|state.ST_ADS_SYSCMD_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y19_N28
cycloneive_lcell_comb \U_controller|Selector141~0 (
// Equation(s):
// \U_controller|Selector141~0_combout  = (!\U_controller|state.ST_ADS_WREG_WAIT~q  & (!\U_controller|state.ST_ADS_RDATAC_WAIT~q  & (!\U_controller|state.ST_ADS_RREG_WAIT~q  & !\U_controller|state.ST_ADS_SYSCMD_WAIT~q )))

	.dataa(\U_controller|state.ST_ADS_WREG_WAIT~q ),
	.datab(\U_controller|state.ST_ADS_RDATAC_WAIT~q ),
	.datac(\U_controller|state.ST_ADS_RREG_WAIT~q ),
	.datad(\U_controller|state.ST_ADS_SYSCMD_WAIT~q ),
	.cin(gnd),
	.combout(\U_controller|Selector141~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector141~0 .lut_mask = 16'h0001;
defparam \U_controller|Selector141~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N4
cycloneive_lcell_comb \U_controller|Selector141~2 (
// Equation(s):
// \U_controller|Selector141~2_combout  = (!\Uregs|Mux7~5_combout  & (\U_controller|r_MPR_irq~q  & (\U_controller|Selector141~1_combout  & \U_controller|state.ST_CHECK_LSR~q )))

	.dataa(\Uregs|Mux7~5_combout ),
	.datab(\U_controller|r_MPR_irq~q ),
	.datac(\U_controller|Selector141~1_combout ),
	.datad(\U_controller|state.ST_CHECK_LSR~q ),
	.cin(gnd),
	.combout(\U_controller|Selector141~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector141~2 .lut_mask = 16'h4000;
defparam \U_controller|Selector141~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y19_N8
cycloneive_lcell_comb \U_controller|Selector141~3 (
// Equation(s):
// \U_controller|Selector141~3_combout  = (\U_controller|Selector141~2_combout ) # ((!\U_controller|Selector141~0_combout  & !\U_ads1292|r_ads_busy~q ))

	.dataa(gnd),
	.datab(\U_controller|Selector141~0_combout ),
	.datac(\U_controller|Selector141~2_combout ),
	.datad(\U_ads1292|r_ads_busy~q ),
	.cin(gnd),
	.combout(\U_controller|Selector141~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector141~3 .lut_mask = 16'hF0F3;
defparam \U_controller|Selector141~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y19_N9
dffeas \U_controller|state.ST_ADS_SENDPC (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector141~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_ADS_SENDPC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_ADS_SENDPC .is_wysiwyg = "true";
defparam \U_controller|state.ST_ADS_SENDPC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N6
cycloneive_lcell_comb \U_controller|WideOr10~0 (
// Equation(s):
// \U_controller|WideOr10~0_combout  = (!\U_controller|state.ST_SEND_TEST_CHAR~q  & (\U_controller|state.ST_IDLE~q  & (!\U_controller|state.ST_MPR_SENDPC~q  & !\U_controller|state.ST_ADS_SENDPC~q )))

	.dataa(\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.datab(\U_controller|state.ST_IDLE~q ),
	.datac(\U_controller|state.ST_MPR_SENDPC~q ),
	.datad(\U_controller|state.ST_ADS_SENDPC~q ),
	.cin(gnd),
	.combout(\U_controller|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|WideOr10~0 .lut_mask = 16'h0004;
defparam \U_controller|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N8
cycloneive_lcell_comb \U_controller|WideOr10~1 (
// Equation(s):
// \U_controller|WideOr10~1_combout  = (\U_controller|state.ST_MPR_SENDPC_3~q ) # ((\U_controller|state.ST_MPR_SENDPC_2~q ) # ((\U_controller|state.ST_ADS_SENDPC_2~q ) # (!\U_controller|WideOr10~0_combout )))

	.dataa(\U_controller|state.ST_MPR_SENDPC_3~q ),
	.datab(\U_controller|state.ST_MPR_SENDPC_2~q ),
	.datac(\U_controller|state.ST_ADS_SENDPC_2~q ),
	.datad(\U_controller|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\U_controller|WideOr10~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|WideOr10~1 .lut_mask = 16'hFEFF;
defparam \U_controller|WideOr10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N16
cycloneive_lcell_comb \U_controller|r_counter2[9]~57 (
// Equation(s):
// \U_controller|r_counter2[9]~57_combout  = (\U_controller|r_counter2[9]~32_combout  & (!\U_controller|WideOr10~1_combout  & (\U_controller|WideOr33~0_combout ))) # (!\U_controller|r_counter2[9]~32_combout  & (((\U_controller|LessThan2~9_combout ))))

	.dataa(\U_controller|r_counter2[9]~32_combout ),
	.datab(\U_controller|WideOr10~1_combout ),
	.datac(\U_controller|WideOr33~0_combout ),
	.datad(\U_controller|LessThan2~9_combout ),
	.cin(gnd),
	.combout(\U_controller|r_counter2[9]~57_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_counter2[9]~57 .lut_mask = 16'h7520;
defparam \U_controller|r_counter2[9]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N6
cycloneive_lcell_comb \U_controller|r_counter2[9]~55 (
// Equation(s):
// \U_controller|r_counter2[9]~55_combout  = (!\U_controller|WideNor0~0_combout  & ((!\U_controller|LessThan1~9_combout ) # (!\U_controller|state.ST_SEND_TEST_CHAR~q )))

	.dataa(\U_controller|WideNor0~0_combout ),
	.datab(gnd),
	.datac(\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.datad(\U_controller|LessThan1~9_combout ),
	.cin(gnd),
	.combout(\U_controller|r_counter2[9]~55_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_counter2[9]~55 .lut_mask = 16'h0555;
defparam \U_controller|r_counter2[9]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N26
cycloneive_lcell_comb \U_controller|r_counter2[9]~56 (
// Equation(s):
// \U_controller|r_counter2[9]~56_combout  = ((\U_controller|LessThan2~9_combout  & ((\U_controller|state.ST_MPR_SENDPC_WAIT~q ) # (\U_controller|state.ST_MPR_SENDPC_WAIT_2~q )))) # (!\U_controller|r_counter2[9]~55_combout )

	.dataa(\U_controller|r_counter2[9]~55_combout ),
	.datab(\U_controller|state.ST_MPR_SENDPC_WAIT~q ),
	.datac(\U_controller|state.ST_MPR_SENDPC_WAIT_2~q ),
	.datad(\U_controller|LessThan2~9_combout ),
	.cin(gnd),
	.combout(\U_controller|r_counter2[9]~56_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_counter2[9]~56 .lut_mask = 16'hFD55;
defparam \U_controller|r_counter2[9]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N6
cycloneive_lcell_comb \U_controller|r_counter2[9]~58 (
// Equation(s):
// \U_controller|r_counter2[9]~58_combout  = (!\U_controller|r_counter2[9]~57_combout  & (!\U_controller|r_counter2[9]~56_combout  & ((\U_controller|LessThan3~2_combout ) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ))))

	.dataa(\U_controller|LessThan3~2_combout ),
	.datab(\U_controller|r_counter2[9]~57_combout ),
	.datac(\U_controller|r_counter2[9]~56_combout ),
	.datad(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.cin(gnd),
	.combout(\U_controller|r_counter2[9]~58_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_counter2[9]~58 .lut_mask = 16'h0203;
defparam \U_controller|r_counter2[9]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y16_N1
dffeas \U_controller|r_counter2[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter2[0]~33_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|WideOr10~1_combout ),
	.sload(gnd),
	.ena(\U_controller|r_counter2[9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter2[0] .is_wysiwyg = "true";
defparam \U_controller|r_counter2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N2
cycloneive_lcell_comb \U_controller|r_counter2[1]~35 (
// Equation(s):
// \U_controller|r_counter2[1]~35_combout  = (\U_controller|r_counter2 [1] & (!\U_controller|r_counter2[0]~34 )) # (!\U_controller|r_counter2 [1] & ((\U_controller|r_counter2[0]~34 ) # (GND)))
// \U_controller|r_counter2[1]~36  = CARRY((!\U_controller|r_counter2[0]~34 ) # (!\U_controller|r_counter2 [1]))

	.dataa(gnd),
	.datab(\U_controller|r_counter2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter2[0]~34 ),
	.combout(\U_controller|r_counter2[1]~35_combout ),
	.cout(\U_controller|r_counter2[1]~36 ));
// synopsys translate_off
defparam \U_controller|r_counter2[1]~35 .lut_mask = 16'h3C3F;
defparam \U_controller|r_counter2[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y16_N3
dffeas \U_controller|r_counter2[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter2[1]~35_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|WideOr10~1_combout ),
	.sload(gnd),
	.ena(\U_controller|r_counter2[9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter2[1] .is_wysiwyg = "true";
defparam \U_controller|r_counter2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N4
cycloneive_lcell_comb \U_controller|r_counter2[2]~37 (
// Equation(s):
// \U_controller|r_counter2[2]~37_combout  = (\U_controller|r_counter2 [2] & (\U_controller|r_counter2[1]~36  $ (GND))) # (!\U_controller|r_counter2 [2] & (!\U_controller|r_counter2[1]~36  & VCC))
// \U_controller|r_counter2[2]~38  = CARRY((\U_controller|r_counter2 [2] & !\U_controller|r_counter2[1]~36 ))

	.dataa(gnd),
	.datab(\U_controller|r_counter2 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter2[1]~36 ),
	.combout(\U_controller|r_counter2[2]~37_combout ),
	.cout(\U_controller|r_counter2[2]~38 ));
// synopsys translate_off
defparam \U_controller|r_counter2[2]~37 .lut_mask = 16'hC30C;
defparam \U_controller|r_counter2[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y16_N5
dffeas \U_controller|r_counter2[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter2[2]~37_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|WideOr10~1_combout ),
	.sload(gnd),
	.ena(\U_controller|r_counter2[9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter2[2] .is_wysiwyg = "true";
defparam \U_controller|r_counter2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N6
cycloneive_lcell_comb \U_controller|r_counter2[3]~39 (
// Equation(s):
// \U_controller|r_counter2[3]~39_combout  = (\U_controller|r_counter2 [3] & (!\U_controller|r_counter2[2]~38 )) # (!\U_controller|r_counter2 [3] & ((\U_controller|r_counter2[2]~38 ) # (GND)))
// \U_controller|r_counter2[3]~40  = CARRY((!\U_controller|r_counter2[2]~38 ) # (!\U_controller|r_counter2 [3]))

	.dataa(\U_controller|r_counter2 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter2[2]~38 ),
	.combout(\U_controller|r_counter2[3]~39_combout ),
	.cout(\U_controller|r_counter2[3]~40 ));
// synopsys translate_off
defparam \U_controller|r_counter2[3]~39 .lut_mask = 16'h5A5F;
defparam \U_controller|r_counter2[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y16_N7
dffeas \U_controller|r_counter2[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter2[3]~39_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|WideOr10~1_combout ),
	.sload(gnd),
	.ena(\U_controller|r_counter2[9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter2[3] .is_wysiwyg = "true";
defparam \U_controller|r_counter2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N8
cycloneive_lcell_comb \U_controller|r_counter2[4]~41 (
// Equation(s):
// \U_controller|r_counter2[4]~41_combout  = (\U_controller|r_counter2 [4] & (\U_controller|r_counter2[3]~40  $ (GND))) # (!\U_controller|r_counter2 [4] & (!\U_controller|r_counter2[3]~40  & VCC))
// \U_controller|r_counter2[4]~42  = CARRY((\U_controller|r_counter2 [4] & !\U_controller|r_counter2[3]~40 ))

	.dataa(gnd),
	.datab(\U_controller|r_counter2 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter2[3]~40 ),
	.combout(\U_controller|r_counter2[4]~41_combout ),
	.cout(\U_controller|r_counter2[4]~42 ));
// synopsys translate_off
defparam \U_controller|r_counter2[4]~41 .lut_mask = 16'hC30C;
defparam \U_controller|r_counter2[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y16_N9
dffeas \U_controller|r_counter2[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter2[4]~41_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|WideOr10~1_combout ),
	.sload(gnd),
	.ena(\U_controller|r_counter2[9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter2[4] .is_wysiwyg = "true";
defparam \U_controller|r_counter2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N10
cycloneive_lcell_comb \U_controller|r_counter2[5]~43 (
// Equation(s):
// \U_controller|r_counter2[5]~43_combout  = (\U_controller|r_counter2 [5] & (!\U_controller|r_counter2[4]~42 )) # (!\U_controller|r_counter2 [5] & ((\U_controller|r_counter2[4]~42 ) # (GND)))
// \U_controller|r_counter2[5]~44  = CARRY((!\U_controller|r_counter2[4]~42 ) # (!\U_controller|r_counter2 [5]))

	.dataa(\U_controller|r_counter2 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter2[4]~42 ),
	.combout(\U_controller|r_counter2[5]~43_combout ),
	.cout(\U_controller|r_counter2[5]~44 ));
// synopsys translate_off
defparam \U_controller|r_counter2[5]~43 .lut_mask = 16'h5A5F;
defparam \U_controller|r_counter2[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y16_N11
dffeas \U_controller|r_counter2[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter2[5]~43_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|WideOr10~1_combout ),
	.sload(gnd),
	.ena(\U_controller|r_counter2[9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter2[5] .is_wysiwyg = "true";
defparam \U_controller|r_counter2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N12
cycloneive_lcell_comb \U_controller|r_counter2[6]~45 (
// Equation(s):
// \U_controller|r_counter2[6]~45_combout  = (\U_controller|r_counter2 [6] & (\U_controller|r_counter2[5]~44  $ (GND))) # (!\U_controller|r_counter2 [6] & (!\U_controller|r_counter2[5]~44  & VCC))
// \U_controller|r_counter2[6]~46  = CARRY((\U_controller|r_counter2 [6] & !\U_controller|r_counter2[5]~44 ))

	.dataa(\U_controller|r_counter2 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter2[5]~44 ),
	.combout(\U_controller|r_counter2[6]~45_combout ),
	.cout(\U_controller|r_counter2[6]~46 ));
// synopsys translate_off
defparam \U_controller|r_counter2[6]~45 .lut_mask = 16'hA50A;
defparam \U_controller|r_counter2[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y16_N13
dffeas \U_controller|r_counter2[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter2[6]~45_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|WideOr10~1_combout ),
	.sload(gnd),
	.ena(\U_controller|r_counter2[9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter2[6] .is_wysiwyg = "true";
defparam \U_controller|r_counter2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N14
cycloneive_lcell_comb \U_controller|r_counter2[7]~47 (
// Equation(s):
// \U_controller|r_counter2[7]~47_combout  = (\U_controller|r_counter2 [7] & (!\U_controller|r_counter2[6]~46 )) # (!\U_controller|r_counter2 [7] & ((\U_controller|r_counter2[6]~46 ) # (GND)))
// \U_controller|r_counter2[7]~48  = CARRY((!\U_controller|r_counter2[6]~46 ) # (!\U_controller|r_counter2 [7]))

	.dataa(gnd),
	.datab(\U_controller|r_counter2 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter2[6]~46 ),
	.combout(\U_controller|r_counter2[7]~47_combout ),
	.cout(\U_controller|r_counter2[7]~48 ));
// synopsys translate_off
defparam \U_controller|r_counter2[7]~47 .lut_mask = 16'h3C3F;
defparam \U_controller|r_counter2[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y16_N15
dffeas \U_controller|r_counter2[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter2[7]~47_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|WideOr10~1_combout ),
	.sload(gnd),
	.ena(\U_controller|r_counter2[9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter2[7] .is_wysiwyg = "true";
defparam \U_controller|r_counter2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N16
cycloneive_lcell_comb \U_controller|r_counter2[8]~49 (
// Equation(s):
// \U_controller|r_counter2[8]~49_combout  = (\U_controller|r_counter2 [8] & (\U_controller|r_counter2[7]~48  $ (GND))) # (!\U_controller|r_counter2 [8] & (!\U_controller|r_counter2[7]~48  & VCC))
// \U_controller|r_counter2[8]~50  = CARRY((\U_controller|r_counter2 [8] & !\U_controller|r_counter2[7]~48 ))

	.dataa(gnd),
	.datab(\U_controller|r_counter2 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter2[7]~48 ),
	.combout(\U_controller|r_counter2[8]~49_combout ),
	.cout(\U_controller|r_counter2[8]~50 ));
// synopsys translate_off
defparam \U_controller|r_counter2[8]~49 .lut_mask = 16'hC30C;
defparam \U_controller|r_counter2[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y16_N17
dffeas \U_controller|r_counter2[8] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter2[8]~49_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|WideOr10~1_combout ),
	.sload(gnd),
	.ena(\U_controller|r_counter2[9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter2[8] .is_wysiwyg = "true";
defparam \U_controller|r_counter2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N18
cycloneive_lcell_comb \U_controller|r_counter2[9]~51 (
// Equation(s):
// \U_controller|r_counter2[9]~51_combout  = (\U_controller|r_counter2 [9] & (!\U_controller|r_counter2[8]~50 )) # (!\U_controller|r_counter2 [9] & ((\U_controller|r_counter2[8]~50 ) # (GND)))
// \U_controller|r_counter2[9]~52  = CARRY((!\U_controller|r_counter2[8]~50 ) # (!\U_controller|r_counter2 [9]))

	.dataa(gnd),
	.datab(\U_controller|r_counter2 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter2[8]~50 ),
	.combout(\U_controller|r_counter2[9]~51_combout ),
	.cout(\U_controller|r_counter2[9]~52 ));
// synopsys translate_off
defparam \U_controller|r_counter2[9]~51 .lut_mask = 16'h3C3F;
defparam \U_controller|r_counter2[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y16_N19
dffeas \U_controller|r_counter2[9] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter2[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|WideOr10~1_combout ),
	.sload(gnd),
	.ena(\U_controller|r_counter2[9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter2[9] .is_wysiwyg = "true";
defparam \U_controller|r_counter2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N20
cycloneive_lcell_comb \U_controller|r_counter2[10]~53 (
// Equation(s):
// \U_controller|r_counter2[10]~53_combout  = (\U_controller|r_counter2 [10] & (\U_controller|r_counter2[9]~52  $ (GND))) # (!\U_controller|r_counter2 [10] & (!\U_controller|r_counter2[9]~52  & VCC))
// \U_controller|r_counter2[10]~54  = CARRY((\U_controller|r_counter2 [10] & !\U_controller|r_counter2[9]~52 ))

	.dataa(gnd),
	.datab(\U_controller|r_counter2 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter2[9]~52 ),
	.combout(\U_controller|r_counter2[10]~53_combout ),
	.cout(\U_controller|r_counter2[10]~54 ));
// synopsys translate_off
defparam \U_controller|r_counter2[10]~53 .lut_mask = 16'hC30C;
defparam \U_controller|r_counter2[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y16_N21
dffeas \U_controller|r_counter2[10] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter2[10]~53_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|WideOr10~1_combout ),
	.sload(gnd),
	.ena(\U_controller|r_counter2[9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter2[10] .is_wysiwyg = "true";
defparam \U_controller|r_counter2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N22
cycloneive_lcell_comb \U_controller|r_counter2[11]~59 (
// Equation(s):
// \U_controller|r_counter2[11]~59_combout  = (\U_controller|r_counter2 [11] & (!\U_controller|r_counter2[10]~54 )) # (!\U_controller|r_counter2 [11] & ((\U_controller|r_counter2[10]~54 ) # (GND)))
// \U_controller|r_counter2[11]~60  = CARRY((!\U_controller|r_counter2[10]~54 ) # (!\U_controller|r_counter2 [11]))

	.dataa(\U_controller|r_counter2 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter2[10]~54 ),
	.combout(\U_controller|r_counter2[11]~59_combout ),
	.cout(\U_controller|r_counter2[11]~60 ));
// synopsys translate_off
defparam \U_controller|r_counter2[11]~59 .lut_mask = 16'h5A5F;
defparam \U_controller|r_counter2[11]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y16_N23
dffeas \U_controller|r_counter2[11] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter2[11]~59_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|WideOr10~1_combout ),
	.sload(gnd),
	.ena(\U_controller|r_counter2[9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter2[11] .is_wysiwyg = "true";
defparam \U_controller|r_counter2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N24
cycloneive_lcell_comb \U_controller|r_counter2[12]~61 (
// Equation(s):
// \U_controller|r_counter2[12]~61_combout  = (\U_controller|r_counter2 [12] & (\U_controller|r_counter2[11]~60  $ (GND))) # (!\U_controller|r_counter2 [12] & (!\U_controller|r_counter2[11]~60  & VCC))
// \U_controller|r_counter2[12]~62  = CARRY((\U_controller|r_counter2 [12] & !\U_controller|r_counter2[11]~60 ))

	.dataa(gnd),
	.datab(\U_controller|r_counter2 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter2[11]~60 ),
	.combout(\U_controller|r_counter2[12]~61_combout ),
	.cout(\U_controller|r_counter2[12]~62 ));
// synopsys translate_off
defparam \U_controller|r_counter2[12]~61 .lut_mask = 16'hC30C;
defparam \U_controller|r_counter2[12]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y16_N25
dffeas \U_controller|r_counter2[12] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter2[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|WideOr10~1_combout ),
	.sload(gnd),
	.ena(\U_controller|r_counter2[9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter2[12] .is_wysiwyg = "true";
defparam \U_controller|r_counter2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N26
cycloneive_lcell_comb \U_controller|r_counter2[13]~63 (
// Equation(s):
// \U_controller|r_counter2[13]~63_combout  = (\U_controller|r_counter2 [13] & (!\U_controller|r_counter2[12]~62 )) # (!\U_controller|r_counter2 [13] & ((\U_controller|r_counter2[12]~62 ) # (GND)))
// \U_controller|r_counter2[13]~64  = CARRY((!\U_controller|r_counter2[12]~62 ) # (!\U_controller|r_counter2 [13]))

	.dataa(\U_controller|r_counter2 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter2[12]~62 ),
	.combout(\U_controller|r_counter2[13]~63_combout ),
	.cout(\U_controller|r_counter2[13]~64 ));
// synopsys translate_off
defparam \U_controller|r_counter2[13]~63 .lut_mask = 16'h5A5F;
defparam \U_controller|r_counter2[13]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y16_N27
dffeas \U_controller|r_counter2[13] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter2[13]~63_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|WideOr10~1_combout ),
	.sload(gnd),
	.ena(\U_controller|r_counter2[9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter2[13] .is_wysiwyg = "true";
defparam \U_controller|r_counter2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N28
cycloneive_lcell_comb \U_controller|r_counter2[14]~65 (
// Equation(s):
// \U_controller|r_counter2[14]~65_combout  = (\U_controller|r_counter2 [14] & (\U_controller|r_counter2[13]~64  $ (GND))) # (!\U_controller|r_counter2 [14] & (!\U_controller|r_counter2[13]~64  & VCC))
// \U_controller|r_counter2[14]~66  = CARRY((\U_controller|r_counter2 [14] & !\U_controller|r_counter2[13]~64 ))

	.dataa(gnd),
	.datab(\U_controller|r_counter2 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter2[13]~64 ),
	.combout(\U_controller|r_counter2[14]~65_combout ),
	.cout(\U_controller|r_counter2[14]~66 ));
// synopsys translate_off
defparam \U_controller|r_counter2[14]~65 .lut_mask = 16'hC30C;
defparam \U_controller|r_counter2[14]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y16_N29
dffeas \U_controller|r_counter2[14] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter2[14]~65_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|WideOr10~1_combout ),
	.sload(gnd),
	.ena(\U_controller|r_counter2[9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter2[14] .is_wysiwyg = "true";
defparam \U_controller|r_counter2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N30
cycloneive_lcell_comb \U_controller|r_counter2[15]~67 (
// Equation(s):
// \U_controller|r_counter2[15]~67_combout  = (\U_controller|r_counter2 [15] & (!\U_controller|r_counter2[14]~66 )) # (!\U_controller|r_counter2 [15] & ((\U_controller|r_counter2[14]~66 ) # (GND)))
// \U_controller|r_counter2[15]~68  = CARRY((!\U_controller|r_counter2[14]~66 ) # (!\U_controller|r_counter2 [15]))

	.dataa(\U_controller|r_counter2 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter2[14]~66 ),
	.combout(\U_controller|r_counter2[15]~67_combout ),
	.cout(\U_controller|r_counter2[15]~68 ));
// synopsys translate_off
defparam \U_controller|r_counter2[15]~67 .lut_mask = 16'h5A5F;
defparam \U_controller|r_counter2[15]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y16_N31
dffeas \U_controller|r_counter2[15] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter2[15]~67_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|WideOr10~1_combout ),
	.sload(gnd),
	.ena(\U_controller|r_counter2[9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter2[15] .is_wysiwyg = "true";
defparam \U_controller|r_counter2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N0
cycloneive_lcell_comb \U_controller|r_counter2[16]~69 (
// Equation(s):
// \U_controller|r_counter2[16]~69_combout  = (\U_controller|r_counter2 [16] & (\U_controller|r_counter2[15]~68  $ (GND))) # (!\U_controller|r_counter2 [16] & (!\U_controller|r_counter2[15]~68  & VCC))
// \U_controller|r_counter2[16]~70  = CARRY((\U_controller|r_counter2 [16] & !\U_controller|r_counter2[15]~68 ))

	.dataa(gnd),
	.datab(\U_controller|r_counter2 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter2[15]~68 ),
	.combout(\U_controller|r_counter2[16]~69_combout ),
	.cout(\U_controller|r_counter2[16]~70 ));
// synopsys translate_off
defparam \U_controller|r_counter2[16]~69 .lut_mask = 16'hC30C;
defparam \U_controller|r_counter2[16]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y15_N1
dffeas \U_controller|r_counter2[16] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter2[16]~69_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|WideOr10~1_combout ),
	.sload(gnd),
	.ena(\U_controller|r_counter2[9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter2[16] .is_wysiwyg = "true";
defparam \U_controller|r_counter2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N2
cycloneive_lcell_comb \U_controller|r_counter2[17]~71 (
// Equation(s):
// \U_controller|r_counter2[17]~71_combout  = (\U_controller|r_counter2 [17] & (!\U_controller|r_counter2[16]~70 )) # (!\U_controller|r_counter2 [17] & ((\U_controller|r_counter2[16]~70 ) # (GND)))
// \U_controller|r_counter2[17]~72  = CARRY((!\U_controller|r_counter2[16]~70 ) # (!\U_controller|r_counter2 [17]))

	.dataa(gnd),
	.datab(\U_controller|r_counter2 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter2[16]~70 ),
	.combout(\U_controller|r_counter2[17]~71_combout ),
	.cout(\U_controller|r_counter2[17]~72 ));
// synopsys translate_off
defparam \U_controller|r_counter2[17]~71 .lut_mask = 16'h3C3F;
defparam \U_controller|r_counter2[17]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y15_N3
dffeas \U_controller|r_counter2[17] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter2[17]~71_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|WideOr10~1_combout ),
	.sload(gnd),
	.ena(\U_controller|r_counter2[9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter2[17] .is_wysiwyg = "true";
defparam \U_controller|r_counter2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N4
cycloneive_lcell_comb \U_controller|r_counter2[18]~73 (
// Equation(s):
// \U_controller|r_counter2[18]~73_combout  = (\U_controller|r_counter2 [18] & (\U_controller|r_counter2[17]~72  $ (GND))) # (!\U_controller|r_counter2 [18] & (!\U_controller|r_counter2[17]~72  & VCC))
// \U_controller|r_counter2[18]~74  = CARRY((\U_controller|r_counter2 [18] & !\U_controller|r_counter2[17]~72 ))

	.dataa(gnd),
	.datab(\U_controller|r_counter2 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter2[17]~72 ),
	.combout(\U_controller|r_counter2[18]~73_combout ),
	.cout(\U_controller|r_counter2[18]~74 ));
// synopsys translate_off
defparam \U_controller|r_counter2[18]~73 .lut_mask = 16'hC30C;
defparam \U_controller|r_counter2[18]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y15_N5
dffeas \U_controller|r_counter2[18] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter2[18]~73_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|WideOr10~1_combout ),
	.sload(gnd),
	.ena(\U_controller|r_counter2[9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter2[18] .is_wysiwyg = "true";
defparam \U_controller|r_counter2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N6
cycloneive_lcell_comb \U_controller|r_counter2[19]~75 (
// Equation(s):
// \U_controller|r_counter2[19]~75_combout  = (\U_controller|r_counter2 [19] & (!\U_controller|r_counter2[18]~74 )) # (!\U_controller|r_counter2 [19] & ((\U_controller|r_counter2[18]~74 ) # (GND)))
// \U_controller|r_counter2[19]~76  = CARRY((!\U_controller|r_counter2[18]~74 ) # (!\U_controller|r_counter2 [19]))

	.dataa(\U_controller|r_counter2 [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter2[18]~74 ),
	.combout(\U_controller|r_counter2[19]~75_combout ),
	.cout(\U_controller|r_counter2[19]~76 ));
// synopsys translate_off
defparam \U_controller|r_counter2[19]~75 .lut_mask = 16'h5A5F;
defparam \U_controller|r_counter2[19]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y15_N7
dffeas \U_controller|r_counter2[19] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter2[19]~75_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|WideOr10~1_combout ),
	.sload(gnd),
	.ena(\U_controller|r_counter2[9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter2[19] .is_wysiwyg = "true";
defparam \U_controller|r_counter2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N8
cycloneive_lcell_comb \U_controller|r_counter2[20]~77 (
// Equation(s):
// \U_controller|r_counter2[20]~77_combout  = (\U_controller|r_counter2 [20] & (\U_controller|r_counter2[19]~76  $ (GND))) # (!\U_controller|r_counter2 [20] & (!\U_controller|r_counter2[19]~76  & VCC))
// \U_controller|r_counter2[20]~78  = CARRY((\U_controller|r_counter2 [20] & !\U_controller|r_counter2[19]~76 ))

	.dataa(gnd),
	.datab(\U_controller|r_counter2 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter2[19]~76 ),
	.combout(\U_controller|r_counter2[20]~77_combout ),
	.cout(\U_controller|r_counter2[20]~78 ));
// synopsys translate_off
defparam \U_controller|r_counter2[20]~77 .lut_mask = 16'hC30C;
defparam \U_controller|r_counter2[20]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y15_N9
dffeas \U_controller|r_counter2[20] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter2[20]~77_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|WideOr10~1_combout ),
	.sload(gnd),
	.ena(\U_controller|r_counter2[9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter2[20] .is_wysiwyg = "true";
defparam \U_controller|r_counter2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N10
cycloneive_lcell_comb \U_controller|r_counter2[21]~79 (
// Equation(s):
// \U_controller|r_counter2[21]~79_combout  = (\U_controller|r_counter2 [21] & (!\U_controller|r_counter2[20]~78 )) # (!\U_controller|r_counter2 [21] & ((\U_controller|r_counter2[20]~78 ) # (GND)))
// \U_controller|r_counter2[21]~80  = CARRY((!\U_controller|r_counter2[20]~78 ) # (!\U_controller|r_counter2 [21]))

	.dataa(\U_controller|r_counter2 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter2[20]~78 ),
	.combout(\U_controller|r_counter2[21]~79_combout ),
	.cout(\U_controller|r_counter2[21]~80 ));
// synopsys translate_off
defparam \U_controller|r_counter2[21]~79 .lut_mask = 16'h5A5F;
defparam \U_controller|r_counter2[21]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y15_N11
dffeas \U_controller|r_counter2[21] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter2[21]~79_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|WideOr10~1_combout ),
	.sload(gnd),
	.ena(\U_controller|r_counter2[9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter2[21] .is_wysiwyg = "true";
defparam \U_controller|r_counter2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N12
cycloneive_lcell_comb \U_controller|r_counter2[22]~81 (
// Equation(s):
// \U_controller|r_counter2[22]~81_combout  = (\U_controller|r_counter2 [22] & (\U_controller|r_counter2[21]~80  $ (GND))) # (!\U_controller|r_counter2 [22] & (!\U_controller|r_counter2[21]~80  & VCC))
// \U_controller|r_counter2[22]~82  = CARRY((\U_controller|r_counter2 [22] & !\U_controller|r_counter2[21]~80 ))

	.dataa(\U_controller|r_counter2 [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter2[21]~80 ),
	.combout(\U_controller|r_counter2[22]~81_combout ),
	.cout(\U_controller|r_counter2[22]~82 ));
// synopsys translate_off
defparam \U_controller|r_counter2[22]~81 .lut_mask = 16'hA50A;
defparam \U_controller|r_counter2[22]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y15_N13
dffeas \U_controller|r_counter2[22] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter2[22]~81_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|WideOr10~1_combout ),
	.sload(gnd),
	.ena(\U_controller|r_counter2[9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter2[22] .is_wysiwyg = "true";
defparam \U_controller|r_counter2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N14
cycloneive_lcell_comb \U_controller|r_counter2[23]~83 (
// Equation(s):
// \U_controller|r_counter2[23]~83_combout  = (\U_controller|r_counter2 [23] & (!\U_controller|r_counter2[22]~82 )) # (!\U_controller|r_counter2 [23] & ((\U_controller|r_counter2[22]~82 ) # (GND)))
// \U_controller|r_counter2[23]~84  = CARRY((!\U_controller|r_counter2[22]~82 ) # (!\U_controller|r_counter2 [23]))

	.dataa(gnd),
	.datab(\U_controller|r_counter2 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter2[22]~82 ),
	.combout(\U_controller|r_counter2[23]~83_combout ),
	.cout(\U_controller|r_counter2[23]~84 ));
// synopsys translate_off
defparam \U_controller|r_counter2[23]~83 .lut_mask = 16'h3C3F;
defparam \U_controller|r_counter2[23]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y15_N15
dffeas \U_controller|r_counter2[23] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter2[23]~83_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|WideOr10~1_combout ),
	.sload(gnd),
	.ena(\U_controller|r_counter2[9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter2[23] .is_wysiwyg = "true";
defparam \U_controller|r_counter2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N16
cycloneive_lcell_comb \U_controller|r_counter2[24]~85 (
// Equation(s):
// \U_controller|r_counter2[24]~85_combout  = (\U_controller|r_counter2 [24] & (\U_controller|r_counter2[23]~84  $ (GND))) # (!\U_controller|r_counter2 [24] & (!\U_controller|r_counter2[23]~84  & VCC))
// \U_controller|r_counter2[24]~86  = CARRY((\U_controller|r_counter2 [24] & !\U_controller|r_counter2[23]~84 ))

	.dataa(gnd),
	.datab(\U_controller|r_counter2 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter2[23]~84 ),
	.combout(\U_controller|r_counter2[24]~85_combout ),
	.cout(\U_controller|r_counter2[24]~86 ));
// synopsys translate_off
defparam \U_controller|r_counter2[24]~85 .lut_mask = 16'hC30C;
defparam \U_controller|r_counter2[24]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y15_N17
dffeas \U_controller|r_counter2[24] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter2[24]~85_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|WideOr10~1_combout ),
	.sload(gnd),
	.ena(\U_controller|r_counter2[9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter2[24] .is_wysiwyg = "true";
defparam \U_controller|r_counter2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N18
cycloneive_lcell_comb \U_controller|r_counter2[25]~87 (
// Equation(s):
// \U_controller|r_counter2[25]~87_combout  = (\U_controller|r_counter2 [25] & (!\U_controller|r_counter2[24]~86 )) # (!\U_controller|r_counter2 [25] & ((\U_controller|r_counter2[24]~86 ) # (GND)))
// \U_controller|r_counter2[25]~88  = CARRY((!\U_controller|r_counter2[24]~86 ) # (!\U_controller|r_counter2 [25]))

	.dataa(gnd),
	.datab(\U_controller|r_counter2 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter2[24]~86 ),
	.combout(\U_controller|r_counter2[25]~87_combout ),
	.cout(\U_controller|r_counter2[25]~88 ));
// synopsys translate_off
defparam \U_controller|r_counter2[25]~87 .lut_mask = 16'h3C3F;
defparam \U_controller|r_counter2[25]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y15_N19
dffeas \U_controller|r_counter2[25] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter2[25]~87_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|WideOr10~1_combout ),
	.sload(gnd),
	.ena(\U_controller|r_counter2[9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter2[25] .is_wysiwyg = "true";
defparam \U_controller|r_counter2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N10
cycloneive_lcell_comb \U_controller|LessThan2~6 (
// Equation(s):
// \U_controller|LessThan2~6_combout  = (\U_controller|r_counter2 [23]) # ((\U_controller|r_counter2 [25]) # ((\U_controller|r_counter2 [24]) # (\U_controller|r_counter2 [22])))

	.dataa(\U_controller|r_counter2 [23]),
	.datab(\U_controller|r_counter2 [25]),
	.datac(\U_controller|r_counter2 [24]),
	.datad(\U_controller|r_counter2 [22]),
	.cin(gnd),
	.combout(\U_controller|LessThan2~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LessThan2~6 .lut_mask = 16'hFFFE;
defparam \U_controller|LessThan2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N12
cycloneive_lcell_comb \U_controller|LessThan2~2 (
// Equation(s):
// \U_controller|LessThan2~2_combout  = (\U_controller|r_counter2 [5] & (\U_controller|r_counter2 [6] & ((\U_controller|r_counter2 [4]) # (\U_controller|r_counter2 [3]))))

	.dataa(\U_controller|r_counter2 [5]),
	.datab(\U_controller|r_counter2 [4]),
	.datac(\U_controller|r_counter2 [3]),
	.datad(\U_controller|r_counter2 [6]),
	.cin(gnd),
	.combout(\U_controller|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LessThan2~2 .lut_mask = 16'hA800;
defparam \U_controller|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N24
cycloneive_lcell_comb \U_controller|LessThan2~3 (
// Equation(s):
// \U_controller|LessThan2~3_combout  = (\U_controller|r_counter2 [8] & (\U_controller|r_counter2 [9] & \U_controller|r_counter2 [7]))

	.dataa(\U_controller|r_counter2 [8]),
	.datab(\U_controller|r_counter2 [9]),
	.datac(gnd),
	.datad(\U_controller|r_counter2 [7]),
	.cin(gnd),
	.combout(\U_controller|LessThan2~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LessThan2~3 .lut_mask = 16'h8800;
defparam \U_controller|LessThan2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N22
cycloneive_lcell_comb \U_controller|LessThan2~1 (
// Equation(s):
// \U_controller|LessThan2~1_combout  = (\U_controller|r_counter2 [16]) # ((\U_controller|r_counter2 [15]) # ((\U_controller|r_counter2 [14]) # (\U_controller|r_counter2 [17])))

	.dataa(\U_controller|r_counter2 [16]),
	.datab(\U_controller|r_counter2 [15]),
	.datac(\U_controller|r_counter2 [14]),
	.datad(\U_controller|r_counter2 [17]),
	.cin(gnd),
	.combout(\U_controller|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LessThan2~1 .lut_mask = 16'hFFFE;
defparam \U_controller|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N28
cycloneive_lcell_comb \U_controller|LessThan2~0 (
// Equation(s):
// \U_controller|LessThan2~0_combout  = (\U_controller|r_counter2 [10]) # ((\U_controller|r_counter2 [13]) # ((\U_controller|r_counter2 [12]) # (\U_controller|r_counter2 [11])))

	.dataa(\U_controller|r_counter2 [10]),
	.datab(\U_controller|r_counter2 [13]),
	.datac(\U_controller|r_counter2 [12]),
	.datad(\U_controller|r_counter2 [11]),
	.cin(gnd),
	.combout(\U_controller|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LessThan2~0 .lut_mask = 16'hFFFE;
defparam \U_controller|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N2
cycloneive_lcell_comb \U_controller|LessThan2~4 (
// Equation(s):
// \U_controller|LessThan2~4_combout  = (\U_controller|LessThan2~1_combout ) # ((\U_controller|LessThan2~0_combout ) # ((\U_controller|LessThan2~2_combout  & \U_controller|LessThan2~3_combout )))

	.dataa(\U_controller|LessThan2~2_combout ),
	.datab(\U_controller|LessThan2~3_combout ),
	.datac(\U_controller|LessThan2~1_combout ),
	.datad(\U_controller|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\U_controller|LessThan2~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LessThan2~4 .lut_mask = 16'hFFF8;
defparam \U_controller|LessThan2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N4
cycloneive_lcell_comb \U_controller|LessThan2~5 (
// Equation(s):
// \U_controller|LessThan2~5_combout  = (\U_controller|r_counter2 [21]) # ((\U_controller|r_counter2 [19]) # ((\U_controller|r_counter2 [18]) # (\U_controller|r_counter2 [20])))

	.dataa(\U_controller|r_counter2 [21]),
	.datab(\U_controller|r_counter2 [19]),
	.datac(\U_controller|r_counter2 [18]),
	.datad(\U_controller|r_counter2 [20]),
	.cin(gnd),
	.combout(\U_controller|LessThan2~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LessThan2~5 .lut_mask = 16'hFFFE;
defparam \U_controller|LessThan2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N20
cycloneive_lcell_comb \U_controller|r_counter2[26]~89 (
// Equation(s):
// \U_controller|r_counter2[26]~89_combout  = (\U_controller|r_counter2 [26] & (\U_controller|r_counter2[25]~88  $ (GND))) # (!\U_controller|r_counter2 [26] & (!\U_controller|r_counter2[25]~88  & VCC))
// \U_controller|r_counter2[26]~90  = CARRY((\U_controller|r_counter2 [26] & !\U_controller|r_counter2[25]~88 ))

	.dataa(gnd),
	.datab(\U_controller|r_counter2 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter2[25]~88 ),
	.combout(\U_controller|r_counter2[26]~89_combout ),
	.cout(\U_controller|r_counter2[26]~90 ));
// synopsys translate_off
defparam \U_controller|r_counter2[26]~89 .lut_mask = 16'hC30C;
defparam \U_controller|r_counter2[26]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y15_N21
dffeas \U_controller|r_counter2[26] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter2[26]~89_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|WideOr10~1_combout ),
	.sload(gnd),
	.ena(\U_controller|r_counter2[9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter2[26] .is_wysiwyg = "true";
defparam \U_controller|r_counter2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N22
cycloneive_lcell_comb \U_controller|r_counter2[27]~91 (
// Equation(s):
// \U_controller|r_counter2[27]~91_combout  = (\U_controller|r_counter2 [27] & (!\U_controller|r_counter2[26]~90 )) # (!\U_controller|r_counter2 [27] & ((\U_controller|r_counter2[26]~90 ) # (GND)))
// \U_controller|r_counter2[27]~92  = CARRY((!\U_controller|r_counter2[26]~90 ) # (!\U_controller|r_counter2 [27]))

	.dataa(\U_controller|r_counter2 [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter2[26]~90 ),
	.combout(\U_controller|r_counter2[27]~91_combout ),
	.cout(\U_controller|r_counter2[27]~92 ));
// synopsys translate_off
defparam \U_controller|r_counter2[27]~91 .lut_mask = 16'h5A5F;
defparam \U_controller|r_counter2[27]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y15_N23
dffeas \U_controller|r_counter2[27] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter2[27]~91_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|WideOr10~1_combout ),
	.sload(gnd),
	.ena(\U_controller|r_counter2[9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter2[27] .is_wysiwyg = "true";
defparam \U_controller|r_counter2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N24
cycloneive_lcell_comb \U_controller|r_counter2[28]~93 (
// Equation(s):
// \U_controller|r_counter2[28]~93_combout  = (\U_controller|r_counter2 [28] & (\U_controller|r_counter2[27]~92  $ (GND))) # (!\U_controller|r_counter2 [28] & (!\U_controller|r_counter2[27]~92  & VCC))
// \U_controller|r_counter2[28]~94  = CARRY((\U_controller|r_counter2 [28] & !\U_controller|r_counter2[27]~92 ))

	.dataa(gnd),
	.datab(\U_controller|r_counter2 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter2[27]~92 ),
	.combout(\U_controller|r_counter2[28]~93_combout ),
	.cout(\U_controller|r_counter2[28]~94 ));
// synopsys translate_off
defparam \U_controller|r_counter2[28]~93 .lut_mask = 16'hC30C;
defparam \U_controller|r_counter2[28]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y15_N25
dffeas \U_controller|r_counter2[28] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter2[28]~93_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|WideOr10~1_combout ),
	.sload(gnd),
	.ena(\U_controller|r_counter2[9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter2[28] .is_wysiwyg = "true";
defparam \U_controller|r_counter2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N26
cycloneive_lcell_comb \U_controller|r_counter2[29]~95 (
// Equation(s):
// \U_controller|r_counter2[29]~95_combout  = (\U_controller|r_counter2 [29] & (!\U_controller|r_counter2[28]~94 )) # (!\U_controller|r_counter2 [29] & ((\U_controller|r_counter2[28]~94 ) # (GND)))
// \U_controller|r_counter2[29]~96  = CARRY((!\U_controller|r_counter2[28]~94 ) # (!\U_controller|r_counter2 [29]))

	.dataa(\U_controller|r_counter2 [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter2[28]~94 ),
	.combout(\U_controller|r_counter2[29]~95_combout ),
	.cout(\U_controller|r_counter2[29]~96 ));
// synopsys translate_off
defparam \U_controller|r_counter2[29]~95 .lut_mask = 16'h5A5F;
defparam \U_controller|r_counter2[29]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y15_N27
dffeas \U_controller|r_counter2[29] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter2[29]~95_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|WideOr10~1_combout ),
	.sload(gnd),
	.ena(\U_controller|r_counter2[9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter2[29] .is_wysiwyg = "true";
defparam \U_controller|r_counter2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N28
cycloneive_lcell_comb \U_controller|r_counter2[30]~97 (
// Equation(s):
// \U_controller|r_counter2[30]~97_combout  = (\U_controller|r_counter2 [30] & (\U_controller|r_counter2[29]~96  $ (GND))) # (!\U_controller|r_counter2 [30] & (!\U_controller|r_counter2[29]~96  & VCC))
// \U_controller|r_counter2[30]~98  = CARRY((\U_controller|r_counter2 [30] & !\U_controller|r_counter2[29]~96 ))

	.dataa(gnd),
	.datab(\U_controller|r_counter2 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter2[29]~96 ),
	.combout(\U_controller|r_counter2[30]~97_combout ),
	.cout(\U_controller|r_counter2[30]~98 ));
// synopsys translate_off
defparam \U_controller|r_counter2[30]~97 .lut_mask = 16'hC30C;
defparam \U_controller|r_counter2[30]~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y15_N29
dffeas \U_controller|r_counter2[30] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter2[30]~97_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|WideOr10~1_combout ),
	.sload(gnd),
	.ena(\U_controller|r_counter2[9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter2[30] .is_wysiwyg = "true";
defparam \U_controller|r_counter2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N30
cycloneive_lcell_comb \U_controller|r_counter2[31]~99 (
// Equation(s):
// \U_controller|r_counter2[31]~99_combout  = \U_controller|r_counter2 [31] $ (\U_controller|r_counter2[30]~98 )

	.dataa(\U_controller|r_counter2 [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_controller|r_counter2[30]~98 ),
	.combout(\U_controller|r_counter2[31]~99_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_counter2[31]~99 .lut_mask = 16'h5A5A;
defparam \U_controller|r_counter2[31]~99 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y15_N31
dffeas \U_controller|r_counter2[31] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter2[31]~99_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|WideOr10~1_combout ),
	.sload(gnd),
	.ena(\U_controller|r_counter2[9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter2[31] .is_wysiwyg = "true";
defparam \U_controller|r_counter2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N24
cycloneive_lcell_comb \U_controller|LessThan2~7 (
// Equation(s):
// \U_controller|LessThan2~7_combout  = (\U_controller|r_counter2 [27]) # ((\U_controller|r_counter2 [28]) # ((\U_controller|r_counter2 [29]) # (\U_controller|r_counter2 [26])))

	.dataa(\U_controller|r_counter2 [27]),
	.datab(\U_controller|r_counter2 [28]),
	.datac(\U_controller|r_counter2 [29]),
	.datad(\U_controller|r_counter2 [26]),
	.cin(gnd),
	.combout(\U_controller|LessThan2~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LessThan2~7 .lut_mask = 16'hFFFE;
defparam \U_controller|LessThan2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N18
cycloneive_lcell_comb \U_controller|LessThan2~8 (
// Equation(s):
// \U_controller|LessThan2~8_combout  = (\U_controller|r_counter2 [31]) # ((\U_controller|r_counter2 [30]) # (\U_controller|LessThan2~7_combout ))

	.dataa(gnd),
	.datab(\U_controller|r_counter2 [31]),
	.datac(\U_controller|r_counter2 [30]),
	.datad(\U_controller|LessThan2~7_combout ),
	.cin(gnd),
	.combout(\U_controller|LessThan2~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LessThan2~8 .lut_mask = 16'hFFFC;
defparam \U_controller|LessThan2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N0
cycloneive_lcell_comb \U_controller|LessThan2~9 (
// Equation(s):
// \U_controller|LessThan2~9_combout  = (\U_controller|LessThan2~6_combout ) # ((\U_controller|LessThan2~4_combout ) # ((\U_controller|LessThan2~5_combout ) # (\U_controller|LessThan2~8_combout )))

	.dataa(\U_controller|LessThan2~6_combout ),
	.datab(\U_controller|LessThan2~4_combout ),
	.datac(\U_controller|LessThan2~5_combout ),
	.datad(\U_controller|LessThan2~8_combout ),
	.cin(gnd),
	.combout(\U_controller|LessThan2~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LessThan2~9 .lut_mask = 16'hFFFE;
defparam \U_controller|LessThan2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N2
cycloneive_lcell_comb \U_controller|Selector144~1 (
// Equation(s):
// \U_controller|Selector144~1_combout  = (\U_controller|state.ST_ADS_SENDPC_2~q ) # ((\U_controller|LessThan3~2_combout  & (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & !\U_controller|LessThan2~9_combout )))

	.dataa(\U_controller|LessThan3~2_combout ),
	.datab(\U_controller|state.ST_ADS_SENDPC_2~q ),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(\U_controller|LessThan2~9_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector144~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector144~1 .lut_mask = 16'hCCEC;
defparam \U_controller|Selector144~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y17_N3
dffeas \U_controller|state.ST_ADS_SENDPC_WAIT_2 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector144~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_ADS_SENDPC_WAIT_2 .is_wysiwyg = "true";
defparam \U_controller|state.ST_ADS_SENDPC_WAIT_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N2
cycloneive_lcell_comb \U_controller|WideOr37~1 (
// Equation(s):
// \U_controller|WideOr37~1_combout  = (\U_controller|state.ST_IDLE~q  & !\U_controller|state.ST_ADS_SENDPC~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|state.ST_IDLE~q ),
	.datad(\U_controller|state.ST_ADS_SENDPC~q ),
	.cin(gnd),
	.combout(\U_controller|WideOr37~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|WideOr37~1 .lut_mask = 16'h00F0;
defparam \U_controller|WideOr37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y18_N16
cycloneive_lcell_comb \U_controller|r_ads_sendpc_counter[2]~16 (
// Equation(s):
// \U_controller|r_ads_sendpc_counter[2]~16_combout  = (!\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q  & (!\U_controller|pre_state2.ST_ADS_SYSCMD_INIT~q  & (\U_controller|state.ST_ADS_SENDPC~q  & \U_controller|r_ads_dout~2_combout )))

	.dataa(\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q ),
	.datab(\U_controller|pre_state2.ST_ADS_SYSCMD_INIT~q ),
	.datac(\U_controller|state.ST_ADS_SENDPC~q ),
	.datad(\U_controller|r_ads_dout~2_combout ),
	.cin(gnd),
	.combout(\U_controller|r_ads_sendpc_counter[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_ads_sendpc_counter[2]~16 .lut_mask = 16'h1000;
defparam \U_controller|r_ads_sendpc_counter[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N20
cycloneive_lcell_comb \U_controller|r_ads_sendpc_counter[2]~17 (
// Equation(s):
// \U_controller|r_ads_sendpc_counter[2]~17_combout  = (\U_controller|WideNor0~0_combout ) # ((\U_controller|r_ads_sendpc_counter[2]~16_combout ) # ((!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & \U_controller|WideOr37~1_combout )))

	.dataa(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datab(\U_controller|WideOr37~1_combout ),
	.datac(\U_controller|WideNor0~0_combout ),
	.datad(\U_controller|r_ads_sendpc_counter[2]~16_combout ),
	.cin(gnd),
	.combout(\U_controller|r_ads_sendpc_counter[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_ads_sendpc_counter[2]~17 .lut_mask = 16'hFFF4;
defparam \U_controller|r_ads_sendpc_counter[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N4
cycloneive_lcell_comb \U_controller|r_ads_sendpc_counter[2]~18 (
// Equation(s):
// \U_controller|r_ads_sendpc_counter[2]~18_combout  = (!\U_controller|r_ads_sendpc_counter[2]~17_combout  & (((\U_controller|LessThan3~2_combout  & \U_controller|LessThan2~9_combout )) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q )))

	.dataa(\U_controller|r_ads_sendpc_counter[2]~17_combout ),
	.datab(\U_controller|LessThan3~2_combout ),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(\U_controller|LessThan2~9_combout ),
	.cin(gnd),
	.combout(\U_controller|r_ads_sendpc_counter[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_ads_sendpc_counter[2]~18 .lut_mask = 16'h4505;
defparam \U_controller|r_ads_sendpc_counter[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y18_N17
dffeas \U_controller|r_ads_sendpc_counter[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_ads_sendpc_counter[0]~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.sload(gnd),
	.ena(\U_controller|r_ads_sendpc_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_sendpc_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_sendpc_counter[0] .is_wysiwyg = "true";
defparam \U_controller|r_ads_sendpc_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N18
cycloneive_lcell_comb \U_controller|r_ads_sendpc_counter[1]~10 (
// Equation(s):
// \U_controller|r_ads_sendpc_counter[1]~10_combout  = (\U_controller|r_ads_sendpc_counter [1] & (!\U_controller|r_ads_sendpc_counter[0]~9 )) # (!\U_controller|r_ads_sendpc_counter [1] & ((\U_controller|r_ads_sendpc_counter[0]~9 ) # (GND)))
// \U_controller|r_ads_sendpc_counter[1]~11  = CARRY((!\U_controller|r_ads_sendpc_counter[0]~9 ) # (!\U_controller|r_ads_sendpc_counter [1]))

	.dataa(gnd),
	.datab(\U_controller|r_ads_sendpc_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_ads_sendpc_counter[0]~9 ),
	.combout(\U_controller|r_ads_sendpc_counter[1]~10_combout ),
	.cout(\U_controller|r_ads_sendpc_counter[1]~11 ));
// synopsys translate_off
defparam \U_controller|r_ads_sendpc_counter[1]~10 .lut_mask = 16'h3C3F;
defparam \U_controller|r_ads_sendpc_counter[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y18_N19
dffeas \U_controller|r_ads_sendpc_counter[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_ads_sendpc_counter[1]~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.sload(gnd),
	.ena(\U_controller|r_ads_sendpc_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_sendpc_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_sendpc_counter[1] .is_wysiwyg = "true";
defparam \U_controller|r_ads_sendpc_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N20
cycloneive_lcell_comb \U_controller|r_ads_sendpc_counter[2]~12 (
// Equation(s):
// \U_controller|r_ads_sendpc_counter[2]~12_combout  = (\U_controller|r_ads_sendpc_counter [2] & (\U_controller|r_ads_sendpc_counter[1]~11  $ (GND))) # (!\U_controller|r_ads_sendpc_counter [2] & (!\U_controller|r_ads_sendpc_counter[1]~11  & VCC))
// \U_controller|r_ads_sendpc_counter[2]~13  = CARRY((\U_controller|r_ads_sendpc_counter [2] & !\U_controller|r_ads_sendpc_counter[1]~11 ))

	.dataa(gnd),
	.datab(\U_controller|r_ads_sendpc_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_ads_sendpc_counter[1]~11 ),
	.combout(\U_controller|r_ads_sendpc_counter[2]~12_combout ),
	.cout(\U_controller|r_ads_sendpc_counter[2]~13 ));
// synopsys translate_off
defparam \U_controller|r_ads_sendpc_counter[2]~12 .lut_mask = 16'hC30C;
defparam \U_controller|r_ads_sendpc_counter[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y18_N21
dffeas \U_controller|r_ads_sendpc_counter[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_ads_sendpc_counter[2]~12_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.sload(gnd),
	.ena(\U_controller|r_ads_sendpc_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_sendpc_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_sendpc_counter[2] .is_wysiwyg = "true";
defparam \U_controller|r_ads_sendpc_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N22
cycloneive_lcell_comb \U_controller|r_ads_sendpc_counter[3]~14 (
// Equation(s):
// \U_controller|r_ads_sendpc_counter[3]~14_combout  = (\U_controller|r_ads_sendpc_counter [3] & (!\U_controller|r_ads_sendpc_counter[2]~13 )) # (!\U_controller|r_ads_sendpc_counter [3] & ((\U_controller|r_ads_sendpc_counter[2]~13 ) # (GND)))
// \U_controller|r_ads_sendpc_counter[3]~15  = CARRY((!\U_controller|r_ads_sendpc_counter[2]~13 ) # (!\U_controller|r_ads_sendpc_counter [3]))

	.dataa(\U_controller|r_ads_sendpc_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_ads_sendpc_counter[2]~13 ),
	.combout(\U_controller|r_ads_sendpc_counter[3]~14_combout ),
	.cout(\U_controller|r_ads_sendpc_counter[3]~15 ));
// synopsys translate_off
defparam \U_controller|r_ads_sendpc_counter[3]~14 .lut_mask = 16'h5A5F;
defparam \U_controller|r_ads_sendpc_counter[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y18_N23
dffeas \U_controller|r_ads_sendpc_counter[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_ads_sendpc_counter[3]~14_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.sload(gnd),
	.ena(\U_controller|r_ads_sendpc_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_sendpc_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_sendpc_counter[3] .is_wysiwyg = "true";
defparam \U_controller|r_ads_sendpc_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N12
cycloneive_lcell_comb \U_controller|Selector118~0 (
// Equation(s):
// \U_controller|Selector118~0_combout  = (!\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q  & !\U_controller|pre_state2.ST_ADS_SYSCMD_INIT~q )

	.dataa(\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|pre_state2.ST_ADS_SYSCMD_INIT~q ),
	.cin(gnd),
	.combout(\U_controller|Selector118~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector118~0 .lut_mask = 16'h0055;
defparam \U_controller|Selector118~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N6
cycloneive_lcell_comb \U_controller|Selector118~1 (
// Equation(s):
// \U_controller|Selector118~1_combout  = (\U_controller|state.ST_ADS_SENDPC~q  & (((\U_controller|r_ads_sendpc_limit [3] & \U_controller|Selector118~0_combout )) # (!\U_controller|r_ads_dout~2_combout )))

	.dataa(\U_controller|state.ST_ADS_SENDPC~q ),
	.datab(\U_controller|r_ads_sendpc_limit [3]),
	.datac(\U_controller|r_ads_dout~2_combout ),
	.datad(\U_controller|Selector118~0_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector118~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector118~1 .lut_mask = 16'h8A0A;
defparam \U_controller|Selector118~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N0
cycloneive_lcell_comb \U_controller|Selector118~2 (
// Equation(s):
// \U_controller|Selector118~2_combout  = (\U_controller|Selector118~1_combout ) # ((\U_controller|r_ads_sendpc_limit [3] & ((\U_controller|WideNor0~0_combout ) # (\U_controller|WideOr37~1_combout ))))

	.dataa(\U_controller|Selector118~1_combout ),
	.datab(\U_controller|WideNor0~0_combout ),
	.datac(\U_controller|r_ads_sendpc_limit [3]),
	.datad(\U_controller|WideOr37~1_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector118~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector118~2 .lut_mask = 16'hFAEA;
defparam \U_controller|Selector118~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y18_N1
dffeas \U_controller|r_ads_sendpc_limit[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector118~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_sendpc_limit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_sendpc_limit[3] .is_wysiwyg = "true";
defparam \U_controller|r_ads_sendpc_limit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N30
cycloneive_lcell_comb \U_controller|Selector121~0 (
// Equation(s):
// \U_controller|Selector121~0_combout  = (\U_controller|state.ST_MPR_IRQ~q ) # ((\U_controller|state.ST_ADS_RDATA_INIT~q ) # ((\U_controller|state.ST_ADS_RDATAC_SEND_RESULTS~q ) # (\U_controller|state.ST_IDLE~q )))

	.dataa(\U_controller|state.ST_MPR_IRQ~q ),
	.datab(\U_controller|state.ST_ADS_RDATA_INIT~q ),
	.datac(\U_controller|state.ST_ADS_RDATAC_SEND_RESULTS~q ),
	.datad(\U_controller|state.ST_IDLE~q ),
	.cin(gnd),
	.combout(\U_controller|Selector121~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector121~0 .lut_mask = 16'hFFFE;
defparam \U_controller|Selector121~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N10
cycloneive_lcell_comb \U_controller|Selector121~1 (
// Equation(s):
// \U_controller|Selector121~1_combout  = ((\U_controller|r_ads_sendpc_limit [0] & ((\U_controller|Selector121~0_combout ) # (\U_controller|state.ST_ADS_SENDPC~q )))) # (!\U_controller|r_ads_dout[3]~5_combout )

	.dataa(\U_controller|Selector121~0_combout ),
	.datab(\U_controller|state.ST_ADS_SENDPC~q ),
	.datac(\U_controller|r_ads_sendpc_limit [0]),
	.datad(\U_controller|r_ads_dout[3]~5_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector121~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector121~1 .lut_mask = 16'hE0FF;
defparam \U_controller|Selector121~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y18_N11
dffeas \U_controller|r_ads_sendpc_limit[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector121~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_sendpc_limit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_sendpc_limit[0] .is_wysiwyg = "true";
defparam \U_controller|r_ads_sendpc_limit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N8
cycloneive_lcell_comb \U_controller|LessThan3~1 (
// Equation(s):
// \U_controller|LessThan3~1_combout  = (!\U_controller|r_ads_sendpc_counter [0] & (!\U_controller|r_ads_sendpc_counter [2] & (\U_controller|r_ads_sendpc_limit [0] & !\U_controller|r_ads_sendpc_counter [1])))

	.dataa(\U_controller|r_ads_sendpc_counter [0]),
	.datab(\U_controller|r_ads_sendpc_counter [2]),
	.datac(\U_controller|r_ads_sendpc_limit [0]),
	.datad(\U_controller|r_ads_sendpc_counter [1]),
	.cin(gnd),
	.combout(\U_controller|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LessThan3~1 .lut_mask = 16'h0010;
defparam \U_controller|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N24
cycloneive_lcell_comb \U_controller|r_ads_sendpc_counter[4]~19 (
// Equation(s):
// \U_controller|r_ads_sendpc_counter[4]~19_combout  = (\U_controller|r_ads_sendpc_counter [4] & (\U_controller|r_ads_sendpc_counter[3]~15  $ (GND))) # (!\U_controller|r_ads_sendpc_counter [4] & (!\U_controller|r_ads_sendpc_counter[3]~15  & VCC))
// \U_controller|r_ads_sendpc_counter[4]~20  = CARRY((\U_controller|r_ads_sendpc_counter [4] & !\U_controller|r_ads_sendpc_counter[3]~15 ))

	.dataa(gnd),
	.datab(\U_controller|r_ads_sendpc_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_ads_sendpc_counter[3]~15 ),
	.combout(\U_controller|r_ads_sendpc_counter[4]~19_combout ),
	.cout(\U_controller|r_ads_sendpc_counter[4]~20 ));
// synopsys translate_off
defparam \U_controller|r_ads_sendpc_counter[4]~19 .lut_mask = 16'hC30C;
defparam \U_controller|r_ads_sendpc_counter[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y18_N25
dffeas \U_controller|r_ads_sendpc_counter[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_ads_sendpc_counter[4]~19_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.sload(gnd),
	.ena(\U_controller|r_ads_sendpc_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_sendpc_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_sendpc_counter[4] .is_wysiwyg = "true";
defparam \U_controller|r_ads_sendpc_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N26
cycloneive_lcell_comb \U_controller|r_ads_sendpc_counter[5]~21 (
// Equation(s):
// \U_controller|r_ads_sendpc_counter[5]~21_combout  = (\U_controller|r_ads_sendpc_counter [5] & (!\U_controller|r_ads_sendpc_counter[4]~20 )) # (!\U_controller|r_ads_sendpc_counter [5] & ((\U_controller|r_ads_sendpc_counter[4]~20 ) # (GND)))
// \U_controller|r_ads_sendpc_counter[5]~22  = CARRY((!\U_controller|r_ads_sendpc_counter[4]~20 ) # (!\U_controller|r_ads_sendpc_counter [5]))

	.dataa(\U_controller|r_ads_sendpc_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_ads_sendpc_counter[4]~20 ),
	.combout(\U_controller|r_ads_sendpc_counter[5]~21_combout ),
	.cout(\U_controller|r_ads_sendpc_counter[5]~22 ));
// synopsys translate_off
defparam \U_controller|r_ads_sendpc_counter[5]~21 .lut_mask = 16'h5A5F;
defparam \U_controller|r_ads_sendpc_counter[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y18_N27
dffeas \U_controller|r_ads_sendpc_counter[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_ads_sendpc_counter[5]~21_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.sload(gnd),
	.ena(\U_controller|r_ads_sendpc_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_sendpc_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_sendpc_counter[5] .is_wysiwyg = "true";
defparam \U_controller|r_ads_sendpc_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N28
cycloneive_lcell_comb \U_controller|r_ads_sendpc_counter[6]~23 (
// Equation(s):
// \U_controller|r_ads_sendpc_counter[6]~23_combout  = (\U_controller|r_ads_sendpc_counter [6] & (\U_controller|r_ads_sendpc_counter[5]~22  $ (GND))) # (!\U_controller|r_ads_sendpc_counter [6] & (!\U_controller|r_ads_sendpc_counter[5]~22  & VCC))
// \U_controller|r_ads_sendpc_counter[6]~24  = CARRY((\U_controller|r_ads_sendpc_counter [6] & !\U_controller|r_ads_sendpc_counter[5]~22 ))

	.dataa(gnd),
	.datab(\U_controller|r_ads_sendpc_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_ads_sendpc_counter[5]~22 ),
	.combout(\U_controller|r_ads_sendpc_counter[6]~23_combout ),
	.cout(\U_controller|r_ads_sendpc_counter[6]~24 ));
// synopsys translate_off
defparam \U_controller|r_ads_sendpc_counter[6]~23 .lut_mask = 16'hC30C;
defparam \U_controller|r_ads_sendpc_counter[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y18_N29
dffeas \U_controller|r_ads_sendpc_counter[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_ads_sendpc_counter[6]~23_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.sload(gnd),
	.ena(\U_controller|r_ads_sendpc_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_sendpc_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_sendpc_counter[6] .is_wysiwyg = "true";
defparam \U_controller|r_ads_sendpc_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N30
cycloneive_lcell_comb \U_controller|r_ads_sendpc_counter[7]~25 (
// Equation(s):
// \U_controller|r_ads_sendpc_counter[7]~25_combout  = \U_controller|r_ads_sendpc_counter [7] $ (\U_controller|r_ads_sendpc_counter[6]~24 )

	.dataa(\U_controller|r_ads_sendpc_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_controller|r_ads_sendpc_counter[6]~24 ),
	.combout(\U_controller|r_ads_sendpc_counter[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_ads_sendpc_counter[7]~25 .lut_mask = 16'h5A5A;
defparam \U_controller|r_ads_sendpc_counter[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y18_N31
dffeas \U_controller|r_ads_sendpc_counter[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_ads_sendpc_counter[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.sload(gnd),
	.ena(\U_controller|r_ads_sendpc_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_sendpc_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_sendpc_counter[7] .is_wysiwyg = "true";
defparam \U_controller|r_ads_sendpc_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N10
cycloneive_lcell_comb \U_controller|LessThan3~0 (
// Equation(s):
// \U_controller|LessThan3~0_combout  = (!\U_controller|r_ads_sendpc_counter [7] & (!\U_controller|r_ads_sendpc_counter [4] & (!\U_controller|r_ads_sendpc_counter [5] & !\U_controller|r_ads_sendpc_counter [6])))

	.dataa(\U_controller|r_ads_sendpc_counter [7]),
	.datab(\U_controller|r_ads_sendpc_counter [4]),
	.datac(\U_controller|r_ads_sendpc_counter [5]),
	.datad(\U_controller|r_ads_sendpc_counter [6]),
	.cin(gnd),
	.combout(\U_controller|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LessThan3~0 .lut_mask = 16'h0001;
defparam \U_controller|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N2
cycloneive_lcell_comb \U_controller|LessThan3~2 (
// Equation(s):
// \U_controller|LessThan3~2_combout  = (\U_controller|LessThan3~0_combout  & ((\U_controller|r_ads_sendpc_counter [3] & (\U_controller|r_ads_sendpc_limit [3] & \U_controller|LessThan3~1_combout )) # (!\U_controller|r_ads_sendpc_counter [3] & 
// ((\U_controller|r_ads_sendpc_limit [3]) # (\U_controller|LessThan3~1_combout )))))

	.dataa(\U_controller|r_ads_sendpc_counter [3]),
	.datab(\U_controller|r_ads_sendpc_limit [3]),
	.datac(\U_controller|LessThan3~1_combout ),
	.datad(\U_controller|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\U_controller|LessThan3~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LessThan3~2 .lut_mask = 16'hD400;
defparam \U_controller|LessThan3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N18
cycloneive_lcell_comb \U_controller|Selector143~0 (
// Equation(s):
// \U_controller|Selector143~0_combout  = (\U_controller|LessThan2~9_combout  & ((\U_controller|state.ST_ADS_SENDPC_WAIT~q ) # ((\U_controller|LessThan3~2_combout  & \U_controller|state.ST_ADS_SENDPC_WAIT_2~q ))))

	.dataa(\U_controller|LessThan3~2_combout ),
	.datab(\U_controller|state.ST_ADS_SENDPC_WAIT~q ),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(\U_controller|LessThan2~9_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector143~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector143~0 .lut_mask = 16'hEC00;
defparam \U_controller|Selector143~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y17_N19
dffeas \U_controller|state.ST_ADS_SENDPC_2 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector143~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_ADS_SENDPC_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_ADS_SENDPC_2 .is_wysiwyg = "true";
defparam \U_controller|state.ST_ADS_SENDPC_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N18
cycloneive_lcell_comb \u_mpr121|r_i2c_data_shift[7]~feeder (
// Equation(s):
// \u_mpr121|r_i2c_data_shift[7]~feeder_combout  = \u_mpr121|r_i2c_data_shift [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_mpr121|r_i2c_data_shift [6]),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_data_shift[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_shift[7]~feeder .lut_mask = 16'hFF00;
defparam \u_mpr121|r_i2c_data_shift[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y13_N19
dffeas \u_mpr121|r_i2c_data_shift[7] (
	.clk(\MPR121_SCL~input_o ),
	.d(\u_mpr121|r_i2c_data_shift[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_mpr121|r_get_i2c_data_en~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_mpr121|r_get_i2c_read_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_data_shift [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_shift[7] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_data_shift[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N26
cycloneive_lcell_comb \u_mpr121|r_i2c_data_o[7]~feeder (
// Equation(s):
// \u_mpr121|r_i2c_data_o[7]~feeder_combout  = \u_mpr121|r_i2c_data_shift [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_mpr121|r_i2c_data_shift [7]),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_data_o[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_o[7]~feeder .lut_mask = 16'hFF00;
defparam \u_mpr121|r_i2c_data_o[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y13_N27
dffeas \u_mpr121|r_i2c_data_o[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_i2c_data_o[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|r_state.ST_I2C_READ_WAIT_2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_data_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_o[7] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_data_o[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N21
dffeas \U_controller|r_mpr_d_from_chip[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_mpr121|r_i2c_data_o [7]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|r_mpr_d_from_chip[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_d_from_chip [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_d_from_chip[7] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_d_from_chip[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y14_N6
cycloneive_lcell_comb \U_ads1292|Uspi|dout[7]~2 (
// Equation(s):
// \U_ads1292|Uspi|dout[7]~2_combout  = (\U_ads1292|Uspi|Decoder0~4_combout  & ((\U_ads1292|Uspi|r_RX_Bit_Count [2] & ((\U_ads1292|Uspi|dout [7]))) # (!\U_ads1292|Uspi|r_RX_Bit_Count [2] & (\ADS_MISO~input_o )))) # (!\U_ads1292|Uspi|Decoder0~4_combout  & 
// (((\U_ads1292|Uspi|dout [7]))))

	.dataa(\U_ads1292|Uspi|Decoder0~4_combout ),
	.datab(\ADS_MISO~input_o ),
	.datac(\U_ads1292|Uspi|dout [7]),
	.datad(\U_ads1292|Uspi|r_RX_Bit_Count [2]),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|dout[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|dout[7]~2 .lut_mask = 16'hF0D8;
defparam \U_ads1292|Uspi|dout[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y14_N7
dffeas \U_ads1292|Uspi|dout[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|dout[7]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|dout[7] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y18_N10
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[7]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[7]~feeder_combout  = \U_ads1292|Uspi|dout [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|Uspi|dout [7]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[7]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y18_N11
dffeas \U_ads1292|r_spi_rx_data[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[7] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y18_N4
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[15]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[15]~feeder_combout  = \U_ads1292|r_spi_rx_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [7]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[15]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y18_N5
dffeas \U_ads1292|r_spi_rx_data[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[15] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y18_N10
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[23]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[23]~feeder_combout  = \U_ads1292|r_spi_rx_data [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [15]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[23]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y18_N11
dffeas \U_ads1292|r_spi_rx_data[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[23] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y18_N18
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[31]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[31]~feeder_combout  = \U_ads1292|r_spi_rx_data [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [23]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[31]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y18_N19
dffeas \U_ads1292|r_spi_rx_data[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[31] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y18_N26
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[39]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[39]~feeder_combout  = \U_ads1292|r_spi_rx_data [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [31]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[39]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y18_N27
dffeas \U_ads1292|r_spi_rx_data[39] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [39]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[39] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y18_N3
dffeas \U_ads1292|r_spi_rx_data[47] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|r_spi_rx_data [39]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [47]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[47] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y18_N6
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[55]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[55]~feeder_combout  = \U_ads1292|r_spi_rx_data [47]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [47]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[55]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y18_N7
dffeas \U_ads1292|r_spi_rx_data[55] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [55]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[55] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y18_N14
cycloneive_lcell_comb \U_ads1292|r_spi_rx_data[63]~feeder (
// Equation(s):
// \U_ads1292|r_spi_rx_data[63]~feeder_combout  = \U_ads1292|r_spi_rx_data [55]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_rx_data [55]),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_rx_data[63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[63]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|r_spi_rx_data[63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y18_N15
dffeas \U_ads1292|r_spi_rx_data[63] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|r_spi_rx_data[63]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [63]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[63] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[63] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y18_N23
dffeas \U_ads1292|r_spi_rx_data[71] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|r_spi_rx_data [63]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ads1292|r_spi_rx_data[34]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_rx_data [71]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_rx_data[71] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_rx_data[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y18_N24
cycloneive_lcell_comb \U_controller|Selector245~0 (
// Equation(s):
// \U_controller|Selector245~0_combout  = (\U_controller|r_ads_dout~2_combout  & (!\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q  & (\U_controller|r_firt_para [7]))) # (!\U_controller|r_ads_dout~2_combout  & (((\U_ads1292|r_spi_rx_data [7]))))

	.dataa(\U_controller|pre_state2.ST_ADS_RDATAC_INIT~q ),
	.datab(\U_controller|r_ads_dout~2_combout ),
	.datac(\U_controller|r_firt_para [7]),
	.datad(\U_ads1292|r_spi_rx_data [7]),
	.cin(gnd),
	.combout(\U_controller|Selector245~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector245~0 .lut_mask = 16'h7340;
defparam \U_controller|Selector245~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y18_N25
dffeas \U_controller|r_ads_dout[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector245~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[7] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y18_N20
cycloneive_lcell_comb \U_controller|Selector237~0 (
// Equation(s):
// \U_controller|Selector237~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_controller|r_ads_dout [7]))) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_ads1292|r_spi_rx_data [15]))

	.dataa(\U_ads1292|r_spi_rx_data [15]),
	.datab(gnd),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(\U_controller|r_ads_dout [7]),
	.cin(gnd),
	.combout(\U_controller|Selector237~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector237~0 .lut_mask = 16'hFA0A;
defparam \U_controller|Selector237~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y18_N21
dffeas \U_controller|r_ads_dout[15] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector237~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[15] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y18_N28
cycloneive_lcell_comb \U_controller|Selector229~0 (
// Equation(s):
// \U_controller|Selector229~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_controller|r_ads_dout [15]))) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_ads1292|r_spi_rx_data [23]))

	.dataa(\U_ads1292|r_spi_rx_data [23]),
	.datab(\U_controller|r_ads_dout [15]),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector229~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector229~0 .lut_mask = 16'hCACA;
defparam \U_controller|Selector229~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y18_N29
dffeas \U_controller|r_ads_dout[23] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector229~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[23] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y18_N12
cycloneive_lcell_comb \U_controller|Selector221~0 (
// Equation(s):
// \U_controller|Selector221~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [23])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [31])))

	.dataa(gnd),
	.datab(\U_controller|r_ads_dout [23]),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(\U_ads1292|r_spi_rx_data [31]),
	.cin(gnd),
	.combout(\U_controller|Selector221~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector221~0 .lut_mask = 16'hCFC0;
defparam \U_controller|Selector221~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y18_N13
dffeas \U_controller|r_ads_dout[31] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector221~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[31] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y18_N8
cycloneive_lcell_comb \U_controller|Selector213~0 (
// Equation(s):
// \U_controller|Selector213~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [31])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [39])))

	.dataa(\U_controller|r_ads_dout [31]),
	.datab(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datac(\U_ads1292|r_spi_rx_data [39]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector213~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector213~0 .lut_mask = 16'hB8B8;
defparam \U_controller|Selector213~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y18_N9
dffeas \U_controller|r_ads_dout[39] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector213~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [39]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[39] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y18_N16
cycloneive_lcell_comb \U_controller|Selector205~0 (
// Equation(s):
// \U_controller|Selector205~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_controller|r_ads_dout [39])) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_ads1292|r_spi_rx_data [47])))

	.dataa(gnd),
	.datab(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datac(\U_controller|r_ads_dout [39]),
	.datad(\U_ads1292|r_spi_rx_data [47]),
	.cin(gnd),
	.combout(\U_controller|Selector205~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector205~0 .lut_mask = 16'hF3C0;
defparam \U_controller|Selector205~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y18_N17
dffeas \U_controller|r_ads_dout[47] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector205~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [47]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[47] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y18_N0
cycloneive_lcell_comb \U_controller|Selector197~0 (
// Equation(s):
// \U_controller|Selector197~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_controller|r_ads_dout [47]))) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_ads1292|r_spi_rx_data [55]))

	.dataa(\U_ads1292|r_spi_rx_data [55]),
	.datab(\U_controller|r_ads_dout [47]),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector197~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector197~0 .lut_mask = 16'hCACA;
defparam \U_controller|Selector197~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y18_N1
dffeas \U_controller|r_ads_dout[55] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector197~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [55]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[55] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y18_N4
cycloneive_lcell_comb \U_controller|Selector189~0 (
// Equation(s):
// \U_controller|Selector189~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_controller|r_ads_dout [55]))) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_ads1292|r_spi_rx_data [63]))

	.dataa(gnd),
	.datab(\U_ads1292|r_spi_rx_data [63]),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(\U_controller|r_ads_dout [55]),
	.cin(gnd),
	.combout(\U_controller|Selector189~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector189~0 .lut_mask = 16'hFC0C;
defparam \U_controller|Selector189~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y18_N5
dffeas \U_controller|r_ads_dout[63] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector189~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [63]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[63] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y18_N30
cycloneive_lcell_comb \U_controller|Selector181~0 (
// Equation(s):
// \U_controller|Selector181~0_combout  = (\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & ((\U_controller|r_ads_dout [63]))) # (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (\U_ads1292|r_spi_rx_data [71]))

	.dataa(\U_ads1292|r_spi_rx_data [71]),
	.datab(\U_controller|r_ads_dout [63]),
	.datac(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector181~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector181~0 .lut_mask = 16'hCACA;
defparam \U_controller|Selector181~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y18_N31
dffeas \U_controller|r_ads_dout[71] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector181~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_ads_dout[44]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_ads_dout [71]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_ads_dout[71] .is_wysiwyg = "true";
defparam \U_controller|r_ads_dout[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N20
cycloneive_lcell_comb \U_controller|Selector10~0 (
// Equation(s):
// \U_controller|Selector10~0_combout  = (\U_controller|state.ST_ADS_SENDPC_2~q  & ((\U_controller|r_ads_dout [71]) # ((\U_controller|state.ST_MPR_SENDPC_3~q  & \U_controller|r_mpr_d_from_chip [7])))) # (!\U_controller|state.ST_ADS_SENDPC_2~q  & 
// (\U_controller|state.ST_MPR_SENDPC_3~q  & (\U_controller|r_mpr_d_from_chip [7])))

	.dataa(\U_controller|state.ST_ADS_SENDPC_2~q ),
	.datab(\U_controller|state.ST_MPR_SENDPC_3~q ),
	.datac(\U_controller|r_mpr_d_from_chip [7]),
	.datad(\U_controller|r_ads_dout [71]),
	.cin(gnd),
	.combout(\U_controller|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector10~0 .lut_mask = 16'hEAC0;
defparam \U_controller|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y17_N24
cycloneive_lcell_comb \U_controller|Selector10~1 (
// Equation(s):
// \U_controller|Selector10~1_combout  = ((\U_controller|r_firt_para [7] & \U_controller|state.ST_MPR_SENDPC_2~q )) # (!\U_controller|state.ST_IDLE~q )

	.dataa(\U_controller|r_firt_para [7]),
	.datab(\U_controller|state.ST_MPR_SENDPC_2~q ),
	.datac(gnd),
	.datad(\U_controller|state.ST_IDLE~q ),
	.cin(gnd),
	.combout(\U_controller|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector10~1 .lut_mask = 16'h88FF;
defparam \U_controller|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y17_N0
cycloneive_lcell_comb \U_controller|Selector10~3 (
// Equation(s):
// \U_controller|Selector10~3_combout  = (\U_controller|Selector10~0_combout ) # ((\U_controller|Selector10~1_combout ) # ((\U_controller|uart_wdata_o [7] & \U_controller|Selector14~0_combout )))

	.dataa(\U_controller|Selector10~0_combout ),
	.datab(\U_controller|Selector10~1_combout ),
	.datac(\U_controller|uart_wdata_o [7]),
	.datad(\U_controller|Selector14~0_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector10~3 .lut_mask = 16'hFEEE;
defparam \U_controller|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y17_N1
dffeas \U_controller|uart_wdata_o[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector10~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|uart_wdata_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|uart_wdata_o[7] .is_wysiwyg = "true";
defparam \U_controller|uart_wdata_o[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N11
dffeas \Uregs|lcr[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [7]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|lcr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|lcr[7] .is_wysiwyg = "true";
defparam \Uregs|lcr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N23
dffeas \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[14] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|rf_data_in [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N22
cycloneive_lcell_comb \Uregs|Mux2~5 (
// Equation(s):
// \Uregs|Mux2~5_combout  = (\Uregs|Mux5~2_combout  & ((\Uregs|dl [5]) # ((\Uregs|Mux5~1_combout )))) # (!\Uregs|Mux5~2_combout  & (((\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [14] & !\Uregs|Mux5~1_combout ))))

	.dataa(\Uregs|dl [5]),
	.datab(\Uregs|Mux5~2_combout ),
	.datac(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [14]),
	.datad(\Uregs|Mux5~1_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux2~5 .lut_mask = 16'hCCB8;
defparam \Uregs|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y17_N21
dffeas \Uregs|receiver|fifo_rx|rfifo|ram~6 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|rf_data_in [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|rfifo|ram~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|rfifo|ram~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram~6 .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|rfifo|ram~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N20
cycloneive_lcell_comb \Uregs|Mux2~6 (
// Equation(s):
// \Uregs|Mux2~6_combout  = (\Uregs|Mux2~5_combout  & ((\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a5 ) # ((!\Uregs|Mux5~1_combout )))) # (!\Uregs|Mux2~5_combout  & (((\Uregs|receiver|fifo_rx|rfifo|ram~6_q  & \Uregs|Mux5~1_combout ))))

	.dataa(\Uregs|Mux2~5_combout ),
	.datab(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\Uregs|receiver|fifo_rx|rfifo|ram~6_q ),
	.datad(\Uregs|Mux5~1_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux2~6 .lut_mask = 16'hD8AA;
defparam \Uregs|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N14
cycloneive_lcell_comb \Uregs|Mux2~7 (
// Equation(s):
// \Uregs|Mux2~7_combout  = (\U_controller|uart_addr_o [0] & (\Uregs|lcr [7] & ((\Uregs|dl [13])))) # (!\U_controller|uart_addr_o [0] & (((\Uregs|Mux2~6_combout ))))

	.dataa(\U_controller|uart_addr_o [0]),
	.datab(\Uregs|lcr [7]),
	.datac(\Uregs|Mux2~6_combout ),
	.datad(\Uregs|dl [13]),
	.cin(gnd),
	.combout(\Uregs|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux2~7 .lut_mask = 16'hD850;
defparam \Uregs|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N0
cycloneive_lcell_comb \Uregs|Mux2~9 (
// Equation(s):
// \Uregs|Mux2~9_combout  = (\U_controller|uart_addr_o [1] & (((\Uregs|Mux2~8_combout )))) # (!\U_controller|uart_addr_o [1] & ((\U_controller|uart_addr_o [2] & ((\Uregs|Mux2~8_combout ))) # (!\U_controller|uart_addr_o [2] & (\Uregs|Mux2~7_combout ))))

	.dataa(\Uregs|Mux2~7_combout ),
	.datab(\U_controller|uart_addr_o [1]),
	.datac(\Uregs|Mux2~8_combout ),
	.datad(\U_controller|uart_addr_o [2]),
	.cin(gnd),
	.combout(\Uregs|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux2~9 .lut_mask = 16'hF0E2;
defparam \Uregs|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N16
cycloneive_lcell_comb \U_controller|WideOr1~0 (
// Equation(s):
// \U_controller|WideOr1~0_combout  = (\Uregs|Mux3~9_combout  & (\Uregs|Mux6~4_combout  & (\Uregs|Mux7~5_combout  $ (!\Uregs|Mux5~12_combout )))) # (!\Uregs|Mux3~9_combout  & ((\Uregs|Mux6~4_combout  & (\Uregs|Mux7~5_combout  & !\Uregs|Mux5~12_combout )) # 
// (!\Uregs|Mux6~4_combout  & ((\Uregs|Mux5~12_combout )))))

	.dataa(\Uregs|Mux7~5_combout ),
	.datab(\Uregs|Mux3~9_combout ),
	.datac(\Uregs|Mux6~4_combout ),
	.datad(\Uregs|Mux5~12_combout ),
	.cin(gnd),
	.combout(\U_controller|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|WideOr1~0 .lut_mask = 16'h8360;
defparam \U_controller|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N6
cycloneive_lcell_comb \U_controller|WideOr1~1 (
// Equation(s):
// \U_controller|WideOr1~1_combout  = (\U_controller|pre_state2~33_combout  & (\U_controller|WideOr1~0_combout  & ((\Uregs|Mux2~9_combout ) # (\Uregs|Mux3~9_combout ))))

	.dataa(\Uregs|Mux2~9_combout ),
	.datab(\Uregs|Mux3~9_combout ),
	.datac(\U_controller|pre_state2~33_combout ),
	.datad(\U_controller|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\U_controller|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|WideOr1~1 .lut_mask = 16'hE000;
defparam \U_controller|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N16
cycloneive_lcell_comb \U_controller|Selector84~0 (
// Equation(s):
// \U_controller|Selector84~0_combout  = (\U_controller|state.ST_READ_DATA_COME~q  & ((\U_controller|WideOr1~1_combout ) # ((\U_controller|pre_state1.ST_IDLE~q )))) # (!\U_controller|state.ST_READ_DATA_COME~q  & (((\U_controller|pre_state1.ST_IDLE~q  & 
// !\U_controller|Selector85~0_combout ))))

	.dataa(\U_controller|state.ST_READ_DATA_COME~q ),
	.datab(\U_controller|WideOr1~1_combout ),
	.datac(\U_controller|pre_state1.ST_IDLE~q ),
	.datad(\U_controller|Selector85~0_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector84~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector84~0 .lut_mask = 16'hA8F8;
defparam \U_controller|Selector84~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y20_N17
dffeas \U_controller|pre_state1.ST_IDLE (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector84~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|pre_state1.ST_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|pre_state1.ST_IDLE .is_wysiwyg = "true";
defparam \U_controller|pre_state1.ST_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N28
cycloneive_lcell_comb \U_controller|Decoder0~0 (
// Equation(s):
// \U_controller|Decoder0~0_combout  = (\Uregs|Mux7~5_combout ) # (((\Uregs|Mux6~4_combout ) # (\Uregs|Mux2~9_combout )) # (!\Uregs|Mux3~9_combout ))

	.dataa(\Uregs|Mux7~5_combout ),
	.datab(\Uregs|Mux3~9_combout ),
	.datac(\Uregs|Mux6~4_combout ),
	.datad(\Uregs|Mux2~9_combout ),
	.cin(gnd),
	.combout(\U_controller|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Decoder0~0 .lut_mask = 16'hFFFB;
defparam \U_controller|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N2
cycloneive_lcell_comb \U_controller|Decoder0~1 (
// Equation(s):
// \U_controller|Decoder0~1_combout  = (\U_controller|Decoder0~0_combout ) # (!\U_controller|pre_state2~32_combout )

	.dataa(gnd),
	.datab(\U_controller|Decoder0~0_combout ),
	.datac(gnd),
	.datad(\U_controller|pre_state2~32_combout ),
	.cin(gnd),
	.combout(\U_controller|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Decoder0~1 .lut_mask = 16'hCCFF;
defparam \U_controller|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N14
cycloneive_lcell_comb \U_controller|r_counter[24]~36 (
// Equation(s):
// \U_controller|r_counter[24]~36_combout  = ((\U_controller|state.ST_IDLE~q  & (!\U_controller|state.ST_READ_DATA_COME~q  & !\U_controller|state.ST_SEND_TEST_CHAR~q ))) # (!\U_controller|r_counter2[9]~55_combout )

	.dataa(\U_controller|state.ST_IDLE~q ),
	.datab(\U_controller|state.ST_READ_DATA_COME~q ),
	.datac(\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.datad(\U_controller|r_counter2[9]~55_combout ),
	.cin(gnd),
	.combout(\U_controller|r_counter[24]~36_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_counter[24]~36 .lut_mask = 16'h02FF;
defparam \U_controller|r_counter[24]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N26
cycloneive_lcell_comb \U_controller|r_counter[24]~37 (
// Equation(s):
// \U_controller|r_counter[24]~37_combout  = (!\U_controller|r_counter[24]~36_combout  & (((!\U_controller|pre_state1.ST_IDLE~q  & !\U_controller|Decoder0~1_combout )) # (!\U_controller|state.ST_READ_DATA_COME~q )))

	.dataa(\U_controller|pre_state1.ST_IDLE~q ),
	.datab(\U_controller|state.ST_READ_DATA_COME~q ),
	.datac(\U_controller|Decoder0~1_combout ),
	.datad(\U_controller|r_counter[24]~36_combout ),
	.cin(gnd),
	.combout(\U_controller|r_counter[24]~37_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_counter[24]~37 .lut_mask = 16'h0037;
defparam \U_controller|r_counter[24]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y24_N1
dffeas \U_controller|r_counter[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.sload(gnd),
	.ena(\U_controller|r_counter[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter[0] .is_wysiwyg = "true";
defparam \U_controller|r_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N2
cycloneive_lcell_comb \U_controller|r_counter[1]~34 (
// Equation(s):
// \U_controller|r_counter[1]~34_combout  = (\U_controller|r_counter [1] & (!\U_controller|r_counter[0]~33 )) # (!\U_controller|r_counter [1] & ((\U_controller|r_counter[0]~33 ) # (GND)))
// \U_controller|r_counter[1]~35  = CARRY((!\U_controller|r_counter[0]~33 ) # (!\U_controller|r_counter [1]))

	.dataa(gnd),
	.datab(\U_controller|r_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter[0]~33 ),
	.combout(\U_controller|r_counter[1]~34_combout ),
	.cout(\U_controller|r_counter[1]~35 ));
// synopsys translate_off
defparam \U_controller|r_counter[1]~34 .lut_mask = 16'h3C3F;
defparam \U_controller|r_counter[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y24_N3
dffeas \U_controller|r_counter[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter[1]~34_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.sload(gnd),
	.ena(\U_controller|r_counter[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter[1] .is_wysiwyg = "true";
defparam \U_controller|r_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N4
cycloneive_lcell_comb \U_controller|r_counter[2]~38 (
// Equation(s):
// \U_controller|r_counter[2]~38_combout  = (\U_controller|r_counter [2] & (\U_controller|r_counter[1]~35  $ (GND))) # (!\U_controller|r_counter [2] & (!\U_controller|r_counter[1]~35  & VCC))
// \U_controller|r_counter[2]~39  = CARRY((\U_controller|r_counter [2] & !\U_controller|r_counter[1]~35 ))

	.dataa(gnd),
	.datab(\U_controller|r_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter[1]~35 ),
	.combout(\U_controller|r_counter[2]~38_combout ),
	.cout(\U_controller|r_counter[2]~39 ));
// synopsys translate_off
defparam \U_controller|r_counter[2]~38 .lut_mask = 16'hC30C;
defparam \U_controller|r_counter[2]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y24_N5
dffeas \U_controller|r_counter[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter[2]~38_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.sload(gnd),
	.ena(\U_controller|r_counter[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter[2] .is_wysiwyg = "true";
defparam \U_controller|r_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N6
cycloneive_lcell_comb \U_controller|r_counter[3]~40 (
// Equation(s):
// \U_controller|r_counter[3]~40_combout  = (\U_controller|r_counter [3] & (!\U_controller|r_counter[2]~39 )) # (!\U_controller|r_counter [3] & ((\U_controller|r_counter[2]~39 ) # (GND)))
// \U_controller|r_counter[3]~41  = CARRY((!\U_controller|r_counter[2]~39 ) # (!\U_controller|r_counter [3]))

	.dataa(\U_controller|r_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter[2]~39 ),
	.combout(\U_controller|r_counter[3]~40_combout ),
	.cout(\U_controller|r_counter[3]~41 ));
// synopsys translate_off
defparam \U_controller|r_counter[3]~40 .lut_mask = 16'h5A5F;
defparam \U_controller|r_counter[3]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y24_N7
dffeas \U_controller|r_counter[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter[3]~40_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.sload(gnd),
	.ena(\U_controller|r_counter[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter[3] .is_wysiwyg = "true";
defparam \U_controller|r_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N8
cycloneive_lcell_comb \U_controller|r_counter[4]~42 (
// Equation(s):
// \U_controller|r_counter[4]~42_combout  = (\U_controller|r_counter [4] & (\U_controller|r_counter[3]~41  $ (GND))) # (!\U_controller|r_counter [4] & (!\U_controller|r_counter[3]~41  & VCC))
// \U_controller|r_counter[4]~43  = CARRY((\U_controller|r_counter [4] & !\U_controller|r_counter[3]~41 ))

	.dataa(gnd),
	.datab(\U_controller|r_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter[3]~41 ),
	.combout(\U_controller|r_counter[4]~42_combout ),
	.cout(\U_controller|r_counter[4]~43 ));
// synopsys translate_off
defparam \U_controller|r_counter[4]~42 .lut_mask = 16'hC30C;
defparam \U_controller|r_counter[4]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y24_N9
dffeas \U_controller|r_counter[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter[4]~42_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.sload(gnd),
	.ena(\U_controller|r_counter[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter[4] .is_wysiwyg = "true";
defparam \U_controller|r_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N10
cycloneive_lcell_comb \U_controller|r_counter[5]~44 (
// Equation(s):
// \U_controller|r_counter[5]~44_combout  = (\U_controller|r_counter [5] & (!\U_controller|r_counter[4]~43 )) # (!\U_controller|r_counter [5] & ((\U_controller|r_counter[4]~43 ) # (GND)))
// \U_controller|r_counter[5]~45  = CARRY((!\U_controller|r_counter[4]~43 ) # (!\U_controller|r_counter [5]))

	.dataa(\U_controller|r_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter[4]~43 ),
	.combout(\U_controller|r_counter[5]~44_combout ),
	.cout(\U_controller|r_counter[5]~45 ));
// synopsys translate_off
defparam \U_controller|r_counter[5]~44 .lut_mask = 16'h5A5F;
defparam \U_controller|r_counter[5]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y24_N11
dffeas \U_controller|r_counter[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter[5]~44_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.sload(gnd),
	.ena(\U_controller|r_counter[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter[5] .is_wysiwyg = "true";
defparam \U_controller|r_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N12
cycloneive_lcell_comb \U_controller|r_counter[6]~46 (
// Equation(s):
// \U_controller|r_counter[6]~46_combout  = (\U_controller|r_counter [6] & (\U_controller|r_counter[5]~45  $ (GND))) # (!\U_controller|r_counter [6] & (!\U_controller|r_counter[5]~45  & VCC))
// \U_controller|r_counter[6]~47  = CARRY((\U_controller|r_counter [6] & !\U_controller|r_counter[5]~45 ))

	.dataa(\U_controller|r_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter[5]~45 ),
	.combout(\U_controller|r_counter[6]~46_combout ),
	.cout(\U_controller|r_counter[6]~47 ));
// synopsys translate_off
defparam \U_controller|r_counter[6]~46 .lut_mask = 16'hA50A;
defparam \U_controller|r_counter[6]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y24_N13
dffeas \U_controller|r_counter[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter[6]~46_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.sload(gnd),
	.ena(\U_controller|r_counter[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter[6] .is_wysiwyg = "true";
defparam \U_controller|r_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N14
cycloneive_lcell_comb \U_controller|r_counter[7]~48 (
// Equation(s):
// \U_controller|r_counter[7]~48_combout  = (\U_controller|r_counter [7] & (!\U_controller|r_counter[6]~47 )) # (!\U_controller|r_counter [7] & ((\U_controller|r_counter[6]~47 ) # (GND)))
// \U_controller|r_counter[7]~49  = CARRY((!\U_controller|r_counter[6]~47 ) # (!\U_controller|r_counter [7]))

	.dataa(gnd),
	.datab(\U_controller|r_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter[6]~47 ),
	.combout(\U_controller|r_counter[7]~48_combout ),
	.cout(\U_controller|r_counter[7]~49 ));
// synopsys translate_off
defparam \U_controller|r_counter[7]~48 .lut_mask = 16'h3C3F;
defparam \U_controller|r_counter[7]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y24_N15
dffeas \U_controller|r_counter[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter[7]~48_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.sload(gnd),
	.ena(\U_controller|r_counter[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter[7] .is_wysiwyg = "true";
defparam \U_controller|r_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N16
cycloneive_lcell_comb \U_controller|r_counter[8]~50 (
// Equation(s):
// \U_controller|r_counter[8]~50_combout  = (\U_controller|r_counter [8] & (\U_controller|r_counter[7]~49  $ (GND))) # (!\U_controller|r_counter [8] & (!\U_controller|r_counter[7]~49  & VCC))
// \U_controller|r_counter[8]~51  = CARRY((\U_controller|r_counter [8] & !\U_controller|r_counter[7]~49 ))

	.dataa(gnd),
	.datab(\U_controller|r_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter[7]~49 ),
	.combout(\U_controller|r_counter[8]~50_combout ),
	.cout(\U_controller|r_counter[8]~51 ));
// synopsys translate_off
defparam \U_controller|r_counter[8]~50 .lut_mask = 16'hC30C;
defparam \U_controller|r_counter[8]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y24_N17
dffeas \U_controller|r_counter[8] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter[8]~50_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.sload(gnd),
	.ena(\U_controller|r_counter[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter[8] .is_wysiwyg = "true";
defparam \U_controller|r_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N18
cycloneive_lcell_comb \U_controller|r_counter[9]~52 (
// Equation(s):
// \U_controller|r_counter[9]~52_combout  = (\U_controller|r_counter [9] & (!\U_controller|r_counter[8]~51 )) # (!\U_controller|r_counter [9] & ((\U_controller|r_counter[8]~51 ) # (GND)))
// \U_controller|r_counter[9]~53  = CARRY((!\U_controller|r_counter[8]~51 ) # (!\U_controller|r_counter [9]))

	.dataa(gnd),
	.datab(\U_controller|r_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter[8]~51 ),
	.combout(\U_controller|r_counter[9]~52_combout ),
	.cout(\U_controller|r_counter[9]~53 ));
// synopsys translate_off
defparam \U_controller|r_counter[9]~52 .lut_mask = 16'h3C3F;
defparam \U_controller|r_counter[9]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y24_N19
dffeas \U_controller|r_counter[9] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter[9]~52_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.sload(gnd),
	.ena(\U_controller|r_counter[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter[9] .is_wysiwyg = "true";
defparam \U_controller|r_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N20
cycloneive_lcell_comb \U_controller|r_counter[10]~54 (
// Equation(s):
// \U_controller|r_counter[10]~54_combout  = (\U_controller|r_counter [10] & (\U_controller|r_counter[9]~53  $ (GND))) # (!\U_controller|r_counter [10] & (!\U_controller|r_counter[9]~53  & VCC))
// \U_controller|r_counter[10]~55  = CARRY((\U_controller|r_counter [10] & !\U_controller|r_counter[9]~53 ))

	.dataa(gnd),
	.datab(\U_controller|r_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter[9]~53 ),
	.combout(\U_controller|r_counter[10]~54_combout ),
	.cout(\U_controller|r_counter[10]~55 ));
// synopsys translate_off
defparam \U_controller|r_counter[10]~54 .lut_mask = 16'hC30C;
defparam \U_controller|r_counter[10]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y24_N21
dffeas \U_controller|r_counter[10] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.sload(gnd),
	.ena(\U_controller|r_counter[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter[10] .is_wysiwyg = "true";
defparam \U_controller|r_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N22
cycloneive_lcell_comb \U_controller|r_counter[11]~56 (
// Equation(s):
// \U_controller|r_counter[11]~56_combout  = (\U_controller|r_counter [11] & (!\U_controller|r_counter[10]~55 )) # (!\U_controller|r_counter [11] & ((\U_controller|r_counter[10]~55 ) # (GND)))
// \U_controller|r_counter[11]~57  = CARRY((!\U_controller|r_counter[10]~55 ) # (!\U_controller|r_counter [11]))

	.dataa(\U_controller|r_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter[10]~55 ),
	.combout(\U_controller|r_counter[11]~56_combout ),
	.cout(\U_controller|r_counter[11]~57 ));
// synopsys translate_off
defparam \U_controller|r_counter[11]~56 .lut_mask = 16'h5A5F;
defparam \U_controller|r_counter[11]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y24_N23
dffeas \U_controller|r_counter[11] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter[11]~56_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.sload(gnd),
	.ena(\U_controller|r_counter[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter[11] .is_wysiwyg = "true";
defparam \U_controller|r_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N24
cycloneive_lcell_comb \U_controller|r_counter[12]~58 (
// Equation(s):
// \U_controller|r_counter[12]~58_combout  = (\U_controller|r_counter [12] & (\U_controller|r_counter[11]~57  $ (GND))) # (!\U_controller|r_counter [12] & (!\U_controller|r_counter[11]~57  & VCC))
// \U_controller|r_counter[12]~59  = CARRY((\U_controller|r_counter [12] & !\U_controller|r_counter[11]~57 ))

	.dataa(gnd),
	.datab(\U_controller|r_counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter[11]~57 ),
	.combout(\U_controller|r_counter[12]~58_combout ),
	.cout(\U_controller|r_counter[12]~59 ));
// synopsys translate_off
defparam \U_controller|r_counter[12]~58 .lut_mask = 16'hC30C;
defparam \U_controller|r_counter[12]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y24_N25
dffeas \U_controller|r_counter[12] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter[12]~58_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.sload(gnd),
	.ena(\U_controller|r_counter[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter[12] .is_wysiwyg = "true";
defparam \U_controller|r_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N26
cycloneive_lcell_comb \U_controller|r_counter[13]~60 (
// Equation(s):
// \U_controller|r_counter[13]~60_combout  = (\U_controller|r_counter [13] & (!\U_controller|r_counter[12]~59 )) # (!\U_controller|r_counter [13] & ((\U_controller|r_counter[12]~59 ) # (GND)))
// \U_controller|r_counter[13]~61  = CARRY((!\U_controller|r_counter[12]~59 ) # (!\U_controller|r_counter [13]))

	.dataa(\U_controller|r_counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter[12]~59 ),
	.combout(\U_controller|r_counter[13]~60_combout ),
	.cout(\U_controller|r_counter[13]~61 ));
// synopsys translate_off
defparam \U_controller|r_counter[13]~60 .lut_mask = 16'h5A5F;
defparam \U_controller|r_counter[13]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y24_N27
dffeas \U_controller|r_counter[13] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter[13]~60_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.sload(gnd),
	.ena(\U_controller|r_counter[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter[13] .is_wysiwyg = "true";
defparam \U_controller|r_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N28
cycloneive_lcell_comb \U_controller|r_counter[14]~62 (
// Equation(s):
// \U_controller|r_counter[14]~62_combout  = (\U_controller|r_counter [14] & (\U_controller|r_counter[13]~61  $ (GND))) # (!\U_controller|r_counter [14] & (!\U_controller|r_counter[13]~61  & VCC))
// \U_controller|r_counter[14]~63  = CARRY((\U_controller|r_counter [14] & !\U_controller|r_counter[13]~61 ))

	.dataa(gnd),
	.datab(\U_controller|r_counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter[13]~61 ),
	.combout(\U_controller|r_counter[14]~62_combout ),
	.cout(\U_controller|r_counter[14]~63 ));
// synopsys translate_off
defparam \U_controller|r_counter[14]~62 .lut_mask = 16'hC30C;
defparam \U_controller|r_counter[14]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y24_N29
dffeas \U_controller|r_counter[14] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter[14]~62_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.sload(gnd),
	.ena(\U_controller|r_counter[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter[14] .is_wysiwyg = "true";
defparam \U_controller|r_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N30
cycloneive_lcell_comb \U_controller|r_counter[15]~64 (
// Equation(s):
// \U_controller|r_counter[15]~64_combout  = (\U_controller|r_counter [15] & (!\U_controller|r_counter[14]~63 )) # (!\U_controller|r_counter [15] & ((\U_controller|r_counter[14]~63 ) # (GND)))
// \U_controller|r_counter[15]~65  = CARRY((!\U_controller|r_counter[14]~63 ) # (!\U_controller|r_counter [15]))

	.dataa(\U_controller|r_counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter[14]~63 ),
	.combout(\U_controller|r_counter[15]~64_combout ),
	.cout(\U_controller|r_counter[15]~65 ));
// synopsys translate_off
defparam \U_controller|r_counter[15]~64 .lut_mask = 16'h5A5F;
defparam \U_controller|r_counter[15]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y24_N31
dffeas \U_controller|r_counter[15] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter[15]~64_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.sload(gnd),
	.ena(\U_controller|r_counter[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter[15] .is_wysiwyg = "true";
defparam \U_controller|r_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N0
cycloneive_lcell_comb \U_controller|r_counter[16]~66 (
// Equation(s):
// \U_controller|r_counter[16]~66_combout  = (\U_controller|r_counter [16] & (\U_controller|r_counter[15]~65  $ (GND))) # (!\U_controller|r_counter [16] & (!\U_controller|r_counter[15]~65  & VCC))
// \U_controller|r_counter[16]~67  = CARRY((\U_controller|r_counter [16] & !\U_controller|r_counter[15]~65 ))

	.dataa(gnd),
	.datab(\U_controller|r_counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter[15]~65 ),
	.combout(\U_controller|r_counter[16]~66_combout ),
	.cout(\U_controller|r_counter[16]~67 ));
// synopsys translate_off
defparam \U_controller|r_counter[16]~66 .lut_mask = 16'hC30C;
defparam \U_controller|r_counter[16]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y23_N1
dffeas \U_controller|r_counter[16] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter[16]~66_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.sload(gnd),
	.ena(\U_controller|r_counter[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter[16] .is_wysiwyg = "true";
defparam \U_controller|r_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N2
cycloneive_lcell_comb \U_controller|r_counter[17]~68 (
// Equation(s):
// \U_controller|r_counter[17]~68_combout  = (\U_controller|r_counter [17] & (!\U_controller|r_counter[16]~67 )) # (!\U_controller|r_counter [17] & ((\U_controller|r_counter[16]~67 ) # (GND)))
// \U_controller|r_counter[17]~69  = CARRY((!\U_controller|r_counter[16]~67 ) # (!\U_controller|r_counter [17]))

	.dataa(gnd),
	.datab(\U_controller|r_counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter[16]~67 ),
	.combout(\U_controller|r_counter[17]~68_combout ),
	.cout(\U_controller|r_counter[17]~69 ));
// synopsys translate_off
defparam \U_controller|r_counter[17]~68 .lut_mask = 16'h3C3F;
defparam \U_controller|r_counter[17]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y23_N3
dffeas \U_controller|r_counter[17] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter[17]~68_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.sload(gnd),
	.ena(\U_controller|r_counter[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter[17] .is_wysiwyg = "true";
defparam \U_controller|r_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N4
cycloneive_lcell_comb \U_controller|r_counter[18]~70 (
// Equation(s):
// \U_controller|r_counter[18]~70_combout  = (\U_controller|r_counter [18] & (\U_controller|r_counter[17]~69  $ (GND))) # (!\U_controller|r_counter [18] & (!\U_controller|r_counter[17]~69  & VCC))
// \U_controller|r_counter[18]~71  = CARRY((\U_controller|r_counter [18] & !\U_controller|r_counter[17]~69 ))

	.dataa(gnd),
	.datab(\U_controller|r_counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter[17]~69 ),
	.combout(\U_controller|r_counter[18]~70_combout ),
	.cout(\U_controller|r_counter[18]~71 ));
// synopsys translate_off
defparam \U_controller|r_counter[18]~70 .lut_mask = 16'hC30C;
defparam \U_controller|r_counter[18]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y23_N5
dffeas \U_controller|r_counter[18] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter[18]~70_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.sload(gnd),
	.ena(\U_controller|r_counter[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter[18] .is_wysiwyg = "true";
defparam \U_controller|r_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N6
cycloneive_lcell_comb \U_controller|r_counter[19]~72 (
// Equation(s):
// \U_controller|r_counter[19]~72_combout  = (\U_controller|r_counter [19] & (!\U_controller|r_counter[18]~71 )) # (!\U_controller|r_counter [19] & ((\U_controller|r_counter[18]~71 ) # (GND)))
// \U_controller|r_counter[19]~73  = CARRY((!\U_controller|r_counter[18]~71 ) # (!\U_controller|r_counter [19]))

	.dataa(\U_controller|r_counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter[18]~71 ),
	.combout(\U_controller|r_counter[19]~72_combout ),
	.cout(\U_controller|r_counter[19]~73 ));
// synopsys translate_off
defparam \U_controller|r_counter[19]~72 .lut_mask = 16'h5A5F;
defparam \U_controller|r_counter[19]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y23_N7
dffeas \U_controller|r_counter[19] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter[19]~72_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.sload(gnd),
	.ena(\U_controller|r_counter[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter[19] .is_wysiwyg = "true";
defparam \U_controller|r_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N8
cycloneive_lcell_comb \U_controller|r_counter[20]~74 (
// Equation(s):
// \U_controller|r_counter[20]~74_combout  = (\U_controller|r_counter [20] & (\U_controller|r_counter[19]~73  $ (GND))) # (!\U_controller|r_counter [20] & (!\U_controller|r_counter[19]~73  & VCC))
// \U_controller|r_counter[20]~75  = CARRY((\U_controller|r_counter [20] & !\U_controller|r_counter[19]~73 ))

	.dataa(gnd),
	.datab(\U_controller|r_counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter[19]~73 ),
	.combout(\U_controller|r_counter[20]~74_combout ),
	.cout(\U_controller|r_counter[20]~75 ));
// synopsys translate_off
defparam \U_controller|r_counter[20]~74 .lut_mask = 16'hC30C;
defparam \U_controller|r_counter[20]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y23_N9
dffeas \U_controller|r_counter[20] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter[20]~74_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.sload(gnd),
	.ena(\U_controller|r_counter[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter[20] .is_wysiwyg = "true";
defparam \U_controller|r_counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N10
cycloneive_lcell_comb \U_controller|r_counter[21]~76 (
// Equation(s):
// \U_controller|r_counter[21]~76_combout  = (\U_controller|r_counter [21] & (!\U_controller|r_counter[20]~75 )) # (!\U_controller|r_counter [21] & ((\U_controller|r_counter[20]~75 ) # (GND)))
// \U_controller|r_counter[21]~77  = CARRY((!\U_controller|r_counter[20]~75 ) # (!\U_controller|r_counter [21]))

	.dataa(\U_controller|r_counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter[20]~75 ),
	.combout(\U_controller|r_counter[21]~76_combout ),
	.cout(\U_controller|r_counter[21]~77 ));
// synopsys translate_off
defparam \U_controller|r_counter[21]~76 .lut_mask = 16'h5A5F;
defparam \U_controller|r_counter[21]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y23_N11
dffeas \U_controller|r_counter[21] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter[21]~76_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.sload(gnd),
	.ena(\U_controller|r_counter[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter[21] .is_wysiwyg = "true";
defparam \U_controller|r_counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N12
cycloneive_lcell_comb \U_controller|r_counter[22]~78 (
// Equation(s):
// \U_controller|r_counter[22]~78_combout  = (\U_controller|r_counter [22] & (\U_controller|r_counter[21]~77  $ (GND))) # (!\U_controller|r_counter [22] & (!\U_controller|r_counter[21]~77  & VCC))
// \U_controller|r_counter[22]~79  = CARRY((\U_controller|r_counter [22] & !\U_controller|r_counter[21]~77 ))

	.dataa(\U_controller|r_counter [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter[21]~77 ),
	.combout(\U_controller|r_counter[22]~78_combout ),
	.cout(\U_controller|r_counter[22]~79 ));
// synopsys translate_off
defparam \U_controller|r_counter[22]~78 .lut_mask = 16'hA50A;
defparam \U_controller|r_counter[22]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y23_N13
dffeas \U_controller|r_counter[22] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter[22]~78_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.sload(gnd),
	.ena(\U_controller|r_counter[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter[22] .is_wysiwyg = "true";
defparam \U_controller|r_counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N14
cycloneive_lcell_comb \U_controller|r_counter[23]~80 (
// Equation(s):
// \U_controller|r_counter[23]~80_combout  = (\U_controller|r_counter [23] & (!\U_controller|r_counter[22]~79 )) # (!\U_controller|r_counter [23] & ((\U_controller|r_counter[22]~79 ) # (GND)))
// \U_controller|r_counter[23]~81  = CARRY((!\U_controller|r_counter[22]~79 ) # (!\U_controller|r_counter [23]))

	.dataa(gnd),
	.datab(\U_controller|r_counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter[22]~79 ),
	.combout(\U_controller|r_counter[23]~80_combout ),
	.cout(\U_controller|r_counter[23]~81 ));
// synopsys translate_off
defparam \U_controller|r_counter[23]~80 .lut_mask = 16'h3C3F;
defparam \U_controller|r_counter[23]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y23_N15
dffeas \U_controller|r_counter[23] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter[23]~80_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.sload(gnd),
	.ena(\U_controller|r_counter[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter[23] .is_wysiwyg = "true";
defparam \U_controller|r_counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N16
cycloneive_lcell_comb \U_controller|r_counter[24]~82 (
// Equation(s):
// \U_controller|r_counter[24]~82_combout  = (\U_controller|r_counter [24] & (\U_controller|r_counter[23]~81  $ (GND))) # (!\U_controller|r_counter [24] & (!\U_controller|r_counter[23]~81  & VCC))
// \U_controller|r_counter[24]~83  = CARRY((\U_controller|r_counter [24] & !\U_controller|r_counter[23]~81 ))

	.dataa(gnd),
	.datab(\U_controller|r_counter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter[23]~81 ),
	.combout(\U_controller|r_counter[24]~82_combout ),
	.cout(\U_controller|r_counter[24]~83 ));
// synopsys translate_off
defparam \U_controller|r_counter[24]~82 .lut_mask = 16'hC30C;
defparam \U_controller|r_counter[24]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y23_N17
dffeas \U_controller|r_counter[24] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter[24]~82_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.sload(gnd),
	.ena(\U_controller|r_counter[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter[24] .is_wysiwyg = "true";
defparam \U_controller|r_counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N10
cycloneive_lcell_comb \U_controller|LessThan1~6 (
// Equation(s):
// \U_controller|LessThan1~6_combout  = (\U_controller|r_counter [22]) # ((\U_controller|r_counter [23]) # ((\U_controller|r_counter [24]) # (\U_controller|r_counter [21])))

	.dataa(\U_controller|r_counter [22]),
	.datab(\U_controller|r_counter [23]),
	.datac(\U_controller|r_counter [24]),
	.datad(\U_controller|r_counter [21]),
	.cin(gnd),
	.combout(\U_controller|LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LessThan1~6 .lut_mask = 16'hFFFE;
defparam \U_controller|LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N18
cycloneive_lcell_comb \U_controller|r_counter[25]~84 (
// Equation(s):
// \U_controller|r_counter[25]~84_combout  = (\U_controller|r_counter [25] & (!\U_controller|r_counter[24]~83 )) # (!\U_controller|r_counter [25] & ((\U_controller|r_counter[24]~83 ) # (GND)))
// \U_controller|r_counter[25]~85  = CARRY((!\U_controller|r_counter[24]~83 ) # (!\U_controller|r_counter [25]))

	.dataa(gnd),
	.datab(\U_controller|r_counter [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter[24]~83 ),
	.combout(\U_controller|r_counter[25]~84_combout ),
	.cout(\U_controller|r_counter[25]~85 ));
// synopsys translate_off
defparam \U_controller|r_counter[25]~84 .lut_mask = 16'h3C3F;
defparam \U_controller|r_counter[25]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y23_N19
dffeas \U_controller|r_counter[25] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter[25]~84_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.sload(gnd),
	.ena(\U_controller|r_counter[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter[25] .is_wysiwyg = "true";
defparam \U_controller|r_counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N20
cycloneive_lcell_comb \U_controller|r_counter[26]~86 (
// Equation(s):
// \U_controller|r_counter[26]~86_combout  = (\U_controller|r_counter [26] & (\U_controller|r_counter[25]~85  $ (GND))) # (!\U_controller|r_counter [26] & (!\U_controller|r_counter[25]~85  & VCC))
// \U_controller|r_counter[26]~87  = CARRY((\U_controller|r_counter [26] & !\U_controller|r_counter[25]~85 ))

	.dataa(gnd),
	.datab(\U_controller|r_counter [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter[25]~85 ),
	.combout(\U_controller|r_counter[26]~86_combout ),
	.cout(\U_controller|r_counter[26]~87 ));
// synopsys translate_off
defparam \U_controller|r_counter[26]~86 .lut_mask = 16'hC30C;
defparam \U_controller|r_counter[26]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y23_N21
dffeas \U_controller|r_counter[26] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter[26]~86_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.sload(gnd),
	.ena(\U_controller|r_counter[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter[26] .is_wysiwyg = "true";
defparam \U_controller|r_counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N22
cycloneive_lcell_comb \U_controller|r_counter[27]~88 (
// Equation(s):
// \U_controller|r_counter[27]~88_combout  = (\U_controller|r_counter [27] & (!\U_controller|r_counter[26]~87 )) # (!\U_controller|r_counter [27] & ((\U_controller|r_counter[26]~87 ) # (GND)))
// \U_controller|r_counter[27]~89  = CARRY((!\U_controller|r_counter[26]~87 ) # (!\U_controller|r_counter [27]))

	.dataa(\U_controller|r_counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter[26]~87 ),
	.combout(\U_controller|r_counter[27]~88_combout ),
	.cout(\U_controller|r_counter[27]~89 ));
// synopsys translate_off
defparam \U_controller|r_counter[27]~88 .lut_mask = 16'h5A5F;
defparam \U_controller|r_counter[27]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y23_N23
dffeas \U_controller|r_counter[27] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter[27]~88_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.sload(gnd),
	.ena(\U_controller|r_counter[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter[27] .is_wysiwyg = "true";
defparam \U_controller|r_counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N24
cycloneive_lcell_comb \U_controller|r_counter[28]~90 (
// Equation(s):
// \U_controller|r_counter[28]~90_combout  = (\U_controller|r_counter [28] & (\U_controller|r_counter[27]~89  $ (GND))) # (!\U_controller|r_counter [28] & (!\U_controller|r_counter[27]~89  & VCC))
// \U_controller|r_counter[28]~91  = CARRY((\U_controller|r_counter [28] & !\U_controller|r_counter[27]~89 ))

	.dataa(gnd),
	.datab(\U_controller|r_counter [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter[27]~89 ),
	.combout(\U_controller|r_counter[28]~90_combout ),
	.cout(\U_controller|r_counter[28]~91 ));
// synopsys translate_off
defparam \U_controller|r_counter[28]~90 .lut_mask = 16'hC30C;
defparam \U_controller|r_counter[28]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y23_N25
dffeas \U_controller|r_counter[28] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter[28]~90_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.sload(gnd),
	.ena(\U_controller|r_counter[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter[28] .is_wysiwyg = "true";
defparam \U_controller|r_counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N12
cycloneive_lcell_comb \U_controller|LessThan1~7 (
// Equation(s):
// \U_controller|LessThan1~7_combout  = (\U_controller|r_counter [26]) # ((\U_controller|r_counter [27]) # ((\U_controller|r_counter [28]) # (\U_controller|r_counter [25])))

	.dataa(\U_controller|r_counter [26]),
	.datab(\U_controller|r_counter [27]),
	.datac(\U_controller|r_counter [28]),
	.datad(\U_controller|r_counter [25]),
	.cin(gnd),
	.combout(\U_controller|LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LessThan1~7 .lut_mask = 16'hFFFE;
defparam \U_controller|LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N26
cycloneive_lcell_comb \U_controller|r_counter[29]~92 (
// Equation(s):
// \U_controller|r_counter[29]~92_combout  = (\U_controller|r_counter [29] & (!\U_controller|r_counter[28]~91 )) # (!\U_controller|r_counter [29] & ((\U_controller|r_counter[28]~91 ) # (GND)))
// \U_controller|r_counter[29]~93  = CARRY((!\U_controller|r_counter[28]~91 ) # (!\U_controller|r_counter [29]))

	.dataa(\U_controller|r_counter [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter[28]~91 ),
	.combout(\U_controller|r_counter[29]~92_combout ),
	.cout(\U_controller|r_counter[29]~93 ));
// synopsys translate_off
defparam \U_controller|r_counter[29]~92 .lut_mask = 16'h5A5F;
defparam \U_controller|r_counter[29]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y23_N27
dffeas \U_controller|r_counter[29] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter[29]~92_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.sload(gnd),
	.ena(\U_controller|r_counter[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter[29] .is_wysiwyg = "true";
defparam \U_controller|r_counter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N28
cycloneive_lcell_comb \U_controller|r_counter[30]~94 (
// Equation(s):
// \U_controller|r_counter[30]~94_combout  = (\U_controller|r_counter [30] & (\U_controller|r_counter[29]~93  $ (GND))) # (!\U_controller|r_counter [30] & (!\U_controller|r_counter[29]~93  & VCC))
// \U_controller|r_counter[30]~95  = CARRY((\U_controller|r_counter [30] & !\U_controller|r_counter[29]~93 ))

	.dataa(gnd),
	.datab(\U_controller|r_counter [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|r_counter[29]~93 ),
	.combout(\U_controller|r_counter[30]~94_combout ),
	.cout(\U_controller|r_counter[30]~95 ));
// synopsys translate_off
defparam \U_controller|r_counter[30]~94 .lut_mask = 16'hC30C;
defparam \U_controller|r_counter[30]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y23_N29
dffeas \U_controller|r_counter[30] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter[30]~94_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.sload(gnd),
	.ena(\U_controller|r_counter[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter[30] .is_wysiwyg = "true";
defparam \U_controller|r_counter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N30
cycloneive_lcell_comb \U_controller|r_counter[31]~96 (
// Equation(s):
// \U_controller|r_counter[31]~96_combout  = \U_controller|r_counter [31] $ (\U_controller|r_counter[30]~95 )

	.dataa(\U_controller|r_counter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_controller|r_counter[30]~95 ),
	.combout(\U_controller|r_counter[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_counter[31]~96 .lut_mask = 16'h5A5A;
defparam \U_controller|r_counter[31]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y23_N31
dffeas \U_controller|r_counter[31] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_counter[31]~96_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.sload(gnd),
	.ena(\U_controller|r_counter[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_counter[31] .is_wysiwyg = "true";
defparam \U_controller|r_counter[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N18
cycloneive_lcell_comb \U_controller|LessThan1~8 (
// Equation(s):
// \U_controller|LessThan1~8_combout  = (\U_controller|LessThan1~7_combout ) # ((\U_controller|r_counter [31]) # ((\U_controller|r_counter [29]) # (\U_controller|r_counter [30])))

	.dataa(\U_controller|LessThan1~7_combout ),
	.datab(\U_controller|r_counter [31]),
	.datac(\U_controller|r_counter [29]),
	.datad(\U_controller|r_counter [30]),
	.cin(gnd),
	.combout(\U_controller|LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LessThan1~8 .lut_mask = 16'hFFFE;
defparam \U_controller|LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N8
cycloneive_lcell_comb \U_controller|LessThan1~5 (
// Equation(s):
// \U_controller|LessThan1~5_combout  = (\U_controller|r_counter [20]) # ((\U_controller|r_counter [19]) # ((\U_controller|r_counter [18]) # (\U_controller|r_counter [17])))

	.dataa(\U_controller|r_counter [20]),
	.datab(\U_controller|r_counter [19]),
	.datac(\U_controller|r_counter [18]),
	.datad(\U_controller|r_counter [17]),
	.cin(gnd),
	.combout(\U_controller|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LessThan1~5 .lut_mask = 16'hFFFE;
defparam \U_controller|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N10
cycloneive_lcell_comb \U_controller|LessThan1~3 (
// Equation(s):
// \U_controller|LessThan1~3_combout  = (\U_controller|r_counter [14]) # ((\U_controller|r_counter [15]) # ((\U_controller|r_counter [13]) # (\U_controller|r_counter [16])))

	.dataa(\U_controller|r_counter [14]),
	.datab(\U_controller|r_counter [15]),
	.datac(\U_controller|r_counter [13]),
	.datad(\U_controller|r_counter [16]),
	.cin(gnd),
	.combout(\U_controller|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LessThan1~3 .lut_mask = 16'hFFFE;
defparam \U_controller|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N18
cycloneive_lcell_comb \U_controller|LessThan1~1 (
// Equation(s):
// \U_controller|LessThan1~1_combout  = (\U_controller|r_counter [6]) # ((\U_controller|r_counter [7]) # ((\U_controller|r_counter [8]) # (\U_controller|r_counter [5])))

	.dataa(\U_controller|r_counter [6]),
	.datab(\U_controller|r_counter [7]),
	.datac(\U_controller|r_counter [8]),
	.datad(\U_controller|r_counter [5]),
	.cin(gnd),
	.combout(\U_controller|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LessThan1~1 .lut_mask = 16'hFFFE;
defparam \U_controller|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N4
cycloneive_lcell_comb \U_controller|LessThan1~2 (
// Equation(s):
// \U_controller|LessThan1~2_combout  = (\U_controller|r_counter [10]) # ((\U_controller|r_counter [11]) # ((\U_controller|r_counter [12]) # (\U_controller|r_counter [9])))

	.dataa(\U_controller|r_counter [10]),
	.datab(\U_controller|r_counter [11]),
	.datac(\U_controller|r_counter [12]),
	.datad(\U_controller|r_counter [9]),
	.cin(gnd),
	.combout(\U_controller|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LessThan1~2 .lut_mask = 16'hFFFE;
defparam \U_controller|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N12
cycloneive_lcell_comb \U_controller|LessThan1~0 (
// Equation(s):
// \U_controller|LessThan1~0_combout  = (\U_controller|r_counter [4]) # ((\U_controller|r_counter [3]) # ((\U_controller|r_counter [2]) # (\U_controller|r_counter [1])))

	.dataa(\U_controller|r_counter [4]),
	.datab(\U_controller|r_counter [3]),
	.datac(\U_controller|r_counter [2]),
	.datad(\U_controller|r_counter [1]),
	.cin(gnd),
	.combout(\U_controller|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LessThan1~0 .lut_mask = 16'hFFFE;
defparam \U_controller|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N28
cycloneive_lcell_comb \U_controller|LessThan1~4 (
// Equation(s):
// \U_controller|LessThan1~4_combout  = (\U_controller|LessThan1~3_combout ) # ((\U_controller|LessThan1~1_combout ) # ((\U_controller|LessThan1~2_combout ) # (\U_controller|LessThan1~0_combout )))

	.dataa(\U_controller|LessThan1~3_combout ),
	.datab(\U_controller|LessThan1~1_combout ),
	.datac(\U_controller|LessThan1~2_combout ),
	.datad(\U_controller|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\U_controller|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LessThan1~4 .lut_mask = 16'hFFFE;
defparam \U_controller|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N28
cycloneive_lcell_comb \U_controller|LessThan1~9 (
// Equation(s):
// \U_controller|LessThan1~9_combout  = (\U_controller|LessThan1~6_combout ) # ((\U_controller|LessThan1~8_combout ) # ((\U_controller|LessThan1~5_combout ) # (\U_controller|LessThan1~4_combout )))

	.dataa(\U_controller|LessThan1~6_combout ),
	.datab(\U_controller|LessThan1~8_combout ),
	.datac(\U_controller|LessThan1~5_combout ),
	.datad(\U_controller|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\U_controller|LessThan1~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LessThan1~9 .lut_mask = 16'hFFFE;
defparam \U_controller|LessThan1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N20
cycloneive_lcell_comb \U_controller|Selector128~0 (
// Equation(s):
// \U_controller|Selector128~0_combout  = (\U_controller|LessThan1~9_combout  & (((\U_controller|state.ST_SEND_TEST_CHAR_WAIT~q  & !\U_controller|LessThan2~9_combout )))) # (!\U_controller|LessThan1~9_combout  & ((\U_controller|state.ST_SEND_TEST_CHAR~q ) # 
// ((\U_controller|state.ST_SEND_TEST_CHAR_WAIT~q  & !\U_controller|LessThan2~9_combout ))))

	.dataa(\U_controller|LessThan1~9_combout ),
	.datab(\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.datac(\U_controller|state.ST_SEND_TEST_CHAR_WAIT~q ),
	.datad(\U_controller|LessThan2~9_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector128~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector128~0 .lut_mask = 16'h44F4;
defparam \U_controller|Selector128~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y20_N21
dffeas \U_controller|state.ST_SEND_TEST_CHAR_WAIT (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector128~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_SEND_TEST_CHAR_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_SEND_TEST_CHAR_WAIT .is_wysiwyg = "true";
defparam \U_controller|state.ST_SEND_TEST_CHAR_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N18
cycloneive_lcell_comb \U_controller|Selector126~0 (
// Equation(s):
// \U_controller|Selector126~0_combout  = (\U_controller|state.ST_IER~q ) # ((\U_controller|state.ST_SEND_TEST_CHAR_WAIT~q  & \U_controller|LessThan2~9_combout ))

	.dataa(gnd),
	.datab(\U_controller|state.ST_IER~q ),
	.datac(\U_controller|state.ST_SEND_TEST_CHAR_WAIT~q ),
	.datad(\U_controller|LessThan2~9_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector126~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector126~0 .lut_mask = 16'hFCCC;
defparam \U_controller|Selector126~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N4
cycloneive_lcell_comb \U_controller|Selector126~1 (
// Equation(s):
// \U_controller|Selector126~1_combout  = (\U_controller|Selector126~0_combout ) # ((\U_controller|state.ST_READ_DATA_COME~q  & (!\U_controller|Decoder0~1_combout  & !\U_controller|pre_state1.ST_IDLE~q )))

	.dataa(\U_controller|state.ST_READ_DATA_COME~q ),
	.datab(\U_controller|Selector126~0_combout ),
	.datac(\U_controller|Decoder0~1_combout ),
	.datad(\U_controller|pre_state1.ST_IDLE~q ),
	.cin(gnd),
	.combout(\U_controller|Selector126~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector126~1 .lut_mask = 16'hCCCE;
defparam \U_controller|Selector126~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y20_N5
dffeas \U_controller|state.ST_SEND_TEST_CHAR (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector126~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_SEND_TEST_CHAR .is_wysiwyg = "true";
defparam \U_controller|state.ST_SEND_TEST_CHAR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N0
cycloneive_lcell_comb \U_controller|Selector127~1 (
// Equation(s):
// \U_controller|Selector127~1_combout  = (\U_controller|state.ST_SEND_TEST_CHAR~q  & \U_controller|LessThan1~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|state.ST_SEND_TEST_CHAR~q ),
	.datad(\U_controller|LessThan1~9_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector127~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector127~1 .lut_mask = 16'hF000;
defparam \U_controller|Selector127~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N8
cycloneive_lcell_comb \U_controller|Selector127~2 (
// Equation(s):
// \U_controller|Selector127~2_combout  = (\U_controller|state.ST_CHECK_LSR~q  & (!\U_controller|Selector141~1_combout  & (!\Uregs|Mux7~5_combout  & \U_controller|r_MPR_irq~q )))

	.dataa(\U_controller|state.ST_CHECK_LSR~q ),
	.datab(\U_controller|Selector141~1_combout ),
	.datac(\Uregs|Mux7~5_combout ),
	.datad(\U_controller|r_MPR_irq~q ),
	.cin(gnd),
	.combout(\U_controller|Selector127~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector127~2 .lut_mask = 16'h0200;
defparam \U_controller|Selector127~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N30
cycloneive_lcell_comb \U_controller|Selector127~3 (
// Equation(s):
// \U_controller|Selector127~3_combout  = (\U_controller|state.ST_MPR_SENDPC_WAIT_3~q  & ((\U_controller|LessThan2~9_combout ) # ((!\U_controller|LessThan3~2_combout  & \U_controller|state.ST_ADS_SENDPC_WAIT_2~q )))) # 
// (!\U_controller|state.ST_MPR_SENDPC_WAIT_3~q  & (((!\U_controller|LessThan3~2_combout  & \U_controller|state.ST_ADS_SENDPC_WAIT_2~q ))))

	.dataa(\U_controller|state.ST_MPR_SENDPC_WAIT_3~q ),
	.datab(\U_controller|LessThan2~9_combout ),
	.datac(\U_controller|LessThan3~2_combout ),
	.datad(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.cin(gnd),
	.combout(\U_controller|Selector127~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector127~3 .lut_mask = 16'h8F88;
defparam \U_controller|Selector127~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N6
cycloneive_lcell_comb \U_controller|Selector127~0 (
// Equation(s):
// \U_controller|Selector127~0_combout  = (\U_controller|state.ST_READ_DATA_COME~q  & ((\U_controller|pre_state1.ST_IDLE~q  & (!\U_controller|pre_state1.ST_GET_SECOND_PARA~q )) # (!\U_controller|pre_state1.ST_IDLE~q  & ((\U_controller|Decoder0~1_combout 
// )))))

	.dataa(\U_controller|pre_state1.ST_IDLE~q ),
	.datab(\U_controller|pre_state1.ST_GET_SECOND_PARA~q ),
	.datac(\U_controller|Decoder0~1_combout ),
	.datad(\U_controller|state.ST_READ_DATA_COME~q ),
	.cin(gnd),
	.combout(\U_controller|Selector127~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector127~0 .lut_mask = 16'h7200;
defparam \U_controller|Selector127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N16
cycloneive_lcell_comb \U_controller|Selector127~4 (
// Equation(s):
// \U_controller|Selector127~4_combout  = (\U_controller|Selector127~1_combout ) # ((\U_controller|Selector127~2_combout ) # ((\U_controller|Selector127~3_combout ) # (\U_controller|Selector127~0_combout )))

	.dataa(\U_controller|Selector127~1_combout ),
	.datab(\U_controller|Selector127~2_combout ),
	.datac(\U_controller|Selector127~3_combout ),
	.datad(\U_controller|Selector127~0_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector127~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector127~4 .lut_mask = 16'hFFFE;
defparam \U_controller|Selector127~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y20_N17
dffeas \U_controller|state.ST_READ_LSR (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector127~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_READ_LSR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_READ_LSR .is_wysiwyg = "true";
defparam \U_controller|state.ST_READ_LSR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N2
cycloneive_lcell_comb \U_controller|state.ST_CHECK_LSR~feeder (
// Equation(s):
// \U_controller|state.ST_CHECK_LSR~feeder_combout  = \U_controller|state.ST_READ_LSR~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|state.ST_READ_LSR~q ),
	.cin(gnd),
	.combout(\U_controller|state.ST_CHECK_LSR~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|state.ST_CHECK_LSR~feeder .lut_mask = 16'hFF00;
defparam \U_controller|state.ST_CHECK_LSR~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y19_N3
dffeas \U_controller|state.ST_CHECK_LSR (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|state.ST_CHECK_LSR~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_CHECK_LSR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_CHECK_LSR .is_wysiwyg = "true";
defparam \U_controller|state.ST_CHECK_LSR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N24
cycloneive_lcell_comb \U_controller|state~57 (
// Equation(s):
// \U_controller|state~57_combout  = (\U_controller|state.ST_CHECK_LSR~q  & \Uregs|Mux7~5_combout )

	.dataa(gnd),
	.datab(\U_controller|state.ST_CHECK_LSR~q ),
	.datac(\Uregs|Mux7~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|state~57_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|state~57 .lut_mask = 16'hC0C0;
defparam \U_controller|state~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y19_N25
dffeas \U_controller|state.ST_READ_DATA_COME (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|state~57_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_READ_DATA_COME~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_READ_DATA_COME .is_wysiwyg = "true";
defparam \U_controller|state.ST_READ_DATA_COME .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N6
cycloneive_lcell_comb \U_controller|state~59 (
// Equation(s):
// \U_controller|state~59_combout  = (\U_controller|state.ST_READ_DATA_COME~q  & (\U_controller|pre_state1.ST_GET_SECOND_PARA~q  & \U_controller|pre_state2.ST_WRITE_MPR_INIT~q ))

	.dataa(gnd),
	.datab(\U_controller|state.ST_READ_DATA_COME~q ),
	.datac(\U_controller|pre_state1.ST_GET_SECOND_PARA~q ),
	.datad(\U_controller|pre_state2.ST_WRITE_MPR_INIT~q ),
	.cin(gnd),
	.combout(\U_controller|state~59_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|state~59 .lut_mask = 16'hC000;
defparam \U_controller|state~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y19_N7
dffeas \U_controller|state.ST_WRITE_MPR_INIT (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|state~59_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_WRITE_MPR_INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_WRITE_MPR_INIT .is_wysiwyg = "true";
defparam \U_controller|state.ST_WRITE_MPR_INIT .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y17_N25
dffeas \U_controller|state.ST_WRITE_MPR_EN (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|state.ST_WRITE_MPR_INIT~q ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_WRITE_MPR_EN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_WRITE_MPR_EN .is_wysiwyg = "true";
defparam \U_controller|state.ST_WRITE_MPR_EN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y17_N10
cycloneive_lcell_comb \U_controller|Selector123~0 (
// Equation(s):
// \U_controller|Selector123~0_combout  = (\U_controller|state.ST_IDLE~q  & (!\U_controller|state.ST_MPR_SENDPC~q  & !\U_controller|state.ST_WRITE_MPR_EN~q ))

	.dataa(gnd),
	.datab(\U_controller|state.ST_IDLE~q ),
	.datac(\U_controller|state.ST_MPR_SENDPC~q ),
	.datad(\U_controller|state.ST_WRITE_MPR_EN~q ),
	.cin(gnd),
	.combout(\U_controller|Selector123~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector123~0 .lut_mask = 16'h000C;
defparam \U_controller|Selector123~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y17_N18
cycloneive_lcell_comb \U_controller|Selector123~1 (
// Equation(s):
// \U_controller|Selector123~1_combout  = (\U_controller|state.ST_READ_MPR_EN~q ) # ((\U_controller|r_mpr_ren~q  & ((\U_controller|WideNor0~0_combout ) # (\U_controller|Selector123~0_combout ))))

	.dataa(\U_controller|state.ST_READ_MPR_EN~q ),
	.datab(\U_controller|WideNor0~0_combout ),
	.datac(\U_controller|r_mpr_ren~q ),
	.datad(\U_controller|Selector123~0_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector123~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector123~1 .lut_mask = 16'hFAEA;
defparam \U_controller|Selector123~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y17_N19
dffeas \U_controller|r_mpr_ren (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector123~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_ren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_ren .is_wysiwyg = "true";
defparam \U_controller|r_mpr_ren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y17_N8
cycloneive_lcell_comb \u_mpr121|Selector19~0 (
// Equation(s):
// \u_mpr121|Selector19~0_combout  = (\U_controller|r_mpr_wen~q ) # ((!\u_mpr121|r_mpr121_busy~0_combout  & ((\u_mpr121|r_state.ST_IDLE~q ) # (\U_controller|r_mpr_ren~q ))))

	.dataa(\U_controller|r_mpr_wen~q ),
	.datab(\u_mpr121|r_mpr121_busy~0_combout ),
	.datac(\u_mpr121|r_state.ST_IDLE~q ),
	.datad(\U_controller|r_mpr_ren~q ),
	.cin(gnd),
	.combout(\u_mpr121|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector19~0 .lut_mask = 16'hBBBA;
defparam \u_mpr121|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y17_N20
cycloneive_lcell_comb \u_mpr121|r_state.ST_IDLE~feeder (
// Equation(s):
// \u_mpr121|r_state.ST_IDLE~feeder_combout  = \u_mpr121|Selector19~0_combout 

	.dataa(gnd),
	.datab(\u_mpr121|Selector19~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_mpr121|r_state.ST_IDLE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_state.ST_IDLE~feeder .lut_mask = 16'hCCCC;
defparam \u_mpr121|r_state.ST_IDLE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y17_N21
dffeas \u_mpr121|r_state.ST_IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_state.ST_IDLE~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_state.ST_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_state.ST_IDLE .is_wysiwyg = "true";
defparam \u_mpr121|r_state.ST_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y17_N26
cycloneive_lcell_comb \u_mpr121|r_mpr121_busy~1 (
// Equation(s):
// \u_mpr121|r_mpr121_busy~1_combout  = (\u_mpr121|r_state.ST_IDLE~q  & (\u_mpr121|r_mpr121_busy~q  & ((!\u_mpr121|r_mpr121_busy~0_combout )))) # (!\u_mpr121|r_state.ST_IDLE~q  & ((\u_mpr121|r_mpr121_busy~q ) # ((\U_controller|r_mpr_wen~q ))))

	.dataa(\u_mpr121|r_state.ST_IDLE~q ),
	.datab(\u_mpr121|r_mpr121_busy~q ),
	.datac(\U_controller|r_mpr_wen~q ),
	.datad(\u_mpr121|r_mpr121_busy~0_combout ),
	.cin(gnd),
	.combout(\u_mpr121|r_mpr121_busy~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_mpr121_busy~1 .lut_mask = 16'h54DC;
defparam \u_mpr121|r_mpr121_busy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y17_N3
dffeas \u_mpr121|r_mpr121_busy (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_mpr121|r_mpr121_busy~1_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_mpr121_busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_mpr121_busy .is_wysiwyg = "true";
defparam \u_mpr121|r_mpr121_busy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y17_N30
cycloneive_lcell_comb \U_controller|Selector130~0 (
// Equation(s):
// \U_controller|Selector130~0_combout  = (\U_controller|state.ST_READ_MPR_EN~q ) # ((\U_controller|state.ST_READ_MPR_WAIT~q  & \u_mpr121|r_mpr121_busy~q ))

	.dataa(\U_controller|state.ST_READ_MPR_EN~q ),
	.datab(gnd),
	.datac(\U_controller|state.ST_READ_MPR_WAIT~q ),
	.datad(\u_mpr121|r_mpr121_busy~q ),
	.cin(gnd),
	.combout(\U_controller|Selector130~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector130~0 .lut_mask = 16'hFAAA;
defparam \U_controller|Selector130~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y17_N31
dffeas \U_controller|state.ST_READ_MPR_WAIT (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector130~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_READ_MPR_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_READ_MPR_WAIT .is_wysiwyg = "true";
defparam \U_controller|state.ST_READ_MPR_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y17_N4
cycloneive_lcell_comb \U_controller|state~53 (
// Equation(s):
// \U_controller|state~53_combout  = (\U_controller|state.ST_READ_MPR_WAIT~q  & !\u_mpr121|r_mpr121_busy~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|state.ST_READ_MPR_WAIT~q ),
	.datad(\u_mpr121|r_mpr121_busy~q ),
	.cin(gnd),
	.combout(\U_controller|state~53_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|state~53 .lut_mask = 16'h00F0;
defparam \U_controller|state~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y17_N5
dffeas \U_controller|state.ST_MPR_SENDPC (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|state~53_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_MPR_SENDPC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_MPR_SENDPC .is_wysiwyg = "true";
defparam \U_controller|state.ST_MPR_SENDPC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N16
cycloneive_lcell_comb \U_controller|Selector132~0 (
// Equation(s):
// \U_controller|Selector132~0_combout  = (\U_controller|state.ST_MPR_SENDPC~q ) # ((!\U_controller|LessThan2~9_combout  & \U_controller|state.ST_MPR_SENDPC_WAIT~q ))

	.dataa(\U_controller|state.ST_MPR_SENDPC~q ),
	.datab(\U_controller|LessThan2~9_combout ),
	.datac(\U_controller|state.ST_MPR_SENDPC_WAIT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector132~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector132~0 .lut_mask = 16'hBABA;
defparam \U_controller|Selector132~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y19_N17
dffeas \U_controller|state.ST_MPR_SENDPC_WAIT (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector132~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_MPR_SENDPC_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_MPR_SENDPC_WAIT .is_wysiwyg = "true";
defparam \U_controller|state.ST_MPR_SENDPC_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N0
cycloneive_lcell_comb \U_controller|state~52 (
// Equation(s):
// \U_controller|state~52_combout  = (\U_controller|state.ST_MPR_SENDPC_WAIT~q  & \U_controller|LessThan2~9_combout )

	.dataa(gnd),
	.datab(\U_controller|state.ST_MPR_SENDPC_WAIT~q ),
	.datac(gnd),
	.datad(\U_controller|LessThan2~9_combout ),
	.cin(gnd),
	.combout(\U_controller|state~52_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|state~52 .lut_mask = 16'hCC00;
defparam \U_controller|state~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y19_N1
dffeas \U_controller|state.ST_MPR_SENDPC_2 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|state~52_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_MPR_SENDPC_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_MPR_SENDPC_2 .is_wysiwyg = "true";
defparam \U_controller|state.ST_MPR_SENDPC_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N4
cycloneive_lcell_comb \U_controller|Selector133~0 (
// Equation(s):
// \U_controller|Selector133~0_combout  = (\U_controller|state.ST_MPR_SENDPC_2~q ) # ((\U_controller|state.ST_MPR_SENDPC_WAIT_2~q  & !\U_controller|LessThan2~9_combout ))

	.dataa(gnd),
	.datab(\U_controller|state.ST_MPR_SENDPC_2~q ),
	.datac(\U_controller|state.ST_MPR_SENDPC_WAIT_2~q ),
	.datad(\U_controller|LessThan2~9_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector133~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector133~0 .lut_mask = 16'hCCFC;
defparam \U_controller|Selector133~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y17_N5
dffeas \U_controller|state.ST_MPR_SENDPC_WAIT_2 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector133~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_MPR_SENDPC_WAIT_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_MPR_SENDPC_WAIT_2 .is_wysiwyg = "true";
defparam \U_controller|state.ST_MPR_SENDPC_WAIT_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N0
cycloneive_lcell_comb \U_controller|state~51 (
// Equation(s):
// \U_controller|state~51_combout  = (\U_controller|state.ST_MPR_SENDPC_WAIT_2~q  & \U_controller|LessThan2~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|state.ST_MPR_SENDPC_WAIT_2~q ),
	.datad(\U_controller|LessThan2~9_combout ),
	.cin(gnd),
	.combout(\U_controller|state~51_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|state~51 .lut_mask = 16'hF000;
defparam \U_controller|state~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y17_N1
dffeas \U_controller|state.ST_MPR_SENDPC_3 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|state~51_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_MPR_SENDPC_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_MPR_SENDPC_3 .is_wysiwyg = "true";
defparam \U_controller|state.ST_MPR_SENDPC_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N24
cycloneive_lcell_comb \U_controller|Selector134~1 (
// Equation(s):
// \U_controller|Selector134~1_combout  = (\U_controller|state.ST_MPR_SENDPC_3~q ) # ((\U_controller|state.ST_MPR_SENDPC_WAIT_3~q  & !\U_controller|LessThan2~9_combout ))

	.dataa(gnd),
	.datab(\U_controller|state.ST_MPR_SENDPC_3~q ),
	.datac(\U_controller|state.ST_MPR_SENDPC_WAIT_3~q ),
	.datad(\U_controller|LessThan2~9_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector134~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector134~1 .lut_mask = 16'hCCFC;
defparam \U_controller|Selector134~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y17_N25
dffeas \U_controller|state.ST_MPR_SENDPC_WAIT_3 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector134~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_MPR_SENDPC_WAIT_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_MPR_SENDPC_WAIT_3 .is_wysiwyg = "true";
defparam \U_controller|state.ST_MPR_SENDPC_WAIT_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N8
cycloneive_lcell_comb \U_controller|Selector134~0 (
// Equation(s):
// \U_controller|Selector134~0_combout  = (\U_controller|state.ST_MPR_SENDPC_WAIT_3~q  & !\U_controller|LessThan2~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|state.ST_MPR_SENDPC_WAIT_3~q ),
	.datad(\U_controller|LessThan2~9_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector134~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector134~0 .lut_mask = 16'h00F0;
defparam \U_controller|Selector134~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N12
cycloneive_lcell_comb \U_controller|WideOr34~0 (
// Equation(s):
// \U_controller|WideOr34~0_combout  = (\U_controller|state.ST_IDLE~q  & (!\U_controller|state.ST_ADS_SENDPC_WAIT_2~q  & (!\U_controller|state.ST_MPR_SENDPC_WAIT_3~q  & !\U_controller|state.ST_READ_DATA_COME~q )))

	.dataa(\U_controller|state.ST_IDLE~q ),
	.datab(\U_controller|state.ST_ADS_SENDPC_WAIT_2~q ),
	.datac(\U_controller|state.ST_MPR_SENDPC_WAIT_3~q ),
	.datad(\U_controller|state.ST_READ_DATA_COME~q ),
	.cin(gnd),
	.combout(\U_controller|WideOr34~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|WideOr34~0 .lut_mask = 16'h0002;
defparam \U_controller|WideOr34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N10
cycloneive_lcell_comb \U_controller|Selector85~0 (
// Equation(s):
// \U_controller|Selector85~0_combout  = (!\U_controller|WideNor0~0_combout  & (!\U_controller|Selector134~0_combout  & (!\U_controller|Selector144~0_combout  & !\U_controller|WideOr34~0_combout )))

	.dataa(\U_controller|WideNor0~0_combout ),
	.datab(\U_controller|Selector134~0_combout ),
	.datac(\U_controller|Selector144~0_combout ),
	.datad(\U_controller|WideOr34~0_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector85~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector85~0 .lut_mask = 16'h0001;
defparam \U_controller|Selector85~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N24
cycloneive_lcell_comb \U_controller|Selector150~5 (
// Equation(s):
// \U_controller|Selector150~5_combout  = (!\U_controller|pre_state1.ST_IDLE~q  & (\U_controller|WideOr1~1_combout  & \U_controller|state.ST_READ_DATA_COME~q ))

	.dataa(\U_controller|pre_state1.ST_IDLE~q ),
	.datab(gnd),
	.datac(\U_controller|WideOr1~1_combout ),
	.datad(\U_controller|state.ST_READ_DATA_COME~q ),
	.cin(gnd),
	.combout(\U_controller|Selector150~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector150~5 .lut_mask = 16'h5000;
defparam \U_controller|Selector150~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N22
cycloneive_lcell_comb \U_controller|Selector85~1 (
// Equation(s):
// \U_controller|Selector85~1_combout  = (\U_controller|Selector150~5_combout ) # ((!\U_controller|Selector85~0_combout  & \U_controller|pre_state1.ST_GET_FIRST_PARA~q ))

	.dataa(\U_controller|Selector85~0_combout ),
	.datab(gnd),
	.datac(\U_controller|pre_state1.ST_GET_FIRST_PARA~q ),
	.datad(\U_controller|Selector150~5_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector85~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector85~1 .lut_mask = 16'hFF50;
defparam \U_controller|Selector85~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y20_N23
dffeas \U_controller|pre_state1.ST_GET_FIRST_PARA (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector85~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|pre_state1.ST_GET_FIRST_PARA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|pre_state1.ST_GET_FIRST_PARA .is_wysiwyg = "true";
defparam \U_controller|pre_state1.ST_GET_FIRST_PARA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N28
cycloneive_lcell_comb \U_controller|Selector86~0 (
// Equation(s):
// \U_controller|Selector86~0_combout  = (\U_controller|pre_state1.ST_GET_SECOND_PARA~q  & (((\U_controller|state.ST_READ_DATA_COME~q  & !\U_controller|WideOr1~1_combout )) # (!\U_controller|Selector85~0_combout )))

	.dataa(\U_controller|Selector85~0_combout ),
	.datab(\U_controller|state.ST_READ_DATA_COME~q ),
	.datac(\U_controller|WideOr1~1_combout ),
	.datad(\U_controller|pre_state1.ST_GET_SECOND_PARA~q ),
	.cin(gnd),
	.combout(\U_controller|Selector86~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector86~0 .lut_mask = 16'h5D00;
defparam \U_controller|Selector86~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N2
cycloneive_lcell_comb \U_controller|Selector86~1 (
// Equation(s):
// \U_controller|Selector86~1_combout  = (\U_controller|Selector86~0_combout ) # ((\U_controller|Selector152~0_combout  & ((\U_controller|pre_state1.ST_GET_FIRST_PARA~q ) # (\U_controller|pre_state1.ST_GET_SECOND_PARA~q ))))

	.dataa(\U_controller|pre_state1.ST_GET_FIRST_PARA~q ),
	.datab(\U_controller|Selector152~0_combout ),
	.datac(\U_controller|pre_state1.ST_GET_SECOND_PARA~q ),
	.datad(\U_controller|Selector86~0_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector86~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector86~1 .lut_mask = 16'hFFC8;
defparam \U_controller|Selector86~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y20_N3
dffeas \U_controller|pre_state1.ST_GET_SECOND_PARA (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector86~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|pre_state1.ST_GET_SECOND_PARA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|pre_state1.ST_GET_SECOND_PARA .is_wysiwyg = "true";
defparam \U_controller|pre_state1.ST_GET_SECOND_PARA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N12
cycloneive_lcell_comb \U_controller|state~54 (
// Equation(s):
// \U_controller|state~54_combout  = (\U_controller|pre_state1.ST_GET_SECOND_PARA~q  & (\U_controller|pre_state2.ST_MPR_IRQ~q  & \U_controller|state.ST_READ_DATA_COME~q ))

	.dataa(\U_controller|pre_state1.ST_GET_SECOND_PARA~q ),
	.datab(\U_controller|pre_state2.ST_MPR_IRQ~q ),
	.datac(gnd),
	.datad(\U_controller|state.ST_READ_DATA_COME~q ),
	.cin(gnd),
	.combout(\U_controller|state~54_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|state~54 .lut_mask = 16'h8800;
defparam \U_controller|state~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y19_N13
dffeas \U_controller|state.ST_MPR_IRQ (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|state~54_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_MPR_IRQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_MPR_IRQ .is_wysiwyg = "true";
defparam \U_controller|state.ST_MPR_IRQ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N18
cycloneive_lcell_comb \U_controller|WideNor0~0 (
// Equation(s):
// \U_controller|WideNor0~0_combout  = (\U_controller|state.ST_MPR_IRQ~q ) # ((\U_controller|state.ST_ADS_RDATAC_SEND_RESULTS~q ) # (\U_controller|state.ST_ADS_RDATA_INIT~q ))

	.dataa(\U_controller|state.ST_MPR_IRQ~q ),
	.datab(gnd),
	.datac(\U_controller|state.ST_ADS_RDATAC_SEND_RESULTS~q ),
	.datad(\U_controller|state.ST_ADS_RDATA_INIT~q ),
	.cin(gnd),
	.combout(\U_controller|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|WideNor0~0 .lut_mask = 16'hFFFA;
defparam \U_controller|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N4
cycloneive_lcell_comb \U_controller|Selector147~0 (
// Equation(s):
// \U_controller|Selector147~0_combout  = (\U_controller|Selector150~5_combout ) # ((\U_controller|Selector150~2_combout  & (\U_controller|Selector150~0_combout )) # (!\U_controller|Selector150~2_combout  & ((\U_controller|pre_state2.ST_IDLE~q ))))

	.dataa(\U_controller|Selector150~2_combout ),
	.datab(\U_controller|Selector150~0_combout ),
	.datac(\U_controller|pre_state2.ST_IDLE~q ),
	.datad(\U_controller|Selector150~5_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector147~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector147~0 .lut_mask = 16'hFFD8;
defparam \U_controller|Selector147~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y20_N5
dffeas \U_controller|pre_state2.ST_IDLE (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector147~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|pre_state2.ST_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|pre_state2.ST_IDLE .is_wysiwyg = "true";
defparam \U_controller|pre_state2.ST_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N30
cycloneive_lcell_comb \U_controller|Selector125~2 (
// Equation(s):
// \U_controller|Selector125~2_combout  = (!\U_controller|WideNor0~0_combout  & (((\U_controller|pre_state2.ST_IDLE~q ) # (!\U_controller|state.ST_READ_DATA_COME~q )) # (!\U_controller|pre_state1.ST_GET_SECOND_PARA~q )))

	.dataa(\U_controller|WideNor0~0_combout ),
	.datab(\U_controller|pre_state1.ST_GET_SECOND_PARA~q ),
	.datac(\U_controller|state.ST_READ_DATA_COME~q ),
	.datad(\U_controller|pre_state2.ST_IDLE~q ),
	.cin(gnd),
	.combout(\U_controller|Selector125~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector125~2 .lut_mask = 16'h5515;
defparam \U_controller|Selector125~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y20_N31
dffeas \U_controller|state.ST_IDLE (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector125~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_IDLE .is_wysiwyg = "true";
defparam \U_controller|state.ST_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y17_N18
cycloneive_lcell_comb \U_controller|state.ST_DL_MSB~0 (
// Equation(s):
// \U_controller|state.ST_DL_MSB~0_combout  = !\U_controller|state.ST_IDLE~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|state.ST_IDLE~q ),
	.cin(gnd),
	.combout(\U_controller|state.ST_DL_MSB~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|state.ST_DL_MSB~0 .lut_mask = 16'h00FF;
defparam \U_controller|state.ST_DL_MSB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y17_N19
dffeas \U_controller|state.ST_DL_MSB (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|state.ST_DL_MSB~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_DL_MSB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_DL_MSB .is_wysiwyg = "true";
defparam \U_controller|state.ST_DL_MSB .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y17_N4
cycloneive_lcell_comb \U_controller|state.ST_DL_LSB~feeder (
// Equation(s):
// \U_controller|state.ST_DL_LSB~feeder_combout  = \U_controller|state.ST_DL_MSB~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|state.ST_DL_MSB~q ),
	.cin(gnd),
	.combout(\U_controller|state.ST_DL_LSB~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|state.ST_DL_LSB~feeder .lut_mask = 16'hFF00;
defparam \U_controller|state.ST_DL_LSB~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y17_N5
dffeas \U_controller|state.ST_DL_LSB (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|state.ST_DL_LSB~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_DL_LSB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_DL_LSB .is_wysiwyg = "true";
defparam \U_controller|state.ST_DL_LSB .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y17_N11
dffeas \U_controller|state.ST_LCR (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|state.ST_DL_LSB~q ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_LCR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_LCR .is_wysiwyg = "true";
defparam \U_controller|state.ST_LCR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y17_N2
cycloneive_lcell_comb \U_controller|Selector9~0 (
// Equation(s):
// \U_controller|Selector9~0_combout  = (\U_controller|state.ST_LCR~q ) # ((\U_controller|state.ST_DL_MSB~q ) # ((\U_controller|state.ST_IER~q ) # (!\U_controller|state.ST_IDLE~q )))

	.dataa(\U_controller|state.ST_LCR~q ),
	.datab(\U_controller|state.ST_DL_MSB~q ),
	.datac(\U_controller|state.ST_IER~q ),
	.datad(\U_controller|state.ST_IDLE~q ),
	.cin(gnd),
	.combout(\U_controller|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector9~0 .lut_mask = 16'hFEFF;
defparam \U_controller|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N30
cycloneive_lcell_comb \U_controller|Selector9~1 (
// Equation(s):
// \U_controller|Selector9~1_combout  = (\U_controller|Selector9~0_combout ) # ((\U_controller|WideOr11~2_combout ) # ((\U_controller|uart_addr_o [0] & !\U_controller|Selector8~0_combout )))

	.dataa(\U_controller|Selector9~0_combout ),
	.datab(\U_controller|WideOr11~2_combout ),
	.datac(\U_controller|uart_addr_o [0]),
	.datad(\U_controller|Selector8~0_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector9~1 .lut_mask = 16'hEEFE;
defparam \U_controller|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y17_N31
dffeas \U_controller|uart_addr_o[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|uart_addr_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|uart_addr_o[0] .is_wysiwyg = "true";
defparam \U_controller|uart_addr_o[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N28
cycloneive_lcell_comb \Uregs|wb_dat_o~0 (
// Equation(s):
// \Uregs|wb_dat_o~0_combout  = (\Uregs|lcr [7] & ((\Uregs|dl [8]))) # (!\Uregs|lcr [7] & (\Uregs|ier [0]))

	.dataa(\Uregs|lcr [7]),
	.datab(gnd),
	.datac(\Uregs|ier [0]),
	.datad(\Uregs|dl [8]),
	.cin(gnd),
	.combout(\Uregs|wb_dat_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|wb_dat_o~0 .lut_mask = 16'hFA50;
defparam \Uregs|wb_dat_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y19_N5
dffeas \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[9] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|rf_data_in [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N13
dffeas \Uregs|receiver|fifo_rx|rfifo|ram~1 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uregs|receiver|rf_data_in [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|receiver|fifo_rx|rfifo|ram~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|receiver|fifo_rx|rfifo|ram~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|receiver|fifo_rx|rfifo|ram~1 .is_wysiwyg = "true";
defparam \Uregs|receiver|fifo_rx|rfifo|ram~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N12
cycloneive_lcell_comb \Uregs|wb_dat_o~1 (
// Equation(s):
// \Uregs|wb_dat_o~1_combout  = (\Uregs|receiver|fifo_rx|rfifo|ram~0_q  & ((\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\Uregs|receiver|fifo_rx|rfifo|ram~0_q  & (\Uregs|receiver|fifo_rx|rfifo|ram~1_q ))

	.dataa(gnd),
	.datab(\Uregs|receiver|fifo_rx|rfifo|ram~0_q ),
	.datac(\Uregs|receiver|fifo_rx|rfifo|ram~1_q ),
	.datad(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\Uregs|wb_dat_o~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|wb_dat_o~1 .lut_mask = 16'hFC30;
defparam \Uregs|wb_dat_o~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N4
cycloneive_lcell_comb \Uregs|wb_dat_o~2 (
// Equation(s):
// \Uregs|wb_dat_o~2_combout  = (!\Uregs|lcr [7] & ((\Uregs|receiver|fifo_rx|rfifo|ram~11_combout  & ((\Uregs|wb_dat_o~1_combout ))) # (!\Uregs|receiver|fifo_rx|rfifo|ram~11_combout  & (\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [9]))))

	.dataa(\Uregs|lcr [7]),
	.datab(\Uregs|receiver|fifo_rx|rfifo|ram~11_combout ),
	.datac(\Uregs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass [9]),
	.datad(\Uregs|wb_dat_o~1_combout ),
	.cin(gnd),
	.combout(\Uregs|wb_dat_o~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|wb_dat_o~2 .lut_mask = 16'h5410;
defparam \Uregs|wb_dat_o~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N2
cycloneive_lcell_comb \Uregs|wb_dat_o~3 (
// Equation(s):
// \Uregs|wb_dat_o~3_combout  = (\Uregs|wb_dat_o~2_combout ) # ((\Uregs|lcr [7] & \Uregs|dl [0]))

	.dataa(gnd),
	.datab(\Uregs|lcr [7]),
	.datac(\Uregs|wb_dat_o~2_combout ),
	.datad(\Uregs|dl [0]),
	.cin(gnd),
	.combout(\Uregs|wb_dat_o~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|wb_dat_o~3 .lut_mask = 16'hFCF0;
defparam \Uregs|wb_dat_o~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N22
cycloneive_lcell_comb \Uregs|Mux7~3 (
// Equation(s):
// \Uregs|Mux7~3_combout  = (\U_controller|uart_addr_o [0] & ((\Uregs|wb_dat_o~0_combout ) # ((\U_controller|uart_addr_o [1])))) # (!\U_controller|uart_addr_o [0] & (((!\U_controller|uart_addr_o [1] & \Uregs|wb_dat_o~3_combout ))))

	.dataa(\U_controller|uart_addr_o [0]),
	.datab(\Uregs|wb_dat_o~0_combout ),
	.datac(\U_controller|uart_addr_o [1]),
	.datad(\Uregs|wb_dat_o~3_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux7~3 .lut_mask = 16'hADA8;
defparam \Uregs|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N30
cycloneive_lcell_comb \Uregs|Mux7~4 (
// Equation(s):
// \Uregs|Mux7~4_combout  = (\Uregs|Mux7~3_combout  & (((!\Uregs|lcr [0]) # (!\U_controller|uart_addr_o [1])))) # (!\Uregs|Mux7~3_combout  & (!\Uregs|iir [0] & (\U_controller|uart_addr_o [1])))

	.dataa(\Uregs|Mux7~3_combout ),
	.datab(\Uregs|iir [0]),
	.datac(\U_controller|uart_addr_o [1]),
	.datad(\Uregs|lcr [0]),
	.cin(gnd),
	.combout(\Uregs|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux7~4 .lut_mask = 16'h1ABA;
defparam \Uregs|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y18_N11
dffeas \Uregs|scratch[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|uart_wdata_o [0]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uregs|always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|scratch [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|scratch[0] .is_wysiwyg = "true";
defparam \Uregs|scratch[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N14
cycloneive_lcell_comb \Uregs|lsr0r~2 (
// Equation(s):
// \Uregs|lsr0r~2_combout  = (\Uregs|lsr0r~0_combout  & (\Uregs|receiver|fifo_rx|count [0] & (!\Uregs|receiver|rf_push_pulse~combout  & \Uregs|rf_pop~q )))

	.dataa(\Uregs|lsr0r~0_combout ),
	.datab(\Uregs|receiver|fifo_rx|count [0]),
	.datac(\Uregs|receiver|rf_push_pulse~combout ),
	.datad(\Uregs|rf_pop~q ),
	.cin(gnd),
	.combout(\Uregs|lsr0r~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|lsr0r~2 .lut_mask = 16'h0800;
defparam \Uregs|lsr0r~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N18
cycloneive_lcell_comb \Uregs|lsr0 (
// Equation(s):
// \Uregs|lsr0~combout  = (!\Uregs|receiver|rf_push_q~q  & (!\Uregs|receiver|fifo_rx|count [0] & (\Uregs|receiver|rf_push~q  & \Uregs|lsr0r~0_combout )))

	.dataa(\Uregs|receiver|rf_push_q~q ),
	.datab(\Uregs|receiver|fifo_rx|count [0]),
	.datac(\Uregs|receiver|rf_push~q ),
	.datad(\Uregs|lsr0r~0_combout ),
	.cin(gnd),
	.combout(\Uregs|lsr0~combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|lsr0 .lut_mask = 16'h1000;
defparam \Uregs|lsr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y20_N19
dffeas \Uregs|lsr0_d (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|lsr0~combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|lsr0_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|lsr0_d .is_wysiwyg = "true";
defparam \Uregs|lsr0_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N28
cycloneive_lcell_comb \Uregs|lsr0r~1 (
// Equation(s):
// \Uregs|lsr0r~1_combout  = (\Uregs|lsr0r~0_combout  & (!\Uregs|receiver|fifo_rx|count [0] & (\Uregs|receiver|rf_push_pulse~combout  & !\Uregs|lsr0_d~q )))

	.dataa(\Uregs|lsr0r~0_combout ),
	.datab(\Uregs|receiver|fifo_rx|count [0]),
	.datac(\Uregs|receiver|rf_push_pulse~combout ),
	.datad(\Uregs|lsr0_d~q ),
	.cin(gnd),
	.combout(\Uregs|lsr0r~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|lsr0r~1 .lut_mask = 16'h0020;
defparam \Uregs|lsr0r~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N26
cycloneive_lcell_comb \Uregs|lsr0r~3 (
// Equation(s):
// \Uregs|lsr0r~3_combout  = (!\Uregs|lsr0r~2_combout  & (!\Uregs|rx_reset~q  & ((\Uregs|lsr0r~q ) # (\Uregs|lsr0r~1_combout ))))

	.dataa(\Uregs|lsr0r~2_combout ),
	.datab(\Uregs|rx_reset~q ),
	.datac(\Uregs|lsr0r~q ),
	.datad(\Uregs|lsr0r~1_combout ),
	.cin(gnd),
	.combout(\Uregs|lsr0r~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|lsr0r~3 .lut_mask = 16'h1110;
defparam \Uregs|lsr0r~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N27
dffeas \Uregs|lsr0r (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Uregs|lsr0r~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uregs|lsr0r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uregs|lsr0r .is_wysiwyg = "true";
defparam \Uregs|lsr0r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N10
cycloneive_lcell_comb \Uregs|Mux7~2 (
// Equation(s):
// \Uregs|Mux7~2_combout  = (\U_controller|uart_addr_o [1] & (\Uregs|scratch [0])) # (!\U_controller|uart_addr_o [1] & ((\Uregs|lsr0r~q )))

	.dataa(\U_controller|uart_addr_o [1]),
	.datab(gnd),
	.datac(\Uregs|scratch [0]),
	.datad(\Uregs|lsr0r~q ),
	.cin(gnd),
	.combout(\Uregs|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux7~2 .lut_mask = 16'hF5A0;
defparam \Uregs|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N0
cycloneive_lcell_comb \Uregs|Mux7~5 (
// Equation(s):
// \Uregs|Mux7~5_combout  = (\U_controller|uart_addr_o [2] & (\U_controller|uart_addr_o [0] & ((\Uregs|Mux7~2_combout )))) # (!\U_controller|uart_addr_o [2] & (((\Uregs|Mux7~4_combout ))))

	.dataa(\U_controller|uart_addr_o [0]),
	.datab(\U_controller|uart_addr_o [2]),
	.datac(\Uregs|Mux7~4_combout ),
	.datad(\Uregs|Mux7~2_combout ),
	.cin(gnd),
	.combout(\Uregs|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|Mux7~5 .lut_mask = 16'hB830;
defparam \Uregs|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y17_N0
cycloneive_lcell_comb \U_controller|Selector129~0 (
// Equation(s):
// \U_controller|Selector129~0_combout  = (\U_controller|pre_state2.ST_READ_MPR_INIT~q  & ((\U_controller|Selector145~0_combout ) # ((!\u_mpr121|r_mpr121_busy~q  & \U_controller|state.ST_WRITE_MPR_WAIT~q )))) # (!\U_controller|pre_state2.ST_READ_MPR_INIT~q  
// & (!\u_mpr121|r_mpr121_busy~q  & ((\U_controller|state.ST_WRITE_MPR_WAIT~q ))))

	.dataa(\U_controller|pre_state2.ST_READ_MPR_INIT~q ),
	.datab(\u_mpr121|r_mpr121_busy~q ),
	.datac(\U_controller|Selector145~0_combout ),
	.datad(\U_controller|state.ST_WRITE_MPR_WAIT~q ),
	.cin(gnd),
	.combout(\U_controller|Selector129~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector129~0 .lut_mask = 16'hB3A0;
defparam \U_controller|Selector129~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N22
cycloneive_lcell_comb \U_controller|Selector129~1 (
// Equation(s):
// \U_controller|Selector129~1_combout  = (\U_controller|Selector129~0_combout ) # ((!\Uregs|Mux7~5_combout  & (\U_controller|state.ST_CHECK_LSR~q  & !\U_controller|r_MPR_irq~q )))

	.dataa(\Uregs|Mux7~5_combout ),
	.datab(\U_controller|Selector129~0_combout ),
	.datac(\U_controller|state.ST_CHECK_LSR~q ),
	.datad(\U_controller|r_MPR_irq~q ),
	.cin(gnd),
	.combout(\U_controller|Selector129~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector129~1 .lut_mask = 16'hCCDC;
defparam \U_controller|Selector129~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y19_N23
dffeas \U_controller|state.ST_READ_MPR_INIT (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector129~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_READ_MPR_INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_READ_MPR_INIT .is_wysiwyg = "true";
defparam \U_controller|state.ST_READ_MPR_INIT .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y19_N9
dffeas \U_controller|state.ST_READ_MPR_EN (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|state.ST_READ_MPR_INIT~q ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|state.ST_READ_MPR_EN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|state.ST_READ_MPR_EN .is_wysiwyg = "true";
defparam \U_controller|state.ST_READ_MPR_EN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y17_N12
cycloneive_lcell_comb \U_controller|Selector122~0 (
// Equation(s):
// \U_controller|Selector122~0_combout  = (!\U_controller|state.ST_READ_MPR_EN~q  & (\U_controller|state.ST_IDLE~q  & !\U_controller|state.ST_MPR_SENDPC~q ))

	.dataa(\U_controller|state.ST_READ_MPR_EN~q ),
	.datab(\U_controller|state.ST_IDLE~q ),
	.datac(\U_controller|state.ST_MPR_SENDPC~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|Selector122~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector122~0 .lut_mask = 16'h0404;
defparam \U_controller|Selector122~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y17_N6
cycloneive_lcell_comb \U_controller|Selector122~1 (
// Equation(s):
// \U_controller|Selector122~1_combout  = (\U_controller|state.ST_WRITE_MPR_EN~q ) # ((\U_controller|r_mpr_wen~q  & ((\U_controller|Selector122~0_combout ) # (\U_controller|WideNor0~0_combout ))))

	.dataa(\U_controller|Selector122~0_combout ),
	.datab(\U_controller|state.ST_WRITE_MPR_EN~q ),
	.datac(\U_controller|r_mpr_wen~q ),
	.datad(\U_controller|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\U_controller|Selector122~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Selector122~1 .lut_mask = 16'hFCEC;
defparam \U_controller|Selector122~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y17_N7
dffeas \U_controller|r_mpr_wen (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|Selector122~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_wen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_wen .is_wysiwyg = "true";
defparam \U_controller|r_mpr_wen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y13_N28
cycloneive_lcell_comb \u_mpr121|LessThan1~11 (
// Equation(s):
// \u_mpr121|LessThan1~11_combout  = (\u_mpr121|LessThan1~4_combout ) # (!\u_mpr121|LessThan1~10_combout )

	.dataa(gnd),
	.datab(\u_mpr121|LessThan1~10_combout ),
	.datac(gnd),
	.datad(\u_mpr121|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\u_mpr121|LessThan1~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|LessThan1~11 .lut_mask = 16'hFF33;
defparam \u_mpr121|LessThan1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y13_N4
cycloneive_lcell_comb \u_mpr121|Selector27~0 (
// Equation(s):
// \u_mpr121|Selector27~0_combout  = (\u_mpr121|r_state.ST_I2C_READ_GET_DATA~q ) # ((\u_mpr121|r_state.ST_I2C_READ_WAIT_FINISH~q  & ((\U_controller|r_mpr_wen~q ) # (!\u_mpr121|LessThan1~11_combout ))))

	.dataa(\U_controller|r_mpr_wen~q ),
	.datab(\u_mpr121|r_state.ST_I2C_READ_WAIT_FINISH~q ),
	.datac(\u_mpr121|r_state.ST_I2C_READ_GET_DATA~q ),
	.datad(\u_mpr121|LessThan1~11_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector27~0 .lut_mask = 16'hF8FC;
defparam \u_mpr121|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y13_N29
dffeas \u_mpr121|r_state.ST_I2C_READ_WAIT_FINISH (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_mpr121|Selector27~0_combout ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_state.ST_I2C_READ_WAIT_FINISH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_state.ST_I2C_READ_WAIT_FINISH .is_wysiwyg = "true";
defparam \u_mpr121|r_state.ST_I2C_READ_WAIT_FINISH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y13_N12
cycloneive_lcell_comb \u_mpr121|WideOr28~0 (
// Equation(s):
// \u_mpr121|WideOr28~0_combout  = (!\u_mpr121|r_state.ST_I2C_WRITE_WAIT_FINISH~q  & !\u_mpr121|r_state.ST_I2C_READ_WAIT_FINISH~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_mpr121|r_state.ST_I2C_WRITE_WAIT_FINISH~q ),
	.datad(\u_mpr121|r_state.ST_I2C_READ_WAIT_FINISH~q ),
	.cin(gnd),
	.combout(\u_mpr121|WideOr28~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|WideOr28~0 .lut_mask = 16'h000F;
defparam \u_mpr121|WideOr28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N18
cycloneive_lcell_comb \u_mpr121|r_state.ST_I2C_WRITE_START~feeder (
// Equation(s):
// \u_mpr121|r_state.ST_I2C_WRITE_START~feeder_combout  = \u_mpr121|r_state.ST_I2C_WRITE_INIT~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_mpr121|r_state.ST_I2C_WRITE_INIT~q ),
	.cin(gnd),
	.combout(\u_mpr121|r_state.ST_I2C_WRITE_START~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_state.ST_I2C_WRITE_START~feeder .lut_mask = 16'hFF00;
defparam \u_mpr121|r_state.ST_I2C_WRITE_START~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y14_N19
dffeas \u_mpr121|r_state.ST_I2C_WRITE_START (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_state.ST_I2C_WRITE_START~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_state.ST_I2C_WRITE_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_state.ST_I2C_WRITE_START .is_wysiwyg = "true";
defparam \u_mpr121|r_state.ST_I2C_WRITE_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N10
cycloneive_lcell_comb \u_mpr121|Selector20~0 (
// Equation(s):
// \u_mpr121|Selector20~0_combout  = (\u_mpr121|r_state.ST_I2C_WRITE_START~q ) # ((!\u_mpr121|Ui2c|data_in_ready_reg~q  & \u_mpr121|r_state.ST_I2C_WRITE_GET_DATA~q ))

	.dataa(\u_mpr121|Ui2c|data_in_ready_reg~q ),
	.datab(gnd),
	.datac(\u_mpr121|r_state.ST_I2C_WRITE_GET_DATA~q ),
	.datad(\u_mpr121|r_state.ST_I2C_WRITE_START~q ),
	.cin(gnd),
	.combout(\u_mpr121|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector20~0 .lut_mask = 16'hFF50;
defparam \u_mpr121|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y12_N11
dffeas \u_mpr121|r_state.ST_I2C_WRITE_GET_DATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_state.ST_I2C_WRITE_GET_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_state.ST_I2C_WRITE_GET_DATA .is_wysiwyg = "true";
defparam \u_mpr121|r_state.ST_I2C_WRITE_GET_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N6
cycloneive_lcell_comb \u_mpr121|Selector21~0 (
// Equation(s):
// \u_mpr121|Selector21~0_combout  = (\u_mpr121|Ui2c|data_in_ready_reg~q  & ((\u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA~q ) # (\u_mpr121|r_state.ST_I2C_WRITE_GET_DATA~q )))

	.dataa(\u_mpr121|Ui2c|data_in_ready_reg~q ),
	.datab(gnd),
	.datac(\u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA~q ),
	.datad(\u_mpr121|r_state.ST_I2C_WRITE_GET_DATA~q ),
	.cin(gnd),
	.combout(\u_mpr121|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector21~0 .lut_mask = 16'hAAA0;
defparam \u_mpr121|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y12_N7
dffeas \u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA .is_wysiwyg = "true";
defparam \u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N10
cycloneive_lcell_comb \u_mpr121|Selector22~0 (
// Equation(s):
// \u_mpr121|Selector22~0_combout  = (!\u_mpr121|Ui2c|data_in_ready_reg~q  & ((\u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q ) # (\u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA~q )))

	.dataa(gnd),
	.datab(\u_mpr121|Ui2c|data_in_ready_reg~q ),
	.datac(\u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q ),
	.datad(\u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA~q ),
	.cin(gnd),
	.combout(\u_mpr121|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector22~0 .lut_mask = 16'h3330;
defparam \u_mpr121|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y14_N11
dffeas \u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2 .is_wysiwyg = "true";
defparam \u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N20
cycloneive_lcell_comb \u_mpr121|WideOr15~0 (
// Equation(s):
// \u_mpr121|WideOr15~0_combout  = (!\u_mpr121|r_state.ST_I2C_WRITE_GET_DATA~q  & (!\u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q  & !\u_mpr121|r_state.ST_I2C_READ_1~q ))

	.dataa(\u_mpr121|r_state.ST_I2C_WRITE_GET_DATA~q ),
	.datab(gnd),
	.datac(\u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q ),
	.datad(\u_mpr121|r_state.ST_I2C_READ_1~q ),
	.cin(gnd),
	.combout(\u_mpr121|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|WideOr15~0 .lut_mask = 16'h0005;
defparam \u_mpr121|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N22
cycloneive_lcell_comb \u_mpr121|Selector6~2 (
// Equation(s):
// \u_mpr121|Selector6~2_combout  = ((\u_mpr121|r_state.ST_I2C_WRITE_GET_DATA2~q ) # ((\u_mpr121|r_state.ST_I2C_READ_GET_DATA~q ) # (!\u_mpr121|WideOr15~0_combout ))) # (!\u_mpr121|WideOr28~0_combout )

	.dataa(\u_mpr121|WideOr28~0_combout ),
	.datab(\u_mpr121|r_state.ST_I2C_WRITE_GET_DATA2~q ),
	.datac(\u_mpr121|r_state.ST_I2C_READ_GET_DATA~q ),
	.datad(\u_mpr121|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector6~2 .lut_mask = 16'hFDFF;
defparam \u_mpr121|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N8
cycloneive_lcell_comb \u_mpr121|Selector6~0 (
// Equation(s):
// \u_mpr121|Selector6~0_combout  = (\u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA2~q ) # ((\u_mpr121|r_state.ST_I2C_READ_REQUEST_DATA~q ) # ((\u_mpr121|r_state.ST_I2C_READ_START~q ) # (\u_mpr121|r_state.ST_I2C_WRITE_START~q )))

	.dataa(\u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA2~q ),
	.datab(\u_mpr121|r_state.ST_I2C_READ_REQUEST_DATA~q ),
	.datac(\u_mpr121|r_state.ST_I2C_READ_START~q ),
	.datad(\u_mpr121|r_state.ST_I2C_WRITE_START~q ),
	.cin(gnd),
	.combout(\u_mpr121|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector6~0 .lut_mask = 16'hFFFE;
defparam \u_mpr121|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y12_N24
cycloneive_lcell_comb \u_mpr121|Selector6~1 (
// Equation(s):
// \u_mpr121|Selector6~1_combout  = (\u_mpr121|r_state.ST_I2C_READ_2~q ) # ((\u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA~q ) # ((!\u_mpr121|Ui2c|data_out_valid_reg~q  & \u_mpr121|r_state.ST_I2C_READ_WAIT_DATA~q )))

	.dataa(\u_mpr121|Ui2c|data_out_valid_reg~q ),
	.datab(\u_mpr121|r_state.ST_I2C_READ_2~q ),
	.datac(\u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA~q ),
	.datad(\u_mpr121|r_state.ST_I2C_READ_WAIT_DATA~q ),
	.cin(gnd),
	.combout(\u_mpr121|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector6~1 .lut_mask = 16'hFDFC;
defparam \u_mpr121|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N2
cycloneive_lcell_comb \u_mpr121|Selector6~3 (
// Equation(s):
// \u_mpr121|Selector6~3_combout  = (\u_mpr121|Selector6~0_combout ) # ((\u_mpr121|r_i2c_cmd_valid~q  & ((\u_mpr121|Selector6~2_combout ) # (\u_mpr121|Selector6~1_combout ))))

	.dataa(\u_mpr121|Selector6~2_combout ),
	.datab(\u_mpr121|Selector6~0_combout ),
	.datac(\u_mpr121|r_i2c_cmd_valid~q ),
	.datad(\u_mpr121|Selector6~1_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector6~3 .lut_mask = 16'hFCEC;
defparam \u_mpr121|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y12_N3
dffeas \u_mpr121|r_i2c_cmd_valid (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Selector6~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_cmd_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_cmd_valid .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_cmd_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y13_N0
cycloneive_lcell_comb \u_mpr121|Selector2~0 (
// Equation(s):
// \u_mpr121|Selector2~0_combout  = (!\u_mpr121|r_state.ST_I2C_READ_INIT~q  & \u_mpr121|r_state.ST_IDLE~q )

	.dataa(\u_mpr121|r_state.ST_I2C_READ_INIT~q ),
	.datab(gnd),
	.datac(\u_mpr121|r_state.ST_IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_mpr121|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector2~0 .lut_mask = 16'h5050;
defparam \u_mpr121|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N28
cycloneive_lcell_comb \u_mpr121|Selector4~0 (
// Equation(s):
// \u_mpr121|Selector4~0_combout  = (\u_mpr121|r_state.ST_I2C_WRITE_INIT~q ) # ((!\u_mpr121|r_state.ST_I2C_READ_PREPARE~q  & (\u_mpr121|r_i2c_writemulti~q  & \u_mpr121|Selector2~0_combout )))

	.dataa(\u_mpr121|r_state.ST_I2C_READ_PREPARE~q ),
	.datab(\u_mpr121|r_state.ST_I2C_WRITE_INIT~q ),
	.datac(\u_mpr121|r_i2c_writemulti~q ),
	.datad(\u_mpr121|Selector2~0_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector4~0 .lut_mask = 16'hDCCC;
defparam \u_mpr121|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y14_N29
dffeas \u_mpr121|r_i2c_writemulti (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_writemulti~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_writemulti .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_writemulti .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N28
cycloneive_lcell_comb \u_mpr121|Selector3~0 (
// Equation(s):
// \u_mpr121|Selector3~0_combout  = (\u_mpr121|r_state.ST_I2C_READ_INIT~q ) # ((\u_mpr121|r_state.ST_I2C_READ_1~q  & ((\u_mpr121|Ui2c|data_in_ready_reg~q ) # (\u_mpr121|r_i2c_write~q ))))

	.dataa(\u_mpr121|Ui2c|data_in_ready_reg~q ),
	.datab(\u_mpr121|r_i2c_write~q ),
	.datac(\u_mpr121|r_state.ST_I2C_READ_INIT~q ),
	.datad(\u_mpr121|r_state.ST_I2C_READ_1~q ),
	.cin(gnd),
	.combout(\u_mpr121|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector3~0 .lut_mask = 16'hFEF0;
defparam \u_mpr121|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N24
cycloneive_lcell_comb \u_mpr121|Selector3~1 (
// Equation(s):
// \u_mpr121|Selector3~1_combout  = (\u_mpr121|Selector3~0_combout ) # ((\u_mpr121|Selector9~0_combout  & \u_mpr121|r_i2c_write~q ))

	.dataa(gnd),
	.datab(\u_mpr121|Selector9~0_combout ),
	.datac(\u_mpr121|r_i2c_write~q ),
	.datad(\u_mpr121|Selector3~0_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector3~1 .lut_mask = 16'hFFC0;
defparam \u_mpr121|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y12_N25
dffeas \u_mpr121|r_i2c_write (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_write .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N6
cycloneive_lcell_comb \u_mpr121|Selector2~1 (
// Equation(s):
// \u_mpr121|Selector2~1_combout  = (\u_mpr121|r_state.ST_I2C_READ_PREPARE~q ) # ((!\u_mpr121|r_state.ST_I2C_WRITE_INIT~q  & (\u_mpr121|r_i2c_read~q  & \u_mpr121|Selector2~0_combout )))

	.dataa(\u_mpr121|r_state.ST_I2C_READ_PREPARE~q ),
	.datab(\u_mpr121|r_state.ST_I2C_WRITE_INIT~q ),
	.datac(\u_mpr121|r_i2c_read~q ),
	.datad(\u_mpr121|Selector2~0_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector2~1 .lut_mask = 16'hBAAA;
defparam \u_mpr121|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y14_N7
dffeas \u_mpr121|r_i2c_read (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_read .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N18
cycloneive_lcell_comb \u_mpr121|Ui2c|always0~1 (
// Equation(s):
// \u_mpr121|Ui2c|always0~1_combout  = \u_mpr121|r_i2c_read~q  $ (((\u_mpr121|r_i2c_writemulti~q ) # (\u_mpr121|r_i2c_write~q )))

	.dataa(\u_mpr121|r_i2c_writemulti~q ),
	.datab(\u_mpr121|r_i2c_write~q ),
	.datac(\u_mpr121|r_i2c_read~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|always0~1 .lut_mask = 16'h1E1E;
defparam \u_mpr121|Ui2c|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N16
cycloneive_lcell_comb \u_mpr121|Ui2c|phy_start_bit~0 (
// Equation(s):
// \u_mpr121|Ui2c|phy_start_bit~0_combout  = (\u_mpr121|r_i2c_cmd_valid~q  & (\u_mpr121|Ui2c|always0~1_combout  & \u_mpr121|Ui2c|cmd_ready_reg~q ))

	.dataa(gnd),
	.datab(\u_mpr121|r_i2c_cmd_valid~q ),
	.datac(\u_mpr121|Ui2c|always0~1_combout ),
	.datad(\u_mpr121|Ui2c|cmd_ready_reg~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|phy_start_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_start_bit~0 .lut_mask = 16'hC000;
defparam \u_mpr121|Ui2c|phy_start_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N30
cycloneive_lcell_comb \u_mpr121|Selector1~0 (
// Equation(s):
// \u_mpr121|Selector1~0_combout  = (!\u_mpr121|r_state.ST_I2C_WRITE_INIT~q  & !\u_mpr121|r_state.ST_I2C_READ_PREPARE~q )

	.dataa(gnd),
	.datab(\u_mpr121|r_state.ST_I2C_WRITE_INIT~q ),
	.datac(gnd),
	.datad(\u_mpr121|r_state.ST_I2C_READ_PREPARE~q ),
	.cin(gnd),
	.combout(\u_mpr121|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector1~0 .lut_mask = 16'h0033;
defparam \u_mpr121|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y13_N16
cycloneive_lcell_comb \u_mpr121|Selector5~0 (
// Equation(s):
// \u_mpr121|Selector5~0_combout  = (\u_mpr121|r_state.ST_I2C_READ_WAIT_DATA~q  & ((\u_mpr121|r_i2c_stop~q ) # (\u_mpr121|Ui2c|data_out_valid_reg~q )))

	.dataa(gnd),
	.datab(\u_mpr121|r_i2c_stop~q ),
	.datac(\u_mpr121|Ui2c|data_out_valid_reg~q ),
	.datad(\u_mpr121|r_state.ST_I2C_READ_WAIT_DATA~q ),
	.cin(gnd),
	.combout(\u_mpr121|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector5~0 .lut_mask = 16'hFC00;
defparam \u_mpr121|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y13_N20
cycloneive_lcell_comb \u_mpr121|Selector5~1 (
// Equation(s):
// \u_mpr121|Selector5~1_combout  = ((\u_mpr121|Selector5~0_combout ) # ((\u_mpr121|r_i2c_stop~q  & \u_mpr121|Selector2~0_combout ))) # (!\u_mpr121|Selector1~0_combout )

	.dataa(\u_mpr121|Selector1~0_combout ),
	.datab(\u_mpr121|Selector5~0_combout ),
	.datac(\u_mpr121|r_i2c_stop~q ),
	.datad(\u_mpr121|Selector2~0_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector5~1 .lut_mask = 16'hFDDD;
defparam \u_mpr121|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y13_N21
dffeas \u_mpr121|r_i2c_stop (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_stop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_stop .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_stop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N24
cycloneive_lcell_comb \u_mpr121|Ui2c|mode_stop_reg~feeder (
// Equation(s):
// \u_mpr121|Ui2c|mode_stop_reg~feeder_combout  = \u_mpr121|r_i2c_stop~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_mpr121|r_i2c_stop~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|mode_stop_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|mode_stop_reg~feeder .lut_mask = 16'hFF00;
defparam \u_mpr121|Ui2c|mode_stop_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N20
cycloneive_lcell_comb \u_mpr121|Ui2c|always0~0 (
// Equation(s):
// \u_mpr121|Ui2c|always0~0_combout  = (!\u_mpr121|r_i2c_writemulti~q  & (!\u_mpr121|r_i2c_write~q  & (!\u_mpr121|r_i2c_read~q  & \u_mpr121|r_i2c_stop~q )))

	.dataa(\u_mpr121|r_i2c_writemulti~q ),
	.datab(\u_mpr121|r_i2c_write~q ),
	.datac(\u_mpr121|r_i2c_read~q ),
	.datad(\u_mpr121|r_i2c_stop~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|always0~0 .lut_mask = 16'h0100;
defparam \u_mpr121|Ui2c|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N10
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector26~1 (
// Equation(s):
// \u_mpr121|Ui2c|Selector26~1_combout  = (\u_mpr121|Ui2c|cmd_ready_reg~q  & (\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_WRITE~q  & ((\u_mpr121|Ui2c|always0~0_combout ) # (!\u_mpr121|r_i2c_cmd_valid~q ))))

	.dataa(\u_mpr121|Ui2c|always0~0_combout ),
	.datab(\u_mpr121|Ui2c|cmd_ready_reg~q ),
	.datac(\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_WRITE~q ),
	.datad(\u_mpr121|r_i2c_cmd_valid~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector26~1 .lut_mask = 16'h80C0;
defparam \u_mpr121|Ui2c|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N26
cycloneive_lcell_comb \u_mpr121|Selector7~1 (
// Equation(s):
// \u_mpr121|Selector7~1_combout  = (\u_mpr121|r_state.ST_I2C_READ_2~q  & (\u_mpr121|Ui2c|data_in_ready_reg~q )) # (!\u_mpr121|r_state.ST_I2C_READ_2~q  & (((\u_mpr121|Selector9~0_combout  & !\u_mpr121|r_state.ST_I2C_READ_INIT~q ))))

	.dataa(\u_mpr121|Ui2c|data_in_ready_reg~q ),
	.datab(\u_mpr121|Selector9~0_combout ),
	.datac(\u_mpr121|r_state.ST_I2C_READ_INIT~q ),
	.datad(\u_mpr121|r_state.ST_I2C_READ_2~q ),
	.cin(gnd),
	.combout(\u_mpr121|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector7~1 .lut_mask = 16'hAA0C;
defparam \u_mpr121|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N4
cycloneive_lcell_comb \u_mpr121|Selector7~0 (
// Equation(s):
// \u_mpr121|Selector7~0_combout  = (\u_mpr121|r_state.ST_I2C_WRITE_GET_DATA~q ) # (\u_mpr121|r_state.ST_I2C_READ_1~q )

	.dataa(\u_mpr121|r_state.ST_I2C_WRITE_GET_DATA~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_mpr121|r_state.ST_I2C_READ_1~q ),
	.cin(gnd),
	.combout(\u_mpr121|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector7~0 .lut_mask = 16'hFFAA;
defparam \u_mpr121|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N12
cycloneive_lcell_comb \u_mpr121|Selector7~2 (
// Equation(s):
// \u_mpr121|Selector7~2_combout  = (\u_mpr121|Selector7~0_combout  & (((\u_mpr121|Ui2c|data_in_ready_reg~q )))) # (!\u_mpr121|Selector7~0_combout  & ((\u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA~q  & ((\u_mpr121|Ui2c|data_in_ready_reg~q ))) # 
// (!\u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA~q  & (\u_mpr121|Selector7~1_combout ))))

	.dataa(\u_mpr121|Selector7~1_combout ),
	.datab(\u_mpr121|Selector7~0_combout ),
	.datac(\u_mpr121|Ui2c|data_in_ready_reg~q ),
	.datad(\u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA~q ),
	.cin(gnd),
	.combout(\u_mpr121|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector7~2 .lut_mask = 16'hF0E2;
defparam \u_mpr121|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N0
cycloneive_lcell_comb \u_mpr121|Selector7~3 (
// Equation(s):
// \u_mpr121|Selector7~3_combout  = (\u_mpr121|r_state.ST_I2C_WRITE_GET_DATA2~q ) # ((\u_mpr121|Selector7~2_combout  & ((\u_mpr121|Selector7~0_combout ) # (\u_mpr121|r_i2c_data_in_valid~q ))) # (!\u_mpr121|Selector7~2_combout  & 
// (\u_mpr121|Selector7~0_combout  & \u_mpr121|r_i2c_data_in_valid~q )))

	.dataa(\u_mpr121|Selector7~2_combout ),
	.datab(\u_mpr121|Selector7~0_combout ),
	.datac(\u_mpr121|r_i2c_data_in_valid~q ),
	.datad(\u_mpr121|r_state.ST_I2C_WRITE_GET_DATA2~q ),
	.cin(gnd),
	.combout(\u_mpr121|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector7~3 .lut_mask = 16'hFFE8;
defparam \u_mpr121|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y12_N1
dffeas \u_mpr121|r_i2c_data_in_valid (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Selector7~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_data_in_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_in_valid .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_data_in_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y11_N17
dffeas \u_mpr121|Ui2c|mode_read_reg (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_mpr121|r_i2c_read~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_mpr121|Ui2c|mode_stop_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|mode_read_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|mode_read_reg .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|mode_read_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N20
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector23~2 (
// Equation(s):
// \u_mpr121|Ui2c|Selector23~2_combout  = (!\u_mpr121|Ui2c|bit_count_reg[0]~1_combout  & (\u_mpr121|Ui2c|bit_count_reg [1] $ (!\u_mpr121|Ui2c|bit_count_reg [0])))

	.dataa(gnd),
	.datab(\u_mpr121|Ui2c|bit_count_reg[0]~1_combout ),
	.datac(\u_mpr121|Ui2c|bit_count_reg [1]),
	.datad(\u_mpr121|Ui2c|bit_count_reg [0]),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector23~2 .lut_mask = 16'h3003;
defparam \u_mpr121|Ui2c|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N20
cycloneive_lcell_comb \u_mpr121|Ui2c|bit_count_reg[3]~6 (
// Equation(s):
// \u_mpr121|Ui2c|bit_count_reg[3]~6_combout  = (\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_WRITE~q  & (\u_mpr121|Ui2c|always0~1_combout  & ((\u_mpr121|Ui2c|state_reg.STATE_IDLE~q ) # (\u_mpr121|Ui2c|phy_start_bit~0_combout )))) # 
// (!\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_WRITE~q  & ((\u_mpr121|Ui2c|state_reg.STATE_IDLE~q ) # ((\u_mpr121|Ui2c|phy_start_bit~0_combout ))))

	.dataa(\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_WRITE~q ),
	.datab(\u_mpr121|Ui2c|state_reg.STATE_IDLE~q ),
	.datac(\u_mpr121|Ui2c|always0~1_combout ),
	.datad(\u_mpr121|Ui2c|phy_start_bit~0_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|bit_count_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|bit_count_reg[3]~6 .lut_mask = 16'hF5C4;
defparam \u_mpr121|Ui2c|bit_count_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N10
cycloneive_lcell_comb \u_mpr121|Ui2c|sda_i_reg~feeder (
// Equation(s):
// \u_mpr121|Ui2c|sda_i_reg~feeder_combout  = \u_mpr121|Ui2c|sda_o_reg~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_mpr121|Ui2c|sda_o_reg~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|sda_i_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|sda_i_reg~feeder .lut_mask = 16'hFF00;
defparam \u_mpr121|Ui2c|sda_i_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y9_N11
dffeas \u_mpr121|Ui2c|sda_i_reg (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|sda_i_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|sda_i_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|sda_i_reg .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|sda_i_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N2
cycloneive_lcell_comb \u_mpr121|Ui2c|last_sda_i_reg~feeder (
// Equation(s):
// \u_mpr121|Ui2c|last_sda_i_reg~feeder_combout  = \u_mpr121|Ui2c|sda_i_reg~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_mpr121|Ui2c|sda_i_reg~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|last_sda_i_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|last_sda_i_reg~feeder .lut_mask = 16'hFF00;
defparam \u_mpr121|Ui2c|last_sda_i_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y11_N3
dffeas \u_mpr121|Ui2c|last_sda_i_reg (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|last_sda_i_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|last_sda_i_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|last_sda_i_reg .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|last_sda_i_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N22
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector15~1 (
// Equation(s):
// \u_mpr121|Ui2c|Selector15~1_combout  = (!\u_mpr121|Ui2c|cmd_ready_reg~q ) # (!\u_mpr121|r_i2c_cmd_valid~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_mpr121|r_i2c_cmd_valid~q ),
	.datad(\u_mpr121|Ui2c|cmd_ready_reg~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector15~1 .lut_mask = 16'h0FFF;
defparam \u_mpr121|Ui2c|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N12
cycloneive_lcell_comb \u_mpr121|Ui2c|addr_reg[0]~0 (
// Equation(s):
// \u_mpr121|Ui2c|addr_reg[0]~0_combout  = (\u_mpr121|Ui2c|addr_reg [0]) # ((!\u_mpr121|Ui2c|sda_o_reg~0_combout  & (!\u_mpr121|Ui2c|bit_count_reg[0]~12_combout  & \u_mpr121|Ui2c|phy_start_bit~0_combout )))

	.dataa(\u_mpr121|Ui2c|sda_o_reg~0_combout ),
	.datab(\u_mpr121|Ui2c|bit_count_reg[0]~12_combout ),
	.datac(\u_mpr121|Ui2c|addr_reg [0]),
	.datad(\u_mpr121|Ui2c|phy_start_bit~0_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|addr_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|addr_reg[0]~0 .lut_mask = 16'hF1F0;
defparam \u_mpr121|Ui2c|addr_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y11_N13
dffeas \u_mpr121|Ui2c|addr_reg[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|addr_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|addr_reg[0] .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N12
cycloneive_lcell_comb \u_mpr121|Selector1~1 (
// Equation(s):
// \u_mpr121|Selector1~1_combout  = (\u_mpr121|r_state.ST_I2C_READ_INIT~q ) # (((\u_mpr121|r_state.ST_IDLE~q  & \u_mpr121|r_i2c_start~q )) # (!\u_mpr121|Selector1~0_combout ))

	.dataa(\u_mpr121|r_state.ST_IDLE~q ),
	.datab(\u_mpr121|r_state.ST_I2C_READ_INIT~q ),
	.datac(\u_mpr121|r_i2c_start~q ),
	.datad(\u_mpr121|Selector1~0_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector1~1 .lut_mask = 16'hECFF;
defparam \u_mpr121|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y14_N13
dffeas \u_mpr121|r_i2c_start (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_start .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N26
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector15~0 (
// Equation(s):
// \u_mpr121|Ui2c|Selector15~0_combout  = ((\u_mpr121|Ui2c|addr_reg [0] & (!\u_mpr121|r_i2c_start~q  & !\u_mpr121|r_i2c_read~q ))) # (!\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_WRITE~q )

	.dataa(\u_mpr121|Ui2c|addr_reg [0]),
	.datab(\u_mpr121|r_i2c_start~q ),
	.datac(\u_mpr121|r_i2c_read~q ),
	.datad(\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_WRITE~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector15~0 .lut_mask = 16'h02FF;
defparam \u_mpr121|Ui2c|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N30
cycloneive_lcell_comb \u_mpr121|Ui2c|always0~2 (
// Equation(s):
// \u_mpr121|Ui2c|always0~2_combout  = ((\u_mpr121|r_i2c_write~q ) # (\u_mpr121|r_i2c_start~q )) # (!\u_mpr121|Ui2c|addr_reg [0])

	.dataa(\u_mpr121|Ui2c|addr_reg [0]),
	.datab(\u_mpr121|r_i2c_write~q ),
	.datac(gnd),
	.datad(\u_mpr121|r_i2c_start~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|always0~2 .lut_mask = 16'hFFDD;
defparam \u_mpr121|Ui2c|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N2
cycloneive_lcell_comb \u_mpr121|Ui2c|state_next~0 (
// Equation(s):
// \u_mpr121|Ui2c|state_next~0_combout  = (\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_READ~q  & (\u_mpr121|Ui2c|always0~2_combout  & \u_mpr121|Ui2c|phy_start_bit~0_combout ))

	.dataa(\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_READ~q ),
	.datab(gnd),
	.datac(\u_mpr121|Ui2c|always0~2_combout ),
	.datad(\u_mpr121|Ui2c|phy_start_bit~0_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|state_next~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|state_next~0 .lut_mask = 16'hA000;
defparam \u_mpr121|Ui2c|state_next~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N28
cycloneive_lcell_comb \u_mpr121|Ui2c|state_reg~19 (
// Equation(s):
// \u_mpr121|Ui2c|state_reg~19_combout  = (\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE~q ) # ((!\u_mpr121|r_i2c_rst~q ) # (!\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_IDLE~q ))

	.dataa(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.datab(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_IDLE~q ),
	.datac(gnd),
	.datad(\u_mpr121|r_i2c_rst~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|state_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|state_reg~19 .lut_mask = 16'hBBFF;
defparam \u_mpr121|Ui2c|state_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y11_N3
dffeas \u_mpr121|Ui2c|state_reg.STATE_START (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|state_next~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u_mpr121|r_i2c_rst~q ),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|state_reg~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|state_reg.STATE_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|state_reg.STATE_START .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|state_reg.STATE_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N8
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector15~2 (
// Equation(s):
// \u_mpr121|Ui2c|Selector15~2_combout  = (!\u_mpr121|Ui2c|state_reg.STATE_START~q  & ((\u_mpr121|Ui2c|Selector15~1_combout ) # ((\u_mpr121|Ui2c|Selector15~0_combout ) # (!\u_mpr121|Ui2c|always0~1_combout ))))

	.dataa(\u_mpr121|Ui2c|Selector15~1_combout ),
	.datab(\u_mpr121|Ui2c|always0~1_combout ),
	.datac(\u_mpr121|Ui2c|Selector15~0_combout ),
	.datad(\u_mpr121|Ui2c|state_reg.STATE_START~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector15~2 .lut_mask = 16'h00FB;
defparam \u_mpr121|Ui2c|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N20
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector15~3 (
// Equation(s):
// \u_mpr121|Ui2c|Selector15~3_combout  = (\u_mpr121|Ui2c|Selector15~2_combout  & ((\u_mpr121|Ui2c|bus_active_reg~q ) # ((!\u_mpr121|Ui2c|Selector20~0_combout  & !\u_mpr121|Ui2c|state_reg.STATE_START_WAIT~q ))))

	.dataa(\u_mpr121|Ui2c|Selector20~0_combout ),
	.datab(\u_mpr121|Ui2c|bus_active_reg~q ),
	.datac(\u_mpr121|Ui2c|Selector15~2_combout ),
	.datad(\u_mpr121|Ui2c|state_reg.STATE_START_WAIT~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector15~3 .lut_mask = 16'hC0D0;
defparam \u_mpr121|Ui2c|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N24
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector15~4 (
// Equation(s):
// \u_mpr121|Ui2c|Selector15~4_combout  = ((\u_mpr121|Ui2c|state_reg.STATE_ADDRESS_1~q  & \u_mpr121|Ui2c|LessThan1~1_combout )) # (!\u_mpr121|Ui2c|Selector15~3_combout )

	.dataa(gnd),
	.datab(\u_mpr121|Ui2c|Selector15~3_combout ),
	.datac(\u_mpr121|Ui2c|state_reg.STATE_ADDRESS_1~q ),
	.datad(\u_mpr121|Ui2c|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector15~4 .lut_mask = 16'hF333;
defparam \u_mpr121|Ui2c|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y11_N25
dffeas \u_mpr121|Ui2c|state_reg.STATE_ADDRESS_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|Selector15~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u_mpr121|r_i2c_rst~q ),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|state_reg~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|state_reg.STATE_ADDRESS_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|state_reg.STATE_ADDRESS_1 .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|state_reg.STATE_ADDRESS_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N26
cycloneive_lcell_comb \u_mpr121|Ui2c|LessThan1~0 (
// Equation(s):
// \u_mpr121|Ui2c|LessThan1~0_combout  = (\u_mpr121|Ui2c|bit_count_reg [0]) # ((\u_mpr121|Ui2c|bit_count_reg [2]) # (\u_mpr121|Ui2c|bit_count_reg [1]))

	.dataa(\u_mpr121|Ui2c|bit_count_reg [0]),
	.datab(gnd),
	.datac(\u_mpr121|Ui2c|bit_count_reg [2]),
	.datad(\u_mpr121|Ui2c|bit_count_reg [1]),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|LessThan1~0 .lut_mask = 16'hFFFA;
defparam \u_mpr121|Ui2c|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N28
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector21~0 (
// Equation(s):
// \u_mpr121|Ui2c|Selector21~0_combout  = (\u_mpr121|Ui2c|bit_count_reg[0]~1_combout ) # (\u_mpr121|Ui2c|LessThan1~0_combout  $ (!\u_mpr121|Ui2c|bit_count_reg [3]))

	.dataa(\u_mpr121|Ui2c|LessThan1~0_combout ),
	.datab(\u_mpr121|Ui2c|bit_count_reg[0]~1_combout ),
	.datac(\u_mpr121|Ui2c|bit_count_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector21~0 .lut_mask = 16'hEDED;
defparam \u_mpr121|Ui2c|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y10_N29
dffeas \u_mpr121|Ui2c|bit_count_reg[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|bit_count_reg[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|bit_count_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|bit_count_reg[3] .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|bit_count_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N8
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector17~1 (
// Equation(s):
// \u_mpr121|Ui2c|Selector17~1_combout  = (\u_mpr121|Ui2c|Selector17~0_combout ) # ((\u_mpr121|Ui2c|state_reg.STATE_WRITE_2~q  & \u_mpr121|Ui2c|LessThan1~1_combout ))

	.dataa(gnd),
	.datab(\u_mpr121|Ui2c|Selector17~0_combout ),
	.datac(\u_mpr121|Ui2c|state_reg.STATE_WRITE_2~q ),
	.datad(\u_mpr121|Ui2c|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector17~1 .lut_mask = 16'hFCCC;
defparam \u_mpr121|Ui2c|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y11_N9
dffeas \u_mpr121|Ui2c|state_reg.STATE_WRITE_2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u_mpr121|r_i2c_rst~q ),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|state_reg~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|state_reg.STATE_WRITE_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|state_reg.STATE_WRITE_2 .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|state_reg.STATE_WRITE_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N16
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector27~0 (
// Equation(s):
// \u_mpr121|Ui2c|Selector27~0_combout  = (\u_mpr121|Ui2c|state_reg.STATE_ADDRESS_1~q  & ((\u_mpr121|Ui2c|bit_count_reg [3]) # ((\u_mpr121|Ui2c|LessThan1~0_combout )))) # (!\u_mpr121|Ui2c|state_reg.STATE_ADDRESS_1~q  & 
// (\u_mpr121|Ui2c|state_reg.STATE_WRITE_2~q  & ((\u_mpr121|Ui2c|bit_count_reg [3]) # (\u_mpr121|Ui2c|LessThan1~0_combout ))))

	.dataa(\u_mpr121|Ui2c|state_reg.STATE_ADDRESS_1~q ),
	.datab(\u_mpr121|Ui2c|bit_count_reg [3]),
	.datac(\u_mpr121|Ui2c|LessThan1~0_combout ),
	.datad(\u_mpr121|Ui2c|state_reg.STATE_WRITE_2~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector27~0 .lut_mask = 16'hFCA8;
defparam \u_mpr121|Ui2c|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N14
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector28~0 (
// Equation(s):
// \u_mpr121|Ui2c|Selector28~0_combout  = (\u_mpr121|Ui2c|mode_stop_reg~q  & (\u_mpr121|Ui2c|state_reg.STATE_READ~q  & !\u_mpr121|Ui2c|LessThan1~1_combout ))

	.dataa(gnd),
	.datab(\u_mpr121|Ui2c|mode_stop_reg~q ),
	.datac(\u_mpr121|Ui2c|state_reg.STATE_READ~q ),
	.datad(\u_mpr121|Ui2c|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector28~0 .lut_mask = 16'h00C0;
defparam \u_mpr121|Ui2c|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N30
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector27~1 (
// Equation(s):
// \u_mpr121|Ui2c|Selector27~1_combout  = (\u_mpr121|Ui2c|always0~0_combout ) # ((\u_mpr121|Ui2c|always0~1_combout ) # (!\u_mpr121|r_i2c_cmd_valid~q ))

	.dataa(\u_mpr121|Ui2c|always0~0_combout ),
	.datab(\u_mpr121|Ui2c|always0~1_combout ),
	.datac(gnd),
	.datad(\u_mpr121|r_i2c_cmd_valid~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector27~1 .lut_mask = 16'hEEFF;
defparam \u_mpr121|Ui2c|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N12
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector27~2 (
// Equation(s):
// \u_mpr121|Ui2c|Selector27~2_combout  = (\u_mpr121|Ui2c|cmd_ready_reg~q  & \u_mpr121|Ui2c|state_reg.STATE_ACTIVE_READ~q )

	.dataa(gnd),
	.datab(\u_mpr121|Ui2c|cmd_ready_reg~q ),
	.datac(gnd),
	.datad(\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_READ~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector27~2 .lut_mask = 16'hCC00;
defparam \u_mpr121|Ui2c|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N22
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector27~3 (
// Equation(s):
// \u_mpr121|Ui2c|Selector27~3_combout  = (\u_mpr121|Ui2c|Selector27~0_combout ) # ((\u_mpr121|Ui2c|Selector28~0_combout ) # ((\u_mpr121|Ui2c|Selector27~1_combout  & \u_mpr121|Ui2c|Selector27~2_combout )))

	.dataa(\u_mpr121|Ui2c|Selector27~0_combout ),
	.datab(\u_mpr121|Ui2c|Selector28~0_combout ),
	.datac(\u_mpr121|Ui2c|Selector27~1_combout ),
	.datad(\u_mpr121|Ui2c|Selector27~2_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector27~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector27~3 .lut_mask = 16'hFEEE;
defparam \u_mpr121|Ui2c|Selector27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N6
cycloneive_lcell_comb \u_mpr121|Ui2c|phy_state_next~2 (
// Equation(s):
// \u_mpr121|Ui2c|phy_state_next~2_combout  = (\u_mpr121|Ui2c|Selector27~3_combout  & (\u_mpr121|Ui2c|Selector15~3_combout  & \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE~q ))

	.dataa(gnd),
	.datab(\u_mpr121|Ui2c|Selector27~3_combout ),
	.datac(\u_mpr121|Ui2c|Selector15~3_combout ),
	.datad(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|phy_state_next~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_next~2 .lut_mask = 16'hC000;
defparam \u_mpr121|Ui2c|phy_state_next~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N16
cycloneive_lcell_comb \u_mpr121|Ui2c|delay_scl_next~0 (
// Equation(s):
// \u_mpr121|Ui2c|delay_scl_next~0_combout  = (!\u_mpr121|Ui2c|scl_o_reg~q  & (\u_mpr121|Ui2c|scl_i_reg~q  & \u_mpr121|Ui2c|delay_scl_reg~q ))

	.dataa(gnd),
	.datab(\u_mpr121|Ui2c|scl_o_reg~q ),
	.datac(\u_mpr121|Ui2c|scl_i_reg~q ),
	.datad(\u_mpr121|Ui2c|delay_scl_reg~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|delay_scl_next~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_scl_next~0 .lut_mask = 16'h3000;
defparam \u_mpr121|Ui2c|delay_scl_next~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N0
cycloneive_lcell_comb \u_mpr121|Ui2c|delay_scl_next~1 (
// Equation(s):
// \u_mpr121|Ui2c|delay_scl_next~1_combout  = (\u_mpr121|Ui2c|delay_scl_next~0_combout ) # ((!\u_mpr121|Ui2c|scl_o_reg~0_combout  & (!\u_mpr121|Ui2c|delay_scl_reg~q  & !\u_mpr121|Ui2c|LessThan2~5_combout )))

	.dataa(\u_mpr121|Ui2c|scl_o_reg~0_combout ),
	.datab(\u_mpr121|Ui2c|delay_scl_next~0_combout ),
	.datac(\u_mpr121|Ui2c|delay_scl_reg~q ),
	.datad(\u_mpr121|Ui2c|LessThan2~5_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|delay_scl_next~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_scl_next~1 .lut_mask = 16'hCCCD;
defparam \u_mpr121|Ui2c|delay_scl_next~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y9_N1
dffeas \u_mpr121|Ui2c|delay_scl_reg (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|delay_scl_next~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u_mpr121|r_i2c_rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|delay_scl_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_scl_reg .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|delay_scl_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N24
cycloneive_lcell_comb \u_mpr121|Ui2c|scl_o_reg~3 (
// Equation(s):
// \u_mpr121|Ui2c|scl_o_reg~3_combout  = ((!\u_mpr121|Ui2c|LessThan2~5_combout  & !\u_mpr121|Ui2c|delay_scl_reg~q )) # (!\u_mpr121|r_i2c_rst~q )

	.dataa(\u_mpr121|r_i2c_rst~q ),
	.datab(\u_mpr121|Ui2c|LessThan2~5_combout ),
	.datac(gnd),
	.datad(\u_mpr121|Ui2c|delay_scl_reg~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|scl_o_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|scl_o_reg~3 .lut_mask = 16'h5577;
defparam \u_mpr121|Ui2c|scl_o_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y9_N7
dffeas \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|phy_state_next~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u_mpr121|r_i2c_rst~q ),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|scl_o_reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_1 .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N24
cycloneive_lcell_comb \u_mpr121|Ui2c|phy_state_next~3 (
// Equation(s):
// \u_mpr121|Ui2c|phy_state_next~3_combout  = (\u_mpr121|Ui2c|Selector37~2_combout  & (!\u_mpr121|Ui2c|Selector27~3_combout  & (\u_mpr121|Ui2c|Selector15~3_combout  & \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE~q )))

	.dataa(\u_mpr121|Ui2c|Selector37~2_combout ),
	.datab(\u_mpr121|Ui2c|Selector27~3_combout ),
	.datac(\u_mpr121|Ui2c|Selector15~3_combout ),
	.datad(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|phy_state_next~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_next~3 .lut_mask = 16'h2000;
defparam \u_mpr121|Ui2c|phy_state_next~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y9_N25
dffeas \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|phy_state_next~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u_mpr121|r_i2c_rst~q ),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|scl_o_reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_1 .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N26
cycloneive_lcell_comb \u_mpr121|Ui2c|phy_state_next~4 (
// Equation(s):
// \u_mpr121|Ui2c|phy_state_next~4_combout  = (\u_mpr121|Ui2c|phy_state_next~0_combout  & !\u_mpr121|Ui2c|Selector26~2_combout )

	.dataa(\u_mpr121|Ui2c|phy_state_next~0_combout ),
	.datab(gnd),
	.datac(\u_mpr121|Ui2c|Selector26~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|phy_state_next~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_next~4 .lut_mask = 16'h0A0A;
defparam \u_mpr121|Ui2c|phy_state_next~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y9_N27
dffeas \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_STOP_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|phy_state_next~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u_mpr121|r_i2c_rst~q ),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|scl_o_reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_STOP_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_STOP_1 .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_STOP_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N4
cycloneive_lcell_comb \u_mpr121|Ui2c|phy_state_next~1 (
// Equation(s):
// \u_mpr121|Ui2c|phy_state_next~1_combout  = (\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE~q  & !\u_mpr121|Ui2c|Selector15~3_combout )

	.dataa(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.datab(gnd),
	.datac(\u_mpr121|Ui2c|Selector15~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|phy_state_next~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_next~1 .lut_mask = 16'h0A0A;
defparam \u_mpr121|Ui2c|phy_state_next~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y9_N5
dffeas \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_REPEATED_START_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|phy_state_next~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u_mpr121|r_i2c_rst~q ),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|scl_o_reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_REPEATED_START_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_REPEATED_START_1 .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_REPEATED_START_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N12
cycloneive_lcell_comb \u_mpr121|Ui2c|scl_o_reg~0 (
// Equation(s):
// \u_mpr121|Ui2c|scl_o_reg~0_combout  = (!\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_1~q  & (!\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_1~q  & (!\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_STOP_1~q  & 
// !\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_REPEATED_START_1~q )))

	.dataa(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_1~q ),
	.datab(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_1~q ),
	.datac(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_STOP_1~q ),
	.datad(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_REPEATED_START_1~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|scl_o_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|scl_o_reg~0 .lut_mask = 16'h0001;
defparam \u_mpr121|Ui2c|scl_o_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N12
cycloneive_lcell_comb \u_mpr121|Ui2c|phy_state_reg~30 (
// Equation(s):
// \u_mpr121|Ui2c|phy_state_reg~30_combout  = (\u_mpr121|r_i2c_rst~q  & \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_1~q )

	.dataa(\u_mpr121|r_i2c_rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_1~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|phy_state_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_reg~30 .lut_mask = 16'hAA00;
defparam \u_mpr121|Ui2c|phy_state_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y9_N13
dffeas \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|phy_state_reg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|scl_o_reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_2 .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N8
cycloneive_lcell_comb \u_mpr121|Ui2c|phy_state_reg~27 (
// Equation(s):
// \u_mpr121|Ui2c|phy_state_reg~27_combout  = (\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_REPEATED_START_1~q  & \u_mpr121|r_i2c_rst~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_REPEATED_START_1~q ),
	.datad(\u_mpr121|r_i2c_rst~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|phy_state_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_reg~27 .lut_mask = 16'hF000;
defparam \u_mpr121|Ui2c|phy_state_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y9_N9
dffeas \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_REPEATED_START_2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|phy_state_reg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|scl_o_reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_REPEATED_START_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_REPEATED_START_2 .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_REPEATED_START_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N28
cycloneive_lcell_comb \u_mpr121|Ui2c|phy_state_reg~29 (
// Equation(s):
// \u_mpr121|Ui2c|phy_state_reg~29_combout  = (\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_STOP_1~q  & \u_mpr121|r_i2c_rst~q )

	.dataa(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_STOP_1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_mpr121|r_i2c_rst~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|phy_state_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_reg~29 .lut_mask = 16'hAA00;
defparam \u_mpr121|Ui2c|phy_state_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y9_N29
dffeas \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_STOP_2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|phy_state_reg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|scl_o_reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_STOP_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_STOP_2 .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_STOP_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N26
cycloneive_lcell_comb \u_mpr121|Ui2c|WideOr17~0 (
// Equation(s):
// \u_mpr121|Ui2c|WideOr17~0_combout  = (\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_2~q ) # ((\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_REPEATED_START_2~q ) # ((\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE~q ) # 
// (\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_STOP_2~q )))

	.dataa(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_2~q ),
	.datab(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_REPEATED_START_2~q ),
	.datac(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.datad(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_STOP_2~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|WideOr17~0 .lut_mask = 16'hFFFE;
defparam \u_mpr121|Ui2c|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N14
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector59~0 (
// Equation(s):
// \u_mpr121|Ui2c|Selector59~0_combout  = (\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_REPEATED_START_2~q ) # ((!\u_mpr121|Ui2c|Selector15~3_combout  & !\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_IDLE~q ))

	.dataa(\u_mpr121|Ui2c|Selector15~3_combout ),
	.datab(gnd),
	.datac(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_REPEATED_START_2~q ),
	.datad(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_IDLE~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector59~0 .lut_mask = 16'hF0F5;
defparam \u_mpr121|Ui2c|Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y9_N15
dffeas \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_START_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|Selector59~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u_mpr121|r_i2c_rst~q ),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|scl_o_reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_START_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_START_1 .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_START_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N10
cycloneive_lcell_comb \u_mpr121|Ui2c|phy_state_reg~32 (
// Equation(s):
// \u_mpr121|Ui2c|phy_state_reg~32_combout  = (\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_START_1~q  & \u_mpr121|r_i2c_rst~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_START_1~q ),
	.datad(\u_mpr121|r_i2c_rst~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|phy_state_reg~32_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_reg~32 .lut_mask = 16'hF000;
defparam \u_mpr121|Ui2c|phy_state_reg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y9_N11
dffeas \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_START_2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|phy_state_reg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|scl_o_reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_START_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_START_2 .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_START_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N22
cycloneive_lcell_comb \u_mpr121|Ui2c|phy_state_reg~35 (
// Equation(s):
// \u_mpr121|Ui2c|phy_state_reg~35_combout  = (\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_2~q  & \u_mpr121|r_i2c_rst~q )

	.dataa(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_mpr121|r_i2c_rst~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|phy_state_reg~35_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_reg~35 .lut_mask = 16'hAA00;
defparam \u_mpr121|Ui2c|phy_state_reg~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y9_N23
dffeas \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_3 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|phy_state_reg~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|scl_o_reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_3 .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N20
cycloneive_lcell_comb \u_mpr121|Ui2c|phy_state_reg~34 (
// Equation(s):
// \u_mpr121|Ui2c|phy_state_reg~34_combout  = (\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_3~q  & \u_mpr121|r_i2c_rst~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_3~q ),
	.datad(\u_mpr121|r_i2c_rst~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|phy_state_reg~34_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_reg~34 .lut_mask = 16'hF000;
defparam \u_mpr121|Ui2c|phy_state_reg~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y9_N21
dffeas \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_4 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|phy_state_reg~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|scl_o_reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_4 .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N12
cycloneive_lcell_comb \u_mpr121|Ui2c|phy_state_reg~28 (
// Equation(s):
// \u_mpr121|Ui2c|phy_state_reg~28_combout  = (\u_mpr121|r_i2c_rst~q  & \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_1~q )

	.dataa(\u_mpr121|r_i2c_rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_1~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|phy_state_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_reg~28 .lut_mask = 16'hAA00;
defparam \u_mpr121|Ui2c|phy_state_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y9_N13
dffeas \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|phy_state_reg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|scl_o_reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_2 .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N18
cycloneive_lcell_comb \u_mpr121|Ui2c|phy_state_reg~33 (
// Equation(s):
// \u_mpr121|Ui2c|phy_state_reg~33_combout  = (\u_mpr121|r_i2c_rst~q  & \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_mpr121|r_i2c_rst~q ),
	.datad(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_2~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|phy_state_reg~33_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_reg~33 .lut_mask = 16'hF000;
defparam \u_mpr121|Ui2c|phy_state_reg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y9_N19
dffeas \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_3 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|phy_state_reg~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|scl_o_reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_3 .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N0
cycloneive_lcell_comb \u_mpr121|Ui2c|phy_state_reg~31 (
// Equation(s):
// \u_mpr121|Ui2c|phy_state_reg~31_combout  = (\u_mpr121|r_i2c_rst~q  & \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_STOP_2~q )

	.dataa(\u_mpr121|r_i2c_rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_STOP_2~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|phy_state_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_reg~31 .lut_mask = 16'hAA00;
defparam \u_mpr121|Ui2c|phy_state_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y9_N1
dffeas \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_STOP_3 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|phy_state_reg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|scl_o_reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_STOP_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_STOP_3 .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_STOP_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N18
cycloneive_lcell_comb \u_mpr121|Ui2c|WideOr17~1 (
// Equation(s):
// \u_mpr121|Ui2c|WideOr17~1_combout  = (!\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_START_2~q  & (!\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_4~q  & (!\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_3~q  & !\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_STOP_3~q 
// )))

	.dataa(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_START_2~q ),
	.datab(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_4~q ),
	.datac(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_3~q ),
	.datad(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_STOP_3~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|WideOr17~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|WideOr17~1 .lut_mask = 16'h0001;
defparam \u_mpr121|Ui2c|WideOr17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N24
cycloneive_lcell_comb \u_mpr121|Ui2c|scl_o_reg~1 (
// Equation(s):
// \u_mpr121|Ui2c|scl_o_reg~1_combout  = ((!\u_mpr121|Ui2c|scl_o_reg~q  & ((\u_mpr121|Ui2c|WideOr17~0_combout ) # (!\u_mpr121|Ui2c|WideOr17~1_combout )))) # (!\u_mpr121|Ui2c|scl_o_reg~0_combout )

	.dataa(\u_mpr121|Ui2c|scl_o_reg~0_combout ),
	.datab(\u_mpr121|Ui2c|scl_o_reg~q ),
	.datac(\u_mpr121|Ui2c|WideOr17~0_combout ),
	.datad(\u_mpr121|Ui2c|WideOr17~1_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|scl_o_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|scl_o_reg~1 .lut_mask = 16'h7577;
defparam \u_mpr121|Ui2c|scl_o_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N30
cycloneive_lcell_comb \u_mpr121|Ui2c|scl_o_reg~2 (
// Equation(s):
// \u_mpr121|Ui2c|scl_o_reg~2_combout  = (\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_IDLE~q  & (!\u_mpr121|Ui2c|scl_o_reg~1_combout  & \u_mpr121|r_i2c_rst~q ))

	.dataa(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_IDLE~q ),
	.datab(\u_mpr121|Ui2c|scl_o_reg~1_combout ),
	.datac(gnd),
	.datad(\u_mpr121|r_i2c_rst~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|scl_o_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|scl_o_reg~2 .lut_mask = 16'h2200;
defparam \u_mpr121|Ui2c|scl_o_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y4_N30
cycloneive_lcell_comb \u_mpr121|Ui2c|scl_o_reg~feeder (
// Equation(s):
// \u_mpr121|Ui2c|scl_o_reg~feeder_combout  = \u_mpr121|Ui2c|scl_o_reg~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_mpr121|Ui2c|scl_o_reg~2_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|scl_o_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|scl_o_reg~feeder .lut_mask = 16'hFF00;
defparam \u_mpr121|Ui2c|scl_o_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y4_N31
dffeas \u_mpr121|Ui2c|scl_o_reg (
	.clk(\CLOCK_50~input_o ),
	.d(\u_mpr121|Ui2c|scl_o_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|scl_o_reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|scl_o_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|scl_o_reg .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|scl_o_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y11_N17
dffeas \u_mpr121|Ui2c|scl_i_reg (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_mpr121|Ui2c|scl_o_reg~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|scl_i_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|scl_i_reg .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|scl_i_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N16
cycloneive_lcell_comb \u_mpr121|Ui2c|bus_active_reg~0 (
// Equation(s):
// \u_mpr121|Ui2c|bus_active_reg~0_combout  = (\u_mpr121|Ui2c|sda_i_reg~q  & ((\u_mpr121|Ui2c|bus_active_reg~q ) # ((!\u_mpr121|Ui2c|last_sda_i_reg~q  & !\u_mpr121|Ui2c|scl_i_reg~q )))) # (!\u_mpr121|Ui2c|sda_i_reg~q  & (\u_mpr121|Ui2c|bus_active_reg~q  & 
// ((\u_mpr121|Ui2c|scl_i_reg~q ) # (!\u_mpr121|Ui2c|last_sda_i_reg~q ))))

	.dataa(\u_mpr121|Ui2c|sda_i_reg~q ),
	.datab(\u_mpr121|Ui2c|last_sda_i_reg~q ),
	.datac(\u_mpr121|Ui2c|bus_active_reg~q ),
	.datad(\u_mpr121|Ui2c|scl_i_reg~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|bus_active_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|bus_active_reg~0 .lut_mask = 16'hF0B2;
defparam \u_mpr121|Ui2c|bus_active_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y11_N17
dffeas \u_mpr121|Ui2c|bus_active_reg (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|bus_active_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u_mpr121|r_i2c_rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|bus_active_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|bus_active_reg .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|bus_active_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N14
cycloneive_lcell_comb \u_mpr121|Ui2c|bit_count_reg[3]~7 (
// Equation(s):
// \u_mpr121|Ui2c|bit_count_reg[3]~7_combout  = ((\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_READ~q ) # ((!\u_mpr121|Ui2c|state_reg.STATE_START_WAIT~q  & \u_mpr121|Ui2c|state_reg.STATE_IDLE~q ))) # (!\u_mpr121|Ui2c|bus_active_reg~q )

	.dataa(\u_mpr121|Ui2c|bus_active_reg~q ),
	.datab(\u_mpr121|Ui2c|state_reg.STATE_START_WAIT~q ),
	.datac(\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_READ~q ),
	.datad(\u_mpr121|Ui2c|state_reg.STATE_IDLE~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|bit_count_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|bit_count_reg[3]~7 .lut_mask = 16'hF7F5;
defparam \u_mpr121|Ui2c|bit_count_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N26
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector37~3 (
// Equation(s):
// \u_mpr121|Ui2c|Selector37~3_combout  = (!\u_mpr121|Ui2c|LessThan1~1_combout  & \u_mpr121|Ui2c|state_reg.STATE_WRITE_2~q )

	.dataa(gnd),
	.datab(\u_mpr121|Ui2c|LessThan1~1_combout ),
	.datac(\u_mpr121|Ui2c|state_reg.STATE_WRITE_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector37~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector37~3 .lut_mask = 16'h3030;
defparam \u_mpr121|Ui2c|Selector37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y11_N27
dffeas \u_mpr121|Ui2c|state_reg.STATE_WRITE_3 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|Selector37~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u_mpr121|r_i2c_rst~q ),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|state_reg~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|state_reg.STATE_WRITE_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|state_reg.STATE_WRITE_3 .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|state_reg.STATE_WRITE_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N4
cycloneive_lcell_comb \u_mpr121|Ui2c|bit_count_reg[0]~9 (
// Equation(s):
// \u_mpr121|Ui2c|bit_count_reg[0]~9_combout  = (\u_mpr121|Ui2c|addr_reg [0] & (!\u_mpr121|r_i2c_start~q  & (!\u_mpr121|r_i2c_read~q  & \u_mpr121|Ui2c|state_reg.STATE_ACTIVE_WRITE~q )))

	.dataa(\u_mpr121|Ui2c|addr_reg [0]),
	.datab(\u_mpr121|r_i2c_start~q ),
	.datac(\u_mpr121|r_i2c_read~q ),
	.datad(\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_WRITE~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|bit_count_reg[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|bit_count_reg[0]~9 .lut_mask = 16'h0200;
defparam \u_mpr121|Ui2c|bit_count_reg[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N0
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector19~0 (
// Equation(s):
// \u_mpr121|Ui2c|Selector19~0_combout  = (\u_mpr121|Ui2c|Selector28~0_combout ) # ((\u_mpr121|Ui2c|Selector27~2_combout  & ((\u_mpr121|Ui2c|always0~0_combout ) # (!\u_mpr121|r_i2c_cmd_valid~q ))))

	.dataa(\u_mpr121|Ui2c|always0~0_combout ),
	.datab(\u_mpr121|r_i2c_cmd_valid~q ),
	.datac(\u_mpr121|Ui2c|Selector28~0_combout ),
	.datad(\u_mpr121|Ui2c|Selector27~2_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector19~0 .lut_mask = 16'hFBF0;
defparam \u_mpr121|Ui2c|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y11_N1
dffeas \u_mpr121|Ui2c|state_reg.STATE_STOP (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u_mpr121|r_i2c_rst~q ),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|state_reg~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|state_reg.STATE_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|state_reg.STATE_STOP .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|state_reg.STATE_STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N6
cycloneive_lcell_comb \u_mpr121|Ui2c|bit_count_reg[3]~8 (
// Equation(s):
// \u_mpr121|Ui2c|bit_count_reg[3]~8_combout  = (!\u_mpr121|Ui2c|state_reg.STATE_STOP~q  & (((\u_mpr121|r_i2c_cmd_valid~q  & \u_mpr121|Ui2c|cmd_ready_reg~q )) # (!\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_WRITE~q )))

	.dataa(\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_WRITE~q ),
	.datab(\u_mpr121|r_i2c_cmd_valid~q ),
	.datac(\u_mpr121|Ui2c|cmd_ready_reg~q ),
	.datad(\u_mpr121|Ui2c|state_reg.STATE_STOP~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|bit_count_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|bit_count_reg[3]~8 .lut_mask = 16'h00D5;
defparam \u_mpr121|Ui2c|bit_count_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N20
cycloneive_lcell_comb \u_mpr121|Ui2c|bit_count_reg[3]~10 (
// Equation(s):
// \u_mpr121|Ui2c|bit_count_reg[3]~10_combout  = (\u_mpr121|Ui2c|bit_count_reg[3]~7_combout  & (!\u_mpr121|Ui2c|state_reg.STATE_WRITE_3~q  & (!\u_mpr121|Ui2c|bit_count_reg[0]~9_combout  & \u_mpr121|Ui2c|bit_count_reg[3]~8_combout )))

	.dataa(\u_mpr121|Ui2c|bit_count_reg[3]~7_combout ),
	.datab(\u_mpr121|Ui2c|state_reg.STATE_WRITE_3~q ),
	.datac(\u_mpr121|Ui2c|bit_count_reg[0]~9_combout ),
	.datad(\u_mpr121|Ui2c|bit_count_reg[3]~8_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|bit_count_reg[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|bit_count_reg[3]~10 .lut_mask = 16'h0200;
defparam \u_mpr121|Ui2c|bit_count_reg[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N0
cycloneive_lcell_comb \u_mpr121|Ui2c|always0~3 (
// Equation(s):
// \u_mpr121|Ui2c|always0~3_combout  = (\u_mpr121|r_i2c_start~q ) # ((\u_mpr121|r_i2c_read~q ) # (!\u_mpr121|Ui2c|addr_reg [0]))

	.dataa(gnd),
	.datab(\u_mpr121|r_i2c_start~q ),
	.datac(\u_mpr121|r_i2c_read~q ),
	.datad(\u_mpr121|Ui2c|addr_reg [0]),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|always0~3 .lut_mask = 16'hFCFF;
defparam \u_mpr121|Ui2c|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N10
cycloneive_lcell_comb \u_mpr121|Ui2c|bit_count_reg[3]~2 (
// Equation(s):
// \u_mpr121|Ui2c|bit_count_reg[3]~2_combout  = (!\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_WRITE~q  & ((\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q  & ((\u_mpr121|Ui2c|data_in_ready_reg~q ))) # (!\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q  & 
// (\u_mpr121|Ui2c|mode_read_reg~q ))))

	.dataa(\u_mpr121|Ui2c|mode_read_reg~q ),
	.datab(\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q ),
	.datac(\u_mpr121|Ui2c|data_in_ready_reg~q ),
	.datad(\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_WRITE~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|bit_count_reg[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|bit_count_reg[3]~2 .lut_mask = 16'h00E2;
defparam \u_mpr121|Ui2c|bit_count_reg[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N0
cycloneive_lcell_comb \u_mpr121|Ui2c|bit_count_reg[3]~3 (
// Equation(s):
// \u_mpr121|Ui2c|bit_count_reg[3]~3_combout  = (\u_mpr121|Ui2c|bit_count_reg[3]~2_combout  & (((\u_mpr121|r_i2c_data_in_valid~q )) # (!\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q ))) # (!\u_mpr121|Ui2c|bit_count_reg[3]~2_combout  & 
// (!\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q  & ((!\u_mpr121|Ui2c|state_reg.STATE_ADDRESS_2~q ))))

	.dataa(\u_mpr121|Ui2c|bit_count_reg[3]~2_combout ),
	.datab(\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q ),
	.datac(\u_mpr121|r_i2c_data_in_valid~q ),
	.datad(\u_mpr121|Ui2c|state_reg.STATE_ADDRESS_2~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|bit_count_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|bit_count_reg[3]~3 .lut_mask = 16'hA2B3;
defparam \u_mpr121|Ui2c|bit_count_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N6
cycloneive_lcell_comb \u_mpr121|Ui2c|bit_count_reg[3]~4 (
// Equation(s):
// \u_mpr121|Ui2c|bit_count_reg[3]~4_combout  = (\u_mpr121|Ui2c|bit_count_reg[3]~3_combout ) # ((\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_WRITE~q  & (\u_mpr121|Ui2c|always0~3_combout  & \u_mpr121|Ui2c|phy_start_bit~0_combout )))

	.dataa(\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_WRITE~q ),
	.datab(\u_mpr121|Ui2c|always0~3_combout ),
	.datac(\u_mpr121|Ui2c|bit_count_reg[3]~3_combout ),
	.datad(\u_mpr121|Ui2c|phy_start_bit~0_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|bit_count_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|bit_count_reg[3]~4 .lut_mask = 16'hF8F0;
defparam \u_mpr121|Ui2c|bit_count_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N2
cycloneive_lcell_comb \u_mpr121|Ui2c|bit_count_reg[3]~5 (
// Equation(s):
// \u_mpr121|Ui2c|bit_count_reg[3]~5_combout  = (!\u_mpr121|Ui2c|sda_o_reg~0_combout  & (((!\u_mpr121|Ui2c|always0~2_combout  & \u_mpr121|Ui2c|phy_start_bit~0_combout )) # (!\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_READ~q )))

	.dataa(\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_READ~q ),
	.datab(\u_mpr121|Ui2c|always0~2_combout ),
	.datac(\u_mpr121|Ui2c|sda_o_reg~0_combout ),
	.datad(\u_mpr121|Ui2c|phy_start_bit~0_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|bit_count_reg[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|bit_count_reg[3]~5 .lut_mask = 16'h0705;
defparam \u_mpr121|Ui2c|bit_count_reg[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N14
cycloneive_lcell_comb \u_mpr121|Ui2c|bit_count_reg[3]~11 (
// Equation(s):
// \u_mpr121|Ui2c|bit_count_reg[3]~11_combout  = (\u_mpr121|Ui2c|bit_count_reg[3]~6_combout  & (\u_mpr121|Ui2c|bit_count_reg[3]~10_combout  & (\u_mpr121|Ui2c|bit_count_reg[3]~4_combout  & \u_mpr121|Ui2c|bit_count_reg[3]~5_combout )))

	.dataa(\u_mpr121|Ui2c|bit_count_reg[3]~6_combout ),
	.datab(\u_mpr121|Ui2c|bit_count_reg[3]~10_combout ),
	.datac(\u_mpr121|Ui2c|bit_count_reg[3]~4_combout ),
	.datad(\u_mpr121|Ui2c|bit_count_reg[3]~5_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|bit_count_reg[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|bit_count_reg[3]~11 .lut_mask = 16'h8000;
defparam \u_mpr121|Ui2c|bit_count_reg[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y10_N21
dffeas \u_mpr121|Ui2c|bit_count_reg[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|Selector23~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|bit_count_reg[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|bit_count_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|bit_count_reg[1] .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|bit_count_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N30
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector22~2 (
// Equation(s):
// \u_mpr121|Ui2c|Selector22~2_combout  = (!\u_mpr121|Ui2c|bit_count_reg[0]~1_combout  & (\u_mpr121|Ui2c|bit_count_reg [2] $ (((!\u_mpr121|Ui2c|bit_count_reg [0] & !\u_mpr121|Ui2c|bit_count_reg [1])))))

	.dataa(\u_mpr121|Ui2c|bit_count_reg [0]),
	.datab(\u_mpr121|Ui2c|bit_count_reg[0]~1_combout ),
	.datac(\u_mpr121|Ui2c|bit_count_reg [2]),
	.datad(\u_mpr121|Ui2c|bit_count_reg [1]),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector22~2 .lut_mask = 16'h3021;
defparam \u_mpr121|Ui2c|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y10_N31
dffeas \u_mpr121|Ui2c|bit_count_reg[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|Selector22~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|bit_count_reg[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|bit_count_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|bit_count_reg[2] .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|bit_count_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N18
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector37~0 (
// Equation(s):
// \u_mpr121|Ui2c|Selector37~0_combout  = (!\u_mpr121|Ui2c|bit_count_reg [2] & (!\u_mpr121|Ui2c|bit_count_reg [3] & !\u_mpr121|Ui2c|bit_count_reg [1]))

	.dataa(\u_mpr121|Ui2c|bit_count_reg [2]),
	.datab(\u_mpr121|Ui2c|bit_count_reg [3]),
	.datac(gnd),
	.datad(\u_mpr121|Ui2c|bit_count_reg [1]),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector37~0 .lut_mask = 16'h0011;
defparam \u_mpr121|Ui2c|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N16
cycloneive_lcell_comb \u_mpr121|Ui2c|state_next~1 (
// Equation(s):
// \u_mpr121|Ui2c|state_next~1_combout  = (!\u_mpr121|Ui2c|LessThan1~1_combout  & (\u_mpr121|Ui2c|Selector37~0_combout  & \u_mpr121|Ui2c|state_reg.STATE_ADDRESS_1~q ))

	.dataa(gnd),
	.datab(\u_mpr121|Ui2c|LessThan1~1_combout ),
	.datac(\u_mpr121|Ui2c|Selector37~0_combout ),
	.datad(\u_mpr121|Ui2c|state_reg.STATE_ADDRESS_1~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|state_next~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|state_next~1 .lut_mask = 16'h3000;
defparam \u_mpr121|Ui2c|state_next~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y11_N17
dffeas \u_mpr121|Ui2c|state_reg.STATE_ADDRESS_2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|state_next~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u_mpr121|r_i2c_rst~q ),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|state_reg~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|state_reg.STATE_ADDRESS_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|state_reg.STATE_ADDRESS_2 .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|state_reg.STATE_ADDRESS_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N6
cycloneive_lcell_comb \u_mpr121|Ui2c|data_reg[6]~0 (
// Equation(s):
// \u_mpr121|Ui2c|data_reg[6]~0_combout  = (!\u_mpr121|Ui2c|mode_read_reg~q  & \u_mpr121|Ui2c|state_reg.STATE_ADDRESS_2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_mpr121|Ui2c|mode_read_reg~q ),
	.datad(\u_mpr121|Ui2c|state_reg.STATE_ADDRESS_2~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|data_reg[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|data_reg[6]~0 .lut_mask = 16'h0F00;
defparam \u_mpr121|Ui2c|data_reg[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N12
cycloneive_lcell_comb \u_mpr121|Ui2c|data_reg[6]~1 (
// Equation(s):
// \u_mpr121|Ui2c|data_reg[6]~1_combout  = (!\u_mpr121|Ui2c|data_reg[6]~0_combout  & (((\u_mpr121|Ui2c|data_in_ready_reg~q  & \u_mpr121|r_i2c_data_in_valid~q )) # (!\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q )))

	.dataa(\u_mpr121|Ui2c|data_reg[6]~0_combout ),
	.datab(\u_mpr121|Ui2c|data_in_ready_reg~q ),
	.datac(\u_mpr121|r_i2c_data_in_valid~q ),
	.datad(\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|data_reg[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|data_reg[6]~1 .lut_mask = 16'h4055;
defparam \u_mpr121|Ui2c|data_reg[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N0
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector16~0 (
// Equation(s):
// \u_mpr121|Ui2c|Selector16~0_combout  = (\u_mpr121|Ui2c|data_reg[6]~1_combout  & ((!\u_mpr121|Ui2c|phy_start_bit~0_combout ) # (!\u_mpr121|Ui2c|bit_count_reg[0]~9_combout )))

	.dataa(\u_mpr121|Ui2c|data_reg[6]~1_combout ),
	.datab(gnd),
	.datac(\u_mpr121|Ui2c|bit_count_reg[0]~9_combout ),
	.datad(\u_mpr121|Ui2c|phy_start_bit~0_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector16~0 .lut_mask = 16'h0AAA;
defparam \u_mpr121|Ui2c|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y11_N9
dffeas \u_mpr121|Ui2c|mode_write_multiple_reg (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_mpr121|r_i2c_writemulti~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_mpr121|Ui2c|mode_stop_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|mode_write_multiple_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|mode_write_multiple_reg .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|mode_write_multiple_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N28
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector16~1 (
// Equation(s):
// \u_mpr121|Ui2c|Selector16~1_combout  = ((!\u_mpr121|Ui2c|last_reg~q  & (\u_mpr121|Ui2c|state_reg.STATE_WRITE_3~q  & \u_mpr121|Ui2c|mode_write_multiple_reg~q ))) # (!\u_mpr121|Ui2c|Selector16~0_combout )

	.dataa(\u_mpr121|Ui2c|last_reg~q ),
	.datab(\u_mpr121|Ui2c|Selector16~0_combout ),
	.datac(\u_mpr121|Ui2c|state_reg.STATE_WRITE_3~q ),
	.datad(\u_mpr121|Ui2c|mode_write_multiple_reg~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector16~1 .lut_mask = 16'h7333;
defparam \u_mpr121|Ui2c|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y11_N29
dffeas \u_mpr121|Ui2c|state_reg.STATE_WRITE_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u_mpr121|r_i2c_rst~q ),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|state_reg~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|state_reg.STATE_WRITE_1 .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|state_reg.STATE_WRITE_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N24
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector17~0 (
// Equation(s):
// \u_mpr121|Ui2c|Selector17~0_combout  = (\u_mpr121|Ui2c|data_in_ready_reg~q  & (\u_mpr121|r_i2c_data_in_valid~q  & \u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q ))

	.dataa(gnd),
	.datab(\u_mpr121|Ui2c|data_in_ready_reg~q ),
	.datac(\u_mpr121|r_i2c_data_in_valid~q ),
	.datad(\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector17~0 .lut_mask = 16'hC000;
defparam \u_mpr121|Ui2c|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N8
cycloneive_lcell_comb \u_mpr121|Selector8~0 (
// Equation(s):
// \u_mpr121|Selector8~0_combout  = (\u_mpr121|r_state.ST_I2C_READ_INIT~q ) # ((\u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q  & ((\u_mpr121|r_i2c_data_in_last~q ) # (\u_mpr121|Ui2c|data_in_ready_reg~q ))))

	.dataa(\u_mpr121|r_i2c_data_in_last~q ),
	.datab(\u_mpr121|Ui2c|data_in_ready_reg~q ),
	.datac(\u_mpr121|r_state.ST_I2C_READ_INIT~q ),
	.datad(\u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q ),
	.cin(gnd),
	.combout(\u_mpr121|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector8~0 .lut_mask = 16'hFEF0;
defparam \u_mpr121|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N26
cycloneive_lcell_comb \u_mpr121|Selector8~1 (
// Equation(s):
// \u_mpr121|Selector8~1_combout  = (\u_mpr121|Selector8~0_combout ) # ((\u_mpr121|r_i2c_data_in_last~q  & \u_mpr121|Selector9~0_combout ))

	.dataa(gnd),
	.datab(\u_mpr121|Selector8~0_combout ),
	.datac(\u_mpr121|r_i2c_data_in_last~q ),
	.datad(\u_mpr121|Selector9~0_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector8~1 .lut_mask = 16'hFCCC;
defparam \u_mpr121|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y14_N27
dffeas \u_mpr121|r_i2c_data_in_last (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_data_in_last~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_in_last .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_data_in_last .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N2
cycloneive_lcell_comb \u_mpr121|Ui2c|last_reg~0 (
// Equation(s):
// \u_mpr121|Ui2c|last_reg~0_combout  = (\u_mpr121|Ui2c|sda_o_reg~0_combout  & (((\u_mpr121|Ui2c|last_reg~q )))) # (!\u_mpr121|Ui2c|sda_o_reg~0_combout  & ((\u_mpr121|Ui2c|Selector17~0_combout  & ((\u_mpr121|r_i2c_data_in_last~q ))) # 
// (!\u_mpr121|Ui2c|Selector17~0_combout  & (\u_mpr121|Ui2c|last_reg~q ))))

	.dataa(\u_mpr121|Ui2c|sda_o_reg~0_combout ),
	.datab(\u_mpr121|Ui2c|Selector17~0_combout ),
	.datac(\u_mpr121|Ui2c|last_reg~q ),
	.datad(\u_mpr121|r_i2c_data_in_last~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|last_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|last_reg~0 .lut_mask = 16'hF4B0;
defparam \u_mpr121|Ui2c|last_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y11_N3
dffeas \u_mpr121|Ui2c|last_reg (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|last_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|last_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|last_reg .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|last_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N8
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector26~0 (
// Equation(s):
// \u_mpr121|Ui2c|Selector26~0_combout  = (\u_mpr121|Ui2c|state_reg.STATE_WRITE_3~q  & ((\u_mpr121|Ui2c|last_reg~q ) # (!\u_mpr121|Ui2c|mode_write_multiple_reg~q )))

	.dataa(gnd),
	.datab(\u_mpr121|Ui2c|last_reg~q ),
	.datac(\u_mpr121|Ui2c|mode_write_multiple_reg~q ),
	.datad(\u_mpr121|Ui2c|state_reg.STATE_WRITE_3~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector26~0 .lut_mask = 16'hCF00;
defparam \u_mpr121|Ui2c|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N8
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector26~2 (
// Equation(s):
// \u_mpr121|Ui2c|Selector26~2_combout  = (!\u_mpr121|Ui2c|Selector26~1_combout  & (!\u_mpr121|Ui2c|state_reg.STATE_STOP~q  & ((!\u_mpr121|Ui2c|Selector26~0_combout ) # (!\u_mpr121|Ui2c|mode_stop_reg~q ))))

	.dataa(\u_mpr121|Ui2c|Selector26~1_combout ),
	.datab(\u_mpr121|Ui2c|mode_stop_reg~q ),
	.datac(\u_mpr121|Ui2c|Selector26~0_combout ),
	.datad(\u_mpr121|Ui2c|state_reg.STATE_STOP~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector26~2 .lut_mask = 16'h0015;
defparam \u_mpr121|Ui2c|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N28
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector11~0 (
// Equation(s):
// \u_mpr121|Ui2c|Selector11~0_combout  = (\u_mpr121|Ui2c|Selector26~2_combout  & ((\u_mpr121|Ui2c|phy_start_bit~0_combout ) # (\u_mpr121|Ui2c|state_reg.STATE_IDLE~q )))

	.dataa(gnd),
	.datab(\u_mpr121|Ui2c|phy_start_bit~0_combout ),
	.datac(\u_mpr121|Ui2c|state_reg.STATE_IDLE~q ),
	.datad(\u_mpr121|Ui2c|Selector26~2_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector11~0 .lut_mask = 16'hFC00;
defparam \u_mpr121|Ui2c|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y11_N29
dffeas \u_mpr121|Ui2c|state_reg.STATE_IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u_mpr121|r_i2c_rst~q ),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|state_reg~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|state_reg.STATE_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|state_reg.STATE_IDLE .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|state_reg.STATE_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N22
cycloneive_lcell_comb \u_mpr121|Ui2c|bit_count_reg[0]~12 (
// Equation(s):
// \u_mpr121|Ui2c|bit_count_reg[0]~12_combout  = (\u_mpr121|Ui2c|state_reg.STATE_IDLE~q  & (!\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_READ~q  & !\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_WRITE~q ))

	.dataa(\u_mpr121|Ui2c|state_reg.STATE_IDLE~q ),
	.datab(gnd),
	.datac(\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_READ~q ),
	.datad(\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_WRITE~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|bit_count_reg[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|bit_count_reg[0]~12 .lut_mask = 16'h000A;
defparam \u_mpr121|Ui2c|bit_count_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N10
cycloneive_lcell_comb \u_mpr121|Ui2c|mode_stop_reg~2 (
// Equation(s):
// \u_mpr121|Ui2c|mode_stop_reg~2_combout  = (\u_mpr121|Ui2c|phy_start_bit~0_combout  & (!\u_mpr121|Ui2c|bit_count_reg[0]~12_combout  & ((\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE~q ) # (!\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_IDLE~q ))))

	.dataa(\u_mpr121|Ui2c|phy_start_bit~0_combout ),
	.datab(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_IDLE~q ),
	.datac(\u_mpr121|Ui2c|bit_count_reg[0]~12_combout ),
	.datad(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|mode_stop_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|mode_stop_reg~2 .lut_mask = 16'h0A02;
defparam \u_mpr121|Ui2c|mode_stop_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y11_N25
dffeas \u_mpr121|Ui2c|mode_stop_reg (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|mode_stop_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|mode_stop_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|mode_stop_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|mode_stop_reg .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|mode_stop_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N24
cycloneive_lcell_comb \u_mpr121|Ui2c|state_reg~20 (
// Equation(s):
// \u_mpr121|Ui2c|state_reg~20_combout  = (\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_WRITE~q  & (((\u_mpr121|Ui2c|sda_o_reg~0_combout ) # (!\u_mpr121|Ui2c|cmd_ready_reg~q )) # (!\u_mpr121|Ui2c|Selector27~1_combout )))

	.dataa(\u_mpr121|Ui2c|Selector27~1_combout ),
	.datab(\u_mpr121|Ui2c|cmd_ready_reg~q ),
	.datac(\u_mpr121|Ui2c|sda_o_reg~0_combout ),
	.datad(\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_WRITE~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|state_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|state_reg~20 .lut_mask = 16'hF700;
defparam \u_mpr121|Ui2c|state_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N14
cycloneive_lcell_comb \u_mpr121|Ui2c|state_reg~21 (
// Equation(s):
// \u_mpr121|Ui2c|state_reg~21_combout  = (\u_mpr121|Ui2c|state_reg~20_combout ) # ((!\u_mpr121|Ui2c|sda_o_reg~0_combout  & (!\u_mpr121|Ui2c|mode_stop_reg~q  & \u_mpr121|Ui2c|Selector26~0_combout )))

	.dataa(\u_mpr121|Ui2c|sda_o_reg~0_combout ),
	.datab(\u_mpr121|Ui2c|mode_stop_reg~q ),
	.datac(\u_mpr121|Ui2c|Selector26~0_combout ),
	.datad(\u_mpr121|Ui2c|state_reg~20_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|state_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|state_reg~21 .lut_mask = 16'hFF10;
defparam \u_mpr121|Ui2c|state_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y11_N15
dffeas \u_mpr121|Ui2c|state_reg.STATE_ACTIVE_WRITE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|state_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u_mpr121|r_i2c_rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|state_reg.STATE_ACTIVE_WRITE .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|state_reg.STATE_ACTIVE_WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N28
cycloneive_lcell_comb \u_mpr121|Ui2c|cmd_ready_reg~0 (
// Equation(s):
// \u_mpr121|Ui2c|cmd_ready_reg~0_combout  = (\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_WRITE~q ) # (((\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_READ~q  & !\u_mpr121|Ui2c|data_out_valid_reg~q )) # (!\u_mpr121|Ui2c|state_reg.STATE_IDLE~q ))

	.dataa(\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_READ~q ),
	.datab(\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_WRITE~q ),
	.datac(\u_mpr121|Ui2c|state_reg.STATE_IDLE~q ),
	.datad(\u_mpr121|Ui2c|data_out_valid_reg~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|cmd_ready_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|cmd_ready_reg~0 .lut_mask = 16'hCFEF;
defparam \u_mpr121|Ui2c|cmd_ready_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N14
cycloneive_lcell_comb \u_mpr121|Ui2c|cmd_ready_reg~1 (
// Equation(s):
// \u_mpr121|Ui2c|cmd_ready_reg~1_combout  = (!\u_mpr121|Ui2c|phy_start_bit~0_combout  & (\u_mpr121|Ui2c|cmd_ready_reg~0_combout  & (!\u_mpr121|Ui2c|sda_o_reg~0_combout  & \u_mpr121|r_i2c_rst~q )))

	.dataa(\u_mpr121|Ui2c|phy_start_bit~0_combout ),
	.datab(\u_mpr121|Ui2c|cmd_ready_reg~0_combout ),
	.datac(\u_mpr121|Ui2c|sda_o_reg~0_combout ),
	.datad(\u_mpr121|r_i2c_rst~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|cmd_ready_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|cmd_ready_reg~1 .lut_mask = 16'h0400;
defparam \u_mpr121|Ui2c|cmd_ready_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y11_N15
dffeas \u_mpr121|Ui2c|cmd_ready_reg (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|cmd_ready_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|cmd_ready_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|cmd_ready_reg .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|cmd_ready_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N30
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector20~0 (
// Equation(s):
// \u_mpr121|Ui2c|Selector20~0_combout  = (\u_mpr121|Ui2c|cmd_ready_reg~q  & (\u_mpr121|Ui2c|always0~1_combout  & (\u_mpr121|r_i2c_cmd_valid~q  & !\u_mpr121|Ui2c|state_reg.STATE_IDLE~q )))

	.dataa(\u_mpr121|Ui2c|cmd_ready_reg~q ),
	.datab(\u_mpr121|Ui2c|always0~1_combout ),
	.datac(\u_mpr121|r_i2c_cmd_valid~q ),
	.datad(\u_mpr121|Ui2c|state_reg.STATE_IDLE~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector20~0 .lut_mask = 16'h0080;
defparam \u_mpr121|Ui2c|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N18
cycloneive_lcell_comb \u_mpr121|Ui2c|state_reg~24 (
// Equation(s):
// \u_mpr121|Ui2c|state_reg~24_combout  = (\u_mpr121|Ui2c|sda_o_reg~0_combout  & (((\u_mpr121|Ui2c|state_reg.STATE_START_WAIT~q )))) # (!\u_mpr121|Ui2c|sda_o_reg~0_combout  & (\u_mpr121|Ui2c|bus_active_reg~q  & ((\u_mpr121|Ui2c|Selector20~0_combout ) # 
// (\u_mpr121|Ui2c|state_reg.STATE_START_WAIT~q ))))

	.dataa(\u_mpr121|Ui2c|Selector20~0_combout ),
	.datab(\u_mpr121|Ui2c|bus_active_reg~q ),
	.datac(\u_mpr121|Ui2c|state_reg.STATE_START_WAIT~q ),
	.datad(\u_mpr121|Ui2c|sda_o_reg~0_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|state_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|state_reg~24 .lut_mask = 16'hF0C8;
defparam \u_mpr121|Ui2c|state_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y11_N19
dffeas \u_mpr121|Ui2c|state_reg.STATE_START_WAIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|state_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u_mpr121|r_i2c_rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|state_reg.STATE_START_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|state_reg.STATE_START_WAIT .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|state_reg.STATE_START_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N26
cycloneive_lcell_comb \u_mpr121|Ui2c|bit_count_reg[0]~0 (
// Equation(s):
// \u_mpr121|Ui2c|bit_count_reg[0]~0_combout  = (\u_mpr121|Ui2c|state_reg.STATE_START~q ) # (((\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_READ~q ) # (\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_WRITE~q )) # (!\u_mpr121|Ui2c|state_reg.STATE_IDLE~q ))

	.dataa(\u_mpr121|Ui2c|state_reg.STATE_START~q ),
	.datab(\u_mpr121|Ui2c|state_reg.STATE_IDLE~q ),
	.datac(\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_READ~q ),
	.datad(\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_WRITE~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|bit_count_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|bit_count_reg[0]~0 .lut_mask = 16'hFFFB;
defparam \u_mpr121|Ui2c|bit_count_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N4
cycloneive_lcell_comb \u_mpr121|Ui2c|bit_count_reg[0]~1 (
// Equation(s):
// \u_mpr121|Ui2c|bit_count_reg[0]~1_combout  = (\u_mpr121|Ui2c|state_reg.STATE_START_WAIT~q ) # ((\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q ) # ((\u_mpr121|Ui2c|bit_count_reg[0]~0_combout ) # (\u_mpr121|Ui2c|state_reg.STATE_ADDRESS_2~q )))

	.dataa(\u_mpr121|Ui2c|state_reg.STATE_START_WAIT~q ),
	.datab(\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q ),
	.datac(\u_mpr121|Ui2c|bit_count_reg[0]~0_combout ),
	.datad(\u_mpr121|Ui2c|state_reg.STATE_ADDRESS_2~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|bit_count_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|bit_count_reg[0]~1 .lut_mask = 16'hFFFE;
defparam \u_mpr121|Ui2c|bit_count_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N8
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector24~0 (
// Equation(s):
// \u_mpr121|Ui2c|Selector24~0_combout  = (!\u_mpr121|Ui2c|bit_count_reg [0] & !\u_mpr121|Ui2c|bit_count_reg[0]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_mpr121|Ui2c|bit_count_reg [0]),
	.datad(\u_mpr121|Ui2c|bit_count_reg[0]~1_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector24~0 .lut_mask = 16'h000F;
defparam \u_mpr121|Ui2c|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y10_N9
dffeas \u_mpr121|Ui2c|bit_count_reg[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|bit_count_reg[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|bit_count_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|bit_count_reg[0] .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|bit_count_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N2
cycloneive_lcell_comb \u_mpr121|Ui2c|LessThan1~1 (
// Equation(s):
// \u_mpr121|Ui2c|LessThan1~1_combout  = (\u_mpr121|Ui2c|bit_count_reg [0]) # ((\u_mpr121|Ui2c|bit_count_reg [3]) # ((\u_mpr121|Ui2c|bit_count_reg [2]) # (\u_mpr121|Ui2c|bit_count_reg [1])))

	.dataa(\u_mpr121|Ui2c|bit_count_reg [0]),
	.datab(\u_mpr121|Ui2c|bit_count_reg [3]),
	.datac(\u_mpr121|Ui2c|bit_count_reg [2]),
	.datad(\u_mpr121|Ui2c|bit_count_reg [1]),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|LessThan1~1 .lut_mask = 16'hFFFE;
defparam \u_mpr121|Ui2c|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N18
cycloneive_lcell_comb \u_mpr121|Ui2c|data_out_valid_next~3 (
// Equation(s):
// \u_mpr121|Ui2c|data_out_valid_next~3_combout  = (!\u_mpr121|Ui2c|LessThan1~1_combout  & (\u_mpr121|Ui2c|state_reg.STATE_READ~q  & ((\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE~q ) # (!\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_IDLE~q ))))

	.dataa(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.datab(\u_mpr121|Ui2c|LessThan1~1_combout ),
	.datac(\u_mpr121|Ui2c|state_reg.STATE_READ~q ),
	.datad(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_IDLE~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|data_out_valid_next~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|data_out_valid_next~3 .lut_mask = 16'h2030;
defparam \u_mpr121|Ui2c|data_out_valid_next~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N26
cycloneive_lcell_comb \u_mpr121|Ui2c|state_reg~22 (
// Equation(s):
// \u_mpr121|Ui2c|state_reg~22_combout  = (\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_READ~q  & (((\u_mpr121|Ui2c|sda_o_reg~0_combout ) # (!\u_mpr121|Ui2c|cmd_ready_reg~q )) # (!\u_mpr121|Ui2c|Selector27~1_combout )))

	.dataa(\u_mpr121|Ui2c|Selector27~1_combout ),
	.datab(\u_mpr121|Ui2c|cmd_ready_reg~q ),
	.datac(\u_mpr121|Ui2c|sda_o_reg~0_combout ),
	.datad(\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_READ~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|state_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|state_reg~22 .lut_mask = 16'hF700;
defparam \u_mpr121|Ui2c|state_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N12
cycloneive_lcell_comb \u_mpr121|Ui2c|state_reg~23 (
// Equation(s):
// \u_mpr121|Ui2c|state_reg~23_combout  = (\u_mpr121|Ui2c|state_reg~22_combout ) # ((\u_mpr121|Ui2c|data_out_valid_next~3_combout  & !\u_mpr121|Ui2c|mode_stop_reg~q ))

	.dataa(gnd),
	.datab(\u_mpr121|Ui2c|data_out_valid_next~3_combout ),
	.datac(\u_mpr121|Ui2c|mode_stop_reg~q ),
	.datad(\u_mpr121|Ui2c|state_reg~22_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|state_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|state_reg~23 .lut_mask = 16'hFF0C;
defparam \u_mpr121|Ui2c|state_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y11_N13
dffeas \u_mpr121|Ui2c|state_reg.STATE_ACTIVE_READ (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|state_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u_mpr121|r_i2c_rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|state_reg.STATE_ACTIVE_READ .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|state_reg.STATE_ACTIVE_READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N0
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector18~0 (
// Equation(s):
// \u_mpr121|Ui2c|Selector18~0_combout  = (\u_mpr121|Ui2c|state_reg.STATE_ADDRESS_2~q  & ((\u_mpr121|Ui2c|mode_read_reg~q ) # ((\u_mpr121|Ui2c|state_reg.STATE_READ~q  & \u_mpr121|Ui2c|LessThan1~1_combout )))) # (!\u_mpr121|Ui2c|state_reg.STATE_ADDRESS_2~q  & 
// (((\u_mpr121|Ui2c|state_reg.STATE_READ~q  & \u_mpr121|Ui2c|LessThan1~1_combout ))))

	.dataa(\u_mpr121|Ui2c|state_reg.STATE_ADDRESS_2~q ),
	.datab(\u_mpr121|Ui2c|mode_read_reg~q ),
	.datac(\u_mpr121|Ui2c|state_reg.STATE_READ~q ),
	.datad(\u_mpr121|Ui2c|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector18~0 .lut_mask = 16'hF888;
defparam \u_mpr121|Ui2c|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N30
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector18~1 (
// Equation(s):
// \u_mpr121|Ui2c|Selector18~1_combout  = (\u_mpr121|Ui2c|Selector18~0_combout ) # ((\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_READ~q  & (!\u_mpr121|Ui2c|always0~2_combout  & \u_mpr121|Ui2c|phy_start_bit~0_combout )))

	.dataa(\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_READ~q ),
	.datab(\u_mpr121|Ui2c|Selector18~0_combout ),
	.datac(\u_mpr121|Ui2c|always0~2_combout ),
	.datad(\u_mpr121|Ui2c|phy_start_bit~0_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector18~1 .lut_mask = 16'hCECC;
defparam \u_mpr121|Ui2c|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y11_N31
dffeas \u_mpr121|Ui2c|state_reg.STATE_READ (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|Selector18~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u_mpr121|r_i2c_rst~q ),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|state_reg~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|state_reg.STATE_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|state_reg.STATE_READ .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|state_reg.STATE_READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N4
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector37~1 (
// Equation(s):
// \u_mpr121|Ui2c|Selector37~1_combout  = (\u_mpr121|Ui2c|Selector37~0_combout  & (!\u_mpr121|Ui2c|LessThan1~0_combout  & \u_mpr121|Ui2c|state_reg.STATE_ADDRESS_1~q ))

	.dataa(gnd),
	.datab(\u_mpr121|Ui2c|Selector37~0_combout ),
	.datac(\u_mpr121|Ui2c|LessThan1~0_combout ),
	.datad(\u_mpr121|Ui2c|state_reg.STATE_ADDRESS_1~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector37~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector37~1 .lut_mask = 16'h0C00;
defparam \u_mpr121|Ui2c|Selector37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N12
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector37~2 (
// Equation(s):
// \u_mpr121|Ui2c|Selector37~2_combout  = (\u_mpr121|Ui2c|Selector37~1_combout ) # ((\u_mpr121|Ui2c|LessThan1~1_combout  & (\u_mpr121|Ui2c|state_reg.STATE_READ~q )) # (!\u_mpr121|Ui2c|LessThan1~1_combout  & ((\u_mpr121|Ui2c|state_reg.STATE_WRITE_2~q ))))

	.dataa(\u_mpr121|Ui2c|state_reg.STATE_READ~q ),
	.datab(\u_mpr121|Ui2c|LessThan1~1_combout ),
	.datac(\u_mpr121|Ui2c|Selector37~1_combout ),
	.datad(\u_mpr121|Ui2c|state_reg.STATE_WRITE_2~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector37~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector37~2 .lut_mask = 16'hFBF8;
defparam \u_mpr121|Ui2c|Selector37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N22
cycloneive_lcell_comb \u_mpr121|Ui2c|phy_state_next~0 (
// Equation(s):
// \u_mpr121|Ui2c|phy_state_next~0_combout  = (!\u_mpr121|Ui2c|Selector37~2_combout  & (!\u_mpr121|Ui2c|Selector27~3_combout  & (\u_mpr121|Ui2c|Selector15~3_combout  & \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE~q )))

	.dataa(\u_mpr121|Ui2c|Selector37~2_combout ),
	.datab(\u_mpr121|Ui2c|Selector27~3_combout ),
	.datac(\u_mpr121|Ui2c|Selector15~3_combout ),
	.datad(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|phy_state_next~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_next~0 .lut_mask = 16'h1000;
defparam \u_mpr121|Ui2c|phy_state_next~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N4
cycloneive_lcell_comb \u_mpr121|Ui2c|delay_reg[3]~9 (
// Equation(s):
// \u_mpr121|Ui2c|delay_reg[3]~9_combout  = (\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE~q  & (((!\u_mpr121|Ui2c|Selector26~2_combout )))) # (!\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE~q  & (!\u_mpr121|Ui2c|Selector15~3_combout  & 
// (!\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_IDLE~q )))

	.dataa(\u_mpr121|Ui2c|Selector15~3_combout ),
	.datab(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_IDLE~q ),
	.datac(\u_mpr121|Ui2c|Selector26~2_combout ),
	.datad(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|delay_reg[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[3]~9 .lut_mask = 16'h0F11;
defparam \u_mpr121|Ui2c|delay_reg[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N30
cycloneive_lcell_comb \u_mpr121|Ui2c|delay_reg[3]~10 (
// Equation(s):
// \u_mpr121|Ui2c|delay_reg[3]~10_combout  = ((!\u_mpr121|Ui2c|delay_reg[3]~9_combout  & ((\u_mpr121|Ui2c|phy_state_next~0_combout ) # (!\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_IDLE~q )))) # (!\u_mpr121|Ui2c|WideOr17~1_combout )

	.dataa(\u_mpr121|Ui2c|phy_state_next~0_combout ),
	.datab(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_IDLE~q ),
	.datac(\u_mpr121|Ui2c|delay_reg[3]~9_combout ),
	.datad(\u_mpr121|Ui2c|WideOr17~1_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|delay_reg[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[3]~10 .lut_mask = 16'h0BFF;
defparam \u_mpr121|Ui2c|delay_reg[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N30
cycloneive_lcell_comb \u_mpr121|Ui2c|delay_reg[3]~11 (
// Equation(s):
// \u_mpr121|Ui2c|delay_reg[3]~11_combout  = (\u_mpr121|r_i2c_rst~q  & ((\u_mpr121|Ui2c|delay_scl_reg~q ) # ((!\u_mpr121|Ui2c|LessThan2~5_combout  & \u_mpr121|Ui2c|delay_reg[3]~10_combout ))))

	.dataa(\u_mpr121|r_i2c_rst~q ),
	.datab(\u_mpr121|Ui2c|LessThan2~5_combout ),
	.datac(\u_mpr121|Ui2c|delay_reg[3]~10_combout ),
	.datad(\u_mpr121|Ui2c|delay_scl_reg~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|delay_reg[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[3]~11 .lut_mask = 16'hAA20;
defparam \u_mpr121|Ui2c|delay_reg[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N16
cycloneive_lcell_comb \u_mpr121|Ui2c|Add2~0 (
// Equation(s):
// \u_mpr121|Ui2c|Add2~0_combout  = \u_mpr121|Ui2c|delay_reg [0] $ (VCC)
// \u_mpr121|Ui2c|Add2~1  = CARRY(\u_mpr121|Ui2c|delay_reg [0])

	.dataa(gnd),
	.datab(\u_mpr121|Ui2c|delay_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Add2~0_combout ),
	.cout(\u_mpr121|Ui2c|Add2~1 ));
// synopsys translate_off
defparam \u_mpr121|Ui2c|Add2~0 .lut_mask = 16'h33CC;
defparam \u_mpr121|Ui2c|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N24
cycloneive_lcell_comb \u_mpr121|Ui2c|delay_reg[0]~13 (
// Equation(s):
// \u_mpr121|Ui2c|delay_reg[0]~13_combout  = (\u_mpr121|r_i2c_rst~q  & ((\u_mpr121|Ui2c|LessThan2~5_combout  & ((\u_mpr121|Ui2c|Add2~0_combout ))) # (!\u_mpr121|Ui2c|LessThan2~5_combout  & (!\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_1~q ))))

	.dataa(\u_mpr121|r_i2c_rst~q ),
	.datab(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_1~q ),
	.datac(\u_mpr121|Ui2c|Add2~0_combout ),
	.datad(\u_mpr121|Ui2c|LessThan2~5_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|delay_reg[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[0]~13 .lut_mask = 16'hA022;
defparam \u_mpr121|Ui2c|delay_reg[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N4
cycloneive_lcell_comb \u_mpr121|Ui2c|delay_reg[0]~14 (
// Equation(s):
// \u_mpr121|Ui2c|delay_reg[0]~14_combout  = (\u_mpr121|Ui2c|delay_reg[3]~11_combout  & (\u_mpr121|Ui2c|delay_reg [0])) # (!\u_mpr121|Ui2c|delay_reg[3]~11_combout  & ((\u_mpr121|Ui2c|delay_reg[0]~13_combout )))

	.dataa(gnd),
	.datab(\u_mpr121|Ui2c|delay_reg[3]~11_combout ),
	.datac(\u_mpr121|Ui2c|delay_reg [0]),
	.datad(\u_mpr121|Ui2c|delay_reg[0]~13_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|delay_reg[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[0]~14 .lut_mask = 16'hF3C0;
defparam \u_mpr121|Ui2c|delay_reg[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y8_N5
dffeas \u_mpr121|Ui2c|delay_reg[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|delay_reg[0]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|delay_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[0] .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|delay_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N18
cycloneive_lcell_comb \u_mpr121|Ui2c|Add2~2 (
// Equation(s):
// \u_mpr121|Ui2c|Add2~2_combout  = (\u_mpr121|Ui2c|delay_reg [1] & (\u_mpr121|Ui2c|Add2~1  & VCC)) # (!\u_mpr121|Ui2c|delay_reg [1] & (!\u_mpr121|Ui2c|Add2~1 ))
// \u_mpr121|Ui2c|Add2~3  = CARRY((!\u_mpr121|Ui2c|delay_reg [1] & !\u_mpr121|Ui2c|Add2~1 ))

	.dataa(gnd),
	.datab(\u_mpr121|Ui2c|delay_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|Ui2c|Add2~1 ),
	.combout(\u_mpr121|Ui2c|Add2~2_combout ),
	.cout(\u_mpr121|Ui2c|Add2~3 ));
// synopsys translate_off
defparam \u_mpr121|Ui2c|Add2~2 .lut_mask = 16'hC303;
defparam \u_mpr121|Ui2c|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N10
cycloneive_lcell_comb \u_mpr121|Ui2c|delay_reg[1]~28 (
// Equation(s):
// \u_mpr121|Ui2c|delay_reg[1]~28_combout  = (\u_mpr121|r_i2c_rst~q  & ((\u_mpr121|Ui2c|LessThan2~5_combout  & (\u_mpr121|Ui2c|Add2~2_combout )) # (!\u_mpr121|Ui2c|LessThan2~5_combout  & ((\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_1~q )))))

	.dataa(\u_mpr121|r_i2c_rst~q ),
	.datab(\u_mpr121|Ui2c|LessThan2~5_combout ),
	.datac(\u_mpr121|Ui2c|Add2~2_combout ),
	.datad(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_1~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|delay_reg[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[1]~28 .lut_mask = 16'hA280;
defparam \u_mpr121|Ui2c|delay_reg[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N28
cycloneive_lcell_comb \u_mpr121|Ui2c|delay_reg[1]~21 (
// Equation(s):
// \u_mpr121|Ui2c|delay_reg[1]~21_combout  = (\u_mpr121|Ui2c|delay_reg[3]~11_combout  & (\u_mpr121|Ui2c|delay_reg [1])) # (!\u_mpr121|Ui2c|delay_reg[3]~11_combout  & ((\u_mpr121|Ui2c|delay_reg[1]~28_combout )))

	.dataa(\u_mpr121|Ui2c|delay_reg[3]~11_combout ),
	.datab(gnd),
	.datac(\u_mpr121|Ui2c|delay_reg [1]),
	.datad(\u_mpr121|Ui2c|delay_reg[1]~28_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|delay_reg[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[1]~21 .lut_mask = 16'hF5A0;
defparam \u_mpr121|Ui2c|delay_reg[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y8_N29
dffeas \u_mpr121|Ui2c|delay_reg[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|delay_reg[1]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|delay_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[1] .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|delay_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N20
cycloneive_lcell_comb \u_mpr121|Ui2c|Add2~4 (
// Equation(s):
// \u_mpr121|Ui2c|Add2~4_combout  = (\u_mpr121|Ui2c|delay_reg [2] & ((GND) # (!\u_mpr121|Ui2c|Add2~3 ))) # (!\u_mpr121|Ui2c|delay_reg [2] & (\u_mpr121|Ui2c|Add2~3  $ (GND)))
// \u_mpr121|Ui2c|Add2~5  = CARRY((\u_mpr121|Ui2c|delay_reg [2]) # (!\u_mpr121|Ui2c|Add2~3 ))

	.dataa(\u_mpr121|Ui2c|delay_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|Ui2c|Add2~3 ),
	.combout(\u_mpr121|Ui2c|Add2~4_combout ),
	.cout(\u_mpr121|Ui2c|Add2~5 ));
// synopsys translate_off
defparam \u_mpr121|Ui2c|Add2~4 .lut_mask = 16'h5AAF;
defparam \u_mpr121|Ui2c|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N18
cycloneive_lcell_comb \u_mpr121|Ui2c|delay_reg[2]~8 (
// Equation(s):
// \u_mpr121|Ui2c|delay_reg[2]~8_combout  = (\u_mpr121|r_i2c_rst~q  & ((\u_mpr121|Ui2c|LessThan2~5_combout  & (\u_mpr121|Ui2c|Add2~4_combout )) # (!\u_mpr121|Ui2c|LessThan2~5_combout  & ((!\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_1~q )))))

	.dataa(\u_mpr121|r_i2c_rst~q ),
	.datab(\u_mpr121|Ui2c|LessThan2~5_combout ),
	.datac(\u_mpr121|Ui2c|Add2~4_combout ),
	.datad(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_1~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|delay_reg[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[2]~8 .lut_mask = 16'h80A2;
defparam \u_mpr121|Ui2c|delay_reg[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N4
cycloneive_lcell_comb \u_mpr121|Ui2c|delay_reg[2]~12 (
// Equation(s):
// \u_mpr121|Ui2c|delay_reg[2]~12_combout  = (\u_mpr121|Ui2c|delay_reg[3]~11_combout  & (\u_mpr121|Ui2c|delay_reg [2])) # (!\u_mpr121|Ui2c|delay_reg[3]~11_combout  & ((\u_mpr121|Ui2c|delay_reg[2]~8_combout )))

	.dataa(\u_mpr121|Ui2c|delay_reg[3]~11_combout ),
	.datab(gnd),
	.datac(\u_mpr121|Ui2c|delay_reg [2]),
	.datad(\u_mpr121|Ui2c|delay_reg[2]~8_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|delay_reg[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[2]~12 .lut_mask = 16'hF5A0;
defparam \u_mpr121|Ui2c|delay_reg[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y8_N5
dffeas \u_mpr121|Ui2c|delay_reg[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|delay_reg[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|delay_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[2] .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|delay_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N22
cycloneive_lcell_comb \u_mpr121|Ui2c|Add2~6 (
// Equation(s):
// \u_mpr121|Ui2c|Add2~6_combout  = (\u_mpr121|Ui2c|delay_reg [3] & (\u_mpr121|Ui2c|Add2~5  & VCC)) # (!\u_mpr121|Ui2c|delay_reg [3] & (!\u_mpr121|Ui2c|Add2~5 ))
// \u_mpr121|Ui2c|Add2~7  = CARRY((!\u_mpr121|Ui2c|delay_reg [3] & !\u_mpr121|Ui2c|Add2~5 ))

	.dataa(\u_mpr121|Ui2c|delay_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|Ui2c|Add2~5 ),
	.combout(\u_mpr121|Ui2c|Add2~6_combout ),
	.cout(\u_mpr121|Ui2c|Add2~7 ));
// synopsys translate_off
defparam \u_mpr121|Ui2c|Add2~6 .lut_mask = 16'hA505;
defparam \u_mpr121|Ui2c|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N12
cycloneive_lcell_comb \u_mpr121|Ui2c|delay_reg[3]~3 (
// Equation(s):
// \u_mpr121|Ui2c|delay_reg[3]~3_combout  = (\u_mpr121|Ui2c|delay_reg[3]~15_combout  & ((\u_mpr121|Ui2c|Add2~6_combout ))) # (!\u_mpr121|Ui2c|delay_reg[3]~15_combout  & (\u_mpr121|r_i2c_rst~q ))

	.dataa(\u_mpr121|Ui2c|delay_reg[3]~15_combout ),
	.datab(\u_mpr121|r_i2c_rst~q ),
	.datac(gnd),
	.datad(\u_mpr121|Ui2c|Add2~6_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|delay_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[3]~3 .lut_mask = 16'hEE44;
defparam \u_mpr121|Ui2c|delay_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y8_N13
dffeas \u_mpr121|Ui2c|delay_reg[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|delay_reg[3]~3_combout ),
	.asdata(\u_mpr121|Ui2c|delay_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_mpr121|Ui2c|delay_reg[3]~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|delay_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[3] .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|delay_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N24
cycloneive_lcell_comb \u_mpr121|Ui2c|Add2~8 (
// Equation(s):
// \u_mpr121|Ui2c|Add2~8_combout  = (\u_mpr121|Ui2c|delay_reg [4] & ((GND) # (!\u_mpr121|Ui2c|Add2~7 ))) # (!\u_mpr121|Ui2c|delay_reg [4] & (\u_mpr121|Ui2c|Add2~7  $ (GND)))
// \u_mpr121|Ui2c|Add2~9  = CARRY((\u_mpr121|Ui2c|delay_reg [4]) # (!\u_mpr121|Ui2c|Add2~7 ))

	.dataa(gnd),
	.datab(\u_mpr121|Ui2c|delay_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|Ui2c|Add2~7 ),
	.combout(\u_mpr121|Ui2c|Add2~8_combout ),
	.cout(\u_mpr121|Ui2c|Add2~9 ));
// synopsys translate_off
defparam \u_mpr121|Ui2c|Add2~8 .lut_mask = 16'h3CCF;
defparam \u_mpr121|Ui2c|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N14
cycloneive_lcell_comb \u_mpr121|Ui2c|delay_reg[4]~2 (
// Equation(s):
// \u_mpr121|Ui2c|delay_reg[4]~2_combout  = (\u_mpr121|Ui2c|delay_reg[3]~15_combout  & ((\u_mpr121|Ui2c|Add2~8_combout ))) # (!\u_mpr121|Ui2c|delay_reg[3]~15_combout  & (\u_mpr121|r_i2c_rst~q ))

	.dataa(\u_mpr121|Ui2c|delay_reg[3]~15_combout ),
	.datab(\u_mpr121|r_i2c_rst~q ),
	.datac(gnd),
	.datad(\u_mpr121|Ui2c|Add2~8_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|delay_reg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[4]~2 .lut_mask = 16'hEE44;
defparam \u_mpr121|Ui2c|delay_reg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y8_N15
dffeas \u_mpr121|Ui2c|delay_reg[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|delay_reg[4]~2_combout ),
	.asdata(\u_mpr121|Ui2c|delay_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_mpr121|Ui2c|delay_reg[3]~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|delay_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[4] .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|delay_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N26
cycloneive_lcell_comb \u_mpr121|Ui2c|Add2~10 (
// Equation(s):
// \u_mpr121|Ui2c|Add2~10_combout  = (\u_mpr121|Ui2c|delay_reg [5] & (\u_mpr121|Ui2c|Add2~9  & VCC)) # (!\u_mpr121|Ui2c|delay_reg [5] & (!\u_mpr121|Ui2c|Add2~9 ))
// \u_mpr121|Ui2c|Add2~11  = CARRY((!\u_mpr121|Ui2c|delay_reg [5] & !\u_mpr121|Ui2c|Add2~9 ))

	.dataa(gnd),
	.datab(\u_mpr121|Ui2c|delay_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|Ui2c|Add2~9 ),
	.combout(\u_mpr121|Ui2c|Add2~10_combout ),
	.cout(\u_mpr121|Ui2c|Add2~11 ));
// synopsys translate_off
defparam \u_mpr121|Ui2c|Add2~10 .lut_mask = 16'hC303;
defparam \u_mpr121|Ui2c|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N0
cycloneive_lcell_comb \u_mpr121|Ui2c|delay_reg[5]~1 (
// Equation(s):
// \u_mpr121|Ui2c|delay_reg[5]~1_combout  = (\u_mpr121|Ui2c|delay_reg[3]~15_combout  & (\u_mpr121|Ui2c|Add2~10_combout )) # (!\u_mpr121|Ui2c|delay_reg[3]~15_combout  & ((\u_mpr121|r_i2c_rst~q )))

	.dataa(\u_mpr121|Ui2c|delay_reg[3]~15_combout ),
	.datab(\u_mpr121|Ui2c|Add2~10_combout ),
	.datac(gnd),
	.datad(\u_mpr121|r_i2c_rst~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|delay_reg[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[5]~1 .lut_mask = 16'hDD88;
defparam \u_mpr121|Ui2c|delay_reg[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y8_N1
dffeas \u_mpr121|Ui2c|delay_reg[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|delay_reg[5]~1_combout ),
	.asdata(\u_mpr121|Ui2c|delay_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_mpr121|Ui2c|delay_reg[3]~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|delay_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[5] .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|delay_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N28
cycloneive_lcell_comb \u_mpr121|Ui2c|Add2~12 (
// Equation(s):
// \u_mpr121|Ui2c|Add2~12_combout  = (\u_mpr121|Ui2c|delay_reg [6] & ((GND) # (!\u_mpr121|Ui2c|Add2~11 ))) # (!\u_mpr121|Ui2c|delay_reg [6] & (\u_mpr121|Ui2c|Add2~11  $ (GND)))
// \u_mpr121|Ui2c|Add2~13  = CARRY((\u_mpr121|Ui2c|delay_reg [6]) # (!\u_mpr121|Ui2c|Add2~11 ))

	.dataa(\u_mpr121|Ui2c|delay_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|Ui2c|Add2~11 ),
	.combout(\u_mpr121|Ui2c|Add2~12_combout ),
	.cout(\u_mpr121|Ui2c|Add2~13 ));
// synopsys translate_off
defparam \u_mpr121|Ui2c|Add2~12 .lut_mask = 16'h5AAF;
defparam \u_mpr121|Ui2c|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N6
cycloneive_lcell_comb \u_mpr121|Ui2c|delay_reg[6]~0 (
// Equation(s):
// \u_mpr121|Ui2c|delay_reg[6]~0_combout  = (\u_mpr121|Ui2c|delay_reg[3]~15_combout  & ((\u_mpr121|Ui2c|Add2~12_combout ))) # (!\u_mpr121|Ui2c|delay_reg[3]~15_combout  & (\u_mpr121|r_i2c_rst~q ))

	.dataa(\u_mpr121|Ui2c|delay_reg[3]~15_combout ),
	.datab(\u_mpr121|r_i2c_rst~q ),
	.datac(gnd),
	.datad(\u_mpr121|Ui2c|Add2~12_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|delay_reg[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[6]~0 .lut_mask = 16'hEE44;
defparam \u_mpr121|Ui2c|delay_reg[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y8_N7
dffeas \u_mpr121|Ui2c|delay_reg[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|delay_reg[6]~0_combout ),
	.asdata(\u_mpr121|Ui2c|delay_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_mpr121|Ui2c|delay_reg[3]~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|delay_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[6] .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|delay_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N30
cycloneive_lcell_comb \u_mpr121|Ui2c|Add2~14 (
// Equation(s):
// \u_mpr121|Ui2c|Add2~14_combout  = (\u_mpr121|Ui2c|delay_reg [7] & (\u_mpr121|Ui2c|Add2~13  & VCC)) # (!\u_mpr121|Ui2c|delay_reg [7] & (!\u_mpr121|Ui2c|Add2~13 ))
// \u_mpr121|Ui2c|Add2~15  = CARRY((!\u_mpr121|Ui2c|delay_reg [7] & !\u_mpr121|Ui2c|Add2~13 ))

	.dataa(\u_mpr121|Ui2c|delay_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|Ui2c|Add2~13 ),
	.combout(\u_mpr121|Ui2c|Add2~14_combout ),
	.cout(\u_mpr121|Ui2c|Add2~15 ));
// synopsys translate_off
defparam \u_mpr121|Ui2c|Add2~14 .lut_mask = 16'hA505;
defparam \u_mpr121|Ui2c|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N12
cycloneive_lcell_comb \u_mpr121|Ui2c|delay_reg[7]~27 (
// Equation(s):
// \u_mpr121|Ui2c|delay_reg[7]~27_combout  = (\u_mpr121|r_i2c_rst~q  & ((\u_mpr121|Ui2c|LessThan2~5_combout  & (\u_mpr121|Ui2c|Add2~14_combout )) # (!\u_mpr121|Ui2c|LessThan2~5_combout  & ((\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_1~q )))))

	.dataa(\u_mpr121|r_i2c_rst~q ),
	.datab(\u_mpr121|Ui2c|LessThan2~5_combout ),
	.datac(\u_mpr121|Ui2c|Add2~14_combout ),
	.datad(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_1~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|delay_reg[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[7]~27 .lut_mask = 16'hA280;
defparam \u_mpr121|Ui2c|delay_reg[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N2
cycloneive_lcell_comb \u_mpr121|Ui2c|delay_reg[7]~20 (
// Equation(s):
// \u_mpr121|Ui2c|delay_reg[7]~20_combout  = (\u_mpr121|Ui2c|delay_reg[3]~11_combout  & (\u_mpr121|Ui2c|delay_reg [7])) # (!\u_mpr121|Ui2c|delay_reg[3]~11_combout  & ((\u_mpr121|Ui2c|delay_reg[7]~27_combout )))

	.dataa(\u_mpr121|Ui2c|delay_reg[3]~11_combout ),
	.datab(gnd),
	.datac(\u_mpr121|Ui2c|delay_reg [7]),
	.datad(\u_mpr121|Ui2c|delay_reg[7]~27_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|delay_reg[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[7]~20 .lut_mask = 16'hF5A0;
defparam \u_mpr121|Ui2c|delay_reg[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y8_N3
dffeas \u_mpr121|Ui2c|delay_reg[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|delay_reg[7]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|delay_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[7] .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|delay_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N0
cycloneive_lcell_comb \u_mpr121|Ui2c|Add2~16 (
// Equation(s):
// \u_mpr121|Ui2c|Add2~16_combout  = (\u_mpr121|Ui2c|delay_reg [8] & ((GND) # (!\u_mpr121|Ui2c|Add2~15 ))) # (!\u_mpr121|Ui2c|delay_reg [8] & (\u_mpr121|Ui2c|Add2~15  $ (GND)))
// \u_mpr121|Ui2c|Add2~17  = CARRY((\u_mpr121|Ui2c|delay_reg [8]) # (!\u_mpr121|Ui2c|Add2~15 ))

	.dataa(gnd),
	.datab(\u_mpr121|Ui2c|delay_reg [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|Ui2c|Add2~15 ),
	.combout(\u_mpr121|Ui2c|Add2~16_combout ),
	.cout(\u_mpr121|Ui2c|Add2~17 ));
// synopsys translate_off
defparam \u_mpr121|Ui2c|Add2~16 .lut_mask = 16'h3CCF;
defparam \u_mpr121|Ui2c|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N24
cycloneive_lcell_comb \u_mpr121|Ui2c|delay_reg[8]~19 (
// Equation(s):
// \u_mpr121|Ui2c|delay_reg[8]~19_combout  = (\u_mpr121|Ui2c|delay_reg[3]~11_combout  & (((\u_mpr121|Ui2c|delay_reg [8])))) # (!\u_mpr121|Ui2c|delay_reg[3]~11_combout  & (\u_mpr121|Ui2c|delay_reg[3]~15_combout  & ((\u_mpr121|Ui2c|Add2~16_combout ))))

	.dataa(\u_mpr121|Ui2c|delay_reg[3]~11_combout ),
	.datab(\u_mpr121|Ui2c|delay_reg[3]~15_combout ),
	.datac(\u_mpr121|Ui2c|delay_reg [8]),
	.datad(\u_mpr121|Ui2c|Add2~16_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|delay_reg[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[8]~19 .lut_mask = 16'hE4A0;
defparam \u_mpr121|Ui2c|delay_reg[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y7_N25
dffeas \u_mpr121|Ui2c|delay_reg[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|delay_reg[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|delay_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[8] .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|delay_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N2
cycloneive_lcell_comb \u_mpr121|Ui2c|Add2~18 (
// Equation(s):
// \u_mpr121|Ui2c|Add2~18_combout  = (\u_mpr121|Ui2c|delay_reg [9] & (\u_mpr121|Ui2c|Add2~17  & VCC)) # (!\u_mpr121|Ui2c|delay_reg [9] & (!\u_mpr121|Ui2c|Add2~17 ))
// \u_mpr121|Ui2c|Add2~19  = CARRY((!\u_mpr121|Ui2c|delay_reg [9] & !\u_mpr121|Ui2c|Add2~17 ))

	.dataa(gnd),
	.datab(\u_mpr121|Ui2c|delay_reg [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|Ui2c|Add2~17 ),
	.combout(\u_mpr121|Ui2c|Add2~18_combout ),
	.cout(\u_mpr121|Ui2c|Add2~19 ));
// synopsys translate_off
defparam \u_mpr121|Ui2c|Add2~18 .lut_mask = 16'hC303;
defparam \u_mpr121|Ui2c|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N18
cycloneive_lcell_comb \u_mpr121|Ui2c|delay_reg[9]~18 (
// Equation(s):
// \u_mpr121|Ui2c|delay_reg[9]~18_combout  = (\u_mpr121|Ui2c|delay_reg[3]~11_combout  & (((\u_mpr121|Ui2c|delay_reg [9])))) # (!\u_mpr121|Ui2c|delay_reg[3]~11_combout  & (\u_mpr121|Ui2c|delay_reg[3]~15_combout  & ((\u_mpr121|Ui2c|Add2~18_combout ))))

	.dataa(\u_mpr121|Ui2c|delay_reg[3]~11_combout ),
	.datab(\u_mpr121|Ui2c|delay_reg[3]~15_combout ),
	.datac(\u_mpr121|Ui2c|delay_reg [9]),
	.datad(\u_mpr121|Ui2c|Add2~18_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|delay_reg[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[9]~18 .lut_mask = 16'hE4A0;
defparam \u_mpr121|Ui2c|delay_reg[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y7_N19
dffeas \u_mpr121|Ui2c|delay_reg[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|delay_reg[9]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|delay_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[9] .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|delay_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N4
cycloneive_lcell_comb \u_mpr121|Ui2c|Add2~20 (
// Equation(s):
// \u_mpr121|Ui2c|Add2~20_combout  = (\u_mpr121|Ui2c|delay_reg [10] & ((GND) # (!\u_mpr121|Ui2c|Add2~19 ))) # (!\u_mpr121|Ui2c|delay_reg [10] & (\u_mpr121|Ui2c|Add2~19  $ (GND)))
// \u_mpr121|Ui2c|Add2~21  = CARRY((\u_mpr121|Ui2c|delay_reg [10]) # (!\u_mpr121|Ui2c|Add2~19 ))

	.dataa(gnd),
	.datab(\u_mpr121|Ui2c|delay_reg [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|Ui2c|Add2~19 ),
	.combout(\u_mpr121|Ui2c|Add2~20_combout ),
	.cout(\u_mpr121|Ui2c|Add2~21 ));
// synopsys translate_off
defparam \u_mpr121|Ui2c|Add2~20 .lut_mask = 16'h3CCF;
defparam \u_mpr121|Ui2c|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y7_N26
cycloneive_lcell_comb \u_mpr121|Ui2c|delay_reg[10]~25 (
// Equation(s):
// \u_mpr121|Ui2c|delay_reg[10]~25_combout  = (\u_mpr121|Ui2c|delay_reg[3]~11_combout  & (((\u_mpr121|Ui2c|delay_reg [10])))) # (!\u_mpr121|Ui2c|delay_reg[3]~11_combout  & (\u_mpr121|Ui2c|delay_reg[3]~15_combout  & (\u_mpr121|Ui2c|Add2~20_combout )))

	.dataa(\u_mpr121|Ui2c|delay_reg[3]~15_combout ),
	.datab(\u_mpr121|Ui2c|Add2~20_combout ),
	.datac(\u_mpr121|Ui2c|delay_reg [10]),
	.datad(\u_mpr121|Ui2c|delay_reg[3]~11_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|delay_reg[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[10]~25 .lut_mask = 16'hF088;
defparam \u_mpr121|Ui2c|delay_reg[10]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y7_N27
dffeas \u_mpr121|Ui2c|delay_reg[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|delay_reg[10]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|delay_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[10] .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|delay_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N6
cycloneive_lcell_comb \u_mpr121|Ui2c|Add2~22 (
// Equation(s):
// \u_mpr121|Ui2c|Add2~22_combout  = (\u_mpr121|Ui2c|delay_reg [11] & (\u_mpr121|Ui2c|Add2~21  & VCC)) # (!\u_mpr121|Ui2c|delay_reg [11] & (!\u_mpr121|Ui2c|Add2~21 ))
// \u_mpr121|Ui2c|Add2~23  = CARRY((!\u_mpr121|Ui2c|delay_reg [11] & !\u_mpr121|Ui2c|Add2~21 ))

	.dataa(\u_mpr121|Ui2c|delay_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|Ui2c|Add2~21 ),
	.combout(\u_mpr121|Ui2c|Add2~22_combout ),
	.cout(\u_mpr121|Ui2c|Add2~23 ));
// synopsys translate_off
defparam \u_mpr121|Ui2c|Add2~22 .lut_mask = 16'hA505;
defparam \u_mpr121|Ui2c|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y7_N4
cycloneive_lcell_comb \u_mpr121|Ui2c|delay_reg[11]~24 (
// Equation(s):
// \u_mpr121|Ui2c|delay_reg[11]~24_combout  = (\u_mpr121|Ui2c|delay_reg[3]~11_combout  & (((\u_mpr121|Ui2c|delay_reg [11])))) # (!\u_mpr121|Ui2c|delay_reg[3]~11_combout  & (\u_mpr121|Ui2c|delay_reg[3]~15_combout  & (\u_mpr121|Ui2c|Add2~22_combout )))

	.dataa(\u_mpr121|Ui2c|delay_reg[3]~15_combout ),
	.datab(\u_mpr121|Ui2c|Add2~22_combout ),
	.datac(\u_mpr121|Ui2c|delay_reg [11]),
	.datad(\u_mpr121|Ui2c|delay_reg[3]~11_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|delay_reg[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[11]~24 .lut_mask = 16'hF088;
defparam \u_mpr121|Ui2c|delay_reg[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y7_N5
dffeas \u_mpr121|Ui2c|delay_reg[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|delay_reg[11]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|delay_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[11] .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|delay_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N8
cycloneive_lcell_comb \u_mpr121|Ui2c|Add2~24 (
// Equation(s):
// \u_mpr121|Ui2c|Add2~24_combout  = (\u_mpr121|Ui2c|delay_reg [12] & ((GND) # (!\u_mpr121|Ui2c|Add2~23 ))) # (!\u_mpr121|Ui2c|delay_reg [12] & (\u_mpr121|Ui2c|Add2~23  $ (GND)))
// \u_mpr121|Ui2c|Add2~25  = CARRY((\u_mpr121|Ui2c|delay_reg [12]) # (!\u_mpr121|Ui2c|Add2~23 ))

	.dataa(gnd),
	.datab(\u_mpr121|Ui2c|delay_reg [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|Ui2c|Add2~23 ),
	.combout(\u_mpr121|Ui2c|Add2~24_combout ),
	.cout(\u_mpr121|Ui2c|Add2~25 ));
// synopsys translate_off
defparam \u_mpr121|Ui2c|Add2~24 .lut_mask = 16'h3CCF;
defparam \u_mpr121|Ui2c|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N28
cycloneive_lcell_comb \u_mpr121|Ui2c|delay_reg[12]~17 (
// Equation(s):
// \u_mpr121|Ui2c|delay_reg[12]~17_combout  = (\u_mpr121|Ui2c|delay_reg[3]~11_combout  & (((\u_mpr121|Ui2c|delay_reg [12])))) # (!\u_mpr121|Ui2c|delay_reg[3]~11_combout  & (\u_mpr121|Ui2c|delay_reg[3]~15_combout  & ((\u_mpr121|Ui2c|Add2~24_combout ))))

	.dataa(\u_mpr121|Ui2c|delay_reg[3]~11_combout ),
	.datab(\u_mpr121|Ui2c|delay_reg[3]~15_combout ),
	.datac(\u_mpr121|Ui2c|delay_reg [12]),
	.datad(\u_mpr121|Ui2c|Add2~24_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|delay_reg[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[12]~17 .lut_mask = 16'hE4A0;
defparam \u_mpr121|Ui2c|delay_reg[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y7_N29
dffeas \u_mpr121|Ui2c|delay_reg[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|delay_reg[12]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|delay_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[12] .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|delay_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N10
cycloneive_lcell_comb \u_mpr121|Ui2c|Add2~26 (
// Equation(s):
// \u_mpr121|Ui2c|Add2~26_combout  = (\u_mpr121|Ui2c|delay_reg [13] & (\u_mpr121|Ui2c|Add2~25  & VCC)) # (!\u_mpr121|Ui2c|delay_reg [13] & (!\u_mpr121|Ui2c|Add2~25 ))
// \u_mpr121|Ui2c|Add2~27  = CARRY((!\u_mpr121|Ui2c|delay_reg [13] & !\u_mpr121|Ui2c|Add2~25 ))

	.dataa(\u_mpr121|Ui2c|delay_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|Ui2c|Add2~25 ),
	.combout(\u_mpr121|Ui2c|Add2~26_combout ),
	.cout(\u_mpr121|Ui2c|Add2~27 ));
// synopsys translate_off
defparam \u_mpr121|Ui2c|Add2~26 .lut_mask = 16'hA505;
defparam \u_mpr121|Ui2c|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N22
cycloneive_lcell_comb \u_mpr121|Ui2c|delay_reg[13]~16 (
// Equation(s):
// \u_mpr121|Ui2c|delay_reg[13]~16_combout  = (\u_mpr121|Ui2c|delay_reg[3]~11_combout  & (((\u_mpr121|Ui2c|delay_reg [13])))) # (!\u_mpr121|Ui2c|delay_reg[3]~11_combout  & (\u_mpr121|Ui2c|delay_reg[3]~15_combout  & ((\u_mpr121|Ui2c|Add2~26_combout ))))

	.dataa(\u_mpr121|Ui2c|delay_reg[3]~11_combout ),
	.datab(\u_mpr121|Ui2c|delay_reg[3]~15_combout ),
	.datac(\u_mpr121|Ui2c|delay_reg [13]),
	.datad(\u_mpr121|Ui2c|Add2~26_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|delay_reg[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[13]~16 .lut_mask = 16'hE4A0;
defparam \u_mpr121|Ui2c|delay_reg[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y7_N23
dffeas \u_mpr121|Ui2c|delay_reg[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|delay_reg[13]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|delay_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[13] .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|delay_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N12
cycloneive_lcell_comb \u_mpr121|Ui2c|Add2~28 (
// Equation(s):
// \u_mpr121|Ui2c|Add2~28_combout  = (\u_mpr121|Ui2c|delay_reg [14] & ((GND) # (!\u_mpr121|Ui2c|Add2~27 ))) # (!\u_mpr121|Ui2c|delay_reg [14] & (\u_mpr121|Ui2c|Add2~27  $ (GND)))
// \u_mpr121|Ui2c|Add2~29  = CARRY((\u_mpr121|Ui2c|delay_reg [14]) # (!\u_mpr121|Ui2c|Add2~27 ))

	.dataa(gnd),
	.datab(\u_mpr121|Ui2c|delay_reg [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|Ui2c|Add2~27 ),
	.combout(\u_mpr121|Ui2c|Add2~28_combout ),
	.cout(\u_mpr121|Ui2c|Add2~29 ));
// synopsys translate_off
defparam \u_mpr121|Ui2c|Add2~28 .lut_mask = 16'h3CCF;
defparam \u_mpr121|Ui2c|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N20
cycloneive_lcell_comb \u_mpr121|Ui2c|delay_reg[14]~23 (
// Equation(s):
// \u_mpr121|Ui2c|delay_reg[14]~23_combout  = (\u_mpr121|Ui2c|delay_reg[3]~11_combout  & (((\u_mpr121|Ui2c|delay_reg [14])))) # (!\u_mpr121|Ui2c|delay_reg[3]~11_combout  & (\u_mpr121|Ui2c|delay_reg[3]~15_combout  & ((\u_mpr121|Ui2c|Add2~28_combout ))))

	.dataa(\u_mpr121|Ui2c|delay_reg[3]~11_combout ),
	.datab(\u_mpr121|Ui2c|delay_reg[3]~15_combout ),
	.datac(\u_mpr121|Ui2c|delay_reg [14]),
	.datad(\u_mpr121|Ui2c|Add2~28_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|delay_reg[14]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[14]~23 .lut_mask = 16'hE4A0;
defparam \u_mpr121|Ui2c|delay_reg[14]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y7_N21
dffeas \u_mpr121|Ui2c|delay_reg[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|delay_reg[14]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|delay_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[14] .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|delay_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N14
cycloneive_lcell_comb \u_mpr121|Ui2c|Add2~30 (
// Equation(s):
// \u_mpr121|Ui2c|Add2~30_combout  = (\u_mpr121|Ui2c|delay_reg [15] & (\u_mpr121|Ui2c|Add2~29  & VCC)) # (!\u_mpr121|Ui2c|delay_reg [15] & (!\u_mpr121|Ui2c|Add2~29 ))
// \u_mpr121|Ui2c|Add2~31  = CARRY((!\u_mpr121|Ui2c|delay_reg [15] & !\u_mpr121|Ui2c|Add2~29 ))

	.dataa(\u_mpr121|Ui2c|delay_reg [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|Ui2c|Add2~29 ),
	.combout(\u_mpr121|Ui2c|Add2~30_combout ),
	.cout(\u_mpr121|Ui2c|Add2~31 ));
// synopsys translate_off
defparam \u_mpr121|Ui2c|Add2~30 .lut_mask = 16'hA505;
defparam \u_mpr121|Ui2c|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N30
cycloneive_lcell_comb \u_mpr121|Ui2c|delay_reg[15]~22 (
// Equation(s):
// \u_mpr121|Ui2c|delay_reg[15]~22_combout  = (\u_mpr121|Ui2c|delay_reg[3]~11_combout  & (((\u_mpr121|Ui2c|delay_reg [15])))) # (!\u_mpr121|Ui2c|delay_reg[3]~11_combout  & (\u_mpr121|Ui2c|delay_reg[3]~15_combout  & ((\u_mpr121|Ui2c|Add2~30_combout ))))

	.dataa(\u_mpr121|Ui2c|delay_reg[3]~11_combout ),
	.datab(\u_mpr121|Ui2c|delay_reg[3]~15_combout ),
	.datac(\u_mpr121|Ui2c|delay_reg [15]),
	.datad(\u_mpr121|Ui2c|Add2~30_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|delay_reg[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[15]~22 .lut_mask = 16'hE4A0;
defparam \u_mpr121|Ui2c|delay_reg[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y7_N31
dffeas \u_mpr121|Ui2c|delay_reg[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|delay_reg[15]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|delay_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[15] .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|delay_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N16
cycloneive_lcell_comb \u_mpr121|Ui2c|Add2~32 (
// Equation(s):
// \u_mpr121|Ui2c|Add2~32_combout  = \u_mpr121|Ui2c|Add2~31  $ (\u_mpr121|Ui2c|delay_reg [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_mpr121|Ui2c|delay_reg [16]),
	.cin(\u_mpr121|Ui2c|Add2~31 ),
	.combout(\u_mpr121|Ui2c|Add2~32_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Add2~32 .lut_mask = 16'h0FF0;
defparam \u_mpr121|Ui2c|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N10
cycloneive_lcell_comb \u_mpr121|Ui2c|delay_reg[16]~26 (
// Equation(s):
// \u_mpr121|Ui2c|delay_reg[16]~26_combout  = (\u_mpr121|Ui2c|delay_scl_reg~q  & (((\u_mpr121|Ui2c|delay_reg [16])))) # (!\u_mpr121|Ui2c|delay_scl_reg~q  & (\u_mpr121|Ui2c|Add2~32_combout  & (\u_mpr121|Ui2c|LessThan2~5_combout )))

	.dataa(\u_mpr121|Ui2c|Add2~32_combout ),
	.datab(\u_mpr121|Ui2c|LessThan2~5_combout ),
	.datac(\u_mpr121|Ui2c|delay_reg [16]),
	.datad(\u_mpr121|Ui2c|delay_scl_reg~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|delay_reg[16]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[16]~26 .lut_mask = 16'hF088;
defparam \u_mpr121|Ui2c|delay_reg[16]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y9_N11
dffeas \u_mpr121|Ui2c|delay_reg[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|delay_reg[16]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u_mpr121|r_i2c_rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|delay_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|delay_reg[16] .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|delay_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N8
cycloneive_lcell_comb \u_mpr121|Ui2c|LessThan2~3 (
// Equation(s):
// \u_mpr121|Ui2c|LessThan2~3_combout  = (\u_mpr121|Ui2c|delay_reg [6]) # ((\u_mpr121|Ui2c|delay_reg [4]) # ((\u_mpr121|Ui2c|delay_reg [16]) # (\u_mpr121|Ui2c|delay_reg [5])))

	.dataa(\u_mpr121|Ui2c|delay_reg [6]),
	.datab(\u_mpr121|Ui2c|delay_reg [4]),
	.datac(\u_mpr121|Ui2c|delay_reg [16]),
	.datad(\u_mpr121|Ui2c|delay_reg [5]),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|LessThan2~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|LessThan2~3 .lut_mask = 16'hFFFE;
defparam \u_mpr121|Ui2c|LessThan2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N10
cycloneive_lcell_comb \u_mpr121|Ui2c|LessThan2~4 (
// Equation(s):
// \u_mpr121|Ui2c|LessThan2~4_combout  = (\u_mpr121|Ui2c|LessThan2~3_combout ) # (\u_mpr121|Ui2c|delay_reg [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_mpr121|Ui2c|LessThan2~3_combout ),
	.datad(\u_mpr121|Ui2c|delay_reg [3]),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|LessThan2~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|LessThan2~4 .lut_mask = 16'hFFF0;
defparam \u_mpr121|Ui2c|LessThan2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N26
cycloneive_lcell_comb \u_mpr121|Ui2c|LessThan2~2 (
// Equation(s):
// \u_mpr121|Ui2c|LessThan2~2_combout  = (\u_mpr121|Ui2c|delay_reg [11]) # ((\u_mpr121|Ui2c|delay_reg [14]) # ((\u_mpr121|Ui2c|delay_reg [15]) # (\u_mpr121|Ui2c|delay_reg [10])))

	.dataa(\u_mpr121|Ui2c|delay_reg [11]),
	.datab(\u_mpr121|Ui2c|delay_reg [14]),
	.datac(\u_mpr121|Ui2c|delay_reg [15]),
	.datad(\u_mpr121|Ui2c|delay_reg [10]),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|LessThan2~2 .lut_mask = 16'hFFFE;
defparam \u_mpr121|Ui2c|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N22
cycloneive_lcell_comb \u_mpr121|Ui2c|LessThan2~1 (
// Equation(s):
// \u_mpr121|Ui2c|LessThan2~1_combout  = (\u_mpr121|Ui2c|delay_reg [9]) # ((\u_mpr121|Ui2c|delay_reg [1]) # ((\u_mpr121|Ui2c|delay_reg [8]) # (\u_mpr121|Ui2c|delay_reg [7])))

	.dataa(\u_mpr121|Ui2c|delay_reg [9]),
	.datab(\u_mpr121|Ui2c|delay_reg [1]),
	.datac(\u_mpr121|Ui2c|delay_reg [8]),
	.datad(\u_mpr121|Ui2c|delay_reg [7]),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|LessThan2~1 .lut_mask = 16'hFFFE;
defparam \u_mpr121|Ui2c|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N2
cycloneive_lcell_comb \u_mpr121|Ui2c|LessThan2~0 (
// Equation(s):
// \u_mpr121|Ui2c|LessThan2~0_combout  = (\u_mpr121|Ui2c|delay_reg [13]) # ((\u_mpr121|Ui2c|delay_reg [0]) # ((\u_mpr121|Ui2c|delay_reg [12]) # (\u_mpr121|Ui2c|delay_reg [2])))

	.dataa(\u_mpr121|Ui2c|delay_reg [13]),
	.datab(\u_mpr121|Ui2c|delay_reg [0]),
	.datac(\u_mpr121|Ui2c|delay_reg [12]),
	.datad(\u_mpr121|Ui2c|delay_reg [2]),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|LessThan2~0 .lut_mask = 16'hFFFE;
defparam \u_mpr121|Ui2c|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N0
cycloneive_lcell_comb \u_mpr121|Ui2c|LessThan2~5 (
// Equation(s):
// \u_mpr121|Ui2c|LessThan2~5_combout  = (\u_mpr121|Ui2c|LessThan2~4_combout ) # ((\u_mpr121|Ui2c|LessThan2~2_combout ) # ((\u_mpr121|Ui2c|LessThan2~1_combout ) # (\u_mpr121|Ui2c|LessThan2~0_combout )))

	.dataa(\u_mpr121|Ui2c|LessThan2~4_combout ),
	.datab(\u_mpr121|Ui2c|LessThan2~2_combout ),
	.datac(\u_mpr121|Ui2c|LessThan2~1_combout ),
	.datad(\u_mpr121|Ui2c|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|LessThan2~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|LessThan2~5 .lut_mask = 16'hFFFE;
defparam \u_mpr121|Ui2c|LessThan2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N16
cycloneive_lcell_comb \u_mpr121|Ui2c|phy_rx_data_reg~0 (
// Equation(s):
// \u_mpr121|Ui2c|phy_rx_data_reg~0_combout  = (!\u_mpr121|Ui2c|LessThan2~5_combout  & !\u_mpr121|Ui2c|delay_scl_reg~q )

	.dataa(gnd),
	.datab(\u_mpr121|Ui2c|LessThan2~5_combout ),
	.datac(gnd),
	.datad(\u_mpr121|Ui2c|delay_scl_reg~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|phy_rx_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_rx_data_reg~0 .lut_mask = 16'h0033;
defparam \u_mpr121|Ui2c|phy_rx_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N8
cycloneive_lcell_comb \u_mpr121|Ui2c|phy_state_reg~25 (
// Equation(s):
// \u_mpr121|Ui2c|phy_state_reg~25_combout  = (!\u_mpr121|Ui2c|Selector37~2_combout  & (\u_mpr121|Ui2c|Selector15~3_combout  & (\u_mpr121|Ui2c|Selector26~2_combout  & !\u_mpr121|Ui2c|Selector27~3_combout )))

	.dataa(\u_mpr121|Ui2c|Selector37~2_combout ),
	.datab(\u_mpr121|Ui2c|Selector15~3_combout ),
	.datac(\u_mpr121|Ui2c|Selector26~2_combout ),
	.datad(\u_mpr121|Ui2c|Selector27~3_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|phy_state_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_reg~25 .lut_mask = 16'h0040;
defparam \u_mpr121|Ui2c|phy_state_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N16
cycloneive_lcell_comb \u_mpr121|Ui2c|WideOr17~2 (
// Equation(s):
// \u_mpr121|Ui2c|WideOr17~2_combout  = (!\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_START_2~q  & (!\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_3~q  & !\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_4~q ))

	.dataa(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_START_2~q ),
	.datab(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_WRITE_BIT_3~q ),
	.datac(gnd),
	.datad(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_4~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|WideOr17~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|WideOr17~2 .lut_mask = 16'h0011;
defparam \u_mpr121|Ui2c|WideOr17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N0
cycloneive_lcell_comb \u_mpr121|Ui2c|phy_state_reg~26 (
// Equation(s):
// \u_mpr121|Ui2c|phy_state_reg~26_combout  = (\u_mpr121|Ui2c|phy_rx_data_reg~0_combout  & (((\u_mpr121|Ui2c|phy_state_reg~25_combout  & \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE~q )) # (!\u_mpr121|Ui2c|WideOr17~2_combout ))) # 
// (!\u_mpr121|Ui2c|phy_rx_data_reg~0_combout  & (((\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE~q ))))

	.dataa(\u_mpr121|Ui2c|phy_rx_data_reg~0_combout ),
	.datab(\u_mpr121|Ui2c|phy_state_reg~25_combout ),
	.datac(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.datad(\u_mpr121|Ui2c|WideOr17~2_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|phy_state_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_reg~26 .lut_mask = 16'hD0FA;
defparam \u_mpr121|Ui2c|phy_state_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y9_N1
dffeas \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|phy_state_reg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u_mpr121|r_i2c_rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N10
cycloneive_lcell_comb \u_mpr121|Ui2c|data_in_ready_reg~2 (
// Equation(s):
// \u_mpr121|Ui2c|data_in_ready_reg~2_combout  = (\u_mpr121|r_i2c_rst~q  & (!\u_mpr121|Ui2c|Selector16~0_combout  & ((\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE~q ) # (!\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_IDLE~q ))))

	.dataa(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.datab(\u_mpr121|r_i2c_rst~q ),
	.datac(\u_mpr121|Ui2c|Selector16~0_combout ),
	.datad(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_IDLE~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|data_in_ready_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|data_in_ready_reg~2 .lut_mask = 16'h080C;
defparam \u_mpr121|Ui2c|data_in_ready_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y11_N11
dffeas \u_mpr121|Ui2c|data_in_ready_reg (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|data_in_ready_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|data_in_ready_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|data_in_ready_reg .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|data_in_ready_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N16
cycloneive_lcell_comb \u_mpr121|r_state~35 (
// Equation(s):
// \u_mpr121|r_state~35_combout  = (\u_mpr121|Ui2c|data_in_ready_reg~q  & \u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q )

	.dataa(\u_mpr121|Ui2c|data_in_ready_reg~q ),
	.datab(gnd),
	.datac(\u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_mpr121|r_state~35_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_state~35 .lut_mask = 16'hA0A0;
defparam \u_mpr121|r_state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y12_N17
dffeas \u_mpr121|r_state.ST_I2C_WRITE_GET_DATA2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_state~35_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_state.ST_I2C_WRITE_GET_DATA2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_state.ST_I2C_WRITE_GET_DATA2 .is_wysiwyg = "true";
defparam \u_mpr121|r_state.ST_I2C_WRITE_GET_DATA2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N14
cycloneive_lcell_comb \u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA2~feeder (
// Equation(s):
// \u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA2~feeder_combout  = \u_mpr121|r_state.ST_I2C_WRITE_GET_DATA2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_mpr121|r_state.ST_I2C_WRITE_GET_DATA2~q ),
	.cin(gnd),
	.combout(\u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA2~feeder .lut_mask = 16'hFF00;
defparam \u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y12_N15
dffeas \u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA2~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA2 .is_wysiwyg = "true";
defparam \u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y13_N10
cycloneive_lcell_comb \u_mpr121|r_state.ST_I2C_WRITE_STOP~feeder (
// Equation(s):
// \u_mpr121|r_state.ST_I2C_WRITE_STOP~feeder_combout  = \u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA2~q ),
	.cin(gnd),
	.combout(\u_mpr121|r_state.ST_I2C_WRITE_STOP~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_state.ST_I2C_WRITE_STOP~feeder .lut_mask = 16'hFF00;
defparam \u_mpr121|r_state.ST_I2C_WRITE_STOP~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y13_N11
dffeas \u_mpr121|r_state.ST_I2C_WRITE_STOP (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_state.ST_I2C_WRITE_STOP~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_state.ST_I2C_WRITE_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_state.ST_I2C_WRITE_STOP .is_wysiwyg = "true";
defparam \u_mpr121|r_state.ST_I2C_WRITE_STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y13_N8
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[22]~62 (
// Equation(s):
// \u_mpr121|r_wait_timeout[22]~62_combout  = (\u_mpr121|r_state.ST_I2C_WRITE_STOP~q ) # ((\u_mpr121|r_state.ST_I2C_READ_WAIT_DATA~q ) # (!\u_mpr121|LessThan1~10_combout ))

	.dataa(\u_mpr121|r_state.ST_I2C_WRITE_STOP~q ),
	.datab(gnd),
	.datac(\u_mpr121|LessThan1~10_combout ),
	.datad(\u_mpr121|r_state.ST_I2C_READ_WAIT_DATA~q ),
	.cin(gnd),
	.combout(\u_mpr121|r_wait_timeout[22]~62_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[22]~62 .lut_mask = 16'hFFAF;
defparam \u_mpr121|r_wait_timeout[22]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y13_N26
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[22]~63 (
// Equation(s):
// \u_mpr121|r_wait_timeout[22]~63_combout  = (\u_mpr121|r_wait_timeout[22]~62_combout ) # ((\u_mpr121|r_state.ST_I2C_READ_WAIT_FINISH~q  & ((\u_mpr121|LessThan1~4_combout ))) # (!\u_mpr121|r_state.ST_I2C_READ_WAIT_FINISH~q  & (\u_mpr121|LessThan0~4_combout 
// )))

	.dataa(\u_mpr121|LessThan0~4_combout ),
	.datab(\u_mpr121|r_wait_timeout[22]~62_combout ),
	.datac(\u_mpr121|LessThan1~4_combout ),
	.datad(\u_mpr121|r_state.ST_I2C_READ_WAIT_FINISH~q ),
	.cin(gnd),
	.combout(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[22]~63 .lut_mask = 16'hFCEE;
defparam \u_mpr121|r_wait_timeout[22]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y13_N24
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[22]~64 (
// Equation(s):
// \u_mpr121|r_wait_timeout[22]~64_combout  = (\u_mpr121|r_state.ST_I2C_READ_WAIT_DATA~q  & (((\u_mpr121|Ui2c|data_out_valid_reg~q )))) # (!\u_mpr121|r_state.ST_I2C_READ_WAIT_DATA~q  & ((\u_mpr121|r_state.ST_I2C_WRITE_STOP~q ) # 
// ((!\u_mpr121|WideOr28~0_combout ))))

	.dataa(\u_mpr121|r_state.ST_I2C_WRITE_STOP~q ),
	.datab(\u_mpr121|r_state.ST_I2C_READ_WAIT_DATA~q ),
	.datac(\u_mpr121|Ui2c|data_out_valid_reg~q ),
	.datad(\u_mpr121|WideOr28~0_combout ),
	.cin(gnd),
	.combout(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[22]~64 .lut_mask = 16'hE2F3;
defparam \u_mpr121|r_wait_timeout[22]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y13_N1
dffeas \u_mpr121|r_wait_timeout[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_wait_timeout[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.sload(gnd),
	.ena(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_wait_timeout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[0] .is_wysiwyg = "true";
defparam \u_mpr121|r_wait_timeout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N2
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[1]~34 (
// Equation(s):
// \u_mpr121|r_wait_timeout[1]~34_combout  = (\u_mpr121|r_wait_timeout [1] & (!\u_mpr121|r_wait_timeout[0]~33 )) # (!\u_mpr121|r_wait_timeout [1] & ((\u_mpr121|r_wait_timeout[0]~33 ) # (GND)))
// \u_mpr121|r_wait_timeout[1]~35  = CARRY((!\u_mpr121|r_wait_timeout[0]~33 ) # (!\u_mpr121|r_wait_timeout [1]))

	.dataa(gnd),
	.datab(\u_mpr121|r_wait_timeout [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|r_wait_timeout[0]~33 ),
	.combout(\u_mpr121|r_wait_timeout[1]~34_combout ),
	.cout(\u_mpr121|r_wait_timeout[1]~35 ));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[1]~34 .lut_mask = 16'h3C3F;
defparam \u_mpr121|r_wait_timeout[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y13_N3
dffeas \u_mpr121|r_wait_timeout[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_wait_timeout[1]~34_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.sload(gnd),
	.ena(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_wait_timeout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[1] .is_wysiwyg = "true";
defparam \u_mpr121|r_wait_timeout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N4
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[2]~36 (
// Equation(s):
// \u_mpr121|r_wait_timeout[2]~36_combout  = (\u_mpr121|r_wait_timeout [2] & (\u_mpr121|r_wait_timeout[1]~35  $ (GND))) # (!\u_mpr121|r_wait_timeout [2] & (!\u_mpr121|r_wait_timeout[1]~35  & VCC))
// \u_mpr121|r_wait_timeout[2]~37  = CARRY((\u_mpr121|r_wait_timeout [2] & !\u_mpr121|r_wait_timeout[1]~35 ))

	.dataa(gnd),
	.datab(\u_mpr121|r_wait_timeout [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|r_wait_timeout[1]~35 ),
	.combout(\u_mpr121|r_wait_timeout[2]~36_combout ),
	.cout(\u_mpr121|r_wait_timeout[2]~37 ));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[2]~36 .lut_mask = 16'hC30C;
defparam \u_mpr121|r_wait_timeout[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y13_N5
dffeas \u_mpr121|r_wait_timeout[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_wait_timeout[2]~36_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.sload(gnd),
	.ena(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_wait_timeout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[2] .is_wysiwyg = "true";
defparam \u_mpr121|r_wait_timeout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N6
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[3]~38 (
// Equation(s):
// \u_mpr121|r_wait_timeout[3]~38_combout  = (\u_mpr121|r_wait_timeout [3] & (!\u_mpr121|r_wait_timeout[2]~37 )) # (!\u_mpr121|r_wait_timeout [3] & ((\u_mpr121|r_wait_timeout[2]~37 ) # (GND)))
// \u_mpr121|r_wait_timeout[3]~39  = CARRY((!\u_mpr121|r_wait_timeout[2]~37 ) # (!\u_mpr121|r_wait_timeout [3]))

	.dataa(\u_mpr121|r_wait_timeout [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|r_wait_timeout[2]~37 ),
	.combout(\u_mpr121|r_wait_timeout[3]~38_combout ),
	.cout(\u_mpr121|r_wait_timeout[3]~39 ));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[3]~38 .lut_mask = 16'h5A5F;
defparam \u_mpr121|r_wait_timeout[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y13_N7
dffeas \u_mpr121|r_wait_timeout[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_wait_timeout[3]~38_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.sload(gnd),
	.ena(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_wait_timeout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[3] .is_wysiwyg = "true";
defparam \u_mpr121|r_wait_timeout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N8
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[4]~40 (
// Equation(s):
// \u_mpr121|r_wait_timeout[4]~40_combout  = (\u_mpr121|r_wait_timeout [4] & (\u_mpr121|r_wait_timeout[3]~39  $ (GND))) # (!\u_mpr121|r_wait_timeout [4] & (!\u_mpr121|r_wait_timeout[3]~39  & VCC))
// \u_mpr121|r_wait_timeout[4]~41  = CARRY((\u_mpr121|r_wait_timeout [4] & !\u_mpr121|r_wait_timeout[3]~39 ))

	.dataa(gnd),
	.datab(\u_mpr121|r_wait_timeout [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|r_wait_timeout[3]~39 ),
	.combout(\u_mpr121|r_wait_timeout[4]~40_combout ),
	.cout(\u_mpr121|r_wait_timeout[4]~41 ));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[4]~40 .lut_mask = 16'hC30C;
defparam \u_mpr121|r_wait_timeout[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y13_N9
dffeas \u_mpr121|r_wait_timeout[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_wait_timeout[4]~40_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.sload(gnd),
	.ena(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_wait_timeout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[4] .is_wysiwyg = "true";
defparam \u_mpr121|r_wait_timeout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N10
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[5]~42 (
// Equation(s):
// \u_mpr121|r_wait_timeout[5]~42_combout  = (\u_mpr121|r_wait_timeout [5] & (!\u_mpr121|r_wait_timeout[4]~41 )) # (!\u_mpr121|r_wait_timeout [5] & ((\u_mpr121|r_wait_timeout[4]~41 ) # (GND)))
// \u_mpr121|r_wait_timeout[5]~43  = CARRY((!\u_mpr121|r_wait_timeout[4]~41 ) # (!\u_mpr121|r_wait_timeout [5]))

	.dataa(\u_mpr121|r_wait_timeout [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|r_wait_timeout[4]~41 ),
	.combout(\u_mpr121|r_wait_timeout[5]~42_combout ),
	.cout(\u_mpr121|r_wait_timeout[5]~43 ));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[5]~42 .lut_mask = 16'h5A5F;
defparam \u_mpr121|r_wait_timeout[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y13_N11
dffeas \u_mpr121|r_wait_timeout[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_wait_timeout[5]~42_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.sload(gnd),
	.ena(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_wait_timeout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[5] .is_wysiwyg = "true";
defparam \u_mpr121|r_wait_timeout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N12
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[6]~44 (
// Equation(s):
// \u_mpr121|r_wait_timeout[6]~44_combout  = (\u_mpr121|r_wait_timeout [6] & (\u_mpr121|r_wait_timeout[5]~43  $ (GND))) # (!\u_mpr121|r_wait_timeout [6] & (!\u_mpr121|r_wait_timeout[5]~43  & VCC))
// \u_mpr121|r_wait_timeout[6]~45  = CARRY((\u_mpr121|r_wait_timeout [6] & !\u_mpr121|r_wait_timeout[5]~43 ))

	.dataa(\u_mpr121|r_wait_timeout [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|r_wait_timeout[5]~43 ),
	.combout(\u_mpr121|r_wait_timeout[6]~44_combout ),
	.cout(\u_mpr121|r_wait_timeout[6]~45 ));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[6]~44 .lut_mask = 16'hA50A;
defparam \u_mpr121|r_wait_timeout[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y13_N13
dffeas \u_mpr121|r_wait_timeout[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_wait_timeout[6]~44_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.sload(gnd),
	.ena(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_wait_timeout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[6] .is_wysiwyg = "true";
defparam \u_mpr121|r_wait_timeout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N14
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[7]~46 (
// Equation(s):
// \u_mpr121|r_wait_timeout[7]~46_combout  = (\u_mpr121|r_wait_timeout [7] & (!\u_mpr121|r_wait_timeout[6]~45 )) # (!\u_mpr121|r_wait_timeout [7] & ((\u_mpr121|r_wait_timeout[6]~45 ) # (GND)))
// \u_mpr121|r_wait_timeout[7]~47  = CARRY((!\u_mpr121|r_wait_timeout[6]~45 ) # (!\u_mpr121|r_wait_timeout [7]))

	.dataa(gnd),
	.datab(\u_mpr121|r_wait_timeout [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|r_wait_timeout[6]~45 ),
	.combout(\u_mpr121|r_wait_timeout[7]~46_combout ),
	.cout(\u_mpr121|r_wait_timeout[7]~47 ));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[7]~46 .lut_mask = 16'h3C3F;
defparam \u_mpr121|r_wait_timeout[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y13_N15
dffeas \u_mpr121|r_wait_timeout[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_wait_timeout[7]~46_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.sload(gnd),
	.ena(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_wait_timeout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[7] .is_wysiwyg = "true";
defparam \u_mpr121|r_wait_timeout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N16
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[8]~48 (
// Equation(s):
// \u_mpr121|r_wait_timeout[8]~48_combout  = (\u_mpr121|r_wait_timeout [8] & (\u_mpr121|r_wait_timeout[7]~47  $ (GND))) # (!\u_mpr121|r_wait_timeout [8] & (!\u_mpr121|r_wait_timeout[7]~47  & VCC))
// \u_mpr121|r_wait_timeout[8]~49  = CARRY((\u_mpr121|r_wait_timeout [8] & !\u_mpr121|r_wait_timeout[7]~47 ))

	.dataa(gnd),
	.datab(\u_mpr121|r_wait_timeout [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|r_wait_timeout[7]~47 ),
	.combout(\u_mpr121|r_wait_timeout[8]~48_combout ),
	.cout(\u_mpr121|r_wait_timeout[8]~49 ));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[8]~48 .lut_mask = 16'hC30C;
defparam \u_mpr121|r_wait_timeout[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y13_N17
dffeas \u_mpr121|r_wait_timeout[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_wait_timeout[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.sload(gnd),
	.ena(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_wait_timeout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[8] .is_wysiwyg = "true";
defparam \u_mpr121|r_wait_timeout[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N18
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[9]~50 (
// Equation(s):
// \u_mpr121|r_wait_timeout[9]~50_combout  = (\u_mpr121|r_wait_timeout [9] & (!\u_mpr121|r_wait_timeout[8]~49 )) # (!\u_mpr121|r_wait_timeout [9] & ((\u_mpr121|r_wait_timeout[8]~49 ) # (GND)))
// \u_mpr121|r_wait_timeout[9]~51  = CARRY((!\u_mpr121|r_wait_timeout[8]~49 ) # (!\u_mpr121|r_wait_timeout [9]))

	.dataa(gnd),
	.datab(\u_mpr121|r_wait_timeout [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|r_wait_timeout[8]~49 ),
	.combout(\u_mpr121|r_wait_timeout[9]~50_combout ),
	.cout(\u_mpr121|r_wait_timeout[9]~51 ));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[9]~50 .lut_mask = 16'h3C3F;
defparam \u_mpr121|r_wait_timeout[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y13_N19
dffeas \u_mpr121|r_wait_timeout[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_wait_timeout[9]~50_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.sload(gnd),
	.ena(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_wait_timeout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[9] .is_wysiwyg = "true";
defparam \u_mpr121|r_wait_timeout[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N20
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[10]~52 (
// Equation(s):
// \u_mpr121|r_wait_timeout[10]~52_combout  = (\u_mpr121|r_wait_timeout [10] & (\u_mpr121|r_wait_timeout[9]~51  $ (GND))) # (!\u_mpr121|r_wait_timeout [10] & (!\u_mpr121|r_wait_timeout[9]~51  & VCC))
// \u_mpr121|r_wait_timeout[10]~53  = CARRY((\u_mpr121|r_wait_timeout [10] & !\u_mpr121|r_wait_timeout[9]~51 ))

	.dataa(gnd),
	.datab(\u_mpr121|r_wait_timeout [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|r_wait_timeout[9]~51 ),
	.combout(\u_mpr121|r_wait_timeout[10]~52_combout ),
	.cout(\u_mpr121|r_wait_timeout[10]~53 ));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[10]~52 .lut_mask = 16'hC30C;
defparam \u_mpr121|r_wait_timeout[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y13_N21
dffeas \u_mpr121|r_wait_timeout[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_wait_timeout[10]~52_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.sload(gnd),
	.ena(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_wait_timeout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[10] .is_wysiwyg = "true";
defparam \u_mpr121|r_wait_timeout[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N22
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[11]~54 (
// Equation(s):
// \u_mpr121|r_wait_timeout[11]~54_combout  = (\u_mpr121|r_wait_timeout [11] & (!\u_mpr121|r_wait_timeout[10]~53 )) # (!\u_mpr121|r_wait_timeout [11] & ((\u_mpr121|r_wait_timeout[10]~53 ) # (GND)))
// \u_mpr121|r_wait_timeout[11]~55  = CARRY((!\u_mpr121|r_wait_timeout[10]~53 ) # (!\u_mpr121|r_wait_timeout [11]))

	.dataa(\u_mpr121|r_wait_timeout [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|r_wait_timeout[10]~53 ),
	.combout(\u_mpr121|r_wait_timeout[11]~54_combout ),
	.cout(\u_mpr121|r_wait_timeout[11]~55 ));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[11]~54 .lut_mask = 16'h5A5F;
defparam \u_mpr121|r_wait_timeout[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y13_N23
dffeas \u_mpr121|r_wait_timeout[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_wait_timeout[11]~54_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.sload(gnd),
	.ena(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_wait_timeout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[11] .is_wysiwyg = "true";
defparam \u_mpr121|r_wait_timeout[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N24
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[12]~56 (
// Equation(s):
// \u_mpr121|r_wait_timeout[12]~56_combout  = (\u_mpr121|r_wait_timeout [12] & (\u_mpr121|r_wait_timeout[11]~55  $ (GND))) # (!\u_mpr121|r_wait_timeout [12] & (!\u_mpr121|r_wait_timeout[11]~55  & VCC))
// \u_mpr121|r_wait_timeout[12]~57  = CARRY((\u_mpr121|r_wait_timeout [12] & !\u_mpr121|r_wait_timeout[11]~55 ))

	.dataa(gnd),
	.datab(\u_mpr121|r_wait_timeout [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|r_wait_timeout[11]~55 ),
	.combout(\u_mpr121|r_wait_timeout[12]~56_combout ),
	.cout(\u_mpr121|r_wait_timeout[12]~57 ));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[12]~56 .lut_mask = 16'hC30C;
defparam \u_mpr121|r_wait_timeout[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y13_N25
dffeas \u_mpr121|r_wait_timeout[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_wait_timeout[12]~56_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.sload(gnd),
	.ena(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_wait_timeout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[12] .is_wysiwyg = "true";
defparam \u_mpr121|r_wait_timeout[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N26
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[13]~58 (
// Equation(s):
// \u_mpr121|r_wait_timeout[13]~58_combout  = (\u_mpr121|r_wait_timeout [13] & (!\u_mpr121|r_wait_timeout[12]~57 )) # (!\u_mpr121|r_wait_timeout [13] & ((\u_mpr121|r_wait_timeout[12]~57 ) # (GND)))
// \u_mpr121|r_wait_timeout[13]~59  = CARRY((!\u_mpr121|r_wait_timeout[12]~57 ) # (!\u_mpr121|r_wait_timeout [13]))

	.dataa(\u_mpr121|r_wait_timeout [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|r_wait_timeout[12]~57 ),
	.combout(\u_mpr121|r_wait_timeout[13]~58_combout ),
	.cout(\u_mpr121|r_wait_timeout[13]~59 ));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[13]~58 .lut_mask = 16'h5A5F;
defparam \u_mpr121|r_wait_timeout[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y13_N27
dffeas \u_mpr121|r_wait_timeout[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_wait_timeout[13]~58_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.sload(gnd),
	.ena(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_wait_timeout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[13] .is_wysiwyg = "true";
defparam \u_mpr121|r_wait_timeout[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N28
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[14]~60 (
// Equation(s):
// \u_mpr121|r_wait_timeout[14]~60_combout  = (\u_mpr121|r_wait_timeout [14] & (\u_mpr121|r_wait_timeout[13]~59  $ (GND))) # (!\u_mpr121|r_wait_timeout [14] & (!\u_mpr121|r_wait_timeout[13]~59  & VCC))
// \u_mpr121|r_wait_timeout[14]~61  = CARRY((\u_mpr121|r_wait_timeout [14] & !\u_mpr121|r_wait_timeout[13]~59 ))

	.dataa(gnd),
	.datab(\u_mpr121|r_wait_timeout [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|r_wait_timeout[13]~59 ),
	.combout(\u_mpr121|r_wait_timeout[14]~60_combout ),
	.cout(\u_mpr121|r_wait_timeout[14]~61 ));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[14]~60 .lut_mask = 16'hC30C;
defparam \u_mpr121|r_wait_timeout[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y13_N29
dffeas \u_mpr121|r_wait_timeout[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_wait_timeout[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.sload(gnd),
	.ena(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_wait_timeout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[14] .is_wysiwyg = "true";
defparam \u_mpr121|r_wait_timeout[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N30
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[15]~65 (
// Equation(s):
// \u_mpr121|r_wait_timeout[15]~65_combout  = (\u_mpr121|r_wait_timeout [15] & (!\u_mpr121|r_wait_timeout[14]~61 )) # (!\u_mpr121|r_wait_timeout [15] & ((\u_mpr121|r_wait_timeout[14]~61 ) # (GND)))
// \u_mpr121|r_wait_timeout[15]~66  = CARRY((!\u_mpr121|r_wait_timeout[14]~61 ) # (!\u_mpr121|r_wait_timeout [15]))

	.dataa(\u_mpr121|r_wait_timeout [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|r_wait_timeout[14]~61 ),
	.combout(\u_mpr121|r_wait_timeout[15]~65_combout ),
	.cout(\u_mpr121|r_wait_timeout[15]~66 ));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[15]~65 .lut_mask = 16'h5A5F;
defparam \u_mpr121|r_wait_timeout[15]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y13_N31
dffeas \u_mpr121|r_wait_timeout[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_wait_timeout[15]~65_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.sload(gnd),
	.ena(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_wait_timeout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[15] .is_wysiwyg = "true";
defparam \u_mpr121|r_wait_timeout[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y12_N0
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[16]~67 (
// Equation(s):
// \u_mpr121|r_wait_timeout[16]~67_combout  = (\u_mpr121|r_wait_timeout [16] & (\u_mpr121|r_wait_timeout[15]~66  $ (GND))) # (!\u_mpr121|r_wait_timeout [16] & (!\u_mpr121|r_wait_timeout[15]~66  & VCC))
// \u_mpr121|r_wait_timeout[16]~68  = CARRY((\u_mpr121|r_wait_timeout [16] & !\u_mpr121|r_wait_timeout[15]~66 ))

	.dataa(gnd),
	.datab(\u_mpr121|r_wait_timeout [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|r_wait_timeout[15]~66 ),
	.combout(\u_mpr121|r_wait_timeout[16]~67_combout ),
	.cout(\u_mpr121|r_wait_timeout[16]~68 ));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[16]~67 .lut_mask = 16'hC30C;
defparam \u_mpr121|r_wait_timeout[16]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y12_N1
dffeas \u_mpr121|r_wait_timeout[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_wait_timeout[16]~67_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.sload(gnd),
	.ena(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_wait_timeout [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[16] .is_wysiwyg = "true";
defparam \u_mpr121|r_wait_timeout[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y12_N2
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[17]~69 (
// Equation(s):
// \u_mpr121|r_wait_timeout[17]~69_combout  = (\u_mpr121|r_wait_timeout [17] & (!\u_mpr121|r_wait_timeout[16]~68 )) # (!\u_mpr121|r_wait_timeout [17] & ((\u_mpr121|r_wait_timeout[16]~68 ) # (GND)))
// \u_mpr121|r_wait_timeout[17]~70  = CARRY((!\u_mpr121|r_wait_timeout[16]~68 ) # (!\u_mpr121|r_wait_timeout [17]))

	.dataa(gnd),
	.datab(\u_mpr121|r_wait_timeout [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|r_wait_timeout[16]~68 ),
	.combout(\u_mpr121|r_wait_timeout[17]~69_combout ),
	.cout(\u_mpr121|r_wait_timeout[17]~70 ));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[17]~69 .lut_mask = 16'h3C3F;
defparam \u_mpr121|r_wait_timeout[17]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y12_N3
dffeas \u_mpr121|r_wait_timeout[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_wait_timeout[17]~69_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.sload(gnd),
	.ena(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_wait_timeout [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[17] .is_wysiwyg = "true";
defparam \u_mpr121|r_wait_timeout[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y12_N4
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[18]~71 (
// Equation(s):
// \u_mpr121|r_wait_timeout[18]~71_combout  = (\u_mpr121|r_wait_timeout [18] & (\u_mpr121|r_wait_timeout[17]~70  $ (GND))) # (!\u_mpr121|r_wait_timeout [18] & (!\u_mpr121|r_wait_timeout[17]~70  & VCC))
// \u_mpr121|r_wait_timeout[18]~72  = CARRY((\u_mpr121|r_wait_timeout [18] & !\u_mpr121|r_wait_timeout[17]~70 ))

	.dataa(gnd),
	.datab(\u_mpr121|r_wait_timeout [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|r_wait_timeout[17]~70 ),
	.combout(\u_mpr121|r_wait_timeout[18]~71_combout ),
	.cout(\u_mpr121|r_wait_timeout[18]~72 ));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[18]~71 .lut_mask = 16'hC30C;
defparam \u_mpr121|r_wait_timeout[18]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y12_N5
dffeas \u_mpr121|r_wait_timeout[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_wait_timeout[18]~71_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.sload(gnd),
	.ena(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_wait_timeout [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[18] .is_wysiwyg = "true";
defparam \u_mpr121|r_wait_timeout[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y12_N6
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[19]~73 (
// Equation(s):
// \u_mpr121|r_wait_timeout[19]~73_combout  = (\u_mpr121|r_wait_timeout [19] & (!\u_mpr121|r_wait_timeout[18]~72 )) # (!\u_mpr121|r_wait_timeout [19] & ((\u_mpr121|r_wait_timeout[18]~72 ) # (GND)))
// \u_mpr121|r_wait_timeout[19]~74  = CARRY((!\u_mpr121|r_wait_timeout[18]~72 ) # (!\u_mpr121|r_wait_timeout [19]))

	.dataa(\u_mpr121|r_wait_timeout [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|r_wait_timeout[18]~72 ),
	.combout(\u_mpr121|r_wait_timeout[19]~73_combout ),
	.cout(\u_mpr121|r_wait_timeout[19]~74 ));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[19]~73 .lut_mask = 16'h5A5F;
defparam \u_mpr121|r_wait_timeout[19]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y12_N7
dffeas \u_mpr121|r_wait_timeout[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_wait_timeout[19]~73_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.sload(gnd),
	.ena(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_wait_timeout [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[19] .is_wysiwyg = "true";
defparam \u_mpr121|r_wait_timeout[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y12_N8
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[20]~75 (
// Equation(s):
// \u_mpr121|r_wait_timeout[20]~75_combout  = (\u_mpr121|r_wait_timeout [20] & (\u_mpr121|r_wait_timeout[19]~74  $ (GND))) # (!\u_mpr121|r_wait_timeout [20] & (!\u_mpr121|r_wait_timeout[19]~74  & VCC))
// \u_mpr121|r_wait_timeout[20]~76  = CARRY((\u_mpr121|r_wait_timeout [20] & !\u_mpr121|r_wait_timeout[19]~74 ))

	.dataa(gnd),
	.datab(\u_mpr121|r_wait_timeout [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|r_wait_timeout[19]~74 ),
	.combout(\u_mpr121|r_wait_timeout[20]~75_combout ),
	.cout(\u_mpr121|r_wait_timeout[20]~76 ));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[20]~75 .lut_mask = 16'hC30C;
defparam \u_mpr121|r_wait_timeout[20]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y12_N9
dffeas \u_mpr121|r_wait_timeout[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_wait_timeout[20]~75_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.sload(gnd),
	.ena(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_wait_timeout [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[20] .is_wysiwyg = "true";
defparam \u_mpr121|r_wait_timeout[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y12_N10
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[21]~77 (
// Equation(s):
// \u_mpr121|r_wait_timeout[21]~77_combout  = (\u_mpr121|r_wait_timeout [21] & (!\u_mpr121|r_wait_timeout[20]~76 )) # (!\u_mpr121|r_wait_timeout [21] & ((\u_mpr121|r_wait_timeout[20]~76 ) # (GND)))
// \u_mpr121|r_wait_timeout[21]~78  = CARRY((!\u_mpr121|r_wait_timeout[20]~76 ) # (!\u_mpr121|r_wait_timeout [21]))

	.dataa(\u_mpr121|r_wait_timeout [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|r_wait_timeout[20]~76 ),
	.combout(\u_mpr121|r_wait_timeout[21]~77_combout ),
	.cout(\u_mpr121|r_wait_timeout[21]~78 ));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[21]~77 .lut_mask = 16'h5A5F;
defparam \u_mpr121|r_wait_timeout[21]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y12_N11
dffeas \u_mpr121|r_wait_timeout[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_wait_timeout[21]~77_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.sload(gnd),
	.ena(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_wait_timeout [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[21] .is_wysiwyg = "true";
defparam \u_mpr121|r_wait_timeout[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y12_N12
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[22]~79 (
// Equation(s):
// \u_mpr121|r_wait_timeout[22]~79_combout  = (\u_mpr121|r_wait_timeout [22] & (\u_mpr121|r_wait_timeout[21]~78  $ (GND))) # (!\u_mpr121|r_wait_timeout [22] & (!\u_mpr121|r_wait_timeout[21]~78  & VCC))
// \u_mpr121|r_wait_timeout[22]~80  = CARRY((\u_mpr121|r_wait_timeout [22] & !\u_mpr121|r_wait_timeout[21]~78 ))

	.dataa(\u_mpr121|r_wait_timeout [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|r_wait_timeout[21]~78 ),
	.combout(\u_mpr121|r_wait_timeout[22]~79_combout ),
	.cout(\u_mpr121|r_wait_timeout[22]~80 ));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[22]~79 .lut_mask = 16'hA50A;
defparam \u_mpr121|r_wait_timeout[22]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y12_N13
dffeas \u_mpr121|r_wait_timeout[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_wait_timeout[22]~79_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.sload(gnd),
	.ena(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_wait_timeout [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[22] .is_wysiwyg = "true";
defparam \u_mpr121|r_wait_timeout[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y12_N14
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[23]~81 (
// Equation(s):
// \u_mpr121|r_wait_timeout[23]~81_combout  = (\u_mpr121|r_wait_timeout [23] & (!\u_mpr121|r_wait_timeout[22]~80 )) # (!\u_mpr121|r_wait_timeout [23] & ((\u_mpr121|r_wait_timeout[22]~80 ) # (GND)))
// \u_mpr121|r_wait_timeout[23]~82  = CARRY((!\u_mpr121|r_wait_timeout[22]~80 ) # (!\u_mpr121|r_wait_timeout [23]))

	.dataa(gnd),
	.datab(\u_mpr121|r_wait_timeout [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|r_wait_timeout[22]~80 ),
	.combout(\u_mpr121|r_wait_timeout[23]~81_combout ),
	.cout(\u_mpr121|r_wait_timeout[23]~82 ));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[23]~81 .lut_mask = 16'h3C3F;
defparam \u_mpr121|r_wait_timeout[23]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y12_N15
dffeas \u_mpr121|r_wait_timeout[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_wait_timeout[23]~81_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.sload(gnd),
	.ena(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_wait_timeout [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[23] .is_wysiwyg = "true";
defparam \u_mpr121|r_wait_timeout[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y12_N16
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[24]~83 (
// Equation(s):
// \u_mpr121|r_wait_timeout[24]~83_combout  = (\u_mpr121|r_wait_timeout [24] & (\u_mpr121|r_wait_timeout[23]~82  $ (GND))) # (!\u_mpr121|r_wait_timeout [24] & (!\u_mpr121|r_wait_timeout[23]~82  & VCC))
// \u_mpr121|r_wait_timeout[24]~84  = CARRY((\u_mpr121|r_wait_timeout [24] & !\u_mpr121|r_wait_timeout[23]~82 ))

	.dataa(gnd),
	.datab(\u_mpr121|r_wait_timeout [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|r_wait_timeout[23]~82 ),
	.combout(\u_mpr121|r_wait_timeout[24]~83_combout ),
	.cout(\u_mpr121|r_wait_timeout[24]~84 ));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[24]~83 .lut_mask = 16'hC30C;
defparam \u_mpr121|r_wait_timeout[24]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y12_N17
dffeas \u_mpr121|r_wait_timeout[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_wait_timeout[24]~83_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.sload(gnd),
	.ena(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_wait_timeout [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[24] .is_wysiwyg = "true";
defparam \u_mpr121|r_wait_timeout[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y12_N18
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[25]~85 (
// Equation(s):
// \u_mpr121|r_wait_timeout[25]~85_combout  = (\u_mpr121|r_wait_timeout [25] & (!\u_mpr121|r_wait_timeout[24]~84 )) # (!\u_mpr121|r_wait_timeout [25] & ((\u_mpr121|r_wait_timeout[24]~84 ) # (GND)))
// \u_mpr121|r_wait_timeout[25]~86  = CARRY((!\u_mpr121|r_wait_timeout[24]~84 ) # (!\u_mpr121|r_wait_timeout [25]))

	.dataa(gnd),
	.datab(\u_mpr121|r_wait_timeout [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|r_wait_timeout[24]~84 ),
	.combout(\u_mpr121|r_wait_timeout[25]~85_combout ),
	.cout(\u_mpr121|r_wait_timeout[25]~86 ));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[25]~85 .lut_mask = 16'h3C3F;
defparam \u_mpr121|r_wait_timeout[25]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y12_N19
dffeas \u_mpr121|r_wait_timeout[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_wait_timeout[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.sload(gnd),
	.ena(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_wait_timeout [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[25] .is_wysiwyg = "true";
defparam \u_mpr121|r_wait_timeout[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y12_N20
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[26]~87 (
// Equation(s):
// \u_mpr121|r_wait_timeout[26]~87_combout  = (\u_mpr121|r_wait_timeout [26] & (\u_mpr121|r_wait_timeout[25]~86  $ (GND))) # (!\u_mpr121|r_wait_timeout [26] & (!\u_mpr121|r_wait_timeout[25]~86  & VCC))
// \u_mpr121|r_wait_timeout[26]~88  = CARRY((\u_mpr121|r_wait_timeout [26] & !\u_mpr121|r_wait_timeout[25]~86 ))

	.dataa(gnd),
	.datab(\u_mpr121|r_wait_timeout [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|r_wait_timeout[25]~86 ),
	.combout(\u_mpr121|r_wait_timeout[26]~87_combout ),
	.cout(\u_mpr121|r_wait_timeout[26]~88 ));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[26]~87 .lut_mask = 16'hC30C;
defparam \u_mpr121|r_wait_timeout[26]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y12_N21
dffeas \u_mpr121|r_wait_timeout[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_wait_timeout[26]~87_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.sload(gnd),
	.ena(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_wait_timeout [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[26] .is_wysiwyg = "true";
defparam \u_mpr121|r_wait_timeout[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y12_N22
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[27]~89 (
// Equation(s):
// \u_mpr121|r_wait_timeout[27]~89_combout  = (\u_mpr121|r_wait_timeout [27] & (!\u_mpr121|r_wait_timeout[26]~88 )) # (!\u_mpr121|r_wait_timeout [27] & ((\u_mpr121|r_wait_timeout[26]~88 ) # (GND)))
// \u_mpr121|r_wait_timeout[27]~90  = CARRY((!\u_mpr121|r_wait_timeout[26]~88 ) # (!\u_mpr121|r_wait_timeout [27]))

	.dataa(\u_mpr121|r_wait_timeout [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|r_wait_timeout[26]~88 ),
	.combout(\u_mpr121|r_wait_timeout[27]~89_combout ),
	.cout(\u_mpr121|r_wait_timeout[27]~90 ));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[27]~89 .lut_mask = 16'h5A5F;
defparam \u_mpr121|r_wait_timeout[27]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y12_N23
dffeas \u_mpr121|r_wait_timeout[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_wait_timeout[27]~89_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.sload(gnd),
	.ena(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_wait_timeout [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[27] .is_wysiwyg = "true";
defparam \u_mpr121|r_wait_timeout[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y12_N24
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[28]~91 (
// Equation(s):
// \u_mpr121|r_wait_timeout[28]~91_combout  = (\u_mpr121|r_wait_timeout [28] & (\u_mpr121|r_wait_timeout[27]~90  $ (GND))) # (!\u_mpr121|r_wait_timeout [28] & (!\u_mpr121|r_wait_timeout[27]~90  & VCC))
// \u_mpr121|r_wait_timeout[28]~92  = CARRY((\u_mpr121|r_wait_timeout [28] & !\u_mpr121|r_wait_timeout[27]~90 ))

	.dataa(gnd),
	.datab(\u_mpr121|r_wait_timeout [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|r_wait_timeout[27]~90 ),
	.combout(\u_mpr121|r_wait_timeout[28]~91_combout ),
	.cout(\u_mpr121|r_wait_timeout[28]~92 ));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[28]~91 .lut_mask = 16'hC30C;
defparam \u_mpr121|r_wait_timeout[28]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y12_N25
dffeas \u_mpr121|r_wait_timeout[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_wait_timeout[28]~91_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.sload(gnd),
	.ena(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_wait_timeout [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[28] .is_wysiwyg = "true";
defparam \u_mpr121|r_wait_timeout[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y12_N26
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[29]~93 (
// Equation(s):
// \u_mpr121|r_wait_timeout[29]~93_combout  = (\u_mpr121|r_wait_timeout [29] & (!\u_mpr121|r_wait_timeout[28]~92 )) # (!\u_mpr121|r_wait_timeout [29] & ((\u_mpr121|r_wait_timeout[28]~92 ) # (GND)))
// \u_mpr121|r_wait_timeout[29]~94  = CARRY((!\u_mpr121|r_wait_timeout[28]~92 ) # (!\u_mpr121|r_wait_timeout [29]))

	.dataa(\u_mpr121|r_wait_timeout [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|r_wait_timeout[28]~92 ),
	.combout(\u_mpr121|r_wait_timeout[29]~93_combout ),
	.cout(\u_mpr121|r_wait_timeout[29]~94 ));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[29]~93 .lut_mask = 16'h5A5F;
defparam \u_mpr121|r_wait_timeout[29]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y12_N27
dffeas \u_mpr121|r_wait_timeout[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_wait_timeout[29]~93_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.sload(gnd),
	.ena(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_wait_timeout [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[29] .is_wysiwyg = "true";
defparam \u_mpr121|r_wait_timeout[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y12_N28
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[30]~95 (
// Equation(s):
// \u_mpr121|r_wait_timeout[30]~95_combout  = (\u_mpr121|r_wait_timeout [30] & (\u_mpr121|r_wait_timeout[29]~94  $ (GND))) # (!\u_mpr121|r_wait_timeout [30] & (!\u_mpr121|r_wait_timeout[29]~94  & VCC))
// \u_mpr121|r_wait_timeout[30]~96  = CARRY((\u_mpr121|r_wait_timeout [30] & !\u_mpr121|r_wait_timeout[29]~94 ))

	.dataa(gnd),
	.datab(\u_mpr121|r_wait_timeout [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_mpr121|r_wait_timeout[29]~94 ),
	.combout(\u_mpr121|r_wait_timeout[30]~95_combout ),
	.cout(\u_mpr121|r_wait_timeout[30]~96 ));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[30]~95 .lut_mask = 16'hC30C;
defparam \u_mpr121|r_wait_timeout[30]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y12_N29
dffeas \u_mpr121|r_wait_timeout[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_wait_timeout[30]~95_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.sload(gnd),
	.ena(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_wait_timeout [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[30] .is_wysiwyg = "true";
defparam \u_mpr121|r_wait_timeout[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y12_N30
cycloneive_lcell_comb \u_mpr121|r_wait_timeout[31]~97 (
// Equation(s):
// \u_mpr121|r_wait_timeout[31]~97_combout  = \u_mpr121|r_wait_timeout [31] $ (\u_mpr121|r_wait_timeout[30]~96 )

	.dataa(\u_mpr121|r_wait_timeout [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_mpr121|r_wait_timeout[30]~96 ),
	.combout(\u_mpr121|r_wait_timeout[31]~97_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[31]~97 .lut_mask = 16'h5A5A;
defparam \u_mpr121|r_wait_timeout[31]~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y12_N31
dffeas \u_mpr121|r_wait_timeout[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_wait_timeout[31]~97_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_mpr121|r_wait_timeout[22]~63_combout ),
	.sload(gnd),
	.ena(\u_mpr121|r_wait_timeout[22]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_wait_timeout [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_wait_timeout[31] .is_wysiwyg = "true";
defparam \u_mpr121|r_wait_timeout[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N12
cycloneive_lcell_comb \u_mpr121|LessThan1~7 (
// Equation(s):
// \u_mpr121|LessThan1~7_combout  = (!\u_mpr121|r_wait_timeout [15] & (!\u_mpr121|r_wait_timeout [31] & (!\u_mpr121|r_wait_timeout [18] & !\u_mpr121|r_wait_timeout [17])))

	.dataa(\u_mpr121|r_wait_timeout [15]),
	.datab(\u_mpr121|r_wait_timeout [31]),
	.datac(\u_mpr121|r_wait_timeout [18]),
	.datad(\u_mpr121|r_wait_timeout [17]),
	.cin(gnd),
	.combout(\u_mpr121|LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|LessThan1~7 .lut_mask = 16'h0001;
defparam \u_mpr121|LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N2
cycloneive_lcell_comb \u_mpr121|LessThan1~6 (
// Equation(s):
// \u_mpr121|LessThan1~6_combout  = (!\u_mpr121|r_wait_timeout [21] & (!\u_mpr121|r_wait_timeout [22] & (!\u_mpr121|r_wait_timeout [19] & !\u_mpr121|r_wait_timeout [20])))

	.dataa(\u_mpr121|r_wait_timeout [21]),
	.datab(\u_mpr121|r_wait_timeout [22]),
	.datac(\u_mpr121|r_wait_timeout [19]),
	.datad(\u_mpr121|r_wait_timeout [20]),
	.cin(gnd),
	.combout(\u_mpr121|LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|LessThan1~6 .lut_mask = 16'h0001;
defparam \u_mpr121|LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N18
cycloneive_lcell_comb \u_mpr121|LessThan1~8 (
// Equation(s):
// \u_mpr121|LessThan1~8_combout  = (!\u_mpr121|r_wait_timeout [30] & (!\u_mpr121|r_wait_timeout [28] & (!\u_mpr121|r_wait_timeout [29] & !\u_mpr121|r_wait_timeout [27])))

	.dataa(\u_mpr121|r_wait_timeout [30]),
	.datab(\u_mpr121|r_wait_timeout [28]),
	.datac(\u_mpr121|r_wait_timeout [29]),
	.datad(\u_mpr121|r_wait_timeout [27]),
	.cin(gnd),
	.combout(\u_mpr121|LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|LessThan1~8 .lut_mask = 16'h0001;
defparam \u_mpr121|LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N4
cycloneive_lcell_comb \u_mpr121|LessThan1~9 (
// Equation(s):
// \u_mpr121|LessThan1~9_combout  = (!\u_mpr121|r_wait_timeout [16] & \u_mpr121|LessThan1~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_mpr121|r_wait_timeout [16]),
	.datad(\u_mpr121|LessThan1~8_combout ),
	.cin(gnd),
	.combout(\u_mpr121|LessThan1~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|LessThan1~9 .lut_mask = 16'h0F00;
defparam \u_mpr121|LessThan1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N28
cycloneive_lcell_comb \u_mpr121|LessThan1~5 (
// Equation(s):
// \u_mpr121|LessThan1~5_combout  = (!\u_mpr121|r_wait_timeout [23] & (!\u_mpr121|r_wait_timeout [25] & (!\u_mpr121|r_wait_timeout [24] & !\u_mpr121|r_wait_timeout [26])))

	.dataa(\u_mpr121|r_wait_timeout [23]),
	.datab(\u_mpr121|r_wait_timeout [25]),
	.datac(\u_mpr121|r_wait_timeout [24]),
	.datad(\u_mpr121|r_wait_timeout [26]),
	.cin(gnd),
	.combout(\u_mpr121|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|LessThan1~5 .lut_mask = 16'h0001;
defparam \u_mpr121|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N10
cycloneive_lcell_comb \u_mpr121|LessThan1~10 (
// Equation(s):
// \u_mpr121|LessThan1~10_combout  = (\u_mpr121|LessThan1~7_combout  & (\u_mpr121|LessThan1~6_combout  & (\u_mpr121|LessThan1~9_combout  & \u_mpr121|LessThan1~5_combout )))

	.dataa(\u_mpr121|LessThan1~7_combout ),
	.datab(\u_mpr121|LessThan1~6_combout ),
	.datac(\u_mpr121|LessThan1~9_combout ),
	.datad(\u_mpr121|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\u_mpr121|LessThan1~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|LessThan1~10 .lut_mask = 16'h8000;
defparam \u_mpr121|LessThan1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y13_N22
cycloneive_lcell_comb \u_mpr121|LessThan0~5 (
// Equation(s):
// \u_mpr121|LessThan0~5_combout  = (\u_mpr121|LessThan0~4_combout ) # (!\u_mpr121|LessThan1~10_combout )

	.dataa(gnd),
	.datab(\u_mpr121|LessThan1~10_combout ),
	.datac(\u_mpr121|LessThan0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_mpr121|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|LessThan0~5 .lut_mask = 16'hF3F3;
defparam \u_mpr121|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y13_N18
cycloneive_lcell_comb \u_mpr121|Selector0~0 (
// Equation(s):
// \u_mpr121|Selector0~0_combout  = (\u_mpr121|r_state.ST_I2C_WRITE_WAIT_FINISH~q  & (!\u_mpr121|LessThan0~5_combout  & (\u_mpr121|r_i2c_rst~q ))) # (!\u_mpr121|r_state.ST_I2C_WRITE_WAIT_FINISH~q  & (((\u_mpr121|r_i2c_rst~q ) # 
// (!\u_mpr121|Selector2~0_combout ))))

	.dataa(\u_mpr121|LessThan0~5_combout ),
	.datab(\u_mpr121|r_state.ST_I2C_WRITE_WAIT_FINISH~q ),
	.datac(\u_mpr121|r_i2c_rst~q ),
	.datad(\u_mpr121|Selector2~0_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector0~0 .lut_mask = 16'h7073;
defparam \u_mpr121|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y13_N19
dffeas \u_mpr121|r_i2c_rst (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_rst .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_rst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N14
cycloneive_lcell_comb \u_mpr121|Ui2c|phy_state_reg~23 (
// Equation(s):
// \u_mpr121|Ui2c|phy_state_reg~23_combout  = (\u_mpr121|Ui2c|phy_rx_data_reg~0_combout  & ((\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_STOP_3~q ) # ((\u_mpr121|Ui2c|Selector15~3_combout  & !\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_IDLE~q )))) # 
// (!\u_mpr121|Ui2c|phy_rx_data_reg~0_combout  & (((!\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_IDLE~q ))))

	.dataa(\u_mpr121|Ui2c|phy_rx_data_reg~0_combout ),
	.datab(\u_mpr121|Ui2c|Selector15~3_combout ),
	.datac(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_STOP_3~q ),
	.datad(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_IDLE~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|phy_state_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_reg~23 .lut_mask = 16'hA0FD;
defparam \u_mpr121|Ui2c|phy_state_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N2
cycloneive_lcell_comb \u_mpr121|Ui2c|phy_state_reg~24 (
// Equation(s):
// \u_mpr121|Ui2c|phy_state_reg~24_combout  = (\u_mpr121|r_i2c_rst~q  & !\u_mpr121|Ui2c|phy_state_reg~23_combout )

	.dataa(gnd),
	.datab(\u_mpr121|r_i2c_rst~q ),
	.datac(\u_mpr121|Ui2c|phy_state_reg~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|phy_state_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_reg~24 .lut_mask = 16'h0C0C;
defparam \u_mpr121|Ui2c|phy_state_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y9_N3
dffeas \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|phy_state_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_IDLE .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|phy_state_reg.PHY_STATE_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N0
cycloneive_lcell_comb \u_mpr121|Ui2c|sda_o_reg~0 (
// Equation(s):
// \u_mpr121|Ui2c|sda_o_reg~0_combout  = (\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_IDLE~q  & !\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_IDLE~q ),
	.datad(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|sda_o_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|sda_o_reg~0 .lut_mask = 16'h00F0;
defparam \u_mpr121|Ui2c|sda_o_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N14
cycloneive_lcell_comb \u_mpr121|Ui2c|sda_o_reg~1 (
// Equation(s):
// \u_mpr121|Ui2c|sda_o_reg~1_combout  = (!\u_mpr121|Ui2c|sda_o_reg~q  & (((\u_mpr121|Ui2c|sda_o_reg~0_combout  & !\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_REPEATED_START_2~q )) # (!\u_mpr121|Ui2c|phy_rx_data_reg~0_combout )))

	.dataa(\u_mpr121|Ui2c|sda_o_reg~0_combout ),
	.datab(\u_mpr121|Ui2c|phy_rx_data_reg~0_combout ),
	.datac(\u_mpr121|Ui2c|sda_o_reg~q ),
	.datad(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_REPEATED_START_2~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|sda_o_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|sda_o_reg~1 .lut_mask = 16'h030B;
defparam \u_mpr121|Ui2c|sda_o_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N10
cycloneive_lcell_comb \u_mpr121|Ui2c|sda_o_next~2 (
// Equation(s):
// \u_mpr121|Ui2c|sda_o_next~2_combout  = (\u_mpr121|Ui2c|addr_reg [0] & ((\u_mpr121|Ui2c|bit_count_reg [0] & (\u_mpr121|Ui2c|bit_count_reg [2] $ (\u_mpr121|Ui2c|bit_count_reg [1]))) # (!\u_mpr121|Ui2c|bit_count_reg [0] & ((\u_mpr121|Ui2c|bit_count_reg [1]) 
// # (!\u_mpr121|Ui2c|bit_count_reg [2])))))

	.dataa(\u_mpr121|Ui2c|bit_count_reg [0]),
	.datab(\u_mpr121|Ui2c|addr_reg [0]),
	.datac(\u_mpr121|Ui2c|bit_count_reg [2]),
	.datad(\u_mpr121|Ui2c|bit_count_reg [1]),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|sda_o_next~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|sda_o_next~2 .lut_mask = 16'h4C84;
defparam \u_mpr121|Ui2c|sda_o_next~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N24
cycloneive_lcell_comb \u_mpr121|Ui2c|sda_o_next~3 (
// Equation(s):
// \u_mpr121|Ui2c|sda_o_next~3_combout  = (\u_mpr121|Ui2c|Selector37~0_combout  & (((\u_mpr121|Ui2c|mode_read_reg~q  & \u_mpr121|Ui2c|LessThan1~1_combout )))) # (!\u_mpr121|Ui2c|Selector37~0_combout  & (\u_mpr121|Ui2c|sda_o_next~2_combout ))

	.dataa(\u_mpr121|Ui2c|sda_o_next~2_combout ),
	.datab(\u_mpr121|Ui2c|Selector37~0_combout ),
	.datac(\u_mpr121|Ui2c|mode_read_reg~q ),
	.datad(\u_mpr121|Ui2c|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|sda_o_next~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|sda_o_next~3 .lut_mask = 16'hE222;
defparam \u_mpr121|Ui2c|sda_o_next~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N4
cycloneive_lcell_comb \u_mpr121|Ui2c|sda_o_next~1 (
// Equation(s):
// \u_mpr121|Ui2c|sda_o_next~1_combout  = ((\u_mpr121|Ui2c|always0~1_combout  & ((\u_mpr121|Ui2c|always0~2_combout ))) # (!\u_mpr121|Ui2c|always0~1_combout  & (\u_mpr121|Ui2c|always0~0_combout ))) # (!\u_mpr121|r_i2c_cmd_valid~q )

	.dataa(\u_mpr121|Ui2c|always0~0_combout ),
	.datab(\u_mpr121|r_i2c_cmd_valid~q ),
	.datac(\u_mpr121|Ui2c|always0~1_combout ),
	.datad(\u_mpr121|Ui2c|always0~2_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|sda_o_next~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|sda_o_next~1 .lut_mask = 16'hFB3B;
defparam \u_mpr121|Ui2c|sda_o_next~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N18
cycloneive_lcell_comb \u_mpr121|Ui2c|sda_o_next~4 (
// Equation(s):
// \u_mpr121|Ui2c|sda_o_next~4_combout  = (\u_mpr121|Ui2c|sda_o_next~3_combout  & ((\u_mpr121|Ui2c|state_reg.STATE_ADDRESS_1~q ) # ((\u_mpr121|Ui2c|sda_o_next~1_combout  & \u_mpr121|Ui2c|Selector27~2_combout )))) # (!\u_mpr121|Ui2c|sda_o_next~3_combout  & 
// (((\u_mpr121|Ui2c|sda_o_next~1_combout  & \u_mpr121|Ui2c|Selector27~2_combout ))))

	.dataa(\u_mpr121|Ui2c|sda_o_next~3_combout ),
	.datab(\u_mpr121|Ui2c|state_reg.STATE_ADDRESS_1~q ),
	.datac(\u_mpr121|Ui2c|sda_o_next~1_combout ),
	.datad(\u_mpr121|Ui2c|Selector27~2_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|sda_o_next~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|sda_o_next~4 .lut_mask = 16'hF888;
defparam \u_mpr121|Ui2c|sda_o_next~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N10
cycloneive_lcell_comb \u_mpr121|Ui2c|Add1~1 (
// Equation(s):
// \u_mpr121|Ui2c|Add1~1_combout  = \u_mpr121|Ui2c|bit_count_reg [2] $ (((\u_mpr121|Ui2c|bit_count_reg [1]) # (\u_mpr121|Ui2c|bit_count_reg [0])))

	.dataa(\u_mpr121|Ui2c|bit_count_reg [2]),
	.datab(\u_mpr121|Ui2c|bit_count_reg [1]),
	.datac(gnd),
	.datad(\u_mpr121|Ui2c|bit_count_reg [0]),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Add1~1 .lut_mask = 16'h5566;
defparam \u_mpr121|Ui2c|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N30
cycloneive_lcell_comb \U_controller|r_mpr_reg_addr[4]~feeder (
// Equation(s):
// \U_controller|r_mpr_reg_addr[4]~feeder_combout  = \U_controller|r_firt_para [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|r_firt_para [4]),
	.cin(gnd),
	.combout(\U_controller|r_mpr_reg_addr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_mpr_reg_addr[4]~feeder .lut_mask = 16'hFF00;
defparam \U_controller|r_mpr_reg_addr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y16_N31
dffeas \U_controller|r_mpr_reg_addr[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_reg_addr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_mpr_reg_addr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_reg_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_reg_addr[4] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_reg_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y16_N30
cycloneive_lcell_comb \u_mpr121|r_i2c_reg_addr[4]~feeder (
// Equation(s):
// \u_mpr121|r_i2c_reg_addr[4]~feeder_combout  = \U_controller|r_mpr_reg_addr [4]

	.dataa(\U_controller|r_mpr_reg_addr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_reg_addr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_addr[4]~feeder .lut_mask = 16'hAAAA;
defparam \u_mpr121|r_i2c_reg_addr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N28
cycloneive_lcell_comb \u_mpr121|r_i2c_reg_addr[6]~0 (
// Equation(s):
// \u_mpr121|r_i2c_reg_addr[6]~0_combout  = (!\u_mpr121|r_state.ST_IDLE~q  & (\u1|altpll_component|auto_generated|pll_lock_sync~q  & \u1|altpll_component|auto_generated|wire_pll1_locked ))

	.dataa(\u_mpr121|r_state.ST_IDLE~q ),
	.datab(\u1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(gnd),
	.datad(\u1|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_reg_addr[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_addr[6]~0 .lut_mask = 16'h4400;
defparam \u_mpr121|r_i2c_reg_addr[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y16_N31
dffeas \u_mpr121|r_i2c_reg_addr[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_i2c_reg_addr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|r_i2c_reg_addr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_reg_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_addr[4] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_reg_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N4
cycloneive_lcell_comb \u_mpr121|Selector11~0 (
// Equation(s):
// \u_mpr121|Selector11~0_combout  = (\u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q ) # ((\u_mpr121|r_state.ST_I2C_READ_PREPARE~q ) # (!\u_mpr121|r_state.ST_IDLE~q ))

	.dataa(\u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q ),
	.datab(gnd),
	.datac(\u_mpr121|r_state.ST_IDLE~q ),
	.datad(\u_mpr121|r_state.ST_I2C_READ_PREPARE~q ),
	.cin(gnd),
	.combout(\u_mpr121|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector11~0 .lut_mask = 16'hFFAF;
defparam \u_mpr121|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N30
cycloneive_lcell_comb \U_controller|r_mpr_d_to_chip[4]~feeder (
// Equation(s):
// \U_controller|r_mpr_d_to_chip[4]~feeder_combout  = \U_controller|r_second_para [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|r_second_para [4]),
	.cin(gnd),
	.combout(\U_controller|r_mpr_d_to_chip[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_mpr_d_to_chip[4]~feeder .lut_mask = 16'hFF00;
defparam \U_controller|r_mpr_d_to_chip[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y16_N31
dffeas \U_controller|r_mpr_d_to_chip[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_d_to_chip[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|state.ST_WRITE_MPR_INIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_d_to_chip [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_d_to_chip[4] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_d_to_chip[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y16_N8
cycloneive_lcell_comb \u_mpr121|r_i2c_reg_din[4]~feeder (
// Equation(s):
// \u_mpr121|r_i2c_reg_din[4]~feeder_combout  = \U_controller|r_mpr_d_to_chip [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|r_mpr_d_to_chip [4]),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_reg_din[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_din[4]~feeder .lut_mask = 16'hFF00;
defparam \u_mpr121|r_i2c_reg_din[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y16_N9
dffeas \u_mpr121|r_i2c_reg_din[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_i2c_reg_din[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|r_i2c_reg_addr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_reg_din [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_din[4] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_reg_din[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y16_N10
cycloneive_lcell_comb \u_mpr121|Selector13~0 (
// Equation(s):
// \u_mpr121|Selector13~0_combout  = (\u_mpr121|r_i2c_reg_addr [4] & (((\u_mpr121|r_i2c_reg_din [4] & \u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q )) # (!\u_mpr121|Selector11~0_combout ))) # (!\u_mpr121|r_i2c_reg_addr [4] & (((\u_mpr121|r_i2c_reg_din [4] & 
// \u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q ))))

	.dataa(\u_mpr121|r_i2c_reg_addr [4]),
	.datab(\u_mpr121|Selector11~0_combout ),
	.datac(\u_mpr121|r_i2c_reg_din [4]),
	.datad(\u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q ),
	.cin(gnd),
	.combout(\u_mpr121|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector13~0 .lut_mask = 16'hF222;
defparam \u_mpr121|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N22
cycloneive_lcell_comb \u_mpr121|r_i2c_data_i[7]~0 (
// Equation(s):
// \u_mpr121|r_i2c_data_i[7]~0_combout  = (\u_mpr121|WideOr15~0_combout  & ((\u_mpr121|r_state.ST_I2C_READ_PREPARE~q ) # ((!\u_mpr121|r_state.ST_IDLE~q )))) # (!\u_mpr121|WideOr15~0_combout  & (((\u_mpr121|Ui2c|data_in_ready_reg~q ))))

	.dataa(\u_mpr121|r_state.ST_I2C_READ_PREPARE~q ),
	.datab(\u_mpr121|Ui2c|data_in_ready_reg~q ),
	.datac(\u_mpr121|r_state.ST_IDLE~q ),
	.datad(\u_mpr121|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_data_i[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_i[7]~0 .lut_mask = 16'hAFCC;
defparam \u_mpr121|r_i2c_data_i[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y16_N11
dffeas \u_mpr121|r_i2c_data_i[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|r_i2c_data_i[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_data_i [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_i[4] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_data_i[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N8
cycloneive_lcell_comb \U_controller|r_mpr_reg_addr[1]~feeder (
// Equation(s):
// \U_controller|r_mpr_reg_addr[1]~feeder_combout  = \U_controller|r_firt_para [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|r_firt_para [1]),
	.cin(gnd),
	.combout(\U_controller|r_mpr_reg_addr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_mpr_reg_addr[1]~feeder .lut_mask = 16'hFF00;
defparam \U_controller|r_mpr_reg_addr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y16_N9
dffeas \U_controller|r_mpr_reg_addr[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_reg_addr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_mpr_reg_addr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_reg_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_reg_addr[1] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_reg_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y16_N0
cycloneive_lcell_comb \u_mpr121|r_i2c_reg_addr[1]~feeder (
// Equation(s):
// \u_mpr121|r_i2c_reg_addr[1]~feeder_combout  = \U_controller|r_mpr_reg_addr [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|r_mpr_reg_addr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_reg_addr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_addr[1]~feeder .lut_mask = 16'hF0F0;
defparam \u_mpr121|r_i2c_reg_addr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y16_N1
dffeas \u_mpr121|r_i2c_reg_addr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_i2c_reg_addr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|r_i2c_reg_addr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_reg_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_addr[1] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_reg_addr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y16_N19
dffeas \U_controller|r_mpr_d_to_chip[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|r_second_para [1]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|state.ST_WRITE_MPR_INIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_d_to_chip [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_d_to_chip[1] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_d_to_chip[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N14
cycloneive_lcell_comb \u_mpr121|r_i2c_reg_din[1]~feeder (
// Equation(s):
// \u_mpr121|r_i2c_reg_din[1]~feeder_combout  = \U_controller|r_mpr_d_to_chip [1]

	.dataa(gnd),
	.datab(\U_controller|r_mpr_d_to_chip [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_reg_din[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_din[1]~feeder .lut_mask = 16'hCCCC;
defparam \u_mpr121|r_i2c_reg_din[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y16_N15
dffeas \u_mpr121|r_i2c_reg_din[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_i2c_reg_din[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|r_i2c_reg_addr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_reg_din [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_din[1] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_reg_din[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y16_N16
cycloneive_lcell_comb \u_mpr121|Selector16~0 (
// Equation(s):
// \u_mpr121|Selector16~0_combout  = (\u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q  & ((\u_mpr121|r_i2c_reg_din [1]) # ((\u_mpr121|r_i2c_reg_addr [1] & !\u_mpr121|Selector11~0_combout )))) # (!\u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q  & 
// (\u_mpr121|r_i2c_reg_addr [1] & (!\u_mpr121|Selector11~0_combout )))

	.dataa(\u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q ),
	.datab(\u_mpr121|r_i2c_reg_addr [1]),
	.datac(\u_mpr121|Selector11~0_combout ),
	.datad(\u_mpr121|r_i2c_reg_din [1]),
	.cin(gnd),
	.combout(\u_mpr121|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector16~0 .lut_mask = 16'hAE0C;
defparam \u_mpr121|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y16_N17
dffeas \u_mpr121|r_i2c_data_i[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|r_i2c_data_i[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_data_i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_i[1] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_data_i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N22
cycloneive_lcell_comb \U_controller|r_mpr_reg_addr[0]~feeder (
// Equation(s):
// \U_controller|r_mpr_reg_addr[0]~feeder_combout  = \U_controller|r_firt_para [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|r_firt_para [0]),
	.cin(gnd),
	.combout(\U_controller|r_mpr_reg_addr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_mpr_reg_addr[0]~feeder .lut_mask = 16'hFF00;
defparam \U_controller|r_mpr_reg_addr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y16_N23
dffeas \U_controller|r_mpr_reg_addr[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_reg_addr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_mpr_reg_addr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_reg_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_reg_addr[0] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_reg_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y16_N24
cycloneive_lcell_comb \u_mpr121|r_i2c_reg_addr[0]~feeder (
// Equation(s):
// \u_mpr121|r_i2c_reg_addr[0]~feeder_combout  = \U_controller|r_mpr_reg_addr [0]

	.dataa(\U_controller|r_mpr_reg_addr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_reg_addr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_addr[0]~feeder .lut_mask = 16'hAAAA;
defparam \u_mpr121|r_i2c_reg_addr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y16_N25
dffeas \u_mpr121|r_i2c_reg_addr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_i2c_reg_addr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|r_i2c_reg_addr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_reg_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_addr[0] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_reg_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N12
cycloneive_lcell_comb \U_controller|r_mpr_d_to_chip[0]~feeder (
// Equation(s):
// \U_controller|r_mpr_d_to_chip[0]~feeder_combout  = \U_controller|r_second_para [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|r_second_para [0]),
	.cin(gnd),
	.combout(\U_controller|r_mpr_d_to_chip[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_mpr_d_to_chip[0]~feeder .lut_mask = 16'hFF00;
defparam \U_controller|r_mpr_d_to_chip[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y16_N13
dffeas \U_controller|r_mpr_d_to_chip[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_d_to_chip[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|state.ST_WRITE_MPR_INIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_d_to_chip [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_d_to_chip[0] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_d_to_chip[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N2
cycloneive_lcell_comb \u_mpr121|r_i2c_reg_din[0]~feeder (
// Equation(s):
// \u_mpr121|r_i2c_reg_din[0]~feeder_combout  = \U_controller|r_mpr_d_to_chip [0]

	.dataa(gnd),
	.datab(\U_controller|r_mpr_d_to_chip [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_reg_din[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_din[0]~feeder .lut_mask = 16'hCCCC;
defparam \u_mpr121|r_i2c_reg_din[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y16_N3
dffeas \u_mpr121|r_i2c_reg_din[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_i2c_reg_din[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|r_i2c_reg_addr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_reg_din [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_din[0] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_reg_din[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y16_N22
cycloneive_lcell_comb \u_mpr121|Selector17~0 (
// Equation(s):
// \u_mpr121|Selector17~0_combout  = (\u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q  & ((\u_mpr121|r_i2c_reg_din [0]) # ((\u_mpr121|r_i2c_reg_addr [0] & !\u_mpr121|Selector11~0_combout )))) # (!\u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q  & 
// (\u_mpr121|r_i2c_reg_addr [0] & (!\u_mpr121|Selector11~0_combout )))

	.dataa(\u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q ),
	.datab(\u_mpr121|r_i2c_reg_addr [0]),
	.datac(\u_mpr121|Selector11~0_combout ),
	.datad(\u_mpr121|r_i2c_reg_din [0]),
	.cin(gnd),
	.combout(\u_mpr121|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector17~0 .lut_mask = 16'hAE0C;
defparam \u_mpr121|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y16_N23
dffeas \u_mpr121|r_i2c_data_i[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|r_i2c_data_i[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_data_i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_i[0] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_data_i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N20
cycloneive_lcell_comb \u_mpr121|Ui2c|phy_rx_data_reg~1 (
// Equation(s):
// \u_mpr121|Ui2c|phy_rx_data_reg~1_combout  = (\u_mpr121|Ui2c|phy_rx_data_reg~0_combout  & ((\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_2~q  & (!\u_mpr121|Ui2c|sda_i_reg~q )) # (!\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_2~q  & 
// ((\u_mpr121|Ui2c|phy_rx_data_reg~q ))))) # (!\u_mpr121|Ui2c|phy_rx_data_reg~0_combout  & (((\u_mpr121|Ui2c|phy_rx_data_reg~q ))))

	.dataa(\u_mpr121|Ui2c|phy_rx_data_reg~0_combout ),
	.datab(\u_mpr121|Ui2c|sda_i_reg~q ),
	.datac(\u_mpr121|Ui2c|phy_rx_data_reg~q ),
	.datad(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_READ_BIT_2~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|phy_rx_data_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_rx_data_reg~1 .lut_mask = 16'h72F0;
defparam \u_mpr121|Ui2c|phy_rx_data_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y9_N21
dffeas \u_mpr121|Ui2c|phy_rx_data_reg (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|phy_rx_data_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|phy_rx_data_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|phy_rx_data_reg .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|phy_rx_data_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N22
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector36~0 (
// Equation(s):
// \u_mpr121|Ui2c|Selector36~0_combout  = (\u_mpr121|Ui2c|state_reg.STATE_READ~q  & ((\u_mpr121|Ui2c|phy_rx_data_reg~q ) # ((\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q  & \u_mpr121|r_i2c_data_i [0])))) # (!\u_mpr121|Ui2c|state_reg.STATE_READ~q  & 
// (\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q  & (\u_mpr121|r_i2c_data_i [0])))

	.dataa(\u_mpr121|Ui2c|state_reg.STATE_READ~q ),
	.datab(\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q ),
	.datac(\u_mpr121|r_i2c_data_i [0]),
	.datad(\u_mpr121|Ui2c|phy_rx_data_reg~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector36~0 .lut_mask = 16'hEAC0;
defparam \u_mpr121|Ui2c|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N4
cycloneive_lcell_comb \u_mpr121|Ui2c|WideOr13~0 (
// Equation(s):
// \u_mpr121|Ui2c|WideOr13~0_combout  = (\u_mpr121|Ui2c|state_reg.STATE_READ~q ) # ((\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q ) # ((\u_mpr121|Ui2c|state_reg.STATE_ADDRESS_2~q ) # (\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_READ~q )))

	.dataa(\u_mpr121|Ui2c|state_reg.STATE_READ~q ),
	.datab(\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q ),
	.datac(\u_mpr121|Ui2c|state_reg.STATE_ADDRESS_2~q ),
	.datad(\u_mpr121|Ui2c|state_reg.STATE_ACTIVE_READ~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|WideOr13~0 .lut_mask = 16'hFFFE;
defparam \u_mpr121|Ui2c|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N22
cycloneive_lcell_comb \u_mpr121|Ui2c|data_reg[6]~2 (
// Equation(s):
// \u_mpr121|Ui2c|data_reg[6]~2_combout  = (\u_mpr121|Ui2c|data_reg[6]~1_combout  & (\u_mpr121|Ui2c|WideOr13~0_combout  & \u_mpr121|Ui2c|bit_count_reg[3]~5_combout ))

	.dataa(\u_mpr121|Ui2c|data_reg[6]~1_combout ),
	.datab(gnd),
	.datac(\u_mpr121|Ui2c|WideOr13~0_combout ),
	.datad(\u_mpr121|Ui2c|bit_count_reg[3]~5_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|data_reg[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|data_reg[6]~2 .lut_mask = 16'hA000;
defparam \u_mpr121|Ui2c|data_reg[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y13_N23
dffeas \u_mpr121|Ui2c|data_reg[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|data_reg[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|data_reg[0] .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N8
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector35~0 (
// Equation(s):
// \u_mpr121|Ui2c|Selector35~0_combout  = (\u_mpr121|r_i2c_data_i [1] & ((\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q ) # ((\u_mpr121|Ui2c|data_reg [0] & \u_mpr121|Ui2c|state_reg.STATE_READ~q )))) # (!\u_mpr121|r_i2c_data_i [1] & (((\u_mpr121|Ui2c|data_reg [0] 
// & \u_mpr121|Ui2c|state_reg.STATE_READ~q ))))

	.dataa(\u_mpr121|r_i2c_data_i [1]),
	.datab(\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q ),
	.datac(\u_mpr121|Ui2c|data_reg [0]),
	.datad(\u_mpr121|Ui2c|state_reg.STATE_READ~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector35~0 .lut_mask = 16'hF888;
defparam \u_mpr121|Ui2c|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y13_N9
dffeas \u_mpr121|Ui2c|data_reg[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|data_reg[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|data_reg[1] .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N22
cycloneive_lcell_comb \U_controller|r_mpr_d_to_chip[2]~feeder (
// Equation(s):
// \U_controller|r_mpr_d_to_chip[2]~feeder_combout  = \U_controller|r_second_para [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|r_second_para [2]),
	.cin(gnd),
	.combout(\U_controller|r_mpr_d_to_chip[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_mpr_d_to_chip[2]~feeder .lut_mask = 16'hFF00;
defparam \U_controller|r_mpr_d_to_chip[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y16_N23
dffeas \U_controller|r_mpr_d_to_chip[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_d_to_chip[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|state.ST_WRITE_MPR_INIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_d_to_chip [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_d_to_chip[2] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_d_to_chip[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N6
cycloneive_lcell_comb \u_mpr121|r_i2c_reg_din[2]~feeder (
// Equation(s):
// \u_mpr121|r_i2c_reg_din[2]~feeder_combout  = \U_controller|r_mpr_d_to_chip [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|r_mpr_d_to_chip [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_reg_din[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_din[2]~feeder .lut_mask = 16'hF0F0;
defparam \u_mpr121|r_i2c_reg_din[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y16_N7
dffeas \u_mpr121|r_i2c_reg_din[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_i2c_reg_din[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|r_i2c_reg_addr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_reg_din [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_din[2] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_reg_din[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N20
cycloneive_lcell_comb \U_controller|r_mpr_reg_addr[2]~feeder (
// Equation(s):
// \U_controller|r_mpr_reg_addr[2]~feeder_combout  = \U_controller|r_firt_para [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|r_firt_para [2]),
	.cin(gnd),
	.combout(\U_controller|r_mpr_reg_addr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_mpr_reg_addr[2]~feeder .lut_mask = 16'hFF00;
defparam \U_controller|r_mpr_reg_addr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y16_N21
dffeas \U_controller|r_mpr_reg_addr[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_reg_addr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_mpr_reg_addr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_reg_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_reg_addr[2] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_reg_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N8
cycloneive_lcell_comb \u_mpr121|r_i2c_reg_addr[2]~feeder (
// Equation(s):
// \u_mpr121|r_i2c_reg_addr[2]~feeder_combout  = \U_controller|r_mpr_reg_addr [2]

	.dataa(gnd),
	.datab(\U_controller|r_mpr_reg_addr [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_reg_addr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_addr[2]~feeder .lut_mask = 16'hCCCC;
defparam \u_mpr121|r_i2c_reg_addr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y16_N9
dffeas \u_mpr121|r_i2c_reg_addr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_i2c_reg_addr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|r_i2c_reg_addr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_reg_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_addr[2] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_reg_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y16_N12
cycloneive_lcell_comb \u_mpr121|Selector15~0 (
// Equation(s):
// \u_mpr121|Selector15~0_combout  = (\u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q  & ((\u_mpr121|r_i2c_reg_din [2]) # ((!\u_mpr121|Selector11~0_combout  & \u_mpr121|r_i2c_reg_addr [2])))) # (!\u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q  & 
// (((!\u_mpr121|Selector11~0_combout  & \u_mpr121|r_i2c_reg_addr [2]))))

	.dataa(\u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q ),
	.datab(\u_mpr121|r_i2c_reg_din [2]),
	.datac(\u_mpr121|Selector11~0_combout ),
	.datad(\u_mpr121|r_i2c_reg_addr [2]),
	.cin(gnd),
	.combout(\u_mpr121|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector15~0 .lut_mask = 16'h8F88;
defparam \u_mpr121|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y16_N13
dffeas \u_mpr121|r_i2c_data_i[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|r_i2c_data_i[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_data_i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_i[2] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_data_i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N14
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector34~0 (
// Equation(s):
// \u_mpr121|Ui2c|Selector34~0_combout  = (\u_mpr121|Ui2c|state_reg.STATE_READ~q  & ((\u_mpr121|Ui2c|data_reg [1]) # ((\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q  & \u_mpr121|r_i2c_data_i [2])))) # (!\u_mpr121|Ui2c|state_reg.STATE_READ~q  & 
// (\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q  & ((\u_mpr121|r_i2c_data_i [2]))))

	.dataa(\u_mpr121|Ui2c|state_reg.STATE_READ~q ),
	.datab(\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q ),
	.datac(\u_mpr121|Ui2c|data_reg [1]),
	.datad(\u_mpr121|r_i2c_data_i [2]),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector34~0 .lut_mask = 16'hECA0;
defparam \u_mpr121|Ui2c|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y13_N15
dffeas \u_mpr121|Ui2c|data_reg[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|data_reg[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|data_reg[2] .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N16
cycloneive_lcell_comb \U_controller|r_mpr_d_to_chip[3]~feeder (
// Equation(s):
// \U_controller|r_mpr_d_to_chip[3]~feeder_combout  = \U_controller|r_second_para [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|r_second_para [3]),
	.cin(gnd),
	.combout(\U_controller|r_mpr_d_to_chip[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_mpr_d_to_chip[3]~feeder .lut_mask = 16'hFF00;
defparam \U_controller|r_mpr_d_to_chip[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y16_N17
dffeas \U_controller|r_mpr_d_to_chip[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_d_to_chip[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|state.ST_WRITE_MPR_INIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_d_to_chip [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_d_to_chip[3] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_d_to_chip[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N0
cycloneive_lcell_comb \u_mpr121|r_i2c_reg_din[3]~feeder (
// Equation(s):
// \u_mpr121|r_i2c_reg_din[3]~feeder_combout  = \U_controller|r_mpr_d_to_chip [3]

	.dataa(gnd),
	.datab(\U_controller|r_mpr_d_to_chip [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_reg_din[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_din[3]~feeder .lut_mask = 16'hCCCC;
defparam \u_mpr121|r_i2c_reg_din[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y16_N1
dffeas \u_mpr121|r_i2c_reg_din[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_i2c_reg_din[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|r_i2c_reg_addr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_reg_din [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_din[3] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_reg_din[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N2
cycloneive_lcell_comb \U_controller|r_mpr_reg_addr[3]~feeder (
// Equation(s):
// \U_controller|r_mpr_reg_addr[3]~feeder_combout  = \U_controller|r_firt_para [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|r_firt_para [3]),
	.cin(gnd),
	.combout(\U_controller|r_mpr_reg_addr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_mpr_reg_addr[3]~feeder .lut_mask = 16'hFF00;
defparam \U_controller|r_mpr_reg_addr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y16_N3
dffeas \U_controller|r_mpr_reg_addr[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_reg_addr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_mpr_reg_addr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_reg_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_reg_addr[3] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_reg_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y16_N6
cycloneive_lcell_comb \u_mpr121|r_i2c_reg_addr[3]~feeder (
// Equation(s):
// \u_mpr121|r_i2c_reg_addr[3]~feeder_combout  = \U_controller|r_mpr_reg_addr [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|r_mpr_reg_addr [3]),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_reg_addr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_addr[3]~feeder .lut_mask = 16'hFF00;
defparam \u_mpr121|r_i2c_reg_addr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y16_N7
dffeas \u_mpr121|r_i2c_reg_addr[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_i2c_reg_addr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|r_i2c_reg_addr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_reg_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_addr[3] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_reg_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y16_N26
cycloneive_lcell_comb \u_mpr121|Selector14~0 (
// Equation(s):
// \u_mpr121|Selector14~0_combout  = (\u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q  & ((\u_mpr121|r_i2c_reg_din [3]) # ((!\u_mpr121|Selector11~0_combout  & \u_mpr121|r_i2c_reg_addr [3])))) # (!\u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q  & 
// (!\u_mpr121|Selector11~0_combout  & ((\u_mpr121|r_i2c_reg_addr [3]))))

	.dataa(\u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q ),
	.datab(\u_mpr121|Selector11~0_combout ),
	.datac(\u_mpr121|r_i2c_reg_din [3]),
	.datad(\u_mpr121|r_i2c_reg_addr [3]),
	.cin(gnd),
	.combout(\u_mpr121|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector14~0 .lut_mask = 16'hB3A0;
defparam \u_mpr121|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y16_N27
dffeas \u_mpr121|r_i2c_data_i[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|r_i2c_data_i[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_data_i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_i[3] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_data_i[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N28
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector33~0 (
// Equation(s):
// \u_mpr121|Ui2c|Selector33~0_combout  = (\u_mpr121|Ui2c|state_reg.STATE_READ~q  & ((\u_mpr121|Ui2c|data_reg [2]) # ((\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q  & \u_mpr121|r_i2c_data_i [3])))) # (!\u_mpr121|Ui2c|state_reg.STATE_READ~q  & 
// (\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q  & ((\u_mpr121|r_i2c_data_i [3]))))

	.dataa(\u_mpr121|Ui2c|state_reg.STATE_READ~q ),
	.datab(\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q ),
	.datac(\u_mpr121|Ui2c|data_reg [2]),
	.datad(\u_mpr121|r_i2c_data_i [3]),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector33~0 .lut_mask = 16'hECA0;
defparam \u_mpr121|Ui2c|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y13_N29
dffeas \u_mpr121|Ui2c|data_reg[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|data_reg[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|data_reg[3] .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N26
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector32~0 (
// Equation(s):
// \u_mpr121|Ui2c|Selector32~0_combout  = (\u_mpr121|r_i2c_data_i [4] & ((\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q ) # ((\u_mpr121|Ui2c|data_reg [3] & \u_mpr121|Ui2c|state_reg.STATE_READ~q )))) # (!\u_mpr121|r_i2c_data_i [4] & (\u_mpr121|Ui2c|data_reg [3] & 
// ((\u_mpr121|Ui2c|state_reg.STATE_READ~q ))))

	.dataa(\u_mpr121|r_i2c_data_i [4]),
	.datab(\u_mpr121|Ui2c|data_reg [3]),
	.datac(\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q ),
	.datad(\u_mpr121|Ui2c|state_reg.STATE_READ~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector32~0 .lut_mask = 16'hECA0;
defparam \u_mpr121|Ui2c|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y13_N27
dffeas \u_mpr121|Ui2c|data_reg[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|data_reg[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|data_reg[4] .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N12
cycloneive_lcell_comb \U_controller|r_mpr_reg_addr[5]~feeder (
// Equation(s):
// \U_controller|r_mpr_reg_addr[5]~feeder_combout  = \U_controller|r_firt_para [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|r_firt_para [5]),
	.cin(gnd),
	.combout(\U_controller|r_mpr_reg_addr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_mpr_reg_addr[5]~feeder .lut_mask = 16'hFF00;
defparam \U_controller|r_mpr_reg_addr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y16_N13
dffeas \U_controller|r_mpr_reg_addr[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_reg_addr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_mpr_reg_addr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_reg_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_reg_addr[5] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_reg_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y16_N18
cycloneive_lcell_comb \u_mpr121|r_i2c_reg_addr[5]~feeder (
// Equation(s):
// \u_mpr121|r_i2c_reg_addr[5]~feeder_combout  = \U_controller|r_mpr_reg_addr [5]

	.dataa(gnd),
	.datab(\U_controller|r_mpr_reg_addr [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_reg_addr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_addr[5]~feeder .lut_mask = 16'hCCCC;
defparam \u_mpr121|r_i2c_reg_addr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y16_N19
dffeas \u_mpr121|r_i2c_reg_addr[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_i2c_reg_addr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|r_i2c_reg_addr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_reg_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_addr[5] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_reg_addr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y16_N25
dffeas \U_controller|r_mpr_d_to_chip[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|r_second_para [5]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|state.ST_WRITE_MPR_INIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_d_to_chip [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_d_to_chip[5] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_d_to_chip[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N28
cycloneive_lcell_comb \u_mpr121|r_i2c_reg_din[5]~feeder (
// Equation(s):
// \u_mpr121|r_i2c_reg_din[5]~feeder_combout  = \U_controller|r_mpr_d_to_chip [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|r_mpr_d_to_chip [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_reg_din[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_din[5]~feeder .lut_mask = 16'hF0F0;
defparam \u_mpr121|r_i2c_reg_din[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y16_N29
dffeas \u_mpr121|r_i2c_reg_din[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_i2c_reg_din[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|r_i2c_reg_addr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_reg_din [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_din[5] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_reg_din[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y16_N4
cycloneive_lcell_comb \u_mpr121|Selector12~0 (
// Equation(s):
// \u_mpr121|Selector12~0_combout  = (\u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q  & ((\u_mpr121|r_i2c_reg_din [5]) # ((\u_mpr121|r_i2c_reg_addr [5] & !\u_mpr121|Selector11~0_combout )))) # (!\u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q  & 
// (\u_mpr121|r_i2c_reg_addr [5] & (!\u_mpr121|Selector11~0_combout )))

	.dataa(\u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q ),
	.datab(\u_mpr121|r_i2c_reg_addr [5]),
	.datac(\u_mpr121|Selector11~0_combout ),
	.datad(\u_mpr121|r_i2c_reg_din [5]),
	.cin(gnd),
	.combout(\u_mpr121|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector12~0 .lut_mask = 16'hAE0C;
defparam \u_mpr121|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y16_N5
dffeas \u_mpr121|r_i2c_data_i[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|r_i2c_data_i[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_data_i [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_i[5] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_data_i[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N18
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector31~0 (
// Equation(s):
// \u_mpr121|Ui2c|Selector31~0_combout  = (\u_mpr121|Ui2c|state_reg.STATE_READ~q  & ((\u_mpr121|Ui2c|data_reg [4]) # ((\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q  & \u_mpr121|r_i2c_data_i [5])))) # (!\u_mpr121|Ui2c|state_reg.STATE_READ~q  & 
// (\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q  & ((\u_mpr121|r_i2c_data_i [5]))))

	.dataa(\u_mpr121|Ui2c|state_reg.STATE_READ~q ),
	.datab(\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q ),
	.datac(\u_mpr121|Ui2c|data_reg [4]),
	.datad(\u_mpr121|r_i2c_data_i [5]),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector31~0 .lut_mask = 16'hECA0;
defparam \u_mpr121|Ui2c|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y13_N19
dffeas \u_mpr121|Ui2c|data_reg[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|data_reg[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|data_reg[5] .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N30
cycloneive_lcell_comb \u_mpr121|Ui2c|Add1~0 (
// Equation(s):
// \u_mpr121|Ui2c|Add1~0_combout  = \u_mpr121|Ui2c|bit_count_reg [1] $ (\u_mpr121|Ui2c|bit_count_reg [0])

	.dataa(gnd),
	.datab(\u_mpr121|Ui2c|bit_count_reg [1]),
	.datac(gnd),
	.datad(\u_mpr121|Ui2c|bit_count_reg [0]),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Add1~0 .lut_mask = 16'h33CC;
defparam \u_mpr121|Ui2c|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N20
cycloneive_lcell_comb \U_controller|r_mpr_d_to_chip[6]~feeder (
// Equation(s):
// \U_controller|r_mpr_d_to_chip[6]~feeder_combout  = \U_controller|r_second_para [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|r_second_para [6]),
	.cin(gnd),
	.combout(\U_controller|r_mpr_d_to_chip[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_mpr_d_to_chip[6]~feeder .lut_mask = 16'hFF00;
defparam \U_controller|r_mpr_d_to_chip[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y16_N21
dffeas \U_controller|r_mpr_d_to_chip[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_d_to_chip[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|state.ST_WRITE_MPR_INIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_d_to_chip [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_d_to_chip[6] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_d_to_chip[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N4
cycloneive_lcell_comb \u_mpr121|r_i2c_reg_din[6]~feeder (
// Equation(s):
// \u_mpr121|r_i2c_reg_din[6]~feeder_combout  = \U_controller|r_mpr_d_to_chip [6]

	.dataa(\U_controller|r_mpr_d_to_chip [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_reg_din[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_din[6]~feeder .lut_mask = 16'hAAAA;
defparam \u_mpr121|r_i2c_reg_din[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y16_N5
dffeas \u_mpr121|r_i2c_reg_din[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_i2c_reg_din[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|r_i2c_reg_addr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_reg_din [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_din[6] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_reg_din[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N24
cycloneive_lcell_comb \U_controller|r_mpr_reg_addr[6]~feeder (
// Equation(s):
// \U_controller|r_mpr_reg_addr[6]~feeder_combout  = \U_controller|r_firt_para [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|r_firt_para [6]),
	.cin(gnd),
	.combout(\U_controller|r_mpr_reg_addr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_mpr_reg_addr[6]~feeder .lut_mask = 16'hFF00;
defparam \U_controller|r_mpr_reg_addr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y16_N25
dffeas \U_controller|r_mpr_reg_addr[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_reg_addr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_mpr_reg_addr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_reg_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_reg_addr[6] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_reg_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y16_N2
cycloneive_lcell_comb \u_mpr121|r_i2c_reg_addr[6]~feeder (
// Equation(s):
// \u_mpr121|r_i2c_reg_addr[6]~feeder_combout  = \U_controller|r_mpr_reg_addr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|r_mpr_reg_addr [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_reg_addr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_addr[6]~feeder .lut_mask = 16'hF0F0;
defparam \u_mpr121|r_i2c_reg_addr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y16_N3
dffeas \u_mpr121|r_i2c_reg_addr[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_i2c_reg_addr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|r_i2c_reg_addr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_reg_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_addr[6] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_reg_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y16_N28
cycloneive_lcell_comb \u_mpr121|Selector11~1 (
// Equation(s):
// \u_mpr121|Selector11~1_combout  = (\u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q  & ((\u_mpr121|r_i2c_reg_din [6]) # ((!\u_mpr121|Selector11~0_combout  & \u_mpr121|r_i2c_reg_addr [6])))) # (!\u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q  & 
// (((!\u_mpr121|Selector11~0_combout  & \u_mpr121|r_i2c_reg_addr [6]))))

	.dataa(\u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q ),
	.datab(\u_mpr121|r_i2c_reg_din [6]),
	.datac(\u_mpr121|Selector11~0_combout ),
	.datad(\u_mpr121|r_i2c_reg_addr [6]),
	.cin(gnd),
	.combout(\u_mpr121|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector11~1 .lut_mask = 16'h8F88;
defparam \u_mpr121|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y16_N29
dffeas \u_mpr121|r_i2c_data_i[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|r_i2c_data_i[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_data_i [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_i[6] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_data_i[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N2
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector30~0 (
// Equation(s):
// \u_mpr121|Ui2c|Selector30~0_combout  = (\u_mpr121|Ui2c|state_reg.STATE_READ~q  & ((\u_mpr121|Ui2c|data_reg [5]) # ((\u_mpr121|r_i2c_data_i [6] & \u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q )))) # (!\u_mpr121|Ui2c|state_reg.STATE_READ~q  & 
// (\u_mpr121|r_i2c_data_i [6] & (\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q )))

	.dataa(\u_mpr121|Ui2c|state_reg.STATE_READ~q ),
	.datab(\u_mpr121|r_i2c_data_i [6]),
	.datac(\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q ),
	.datad(\u_mpr121|Ui2c|data_reg [5]),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector30~0 .lut_mask = 16'hEAC0;
defparam \u_mpr121|Ui2c|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y13_N3
dffeas \u_mpr121|Ui2c|data_reg[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|data_reg[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|data_reg[6] .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N26
cycloneive_lcell_comb \U_controller|r_mpr_d_to_chip[7]~feeder (
// Equation(s):
// \U_controller|r_mpr_d_to_chip[7]~feeder_combout  = \U_controller|r_second_para [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|r_second_para [7]),
	.cin(gnd),
	.combout(\U_controller|r_mpr_d_to_chip[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_mpr_d_to_chip[7]~feeder .lut_mask = 16'hFF00;
defparam \U_controller|r_mpr_d_to_chip[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y16_N27
dffeas \U_controller|r_mpr_d_to_chip[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_d_to_chip[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|state.ST_WRITE_MPR_INIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_d_to_chip [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_d_to_chip[7] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_d_to_chip[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N10
cycloneive_lcell_comb \u_mpr121|r_i2c_reg_din[7]~feeder (
// Equation(s):
// \u_mpr121|r_i2c_reg_din[7]~feeder_combout  = \U_controller|r_mpr_d_to_chip [7]

	.dataa(gnd),
	.datab(\U_controller|r_mpr_d_to_chip [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_reg_din[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_din[7]~feeder .lut_mask = 16'hCCCC;
defparam \u_mpr121|r_i2c_reg_din[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y16_N11
dffeas \u_mpr121|r_i2c_reg_din[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_i2c_reg_din[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|r_i2c_reg_addr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_reg_din [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_din[7] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_reg_din[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N26
cycloneive_lcell_comb \U_controller|r_mpr_reg_addr[7]~feeder (
// Equation(s):
// \U_controller|r_mpr_reg_addr[7]~feeder_combout  = \U_controller|r_firt_para [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|r_firt_para [7]),
	.cin(gnd),
	.combout(\U_controller|r_mpr_reg_addr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|r_mpr_reg_addr[7]~feeder .lut_mask = 16'hFF00;
defparam \U_controller|r_mpr_reg_addr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y16_N27
dffeas \U_controller|r_mpr_reg_addr[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\U_controller|r_mpr_reg_addr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|r_mpr_reg_addr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|r_mpr_reg_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|r_mpr_reg_addr[7] .is_wysiwyg = "true";
defparam \U_controller|r_mpr_reg_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y16_N20
cycloneive_lcell_comb \u_mpr121|r_i2c_reg_addr[7]~feeder (
// Equation(s):
// \u_mpr121|r_i2c_reg_addr[7]~feeder_combout  = \U_controller|r_mpr_reg_addr [7]

	.dataa(\U_controller|r_mpr_reg_addr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_mpr121|r_i2c_reg_addr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_addr[7]~feeder .lut_mask = 16'hAAAA;
defparam \u_mpr121|r_i2c_reg_addr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y16_N21
dffeas \u_mpr121|r_i2c_reg_addr[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|r_i2c_reg_addr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|r_i2c_reg_addr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_reg_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_reg_addr[7] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_reg_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y16_N14
cycloneive_lcell_comb \u_mpr121|Selector10~0 (
// Equation(s):
// \u_mpr121|Selector10~0_combout  = (\u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q  & ((\u_mpr121|r_i2c_reg_din [7]) # ((!\u_mpr121|Selector11~0_combout  & \u_mpr121|r_i2c_reg_addr [7])))) # (!\u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q  & 
// (((!\u_mpr121|Selector11~0_combout  & \u_mpr121|r_i2c_reg_addr [7]))))

	.dataa(\u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2~q ),
	.datab(\u_mpr121|r_i2c_reg_din [7]),
	.datac(\u_mpr121|Selector11~0_combout ),
	.datad(\u_mpr121|r_i2c_reg_addr [7]),
	.cin(gnd),
	.combout(\u_mpr121|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Selector10~0 .lut_mask = 16'h8F88;
defparam \u_mpr121|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y16_N15
dffeas \u_mpr121|r_i2c_data_i[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|r_i2c_data_i[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|r_i2c_data_i [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|r_i2c_data_i[7] .is_wysiwyg = "true";
defparam \u_mpr121|r_i2c_data_i[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N4
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector29~0 (
// Equation(s):
// \u_mpr121|Ui2c|Selector29~0_combout  = (\u_mpr121|Ui2c|state_reg.STATE_READ~q  & ((\u_mpr121|Ui2c|data_reg [6]) # ((\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q  & \u_mpr121|r_i2c_data_i [7])))) # (!\u_mpr121|Ui2c|state_reg.STATE_READ~q  & 
// (\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q  & (\u_mpr121|r_i2c_data_i [7])))

	.dataa(\u_mpr121|Ui2c|state_reg.STATE_READ~q ),
	.datab(\u_mpr121|Ui2c|state_reg.STATE_WRITE_1~q ),
	.datac(\u_mpr121|r_i2c_data_i [7]),
	.datad(\u_mpr121|Ui2c|data_reg [6]),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector29~0 .lut_mask = 16'hEAC0;
defparam \u_mpr121|Ui2c|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y13_N5
dffeas \u_mpr121|Ui2c|data_reg[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mpr121|Ui2c|data_reg[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|data_reg[7] .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N12
cycloneive_lcell_comb \u_mpr121|Ui2c|Mux1~2 (
// Equation(s):
// \u_mpr121|Ui2c|Mux1~2_combout  = (\u_mpr121|Ui2c|bit_count_reg [0] & ((\u_mpr121|Ui2c|data_reg [6]) # ((!\u_mpr121|Ui2c|bit_count_reg [1])))) # (!\u_mpr121|Ui2c|bit_count_reg [0] & (((\u_mpr121|Ui2c|data_reg [7] & !\u_mpr121|Ui2c|bit_count_reg [1]))))

	.dataa(\u_mpr121|Ui2c|bit_count_reg [0]),
	.datab(\u_mpr121|Ui2c|data_reg [6]),
	.datac(\u_mpr121|Ui2c|data_reg [7]),
	.datad(\u_mpr121|Ui2c|bit_count_reg [1]),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Mux1~2 .lut_mask = 16'h88FA;
defparam \u_mpr121|Ui2c|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N20
cycloneive_lcell_comb \u_mpr121|Ui2c|Mux1~3 (
// Equation(s):
// \u_mpr121|Ui2c|Mux1~3_combout  = (\u_mpr121|Ui2c|Add1~0_combout  & ((\u_mpr121|Ui2c|Mux1~2_combout  & (\u_mpr121|Ui2c|data_reg [4])) # (!\u_mpr121|Ui2c|Mux1~2_combout  & ((\u_mpr121|Ui2c|data_reg [5]))))) # (!\u_mpr121|Ui2c|Add1~0_combout  & 
// (((\u_mpr121|Ui2c|Mux1~2_combout ))))

	.dataa(\u_mpr121|Ui2c|data_reg [4]),
	.datab(\u_mpr121|Ui2c|data_reg [5]),
	.datac(\u_mpr121|Ui2c|Add1~0_combout ),
	.datad(\u_mpr121|Ui2c|Mux1~2_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Mux1~3 .lut_mask = 16'hAFC0;
defparam \u_mpr121|Ui2c|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N6
cycloneive_lcell_comb \u_mpr121|Ui2c|Selector27~4 (
// Equation(s):
// \u_mpr121|Ui2c|Selector27~4_combout  = (\u_mpr121|Ui2c|LessThan1~1_combout  & \u_mpr121|Ui2c|state_reg.STATE_WRITE_2~q )

	.dataa(gnd),
	.datab(\u_mpr121|Ui2c|LessThan1~1_combout ),
	.datac(gnd),
	.datad(\u_mpr121|Ui2c|state_reg.STATE_WRITE_2~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Selector27~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Selector27~4 .lut_mask = 16'hCC00;
defparam \u_mpr121|Ui2c|Selector27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N0
cycloneive_lcell_comb \u_mpr121|Ui2c|Mux1~0 (
// Equation(s):
// \u_mpr121|Ui2c|Mux1~0_combout  = (\u_mpr121|Ui2c|bit_count_reg [0] & (((\u_mpr121|Ui2c|data_reg [2])) # (!\u_mpr121|Ui2c|bit_count_reg [1]))) # (!\u_mpr121|Ui2c|bit_count_reg [0] & (!\u_mpr121|Ui2c|bit_count_reg [1] & ((\u_mpr121|Ui2c|data_reg [3]))))

	.dataa(\u_mpr121|Ui2c|bit_count_reg [0]),
	.datab(\u_mpr121|Ui2c|bit_count_reg [1]),
	.datac(\u_mpr121|Ui2c|data_reg [2]),
	.datad(\u_mpr121|Ui2c|data_reg [3]),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Mux1~0 .lut_mask = 16'hB3A2;
defparam \u_mpr121|Ui2c|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N24
cycloneive_lcell_comb \u_mpr121|Ui2c|Mux1~1 (
// Equation(s):
// \u_mpr121|Ui2c|Mux1~1_combout  = (\u_mpr121|Ui2c|Add1~0_combout  & ((\u_mpr121|Ui2c|Mux1~0_combout  & (\u_mpr121|Ui2c|data_reg [0])) # (!\u_mpr121|Ui2c|Mux1~0_combout  & ((\u_mpr121|Ui2c|data_reg [1]))))) # (!\u_mpr121|Ui2c|Add1~0_combout  & 
// (((\u_mpr121|Ui2c|Mux1~0_combout ))))

	.dataa(\u_mpr121|Ui2c|data_reg [0]),
	.datab(\u_mpr121|Ui2c|data_reg [1]),
	.datac(\u_mpr121|Ui2c|Add1~0_combout ),
	.datad(\u_mpr121|Ui2c|Mux1~0_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|Mux1~1 .lut_mask = 16'hAFC0;
defparam \u_mpr121|Ui2c|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N16
cycloneive_lcell_comb \u_mpr121|Ui2c|sda_o_next~5 (
// Equation(s):
// \u_mpr121|Ui2c|sda_o_next~5_combout  = (\u_mpr121|Ui2c|Selector27~4_combout  & ((\u_mpr121|Ui2c|Add1~1_combout  & ((\u_mpr121|Ui2c|Mux1~1_combout ))) # (!\u_mpr121|Ui2c|Add1~1_combout  & (\u_mpr121|Ui2c|Mux1~3_combout ))))

	.dataa(\u_mpr121|Ui2c|Add1~1_combout ),
	.datab(\u_mpr121|Ui2c|Mux1~3_combout ),
	.datac(\u_mpr121|Ui2c|Selector27~4_combout ),
	.datad(\u_mpr121|Ui2c|Mux1~1_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|sda_o_next~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|sda_o_next~5 .lut_mask = 16'hE040;
defparam \u_mpr121|Ui2c|sda_o_next~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N6
cycloneive_lcell_comb \u_mpr121|Ui2c|sda_o_next~6 (
// Equation(s):
// \u_mpr121|Ui2c|sda_o_next~6_combout  = (\u_mpr121|Ui2c|Selector27~3_combout  & ((\u_mpr121|Ui2c|Selector28~0_combout ) # ((\u_mpr121|Ui2c|sda_o_next~4_combout ) # (\u_mpr121|Ui2c|sda_o_next~5_combout ))))

	.dataa(\u_mpr121|Ui2c|Selector28~0_combout ),
	.datab(\u_mpr121|Ui2c|Selector27~3_combout ),
	.datac(\u_mpr121|Ui2c|sda_o_next~4_combout ),
	.datad(\u_mpr121|Ui2c|sda_o_next~5_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|sda_o_next~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|sda_o_next~6 .lut_mask = 16'hCCC8;
defparam \u_mpr121|Ui2c|sda_o_next~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N28
cycloneive_lcell_comb \u_mpr121|Ui2c|sda_o_next~0 (
// Equation(s):
// \u_mpr121|Ui2c|sda_o_next~0_combout  = (!\u_mpr121|Ui2c|Selector27~3_combout  & ((\u_mpr121|Ui2c|Selector37~2_combout ) # ((\u_mpr121|Ui2c|Selector26~2_combout  & !\u_mpr121|Ui2c|sda_o_reg~q ))))

	.dataa(\u_mpr121|Ui2c|Selector37~2_combout ),
	.datab(\u_mpr121|Ui2c|Selector27~3_combout ),
	.datac(\u_mpr121|Ui2c|Selector26~2_combout ),
	.datad(\u_mpr121|Ui2c|sda_o_reg~q ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|sda_o_next~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|sda_o_next~0 .lut_mask = 16'h2232;
defparam \u_mpr121|Ui2c|sda_o_next~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N6
cycloneive_lcell_comb \u_mpr121|Ui2c|sda_o_reg~2 (
// Equation(s):
// \u_mpr121|Ui2c|sda_o_reg~2_combout  = (\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE~q  & (((\u_mpr121|Ui2c|sda_o_next~6_combout ) # (\u_mpr121|Ui2c|sda_o_next~0_combout )) # (!\u_mpr121|Ui2c|Selector15~3_combout )))

	.dataa(\u_mpr121|Ui2c|Selector15~3_combout ),
	.datab(\u_mpr121|Ui2c|sda_o_next~6_combout ),
	.datac(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.datad(\u_mpr121|Ui2c|sda_o_next~0_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|sda_o_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|sda_o_reg~2 .lut_mask = 16'hF0D0;
defparam \u_mpr121|Ui2c|sda_o_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N2
cycloneive_lcell_comb \u_mpr121|Ui2c|sda_o_reg~3 (
// Equation(s):
// \u_mpr121|Ui2c|sda_o_reg~3_combout  = (\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_STOP_2~q ) # ((\u_mpr121|Ui2c|sda_o_reg~2_combout ) # ((!\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_IDLE~q  & \u_mpr121|Ui2c|Selector15~3_combout )))

	.dataa(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_IDLE~q ),
	.datab(\u_mpr121|Ui2c|phy_state_reg.PHY_STATE_STOP_2~q ),
	.datac(\u_mpr121|Ui2c|Selector15~3_combout ),
	.datad(\u_mpr121|Ui2c|sda_o_reg~2_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|sda_o_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|sda_o_reg~3 .lut_mask = 16'hFFDC;
defparam \u_mpr121|Ui2c|sda_o_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N16
cycloneive_lcell_comb \u_mpr121|Ui2c|sda_o_reg~4 (
// Equation(s):
// \u_mpr121|Ui2c|sda_o_reg~4_combout  = (!\u_mpr121|Ui2c|sda_o_reg~1_combout  & (\u_mpr121|r_i2c_rst~q  & ((!\u_mpr121|Ui2c|sda_o_reg~3_combout ) # (!\u_mpr121|Ui2c|phy_rx_data_reg~0_combout ))))

	.dataa(\u_mpr121|Ui2c|sda_o_reg~1_combout ),
	.datab(\u_mpr121|r_i2c_rst~q ),
	.datac(\u_mpr121|Ui2c|phy_rx_data_reg~0_combout ),
	.datad(\u_mpr121|Ui2c|sda_o_reg~3_combout ),
	.cin(gnd),
	.combout(\u_mpr121|Ui2c|sda_o_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_mpr121|Ui2c|sda_o_reg~4 .lut_mask = 16'h0444;
defparam \u_mpr121|Ui2c|sda_o_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y9_N17
dffeas \u_mpr121|Ui2c|sda_o_reg (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_mpr121|Ui2c|sda_o_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mpr121|Ui2c|sda_o_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mpr121|Ui2c|sda_o_reg .is_wysiwyg = "true";
defparam \u_mpr121|Ui2c|sda_o_reg .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u1|altpll_component|auto_generated|wire_pll1_clk [3]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ));
// synopsys translate_off
defparam \u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl .clock_type = "global clock";
defparam \u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N0
cycloneive_lcell_comb \r_clk_counter[0]~72 (
// Equation(s):
// \r_clk_counter[0]~72_combout  = !r_clk_counter[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(r_clk_counter[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_clk_counter[0]~72_combout ),
	.cout());
// synopsys translate_off
defparam \r_clk_counter[0]~72 .lut_mask = 16'h0F0F;
defparam \r_clk_counter[0]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N1
dffeas \r_clk_counter[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\r_clk_counter[0]~72_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_clk_counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \r_clk_counter[0] .is_wysiwyg = "true";
defparam \r_clk_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N8
cycloneive_lcell_comb \r_clk_counter[1]~24 (
// Equation(s):
// \r_clk_counter[1]~24_combout  = (r_clk_counter[1] & (r_clk_counter[0] $ (VCC))) # (!r_clk_counter[1] & (r_clk_counter[0] & VCC))
// \r_clk_counter[1]~25  = CARRY((r_clk_counter[1] & r_clk_counter[0]))

	.dataa(r_clk_counter[1]),
	.datab(r_clk_counter[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\r_clk_counter[1]~24_combout ),
	.cout(\r_clk_counter[1]~25 ));
// synopsys translate_off
defparam \r_clk_counter[1]~24 .lut_mask = 16'h6688;
defparam \r_clk_counter[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N9
dffeas \r_clk_counter[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\r_clk_counter[1]~24_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_clk_counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \r_clk_counter[1] .is_wysiwyg = "true";
defparam \r_clk_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N10
cycloneive_lcell_comb \r_clk_counter[2]~26 (
// Equation(s):
// \r_clk_counter[2]~26_combout  = (r_clk_counter[2] & (!\r_clk_counter[1]~25 )) # (!r_clk_counter[2] & ((\r_clk_counter[1]~25 ) # (GND)))
// \r_clk_counter[2]~27  = CARRY((!\r_clk_counter[1]~25 ) # (!r_clk_counter[2]))

	.dataa(r_clk_counter[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_clk_counter[1]~25 ),
	.combout(\r_clk_counter[2]~26_combout ),
	.cout(\r_clk_counter[2]~27 ));
// synopsys translate_off
defparam \r_clk_counter[2]~26 .lut_mask = 16'h5A5F;
defparam \r_clk_counter[2]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y72_N11
dffeas \r_clk_counter[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\r_clk_counter[2]~26_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_clk_counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \r_clk_counter[2] .is_wysiwyg = "true";
defparam \r_clk_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N12
cycloneive_lcell_comb \r_clk_counter[3]~28 (
// Equation(s):
// \r_clk_counter[3]~28_combout  = (r_clk_counter[3] & (\r_clk_counter[2]~27  $ (GND))) # (!r_clk_counter[3] & (!\r_clk_counter[2]~27  & VCC))
// \r_clk_counter[3]~29  = CARRY((r_clk_counter[3] & !\r_clk_counter[2]~27 ))

	.dataa(r_clk_counter[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_clk_counter[2]~27 ),
	.combout(\r_clk_counter[3]~28_combout ),
	.cout(\r_clk_counter[3]~29 ));
// synopsys translate_off
defparam \r_clk_counter[3]~28 .lut_mask = 16'hA50A;
defparam \r_clk_counter[3]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y72_N13
dffeas \r_clk_counter[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\r_clk_counter[3]~28_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_clk_counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \r_clk_counter[3] .is_wysiwyg = "true";
defparam \r_clk_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N14
cycloneive_lcell_comb \r_clk_counter[4]~30 (
// Equation(s):
// \r_clk_counter[4]~30_combout  = (r_clk_counter[4] & (!\r_clk_counter[3]~29 )) # (!r_clk_counter[4] & ((\r_clk_counter[3]~29 ) # (GND)))
// \r_clk_counter[4]~31  = CARRY((!\r_clk_counter[3]~29 ) # (!r_clk_counter[4]))

	.dataa(gnd),
	.datab(r_clk_counter[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_clk_counter[3]~29 ),
	.combout(\r_clk_counter[4]~30_combout ),
	.cout(\r_clk_counter[4]~31 ));
// synopsys translate_off
defparam \r_clk_counter[4]~30 .lut_mask = 16'h3C3F;
defparam \r_clk_counter[4]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y72_N15
dffeas \r_clk_counter[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\r_clk_counter[4]~30_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_clk_counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \r_clk_counter[4] .is_wysiwyg = "true";
defparam \r_clk_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N16
cycloneive_lcell_comb \r_clk_counter[5]~32 (
// Equation(s):
// \r_clk_counter[5]~32_combout  = (r_clk_counter[5] & (\r_clk_counter[4]~31  $ (GND))) # (!r_clk_counter[5] & (!\r_clk_counter[4]~31  & VCC))
// \r_clk_counter[5]~33  = CARRY((r_clk_counter[5] & !\r_clk_counter[4]~31 ))

	.dataa(gnd),
	.datab(r_clk_counter[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_clk_counter[4]~31 ),
	.combout(\r_clk_counter[5]~32_combout ),
	.cout(\r_clk_counter[5]~33 ));
// synopsys translate_off
defparam \r_clk_counter[5]~32 .lut_mask = 16'hC30C;
defparam \r_clk_counter[5]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y72_N17
dffeas \r_clk_counter[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\r_clk_counter[5]~32_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_clk_counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \r_clk_counter[5] .is_wysiwyg = "true";
defparam \r_clk_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N18
cycloneive_lcell_comb \r_clk_counter[6]~34 (
// Equation(s):
// \r_clk_counter[6]~34_combout  = (r_clk_counter[6] & (!\r_clk_counter[5]~33 )) # (!r_clk_counter[6] & ((\r_clk_counter[5]~33 ) # (GND)))
// \r_clk_counter[6]~35  = CARRY((!\r_clk_counter[5]~33 ) # (!r_clk_counter[6]))

	.dataa(gnd),
	.datab(r_clk_counter[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_clk_counter[5]~33 ),
	.combout(\r_clk_counter[6]~34_combout ),
	.cout(\r_clk_counter[6]~35 ));
// synopsys translate_off
defparam \r_clk_counter[6]~34 .lut_mask = 16'h3C3F;
defparam \r_clk_counter[6]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y72_N19
dffeas \r_clk_counter[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\r_clk_counter[6]~34_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_clk_counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \r_clk_counter[6] .is_wysiwyg = "true";
defparam \r_clk_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N20
cycloneive_lcell_comb \r_clk_counter[7]~36 (
// Equation(s):
// \r_clk_counter[7]~36_combout  = (r_clk_counter[7] & (\r_clk_counter[6]~35  $ (GND))) # (!r_clk_counter[7] & (!\r_clk_counter[6]~35  & VCC))
// \r_clk_counter[7]~37  = CARRY((r_clk_counter[7] & !\r_clk_counter[6]~35 ))

	.dataa(gnd),
	.datab(r_clk_counter[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_clk_counter[6]~35 ),
	.combout(\r_clk_counter[7]~36_combout ),
	.cout(\r_clk_counter[7]~37 ));
// synopsys translate_off
defparam \r_clk_counter[7]~36 .lut_mask = 16'hC30C;
defparam \r_clk_counter[7]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y72_N21
dffeas \r_clk_counter[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\r_clk_counter[7]~36_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_clk_counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \r_clk_counter[7] .is_wysiwyg = "true";
defparam \r_clk_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N22
cycloneive_lcell_comb \r_clk_counter[8]~38 (
// Equation(s):
// \r_clk_counter[8]~38_combout  = (r_clk_counter[8] & (!\r_clk_counter[7]~37 )) # (!r_clk_counter[8] & ((\r_clk_counter[7]~37 ) # (GND)))
// \r_clk_counter[8]~39  = CARRY((!\r_clk_counter[7]~37 ) # (!r_clk_counter[8]))

	.dataa(r_clk_counter[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_clk_counter[7]~37 ),
	.combout(\r_clk_counter[8]~38_combout ),
	.cout(\r_clk_counter[8]~39 ));
// synopsys translate_off
defparam \r_clk_counter[8]~38 .lut_mask = 16'h5A5F;
defparam \r_clk_counter[8]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y72_N23
dffeas \r_clk_counter[8] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\r_clk_counter[8]~38_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_clk_counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \r_clk_counter[8] .is_wysiwyg = "true";
defparam \r_clk_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N24
cycloneive_lcell_comb \r_clk_counter[9]~40 (
// Equation(s):
// \r_clk_counter[9]~40_combout  = (r_clk_counter[9] & (\r_clk_counter[8]~39  $ (GND))) # (!r_clk_counter[9] & (!\r_clk_counter[8]~39  & VCC))
// \r_clk_counter[9]~41  = CARRY((r_clk_counter[9] & !\r_clk_counter[8]~39 ))

	.dataa(gnd),
	.datab(r_clk_counter[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_clk_counter[8]~39 ),
	.combout(\r_clk_counter[9]~40_combout ),
	.cout(\r_clk_counter[9]~41 ));
// synopsys translate_off
defparam \r_clk_counter[9]~40 .lut_mask = 16'hC30C;
defparam \r_clk_counter[9]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y72_N25
dffeas \r_clk_counter[9] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\r_clk_counter[9]~40_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_clk_counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \r_clk_counter[9] .is_wysiwyg = "true";
defparam \r_clk_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N26
cycloneive_lcell_comb \r_clk_counter[10]~42 (
// Equation(s):
// \r_clk_counter[10]~42_combout  = (r_clk_counter[10] & (!\r_clk_counter[9]~41 )) # (!r_clk_counter[10] & ((\r_clk_counter[9]~41 ) # (GND)))
// \r_clk_counter[10]~43  = CARRY((!\r_clk_counter[9]~41 ) # (!r_clk_counter[10]))

	.dataa(r_clk_counter[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_clk_counter[9]~41 ),
	.combout(\r_clk_counter[10]~42_combout ),
	.cout(\r_clk_counter[10]~43 ));
// synopsys translate_off
defparam \r_clk_counter[10]~42 .lut_mask = 16'h5A5F;
defparam \r_clk_counter[10]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y72_N27
dffeas \r_clk_counter[10] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\r_clk_counter[10]~42_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_clk_counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \r_clk_counter[10] .is_wysiwyg = "true";
defparam \r_clk_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N28
cycloneive_lcell_comb \r_clk_counter[11]~44 (
// Equation(s):
// \r_clk_counter[11]~44_combout  = (r_clk_counter[11] & (\r_clk_counter[10]~43  $ (GND))) # (!r_clk_counter[11] & (!\r_clk_counter[10]~43  & VCC))
// \r_clk_counter[11]~45  = CARRY((r_clk_counter[11] & !\r_clk_counter[10]~43 ))

	.dataa(gnd),
	.datab(r_clk_counter[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_clk_counter[10]~43 ),
	.combout(\r_clk_counter[11]~44_combout ),
	.cout(\r_clk_counter[11]~45 ));
// synopsys translate_off
defparam \r_clk_counter[11]~44 .lut_mask = 16'hC30C;
defparam \r_clk_counter[11]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y72_N29
dffeas \r_clk_counter[11] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\r_clk_counter[11]~44_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_clk_counter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \r_clk_counter[11] .is_wysiwyg = "true";
defparam \r_clk_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N30
cycloneive_lcell_comb \r_clk_counter[12]~46 (
// Equation(s):
// \r_clk_counter[12]~46_combout  = (r_clk_counter[12] & (!\r_clk_counter[11]~45 )) # (!r_clk_counter[12] & ((\r_clk_counter[11]~45 ) # (GND)))
// \r_clk_counter[12]~47  = CARRY((!\r_clk_counter[11]~45 ) # (!r_clk_counter[12]))

	.dataa(r_clk_counter[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_clk_counter[11]~45 ),
	.combout(\r_clk_counter[12]~46_combout ),
	.cout(\r_clk_counter[12]~47 ));
// synopsys translate_off
defparam \r_clk_counter[12]~46 .lut_mask = 16'h5A5F;
defparam \r_clk_counter[12]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y72_N31
dffeas \r_clk_counter[12] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\r_clk_counter[12]~46_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_clk_counter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \r_clk_counter[12] .is_wysiwyg = "true";
defparam \r_clk_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N0
cycloneive_lcell_comb \r_clk_counter[13]~48 (
// Equation(s):
// \r_clk_counter[13]~48_combout  = (r_clk_counter[13] & (\r_clk_counter[12]~47  $ (GND))) # (!r_clk_counter[13] & (!\r_clk_counter[12]~47  & VCC))
// \r_clk_counter[13]~49  = CARRY((r_clk_counter[13] & !\r_clk_counter[12]~47 ))

	.dataa(gnd),
	.datab(r_clk_counter[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_clk_counter[12]~47 ),
	.combout(\r_clk_counter[13]~48_combout ),
	.cout(\r_clk_counter[13]~49 ));
// synopsys translate_off
defparam \r_clk_counter[13]~48 .lut_mask = 16'hC30C;
defparam \r_clk_counter[13]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y71_N1
dffeas \r_clk_counter[13] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\r_clk_counter[13]~48_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_clk_counter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \r_clk_counter[13] .is_wysiwyg = "true";
defparam \r_clk_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N2
cycloneive_lcell_comb \r_clk_counter[14]~50 (
// Equation(s):
// \r_clk_counter[14]~50_combout  = (r_clk_counter[14] & (!\r_clk_counter[13]~49 )) # (!r_clk_counter[14] & ((\r_clk_counter[13]~49 ) # (GND)))
// \r_clk_counter[14]~51  = CARRY((!\r_clk_counter[13]~49 ) # (!r_clk_counter[14]))

	.dataa(gnd),
	.datab(r_clk_counter[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_clk_counter[13]~49 ),
	.combout(\r_clk_counter[14]~50_combout ),
	.cout(\r_clk_counter[14]~51 ));
// synopsys translate_off
defparam \r_clk_counter[14]~50 .lut_mask = 16'h3C3F;
defparam \r_clk_counter[14]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y71_N3
dffeas \r_clk_counter[14] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\r_clk_counter[14]~50_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_clk_counter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \r_clk_counter[14] .is_wysiwyg = "true";
defparam \r_clk_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N4
cycloneive_lcell_comb \r_clk_counter[15]~52 (
// Equation(s):
// \r_clk_counter[15]~52_combout  = (r_clk_counter[15] & (\r_clk_counter[14]~51  $ (GND))) # (!r_clk_counter[15] & (!\r_clk_counter[14]~51  & VCC))
// \r_clk_counter[15]~53  = CARRY((r_clk_counter[15] & !\r_clk_counter[14]~51 ))

	.dataa(gnd),
	.datab(r_clk_counter[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_clk_counter[14]~51 ),
	.combout(\r_clk_counter[15]~52_combout ),
	.cout(\r_clk_counter[15]~53 ));
// synopsys translate_off
defparam \r_clk_counter[15]~52 .lut_mask = 16'hC30C;
defparam \r_clk_counter[15]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y71_N5
dffeas \r_clk_counter[15] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\r_clk_counter[15]~52_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_clk_counter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \r_clk_counter[15] .is_wysiwyg = "true";
defparam \r_clk_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N6
cycloneive_lcell_comb \r_clk_counter[16]~54 (
// Equation(s):
// \r_clk_counter[16]~54_combout  = (r_clk_counter[16] & (!\r_clk_counter[15]~53 )) # (!r_clk_counter[16] & ((\r_clk_counter[15]~53 ) # (GND)))
// \r_clk_counter[16]~55  = CARRY((!\r_clk_counter[15]~53 ) # (!r_clk_counter[16]))

	.dataa(r_clk_counter[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_clk_counter[15]~53 ),
	.combout(\r_clk_counter[16]~54_combout ),
	.cout(\r_clk_counter[16]~55 ));
// synopsys translate_off
defparam \r_clk_counter[16]~54 .lut_mask = 16'h5A5F;
defparam \r_clk_counter[16]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y71_N7
dffeas \r_clk_counter[16] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\r_clk_counter[16]~54_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_clk_counter[16]),
	.prn(vcc));
// synopsys translate_off
defparam \r_clk_counter[16] .is_wysiwyg = "true";
defparam \r_clk_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N8
cycloneive_lcell_comb \r_clk_counter[17]~56 (
// Equation(s):
// \r_clk_counter[17]~56_combout  = (r_clk_counter[17] & (\r_clk_counter[16]~55  $ (GND))) # (!r_clk_counter[17] & (!\r_clk_counter[16]~55  & VCC))
// \r_clk_counter[17]~57  = CARRY((r_clk_counter[17] & !\r_clk_counter[16]~55 ))

	.dataa(gnd),
	.datab(r_clk_counter[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_clk_counter[16]~55 ),
	.combout(\r_clk_counter[17]~56_combout ),
	.cout(\r_clk_counter[17]~57 ));
// synopsys translate_off
defparam \r_clk_counter[17]~56 .lut_mask = 16'hC30C;
defparam \r_clk_counter[17]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y71_N9
dffeas \r_clk_counter[17] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\r_clk_counter[17]~56_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_clk_counter[17]),
	.prn(vcc));
// synopsys translate_off
defparam \r_clk_counter[17] .is_wysiwyg = "true";
defparam \r_clk_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N10
cycloneive_lcell_comb \r_clk_counter[18]~58 (
// Equation(s):
// \r_clk_counter[18]~58_combout  = (r_clk_counter[18] & (!\r_clk_counter[17]~57 )) # (!r_clk_counter[18] & ((\r_clk_counter[17]~57 ) # (GND)))
// \r_clk_counter[18]~59  = CARRY((!\r_clk_counter[17]~57 ) # (!r_clk_counter[18]))

	.dataa(r_clk_counter[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_clk_counter[17]~57 ),
	.combout(\r_clk_counter[18]~58_combout ),
	.cout(\r_clk_counter[18]~59 ));
// synopsys translate_off
defparam \r_clk_counter[18]~58 .lut_mask = 16'h5A5F;
defparam \r_clk_counter[18]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y71_N11
dffeas \r_clk_counter[18] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\r_clk_counter[18]~58_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_clk_counter[18]),
	.prn(vcc));
// synopsys translate_off
defparam \r_clk_counter[18] .is_wysiwyg = "true";
defparam \r_clk_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N12
cycloneive_lcell_comb \r_clk_counter[19]~60 (
// Equation(s):
// \r_clk_counter[19]~60_combout  = (r_clk_counter[19] & (\r_clk_counter[18]~59  $ (GND))) # (!r_clk_counter[19] & (!\r_clk_counter[18]~59  & VCC))
// \r_clk_counter[19]~61  = CARRY((r_clk_counter[19] & !\r_clk_counter[18]~59 ))

	.dataa(r_clk_counter[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_clk_counter[18]~59 ),
	.combout(\r_clk_counter[19]~60_combout ),
	.cout(\r_clk_counter[19]~61 ));
// synopsys translate_off
defparam \r_clk_counter[19]~60 .lut_mask = 16'hA50A;
defparam \r_clk_counter[19]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y71_N13
dffeas \r_clk_counter[19] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\r_clk_counter[19]~60_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_clk_counter[19]),
	.prn(vcc));
// synopsys translate_off
defparam \r_clk_counter[19] .is_wysiwyg = "true";
defparam \r_clk_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N14
cycloneive_lcell_comb \r_clk_counter[20]~62 (
// Equation(s):
// \r_clk_counter[20]~62_combout  = (r_clk_counter[20] & (!\r_clk_counter[19]~61 )) # (!r_clk_counter[20] & ((\r_clk_counter[19]~61 ) # (GND)))
// \r_clk_counter[20]~63  = CARRY((!\r_clk_counter[19]~61 ) # (!r_clk_counter[20]))

	.dataa(gnd),
	.datab(r_clk_counter[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_clk_counter[19]~61 ),
	.combout(\r_clk_counter[20]~62_combout ),
	.cout(\r_clk_counter[20]~63 ));
// synopsys translate_off
defparam \r_clk_counter[20]~62 .lut_mask = 16'h3C3F;
defparam \r_clk_counter[20]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y71_N15
dffeas \r_clk_counter[20] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\r_clk_counter[20]~62_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_clk_counter[20]),
	.prn(vcc));
// synopsys translate_off
defparam \r_clk_counter[20] .is_wysiwyg = "true";
defparam \r_clk_counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N16
cycloneive_lcell_comb \r_clk_counter[21]~64 (
// Equation(s):
// \r_clk_counter[21]~64_combout  = (r_clk_counter[21] & (\r_clk_counter[20]~63  $ (GND))) # (!r_clk_counter[21] & (!\r_clk_counter[20]~63  & VCC))
// \r_clk_counter[21]~65  = CARRY((r_clk_counter[21] & !\r_clk_counter[20]~63 ))

	.dataa(gnd),
	.datab(r_clk_counter[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_clk_counter[20]~63 ),
	.combout(\r_clk_counter[21]~64_combout ),
	.cout(\r_clk_counter[21]~65 ));
// synopsys translate_off
defparam \r_clk_counter[21]~64 .lut_mask = 16'hC30C;
defparam \r_clk_counter[21]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y71_N17
dffeas \r_clk_counter[21] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\r_clk_counter[21]~64_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_clk_counter[21]),
	.prn(vcc));
// synopsys translate_off
defparam \r_clk_counter[21] .is_wysiwyg = "true";
defparam \r_clk_counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N18
cycloneive_lcell_comb \r_clk_counter[22]~66 (
// Equation(s):
// \r_clk_counter[22]~66_combout  = (r_clk_counter[22] & (!\r_clk_counter[21]~65 )) # (!r_clk_counter[22] & ((\r_clk_counter[21]~65 ) # (GND)))
// \r_clk_counter[22]~67  = CARRY((!\r_clk_counter[21]~65 ) # (!r_clk_counter[22]))

	.dataa(gnd),
	.datab(r_clk_counter[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_clk_counter[21]~65 ),
	.combout(\r_clk_counter[22]~66_combout ),
	.cout(\r_clk_counter[22]~67 ));
// synopsys translate_off
defparam \r_clk_counter[22]~66 .lut_mask = 16'h3C3F;
defparam \r_clk_counter[22]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y71_N19
dffeas \r_clk_counter[22] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\r_clk_counter[22]~66_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_clk_counter[22]),
	.prn(vcc));
// synopsys translate_off
defparam \r_clk_counter[22] .is_wysiwyg = "true";
defparam \r_clk_counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N20
cycloneive_lcell_comb \r_clk_counter[23]~68 (
// Equation(s):
// \r_clk_counter[23]~68_combout  = (r_clk_counter[23] & (\r_clk_counter[22]~67  $ (GND))) # (!r_clk_counter[23] & (!\r_clk_counter[22]~67  & VCC))
// \r_clk_counter[23]~69  = CARRY((r_clk_counter[23] & !\r_clk_counter[22]~67 ))

	.dataa(gnd),
	.datab(r_clk_counter[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_clk_counter[22]~67 ),
	.combout(\r_clk_counter[23]~68_combout ),
	.cout(\r_clk_counter[23]~69 ));
// synopsys translate_off
defparam \r_clk_counter[23]~68 .lut_mask = 16'hC30C;
defparam \r_clk_counter[23]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y71_N21
dffeas \r_clk_counter[23] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\r_clk_counter[23]~68_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_clk_counter[23]),
	.prn(vcc));
// synopsys translate_off
defparam \r_clk_counter[23] .is_wysiwyg = "true";
defparam \r_clk_counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N22
cycloneive_lcell_comb \r_clk_counter[24]~70 (
// Equation(s):
// \r_clk_counter[24]~70_combout  = r_clk_counter[24] $ (\r_clk_counter[23]~69 )

	.dataa(gnd),
	.datab(r_clk_counter[24]),
	.datac(gnd),
	.datad(gnd),
	.cin(\r_clk_counter[23]~69 ),
	.combout(\r_clk_counter[24]~70_combout ),
	.cout());
// synopsys translate_off
defparam \r_clk_counter[24]~70 .lut_mask = 16'h3C3C;
defparam \r_clk_counter[24]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y71_N23
dffeas \r_clk_counter[24] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\r_clk_counter[24]~70_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_clk_counter[24]),
	.prn(vcc));
// synopsys translate_off
defparam \r_clk_counter[24] .is_wysiwyg = "true";
defparam \r_clk_counter[24] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneive_clkctrl \r_clk_counter[24]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,r_clk_counter[24]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\r_clk_counter[24]~clkctrl_outclk ));
// synopsys translate_off
defparam \r_clk_counter[24]~clkctrl .clock_type = "global clock";
defparam \r_clk_counter[24]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: DDIOOUTCELL_X69_Y73_N18
cycloneive_ddio_out \ddio_out_inst2|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] (
	.datainlo(gnd),
	.datainhi(vcc),
	.clkhi(\r_clk_counter[24]~clkctrl_outclk ),
	.clklo(\r_clk_counter[24]~clkctrl_outclk ),
	.muxsel(\r_clk_counter[24]~clkctrl_outclk ),
	.clk(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\ddio_out_inst2|ALTDDIO_OUT_component|auto_generated|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \ddio_out_inst2|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .async_mode = "none";
defparam \ddio_out_inst2|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .power_up = "low";
defparam \ddio_out_inst2|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .sync_mode = "none";
defparam \ddio_out_inst2|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \Uregs|enable~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Uregs|enable~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Uregs|enable~clkctrl_outclk ));
// synopsys translate_off
defparam \Uregs|enable~clkctrl .clock_type = "global clock";
defparam \Uregs|enable~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: DDIOOUTCELL_X94_Y73_N4
cycloneive_ddio_out \ddio_out_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] (
	.datainlo(gnd),
	.datainhi(vcc),
	.clkhi(\Uregs|enable~clkctrl_outclk ),
	.clklo(\Uregs|enable~clkctrl_outclk ),
	.muxsel(\Uregs|enable~clkctrl_outclk ),
	.clk(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\ddio_out_inst|ALTDDIO_OUT_component|auto_generated|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \ddio_out_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .async_mode = "none";
defparam \ddio_out_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .power_up = "low";
defparam \ddio_out_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .sync_mode = "none";
defparam \ddio_out_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N22
cycloneive_io_ibuf \MPR121_IRQ~input (
	.i(MPR121_IRQ),
	.ibar(gnd),
	.o(\MPR121_IRQ~input_o ));
// synopsys translate_off
defparam \MPR121_IRQ~input .bus_hold = "false";
defparam \MPR121_IRQ~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N16
cycloneive_lcell_comb \U_ads1292|WideOr1~0 (
// Equation(s):
// \U_ads1292|WideOr1~0_combout  = (!\U_ads1292|r_state.ST_WREG_SEND1~q  & (!\U_ads1292|r_state.ST_RDATAC_SEND_DUMMY~q  & !\U_ads1292|r_state.ST_WREG_SEND2~q ))

	.dataa(\U_ads1292|r_state.ST_WREG_SEND1~q ),
	.datab(\U_ads1292|r_state.ST_RDATAC_SEND_DUMMY~q ),
	.datac(\U_ads1292|r_state.ST_WREG_SEND2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_ads1292|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|WideOr1~0 .lut_mask = 16'h0101;
defparam \U_ads1292|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N4
cycloneive_lcell_comb \U_ads1292|WideOr3~0 (
// Equation(s):
// \U_ads1292|WideOr3~0_combout  = (!\U_ads1292|r_state.ST_RREG_SEND1~q  & (\U_ads1292|WideOr1~0_combout  & !\U_ads1292|r_state.ST_RREG_SEND2~q ))

	.dataa(\U_ads1292|r_state.ST_RREG_SEND1~q ),
	.datab(\U_ads1292|WideOr1~0_combout ),
	.datac(gnd),
	.datad(\U_ads1292|r_state.ST_RREG_SEND2~q ),
	.cin(gnd),
	.combout(\U_ads1292|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|WideOr3~0 .lut_mask = 16'h0044;
defparam \U_ads1292|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N0
cycloneive_lcell_comb \U_ads1292|WideOr5~0 (
// Equation(s):
// \U_ads1292|WideOr5~0_combout  = (\U_ads1292|r_state.ST_SYSCMD_INIT~q ) # ((\U_ads1292|r_state.ST_SYSCMD_WAIT~q ) # ((\U_ads1292|r_state.ST_RREG_WAIT2~q ) # (\U_ads1292|r_state.ST_RREG_SEND_DUMMY~q )))

	.dataa(\U_ads1292|r_state.ST_SYSCMD_INIT~q ),
	.datab(\U_ads1292|r_state.ST_SYSCMD_WAIT~q ),
	.datac(\U_ads1292|r_state.ST_RREG_WAIT2~q ),
	.datad(\U_ads1292|r_state.ST_RREG_SEND_DUMMY~q ),
	.cin(gnd),
	.combout(\U_ads1292|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|WideOr5~0 .lut_mask = 16'hFFFE;
defparam \U_ads1292|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N28
cycloneive_lcell_comb \U_ads1292|WideOr5~1 (
// Equation(s):
// \U_ads1292|WideOr5~1_combout  = (\U_ads1292|r_state.ST_WREG_SEND_DATA~q ) # (((\U_ads1292|r_state.ST_RDATAC_GETDATA2~q ) # (\U_ads1292|WideOr5~0_combout )) # (!\U_ads1292|WideOr3~0_combout ))

	.dataa(\U_ads1292|r_state.ST_WREG_SEND_DATA~q ),
	.datab(\U_ads1292|WideOr3~0_combout ),
	.datac(\U_ads1292|r_state.ST_RDATAC_GETDATA2~q ),
	.datad(\U_ads1292|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\U_ads1292|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|WideOr5~1 .lut_mask = 16'hFFFB;
defparam \U_ads1292|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y20_N4
cycloneive_lcell_comb \U_ads1292|WideOr4~0 (
// Equation(s):
// \U_ads1292|WideOr4~0_combout  = (!\U_ads1292|r_state.ST_RREG_WAIT1~q  & !\U_ads1292|r_state.ST_WREG_WAIT1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_ads1292|r_state.ST_RREG_WAIT1~q ),
	.datad(\U_ads1292|r_state.ST_WREG_WAIT1~q ),
	.cin(gnd),
	.combout(\U_ads1292|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|WideOr4~0 .lut_mask = 16'h000F;
defparam \U_ads1292|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y20_N18
cycloneive_lcell_comb \U_ads1292|WideOr4 (
// Equation(s):
// \U_ads1292|WideOr4~combout  = (((\U_ads1292|r_state.ST_RDATAC_SEND_DUMMY~q ) # (\U_ads1292|r_state.ST_RREG_SEND_DUMMY~q )) # (!\U_ads1292|WideOr4~0_combout )) # (!\U_ads1292|Selector3~3_combout )

	.dataa(\U_ads1292|Selector3~3_combout ),
	.datab(\U_ads1292|WideOr4~0_combout ),
	.datac(\U_ads1292|r_state.ST_RDATAC_SEND_DUMMY~q ),
	.datad(\U_ads1292|r_state.ST_RREG_SEND_DUMMY~q ),
	.cin(gnd),
	.combout(\U_ads1292|WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|WideOr4 .lut_mask = 16'hFFF7;
defparam \U_ads1292|WideOr4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N18
cycloneive_lcell_comb \U_ads1292|WideOr3~2 (
// Equation(s):
// \U_ads1292|WideOr3~2_combout  = (\U_ads1292|r_state.ST_DATAREAD_INIT~q ) # ((!\U_ads1292|WideOr3~0_combout ) # (!\U_ads1292|WideOr3~1_combout ))

	.dataa(\U_ads1292|r_state.ST_DATAREAD_INIT~q ),
	.datab(\U_ads1292|WideOr3~1_combout ),
	.datac(\U_ads1292|WideOr3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_ads1292|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|WideOr3~2 .lut_mask = 16'hBFBF;
defparam \U_ads1292|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N4
cycloneive_lcell_comb \U_ads1292|WideOr2 (
// Equation(s):
// \U_ads1292|WideOr2~combout  = (\U_ads1292|r_state.ST_RDATAC_SEND_DUMMY~q ) # (!\U_ads1292|WideOr2~0_combout )

	.dataa(\U_ads1292|WideOr2~0_combout ),
	.datab(gnd),
	.datac(\U_ads1292|r_state.ST_RDATAC_SEND_DUMMY~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_ads1292|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|WideOr2 .lut_mask = 16'hF5F5;
defparam \U_ads1292|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N26
cycloneive_lcell_comb \U_ads1292|WideOr1~1 (
// Equation(s):
// \U_ads1292|WideOr1~1_combout  = (\U_ads1292|r_state.ST_WREG_SEND_DATA~q ) # ((\U_ads1292|r_state.ST_WREG_WAIT2~q ) # ((\U_ads1292|r_state.ST_DATAREAD_INIT~q ) # (\U_ads1292|r_state.ST_WREG_WAIT1~q )))

	.dataa(\U_ads1292|r_state.ST_WREG_SEND_DATA~q ),
	.datab(\U_ads1292|r_state.ST_WREG_WAIT2~q ),
	.datac(\U_ads1292|r_state.ST_DATAREAD_INIT~q ),
	.datad(\U_ads1292|r_state.ST_WREG_WAIT1~q ),
	.cin(gnd),
	.combout(\U_ads1292|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|WideOr1~1 .lut_mask = 16'hFFFE;
defparam \U_ads1292|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N12
cycloneive_lcell_comb \U_ads1292|WideOr1~2 (
// Equation(s):
// \U_ads1292|WideOr1~2_combout  = (\U_ads1292|r_state.ST_WREG_INIT~q ) # ((\U_ads1292|r_state.ST_WREG_WAIT3~q ) # ((\U_ads1292|WideOr1~1_combout ) # (!\U_ads1292|WideOr1~0_combout )))

	.dataa(\U_ads1292|r_state.ST_WREG_INIT~q ),
	.datab(\U_ads1292|r_state.ST_WREG_WAIT3~q ),
	.datac(\U_ads1292|WideOr1~1_combout ),
	.datad(\U_ads1292|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\U_ads1292|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|WideOr1~2 .lut_mask = 16'hFEFF;
defparam \U_ads1292|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N22
cycloneive_lcell_comb \U_ads1292|WideOr0 (
// Equation(s):
// \U_ads1292|WideOr0~combout  = (\U_ads1292|r_state.ST_SPI_WAIT~q ) # ((\U_ads1292|r_state.ST_RDATAC_GETDATA2~q ) # (\U_ads1292|r_state.ST_RDATAC_GETDATA~q ))

	.dataa(gnd),
	.datab(\U_ads1292|r_state.ST_SPI_WAIT~q ),
	.datac(\U_ads1292|r_state.ST_RDATAC_GETDATA2~q ),
	.datad(\U_ads1292|r_state.ST_RDATAC_GETDATA~q ),
	.cin(gnd),
	.combout(\U_ads1292|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|WideOr0 .lut_mask = 16'hFFFC;
defparam \U_ads1292|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N10
cycloneive_lcell_comb \Uregs|stx_pad_o~0 (
// Equation(s):
// \Uregs|stx_pad_o~0_combout  = (\Uregs|mcr [4]) # ((!\Uregs|transmitter|stx_o_tmp~q  & !\Uregs|lcr [6]))

	.dataa(\Uregs|transmitter|stx_o_tmp~q ),
	.datab(\Uregs|mcr [4]),
	.datac(gnd),
	.datad(\Uregs|lcr [6]),
	.cin(gnd),
	.combout(\Uregs|stx_pad_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uregs|stx_pad_o~0 .lut_mask = 16'hCCDD;
defparam \Uregs|stx_pad_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y14_N2
cycloneive_lcell_comb \U_ads1292|Uspi|dout_valid~1 (
// Equation(s):
// \U_ads1292|Uspi|dout_valid~1_combout  = (!\U_ads1292|Uspi|r_RX_Bit_Count [7] & (!\U_ads1292|Uspi|r_RX_Bit_Count [6] & \U_ads1292|Uspi|dout_valid~0_combout ))

	.dataa(gnd),
	.datab(\U_ads1292|Uspi|r_RX_Bit_Count [7]),
	.datac(\U_ads1292|Uspi|r_RX_Bit_Count [6]),
	.datad(\U_ads1292|Uspi|dout_valid~0_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|dout_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|dout_valid~1 .lut_mask = 16'h0300;
defparam \U_ads1292|Uspi|dout_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y14_N4
cycloneive_lcell_comb \U_ads1292|Uspi|dout_valid~3 (
// Equation(s):
// \U_ads1292|Uspi|dout_valid~3_combout  = (\U_ads1292|Uspi|dout_valid~q ) # ((\U_ads1292|Uspi|dout_valid~2_combout  & (\U_ads1292|Uspi|r_RX_Bit_Count [0] & \U_ads1292|Uspi|dout_valid~1_combout )))

	.dataa(\U_ads1292|Uspi|dout_valid~2_combout ),
	.datab(\U_ads1292|Uspi|r_RX_Bit_Count [0]),
	.datac(\U_ads1292|Uspi|dout_valid~q ),
	.datad(\U_ads1292|Uspi|dout_valid~1_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|dout_valid~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|dout_valid~3 .lut_mask = 16'hF8F0;
defparam \U_ads1292|Uspi|dout_valid~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y14_N5
dffeas \U_ads1292|Uspi|dout_valid (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|dout_valid~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_ads1292|Uspi|tx_ready~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|dout_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|dout_valid .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|dout_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y19_N22
cycloneive_lcell_comb \U_ads1292|Selector28~3 (
// Equation(s):
// \U_ads1292|Selector28~3_combout  = (!\U_ads1292|r_mode_read_reg~q  & !\U_ads1292|r_mode_write_reg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_ads1292|r_mode_read_reg~q ),
	.datad(\U_ads1292|r_mode_write_reg~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector28~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector28~3 .lut_mask = 16'h000F;
defparam \U_ads1292|Selector28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y19_N14
cycloneive_lcell_comb \U_ads1292|Selector0~3 (
// Equation(s):
// \U_ads1292|Selector0~3_combout  = (\U_ads1292|r_mode_read_data~q  & (((!\U_ads1292|r_ads_csn~q )))) # (!\U_ads1292|r_mode_read_data~q  & (\U_ads1292|Selector28~3_combout  & ((!\U_ads1292|r_ads_csn~q ) # (!\U_ads1292|r_mode_read_data_continue~q ))))

	.dataa(\U_ads1292|Selector28~3_combout ),
	.datab(\U_ads1292|r_mode_read_data_continue~q ),
	.datac(\U_ads1292|r_ads_csn~q ),
	.datad(\U_ads1292|r_mode_read_data~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector0~3 .lut_mask = 16'h0F2A;
defparam \U_ads1292|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y19_N0
cycloneive_lcell_comb \U_ads1292|Selector0~2 (
// Equation(s):
// \U_ads1292|Selector0~2_combout  = (\U_ads1292|r_state.ST_IDLE~q  & (!\U_ads1292|r_ads_csn~q  & ((\U_ads1292|LessThan7~10_combout ) # (!\U_ads1292|r_state.ST_DATAREAD_INIT~q ))))

	.dataa(\U_ads1292|r_state.ST_IDLE~q ),
	.datab(\U_ads1292|r_state.ST_DATAREAD_INIT~q ),
	.datac(\U_ads1292|r_ads_csn~q ),
	.datad(\U_ads1292|LessThan7~10_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector0~2 .lut_mask = 16'h0A02;
defparam \U_ads1292|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y19_N4
cycloneive_lcell_comb \U_ads1292|Selector0~4 (
// Equation(s):
// \U_ads1292|Selector0~4_combout  = (!\U_ads1292|Selector0~2_combout  & ((\U_ads1292|r_state.ST_IDLE~q ) # ((\U_ads1292|r_mode_system_control~q ) # (!\U_ads1292|Selector0~3_combout ))))

	.dataa(\U_ads1292|r_state.ST_IDLE~q ),
	.datab(\U_ads1292|Selector0~3_combout ),
	.datac(\U_ads1292|r_mode_system_control~q ),
	.datad(\U_ads1292|Selector0~2_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector0~4 .lut_mask = 16'h00FB;
defparam \U_ads1292|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y19_N5
dffeas \U_ads1292|r_ads_csn (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Selector0~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_ads_csn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_ads_csn .is_wysiwyg = "true";
defparam \U_ads1292|r_ads_csn .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N14
cycloneive_lcell_comb \U_ads1292|Selector2~0 (
// Equation(s):
// \U_ads1292|Selector2~0_combout  = (\U_ads1292|r_state.ST_IDLE~q  & (!\U_ads1292|r_state.ST_SPI_WAIT~q  & (!\U_ads1292|r_state.ST_SYSCMD_WARMUP~q  & !\U_ads1292|r_state.ST_RREG_INIT~q )))

	.dataa(\U_ads1292|r_state.ST_IDLE~q ),
	.datab(\U_ads1292|r_state.ST_SPI_WAIT~q ),
	.datac(\U_ads1292|r_state.ST_SYSCMD_WARMUP~q ),
	.datad(\U_ads1292|r_state.ST_RREG_INIT~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector2~0 .lut_mask = 16'h0002;
defparam \U_ads1292|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N24
cycloneive_lcell_comb \U_ads1292|Selector2~1 (
// Equation(s):
// \U_ads1292|Selector2~1_combout  = (\U_ads1292|Selector2~0_combout ) # ((\U_ads1292|Selector31~1_combout ) # ((!\U_ads1292|r_state.ST_IDLE~q  & !\U_ads1292|r_ads_start~0_combout )))

	.dataa(\U_ads1292|r_state.ST_IDLE~q ),
	.datab(\U_ads1292|r_ads_start~0_combout ),
	.datac(\U_ads1292|Selector2~0_combout ),
	.datad(\U_ads1292|Selector31~1_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector2~1 .lut_mask = 16'hFFF1;
defparam \U_ads1292|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N20
cycloneive_lcell_comb \U_ads1292|LessThan0~2 (
// Equation(s):
// \U_ads1292|LessThan0~2_combout  = (!\U_ads1292|r_wait_timeout [30] & (!\U_ads1292|r_wait_timeout [31] & !\U_ads1292|r_wait_timeout [8]))

	.dataa(gnd),
	.datab(\U_ads1292|r_wait_timeout [30]),
	.datac(\U_ads1292|r_wait_timeout [31]),
	.datad(\U_ads1292|r_wait_timeout [8]),
	.cin(gnd),
	.combout(\U_ads1292|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan0~2 .lut_mask = 16'h0003;
defparam \U_ads1292|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N30
cycloneive_lcell_comb \U_ads1292|LessThan0~0 (
// Equation(s):
// \U_ads1292|LessThan0~0_combout  = ((!\U_ads1292|r_wait_timeout [3] & (!\U_ads1292|r_wait_timeout [4] & !\U_ads1292|r_wait_timeout [2]))) # (!\U_ads1292|r_wait_timeout [6])

	.dataa(\U_ads1292|r_wait_timeout [3]),
	.datab(\U_ads1292|r_wait_timeout [4]),
	.datac(\U_ads1292|r_wait_timeout [2]),
	.datad(\U_ads1292|r_wait_timeout [6]),
	.cin(gnd),
	.combout(\U_ads1292|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan0~0 .lut_mask = 16'h01FF;
defparam \U_ads1292|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N20
cycloneive_lcell_comb \U_ads1292|LessThan0~1 (
// Equation(s):
// \U_ads1292|LessThan0~1_combout  = (!\U_ads1292|r_wait_timeout [9] & (!\U_ads1292|r_wait_timeout [7] & ((\U_ads1292|LessThan0~0_combout ) # (!\U_ads1292|r_wait_timeout [5]))))

	.dataa(\U_ads1292|LessThan0~0_combout ),
	.datab(\U_ads1292|r_wait_timeout [9]),
	.datac(\U_ads1292|r_wait_timeout [5]),
	.datad(\U_ads1292|r_wait_timeout [7]),
	.cin(gnd),
	.combout(\U_ads1292|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan0~1 .lut_mask = 16'h0023;
defparam \U_ads1292|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N18
cycloneive_lcell_comb \U_ads1292|LessThan0~3 (
// Equation(s):
// \U_ads1292|LessThan0~3_combout  = (\U_ads1292|LessThan3~4_combout  & (\U_ads1292|LessThan0~2_combout  & (\U_ads1292|LessThan3~5_combout  & \U_ads1292|LessThan0~1_combout )))

	.dataa(\U_ads1292|LessThan3~4_combout ),
	.datab(\U_ads1292|LessThan0~2_combout ),
	.datac(\U_ads1292|LessThan3~5_combout ),
	.datad(\U_ads1292|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\U_ads1292|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan0~3 .lut_mask = 16'h8000;
defparam \U_ads1292|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N28
cycloneive_lcell_comb \U_ads1292|LessThan1~2 (
// Equation(s):
// \U_ads1292|LessThan1~2_combout  = (\U_ads1292|r_wait_timeout [30]) # ((\U_ads1292|r_wait_timeout [31]) # (\U_ads1292|r_wait_timeout [9]))

	.dataa(gnd),
	.datab(\U_ads1292|r_wait_timeout [30]),
	.datac(\U_ads1292|r_wait_timeout [31]),
	.datad(\U_ads1292|r_wait_timeout [9]),
	.cin(gnd),
	.combout(\U_ads1292|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan1~2 .lut_mask = 16'hFFFC;
defparam \U_ads1292|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N22
cycloneive_lcell_comb \U_ads1292|LessThan1~1 (
// Equation(s):
// \U_ads1292|LessThan1~1_combout  = (\U_ads1292|LessThan1~0_combout  & ((\U_ads1292|r_wait_timeout [6]) # ((\U_ads1292|r_wait_timeout [5]) # (\U_ads1292|r_wait_timeout [4]))))

	.dataa(\U_ads1292|r_wait_timeout [6]),
	.datab(\U_ads1292|r_wait_timeout [5]),
	.datac(\U_ads1292|r_wait_timeout [4]),
	.datad(\U_ads1292|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\U_ads1292|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan1~1 .lut_mask = 16'hFE00;
defparam \U_ads1292|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N22
cycloneive_lcell_comb \U_ads1292|LessThan1~3 (
// Equation(s):
// \U_ads1292|LessThan1~3_combout  = ((\U_ads1292|LessThan1~2_combout ) # ((\U_ads1292|LessThan1~1_combout ) # (!\U_ads1292|LessThan3~5_combout ))) # (!\U_ads1292|LessThan3~4_combout )

	.dataa(\U_ads1292|LessThan3~4_combout ),
	.datab(\U_ads1292|LessThan1~2_combout ),
	.datac(\U_ads1292|LessThan3~5_combout ),
	.datad(\U_ads1292|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\U_ads1292|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|LessThan1~3 .lut_mask = 16'hFFDF;
defparam \U_ads1292|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N8
cycloneive_lcell_comb \U_ads1292|Selector2~2 (
// Equation(s):
// \U_ads1292|Selector2~2_combout  = (\U_ads1292|r_state.ST_SYSCMD_WARMUP~q  & ((\U_ads1292|LessThan0~3_combout  & (\U_ads1292|r_ads_start~q )) # (!\U_ads1292|LessThan0~3_combout  & ((\U_ads1292|LessThan1~3_combout )))))

	.dataa(\U_ads1292|r_ads_start~q ),
	.datab(\U_ads1292|LessThan0~3_combout ),
	.datac(\U_ads1292|LessThan1~3_combout ),
	.datad(\U_ads1292|r_state.ST_SYSCMD_WARMUP~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector2~2 .lut_mask = 16'hB800;
defparam \U_ads1292|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N26
cycloneive_lcell_comb \U_ads1292|Selector2~3 (
// Equation(s):
// \U_ads1292|Selector2~3_combout  = (\U_ads1292|r_ads_start~q  & ((\U_ads1292|Selector2~1_combout ) # ((\U_ads1292|Selector2~2_combout )))) # (!\U_ads1292|r_ads_start~q  & (((\U_ads1292|Selector2~2_combout  & \U_ads1292|r_state~38_combout ))))

	.dataa(\U_ads1292|r_ads_start~q ),
	.datab(\U_ads1292|Selector2~1_combout ),
	.datac(\U_ads1292|Selector2~2_combout ),
	.datad(\U_ads1292|r_state~38_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector2~3 .lut_mask = 16'hF8A8;
defparam \U_ads1292|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N10
cycloneive_lcell_comb \U_ads1292|Selector2~4 (
// Equation(s):
// \U_ads1292|Selector2~4_combout  = (\U_ads1292|Selector2~3_combout ) # ((\U_ads1292|r_state.ST_SYSCMD_INIT~q ) # (\U_ads1292|Selector34~2_combout ))

	.dataa(\U_ads1292|Selector2~3_combout ),
	.datab(gnd),
	.datac(\U_ads1292|r_state.ST_SYSCMD_INIT~q ),
	.datad(\U_ads1292|Selector34~2_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector2~4 .lut_mask = 16'hFFFA;
defparam \U_ads1292|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y22_N11
dffeas \U_ads1292|r_ads_start (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Selector2~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_ads_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_ads_start .is_wysiwyg = "true";
defparam \U_ads1292|r_ads_start .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y18_N7
dffeas \U_ads1292|Uspi|r_din_valid (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|r_spi_tx_en~q ),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_din_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_din_valid .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_din_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y18_N6
cycloneive_lcell_comb \U_ads1292|Uspi|Add2~0 (
// Equation(s):
// \U_ads1292|Uspi|Add2~0_combout  = \U_ads1292|Uspi|r_TX_Bit_Count [0] $ (GND)
// \U_ads1292|Uspi|Add2~1  = CARRY(!\U_ads1292|Uspi|r_TX_Bit_Count [0])

	.dataa(\U_ads1292|Uspi|r_TX_Bit_Count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|Add2~0_combout ),
	.cout(\U_ads1292|Uspi|Add2~1 ));
// synopsys translate_off
defparam \U_ads1292|Uspi|Add2~0 .lut_mask = 16'hAA55;
defparam \U_ads1292|Uspi|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y18_N30
cycloneive_lcell_comb \U_ads1292|Uspi|r_TX_Bit_Count~2 (
// Equation(s):
// \U_ads1292|Uspi|r_TX_Bit_Count~2_combout  = (!\U_ads1292|Uspi|tx_ready~q  & ((\U_ads1292|Uspi|r_din_valid~q ) # (!\U_ads1292|Uspi|Add2~0_combout )))

	.dataa(\U_ads1292|Uspi|tx_ready~q ),
	.datab(gnd),
	.datac(\U_ads1292|Uspi|Add2~0_combout ),
	.datad(\U_ads1292|Uspi|r_din_valid~q ),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|r_TX_Bit_Count~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|r_TX_Bit_Count~2 .lut_mask = 16'h5505;
defparam \U_ads1292|Uspi|r_TX_Bit_Count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y18_N26
cycloneive_lcell_comb \U_ads1292|Uspi|r_TX_Bit_Count[1]~1 (
// Equation(s):
// \U_ads1292|Uspi|r_TX_Bit_Count[1]~1_combout  = (\U_ads1292|Uspi|r_Trailing_Edge~q ) # ((\U_ads1292|Uspi|tx_ready~q ) # (\U_ads1292|Uspi|r_din_valid~q ))

	.dataa(gnd),
	.datab(\U_ads1292|Uspi|r_Trailing_Edge~q ),
	.datac(\U_ads1292|Uspi|tx_ready~q ),
	.datad(\U_ads1292|Uspi|r_din_valid~q ),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|r_TX_Bit_Count[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|r_TX_Bit_Count[1]~1 .lut_mask = 16'hFFFC;
defparam \U_ads1292|Uspi|r_TX_Bit_Count[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y18_N31
dffeas \U_ads1292|Uspi|r_TX_Bit_Count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|r_TX_Bit_Count~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|Uspi|r_TX_Bit_Count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_TX_Bit_Count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_TX_Bit_Count[0] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_TX_Bit_Count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y18_N8
cycloneive_lcell_comb \U_ads1292|Uspi|Add2~2 (
// Equation(s):
// \U_ads1292|Uspi|Add2~2_combout  = (\U_ads1292|Uspi|r_TX_Bit_Count [1] & (!\U_ads1292|Uspi|Add2~1 )) # (!\U_ads1292|Uspi|r_TX_Bit_Count [1] & (\U_ads1292|Uspi|Add2~1  & VCC))
// \U_ads1292|Uspi|Add2~3  = CARRY((\U_ads1292|Uspi|r_TX_Bit_Count [1] & !\U_ads1292|Uspi|Add2~1 ))

	.dataa(\U_ads1292|Uspi|r_TX_Bit_Count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ads1292|Uspi|Add2~1 ),
	.combout(\U_ads1292|Uspi|Add2~2_combout ),
	.cout(\U_ads1292|Uspi|Add2~3 ));
// synopsys translate_off
defparam \U_ads1292|Uspi|Add2~2 .lut_mask = 16'h5A0A;
defparam \U_ads1292|Uspi|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y18_N12
cycloneive_lcell_comb \U_ads1292|Uspi|r_TX_Bit_Count~0 (
// Equation(s):
// \U_ads1292|Uspi|r_TX_Bit_Count~0_combout  = (!\U_ads1292|Uspi|tx_ready~q  & (!\U_ads1292|Uspi|Add2~2_combout  & !\U_ads1292|Uspi|r_din_valid~q ))

	.dataa(\U_ads1292|Uspi|tx_ready~q ),
	.datab(gnd),
	.datac(\U_ads1292|Uspi|Add2~2_combout ),
	.datad(\U_ads1292|Uspi|r_din_valid~q ),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|r_TX_Bit_Count~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|r_TX_Bit_Count~0 .lut_mask = 16'h0005;
defparam \U_ads1292|Uspi|r_TX_Bit_Count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y18_N13
dffeas \U_ads1292|Uspi|r_TX_Bit_Count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|r_TX_Bit_Count~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|Uspi|r_TX_Bit_Count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_TX_Bit_Count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_TX_Bit_Count[1] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_TX_Bit_Count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y18_N10
cycloneive_lcell_comb \U_ads1292|Uspi|Add2~4 (
// Equation(s):
// \U_ads1292|Uspi|Add2~4_combout  = \U_ads1292|Uspi|r_TX_Bit_Count [2] $ (!\U_ads1292|Uspi|Add2~3 )

	.dataa(gnd),
	.datab(\U_ads1292|Uspi|r_TX_Bit_Count [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_ads1292|Uspi|Add2~3 ),
	.combout(\U_ads1292|Uspi|Add2~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|Add2~4 .lut_mask = 16'hC3C3;
defparam \U_ads1292|Uspi|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y18_N14
cycloneive_lcell_comb \U_ads1292|Uspi|r_TX_Bit_Count~3 (
// Equation(s):
// \U_ads1292|Uspi|r_TX_Bit_Count~3_combout  = (!\U_ads1292|Uspi|r_din_valid~q  & (!\U_ads1292|Uspi|Add2~4_combout  & !\U_ads1292|Uspi|tx_ready~q ))

	.dataa(\U_ads1292|Uspi|r_din_valid~q ),
	.datab(gnd),
	.datac(\U_ads1292|Uspi|Add2~4_combout ),
	.datad(\U_ads1292|Uspi|tx_ready~q ),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|r_TX_Bit_Count~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|r_TX_Bit_Count~3 .lut_mask = 16'h0005;
defparam \U_ads1292|Uspi|r_TX_Bit_Count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y18_N15
dffeas \U_ads1292|Uspi|r_TX_Bit_Count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|r_TX_Bit_Count~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|Uspi|r_TX_Bit_Count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_TX_Bit_Count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_TX_Bit_Count[2] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_TX_Bit_Count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y20_N20
cycloneive_lcell_comb \U_ads1292|Selector109~0 (
// Equation(s):
// \U_ads1292|Selector109~0_combout  = (\U_ads1292|r_state.ST_WREG_INIT~q ) # ((\U_ads1292|r_state.ST_SYSCMD_INIT~q  & (\U_ads1292|r_ads_command [6] & !\U_ads1292|r_state.ST_RREG_WAIT1~q )))

	.dataa(\U_ads1292|r_state.ST_WREG_INIT~q ),
	.datab(\U_ads1292|r_state.ST_SYSCMD_INIT~q ),
	.datac(\U_ads1292|r_ads_command [6]),
	.datad(\U_ads1292|r_state.ST_RREG_WAIT1~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector109~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector109~0 .lut_mask = 16'hAAEA;
defparam \U_ads1292|Selector109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y20_N30
cycloneive_lcell_comb \U_ads1292|Selector109~1 (
// Equation(s):
// \U_ads1292|Selector109~1_combout  = (\U_ads1292|Selector109~0_combout ) # ((\U_ads1292|r_state.ST_RREG_WAIT1~q  & \U_ads1292|r_number_read [6]))

	.dataa(\U_ads1292|r_state.ST_RREG_WAIT1~q ),
	.datab(\U_ads1292|Selector109~0_combout ),
	.datac(gnd),
	.datad(\U_ads1292|r_number_read [6]),
	.cin(gnd),
	.combout(\U_ads1292|Selector109~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector109~1 .lut_mask = 16'hEECC;
defparam \U_ads1292|Selector109~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y20_N4
cycloneive_lcell_comb \U_ads1292|WideOr33~0 (
// Equation(s):
// \U_ads1292|WideOr33~0_combout  = (\U_ads1292|r_state.ST_RREG_SEND_DUMMY~q ) # ((\U_ads1292|r_state.ST_RDATAC_SEND_DUMMY~q ) # ((\U_ads1292|r_state.ST_SYSCMD_INIT~q ) # (!\U_ads1292|WideOr29~0_combout )))

	.dataa(\U_ads1292|r_state.ST_RREG_SEND_DUMMY~q ),
	.datab(\U_ads1292|r_state.ST_RDATAC_SEND_DUMMY~q ),
	.datac(\U_ads1292|r_state.ST_SYSCMD_INIT~q ),
	.datad(\U_ads1292|WideOr29~0_combout ),
	.cin(gnd),
	.combout(\U_ads1292|WideOr33~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|WideOr33~0 .lut_mask = 16'hFEFF;
defparam \U_ads1292|WideOr33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N6
cycloneive_lcell_comb \U_ads1292|r_spi_tx_data[5]~0 (
// Equation(s):
// \U_ads1292|r_spi_tx_data[5]~0_combout  = (\U_ads1292|WideOr3~1_combout  & (\U_ads1292|WideOr33~0_combout  & ((\U_ads1292|LessThan8~2_combout ) # (!\U_ads1292|r_state.ST_RDATAC_SEND_DUMMY~q )))) # (!\U_ads1292|WideOr3~1_combout  & 
// (((\U_ads1292|LessThan8~2_combout ) # (!\U_ads1292|r_state.ST_RDATAC_SEND_DUMMY~q ))))

	.dataa(\U_ads1292|WideOr3~1_combout ),
	.datab(\U_ads1292|WideOr33~0_combout ),
	.datac(\U_ads1292|LessThan8~2_combout ),
	.datad(\U_ads1292|r_state.ST_RDATAC_SEND_DUMMY~q ),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_tx_data[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_tx_data[5]~0 .lut_mask = 16'hD0DD;
defparam \U_ads1292|r_spi_tx_data[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y20_N22
cycloneive_lcell_comb \U_ads1292|r_spi_tx_data[5]~4 (
// Equation(s):
// \U_ads1292|r_spi_tx_data[5]~4_combout  = (\U_ads1292|r_spi_tx_data[5]~0_combout  & (\U_ads1292|Selector3~10_combout  & ((\U_ads1292|r_state.ST_RDATAC_SEND_DUMMY~q ) # (!\U_ads1292|Selector20~0_combout ))))

	.dataa(\U_ads1292|r_spi_tx_data[5]~0_combout ),
	.datab(\U_ads1292|Selector20~0_combout ),
	.datac(\U_ads1292|r_state.ST_RDATAC_SEND_DUMMY~q ),
	.datad(\U_ads1292|Selector3~10_combout ),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_tx_data[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_tx_data[5]~4 .lut_mask = 16'hA200;
defparam \U_ads1292|r_spi_tx_data[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y20_N31
dffeas \U_ads1292|r_spi_tx_data[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Selector109~1_combout ),
	.asdata(\U_controller|r_ads_din2 [6]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ads1292|r_state.ST_WREG_WAIT2~q ),
	.ena(\U_ads1292|r_spi_tx_data[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_tx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_tx_data[6] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_tx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y18_N18
cycloneive_lcell_comb \U_ads1292|Uspi|r_din[6]~feeder (
// Equation(s):
// \U_ads1292|Uspi|r_din[6]~feeder_combout  = \U_ads1292|r_spi_tx_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_tx_data [6]),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|r_din[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|r_din[6]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|Uspi|r_din[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y18_N19
dffeas \U_ads1292|Uspi|r_din[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|r_din[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_tx_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_din [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_din[6] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_din[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y20_N22
cycloneive_lcell_comb \U_ads1292|r_spi_tx_data[2]~3 (
// Equation(s):
// \U_ads1292|r_spi_tx_data[2]~3_combout  = (\U_ads1292|r_state.ST_WREG_WAIT2~q ) # ((!\U_ads1292|r_state.ST_RREG_WAIT1~q  & ((\U_ads1292|r_state.ST_WREG_INIT~q ) # (\U_ads1292|r_state.ST_RREG_INIT~q ))))

	.dataa(\U_ads1292|r_state.ST_WREG_INIT~q ),
	.datab(\U_ads1292|r_state.ST_RREG_WAIT1~q ),
	.datac(\U_ads1292|r_state.ST_WREG_WAIT2~q ),
	.datad(\U_ads1292|r_state.ST_RREG_INIT~q ),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_tx_data[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_tx_data[2]~3 .lut_mask = 16'hF3F2;
defparam \U_ads1292|r_spi_tx_data[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y20_N24
cycloneive_lcell_comb \U_ads1292|r_spi_tx_data[2]~2 (
// Equation(s):
// \U_ads1292|r_spi_tx_data[2]~2_combout  = (\U_ads1292|r_state.ST_WREG_WAIT2~q ) # (\U_ads1292|r_state.ST_RREG_WAIT1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_ads1292|r_state.ST_WREG_WAIT2~q ),
	.datad(\U_ads1292|r_state.ST_RREG_WAIT1~q ),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_tx_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_tx_data[2]~2 .lut_mask = 16'hFFF0;
defparam \U_ads1292|r_spi_tx_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y20_N8
cycloneive_lcell_comb \U_ads1292|Selector111~2 (
// Equation(s):
// \U_ads1292|Selector111~2_combout  = (\U_ads1292|r_spi_tx_data[2]~3_combout  & ((\U_ads1292|r_spi_tx_data[2]~2_combout ) # ((\U_controller|r_ads_din1 [4])))) # (!\U_ads1292|r_spi_tx_data[2]~3_combout  & (!\U_ads1292|r_spi_tx_data[2]~2_combout  & 
// (\U_ads1292|r_ads_command [4])))

	.dataa(\U_ads1292|r_spi_tx_data[2]~3_combout ),
	.datab(\U_ads1292|r_spi_tx_data[2]~2_combout ),
	.datac(\U_ads1292|r_ads_command [4]),
	.datad(\U_controller|r_ads_din1 [4]),
	.cin(gnd),
	.combout(\U_ads1292|Selector111~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector111~2 .lut_mask = 16'hBA98;
defparam \U_ads1292|Selector111~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N14
cycloneive_lcell_comb \U_ads1292|Selector111~3 (
// Equation(s):
// \U_ads1292|Selector111~3_combout  = (\U_ads1292|Selector111~2_combout  & (((\U_controller|r_ads_din2 [4]) # (!\U_ads1292|r_spi_tx_data[2]~2_combout )))) # (!\U_ads1292|Selector111~2_combout  & (\U_ads1292|r_number_read [4] & 
// ((\U_ads1292|r_spi_tx_data[2]~2_combout ))))

	.dataa(\U_ads1292|Selector111~2_combout ),
	.datab(\U_ads1292|r_number_read [4]),
	.datac(\U_controller|r_ads_din2 [4]),
	.datad(\U_ads1292|r_spi_tx_data[2]~2_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector111~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector111~3 .lut_mask = 16'hE4AA;
defparam \U_ads1292|Selector111~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y20_N12
cycloneive_lcell_comb \U_ads1292|r_spi_tx_data[2]~1 (
// Equation(s):
// \U_ads1292|r_spi_tx_data[2]~1_combout  = (\U_ads1292|r_state.ST_WREG_INIT~q ) # ((\U_ads1292|r_state.ST_SYSCMD_INIT~q ) # ((\U_ads1292|r_state.ST_RREG_WAIT1~q ) # (\U_ads1292|r_state.ST_RREG_INIT~q )))

	.dataa(\U_ads1292|r_state.ST_WREG_INIT~q ),
	.datab(\U_ads1292|r_state.ST_SYSCMD_INIT~q ),
	.datac(\U_ads1292|r_state.ST_RREG_WAIT1~q ),
	.datad(\U_ads1292|r_state.ST_RREG_INIT~q ),
	.cin(gnd),
	.combout(\U_ads1292|r_spi_tx_data[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|r_spi_tx_data[2]~1 .lut_mask = 16'hFFFE;
defparam \U_ads1292|r_spi_tx_data[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y20_N24
cycloneive_lcell_comb \U_ads1292|Selector111~4 (
// Equation(s):
// \U_ads1292|Selector111~4_combout  = (\U_ads1292|Selector111~3_combout  & ((\U_ads1292|r_state.ST_WREG_WAIT2~q ) # (\U_ads1292|r_spi_tx_data[2]~1_combout )))

	.dataa(gnd),
	.datab(\U_ads1292|r_state.ST_WREG_WAIT2~q ),
	.datac(\U_ads1292|Selector111~3_combout ),
	.datad(\U_ads1292|r_spi_tx_data[2]~1_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector111~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector111~4 .lut_mask = 16'hF0C0;
defparam \U_ads1292|Selector111~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y20_N25
dffeas \U_ads1292|r_spi_tx_data[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Selector111~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_tx_data[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_tx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_tx_data[4] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_tx_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y18_N29
dffeas \U_ads1292|Uspi|r_din[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|r_spi_tx_data [4]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ads1292|r_spi_tx_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_din [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_din[4] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_din[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y18_N28
cycloneive_lcell_comb \U_ads1292|Uspi|Mux0~2 (
// Equation(s):
// \U_ads1292|Uspi|Mux0~2_combout  = (\U_ads1292|Uspi|r_TX_Bit_Count [0] & ((\U_ads1292|Uspi|r_TX_Bit_Count [1] & ((\U_ads1292|Uspi|r_din [4]))) # (!\U_ads1292|Uspi|r_TX_Bit_Count [1] & (\U_ads1292|Uspi|r_din [6])))) # (!\U_ads1292|Uspi|r_TX_Bit_Count [0] & 
// (((!\U_ads1292|Uspi|r_TX_Bit_Count [1]))))

	.dataa(\U_ads1292|Uspi|r_TX_Bit_Count [0]),
	.datab(\U_ads1292|Uspi|r_din [6]),
	.datac(\U_ads1292|Uspi|r_din [4]),
	.datad(\U_ads1292|Uspi|r_TX_Bit_Count [1]),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|Mux0~2 .lut_mask = 16'hA0DD;
defparam \U_ads1292|Uspi|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y20_N6
cycloneive_lcell_comb \U_ads1292|Selector110~0 (
// Equation(s):
// \U_ads1292|Selector110~0_combout  = (!\U_ads1292|r_state.ST_RREG_WAIT1~q  & ((\U_ads1292|r_state.ST_SYSCMD_INIT~q  & (\U_ads1292|r_ads_command [5])) # (!\U_ads1292|r_state.ST_SYSCMD_INIT~q  & ((\U_ads1292|r_state.ST_RREG_INIT~q )))))

	.dataa(\U_ads1292|r_state.ST_SYSCMD_INIT~q ),
	.datab(\U_ads1292|r_state.ST_RREG_WAIT1~q ),
	.datac(\U_ads1292|r_ads_command [5]),
	.datad(\U_ads1292|r_state.ST_RREG_INIT~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector110~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector110~0 .lut_mask = 16'h3120;
defparam \U_ads1292|Selector110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y20_N16
cycloneive_lcell_comb \U_ads1292|Selector110~1 (
// Equation(s):
// \U_ads1292|Selector110~1_combout  = (\U_ads1292|Selector110~0_combout ) # ((\U_ads1292|r_state.ST_RREG_WAIT1~q  & \U_ads1292|r_number_read [5]))

	.dataa(\U_ads1292|r_state.ST_RREG_WAIT1~q ),
	.datab(\U_ads1292|r_number_read [5]),
	.datac(gnd),
	.datad(\U_ads1292|Selector110~0_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector110~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector110~1 .lut_mask = 16'hFF88;
defparam \U_ads1292|Selector110~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y20_N17
dffeas \U_ads1292|r_spi_tx_data[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Selector110~1_combout ),
	.asdata(\U_controller|r_ads_din2 [5]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ads1292|r_state.ST_WREG_WAIT2~q ),
	.ena(\U_ads1292|r_spi_tx_data[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_tx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_tx_data[5] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_tx_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y18_N17
dffeas \U_ads1292|Uspi|r_din[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|r_spi_tx_data [5]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ads1292|r_spi_tx_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_din [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_din[5] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_din[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y20_N6
cycloneive_lcell_comb \U_ads1292|Selector108~2 (
// Equation(s):
// \U_ads1292|Selector108~2_combout  = (\U_ads1292|Selector20~0_combout ) # ((!\U_ads1292|Uspi|tx_ready~q  & ((!\U_ads1292|WideOr4~0_combout ) # (!\U_ads1292|WideOr29~0_combout ))))

	.dataa(\U_ads1292|Uspi|tx_ready~q ),
	.datab(\U_ads1292|WideOr29~0_combout ),
	.datac(\U_ads1292|WideOr4~0_combout ),
	.datad(\U_ads1292|Selector20~0_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector108~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector108~2 .lut_mask = 16'hFF15;
defparam \U_ads1292|Selector108~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y19_N20
cycloneive_lcell_comb \U_ads1292|Selector108~0 (
// Equation(s):
// \U_ads1292|Selector108~0_combout  = (\U_ads1292|r_number_read [7] & ((\U_ads1292|r_state.ST_RREG_WAIT1~q ) # ((\U_controller|r_ads_din2 [7] & \U_ads1292|r_state.ST_WREG_WAIT2~q )))) # (!\U_ads1292|r_number_read [7] & (((\U_controller|r_ads_din2 [7] & 
// \U_ads1292|r_state.ST_WREG_WAIT2~q ))))

	.dataa(\U_ads1292|r_number_read [7]),
	.datab(\U_ads1292|r_state.ST_RREG_WAIT1~q ),
	.datac(\U_controller|r_ads_din2 [7]),
	.datad(\U_ads1292|r_state.ST_WREG_WAIT2~q ),
	.cin(gnd),
	.combout(\U_ads1292|Selector108~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector108~0 .lut_mask = 16'hF888;
defparam \U_ads1292|Selector108~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y20_N22
cycloneive_lcell_comb \U_ads1292|Selector108~1 (
// Equation(s):
// \U_ads1292|Selector108~1_combout  = (\U_ads1292|Uspi|tx_ready~q  & ((\U_ads1292|Selector108~0_combout ) # ((\U_ads1292|r_state.ST_SYSCMD_INIT~q  & \U_ads1292|r_ads_command [7])))) # (!\U_ads1292|Uspi|tx_ready~q  & (\U_ads1292|r_state.ST_SYSCMD_INIT~q  & 
// ((\U_ads1292|r_ads_command [7]))))

	.dataa(\U_ads1292|Uspi|tx_ready~q ),
	.datab(\U_ads1292|r_state.ST_SYSCMD_INIT~q ),
	.datac(\U_ads1292|Selector108~0_combout ),
	.datad(\U_ads1292|r_ads_command [7]),
	.cin(gnd),
	.combout(\U_ads1292|Selector108~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector108~1 .lut_mask = 16'hECA0;
defparam \U_ads1292|Selector108~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y20_N0
cycloneive_lcell_comb \U_ads1292|Selector108~3 (
// Equation(s):
// \U_ads1292|Selector108~3_combout  = (\U_ads1292|Selector108~1_combout ) # ((\U_ads1292|r_spi_tx_data [7] & ((\U_ads1292|Selector108~2_combout ) # (!\U_ads1292|r_spi_tx_data[5]~0_combout ))))

	.dataa(\U_ads1292|Selector108~2_combout ),
	.datab(\U_ads1292|Selector108~1_combout ),
	.datac(\U_ads1292|r_spi_tx_data [7]),
	.datad(\U_ads1292|r_spi_tx_data[5]~0_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector108~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector108~3 .lut_mask = 16'hECFC;
defparam \U_ads1292|Selector108~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y20_N1
dffeas \U_ads1292|r_spi_tx_data[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Selector108~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_tx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_tx_data[7] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_tx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y18_N24
cycloneive_lcell_comb \U_ads1292|Uspi|r_din[7]~feeder (
// Equation(s):
// \U_ads1292|Uspi|r_din[7]~feeder_combout  = \U_ads1292|r_spi_tx_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_tx_data [7]),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|r_din[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|r_din[7]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|Uspi|r_din[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y18_N25
dffeas \U_ads1292|Uspi|r_din[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|r_din[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_tx_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_din [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_din[7] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_din[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y18_N16
cycloneive_lcell_comb \U_ads1292|Uspi|Mux0~3 (
// Equation(s):
// \U_ads1292|Uspi|Mux0~3_combout  = (\U_ads1292|Uspi|r_TX_Bit_Count [0] & (\U_ads1292|Uspi|Mux0~2_combout )) # (!\U_ads1292|Uspi|r_TX_Bit_Count [0] & ((\U_ads1292|Uspi|Mux0~2_combout  & ((\U_ads1292|Uspi|r_din [7]))) # (!\U_ads1292|Uspi|Mux0~2_combout  & 
// (\U_ads1292|Uspi|r_din [5]))))

	.dataa(\U_ads1292|Uspi|r_TX_Bit_Count [0]),
	.datab(\U_ads1292|Uspi|Mux0~2_combout ),
	.datac(\U_ads1292|Uspi|r_din [5]),
	.datad(\U_ads1292|Uspi|r_din [7]),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|Mux0~3 .lut_mask = 16'hDC98;
defparam \U_ads1292|Uspi|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y20_N30
cycloneive_lcell_comb \U_ads1292|Selector113~2 (
// Equation(s):
// \U_ads1292|Selector113~2_combout  = (\U_ads1292|r_spi_tx_data[2]~3_combout  & ((\U_ads1292|r_spi_tx_data[2]~2_combout ) # ((\U_controller|r_ads_din1 [2])))) # (!\U_ads1292|r_spi_tx_data[2]~3_combout  & (!\U_ads1292|r_spi_tx_data[2]~2_combout  & 
// (\U_ads1292|r_ads_command [2])))

	.dataa(\U_ads1292|r_spi_tx_data[2]~3_combout ),
	.datab(\U_ads1292|r_spi_tx_data[2]~2_combout ),
	.datac(\U_ads1292|r_ads_command [2]),
	.datad(\U_controller|r_ads_din1 [2]),
	.cin(gnd),
	.combout(\U_ads1292|Selector113~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector113~2 .lut_mask = 16'hBA98;
defparam \U_ads1292|Selector113~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y20_N2
cycloneive_lcell_comb \U_ads1292|Selector113~3 (
// Equation(s):
// \U_ads1292|Selector113~3_combout  = (\U_ads1292|r_spi_tx_data[2]~2_combout  & ((\U_ads1292|Selector113~2_combout  & ((\U_controller|r_ads_din2 [2]))) # (!\U_ads1292|Selector113~2_combout  & (\U_ads1292|r_number_read [2])))) # 
// (!\U_ads1292|r_spi_tx_data[2]~2_combout  & (((\U_ads1292|Selector113~2_combout ))))

	.dataa(\U_ads1292|r_number_read [2]),
	.datab(\U_ads1292|r_spi_tx_data[2]~2_combout ),
	.datac(\U_controller|r_ads_din2 [2]),
	.datad(\U_ads1292|Selector113~2_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector113~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector113~3 .lut_mask = 16'hF388;
defparam \U_ads1292|Selector113~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y20_N0
cycloneive_lcell_comb \U_ads1292|Selector113~4 (
// Equation(s):
// \U_ads1292|Selector113~4_combout  = (\U_ads1292|Selector113~3_combout  & ((\U_ads1292|r_spi_tx_data[2]~1_combout ) # (\U_ads1292|r_state.ST_WREG_WAIT2~q )))

	.dataa(\U_ads1292|r_spi_tx_data[2]~1_combout ),
	.datab(gnd),
	.datac(\U_ads1292|r_state.ST_WREG_WAIT2~q ),
	.datad(\U_ads1292|Selector113~3_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector113~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector113~4 .lut_mask = 16'hFA00;
defparam \U_ads1292|Selector113~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y20_N1
dffeas \U_ads1292|r_spi_tx_data[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Selector113~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_tx_data[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_tx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_tx_data[2] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_tx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y18_N26
cycloneive_lcell_comb \U_ads1292|Uspi|r_din[2]~feeder (
// Equation(s):
// \U_ads1292|Uspi|r_din[2]~feeder_combout  = \U_ads1292|r_spi_tx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_tx_data [2]),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|r_din[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|r_din[2]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|Uspi|r_din[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y18_N27
dffeas \U_ads1292|Uspi|r_din[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|r_din[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_tx_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_din [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_din[2] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_din[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y20_N0
cycloneive_lcell_comb \U_ads1292|Selector114~2 (
// Equation(s):
// \U_ads1292|Selector114~2_combout  = (\U_ads1292|r_spi_tx_data[2]~3_combout  & (((\U_ads1292|r_spi_tx_data[2]~2_combout )))) # (!\U_ads1292|r_spi_tx_data[2]~3_combout  & ((\U_ads1292|r_spi_tx_data[2]~2_combout  & (\U_ads1292|r_number_read [1])) # 
// (!\U_ads1292|r_spi_tx_data[2]~2_combout  & ((\U_ads1292|r_ads_command [1])))))

	.dataa(\U_ads1292|r_spi_tx_data[2]~3_combout ),
	.datab(\U_ads1292|r_number_read [1]),
	.datac(\U_ads1292|r_ads_command [1]),
	.datad(\U_ads1292|r_spi_tx_data[2]~2_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector114~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector114~2 .lut_mask = 16'hEE50;
defparam \U_ads1292|Selector114~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N28
cycloneive_lcell_comb \U_ads1292|Selector114~3 (
// Equation(s):
// \U_ads1292|Selector114~3_combout  = (\U_ads1292|Selector114~2_combout  & (((\U_controller|r_ads_din2 [1])) # (!\U_ads1292|r_spi_tx_data[2]~3_combout ))) # (!\U_ads1292|Selector114~2_combout  & (\U_ads1292|r_spi_tx_data[2]~3_combout  & 
// ((\U_controller|r_ads_din1 [1]))))

	.dataa(\U_ads1292|Selector114~2_combout ),
	.datab(\U_ads1292|r_spi_tx_data[2]~3_combout ),
	.datac(\U_controller|r_ads_din2 [1]),
	.datad(\U_controller|r_ads_din1 [1]),
	.cin(gnd),
	.combout(\U_ads1292|Selector114~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector114~3 .lut_mask = 16'hE6A2;
defparam \U_ads1292|Selector114~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y20_N6
cycloneive_lcell_comb \U_ads1292|Selector114~4 (
// Equation(s):
// \U_ads1292|Selector114~4_combout  = (\U_ads1292|Selector114~3_combout  & ((\U_ads1292|r_state.ST_WREG_WAIT2~q ) # (\U_ads1292|r_spi_tx_data[2]~1_combout )))

	.dataa(\U_ads1292|Selector114~3_combout ),
	.datab(gnd),
	.datac(\U_ads1292|r_state.ST_WREG_WAIT2~q ),
	.datad(\U_ads1292|r_spi_tx_data[2]~1_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector114~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector114~4 .lut_mask = 16'hAAA0;
defparam \U_ads1292|Selector114~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y20_N7
dffeas \U_ads1292|r_spi_tx_data[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Selector114~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_tx_data[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_tx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_tx_data[1] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_tx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y18_N4
cycloneive_lcell_comb \U_ads1292|Uspi|r_din[1]~feeder (
// Equation(s):
// \U_ads1292|Uspi|r_din[1]~feeder_combout  = \U_ads1292|r_spi_tx_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|r_spi_tx_data [1]),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|r_din[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|r_din[1]~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|Uspi|r_din[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y18_N5
dffeas \U_ads1292|Uspi|r_din[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|r_din[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_tx_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_din [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_din[1] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_din[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y20_N18
cycloneive_lcell_comb \U_ads1292|Selector115~2 (
// Equation(s):
// \U_ads1292|Selector115~2_combout  = (\U_ads1292|r_spi_tx_data[2]~3_combout  & ((\U_controller|r_ads_din1 [0]) # ((\U_ads1292|r_spi_tx_data[2]~2_combout )))) # (!\U_ads1292|r_spi_tx_data[2]~3_combout  & (((\U_ads1292|r_ads_command [0] & 
// !\U_ads1292|r_spi_tx_data[2]~2_combout ))))

	.dataa(\U_ads1292|r_spi_tx_data[2]~3_combout ),
	.datab(\U_controller|r_ads_din1 [0]),
	.datac(\U_ads1292|r_ads_command [0]),
	.datad(\U_ads1292|r_spi_tx_data[2]~2_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector115~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector115~2 .lut_mask = 16'hAAD8;
defparam \U_ads1292|Selector115~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N6
cycloneive_lcell_comb \U_ads1292|Selector115~3 (
// Equation(s):
// \U_ads1292|Selector115~3_combout  = (\U_ads1292|Selector115~2_combout  & (((\U_controller|r_ads_din2 [0]) # (!\U_ads1292|r_spi_tx_data[2]~2_combout )))) # (!\U_ads1292|Selector115~2_combout  & (\U_ads1292|r_number_read [0] & 
// ((\U_ads1292|r_spi_tx_data[2]~2_combout ))))

	.dataa(\U_ads1292|Selector115~2_combout ),
	.datab(\U_ads1292|r_number_read [0]),
	.datac(\U_controller|r_ads_din2 [0]),
	.datad(\U_ads1292|r_spi_tx_data[2]~2_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector115~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector115~3 .lut_mask = 16'hE4AA;
defparam \U_ads1292|Selector115~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y20_N28
cycloneive_lcell_comb \U_ads1292|Selector115~4 (
// Equation(s):
// \U_ads1292|Selector115~4_combout  = (\U_ads1292|Selector115~3_combout  & ((\U_ads1292|r_spi_tx_data[2]~1_combout ) # (\U_ads1292|r_state.ST_WREG_WAIT2~q )))

	.dataa(\U_ads1292|r_spi_tx_data[2]~1_combout ),
	.datab(gnd),
	.datac(\U_ads1292|r_state.ST_WREG_WAIT2~q ),
	.datad(\U_ads1292|Selector115~3_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector115~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector115~4 .lut_mask = 16'hFA00;
defparam \U_ads1292|Selector115~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y20_N29
dffeas \U_ads1292|r_spi_tx_data[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Selector115~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_tx_data[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_tx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_tx_data[0] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_tx_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y18_N21
dffeas \U_ads1292|Uspi|r_din[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|r_spi_tx_data [0]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ads1292|r_spi_tx_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_din [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_din[0] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_din[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y18_N20
cycloneive_lcell_comb \U_ads1292|Uspi|Mux0~0 (
// Equation(s):
// \U_ads1292|Uspi|Mux0~0_combout  = (\U_ads1292|Uspi|r_TX_Bit_Count [0] & (((\U_ads1292|Uspi|r_din [0] & \U_ads1292|Uspi|r_TX_Bit_Count [1])))) # (!\U_ads1292|Uspi|r_TX_Bit_Count [0] & ((\U_ads1292|Uspi|r_din [1]) # ((!\U_ads1292|Uspi|r_TX_Bit_Count [1]))))

	.dataa(\U_ads1292|Uspi|r_TX_Bit_Count [0]),
	.datab(\U_ads1292|Uspi|r_din [1]),
	.datac(\U_ads1292|Uspi|r_din [0]),
	.datad(\U_ads1292|Uspi|r_TX_Bit_Count [1]),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|Mux0~0 .lut_mask = 16'hE455;
defparam \U_ads1292|Uspi|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y20_N12
cycloneive_lcell_comb \U_ads1292|Selector112~2 (
// Equation(s):
// \U_ads1292|Selector112~2_combout  = (\U_ads1292|r_spi_tx_data[2]~3_combout  & (((\U_ads1292|r_spi_tx_data[2]~2_combout )))) # (!\U_ads1292|r_spi_tx_data[2]~3_combout  & ((\U_ads1292|r_spi_tx_data[2]~2_combout  & (\U_ads1292|r_number_read [3])) # 
// (!\U_ads1292|r_spi_tx_data[2]~2_combout  & ((\U_ads1292|r_ads_command [3])))))

	.dataa(\U_ads1292|r_spi_tx_data[2]~3_combout ),
	.datab(\U_ads1292|r_number_read [3]),
	.datac(\U_ads1292|r_ads_command [3]),
	.datad(\U_ads1292|r_spi_tx_data[2]~2_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector112~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector112~2 .lut_mask = 16'hEE50;
defparam \U_ads1292|Selector112~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N24
cycloneive_lcell_comb \U_ads1292|Selector112~3 (
// Equation(s):
// \U_ads1292|Selector112~3_combout  = (\U_ads1292|Selector112~2_combout  & (((\U_controller|r_ads_din2 [3]) # (!\U_ads1292|r_spi_tx_data[2]~3_combout )))) # (!\U_ads1292|Selector112~2_combout  & (\U_controller|r_ads_din1 [3] & 
// ((\U_ads1292|r_spi_tx_data[2]~3_combout ))))

	.dataa(\U_ads1292|Selector112~2_combout ),
	.datab(\U_controller|r_ads_din1 [3]),
	.datac(\U_controller|r_ads_din2 [3]),
	.datad(\U_ads1292|r_spi_tx_data[2]~3_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector112~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector112~3 .lut_mask = 16'hE4AA;
defparam \U_ads1292|Selector112~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y20_N18
cycloneive_lcell_comb \U_ads1292|Selector112~4 (
// Equation(s):
// \U_ads1292|Selector112~4_combout  = (\U_ads1292|Selector112~3_combout  & ((\U_ads1292|r_spi_tx_data[2]~1_combout ) # (\U_ads1292|r_state.ST_WREG_WAIT2~q )))

	.dataa(\U_ads1292|r_spi_tx_data[2]~1_combout ),
	.datab(\U_ads1292|r_state.ST_WREG_WAIT2~q ),
	.datac(gnd),
	.datad(\U_ads1292|Selector112~3_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Selector112~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Selector112~4 .lut_mask = 16'hEE00;
defparam \U_ads1292|Selector112~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y20_N19
dffeas \U_ads1292|r_spi_tx_data[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Selector112~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ads1292|r_spi_tx_data[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|r_spi_tx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|r_spi_tx_data[3] .is_wysiwyg = "true";
defparam \U_ads1292|r_spi_tx_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y18_N23
dffeas \U_ads1292|Uspi|r_din[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ads1292|r_spi_tx_data [3]),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ads1292|r_spi_tx_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_din [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_din[3] .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_din[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y18_N22
cycloneive_lcell_comb \U_ads1292|Uspi|Mux0~1 (
// Equation(s):
// \U_ads1292|Uspi|Mux0~1_combout  = (\U_ads1292|Uspi|Mux0~0_combout  & (((\U_ads1292|Uspi|r_din [3]) # (\U_ads1292|Uspi|r_TX_Bit_Count [1])))) # (!\U_ads1292|Uspi|Mux0~0_combout  & (\U_ads1292|Uspi|r_din [2] & ((!\U_ads1292|Uspi|r_TX_Bit_Count [1]))))

	.dataa(\U_ads1292|Uspi|r_din [2]),
	.datab(\U_ads1292|Uspi|Mux0~0_combout ),
	.datac(\U_ads1292|Uspi|r_din [3]),
	.datad(\U_ads1292|Uspi|r_TX_Bit_Count [1]),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|Mux0~1 .lut_mask = 16'hCCE2;
defparam \U_ads1292|Uspi|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y18_N28
cycloneive_lcell_comb \U_ads1292|Uspi|mosi~1 (
// Equation(s):
// \U_ads1292|Uspi|mosi~1_combout  = (\U_ads1292|Uspi|r_Trailing_Edge~q  & ((\U_ads1292|Uspi|r_TX_Bit_Count [2] & ((\U_ads1292|Uspi|Mux0~1_combout ))) # (!\U_ads1292|Uspi|r_TX_Bit_Count [2] & (\U_ads1292|Uspi|Mux0~3_combout ))))

	.dataa(\U_ads1292|Uspi|r_TX_Bit_Count [2]),
	.datab(\U_ads1292|Uspi|r_Trailing_Edge~q ),
	.datac(\U_ads1292|Uspi|Mux0~3_combout ),
	.datad(\U_ads1292|Uspi|Mux0~1_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|mosi~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|mosi~1 .lut_mask = 16'hC840;
defparam \U_ads1292|Uspi|mosi~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y18_N18
cycloneive_lcell_comb \U_ads1292|Uspi|mosi~0 (
// Equation(s):
// \U_ads1292|Uspi|mosi~0_combout  = (!\U_ads1292|Uspi|r_Trailing_Edge~q  & \U_ads1292|Uspi|mosi~q )

	.dataa(gnd),
	.datab(\U_ads1292|Uspi|r_Trailing_Edge~q ),
	.datac(gnd),
	.datad(\U_ads1292|Uspi|mosi~q ),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|mosi~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|mosi~0 .lut_mask = 16'h3300;
defparam \U_ads1292|Uspi|mosi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y18_N16
cycloneive_lcell_comb \U_ads1292|Uspi|mosi~2 (
// Equation(s):
// \U_ads1292|Uspi|mosi~2_combout  = (\U_ads1292|Uspi|r_din_valid~q  & (((\U_ads1292|Uspi|r_din [7])))) # (!\U_ads1292|Uspi|r_din_valid~q  & ((\U_ads1292|Uspi|mosi~1_combout ) # ((\U_ads1292|Uspi|mosi~0_combout ))))

	.dataa(\U_ads1292|Uspi|r_din_valid~q ),
	.datab(\U_ads1292|Uspi|mosi~1_combout ),
	.datac(\U_ads1292|Uspi|r_din [7]),
	.datad(\U_ads1292|Uspi|mosi~0_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|mosi~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|mosi~2 .lut_mask = 16'hF5E4;
defparam \U_ads1292|Uspi|mosi~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y18_N17
dffeas \U_ads1292|Uspi|mosi (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|mosi~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U_ads1292|Uspi|tx_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|mosi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|mosi .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|mosi .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y17_N18
cycloneive_lcell_comb \U_ads1292|Uspi|r_sclk~1 (
// Equation(s):
// \U_ads1292|Uspi|r_sclk~1_combout  = \U_ads1292|Uspi|r_sclk~q  $ (((\U_ads1292|Uspi|Equal0~1_combout  & \U_ads1292|Uspi|r_sclk~0_combout )))

	.dataa(gnd),
	.datab(\U_ads1292|Uspi|Equal0~1_combout ),
	.datac(\U_ads1292|Uspi|r_sclk~q ),
	.datad(\U_ads1292|Uspi|r_sclk~0_combout ),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|r_sclk~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|r_sclk~1 .lut_mask = 16'h3CF0;
defparam \U_ads1292|Uspi|r_sclk~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y17_N19
dffeas \U_ads1292|Uspi|r_sclk (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|r_sclk~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|r_sclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|r_sclk .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|r_sclk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y17_N12
cycloneive_lcell_comb \U_ads1292|Uspi|sclk~feeder (
// Equation(s):
// \U_ads1292|Uspi|sclk~feeder_combout  = \U_ads1292|Uspi|r_sclk~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ads1292|Uspi|r_sclk~q ),
	.cin(gnd),
	.combout(\U_ads1292|Uspi|sclk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ads1292|Uspi|sclk~feeder .lut_mask = 16'hFF00;
defparam \U_ads1292|Uspi|sclk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y17_N13
dffeas \U_ads1292|Uspi|sclk (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U_ads1292|Uspi|sclk~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ads1292|Uspi|sclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ads1292|Uspi|sclk .is_wysiwyg = "true";
defparam \U_ads1292|Uspi|sclk .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
