PHY_CFG_ADDR_MASK	,	V_21
regmap	,	V_62
rockchip_pcie_phy_power_on	,	F_19
parent	,	V_68
ENOMEM	,	V_71
dev_get_drvdata	,	F_4
of_match_device	,	F_34
PHY_CFG_RD_MASK	,	V_28
phy_get_drvdata	,	F_14
msleep	,	F_24
phy_provider	,	V_61
rockchip_pcie_data	,	V_73
dev	,	V_8
time_before	,	F_22
"pll lock timeout!\n"	,	L_4
PHY_PLL_OUTPUT	,	V_53
PHY_CFG_CLK_TEST	,	V_48
"pll output enable done!\n"	,	L_5
val	,	V_27
pcie_conf	,	V_18
rockchip_pcie_phy_exit	,	F_28
phys	,	V_4
regmap_read	,	F_12
index	,	V_5
rockchip_pcie_phy_init	,	F_25
phy_wr_cfg	,	F_7
devm_of_phy_provider_register	,	F_42
"pll locked!\n"	,	L_3
reset_control_deassert	,	F_20
syscon_node_to_regmap	,	F_30
of_node	,	V_69
"refclk not found.\n"	,	L_14
args_count	,	V_11
GFP_KERNEL	,	V_70
device	,	V_7
status	,	V_40
ENODEV	,	V_13
phy_data	,	V_17
pwr_cnt	,	V_36
mutex_init	,	F_35
"missing phy property for reset controller\n"	,	L_12
"phy number is %d\n"	,	L_16
mutex_unlock	,	F_18
of_property_read_u32	,	F_38
PHY_CFG_WR_SHIFT	,	V_25
phy_rd_cfg	,	F_11
err_init_cnt	,	V_58
of_phandle_args	,	V_9
HIWORD_UPDATE	,	F_9
clk_prepare_enable	,	F_26
"Fail to enable pcie ref clock.\n"	,	L_9
PHY_LANE_IDLE_OFF	,	V_33
"refclk"	,	L_13
err	,	V_30
PHY_CFG_PLL_LOCK	,	V_43
i	,	V_66
EPROBE_DEFER	,	V_74
ENOENT	,	V_75
PHY_LANE_IDLE_A_SHIFT	,	V_35
devm_phy_create	,	F_39
EINVAL	,	V_45
"assert phy_rst err %d\n"	,	L_1
jiffies	,	V_44
inst	,	V_3
mutex_lock	,	F_15
PHY_PLL_LOCKED	,	V_46
pcie_status	,	V_29
udelay	,	F_10
PHY_CFG_CLK_SCC	,	V_50
platform_device	,	V_59
ERR_PTR	,	F_6
phy	,	V_6
PHY_CFG_WR_DISABLE	,	V_26
data	,	V_15
to_pcie_phy	,	F_1
clk_pciephy_ref	,	V_55
PHY_CFG_DATA_SHIFT	,	V_20
dev_dbg	,	F_23
rockchip_pcie_phy_dt_ids	,	V_72
"Cannot find GRF syscon\n"	,	L_10
PHY_CFG_SEPE_RATE	,	V_49
pdev	,	V_60
phy_rst	,	V_38
pcie_mutex	,	V_31
u32	,	T_1
PHY_CFG_WR_MASK	,	V_24
phy_pcie_instance	,	V_2
reset_control_assert	,	F_16
PHY_CFG_DATA_MASK	,	V_19
err_out	,	V_37
PTR_ERR_OR_ZERO	,	F_43
err_reset	,	V_57
PTR_ERR	,	F_32
pcie_laneoff	,	V_32
err_pwr_cnt	,	V_42
ETIMEDOUT	,	V_52
ops	,	V_76
rockchip_pcie_phy_power_off	,	F_13
PHY_CFG_ADDR_SHIFT	,	V_22
err_refclk	,	V_56
"deassert phy_rst err %d\n"	,	L_2
"pll relock timeout!\n"	,	L_8
init_cnt	,	V_54
platform_set_drvdata	,	F_41
devm_kzalloc	,	F_33
rockchip_pcie_phy_of_xlate	,	F_3
"pll relocked!\n"	,	L_7
PHY_MAX_LANE_NUM	,	V_12
"pll output enable timeout!\n"	,	L_6
rockchip_pcie_phy	,	V_1
timeout	,	V_41
PHY_CFG_PLL_100M	,	V_51
devm_reset_control_get	,	F_36
dev_err	,	F_17
of_id	,	V_65
phy_num	,	V_67
err_pll_lock	,	V_47
msecs_to_jiffies	,	F_21
err_restore	,	V_39
phy_set_drvdata	,	F_40
regmap_write	,	F_8
grf	,	V_63
reg_base	,	V_16
of_device_id	,	V_64
addr	,	V_14
"#phy-cells"	,	L_15
rk_phy	,	V_10
rockchip_pcie_phy_probe	,	F_29
devm_clk_get	,	F_37
WARN_ON	,	F_5
PHY_LANE_IDLE_MASK	,	V_34
clk_disable_unprepare	,	F_27
"phy"	,	L_11
container_of	,	F_2
PHY_CFG_WR_ENABLE	,	V_23
"failed to create PHY%d\n"	,	L_17
IS_ERR	,	F_31
