<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Intel® FPGA SDK for OpenCL™ - Support Center</title>

    <link rel="stylesheet" href="/css/dk_PCI_express_IP_support_center.css">
    <link rel="stylesheet" href="/css/dk_nav_header.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .mv_teaching_padd{
            padding-inline: 4.6875rem 9rem !important;
        }
        @media(max-width:767px){
            .mv_coman_btn{
                margin-top: 1rem;
            }
        }
        /* .VK_ai_nav_bar::-webkit-scrollbar {
            display: none !important;
        } */
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>  

<!-- --------------------------------------------------------------------- -->
<section>
    <nav class="mb_sub_nv">
        <div class="mv_breadcrumb">
            <ol class="mv_spark_breadcrumb_items">
                <li><a href="">Altera® FPGAs and Programmable Devices</a></li>
                <li><a href="">FPGA Product Support</a></li>
                <li><a href="">FPGA Support Resources</a></li>
                <li><a href="">FPGA SDK for OpenCL™ - Support Center</a></li>
                <li><p class="mb-0">OpenCL™ Software Support Center</p></li>
            </ol>
        </div>
    </nav>
</section>
<!-- --------------------------------------------------------------------- -->

    <!-------------------------------- Altera® FPGA ----------------------------------->
    <section>
        <div class="mv_intel_fpga_padd">
            <h1 style="font-weight: 350; color: #fff;">Intel® FPGA SDK for OpenCL™ - Support Center</h1>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------------- nav ------------------------------------>
    <section>
        <div class="VK_client_app_navigation VK_ai_navigation ">
            <div class=" d-flex justify-content-center align-items-center overflow-hidden flex-nowrap w-100">
                <ul class="VK_ai_nav_bar d-flex list-unstyled m-0 overflow-auto">
                    <li>
                        <a href="#dk_kernal_developer" class="text-dark text-decoration-none py-4 d-block">
                            1. Kernel Developer			
                        </a>
                    </li>
                    <li>
                        <a href="#dk_host_code_devloper" class="text-dark text-decoration-none py-4 d-block VK_ai_nav_link">
                            2. Host Code Developer	
                        </a>
                    </li>
                    <li>
                        <a href="#dk_debug3" class="text-dark text-decoration-none py-4 d-block">
                            3. Debug			
                        </a>
                    </li>
                    <li>
                        <a href="#dk_available_trai" class="text-dark text-decoration-none py-4 d-block">
                            4. Available Training		
                        </a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <section>
        <div style="text-align: center; background-color: #41728a; padding: 1rem 0rem 1.5rem; color: #fff;">
            <div class="container">
                <h2>Product Discontinuance Notice</h2>
                <p>Intel is discontinuing Intel® FPGA SDK for OpenCL™, more information can be found in <a class="b_special_a" href="">product discontinuance notification</a> (<a class="b_special_a" href="">PDN2219</a>).</p>
            </div>
        </div>
    </section>

    <section>
        <div style="padding: 1rem 0rem 2rem;">
            <div class="container">
                <p>The Intel® FPGA SDK for OpenCL support page provides information on how to emulate, compile, and profile your kernel. There are also guidelines on how to optimize your kernel as well as information on how to debug your system while running host application. This page is organized into two major categories based on the development platform—kernel developer for FPGA and host code developer for CPUs.</p>
            </div>
        </div>
    </section>

    <section>
        <div style="padding-bottom: 2em; padding-top: 2em;" class="mv_transceiver_padd">
            <div class="container">
                <div class="row justify-content-center">
                    <div class="col-xxl-6 col-xl-6 col-lg-7 col-md-6">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_1">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/darshit_image/diagram-opencl-sw-support.png.rendition.intel.web.1072.603.png" alt="">
                            </div>
                        </div>
                    </div>
                </div>
                <p>&nbsp;</p>
                <p>&nbsp;</p>
                <h2 style="font-weight: 300;">Software Requirement</h2>
                <p>You must have administrator privileges on the development system to install the necessary packages and drivers required for the host software development.<br>
                </p>
                <p>The host system must be running one of the following supported Windows* and Linux* operating systems listed on the <a class="mb-0" href="">Operating System Support</a> page.</p>
                <p>Develop your host application for the Intel® FPGA SDK for OpenCL™ using one of the following development environments:</p>
                <p class="mb-0"><b>Windows OS systems</b></p>
                <ul>
                    <li>Intel FPGA SDK for OpenCL</li>
                    <li>Board support package (BSP)</li>
                    <li>Microsoft* Visual Studio Professional version 2010 or later.</li>
                </ul>
                <p class="mb-0"><b>Linux OS systems</b></p>
                <ul>
                    <li>Intel FPGA SDK for OpenCL</li>
                    <li>BSP</li>
                    <li>RPM (RPM Package Manager; originally Red Hat Package Manager)</li>
                    <li>C compiler included with GCC</li>
                    <li>Perl command version 5 or later</li>
                </ul>
            </div>
        </div>
    </section>
    
    <!---------------------------------- 1. Kernel Developer ------------------------------>
    <section id="dk_kernal_developer">
        <div class="mv_become_padd">
            <div class="container">
                <h2 class="mb-3" style="font-weight: 350;">1. Kernel Developer</h2>
                <p>SDK User Interface<br></p>
                <p>Intel® FPGA SDK for OpenCL™ provides two modes of development experience for users. For code builders, all the tools are integrated into the GUI, which allows them to design, compile, and debug the kernel. On the other hand, the command-line options are for conventional users.</p>
                <ol>
                    <li><b>GUI/code builder:</b> Not available at the moment</li>
                    <li><b>Command-line option:</b></li>
                </ol>
                <p class="mb-1" style="margin-left: 40.0px;">Here are some useful commands for kernel developers:</p>
                <p class="mb-1" style="margin-left: 80.0px;">aoc kernel.cl -o bin/kernel.aocx –board=&lt;board_name&gt;</p>
                <p class="mb-1" style="margin-left: 80.0px;">- Compiles kernel.cl source file into a FPGA programming file (kernel.aocx) for board specified by &lt;board_name&gt;; -o is used to specify the output file name and location</p>
                <p class="mb-1" style="margin-left: 80.0px;">aoc kernel.cl -o bin/kernel.aocx –board=&lt;board_name&gt; -march=emulator</p>
                <p class="mb-1" style="margin-left: 80.0px;">- Builds an aocx file for emulation which can be used to test the functionality of the kernel</p>
                <p class="mb-1" style="margin-left: 80.0px;">aoc -list-boards</p>
                <p class="mb-1" style="margin-left: 80.0px;">- Prints a list of available boards and exits</p>
                <p class="mb-1" style="margin-left: 80.0px;">aoc -help</p>
                <p class="mb-1" style="margin-left: 80.0px;">- Prints complete list of aoc command options and help information for each of these options</p>
                <p class="mb-1" style="margin-left: 80.0px;">aocl version</p>
                <p class="mb-1" style="margin-left: 80.0px;">- Shows version information for the installed version of Intel FPGA SDK for OpenCL</p>
                <p class="mb-1" style="margin-left: 80.0px;">aocl install</p>
                <p class="mb-1" style="margin-left: 80.0px;">- Installs drivers for your board into the current host system</p>
                <p class="mb-1" style="margin-left: 80.0px;">aocl diagnose</p>
                <p class="mb-1" style="margin-left: 80.0px;">- Runs board vendor's test program for the board</p>
                <p class="mb-1" style="margin-left: 80.0px;">aocl program</p>
                <p class="mb-1" style="margin-left: 80.0px;">- Configures a new FPGA image onto the board</p>
                <p class="mb-1" style="margin-left: 80.0px;">aocl flash</p>
                <p class="mb-1" style="margin-left: 80.0px;">- Initializes the FPGA with a specified startup configuration</p>
                <p class="mb-1" style="margin-left: 80.0px;">aocl help</p>
                <p class="mb-1" style="margin-left: 80.0px;">- Prints complete list of aocl command options and help information for each of these options</p>

                <p class="mb-1"><b>OpenCL Specification</b></p>
                <p><b>Khronos Compatibility</b></p>
                <p>Intel® FPGA SDK for OpenCL™ is based on a published Khronos Specification and is supported by many vendors who are part of the Khronos group. Intel FPGA SDK for OpenCL has passed the Khronos Conformance Testing Process. It conforms to the OpenCL 1.0 standard and provides both the OpenCL 1.0 and OpenCL 2.0 headers by the Khronos Group.</p>
                <p><b>Attention: </b>The SDK currently does not support all OpenCL 2.0 application programming interfaces (APIs). If you use the OpenCL 2.0 headers and make a call to an unsupported API, the call will return an error code to indicate that the API is not fully supported.</p>
                <p>The Intel FPGA SDK for OpenCL host runtime conforms with the OpenCL platform layer and API with some clarifications and exceptions, which can be found at the <a class="b_special_a1" href="">Support Statuses of OpenCL Features</a> section of the Intel FPGA SDK for OpenCL Programming Guide.</p>
                <p class="mb-0"><b>Other Related Links:</b></p>
                <ul>
                    <li>For more information on OpenCL, visit the <a class="b_special_a1" href="">Kronos Group OpenCL Overview</a> page.</li>
                    <li>Current conformance status can be found at the <a class="b_special_a1" href="">Kronos Group Adopter Program</a> page.</li>
                    <li>For more information on the OpenCL 1.0 standard, refer to <a class="b_special_a1" href="">The OpenCL Specification</a> by Khronos.</li>
                </ul>
                <p class="mb-1"><b>OpenCL Extensions</b></p>
                <p><b>Channels (I/Os or Kernel)</b></p>
                <p class="mb-2">The Intel® FPGA SDK for OpenCL™ channel extension provides a mechanism for passing data to kernels and synchronizing kernels with high efficiency and low latency. Use the following links for more information on how to implement, use, and emulate channels:</p>
                <ul>
                    <li><a class="b_special_a1" href="">Implementing the Intel FPGA SDK for OpenCL Channels Extension</a></li>
                    <li><a class="b_special_a1" href="">Using Channels with Kernel Copies</a></li>
                    <li><a class="b_special_a1" href="">HTML Report: Kernel Design Concepts - Channels</a></li>
                    <li><a class="b_special_a1" href="">Transferring Data Via Intel FPGA SDK for OpenCL Channels or OpenCL Pipes</a></li>
                    <li><a class="b_special_a1" href="">Requirement for Multiple Command Queues in Channels or Pipes Implementation</a></li>
                </ul>
                <p class="mb-0">Note: If you want to leverage the capabilities of channels but have the ability to run your kernel program using other SDKs, implement OpenCL pipes. For more information on pipes, see the following section on pipes.</p>
                <p class="mb-0"><b>Pipes</b></p>
                <p>Intel FPGA SDK for OpenCL provides preliminary support for OpenCL pipe functions, which are part of the OpenCL Specification version 2.0. They provide a mechanism for passing data to kernels and synchronizing kernels with high efficiency and low latency.</p>
                <p>The Intel FPGA SDK for OpenCL implementation of pipes is not fully conformant to the OpenCL Specification version 2.0. The goal of the SDK's pipe implementation is to provide a solution that works seamlessly on a different OpenCL 2.0-conformant device. To enable pipes for Intel FPGA products, your design must meet certain requirements.</p>
                <p class="mb-2">See the following links for more information on how to implement OpenCL pipes:</p>
                <ul>
                    <li><a class="b_special_a1" href="">Implementing OpenCL Pipes</a></li>
                    <li><a class="b_special_a1" href="">Transferring Data Via Intel FPGA SDK for OpenCL Channels or OpenCL Pipes</a></li>
                    <li><a class="b_special_a1" href="">Requirement for Multiple Command Queues in Channels or Pipes Implementation</a></li>
                </ul>
                <p class="mb-2"><b>Emulator</b><br>
                </p>
                <p class="mb-1">In a multistep design flow, you can assess the functionality of your OpenCL™ kernel by executing it on one or multiple emulation devices on an x86-64 Windows* or Linux* host. The compilation of the design for emulation takes seconds to generate an .aocx file and allows you to iterate on your design more effectively without having to go through the lengthy hours required for the full compilation.</p>
                <p class="mb-1">For Linux systems, the emulator offers symbolic debug support. Symbolic debug allows you to locate the origins of functional errors in your kernel code.</p>
                <p class="mb-1">The link below has an overview of the design flow for OpenCL kernels and illustrates the different stages for which you can emulate your kernel.</p>
                <p class="mb-1"><a class="b_special_a1" href="">Multistep Intel® FPGA SDK for OpenCL Design Flow</a></p>
                <p class="mb-1"><a class="b_special_a1" href="">The Emulating and Debugging Your OpenCL Kernel</a> section from the Programming Guide contains more details on the differences between kernel operation on hardware and emulation.</p>
                <p class="mb-0"><b>Other Related Links:</b></p>
                <ul>
                    <li><a class="b_special_a1" href="">Emulating and Debugging Your OpenCL Kernel</a></li>
                    <li><a class="b_special_a1" href="">Emulating I/O channels</a></li>
                    <li><a class="b_special_a1" href="">Verifying Host Runtime Functionality via Emulation (Windows)</a></li>
                    <li><a class="b_special_a1" href="">Verifying Host Runtime Functionality via Emulation (Linux)</a></li>
                </ul>
                <p class="mb-2"><b>Optimization</b></p>
                <p class="mb-2">With the Intel® FPGA SDK for OpenCL™ Offline Compiler technology, you do not need to change your kernel to fit it optimally into a fixed hardware architecture. Instead, the offline compiler customizes the hardware architecture automatically to accommodate your kernel requirements.</p>
                <p class="mb-2">In general, you should optimize a kernel that targets a single compute unit first. After you optimize this compute unit, increase the performance by scaling the hardware to fill the remainder of the FPGA. The hardware footprint of the kernel correlates with the time it takes for hardware compilation. Therefore, the more optimizations you can perform with a smaller footprint (that is, a single computing unit), the more hardware compilations you can perform in a given amount of time.</p>

                <p><b>OpenCL Optimization for Intel FPGAs</b><br>
                </p>
                <p class="mb-2">To optimize the implementation of your design and get the maximum performance, understand your theoretical maximum performance and understand what your limitations are. Follow these steps:</p>
                <ol>
                    <li>Start with a simple known good functional implementation.</li>
                    <li>Use an emulator to validate the functionality.</li>
                    <li>Remove or minimize the pipeline stalls that are reported with the optimization report.</li>
                    <li>Plan memory access for optimal memory bandwidth.</li>
                    <li>Use a profiler to debug performance issues.</li>
                </ol>
                <p>The Profiler gives more insight into the system performance, which gives you direction to further optimize the algorithm in usage of the memory.</p>
                <p class="mb-1">Remember that for FPGAs, the more resources that can be allocated, the more unrolling, parallelization, and higher performance can be attained.</p>
                <p class="mb-1"><b>Helpful Reports and Resources for Optimization</b><br>
                </p>
                <p class="mb-0">There are a number of system generated reports available to users. These reports give insight into the code, resource usage, and hints on where to focus to further improve the performance:</p>
                <ul>
                    <li><a class="b_special_a1" href="">Loop Analysis Report of an OpenCL Design Example</a></li>
                    <li><a class="b_special_a1" href="">Verifying Information on Memory Replication and Stalls</a></li>
                    <li><a class="b_special_a1" href="">Reviewing Area Information</a></li>
                    <li><a class="b_special_a1" href="">HTML Report: Area Report Messages</a></li>
                </ul>
                <p class="mb-2"><b>Memory Optimization</b></p>
                <p class="mb-2">Understanding memory systems is crucial to efficiently implement an application using OpenCL.</p>
                <p class="mb-2"><b>Global Memory Interconnect</b></p>
                <p class="mb-2">Unlike a GPU, an FPGA can build any custom load-store unit (LSU) that is most optimal for your application. As a result, your ability to write OpenCL code that selects the ideal LSU types for your application might help improve the performance of your design significantly.</p>
                <p class="mb-2">For more information, refer to the <a class="b_special_a1" href="">Global Memory Interconnect</a> section of the Intel FPGA SDK for the OpenCL Best Practices Guide.</p>
                <p class="mb-2"><b>Local Memory</b></p>
                <p>Local memory is a complex system. Unlike typical GPU architecture where there are different levels of caches, an FPGA implements local memory in dedicated memory blocks inside the FPGA. For more information, refer to the <a class="b_special_a1" href="">Local Memory</a> section of the Intel FPGA SDK for OpenCL Best Practices Guide.</p>
                <p class="mb-2">There are a number of ways memory used can be optimized for improving the overall performance. For more information on some of the key techniques, refer to the <a class="b_special_a1" href="">Allocating Aligned Memory</a> section of the Intel FPGA SDK for OpenCL Best Practices Guide.</p>
                <p class="mb-2">For more information on the strategies to improve memory access efficiency, refer to the <a class="b_special_a1" href="">Strategies for Improving Memory Access Efficiency</a> section of the Intel FPGA SDK for OpenCL Best Practices Guide.</p>
                <p class="mb-2"><b>Pipelines</b></p>
                <p class="mb-2">Understanding pipelines is crucial for leveraging the best performance of your implementation. Efficient use of pipelines directly improves the performance throughput. For more details, refer to the <a class="b_special_a1" href="">Pipelines</a> section of the Intel FPGA SDK for OpenCL Best Practices Guide.<br>
                </p>
                <p class="mb-2">For more information on data transfer, refer to the <a class="b_special_a1" href="">Transferring Data Via Intel FPGA SDK for OpenCL Channels or OpenCL Pipes</a> section of the Intel FPGA SDK for OpenCL Best Practices Guide.</p>
                <p class="mb-2"><b>Stall, Occupancy, Bandwidth</b></p>
                <p class="mb-2">Profile your kernel to identify performance bottlenecks. For more information on how profiling information helps you identify poor memory or channel behaviors that lead to unsatisfactory kernel performance, refer to the <a class="b_special_a1" href="">Profiling Your Kernel to Identify Performance Bottlenecks</a> section of the Intel FPGA SDK for OpenCL Best Practices Guide.</p>
                <p class="mb-0"><b>Loop Optimization</b></p>
                <p class="mb-0">Some techniques for optimizing the loops are:</p>
                <ul>
                    <li><a class="b_special_a1" href="">Nested Loops</a></li>
                    <li><a class="b_special_a1" href="">Loops in a Single Work-Item Kernel</a></li>
                    <li><a class="b_special_a1" href="">Loop Unrolling</a></li>
                </ul>
                <p class="mb-2">For some tips on removing loop-carried dependencies in various scenarios for a single work item kernel, refer to the <a class="b_special_a1" href="">Removing Loop-Carried Dependency</a> section of the Intel FPGA SDK for OpenCL Best Practices Guide.</p>
                <p class="mb-2">For more information on optimizing floating-point operations, refer to the <a class="b_special_a1" href="">Optimizing Floating-Point Operations</a> section of the Intel FPGA SDK for OpenCL Best Practices Guide.</p>

                <p class="mb-2"><b>Area Optimization</b></p>
                <p class="mb-2">Area usage is an important design consideration if your OpenCL kernels are executable on FPGAs of different sizes. When you design your OpenCL application, Intel recommends that you follow certain design strategies for optimizing hardware area usage.</p>
                <p class="mb-2">Optimizing kernel performance generally requires additional FPGA resources. In contrast, area optimization often results in decreased performance. During kernel optimization, Intel recommends that you run multiple versions of the kernel on the FPGA board to determine the kernel programming strategy that generates the best size versus performance trade-off.</p>
                <p class="mb-2">For more information on strategies for optimizing FPGA area usage, refer to the <a class="b_special_a1" href="">Strategies for Optimizing FPGA Area Usage</a> section of the Intel FPGA SDK for OpenCL Best Practices Guide.</p>

                <p class="mb-2"><b>Reference Design Examples</b></p>
                <p class="mb-2">Some design examples that illustrate the optimization techniques are as follow:</p>
                <p><a class="b_special_a1" href="/darshit/dk_product/matrix_multiplication_design_example.html">Matrix Multiplication Design Example</a></p>
                <p>This example shows the optimization of the fundamental matrix multiplication operation using loop tiling to take advantage of the data reuse inherent in the computation.</p>
                <p class="mb-2">This example illustrates:</p>
                <p class="mb-2" style="margin-left: 40.0px;">- Single-precision floating-point optimizations<br>
                </p>
                <p class="mb-2" style="margin-left: 40.0px;">- Local memory buffering</p>
                <p class="mb-2" style="margin-left: 40.0px;">- Compile optimizations (loop unrolling, num_simd_work_items attribute)</p>
                <p class="mb-2" style="margin-left: 40.0px;">- Floating-point optimizations</p>
                <p class="mb-2" style="margin-left: 40.0px;">- Multiple device execution</p>
                <p class="mb-2"><a class="b_special_a1" href="/darshit/dk_product/time_domain_finite_impulse_response_fir_filter.html">Time-Domain FIR Filter Design Example</a></p>
                <p>This design example implements the time-domain finite impulse response (FIR) filter benchmark from the HPEC Challenge Benchmark Suite.</p>
                <p>This design is a great example of how FPGAs can provide far better performance than a GPU architecture for floating-point FIR filters.</p>
                <p class="mb-2">This example illustrates:</p>
                <p class="mb-2" style="margin-left: 40.0px;">- Single-precision floating-point optimizations</p>
                <p class="mb-2" style="margin-left: 40.0px;">- Efficient 1D sliding window buffer implementation<br>
                </p>
                <p class="mb-2" style="margin-left: 40.0px;">- Single work-item kernel optimization methods<br>
                </p>
                <p class="mb-2"><a class="b_special_a1" href="/darshit/dk_product/video_downscaling_design_example.html">Video Downscaling Design Example</a><br>
                </p>
                <p class="mb-2">This design example implements a video downscaler that takes 1080p input video and outputs 720p video at 110 frames per second. This example uses multiple kernels to efficiently read from and write to global memory.</p>

                <p class="mb-2">This example illustrates</p>
                <p class="mb-2" style="margin-left: 40.0px;">- Kernel channels<br>
                </p>
                <p class="mb-2" style="margin-left: 40.0px;">- Multiple simultaneous kernels<br>
                </p>
                <p class="mb-2" style="margin-left: 40.0px;">- Kernel-to-kernel channels<br>
                </p>
                <p class="mb-2" style="margin-left: 40.0px;">- Sliding window design pattern<br>
                </p>
                <p class="mb-2" style="margin-left: 40.0px;">- Memory access pattern optimizations</p>
                <p><a class="b_special_a1" href="/darshit/dk_product/optical_flow_design_example.html">Optical Flow Design Example</a></p>
                <p class="mb-2">This design example is an OpenCL implementation of the Lucas Kanade optical flow algorithm. A dense, non-iterative, and non-pyramidal version with a window size of 52x52 is shown to run at over 80 frames per second on the Cyclone® V SoC Development Kit.</p>
                <p class="mb-2">This example illustrates:</p>
                <p class="mb-2" style="margin-left: 40.0px;">- Single work-item kernel</p>
                <p class="mb-2" style="margin-left: 40.0px;">- Sliding window design pattern<br>
                </p>
                <p class="mb-2" style="margin-left: 40.0px;">- Resource usage reduction techniques<br>
                </p>
                <p class="mb-2" style="margin-left: 40.0px;">- Visual output</p>

                <p class="mb-2"><b>Training</b></p>
                <p class="mb-2">Online training specific to OpenCL optimization with design examples are available at:</p>
                <ul>
                    <li><a class="b_special_a1" href="">OpenCL Optimization Techniques: Image Processing Algorithm Example</a></li>
                    <li><a class="b_special_a1" href="">OpenCL Optimization Techniques: Secure Hash Algorithm Example</a></li>
                </ul>
                <p class="mb-2"><b>References</b></p>
                <ul>
                    <li><a class="b_special_a1" href="">Intel FPGA SDK for OpenCL Best Practices Guide</a></li>
                </ul>
                <p class="mb-2"><b>Profiling</b></p>
                <p class="mb-2">In a <a class="b_special_a1" href="">multistep design flow</a>, if the estimated kernel performance from emulation is acceptable, you can chose to collect information about how your design performs while executing on the FPGA.</p>
                <p class="mb-2">You can instruct the Intel® FPGA SDK for OpenCL™ Offline Compiler to instrument performance counters in the Verilog code in the .aocx file with the -profile option. During execution, the Intel FPGA SDK for OpenCL Profiler measures and reports performance data that are collected during the OpenCL kernel execution on the FPGA. You can then review the performance data in the Profiler GUI.</p>
                <p class="mb-2">The <a class="b_special_a1" href="">Profiling Your OpenCL Kernel</a> section of the Intel FPGA SDK for OpenCL Programming Guide contains more information on how to profile your kernel.</p>
                <p class="mb-2"><b>How to Analyze Profiling Data</b></p>
                <p class="mb-2">Profiling information helps you identify poor memory or channel behaviors that lead to unsatisfactory kernel performance. The <a class="b_special_a1" href="">Profile Your Kernel to Identify Performance Bottlenecks</a> section of the Intel FPGA SDK for OpenCL Best Practices Guide contains more in-depth information on the Dynamic Profiler GUI and how to interpret profiling data such as stall, bandwidth, cache hits, and so on. It also contains Profiler analysis of several OpenCL design example scenarios.</p>
            </div>
        </div>
    </section>
    <!-- ------------------ 2. Host Code Developer ------------------->

    <section id="dk_host_code_devloper">
        <div style="padding: 1rem 0rem 2rem;">
            <div class="container">
                <h2 style="font-weight: 350;">2. Host Code Developer</h2>
                <p><b style="font-size: 0.8125rem;">Runtime Host Libraries</b><br>
                </p>
                <p>Intel® FPGA SDK for OpenCL™ provides a compiler and tools for you to build and run OpenCL applications that target Intel FPGA products.</p>
                <p>If you only require the Intel FPGA SDK for OpenCL's kernel deployment functionality, download and install the Intel FPGA Runtime Environment (RTE) for OpenCL.</p>
                <p>The RTE is a subset of the Intel FPGA SDK for OpenCL. Unlike the SDK, which provides an environment that enables the development and deployment of OpenCL kernel programs, the RTE provides tools and runtime components that enable you to build and execute a host program, and execute precompiled OpenCL kernel programs on target accelerator boards.</p>
                <p>Do not install the SDK and the RTE on the same host system. The SDK already contains the RTE.</p>
                <p><b>Utilities and Host Runtime Libraries</b><br>
                </p>
                <p>The RTE for OpenCL provides utilities, host runtime libraries, drivers, and RTE-specific libraries and files.</p>
                <ul>
                    <li>The RTE Utility includes commands you can invoke to perform high-level tasks. The RTE utilities are a subset of of the Intel FPGA SDK for OpenCL utilities</li>
                    <li>The host runtime provides the OpenCL host platform API and runtime API for your OpenCL host application</li>
                </ul>
                <p>The host runtime consists of the following libraries:</p>
                <ul>
                    <li>Statically-linked libraries provide OpenCL host APIs, hardware abstractions, and helper libraries</li>
                    <li>Dynamic link libraries (DLLs) provide hardware abstractions and helper libraries</li>
                </ul>
                <p>For more information on utilities and host runtime libraries, refer to the <a class="b_special_a1" href="">Contents of the Intel FPGA RTE for OpenCL</a> section of the Intel FPGA RTE for OpenCL Getting Started Guide.</p>
                <p><b>Data Streaming (Host Channel)</b><br>
                </p>
                <p>You can now significantly reduce the system latency of your systems using host channels that allows streaming data from the host to stream directly into the FPGA kernel through the PCIe* interface while bypassing the memory controller. The FPGA kernel can begin processing the data immediately and does not have to wait for the data transfer to complete. Host channels are supported in the OpenCL runtime application programming interfaces (APIs) and include emulation support.</p>
                <p>For more details on host channels and emulation support, refer to the Emulating I/O Channels section of the Intel® FPGA SDK for OpenCL™ Programming Guide.</p>
                <p><b>Profilling</b><br>
                </p>
                <p>Profiling allows you to learn where your program spent its time and what are the different functions that are called. This information shows you which part of your program is running slower than you expected that might need a rewrite for faster program execution. It can also tell you which functions are being called more or less often than you expected.</p>
                <p><b>gprof</b><br>
                </p>
                <p>The gprof is an open-source tool available in Linux* operating systems for profiling the source code. It works on time-based sampling. During intervals the program counter is interrogated to decide at which point in the code the execution has arrived.<br>
                </p>
                <p>To use the gprof, recompile the source code using the compiler profiling flag <b>-pg</b></p>
                <p>Run the executables to generate the files containing profiling information:</p>
                <p>A specific file named “gmon.out” containing all the information that the gprof tool requires to produce a human-readable profiling data is generated. So, now use the gprof tool in the following way:</p>
                <p>$ gprof source code gmon.out &gt; profile_data.txt</p>
                <p>profile_data.txt is the file that contains the information that the gprof tool uses to produce human-readable profiling data. This contains two parts: <b>flat profile</b> and <b>call graph</b>.</p>
                <p>The <b>flat profile</b> shows how much time your program spent in each function, and how many times that function was called.</p>
                <p>The <b>call graph</b> shows, for each function, which functions called it, which other functions it called, and how many times. There is also an estimate of how much time was spent in the subroutines of each function.</p>
                <p>More information on the usage of gprof for profiling is available on the <a class="b_special_a1" href="">GNU website</a>.</p>
                <p><b>Intel® VTune™ Amplifier</b><br>
                </p>
                <p>The Intel® VTune™ Amplifier used for profiling helps you speed up and optimize execution of your code on Linux embedded platforms, Android*, or Windows* systems providing the following types of analysis:</p>
                <ul>
                    <li><b>Performance analysis:</b> Find serial and parallel code bottlenecks, analyze algorithm choices, and GPU engine usage, and understand where and how your application can benefit from available hardware resources</li>
                    <li><b>Intel Energy Profiler analysis:</b> Analyze power events and identify those that waste energy</li>
                </ul>
                <p>For more information on the Intel V-tune Amplifier, visit the <a class="b_special_a1" href="">Getting Started with Intel VTune Amplifier 2018 for Linux OS</a> website.</p>

                <p><b>Multithreading</b><br>
                </p>
                <p>OpenCL™ host pipelined multithread provides a framework to achieve high throughput for algorithms where a large number of input data needs to be processed and the process for each data needs to be done in sequential order. One of the best applications of this framework is in heterogeneous platforms where high-throughput hardware or platform is used to accelerate the most time-consuming part of the application. Remaining parts of the algorithm must run in a sequential order on other platforms such as CPUs, to either prepare the input data for the accelerated task or to use the output of that task to prepare the final output. In this scenario, although the performance of the algorithm is partially accelerated, the total system throughput is much lower because of the sequential nature of the original algorithm.</p>
                <p>In this AN 831: Intel FPGA SDK for OpenCL Host Pipelined Multithread Application Note, a new pipelined framework for high-throughput design is proposed. This framework is optimal for processing large input data through algorithms where data dependency forces sequential execution of all stages or tasks of the algorithm.</p>
                <p><b>FPGA Initiailization from Host</b><br>
                </p>
                <p>FPGAs are highly used in the acceleration space. OpenCL has a specific way to be used by the CPU to offload task to FPGA. The file attached below contains the common initialization steps needed for the host code to launch the FPGA kernel. Download the file containing initialization steps <a class="b_special_a1" href="">here</a>.</p>
                <p>The init() function can be called from the main() function to initialize the FPGA. The code first finds the device upon which the kernel will run, and then programs it with the aocx supplied in the same directory as the host execuatable. After the initialization steps in the code, the user must set the kernel arguments according to their designs needs.<br>
                </p>
                <p>There is also a cleanup() function which frees the resources after executing the kernel.<br>
                </p>
                
            </div>
        </div>
    </section>

    <!-- -----------------------------  3. Debug  -------------------- -->

    <section id="dk_debug3">
            <div class="container">
                <h2 class="mb-3" style="font-weight: 300;">3. Debug</h2>
                <p><b style="font-size: 0.8125rem;">Emulation</b><br>
                </p>
                <p>The Intel® FPGA SDK for OpenCL™ Emulator can be used to check the functionality of the kernel. User can also debug OpenCL kernel functionality as part of the host application on Linux* systems. The debugging feature provided with the Intel FPGA SDK for OpenCL Emulator allows you to do so.</p>
                <p class="mb-0">For more information, refer to these sections in the Intel FPGA SDK for OpenCL Programming Guide:</p>
                <ul>
                    <li><a class="b_special_a1" href="">Emulating and Debugging Your OpenCL Kernel</a></li>
                    <li><a class="b_special_a1" href="">Debugging Your OpenCL Kernel on Linux</a></li>
                </ul>
                <p><b>Profiling</b></p>
                <p class="mb-0">For more information on profiling, refer to these sections in the Intel® FPGA SDK for OpenCL™ Programming Guide:</p>
                <ul>
                    <li><a class="b_special_a1" href="">Profiling Enqueued and Autorun Kernels</a></li>
                    <li><a class="b_special_a1" href="">Profile Data Acquisition</a></li>
                    <li><a class="b_special_a1" href="">Multiple Autorun Profiling Calls</a></li>
                </ul>
                <p class="mb-0">&nbsp;</p>
                <table class="mv_product_table w-100 mb-4">
                    <thead>
                        <tr>
                            <th colspan="2">
                                <p class="mb-2"><h5 style="font-weight: 500;">Runtime Debug Variables</h5></p>
                            </th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr class="data" data-category-id="">
                            <td colspan="2">There are certain environment variables that can be set to get more debug information while running the&nbsp;host application. These are Intel® FPGA SDK for OpenCL™ specific environment variables, which can help diagnose problems with custom platform designs.&nbsp;The&nbsp;following table&nbsp;lists all of these environment variables as well as describes them in detail.</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><b><b>Environment Variable Title</b></b></td>
                            <td width="60%"><b><b>Description</b></b></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p>ACL_HAL_DEBUG</p></td>
                            <td width="60%"><p>Set this variable to a value of 1 to 5 to increase debug output from the hardware abstraction layer (HAL), which interfaces directly with the MMD layer.</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p>ACL_PCIE_DEBUG</p></td>
                            <td width="60%"><p>Set this variable to a value of 1 to 10,000 to&nbsp;increase debug output from the MMD. This variable setting is useful for confirming that the version ID register was read correctly and the UniPHY IP cores are calibrated.</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p>ACL_PCIE_JTAG_CABLE</p></td>
                            <td width="60%"><p>Set this variable to override the default quartus_pgm argument that specifies the cable number. The default is cable 1. If there are multiple Intel® FPGA Download Cables, you can specify a particular cable by setting this variable.</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p>ACL_PCIE_JTAG_DEVICE_INDEX</p></td>
                            <td width="60%"><p>Set this variable to override the default quartus_pgm argument that specifies the FPGA device index. By default, this variable has a value of 1. If the FPGA is not the first device in the JTAG chain, you can customize the value.</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p>ACL_PCIE_USE_JTAG_PROGRAMMING</p></td>
                            <td width="60%"><p>Set this variable to force the MMD to reprogram the FPGA using the JTAG cable instead of partial reconfiguration.</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p>ACL_PCIE_DMA_USE_MSI</p></td>
                            <td width="60%"><p>Set this variable if you want to use MSI for direct memory access (DMA) transfers on Windows* OS.</p></td>
                        </tr>
                        </tbody>
                </table>

                <p><b>Diagnostic Tool for Intel® FPGA SDK for OpenCL™</b></p>
                <p>The diagnostic tool for Intel FPGA SDK for OpenCL helps diagnose and resolve various installation/setup issues, hardware and software issues that come up while working with Intel FPGA SDK for OpenCL. The tool performs installation tests, device tests and link tests. For more information about the tool, refer to this <a class="b_special_a1" href="">presentation</a>. To use the tool, download from <a class="b_special_a1" href="">here</a>.</p>
                <p class="mb-2"><b>Other Debugging techniques</b><br>
                </p>
                <p>Due to a loop in the host program, users may experience the OpenCL™ system slowing down while running it. To know more details about such a scenario, refer to the&nbsp;<a class="b_special_a1" href="">Debugging Your OpenCL System That is Gradually Slowing Down</a>&nbsp;section of the Intel® FPGA SDK for OpenCL Programming Guide.</p>
                <p>The&nbsp;Intel Code Builder for OpenCL&nbsp;is a software development tool available as part of the&nbsp;Intel FPGA&nbsp;SDK for OpenCL. It provides a set of Microsoft* Visual Studio and&nbsp;Eclipse plug-ins that enable capabilities for creating, building, debugging,&nbsp;and analyzing Windows* and Linux* applications accelerated with OpenCL. For more information, refer to the&nbsp;<a class="b_special_a1" href="">Developing/Debugging OpenCL Applications Using Intel Code Builder for OpenCL</a>&nbsp;section of the Intel FPGA SDK for OpenCL Programming Guide.</p>
                <p class="mb-2"><b>Knowledge Database Solution</b><br>
                </p>
                <p class="mb-0">Intel® Arria® 10 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Search the Knowledge Database (OpenCL™)</a></li>
                </ul>
                <p class="mb-0">Intel® Stratix® 10 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Search the Knowledge Database (OpenCL)</a></li>
                </ul>
                <table class="mv_product_table w-100 mb-4">
                    <thead>
                        <tr>
                            <th>
                                <h5><b>FPGA Knowledge Base Articles</b></h5>
                            </th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_assert_failure_at_XXX_llvm_lib_transforms_FPGATransforms_transformprintf_715.html">Error: Assert failure at /XXX/llvm/lib/Transforms/FPGATransforms/TransformPrintf.cpp(715)</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="">Error: Unknown device part 1SG280LU2F50E2VG</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/segmentation_fault_in_acl_event_is_valid_using_clEnqueueFillBuffer.html">Segmentation fault in acl_event_is_valid () using clEnqueueFIllBufer()</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_ip_kernel_system_kernel_system_sys_description_rom.html">** Error: ./../../ip/kernel_system/kernel_system_sys_description_rom/acl_rom_module_10/sim/acl_rom_module.v(77): Module &amp;apos;acl_reset_handler&amp;apos; is not defined.</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/why_the_value_of_available_MLABs_is_0_in_OpenCL_report.html">Available MLAB in OpenCL report is 0</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/can_i_use_existing_synopsys_design_compiler_DC.html">Can I use existing Synopsys Design Compiler (DC) ASIC synthesis scripts for FPGA synthesis in the DC FPGA software?</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/can_intel_stratix_10_GX_FPGA_development.html">Can Intel® Stratix® 10 GX FPGA Development Kit support PCIe gen3x16 for OpenCL?</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/compiler_error_unrecognized_function_call_in_OpenCL_compilation.html">compiler error : Unrecognized function call: acl.external.iowr</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/compiler_error_argument_in_constant_address.html">Compiler Error: Argument in &amp;apos;constant&amp;apos; address space cannot be stored in heterogeneous global memory.</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/compiling_an_OpenCL_kernel_using_both_the_profile.html">Compiling an OpenCL kernel Using Both the --profile and -g0 Intel FPGA SDK for OpenCL Offline Compiler Command Options Does Not Remove Source Code from the .aocx File</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/does_the_printf_routine_in_the_nios_embedded_processor.html">Does the printf routine in the Nios™ embedded processor software development kit (SDK) support floating-point data types?</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/emulation_of_an_OpenCL_design_might_consume_all_CPU.html">Emulation of an OpenCL Design Might Consume All CPU Resources and Cause a Fatal Error</a></p</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_13224_verilog_HDL_or_VHDL_error.html">Error (13224): Verilog HDL or VHDL error at &amp;lt;kernel_filename&amp;gt;.v: ansi port p_avm_printf_addrhello_world_enable cannot be redeclared</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_16045_instance_ccip_std_afu_bsp_logic_inst_board_inst.html">Error (16045): Instance &amp;quot;ccip_std_afu|bsp_logic_inst|board_inst&amp;quot; instantiates undefined entity &amp;quot;board&amp;quot; File</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_16045_instance_ccip_std_afu_bsp_logic_inst_board_inst2.html">Error (16045): Instance &amp;quot;ccip_std_afu|bsp_logic_inst|board_inst&amp;quot; instantiates undefined entity &amp;quot;board&amp;quot; File: /home/anchen/Downloads/dla/build/dla/build/bsp_logic.sv Line: 133</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_16045_instance_ccip_std_afu_bsp_logic_inst_board_inst3.html">Error (16045): Instance &amp;quot;ccip_std_afu|bsp_logic_inst|board_inst&amp;quot; instantiates undefined entity &amp;quot;board&amp;quot; File: /home/anchen/Downloads/dla/build/dla/build/bsp_logic.sv Line: 133</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_18212_cannot_load_final_snapshot_for_partition.html">Error (18212): Cannot load final snapshot for partition &amp;quot;root_partition”</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_18590_the_imported_netlist_contains_settings.html">Error (18590): The imported netlist contains settings that are not supported by the current version of the software.</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_213009_File_name_output_files_afu_import_green_region_pmsf.html">Error (213009): File name &amp;quot;output_files/afu_import.green_region.pmsf&amp;quot; does not exist or can&amp;apos;t be read</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_297008_cant_create_database_directory_for_project.html">Error (297008): Can&amp;apos;t create database directory for project in project directory</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_XXXXX_cannot_generate_atom_netlist_file.html">Error (XXXXX): Cannot generate Atom Netlist File because family Stratix 10 is not installed</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_XXXXX_cannot_generate_atom_netlist_file2.html">Error (XXXXX): Cannot generate Atom Netlist File because family Stratix 10 is not installed</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_message_error_optimizer_FAILED_dbg.html">Error message : &amp;quot;Error: Optimizer FAILED -dbg-info-enabled --grif --soft-elementary-math=false --fas=false --wiicm-disable=true &amp;quot;kernel_top.1.bc&amp;quot; -o &amp;quot;kernel_top.kwgid.bc&amp;quot;</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="">Error: Unable to find Intel(R) FPGA OpenCL platform</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_x_error_of_failed_request_badvalue.html">Error: &amp;quot;X Error of failed request: BadValue&amp;quot;</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_alt_pr_avmm_slave_is_outside_the_master_address.html">Error: alt_pr.avmm_slave (0x0..0x3f) is outside the master&amp;apos;s address range (0x0..0x7)</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="">Error: aoc: The Intel(R) Kernel Builder for OpenCL(TM) compiler (ioc64) can not be found</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_aocl_opt_too_many_positional_arguments_specified.html">error: aocl_opt: Too many positional arguments specified. Can specify at most 1 positional arguments</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_assert_failure_at_XXX_llvm_lib_analysis.html">Error: Assert failure at /XXX/llvm/lib/Analysis/FPGAAnalysis/MemoryAccessAnalysis.cpp(1537)</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_assert_failure_at_ACLMemUtils_510.html">Error: Assert failure at ACLMemUtils.cpp(510)</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_board_pipe_stage_host_ctrl_m0_alt_pr_avmm_slave.html">Error: board.pipe_stage_host_ctrl.m0: alt_pr.avmm_slave cannot be at 0xcfb0 (0xcf80 or 0xcfc0 are acceptable)</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_board_pipe_stage_host_ctrl_m0_version_id_s.html">Error: board.pipe_stage_host_ctrl.m0: version_id.s (0xcfc0..0xcfc3) overlaps alt_pr.avmm_slave (0xcfb0..0xcfef)</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_cannot_find_board_env_xml_in.html">Error: cannot find board_env.xml in BSP location</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="">ERROR: CL_INVALID_KERNEL_NAME</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="">Error: Could not find fit report afu_opencl_kernel.fit.rpt under compile directory</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="">Error: device enumeration failed</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_function_read_channel_altera_is_not_supported_by_the_intel.html">error: function &amp;apos;read_channel_altera&amp;apos; is not supported by the Intel(R) FPGA SDK for OpenCL(TM), and no user definition is provided</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_function_write_channel_altera_is_not_supported_by_the_intel.html">error: function &amp;apos;write_channel_altera&amp;apos; is not supported by the Intel(R) FPGA SDK for OpenCL(TM), and no user definition is provided</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_ip_generate_FAILED.html">Error: ip-generate FAILED</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_kernel_mem_mm_bridge_0_devicefamily.html">Error: kernel_mem_mm_bridge_0: deviceFamily &amp;quot;Arria 10&amp;quot; is out of range: &amp;quot;Cyclone 10 GX&amp;quot;, &amp;quot;None&amp;quot;, &amp;quot;Unknown&amp;quot;</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="41" width="524"><a class="b_special_a1" href="/darshit/dk_product/error_kernel_mem_mm_bridge_0_deviceFamily_arria_10.html">Error: kernel_mem_mm_bridge_0: deviceFamily &amp;quot;Arria 10&amp;quot; is out of range: &amp;quot;Cyclone 10 GX&amp;quot;, &amp;quot;None&amp;quot;, &amp;quot;Unknown&amp;quot;</a></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="41" width="524"><a class="b_special_a1" href="/darshit/dk_product/error_ OpenCL_notification_callback_global_work_size_in_one_dimension.html">Error: OpenCL Notification Callback: Global work size in one dimension exceeds device limits Failed to launch kernel</a></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_packager_tool_failed_to_run.html">Error: OpenCL Notification Callback: Global work size in one dimension exceeds device limits Failed to launch kernel</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_packager_tool_failed_to_run.html">ERROR: packager tool failed to run</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_redefinition_of_filter_coeffs_constant_int_filter_coeffs.html">error: redefinition of &amp;apos;filter_coeffs&amp;apos; constant int filter_coeffs[2 * 2 * 2 * FILTER_TAPS] = {</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_system_integrator_FAILED.html">Error: System integrator FAILED</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/Error_unable_to_find_altera_OpenCL_platform.html">ERROR: Unable to find Altera OpenCL Platform</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="">ERROR: Unable to find Intel(R) FPGA OpenCL platform during emulation</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_unexpected_use_of_HDL_library_function.html">error: Unexpected use of HDL library function(s) (possibly due to taking the address of the function)!</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_unknown_argument_fmax_300.html">error: unknown argument: &amp;apos;--fmax=300&amp;apos;</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_unknown_device_part.html">Error: Unknown device part 10AX115S2F45I1SG</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_unknown_device_part2.html">Error: Unknown device part 10AX115S2F45I1SG</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="">Error: Unknown device part 1SG280LU2F50E2VG</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="">ERROR: UNRECOGNIZED ERROR CODE (-1001), Location: ../common/src/AOCLUtils/opencl.cpp:297, Query for number of platforms failed</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/error_WDC_PCiScandevices_failed.html">Error: WDC_PCiScanDevices failed</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/why_export_ACL_QSH_COMPILE_CMD.html">export ACL_QSH_COMPILE_CMD=&amp;quot;quartus_sh --flow recompile top -c flat&amp;quot; is not working in 17.0</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/external_channels_unavailable_in_custom_platforms.html">External I/O Channels Unavailable in Custom Platforms Ported from the Altera Stratix V Network Reference Platform</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/for_MAX_10_designs_the_quartus_software_issues.html">For MAX 10 designs, the Quartus II software issues &amp;quot;Error (125095): Part name...invalid&amp;quot; and &amp;quot;Error (281000): Part name...illegal&amp;quot; errors</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/host_to_device_memory_transfers_exceeding_8_KB_might_cause.html">Host-to-Device Memory Transfers Exceeding 8 KB Might Cause a Fatal Error in the Windows Version of the Altera Arria 10 GX FPGA Development Kit Reference Platform</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/how_can_the_non_volatile_flash_be_programmed_if_the_intel.html">How can the non-volatile flash be programmed if the Intel® SDK for OpenCL™ command “aocl program” causes the computer to reboot?</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/how_do_i_compile_an_OpenCL_kernel_using_the_latest_version_of_the_intel.html">How do I compile an OpenCL kernel using the latest version of the Intel® SDK for OpenCL™ with a Board Support Package (BSP) from a previous version?</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/how_should_I_use_the_OpenCL_function_clReleaseEvent.html">How should I use the OpenCL function clReleaseEvent to avoid memory leaks?</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/how_to_determine_how_many_FPGA_boards.html">How to determine how many FPGA boards the system includes?</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/why_there_is_no_description_of_the_OpenCL_library_AVALON_MEM.html">How to handle OpenCL library AVALON_MEM element ?</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/installing_an_unsigned_driver_might_cause_an_error_in_the_altera.html">Installing an unsigned driver might cause an error in the Altera SDK for OpenCL running on Windows 8.1</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/intel_FPGA_for_OpenCL_kernel_code_filename_restrictions.html">Intel FPGA for OpenCL kernel naming restrictions</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/ubuntu_operating_system_support_requires_intel.html">Intel FPGA SDK for OpenCL Version 17.0 Does Not Support Ubuntu Operating Systems</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/internal_compiler_error_missing_start_cycle_information.html">Internal Compiler Error: Missing start cycle information for queried node: sync_out</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/internal_error_sub_system_QHD_file.html">Internal Error: Sub-system: QHD, File: /quartus/comp/qhd/qhd_database_model_utils.cpp</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/internal_error_sub_system_QSYM_file.html">Internal Error: Sub-system: QSYM, File: /quartus/ccl/qsym/qsym_namespace.cpp, Line: 264 String table for 43 is 5844 (ID: 721426136, Symbol: 5848)</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/internal_error_sub_system_QSYM_file2.html">Internal Error: Sub-system: QSYM, File: /quartus/ccl/qsym/qsym_namespace.cpp, Line: 264 String table for 43 is 5844 (ID: 721426136, Symbol: 5848)</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="">Internal Error: Sub-system: VPR20KMAIN, File: /quartus/fitter/vpr20k/altera_arch_common/altera_arch_re_network_tools.cpp, Line: 883</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/jtagconfig_No_JTAG_hardware_available.html">jtagconfig:No JTAG hardware available</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/why_the_kernel_execution_and_memory_data_transfer.html">Kernel execution and memory data transfer can not run simultaneously even there&amp;apos;s no event dependency in host code</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="">Linker Error: undefined reference to nios_output_memory_access&amp;apos;, at config/nios/nios.c:2540</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/nios__GCC_compiler_options.html">Nios II GCC compiler options: -march, -mbmx, -mno-bmx, -mcdx, -mno-cdx</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="">No expected output when running &amp;quot;aocl env&amp;quot; on emulation aocx file</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/open_CL_kernel_autorun_for_emulator_mode.html">Open CL kernel autorun for emulator mode</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/OpenCL_Error_Hard_routing_constraints_for_signal_could_not_be_satisfied.html">OpenCL Error: Hard routing constraints for signal could not be satisfied</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/OpenCL_error_ip_generate_FAILED.html">OpenCL Error: ip-generate FAILED</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/the_technology_map_viewer_does_not_load.html">The Technology Map Viewer (Post-Mapping) does not load the schematic of the design netlist when Analysis &amp;amp; Synthesis is complete</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/unable_to_restart_autorun_kernel_on_emulator_on_17.0.html">Unable to restart autorun kernel on emulator on 17.0</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/Unable_to_unlock_intel_FPGA_pro_hld_installed_packages.html">Unable to unlock /intelFPGA_pro/17.1.1/hld/installed_packages</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/using_the_altera_SDK_for_OpenCL_version_16.0.1.html">Using the Altera SDK for OpenCL Version 16.0.1 to Compile an OpenCL Design that Targets a 16.0 Version of the Arria 10 Reference or Custom Platform Results in a Fatal Error</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/warning_please_use_board_instead_of_board.html">Warning: Please use -board=&amp;lt;value&amp;gt; instead of --board &amp;lt;value&amp;gt;</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/Warning_please_use_profile_instead_of_profile.html">Warning: Please use -profile instead of --profile</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/warning_Please_use_report_instead_of_report.html">Warning: Please use -report instead of --report</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="">WARNING: Selected File does not have the same path as the file&amp;apos;s path stored in .aocx file! May result in blank data</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/warning_xx.cl_x_x_loop_not_unrolled.html">warning: xx.cl:x:x: loop not unrolled: the optimizer was unable to perform the requested transformation; the transformation might be disabled or specified as part of an unsupported transformation ordering</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="">What does the “container” mean in the report.html container for Intel® FPGA OpenCL™ SDK?</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/when_running_nios_debug_or_any_other_utility.html">When running nios-debug or any other utility that uses the MDI/OCI connection via the parallel-port direct (aka parport2k) method, why do I see a Driver Load Failed message box which prevents further action involving JTAG debugging?</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/where_are_the_OpenCL_board_support_packages_BSP.html">Where are the OpenCL™ board support packages (BSP) for the development kits?</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/Where_do_I_install_the_FCD_FPGA_client_driver.html">Where do I install the FCD (FPGA Client Driver) *.fcd file using OpenCL SDK tools version 17.0?</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/intel_FPGA_SDK_for_OpenCL_support_center.html">Which function should I use when linking the FCD (FPGA Client driver) to the host application?</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/Why_are_the_Altera_OpenCL_SDK_definitions.html">Why are the Altera OpenCL SDK definitions num_vector_lanes and num_copies not in the 13.0sp1 documentation?</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="">Why do I get bad performance when compiling vector add example design with Intel® FPGA SDK for OpenCL™?</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/why_do_i_get_error_114016_Out_of_memory_in_module_quartus_syn.html">Why do I get Error (114016): Out of memory in module quartus_syn when compiling architectures in the Intel® FPGA Deep Learning Acceleration Suite?</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/why_do_i_get_the_different_available_resource.html">Why do I get the different available resource when compiling the same OpenCL™ design with different versions of Intel® FPGA OpenCL™ SDK?</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/why_do_i_get_the_error_CL_INVALID_ARG_SIZE.html">Why do I get the error “CL_INVALID_ARG_SIZE” when using type long long as an OpenCL™ kernel argument in the host code?</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/why_do_i_get_the_error_No_JTAG_hardware_available.html">Why do I get the error “No JTAG hardware available” when running jtagconfig in Linux CentOS or Ubuntu?</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="/darshit/dk_product/why_do_i_get_the_error_unable_to_determine_the_execution_environment.html">Why do I get the error “Unable to determine the execution environment” when running the “aocl version” command in the Intel SDK for OpenCL?</a></p></td>
                        </tr>
                        </tbody>
                </table>
                <p class="mb-2"><b>Additional Resources</b></p>
                <p class="mb-0">Here are some additional links from the Intel FPGA Community for specific issues related to design and run stages:</p>
                <ul>
                    <li><a class="b_special_a1" href="">Intel FPGA Community for OpenCL™ issues</a></li>
                    <li><a class="b_special_a1" href="">Emulating&nbsp;Intel FPGA OpenCL Kernels</a></li>
                    <li><a class="b_special_a1" href="">Intel FPGA Community for Emulator</a></li>
                </ul>
            </div>
    </section>

    <!-- ------------------------------------------------------------------------- -->

    <!--------------------------------4. Available Training ------------------------->
    <section id="dk_available_trai">
        <div class="mv_become_padd">
            <div class="container">
                <h2 style="font-weight: 350;" class="mb-2">4. Available Training</h2>
                <p class="mb-2"><b>Training Courses</b></p>
                <p class="mb-2">View the following OpenCL™ training courses:</p>
                <ul>
                    <li><a class="b_special_a1" href="">Introduction to Parallel Computing with OpenCL™ on Intel® FPGAs</a><br>
                    </li>
                    <li><a class="b_special_a1" href="">Writing OpenCL on Intel FPGAs</a></li>
                    <li><a class="b_special_a1" href="">Running OpenCL on Intel FPGAs</a></li>
                    <li><a class="b_special_a1" href="">Other OpenCL Training Courses</a></li>
                    <li><a class="b_special_a1" href="">Building an RTL Module for the Intel® FPGA SDK for OpenCL™</a></li>
                    <li><a class="b_special_a1" href="">Building Custom Platforms for Intel® FPGA SDK for OpenCL™: BSP Basics</a></li>
                    <li><a class="b_special_a1" href="">Building Custom Platforms for Intel® FPGA SDK for OpenCL™: Modifying a Reference Platform</a></li>
                </ul>
                
                <table class="mv_product_table w-100 mb-4">
                    <thead>
                        <tr>
                            <th colspan="2">
                               <h5>OpenCL™ Quick Videos</h5>
                            </th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr class="data" data-category-id="">
                            <td width="36%"><p><b>Video Title</b></p></td>
                            <td width="63%"><p><b>Video Description</b></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="36%"><p><a class="b_special_a1" href="">How to Run Hello World and (Other Programs) with OpenCL™ on Cyclone® V SoC Using Windows* Part 1</a></p></td>
                            <td width="63%"><p>This video describes the out-of-box procedure for running two applications, OpenCL™ HelloWorld and OpenCL fast Fourier transform (FFT) on the Cyclone® V SoC using a Windows* machine.</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="36%"><p><a class="b_special_a1" href="">How to Run Hello World and (Other Programs) with OpenCL on Cyclone V SoC Using Windows Part 2</a></p></td>
                            <td width="63%"><p>This video describes the out-of-box procedure for running two applications, OpenCL HelloWorld and OpenCL FFT on the Cyclone V SoC using a Windows machine.</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="36%"><p><a class="b_special_a1" href="">How to Run Hello World and (Other Programs) with OpenCL on Cyclone V SoC Using Windows Part 3</a></p></td>
                            <td width="63%"><p>This video describes the out-of-box procedure for running two applications, OpenCL HelloWorld and OpenCL FFT on the Cyclone V SoC using a Windows machine.</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="36%"><p><a class="b_special_a1" href="">How to Run Hello World and (Other Programs) with OpenCL on Cyclone V SoC Using Windows Part 4</a></p></td>
                            <td width="63%"><p>This video describes the out-of-box procedure for running two applications, OpenCL HelloWorld and OpenCL FFT on the Cyclone V SoC using a Windows machine.</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="36%"><p><a class="b_special_a1" href="">How to Run Hello World and (Other Programs) with OpenCL on Cyclone V SoC Using Windows Part 5</a></p></td>
                            <td width="63%"><p>This video describes the out-of-box procedure for running two applications, OpenCL HelloWorld and OpenCL FFT on the Cyclone V SoC using a Windows machine.</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="36%"><p><a class="b_special_a1" href="">How to Package Custom Verilog Modules/Designs as OpenCL Libraries</a></p></td>
                            <td width="63%"><p>The video discusses why customers could potentially use this feature to have their custom processing blocks (RTL) in OpenCL kernel code. The video explains the design example, such as the makefiles and config files, and explains the compilation flow. The video also&nbsp;shows a demo of&nbsp;the design example.</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="36%"><p><a class="b_special_a1" href="">OpenCL on Altera® SoC FPGA (Linux* Host) – Part 1 – Tools Download and Setup</a></p></td>
                            <td width="63%"><p>This video shows you how to download, install, and configure the tools required to develop OpenCL kernels and host code targeting Altera® SoC FPGAs.</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="36%"><p><a class="b_special_a1" href="">OpenCL on Altera SoC FPGA (Linux Host) – Part 2 – Running the Vector Add Example with the Emulator</a></p></td>
                            <td width="63%"><p>This video shows you how to download and compile an example OpenCL application targeting the emulator that is built into the OpenCL.</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="36%"><p><a class="b_special_a1" href="">OpenCL on Altera SoC FPGA (Linux Host) – Part 3 – Kernel and Host Code Compilation for SoC FPGA</a></p></td>
                            <td width="63%"><p>This video shows you how to compile the OpenCL kernel and host code targeting the FPGA and processor of the Cyclone V SoC FPGA.</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="36%"><p><a class="b_special_a1" href="">OpenCL on Altera SoC FPGA (Linux Host) – Part 4 – Setup of the Runtime Environment</a></p></td>
                            <td width="63%"><p>This video shows you how to set up the Cyclone V SoC board to run the OpenCL example and execute the host code and kernel on the board.</p></td>
                        </tr>
                        </tbody>
                </table>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
    
    <!--------------------------------- Still Have Questions ----------------------------->
    <section>
        <div style="padding-bottom: 2.5rem; padding-top: 2.5rem; text-align: center;">
            <div class="container">
                <div class="d-flex justify-content-center align-items-center">
                    <div>
                        <img style="height: 40px; width: 40px; margin-right: 20px;" src="/img/mv_image/icon-why-choose-desktop-rwd.png.rendition.intel.web.64.64.png" alt="">
                    </div>
                    <div>
                        <h2 style="font-weight: 350;"> Still Have Questions?</h2>
                    </div>
                </div>
                <p>Get answers for the most common design issues.</p>
                <a class="mv_coman_btn" href="">Search the Knowledge Base</a>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!------------------------------------ Model ----------------------------------->
    <!-- Use the 1 -->
    <div class="modal" id="mv_developer_usability_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content dk_Cyclone_fmc">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/darshit_image/diagram-opencl-sw-support.png.rendition.intel.web.1920.1080.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>
    <!-- ----------------------------------------------------------------------------- -->

    </body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

</html>