Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec 11 14:55:59 2024
| Host         : Dupreeh running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    38 |
| Unused register locations in slices containing registers |   122 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           17 |
| No           | No                    | Yes                    |             113 |           31 |
| No           | Yes                   | No                     |              65 |           23 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             150 |           53 |
| Yes          | Yes                   | No                     |              23 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------+------------------------------------------+------------------------------+------------------+----------------+
|          Clock Signal          |               Enable Signal              |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------------------------+------------------------------------------+------------------------------+------------------+----------------+
|  state_dut/cleaned_reg_i_2_n_0 |                                          |                              |                1 |              1 |
|  clk_out_de_BUFG               | state_dut/state_03_stable_i_1_n_0        | state_dut/hour_reg[0]_0      |                1 |              1 |
|  clk_out_de_BUFG               | state_dut/state_01_stable_i_1_n_0        | state_dut/hour_reg[0]_0      |                1 |              1 |
|  clk_IBUF_BUFG                 | lcd_inst/lcd_en2_out                     | lcd_inst/p_0_in              |                1 |              1 |
|  clk_out_de_BUFG               | state_dut/state_clean_stable_i_1_n_0     | state_dut/hour_reg[0]_0      |                1 |              1 |
|  clk_out_de_BUFG               | state_dut/state_02_stable_i_1_n_0        | state_dut/hour_reg[0]_0      |                1 |              1 |
|  clk_div_inst/CLK              |                                          | state_dut/reminder_reg       |                1 |              1 |
|  clk_en_inst/clk_out_en        |                                          | state_dut/hour_reg[0]_0      |                1 |              3 |
|  clk_out_de_BUFG               | state_dut/state_03_counter[3]_i_1_n_0    | state_dut/hour_reg[0]_0      |                1 |              4 |
|  clk_out_de_BUFG               | state_dut/state_02_counter[3]_i_1_n_0    | state_dut/hour_reg[0]_0      |                1 |              4 |
|  clk_IBUF_BUFG                 | key_dri_inst/column_debounce             | state_dut/hour_reg[0]_0      |                1 |              4 |
|  clk_out_de_BUFG               | state_dut/state_clean_counter[3]_i_1_n_0 | state_dut/hour_reg[0]_0      |                1 |              4 |
|  clk_IBUF_BUFG                 | key_dri_inst/row_int[3]_i_1_n_0          | state_dut/hour_reg[0]_0      |                1 |              4 |
|  clk_IBUF_BUFG                 | key_dri_inst/scan_key[3]_i_1_n_0         | state_dut/hour_reg[0]_0      |                1 |              4 |
|  clk_IBUF_BUFG                 | key_dri_inst/row_stable                  | state_dut/hour_reg[0]_0      |                1 |              4 |
|  clk_IBUF_BUFG                 | key_dri_inst/E[0]                        | state_dut/hour_reg[0]_0      |                2 |              4 |
|  clk_out_de_BUFG               | state_dut/state_01_counter[3]_i_1_n_0    | state_dut/hour_reg[0]_0      |                1 |              4 |
|  state_dut/display             |                                          |                              |                2 |              5 |
|  clk_out_de_BUFG               |                                          |                              |                4 |              5 |
|  clk_IBUF_BUFG                 | lcd_inst/lcd_clk_en_reg_n_0              | lcd_inst/p_0_in              |                1 |              5 |
|  clk_out_de_BUFG               | state_dut/sec[5]_i_1_n_0                 | state_dut/hour_reg[0]_0      |                3 |              6 |
|  clk_out_de_BUFG               | state_dut/min[5]_i_1_n_0                 | state_dut/hour_reg[0]_0      |                2 |              6 |
|  clk_IBUF_BUFG                 |                                          |                              |                5 |              6 |
|  clk_div_inst/CLK              |                                          | timer_inst/sec[5]_i_2__0_n_0 |                3 |              6 |
|  clk_div_inst/CLK              | timer_inst/min[5]_i_1__0_n_0             | timer_inst/sec[5]_i_2__0_n_0 |                3 |              6 |
|  clk_div_inst/CLK              | timer_inst/hour                          | timer_inst/sec[5]_i_2__0_n_0 |                2 |              6 |
|  clk_out_de_BUFG               | state_dut/hour[5]_i_1_n_0                | state_dut/hour_reg[0]_0      |                4 |              6 |
|  select[2]                     |                                          |                              |                3 |              7 |
| ~select[2]                     |                                          |                              |                2 |              7 |
|  clk_IBUF_BUFG                 | lcd_inst/time_count                      | state_dut/SR[0]              |                2 |              8 |
|  clk_out_de_BUFG               | state_dut/count[7]_i_1__1_n_0            | state_dut/hour_reg[0]_0      |                3 |              8 |
|  clk_IBUF_BUFG                 | key_dri_inst/row_debounce_cnt[7]_i_1_n_0 | state_dut/hour_reg[0]_0      |                3 |              8 |
|  clk_IBUF_BUFG                 | lcd_inst/g0_b0__1_n_0                    | lcd_inst/p_0_in              |                6 |              9 |
|  clk_IBUF_BUFG                 |                                          | lcd_inst/p_0_in              |               14 |             32 |
|  clk_IBUF_BUFG                 |                                          | state_dut/SR[0]              |                8 |             32 |
|  clk_IBUF_BUFG                 | power_timer[31]_i_1_n_0                  | state_dut/hour_reg[0]_0      |               11 |             32 |
|  clk_IBUF_BUFG                 | key_dri_inst/scan_key_cnt_reg_0_sn_1     | state_dut/hour_reg[0]_0      |                8 |             32 |
|  clk_IBUF_BUFG                 |                                          | state_dut/hour_reg[0]_0      |               27 |            104 |
+--------------------------------+------------------------------------------+------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     7 |
| 3      |                     1 |
| 4      |                     9 |
| 5      |                     3 |
| 6      |                     7 |
| 7      |                     2 |
| 8      |                     3 |
| 9      |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


