
AlbertsProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000033dc  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  0800357c  0800357c  0000457c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080035cc  080035cc  00005064  2**0
                  CONTENTS
  4 .ARM          00000008  080035cc  080035cc  000045cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080035d4  080035d4  00005064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080035d4  080035d4  000045d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080035d8  080035d8  000045d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  080035dc  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000260  20000064  08003640  00005064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002c4  08003640  000052c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005064  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006c43  00000000  00000000  00005094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016e9  00000000  00000000  0000bcd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000698  00000000  00000000  0000d3c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000004dc  00000000  00000000  0000da58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015988  00000000  00000000  0000df34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000085db  00000000  00000000  000238bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084c0d  00000000  00000000  0002be97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b0aa4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001e4c  00000000  00000000  000b0ae8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  000b2934  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000064 	.word	0x20000064
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003564 	.word	0x08003564

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000068 	.word	0x20000068
 80001dc:	08003564 	.word	0x08003564

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000570:	b580      	push	{r7, lr}
 8000572:	b084      	sub	sp, #16
 8000574:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000576:	f000 fe2d 	bl	80011d4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800057a:	f000 f86d 	bl	8000658 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800057e:	f000 f90b 	bl	8000798 <MX_GPIO_Init>
	MX_SPI1_Init();
 8000582:	f000 f8d3 	bl	800072c <MX_SPI1_Init>
	/* USER CODE BEGIN 2 */

	HAL_Delay(100);
 8000586:	2064      	movs	r0, #100	@ 0x64
 8000588:	f000 fe96 	bl	80012b8 <HAL_Delay>

	LORA_Init(&hspi1, LORA_NSS_GPIO_Port, LORA_NSS_Pin);
 800058c:	2220      	movs	r2, #32
 800058e:	492a      	ldr	r1, [pc, #168]	@ (8000638 <main+0xc8>)
 8000590:	482a      	ldr	r0, [pc, #168]	@ (800063c <main+0xcc>)
 8000592:	f000 f9a3 	bl	80008dc <LORA_Init>
	MS_Init(&hspi1, MS_NSS_GPIO_Port, MS_NSS_Pin);
 8000596:	2201      	movs	r2, #1
 8000598:	4929      	ldr	r1, [pc, #164]	@ (8000640 <main+0xd0>)
 800059a:	4828      	ldr	r0, [pc, #160]	@ (800063c <main+0xcc>)
 800059c:	f000 fadc 	bl	8000b58 <MS_Init>

	LED2_GPIO_Port->ODR |= LED2_Pin;
 80005a0:	4b28      	ldr	r3, [pc, #160]	@ (8000644 <main+0xd4>)
 80005a2:	695b      	ldr	r3, [r3, #20]
 80005a4:	4a27      	ldr	r2, [pc, #156]	@ (8000644 <main+0xd4>)
 80005a6:	f043 0301 	orr.w	r3, r3, #1
 80005aa:	6153      	str	r3, [r2, #20]
	LED3_GPIO_Port->ODR |= LED3_Pin;
 80005ac:	4b25      	ldr	r3, [pc, #148]	@ (8000644 <main+0xd4>)
 80005ae:	695b      	ldr	r3, [r3, #20]
 80005b0:	4a24      	ldr	r2, [pc, #144]	@ (8000644 <main+0xd4>)
 80005b2:	f043 0302 	orr.w	r3, r3, #2
 80005b6:	6153      	str	r3, [r2, #20]
	LED4_GPIO_Port->ODR |= LED4_Pin;
 80005b8:	4b22      	ldr	r3, [pc, #136]	@ (8000644 <main+0xd4>)
 80005ba:	695b      	ldr	r3, [r3, #20]
 80005bc:	4a21      	ldr	r2, [pc, #132]	@ (8000644 <main+0xd4>)
 80005be:	f043 0304 	orr.w	r3, r3, #4
 80005c2:	6153      	str	r3, [r2, #20]
	HAL_Delay(500);
 80005c4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80005c8:	f000 fe76 	bl	80012b8 <HAL_Delay>

	LED2_GPIO_Port->ODR &= ~LED2_Pin;
 80005cc:	4b1d      	ldr	r3, [pc, #116]	@ (8000644 <main+0xd4>)
 80005ce:	695b      	ldr	r3, [r3, #20]
 80005d0:	4a1c      	ldr	r2, [pc, #112]	@ (8000644 <main+0xd4>)
 80005d2:	f023 0301 	bic.w	r3, r3, #1
 80005d6:	6153      	str	r3, [r2, #20]
	LED3_GPIO_Port->ODR &= ~LED3_Pin;
 80005d8:	4b1a      	ldr	r3, [pc, #104]	@ (8000644 <main+0xd4>)
 80005da:	695b      	ldr	r3, [r3, #20]
 80005dc:	4a19      	ldr	r2, [pc, #100]	@ (8000644 <main+0xd4>)
 80005de:	f023 0302 	bic.w	r3, r3, #2
 80005e2:	6153      	str	r3, [r2, #20]
	LED4_GPIO_Port->ODR &= ~LED4_Pin;
 80005e4:	4b17      	ldr	r3, [pc, #92]	@ (8000644 <main+0xd4>)
 80005e6:	695b      	ldr	r3, [r3, #20]
 80005e8:	4a16      	ldr	r2, [pc, #88]	@ (8000644 <main+0xd4>)
 80005ea:	f023 0304 	bic.w	r3, r3, #4
 80005ee:	6153      	str	r3, [r2, #20]
	HAL_Delay(500);
 80005f0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80005f4:	f000 fe60 	bl	80012b8 <HAL_Delay>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		MS_ReadData(MS_Data);
 80005f8:	4813      	ldr	r0, [pc, #76]	@ (8000648 <main+0xd8>)
 80005fa:	f000 facf 	bl	8000b9c <MS_ReadData>

		SensorsData.press = MS_Data[0];
 80005fe:	4b12      	ldr	r3, [pc, #72]	@ (8000648 <main+0xd8>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	4a12      	ldr	r2, [pc, #72]	@ (800064c <main+0xdc>)
 8000604:	6013      	str	r3, [r2, #0]
		SensorsData.temp = MS_Data[1];
 8000606:	4b10      	ldr	r3, [pc, #64]	@ (8000648 <main+0xd8>)
 8000608:	685b      	ldr	r3, [r3, #4]
 800060a:	4a10      	ldr	r2, [pc, #64]	@ (800064c <main+0xdc>)
 800060c:	6053      	str	r3, [r2, #4]

		snprintf(buffer, 100, "%ld;%ld;", SensorsData.press, SensorsData.temp);
 800060e:	4b0f      	ldr	r3, [pc, #60]	@ (800064c <main+0xdc>)
 8000610:	681a      	ldr	r2, [r3, #0]
 8000612:	4b0e      	ldr	r3, [pc, #56]	@ (800064c <main+0xdc>)
 8000614:	685b      	ldr	r3, [r3, #4]
 8000616:	9300      	str	r3, [sp, #0]
 8000618:	4613      	mov	r3, r2
 800061a:	4a0d      	ldr	r2, [pc, #52]	@ (8000650 <main+0xe0>)
 800061c:	2164      	movs	r1, #100	@ 0x64
 800061e:	480d      	ldr	r0, [pc, #52]	@ (8000654 <main+0xe4>)
 8000620:	f002 faec 	bl	8002bfc <sniprintf>

		uint32_t intBuffer = (uint32_t) buffer;
 8000624:	4b0b      	ldr	r3, [pc, #44]	@ (8000654 <main+0xe4>)
 8000626:	607b      	str	r3, [r7, #4]

		LORA_TransmitData(intBuffer, 20);
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	2114      	movs	r1, #20
 800062c:	4618      	mov	r0, r3
 800062e:	f000 fa3b 	bl	8000aa8 <LORA_TransmitData>
	while (1) {
 8000632:	bf00      	nop
 8000634:	e7e0      	b.n	80005f8 <main+0x88>
 8000636:	bf00      	nop
 8000638:	40020800 	.word	0x40020800
 800063c:	20000080 	.word	0x20000080
 8000640:	40020400 	.word	0x40020400
 8000644:	40020000 	.word	0x40020000
 8000648:	200000d8 	.word	0x200000d8
 800064c:	200000e0 	.word	0x200000e0
 8000650:	0800357c 	.word	0x0800357c
 8000654:	200000e8 	.word	0x200000e8

08000658 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000658:	b580      	push	{r7, lr}
 800065a:	b094      	sub	sp, #80	@ 0x50
 800065c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800065e:	f107 0320 	add.w	r3, r7, #32
 8000662:	2230      	movs	r2, #48	@ 0x30
 8000664:	2100      	movs	r1, #0
 8000666:	4618      	mov	r0, r3
 8000668:	f002 fafc 	bl	8002c64 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800066c:	f107 030c 	add.w	r3, r7, #12
 8000670:	2200      	movs	r2, #0
 8000672:	601a      	str	r2, [r3, #0]
 8000674:	605a      	str	r2, [r3, #4]
 8000676:	609a      	str	r2, [r3, #8]
 8000678:	60da      	str	r2, [r3, #12]
 800067a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800067c:	2300      	movs	r3, #0
 800067e:	60bb      	str	r3, [r7, #8]
 8000680:	4b28      	ldr	r3, [pc, #160]	@ (8000724 <SystemClock_Config+0xcc>)
 8000682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000684:	4a27      	ldr	r2, [pc, #156]	@ (8000724 <SystemClock_Config+0xcc>)
 8000686:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800068a:	6413      	str	r3, [r2, #64]	@ 0x40
 800068c:	4b25      	ldr	r3, [pc, #148]	@ (8000724 <SystemClock_Config+0xcc>)
 800068e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000690:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000694:	60bb      	str	r3, [r7, #8]
 8000696:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000698:	2300      	movs	r3, #0
 800069a:	607b      	str	r3, [r7, #4]
 800069c:	4b22      	ldr	r3, [pc, #136]	@ (8000728 <SystemClock_Config+0xd0>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006a4:	4a20      	ldr	r2, [pc, #128]	@ (8000728 <SystemClock_Config+0xd0>)
 80006a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80006aa:	6013      	str	r3, [r2, #0]
 80006ac:	4b1e      	ldr	r3, [pc, #120]	@ (8000728 <SystemClock_Config+0xd0>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006b4:	607b      	str	r3, [r7, #4]
 80006b6:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006b8:	2301      	movs	r3, #1
 80006ba:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006bc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006c0:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006c2:	2302      	movs	r3, #2
 80006c4:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006c6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80006ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 25;
 80006cc:	2319      	movs	r3, #25
 80006ce:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 80006d0:	23a8      	movs	r3, #168	@ 0xa8
 80006d2:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006d4:	2302      	movs	r3, #2
 80006d6:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80006d8:	2304      	movs	r3, #4
 80006da:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80006dc:	f107 0320 	add.w	r3, r7, #32
 80006e0:	4618      	mov	r0, r3
 80006e2:	f001 f891 	bl	8001808 <HAL_RCC_OscConfig>
 80006e6:	4603      	mov	r3, r0
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d001      	beq.n	80006f0 <SystemClock_Config+0x98>
		Error_Handler();
 80006ec:	f000 f8f0 	bl	80008d0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80006f0:	230f      	movs	r3, #15
 80006f2:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006f4:	2302      	movs	r3, #2
 80006f6:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006f8:	2300      	movs	r3, #0
 80006fa:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000700:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000702:	2300      	movs	r3, #0
 8000704:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000706:	f107 030c 	add.w	r3, r7, #12
 800070a:	2102      	movs	r1, #2
 800070c:	4618      	mov	r0, r3
 800070e:	f001 faf3 	bl	8001cf8 <HAL_RCC_ClockConfig>
 8000712:	4603      	mov	r3, r0
 8000714:	2b00      	cmp	r3, #0
 8000716:	d001      	beq.n	800071c <SystemClock_Config+0xc4>
		Error_Handler();
 8000718:	f000 f8da 	bl	80008d0 <Error_Handler>
	}
}
 800071c:	bf00      	nop
 800071e:	3750      	adds	r7, #80	@ 0x50
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	40023800 	.word	0x40023800
 8000728:	40007000 	.word	0x40007000

0800072c <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8000730:	4b17      	ldr	r3, [pc, #92]	@ (8000790 <MX_SPI1_Init+0x64>)
 8000732:	4a18      	ldr	r2, [pc, #96]	@ (8000794 <MX_SPI1_Init+0x68>)
 8000734:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8000736:	4b16      	ldr	r3, [pc, #88]	@ (8000790 <MX_SPI1_Init+0x64>)
 8000738:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800073c:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800073e:	4b14      	ldr	r3, [pc, #80]	@ (8000790 <MX_SPI1_Init+0x64>)
 8000740:	2200      	movs	r2, #0
 8000742:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000744:	4b12      	ldr	r3, [pc, #72]	@ (8000790 <MX_SPI1_Init+0x64>)
 8000746:	2200      	movs	r2, #0
 8000748:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800074a:	4b11      	ldr	r3, [pc, #68]	@ (8000790 <MX_SPI1_Init+0x64>)
 800074c:	2200      	movs	r2, #0
 800074e:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000750:	4b0f      	ldr	r3, [pc, #60]	@ (8000790 <MX_SPI1_Init+0x64>)
 8000752:	2200      	movs	r2, #0
 8000754:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8000756:	4b0e      	ldr	r3, [pc, #56]	@ (8000790 <MX_SPI1_Init+0x64>)
 8000758:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800075c:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800075e:	4b0c      	ldr	r3, [pc, #48]	@ (8000790 <MX_SPI1_Init+0x64>)
 8000760:	2210      	movs	r2, #16
 8000762:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000764:	4b0a      	ldr	r3, [pc, #40]	@ (8000790 <MX_SPI1_Init+0x64>)
 8000766:	2200      	movs	r2, #0
 8000768:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800076a:	4b09      	ldr	r3, [pc, #36]	@ (8000790 <MX_SPI1_Init+0x64>)
 800076c:	2200      	movs	r2, #0
 800076e:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000770:	4b07      	ldr	r3, [pc, #28]	@ (8000790 <MX_SPI1_Init+0x64>)
 8000772:	2200      	movs	r2, #0
 8000774:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 10;
 8000776:	4b06      	ldr	r3, [pc, #24]	@ (8000790 <MX_SPI1_Init+0x64>)
 8000778:	220a      	movs	r2, #10
 800077a:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 800077c:	4804      	ldr	r0, [pc, #16]	@ (8000790 <MX_SPI1_Init+0x64>)
 800077e:	f001 fc67 	bl	8002050 <HAL_SPI_Init>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_SPI1_Init+0x60>
		Error_Handler();
 8000788:	f000 f8a2 	bl	80008d0 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 800078c:	bf00      	nop
 800078e:	bd80      	pop	{r7, pc}
 8000790:	20000080 	.word	0x20000080
 8000794:	40013000 	.word	0x40013000

08000798 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000798:	b580      	push	{r7, lr}
 800079a:	b08a      	sub	sp, #40	@ 0x28
 800079c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800079e:	f107 0314 	add.w	r3, r7, #20
 80007a2:	2200      	movs	r2, #0
 80007a4:	601a      	str	r2, [r3, #0]
 80007a6:	605a      	str	r2, [r3, #4]
 80007a8:	609a      	str	r2, [r3, #8]
 80007aa:	60da      	str	r2, [r3, #12]
 80007ac:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80007ae:	2300      	movs	r3, #0
 80007b0:	613b      	str	r3, [r7, #16]
 80007b2:	4b43      	ldr	r3, [pc, #268]	@ (80008c0 <MX_GPIO_Init+0x128>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b6:	4a42      	ldr	r2, [pc, #264]	@ (80008c0 <MX_GPIO_Init+0x128>)
 80007b8:	f043 0304 	orr.w	r3, r3, #4
 80007bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80007be:	4b40      	ldr	r3, [pc, #256]	@ (80008c0 <MX_GPIO_Init+0x128>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c2:	f003 0304 	and.w	r3, r3, #4
 80007c6:	613b      	str	r3, [r7, #16]
 80007c8:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80007ca:	2300      	movs	r3, #0
 80007cc:	60fb      	str	r3, [r7, #12]
 80007ce:	4b3c      	ldr	r3, [pc, #240]	@ (80008c0 <MX_GPIO_Init+0x128>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d2:	4a3b      	ldr	r2, [pc, #236]	@ (80008c0 <MX_GPIO_Init+0x128>)
 80007d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007da:	4b39      	ldr	r3, [pc, #228]	@ (80008c0 <MX_GPIO_Init+0x128>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007e2:	60fb      	str	r3, [r7, #12]
 80007e4:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80007e6:	2300      	movs	r3, #0
 80007e8:	60bb      	str	r3, [r7, #8]
 80007ea:	4b35      	ldr	r3, [pc, #212]	@ (80008c0 <MX_GPIO_Init+0x128>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ee:	4a34      	ldr	r2, [pc, #208]	@ (80008c0 <MX_GPIO_Init+0x128>)
 80007f0:	f043 0301 	orr.w	r3, r3, #1
 80007f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007f6:	4b32      	ldr	r3, [pc, #200]	@ (80008c0 <MX_GPIO_Init+0x128>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fa:	f003 0301 	and.w	r3, r3, #1
 80007fe:	60bb      	str	r3, [r7, #8]
 8000800:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000802:	2300      	movs	r3, #0
 8000804:	607b      	str	r3, [r7, #4]
 8000806:	4b2e      	ldr	r3, [pc, #184]	@ (80008c0 <MX_GPIO_Init+0x128>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080a:	4a2d      	ldr	r2, [pc, #180]	@ (80008c0 <MX_GPIO_Init+0x128>)
 800080c:	f043 0302 	orr.w	r3, r3, #2
 8000810:	6313      	str	r3, [r2, #48]	@ 0x30
 8000812:	4b2b      	ldr	r3, [pc, #172]	@ (80008c0 <MX_GPIO_Init+0x128>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000816:	f003 0302 	and.w	r3, r3, #2
 800081a:	607b      	str	r3, [r7, #4]
 800081c:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, PWR2_EN_Pin | WQ_NSS_Pin | LORA_NSS_Pin,
 800081e:	2201      	movs	r2, #1
 8000820:	2131      	movs	r1, #49	@ 0x31
 8000822:	4828      	ldr	r0, [pc, #160]	@ (80008c4 <MX_GPIO_Init+0x12c>)
 8000824:	f000 ffd6 	bl	80017d4 <HAL_GPIO_WritePin>
			GPIO_PIN_SET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, LED2_Pin | LED3_Pin | LED4_Pin, GPIO_PIN_RESET);
 8000828:	2200      	movs	r2, #0
 800082a:	2107      	movs	r1, #7
 800082c:	4826      	ldr	r0, [pc, #152]	@ (80008c8 <MX_GPIO_Init+0x130>)
 800082e:	f000 ffd1 	bl	80017d4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(WQ_HOLD_GPIO_Port, WQ_HOLD_Pin, GPIO_PIN_SET);
 8000832:	2201      	movs	r2, #1
 8000834:	2110      	movs	r1, #16
 8000836:	4824      	ldr	r0, [pc, #144]	@ (80008c8 <MX_GPIO_Init+0x130>)
 8000838:	f000 ffcc 	bl	80017d4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 800083c:	2201      	movs	r2, #1
 800083e:	f240 2107 	movw	r1, #519	@ 0x207
 8000842:	4822      	ldr	r0, [pc, #136]	@ (80008cc <MX_GPIO_Init+0x134>)
 8000844:	f000 ffc6 	bl	80017d4 <HAL_GPIO_WritePin>
	MS_NSS_Pin | LIS_NSS_Pin | LSM_NSS_Pin | ADC_NSS_Pin, GPIO_PIN_SET);

	/*Configure GPIO pins : PWR2_EN_Pin WQ_NSS_Pin LORA_NSS_Pin */
	GPIO_InitStruct.Pin = PWR2_EN_Pin | WQ_NSS_Pin | LORA_NSS_Pin;
 8000848:	2331      	movs	r3, #49	@ 0x31
 800084a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800084c:	2301      	movs	r3, #1
 800084e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000850:	2300      	movs	r3, #0
 8000852:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000854:	2300      	movs	r3, #0
 8000856:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000858:	f107 0314 	add.w	r3, r7, #20
 800085c:	4619      	mov	r1, r3
 800085e:	4819      	ldr	r0, [pc, #100]	@ (80008c4 <MX_GPIO_Init+0x12c>)
 8000860:	f000 fe34 	bl	80014cc <HAL_GPIO_Init>

	/*Configure GPIO pins : LED2_Pin LED3_Pin LED4_Pin WQ_HOLD_Pin */
	GPIO_InitStruct.Pin = LED2_Pin | LED3_Pin | LED4_Pin | WQ_HOLD_Pin;
 8000864:	2317      	movs	r3, #23
 8000866:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000868:	2301      	movs	r3, #1
 800086a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086c:	2300      	movs	r3, #0
 800086e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000870:	2300      	movs	r3, #0
 8000872:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000874:	f107 0314 	add.w	r3, r7, #20
 8000878:	4619      	mov	r1, r3
 800087a:	4813      	ldr	r0, [pc, #76]	@ (80008c8 <MX_GPIO_Init+0x130>)
 800087c:	f000 fe26 	bl	80014cc <HAL_GPIO_Init>

	/*Configure GPIO pins : MS_NSS_Pin LIS_NSS_Pin LSM_NSS_Pin ADC_NSS_Pin */
	GPIO_InitStruct.Pin = MS_NSS_Pin | LIS_NSS_Pin | LSM_NSS_Pin | ADC_NSS_Pin;
 8000880:	f240 2307 	movw	r3, #519	@ 0x207
 8000884:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000886:	2301      	movs	r3, #1
 8000888:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088a:	2300      	movs	r3, #0
 800088c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800088e:	2300      	movs	r3, #0
 8000890:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000892:	f107 0314 	add.w	r3, r7, #20
 8000896:	4619      	mov	r1, r3
 8000898:	480c      	ldr	r0, [pc, #48]	@ (80008cc <MX_GPIO_Init+0x134>)
 800089a:	f000 fe17 	bl	80014cc <HAL_GPIO_Init>

	/*Configure GPIO pins : SDIO_CD_Pin JMP_PROG_Pin */
	GPIO_InitStruct.Pin = SDIO_CD_Pin | JMP_PROG_Pin;
 800089e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80008a2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008a4:	2300      	movs	r3, #0
 80008a6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a8:	2300      	movs	r3, #0
 80008aa:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008ac:	f107 0314 	add.w	r3, r7, #20
 80008b0:	4619      	mov	r1, r3
 80008b2:	4806      	ldr	r0, [pc, #24]	@ (80008cc <MX_GPIO_Init+0x134>)
 80008b4:	f000 fe0a 	bl	80014cc <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 80008b8:	bf00      	nop
 80008ba:	3728      	adds	r7, #40	@ 0x28
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	40023800 	.word	0x40023800
 80008c4:	40020800 	.word	0x40020800
 80008c8:	40020000 	.word	0x40020000
 80008cc:	40020400 	.word	0x40020400

080008d0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008d4:	b672      	cpsid	i
}
 80008d6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80008d8:	bf00      	nop
 80008da:	e7fd      	b.n	80008d8 <Error_Handler+0x8>

080008dc <LORA_Init>:

uint8_t _loraReadReg(uint8_t reg);
void _loraWriteReg(uint8_t reg, uint8_t data);

uint8_t LORA_Init(SPI_HandleTypeDef *hspi, GPIO_TypeDef *NSS_PORT,
		uint16_t NSS_PIN) {
 80008dc:	b580      	push	{r7, lr}
 80008de:	b086      	sub	sp, #24
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	60f8      	str	r0, [r7, #12]
 80008e4:	60b9      	str	r1, [r7, #8]
 80008e6:	4613      	mov	r3, r2
 80008e8:	80fb      	strh	r3, [r7, #6]

	_hspi = hspi;
 80008ea:	4a32      	ldr	r2, [pc, #200]	@ (80009b4 <LORA_Init+0xd8>)
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	6013      	str	r3, [r2, #0]
	_nssPort = NSS_PORT;
 80008f0:	4a31      	ldr	r2, [pc, #196]	@ (80009b8 <LORA_Init+0xdc>)
 80008f2:	68bb      	ldr	r3, [r7, #8]
 80008f4:	6013      	str	r3, [r2, #0]
	_nssPin = NSS_PIN;
 80008f6:	4a31      	ldr	r2, [pc, #196]	@ (80009bc <LORA_Init+0xe0>)
 80008f8:	88fb      	ldrh	r3, [r7, #6]
 80008fa:	8013      	strh	r3, [r2, #0]

	if (_loraReadReg(LORA_REG_VERSION) != LORA_SEMTECH_ID)
 80008fc:	2042      	movs	r0, #66	@ 0x42
 80008fe:	f000 f861 	bl	80009c4 <_loraReadReg>
 8000902:	4603      	mov	r3, r0
 8000904:	2b12      	cmp	r3, #18
 8000906:	d001      	beq.n	800090c <LORA_Init+0x30>
		return 1;
 8000908:	2301      	movs	r3, #1
 800090a:	e04e      	b.n	80009aa <LORA_Init+0xce>

	_loraWriteReg(LORA_REG_OP_MODE, LORA_MODE_SLEEP);
 800090c:	2100      	movs	r1, #0
 800090e:	2001      	movs	r0, #1
 8000910:	f000 f88e 	bl	8000a30 <_loraWriteReg>

	_loraWriteReg(LORA_REG_OP_MODE,
 8000914:	2188      	movs	r1, #136	@ 0x88
 8000916:	2001      	movs	r0, #1
 8000918:	f000 f88a 	bl	8000a30 <_loraWriteReg>
			(LORA_SET_LoRa << 7) | (LORA_SET_LOW_FREQ << 3));

	uint32_t _lora_Frf = (LORA_SET_FREQ << 19) / 32;
 800091c:	4b28      	ldr	r3, [pc, #160]	@ (80009c0 <LORA_Init+0xe4>)
 800091e:	617b      	str	r3, [r7, #20]

	_loraWriteReg(LORA_REG_FR, _lora_Frf >> 16);
 8000920:	697b      	ldr	r3, [r7, #20]
 8000922:	0c1b      	lsrs	r3, r3, #16
 8000924:	b2db      	uxtb	r3, r3
 8000926:	4619      	mov	r1, r3
 8000928:	2006      	movs	r0, #6
 800092a:	f000 f881 	bl	8000a30 <_loraWriteReg>
	_loraWriteReg(LORA_REG_FR + 1, _lora_Frf >> 8);
 800092e:	697b      	ldr	r3, [r7, #20]
 8000930:	0a1b      	lsrs	r3, r3, #8
 8000932:	b2db      	uxtb	r3, r3
 8000934:	4619      	mov	r1, r3
 8000936:	2007      	movs	r0, #7
 8000938:	f000 f87a 	bl	8000a30 <_loraWriteReg>
	_loraWriteReg(LORA_REG_FR + 2, _lora_Frf);
 800093c:	697b      	ldr	r3, [r7, #20]
 800093e:	b2db      	uxtb	r3, r3
 8000940:	4619      	mov	r1, r3
 8000942:	2008      	movs	r0, #8
 8000944:	f000 f874 	bl	8000a30 <_loraWriteReg>

	_loraWriteReg(LORA_REG_PA_CONFIG,
 8000948:	21ff      	movs	r1, #255	@ 0xff
 800094a:	2009      	movs	r0, #9
 800094c:	f000 f870 	bl	8000a30 <_loraWriteReg>
			(LORA_SET_PA_SEL << 7) | (LORA_SET_MAX_POWER << 4)
					| (LORA_SET_OUT_POWER));

	_loraWriteReg(LORA_REG_OCP, (LORA_SET_OCP_ON << 5) | LORA_SET_OCP_TRIM);
 8000950:	210b      	movs	r1, #11
 8000952:	200b      	movs	r0, #11
 8000954:	f000 f86c 	bl	8000a30 <_loraWriteReg>

	_loraWriteReg(LORA_REG_LNA, LORA_SET_LNA_GAIN << 5);
 8000958:	2120      	movs	r1, #32
 800095a:	200c      	movs	r0, #12
 800095c:	f000 f868 	bl	8000a30 <_loraWriteReg>

	_loraWriteReg(LORA_REG_FIFO_TX, LORA_SET_FIFO_TX_BASE_ADDR);
 8000960:	21ff      	movs	r1, #255	@ 0xff
 8000962:	200e      	movs	r0, #14
 8000964:	f000 f864 	bl	8000a30 <_loraWriteReg>
	_loraWriteReg(LORA_REG_FIFO_RX, LORA_SET_FIFO_RX_BASE_ADDR);
 8000968:	2100      	movs	r1, #0
 800096a:	200f      	movs	r0, #15
 800096c:	f000 f860 	bl	8000a30 <_loraWriteReg>

	_loraWriteReg(LORA_REG_MODEM_CON,
 8000970:	2182      	movs	r1, #130	@ 0x82
 8000972:	201d      	movs	r0, #29
 8000974:	f000 f85c 	bl	8000a30 <_loraWriteReg>
			(LORA_SET_MODEM_CON_BW << 4) | (LORA_SET_MODEM_CON_COD_RATE << 1)
					| LORA_SET_MODEM_CON_HEADER_MODE_ON);

	_loraWriteReg(LORA_REG_MODEM_CON2,
 8000978:	2170      	movs	r1, #112	@ 0x70
 800097a:	201e      	movs	r0, #30
 800097c:	f000 f858 	bl	8000a30 <_loraWriteReg>
			(LORA_SET_MODEM_CON2_SPEAD_FACT << 4)
					| (LORA_SET_MODEM_CON2_CRC << 2));

	_loraWriteReg(LORA_REG_PREAMBLE_MSB, LORA_SET_PREAMBLE >> 8);
 8000980:	2100      	movs	r1, #0
 8000982:	2020      	movs	r0, #32
 8000984:	f000 f854 	bl	8000a30 <_loraWriteReg>
	_loraWriteReg(LORA_REG_PREAMBLE_MSB + 1, LORA_SET_PREAMBLE);
 8000988:	2106      	movs	r1, #6
 800098a:	2021      	movs	r0, #33	@ 0x21
 800098c:	f000 f850 	bl	8000a30 <_loraWriteReg>

	_loraWriteReg(LORA_REG_PAYLOAD, LORA_SET_PAYLOAD);
 8000990:	213c      	movs	r1, #60	@ 0x3c
 8000992:	2022      	movs	r0, #34	@ 0x22
 8000994:	f000 f84c 	bl	8000a30 <_loraWriteReg>
	_loraWriteReg(LORA_REG_MAX_PAYLOAD, LORA_SET_MAX_PAYLOAD);
 8000998:	213c      	movs	r1, #60	@ 0x3c
 800099a:	2023      	movs	r0, #35	@ 0x23
 800099c:	f000 f848 	bl	8000a30 <_loraWriteReg>

	_loraWriteReg(LORA_REG_OP_MODE, LORA_MODE_RX_CONT);
 80009a0:	2105      	movs	r1, #5
 80009a2:	2001      	movs	r0, #1
 80009a4:	f000 f844 	bl	8000a30 <_loraWriteReg>

	return 0;
 80009a8:	2300      	movs	r3, #0
}
 80009aa:	4618      	mov	r0, r3
 80009ac:	3718      	adds	r7, #24
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	bf00      	nop
 80009b4:	2000014c 	.word	0x2000014c
 80009b8:	20000150 	.word	0x20000150
 80009bc:	20000154 	.word	0x20000154
 80009c0:	006c4000 	.word	0x006c4000

080009c4 <_loraReadReg>:

uint8_t _loraReadReg(uint8_t reg) {
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	4603      	mov	r3, r0
 80009cc:	71fb      	strb	r3, [r7, #7]
	_nssPort->ODR &= ~_nssPin; // nss 0
 80009ce:	4b15      	ldr	r3, [pc, #84]	@ (8000a24 <_loraReadReg+0x60>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	695a      	ldr	r2, [r3, #20]
 80009d4:	4b14      	ldr	r3, [pc, #80]	@ (8000a28 <_loraReadReg+0x64>)
 80009d6:	881b      	ldrh	r3, [r3, #0]
 80009d8:	43db      	mvns	r3, r3
 80009da:	4619      	mov	r1, r3
 80009dc:	4b11      	ldr	r3, [pc, #68]	@ (8000a24 <_loraReadReg+0x60>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	400a      	ands	r2, r1
 80009e2:	615a      	str	r2, [r3, #20]
	HAL_SPI_Transmit(_hspi, &reg, 1, 1000);
 80009e4:	4b11      	ldr	r3, [pc, #68]	@ (8000a2c <_loraReadReg+0x68>)
 80009e6:	6818      	ldr	r0, [r3, #0]
 80009e8:	1df9      	adds	r1, r7, #7
 80009ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009ee:	2201      	movs	r2, #1
 80009f0:	f001 fbb7 	bl	8002162 <HAL_SPI_Transmit>
	HAL_SPI_Receive(_hspi, &reg, 1, 1000);
 80009f4:	4b0d      	ldr	r3, [pc, #52]	@ (8000a2c <_loraReadReg+0x68>)
 80009f6:	6818      	ldr	r0, [r3, #0]
 80009f8:	1df9      	adds	r1, r7, #7
 80009fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009fe:	2201      	movs	r2, #1
 8000a00:	f001 fcf2 	bl	80023e8 <HAL_SPI_Receive>
	_nssPort->ODR |= _nssPin; // nss 1
 8000a04:	4b07      	ldr	r3, [pc, #28]	@ (8000a24 <_loraReadReg+0x60>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	695a      	ldr	r2, [r3, #20]
 8000a0a:	4b07      	ldr	r3, [pc, #28]	@ (8000a28 <_loraReadReg+0x64>)
 8000a0c:	881b      	ldrh	r3, [r3, #0]
 8000a0e:	4619      	mov	r1, r3
 8000a10:	4b04      	ldr	r3, [pc, #16]	@ (8000a24 <_loraReadReg+0x60>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	430a      	orrs	r2, r1
 8000a16:	615a      	str	r2, [r3, #20]
	return reg;
 8000a18:	79fb      	ldrb	r3, [r7, #7]
}
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	3708      	adds	r7, #8
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	20000150 	.word	0x20000150
 8000a28:	20000154 	.word	0x20000154
 8000a2c:	2000014c 	.word	0x2000014c

08000a30 <_loraWriteReg>:

void _loraWriteReg(uint8_t reg, uint8_t data) {
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	4603      	mov	r3, r0
 8000a38:	460a      	mov	r2, r1
 8000a3a:	71fb      	strb	r3, [r7, #7]
 8000a3c:	4613      	mov	r3, r2
 8000a3e:	71bb      	strb	r3, [r7, #6]
	reg |= 1 << 7;
 8000a40:	79fb      	ldrb	r3, [r7, #7]
 8000a42:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000a46:	b2db      	uxtb	r3, r3
 8000a48:	71fb      	strb	r3, [r7, #7]
	_nssPort->ODR &= ~_nssPin; // nss 0
 8000a4a:	4b14      	ldr	r3, [pc, #80]	@ (8000a9c <_loraWriteReg+0x6c>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	695a      	ldr	r2, [r3, #20]
 8000a50:	4b13      	ldr	r3, [pc, #76]	@ (8000aa0 <_loraWriteReg+0x70>)
 8000a52:	881b      	ldrh	r3, [r3, #0]
 8000a54:	43db      	mvns	r3, r3
 8000a56:	4619      	mov	r1, r3
 8000a58:	4b10      	ldr	r3, [pc, #64]	@ (8000a9c <_loraWriteReg+0x6c>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	400a      	ands	r2, r1
 8000a5e:	615a      	str	r2, [r3, #20]
	HAL_SPI_Transmit(_hspi, &reg, 1, 1000);
 8000a60:	4b10      	ldr	r3, [pc, #64]	@ (8000aa4 <_loraWriteReg+0x74>)
 8000a62:	6818      	ldr	r0, [r3, #0]
 8000a64:	1df9      	adds	r1, r7, #7
 8000a66:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a6a:	2201      	movs	r2, #1
 8000a6c:	f001 fb79 	bl	8002162 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(_hspi, &data, 1, 1000);
 8000a70:	4b0c      	ldr	r3, [pc, #48]	@ (8000aa4 <_loraWriteReg+0x74>)
 8000a72:	6818      	ldr	r0, [r3, #0]
 8000a74:	1db9      	adds	r1, r7, #6
 8000a76:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	f001 fb71 	bl	8002162 <HAL_SPI_Transmit>
	_nssPort->ODR |= _nssPin; // nss 1
 8000a80:	4b06      	ldr	r3, [pc, #24]	@ (8000a9c <_loraWriteReg+0x6c>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	695a      	ldr	r2, [r3, #20]
 8000a86:	4b06      	ldr	r3, [pc, #24]	@ (8000aa0 <_loraWriteReg+0x70>)
 8000a88:	881b      	ldrh	r3, [r3, #0]
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	4b03      	ldr	r3, [pc, #12]	@ (8000a9c <_loraWriteReg+0x6c>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	430a      	orrs	r2, r1
 8000a92:	615a      	str	r2, [r3, #20]
}
 8000a94:	bf00      	nop
 8000a96:	3708      	adds	r7, #8
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	20000150 	.word	0x20000150
 8000aa0:	20000154 	.word	0x20000154
 8000aa4:	2000014c 	.word	0x2000014c

08000aa8 <LORA_TransmitData>:
		return packetSize;
	}
	return 0;
}

void LORA_TransmitData(uint8_t *data, uint8_t size) {
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b084      	sub	sp, #16
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
 8000ab0:	460b      	mov	r3, r1
 8000ab2:	70fb      	strb	r3, [r7, #3]

	_loraWriteReg(LORA_REG_FIFO_ADDR_PTR, LORA_SET_FIFO_TX_BASE_ADDR);
 8000ab4:	21ff      	movs	r1, #255	@ 0xff
 8000ab6:	200d      	movs	r0, #13
 8000ab8:	f7ff ffba 	bl	8000a30 <_loraWriteReg>
	_loraWriteReg(LORA_REG_PAYLOAD, size);
 8000abc:	78fb      	ldrb	r3, [r7, #3]
 8000abe:	4619      	mov	r1, r3
 8000ac0:	2022      	movs	r0, #34	@ 0x22
 8000ac2:	f7ff ffb5 	bl	8000a30 <_loraWriteReg>

	uint8_t regFifo = LORA_REG_FIFO | (1 << 7);
 8000ac6:	2380      	movs	r3, #128	@ 0x80
 8000ac8:	73fb      	strb	r3, [r7, #15]
	_nssPort->ODR &= ~_nssPin; // nss 0
 8000aca:	4b20      	ldr	r3, [pc, #128]	@ (8000b4c <LORA_TransmitData+0xa4>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	695a      	ldr	r2, [r3, #20]
 8000ad0:	4b1f      	ldr	r3, [pc, #124]	@ (8000b50 <LORA_TransmitData+0xa8>)
 8000ad2:	881b      	ldrh	r3, [r3, #0]
 8000ad4:	43db      	mvns	r3, r3
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	4b1c      	ldr	r3, [pc, #112]	@ (8000b4c <LORA_TransmitData+0xa4>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	400a      	ands	r2, r1
 8000ade:	615a      	str	r2, [r3, #20]
	HAL_SPI_Transmit(_hspi, &regFifo, 1, 1000);
 8000ae0:	4b1c      	ldr	r3, [pc, #112]	@ (8000b54 <LORA_TransmitData+0xac>)
 8000ae2:	6818      	ldr	r0, [r3, #0]
 8000ae4:	f107 010f 	add.w	r1, r7, #15
 8000ae8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000aec:	2201      	movs	r2, #1
 8000aee:	f001 fb38 	bl	8002162 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(_hspi, data, size, 1000);
 8000af2:	4b18      	ldr	r3, [pc, #96]	@ (8000b54 <LORA_TransmitData+0xac>)
 8000af4:	6818      	ldr	r0, [r3, #0]
 8000af6:	78fb      	ldrb	r3, [r7, #3]
 8000af8:	b29a      	uxth	r2, r3
 8000afa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000afe:	6879      	ldr	r1, [r7, #4]
 8000b00:	f001 fb2f 	bl	8002162 <HAL_SPI_Transmit>
	_nssPort->ODR |= _nssPin; // nss 1
 8000b04:	4b11      	ldr	r3, [pc, #68]	@ (8000b4c <LORA_TransmitData+0xa4>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	695a      	ldr	r2, [r3, #20]
 8000b0a:	4b11      	ldr	r3, [pc, #68]	@ (8000b50 <LORA_TransmitData+0xa8>)
 8000b0c:	881b      	ldrh	r3, [r3, #0]
 8000b0e:	4619      	mov	r1, r3
 8000b10:	4b0e      	ldr	r3, [pc, #56]	@ (8000b4c <LORA_TransmitData+0xa4>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	430a      	orrs	r2, r1
 8000b16:	615a      	str	r2, [r3, #20]

	_loraWriteReg(LORA_REG_OP_MODE, LORA_MODE_TX);
 8000b18:	2103      	movs	r1, #3
 8000b1a:	2001      	movs	r0, #1
 8000b1c:	f7ff ff88 	bl	8000a30 <_loraWriteReg>
	while(!(_loraReadReg(LORA_REG_FLAGS) & LORA_FLAGS_TX_DONE));
 8000b20:	bf00      	nop
 8000b22:	2012      	movs	r0, #18
 8000b24:	f7ff ff4e 	bl	80009c4 <_loraReadReg>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	f003 0308 	and.w	r3, r3, #8
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d0f7      	beq.n	8000b22 <LORA_TransmitData+0x7a>
	_loraWriteReg(LORA_REG_FLAGS, LORA_FLAGS_TX_DONE);
 8000b32:	2108      	movs	r1, #8
 8000b34:	2012      	movs	r0, #18
 8000b36:	f7ff ff7b 	bl	8000a30 <_loraWriteReg>

	_loraWriteReg(LORA_REG_OP_MODE, LORA_MODE_RX_CONT);
 8000b3a:	2105      	movs	r1, #5
 8000b3c:	2001      	movs	r0, #1
 8000b3e:	f7ff ff77 	bl	8000a30 <_loraWriteReg>

}
 8000b42:	bf00      	nop
 8000b44:	3710      	adds	r7, #16
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	20000150 	.word	0x20000150
 8000b50:	20000154 	.word	0x20000154
 8000b54:	2000014c 	.word	0x2000014c

08000b58 <MS_Init>:
void _msSendCmdGetData16(uint8_t cmd, uint16_t bufer[], uint8_t i);
void _msSendCmdGetData32(uint8_t cmd, uint32_t bufer[]);

//real

void MS_Init(SPI_HandleTypeDef *hspi, GPIO_TypeDef *port, uint16_t pin) {
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b084      	sub	sp, #16
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	60f8      	str	r0, [r7, #12]
 8000b60:	60b9      	str	r1, [r7, #8]
 8000b62:	4613      	mov	r3, r2
 8000b64:	80fb      	strh	r3, [r7, #6]

	_ms_hspi1 = hspi;
 8000b66:	4a09      	ldr	r2, [pc, #36]	@ (8000b8c <MS_Init+0x34>)
 8000b68:	68fb      	ldr	r3, [r7, #12]
 8000b6a:	6013      	str	r3, [r2, #0]
	_ms_nssPort = port;
 8000b6c:	4a08      	ldr	r2, [pc, #32]	@ (8000b90 <MS_Init+0x38>)
 8000b6e:	68bb      	ldr	r3, [r7, #8]
 8000b70:	6013      	str	r3, [r2, #0]
	_ms_nssPin = pin;
 8000b72:	4a08      	ldr	r2, [pc, #32]	@ (8000b94 <MS_Init+0x3c>)
 8000b74:	88fb      	ldrh	r3, [r7, #6]
 8000b76:	8013      	strh	r3, [r2, #0]

	_msSendCmd(MS_RESET);
 8000b78:	201e      	movs	r0, #30
 8000b7a:	f000 f907 	bl	8000d8c <_msSendCmd>

	_msReadProm(_calibrCoeff);
 8000b7e:	4806      	ldr	r0, [pc, #24]	@ (8000b98 <MS_Init+0x40>)
 8000b80:	f000 f82c 	bl	8000bdc <_msReadProm>

}
 8000b84:	bf00      	nop
 8000b86:	3710      	adds	r7, #16
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	20000158 	.word	0x20000158
 8000b90:	2000015c 	.word	0x2000015c
 8000b94:	20000160 	.word	0x20000160
 8000b98:	20000164 	.word	0x20000164

08000b9c <MS_ReadData>:

void MS_ReadData(int32_t endBufer[]) {
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b084      	sub	sp, #16
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
	uint32_t startPressTemp[2];

	_msReadAdc(startPressTemp);
 8000ba4:	f107 0308 	add.w	r3, r7, #8
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f000 f80a 	bl	8000bc2 <_msReadAdc>
	_calculate(startPressTemp, endBufer);
 8000bae:	f107 0308 	add.w	r3, r7, #8
 8000bb2:	6879      	ldr	r1, [r7, #4]
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f000 f845 	bl	8000c44 <_calculate>

}
 8000bba:	bf00      	nop
 8000bbc:	3710      	adds	r7, #16
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}

08000bc2 <_msReadAdc>:

void _msReadAdc(uint32_t bufForPresTemp[]) {
 8000bc2:	b580      	push	{r7, lr}
 8000bc4:	b082      	sub	sp, #8
 8000bc6:	af00      	add	r7, sp, #0
 8000bc8:	6078      	str	r0, [r7, #4]
	_msSendCmdGetData32(MS_ADC_READ, bufForPresTemp);
 8000bca:	6879      	ldr	r1, [r7, #4]
 8000bcc:	2000      	movs	r0, #0
 8000bce:	f000 f95b 	bl	8000e88 <_msSendCmdGetData32>
}
 8000bd2:	bf00      	nop
 8000bd4:	3708      	adds	r7, #8
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
	...

08000bdc <_msReadProm>:

void _msReadProm(uint16_t bufForCalibrCoef[]) {
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b082      	sub	sp, #8
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
	_msSendCmdGetData16(ADRS[1], bufForCalibrCoef, 1);
 8000be4:	4b16      	ldr	r3, [pc, #88]	@ (8000c40 <_msReadProm+0x64>)
 8000be6:	785b      	ldrb	r3, [r3, #1]
 8000be8:	2201      	movs	r2, #1
 8000bea:	6879      	ldr	r1, [r7, #4]
 8000bec:	4618      	mov	r0, r3
 8000bee:	f000 f8f9 	bl	8000de4 <_msSendCmdGetData16>
	_msSendCmdGetData16(ADRS[2], bufForCalibrCoef, 2);
 8000bf2:	4b13      	ldr	r3, [pc, #76]	@ (8000c40 <_msReadProm+0x64>)
 8000bf4:	789b      	ldrb	r3, [r3, #2]
 8000bf6:	2202      	movs	r2, #2
 8000bf8:	6879      	ldr	r1, [r7, #4]
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f000 f8f2 	bl	8000de4 <_msSendCmdGetData16>
	_msSendCmdGetData16(ADRS[3], bufForCalibrCoef, 3);
 8000c00:	4b0f      	ldr	r3, [pc, #60]	@ (8000c40 <_msReadProm+0x64>)
 8000c02:	78db      	ldrb	r3, [r3, #3]
 8000c04:	2203      	movs	r2, #3
 8000c06:	6879      	ldr	r1, [r7, #4]
 8000c08:	4618      	mov	r0, r3
 8000c0a:	f000 f8eb 	bl	8000de4 <_msSendCmdGetData16>
	_msSendCmdGetData16(ADRS[4], bufForCalibrCoef, 4);
 8000c0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000c40 <_msReadProm+0x64>)
 8000c10:	791b      	ldrb	r3, [r3, #4]
 8000c12:	2204      	movs	r2, #4
 8000c14:	6879      	ldr	r1, [r7, #4]
 8000c16:	4618      	mov	r0, r3
 8000c18:	f000 f8e4 	bl	8000de4 <_msSendCmdGetData16>
	_msSendCmdGetData16(ADRS[5], bufForCalibrCoef, 5);
 8000c1c:	4b08      	ldr	r3, [pc, #32]	@ (8000c40 <_msReadProm+0x64>)
 8000c1e:	795b      	ldrb	r3, [r3, #5]
 8000c20:	2205      	movs	r2, #5
 8000c22:	6879      	ldr	r1, [r7, #4]
 8000c24:	4618      	mov	r0, r3
 8000c26:	f000 f8dd 	bl	8000de4 <_msSendCmdGetData16>
	_msSendCmdGetData16(ADRS[6], bufForCalibrCoef, 6);
 8000c2a:	4b05      	ldr	r3, [pc, #20]	@ (8000c40 <_msReadProm+0x64>)
 8000c2c:	799b      	ldrb	r3, [r3, #6]
 8000c2e:	2206      	movs	r2, #6
 8000c30:	6879      	ldr	r1, [r7, #4]
 8000c32:	4618      	mov	r0, r3
 8000c34:	f000 f8d6 	bl	8000de4 <_msSendCmdGetData16>
}
 8000c38:	bf00      	nop
 8000c3a:	3708      	adds	r7, #8
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	20000000 	.word	0x20000000

08000c44 <_calculate>:

void _calculate(uint32_t dataWithPressTemp[], int32_t bufer[]) {
 8000c44:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8000c48:	b095      	sub	sp, #84	@ 0x54
 8000c4a:	af00      	add	r7, sp, #0
 8000c4c:	6278      	str	r0, [r7, #36]	@ 0x24
 8000c4e:	6239      	str	r1, [r7, #32]
	uint32_t D1 = dataWithPressTemp[0];
 8000c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	64fb      	str	r3, [r7, #76]	@ 0x4c
	uint32_t D2 = dataWithPressTemp[1];
 8000c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c58:	685b      	ldr	r3, [r3, #4]
 8000c5a:	64bb      	str	r3, [r7, #72]	@ 0x48

	int32_t dT = D2 - (_calibrCoeff[5] * (2 << 7));
 8000c5c:	4b48      	ldr	r3, [pc, #288]	@ (8000d80 <_calculate+0x13c>)
 8000c5e:	895b      	ldrh	r3, [r3, #10]
 8000c60:	021b      	lsls	r3, r3, #8
 8000c62:	461a      	mov	r2, r3
 8000c64:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000c66:	1a9b      	subs	r3, r3, r2
 8000c68:	647b      	str	r3, [r7, #68]	@ 0x44
	int32_t TEMP = 2000 + dT * _calibrCoeff[6] / (2 << 22);
 8000c6a:	4b45      	ldr	r3, [pc, #276]	@ (8000d80 <_calculate+0x13c>)
 8000c6c:	899b      	ldrh	r3, [r3, #12]
 8000c6e:	461a      	mov	r2, r3
 8000c70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000c72:	fb02 f303 	mul.w	r3, r2, r3
 8000c76:	461a      	mov	r2, r3
 8000c78:	2a00      	cmp	r2, #0
 8000c7a:	da02      	bge.n	8000c82 <_calculate+0x3e>
 8000c7c:	4b41      	ldr	r3, [pc, #260]	@ (8000d84 <_calculate+0x140>)
 8000c7e:	4413      	add	r3, r2
 8000c80:	461a      	mov	r2, r3
 8000c82:	15d3      	asrs	r3, r2, #23
 8000c84:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8000c88:	643b      	str	r3, [r7, #64]	@ 0x40

	int64_t OFF = _calibrCoeff[2] * (2 << 15)
 8000c8a:	4b3d      	ldr	r3, [pc, #244]	@ (8000d80 <_calculate+0x13c>)
 8000c8c:	889b      	ldrh	r3, [r3, #4]
 8000c8e:	0419      	lsls	r1, r3, #16
			+ (_calibrCoeff[4] * dT) / (2 << 6);
 8000c90:	4b3b      	ldr	r3, [pc, #236]	@ (8000d80 <_calculate+0x13c>)
 8000c92:	891b      	ldrh	r3, [r3, #8]
 8000c94:	461a      	mov	r2, r3
 8000c96:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000c98:	fb02 f303 	mul.w	r3, r2, r3
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	da00      	bge.n	8000ca2 <_calculate+0x5e>
 8000ca0:	337f      	adds	r3, #127	@ 0x7f
 8000ca2:	11db      	asrs	r3, r3, #7
 8000ca4:	440b      	add	r3, r1
	int64_t OFF = _calibrCoeff[2] * (2 << 15)
 8000ca6:	17da      	asrs	r2, r3, #31
 8000ca8:	613b      	str	r3, [r7, #16]
 8000caa:	617a      	str	r2, [r7, #20]
 8000cac:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000cb0:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38

	int64_t SENS = _calibrCoeff[1] * (2 << 14)
 8000cb4:	4b32      	ldr	r3, [pc, #200]	@ (8000d80 <_calculate+0x13c>)
 8000cb6:	885b      	ldrh	r3, [r3, #2]
 8000cb8:	03d9      	lsls	r1, r3, #15
			+ (_calibrCoeff[3] * dT) / (2 << 7);
 8000cba:	4b31      	ldr	r3, [pc, #196]	@ (8000d80 <_calculate+0x13c>)
 8000cbc:	88db      	ldrh	r3, [r3, #6]
 8000cbe:	461a      	mov	r2, r3
 8000cc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000cc2:	fb02 f303 	mul.w	r3, r2, r3
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	da00      	bge.n	8000ccc <_calculate+0x88>
 8000cca:	33ff      	adds	r3, #255	@ 0xff
 8000ccc:	121b      	asrs	r3, r3, #8
 8000cce:	440b      	add	r3, r1
	int64_t SENS = _calibrCoeff[1] * (2 << 14)
 8000cd0:	17da      	asrs	r2, r3, #31
 8000cd2:	60bb      	str	r3, [r7, #8]
 8000cd4:	60fa      	str	r2, [r7, #12]
 8000cd6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000cda:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

	int32_t PRES = (D1 * SENS / (2 << 20) - OFF) / (2 << 14);
 8000cde:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	4698      	mov	r8, r3
 8000ce4:	4691      	mov	r9, r2
 8000ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ce8:	fb09 f203 	mul.w	r2, r9, r3
 8000cec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000cee:	fb08 f303 	mul.w	r3, r8, r3
 8000cf2:	4413      	add	r3, r2
 8000cf4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000cf6:	fba2 4508 	umull	r4, r5, r2, r8
 8000cfa:	442b      	add	r3, r5
 8000cfc:	461d      	mov	r5, r3
 8000cfe:	4622      	mov	r2, r4
 8000d00:	462b      	mov	r3, r5
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	da07      	bge.n	8000d16 <_calculate+0xd2>
 8000d06:	4920      	ldr	r1, [pc, #128]	@ (8000d88 <_calculate+0x144>)
 8000d08:	1851      	adds	r1, r2, r1
 8000d0a:	6039      	str	r1, [r7, #0]
 8000d0c:	f143 0300 	adc.w	r3, r3, #0
 8000d10:	607b      	str	r3, [r7, #4]
 8000d12:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000d16:	f04f 0000 	mov.w	r0, #0
 8000d1a:	f04f 0100 	mov.w	r1, #0
 8000d1e:	0d50      	lsrs	r0, r2, #21
 8000d20:	ea40 20c3 	orr.w	r0, r0, r3, lsl #11
 8000d24:	1559      	asrs	r1, r3, #21
 8000d26:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8000d2a:	1a84      	subs	r4, r0, r2
 8000d2c:	61bc      	str	r4, [r7, #24]
 8000d2e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d32:	61fb      	str	r3, [r7, #28]
 8000d34:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	da07      	bge.n	8000d4c <_calculate+0x108>
 8000d3c:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8000d40:	eb12 0a01 	adds.w	sl, r2, r1
 8000d44:	f143 0b00 	adc.w	fp, r3, #0
 8000d48:	4652      	mov	r2, sl
 8000d4a:	465b      	mov	r3, fp
 8000d4c:	f04f 0000 	mov.w	r0, #0
 8000d50:	f04f 0100 	mov.w	r1, #0
 8000d54:	0bd0      	lsrs	r0, r2, #15
 8000d56:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
 8000d5a:	13d9      	asrs	r1, r3, #15
 8000d5c:	4602      	mov	r2, r0
 8000d5e:	460b      	mov	r3, r1
 8000d60:	4613      	mov	r3, r2
 8000d62:	62fb      	str	r3, [r7, #44]	@ 0x2c

	bufer[0] = PRES;
 8000d64:	6a3b      	ldr	r3, [r7, #32]
 8000d66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000d68:	601a      	str	r2, [r3, #0]
	bufer[1] = TEMP;
 8000d6a:	6a3b      	ldr	r3, [r7, #32]
 8000d6c:	3304      	adds	r3, #4
 8000d6e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000d70:	601a      	str	r2, [r3, #0]
}
 8000d72:	bf00      	nop
 8000d74:	3754      	adds	r7, #84	@ 0x54
 8000d76:	46bd      	mov	sp, r7
 8000d78:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop
 8000d80:	20000164 	.word	0x20000164
 8000d84:	007fffff 	.word	0x007fffff
 8000d88:	001fffff 	.word	0x001fffff

08000d8c <_msSendCmd>:

void _msSendCmd(uint8_t cmd) {
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	4603      	mov	r3, r0
 8000d94:	71fb      	strb	r3, [r7, #7]
	_ms_nssPort->ODR &= ~_ms_nssPin;
 8000d96:	4b10      	ldr	r3, [pc, #64]	@ (8000dd8 <_msSendCmd+0x4c>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	695a      	ldr	r2, [r3, #20]
 8000d9c:	4b0f      	ldr	r3, [pc, #60]	@ (8000ddc <_msSendCmd+0x50>)
 8000d9e:	881b      	ldrh	r3, [r3, #0]
 8000da0:	43db      	mvns	r3, r3
 8000da2:	4619      	mov	r1, r3
 8000da4:	4b0c      	ldr	r3, [pc, #48]	@ (8000dd8 <_msSendCmd+0x4c>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	400a      	ands	r2, r1
 8000daa:	615a      	str	r2, [r3, #20]
	HAL_SPI_Transmit(_ms_hspi1, &cmd, 1, 1000);
 8000dac:	4b0c      	ldr	r3, [pc, #48]	@ (8000de0 <_msSendCmd+0x54>)
 8000dae:	6818      	ldr	r0, [r3, #0]
 8000db0:	1df9      	adds	r1, r7, #7
 8000db2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000db6:	2201      	movs	r2, #1
 8000db8:	f001 f9d3 	bl	8002162 <HAL_SPI_Transmit>
	_ms_nssPort->ODR |= _ms_nssPin;
 8000dbc:	4b06      	ldr	r3, [pc, #24]	@ (8000dd8 <_msSendCmd+0x4c>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	695a      	ldr	r2, [r3, #20]
 8000dc2:	4b06      	ldr	r3, [pc, #24]	@ (8000ddc <_msSendCmd+0x50>)
 8000dc4:	881b      	ldrh	r3, [r3, #0]
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	4b03      	ldr	r3, [pc, #12]	@ (8000dd8 <_msSendCmd+0x4c>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	430a      	orrs	r2, r1
 8000dce:	615a      	str	r2, [r3, #20]
}
 8000dd0:	bf00      	nop
 8000dd2:	3708      	adds	r7, #8
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	2000015c 	.word	0x2000015c
 8000ddc:	20000160 	.word	0x20000160
 8000de0:	20000158 	.word	0x20000158

08000de4 <_msSendCmdGetData16>:

void _msSendCmdGetData16(uint8_t cmd, uint16_t bufer[], uint8_t i) {
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b084      	sub	sp, #16
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	4603      	mov	r3, r0
 8000dec:	6039      	str	r1, [r7, #0]
 8000dee:	71fb      	strb	r3, [r7, #7]
 8000df0:	4613      	mov	r3, r2
 8000df2:	71bb      	strb	r3, [r7, #6]
	uint8_t data1, data2;

	_ms_nssPort->ODR &= ~_ms_nssPin;
 8000df4:	4b21      	ldr	r3, [pc, #132]	@ (8000e7c <_msSendCmdGetData16+0x98>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	695a      	ldr	r2, [r3, #20]
 8000dfa:	4b21      	ldr	r3, [pc, #132]	@ (8000e80 <_msSendCmdGetData16+0x9c>)
 8000dfc:	881b      	ldrh	r3, [r3, #0]
 8000dfe:	43db      	mvns	r3, r3
 8000e00:	4619      	mov	r1, r3
 8000e02:	4b1e      	ldr	r3, [pc, #120]	@ (8000e7c <_msSendCmdGetData16+0x98>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	400a      	ands	r2, r1
 8000e08:	615a      	str	r2, [r3, #20]

	HAL_SPI_Transmit(_ms_hspi1, &cmd, 1, 1000);
 8000e0a:	4b1e      	ldr	r3, [pc, #120]	@ (8000e84 <_msSendCmdGetData16+0xa0>)
 8000e0c:	6818      	ldr	r0, [r3, #0]
 8000e0e:	1df9      	adds	r1, r7, #7
 8000e10:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e14:	2201      	movs	r2, #1
 8000e16:	f001 f9a4 	bl	8002162 <HAL_SPI_Transmit>
	HAL_SPI_Receive(_ms_hspi1, &data1, 1, 1000);
 8000e1a:	4b1a      	ldr	r3, [pc, #104]	@ (8000e84 <_msSendCmdGetData16+0xa0>)
 8000e1c:	6818      	ldr	r0, [r3, #0]
 8000e1e:	f107 010d 	add.w	r1, r7, #13
 8000e22:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e26:	2201      	movs	r2, #1
 8000e28:	f001 fade 	bl	80023e8 <HAL_SPI_Receive>
	HAL_SPI_Receive(_ms_hspi1, &data2, 1, 1000);
 8000e2c:	4b15      	ldr	r3, [pc, #84]	@ (8000e84 <_msSendCmdGetData16+0xa0>)
 8000e2e:	6818      	ldr	r0, [r3, #0]
 8000e30:	f107 010c 	add.w	r1, r7, #12
 8000e34:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e38:	2201      	movs	r2, #1
 8000e3a:	f001 fad5 	bl	80023e8 <HAL_SPI_Receive>

	_ms_nssPort->ODR |= _ms_nssPin;
 8000e3e:	4b0f      	ldr	r3, [pc, #60]	@ (8000e7c <_msSendCmdGetData16+0x98>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	695a      	ldr	r2, [r3, #20]
 8000e44:	4b0e      	ldr	r3, [pc, #56]	@ (8000e80 <_msSendCmdGetData16+0x9c>)
 8000e46:	881b      	ldrh	r3, [r3, #0]
 8000e48:	4619      	mov	r1, r3
 8000e4a:	4b0c      	ldr	r3, [pc, #48]	@ (8000e7c <_msSendCmdGetData16+0x98>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	430a      	orrs	r2, r1
 8000e50:	615a      	str	r2, [r3, #20]

	uint16_t receiveData = data1;
 8000e52:	7b7b      	ldrb	r3, [r7, #13]
 8000e54:	81fb      	strh	r3, [r7, #14]
	receiveData = receiveData << 8;
 8000e56:	89fb      	ldrh	r3, [r7, #14]
 8000e58:	021b      	lsls	r3, r3, #8
 8000e5a:	81fb      	strh	r3, [r7, #14]
	receiveData |= data2;
 8000e5c:	7b3b      	ldrb	r3, [r7, #12]
 8000e5e:	461a      	mov	r2, r3
 8000e60:	89fb      	ldrh	r3, [r7, #14]
 8000e62:	4313      	orrs	r3, r2
 8000e64:	81fb      	strh	r3, [r7, #14]

	bufer[i] = receiveData;
 8000e66:	79bb      	ldrb	r3, [r7, #6]
 8000e68:	005b      	lsls	r3, r3, #1
 8000e6a:	683a      	ldr	r2, [r7, #0]
 8000e6c:	4413      	add	r3, r2
 8000e6e:	89fa      	ldrh	r2, [r7, #14]
 8000e70:	801a      	strh	r2, [r3, #0]
}
 8000e72:	bf00      	nop
 8000e74:	3710      	adds	r7, #16
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	2000015c 	.word	0x2000015c
 8000e80:	20000160 	.word	0x20000160
 8000e84:	20000158 	.word	0x20000158

08000e88 <_msSendCmdGetData32>:
void _msSendCmdGetData32(uint8_t cmd, uint32_t bufer[]) {
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b086      	sub	sp, #24
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	4603      	mov	r3, r0
 8000e90:	6039      	str	r1, [r7, #0]
 8000e92:	71fb      	strb	r3, [r7, #7]
	uint8_t presData[3];
	uint8_t tempData[3];

	_msSendCmd(MS_D1_4096);
 8000e94:	2048      	movs	r0, #72	@ 0x48
 8000e96:	f7ff ff79 	bl	8000d8c <_msSendCmd>
	HAL_Delay(ADC_DELAY);
 8000e9a:	200c      	movs	r0, #12
 8000e9c:	f000 fa0c 	bl	80012b8 <HAL_Delay>

	_ms_nssPort->ODR &= ~_ms_nssPin;
 8000ea0:	4b40      	ldr	r3, [pc, #256]	@ (8000fa4 <_msSendCmdGetData32+0x11c>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	695a      	ldr	r2, [r3, #20]
 8000ea6:	4b40      	ldr	r3, [pc, #256]	@ (8000fa8 <_msSendCmdGetData32+0x120>)
 8000ea8:	881b      	ldrh	r3, [r3, #0]
 8000eaa:	43db      	mvns	r3, r3
 8000eac:	4619      	mov	r1, r3
 8000eae:	4b3d      	ldr	r3, [pc, #244]	@ (8000fa4 <_msSendCmdGetData32+0x11c>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	400a      	ands	r2, r1
 8000eb4:	615a      	str	r2, [r3, #20]
	HAL_SPI_Transmit(_ms_hspi1, &cmd, 1, 1000);
 8000eb6:	4b3d      	ldr	r3, [pc, #244]	@ (8000fac <_msSendCmdGetData32+0x124>)
 8000eb8:	6818      	ldr	r0, [r3, #0]
 8000eba:	1df9      	adds	r1, r7, #7
 8000ebc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	f001 f94e 	bl	8002162 <HAL_SPI_Transmit>
	HAL_SPI_Receive(_ms_hspi1, presData, 3, 1000);
 8000ec6:	4b39      	ldr	r3, [pc, #228]	@ (8000fac <_msSendCmdGetData32+0x124>)
 8000ec8:	6818      	ldr	r0, [r3, #0]
 8000eca:	f107 010c 	add.w	r1, r7, #12
 8000ece:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ed2:	2203      	movs	r2, #3
 8000ed4:	f001 fa88 	bl	80023e8 <HAL_SPI_Receive>
	_ms_nssPort->ODR |= _ms_nssPin;
 8000ed8:	4b32      	ldr	r3, [pc, #200]	@ (8000fa4 <_msSendCmdGetData32+0x11c>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	695a      	ldr	r2, [r3, #20]
 8000ede:	4b32      	ldr	r3, [pc, #200]	@ (8000fa8 <_msSendCmdGetData32+0x120>)
 8000ee0:	881b      	ldrh	r3, [r3, #0]
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	4b2f      	ldr	r3, [pc, #188]	@ (8000fa4 <_msSendCmdGetData32+0x11c>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	430a      	orrs	r2, r1
 8000eea:	615a      	str	r2, [r3, #20]

	_msSendCmd(MS_D2_4096);
 8000eec:	2058      	movs	r0, #88	@ 0x58
 8000eee:	f7ff ff4d 	bl	8000d8c <_msSendCmd>
	HAL_Delay(ADC_DELAY);
 8000ef2:	200c      	movs	r0, #12
 8000ef4:	f000 f9e0 	bl	80012b8 <HAL_Delay>

	_ms_nssPort->ODR &= ~_ms_nssPin;
 8000ef8:	4b2a      	ldr	r3, [pc, #168]	@ (8000fa4 <_msSendCmdGetData32+0x11c>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	695a      	ldr	r2, [r3, #20]
 8000efe:	4b2a      	ldr	r3, [pc, #168]	@ (8000fa8 <_msSendCmdGetData32+0x120>)
 8000f00:	881b      	ldrh	r3, [r3, #0]
 8000f02:	43db      	mvns	r3, r3
 8000f04:	4619      	mov	r1, r3
 8000f06:	4b27      	ldr	r3, [pc, #156]	@ (8000fa4 <_msSendCmdGetData32+0x11c>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	400a      	ands	r2, r1
 8000f0c:	615a      	str	r2, [r3, #20]
	HAL_SPI_Transmit(_ms_hspi1, &cmd, 1, 1000);
 8000f0e:	4b27      	ldr	r3, [pc, #156]	@ (8000fac <_msSendCmdGetData32+0x124>)
 8000f10:	6818      	ldr	r0, [r3, #0]
 8000f12:	1df9      	adds	r1, r7, #7
 8000f14:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f18:	2201      	movs	r2, #1
 8000f1a:	f001 f922 	bl	8002162 <HAL_SPI_Transmit>
	HAL_SPI_Receive(_ms_hspi1, tempData, 3, 1000);
 8000f1e:	4b23      	ldr	r3, [pc, #140]	@ (8000fac <_msSendCmdGetData32+0x124>)
 8000f20:	6818      	ldr	r0, [r3, #0]
 8000f22:	f107 0108 	add.w	r1, r7, #8
 8000f26:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f2a:	2203      	movs	r2, #3
 8000f2c:	f001 fa5c 	bl	80023e8 <HAL_SPI_Receive>
	_ms_nssPort->ODR |= _ms_nssPin;
 8000f30:	4b1c      	ldr	r3, [pc, #112]	@ (8000fa4 <_msSendCmdGetData32+0x11c>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	695a      	ldr	r2, [r3, #20]
 8000f36:	4b1c      	ldr	r3, [pc, #112]	@ (8000fa8 <_msSendCmdGetData32+0x120>)
 8000f38:	881b      	ldrh	r3, [r3, #0]
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	4b19      	ldr	r3, [pc, #100]	@ (8000fa4 <_msSendCmdGetData32+0x11c>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	430a      	orrs	r2, r1
 8000f42:	615a      	str	r2, [r3, #20]

	uint32_t pres = presData[0];
 8000f44:	7b3b      	ldrb	r3, [r7, #12]
 8000f46:	617b      	str	r3, [r7, #20]
	pres = pres << 8;
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	021b      	lsls	r3, r3, #8
 8000f4c:	617b      	str	r3, [r7, #20]
	pres |= presData[1];
 8000f4e:	7b7b      	ldrb	r3, [r7, #13]
 8000f50:	461a      	mov	r2, r3
 8000f52:	697b      	ldr	r3, [r7, #20]
 8000f54:	4313      	orrs	r3, r2
 8000f56:	617b      	str	r3, [r7, #20]
	pres = pres << 8;
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	021b      	lsls	r3, r3, #8
 8000f5c:	617b      	str	r3, [r7, #20]
	pres |= presData[2];
 8000f5e:	7bbb      	ldrb	r3, [r7, #14]
 8000f60:	461a      	mov	r2, r3
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	4313      	orrs	r3, r2
 8000f66:	617b      	str	r3, [r7, #20]

	uint32_t temp = tempData[0];
 8000f68:	7a3b      	ldrb	r3, [r7, #8]
 8000f6a:	613b      	str	r3, [r7, #16]
	temp = temp << 8;
 8000f6c:	693b      	ldr	r3, [r7, #16]
 8000f6e:	021b      	lsls	r3, r3, #8
 8000f70:	613b      	str	r3, [r7, #16]
	temp |= tempData[1];
 8000f72:	7a7b      	ldrb	r3, [r7, #9]
 8000f74:	461a      	mov	r2, r3
 8000f76:	693b      	ldr	r3, [r7, #16]
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	613b      	str	r3, [r7, #16]
	temp = temp << 8;
 8000f7c:	693b      	ldr	r3, [r7, #16]
 8000f7e:	021b      	lsls	r3, r3, #8
 8000f80:	613b      	str	r3, [r7, #16]
	temp |= tempData[2];
 8000f82:	7abb      	ldrb	r3, [r7, #10]
 8000f84:	461a      	mov	r2, r3
 8000f86:	693b      	ldr	r3, [r7, #16]
 8000f88:	4313      	orrs	r3, r2
 8000f8a:	613b      	str	r3, [r7, #16]


	bufer[0] = pres;
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	697a      	ldr	r2, [r7, #20]
 8000f90:	601a      	str	r2, [r3, #0]
	bufer[1] = temp;
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	3304      	adds	r3, #4
 8000f96:	693a      	ldr	r2, [r7, #16]
 8000f98:	601a      	str	r2, [r3, #0]
}
 8000f9a:	bf00      	nop
 8000f9c:	3718      	adds	r7, #24
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	2000015c 	.word	0x2000015c
 8000fa8:	20000160 	.word	0x20000160
 8000fac:	20000158 	.word	0x20000158

08000fb0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b083      	sub	sp, #12
 8000fb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	607b      	str	r3, [r7, #4]
 8000fba:	4b10      	ldr	r3, [pc, #64]	@ (8000ffc <HAL_MspInit+0x4c>)
 8000fbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fbe:	4a0f      	ldr	r2, [pc, #60]	@ (8000ffc <HAL_MspInit+0x4c>)
 8000fc0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fc4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8000ffc <HAL_MspInit+0x4c>)
 8000fc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fce:	607b      	str	r3, [r7, #4]
 8000fd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	603b      	str	r3, [r7, #0]
 8000fd6:	4b09      	ldr	r3, [pc, #36]	@ (8000ffc <HAL_MspInit+0x4c>)
 8000fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fda:	4a08      	ldr	r2, [pc, #32]	@ (8000ffc <HAL_MspInit+0x4c>)
 8000fdc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fe0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fe2:	4b06      	ldr	r3, [pc, #24]	@ (8000ffc <HAL_MspInit+0x4c>)
 8000fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fe6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fea:	603b      	str	r3, [r7, #0]
 8000fec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fee:	bf00      	nop
 8000ff0:	370c      	adds	r7, #12
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop
 8000ffc:	40023800 	.word	0x40023800

08001000 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b08a      	sub	sp, #40	@ 0x28
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001008:	f107 0314 	add.w	r3, r7, #20
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	609a      	str	r2, [r3, #8]
 8001014:	60da      	str	r2, [r3, #12]
 8001016:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a19      	ldr	r2, [pc, #100]	@ (8001084 <HAL_SPI_MspInit+0x84>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d12b      	bne.n	800107a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001022:	2300      	movs	r3, #0
 8001024:	613b      	str	r3, [r7, #16]
 8001026:	4b18      	ldr	r3, [pc, #96]	@ (8001088 <HAL_SPI_MspInit+0x88>)
 8001028:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800102a:	4a17      	ldr	r2, [pc, #92]	@ (8001088 <HAL_SPI_MspInit+0x88>)
 800102c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001030:	6453      	str	r3, [r2, #68]	@ 0x44
 8001032:	4b15      	ldr	r3, [pc, #84]	@ (8001088 <HAL_SPI_MspInit+0x88>)
 8001034:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001036:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800103a:	613b      	str	r3, [r7, #16]
 800103c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800103e:	2300      	movs	r3, #0
 8001040:	60fb      	str	r3, [r7, #12]
 8001042:	4b11      	ldr	r3, [pc, #68]	@ (8001088 <HAL_SPI_MspInit+0x88>)
 8001044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001046:	4a10      	ldr	r2, [pc, #64]	@ (8001088 <HAL_SPI_MspInit+0x88>)
 8001048:	f043 0301 	orr.w	r3, r3, #1
 800104c:	6313      	str	r3, [r2, #48]	@ 0x30
 800104e:	4b0e      	ldr	r3, [pc, #56]	@ (8001088 <HAL_SPI_MspInit+0x88>)
 8001050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001052:	f003 0301 	and.w	r3, r3, #1
 8001056:	60fb      	str	r3, [r7, #12]
 8001058:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800105a:	23e0      	movs	r3, #224	@ 0xe0
 800105c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800105e:	2302      	movs	r3, #2
 8001060:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001062:	2300      	movs	r3, #0
 8001064:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001066:	2303      	movs	r3, #3
 8001068:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800106a:	2305      	movs	r3, #5
 800106c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800106e:	f107 0314 	add.w	r3, r7, #20
 8001072:	4619      	mov	r1, r3
 8001074:	4805      	ldr	r0, [pc, #20]	@ (800108c <HAL_SPI_MspInit+0x8c>)
 8001076:	f000 fa29 	bl	80014cc <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 800107a:	bf00      	nop
 800107c:	3728      	adds	r7, #40	@ 0x28
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	40013000 	.word	0x40013000
 8001088:	40023800 	.word	0x40023800
 800108c:	40020000 	.word	0x40020000

08001090 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001094:	bf00      	nop
 8001096:	e7fd      	b.n	8001094 <NMI_Handler+0x4>

08001098 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800109c:	bf00      	nop
 800109e:	e7fd      	b.n	800109c <HardFault_Handler+0x4>

080010a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010a4:	bf00      	nop
 80010a6:	e7fd      	b.n	80010a4 <MemManage_Handler+0x4>

080010a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010ac:	bf00      	nop
 80010ae:	e7fd      	b.n	80010ac <BusFault_Handler+0x4>

080010b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010b4:	bf00      	nop
 80010b6:	e7fd      	b.n	80010b4 <UsageFault_Handler+0x4>

080010b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010bc:	bf00      	nop
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr

080010c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010c6:	b480      	push	{r7}
 80010c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010ca:	bf00      	nop
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr

080010d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010d8:	bf00      	nop
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr

080010e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010e2:	b580      	push	{r7, lr}
 80010e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010e6:	f000 f8c7 	bl	8001278 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010ea:	bf00      	nop
 80010ec:	bd80      	pop	{r7, pc}
	...

080010f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b086      	sub	sp, #24
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010f8:	4a14      	ldr	r2, [pc, #80]	@ (800114c <_sbrk+0x5c>)
 80010fa:	4b15      	ldr	r3, [pc, #84]	@ (8001150 <_sbrk+0x60>)
 80010fc:	1ad3      	subs	r3, r2, r3
 80010fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001104:	4b13      	ldr	r3, [pc, #76]	@ (8001154 <_sbrk+0x64>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d102      	bne.n	8001112 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800110c:	4b11      	ldr	r3, [pc, #68]	@ (8001154 <_sbrk+0x64>)
 800110e:	4a12      	ldr	r2, [pc, #72]	@ (8001158 <_sbrk+0x68>)
 8001110:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001112:	4b10      	ldr	r3, [pc, #64]	@ (8001154 <_sbrk+0x64>)
 8001114:	681a      	ldr	r2, [r3, #0]
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	4413      	add	r3, r2
 800111a:	693a      	ldr	r2, [r7, #16]
 800111c:	429a      	cmp	r2, r3
 800111e:	d207      	bcs.n	8001130 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001120:	f001 fda8 	bl	8002c74 <__errno>
 8001124:	4603      	mov	r3, r0
 8001126:	220c      	movs	r2, #12
 8001128:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800112a:	f04f 33ff 	mov.w	r3, #4294967295
 800112e:	e009      	b.n	8001144 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001130:	4b08      	ldr	r3, [pc, #32]	@ (8001154 <_sbrk+0x64>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001136:	4b07      	ldr	r3, [pc, #28]	@ (8001154 <_sbrk+0x64>)
 8001138:	681a      	ldr	r2, [r3, #0]
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4413      	add	r3, r2
 800113e:	4a05      	ldr	r2, [pc, #20]	@ (8001154 <_sbrk+0x64>)
 8001140:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001142:	68fb      	ldr	r3, [r7, #12]
}
 8001144:	4618      	mov	r0, r3
 8001146:	3718      	adds	r7, #24
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	20018000 	.word	0x20018000
 8001150:	00000400 	.word	0x00000400
 8001154:	20000174 	.word	0x20000174
 8001158:	200002c8 	.word	0x200002c8

0800115c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001160:	4b06      	ldr	r3, [pc, #24]	@ (800117c <SystemInit+0x20>)
 8001162:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001166:	4a05      	ldr	r2, [pc, #20]	@ (800117c <SystemInit+0x20>)
 8001168:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800116c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001170:	bf00      	nop
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr
 800117a:	bf00      	nop
 800117c:	e000ed00 	.word	0xe000ed00

08001180 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001180:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80011b8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001184:	f7ff ffea 	bl	800115c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001188:	480c      	ldr	r0, [pc, #48]	@ (80011bc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800118a:	490d      	ldr	r1, [pc, #52]	@ (80011c0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800118c:	4a0d      	ldr	r2, [pc, #52]	@ (80011c4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800118e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001190:	e002      	b.n	8001198 <LoopCopyDataInit>

08001192 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001192:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001194:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001196:	3304      	adds	r3, #4

08001198 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001198:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800119a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800119c:	d3f9      	bcc.n	8001192 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800119e:	4a0a      	ldr	r2, [pc, #40]	@ (80011c8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80011a0:	4c0a      	ldr	r4, [pc, #40]	@ (80011cc <LoopFillZerobss+0x22>)
  movs r3, #0
 80011a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011a4:	e001      	b.n	80011aa <LoopFillZerobss>

080011a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011a8:	3204      	adds	r2, #4

080011aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011ac:	d3fb      	bcc.n	80011a6 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80011ae:	f001 fd67 	bl	8002c80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011b2:	f7ff f9dd 	bl	8000570 <main>
  bx  lr    
 80011b6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80011b8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80011bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011c0:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 80011c4:	080035dc 	.word	0x080035dc
  ldr r2, =_sbss
 80011c8:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 80011cc:	200002c4 	.word	0x200002c4

080011d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011d0:	e7fe      	b.n	80011d0 <ADC_IRQHandler>
	...

080011d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80011d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001214 <HAL_Init+0x40>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001214 <HAL_Init+0x40>)
 80011de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80011e2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80011e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001214 <HAL_Init+0x40>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a0a      	ldr	r2, [pc, #40]	@ (8001214 <HAL_Init+0x40>)
 80011ea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80011ee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011f0:	4b08      	ldr	r3, [pc, #32]	@ (8001214 <HAL_Init+0x40>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a07      	ldr	r2, [pc, #28]	@ (8001214 <HAL_Init+0x40>)
 80011f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011fc:	2003      	movs	r0, #3
 80011fe:	f000 f931 	bl	8001464 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001202:	200f      	movs	r0, #15
 8001204:	f000 f808 	bl	8001218 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001208:	f7ff fed2 	bl	8000fb0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800120c:	2300      	movs	r3, #0
}
 800120e:	4618      	mov	r0, r3
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	40023c00 	.word	0x40023c00

08001218 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001220:	4b12      	ldr	r3, [pc, #72]	@ (800126c <HAL_InitTick+0x54>)
 8001222:	681a      	ldr	r2, [r3, #0]
 8001224:	4b12      	ldr	r3, [pc, #72]	@ (8001270 <HAL_InitTick+0x58>)
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	4619      	mov	r1, r3
 800122a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800122e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001232:	fbb2 f3f3 	udiv	r3, r2, r3
 8001236:	4618      	mov	r0, r3
 8001238:	f000 f93b 	bl	80014b2 <HAL_SYSTICK_Config>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001242:	2301      	movs	r3, #1
 8001244:	e00e      	b.n	8001264 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2b0f      	cmp	r3, #15
 800124a:	d80a      	bhi.n	8001262 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800124c:	2200      	movs	r2, #0
 800124e:	6879      	ldr	r1, [r7, #4]
 8001250:	f04f 30ff 	mov.w	r0, #4294967295
 8001254:	f000 f911 	bl	800147a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001258:	4a06      	ldr	r2, [pc, #24]	@ (8001274 <HAL_InitTick+0x5c>)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800125e:	2300      	movs	r3, #0
 8001260:	e000      	b.n	8001264 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001262:	2301      	movs	r3, #1
}
 8001264:	4618      	mov	r0, r3
 8001266:	3708      	adds	r7, #8
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	20000008 	.word	0x20000008
 8001270:	20000010 	.word	0x20000010
 8001274:	2000000c 	.word	0x2000000c

08001278 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800127c:	4b06      	ldr	r3, [pc, #24]	@ (8001298 <HAL_IncTick+0x20>)
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	461a      	mov	r2, r3
 8001282:	4b06      	ldr	r3, [pc, #24]	@ (800129c <HAL_IncTick+0x24>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4413      	add	r3, r2
 8001288:	4a04      	ldr	r2, [pc, #16]	@ (800129c <HAL_IncTick+0x24>)
 800128a:	6013      	str	r3, [r2, #0]
}
 800128c:	bf00      	nop
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr
 8001296:	bf00      	nop
 8001298:	20000010 	.word	0x20000010
 800129c:	20000178 	.word	0x20000178

080012a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0
  return uwTick;
 80012a4:	4b03      	ldr	r3, [pc, #12]	@ (80012b4 <HAL_GetTick+0x14>)
 80012a6:	681b      	ldr	r3, [r3, #0]
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	46bd      	mov	sp, r7
 80012ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop
 80012b4:	20000178 	.word	0x20000178

080012b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b084      	sub	sp, #16
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012c0:	f7ff ffee 	bl	80012a0 <HAL_GetTick>
 80012c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012d0:	d005      	beq.n	80012de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012d2:	4b0a      	ldr	r3, [pc, #40]	@ (80012fc <HAL_Delay+0x44>)
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	461a      	mov	r2, r3
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	4413      	add	r3, r2
 80012dc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80012de:	bf00      	nop
 80012e0:	f7ff ffde 	bl	80012a0 <HAL_GetTick>
 80012e4:	4602      	mov	r2, r0
 80012e6:	68bb      	ldr	r3, [r7, #8]
 80012e8:	1ad3      	subs	r3, r2, r3
 80012ea:	68fa      	ldr	r2, [r7, #12]
 80012ec:	429a      	cmp	r2, r3
 80012ee:	d8f7      	bhi.n	80012e0 <HAL_Delay+0x28>
  {
  }
}
 80012f0:	bf00      	nop
 80012f2:	bf00      	nop
 80012f4:	3710      	adds	r7, #16
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	20000010 	.word	0x20000010

08001300 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001300:	b480      	push	{r7}
 8001302:	b085      	sub	sp, #20
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	f003 0307 	and.w	r3, r3, #7
 800130e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001310:	4b0c      	ldr	r3, [pc, #48]	@ (8001344 <__NVIC_SetPriorityGrouping+0x44>)
 8001312:	68db      	ldr	r3, [r3, #12]
 8001314:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001316:	68ba      	ldr	r2, [r7, #8]
 8001318:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800131c:	4013      	ands	r3, r2
 800131e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001324:	68bb      	ldr	r3, [r7, #8]
 8001326:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001328:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800132c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001330:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001332:	4a04      	ldr	r2, [pc, #16]	@ (8001344 <__NVIC_SetPriorityGrouping+0x44>)
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	60d3      	str	r3, [r2, #12]
}
 8001338:	bf00      	nop
 800133a:	3714      	adds	r7, #20
 800133c:	46bd      	mov	sp, r7
 800133e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001342:	4770      	bx	lr
 8001344:	e000ed00 	.word	0xe000ed00

08001348 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800134c:	4b04      	ldr	r3, [pc, #16]	@ (8001360 <__NVIC_GetPriorityGrouping+0x18>)
 800134e:	68db      	ldr	r3, [r3, #12]
 8001350:	0a1b      	lsrs	r3, r3, #8
 8001352:	f003 0307 	and.w	r3, r3, #7
}
 8001356:	4618      	mov	r0, r3
 8001358:	46bd      	mov	sp, r7
 800135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135e:	4770      	bx	lr
 8001360:	e000ed00 	.word	0xe000ed00

08001364 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001364:	b480      	push	{r7}
 8001366:	b083      	sub	sp, #12
 8001368:	af00      	add	r7, sp, #0
 800136a:	4603      	mov	r3, r0
 800136c:	6039      	str	r1, [r7, #0]
 800136e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001370:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001374:	2b00      	cmp	r3, #0
 8001376:	db0a      	blt.n	800138e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	b2da      	uxtb	r2, r3
 800137c:	490c      	ldr	r1, [pc, #48]	@ (80013b0 <__NVIC_SetPriority+0x4c>)
 800137e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001382:	0112      	lsls	r2, r2, #4
 8001384:	b2d2      	uxtb	r2, r2
 8001386:	440b      	add	r3, r1
 8001388:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800138c:	e00a      	b.n	80013a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	b2da      	uxtb	r2, r3
 8001392:	4908      	ldr	r1, [pc, #32]	@ (80013b4 <__NVIC_SetPriority+0x50>)
 8001394:	79fb      	ldrb	r3, [r7, #7]
 8001396:	f003 030f 	and.w	r3, r3, #15
 800139a:	3b04      	subs	r3, #4
 800139c:	0112      	lsls	r2, r2, #4
 800139e:	b2d2      	uxtb	r2, r2
 80013a0:	440b      	add	r3, r1
 80013a2:	761a      	strb	r2, [r3, #24]
}
 80013a4:	bf00      	nop
 80013a6:	370c      	adds	r7, #12
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr
 80013b0:	e000e100 	.word	0xe000e100
 80013b4:	e000ed00 	.word	0xe000ed00

080013b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b089      	sub	sp, #36	@ 0x24
 80013bc:	af00      	add	r7, sp, #0
 80013be:	60f8      	str	r0, [r7, #12]
 80013c0:	60b9      	str	r1, [r7, #8]
 80013c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	f003 0307 	and.w	r3, r3, #7
 80013ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013cc:	69fb      	ldr	r3, [r7, #28]
 80013ce:	f1c3 0307 	rsb	r3, r3, #7
 80013d2:	2b04      	cmp	r3, #4
 80013d4:	bf28      	it	cs
 80013d6:	2304      	movcs	r3, #4
 80013d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013da:	69fb      	ldr	r3, [r7, #28]
 80013dc:	3304      	adds	r3, #4
 80013de:	2b06      	cmp	r3, #6
 80013e0:	d902      	bls.n	80013e8 <NVIC_EncodePriority+0x30>
 80013e2:	69fb      	ldr	r3, [r7, #28]
 80013e4:	3b03      	subs	r3, #3
 80013e6:	e000      	b.n	80013ea <NVIC_EncodePriority+0x32>
 80013e8:	2300      	movs	r3, #0
 80013ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013ec:	f04f 32ff 	mov.w	r2, #4294967295
 80013f0:	69bb      	ldr	r3, [r7, #24]
 80013f2:	fa02 f303 	lsl.w	r3, r2, r3
 80013f6:	43da      	mvns	r2, r3
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	401a      	ands	r2, r3
 80013fc:	697b      	ldr	r3, [r7, #20]
 80013fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001400:	f04f 31ff 	mov.w	r1, #4294967295
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	fa01 f303 	lsl.w	r3, r1, r3
 800140a:	43d9      	mvns	r1, r3
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001410:	4313      	orrs	r3, r2
         );
}
 8001412:	4618      	mov	r0, r3
 8001414:	3724      	adds	r7, #36	@ 0x24
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr
	...

08001420 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	3b01      	subs	r3, #1
 800142c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001430:	d301      	bcc.n	8001436 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001432:	2301      	movs	r3, #1
 8001434:	e00f      	b.n	8001456 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001436:	4a0a      	ldr	r2, [pc, #40]	@ (8001460 <SysTick_Config+0x40>)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	3b01      	subs	r3, #1
 800143c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800143e:	210f      	movs	r1, #15
 8001440:	f04f 30ff 	mov.w	r0, #4294967295
 8001444:	f7ff ff8e 	bl	8001364 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001448:	4b05      	ldr	r3, [pc, #20]	@ (8001460 <SysTick_Config+0x40>)
 800144a:	2200      	movs	r2, #0
 800144c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800144e:	4b04      	ldr	r3, [pc, #16]	@ (8001460 <SysTick_Config+0x40>)
 8001450:	2207      	movs	r2, #7
 8001452:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001454:	2300      	movs	r3, #0
}
 8001456:	4618      	mov	r0, r3
 8001458:	3708      	adds	r7, #8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	e000e010 	.word	0xe000e010

08001464 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800146c:	6878      	ldr	r0, [r7, #4]
 800146e:	f7ff ff47 	bl	8001300 <__NVIC_SetPriorityGrouping>
}
 8001472:	bf00      	nop
 8001474:	3708      	adds	r7, #8
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}

0800147a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800147a:	b580      	push	{r7, lr}
 800147c:	b086      	sub	sp, #24
 800147e:	af00      	add	r7, sp, #0
 8001480:	4603      	mov	r3, r0
 8001482:	60b9      	str	r1, [r7, #8]
 8001484:	607a      	str	r2, [r7, #4]
 8001486:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001488:	2300      	movs	r3, #0
 800148a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800148c:	f7ff ff5c 	bl	8001348 <__NVIC_GetPriorityGrouping>
 8001490:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001492:	687a      	ldr	r2, [r7, #4]
 8001494:	68b9      	ldr	r1, [r7, #8]
 8001496:	6978      	ldr	r0, [r7, #20]
 8001498:	f7ff ff8e 	bl	80013b8 <NVIC_EncodePriority>
 800149c:	4602      	mov	r2, r0
 800149e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014a2:	4611      	mov	r1, r2
 80014a4:	4618      	mov	r0, r3
 80014a6:	f7ff ff5d 	bl	8001364 <__NVIC_SetPriority>
}
 80014aa:	bf00      	nop
 80014ac:	3718      	adds	r7, #24
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}

080014b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014b2:	b580      	push	{r7, lr}
 80014b4:	b082      	sub	sp, #8
 80014b6:	af00      	add	r7, sp, #0
 80014b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014ba:	6878      	ldr	r0, [r7, #4]
 80014bc:	f7ff ffb0 	bl	8001420 <SysTick_Config>
 80014c0:	4603      	mov	r3, r0
}
 80014c2:	4618      	mov	r0, r3
 80014c4:	3708      	adds	r7, #8
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
	...

080014cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014cc:	b480      	push	{r7}
 80014ce:	b089      	sub	sp, #36	@ 0x24
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
 80014d4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80014d6:	2300      	movs	r3, #0
 80014d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80014da:	2300      	movs	r3, #0
 80014dc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80014de:	2300      	movs	r3, #0
 80014e0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014e2:	2300      	movs	r3, #0
 80014e4:	61fb      	str	r3, [r7, #28]
 80014e6:	e159      	b.n	800179c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80014e8:	2201      	movs	r2, #1
 80014ea:	69fb      	ldr	r3, [r7, #28]
 80014ec:	fa02 f303 	lsl.w	r3, r2, r3
 80014f0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	697a      	ldr	r2, [r7, #20]
 80014f8:	4013      	ands	r3, r2
 80014fa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80014fc:	693a      	ldr	r2, [r7, #16]
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	429a      	cmp	r2, r3
 8001502:	f040 8148 	bne.w	8001796 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	f003 0303 	and.w	r3, r3, #3
 800150e:	2b01      	cmp	r3, #1
 8001510:	d005      	beq.n	800151e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800151a:	2b02      	cmp	r3, #2
 800151c:	d130      	bne.n	8001580 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	689b      	ldr	r3, [r3, #8]
 8001522:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001524:	69fb      	ldr	r3, [r7, #28]
 8001526:	005b      	lsls	r3, r3, #1
 8001528:	2203      	movs	r2, #3
 800152a:	fa02 f303 	lsl.w	r3, r2, r3
 800152e:	43db      	mvns	r3, r3
 8001530:	69ba      	ldr	r2, [r7, #24]
 8001532:	4013      	ands	r3, r2
 8001534:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	68da      	ldr	r2, [r3, #12]
 800153a:	69fb      	ldr	r3, [r7, #28]
 800153c:	005b      	lsls	r3, r3, #1
 800153e:	fa02 f303 	lsl.w	r3, r2, r3
 8001542:	69ba      	ldr	r2, [r7, #24]
 8001544:	4313      	orrs	r3, r2
 8001546:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	69ba      	ldr	r2, [r7, #24]
 800154c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001554:	2201      	movs	r2, #1
 8001556:	69fb      	ldr	r3, [r7, #28]
 8001558:	fa02 f303 	lsl.w	r3, r2, r3
 800155c:	43db      	mvns	r3, r3
 800155e:	69ba      	ldr	r2, [r7, #24]
 8001560:	4013      	ands	r3, r2
 8001562:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	091b      	lsrs	r3, r3, #4
 800156a:	f003 0201 	and.w	r2, r3, #1
 800156e:	69fb      	ldr	r3, [r7, #28]
 8001570:	fa02 f303 	lsl.w	r3, r2, r3
 8001574:	69ba      	ldr	r2, [r7, #24]
 8001576:	4313      	orrs	r3, r2
 8001578:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	69ba      	ldr	r2, [r7, #24]
 800157e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	f003 0303 	and.w	r3, r3, #3
 8001588:	2b03      	cmp	r3, #3
 800158a:	d017      	beq.n	80015bc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	68db      	ldr	r3, [r3, #12]
 8001590:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001592:	69fb      	ldr	r3, [r7, #28]
 8001594:	005b      	lsls	r3, r3, #1
 8001596:	2203      	movs	r2, #3
 8001598:	fa02 f303 	lsl.w	r3, r2, r3
 800159c:	43db      	mvns	r3, r3
 800159e:	69ba      	ldr	r2, [r7, #24]
 80015a0:	4013      	ands	r3, r2
 80015a2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	689a      	ldr	r2, [r3, #8]
 80015a8:	69fb      	ldr	r3, [r7, #28]
 80015aa:	005b      	lsls	r3, r3, #1
 80015ac:	fa02 f303 	lsl.w	r3, r2, r3
 80015b0:	69ba      	ldr	r2, [r7, #24]
 80015b2:	4313      	orrs	r3, r2
 80015b4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	69ba      	ldr	r2, [r7, #24]
 80015ba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	f003 0303 	and.w	r3, r3, #3
 80015c4:	2b02      	cmp	r3, #2
 80015c6:	d123      	bne.n	8001610 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80015c8:	69fb      	ldr	r3, [r7, #28]
 80015ca:	08da      	lsrs	r2, r3, #3
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	3208      	adds	r2, #8
 80015d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80015d6:	69fb      	ldr	r3, [r7, #28]
 80015d8:	f003 0307 	and.w	r3, r3, #7
 80015dc:	009b      	lsls	r3, r3, #2
 80015de:	220f      	movs	r2, #15
 80015e0:	fa02 f303 	lsl.w	r3, r2, r3
 80015e4:	43db      	mvns	r3, r3
 80015e6:	69ba      	ldr	r2, [r7, #24]
 80015e8:	4013      	ands	r3, r2
 80015ea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	691a      	ldr	r2, [r3, #16]
 80015f0:	69fb      	ldr	r3, [r7, #28]
 80015f2:	f003 0307 	and.w	r3, r3, #7
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	fa02 f303 	lsl.w	r3, r2, r3
 80015fc:	69ba      	ldr	r2, [r7, #24]
 80015fe:	4313      	orrs	r3, r2
 8001600:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001602:	69fb      	ldr	r3, [r7, #28]
 8001604:	08da      	lsrs	r2, r3, #3
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	3208      	adds	r2, #8
 800160a:	69b9      	ldr	r1, [r7, #24]
 800160c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001616:	69fb      	ldr	r3, [r7, #28]
 8001618:	005b      	lsls	r3, r3, #1
 800161a:	2203      	movs	r2, #3
 800161c:	fa02 f303 	lsl.w	r3, r2, r3
 8001620:	43db      	mvns	r3, r3
 8001622:	69ba      	ldr	r2, [r7, #24]
 8001624:	4013      	ands	r3, r2
 8001626:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f003 0203 	and.w	r2, r3, #3
 8001630:	69fb      	ldr	r3, [r7, #28]
 8001632:	005b      	lsls	r3, r3, #1
 8001634:	fa02 f303 	lsl.w	r3, r2, r3
 8001638:	69ba      	ldr	r2, [r7, #24]
 800163a:	4313      	orrs	r3, r2
 800163c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	69ba      	ldr	r2, [r7, #24]
 8001642:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800164c:	2b00      	cmp	r3, #0
 800164e:	f000 80a2 	beq.w	8001796 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001652:	2300      	movs	r3, #0
 8001654:	60fb      	str	r3, [r7, #12]
 8001656:	4b57      	ldr	r3, [pc, #348]	@ (80017b4 <HAL_GPIO_Init+0x2e8>)
 8001658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800165a:	4a56      	ldr	r2, [pc, #344]	@ (80017b4 <HAL_GPIO_Init+0x2e8>)
 800165c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001660:	6453      	str	r3, [r2, #68]	@ 0x44
 8001662:	4b54      	ldr	r3, [pc, #336]	@ (80017b4 <HAL_GPIO_Init+0x2e8>)
 8001664:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001666:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800166a:	60fb      	str	r3, [r7, #12]
 800166c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800166e:	4a52      	ldr	r2, [pc, #328]	@ (80017b8 <HAL_GPIO_Init+0x2ec>)
 8001670:	69fb      	ldr	r3, [r7, #28]
 8001672:	089b      	lsrs	r3, r3, #2
 8001674:	3302      	adds	r3, #2
 8001676:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800167a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800167c:	69fb      	ldr	r3, [r7, #28]
 800167e:	f003 0303 	and.w	r3, r3, #3
 8001682:	009b      	lsls	r3, r3, #2
 8001684:	220f      	movs	r2, #15
 8001686:	fa02 f303 	lsl.w	r3, r2, r3
 800168a:	43db      	mvns	r3, r3
 800168c:	69ba      	ldr	r2, [r7, #24]
 800168e:	4013      	ands	r3, r2
 8001690:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	4a49      	ldr	r2, [pc, #292]	@ (80017bc <HAL_GPIO_Init+0x2f0>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d019      	beq.n	80016ce <HAL_GPIO_Init+0x202>
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	4a48      	ldr	r2, [pc, #288]	@ (80017c0 <HAL_GPIO_Init+0x2f4>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	d013      	beq.n	80016ca <HAL_GPIO_Init+0x1fe>
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	4a47      	ldr	r2, [pc, #284]	@ (80017c4 <HAL_GPIO_Init+0x2f8>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d00d      	beq.n	80016c6 <HAL_GPIO_Init+0x1fa>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	4a46      	ldr	r2, [pc, #280]	@ (80017c8 <HAL_GPIO_Init+0x2fc>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d007      	beq.n	80016c2 <HAL_GPIO_Init+0x1f6>
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	4a45      	ldr	r2, [pc, #276]	@ (80017cc <HAL_GPIO_Init+0x300>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d101      	bne.n	80016be <HAL_GPIO_Init+0x1f2>
 80016ba:	2304      	movs	r3, #4
 80016bc:	e008      	b.n	80016d0 <HAL_GPIO_Init+0x204>
 80016be:	2307      	movs	r3, #7
 80016c0:	e006      	b.n	80016d0 <HAL_GPIO_Init+0x204>
 80016c2:	2303      	movs	r3, #3
 80016c4:	e004      	b.n	80016d0 <HAL_GPIO_Init+0x204>
 80016c6:	2302      	movs	r3, #2
 80016c8:	e002      	b.n	80016d0 <HAL_GPIO_Init+0x204>
 80016ca:	2301      	movs	r3, #1
 80016cc:	e000      	b.n	80016d0 <HAL_GPIO_Init+0x204>
 80016ce:	2300      	movs	r3, #0
 80016d0:	69fa      	ldr	r2, [r7, #28]
 80016d2:	f002 0203 	and.w	r2, r2, #3
 80016d6:	0092      	lsls	r2, r2, #2
 80016d8:	4093      	lsls	r3, r2
 80016da:	69ba      	ldr	r2, [r7, #24]
 80016dc:	4313      	orrs	r3, r2
 80016de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80016e0:	4935      	ldr	r1, [pc, #212]	@ (80017b8 <HAL_GPIO_Init+0x2ec>)
 80016e2:	69fb      	ldr	r3, [r7, #28]
 80016e4:	089b      	lsrs	r3, r3, #2
 80016e6:	3302      	adds	r3, #2
 80016e8:	69ba      	ldr	r2, [r7, #24]
 80016ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80016ee:	4b38      	ldr	r3, [pc, #224]	@ (80017d0 <HAL_GPIO_Init+0x304>)
 80016f0:	689b      	ldr	r3, [r3, #8]
 80016f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016f4:	693b      	ldr	r3, [r7, #16]
 80016f6:	43db      	mvns	r3, r3
 80016f8:	69ba      	ldr	r2, [r7, #24]
 80016fa:	4013      	ands	r3, r2
 80016fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001706:	2b00      	cmp	r3, #0
 8001708:	d003      	beq.n	8001712 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800170a:	69ba      	ldr	r2, [r7, #24]
 800170c:	693b      	ldr	r3, [r7, #16]
 800170e:	4313      	orrs	r3, r2
 8001710:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001712:	4a2f      	ldr	r2, [pc, #188]	@ (80017d0 <HAL_GPIO_Init+0x304>)
 8001714:	69bb      	ldr	r3, [r7, #24]
 8001716:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001718:	4b2d      	ldr	r3, [pc, #180]	@ (80017d0 <HAL_GPIO_Init+0x304>)
 800171a:	68db      	ldr	r3, [r3, #12]
 800171c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	43db      	mvns	r3, r3
 8001722:	69ba      	ldr	r2, [r7, #24]
 8001724:	4013      	ands	r3, r2
 8001726:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001730:	2b00      	cmp	r3, #0
 8001732:	d003      	beq.n	800173c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001734:	69ba      	ldr	r2, [r7, #24]
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	4313      	orrs	r3, r2
 800173a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800173c:	4a24      	ldr	r2, [pc, #144]	@ (80017d0 <HAL_GPIO_Init+0x304>)
 800173e:	69bb      	ldr	r3, [r7, #24]
 8001740:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001742:	4b23      	ldr	r3, [pc, #140]	@ (80017d0 <HAL_GPIO_Init+0x304>)
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	43db      	mvns	r3, r3
 800174c:	69ba      	ldr	r2, [r7, #24]
 800174e:	4013      	ands	r3, r2
 8001750:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800175a:	2b00      	cmp	r3, #0
 800175c:	d003      	beq.n	8001766 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800175e:	69ba      	ldr	r2, [r7, #24]
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	4313      	orrs	r3, r2
 8001764:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001766:	4a1a      	ldr	r2, [pc, #104]	@ (80017d0 <HAL_GPIO_Init+0x304>)
 8001768:	69bb      	ldr	r3, [r7, #24]
 800176a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800176c:	4b18      	ldr	r3, [pc, #96]	@ (80017d0 <HAL_GPIO_Init+0x304>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	43db      	mvns	r3, r3
 8001776:	69ba      	ldr	r2, [r7, #24]
 8001778:	4013      	ands	r3, r2
 800177a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001784:	2b00      	cmp	r3, #0
 8001786:	d003      	beq.n	8001790 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001788:	69ba      	ldr	r2, [r7, #24]
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	4313      	orrs	r3, r2
 800178e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001790:	4a0f      	ldr	r2, [pc, #60]	@ (80017d0 <HAL_GPIO_Init+0x304>)
 8001792:	69bb      	ldr	r3, [r7, #24]
 8001794:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001796:	69fb      	ldr	r3, [r7, #28]
 8001798:	3301      	adds	r3, #1
 800179a:	61fb      	str	r3, [r7, #28]
 800179c:	69fb      	ldr	r3, [r7, #28]
 800179e:	2b0f      	cmp	r3, #15
 80017a0:	f67f aea2 	bls.w	80014e8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80017a4:	bf00      	nop
 80017a6:	bf00      	nop
 80017a8:	3724      	adds	r7, #36	@ 0x24
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	40023800 	.word	0x40023800
 80017b8:	40013800 	.word	0x40013800
 80017bc:	40020000 	.word	0x40020000
 80017c0:	40020400 	.word	0x40020400
 80017c4:	40020800 	.word	0x40020800
 80017c8:	40020c00 	.word	0x40020c00
 80017cc:	40021000 	.word	0x40021000
 80017d0:	40013c00 	.word	0x40013c00

080017d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
 80017dc:	460b      	mov	r3, r1
 80017de:	807b      	strh	r3, [r7, #2]
 80017e0:	4613      	mov	r3, r2
 80017e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80017e4:	787b      	ldrb	r3, [r7, #1]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d003      	beq.n	80017f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017ea:	887a      	ldrh	r2, [r7, #2]
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80017f0:	e003      	b.n	80017fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80017f2:	887b      	ldrh	r3, [r7, #2]
 80017f4:	041a      	lsls	r2, r3, #16
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	619a      	str	r2, [r3, #24]
}
 80017fa:	bf00      	nop
 80017fc:	370c      	adds	r7, #12
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
	...

08001808 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b086      	sub	sp, #24
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d101      	bne.n	800181a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001816:	2301      	movs	r3, #1
 8001818:	e267      	b.n	8001cea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f003 0301 	and.w	r3, r3, #1
 8001822:	2b00      	cmp	r3, #0
 8001824:	d075      	beq.n	8001912 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001826:	4b88      	ldr	r3, [pc, #544]	@ (8001a48 <HAL_RCC_OscConfig+0x240>)
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	f003 030c 	and.w	r3, r3, #12
 800182e:	2b04      	cmp	r3, #4
 8001830:	d00c      	beq.n	800184c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001832:	4b85      	ldr	r3, [pc, #532]	@ (8001a48 <HAL_RCC_OscConfig+0x240>)
 8001834:	689b      	ldr	r3, [r3, #8]
 8001836:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800183a:	2b08      	cmp	r3, #8
 800183c:	d112      	bne.n	8001864 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800183e:	4b82      	ldr	r3, [pc, #520]	@ (8001a48 <HAL_RCC_OscConfig+0x240>)
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001846:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800184a:	d10b      	bne.n	8001864 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800184c:	4b7e      	ldr	r3, [pc, #504]	@ (8001a48 <HAL_RCC_OscConfig+0x240>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001854:	2b00      	cmp	r3, #0
 8001856:	d05b      	beq.n	8001910 <HAL_RCC_OscConfig+0x108>
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d157      	bne.n	8001910 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001860:	2301      	movs	r3, #1
 8001862:	e242      	b.n	8001cea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800186c:	d106      	bne.n	800187c <HAL_RCC_OscConfig+0x74>
 800186e:	4b76      	ldr	r3, [pc, #472]	@ (8001a48 <HAL_RCC_OscConfig+0x240>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a75      	ldr	r2, [pc, #468]	@ (8001a48 <HAL_RCC_OscConfig+0x240>)
 8001874:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001878:	6013      	str	r3, [r2, #0]
 800187a:	e01d      	b.n	80018b8 <HAL_RCC_OscConfig+0xb0>
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001884:	d10c      	bne.n	80018a0 <HAL_RCC_OscConfig+0x98>
 8001886:	4b70      	ldr	r3, [pc, #448]	@ (8001a48 <HAL_RCC_OscConfig+0x240>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4a6f      	ldr	r2, [pc, #444]	@ (8001a48 <HAL_RCC_OscConfig+0x240>)
 800188c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001890:	6013      	str	r3, [r2, #0]
 8001892:	4b6d      	ldr	r3, [pc, #436]	@ (8001a48 <HAL_RCC_OscConfig+0x240>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4a6c      	ldr	r2, [pc, #432]	@ (8001a48 <HAL_RCC_OscConfig+0x240>)
 8001898:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800189c:	6013      	str	r3, [r2, #0]
 800189e:	e00b      	b.n	80018b8 <HAL_RCC_OscConfig+0xb0>
 80018a0:	4b69      	ldr	r3, [pc, #420]	@ (8001a48 <HAL_RCC_OscConfig+0x240>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a68      	ldr	r2, [pc, #416]	@ (8001a48 <HAL_RCC_OscConfig+0x240>)
 80018a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018aa:	6013      	str	r3, [r2, #0]
 80018ac:	4b66      	ldr	r3, [pc, #408]	@ (8001a48 <HAL_RCC_OscConfig+0x240>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a65      	ldr	r2, [pc, #404]	@ (8001a48 <HAL_RCC_OscConfig+0x240>)
 80018b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d013      	beq.n	80018e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018c0:	f7ff fcee 	bl	80012a0 <HAL_GetTick>
 80018c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018c6:	e008      	b.n	80018da <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018c8:	f7ff fcea 	bl	80012a0 <HAL_GetTick>
 80018cc:	4602      	mov	r2, r0
 80018ce:	693b      	ldr	r3, [r7, #16]
 80018d0:	1ad3      	subs	r3, r2, r3
 80018d2:	2b64      	cmp	r3, #100	@ 0x64
 80018d4:	d901      	bls.n	80018da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80018d6:	2303      	movs	r3, #3
 80018d8:	e207      	b.n	8001cea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018da:	4b5b      	ldr	r3, [pc, #364]	@ (8001a48 <HAL_RCC_OscConfig+0x240>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d0f0      	beq.n	80018c8 <HAL_RCC_OscConfig+0xc0>
 80018e6:	e014      	b.n	8001912 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018e8:	f7ff fcda 	bl	80012a0 <HAL_GetTick>
 80018ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018ee:	e008      	b.n	8001902 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018f0:	f7ff fcd6 	bl	80012a0 <HAL_GetTick>
 80018f4:	4602      	mov	r2, r0
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	2b64      	cmp	r3, #100	@ 0x64
 80018fc:	d901      	bls.n	8001902 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80018fe:	2303      	movs	r3, #3
 8001900:	e1f3      	b.n	8001cea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001902:	4b51      	ldr	r3, [pc, #324]	@ (8001a48 <HAL_RCC_OscConfig+0x240>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800190a:	2b00      	cmp	r3, #0
 800190c:	d1f0      	bne.n	80018f0 <HAL_RCC_OscConfig+0xe8>
 800190e:	e000      	b.n	8001912 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001910:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f003 0302 	and.w	r3, r3, #2
 800191a:	2b00      	cmp	r3, #0
 800191c:	d063      	beq.n	80019e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800191e:	4b4a      	ldr	r3, [pc, #296]	@ (8001a48 <HAL_RCC_OscConfig+0x240>)
 8001920:	689b      	ldr	r3, [r3, #8]
 8001922:	f003 030c 	and.w	r3, r3, #12
 8001926:	2b00      	cmp	r3, #0
 8001928:	d00b      	beq.n	8001942 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800192a:	4b47      	ldr	r3, [pc, #284]	@ (8001a48 <HAL_RCC_OscConfig+0x240>)
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001932:	2b08      	cmp	r3, #8
 8001934:	d11c      	bne.n	8001970 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001936:	4b44      	ldr	r3, [pc, #272]	@ (8001a48 <HAL_RCC_OscConfig+0x240>)
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800193e:	2b00      	cmp	r3, #0
 8001940:	d116      	bne.n	8001970 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001942:	4b41      	ldr	r3, [pc, #260]	@ (8001a48 <HAL_RCC_OscConfig+0x240>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f003 0302 	and.w	r3, r3, #2
 800194a:	2b00      	cmp	r3, #0
 800194c:	d005      	beq.n	800195a <HAL_RCC_OscConfig+0x152>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	68db      	ldr	r3, [r3, #12]
 8001952:	2b01      	cmp	r3, #1
 8001954:	d001      	beq.n	800195a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001956:	2301      	movs	r3, #1
 8001958:	e1c7      	b.n	8001cea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800195a:	4b3b      	ldr	r3, [pc, #236]	@ (8001a48 <HAL_RCC_OscConfig+0x240>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	691b      	ldr	r3, [r3, #16]
 8001966:	00db      	lsls	r3, r3, #3
 8001968:	4937      	ldr	r1, [pc, #220]	@ (8001a48 <HAL_RCC_OscConfig+0x240>)
 800196a:	4313      	orrs	r3, r2
 800196c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800196e:	e03a      	b.n	80019e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	68db      	ldr	r3, [r3, #12]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d020      	beq.n	80019ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001978:	4b34      	ldr	r3, [pc, #208]	@ (8001a4c <HAL_RCC_OscConfig+0x244>)
 800197a:	2201      	movs	r2, #1
 800197c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800197e:	f7ff fc8f 	bl	80012a0 <HAL_GetTick>
 8001982:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001984:	e008      	b.n	8001998 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001986:	f7ff fc8b 	bl	80012a0 <HAL_GetTick>
 800198a:	4602      	mov	r2, r0
 800198c:	693b      	ldr	r3, [r7, #16]
 800198e:	1ad3      	subs	r3, r2, r3
 8001990:	2b02      	cmp	r3, #2
 8001992:	d901      	bls.n	8001998 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001994:	2303      	movs	r3, #3
 8001996:	e1a8      	b.n	8001cea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001998:	4b2b      	ldr	r3, [pc, #172]	@ (8001a48 <HAL_RCC_OscConfig+0x240>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f003 0302 	and.w	r3, r3, #2
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d0f0      	beq.n	8001986 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019a4:	4b28      	ldr	r3, [pc, #160]	@ (8001a48 <HAL_RCC_OscConfig+0x240>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	691b      	ldr	r3, [r3, #16]
 80019b0:	00db      	lsls	r3, r3, #3
 80019b2:	4925      	ldr	r1, [pc, #148]	@ (8001a48 <HAL_RCC_OscConfig+0x240>)
 80019b4:	4313      	orrs	r3, r2
 80019b6:	600b      	str	r3, [r1, #0]
 80019b8:	e015      	b.n	80019e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019ba:	4b24      	ldr	r3, [pc, #144]	@ (8001a4c <HAL_RCC_OscConfig+0x244>)
 80019bc:	2200      	movs	r2, #0
 80019be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019c0:	f7ff fc6e 	bl	80012a0 <HAL_GetTick>
 80019c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019c6:	e008      	b.n	80019da <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019c8:	f7ff fc6a 	bl	80012a0 <HAL_GetTick>
 80019cc:	4602      	mov	r2, r0
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	1ad3      	subs	r3, r2, r3
 80019d2:	2b02      	cmp	r3, #2
 80019d4:	d901      	bls.n	80019da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80019d6:	2303      	movs	r3, #3
 80019d8:	e187      	b.n	8001cea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019da:	4b1b      	ldr	r3, [pc, #108]	@ (8001a48 <HAL_RCC_OscConfig+0x240>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f003 0302 	and.w	r3, r3, #2
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d1f0      	bne.n	80019c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 0308 	and.w	r3, r3, #8
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d036      	beq.n	8001a60 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	695b      	ldr	r3, [r3, #20]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d016      	beq.n	8001a28 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019fa:	4b15      	ldr	r3, [pc, #84]	@ (8001a50 <HAL_RCC_OscConfig+0x248>)
 80019fc:	2201      	movs	r2, #1
 80019fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a00:	f7ff fc4e 	bl	80012a0 <HAL_GetTick>
 8001a04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a06:	e008      	b.n	8001a1a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a08:	f7ff fc4a 	bl	80012a0 <HAL_GetTick>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	693b      	ldr	r3, [r7, #16]
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	2b02      	cmp	r3, #2
 8001a14:	d901      	bls.n	8001a1a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001a16:	2303      	movs	r3, #3
 8001a18:	e167      	b.n	8001cea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a1a:	4b0b      	ldr	r3, [pc, #44]	@ (8001a48 <HAL_RCC_OscConfig+0x240>)
 8001a1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a1e:	f003 0302 	and.w	r3, r3, #2
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d0f0      	beq.n	8001a08 <HAL_RCC_OscConfig+0x200>
 8001a26:	e01b      	b.n	8001a60 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a28:	4b09      	ldr	r3, [pc, #36]	@ (8001a50 <HAL_RCC_OscConfig+0x248>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a2e:	f7ff fc37 	bl	80012a0 <HAL_GetTick>
 8001a32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a34:	e00e      	b.n	8001a54 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a36:	f7ff fc33 	bl	80012a0 <HAL_GetTick>
 8001a3a:	4602      	mov	r2, r0
 8001a3c:	693b      	ldr	r3, [r7, #16]
 8001a3e:	1ad3      	subs	r3, r2, r3
 8001a40:	2b02      	cmp	r3, #2
 8001a42:	d907      	bls.n	8001a54 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001a44:	2303      	movs	r3, #3
 8001a46:	e150      	b.n	8001cea <HAL_RCC_OscConfig+0x4e2>
 8001a48:	40023800 	.word	0x40023800
 8001a4c:	42470000 	.word	0x42470000
 8001a50:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a54:	4b88      	ldr	r3, [pc, #544]	@ (8001c78 <HAL_RCC_OscConfig+0x470>)
 8001a56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a58:	f003 0302 	and.w	r3, r3, #2
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d1ea      	bne.n	8001a36 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f003 0304 	and.w	r3, r3, #4
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	f000 8097 	beq.w	8001b9c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a72:	4b81      	ldr	r3, [pc, #516]	@ (8001c78 <HAL_RCC_OscConfig+0x470>)
 8001a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d10f      	bne.n	8001a9e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a7e:	2300      	movs	r3, #0
 8001a80:	60bb      	str	r3, [r7, #8]
 8001a82:	4b7d      	ldr	r3, [pc, #500]	@ (8001c78 <HAL_RCC_OscConfig+0x470>)
 8001a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a86:	4a7c      	ldr	r2, [pc, #496]	@ (8001c78 <HAL_RCC_OscConfig+0x470>)
 8001a88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a8e:	4b7a      	ldr	r3, [pc, #488]	@ (8001c78 <HAL_RCC_OscConfig+0x470>)
 8001a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a96:	60bb      	str	r3, [r7, #8]
 8001a98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a9e:	4b77      	ldr	r3, [pc, #476]	@ (8001c7c <HAL_RCC_OscConfig+0x474>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d118      	bne.n	8001adc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001aaa:	4b74      	ldr	r3, [pc, #464]	@ (8001c7c <HAL_RCC_OscConfig+0x474>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a73      	ldr	r2, [pc, #460]	@ (8001c7c <HAL_RCC_OscConfig+0x474>)
 8001ab0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ab4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ab6:	f7ff fbf3 	bl	80012a0 <HAL_GetTick>
 8001aba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001abc:	e008      	b.n	8001ad0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001abe:	f7ff fbef 	bl	80012a0 <HAL_GetTick>
 8001ac2:	4602      	mov	r2, r0
 8001ac4:	693b      	ldr	r3, [r7, #16]
 8001ac6:	1ad3      	subs	r3, r2, r3
 8001ac8:	2b02      	cmp	r3, #2
 8001aca:	d901      	bls.n	8001ad0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001acc:	2303      	movs	r3, #3
 8001ace:	e10c      	b.n	8001cea <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ad0:	4b6a      	ldr	r3, [pc, #424]	@ (8001c7c <HAL_RCC_OscConfig+0x474>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d0f0      	beq.n	8001abe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	689b      	ldr	r3, [r3, #8]
 8001ae0:	2b01      	cmp	r3, #1
 8001ae2:	d106      	bne.n	8001af2 <HAL_RCC_OscConfig+0x2ea>
 8001ae4:	4b64      	ldr	r3, [pc, #400]	@ (8001c78 <HAL_RCC_OscConfig+0x470>)
 8001ae6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ae8:	4a63      	ldr	r2, [pc, #396]	@ (8001c78 <HAL_RCC_OscConfig+0x470>)
 8001aea:	f043 0301 	orr.w	r3, r3, #1
 8001aee:	6713      	str	r3, [r2, #112]	@ 0x70
 8001af0:	e01c      	b.n	8001b2c <HAL_RCC_OscConfig+0x324>
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	2b05      	cmp	r3, #5
 8001af8:	d10c      	bne.n	8001b14 <HAL_RCC_OscConfig+0x30c>
 8001afa:	4b5f      	ldr	r3, [pc, #380]	@ (8001c78 <HAL_RCC_OscConfig+0x470>)
 8001afc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001afe:	4a5e      	ldr	r2, [pc, #376]	@ (8001c78 <HAL_RCC_OscConfig+0x470>)
 8001b00:	f043 0304 	orr.w	r3, r3, #4
 8001b04:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b06:	4b5c      	ldr	r3, [pc, #368]	@ (8001c78 <HAL_RCC_OscConfig+0x470>)
 8001b08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b0a:	4a5b      	ldr	r2, [pc, #364]	@ (8001c78 <HAL_RCC_OscConfig+0x470>)
 8001b0c:	f043 0301 	orr.w	r3, r3, #1
 8001b10:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b12:	e00b      	b.n	8001b2c <HAL_RCC_OscConfig+0x324>
 8001b14:	4b58      	ldr	r3, [pc, #352]	@ (8001c78 <HAL_RCC_OscConfig+0x470>)
 8001b16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b18:	4a57      	ldr	r2, [pc, #348]	@ (8001c78 <HAL_RCC_OscConfig+0x470>)
 8001b1a:	f023 0301 	bic.w	r3, r3, #1
 8001b1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b20:	4b55      	ldr	r3, [pc, #340]	@ (8001c78 <HAL_RCC_OscConfig+0x470>)
 8001b22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b24:	4a54      	ldr	r2, [pc, #336]	@ (8001c78 <HAL_RCC_OscConfig+0x470>)
 8001b26:	f023 0304 	bic.w	r3, r3, #4
 8001b2a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d015      	beq.n	8001b60 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b34:	f7ff fbb4 	bl	80012a0 <HAL_GetTick>
 8001b38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b3a:	e00a      	b.n	8001b52 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b3c:	f7ff fbb0 	bl	80012a0 <HAL_GetTick>
 8001b40:	4602      	mov	r2, r0
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	1ad3      	subs	r3, r2, r3
 8001b46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d901      	bls.n	8001b52 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001b4e:	2303      	movs	r3, #3
 8001b50:	e0cb      	b.n	8001cea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b52:	4b49      	ldr	r3, [pc, #292]	@ (8001c78 <HAL_RCC_OscConfig+0x470>)
 8001b54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b56:	f003 0302 	and.w	r3, r3, #2
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d0ee      	beq.n	8001b3c <HAL_RCC_OscConfig+0x334>
 8001b5e:	e014      	b.n	8001b8a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b60:	f7ff fb9e 	bl	80012a0 <HAL_GetTick>
 8001b64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b66:	e00a      	b.n	8001b7e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b68:	f7ff fb9a 	bl	80012a0 <HAL_GetTick>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	693b      	ldr	r3, [r7, #16]
 8001b70:	1ad3      	subs	r3, r2, r3
 8001b72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d901      	bls.n	8001b7e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001b7a:	2303      	movs	r3, #3
 8001b7c:	e0b5      	b.n	8001cea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b7e:	4b3e      	ldr	r3, [pc, #248]	@ (8001c78 <HAL_RCC_OscConfig+0x470>)
 8001b80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b82:	f003 0302 	and.w	r3, r3, #2
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d1ee      	bne.n	8001b68 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001b8a:	7dfb      	ldrb	r3, [r7, #23]
 8001b8c:	2b01      	cmp	r3, #1
 8001b8e:	d105      	bne.n	8001b9c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b90:	4b39      	ldr	r3, [pc, #228]	@ (8001c78 <HAL_RCC_OscConfig+0x470>)
 8001b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b94:	4a38      	ldr	r2, [pc, #224]	@ (8001c78 <HAL_RCC_OscConfig+0x470>)
 8001b96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b9a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	699b      	ldr	r3, [r3, #24]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	f000 80a1 	beq.w	8001ce8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ba6:	4b34      	ldr	r3, [pc, #208]	@ (8001c78 <HAL_RCC_OscConfig+0x470>)
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	f003 030c 	and.w	r3, r3, #12
 8001bae:	2b08      	cmp	r3, #8
 8001bb0:	d05c      	beq.n	8001c6c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	699b      	ldr	r3, [r3, #24]
 8001bb6:	2b02      	cmp	r3, #2
 8001bb8:	d141      	bne.n	8001c3e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bba:	4b31      	ldr	r3, [pc, #196]	@ (8001c80 <HAL_RCC_OscConfig+0x478>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bc0:	f7ff fb6e 	bl	80012a0 <HAL_GetTick>
 8001bc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bc6:	e008      	b.n	8001bda <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bc8:	f7ff fb6a 	bl	80012a0 <HAL_GetTick>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	2b02      	cmp	r3, #2
 8001bd4:	d901      	bls.n	8001bda <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	e087      	b.n	8001cea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bda:	4b27      	ldr	r3, [pc, #156]	@ (8001c78 <HAL_RCC_OscConfig+0x470>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d1f0      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	69da      	ldr	r2, [r3, #28]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6a1b      	ldr	r3, [r3, #32]
 8001bee:	431a      	orrs	r2, r3
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bf4:	019b      	lsls	r3, r3, #6
 8001bf6:	431a      	orrs	r2, r3
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bfc:	085b      	lsrs	r3, r3, #1
 8001bfe:	3b01      	subs	r3, #1
 8001c00:	041b      	lsls	r3, r3, #16
 8001c02:	431a      	orrs	r2, r3
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c08:	061b      	lsls	r3, r3, #24
 8001c0a:	491b      	ldr	r1, [pc, #108]	@ (8001c78 <HAL_RCC_OscConfig+0x470>)
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c10:	4b1b      	ldr	r3, [pc, #108]	@ (8001c80 <HAL_RCC_OscConfig+0x478>)
 8001c12:	2201      	movs	r2, #1
 8001c14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c16:	f7ff fb43 	bl	80012a0 <HAL_GetTick>
 8001c1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c1c:	e008      	b.n	8001c30 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c1e:	f7ff fb3f 	bl	80012a0 <HAL_GetTick>
 8001c22:	4602      	mov	r2, r0
 8001c24:	693b      	ldr	r3, [r7, #16]
 8001c26:	1ad3      	subs	r3, r2, r3
 8001c28:	2b02      	cmp	r3, #2
 8001c2a:	d901      	bls.n	8001c30 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001c2c:	2303      	movs	r3, #3
 8001c2e:	e05c      	b.n	8001cea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c30:	4b11      	ldr	r3, [pc, #68]	@ (8001c78 <HAL_RCC_OscConfig+0x470>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d0f0      	beq.n	8001c1e <HAL_RCC_OscConfig+0x416>
 8001c3c:	e054      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c3e:	4b10      	ldr	r3, [pc, #64]	@ (8001c80 <HAL_RCC_OscConfig+0x478>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c44:	f7ff fb2c 	bl	80012a0 <HAL_GetTick>
 8001c48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c4a:	e008      	b.n	8001c5e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c4c:	f7ff fb28 	bl	80012a0 <HAL_GetTick>
 8001c50:	4602      	mov	r2, r0
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	2b02      	cmp	r3, #2
 8001c58:	d901      	bls.n	8001c5e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001c5a:	2303      	movs	r3, #3
 8001c5c:	e045      	b.n	8001cea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c5e:	4b06      	ldr	r3, [pc, #24]	@ (8001c78 <HAL_RCC_OscConfig+0x470>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d1f0      	bne.n	8001c4c <HAL_RCC_OscConfig+0x444>
 8001c6a:	e03d      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	699b      	ldr	r3, [r3, #24]
 8001c70:	2b01      	cmp	r3, #1
 8001c72:	d107      	bne.n	8001c84 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001c74:	2301      	movs	r3, #1
 8001c76:	e038      	b.n	8001cea <HAL_RCC_OscConfig+0x4e2>
 8001c78:	40023800 	.word	0x40023800
 8001c7c:	40007000 	.word	0x40007000
 8001c80:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001c84:	4b1b      	ldr	r3, [pc, #108]	@ (8001cf4 <HAL_RCC_OscConfig+0x4ec>)
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	699b      	ldr	r3, [r3, #24]
 8001c8e:	2b01      	cmp	r3, #1
 8001c90:	d028      	beq.n	8001ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c9c:	429a      	cmp	r2, r3
 8001c9e:	d121      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001caa:	429a      	cmp	r2, r3
 8001cac:	d11a      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001cae:	68fa      	ldr	r2, [r7, #12]
 8001cb0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	687a      	ldr	r2, [r7, #4]
 8001cb8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001cba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d111      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cca:	085b      	lsrs	r3, r3, #1
 8001ccc:	3b01      	subs	r3, #1
 8001cce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	d107      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cde:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	d001      	beq.n	8001ce8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	e000      	b.n	8001cea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001ce8:	2300      	movs	r3, #0
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3718      	adds	r7, #24
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	40023800 	.word	0x40023800

08001cf8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
 8001d00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d101      	bne.n	8001d0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e0cc      	b.n	8001ea6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d0c:	4b68      	ldr	r3, [pc, #416]	@ (8001eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f003 0307 	and.w	r3, r3, #7
 8001d14:	683a      	ldr	r2, [r7, #0]
 8001d16:	429a      	cmp	r2, r3
 8001d18:	d90c      	bls.n	8001d34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d1a:	4b65      	ldr	r3, [pc, #404]	@ (8001eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8001d1c:	683a      	ldr	r2, [r7, #0]
 8001d1e:	b2d2      	uxtb	r2, r2
 8001d20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d22:	4b63      	ldr	r3, [pc, #396]	@ (8001eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f003 0307 	and.w	r3, r3, #7
 8001d2a:	683a      	ldr	r2, [r7, #0]
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d001      	beq.n	8001d34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001d30:	2301      	movs	r3, #1
 8001d32:	e0b8      	b.n	8001ea6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f003 0302 	and.w	r3, r3, #2
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d020      	beq.n	8001d82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 0304 	and.w	r3, r3, #4
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d005      	beq.n	8001d58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d4c:	4b59      	ldr	r3, [pc, #356]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	4a58      	ldr	r2, [pc, #352]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d52:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001d56:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f003 0308 	and.w	r3, r3, #8
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d005      	beq.n	8001d70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d64:	4b53      	ldr	r3, [pc, #332]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	4a52      	ldr	r2, [pc, #328]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d6a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001d6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d70:	4b50      	ldr	r3, [pc, #320]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d72:	689b      	ldr	r3, [r3, #8]
 8001d74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	494d      	ldr	r1, [pc, #308]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f003 0301 	and.w	r3, r3, #1
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d044      	beq.n	8001e18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	d107      	bne.n	8001da6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d96:	4b47      	ldr	r3, [pc, #284]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d119      	bne.n	8001dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e07f      	b.n	8001ea6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	2b02      	cmp	r3, #2
 8001dac:	d003      	beq.n	8001db6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001db2:	2b03      	cmp	r3, #3
 8001db4:	d107      	bne.n	8001dc6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001db6:	4b3f      	ldr	r3, [pc, #252]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d109      	bne.n	8001dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e06f      	b.n	8001ea6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dc6:	4b3b      	ldr	r3, [pc, #236]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f003 0302 	and.w	r3, r3, #2
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d101      	bne.n	8001dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	e067      	b.n	8001ea6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001dd6:	4b37      	ldr	r3, [pc, #220]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	f023 0203 	bic.w	r2, r3, #3
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	4934      	ldr	r1, [pc, #208]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001de4:	4313      	orrs	r3, r2
 8001de6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001de8:	f7ff fa5a 	bl	80012a0 <HAL_GetTick>
 8001dec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dee:	e00a      	b.n	8001e06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001df0:	f7ff fa56 	bl	80012a0 <HAL_GetTick>
 8001df4:	4602      	mov	r2, r0
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	1ad3      	subs	r3, r2, r3
 8001dfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d901      	bls.n	8001e06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e02:	2303      	movs	r3, #3
 8001e04:	e04f      	b.n	8001ea6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e06:	4b2b      	ldr	r3, [pc, #172]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e08:	689b      	ldr	r3, [r3, #8]
 8001e0a:	f003 020c 	and.w	r2, r3, #12
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	009b      	lsls	r3, r3, #2
 8001e14:	429a      	cmp	r2, r3
 8001e16:	d1eb      	bne.n	8001df0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e18:	4b25      	ldr	r3, [pc, #148]	@ (8001eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f003 0307 	and.w	r3, r3, #7
 8001e20:	683a      	ldr	r2, [r7, #0]
 8001e22:	429a      	cmp	r2, r3
 8001e24:	d20c      	bcs.n	8001e40 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e26:	4b22      	ldr	r3, [pc, #136]	@ (8001eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8001e28:	683a      	ldr	r2, [r7, #0]
 8001e2a:	b2d2      	uxtb	r2, r2
 8001e2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e2e:	4b20      	ldr	r3, [pc, #128]	@ (8001eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f003 0307 	and.w	r3, r3, #7
 8001e36:	683a      	ldr	r2, [r7, #0]
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	d001      	beq.n	8001e40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	e032      	b.n	8001ea6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f003 0304 	and.w	r3, r3, #4
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d008      	beq.n	8001e5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e4c:	4b19      	ldr	r3, [pc, #100]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e4e:	689b      	ldr	r3, [r3, #8]
 8001e50:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	68db      	ldr	r3, [r3, #12]
 8001e58:	4916      	ldr	r1, [pc, #88]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f003 0308 	and.w	r3, r3, #8
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d009      	beq.n	8001e7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e6a:	4b12      	ldr	r3, [pc, #72]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	691b      	ldr	r3, [r3, #16]
 8001e76:	00db      	lsls	r3, r3, #3
 8001e78:	490e      	ldr	r1, [pc, #56]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e7a:	4313      	orrs	r3, r2
 8001e7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e7e:	f000 f821 	bl	8001ec4 <HAL_RCC_GetSysClockFreq>
 8001e82:	4602      	mov	r2, r0
 8001e84:	4b0b      	ldr	r3, [pc, #44]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e86:	689b      	ldr	r3, [r3, #8]
 8001e88:	091b      	lsrs	r3, r3, #4
 8001e8a:	f003 030f 	and.w	r3, r3, #15
 8001e8e:	490a      	ldr	r1, [pc, #40]	@ (8001eb8 <HAL_RCC_ClockConfig+0x1c0>)
 8001e90:	5ccb      	ldrb	r3, [r1, r3]
 8001e92:	fa22 f303 	lsr.w	r3, r2, r3
 8001e96:	4a09      	ldr	r2, [pc, #36]	@ (8001ebc <HAL_RCC_ClockConfig+0x1c4>)
 8001e98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001e9a:	4b09      	ldr	r3, [pc, #36]	@ (8001ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f7ff f9ba 	bl	8001218 <HAL_InitTick>

  return HAL_OK;
 8001ea4:	2300      	movs	r3, #0
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3710      	adds	r7, #16
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	40023c00 	.word	0x40023c00
 8001eb4:	40023800 	.word	0x40023800
 8001eb8:	08003588 	.word	0x08003588
 8001ebc:	20000008 	.word	0x20000008
 8001ec0:	2000000c 	.word	0x2000000c

08001ec4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ec4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ec8:	b090      	sub	sp, #64	@ 0x40
 8001eca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	637b      	str	r3, [r7, #52]	@ 0x34
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001edc:	4b59      	ldr	r3, [pc, #356]	@ (8002044 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	f003 030c 	and.w	r3, r3, #12
 8001ee4:	2b08      	cmp	r3, #8
 8001ee6:	d00d      	beq.n	8001f04 <HAL_RCC_GetSysClockFreq+0x40>
 8001ee8:	2b08      	cmp	r3, #8
 8001eea:	f200 80a1 	bhi.w	8002030 <HAL_RCC_GetSysClockFreq+0x16c>
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d002      	beq.n	8001ef8 <HAL_RCC_GetSysClockFreq+0x34>
 8001ef2:	2b04      	cmp	r3, #4
 8001ef4:	d003      	beq.n	8001efe <HAL_RCC_GetSysClockFreq+0x3a>
 8001ef6:	e09b      	b.n	8002030 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001ef8:	4b53      	ldr	r3, [pc, #332]	@ (8002048 <HAL_RCC_GetSysClockFreq+0x184>)
 8001efa:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8001efc:	e09b      	b.n	8002036 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001efe:	4b53      	ldr	r3, [pc, #332]	@ (800204c <HAL_RCC_GetSysClockFreq+0x188>)
 8001f00:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001f02:	e098      	b.n	8002036 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f04:	4b4f      	ldr	r3, [pc, #316]	@ (8002044 <HAL_RCC_GetSysClockFreq+0x180>)
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001f0c:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f0e:	4b4d      	ldr	r3, [pc, #308]	@ (8002044 <HAL_RCC_GetSysClockFreq+0x180>)
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d028      	beq.n	8001f6c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f1a:	4b4a      	ldr	r3, [pc, #296]	@ (8002044 <HAL_RCC_GetSysClockFreq+0x180>)
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	099b      	lsrs	r3, r3, #6
 8001f20:	2200      	movs	r2, #0
 8001f22:	623b      	str	r3, [r7, #32]
 8001f24:	627a      	str	r2, [r7, #36]	@ 0x24
 8001f26:	6a3b      	ldr	r3, [r7, #32]
 8001f28:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001f2c:	2100      	movs	r1, #0
 8001f2e:	4b47      	ldr	r3, [pc, #284]	@ (800204c <HAL_RCC_GetSysClockFreq+0x188>)
 8001f30:	fb03 f201 	mul.w	r2, r3, r1
 8001f34:	2300      	movs	r3, #0
 8001f36:	fb00 f303 	mul.w	r3, r0, r3
 8001f3a:	4413      	add	r3, r2
 8001f3c:	4a43      	ldr	r2, [pc, #268]	@ (800204c <HAL_RCC_GetSysClockFreq+0x188>)
 8001f3e:	fba0 1202 	umull	r1, r2, r0, r2
 8001f42:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001f44:	460a      	mov	r2, r1
 8001f46:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001f48:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001f4a:	4413      	add	r3, r2
 8001f4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f50:	2200      	movs	r2, #0
 8001f52:	61bb      	str	r3, [r7, #24]
 8001f54:	61fa      	str	r2, [r7, #28]
 8001f56:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f5a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001f5e:	f7fe f98f 	bl	8000280 <__aeabi_uldivmod>
 8001f62:	4602      	mov	r2, r0
 8001f64:	460b      	mov	r3, r1
 8001f66:	4613      	mov	r3, r2
 8001f68:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001f6a:	e053      	b.n	8002014 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f6c:	4b35      	ldr	r3, [pc, #212]	@ (8002044 <HAL_RCC_GetSysClockFreq+0x180>)
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	099b      	lsrs	r3, r3, #6
 8001f72:	2200      	movs	r2, #0
 8001f74:	613b      	str	r3, [r7, #16]
 8001f76:	617a      	str	r2, [r7, #20]
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001f7e:	f04f 0b00 	mov.w	fp, #0
 8001f82:	4652      	mov	r2, sl
 8001f84:	465b      	mov	r3, fp
 8001f86:	f04f 0000 	mov.w	r0, #0
 8001f8a:	f04f 0100 	mov.w	r1, #0
 8001f8e:	0159      	lsls	r1, r3, #5
 8001f90:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001f94:	0150      	lsls	r0, r2, #5
 8001f96:	4602      	mov	r2, r0
 8001f98:	460b      	mov	r3, r1
 8001f9a:	ebb2 080a 	subs.w	r8, r2, sl
 8001f9e:	eb63 090b 	sbc.w	r9, r3, fp
 8001fa2:	f04f 0200 	mov.w	r2, #0
 8001fa6:	f04f 0300 	mov.w	r3, #0
 8001faa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001fae:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001fb2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001fb6:	ebb2 0408 	subs.w	r4, r2, r8
 8001fba:	eb63 0509 	sbc.w	r5, r3, r9
 8001fbe:	f04f 0200 	mov.w	r2, #0
 8001fc2:	f04f 0300 	mov.w	r3, #0
 8001fc6:	00eb      	lsls	r3, r5, #3
 8001fc8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001fcc:	00e2      	lsls	r2, r4, #3
 8001fce:	4614      	mov	r4, r2
 8001fd0:	461d      	mov	r5, r3
 8001fd2:	eb14 030a 	adds.w	r3, r4, sl
 8001fd6:	603b      	str	r3, [r7, #0]
 8001fd8:	eb45 030b 	adc.w	r3, r5, fp
 8001fdc:	607b      	str	r3, [r7, #4]
 8001fde:	f04f 0200 	mov.w	r2, #0
 8001fe2:	f04f 0300 	mov.w	r3, #0
 8001fe6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001fea:	4629      	mov	r1, r5
 8001fec:	028b      	lsls	r3, r1, #10
 8001fee:	4621      	mov	r1, r4
 8001ff0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001ff4:	4621      	mov	r1, r4
 8001ff6:	028a      	lsls	r2, r1, #10
 8001ff8:	4610      	mov	r0, r2
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ffe:	2200      	movs	r2, #0
 8002000:	60bb      	str	r3, [r7, #8]
 8002002:	60fa      	str	r2, [r7, #12]
 8002004:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002008:	f7fe f93a 	bl	8000280 <__aeabi_uldivmod>
 800200c:	4602      	mov	r2, r0
 800200e:	460b      	mov	r3, r1
 8002010:	4613      	mov	r3, r2
 8002012:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002014:	4b0b      	ldr	r3, [pc, #44]	@ (8002044 <HAL_RCC_GetSysClockFreq+0x180>)
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	0c1b      	lsrs	r3, r3, #16
 800201a:	f003 0303 	and.w	r3, r3, #3
 800201e:	3301      	adds	r3, #1
 8002020:	005b      	lsls	r3, r3, #1
 8002022:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8002024:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002028:	fbb2 f3f3 	udiv	r3, r2, r3
 800202c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800202e:	e002      	b.n	8002036 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002030:	4b05      	ldr	r3, [pc, #20]	@ (8002048 <HAL_RCC_GetSysClockFreq+0x184>)
 8002032:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002034:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002036:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002038:	4618      	mov	r0, r3
 800203a:	3740      	adds	r7, #64	@ 0x40
 800203c:	46bd      	mov	sp, r7
 800203e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002042:	bf00      	nop
 8002044:	40023800 	.word	0x40023800
 8002048:	00f42400 	.word	0x00f42400
 800204c:	017d7840 	.word	0x017d7840

08002050 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d101      	bne.n	8002062 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800205e:	2301      	movs	r3, #1
 8002060:	e07b      	b.n	800215a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002066:	2b00      	cmp	r3, #0
 8002068:	d108      	bne.n	800207c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002072:	d009      	beq.n	8002088 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2200      	movs	r2, #0
 8002078:	61da      	str	r2, [r3, #28]
 800207a:	e005      	b.n	8002088 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2200      	movs	r2, #0
 8002080:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2200      	movs	r2, #0
 8002086:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2200      	movs	r2, #0
 800208c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002094:	b2db      	uxtb	r3, r3
 8002096:	2b00      	cmp	r3, #0
 8002098:	d106      	bne.n	80020a8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2200      	movs	r2, #0
 800209e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80020a2:	6878      	ldr	r0, [r7, #4]
 80020a4:	f7fe ffac 	bl	8001000 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2202      	movs	r2, #2
 80020ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	681a      	ldr	r2, [r3, #0]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80020be:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80020d0:	431a      	orrs	r2, r3
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	68db      	ldr	r3, [r3, #12]
 80020d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80020da:	431a      	orrs	r2, r3
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	691b      	ldr	r3, [r3, #16]
 80020e0:	f003 0302 	and.w	r3, r3, #2
 80020e4:	431a      	orrs	r2, r3
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	695b      	ldr	r3, [r3, #20]
 80020ea:	f003 0301 	and.w	r3, r3, #1
 80020ee:	431a      	orrs	r2, r3
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	699b      	ldr	r3, [r3, #24]
 80020f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80020f8:	431a      	orrs	r2, r3
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	69db      	ldr	r3, [r3, #28]
 80020fe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002102:	431a      	orrs	r2, r3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6a1b      	ldr	r3, [r3, #32]
 8002108:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800210c:	ea42 0103 	orr.w	r1, r2, r3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002114:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	430a      	orrs	r2, r1
 800211e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	699b      	ldr	r3, [r3, #24]
 8002124:	0c1b      	lsrs	r3, r3, #16
 8002126:	f003 0104 	and.w	r1, r3, #4
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800212e:	f003 0210 	and.w	r2, r3, #16
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	430a      	orrs	r2, r1
 8002138:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	69da      	ldr	r2, [r3, #28]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002148:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2200      	movs	r2, #0
 800214e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2201      	movs	r2, #1
 8002154:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002158:	2300      	movs	r3, #0
}
 800215a:	4618      	mov	r0, r3
 800215c:	3708      	adds	r7, #8
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}

08002162 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002162:	b580      	push	{r7, lr}
 8002164:	b088      	sub	sp, #32
 8002166:	af00      	add	r7, sp, #0
 8002168:	60f8      	str	r0, [r7, #12]
 800216a:	60b9      	str	r1, [r7, #8]
 800216c:	603b      	str	r3, [r7, #0]
 800216e:	4613      	mov	r3, r2
 8002170:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002172:	2300      	movs	r3, #0
 8002174:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800217c:	2b01      	cmp	r3, #1
 800217e:	d101      	bne.n	8002184 <HAL_SPI_Transmit+0x22>
 8002180:	2302      	movs	r3, #2
 8002182:	e12d      	b.n	80023e0 <HAL_SPI_Transmit+0x27e>
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	2201      	movs	r2, #1
 8002188:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800218c:	f7ff f888 	bl	80012a0 <HAL_GetTick>
 8002190:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002192:	88fb      	ldrh	r3, [r7, #6]
 8002194:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800219c:	b2db      	uxtb	r3, r3
 800219e:	2b01      	cmp	r3, #1
 80021a0:	d002      	beq.n	80021a8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80021a2:	2302      	movs	r3, #2
 80021a4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80021a6:	e116      	b.n	80023d6 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d002      	beq.n	80021b4 <HAL_SPI_Transmit+0x52>
 80021ae:	88fb      	ldrh	r3, [r7, #6]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d102      	bne.n	80021ba <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80021b8:	e10d      	b.n	80023d6 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	2203      	movs	r2, #3
 80021be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	2200      	movs	r2, #0
 80021c6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	68ba      	ldr	r2, [r7, #8]
 80021cc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	88fa      	ldrh	r2, [r7, #6]
 80021d2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	88fa      	ldrh	r2, [r7, #6]
 80021d8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	2200      	movs	r2, #0
 80021de:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2200      	movs	r2, #0
 80021e4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	2200      	movs	r2, #0
 80021ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	2200      	movs	r2, #0
 80021f0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	2200      	movs	r2, #0
 80021f6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002200:	d10f      	bne.n	8002222 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	681a      	ldr	r2, [r3, #0]
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002210:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	681a      	ldr	r2, [r3, #0]
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002220:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800222c:	2b40      	cmp	r3, #64	@ 0x40
 800222e:	d007      	beq.n	8002240 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800223e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	68db      	ldr	r3, [r3, #12]
 8002244:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002248:	d14f      	bne.n	80022ea <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d002      	beq.n	8002258 <HAL_SPI_Transmit+0xf6>
 8002252:	8afb      	ldrh	r3, [r7, #22]
 8002254:	2b01      	cmp	r3, #1
 8002256:	d142      	bne.n	80022de <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800225c:	881a      	ldrh	r2, [r3, #0]
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002268:	1c9a      	adds	r2, r3, #2
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002272:	b29b      	uxth	r3, r3
 8002274:	3b01      	subs	r3, #1
 8002276:	b29a      	uxth	r2, r3
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800227c:	e02f      	b.n	80022de <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	f003 0302 	and.w	r3, r3, #2
 8002288:	2b02      	cmp	r3, #2
 800228a:	d112      	bne.n	80022b2 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002290:	881a      	ldrh	r2, [r3, #0]
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229c:	1c9a      	adds	r2, r3, #2
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80022a6:	b29b      	uxth	r3, r3
 80022a8:	3b01      	subs	r3, #1
 80022aa:	b29a      	uxth	r2, r3
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	86da      	strh	r2, [r3, #54]	@ 0x36
 80022b0:	e015      	b.n	80022de <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80022b2:	f7fe fff5 	bl	80012a0 <HAL_GetTick>
 80022b6:	4602      	mov	r2, r0
 80022b8:	69bb      	ldr	r3, [r7, #24]
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	683a      	ldr	r2, [r7, #0]
 80022be:	429a      	cmp	r2, r3
 80022c0:	d803      	bhi.n	80022ca <HAL_SPI_Transmit+0x168>
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022c8:	d102      	bne.n	80022d0 <HAL_SPI_Transmit+0x16e>
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d106      	bne.n	80022de <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 80022d0:	2303      	movs	r3, #3
 80022d2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	2201      	movs	r2, #1
 80022d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80022dc:	e07b      	b.n	80023d6 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80022e2:	b29b      	uxth	r3, r3
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d1ca      	bne.n	800227e <HAL_SPI_Transmit+0x11c>
 80022e8:	e050      	b.n	800238c <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d002      	beq.n	80022f8 <HAL_SPI_Transmit+0x196>
 80022f2:	8afb      	ldrh	r3, [r7, #22]
 80022f4:	2b01      	cmp	r3, #1
 80022f6:	d144      	bne.n	8002382 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	330c      	adds	r3, #12
 8002302:	7812      	ldrb	r2, [r2, #0]
 8002304:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800230a:	1c5a      	adds	r2, r3, #1
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002314:	b29b      	uxth	r3, r3
 8002316:	3b01      	subs	r3, #1
 8002318:	b29a      	uxth	r2, r3
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800231e:	e030      	b.n	8002382 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	689b      	ldr	r3, [r3, #8]
 8002326:	f003 0302 	and.w	r3, r3, #2
 800232a:	2b02      	cmp	r3, #2
 800232c:	d113      	bne.n	8002356 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	330c      	adds	r3, #12
 8002338:	7812      	ldrb	r2, [r2, #0]
 800233a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002340:	1c5a      	adds	r2, r3, #1
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800234a:	b29b      	uxth	r3, r3
 800234c:	3b01      	subs	r3, #1
 800234e:	b29a      	uxth	r2, r3
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002354:	e015      	b.n	8002382 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002356:	f7fe ffa3 	bl	80012a0 <HAL_GetTick>
 800235a:	4602      	mov	r2, r0
 800235c:	69bb      	ldr	r3, [r7, #24]
 800235e:	1ad3      	subs	r3, r2, r3
 8002360:	683a      	ldr	r2, [r7, #0]
 8002362:	429a      	cmp	r2, r3
 8002364:	d803      	bhi.n	800236e <HAL_SPI_Transmit+0x20c>
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	f1b3 3fff 	cmp.w	r3, #4294967295
 800236c:	d102      	bne.n	8002374 <HAL_SPI_Transmit+0x212>
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d106      	bne.n	8002382 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8002374:	2303      	movs	r3, #3
 8002376:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	2201      	movs	r2, #1
 800237c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8002380:	e029      	b.n	80023d6 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002386:	b29b      	uxth	r3, r3
 8002388:	2b00      	cmp	r3, #0
 800238a:	d1c9      	bne.n	8002320 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800238c:	69ba      	ldr	r2, [r7, #24]
 800238e:	6839      	ldr	r1, [r7, #0]
 8002390:	68f8      	ldr	r0, [r7, #12]
 8002392:	f000 fbdf 	bl	8002b54 <SPI_EndRxTxTransaction>
 8002396:	4603      	mov	r3, r0
 8002398:	2b00      	cmp	r3, #0
 800239a:	d002      	beq.n	80023a2 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	2220      	movs	r2, #32
 80023a0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d10a      	bne.n	80023c0 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80023aa:	2300      	movs	r3, #0
 80023ac:	613b      	str	r3, [r7, #16]
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	613b      	str	r3, [r7, #16]
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	613b      	str	r3, [r7, #16]
 80023be:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d002      	beq.n	80023ce <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 80023c8:	2301      	movs	r3, #1
 80023ca:	77fb      	strb	r3, [r7, #31]
 80023cc:	e003      	b.n	80023d6 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	2201      	movs	r2, #1
 80023d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	2200      	movs	r2, #0
 80023da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80023de:	7ffb      	ldrb	r3, [r7, #31]
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	3720      	adds	r7, #32
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}

080023e8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b088      	sub	sp, #32
 80023ec:	af02      	add	r7, sp, #8
 80023ee:	60f8      	str	r0, [r7, #12]
 80023f0:	60b9      	str	r1, [r7, #8]
 80023f2:	603b      	str	r3, [r7, #0]
 80023f4:	4613      	mov	r3, r2
 80023f6:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80023f8:	2300      	movs	r3, #0
 80023fa:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002402:	b2db      	uxtb	r3, r3
 8002404:	2b01      	cmp	r3, #1
 8002406:	d002      	beq.n	800240e <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8002408:	2302      	movs	r3, #2
 800240a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800240c:	e0fb      	b.n	8002606 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002416:	d112      	bne.n	800243e <HAL_SPI_Receive+0x56>
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d10e      	bne.n	800243e <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2204      	movs	r2, #4
 8002424:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002428:	88fa      	ldrh	r2, [r7, #6]
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	9300      	str	r3, [sp, #0]
 800242e:	4613      	mov	r3, r2
 8002430:	68ba      	ldr	r2, [r7, #8]
 8002432:	68b9      	ldr	r1, [r7, #8]
 8002434:	68f8      	ldr	r0, [r7, #12]
 8002436:	f000 f8ef 	bl	8002618 <HAL_SPI_TransmitReceive>
 800243a:	4603      	mov	r3, r0
 800243c:	e0e8      	b.n	8002610 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002444:	2b01      	cmp	r3, #1
 8002446:	d101      	bne.n	800244c <HAL_SPI_Receive+0x64>
 8002448:	2302      	movs	r3, #2
 800244a:	e0e1      	b.n	8002610 <HAL_SPI_Receive+0x228>
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	2201      	movs	r2, #1
 8002450:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002454:	f7fe ff24 	bl	80012a0 <HAL_GetTick>
 8002458:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d002      	beq.n	8002466 <HAL_SPI_Receive+0x7e>
 8002460:	88fb      	ldrh	r3, [r7, #6]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d102      	bne.n	800246c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	75fb      	strb	r3, [r7, #23]
    goto error;
 800246a:	e0cc      	b.n	8002606 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	2204      	movs	r2, #4
 8002470:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	2200      	movs	r2, #0
 8002478:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	68ba      	ldr	r2, [r7, #8]
 800247e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	88fa      	ldrh	r2, [r7, #6]
 8002484:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	88fa      	ldrh	r2, [r7, #6]
 800248a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	2200      	movs	r2, #0
 8002490:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2200      	movs	r2, #0
 8002496:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2200      	movs	r2, #0
 800249c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	2200      	movs	r2, #0
 80024a2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	2200      	movs	r2, #0
 80024a8:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80024b2:	d10f      	bne.n	80024d4 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80024c2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80024d2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024de:	2b40      	cmp	r3, #64	@ 0x40
 80024e0:	d007      	beq.n	80024f2 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80024f0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	68db      	ldr	r3, [r3, #12]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d16a      	bne.n	80025d0 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80024fa:	e032      	b.n	8002562 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	689b      	ldr	r3, [r3, #8]
 8002502:	f003 0301 	and.w	r3, r3, #1
 8002506:	2b01      	cmp	r3, #1
 8002508:	d115      	bne.n	8002536 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f103 020c 	add.w	r2, r3, #12
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002516:	7812      	ldrb	r2, [r2, #0]
 8002518:	b2d2      	uxtb	r2, r2
 800251a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002520:	1c5a      	adds	r2, r3, #1
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800252a:	b29b      	uxth	r3, r3
 800252c:	3b01      	subs	r3, #1
 800252e:	b29a      	uxth	r2, r3
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002534:	e015      	b.n	8002562 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002536:	f7fe feb3 	bl	80012a0 <HAL_GetTick>
 800253a:	4602      	mov	r2, r0
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	1ad3      	subs	r3, r2, r3
 8002540:	683a      	ldr	r2, [r7, #0]
 8002542:	429a      	cmp	r2, r3
 8002544:	d803      	bhi.n	800254e <HAL_SPI_Receive+0x166>
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	f1b3 3fff 	cmp.w	r3, #4294967295
 800254c:	d102      	bne.n	8002554 <HAL_SPI_Receive+0x16c>
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d106      	bne.n	8002562 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8002554:	2303      	movs	r3, #3
 8002556:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	2201      	movs	r2, #1
 800255c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8002560:	e051      	b.n	8002606 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002566:	b29b      	uxth	r3, r3
 8002568:	2b00      	cmp	r3, #0
 800256a:	d1c7      	bne.n	80024fc <HAL_SPI_Receive+0x114>
 800256c:	e035      	b.n	80025da <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	f003 0301 	and.w	r3, r3, #1
 8002578:	2b01      	cmp	r3, #1
 800257a:	d113      	bne.n	80025a4 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	68da      	ldr	r2, [r3, #12]
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002586:	b292      	uxth	r2, r2
 8002588:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800258e:	1c9a      	adds	r2, r3, #2
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002598:	b29b      	uxth	r3, r3
 800259a:	3b01      	subs	r3, #1
 800259c:	b29a      	uxth	r2, r3
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80025a2:	e015      	b.n	80025d0 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80025a4:	f7fe fe7c 	bl	80012a0 <HAL_GetTick>
 80025a8:	4602      	mov	r2, r0
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	1ad3      	subs	r3, r2, r3
 80025ae:	683a      	ldr	r2, [r7, #0]
 80025b0:	429a      	cmp	r2, r3
 80025b2:	d803      	bhi.n	80025bc <HAL_SPI_Receive+0x1d4>
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025ba:	d102      	bne.n	80025c2 <HAL_SPI_Receive+0x1da>
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d106      	bne.n	80025d0 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 80025c2:	2303      	movs	r3, #3
 80025c4:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2201      	movs	r2, #1
 80025ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80025ce:	e01a      	b.n	8002606 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80025d4:	b29b      	uxth	r3, r3
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d1c9      	bne.n	800256e <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80025da:	693a      	ldr	r2, [r7, #16]
 80025dc:	6839      	ldr	r1, [r7, #0]
 80025de:	68f8      	ldr	r0, [r7, #12]
 80025e0:	f000 fa52 	bl	8002a88 <SPI_EndRxTransaction>
 80025e4:	4603      	mov	r3, r0
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d002      	beq.n	80025f0 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	2220      	movs	r2, #32
 80025ee:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d002      	beq.n	80025fe <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 80025f8:	2301      	movs	r3, #1
 80025fa:	75fb      	strb	r3, [r7, #23]
 80025fc:	e003      	b.n	8002606 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2201      	movs	r2, #1
 8002602:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	2200      	movs	r2, #0
 800260a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800260e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002610:	4618      	mov	r0, r3
 8002612:	3718      	adds	r7, #24
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}

08002618 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b08c      	sub	sp, #48	@ 0x30
 800261c:	af00      	add	r7, sp, #0
 800261e:	60f8      	str	r0, [r7, #12]
 8002620:	60b9      	str	r1, [r7, #8]
 8002622:	607a      	str	r2, [r7, #4]
 8002624:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002626:	2301      	movs	r3, #1
 8002628:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800262a:	2300      	movs	r3, #0
 800262c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002636:	2b01      	cmp	r3, #1
 8002638:	d101      	bne.n	800263e <HAL_SPI_TransmitReceive+0x26>
 800263a:	2302      	movs	r3, #2
 800263c:	e198      	b.n	8002970 <HAL_SPI_TransmitReceive+0x358>
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	2201      	movs	r2, #1
 8002642:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002646:	f7fe fe2b 	bl	80012a0 <HAL_GetTick>
 800264a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002652:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800265c:	887b      	ldrh	r3, [r7, #2]
 800265e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002660:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002664:	2b01      	cmp	r3, #1
 8002666:	d00f      	beq.n	8002688 <HAL_SPI_TransmitReceive+0x70>
 8002668:	69fb      	ldr	r3, [r7, #28]
 800266a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800266e:	d107      	bne.n	8002680 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d103      	bne.n	8002680 <HAL_SPI_TransmitReceive+0x68>
 8002678:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800267c:	2b04      	cmp	r3, #4
 800267e:	d003      	beq.n	8002688 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8002680:	2302      	movs	r3, #2
 8002682:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8002686:	e16d      	b.n	8002964 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d005      	beq.n	800269a <HAL_SPI_TransmitReceive+0x82>
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d002      	beq.n	800269a <HAL_SPI_TransmitReceive+0x82>
 8002694:	887b      	ldrh	r3, [r7, #2]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d103      	bne.n	80026a2 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 80026a0:	e160      	b.n	8002964 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	2b04      	cmp	r3, #4
 80026ac:	d003      	beq.n	80026b6 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	2205      	movs	r2, #5
 80026b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2200      	movs	r2, #0
 80026ba:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	687a      	ldr	r2, [r7, #4]
 80026c0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	887a      	ldrh	r2, [r7, #2]
 80026c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	887a      	ldrh	r2, [r7, #2]
 80026cc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	68ba      	ldr	r2, [r7, #8]
 80026d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	887a      	ldrh	r2, [r7, #2]
 80026d8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	887a      	ldrh	r2, [r7, #2]
 80026de:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	2200      	movs	r2, #0
 80026e4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	2200      	movs	r2, #0
 80026ea:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026f6:	2b40      	cmp	r3, #64	@ 0x40
 80026f8:	d007      	beq.n	800270a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002708:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	68db      	ldr	r3, [r3, #12]
 800270e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002712:	d17c      	bne.n	800280e <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d002      	beq.n	8002722 <HAL_SPI_TransmitReceive+0x10a>
 800271c:	8b7b      	ldrh	r3, [r7, #26]
 800271e:	2b01      	cmp	r3, #1
 8002720:	d16a      	bne.n	80027f8 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002726:	881a      	ldrh	r2, [r3, #0]
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002732:	1c9a      	adds	r2, r3, #2
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800273c:	b29b      	uxth	r3, r3
 800273e:	3b01      	subs	r3, #1
 8002740:	b29a      	uxth	r2, r3
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002746:	e057      	b.n	80027f8 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	689b      	ldr	r3, [r3, #8]
 800274e:	f003 0302 	and.w	r3, r3, #2
 8002752:	2b02      	cmp	r3, #2
 8002754:	d11b      	bne.n	800278e <HAL_SPI_TransmitReceive+0x176>
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800275a:	b29b      	uxth	r3, r3
 800275c:	2b00      	cmp	r3, #0
 800275e:	d016      	beq.n	800278e <HAL_SPI_TransmitReceive+0x176>
 8002760:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002762:	2b01      	cmp	r3, #1
 8002764:	d113      	bne.n	800278e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800276a:	881a      	ldrh	r2, [r3, #0]
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002776:	1c9a      	adds	r2, r3, #2
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002780:	b29b      	uxth	r3, r3
 8002782:	3b01      	subs	r3, #1
 8002784:	b29a      	uxth	r2, r3
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800278a:	2300      	movs	r3, #0
 800278c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	f003 0301 	and.w	r3, r3, #1
 8002798:	2b01      	cmp	r3, #1
 800279a:	d119      	bne.n	80027d0 <HAL_SPI_TransmitReceive+0x1b8>
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80027a0:	b29b      	uxth	r3, r3
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d014      	beq.n	80027d0 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	68da      	ldr	r2, [r3, #12]
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027b0:	b292      	uxth	r2, r2
 80027b2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027b8:	1c9a      	adds	r2, r3, #2
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80027c2:	b29b      	uxth	r3, r3
 80027c4:	3b01      	subs	r3, #1
 80027c6:	b29a      	uxth	r2, r3
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80027cc:	2301      	movs	r3, #1
 80027ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80027d0:	f7fe fd66 	bl	80012a0 <HAL_GetTick>
 80027d4:	4602      	mov	r2, r0
 80027d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80027dc:	429a      	cmp	r2, r3
 80027de:	d80b      	bhi.n	80027f8 <HAL_SPI_TransmitReceive+0x1e0>
 80027e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027e6:	d007      	beq.n	80027f8 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 80027e8:	2303      	movs	r3, #3
 80027ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	2201      	movs	r2, #1
 80027f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 80027f6:	e0b5      	b.n	8002964 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80027fc:	b29b      	uxth	r3, r3
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d1a2      	bne.n	8002748 <HAL_SPI_TransmitReceive+0x130>
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002806:	b29b      	uxth	r3, r3
 8002808:	2b00      	cmp	r3, #0
 800280a:	d19d      	bne.n	8002748 <HAL_SPI_TransmitReceive+0x130>
 800280c:	e080      	b.n	8002910 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d002      	beq.n	800281c <HAL_SPI_TransmitReceive+0x204>
 8002816:	8b7b      	ldrh	r3, [r7, #26]
 8002818:	2b01      	cmp	r3, #1
 800281a:	d16f      	bne.n	80028fc <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	330c      	adds	r3, #12
 8002826:	7812      	ldrb	r2, [r2, #0]
 8002828:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800282e:	1c5a      	adds	r2, r3, #1
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002838:	b29b      	uxth	r3, r3
 800283a:	3b01      	subs	r3, #1
 800283c:	b29a      	uxth	r2, r3
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002842:	e05b      	b.n	80028fc <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	f003 0302 	and.w	r3, r3, #2
 800284e:	2b02      	cmp	r3, #2
 8002850:	d11c      	bne.n	800288c <HAL_SPI_TransmitReceive+0x274>
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002856:	b29b      	uxth	r3, r3
 8002858:	2b00      	cmp	r3, #0
 800285a:	d017      	beq.n	800288c <HAL_SPI_TransmitReceive+0x274>
 800285c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800285e:	2b01      	cmp	r3, #1
 8002860:	d114      	bne.n	800288c <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	330c      	adds	r3, #12
 800286c:	7812      	ldrb	r2, [r2, #0]
 800286e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002874:	1c5a      	adds	r2, r3, #1
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800287e:	b29b      	uxth	r3, r3
 8002880:	3b01      	subs	r3, #1
 8002882:	b29a      	uxth	r2, r3
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002888:	2300      	movs	r3, #0
 800288a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	f003 0301 	and.w	r3, r3, #1
 8002896:	2b01      	cmp	r3, #1
 8002898:	d119      	bne.n	80028ce <HAL_SPI_TransmitReceive+0x2b6>
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800289e:	b29b      	uxth	r3, r3
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d014      	beq.n	80028ce <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	68da      	ldr	r2, [r3, #12]
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028ae:	b2d2      	uxtb	r2, r2
 80028b0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028b6:	1c5a      	adds	r2, r3, #1
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80028c0:	b29b      	uxth	r3, r3
 80028c2:	3b01      	subs	r3, #1
 80028c4:	b29a      	uxth	r2, r3
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80028ca:	2301      	movs	r3, #1
 80028cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80028ce:	f7fe fce7 	bl	80012a0 <HAL_GetTick>
 80028d2:	4602      	mov	r2, r0
 80028d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d6:	1ad3      	subs	r3, r2, r3
 80028d8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80028da:	429a      	cmp	r2, r3
 80028dc:	d803      	bhi.n	80028e6 <HAL_SPI_TransmitReceive+0x2ce>
 80028de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028e4:	d102      	bne.n	80028ec <HAL_SPI_TransmitReceive+0x2d4>
 80028e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d107      	bne.n	80028fc <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 80028ec:	2303      	movs	r3, #3
 80028ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2201      	movs	r2, #1
 80028f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 80028fa:	e033      	b.n	8002964 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002900:	b29b      	uxth	r3, r3
 8002902:	2b00      	cmp	r3, #0
 8002904:	d19e      	bne.n	8002844 <HAL_SPI_TransmitReceive+0x22c>
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800290a:	b29b      	uxth	r3, r3
 800290c:	2b00      	cmp	r3, #0
 800290e:	d199      	bne.n	8002844 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002910:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002912:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002914:	68f8      	ldr	r0, [r7, #12]
 8002916:	f000 f91d 	bl	8002b54 <SPI_EndRxTxTransaction>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d006      	beq.n	800292e <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8002920:	2301      	movs	r3, #1
 8002922:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2220      	movs	r2, #32
 800292a:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 800292c:	e01a      	b.n	8002964 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d10a      	bne.n	800294c <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002936:	2300      	movs	r3, #0
 8002938:	617b      	str	r3, [r7, #20]
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	68db      	ldr	r3, [r3, #12]
 8002940:	617b      	str	r3, [r7, #20]
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	689b      	ldr	r3, [r3, #8]
 8002948:	617b      	str	r3, [r7, #20]
 800294a:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002950:	2b00      	cmp	r3, #0
 8002952:	d003      	beq.n	800295c <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800295a:	e003      	b.n	8002964 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2201      	movs	r2, #1
 8002960:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	2200      	movs	r2, #0
 8002968:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800296c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8002970:	4618      	mov	r0, r3
 8002972:	3730      	adds	r7, #48	@ 0x30
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}

08002978 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b088      	sub	sp, #32
 800297c:	af00      	add	r7, sp, #0
 800297e:	60f8      	str	r0, [r7, #12]
 8002980:	60b9      	str	r1, [r7, #8]
 8002982:	603b      	str	r3, [r7, #0]
 8002984:	4613      	mov	r3, r2
 8002986:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002988:	f7fe fc8a 	bl	80012a0 <HAL_GetTick>
 800298c:	4602      	mov	r2, r0
 800298e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002990:	1a9b      	subs	r3, r3, r2
 8002992:	683a      	ldr	r2, [r7, #0]
 8002994:	4413      	add	r3, r2
 8002996:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002998:	f7fe fc82 	bl	80012a0 <HAL_GetTick>
 800299c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800299e:	4b39      	ldr	r3, [pc, #228]	@ (8002a84 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	015b      	lsls	r3, r3, #5
 80029a4:	0d1b      	lsrs	r3, r3, #20
 80029a6:	69fa      	ldr	r2, [r7, #28]
 80029a8:	fb02 f303 	mul.w	r3, r2, r3
 80029ac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80029ae:	e054      	b.n	8002a5a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029b6:	d050      	beq.n	8002a5a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80029b8:	f7fe fc72 	bl	80012a0 <HAL_GetTick>
 80029bc:	4602      	mov	r2, r0
 80029be:	69bb      	ldr	r3, [r7, #24]
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	69fa      	ldr	r2, [r7, #28]
 80029c4:	429a      	cmp	r2, r3
 80029c6:	d902      	bls.n	80029ce <SPI_WaitFlagStateUntilTimeout+0x56>
 80029c8:	69fb      	ldr	r3, [r7, #28]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d13d      	bne.n	8002a4a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	685a      	ldr	r2, [r3, #4]
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80029dc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80029e6:	d111      	bne.n	8002a0c <SPI_WaitFlagStateUntilTimeout+0x94>
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80029f0:	d004      	beq.n	80029fc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029fa:	d107      	bne.n	8002a0c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002a0a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a14:	d10f      	bne.n	8002a36 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002a24:	601a      	str	r2, [r3, #0]
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002a34:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	2201      	movs	r2, #1
 8002a3a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	2200      	movs	r2, #0
 8002a42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	e017      	b.n	8002a7a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d101      	bne.n	8002a54 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002a50:	2300      	movs	r3, #0
 8002a52:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	3b01      	subs	r3, #1
 8002a58:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	689a      	ldr	r2, [r3, #8]
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	4013      	ands	r3, r2
 8002a64:	68ba      	ldr	r2, [r7, #8]
 8002a66:	429a      	cmp	r2, r3
 8002a68:	bf0c      	ite	eq
 8002a6a:	2301      	moveq	r3, #1
 8002a6c:	2300      	movne	r3, #0
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	461a      	mov	r2, r3
 8002a72:	79fb      	ldrb	r3, [r7, #7]
 8002a74:	429a      	cmp	r2, r3
 8002a76:	d19b      	bne.n	80029b0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002a78:	2300      	movs	r3, #0
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3720      	adds	r7, #32
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	20000008 	.word	0x20000008

08002a88 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b086      	sub	sp, #24
 8002a8c:	af02      	add	r7, sp, #8
 8002a8e:	60f8      	str	r0, [r7, #12]
 8002a90:	60b9      	str	r1, [r7, #8]
 8002a92:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002a9c:	d111      	bne.n	8002ac2 <SPI_EndRxTransaction+0x3a>
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002aa6:	d004      	beq.n	8002ab2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ab0:	d107      	bne.n	8002ac2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ac0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002aca:	d12a      	bne.n	8002b22 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ad4:	d012      	beq.n	8002afc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	9300      	str	r3, [sp, #0]
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	2200      	movs	r2, #0
 8002ade:	2180      	movs	r1, #128	@ 0x80
 8002ae0:	68f8      	ldr	r0, [r7, #12]
 8002ae2:	f7ff ff49 	bl	8002978 <SPI_WaitFlagStateUntilTimeout>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d02d      	beq.n	8002b48 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002af0:	f043 0220 	orr.w	r2, r3, #32
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8002af8:	2303      	movs	r3, #3
 8002afa:	e026      	b.n	8002b4a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	9300      	str	r3, [sp, #0]
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	2200      	movs	r2, #0
 8002b04:	2101      	movs	r1, #1
 8002b06:	68f8      	ldr	r0, [r7, #12]
 8002b08:	f7ff ff36 	bl	8002978 <SPI_WaitFlagStateUntilTimeout>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d01a      	beq.n	8002b48 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b16:	f043 0220 	orr.w	r2, r3, #32
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8002b1e:	2303      	movs	r3, #3
 8002b20:	e013      	b.n	8002b4a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	9300      	str	r3, [sp, #0]
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	2101      	movs	r1, #1
 8002b2c:	68f8      	ldr	r0, [r7, #12]
 8002b2e:	f7ff ff23 	bl	8002978 <SPI_WaitFlagStateUntilTimeout>
 8002b32:	4603      	mov	r3, r0
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d007      	beq.n	8002b48 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b3c:	f043 0220 	orr.w	r2, r3, #32
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002b44:	2303      	movs	r3, #3
 8002b46:	e000      	b.n	8002b4a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8002b48:	2300      	movs	r3, #0
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3710      	adds	r7, #16
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
	...

08002b54 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b088      	sub	sp, #32
 8002b58:	af02      	add	r7, sp, #8
 8002b5a:	60f8      	str	r0, [r7, #12]
 8002b5c:	60b9      	str	r1, [r7, #8]
 8002b5e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	9300      	str	r3, [sp, #0]
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	2201      	movs	r2, #1
 8002b68:	2102      	movs	r1, #2
 8002b6a:	68f8      	ldr	r0, [r7, #12]
 8002b6c:	f7ff ff04 	bl	8002978 <SPI_WaitFlagStateUntilTimeout>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d007      	beq.n	8002b86 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b7a:	f043 0220 	orr.w	r2, r3, #32
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002b82:	2303      	movs	r3, #3
 8002b84:	e032      	b.n	8002bec <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002b86:	4b1b      	ldr	r3, [pc, #108]	@ (8002bf4 <SPI_EndRxTxTransaction+0xa0>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a1b      	ldr	r2, [pc, #108]	@ (8002bf8 <SPI_EndRxTxTransaction+0xa4>)
 8002b8c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b90:	0d5b      	lsrs	r3, r3, #21
 8002b92:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002b96:	fb02 f303 	mul.w	r3, r2, r3
 8002b9a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002ba4:	d112      	bne.n	8002bcc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	9300      	str	r3, [sp, #0]
 8002baa:	68bb      	ldr	r3, [r7, #8]
 8002bac:	2200      	movs	r2, #0
 8002bae:	2180      	movs	r1, #128	@ 0x80
 8002bb0:	68f8      	ldr	r0, [r7, #12]
 8002bb2:	f7ff fee1 	bl	8002978 <SPI_WaitFlagStateUntilTimeout>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d016      	beq.n	8002bea <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bc0:	f043 0220 	orr.w	r2, r3, #32
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002bc8:	2303      	movs	r3, #3
 8002bca:	e00f      	b.n	8002bec <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d00a      	beq.n	8002be8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	3b01      	subs	r3, #1
 8002bd6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002be2:	2b80      	cmp	r3, #128	@ 0x80
 8002be4:	d0f2      	beq.n	8002bcc <SPI_EndRxTxTransaction+0x78>
 8002be6:	e000      	b.n	8002bea <SPI_EndRxTxTransaction+0x96>
        break;
 8002be8:	bf00      	nop
  }

  return HAL_OK;
 8002bea:	2300      	movs	r3, #0
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	3718      	adds	r7, #24
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	20000008 	.word	0x20000008
 8002bf8:	165e9f81 	.word	0x165e9f81

08002bfc <sniprintf>:
 8002bfc:	b40c      	push	{r2, r3}
 8002bfe:	b530      	push	{r4, r5, lr}
 8002c00:	4b17      	ldr	r3, [pc, #92]	@ (8002c60 <sniprintf+0x64>)
 8002c02:	1e0c      	subs	r4, r1, #0
 8002c04:	681d      	ldr	r5, [r3, #0]
 8002c06:	b09d      	sub	sp, #116	@ 0x74
 8002c08:	da08      	bge.n	8002c1c <sniprintf+0x20>
 8002c0a:	238b      	movs	r3, #139	@ 0x8b
 8002c0c:	602b      	str	r3, [r5, #0]
 8002c0e:	f04f 30ff 	mov.w	r0, #4294967295
 8002c12:	b01d      	add	sp, #116	@ 0x74
 8002c14:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002c18:	b002      	add	sp, #8
 8002c1a:	4770      	bx	lr
 8002c1c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8002c20:	f8ad 3014 	strh.w	r3, [sp, #20]
 8002c24:	bf14      	ite	ne
 8002c26:	f104 33ff 	addne.w	r3, r4, #4294967295
 8002c2a:	4623      	moveq	r3, r4
 8002c2c:	9304      	str	r3, [sp, #16]
 8002c2e:	9307      	str	r3, [sp, #28]
 8002c30:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002c34:	9002      	str	r0, [sp, #8]
 8002c36:	9006      	str	r0, [sp, #24]
 8002c38:	f8ad 3016 	strh.w	r3, [sp, #22]
 8002c3c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8002c3e:	ab21      	add	r3, sp, #132	@ 0x84
 8002c40:	a902      	add	r1, sp, #8
 8002c42:	4628      	mov	r0, r5
 8002c44:	9301      	str	r3, [sp, #4]
 8002c46:	f000 f995 	bl	8002f74 <_svfiprintf_r>
 8002c4a:	1c43      	adds	r3, r0, #1
 8002c4c:	bfbc      	itt	lt
 8002c4e:	238b      	movlt	r3, #139	@ 0x8b
 8002c50:	602b      	strlt	r3, [r5, #0]
 8002c52:	2c00      	cmp	r4, #0
 8002c54:	d0dd      	beq.n	8002c12 <sniprintf+0x16>
 8002c56:	9b02      	ldr	r3, [sp, #8]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	701a      	strb	r2, [r3, #0]
 8002c5c:	e7d9      	b.n	8002c12 <sniprintf+0x16>
 8002c5e:	bf00      	nop
 8002c60:	20000014 	.word	0x20000014

08002c64 <memset>:
 8002c64:	4402      	add	r2, r0
 8002c66:	4603      	mov	r3, r0
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d100      	bne.n	8002c6e <memset+0xa>
 8002c6c:	4770      	bx	lr
 8002c6e:	f803 1b01 	strb.w	r1, [r3], #1
 8002c72:	e7f9      	b.n	8002c68 <memset+0x4>

08002c74 <__errno>:
 8002c74:	4b01      	ldr	r3, [pc, #4]	@ (8002c7c <__errno+0x8>)
 8002c76:	6818      	ldr	r0, [r3, #0]
 8002c78:	4770      	bx	lr
 8002c7a:	bf00      	nop
 8002c7c:	20000014 	.word	0x20000014

08002c80 <__libc_init_array>:
 8002c80:	b570      	push	{r4, r5, r6, lr}
 8002c82:	4d0d      	ldr	r5, [pc, #52]	@ (8002cb8 <__libc_init_array+0x38>)
 8002c84:	4c0d      	ldr	r4, [pc, #52]	@ (8002cbc <__libc_init_array+0x3c>)
 8002c86:	1b64      	subs	r4, r4, r5
 8002c88:	10a4      	asrs	r4, r4, #2
 8002c8a:	2600      	movs	r6, #0
 8002c8c:	42a6      	cmp	r6, r4
 8002c8e:	d109      	bne.n	8002ca4 <__libc_init_array+0x24>
 8002c90:	4d0b      	ldr	r5, [pc, #44]	@ (8002cc0 <__libc_init_array+0x40>)
 8002c92:	4c0c      	ldr	r4, [pc, #48]	@ (8002cc4 <__libc_init_array+0x44>)
 8002c94:	f000 fc66 	bl	8003564 <_init>
 8002c98:	1b64      	subs	r4, r4, r5
 8002c9a:	10a4      	asrs	r4, r4, #2
 8002c9c:	2600      	movs	r6, #0
 8002c9e:	42a6      	cmp	r6, r4
 8002ca0:	d105      	bne.n	8002cae <__libc_init_array+0x2e>
 8002ca2:	bd70      	pop	{r4, r5, r6, pc}
 8002ca4:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ca8:	4798      	blx	r3
 8002caa:	3601      	adds	r6, #1
 8002cac:	e7ee      	b.n	8002c8c <__libc_init_array+0xc>
 8002cae:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cb2:	4798      	blx	r3
 8002cb4:	3601      	adds	r6, #1
 8002cb6:	e7f2      	b.n	8002c9e <__libc_init_array+0x1e>
 8002cb8:	080035d4 	.word	0x080035d4
 8002cbc:	080035d4 	.word	0x080035d4
 8002cc0:	080035d4 	.word	0x080035d4
 8002cc4:	080035d8 	.word	0x080035d8

08002cc8 <__retarget_lock_acquire_recursive>:
 8002cc8:	4770      	bx	lr

08002cca <__retarget_lock_release_recursive>:
 8002cca:	4770      	bx	lr

08002ccc <_free_r>:
 8002ccc:	b538      	push	{r3, r4, r5, lr}
 8002cce:	4605      	mov	r5, r0
 8002cd0:	2900      	cmp	r1, #0
 8002cd2:	d041      	beq.n	8002d58 <_free_r+0x8c>
 8002cd4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002cd8:	1f0c      	subs	r4, r1, #4
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	bfb8      	it	lt
 8002cde:	18e4      	addlt	r4, r4, r3
 8002ce0:	f000 f8e0 	bl	8002ea4 <__malloc_lock>
 8002ce4:	4a1d      	ldr	r2, [pc, #116]	@ (8002d5c <_free_r+0x90>)
 8002ce6:	6813      	ldr	r3, [r2, #0]
 8002ce8:	b933      	cbnz	r3, 8002cf8 <_free_r+0x2c>
 8002cea:	6063      	str	r3, [r4, #4]
 8002cec:	6014      	str	r4, [r2, #0]
 8002cee:	4628      	mov	r0, r5
 8002cf0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002cf4:	f000 b8dc 	b.w	8002eb0 <__malloc_unlock>
 8002cf8:	42a3      	cmp	r3, r4
 8002cfa:	d908      	bls.n	8002d0e <_free_r+0x42>
 8002cfc:	6820      	ldr	r0, [r4, #0]
 8002cfe:	1821      	adds	r1, r4, r0
 8002d00:	428b      	cmp	r3, r1
 8002d02:	bf01      	itttt	eq
 8002d04:	6819      	ldreq	r1, [r3, #0]
 8002d06:	685b      	ldreq	r3, [r3, #4]
 8002d08:	1809      	addeq	r1, r1, r0
 8002d0a:	6021      	streq	r1, [r4, #0]
 8002d0c:	e7ed      	b.n	8002cea <_free_r+0x1e>
 8002d0e:	461a      	mov	r2, r3
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	b10b      	cbz	r3, 8002d18 <_free_r+0x4c>
 8002d14:	42a3      	cmp	r3, r4
 8002d16:	d9fa      	bls.n	8002d0e <_free_r+0x42>
 8002d18:	6811      	ldr	r1, [r2, #0]
 8002d1a:	1850      	adds	r0, r2, r1
 8002d1c:	42a0      	cmp	r0, r4
 8002d1e:	d10b      	bne.n	8002d38 <_free_r+0x6c>
 8002d20:	6820      	ldr	r0, [r4, #0]
 8002d22:	4401      	add	r1, r0
 8002d24:	1850      	adds	r0, r2, r1
 8002d26:	4283      	cmp	r3, r0
 8002d28:	6011      	str	r1, [r2, #0]
 8002d2a:	d1e0      	bne.n	8002cee <_free_r+0x22>
 8002d2c:	6818      	ldr	r0, [r3, #0]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	6053      	str	r3, [r2, #4]
 8002d32:	4408      	add	r0, r1
 8002d34:	6010      	str	r0, [r2, #0]
 8002d36:	e7da      	b.n	8002cee <_free_r+0x22>
 8002d38:	d902      	bls.n	8002d40 <_free_r+0x74>
 8002d3a:	230c      	movs	r3, #12
 8002d3c:	602b      	str	r3, [r5, #0]
 8002d3e:	e7d6      	b.n	8002cee <_free_r+0x22>
 8002d40:	6820      	ldr	r0, [r4, #0]
 8002d42:	1821      	adds	r1, r4, r0
 8002d44:	428b      	cmp	r3, r1
 8002d46:	bf04      	itt	eq
 8002d48:	6819      	ldreq	r1, [r3, #0]
 8002d4a:	685b      	ldreq	r3, [r3, #4]
 8002d4c:	6063      	str	r3, [r4, #4]
 8002d4e:	bf04      	itt	eq
 8002d50:	1809      	addeq	r1, r1, r0
 8002d52:	6021      	streq	r1, [r4, #0]
 8002d54:	6054      	str	r4, [r2, #4]
 8002d56:	e7ca      	b.n	8002cee <_free_r+0x22>
 8002d58:	bd38      	pop	{r3, r4, r5, pc}
 8002d5a:	bf00      	nop
 8002d5c:	200002c0 	.word	0x200002c0

08002d60 <sbrk_aligned>:
 8002d60:	b570      	push	{r4, r5, r6, lr}
 8002d62:	4e0f      	ldr	r6, [pc, #60]	@ (8002da0 <sbrk_aligned+0x40>)
 8002d64:	460c      	mov	r4, r1
 8002d66:	6831      	ldr	r1, [r6, #0]
 8002d68:	4605      	mov	r5, r0
 8002d6a:	b911      	cbnz	r1, 8002d72 <sbrk_aligned+0x12>
 8002d6c:	f000 fba6 	bl	80034bc <_sbrk_r>
 8002d70:	6030      	str	r0, [r6, #0]
 8002d72:	4621      	mov	r1, r4
 8002d74:	4628      	mov	r0, r5
 8002d76:	f000 fba1 	bl	80034bc <_sbrk_r>
 8002d7a:	1c43      	adds	r3, r0, #1
 8002d7c:	d103      	bne.n	8002d86 <sbrk_aligned+0x26>
 8002d7e:	f04f 34ff 	mov.w	r4, #4294967295
 8002d82:	4620      	mov	r0, r4
 8002d84:	bd70      	pop	{r4, r5, r6, pc}
 8002d86:	1cc4      	adds	r4, r0, #3
 8002d88:	f024 0403 	bic.w	r4, r4, #3
 8002d8c:	42a0      	cmp	r0, r4
 8002d8e:	d0f8      	beq.n	8002d82 <sbrk_aligned+0x22>
 8002d90:	1a21      	subs	r1, r4, r0
 8002d92:	4628      	mov	r0, r5
 8002d94:	f000 fb92 	bl	80034bc <_sbrk_r>
 8002d98:	3001      	adds	r0, #1
 8002d9a:	d1f2      	bne.n	8002d82 <sbrk_aligned+0x22>
 8002d9c:	e7ef      	b.n	8002d7e <sbrk_aligned+0x1e>
 8002d9e:	bf00      	nop
 8002da0:	200002bc 	.word	0x200002bc

08002da4 <_malloc_r>:
 8002da4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002da8:	1ccd      	adds	r5, r1, #3
 8002daa:	f025 0503 	bic.w	r5, r5, #3
 8002dae:	3508      	adds	r5, #8
 8002db0:	2d0c      	cmp	r5, #12
 8002db2:	bf38      	it	cc
 8002db4:	250c      	movcc	r5, #12
 8002db6:	2d00      	cmp	r5, #0
 8002db8:	4606      	mov	r6, r0
 8002dba:	db01      	blt.n	8002dc0 <_malloc_r+0x1c>
 8002dbc:	42a9      	cmp	r1, r5
 8002dbe:	d904      	bls.n	8002dca <_malloc_r+0x26>
 8002dc0:	230c      	movs	r3, #12
 8002dc2:	6033      	str	r3, [r6, #0]
 8002dc4:	2000      	movs	r0, #0
 8002dc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002dca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002ea0 <_malloc_r+0xfc>
 8002dce:	f000 f869 	bl	8002ea4 <__malloc_lock>
 8002dd2:	f8d8 3000 	ldr.w	r3, [r8]
 8002dd6:	461c      	mov	r4, r3
 8002dd8:	bb44      	cbnz	r4, 8002e2c <_malloc_r+0x88>
 8002dda:	4629      	mov	r1, r5
 8002ddc:	4630      	mov	r0, r6
 8002dde:	f7ff ffbf 	bl	8002d60 <sbrk_aligned>
 8002de2:	1c43      	adds	r3, r0, #1
 8002de4:	4604      	mov	r4, r0
 8002de6:	d158      	bne.n	8002e9a <_malloc_r+0xf6>
 8002de8:	f8d8 4000 	ldr.w	r4, [r8]
 8002dec:	4627      	mov	r7, r4
 8002dee:	2f00      	cmp	r7, #0
 8002df0:	d143      	bne.n	8002e7a <_malloc_r+0xd6>
 8002df2:	2c00      	cmp	r4, #0
 8002df4:	d04b      	beq.n	8002e8e <_malloc_r+0xea>
 8002df6:	6823      	ldr	r3, [r4, #0]
 8002df8:	4639      	mov	r1, r7
 8002dfa:	4630      	mov	r0, r6
 8002dfc:	eb04 0903 	add.w	r9, r4, r3
 8002e00:	f000 fb5c 	bl	80034bc <_sbrk_r>
 8002e04:	4581      	cmp	r9, r0
 8002e06:	d142      	bne.n	8002e8e <_malloc_r+0xea>
 8002e08:	6821      	ldr	r1, [r4, #0]
 8002e0a:	1a6d      	subs	r5, r5, r1
 8002e0c:	4629      	mov	r1, r5
 8002e0e:	4630      	mov	r0, r6
 8002e10:	f7ff ffa6 	bl	8002d60 <sbrk_aligned>
 8002e14:	3001      	adds	r0, #1
 8002e16:	d03a      	beq.n	8002e8e <_malloc_r+0xea>
 8002e18:	6823      	ldr	r3, [r4, #0]
 8002e1a:	442b      	add	r3, r5
 8002e1c:	6023      	str	r3, [r4, #0]
 8002e1e:	f8d8 3000 	ldr.w	r3, [r8]
 8002e22:	685a      	ldr	r2, [r3, #4]
 8002e24:	bb62      	cbnz	r2, 8002e80 <_malloc_r+0xdc>
 8002e26:	f8c8 7000 	str.w	r7, [r8]
 8002e2a:	e00f      	b.n	8002e4c <_malloc_r+0xa8>
 8002e2c:	6822      	ldr	r2, [r4, #0]
 8002e2e:	1b52      	subs	r2, r2, r5
 8002e30:	d420      	bmi.n	8002e74 <_malloc_r+0xd0>
 8002e32:	2a0b      	cmp	r2, #11
 8002e34:	d917      	bls.n	8002e66 <_malloc_r+0xc2>
 8002e36:	1961      	adds	r1, r4, r5
 8002e38:	42a3      	cmp	r3, r4
 8002e3a:	6025      	str	r5, [r4, #0]
 8002e3c:	bf18      	it	ne
 8002e3e:	6059      	strne	r1, [r3, #4]
 8002e40:	6863      	ldr	r3, [r4, #4]
 8002e42:	bf08      	it	eq
 8002e44:	f8c8 1000 	streq.w	r1, [r8]
 8002e48:	5162      	str	r2, [r4, r5]
 8002e4a:	604b      	str	r3, [r1, #4]
 8002e4c:	4630      	mov	r0, r6
 8002e4e:	f000 f82f 	bl	8002eb0 <__malloc_unlock>
 8002e52:	f104 000b 	add.w	r0, r4, #11
 8002e56:	1d23      	adds	r3, r4, #4
 8002e58:	f020 0007 	bic.w	r0, r0, #7
 8002e5c:	1ac2      	subs	r2, r0, r3
 8002e5e:	bf1c      	itt	ne
 8002e60:	1a1b      	subne	r3, r3, r0
 8002e62:	50a3      	strne	r3, [r4, r2]
 8002e64:	e7af      	b.n	8002dc6 <_malloc_r+0x22>
 8002e66:	6862      	ldr	r2, [r4, #4]
 8002e68:	42a3      	cmp	r3, r4
 8002e6a:	bf0c      	ite	eq
 8002e6c:	f8c8 2000 	streq.w	r2, [r8]
 8002e70:	605a      	strne	r2, [r3, #4]
 8002e72:	e7eb      	b.n	8002e4c <_malloc_r+0xa8>
 8002e74:	4623      	mov	r3, r4
 8002e76:	6864      	ldr	r4, [r4, #4]
 8002e78:	e7ae      	b.n	8002dd8 <_malloc_r+0x34>
 8002e7a:	463c      	mov	r4, r7
 8002e7c:	687f      	ldr	r7, [r7, #4]
 8002e7e:	e7b6      	b.n	8002dee <_malloc_r+0x4a>
 8002e80:	461a      	mov	r2, r3
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	42a3      	cmp	r3, r4
 8002e86:	d1fb      	bne.n	8002e80 <_malloc_r+0xdc>
 8002e88:	2300      	movs	r3, #0
 8002e8a:	6053      	str	r3, [r2, #4]
 8002e8c:	e7de      	b.n	8002e4c <_malloc_r+0xa8>
 8002e8e:	230c      	movs	r3, #12
 8002e90:	6033      	str	r3, [r6, #0]
 8002e92:	4630      	mov	r0, r6
 8002e94:	f000 f80c 	bl	8002eb0 <__malloc_unlock>
 8002e98:	e794      	b.n	8002dc4 <_malloc_r+0x20>
 8002e9a:	6005      	str	r5, [r0, #0]
 8002e9c:	e7d6      	b.n	8002e4c <_malloc_r+0xa8>
 8002e9e:	bf00      	nop
 8002ea0:	200002c0 	.word	0x200002c0

08002ea4 <__malloc_lock>:
 8002ea4:	4801      	ldr	r0, [pc, #4]	@ (8002eac <__malloc_lock+0x8>)
 8002ea6:	f7ff bf0f 	b.w	8002cc8 <__retarget_lock_acquire_recursive>
 8002eaa:	bf00      	nop
 8002eac:	200002b8 	.word	0x200002b8

08002eb0 <__malloc_unlock>:
 8002eb0:	4801      	ldr	r0, [pc, #4]	@ (8002eb8 <__malloc_unlock+0x8>)
 8002eb2:	f7ff bf0a 	b.w	8002cca <__retarget_lock_release_recursive>
 8002eb6:	bf00      	nop
 8002eb8:	200002b8 	.word	0x200002b8

08002ebc <__ssputs_r>:
 8002ebc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ec0:	688e      	ldr	r6, [r1, #8]
 8002ec2:	461f      	mov	r7, r3
 8002ec4:	42be      	cmp	r6, r7
 8002ec6:	680b      	ldr	r3, [r1, #0]
 8002ec8:	4682      	mov	sl, r0
 8002eca:	460c      	mov	r4, r1
 8002ecc:	4690      	mov	r8, r2
 8002ece:	d82d      	bhi.n	8002f2c <__ssputs_r+0x70>
 8002ed0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002ed4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002ed8:	d026      	beq.n	8002f28 <__ssputs_r+0x6c>
 8002eda:	6965      	ldr	r5, [r4, #20]
 8002edc:	6909      	ldr	r1, [r1, #16]
 8002ede:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002ee2:	eba3 0901 	sub.w	r9, r3, r1
 8002ee6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002eea:	1c7b      	adds	r3, r7, #1
 8002eec:	444b      	add	r3, r9
 8002eee:	106d      	asrs	r5, r5, #1
 8002ef0:	429d      	cmp	r5, r3
 8002ef2:	bf38      	it	cc
 8002ef4:	461d      	movcc	r5, r3
 8002ef6:	0553      	lsls	r3, r2, #21
 8002ef8:	d527      	bpl.n	8002f4a <__ssputs_r+0x8e>
 8002efa:	4629      	mov	r1, r5
 8002efc:	f7ff ff52 	bl	8002da4 <_malloc_r>
 8002f00:	4606      	mov	r6, r0
 8002f02:	b360      	cbz	r0, 8002f5e <__ssputs_r+0xa2>
 8002f04:	6921      	ldr	r1, [r4, #16]
 8002f06:	464a      	mov	r2, r9
 8002f08:	f000 fae8 	bl	80034dc <memcpy>
 8002f0c:	89a3      	ldrh	r3, [r4, #12]
 8002f0e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002f12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f16:	81a3      	strh	r3, [r4, #12]
 8002f18:	6126      	str	r6, [r4, #16]
 8002f1a:	6165      	str	r5, [r4, #20]
 8002f1c:	444e      	add	r6, r9
 8002f1e:	eba5 0509 	sub.w	r5, r5, r9
 8002f22:	6026      	str	r6, [r4, #0]
 8002f24:	60a5      	str	r5, [r4, #8]
 8002f26:	463e      	mov	r6, r7
 8002f28:	42be      	cmp	r6, r7
 8002f2a:	d900      	bls.n	8002f2e <__ssputs_r+0x72>
 8002f2c:	463e      	mov	r6, r7
 8002f2e:	6820      	ldr	r0, [r4, #0]
 8002f30:	4632      	mov	r2, r6
 8002f32:	4641      	mov	r1, r8
 8002f34:	f000 faa8 	bl	8003488 <memmove>
 8002f38:	68a3      	ldr	r3, [r4, #8]
 8002f3a:	1b9b      	subs	r3, r3, r6
 8002f3c:	60a3      	str	r3, [r4, #8]
 8002f3e:	6823      	ldr	r3, [r4, #0]
 8002f40:	4433      	add	r3, r6
 8002f42:	6023      	str	r3, [r4, #0]
 8002f44:	2000      	movs	r0, #0
 8002f46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f4a:	462a      	mov	r2, r5
 8002f4c:	f000 fad4 	bl	80034f8 <_realloc_r>
 8002f50:	4606      	mov	r6, r0
 8002f52:	2800      	cmp	r0, #0
 8002f54:	d1e0      	bne.n	8002f18 <__ssputs_r+0x5c>
 8002f56:	6921      	ldr	r1, [r4, #16]
 8002f58:	4650      	mov	r0, sl
 8002f5a:	f7ff feb7 	bl	8002ccc <_free_r>
 8002f5e:	230c      	movs	r3, #12
 8002f60:	f8ca 3000 	str.w	r3, [sl]
 8002f64:	89a3      	ldrh	r3, [r4, #12]
 8002f66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002f6a:	81a3      	strh	r3, [r4, #12]
 8002f6c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f70:	e7e9      	b.n	8002f46 <__ssputs_r+0x8a>
	...

08002f74 <_svfiprintf_r>:
 8002f74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f78:	4698      	mov	r8, r3
 8002f7a:	898b      	ldrh	r3, [r1, #12]
 8002f7c:	061b      	lsls	r3, r3, #24
 8002f7e:	b09d      	sub	sp, #116	@ 0x74
 8002f80:	4607      	mov	r7, r0
 8002f82:	460d      	mov	r5, r1
 8002f84:	4614      	mov	r4, r2
 8002f86:	d510      	bpl.n	8002faa <_svfiprintf_r+0x36>
 8002f88:	690b      	ldr	r3, [r1, #16]
 8002f8a:	b973      	cbnz	r3, 8002faa <_svfiprintf_r+0x36>
 8002f8c:	2140      	movs	r1, #64	@ 0x40
 8002f8e:	f7ff ff09 	bl	8002da4 <_malloc_r>
 8002f92:	6028      	str	r0, [r5, #0]
 8002f94:	6128      	str	r0, [r5, #16]
 8002f96:	b930      	cbnz	r0, 8002fa6 <_svfiprintf_r+0x32>
 8002f98:	230c      	movs	r3, #12
 8002f9a:	603b      	str	r3, [r7, #0]
 8002f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8002fa0:	b01d      	add	sp, #116	@ 0x74
 8002fa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002fa6:	2340      	movs	r3, #64	@ 0x40
 8002fa8:	616b      	str	r3, [r5, #20]
 8002faa:	2300      	movs	r3, #0
 8002fac:	9309      	str	r3, [sp, #36]	@ 0x24
 8002fae:	2320      	movs	r3, #32
 8002fb0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002fb4:	f8cd 800c 	str.w	r8, [sp, #12]
 8002fb8:	2330      	movs	r3, #48	@ 0x30
 8002fba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003158 <_svfiprintf_r+0x1e4>
 8002fbe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002fc2:	f04f 0901 	mov.w	r9, #1
 8002fc6:	4623      	mov	r3, r4
 8002fc8:	469a      	mov	sl, r3
 8002fca:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002fce:	b10a      	cbz	r2, 8002fd4 <_svfiprintf_r+0x60>
 8002fd0:	2a25      	cmp	r2, #37	@ 0x25
 8002fd2:	d1f9      	bne.n	8002fc8 <_svfiprintf_r+0x54>
 8002fd4:	ebba 0b04 	subs.w	fp, sl, r4
 8002fd8:	d00b      	beq.n	8002ff2 <_svfiprintf_r+0x7e>
 8002fda:	465b      	mov	r3, fp
 8002fdc:	4622      	mov	r2, r4
 8002fde:	4629      	mov	r1, r5
 8002fe0:	4638      	mov	r0, r7
 8002fe2:	f7ff ff6b 	bl	8002ebc <__ssputs_r>
 8002fe6:	3001      	adds	r0, #1
 8002fe8:	f000 80a7 	beq.w	800313a <_svfiprintf_r+0x1c6>
 8002fec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002fee:	445a      	add	r2, fp
 8002ff0:	9209      	str	r2, [sp, #36]	@ 0x24
 8002ff2:	f89a 3000 	ldrb.w	r3, [sl]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	f000 809f 	beq.w	800313a <_svfiprintf_r+0x1c6>
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	f04f 32ff 	mov.w	r2, #4294967295
 8003002:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003006:	f10a 0a01 	add.w	sl, sl, #1
 800300a:	9304      	str	r3, [sp, #16]
 800300c:	9307      	str	r3, [sp, #28]
 800300e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003012:	931a      	str	r3, [sp, #104]	@ 0x68
 8003014:	4654      	mov	r4, sl
 8003016:	2205      	movs	r2, #5
 8003018:	f814 1b01 	ldrb.w	r1, [r4], #1
 800301c:	484e      	ldr	r0, [pc, #312]	@ (8003158 <_svfiprintf_r+0x1e4>)
 800301e:	f7fd f8df 	bl	80001e0 <memchr>
 8003022:	9a04      	ldr	r2, [sp, #16]
 8003024:	b9d8      	cbnz	r0, 800305e <_svfiprintf_r+0xea>
 8003026:	06d0      	lsls	r0, r2, #27
 8003028:	bf44      	itt	mi
 800302a:	2320      	movmi	r3, #32
 800302c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003030:	0711      	lsls	r1, r2, #28
 8003032:	bf44      	itt	mi
 8003034:	232b      	movmi	r3, #43	@ 0x2b
 8003036:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800303a:	f89a 3000 	ldrb.w	r3, [sl]
 800303e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003040:	d015      	beq.n	800306e <_svfiprintf_r+0xfa>
 8003042:	9a07      	ldr	r2, [sp, #28]
 8003044:	4654      	mov	r4, sl
 8003046:	2000      	movs	r0, #0
 8003048:	f04f 0c0a 	mov.w	ip, #10
 800304c:	4621      	mov	r1, r4
 800304e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003052:	3b30      	subs	r3, #48	@ 0x30
 8003054:	2b09      	cmp	r3, #9
 8003056:	d94b      	bls.n	80030f0 <_svfiprintf_r+0x17c>
 8003058:	b1b0      	cbz	r0, 8003088 <_svfiprintf_r+0x114>
 800305a:	9207      	str	r2, [sp, #28]
 800305c:	e014      	b.n	8003088 <_svfiprintf_r+0x114>
 800305e:	eba0 0308 	sub.w	r3, r0, r8
 8003062:	fa09 f303 	lsl.w	r3, r9, r3
 8003066:	4313      	orrs	r3, r2
 8003068:	9304      	str	r3, [sp, #16]
 800306a:	46a2      	mov	sl, r4
 800306c:	e7d2      	b.n	8003014 <_svfiprintf_r+0xa0>
 800306e:	9b03      	ldr	r3, [sp, #12]
 8003070:	1d19      	adds	r1, r3, #4
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	9103      	str	r1, [sp, #12]
 8003076:	2b00      	cmp	r3, #0
 8003078:	bfbb      	ittet	lt
 800307a:	425b      	neglt	r3, r3
 800307c:	f042 0202 	orrlt.w	r2, r2, #2
 8003080:	9307      	strge	r3, [sp, #28]
 8003082:	9307      	strlt	r3, [sp, #28]
 8003084:	bfb8      	it	lt
 8003086:	9204      	strlt	r2, [sp, #16]
 8003088:	7823      	ldrb	r3, [r4, #0]
 800308a:	2b2e      	cmp	r3, #46	@ 0x2e
 800308c:	d10a      	bne.n	80030a4 <_svfiprintf_r+0x130>
 800308e:	7863      	ldrb	r3, [r4, #1]
 8003090:	2b2a      	cmp	r3, #42	@ 0x2a
 8003092:	d132      	bne.n	80030fa <_svfiprintf_r+0x186>
 8003094:	9b03      	ldr	r3, [sp, #12]
 8003096:	1d1a      	adds	r2, r3, #4
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	9203      	str	r2, [sp, #12]
 800309c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80030a0:	3402      	adds	r4, #2
 80030a2:	9305      	str	r3, [sp, #20]
 80030a4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003168 <_svfiprintf_r+0x1f4>
 80030a8:	7821      	ldrb	r1, [r4, #0]
 80030aa:	2203      	movs	r2, #3
 80030ac:	4650      	mov	r0, sl
 80030ae:	f7fd f897 	bl	80001e0 <memchr>
 80030b2:	b138      	cbz	r0, 80030c4 <_svfiprintf_r+0x150>
 80030b4:	9b04      	ldr	r3, [sp, #16]
 80030b6:	eba0 000a 	sub.w	r0, r0, sl
 80030ba:	2240      	movs	r2, #64	@ 0x40
 80030bc:	4082      	lsls	r2, r0
 80030be:	4313      	orrs	r3, r2
 80030c0:	3401      	adds	r4, #1
 80030c2:	9304      	str	r3, [sp, #16]
 80030c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80030c8:	4824      	ldr	r0, [pc, #144]	@ (800315c <_svfiprintf_r+0x1e8>)
 80030ca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80030ce:	2206      	movs	r2, #6
 80030d0:	f7fd f886 	bl	80001e0 <memchr>
 80030d4:	2800      	cmp	r0, #0
 80030d6:	d036      	beq.n	8003146 <_svfiprintf_r+0x1d2>
 80030d8:	4b21      	ldr	r3, [pc, #132]	@ (8003160 <_svfiprintf_r+0x1ec>)
 80030da:	bb1b      	cbnz	r3, 8003124 <_svfiprintf_r+0x1b0>
 80030dc:	9b03      	ldr	r3, [sp, #12]
 80030de:	3307      	adds	r3, #7
 80030e0:	f023 0307 	bic.w	r3, r3, #7
 80030e4:	3308      	adds	r3, #8
 80030e6:	9303      	str	r3, [sp, #12]
 80030e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80030ea:	4433      	add	r3, r6
 80030ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80030ee:	e76a      	b.n	8002fc6 <_svfiprintf_r+0x52>
 80030f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80030f4:	460c      	mov	r4, r1
 80030f6:	2001      	movs	r0, #1
 80030f8:	e7a8      	b.n	800304c <_svfiprintf_r+0xd8>
 80030fa:	2300      	movs	r3, #0
 80030fc:	3401      	adds	r4, #1
 80030fe:	9305      	str	r3, [sp, #20]
 8003100:	4619      	mov	r1, r3
 8003102:	f04f 0c0a 	mov.w	ip, #10
 8003106:	4620      	mov	r0, r4
 8003108:	f810 2b01 	ldrb.w	r2, [r0], #1
 800310c:	3a30      	subs	r2, #48	@ 0x30
 800310e:	2a09      	cmp	r2, #9
 8003110:	d903      	bls.n	800311a <_svfiprintf_r+0x1a6>
 8003112:	2b00      	cmp	r3, #0
 8003114:	d0c6      	beq.n	80030a4 <_svfiprintf_r+0x130>
 8003116:	9105      	str	r1, [sp, #20]
 8003118:	e7c4      	b.n	80030a4 <_svfiprintf_r+0x130>
 800311a:	fb0c 2101 	mla	r1, ip, r1, r2
 800311e:	4604      	mov	r4, r0
 8003120:	2301      	movs	r3, #1
 8003122:	e7f0      	b.n	8003106 <_svfiprintf_r+0x192>
 8003124:	ab03      	add	r3, sp, #12
 8003126:	9300      	str	r3, [sp, #0]
 8003128:	462a      	mov	r2, r5
 800312a:	4b0e      	ldr	r3, [pc, #56]	@ (8003164 <_svfiprintf_r+0x1f0>)
 800312c:	a904      	add	r1, sp, #16
 800312e:	4638      	mov	r0, r7
 8003130:	f3af 8000 	nop.w
 8003134:	1c42      	adds	r2, r0, #1
 8003136:	4606      	mov	r6, r0
 8003138:	d1d6      	bne.n	80030e8 <_svfiprintf_r+0x174>
 800313a:	89ab      	ldrh	r3, [r5, #12]
 800313c:	065b      	lsls	r3, r3, #25
 800313e:	f53f af2d 	bmi.w	8002f9c <_svfiprintf_r+0x28>
 8003142:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003144:	e72c      	b.n	8002fa0 <_svfiprintf_r+0x2c>
 8003146:	ab03      	add	r3, sp, #12
 8003148:	9300      	str	r3, [sp, #0]
 800314a:	462a      	mov	r2, r5
 800314c:	4b05      	ldr	r3, [pc, #20]	@ (8003164 <_svfiprintf_r+0x1f0>)
 800314e:	a904      	add	r1, sp, #16
 8003150:	4638      	mov	r0, r7
 8003152:	f000 f879 	bl	8003248 <_printf_i>
 8003156:	e7ed      	b.n	8003134 <_svfiprintf_r+0x1c0>
 8003158:	08003598 	.word	0x08003598
 800315c:	080035a2 	.word	0x080035a2
 8003160:	00000000 	.word	0x00000000
 8003164:	08002ebd 	.word	0x08002ebd
 8003168:	0800359e 	.word	0x0800359e

0800316c <_printf_common>:
 800316c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003170:	4616      	mov	r6, r2
 8003172:	4698      	mov	r8, r3
 8003174:	688a      	ldr	r2, [r1, #8]
 8003176:	690b      	ldr	r3, [r1, #16]
 8003178:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800317c:	4293      	cmp	r3, r2
 800317e:	bfb8      	it	lt
 8003180:	4613      	movlt	r3, r2
 8003182:	6033      	str	r3, [r6, #0]
 8003184:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003188:	4607      	mov	r7, r0
 800318a:	460c      	mov	r4, r1
 800318c:	b10a      	cbz	r2, 8003192 <_printf_common+0x26>
 800318e:	3301      	adds	r3, #1
 8003190:	6033      	str	r3, [r6, #0]
 8003192:	6823      	ldr	r3, [r4, #0]
 8003194:	0699      	lsls	r1, r3, #26
 8003196:	bf42      	ittt	mi
 8003198:	6833      	ldrmi	r3, [r6, #0]
 800319a:	3302      	addmi	r3, #2
 800319c:	6033      	strmi	r3, [r6, #0]
 800319e:	6825      	ldr	r5, [r4, #0]
 80031a0:	f015 0506 	ands.w	r5, r5, #6
 80031a4:	d106      	bne.n	80031b4 <_printf_common+0x48>
 80031a6:	f104 0a19 	add.w	sl, r4, #25
 80031aa:	68e3      	ldr	r3, [r4, #12]
 80031ac:	6832      	ldr	r2, [r6, #0]
 80031ae:	1a9b      	subs	r3, r3, r2
 80031b0:	42ab      	cmp	r3, r5
 80031b2:	dc26      	bgt.n	8003202 <_printf_common+0x96>
 80031b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80031b8:	6822      	ldr	r2, [r4, #0]
 80031ba:	3b00      	subs	r3, #0
 80031bc:	bf18      	it	ne
 80031be:	2301      	movne	r3, #1
 80031c0:	0692      	lsls	r2, r2, #26
 80031c2:	d42b      	bmi.n	800321c <_printf_common+0xb0>
 80031c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80031c8:	4641      	mov	r1, r8
 80031ca:	4638      	mov	r0, r7
 80031cc:	47c8      	blx	r9
 80031ce:	3001      	adds	r0, #1
 80031d0:	d01e      	beq.n	8003210 <_printf_common+0xa4>
 80031d2:	6823      	ldr	r3, [r4, #0]
 80031d4:	6922      	ldr	r2, [r4, #16]
 80031d6:	f003 0306 	and.w	r3, r3, #6
 80031da:	2b04      	cmp	r3, #4
 80031dc:	bf02      	ittt	eq
 80031de:	68e5      	ldreq	r5, [r4, #12]
 80031e0:	6833      	ldreq	r3, [r6, #0]
 80031e2:	1aed      	subeq	r5, r5, r3
 80031e4:	68a3      	ldr	r3, [r4, #8]
 80031e6:	bf0c      	ite	eq
 80031e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80031ec:	2500      	movne	r5, #0
 80031ee:	4293      	cmp	r3, r2
 80031f0:	bfc4      	itt	gt
 80031f2:	1a9b      	subgt	r3, r3, r2
 80031f4:	18ed      	addgt	r5, r5, r3
 80031f6:	2600      	movs	r6, #0
 80031f8:	341a      	adds	r4, #26
 80031fa:	42b5      	cmp	r5, r6
 80031fc:	d11a      	bne.n	8003234 <_printf_common+0xc8>
 80031fe:	2000      	movs	r0, #0
 8003200:	e008      	b.n	8003214 <_printf_common+0xa8>
 8003202:	2301      	movs	r3, #1
 8003204:	4652      	mov	r2, sl
 8003206:	4641      	mov	r1, r8
 8003208:	4638      	mov	r0, r7
 800320a:	47c8      	blx	r9
 800320c:	3001      	adds	r0, #1
 800320e:	d103      	bne.n	8003218 <_printf_common+0xac>
 8003210:	f04f 30ff 	mov.w	r0, #4294967295
 8003214:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003218:	3501      	adds	r5, #1
 800321a:	e7c6      	b.n	80031aa <_printf_common+0x3e>
 800321c:	18e1      	adds	r1, r4, r3
 800321e:	1c5a      	adds	r2, r3, #1
 8003220:	2030      	movs	r0, #48	@ 0x30
 8003222:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003226:	4422      	add	r2, r4
 8003228:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800322c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003230:	3302      	adds	r3, #2
 8003232:	e7c7      	b.n	80031c4 <_printf_common+0x58>
 8003234:	2301      	movs	r3, #1
 8003236:	4622      	mov	r2, r4
 8003238:	4641      	mov	r1, r8
 800323a:	4638      	mov	r0, r7
 800323c:	47c8      	blx	r9
 800323e:	3001      	adds	r0, #1
 8003240:	d0e6      	beq.n	8003210 <_printf_common+0xa4>
 8003242:	3601      	adds	r6, #1
 8003244:	e7d9      	b.n	80031fa <_printf_common+0x8e>
	...

08003248 <_printf_i>:
 8003248:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800324c:	7e0f      	ldrb	r7, [r1, #24]
 800324e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003250:	2f78      	cmp	r7, #120	@ 0x78
 8003252:	4691      	mov	r9, r2
 8003254:	4680      	mov	r8, r0
 8003256:	460c      	mov	r4, r1
 8003258:	469a      	mov	sl, r3
 800325a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800325e:	d807      	bhi.n	8003270 <_printf_i+0x28>
 8003260:	2f62      	cmp	r7, #98	@ 0x62
 8003262:	d80a      	bhi.n	800327a <_printf_i+0x32>
 8003264:	2f00      	cmp	r7, #0
 8003266:	f000 80d2 	beq.w	800340e <_printf_i+0x1c6>
 800326a:	2f58      	cmp	r7, #88	@ 0x58
 800326c:	f000 80b9 	beq.w	80033e2 <_printf_i+0x19a>
 8003270:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003274:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003278:	e03a      	b.n	80032f0 <_printf_i+0xa8>
 800327a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800327e:	2b15      	cmp	r3, #21
 8003280:	d8f6      	bhi.n	8003270 <_printf_i+0x28>
 8003282:	a101      	add	r1, pc, #4	@ (adr r1, 8003288 <_printf_i+0x40>)
 8003284:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003288:	080032e1 	.word	0x080032e1
 800328c:	080032f5 	.word	0x080032f5
 8003290:	08003271 	.word	0x08003271
 8003294:	08003271 	.word	0x08003271
 8003298:	08003271 	.word	0x08003271
 800329c:	08003271 	.word	0x08003271
 80032a0:	080032f5 	.word	0x080032f5
 80032a4:	08003271 	.word	0x08003271
 80032a8:	08003271 	.word	0x08003271
 80032ac:	08003271 	.word	0x08003271
 80032b0:	08003271 	.word	0x08003271
 80032b4:	080033f5 	.word	0x080033f5
 80032b8:	0800331f 	.word	0x0800331f
 80032bc:	080033af 	.word	0x080033af
 80032c0:	08003271 	.word	0x08003271
 80032c4:	08003271 	.word	0x08003271
 80032c8:	08003417 	.word	0x08003417
 80032cc:	08003271 	.word	0x08003271
 80032d0:	0800331f 	.word	0x0800331f
 80032d4:	08003271 	.word	0x08003271
 80032d8:	08003271 	.word	0x08003271
 80032dc:	080033b7 	.word	0x080033b7
 80032e0:	6833      	ldr	r3, [r6, #0]
 80032e2:	1d1a      	adds	r2, r3, #4
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	6032      	str	r2, [r6, #0]
 80032e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80032ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80032f0:	2301      	movs	r3, #1
 80032f2:	e09d      	b.n	8003430 <_printf_i+0x1e8>
 80032f4:	6833      	ldr	r3, [r6, #0]
 80032f6:	6820      	ldr	r0, [r4, #0]
 80032f8:	1d19      	adds	r1, r3, #4
 80032fa:	6031      	str	r1, [r6, #0]
 80032fc:	0606      	lsls	r6, r0, #24
 80032fe:	d501      	bpl.n	8003304 <_printf_i+0xbc>
 8003300:	681d      	ldr	r5, [r3, #0]
 8003302:	e003      	b.n	800330c <_printf_i+0xc4>
 8003304:	0645      	lsls	r5, r0, #25
 8003306:	d5fb      	bpl.n	8003300 <_printf_i+0xb8>
 8003308:	f9b3 5000 	ldrsh.w	r5, [r3]
 800330c:	2d00      	cmp	r5, #0
 800330e:	da03      	bge.n	8003318 <_printf_i+0xd0>
 8003310:	232d      	movs	r3, #45	@ 0x2d
 8003312:	426d      	negs	r5, r5
 8003314:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003318:	4859      	ldr	r0, [pc, #356]	@ (8003480 <_printf_i+0x238>)
 800331a:	230a      	movs	r3, #10
 800331c:	e011      	b.n	8003342 <_printf_i+0xfa>
 800331e:	6821      	ldr	r1, [r4, #0]
 8003320:	6833      	ldr	r3, [r6, #0]
 8003322:	0608      	lsls	r0, r1, #24
 8003324:	f853 5b04 	ldr.w	r5, [r3], #4
 8003328:	d402      	bmi.n	8003330 <_printf_i+0xe8>
 800332a:	0649      	lsls	r1, r1, #25
 800332c:	bf48      	it	mi
 800332e:	b2ad      	uxthmi	r5, r5
 8003330:	2f6f      	cmp	r7, #111	@ 0x6f
 8003332:	4853      	ldr	r0, [pc, #332]	@ (8003480 <_printf_i+0x238>)
 8003334:	6033      	str	r3, [r6, #0]
 8003336:	bf14      	ite	ne
 8003338:	230a      	movne	r3, #10
 800333a:	2308      	moveq	r3, #8
 800333c:	2100      	movs	r1, #0
 800333e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003342:	6866      	ldr	r6, [r4, #4]
 8003344:	60a6      	str	r6, [r4, #8]
 8003346:	2e00      	cmp	r6, #0
 8003348:	bfa2      	ittt	ge
 800334a:	6821      	ldrge	r1, [r4, #0]
 800334c:	f021 0104 	bicge.w	r1, r1, #4
 8003350:	6021      	strge	r1, [r4, #0]
 8003352:	b90d      	cbnz	r5, 8003358 <_printf_i+0x110>
 8003354:	2e00      	cmp	r6, #0
 8003356:	d04b      	beq.n	80033f0 <_printf_i+0x1a8>
 8003358:	4616      	mov	r6, r2
 800335a:	fbb5 f1f3 	udiv	r1, r5, r3
 800335e:	fb03 5711 	mls	r7, r3, r1, r5
 8003362:	5dc7      	ldrb	r7, [r0, r7]
 8003364:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003368:	462f      	mov	r7, r5
 800336a:	42bb      	cmp	r3, r7
 800336c:	460d      	mov	r5, r1
 800336e:	d9f4      	bls.n	800335a <_printf_i+0x112>
 8003370:	2b08      	cmp	r3, #8
 8003372:	d10b      	bne.n	800338c <_printf_i+0x144>
 8003374:	6823      	ldr	r3, [r4, #0]
 8003376:	07df      	lsls	r7, r3, #31
 8003378:	d508      	bpl.n	800338c <_printf_i+0x144>
 800337a:	6923      	ldr	r3, [r4, #16]
 800337c:	6861      	ldr	r1, [r4, #4]
 800337e:	4299      	cmp	r1, r3
 8003380:	bfde      	ittt	le
 8003382:	2330      	movle	r3, #48	@ 0x30
 8003384:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003388:	f106 36ff 	addle.w	r6, r6, #4294967295
 800338c:	1b92      	subs	r2, r2, r6
 800338e:	6122      	str	r2, [r4, #16]
 8003390:	f8cd a000 	str.w	sl, [sp]
 8003394:	464b      	mov	r3, r9
 8003396:	aa03      	add	r2, sp, #12
 8003398:	4621      	mov	r1, r4
 800339a:	4640      	mov	r0, r8
 800339c:	f7ff fee6 	bl	800316c <_printf_common>
 80033a0:	3001      	adds	r0, #1
 80033a2:	d14a      	bne.n	800343a <_printf_i+0x1f2>
 80033a4:	f04f 30ff 	mov.w	r0, #4294967295
 80033a8:	b004      	add	sp, #16
 80033aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80033ae:	6823      	ldr	r3, [r4, #0]
 80033b0:	f043 0320 	orr.w	r3, r3, #32
 80033b4:	6023      	str	r3, [r4, #0]
 80033b6:	4833      	ldr	r0, [pc, #204]	@ (8003484 <_printf_i+0x23c>)
 80033b8:	2778      	movs	r7, #120	@ 0x78
 80033ba:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80033be:	6823      	ldr	r3, [r4, #0]
 80033c0:	6831      	ldr	r1, [r6, #0]
 80033c2:	061f      	lsls	r7, r3, #24
 80033c4:	f851 5b04 	ldr.w	r5, [r1], #4
 80033c8:	d402      	bmi.n	80033d0 <_printf_i+0x188>
 80033ca:	065f      	lsls	r7, r3, #25
 80033cc:	bf48      	it	mi
 80033ce:	b2ad      	uxthmi	r5, r5
 80033d0:	6031      	str	r1, [r6, #0]
 80033d2:	07d9      	lsls	r1, r3, #31
 80033d4:	bf44      	itt	mi
 80033d6:	f043 0320 	orrmi.w	r3, r3, #32
 80033da:	6023      	strmi	r3, [r4, #0]
 80033dc:	b11d      	cbz	r5, 80033e6 <_printf_i+0x19e>
 80033de:	2310      	movs	r3, #16
 80033e0:	e7ac      	b.n	800333c <_printf_i+0xf4>
 80033e2:	4827      	ldr	r0, [pc, #156]	@ (8003480 <_printf_i+0x238>)
 80033e4:	e7e9      	b.n	80033ba <_printf_i+0x172>
 80033e6:	6823      	ldr	r3, [r4, #0]
 80033e8:	f023 0320 	bic.w	r3, r3, #32
 80033ec:	6023      	str	r3, [r4, #0]
 80033ee:	e7f6      	b.n	80033de <_printf_i+0x196>
 80033f0:	4616      	mov	r6, r2
 80033f2:	e7bd      	b.n	8003370 <_printf_i+0x128>
 80033f4:	6833      	ldr	r3, [r6, #0]
 80033f6:	6825      	ldr	r5, [r4, #0]
 80033f8:	6961      	ldr	r1, [r4, #20]
 80033fa:	1d18      	adds	r0, r3, #4
 80033fc:	6030      	str	r0, [r6, #0]
 80033fe:	062e      	lsls	r6, r5, #24
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	d501      	bpl.n	8003408 <_printf_i+0x1c0>
 8003404:	6019      	str	r1, [r3, #0]
 8003406:	e002      	b.n	800340e <_printf_i+0x1c6>
 8003408:	0668      	lsls	r0, r5, #25
 800340a:	d5fb      	bpl.n	8003404 <_printf_i+0x1bc>
 800340c:	8019      	strh	r1, [r3, #0]
 800340e:	2300      	movs	r3, #0
 8003410:	6123      	str	r3, [r4, #16]
 8003412:	4616      	mov	r6, r2
 8003414:	e7bc      	b.n	8003390 <_printf_i+0x148>
 8003416:	6833      	ldr	r3, [r6, #0]
 8003418:	1d1a      	adds	r2, r3, #4
 800341a:	6032      	str	r2, [r6, #0]
 800341c:	681e      	ldr	r6, [r3, #0]
 800341e:	6862      	ldr	r2, [r4, #4]
 8003420:	2100      	movs	r1, #0
 8003422:	4630      	mov	r0, r6
 8003424:	f7fc fedc 	bl	80001e0 <memchr>
 8003428:	b108      	cbz	r0, 800342e <_printf_i+0x1e6>
 800342a:	1b80      	subs	r0, r0, r6
 800342c:	6060      	str	r0, [r4, #4]
 800342e:	6863      	ldr	r3, [r4, #4]
 8003430:	6123      	str	r3, [r4, #16]
 8003432:	2300      	movs	r3, #0
 8003434:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003438:	e7aa      	b.n	8003390 <_printf_i+0x148>
 800343a:	6923      	ldr	r3, [r4, #16]
 800343c:	4632      	mov	r2, r6
 800343e:	4649      	mov	r1, r9
 8003440:	4640      	mov	r0, r8
 8003442:	47d0      	blx	sl
 8003444:	3001      	adds	r0, #1
 8003446:	d0ad      	beq.n	80033a4 <_printf_i+0x15c>
 8003448:	6823      	ldr	r3, [r4, #0]
 800344a:	079b      	lsls	r3, r3, #30
 800344c:	d413      	bmi.n	8003476 <_printf_i+0x22e>
 800344e:	68e0      	ldr	r0, [r4, #12]
 8003450:	9b03      	ldr	r3, [sp, #12]
 8003452:	4298      	cmp	r0, r3
 8003454:	bfb8      	it	lt
 8003456:	4618      	movlt	r0, r3
 8003458:	e7a6      	b.n	80033a8 <_printf_i+0x160>
 800345a:	2301      	movs	r3, #1
 800345c:	4632      	mov	r2, r6
 800345e:	4649      	mov	r1, r9
 8003460:	4640      	mov	r0, r8
 8003462:	47d0      	blx	sl
 8003464:	3001      	adds	r0, #1
 8003466:	d09d      	beq.n	80033a4 <_printf_i+0x15c>
 8003468:	3501      	adds	r5, #1
 800346a:	68e3      	ldr	r3, [r4, #12]
 800346c:	9903      	ldr	r1, [sp, #12]
 800346e:	1a5b      	subs	r3, r3, r1
 8003470:	42ab      	cmp	r3, r5
 8003472:	dcf2      	bgt.n	800345a <_printf_i+0x212>
 8003474:	e7eb      	b.n	800344e <_printf_i+0x206>
 8003476:	2500      	movs	r5, #0
 8003478:	f104 0619 	add.w	r6, r4, #25
 800347c:	e7f5      	b.n	800346a <_printf_i+0x222>
 800347e:	bf00      	nop
 8003480:	080035a9 	.word	0x080035a9
 8003484:	080035ba 	.word	0x080035ba

08003488 <memmove>:
 8003488:	4288      	cmp	r0, r1
 800348a:	b510      	push	{r4, lr}
 800348c:	eb01 0402 	add.w	r4, r1, r2
 8003490:	d902      	bls.n	8003498 <memmove+0x10>
 8003492:	4284      	cmp	r4, r0
 8003494:	4623      	mov	r3, r4
 8003496:	d807      	bhi.n	80034a8 <memmove+0x20>
 8003498:	1e43      	subs	r3, r0, #1
 800349a:	42a1      	cmp	r1, r4
 800349c:	d008      	beq.n	80034b0 <memmove+0x28>
 800349e:	f811 2b01 	ldrb.w	r2, [r1], #1
 80034a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80034a6:	e7f8      	b.n	800349a <memmove+0x12>
 80034a8:	4402      	add	r2, r0
 80034aa:	4601      	mov	r1, r0
 80034ac:	428a      	cmp	r2, r1
 80034ae:	d100      	bne.n	80034b2 <memmove+0x2a>
 80034b0:	bd10      	pop	{r4, pc}
 80034b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80034b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80034ba:	e7f7      	b.n	80034ac <memmove+0x24>

080034bc <_sbrk_r>:
 80034bc:	b538      	push	{r3, r4, r5, lr}
 80034be:	4d06      	ldr	r5, [pc, #24]	@ (80034d8 <_sbrk_r+0x1c>)
 80034c0:	2300      	movs	r3, #0
 80034c2:	4604      	mov	r4, r0
 80034c4:	4608      	mov	r0, r1
 80034c6:	602b      	str	r3, [r5, #0]
 80034c8:	f7fd fe12 	bl	80010f0 <_sbrk>
 80034cc:	1c43      	adds	r3, r0, #1
 80034ce:	d102      	bne.n	80034d6 <_sbrk_r+0x1a>
 80034d0:	682b      	ldr	r3, [r5, #0]
 80034d2:	b103      	cbz	r3, 80034d6 <_sbrk_r+0x1a>
 80034d4:	6023      	str	r3, [r4, #0]
 80034d6:	bd38      	pop	{r3, r4, r5, pc}
 80034d8:	200002b4 	.word	0x200002b4

080034dc <memcpy>:
 80034dc:	440a      	add	r2, r1
 80034de:	4291      	cmp	r1, r2
 80034e0:	f100 33ff 	add.w	r3, r0, #4294967295
 80034e4:	d100      	bne.n	80034e8 <memcpy+0xc>
 80034e6:	4770      	bx	lr
 80034e8:	b510      	push	{r4, lr}
 80034ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80034ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 80034f2:	4291      	cmp	r1, r2
 80034f4:	d1f9      	bne.n	80034ea <memcpy+0xe>
 80034f6:	bd10      	pop	{r4, pc}

080034f8 <_realloc_r>:
 80034f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80034fc:	4680      	mov	r8, r0
 80034fe:	4615      	mov	r5, r2
 8003500:	460c      	mov	r4, r1
 8003502:	b921      	cbnz	r1, 800350e <_realloc_r+0x16>
 8003504:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003508:	4611      	mov	r1, r2
 800350a:	f7ff bc4b 	b.w	8002da4 <_malloc_r>
 800350e:	b92a      	cbnz	r2, 800351c <_realloc_r+0x24>
 8003510:	f7ff fbdc 	bl	8002ccc <_free_r>
 8003514:	2400      	movs	r4, #0
 8003516:	4620      	mov	r0, r4
 8003518:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800351c:	f000 f81a 	bl	8003554 <_malloc_usable_size_r>
 8003520:	4285      	cmp	r5, r0
 8003522:	4606      	mov	r6, r0
 8003524:	d802      	bhi.n	800352c <_realloc_r+0x34>
 8003526:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800352a:	d8f4      	bhi.n	8003516 <_realloc_r+0x1e>
 800352c:	4629      	mov	r1, r5
 800352e:	4640      	mov	r0, r8
 8003530:	f7ff fc38 	bl	8002da4 <_malloc_r>
 8003534:	4607      	mov	r7, r0
 8003536:	2800      	cmp	r0, #0
 8003538:	d0ec      	beq.n	8003514 <_realloc_r+0x1c>
 800353a:	42b5      	cmp	r5, r6
 800353c:	462a      	mov	r2, r5
 800353e:	4621      	mov	r1, r4
 8003540:	bf28      	it	cs
 8003542:	4632      	movcs	r2, r6
 8003544:	f7ff ffca 	bl	80034dc <memcpy>
 8003548:	4621      	mov	r1, r4
 800354a:	4640      	mov	r0, r8
 800354c:	f7ff fbbe 	bl	8002ccc <_free_r>
 8003550:	463c      	mov	r4, r7
 8003552:	e7e0      	b.n	8003516 <_realloc_r+0x1e>

08003554 <_malloc_usable_size_r>:
 8003554:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003558:	1f18      	subs	r0, r3, #4
 800355a:	2b00      	cmp	r3, #0
 800355c:	bfbc      	itt	lt
 800355e:	580b      	ldrlt	r3, [r1, r0]
 8003560:	18c0      	addlt	r0, r0, r3
 8003562:	4770      	bx	lr

08003564 <_init>:
 8003564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003566:	bf00      	nop
 8003568:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800356a:	bc08      	pop	{r3}
 800356c:	469e      	mov	lr, r3
 800356e:	4770      	bx	lr

08003570 <_fini>:
 8003570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003572:	bf00      	nop
 8003574:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003576:	bc08      	pop	{r3}
 8003578:	469e      	mov	lr, r3
 800357a:	4770      	bx	lr
