# RisKy1
 RISC-V ISA based 5 stage pipelined CPU (RV32IMC)

Once this project is downloaded, there will be a RisKy1 folder containing a design and verification folder.  To see a simulation run of a simple program, go to the RisKy1/design/sim/riscky1-core folder. This folder contains a Modelsim project file (RisKy1.mpf)  Using Modelsim or Questasim, open this project and run the simulation by typing "do top_tb1.do"
