

================================================================
== Vivado HLS Report for 'frameSIPO'
================================================================
* Date:           Tue Aug 30 14:22:45 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pie_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      5.85|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     90|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     55|
|Register         |        -|      -|      34|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      34|    145|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |tmp_5_fu_227_p2         |     +    |      0|  0|  32|          32|           1|
    |ap_sig_127              |    and   |      0|  0|   1|           1|           1|
    |ap_sig_192              |    and   |      0|  0|   1|           1|           1|
    |ap_sig_51               |    and   |      0|  0|   1|           1|           1|
    |tmp_nbreadreq_fu_70_p4  |    and   |      0|  0|   1|           1|           0|
    |ping                    |   icmp   |      0|  0|   6|          16|          12|
    |tmp_2_fu_257_p2         |   icmp   |      0|  0|  11|          32|           4|
    |tmp_3_fu_214_p2         |   icmp   |      0|  0|   3|           8|           7|
    |tmp_6_fu_239_p2         |   icmp   |      0|  0|  11|          32|           3|
    |tmp_7_fu_245_p2         |   icmp   |      0|  0|  11|          32|           4|
    |tmp_8_fu_251_p2         |   icmp   |      0|  0|  11|          32|           4|
    |ap_sig_57               |    or    |      0|  0|   1|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  90|         189|          39|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |CNT_STATE                           |   1|          2|    1|          2|
    |byte_cnt                            |  32|          2|   32|         64|
    |dest_addr                           |   1|          3|    1|          3|
    |ethertype                           |   1|          3|    1|          3|
    |inData_TDATA_blk_n                  |   1|          2|    1|          2|
    |packet_type_load_1_phi_fu_178_p12   |  16|          4|   16|         64|
    |sfd_detected_flag_1_phi_fu_132_p12  |   1|          3|    1|          3|
    |sfd_detected_new_1_phi_fu_155_p12   |   1|          3|    1|          3|
    |src_addr                            |   1|          3|    1|          3|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  55|         25|   55|        147|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |CNT_STATE  |   1|   0|    1|          0|
    |ap_CS_fsm  |   1|   0|    1|          0|
    |byte_cnt   |  32|   0|   32|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  34|   0|   34|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------+-----+-----+------------+------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |     frameSIPO    | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs |     frameSIPO    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |     frameSIPO    | return value |
|ap_done              | out |    1| ap_ctrl_hs |     frameSIPO    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |     frameSIPO    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |     frameSIPO    | return value |
|inData_TDATA         |  in |    8|    axis    |  inData_V_data_V |    pointer   |
|inData_TVALID        |  in |    1|    axis    |  inData_V_user_V |    pointer   |
|inData_TREADY        | out |    1|    axis    |  inData_V_user_V |    pointer   |
|inData_TUSER         |  in |  128|    axis    |  inData_V_user_V |    pointer   |
|outData_TDATA        |  in |    8|    axis    | outData_V_data_V |    pointer   |
|outData_TVALID       |  in |    1|    axis    | outData_V_user_V |    pointer   |
|outData_TREADY       | out |    1|    axis    | outData_V_user_V |    pointer   |
|outData_TUSER        |  in |  128|    axis    | outData_V_user_V |    pointer   |
|sfd_detected         | out |    1|   ap_vld   |   sfd_detected   |    pointer   |
|sfd_detected_ap_vld  | out |    1|   ap_vld   |   sfd_detected   |    pointer   |
|src_addr             | out |    1|   ap_vld   |     src_addr     |    pointer   |
|src_addr_ap_vld      | out |    1|   ap_vld   |     src_addr     |    pointer   |
|dest_addr            | out |    1|   ap_vld   |     dest_addr    |    pointer   |
|dest_addr_ap_vld     | out |    1|   ap_vld   |     dest_addr    |    pointer   |
|ethertype            | out |    1|   ap_vld   |     ethertype    |    pointer   |
|ethertype_ap_vld     | out |    1|   ap_vld   |     ethertype    |    pointer   |
|ping                 | out |    1|   ap_vld   |       ping       |    pointer   |
|ping_ap_vld          | out |    1|   ap_vld   |       ping       |    pointer   |
+---------------------+-----+-----+------------+------------------+--------------+

