$date
	Sat Oct 22 20:17:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#85115
b1101 !
1"
#85118
b1101 &
b1101 %
1$
#85119
0"
#85122
b101000 &
b101000 %
#85126
b10100 &
b10100 %
#85130
b1010 &
b1010 %
#85134
b101 &
b101 %
#85138
b10000 &
b10000 %
#85142
b1000 &
b1000 %
#85146
b100 &
b100 %
#85150
b10 &
b10 %
#85154
b1 &
b1 %
1#
#85158
b0 &
0#
b0 %
0$
#1047348
b1100 !
1"
#1047350
b1100 &
b1100 %
1$
#1047351
0"
#1047354
b110 &
b110 %
#1047358
b11 &
b11 %
#1047362
b1010 &
b1010 %
#1047366
b101 &
b101 %
#1047370
b10000 &
b10000 %
#1047374
b1000 &
b1000 %
#1047378
b100 &
b100 %
#1047382
b10 &
b10 %
#1047386
b1 &
b1 %
1#
#1047390
b0 &
0#
b0 %
0$
#2087151
b10100 !
1"
#2087154
b10100 &
b10100 %
1$
#2087155
0"
#2087158
b1010 &
b1010 %
#2087162
b101 &
b101 %
#2087166
b10000 &
b10000 %
#2087170
b1000 &
b1000 %
#2087174
b100 &
b100 %
#2087178
b10 &
b10 %
#2087182
b1 &
1#
b1 %
#2087186
b0 &
b0 %
0#
0$
#4500012
