# Vrilog_template
verilog template generation using different  input  files 
