# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../projet_ecg.srcs/sources_1/new/fir_low.vhd" \

# Do not sort compile order
nosort
