{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 21 18:44:43 2016 " "Info: Processing started: Sat May 21 18:44:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HWProject -c HWProject " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off HWProject -c HWProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "HWProject EP2C70F896C7 " "Info: Selected device EP2C70F896C7 for design \"HWProject\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 5701 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 5702 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 5703 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "65 65 " "Critical Warning: No exact pin location assignment(s) for 65 pins of 65 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCAOUTPUT\[31\] " "Info: Pin SRCAOUTPUT\[31\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCAOUTPUT[31] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCAOUTPUT[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1956 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCAOUTPUT\[30\] " "Info: Pin SRCAOUTPUT\[30\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCAOUTPUT[30] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCAOUTPUT[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1957 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCAOUTPUT\[29\] " "Info: Pin SRCAOUTPUT\[29\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCAOUTPUT[29] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCAOUTPUT[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1958 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCAOUTPUT\[28\] " "Info: Pin SRCAOUTPUT\[28\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCAOUTPUT[28] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCAOUTPUT[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1959 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCAOUTPUT\[27\] " "Info: Pin SRCAOUTPUT\[27\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCAOUTPUT[27] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCAOUTPUT[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1960 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCAOUTPUT\[26\] " "Info: Pin SRCAOUTPUT\[26\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCAOUTPUT[26] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCAOUTPUT[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1961 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCAOUTPUT\[25\] " "Info: Pin SRCAOUTPUT\[25\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCAOUTPUT[25] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCAOUTPUT[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1962 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCAOUTPUT\[24\] " "Info: Pin SRCAOUTPUT\[24\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCAOUTPUT[24] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCAOUTPUT[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1963 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCAOUTPUT\[23\] " "Info: Pin SRCAOUTPUT\[23\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCAOUTPUT[23] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCAOUTPUT[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1964 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCAOUTPUT\[22\] " "Info: Pin SRCAOUTPUT\[22\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCAOUTPUT[22] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCAOUTPUT[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1965 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCAOUTPUT\[21\] " "Info: Pin SRCAOUTPUT\[21\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCAOUTPUT[21] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCAOUTPUT[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1966 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCAOUTPUT\[20\] " "Info: Pin SRCAOUTPUT\[20\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCAOUTPUT[20] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCAOUTPUT[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1967 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCAOUTPUT\[19\] " "Info: Pin SRCAOUTPUT\[19\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCAOUTPUT[19] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCAOUTPUT[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1968 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCAOUTPUT\[18\] " "Info: Pin SRCAOUTPUT\[18\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCAOUTPUT[18] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCAOUTPUT[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1969 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCAOUTPUT\[17\] " "Info: Pin SRCAOUTPUT\[17\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCAOUTPUT[17] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCAOUTPUT[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1970 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCAOUTPUT\[16\] " "Info: Pin SRCAOUTPUT\[16\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCAOUTPUT[16] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCAOUTPUT[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1971 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCAOUTPUT\[15\] " "Info: Pin SRCAOUTPUT\[15\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCAOUTPUT[15] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCAOUTPUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1972 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCAOUTPUT\[14\] " "Info: Pin SRCAOUTPUT\[14\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCAOUTPUT[14] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCAOUTPUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1973 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCAOUTPUT\[13\] " "Info: Pin SRCAOUTPUT\[13\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCAOUTPUT[13] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCAOUTPUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1974 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCAOUTPUT\[12\] " "Info: Pin SRCAOUTPUT\[12\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCAOUTPUT[12] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCAOUTPUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1975 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCAOUTPUT\[11\] " "Info: Pin SRCAOUTPUT\[11\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCAOUTPUT[11] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCAOUTPUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1976 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCAOUTPUT\[10\] " "Info: Pin SRCAOUTPUT\[10\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCAOUTPUT[10] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCAOUTPUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1977 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCAOUTPUT\[9\] " "Info: Pin SRCAOUTPUT\[9\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCAOUTPUT[9] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCAOUTPUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1978 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCAOUTPUT\[8\] " "Info: Pin SRCAOUTPUT\[8\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCAOUTPUT[8] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCAOUTPUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1979 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCAOUTPUT\[7\] " "Info: Pin SRCAOUTPUT\[7\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCAOUTPUT[7] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCAOUTPUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1980 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCAOUTPUT\[6\] " "Info: Pin SRCAOUTPUT\[6\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCAOUTPUT[6] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCAOUTPUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1981 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCAOUTPUT\[5\] " "Info: Pin SRCAOUTPUT\[5\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCAOUTPUT[5] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCAOUTPUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1982 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCAOUTPUT\[4\] " "Info: Pin SRCAOUTPUT\[4\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCAOUTPUT[4] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCAOUTPUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1983 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCAOUTPUT\[3\] " "Info: Pin SRCAOUTPUT\[3\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCAOUTPUT[3] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCAOUTPUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1984 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCAOUTPUT\[2\] " "Info: Pin SRCAOUTPUT\[2\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCAOUTPUT[2] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCAOUTPUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1985 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCAOUTPUT\[1\] " "Info: Pin SRCAOUTPUT\[1\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCAOUTPUT[1] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCAOUTPUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1986 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCAOUTPUT\[0\] " "Info: Pin SRCAOUTPUT\[0\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCAOUTPUT[0] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCAOUTPUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1987 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCBOUTPUT\[31\] " "Info: Pin SRCBOUTPUT\[31\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCBOUTPUT[31] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 160 2248 2449 176 "SRCBOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCBOUTPUT[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1988 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCBOUTPUT\[30\] " "Info: Pin SRCBOUTPUT\[30\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCBOUTPUT[30] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 160 2248 2449 176 "SRCBOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCBOUTPUT[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1989 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCBOUTPUT\[29\] " "Info: Pin SRCBOUTPUT\[29\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCBOUTPUT[29] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 160 2248 2449 176 "SRCBOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCBOUTPUT[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1990 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCBOUTPUT\[28\] " "Info: Pin SRCBOUTPUT\[28\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCBOUTPUT[28] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 160 2248 2449 176 "SRCBOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCBOUTPUT[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1991 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCBOUTPUT\[27\] " "Info: Pin SRCBOUTPUT\[27\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCBOUTPUT[27] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 160 2248 2449 176 "SRCBOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCBOUTPUT[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1992 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCBOUTPUT\[26\] " "Info: Pin SRCBOUTPUT\[26\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCBOUTPUT[26] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 160 2248 2449 176 "SRCBOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCBOUTPUT[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1993 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCBOUTPUT\[25\] " "Info: Pin SRCBOUTPUT\[25\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCBOUTPUT[25] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 160 2248 2449 176 "SRCBOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCBOUTPUT[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1994 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCBOUTPUT\[24\] " "Info: Pin SRCBOUTPUT\[24\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCBOUTPUT[24] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 160 2248 2449 176 "SRCBOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCBOUTPUT[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1995 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCBOUTPUT\[23\] " "Info: Pin SRCBOUTPUT\[23\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCBOUTPUT[23] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 160 2248 2449 176 "SRCBOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCBOUTPUT[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1996 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCBOUTPUT\[22\] " "Info: Pin SRCBOUTPUT\[22\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCBOUTPUT[22] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 160 2248 2449 176 "SRCBOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCBOUTPUT[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1997 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCBOUTPUT\[21\] " "Info: Pin SRCBOUTPUT\[21\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCBOUTPUT[21] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 160 2248 2449 176 "SRCBOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCBOUTPUT[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1998 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCBOUTPUT\[20\] " "Info: Pin SRCBOUTPUT\[20\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCBOUTPUT[20] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 160 2248 2449 176 "SRCBOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCBOUTPUT[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1999 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCBOUTPUT\[19\] " "Info: Pin SRCBOUTPUT\[19\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCBOUTPUT[19] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 160 2248 2449 176 "SRCBOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCBOUTPUT[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 2000 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCBOUTPUT\[18\] " "Info: Pin SRCBOUTPUT\[18\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCBOUTPUT[18] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 160 2248 2449 176 "SRCBOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCBOUTPUT[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 2001 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCBOUTPUT\[17\] " "Info: Pin SRCBOUTPUT\[17\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCBOUTPUT[17] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 160 2248 2449 176 "SRCBOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCBOUTPUT[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 2002 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCBOUTPUT\[16\] " "Info: Pin SRCBOUTPUT\[16\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCBOUTPUT[16] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 160 2248 2449 176 "SRCBOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCBOUTPUT[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 2003 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCBOUTPUT\[15\] " "Info: Pin SRCBOUTPUT\[15\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCBOUTPUT[15] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 160 2248 2449 176 "SRCBOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCBOUTPUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 2004 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCBOUTPUT\[14\] " "Info: Pin SRCBOUTPUT\[14\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCBOUTPUT[14] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 160 2248 2449 176 "SRCBOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCBOUTPUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 2005 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCBOUTPUT\[13\] " "Info: Pin SRCBOUTPUT\[13\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCBOUTPUT[13] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 160 2248 2449 176 "SRCBOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCBOUTPUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 2006 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCBOUTPUT\[12\] " "Info: Pin SRCBOUTPUT\[12\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCBOUTPUT[12] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 160 2248 2449 176 "SRCBOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCBOUTPUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 2007 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCBOUTPUT\[11\] " "Info: Pin SRCBOUTPUT\[11\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCBOUTPUT[11] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 160 2248 2449 176 "SRCBOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCBOUTPUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 2008 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCBOUTPUT\[10\] " "Info: Pin SRCBOUTPUT\[10\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCBOUTPUT[10] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 160 2248 2449 176 "SRCBOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCBOUTPUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 2009 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCBOUTPUT\[9\] " "Info: Pin SRCBOUTPUT\[9\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCBOUTPUT[9] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 160 2248 2449 176 "SRCBOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCBOUTPUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 2010 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCBOUTPUT\[8\] " "Info: Pin SRCBOUTPUT\[8\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCBOUTPUT[8] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 160 2248 2449 176 "SRCBOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCBOUTPUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 2011 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCBOUTPUT\[7\] " "Info: Pin SRCBOUTPUT\[7\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCBOUTPUT[7] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 160 2248 2449 176 "SRCBOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCBOUTPUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 2012 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCBOUTPUT\[6\] " "Info: Pin SRCBOUTPUT\[6\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCBOUTPUT[6] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 160 2248 2449 176 "SRCBOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCBOUTPUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 2013 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCBOUTPUT\[5\] " "Info: Pin SRCBOUTPUT\[5\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCBOUTPUT[5] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 160 2248 2449 176 "SRCBOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCBOUTPUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 2014 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCBOUTPUT\[4\] " "Info: Pin SRCBOUTPUT\[4\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCBOUTPUT[4] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 160 2248 2449 176 "SRCBOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCBOUTPUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 2015 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCBOUTPUT\[3\] " "Info: Pin SRCBOUTPUT\[3\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCBOUTPUT[3] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 160 2248 2449 176 "SRCBOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCBOUTPUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 2016 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCBOUTPUT\[2\] " "Info: Pin SRCBOUTPUT\[2\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCBOUTPUT[2] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 160 2248 2449 176 "SRCBOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCBOUTPUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 2017 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCBOUTPUT\[1\] " "Info: Pin SRCBOUTPUT\[1\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCBOUTPUT[1] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 160 2248 2449 176 "SRCBOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCBOUTPUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 2018 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCBOUTPUT\[0\] " "Info: Pin SRCBOUTPUT\[0\] not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { SRCBOUTPUT[0] } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 160 2248 2449 176 "SRCBOUTPUT\[31..0\]" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCBOUTPUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 2019 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock " "Info: Pin Clock not assigned to an exact location on the device" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { Clock } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { -704 64 232 -688 "Clock" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 2020 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node Clock (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "StateMachine:inst\|ALUSrcA\[0\] " "Info: Destination node StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { StateMachine:inst|ALUSrcA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1640 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "StateMachine:inst\|ALUSrcA\[1\] " "Info: Destination node StateMachine:inst\|ALUSrcA\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { StateMachine:inst|ALUSrcA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1641 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "StateMachine:inst\|FlagCtrl\[1\] " "Info: Destination node StateMachine:inst\|FlagCtrl\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { StateMachine:inst|FlagCtrl[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1655 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "StateMachine:inst\|FlagCtrl\[0\] " "Info: Destination node StateMachine:inst\|FlagCtrl\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { StateMachine:inst|FlagCtrl[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1654 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "StateMachine:inst\|MDRCtrl\[1\] " "Info: Destination node StateMachine:inst\|MDRCtrl\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { StateMachine:inst|MDRCtrl[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1648 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "StateMachine:inst\|MDRCtrl\[0\] " "Info: Destination node StateMachine:inst\|MDRCtrl\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { StateMachine:inst|MDRCtrl[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1647 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "StateMachine:inst\|StrCtrl\[1\] " "Info: Destination node StateMachine:inst\|StrCtrl\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { StateMachine:inst|StrCtrl[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1650 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "StateMachine:inst\|StrCtrl\[0\] " "Info: Destination node StateMachine:inst\|StrCtrl\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { StateMachine:inst|StrCtrl[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1649 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "StateMachine:inst\|IorD\[0\] " "Info: Destination node StateMachine:inst\|IorD\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { StateMachine:inst|IorD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1662 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "StateMachine:inst\|IorD\[2\] " "Info: Destination node StateMachine:inst\|IorD\[2\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { StateMachine:inst|IorD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1663 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { Clock } } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { -704 64 232 -688 "Clock" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 2020 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux3:inst7\|Mux32~0  " "Info: Automatically promoted node Mux3:inst7\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3:inst7|Mux32~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 4549 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux3:SrcA\|Mux32~0  " "Info: Automatically promoted node Mux3:SrcA\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3:SrcA|Mux32~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 2553 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Store_Control:inst4\|Mux24~0  " "Info: Automatically promoted node Store_Control:inst4\|Mux24~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Store_Control:inst4|Mux24~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 4600 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux5:inst3\|Mux32~0  " "Info: Automatically promoted node Mux5:inst3\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5:inst3|Mux32~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 4602 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux5_5:inst8\|Mux5~0  " "Info: Automatically promoted node Mux5_5:inst8\|Mux5~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5_5:inst8|Mux5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 4693 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "StateMachine:inst\|Reset  " "Info: Automatically promoted node StateMachine:inst\|Reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "StateMachine:inst\|Selector45~0 " "Info: Destination node StateMachine:inst\|Selector45~0" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 170 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { StateMachine:inst|Selector45~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 4285 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 36 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { StateMachine:inst|Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dgmneto/Documents/Projetos/HW/" 0 { } { { 0 { 0 ""} 0 1845 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "64 unused 3.3V 0 64 0 " "Info: Number of I/O pins in group: 64 (unused VREF, 3.3V VCCIO, 0 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 84 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  84 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "26.200 ns register register " "Info: Estimated most critical path is register to register delay of 26.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Mux3:SrcA\|selected\[0\] 1 REG LAB_X42_Y35 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X42_Y35; Fanout = 7; REG Node = 'Mux3:SrcA\|selected\[0\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3:SrcA|selected[0] } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.544 ns) 1.226 ns Ula32:inst15\|carry_temp\[0\]~34 2 COMB LAB_X40_Y35 2 " "Info: 2: + IC(0.682 ns) + CELL(0.544 ns) = 1.226 ns; Loc. = LAB_X40_Y35; Fanout = 2; COMB Node = 'Ula32:inst15\|carry_temp\[0\]~34'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { Mux3:SrcA|selected[0] Ula32:inst15|carry_temp[0]~34 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.545 ns) 1.902 ns Ula32:inst15\|carry_temp\[1\]~37 3 COMB LAB_X40_Y35 3 " "Info: 3: + IC(0.131 ns) + CELL(0.545 ns) = 1.902 ns; Loc. = LAB_X40_Y35; Fanout = 3; COMB Node = 'Ula32:inst15\|carry_temp\[1\]~37'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Ula32:inst15|carry_temp[0]~34 Ula32:inst15|carry_temp[1]~37 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 2.578 ns Ula32:inst15\|carry_temp\[2\]~38 4 COMB LAB_X40_Y35 3 " "Info: 4: + IC(0.354 ns) + CELL(0.322 ns) = 2.578 ns; Loc. = LAB_X40_Y35; Fanout = 3; COMB Node = 'Ula32:inst15\|carry_temp\[2\]~38'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Ula32:inst15|carry_temp[1]~37 Ula32:inst15|carry_temp[2]~38 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 3.254 ns Ula32:inst15\|carry_temp\[4\]~40 5 COMB LAB_X40_Y35 2 " "Info: 5: + IC(0.498 ns) + CELL(0.178 ns) = 3.254 ns; Loc. = LAB_X40_Y35; Fanout = 2; COMB Node = 'Ula32:inst15\|carry_temp\[4\]~40'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Ula32:inst15|carry_temp[2]~38 Ula32:inst15|carry_temp[4]~40 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 3.930 ns Ula32:inst15\|carry_temp\[4\]~41 6 COMB LAB_X40_Y35 3 " "Info: 6: + IC(0.354 ns) + CELL(0.322 ns) = 3.930 ns; Loc. = LAB_X40_Y35; Fanout = 3; COMB Node = 'Ula32:inst15\|carry_temp\[4\]~41'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Ula32:inst15|carry_temp[4]~40 Ula32:inst15|carry_temp[4]~41 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 4.606 ns Ula32:inst15\|carry_temp\[6\]~43 7 COMB LAB_X40_Y35 2 " "Info: 7: + IC(0.498 ns) + CELL(0.178 ns) = 4.606 ns; Loc. = LAB_X40_Y35; Fanout = 2; COMB Node = 'Ula32:inst15\|carry_temp\[6\]~43'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Ula32:inst15|carry_temp[4]~41 Ula32:inst15|carry_temp[6]~43 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 5.282 ns Ula32:inst15\|carry_temp\[6\]~44 8 COMB LAB_X40_Y35 3 " "Info: 8: + IC(0.354 ns) + CELL(0.322 ns) = 5.282 ns; Loc. = LAB_X40_Y35; Fanout = 3; COMB Node = 'Ula32:inst15\|carry_temp\[6\]~44'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Ula32:inst15|carry_temp[6]~43 Ula32:inst15|carry_temp[6]~44 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 5.958 ns Ula32:inst15\|carry_temp\[8\]~46 9 COMB LAB_X40_Y35 2 " "Info: 9: + IC(0.498 ns) + CELL(0.178 ns) = 5.958 ns; Loc. = LAB_X40_Y35; Fanout = 2; COMB Node = 'Ula32:inst15\|carry_temp\[8\]~46'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Ula32:inst15|carry_temp[6]~44 Ula32:inst15|carry_temp[8]~46 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 6.634 ns Ula32:inst15\|carry_temp\[8\]~47 10 COMB LAB_X40_Y35 3 " "Info: 10: + IC(0.354 ns) + CELL(0.322 ns) = 6.634 ns; Loc. = LAB_X40_Y35; Fanout = 3; COMB Node = 'Ula32:inst15\|carry_temp\[8\]~47'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Ula32:inst15|carry_temp[8]~46 Ula32:inst15|carry_temp[8]~47 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 7.310 ns Ula32:inst15\|carry_temp\[10\]~49 11 COMB LAB_X40_Y35 2 " "Info: 11: + IC(0.498 ns) + CELL(0.178 ns) = 7.310 ns; Loc. = LAB_X40_Y35; Fanout = 2; COMB Node = 'Ula32:inst15\|carry_temp\[10\]~49'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Ula32:inst15|carry_temp[8]~47 Ula32:inst15|carry_temp[10]~49 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 7.986 ns Ula32:inst15\|carry_temp\[10\]~50 12 COMB LAB_X40_Y35 3 " "Info: 12: + IC(0.354 ns) + CELL(0.322 ns) = 7.986 ns; Loc. = LAB_X40_Y35; Fanout = 3; COMB Node = 'Ula32:inst15\|carry_temp\[10\]~50'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Ula32:inst15|carry_temp[10]~49 Ula32:inst15|carry_temp[10]~50 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 8.662 ns Ula32:inst15\|carry_temp\[12\]~52 13 COMB LAB_X40_Y35 1 " "Info: 13: + IC(0.498 ns) + CELL(0.178 ns) = 8.662 ns; Loc. = LAB_X40_Y35; Fanout = 1; COMB Node = 'Ula32:inst15\|carry_temp\[12\]~52'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Ula32:inst15|carry_temp[10]~50 Ula32:inst15|carry_temp[12]~52 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.322 ns) 9.573 ns Ula32:inst15\|carry_temp\[12\]~53 14 COMB LAB_X39_Y35 3 " "Info: 14: + IC(0.589 ns) + CELL(0.322 ns) = 9.573 ns; Loc. = LAB_X39_Y35; Fanout = 3; COMB Node = 'Ula32:inst15\|carry_temp\[12\]~53'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { Ula32:inst15|carry_temp[12]~52 Ula32:inst15|carry_temp[12]~53 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 10.249 ns Ula32:inst15\|carry_temp\[15\]~54 15 COMB LAB_X39_Y35 1 " "Info: 15: + IC(0.498 ns) + CELL(0.178 ns) = 10.249 ns; Loc. = LAB_X39_Y35; Fanout = 1; COMB Node = 'Ula32:inst15\|carry_temp\[15\]~54'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Ula32:inst15|carry_temp[12]~53 Ula32:inst15|carry_temp[15]~54 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 10.925 ns Ula32:inst15\|carry_temp\[15\]~55 16 COMB LAB_X39_Y35 2 " "Info: 16: + IC(0.354 ns) + CELL(0.322 ns) = 10.925 ns; Loc. = LAB_X39_Y35; Fanout = 2; COMB Node = 'Ula32:inst15\|carry_temp\[15\]~55'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Ula32:inst15|carry_temp[15]~54 Ula32:inst15|carry_temp[15]~55 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 11.601 ns Ula32:inst15\|carry_temp\[15\]~56 17 COMB LAB_X39_Y35 3 " "Info: 17: + IC(0.354 ns) + CELL(0.322 ns) = 11.601 ns; Loc. = LAB_X39_Y35; Fanout = 3; COMB Node = 'Ula32:inst15\|carry_temp\[15\]~56'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Ula32:inst15|carry_temp[15]~55 Ula32:inst15|carry_temp[15]~56 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 12.277 ns Ula32:inst15\|carry_temp\[16\]~57 18 COMB LAB_X39_Y35 3 " "Info: 18: + IC(0.354 ns) + CELL(0.322 ns) = 12.277 ns; Loc. = LAB_X39_Y35; Fanout = 3; COMB Node = 'Ula32:inst15\|carry_temp\[16\]~57'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Ula32:inst15|carry_temp[15]~56 Ula32:inst15|carry_temp[16]~57 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 12.953 ns Ula32:inst15\|carry_temp\[18\]~59 19 COMB LAB_X39_Y35 2 " "Info: 19: + IC(0.498 ns) + CELL(0.178 ns) = 12.953 ns; Loc. = LAB_X39_Y35; Fanout = 2; COMB Node = 'Ula32:inst15\|carry_temp\[18\]~59'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Ula32:inst15|carry_temp[16]~57 Ula32:inst15|carry_temp[18]~59 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 13.629 ns Ula32:inst15\|carry_temp\[18\]~60 20 COMB LAB_X39_Y35 3 " "Info: 20: + IC(0.354 ns) + CELL(0.322 ns) = 13.629 ns; Loc. = LAB_X39_Y35; Fanout = 3; COMB Node = 'Ula32:inst15\|carry_temp\[18\]~60'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Ula32:inst15|carry_temp[18]~59 Ula32:inst15|carry_temp[18]~60 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 14.305 ns Ula32:inst15\|carry_temp\[20\]~62 21 COMB LAB_X39_Y35 2 " "Info: 21: + IC(0.498 ns) + CELL(0.178 ns) = 14.305 ns; Loc. = LAB_X39_Y35; Fanout = 2; COMB Node = 'Ula32:inst15\|carry_temp\[20\]~62'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Ula32:inst15|carry_temp[18]~60 Ula32:inst15|carry_temp[20]~62 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.322 ns) 15.534 ns Ula32:inst15\|carry_temp\[20\]~63 22 COMB LAB_X35_Y35 3 " "Info: 22: + IC(0.907 ns) + CELL(0.322 ns) = 15.534 ns; Loc. = LAB_X35_Y35; Fanout = 3; COMB Node = 'Ula32:inst15\|carry_temp\[20\]~63'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { Ula32:inst15|carry_temp[20]~62 Ula32:inst15|carry_temp[20]~63 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 16.210 ns Ula32:inst15\|carry_temp\[22\]~65 23 COMB LAB_X35_Y35 2 " "Info: 23: + IC(0.498 ns) + CELL(0.178 ns) = 16.210 ns; Loc. = LAB_X35_Y35; Fanout = 2; COMB Node = 'Ula32:inst15\|carry_temp\[22\]~65'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Ula32:inst15|carry_temp[20]~63 Ula32:inst15|carry_temp[22]~65 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 16.886 ns Ula32:inst15\|carry_temp\[22\]~66 24 COMB LAB_X35_Y35 3 " "Info: 24: + IC(0.354 ns) + CELL(0.322 ns) = 16.886 ns; Loc. = LAB_X35_Y35; Fanout = 3; COMB Node = 'Ula32:inst15\|carry_temp\[22\]~66'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Ula32:inst15|carry_temp[22]~65 Ula32:inst15|carry_temp[22]~66 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 17.562 ns Ula32:inst15\|carry_temp\[24\]~68 25 COMB LAB_X35_Y35 2 " "Info: 25: + IC(0.498 ns) + CELL(0.178 ns) = 17.562 ns; Loc. = LAB_X35_Y35; Fanout = 2; COMB Node = 'Ula32:inst15\|carry_temp\[24\]~68'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Ula32:inst15|carry_temp[22]~66 Ula32:inst15|carry_temp[24]~68 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 18.238 ns Ula32:inst15\|carry_temp\[24\]~69 26 COMB LAB_X35_Y35 3 " "Info: 26: + IC(0.354 ns) + CELL(0.322 ns) = 18.238 ns; Loc. = LAB_X35_Y35; Fanout = 3; COMB Node = 'Ula32:inst15\|carry_temp\[24\]~69'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Ula32:inst15|carry_temp[24]~68 Ula32:inst15|carry_temp[24]~69 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 18.914 ns Ula32:inst15\|carry_temp\[26\]~71 27 COMB LAB_X35_Y35 2 " "Info: 27: + IC(0.498 ns) + CELL(0.178 ns) = 18.914 ns; Loc. = LAB_X35_Y35; Fanout = 2; COMB Node = 'Ula32:inst15\|carry_temp\[26\]~71'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Ula32:inst15|carry_temp[24]~69 Ula32:inst15|carry_temp[26]~71 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 19.590 ns Ula32:inst15\|carry_temp\[26\]~72 28 COMB LAB_X35_Y35 3 " "Info: 28: + IC(0.354 ns) + CELL(0.322 ns) = 19.590 ns; Loc. = LAB_X35_Y35; Fanout = 3; COMB Node = 'Ula32:inst15\|carry_temp\[26\]~72'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Ula32:inst15|carry_temp[26]~71 Ula32:inst15|carry_temp[26]~72 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 20.266 ns Ula32:inst15\|carry_temp\[28\]~74 29 COMB LAB_X35_Y35 2 " "Info: 29: + IC(0.498 ns) + CELL(0.178 ns) = 20.266 ns; Loc. = LAB_X35_Y35; Fanout = 2; COMB Node = 'Ula32:inst15\|carry_temp\[28\]~74'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Ula32:inst15|carry_temp[26]~72 Ula32:inst15|carry_temp[28]~74 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 20.942 ns Ula32:inst15\|carry_temp\[28\]~75 30 COMB LAB_X35_Y35 3 " "Info: 30: + IC(0.354 ns) + CELL(0.322 ns) = 20.942 ns; Loc. = LAB_X35_Y35; Fanout = 3; COMB Node = 'Ula32:inst15\|carry_temp\[28\]~75'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Ula32:inst15|carry_temp[28]~74 Ula32:inst15|carry_temp[28]~75 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.178 ns) 22.192 ns Ula32:inst15\|carry_temp\[30\]~77 31 COMB LAB_X35_Y34 1 " "Info: 31: + IC(1.072 ns) + CELL(0.178 ns) = 22.192 ns; Loc. = LAB_X35_Y34; Fanout = 1; COMB Node = 'Ula32:inst15\|carry_temp\[30\]~77'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { Ula32:inst15|carry_temp[28]~75 Ula32:inst15|carry_temp[30]~77 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 22.868 ns Ula32:inst15\|carry_temp\[30\]~78 32 COMB LAB_X35_Y34 3 " "Info: 32: + IC(0.354 ns) + CELL(0.322 ns) = 22.868 ns; Loc. = LAB_X35_Y34; Fanout = 3; COMB Node = 'Ula32:inst15\|carry_temp\[30\]~78'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Ula32:inst15|carry_temp[30]~77 Ula32:inst15|carry_temp[30]~78 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 23.543 ns Ula32:inst15\|carry_temp\[31\]~93 33 COMB LAB_X35_Y34 4 " "Info: 33: + IC(0.154 ns) + CELL(0.521 ns) = 23.543 ns; Loc. = LAB_X35_Y34; Fanout = 4; COMB Node = 'Ula32:inst15\|carry_temp\[31\]~93'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { Ula32:inst15|carry_temp[30]~78 Ula32:inst15|carry_temp[31]~93 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.563 ns) + CELL(0.322 ns) 25.428 ns StateMachine:inst\|Selector7~2 34 COMB LAB_X29_Y33 3 " "Info: 34: + IC(1.563 ns) + CELL(0.322 ns) = 25.428 ns; Loc. = LAB_X29_Y33; Fanout = 3; COMB Node = 'StateMachine:inst\|Selector7~2'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.885 ns" { Ula32:inst15|carry_temp[31]~93 StateMachine:inst|Selector7~2 } "NODE_NAME" } } { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 170 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 26.104 ns StateMachine:inst\|Selector8~2 35 COMB LAB_X29_Y33 1 " "Info: 35: + IC(0.498 ns) + CELL(0.178 ns) = 26.104 ns; Loc. = LAB_X29_Y33; Fanout = 1; COMB Node = 'StateMachine:inst\|Selector8~2'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { StateMachine:inst|Selector7~2 StateMachine:inst|Selector8~2 } "NODE_NAME" } } { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 170 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 26.200 ns StateMachine:inst\|MemToReg\[1\] 36 REG LAB_X29_Y33 34 " "Info: 36: + IC(0.000 ns) + CELL(0.096 ns) = 26.200 ns; Loc. = LAB_X29_Y33; Fanout = 34; REG Node = 'StateMachine:inst\|MemToReg\[1\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { StateMachine:inst|Selector8~2 StateMachine:inst|MemToReg[1] } "NODE_NAME" } } { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.672 ns ( 36.92 % ) " "Info: Total cell delay = 9.672 ns ( 36.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.528 ns ( 63.08 % ) " "Info: Total interconnect delay = 16.528 ns ( 63.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "26.200 ns" { Mux3:SrcA|selected[0] Ula32:inst15|carry_temp[0]~34 Ula32:inst15|carry_temp[1]~37 Ula32:inst15|carry_temp[2]~38 Ula32:inst15|carry_temp[4]~40 Ula32:inst15|carry_temp[4]~41 Ula32:inst15|carry_temp[6]~43 Ula32:inst15|carry_temp[6]~44 Ula32:inst15|carry_temp[8]~46 Ula32:inst15|carry_temp[8]~47 Ula32:inst15|carry_temp[10]~49 Ula32:inst15|carry_temp[10]~50 Ula32:inst15|carry_temp[12]~52 Ula32:inst15|carry_temp[12]~53 Ula32:inst15|carry_temp[15]~54 Ula32:inst15|carry_temp[15]~55 Ula32:inst15|carry_temp[15]~56 Ula32:inst15|carry_temp[16]~57 Ula32:inst15|carry_temp[18]~59 Ula32:inst15|carry_temp[18]~60 Ula32:inst15|carry_temp[20]~62 Ula32:inst15|carry_temp[20]~63 Ula32:inst15|carry_temp[22]~65 Ula32:inst15|carry_temp[22]~66 Ula32:inst15|carry_temp[24]~68 Ula32:inst15|carry_temp[24]~69 Ula32:inst15|carry_temp[26]~71 Ula32:inst15|carry_temp[26]~72 Ula32:inst15|carry_temp[28]~74 Ula32:inst15|carry_temp[28]~75 Ula32:inst15|carry_temp[30]~77 Ula32:inst15|carry_temp[30]~78 Ula32:inst15|carry_temp[31]~93 StateMachine:inst|Selector7~2 StateMachine:inst|Selector8~2 StateMachine:inst|MemToReg[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "40 X36_Y26 X47_Y38 " "Info: Peak interconnect usage is 40% of the available device resources in the region that extends from location X36_Y26 to location X47_Y38" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Info: Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Warning: Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCAOUTPUT\[31\] 0 " "Info: Pin \"SRCAOUTPUT\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCAOUTPUT\[30\] 0 " "Info: Pin \"SRCAOUTPUT\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCAOUTPUT\[29\] 0 " "Info: Pin \"SRCAOUTPUT\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCAOUTPUT\[28\] 0 " "Info: Pin \"SRCAOUTPUT\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCAOUTPUT\[27\] 0 " "Info: Pin \"SRCAOUTPUT\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCAOUTPUT\[26\] 0 " "Info: Pin \"SRCAOUTPUT\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCAOUTPUT\[25\] 0 " "Info: Pin \"SRCAOUTPUT\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCAOUTPUT\[24\] 0 " "Info: Pin \"SRCAOUTPUT\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCAOUTPUT\[23\] 0 " "Info: Pin \"SRCAOUTPUT\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCAOUTPUT\[22\] 0 " "Info: Pin \"SRCAOUTPUT\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCAOUTPUT\[21\] 0 " "Info: Pin \"SRCAOUTPUT\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCAOUTPUT\[20\] 0 " "Info: Pin \"SRCAOUTPUT\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCAOUTPUT\[19\] 0 " "Info: Pin \"SRCAOUTPUT\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCAOUTPUT\[18\] 0 " "Info: Pin \"SRCAOUTPUT\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCAOUTPUT\[17\] 0 " "Info: Pin \"SRCAOUTPUT\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCAOUTPUT\[16\] 0 " "Info: Pin \"SRCAOUTPUT\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCAOUTPUT\[15\] 0 " "Info: Pin \"SRCAOUTPUT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCAOUTPUT\[14\] 0 " "Info: Pin \"SRCAOUTPUT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCAOUTPUT\[13\] 0 " "Info: Pin \"SRCAOUTPUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCAOUTPUT\[12\] 0 " "Info: Pin \"SRCAOUTPUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCAOUTPUT\[11\] 0 " "Info: Pin \"SRCAOUTPUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCAOUTPUT\[10\] 0 " "Info: Pin \"SRCAOUTPUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCAOUTPUT\[9\] 0 " "Info: Pin \"SRCAOUTPUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCAOUTPUT\[8\] 0 " "Info: Pin \"SRCAOUTPUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCAOUTPUT\[7\] 0 " "Info: Pin \"SRCAOUTPUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCAOUTPUT\[6\] 0 " "Info: Pin \"SRCAOUTPUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCAOUTPUT\[5\] 0 " "Info: Pin \"SRCAOUTPUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCAOUTPUT\[4\] 0 " "Info: Pin \"SRCAOUTPUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCAOUTPUT\[3\] 0 " "Info: Pin \"SRCAOUTPUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCAOUTPUT\[2\] 0 " "Info: Pin \"SRCAOUTPUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCAOUTPUT\[1\] 0 " "Info: Pin \"SRCAOUTPUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCAOUTPUT\[0\] 0 " "Info: Pin \"SRCAOUTPUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCBOUTPUT\[31\] 0 " "Info: Pin \"SRCBOUTPUT\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCBOUTPUT\[30\] 0 " "Info: Pin \"SRCBOUTPUT\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCBOUTPUT\[29\] 0 " "Info: Pin \"SRCBOUTPUT\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCBOUTPUT\[28\] 0 " "Info: Pin \"SRCBOUTPUT\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCBOUTPUT\[27\] 0 " "Info: Pin \"SRCBOUTPUT\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCBOUTPUT\[26\] 0 " "Info: Pin \"SRCBOUTPUT\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCBOUTPUT\[25\] 0 " "Info: Pin \"SRCBOUTPUT\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCBOUTPUT\[24\] 0 " "Info: Pin \"SRCBOUTPUT\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCBOUTPUT\[23\] 0 " "Info: Pin \"SRCBOUTPUT\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCBOUTPUT\[22\] 0 " "Info: Pin \"SRCBOUTPUT\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCBOUTPUT\[21\] 0 " "Info: Pin \"SRCBOUTPUT\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCBOUTPUT\[20\] 0 " "Info: Pin \"SRCBOUTPUT\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCBOUTPUT\[19\] 0 " "Info: Pin \"SRCBOUTPUT\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCBOUTPUT\[18\] 0 " "Info: Pin \"SRCBOUTPUT\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCBOUTPUT\[17\] 0 " "Info: Pin \"SRCBOUTPUT\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCBOUTPUT\[16\] 0 " "Info: Pin \"SRCBOUTPUT\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCBOUTPUT\[15\] 0 " "Info: Pin \"SRCBOUTPUT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCBOUTPUT\[14\] 0 " "Info: Pin \"SRCBOUTPUT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCBOUTPUT\[13\] 0 " "Info: Pin \"SRCBOUTPUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCBOUTPUT\[12\] 0 " "Info: Pin \"SRCBOUTPUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCBOUTPUT\[11\] 0 " "Info: Pin \"SRCBOUTPUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCBOUTPUT\[10\] 0 " "Info: Pin \"SRCBOUTPUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCBOUTPUT\[9\] 0 " "Info: Pin \"SRCBOUTPUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCBOUTPUT\[8\] 0 " "Info: Pin \"SRCBOUTPUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCBOUTPUT\[7\] 0 " "Info: Pin \"SRCBOUTPUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCBOUTPUT\[6\] 0 " "Info: Pin \"SRCBOUTPUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCBOUTPUT\[5\] 0 " "Info: Pin \"SRCBOUTPUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCBOUTPUT\[4\] 0 " "Info: Pin \"SRCBOUTPUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCBOUTPUT\[3\] 0 " "Info: Pin \"SRCBOUTPUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCBOUTPUT\[2\] 0 " "Info: Pin \"SRCBOUTPUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCBOUTPUT\[1\] 0 " "Info: Pin \"SRCBOUTPUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCBOUTPUT\[0\] 0 " "Info: Pin \"SRCBOUTPUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "386 " "Info: Peak virtual memory: 386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 21 18:45:10 2016 " "Info: Processing ended: Sat May 21 18:45:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Info: Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Info: Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
