
Efinix Static Timing Analysis Report
Version: 2023.2.307
Date: Thu Aug 29 14:44:01 2024

Copyright (C) 2013 - 2023  All rights reserved.

Top-level Entity Name: sha_uart

SDC Filename: E:/vicharak/effinity_projects/sha_uart/sha_uart.sdc

Timing Model: C4
	temperature : 0C to 85C
	voltage : 1.2V +/-50mV
	speedgrade : 4
	technology : s40ll
	status : final

---------- Table of Contents (begin) ----------
   1. Clock Frequency Summary
   2. Clock Relationship Summary
   3. Path Details for Max Critical Paths
   4. Path Details for Min Critical Paths
---------- Table of Contents (end) ------------

---------- 1. Clock Frequency Summary (begin) ----------

User target constrained clocks
 Clock Name  Period (ns)  Frequency (MHz)    Waveform      Targets
    clk         20.000        50.000      {0.000 10.000}    {clk}

Maximum possible analyzed clocks frequency
 Clock Name  Period (ns)  Frequency (MHz)     Edge
    clk         15.813        63.239         (R-R)

Geomean max period: 15.813

---------- Clock Frequency Summary (end) ---------------

---------- 2. Clock Relationship Summary (begin) ----------

Setup (Max) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
      clk              clk             20.000           4.187            (R-R)

Hold (Min) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
      clk              clk             0.000            0.086            (R-R)

NOTE: Values are in nanoseconds.

---------- Clock Relationship Summary (end) ---------------

---------- 3. Path Details for Max Critical Paths (begin) ----------

################################################################################
Path Detail Report (clk vs clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF|CLK                             
Path End      : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0b3o12|WADDR[3]
Launch Clock  : clk (RISE)                                                                                        
Capture Clock : clk (RISE)                                                                                        
Slack         : 4.187 (required time - arrival time)                                                              
Delay         : 15.265                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay : 15.693
---------------------------------------
End-of-path arrival time       : 21.003

Constraint                     : 20.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 25.190

Launch Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
clk                                                                      inpad        0.000             0.000                0       (0,318) 
clk                                                                      inpad        0.200             0.200                3       (0,318) 
clk                                                                      net          0.320             0.520                3       (0,318) 
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                              gbuf         4.790             5.310                3       (1,318) 
CLKBUF__0|O                                                              gbuf         0.000             5.310             2103       (1,318) 
clk~O                                                                    net          0.000             5.310             2103       (1,318) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF|CLK    ff           0.000             5.310             2103       (164,93)

Data Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF|Q                                ff               0.282            0.282             449        (164,93)
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]                                     net             15.265           15.547             449        (164,93)
   Routing elements:
      Manhattan distance of X:5, Y:91
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0b3o12|WADDR[3] ram_4096x20      0.146           15.693             449        (169,2) 

Capture Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
clk                                                                                            inpad           0.000             0.000                0       (0,318)
clk                                                                                            inpad           0.200             0.200                3       (0,318)
clk                                                                                            net             0.320             0.520                3       (0,318)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                    gbuf            4.790             5.310                3       (1,318)
CLKBUF__0|O                                                                                    gbuf            0.000             5.310             2103       (1,318)
clk~O                                                                                          net             0.000             5.310             2103       (1,318)
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0b3o12|WCLK ram_4096x20     0.000             5.310             2103       (169,2)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF|CLK                             
Path End      : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0z12|WADDR[3]
Launch Clock  : clk (RISE)                                                                                        
Capture Clock : clk (RISE)                                                                                        
Slack         : 4.194 (required time - arrival time)                                                              
Delay         : 15.258                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay : 15.686
---------------------------------------
End-of-path arrival time       : 20.996

Constraint                     : 20.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 25.190

Launch Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
clk                                                                      inpad        0.000             0.000                0       (0,318) 
clk                                                                      inpad        0.200             0.200                3       (0,318) 
clk                                                                      net          0.320             0.520                3       (0,318) 
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                              gbuf         4.790             5.310                3       (1,318) 
CLKBUF__0|O                                                              gbuf         0.000             5.310             2103       (1,318) 
clk~O                                                                    net          0.000             5.310             2103       (1,318) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF|CLK    ff           0.000             5.310             2103       (164,93)

Data Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF|Q                                ff               0.282            0.282             449        (164,93)
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]                                     net             15.258           15.540             449        (164,93)
   Routing elements:
      Manhattan distance of X:37, Y:91
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0z12|WADDR[3] ram_4096x20      0.146           15.686             449        (201,2) 

Capture Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
clk                                                                                            inpad           0.000             0.000                0       (0,318)
clk                                                                                            inpad           0.200             0.200                3       (0,318)
clk                                                                                            net             0.320             0.520                3       (0,318)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                    gbuf            4.790             5.310                3       (1,318)
CLKBUF__0|O                                                                                    gbuf            0.000             5.310             2103       (1,318)
clk~O                                                                                          net             0.000             5.310             2103       (1,318)
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0z12|WCLK ram_4096x20     0.000             5.310             2103       (201,2)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF|CLK                            
Path End      : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0c3n12|WADDR[8]
Launch Clock  : clk (RISE)                                                                                       
Capture Clock : clk (RISE)                                                                                       
Slack         : 4.236 (required time - arrival time)                                                             
Delay         : 15.216                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay : 15.644
---------------------------------------
End-of-path arrival time       : 20.954

Constraint                     : 20.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 25.190

Launch Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
clk                                                                      inpad        0.000             0.000                0       (0,318) 
clk                                                                      inpad        0.200             0.200                3       (0,318) 
clk                                                                      net          0.320             0.520                3       (0,318) 
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                              gbuf         4.790             5.310                3       (1,318) 
CLKBUF__0|O                                                              gbuf         0.000             5.310             2103       (1,318) 
clk~O                                                                    net          0.000             5.310             2103       (1,318) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF|CLK    ff           0.000             5.310             2103       (170,96)

Data Path
                                              name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF|Q                               ff               0.282            0.282             449        (170,96)
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]                                    net             15.216           15.498             449        (170,96)
   Routing elements:
      Manhattan distance of X:31, Y:54
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0c3n12|WADDR[8] ram_4096x20      0.146           15.644             449        (201,42)

Capture Clock Path
                                            name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================
clk                                                                                           inpad           0.000             0.000                0       (0,318) 
clk                                                                                           inpad           0.200             0.200                3       (0,318) 
clk                                                                                           net             0.320             0.520                3       (0,318) 
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                   gbuf            4.790             5.310                3       (1,318) 
CLKBUF__0|O                                                                                   gbuf            0.000             5.310             2103       (1,318) 
clk~O                                                                                         net             0.000             5.310             2103       (1,318) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0c3n12|WCLK ram_4096x20     0.000             5.310             2103       (201,42)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF|CLK                             
Path End      : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0z12|WADDR[8]
Launch Clock  : clk (RISE)                                                                                        
Capture Clock : clk (RISE)                                                                                        
Slack         : 4.239 (required time - arrival time)                                                              
Delay         : 15.213                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay : 15.641
---------------------------------------
End-of-path arrival time       : 20.951

Constraint                     : 20.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 25.190

Launch Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
clk                                                                      inpad        0.000             0.000                0       (0,318) 
clk                                                                      inpad        0.200             0.200                3       (0,318) 
clk                                                                      net          0.320             0.520                3       (0,318) 
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                              gbuf         4.790             5.310                3       (1,318) 
CLKBUF__0|O                                                              gbuf         0.000             5.310             2103       (1,318) 
clk~O                                                                    net          0.000             5.310             2103       (1,318) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF|CLK    ff           0.000             5.310             2103       (170,96)

Data Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF|Q                                ff               0.282            0.282             449        (170,96)
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]                                     net             15.213           15.495             449        (170,96)
   Routing elements:
      Manhattan distance of X:31, Y:94
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0z12|WADDR[8] ram_4096x20      0.146           15.641             449        (201,2) 

Capture Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
clk                                                                                            inpad           0.000             0.000                0       (0,318)
clk                                                                                            inpad           0.200             0.200                3       (0,318)
clk                                                                                            net             0.320             0.520                3       (0,318)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                    gbuf            4.790             5.310                3       (1,318)
CLKBUF__0|O                                                                                    gbuf            0.000             5.310             2103       (1,318)
clk~O                                                                                          net             0.000             5.310             2103       (1,318)
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0z12|WCLK ram_4096x20     0.000             5.310             2103       (201,2)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF|CLK                             
Path End      : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0303y12|WADDR[8]
Launch Clock  : clk (RISE)                                                                                        
Capture Clock : clk (RISE)                                                                                        
Slack         : 4.243 (required time - arrival time)                                                              
Delay         : 15.209                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay : 15.637
---------------------------------------
End-of-path arrival time       : 20.947

Constraint                     : 20.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 25.190

Launch Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
clk                                                                      inpad        0.000             0.000                0       (0,318) 
clk                                                                      inpad        0.200             0.200                3       (0,318) 
clk                                                                      net          0.320             0.520                3       (0,318) 
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                              gbuf         4.790             5.310                3       (1,318) 
CLKBUF__0|O                                                              gbuf         0.000             5.310             2103       (1,318) 
clk~O                                                                    net          0.000             5.310             2103       (1,318) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF|CLK    ff           0.000             5.310             2103       (170,96)

Data Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF|Q                                ff               0.282            0.282             449        (170,96)
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]                                     net             15.209           15.491             449        (170,96)
   Routing elements:
      Manhattan distance of X:37, Y:54
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0303y12|WADDR[8] ram_4096x20      0.146           15.637             449        (207,42)

Capture Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
clk                                                                                            inpad           0.000             0.000                0       (0,318) 
clk                                                                                            inpad           0.200             0.200                3       (0,318) 
clk                                                                                            net             0.320             0.520                3       (0,318) 
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                    gbuf            4.790             5.310                3       (1,318) 
CLKBUF__0|O                                                                                    gbuf            0.000             5.310             2103       (1,318) 
clk~O                                                                                          net             0.000             5.310             2103       (1,318) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0303y12|WCLK ram_4096x20     0.000             5.310             2103       (207,42)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF|CLK                             
Path End      : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0303o12|WADDR[8]
Launch Clock  : clk (RISE)                                                                                        
Capture Clock : clk (RISE)                                                                                        
Slack         : 4.246 (required time - arrival time)                                                              
Delay         : 15.206                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay : 15.634
---------------------------------------
End-of-path arrival time       : 20.944

Constraint                     : 20.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 25.190

Launch Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
clk                                                                      inpad        0.000             0.000                0       (0,318) 
clk                                                                      inpad        0.200             0.200                3       (0,318) 
clk                                                                      net          0.320             0.520                3       (0,318) 
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                              gbuf         4.790             5.310                3       (1,318) 
CLKBUF__0|O                                                              gbuf         0.000             5.310             2103       (1,318) 
clk~O                                                                    net          0.000             5.310             2103       (1,318) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF|CLK    ff           0.000             5.310             2103       (170,96)

Data Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF|Q                                ff               0.282            0.282             449        (170,96)
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]                                     net             15.206           15.488             449        (170,96)
   Routing elements:
      Manhattan distance of X:37, Y:94
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0303o12|WADDR[8] ram_4096x20      0.146           15.634             449        (207,2) 

Capture Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
clk                                                                                            inpad           0.000             0.000                0       (0,318)
clk                                                                                            inpad           0.200             0.200                3       (0,318)
clk                                                                                            net             0.320             0.520                3       (0,318)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                    gbuf            4.790             5.310                3       (1,318)
CLKBUF__0|O                                                                                    gbuf            0.000             5.310             2103       (1,318)
clk~O                                                                                          net             0.000             5.310             2103       (1,318)
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0303o12|WCLK ram_4096x20     0.000             5.310             2103       (207,2)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF|CLK                             
Path End      : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0c12|WADDR[1]
Launch Clock  : clk (RISE)                                                                                        
Capture Clock : clk (RISE)                                                                                        
Slack         : 4.250 (required time - arrival time)                                                              
Delay         : 15.202                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay : 15.630
---------------------------------------
End-of-path arrival time       : 20.940

Constraint                     : 20.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 25.190

Launch Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
clk                                                                      inpad        0.000             0.000                0       (0,318) 
clk                                                                      inpad        0.200             0.200                3       (0,318) 
clk                                                                      net          0.320             0.520                3       (0,318) 
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                              gbuf         4.790             5.310                3       (1,318) 
CLKBUF__0|O                                                              gbuf         0.000             5.310             2103       (1,318) 
clk~O                                                                    net          0.000             5.310             2103       (1,318) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF|CLK    ff           0.000             5.310             2103       (162,87)

Data Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF|Q                                ff               0.282            0.282             449        (162,87)
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]                                     net             15.202           15.484             449        (162,87)
   Routing elements:
      Manhattan distance of X:67, Y:85
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0c12|WADDR[1] ram_4096x20      0.146           15.630             449        (229,2) 

Capture Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
clk                                                                                            inpad           0.000             0.000                0       (0,318)
clk                                                                                            inpad           0.200             0.200                3       (0,318)
clk                                                                                            net             0.320             0.520                3       (0,318)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                    gbuf            4.790             5.310                3       (1,318)
CLKBUF__0|O                                                                                    gbuf            0.000             5.310             2103       (1,318)
clk~O                                                                                          net             0.000             5.310             2103       (1,318)
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0c12|WCLK ram_4096x20     0.000             5.310             2103       (229,2)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF|CLK                             
Path End      : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0o12|WADDR[3]
Launch Clock  : clk (RISE)                                                                                        
Capture Clock : clk (RISE)                                                                                        
Slack         : 4.251 (required time - arrival time)                                                              
Delay         : 15.201                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay : 15.629
---------------------------------------
End-of-path arrival time       : 20.939

Constraint                     : 20.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 25.190

Launch Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
clk                                                                      inpad        0.000             0.000                0       (0,318) 
clk                                                                      inpad        0.200             0.200                3       (0,318) 
clk                                                                      net          0.320             0.520                3       (0,318) 
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                              gbuf         4.790             5.310                3       (1,318) 
CLKBUF__0|O                                                              gbuf         0.000             5.310             2103       (1,318) 
clk~O                                                                    net          0.000             5.310             2103       (1,318) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF|CLK    ff           0.000             5.310             2103       (164,93)

Data Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF|Q                                ff               0.282            0.282             449        (164,93)
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]                                     net             15.201           15.483             449        (164,93)
   Routing elements:
      Manhattan distance of X:43, Y:71
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0o12|WADDR[3] ram_4096x20      0.146           15.629             449        (207,22)

Capture Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
clk                                                                                            inpad           0.000             0.000                0       (0,318) 
clk                                                                                            inpad           0.200             0.200                3       (0,318) 
clk                                                                                            net             0.320             0.520                3       (0,318) 
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                    gbuf            4.790             5.310                3       (1,318) 
CLKBUF__0|O                                                                                    gbuf            0.000             5.310             2103       (1,318) 
clk~O                                                                                          net             0.000             5.310             2103       (1,318) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0o12|WCLK ram_4096x20     0.000             5.310             2103       (207,22)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF|CLK                             
Path End      : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b30m12|WADDR[3]
Launch Clock  : clk (RISE)                                                                                        
Capture Clock : clk (RISE)                                                                                        
Slack         : 4.251 (required time - arrival time)                                                              
Delay         : 15.201                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay : 15.629
---------------------------------------
End-of-path arrival time       : 20.939

Constraint                     : 20.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 25.190

Launch Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
clk                                                                      inpad        0.000             0.000                0       (0,318) 
clk                                                                      inpad        0.200             0.200                3       (0,318) 
clk                                                                      net          0.320             0.520                3       (0,318) 
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                              gbuf         4.790             5.310                3       (1,318) 
CLKBUF__0|O                                                              gbuf         0.000             5.310             2103       (1,318) 
clk~O                                                                    net          0.000             5.310             2103       (1,318) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF|CLK    ff           0.000             5.310             2103       (164,93)

Data Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF|Q                                ff               0.282            0.282             449        (164,93)
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]                                     net             15.201           15.483             449        (164,93)
   Routing elements:
      Manhattan distance of X:27, Y:71
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b30m12|WADDR[3] ram_4096x20      0.146           15.629             449        (191,22)

Capture Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
clk                                                                                            inpad           0.000             0.000                0       (0,318) 
clk                                                                                            inpad           0.200             0.200                3       (0,318) 
clk                                                                                            net             0.320             0.520                3       (0,318) 
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                    gbuf            4.790             5.310                3       (1,318) 
CLKBUF__0|O                                                                                    gbuf            0.000             5.310             2103       (1,318) 
clk~O                                                                                          net             0.000             5.310             2103       (1,318) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b30m12|WCLK ram_4096x20     0.000             5.310             2103       (191,22)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF|CLK                             
Path End      : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b3v12|WADDR[1]
Launch Clock  : clk (RISE)                                                                                        
Capture Clock : clk (RISE)                                                                                        
Slack         : 4.255 (required time - arrival time)                                                              
Delay         : 15.197                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay : 15.625
---------------------------------------
End-of-path arrival time       : 20.935

Constraint                     : 20.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 25.190

Launch Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
clk                                                                      inpad        0.000             0.000                0       (0,318) 
clk                                                                      inpad        0.200             0.200                3       (0,318) 
clk                                                                      net          0.320             0.520                3       (0,318) 
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                              gbuf         4.790             5.310                3       (1,318) 
CLKBUF__0|O                                                              gbuf         0.000             5.310             2103       (1,318) 
clk~O                                                                    net          0.000             5.310             2103       (1,318) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF|CLK    ff           0.000             5.310             2103       (162,87)

Data Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF|Q                                ff               0.282            0.282             449        (162,87)
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]                                     net             15.197           15.479             449        (162,87)
   Routing elements:
      Manhattan distance of X:13, Y:5
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b3v12|WADDR[1] ram_4096x20      0.146           15.625             449        (175,82)

Capture Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
clk                                                                                            inpad           0.000             0.000                0       (0,318) 
clk                                                                                            inpad           0.200             0.200                3       (0,318) 
clk                                                                                            net             0.320             0.520                3       (0,318) 
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                    gbuf            4.790             5.310                3       (1,318) 
CLKBUF__0|O                                                                                    gbuf            0.000             5.310             2103       (1,318) 
clk~O                                                                                          net             0.000             5.310             2103       (1,318) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b3v12|WCLK ram_4096x20     0.000             5.310             2103       (175,82)

---------- Path Details for Max Critical Paths (end) ---------------

---------- 4. Path Details for Min Critical Paths (begin) ----------

################################################################################
Path Detail Report (clk vs clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF|CLK                            
Path End      : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0y12|WADDR[3]
Launch Clock  : clk (RISE)                                                                                       
Capture Clock : clk (RISE)                                                                                       
Slack         : 0.086 (arrival time - required time)                                                             
Delay         : 0.170                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.146
--------------------------------------
End-of-path arrival time       : 2.801

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
clk                                                                      inpad        0.000             0.000                0       (0,318) 
clk                                                                      inpad        0.100             0.100                3       (0,318) 
clk                                                                      net          0.160             0.260                3       (0,318) 
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                              gbuf         2.395             2.655                3       (1,318) 
CLKBUF__0|O                                                              gbuf         0.000             2.655             2103       (1,318) 
clk~O                                                                    net          0.000             2.655             2103       (1,318) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF|CLK    ff           0.000             2.655             2103       (164,93)

Data Path
                                              name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF|Q                               ff               0.141            0.141             449        (164,93)
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]                                    net              0.170            0.311             449        (164,93)
   Routing elements:
      Manhattan distance of X:1, Y:11
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0y12|WADDR[3] ram_4096x20     -0.165            0.146             449        (163,82)

Capture Clock Path
                                            name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================
clk                                                                                           inpad           0.000             0.000                0       (0,318) 
clk                                                                                           inpad           0.100             0.100                3       (0,318) 
clk                                                                                           net             0.160             0.260                3       (0,318) 
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                   gbuf            2.395             2.655                3       (1,318) 
CLKBUF__0|O                                                                                   gbuf            0.000             2.655             2103       (1,318) 
clk~O                                                                                         net             0.000             2.655             2103       (1,318) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0y12|WCLK ram_4096x20     0.000             2.655             2103       (163,82)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF|CLK                                 
Path End      : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0d12|WDATA[0]
Launch Clock  : clk (RISE)                                                                                        
Capture Clock : clk (RISE)                                                                                        
Slack         : 0.119 (arrival time - required time)                                                              
Delay         : 0.170                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 2.834

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                              name                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================
clk                                                                  inpad        0.000             0.000                0       (0,318) 
clk                                                                  inpad        0.100             0.100                3       (0,318) 
clk                                                                  net          0.160             0.260                3       (0,318) 
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                          gbuf         2.395             2.655                3       (1,318) 
CLKBUF__0|O                                                          gbuf         0.000             2.655             2103       (1,318) 
clk~O                                                                net          0.000             2.655             2103       (1,318) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF|CLK    ff           0.000             2.655             2103       (76,142)

Data Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF|Q                                    ff               0.141            0.141              17        (76,142)
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[4]                                         net              0.170            0.311              17        (76,142)
   Routing elements:
      Manhattan distance of X:1, Y:0
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0d12|WDATA[0] ram_4096x20     -0.132            0.179              17        (77,142)

Capture Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
clk                                                                                            inpad           0.000             0.000                0       (0,318) 
clk                                                                                            inpad           0.100             0.100                3       (0,318) 
clk                                                                                            net             0.160             0.260                3       (0,318) 
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                    gbuf            2.395             2.655                3       (1,318) 
CLKBUF__0|O                                                                                    gbuf            0.000             2.655             2103       (1,318) 
clk~O                                                                                          net             0.000             2.655             2103       (1,318) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0d12|WCLK ram_4096x20     0.000             2.655             2103       (77,142)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF|CLK                             
Path End      : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b3j12|WADDR[2]
Launch Clock  : clk (RISE)                                                                                        
Capture Clock : clk (RISE)                                                                                        
Slack         : 0.184 (arrival time - required time)                                                              
Delay         : 0.268                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.244
--------------------------------------
End-of-path arrival time       : 2.899

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
clk                                                                      inpad        0.000             0.000                0       (0,318) 
clk                                                                      inpad        0.100             0.100                3       (0,318) 
clk                                                                      net          0.160             0.260                3       (0,318) 
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                              gbuf         2.395             2.655                3       (1,318) 
CLKBUF__0|O                                                              gbuf         0.000             2.655             2103       (1,318) 
clk~O                                                                    net          0.000             2.655             2103       (1,318) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF|CLK    ff           0.000             2.655             2103       (164,92)

Data Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF|Q                                ff               0.141            0.141             449        (164,92)
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]                                     net              0.268            0.409             449        (164,92)
   Routing elements:
      Manhattan distance of X:17, Y:10
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b3j12|WADDR[2] ram_4096x20     -0.165            0.244             449        (147,82)

Capture Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
clk                                                                                            inpad           0.000             0.000                0       (0,318) 
clk                                                                                            inpad           0.100             0.100                3       (0,318) 
clk                                                                                            net             0.160             0.260                3       (0,318) 
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                    gbuf            2.395             2.655                3       (1,318) 
CLKBUF__0|O                                                                                    gbuf            0.000             2.655             2103       (1,318) 
clk~O                                                                                          net             0.000             2.655             2103       (1,318) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b3j12|WCLK ram_4096x20     0.000             2.655             2103       (147,82)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF|CLK                            
Path End      : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0y12|WADDR[2]
Launch Clock  : clk (RISE)                                                                                       
Capture Clock : clk (RISE)                                                                                       
Slack         : 0.184 (arrival time - required time)                                                             
Delay         : 0.268                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.244
--------------------------------------
End-of-path arrival time       : 2.899

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
clk                                                                      inpad        0.000             0.000                0       (0,318) 
clk                                                                      inpad        0.100             0.100                3       (0,318) 
clk                                                                      net          0.160             0.260                3       (0,318) 
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                              gbuf         2.395             2.655                3       (1,318) 
CLKBUF__0|O                                                              gbuf         0.000             2.655             2103       (1,318) 
clk~O                                                                    net          0.000             2.655             2103       (1,318) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF|CLK    ff           0.000             2.655             2103       (164,92)

Data Path
                                              name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF|Q                               ff               0.141            0.141             449        (164,92)
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]                                    net              0.268            0.409             449        (164,92)
   Routing elements:
      Manhattan distance of X:1, Y:10
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0y12|WADDR[2] ram_4096x20     -0.165            0.244             449        (163,82)

Capture Clock Path
                                            name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================
clk                                                                                           inpad           0.000             0.000                0       (0,318) 
clk                                                                                           inpad           0.100             0.100                3       (0,318) 
clk                                                                                           net             0.160             0.260                3       (0,318) 
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                   gbuf            2.395             2.655                3       (1,318) 
CLKBUF__0|O                                                                                   gbuf            0.000             2.655             2103       (1,318) 
clk~O                                                                                         net             0.000             2.655             2103       (1,318) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0y12|WCLK ram_4096x20     0.000             2.655             2103       (163,82)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF|CLK                                 
Path End      : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b030g12|WDATA[0]
Launch Clock  : clk (RISE)                                                                                        
Capture Clock : clk (RISE)                                                                                        
Slack         : 0.221 (arrival time - required time)                                                              
Delay         : 0.272                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.281
--------------------------------------
End-of-path arrival time       : 2.936

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                              name                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================
clk                                                                  inpad        0.000             0.000                0       (0,318) 
clk                                                                  inpad        0.100             0.100                3       (0,318) 
clk                                                                  net          0.160             0.260                3       (0,318) 
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                          gbuf         2.395             2.655                3       (1,318) 
CLKBUF__0|O                                                          gbuf         0.000             2.655             2103       (1,318) 
clk~O                                                                net          0.000             2.655             2103       (1,318) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF|CLK    ff           0.000             2.655             2103       (62,102)

Data Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF|Q                                    ff               0.141            0.141              17        (62,102)
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[7]                                         net              0.272            0.413              17        (62,102)
   Routing elements:
      Manhattan distance of X:9, Y:0
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b030g12|WDATA[0] ram_4096x20     -0.132            0.281              17        (71,102)

Capture Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
clk                                                                                            inpad           0.000             0.000                0       (0,318) 
clk                                                                                            inpad           0.100             0.100                3       (0,318) 
clk                                                                                            net             0.160             0.260                3       (0,318) 
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                    gbuf            2.395             2.655                3       (1,318) 
CLKBUF__0|O                                                                                    gbuf            0.000             2.655             2103       (1,318) 
clk~O                                                                                          net             0.000             2.655             2103       (1,318) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b030g12|WCLK ram_4096x20     0.000             2.655             2103       (71,102)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF|CLK                             
Path End      : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b030y12|WADDR[3]
Launch Clock  : clk (RISE)                                                                                        
Capture Clock : clk (RISE)                                                                                        
Slack         : 0.287 (arrival time - required time)                                                              
Delay         : 0.371                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.347
--------------------------------------
End-of-path arrival time       : 3.002

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
clk                                                                      inpad        0.000             0.000                0       (0,318) 
clk                                                                      inpad        0.100             0.100                3       (0,318) 
clk                                                                      net          0.160             0.260                3       (0,318) 
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                              gbuf         2.395             2.655                3       (1,318) 
CLKBUF__0|O                                                              gbuf         0.000             2.655             2103       (1,318) 
clk~O                                                                    net          0.000             2.655             2103       (1,318) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF|CLK    ff           0.000             2.655             2103       (164,93)

Data Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF|Q                                ff               0.141            0.141             449        (164,93)
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]                                     net              0.371            0.512             449        (164,93)
   Routing elements:
      Manhattan distance of X:1, Y:31
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b030y12|WADDR[3] ram_4096x20     -0.165            0.347             449        (163,62)

Capture Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
clk                                                                                            inpad           0.000             0.000                0       (0,318) 
clk                                                                                            inpad           0.100             0.100                3       (0,318) 
clk                                                                                            net             0.160             0.260                3       (0,318) 
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                    gbuf            2.395             2.655                3       (1,318) 
CLKBUF__0|O                                                                                    gbuf            0.000             2.655             2103       (1,318) 
clk~O                                                                                          net             0.000             2.655             2103       (1,318) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b030y12|WCLK ram_4096x20     0.000             2.655             2103       (163,62)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF|CLK                            
Path End      : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0j12|WADDR[3]
Launch Clock  : clk (RISE)                                                                                       
Capture Clock : clk (RISE)                                                                                       
Slack         : 0.288 (arrival time - required time)                                                             
Delay         : 0.372                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.348
--------------------------------------
End-of-path arrival time       : 3.003

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
clk                                                                      inpad        0.000             0.000                0       (0,318) 
clk                                                                      inpad        0.100             0.100                3       (0,318) 
clk                                                                      net          0.160             0.260                3       (0,318) 
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                              gbuf         2.395             2.655                3       (1,318) 
CLKBUF__0|O                                                              gbuf         0.000             2.655             2103       (1,318) 
clk~O                                                                    net          0.000             2.655             2103       (1,318) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF|CLK    ff           0.000             2.655             2103       (164,93)

Data Path
                                              name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF|Q                               ff               0.141            0.141             449       (164,93) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]                                    net              0.372            0.513             449       (164,93) 
   Routing elements:
      Manhattan distance of X:1, Y:9
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0j12|WADDR[3] ram_4096x20     -0.165            0.348             449       (163,102)

Capture Clock Path
                                            name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================
clk                                                                                           inpad           0.000             0.000                0      (0,318)  
clk                                                                                           inpad           0.100             0.100                3      (0,318)  
clk                                                                                           net             0.160             0.260                3      (0,318)  
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                   gbuf            2.395             2.655                3      (1,318)  
CLKBUF__0|O                                                                                   gbuf            0.000             2.655             2103      (1,318)  
clk~O                                                                                         net             0.000             2.655             2103      (1,318)  
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0j12|WCLK ram_4096x20     0.000             2.655             2103      (163,102)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF|CLK                             
Path End      : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3030j12|WADDR[3]
Launch Clock  : clk (RISE)                                                                                        
Capture Clock : clk (RISE)                                                                                        
Slack         : 0.288 (arrival time - required time)                                                              
Delay         : 0.372                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.348
--------------------------------------
End-of-path arrival time       : 3.003

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
clk                                                                      inpad        0.000             0.000                0       (0,318) 
clk                                                                      inpad        0.100             0.100                3       (0,318) 
clk                                                                      net          0.160             0.260                3       (0,318) 
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                              gbuf         2.395             2.655                3       (1,318) 
CLKBUF__0|O                                                              gbuf         0.000             2.655             2103       (1,318) 
clk~O                                                                    net          0.000             2.655             2103       (1,318) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF|CLK    ff           0.000             2.655             2103       (164,93)

Data Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF|Q                                ff               0.141            0.141             449       (164,93) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]                                     net              0.372            0.513             449       (164,93) 
   Routing elements:
      Manhattan distance of X:17, Y:9
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3030j12|WADDR[3] ram_4096x20     -0.165            0.348             449       (147,102)

Capture Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
clk                                                                                            inpad           0.000             0.000                0      (0,318)  
clk                                                                                            inpad           0.100             0.100                3      (0,318)  
clk                                                                                            net             0.160             0.260                3      (0,318)  
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                    gbuf            2.395             2.655                3      (1,318)  
CLKBUF__0|O                                                                                    gbuf            0.000             2.655             2103      (1,318)  
clk~O                                                                                          net             0.000             2.655             2103      (1,318)  
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3030j12|WCLK ram_4096x20     0.000             2.655             2103      (147,102)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF|CLK                             
Path End      : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b03y12|WADDR[3]
Launch Clock  : clk (RISE)                                                                                        
Capture Clock : clk (RISE)                                                                                        
Slack         : 0.292 (arrival time - required time)                                                              
Delay         : 0.376                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.352
--------------------------------------
End-of-path arrival time       : 3.007

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
clk                                                                      inpad        0.000             0.000                0       (0,318) 
clk                                                                      inpad        0.100             0.100                3       (0,318) 
clk                                                                      net          0.160             0.260                3       (0,318) 
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                              gbuf         2.395             2.655                3       (1,318) 
CLKBUF__0|O                                                              gbuf         0.000             2.655             2103       (1,318) 
clk~O                                                                    net          0.000             2.655             2103       (1,318) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF|CLK    ff           0.000             2.655             2103       (164,93)

Data Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF|Q                                ff               0.141            0.141             449       (164,93) 
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]                                     net              0.376            0.517             449       (164,93) 
   Routing elements:
      Manhattan distance of X:5, Y:9
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b03y12|WADDR[3] ram_4096x20     -0.165            0.352             449       (169,102)

Capture Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
clk                                                                                            inpad           0.000             0.000                0      (0,318)  
clk                                                                                            inpad           0.100             0.100                3      (0,318)  
clk                                                                                            net             0.160             0.260                3      (0,318)  
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                    gbuf            2.395             2.655                3      (1,318)  
CLKBUF__0|O                                                                                    gbuf            0.000             2.655             2103      (1,318)  
clk~O                                                                                          net             0.000             2.655             2103      (1,318)  
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b03y12|WCLK ram_4096x20     0.000             2.655             2103      (169,102)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i131/useone/w[17][23]~FF|CLK        
Path End      : i131/useone/w[17][23]~FF|D          
Launch Clock  : clk (RISE)                          
Capture Clock : clk (RISE)                          
Slack         : 0.306 (arrival time - required time)
Delay         : 0.225                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.366
--------------------------------------
End-of-path arrival time       : 3.021

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
            name              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================
clk                             inpad        0.000             0.000                0       (0,318)
clk                             inpad        0.100             0.100                3       (0,318)
clk                             net          0.160             0.260                3       (0,318)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                     gbuf         2.395             2.655                3       (1,318)
CLKBUF__0|O                     gbuf         0.000             2.655             2103       (1,318)
clk~O                           net          0.000             2.655             2103       (1,318)
i131/useone/w[17][23]~FF|CLK    ff           0.000             2.655             2103       (2,38) 

Data Path
           name             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================
i131/useone/w[17][23]~FF|Q     ff          0.141             0.141               3         (2,38)
i131/useone/w[17][23]          net         0.225             0.366               3         (2,38)
LUT__15543|in[3]               lut         0.000             0.366               3         (2,38)
LUT__15543|out                 lut         0.000             0.366              30         (2,38)
i131/useone/w[17][23]~FF|D     ff          0.000             0.366              30         (2,38)

Capture Clock Path
            name              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================
clk                             inpad        0.000             0.000                0       (0,318)
clk                             inpad        0.100             0.100                3       (0,318)
clk                             net          0.160             0.260                3       (0,318)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                     gbuf         2.395             2.655                3       (1,318)
CLKBUF__0|O                     gbuf         0.000             2.655             2103       (1,318)
clk~O                           net          0.000             2.655             2103       (1,318)
i131/useone/w[17][23]~FF|CLK    ff           0.000             2.655             2103       (2,38) 

---------- Path Details for Min Critical Paths (end) ---------------

