--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Notes: 
  Total_num: the numbers of add/sub in rtl
  Module Name: the module name of the instantiated module calling directly the add/sub sub module
  Location/Inst Name: if linefile info exists(no optimization), print the codes location of add/sub in rtl, else print the inst name
  Count: the amount of lutcarry for add/sub
  Number: the numbers of add/sub with the same lutcarry counts and linefile

Detailed RTL Component Info :
-----Add :
               Total_Num :61
-----Sub :
               Total_Num :37
-----AddSub :
               Total_Num :0

Add_Sub_AddSub: Initial Mapping Report :
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|Module Name                                   |Type     |Count    |Number   |Location/Inst Name                                                                                                                    |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|ch0_image_reshape                             |Add      |12       |1        |../source/image_reshape.v:53                                                                                                          |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|ch0_image_reshape                             |Add      |12       |1        |../source/image_reshape.v:71                                                                                                          |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|coms2_reg_config                              |Add      |12       |1        |../source/reg_config.v:58                                                                                                             |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_check_ppll_out_sync_point              |Sub      |9        |1        |../ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp:427                                                         |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_check_ppll_out_sync_point              |Sub      |9        |1        |../ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp:443                                                         |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_check_ppll_out_sync_point              |Add      |9        |1        |u_system_top/ddr_npu/u_ddrphy_top/ddrphy_check_ppll_out_sync_point/N173_3                                                             |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_cpd_ctrl                               |Add      |10       |1        |../ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp:422                                                                           |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_data_slice_wrcal                       |Add      |10       |2        |../ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp:637                                                                  |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_data_slice_wrcal                       |Add      |10       |1        |../ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp:852                                                                  |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_dll_update_ctrl                        |Add      |19       |1        |../ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp:278                                                                   |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_dqsi_rdel_cal                          |Add      |10       |1        |../ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp:1149                                                                    |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_dqsi_rdel_cal                          |Add      |10       |1        |../ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp:1244                                                                    |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_dqsi_rdel_cal                          |Sub      |9        |1        |../ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp:1264                                                                    |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_dqsi_rdel_cal                          |Add      |10       |1        |u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_dqsi_rdel_cal/N1666_5                                                       |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_dqsi_rdel_cal                          |Add      |9        |1        |u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_dqsi_rdel_cal/N1737_7                                                       |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_dqsi_rdel_cal                          |Add      |10       |1        |u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_dqsi_rdel_cal/N1922_5                                                       |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_dqsi_rdel_cal                          |Add      |10       |1        |u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_dqsi_rdel_cal/N1950_5                                                       |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_dqsi_rdel_cal                          |Add      |10       |1        |u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_dqsi_rdel_cal/N1977_5                                                       |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_gatecal                                |Add      |8        |1        |u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N554_8                               |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_gatecal                                |Add      |8        |1        |u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N662_8                               |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_init                                   |Add      |20       |1        |../ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp:685                                                                               |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_init                                   |Add      |20       |1        |../ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp:708                                                                               |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_init                                   |Add      |10       |1        |../ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp:839                                                                               |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_pll_lock_debounce                      |Add      |19       |1        |../ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp:140                                                                       |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_wrcal                                  |Add      |18       |1        |../ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp:648                                                                              |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|ext_rstn_debounce                             |Add      |16       |1        |../ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v:81                                                                       |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|ips2l_pcie_dma_mwr_wr_ctrl                    |Add      |12       |1        |../source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v:263                                                                             |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|ips2l_pcie_dma_mwr_wr_ctrl                    |Add      |10       |1        |u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_mwr_wr_ctrl/ips2l_pcie_dma_mwr_wr_ctrl/N206_3                                              |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_axi_dec                                  |Add      |9        |1        |../ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp:255                                                                            |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_axi_dec                                  |Add      |26       |1        |u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_cmd_arb/mcdq_axi_dec/N39_2                                                   |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_axi_rdata_align                          |Add      |13       |1        |../ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp:563                                                                    |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_axi_rdata_align                          |Add      |26       |1        |u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/N104_2                                         |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_axi_rdata_align                          |Add      |9        |1        |u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/N321_5                                         |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_axi_wdata_align                          |Add      |22       |1        |../ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp:735                                                                    |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_axi_wdata_align                          |Add      |7        |1        |u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/N140_3                                         |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_axi_wdata_align                          |Add      |7        |1        |u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/N147_3                                         |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_dcd_bm                                   |Add      |13       |1        |../ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp:349                                                                             |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_dcd_sm                                   |Add      |8        |1        |u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcd_top/mcdq_dcd_sm/N162[9:0]_6                                                 |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_dcp_buf                                  |Add      |7        |1        |../ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp:403                                                                           |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|pcie_img_select_inst                          |Add      |12       |1        |../source/pcie_img_select.v:69                                                                                                        |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|pcie_img_select_inst                          |Add      |12       |1        |../source/pcie_img_select.v:87                                                                                                        |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|pll_lock_multi_sw_deb                         |Add      |12       |1        |../ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v:47                                                                         |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|pll_lock_multi_sw_wtchdg                      |Add      |10       |1        |../ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v:37                                                                           |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|pll_lock_multi_sw_wtchdg                      |Add      |10       |1        |../ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v:53                                                                           |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|power_on_delay_inst                           |Add      |19       |1        |../source/power_on_delay.v:48                                                                                                         |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|power_on_delay_inst                           |Add      |16       |1        |../source/power_on_delay.v:62                                                                                                         |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|rx_rst_fsm_multi_sw_lane                      |Add      |16       |1        |../ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v:127                                                               |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|rx_rst_fsm_multi_sw_lane                      |Add      |10       |1        |../ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v:165                                                               |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|tx_rst_fsm_multi_sw_lane                      |Add      |12       |1        |../ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v:139                                                               |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_ddrphy_rst_clk_phase_adj              |Add      |10       |1        |../ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp:356                                                                 |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_distributed_fifo_ctr                  |Sub      |7        |9        |../ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp:565                                                   |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_distributed_fifo_ctr                  |Sub      |8        |2        |../ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp:565                                                   |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_distributed_fifo_ctr                  |Sub      |7        |9        |../ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp:567                                                   |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_distributed_fifo_ctr                  |Sub      |8        |2        |../ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp:567                                                   |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_controller                   |Add      |10       |1        |../source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_controller.v:399                                                                          |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_controller                   |Add      |12       |1        |../source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_controller.v:557                                                                          |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_cpld_rd_ctrl                 |Add      |12       |1        |../source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v:115                                                                             |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_cpld_rd_ctrl                 |Sub      |8        |1        |../source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v:159                                                                             |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_cpld_rd_ctrl                 |Sub      |8        |1        |../source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v:262                                                                             |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_cpld_rd_ctrl                 |Sub      |8        |1        |../source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v:264                                                                             |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_cpld_rd_ctrl                 |Add      |12       |1        |u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7                        |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_cpld_tx_ctrl                 |Add      |63       |1        |../source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v:171                                                                        |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_cpld_tx_ctrl                 |Sub      |11       |1        |../source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v:197                                                                        |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_cpld_tx_ctrl                 |Sub      |9        |1        |../source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v:220                                                                        |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_cpld_tx_ctrl                 |Sub      |10       |1        |u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N92_5                                                          |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_mrd_tx_ctrl                  |Sub      |9        |1        |../source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v:120                                                                         |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_mrd_tx_ctrl                  |Add      |61       |1        |../source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v:143                                                                         |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_mwr_rd_ctrl                  |Add      |12       |1        |../source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v:115                                                                             |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_mwr_rd_ctrl                  |Sub      |8        |1        |../source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v:159                                                                             |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_mwr_rd_ctrl                  |Sub      |8        |1        |../source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v:262                                                                             |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_mwr_rd_ctrl                  |Sub      |8        |1        |../source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v:264                                                                             |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_mwr_rd_ctrl                  |Add      |12       |1        |u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N153_7                          |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_mwr_tx_ctrl                  |Sub      |9        |1        |../source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v:136                                                                         |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_mwr_tx_ctrl                  |Add      |61       |1        |../source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v:151                                                                         |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_tx_mwr_rd_ctrl               |Sub      |8        |1        |../source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v:67                                                                       |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_tx_mwr_rd_ctrl               |Add      |12       |1        |u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/N37_3                                                        |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|u_mcdq_axi_rdata_arrange                      |Add      |7        |1        |../ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp:483                                                                  |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|u_mcdq_axi_rdata_arrange                      |Add      |7        |1        |../ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp:484                                                                  |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|
|OV_NPU_PCIe                                   |Add      |12       |1        |../source/OV_NPU_PCIe.v:922                                                                                                           |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------|

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

