<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    		<meta name="keywords" content="Blackfin,32-bit,ATAPI,Analog Devices,Arithmetic logic unit,Barrel shifter,Blackfin (disambiguation),Compiler,Controller Area Network,Digital signal processor,Direct memory access" />
		<link rel="shortcut icon" href="/favicon.ico" />
		<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (English)" />
		<link rel="copyright" href="../../../COPYING.html" />
    <title>Blackfin - Wikipedia, the free encyclopedia</title>
    <style type="text/css">/*<![CDATA[*/ @import "../../../skins/htmldump/main.css"; /*]]>*/</style>
    <link rel="stylesheet" type="text/css" media="print" href="../../../skins/common/commonPrint.css" />
    <!--[if lt IE 5.5000]><style type="text/css">@import "../../../skins/monobook/IE50Fixes.css";</style><![endif]-->
    <!--[if IE 5.5000]><style type="text/css">@import "../../../skins/monobook/IE55Fixes.css";</style><![endif]-->
    <!--[if IE 6]><style type="text/css">@import "../../../skins/monobook/IE60Fixes.css";</style><![endif]-->
    <!--[if IE]><script type="text/javascript" src="../../../skins/common/IEFixes.js"></script>
    <meta http-equiv="imagetoolbar" content="no" /><![endif]-->
    <script type="text/javascript" src="../../../skins/common/wikibits.js"></script>
    <script type="text/javascript" src="../../../skins/htmldump/md5.js"></script>
    <script type="text/javascript" src="../../../skins/htmldump/utf8.js"></script>
    <script type="text/javascript" src="../../../skins/htmldump/lookup.js"></script>
    <script type="text/javascript" src="../../../raw/gen.js"></script>        <style type="text/css">/*<![CDATA[*/
@import "../../../raw/MediaWiki%7ECommon.css";
@import "../../../raw/MediaWiki%7EMonobook.css";
@import "../../../raw/gen.css";
/*]]>*/</style>          </head>
  <body
    class="ns-0">
    <div id="globalWrapper">
      <div id="column-content">
	<div id="content">
	  <a name="top" id="contentTop"></a>
	        <h1 class="firstHeading">Blackfin</h1>
	  <div id="bodyContent">
	    <h3 id="siteSub">From Wikipedia, the free encyclopedia</h3>
	    <div id="contentSub"></div>
	    	    	    <!-- start content -->
	    <div class="dablink"><i>This article is about the DSP microprocessor. For other uses, see <a href="../../../b/l/a/Blackfin_%28disambiguation%29.html" title="Blackfin (disambiguation)">Blackfin (disambiguation)</a>.</i></div>
<div class="floatright"><span><a href="../../../b/l/a/Image%7EBlackfin-processor-logo.png_d91e.html" class="image" title="ADI Blackfin Logo"><img src="../../../upload/0/06/Blackfin-processor-logo.png" alt="ADI Blackfin Logo" width="200" height="103" longdesc="../../../b/l/a/Image%7EBlackfin-processor-logo.png_d91e.html" /></a></span></div>
<p><b>Blackfin</b> refers to a family of 16/32-bit <a href="../../../m/i/c/Microprocessor.html" title="Microprocessor">microprocessors</a> and incorporate Digital Signal Processor (<a href="../../../d/i/g/Digital_signal_processor.html" title="Digital signal processor">DSP</a>) capabilities and features more commonly found in micro-controllers in a power-efficient architecture. The result is a low-power, unified processor architecture that can run operating systems while simultaneously handling complex numeric processing tasks like real time <a href="../../../h/2/6/H264.html" title="H264">H.264</a> video encoding, for example.</p>
<p>The processors come on several varieties of hardware development kits and a community supported <a href="../../../u/c/l/UClinux_6ef0.html" title="UClinux">Linux port</a> is available. Currently the <a href="../../../m/i/c/Microprocessor.html" title="Microprocessor">microprocessor</a> is manufactured by <a href="../../../a/n/a/Analog_Devices_abd3.html" title="Analog Devices">Analog Devices Inc</a> (ADI).</p>
<table id="toc" class="toc" summary="Contents">
<tr>
<td>
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1"><a href="#Architecture_Details"><span class="tocnumber">1</span> <span class="toctext">Architecture Details</span></a></li>
<li class="toclevel-1"><a href="#Architecture_Features"><span class="tocnumber">2</span> <span class="toctext">Architecture Features</span></a>
<ul>
<li class="toclevel-2"><a href="#Core_Features"><span class="tocnumber">2.1</span> <span class="toctext">Core Features</span></a></li>
<li class="toclevel-2"><a href="#Memory_and_DMA"><span class="tocnumber">2.2</span> <span class="toctext">Memory and DMA</span></a></li>
<li class="toclevel-2"><a href="#Micro-controller_Features"><span class="tocnumber">2.3</span> <span class="toctext">Micro-controller Features</span></a></li>
<li class="toclevel-2"><a href="#Media_Processing_Features"><span class="tocnumber">2.4</span> <span class="toctext">Media Processing Features</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#Peripherals"><span class="tocnumber">3</span> <span class="toctext">Peripherals</span></a></li>
<li class="toclevel-1"><a href="#Development_Tools_Software"><span class="tocnumber">4</span> <span class="toctext">Development Tools Software</span></a></li>
<li class="toclevel-1"><a href="#Supported_Operating_Systems.2C_RTOSs_.26_Kernels"><span class="tocnumber">5</span> <span class="toctext">Supported Operating Systems, RTOSs &amp; Kernels</span></a></li>
<li class="toclevel-1"><a href="#See_also"><span class="tocnumber">6</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1"><a href="#External_links"><span class="tocnumber">7</span> <span class="toctext">External links</span></a></li>
</ul>
</td>
</tr>
</table>
<p><script type="text/javascript">
//<![CDATA[
 if (window.showTocToggle) { var tocShowText = "show"; var tocHideText = "hide"; showTocToggle(); } 
//]]>
</script><a name="Architecture_Details" id="Architecture_Details"></a></p>
<h2><span class="editsection">[<a href="../../../b/l/a/Blackfin.html" title="Edit section: Architecture Details">edit</a>]</span> <span class="mw-headline">Architecture Details</span></h2>
<p>Blackfin processors use a <a href="../../../3/2/-/32-bit.html" title="32-bit">32-bit</a> <a href="../../../r/i/s/RISC_0a73.html" title="RISC">RISC</a> <a href="../../../m/i/c/Microcontroller_unit.html" title="Microcontroller unit">MCU</a> programming model on a <a href="../../../s/i/m/SIMD_8e8f.html" title="SIMD">SIMD</a> architecture, which was co-developed by Intel and Analog Devices, as MSA (Micro Signal Architecture).</p>
<p>The Blackfin processor architecture was announced in December, 2000 and first demonstrated at the Embedded Systems Conference in June, 2001.</p>
<p>The Blackfin architectures takes the best of ADI's older <a href="../../../s/h/a/SHARC_9c65.html" title="SHARC">SHARC</a> architecture, and the best of Intel's <a href="../../../x/s/c/Xscale.html" title="Xscale">Xscale</a> architecture and puts them into a single core, combining Digital Signal Processing (DSP) and micro-controller functionality. There are many differences in the core architecture between Blackfin/MSA and Xscale/ARM or SHARC, but the combination provides improvements in performance, programmability and power consumption over traditional DSP or RISC architecture designs.</p>
<p>The Blackfin architecture encompasses a number of different models of CPU, each with advantages for particular applications. The Blackfin family is summarized in the following table.</p>
<table class="wikitable">
<tr>
<th>Processor</th>
<th>Max. Clock</th>
<th>Cores</th>
<th>Instr<br />
L1 SRAM/Cache</th>
<th>Data<br />
L1 SRAM/Cache</th>
<th>L2 SRAM</th>
<th>On-chip<br />
Flash</th>
<th>Host Port</th>
<th>Code Security</th>
<th>Ethernet<br />
MAC</th>
<th>SD/SDIO</th>
<th><a href="../../../p/a/r/Parallel_Peripheral_Interface_981f.html" title="Parallel Peripheral Interface">16-bit PPIs</a></th>
<th><a href="../../../p/a/r/Parallel_Peripheral_Interface_981f.html" title="Parallel Peripheral Interface">18/24-bit PPIs</a></th>
<th><a href="../../../s/d/r/SDRAM_6cae.html" title="SDRAM">SDRAM</a></th>
<th><a href="../../../u/s/b/USB_7aca.html" title="USB">USB</a></th>
<th><a href="../../../a/t/a/ATAPI_ac13.html" title="ATAPI">ATAPI</a></th>
<th><a href="../../../c/o/n/Controller_Area_Network_0be6.html" title="Controller Area Network">CAN</a></th>
<th><a href="../../../i/%C2%B2/c/I%C2%B2C_66e0.html" title="I²C">I²C</a> (TWI)</th>
<th><a href="../../../s/e/r/Serial_Peripheral_Interface_Bus_23da.html" title="Serial Peripheral Interface Bus">SPI</a></th>
<th><a href="../../../u/a/r/UART_cec5.html" title="UART">UART</a></th>
<th>SPORT</th>
<th>GPIO</th>
<th>MXVR</th>
</tr>
<tr>
<td>ADSP-BF542</td>
<td>600 MHz</td>
<td>1</td>
<td>64KB Instr (16KB cache)</td>
<td>64 KB Data (32KB cache)<br />
4KB scratch</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Yes</td>
<td>-</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>DDRx16</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>3</td>
<td>152 pins</td>
<td>-</td>
</tr>
<tr>
<td>ADSP-BF544</td>
<td>533 MHz</td>
<td>1</td>
<td>64KB Instr (16KB cache)</td>
<td>64 KB Data (32KB cache)<br />
4KB scratch</td>
<td>64KB</td>
<td>-</td>
<td>Yes</td>
<td>Yes</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>1</td>
<td>DDRx16</td>
<td>-</td>
<td>-</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>3</td>
<td>3</td>
<td>152 pins</td>
<td>-</td>
</tr>
<tr>
<td>ADSP-BF548</td>
<td>600 MHz</td>
<td>1</td>
<td>64KB Instr (16KB cache)</td>
<td>64 KB Data (32KB cache)<br />
4KB scratch</td>
<td>128KB</td>
<td>-</td>
<td>Yes</td>
<td>Yes</td>
<td>-</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>DDRx16</td>
<td>2.0/OTG</td>
<td>1</td>
<td>2</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>4</td>
<td>152 pins</td>
<td>-</td>
</tr>
<tr>
<td>ADSP-BF549</td>
<td>533 MHz</td>
<td>1</td>
<td>64KB Instr (16KB cache)</td>
<td>64 KB Data (32KB cache)<br />
4KB scratch</td>
<td>128KB</td>
<td>-</td>
<td>Yes</td>
<td>Yes</td>
<td>-</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>DDRx16</td>
<td>2.0/OTG</td>
<td>1</td>
<td>2</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>4</td>
<td>152 pins</td>
<td>1</td>
</tr>
<tr>
<td>ADSP-BF531</td>
<td>400 MHz</td>
<td>1</td>
<td>32KB Instr (16KB cache)</td>
<td>16 KB Data (16KB cache)<br />
4KB scratch</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>-</td>
<td>SDRx16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>16</td>
<td>-</td>
</tr>
<tr>
<td>ADSP-BF532</td>
<td>400 MHz</td>
<td>1</td>
<td>48KB Instr (16KB cache)</td>
<td>32 KB Data (32KB cache)<br />
4KB scratch</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>-</td>
<td>SDRx16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>16</td>
<td>-</td>
</tr>
<tr>
<td>ADSP-BF533</td>
<td>600 MHz</td>
<td>1</td>
<td>80KB Instr (16KB cache)</td>
<td>64 KB Data (32KB cache)<br />
4KB scratch</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>-</td>
<td>SDRx16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>16</td>
<td>-</td>
</tr>
<tr>
<td>ADSP-BF534</td>
<td>500 MHz</td>
<td>1</td>
<td>64KB Instr (16KB cache)</td>
<td>64 KB Data (32KB cache)<br />
4KB scratch</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>-</td>
<td>SDRx16</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>48</td>
<td>-</td>
</tr>
<tr>
<td>ADSP-BF536</td>
<td>500 MHz</td>
<td>1</td>
<td>64KB Instr (16KB cache)</td>
<td>32 KB Data (32KB cache)<br />
4KB scratch</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>-</td>
<td>1</td>
<td>-</td>
<td>SDRx16</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>48</td>
<td>-</td>
</tr>
<tr>
<td>ADSP-BF537</td>
<td>600 MHz</td>
<td>1</td>
<td>64KB Instr (16KB cache)</td>
<td>64 KB Data (32KB cache)<br />
4KB scratch</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>-</td>
<td>1</td>
<td>-</td>
<td>SDRx16</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>48</td>
<td>-</td>
</tr>
<tr>
<td>ADSP-BF538</td>
<td>500 MHz</td>
<td>1</td>
<td>80KB Instr (16KB cache)</td>
<td>64 KB Data (32KB cache)<br />
4KB scratch</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>-</td>
<td>SDRx16</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>3</td>
<td>4</td>
<td>54</td>
<td>-</td>
</tr>
<tr>
<td>ADSP-BF538F</td>
<td>500 MHz</td>
<td>1</td>
<td>80KB Instr (16KB cache)</td>
<td>64 KB Data (32KB cache)<br />
4KB scratch</td>
<td>-</td>
<td>512KB<br />
1024KB</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>-</td>
<td>SDRx16</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>3</td>
<td>4</td>
<td>54</td>
<td>-</td>
</tr>
<tr>
<td>ADSP-BF539</td>
<td>500 MHz</td>
<td>1</td>
<td>80KB Instr (16KB cache)</td>
<td>64 KB Data (32KB cache)<br />
4KB scratch</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>-</td>
<td>SDRx16</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>3</td>
<td>4</td>
<td>38</td>
<td>1</td>
</tr>
<tr>
<td>ADSP-BF539F</td>
<td>500 MHz</td>
<td>1</td>
<td>80KB Instr (16KB cache)</td>
<td>64 KB Data (32KB cache)<br />
4KB scratch</td>
<td>-</td>
<td>512KB<br />
1024KB</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>-</td>
<td>SDRx16</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>3</td>
<td>4</td>
<td>38</td>
<td>1</td>
</tr>
<tr>
<td>ADSP-BF561</td>
<td>600 MHz</td>
<td>2</td>
<td>64KB Instr (16KB cache)<br />
per core</td>
<td>64 KB Data (32KB cache)<br />
4KB scratch<br />
per core</td>
<td>128KB</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>2</td>
<td>-</td>
<td>SDRx32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>48</td>
<td>-</td>
</tr>
<tr>
<td>ADSP-BF535</td>
<td>350 MHz</td>
<td>1</td>
<td>16KB Instr</td>
<td>32KB Data<br />
4KB scratch</td>
<td>256KB</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>SDRx16</td>
<td>1.1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>16</td>
<td>-</td>
</tr>
</table>
<p>In addition to the features in the table above, all Blackfin processors have the following peripherals</p>
<ul>
<li>Debug/<a href="../../../j/t/a/JTAG_abc3.html" title="JTAG">JTAG</a> Interface for in-system debugging</li>
<li>Real-time clock</li>
<li>Internal core voltage switching regulator</li>
<li>Watchdog timer</li>
<li>Timers/PWM outputs/PWM capture ports</li>
<li>Core timer (runs at core clock speed)</li>
</ul>
<p><a name="Architecture_Features" id="Architecture_Features"></a></p>
<h2><span class="editsection">[<a href="../../../b/l/a/Blackfin.html" title="Edit section: Architecture Features">edit</a>]</span> <span class="mw-headline">Architecture Features</span></h2>
<p><a name="Core_Features" id="Core_Features"></a></p>
<h3><span class="editsection">[<a href="../../../b/l/a/Blackfin.html" title="Edit section: Core Features">edit</a>]</span> <span class="mw-headline">Core Features</span></h3>
<p>The heart of the Blackfin depends on the person looking at it.</p>
<ul>
<li>For some, it is a <a href="../../../d/i/g/Digital_signal_processor.html" title="Digital signal processor">DSP</a>. It combines two 16-bit hardware <a href="../../../m/u/l/Multiply-accumulate.html" title="Multiply-accumulate">MACs</a>, two 40-bit <a href="../../../a/r/i/Arithmetic_logic_unit.html" title="Arithmetic logic unit">ALUs</a>, and a 40-bit <a href="../../../b/a/r/Barrel_shifter.html" title="Barrel shifter">barrel shifter</a>. This allows the processor to execute up to three instructions per clock cycle, depending on the level of <a href="../../../o/p/t/Optimization.html" title="Optimization">optimization</a> of the <a href="../../../c/o/m/Compiler.html" title="Compiler">compiler</a> (or of the <a href="../../../p/r/o/Programmer.html" title="Programmer">programmer</a>).</li>
<li>For others, it is yet another <a href="../../../r/i/s/RISC_0a73.html" title="RISC">RISC</a> core. It includes memory protection, different operating modes (user, kernel), single-cycle opcodes, data and instruction caches, and instructions for bit test, byte, word, or integer accesses and a variety of on-chip peripherals.</li>
</ul>
<p>The <a href="../../../i/n/s/Instruction_Set_Architecture_27c4.html" title="Instruction Set Architecture">ISA</a> also features a high level of expressiveness, allowing the assembly programmer (or compiler) to highly optimize an algorithm to the hardware features present.</p>
<p><a name="Memory_and_DMA" id="Memory_and_DMA"></a></p>
<h3><span class="editsection">[<a href="../../../b/l/a/Blackfin.html" title="Edit section: Memory and DMA">edit</a>]</span> <span class="mw-headline">Memory and DMA</span></h3>
<p>The Blackfin uses a byte-addressable, flat memory map. Internal L1 memory, internal L2 memory, external memory and all memory-mapped control registers all reside in this 32-bit address space.</p>
<p>The L1 internal SRAM memory, which runs at the core-clock speed of the device, is based on a <a href="../../../h/a/r/Harvard_architecture.html" title="Harvard architecture">Harvard Architecture</a>. Instruction memory and data memory are independent and connect to the core via dedicated memory buses which allows for high sustained data rates between the core and L1 memory.</p>
<p>Portions of instruction and data L1 SRAM can be optionally configured as cache (independently).</p>
<p>Certain Blackfin processors also have between 64KB and 256KB of L2 memory. This memory runs slower than the core clock speed. Code and data can be mixed in L2.</p>
<p>Blackfin processors support a variety of external memories including SDRAM, DDR-SDRAM, NOR FLASH, NAND FLASH and SRAM. Some Blackfin also include mass-storage interfaces such as ATAPI, and SD/SDIO. They can support hundreds of megabytes of memory in the external memory space.</p>
<p>Coupled with the significant core and memory system is a <a href="../../../d/i/r/Direct_memory_access.html" title="Direct memory access">DMA</a> engine that can operate between any of its <a href="../../../p/e/r/Peripheral.html" title="Peripheral">peripherals</a> and main (or external) memory. The processors typically have a dedicated DMA channel for each peripheral, which enables <i>very</i> high <a href="../../../t/h/r/Throughput.html" title="Throughput">throughput</a> for applications that can take advantage of it such as real-time standard-definition (D1) video encoding and decoding.</p>
<p><a name="Micro-controller_Features" id="Micro-controller_Features"></a></p>
<h3><span class="editsection">[<a href="../../../b/l/a/Blackfin.html" title="Edit section: Micro-controller Features">edit</a>]</span> <span class="mw-headline">Micro-controller Features</span></h3>
<p>The Blackfin architecture contains a number of attributes commonly found on microprocessors and micro-controllers. These features allow Blackfin to efficiently and securely run many commercial and open-source operating systems.</p>
<ul>
<li><a href="../../../m/e/m/Memory_management_unit.html" title="Memory management unit">Memory Management Unit</a>&#160;: All Blackfin processors contain an <a href="../../../m/e/m/Memory_management_unit.html" title="Memory management unit">MMU</a> which provides protection and caching strategies across the entire memory space. The MMU allows Blackfin to support many full-features operating systems, RTOSs and kernels. The Blackfin MMU does not provide address translation thus it does not support virtual memory. This is why Blackfin currently does not support operating systems requiring virtual memory such as WinCE, QNX, or full Linux.</li>
</ul>
<ul>
<li>User/Supervisor Modes&#160;: Blackfin supports three run-time modes&#160;: supervisor, user and emulation. In supervisor mode, all processor resources are accessible from the running process. However, when in user mode, system resources and regions of memory can be protected (with the help of the MMU). In a modern operating system or RTOS, the kernel typically runs in supervisor mode and threads/processes will run in user mode. If a thread crashes or attempts to access a protected resource (memory, peripheral, etc) an exception will be thrown and the kernel will then be able to shut down the offending thread/process.</li>
</ul>
<ul>
<li>Variable-Length, <a href="../../../r/i/s/RISC_0a73.html" title="RISC">RISC</a>-Like Instruction Set&#160;: Blackfin supports 16, 32 and 64-bit instructions. Commonly-used control instructions are encoded as 16-bit opcodes while complex DSP and mathematically intensive functions are encoded as 32 and 64-bit opcodes. This variable length opcode encoding allows Blackfin to achieve good code density equivalent to modern micro-processor architectures.</li>
</ul>
<p><a name="Media_Processing_Features" id="Media_Processing_Features"></a></p>
<h3><span class="editsection">[<a href="../../../b/l/a/Blackfin.html" title="Edit section: Media Processing Features">edit</a>]</span> <span class="mw-headline">Media Processing Features</span></h3>
<p>The Blackfin instruction set contains media processing extensions to help accelerate pixel processing operations commonly used in video and image compression/decompression algorithms.</p>
<p><a name="Peripherals" id="Peripherals"></a></p>
<h2><span class="editsection">[<a href="../../../b/l/a/Blackfin.html" title="Edit section: Peripherals">edit</a>]</span> <span class="mw-headline">Peripherals</span></h2>
<p>Blackfin processors contain a wide array of connectivity peripherals.</p>
<ul>
<li><a href="../../../u/s/b/USB_OTG_03b4.html" title="USB OTG">USB 2.0 OTG (On-The-Go)</a></li>
<li><a href="../../../a/t/a/ATAPI_ac13.html" title="ATAPI">ATAPI</a></li>
<li>MXVR&#160;: a MOST (<a href="../../../m/e/d/Media_Oriented_Systems_Transport_0b3b.html" title="Media Oriented Systems Transport">Media Oriented Systems Transport</a>) Network Interface Controller. MOST is a registered trademark of SMSC.</li>
<li><a href="../../../p/a/r/Parallel_Peripheral_Interface_981f.html" title="Parallel Peripheral Interface">PPI (Parallel Peripheral Interface</a>)&#160;: A parallel input/output port that can be used to connect to LCDs, video encoders (video DACs), video decoders (video ADCs), CMOS sensors, CCDs and generic, parallel, high-speed devices. The PPI can run up to 65MHz and can be configured from 8 to 16-bits wide.</li>
<li>SPORT&#160;: A synchronous, high speed serial port that can support TDM, I2S and a number of other configurable framing modes for connection to ADCs, DACs, other processors, FPGAs, etc.</li>
<li><a href="../../../c/o/n/Controller_Area_Network_0be6.html" title="Controller Area Network">CAN</a>&#160;: A wide-area, low-speed serial bus that is fairly popular in automotive and industrial electronics.</li>
<li><a href="../../../u/a/r/UART_cec5.html" title="UART">UART</a> (Universal Asynchronous Receiver Transmitter)&#160;: allows for bi-directional communication with <a href="../../../r/s/2/RS232_04f5.html" title="RS232">RS232</a> devices (PCs, modems, PC peripherals, etc), <a href="../../../m/i/d/MIDI_46f1.html" title="MIDI">MIDI</a> devices, <a href="../../../i/r/d/IRDA_8b9f.html" title="IRDA">IRDA</a> devices.</li>
<li><a href="../../../s/e/r/Serial_Peripheral_Interface_d557.html" title="Serial Peripheral Interface">SPI</a>&#160;: A staple of (relatively) high-speed embedded electronics.</li>
<li><a href="../../../i/%C2%B2/c/I%C2%B2C_66e0.html" title="I²C">I²C</a> (also known as TWI (two-wire interface))&#160;: A lower speed, shared serial bus.</li>
</ul>
<p>Because all of the peripheral control registers are <a href="../../../m/e/m/Memory-mapped_I_O_011a.html" title="Memory-mapped I/O">memory-mapped</a> in the normal address space, they are quite easy to set-up.</p>
<p><a name="Development_Tools_Software" id="Development_Tools_Software"></a></p>
<h2><span class="editsection">[<a href="../../../b/l/a/Blackfin.html" title="Edit section: Development Tools Software">edit</a>]</span> <span class="mw-headline">Development Tools Software</span></h2>
<p>ADI provides its own software development toolchain, CROSSCORE (VisualDSP++), but other options are also available, such as <a href="../../../g/r/e/Green_Hills_Software_d02d.html" title="Green Hills Software">Green Hills Software</a>'s MULTI IDE, the GNU <a href="../../../g/n/u/GNU_Compiler_Collection_cfca.html" title="GNU Compiler Collection">GCC</a> Toolchain for the Blackfin processor family, or National Instruments' LabVIEW Embedded Module.</p>
<p><a name="Supported_Operating_Systems.2C_RTOSs_.26_Kernels" id="Supported_Operating_Systems.2C_RTOSs_.26_Kernels"></a></p>
<h2><span class="editsection">[<a href="../../../b/l/a/Blackfin.html" title="Edit section: Supported Operating Systems, RTOSs &amp; Kernels">edit</a>]</span> <span class="mw-headline">Supported Operating Systems, RTOSs &amp; Kernels</span></h2>
<p>Blackfin supports numerous commercial and open-source operating systems.</p>
<table class="wikitable">
<caption>OS/RTOS/Kernels on Blackfin</caption>
<tr>
<th>Title</th>
<th>Type</th>
<th>Home Page</th>
<th>Comments</th>
</tr>
<tr>
<td><a href="../../../u/c/l/Uclinux.html" title="Uclinux">µcLinux</a></td>
<td>Open-Source/<a href="../../../g/p/l/GPL_a75a.html" title="GPL">GPL</a></td>
<td><a href="http://blackfin.uclinux.org" class="external free" title="http://blackfin.uclinux.org" rel="nofollow">http://blackfin.uclinux.org</a><br />
wiki&#160;: <a href="http://docs.blackfin.uclinux.org" class="external free" title="http://docs.blackfin.uclinux.org" rel="nofollow">http://docs.blackfin.uclinux.org</a></td>
<td></td>
</tr>
<tr>
<td><a href="../../../t/h/r/ThreadX_01b4.html" title="ThreadX">ThreadX</a></td>
<td>Commercial</td>
<td><a href="http://www.rtos.com" class="external free" title="http://www.rtos.com" rel="nofollow">http://www.rtos.com</a></td>
<td></td>
</tr>
<tr>
<td><a href="../../../n/u/c/Nucleus_RTOS_989d.html" title="Nucleus RTOS">Nucleus</a></td>
<td>Commercial</td>
<td><a href="http://www.mentor.com" class="external free" title="http://www.mentor.com" rel="nofollow">http://www.mentor.com</a></td>
<td></td>
</tr>
<tr>
<td>Fusion</td>
<td>Commercial</td>
<td><a href="http://www.unicoi.com/fusion_rtos/rtos_blackfin.htm" class="external free" title="http://www.unicoi.com/fusion_rtos/rtos_blackfin.htm" rel="nofollow">http://www.unicoi.com/fusion_rtos/rtos_blackfin.htm</a></td>
<td></td>
</tr>
<tr>
<td><a href="../../../m/i/c/Micro_C_OS_II_49ce.html" title="Micro C/OS II">µC/OS-II</a></td>
<td>Open-Source</td>
<td><a href="http://www.micrium.com/" class="external free" title="http://www.micrium.com/" rel="nofollow">http://www.micrium.com/</a></td>
<td></td>
</tr>
<tr>
<td>velOSity Microkernel</td>
<td>Commercial</td>
<td><a href="http://www.ghs.com" class="external free" title="http://www.ghs.com" rel="nofollow">http://www.ghs.com</a></td>
<td></td>
</tr>
<tr>
<td><a href="../../../i/n/t/Integrity_%28operating_system%29.html" title="Integrity (operating system)">INTEGRITY</a></td>
<td>Commercial</td>
<td><a href="http://www.ghs.com" class="external free" title="http://www.ghs.com" rel="nofollow">http://www.ghs.com</a></td>
<td></td>
</tr>
<tr>
<td><a href="../../../r/t/e/RTEMS_98d5.html" title="RTEMS">RTEMS</a></td>
<td>Open-Source/<a href="../../../g/p/l/GPL_a75a.html" title="GPL">GPL</a></td>
<td><a href="http://www.rtems.com/" class="external free" title="http://www.rtems.com/" rel="nofollow">http://www.rtems.com/</a></td>
<td></td>
</tr>
<tr>
<td><a href="../../../t/2/_/T2_SDE_afce.html" title="T2 SDE">T2 SDE</a></td>
<td>Open-Source/<a href="../../../g/p/l/GPL_a75a.html" title="GPL">GPL</a></td>
<td><a href="http://www.t2-project.org/architectures/blackfin.html" class="external free" title="http://www.t2-project.org/architectures/blackfin.html" rel="nofollow">http://www.t2-project.org/architectures/blackfin.html</a></td>
<td></td>
</tr>
<tr>
<td>VDK</td>
<td>Commerical</td>
<td><a href="http://www.analog.com/blackfin" class="external free" title="http://www.analog.com/blackfin" rel="nofollow">http://www.analog.com/blackfin</a></td>
<td>ADI's real-time kernel. Ships with VisualDSP++.</td>
</tr>
</table>
<p><a name="See_also" id="See_also"></a></p>
<h2><span class="editsection">[<a href="../../../b/l/a/Blackfin.html" title="Edit section: See also">edit</a>]</span> <span class="mw-headline">See also</span></h2>
<ul>
<li><a href="../../../s/u/p/Super_Harvard_Architecture_Single-Chip_Computer_c2b2.html" title="Super Harvard Architecture Single-Chip Computer">SHARC</a></li>
<li><a href="../../../t/i/g/TigerSHARC_d387.html" title="TigerSHARC">TigerSHARC</a></li>
</ul>
<p><a name="External_links" id="External_links"></a></p>
<h2><span class="editsection">[<a href="../../../b/l/a/Blackfin.html" title="Edit section: External links">edit</a>]</span> <span class="mw-headline">External links</span></h2>
<ul>
<li><a href="http://www.analog.com/processors/blackfin/index.html" class="external text" title="http://www.analog.com/processors/blackfin/index.html" rel="nofollow">Blackfin processor website</a></li>
<li><a href="http://www.blackfin.org/" class="external text" title="http://www.blackfin.org/" rel="nofollow">Blackfin Forum</a>, a web community for users of the processors</li>
<li><a href="http://blackfin.uclinux.org/" class="external text" title="http://blackfin.uclinux.org/" rel="nofollow">uClinux for Blackfin</a>, various <a href="../../../o/p/e/Open_source.html" title="Open source">open source</a> projects for Blackfin</li>
<li><a href="http://www.rtos.com" class="external text" title="http://www.rtos.com" rel="nofollow">Express Logic</a> RTOS manufacturer for various processors, including Blackfin.</li>
<li><a href="http://www.camsig.co.uk" class="external text" title="http://www.camsig.co.uk" rel="nofollow">Cambridge Signal Processing</a> Computer modules based on the Blackfin.</li>
<li><a href="http://www2.enel.ucalgary.ca/People/Smith/ECE-ADI-Project/Index/index.htm" class="external text" title="http://www2.enel.ucalgary.ca/People/Smith/ECE-ADI-Project/Index/index.htm" rel="nofollow">UoC ECE-ADI-Project</a> University of Calgary project homepages (links to other university projects and helpful material).</li>
</ul>

<div class="printfooter">
Retrieved from "<a href="http://en.wikipedia.org../../../b/l/a/Blackfin.html">http://en.wikipedia.org../../../b/l/a/Blackfin.html</a>"</div>
	    <div id="catlinks"><p class='catlinks'><a href="../../../c/a/t/Special%7ECategories_101d.html" title="Special:Categories">Categories</a>: <span dir='ltr'><a href="../../../m/i/c/Category%7EMicroprocessors_5721.html" title="Category:Microprocessors">Microprocessors</a></span> | <span dir='ltr'><a href="../../../d/i/g/Category%7EDigital_signal_processors_eef9.html" title="Category:Digital signal processors">Digital signal processors</a></span></p></div>	    <!-- end content -->
	    <div class="visualClear"></div>
	  </div>
	</div>
      </div>
      <div id="column-one">
	<div id="p-cactions" class="portlet">
	  <h5>Views</h5>
	  <ul>
	    <li id="ca-nstab-main"
	       class="selected"	       ><a href="../../../b/l/a/Blackfin.html">Article</a></li><li id="ca-talk"
	       	       ><a href="../../../b/l/a/Talk%7EBlackfin_0251.html">Discussion</a></li><li id="ca-current"
	       	       ><a href="http://en.wikipedia.org/wiki/Blackfin">Current revision</a></li>	  </ul>
	</div>
	<div class="portlet" id="p-logo">
	  <a style="background-image: url(../../../images/wiki-en.png);"
	    href="../../../index.html"
	    title="Main Page"></a>
	</div>
	<script type="text/javascript"> if (window.isMSIE55) fixalpha(); </script>
		<div class='portlet' id='p-navigation'>
	  <h5>Navigation</h5>
	  <div class='pBody'>
	    <ul>
	    	      <li id="n-Main-page"><a href="../../../index.html">Main page</a></li>
	     	      <li id="n-Contents"><a href="../../../c/o/n/Wikipedia%7EContents_3181.html">Contents</a></li>
	     	      <li id="n-Featured-content"><a href="../../../f/e/a/Wikipedia%7EFeatured_content_24ba.html">Featured content</a></li>
	     	      <li id="n-currentevents"><a href="../../../c/u/r/Portal%7ECurrent_events_bb60.html">Current events</a></li>
	     	    </ul>
	  </div>
	</div>
		<div class='portlet' id='p-interaction'>
	  <h5>interaction</h5>
	  <div class='pBody'>
	    <ul>
	    	      <li id="n-About-Wikipedia"><a href="../../../a/b/o/Wikipedia%7EAbout_8d82.html">About Wikipedia</a></li>
	     	      <li id="n-portal"><a href="../../../c/o/m/Wikipedia%7ECommunity_Portal_6a3c.html">Community portal</a></li>
	     	      <li id="n-contact"><a href="../../../c/o/n/Wikipedia%7EContact_us_afd6.html">Contact us</a></li>
	     	      <li id="n-sitesupport"><a href="http://wikimediafoundation.org/wiki/Fundraising">Make a donation</a></li>
	     	      <li id="n-help"><a href="../../../c/o/n/Help%7EContents_22de.html">Help</a></li>
	     	    </ul>
	  </div>
	</div>
		<div id="p-search" class="portlet">
	  <h5><label for="searchInput">Search</label></h5>
	  <div id="searchBody" class="pBody">
	    <form action="javascript:goToStatic(3)" id="searchform"><div>
	      <input id="searchInput" name="search" type="text"
	        accesskey="f" value="" />
	      <input type='submit' name="go" class="searchButton" id="searchGoButton"
	        value="Go" />
	    </div></form>
	  </div>
	</div>
	<div id="p-lang" class="portlet">
	  <h5>In other languages</h5>
	  <div class="pBody">
	    <ul>
	      	      <li>
	      <a href="../../../../de/b/l/a/Blackfin.html">Deutsch</a>
	      </li>
	      	    </ul>
	  </div>
	</div>
	      </div><!-- end of the left (by default at least) column -->
      <div class="visualClear"></div>
      <div id="footer">
    <div id="f-poweredbyico"><a href="http://www.mediawiki.org/"><img src="../../../skins/common/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" /></a></div>	<div id="f-copyrightico"><a href="http://wikimediafoundation.org/"><img src="../../../images/wikimedia-button.png" border="0" alt="Wikimedia Foundation"/></a></div>	<ul id="f-list">
	  	  	  <li id="f-credits">This page was last modified 21:12, 14 March 2007 by Wikipedia user Vapier. Based on work by Wikipedia user(s) <a href="../../../p/e/n/User%7EPengo_70fc.html" title="User:Pengo">Pengo</a>, <a href="../../../h/d/a/User%7EHdante_fb8a.html" title="User:Hdante">Hdante</a>, <a href="../../../b/_/p/User%7EB_Pete_d002.html" title="User:B Pete">B Pete</a>, <a href="../../../k/e/t/User%7EKetiltrout_7f16.html" title="User:Ketiltrout">Ketiltrout</a>, <a href="../../../b/e/a/User%7EBeaumont_5aaa.html" title="User:Beaumont">Beaumont</a>, <a href="../../../c/b/u/User%7ECburnett_adfd.html" title="User:Cburnett">Cburnett</a>, <a href="../../../s/e/i/User%7ESeidenstud_07d3.html" title="User:Seidenstud">Seidenstud</a>, Haixing00, Allen Moore, <a href="../../../r/j/w/User%7ERjwilmsi_027f.html" title="User:Rjwilmsi">Rjwilmsi</a>, <a href="../../../g/w/e/User%7EGwern_2189.html" title="User:Gwern">Gwern</a>, <a href="../../../s/t/b/User%7ESTBot_bbca.html" title="User:STBot">STBot</a>, <a href="../../../j/u/s/User%7EJustynb_3366.html" title="User:Justynb">Justynb</a>, Milamber au, <a href="../../../i/g/0/User%7EIg0r_a1d6.html" title="User:Ig0r">Ig0r</a>, <a href="../../../w/i/k/User%7EWiki_alf_522c.html" title="User:Wiki alf">Wiki alf</a>, <a href="../../../f/l/a/User%7EFlaBot_747f.html" title="User:FlaBot">FlaBot</a>, <a href="../../../a/l/b/User%7EAlbertCahalan_d719.html" title="User:AlbertCahalan">AlbertCahalan</a>, <a href="../../../c/a/n/User%7ECanisRufus_0875.html" title="User:CanisRufus">CanisRufus</a>, <a href="../../../p/e/g/User%7EPegship_9306.html" title="User:Pegship">Pegship</a>, <a href="../../../m/a/n/User%7EManiacK_638c.html" title="User:ManiacK">ManiacK</a>, <a href="../../../e/m/t/User%7EEmtilt_ef9f.html" title="User:Emtilt">Emtilt</a>, <a href="../../../b/l/u/User%7EBluemoose_d309.html" title="User:Bluemoose">Bluemoose</a>, <a href="../../../g/r/a/User%7EGraue_e85a.html" title="User:Graue">Graue</a>, <a href="../../../p/e/a/User%7EPearle_6f07.html" title="User:Pearle">Pearle</a>, <a href="../../../s/i/m/User%7ESimonW_a5ca.html" title="User:SimonW">SimonW</a> and Sureshr and Anonymous user(s) of Wikipedia.</li>	  <li id="f-copyright">All text is available under the terms of the <a class='internal' href="../../../t/e/x/Wikipedia%7EText_of_the_GNU_Free_Documentation_License_702a.html" title="Wikipedia:Text of the GNU Free Documentation License">GNU Free Documentation License</a>. (See <b><a class='internal' href="../../../c/o/p/Wikipedia%7ECopyrights_92c4.html" title="Wikipedia:Copyrights">Copyrights</a></b> for details.) <br /> Wikipedia&reg; is a registered trademark of the <a href="http://www.wikimediafoundation.org">Wikimedia Foundation, Inc</a>., a US-registered <a class='internal' href="../../../5/0/1/501%28c%29.html#501.28c.29.283.29" title="501(c)(3)">501(c)(3)</a> <a href="http://wikimediafoundation.org/wiki/Deductibility_of_donations">tax-deductible</a> <a class='internal' href="../../../n/o/n/Non-profit_organization.html" title="Non-profit organization">nonprofit</a> <a href="../../../c/h/a/Charitable_organization.html" title="Charitable organization">charity</a>.<br /></li>	  <li id="f-about"><a href="../../../a/b/o/Wikipedia%7EAbout_8d82.html" title="Wikipedia:About">About Wikipedia</a></li>	  <li id="f-disclaimer"><a href="../../../g/e/n/Wikipedia%7EGeneral_disclaimer_3e44.html" title="Wikipedia:General disclaimer">Disclaimers</a></li>	  	</ul>
      </div>
    </div>
  </body>
</html>
