m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/simulation/modelsim
vaes_dec_core
Z1 !s110 1714677654
!i10b 1
!s100 BgXV[`1oNI:GA1UePL1Lo1
IGV`S7^=Z<Sd=N6L?3j9e12
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1714668056
8D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/aes_dec_core.v
FD:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/aes_dec_core.v
L0 6
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1714677654.000000
!s107 D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/aes_dec_core.v|
!s90 -reportprogress|300|-vlog01compat|-work|aes_dec_core|+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis|D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/aes_dec_core.v|
!i113 1
Z6 o-vlog01compat -work aes_dec_core
!s92 -vlog01compat -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis
Z7 tCvgOpt 0
vaes_dec_core_irq_mapper
Z8 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z9 !s110 1714677655
!i10b 1
!s100 c;T<>TmP7@N;jPlbS^lND1
IV4z[OBh9:JER^O`IdV_>e2
R2
!s105 aes_dec_core_irq_mapper_sv_unit
S1
R0
Z10 w1714668062
8D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_irq_mapper.sv
FD:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_irq_mapper.sv
L0 31
R4
r1
!s85 0
31
Z11 !s108 1714677655.000000
!s107 D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_irq_mapper.sv|
!s90 -reportprogress|300|-sv|-work|aes_dec_core|+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules|D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_irq_mapper.sv|
!i113 1
Z12 o-sv -work aes_dec_core
Z13 !s92 -sv -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules
R7
vaes_dec_core_jtag_uart_0
R9
!i10b 1
!s100 >ja9]i3RFk[Fl@f9[cZ@c1
I<R[4^V9PX7aKAiDdfW[KZ2
R2
R0
R3
Z14 8D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_jtag_uart_0.v
Z15 FD:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_jtag_uart_0.v
L0 331
R4
r1
!s85 0
31
R11
Z16 !s107 D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_jtag_uart_0.v|
Z17 !s90 -reportprogress|300|-vlog01compat|-work|aes_dec_core|+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules|D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_jtag_uart_0.v|
!i113 1
R6
Z18 !s92 -vlog01compat -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules
R7
vaes_dec_core_jtag_uart_0_scfifo_r
R9
!i10b 1
!s100 jP1@l977GW3I>Xi@GFIDY2
I;3_A@??a3i<[nmgbeY@IF3
R2
R0
R3
R14
R15
L0 243
R4
r1
!s85 0
31
R11
R16
R17
!i113 1
R6
R18
R7
vaes_dec_core_jtag_uart_0_scfifo_w
R9
!i10b 1
!s100 T_6Ae_K3HQ:Q>MZ?[BlGZ2
InKOm7WFKTh^ZogV[WYK;W0
R2
R0
R3
R14
R15
L0 78
R4
r1
!s85 0
31
R11
R16
R17
!i113 1
R6
R18
R7
vaes_dec_core_jtag_uart_0_sim_scfifo_r
R9
!i10b 1
!s100 gmSIoWDH>Bd@1@D8bEZAN1
I<[LYIVYZEYN`bBO;8V8FT3
R2
R0
R3
R14
R15
L0 164
R4
r1
!s85 0
31
R11
R16
R17
!i113 1
R6
R18
R7
vaes_dec_core_jtag_uart_0_sim_scfifo_w
R9
!i10b 1
!s100 41<N79@]UN=Bi1YnShke?1
I]3I?dAh2NcH0bh0;XLERR3
R2
R0
R3
R14
R15
Z19 L0 21
R4
r1
!s85 0
31
R11
R16
R17
!i113 1
R6
R18
R7
vaes_dec_core_mm_interconnect_0
R1
!i10b 1
!s100 4?nnHSXYmemjZQfRoK>Hf1
IncUKZ^coOaoC:7JnY1a8h2
R2
R0
R10
8D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0.v
FD:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0.v
L0 9
R4
r1
!s85 0
31
R5
!s107 D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|aes_dec_core|+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules|D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0.v|
!i113 1
R6
R18
R7
vaes_dec_core_mm_interconnect_0_avalon_st_adapter
R9
!i10b 1
!s100 e_1?GT51;l1ZX^7UnIS2B1
IQAg89e2=?zX999HSNi;gg3
R2
R0
Z20 w1714668064
8D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_avalon_st_adapter.v
FD:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_avalon_st_adapter.v
L0 9
R4
r1
!s85 0
31
R5
!s107 D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_avalon_st_adapter.v|
!s90 -reportprogress|300|-vlog01compat|-work|aes_dec_core|+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules|D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_avalon_st_adapter.v|
!i113 1
R6
R18
R7
vaes_dec_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0
R8
R9
!i10b 1
!s100 ]F6_>4CYj?eL9nRTcBF@01
Il>ciDf`I4I?dM`C7MEj;M0
R2
!s105 aes_dec_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0_sv_unit
S1
R0
R20
8D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
FD:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
L0 66
R4
r1
!s85 0
31
R11
!s107 D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!s90 -reportprogress|300|-sv|-work|aes_dec_core|+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules|D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!i113 1
R12
R13
R7
vaes_dec_core_mm_interconnect_0_cmd_demux
R8
R9
!i10b 1
!s100 [9`ciT1^7PAUg`3@7OS^c1
Iz0eR02fe5ED64Ja4QgOAA3
R2
!s105 aes_dec_core_mm_interconnect_0_cmd_demux_sv_unit
S1
R0
R20
8D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_cmd_demux.sv
FD:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_cmd_demux.sv
Z21 L0 43
R4
r1
!s85 0
31
R11
!s107 D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_cmd_demux.sv|
!s90 -reportprogress|300|-sv|-work|aes_dec_core|+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules|D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_cmd_demux.sv|
!i113 1
R12
R13
R7
vaes_dec_core_mm_interconnect_0_cmd_mux
R8
R9
!i10b 1
!s100 5@IR0U59TiQ9=z8G8D_Cl2
IbdBU?RPE1;mg71hXm>RMP3
R2
!s105 aes_dec_core_mm_interconnect_0_cmd_mux_sv_unit
S1
R0
R20
8D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_cmd_mux.sv
FD:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_cmd_mux.sv
Z22 L0 51
R4
r1
!s85 0
31
R11
!s107 D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_cmd_mux.sv|
!s90 -reportprogress|300|-sv|-work|aes_dec_core|+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules|D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_cmd_mux.sv|
!i113 1
R12
R13
R7
vaes_dec_core_mm_interconnect_0_router
R8
R9
!i10b 1
!s100 >KHSWbVW>_1S]0EzNl@oU2
IIS`Cd[m0;[lCVHzA2JBUG0
R2
Z23 !s105 aes_dec_core_mm_interconnect_0_router_sv_unit
S1
R0
R20
Z24 8D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_router.sv
Z25 FD:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_router.sv
Z26 L0 84
R4
r1
!s85 0
31
R11
Z27 !s107 D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_router.sv|
Z28 !s90 -reportprogress|300|-sv|-work|aes_dec_core|+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules|D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_router.sv|
!i113 1
R12
R13
R7
vaes_dec_core_mm_interconnect_0_router_002
R8
R9
!i10b 1
!s100 ?2=XeG7lK?i_bWS;D9Te90
I^RQmMhQThQ;NZ:a7[M?l43
R2
Z29 !s105 aes_dec_core_mm_interconnect_0_router_002_sv_unit
S1
R0
R20
Z30 8D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_router_002.sv
Z31 FD:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_router_002.sv
R26
R4
r1
!s85 0
31
R11
Z32 !s107 D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_router_002.sv|
Z33 !s90 -reportprogress|300|-sv|-work|aes_dec_core|+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules|D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_router_002.sv|
!i113 1
R12
R13
R7
vaes_dec_core_mm_interconnect_0_router_002_default_decode
R8
R9
!i10b 1
!s100 8Z9z`9;Rk^>U>jCh_g;>?0
IHiF4=fRI>O_SHUki6RNF10
R2
R29
S1
R0
R20
R30
R31
Z34 L0 45
R4
r1
!s85 0
31
R11
R32
R33
!i113 1
R12
R13
R7
vaes_dec_core_mm_interconnect_0_router_default_decode
R8
R9
!i10b 1
!s100 6UFV<j4Y[COcQC>I^3Ida3
I8J=fP;EI0QlN4@7?i0o^70
R2
R23
S1
R0
R20
R24
R25
R34
R4
r1
!s85 0
31
R11
R27
R28
!i113 1
R12
R13
R7
vaes_dec_core_mm_interconnect_0_rsp_demux
R8
R9
!i10b 1
!s100 <Q80W<o4o7]NGVIhLHL?<2
Ioj_;S=DmHF0GhKe^B@nA<3
R2
!s105 aes_dec_core_mm_interconnect_0_rsp_demux_sv_unit
S1
R0
R20
8D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_rsp_demux.sv
FD:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_rsp_demux.sv
R21
R4
r1
!s85 0
31
R11
!s107 D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_rsp_demux.sv|
!s90 -reportprogress|300|-sv|-work|aes_dec_core|+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules|D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_rsp_demux.sv|
!i113 1
R12
R13
R7
vaes_dec_core_mm_interconnect_0_rsp_mux
R8
R9
!i10b 1
!s100 F5XPLbW_f[5iTn:GVZmK[1
I7ZlbSYR<C_QQnhlAIYBV_3
R2
!s105 aes_dec_core_mm_interconnect_0_rsp_mux_sv_unit
S1
R0
R20
8D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_rsp_mux.sv
FD:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_rsp_mux.sv
R22
R4
r1
!s85 0
31
R11
!s107 D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_rsp_mux.sv|
!s90 -reportprogress|300|-sv|-work|aes_dec_core|+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules|D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_rsp_mux.sv|
!i113 1
R12
R13
R7
vaes_dec_core_nios2_gen2_0
R9
!i10b 1
!s100 D^<;I_QETm1KZF<i:RZ4=2
I7PG]8:f9EF8X4_j@H<Gg]0
R2
R0
R3
8D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0.v
FD:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0.v
L0 9
R4
r1
!s85 0
31
R11
!s107 D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|aes_dec_core|+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules|D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0.v|
!i113 1
R6
R18
R7
vaes_dec_core_nios2_gen2_0_cpu
R9
!i10b 1
!s100 W_b`DV?Z8?4b4]Dlke7PU3
Ij;W[FdAX4BePREGY2Rh@e2
R2
R0
R20
Z35 8D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu.v
Z36 FD:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu.v
L0 2834
R4
r1
!s85 0
31
R11
Z37 !s107 D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu.v|
Z38 !s90 -reportprogress|300|-vlog01compat|-work|aes_dec_core|+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules|D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu.v|
!i113 1
R6
R18
R7
vaes_dec_core_nios2_gen2_0_cpu_debug_slave_sysclk
R9
!i10b 1
!s100 N66Q1_U^ck6bnzaS8@hE>2
I_m[Ca`idz:_UcXmVW7CIl3
R2
R0
R20
8D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu_debug_slave_sysclk.v
FD:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu_debug_slave_sysclk.v
R19
R4
r1
!s85 0
31
R11
!s107 D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu_debug_slave_sysclk.v|
!s90 -reportprogress|300|-vlog01compat|-work|aes_dec_core|+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules|D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu_debug_slave_sysclk.v|
!i113 1
R6
R18
R7
vaes_dec_core_nios2_gen2_0_cpu_debug_slave_tck
R9
!i10b 1
!s100 @g9ZTLRUB3X8jaQ7Tf2Yi0
INEiAUOic:<hcnf:b7MhTC0
R2
R0
R20
8D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu_debug_slave_tck.v
FD:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu_debug_slave_tck.v
R19
R4
r1
!s85 0
31
R11
!s107 D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu_debug_slave_tck.v|
!s90 -reportprogress|300|-vlog01compat|-work|aes_dec_core|+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules|D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu_debug_slave_tck.v|
!i113 1
R6
R18
R7
vaes_dec_core_nios2_gen2_0_cpu_debug_slave_wrapper
R9
!i10b 1
!s100 f`1T2nAhO_G[aSnFQEb<=3
I1Ih4<D5iWDO^0[I^12iak0
R2
R0
R20
8D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu_debug_slave_wrapper.v
FD:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu_debug_slave_wrapper.v
R19
R4
r1
!s85 0
31
R11
!s107 D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu_debug_slave_wrapper.v|
!s90 -reportprogress|300|-vlog01compat|-work|aes_dec_core|+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules|D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu_debug_slave_wrapper.v|
!i113 1
R6
R18
R7
vaes_dec_core_nios2_gen2_0_cpu_nios2_avalon_reg
R9
!i10b 1
!s100 c?Nm;W>P0VS>T;7gboH:D3
I]:kYldWF^UPO3K36i<KE]3
R2
R0
R20
R35
R36
L0 2023
R4
r1
!s85 0
31
R11
R37
R38
!i113 1
R6
R18
R7
vaes_dec_core_nios2_gen2_0_cpu_nios2_oci
R9
!i10b 1
!s100 51<^^ADH5>UAXY9iLWRbG1
IfHAoAC7?hLEd>0B[njJ;22
R2
R0
R20
R35
R36
L0 2362
R4
r1
!s85 0
31
R11
R37
R38
!i113 1
R6
R18
R7
vaes_dec_core_nios2_gen2_0_cpu_nios2_oci_break
R9
!i10b 1
!s100 kFUMN?eF=B]0mW:Kg1Lm[0
IEh]?OY197k[2fCFA1_KNj2
R2
R0
R20
R35
R36
L0 295
R4
r1
!s85 0
31
R11
R37
R38
!i113 1
R6
R18
R7
vaes_dec_core_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
R9
!i10b 1
!s100 J484J7ba?`X7Ch^>FW>;z0
IRiOm5fb=L0ISfZI7F3P6R1
R2
R0
R20
R35
R36
L0 1265
R4
r1
!s85 0
31
R11
R37
R38
!i113 1
R6
R18
R7
vaes_dec_core_nios2_gen2_0_cpu_nios2_oci_dbrk
R9
!i10b 1
!s100 ;RTFGLoo^?URd9QKoG=Nm1
IAeS2;W:j<d7B?YOgMJ[1m1
R2
R0
R20
R35
R36
L0 795
R4
r1
!s85 0
31
R11
R37
R38
!i113 1
R6
R18
R7
vaes_dec_core_nios2_gen2_0_cpu_nios2_oci_debug
R9
!i10b 1
!s100 <:?WGDUD6CgXj0P<kaCUX3
I2?RGzc_UcZ9UEBfG:^>R90
R2
R0
R20
R35
R36
L0 153
R4
r1
!s85 0
31
R11
R37
R38
!i113 1
R6
R18
R7
vaes_dec_core_nios2_gen2_0_cpu_nios2_oci_dtrace
R9
!i10b 1
!s100 L:R<4`id;VYCXj_EHcAjb0
IMg_o2FbJ@]TcgJJ4cH`o23
R2
R0
R20
R35
R36
L0 1183
R4
r1
!s85 0
31
R11
R37
R38
!i113 1
R6
R18
R7
vaes_dec_core_nios2_gen2_0_cpu_nios2_oci_fifo
R9
!i10b 1
!s100 MYj;Q5?mW2XhXIR^zhCHb2
IQ8QVU[FGO23jW<MjNX`C_1
R2
R0
R20
R35
R36
L0 1427
R4
r1
!s85 0
31
R11
R37
R38
!i113 1
R6
R18
R7
vaes_dec_core_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
R9
!i10b 1
!s100 ]C`VkjEFRL09R]]oVHe180
I[=jS@[D71=Pi<6k5iHZeP1
R2
R0
R20
R35
R36
L0 1380
R4
r1
!s85 0
31
R11
R37
R38
!i113 1
R6
R18
R7
vaes_dec_core_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
R9
!i10b 1
!s100 KJNz762>z19Y]3k3aV>B73
Ig1<O6X5THWh?PflT3^c^41
R2
R0
R20
R35
R36
L0 1337
R4
r1
!s85 0
31
R11
R37
R38
!i113 1
R6
R18
R7
vaes_dec_core_nios2_gen2_0_cpu_nios2_oci_im
R9
!i10b 1
!s100 OaBKlAfGLM0bSi5_nC@_L1
I`2cm[ZBkORbmgNUl3ED@?3
R2
R0
R20
R35
R36
L0 1936
R4
r1
!s85 0
31
R11
R37
R38
!i113 1
R6
R18
R7
vaes_dec_core_nios2_gen2_0_cpu_nios2_oci_itrace
R9
!i10b 1
!s100 H7`<M5M4Q8fP5U71IZF<21
IFd9U5Y]LM[4f[0cBA03673
R2
R0
R20
R35
R36
L0 982
R4
r1
!s85 0
31
R11
R37
R38
!i113 1
R6
R18
R7
vaes_dec_core_nios2_gen2_0_cpu_nios2_oci_pib
R9
!i10b 1
!s100 LGPga`^@K@hKYLdJ==IXe3
I;lOc]C_ME50EfYfG66oz81
R2
R0
R20
R35
R36
L0 1913
R4
r1
!s85 0
31
R11
R37
R38
!i113 1
R6
R18
R7
vaes_dec_core_nios2_gen2_0_cpu_nios2_oci_td_mode
R9
!i10b 1
!s100 jeCYZAnlPh::[0@QIjz`h3
I@bnn>f=7hldnRh@mcN7[41
R2
R0
R20
R35
R36
L0 1115
R4
r1
!s85 0
31
R11
R37
R38
!i113 1
R6
R18
R7
vaes_dec_core_nios2_gen2_0_cpu_nios2_oci_xbrk
R9
!i10b 1
!s100 FM2]5D?5QBACUXc^G]c4B1
IjMJkL>b6kITmGJnZ94`K92
R2
R0
R20
R35
R36
L0 588
R4
r1
!s85 0
31
R11
R37
R38
!i113 1
R6
R18
R7
vaes_dec_core_nios2_gen2_0_cpu_nios2_ocimem
R9
!i10b 1
!s100 >?]RUn1MJY2GDEG77X:n00
IS8D_G7B?FFJGD]b^CoS2V0
R2
R0
R20
R35
R36
L0 2181
R4
r1
!s85 0
31
R11
R37
R38
!i113 1
R6
R18
R7
vaes_dec_core_nios2_gen2_0_cpu_nios2_performance_monitors
R9
!i10b 1
!s100 IDY:`[j_K;Z5c3]`oX`f@0
Ij9]O0]>j5QImVjF0d]><z0
R2
R0
R20
R35
R36
L0 2006
R4
r1
!s85 0
31
R11
R37
R38
!i113 1
R6
R18
R7
vaes_dec_core_nios2_gen2_0_cpu_ociram_sp_ram_module
R9
!i10b 1
!s100 ^nBjG[G3e<jeW^@Z;D`F@2
Ic92VT_X;kje>CU2Jn9kIG1
R2
R0
R20
R35
R36
L0 2116
R4
r1
!s85 0
31
R11
R37
R38
!i113 1
R6
R18
R7
vaes_dec_core_nios2_gen2_0_cpu_register_bank_a_module
R9
!i10b 1
!s100 hdh8W5eAbM?1VVTZzRPTI1
IPEZCh?3lHV4lT>GWPIPzT3
R2
R0
R20
R35
R36
R19
R4
r1
!s85 0
31
R11
R37
R38
!i113 1
R6
R18
R7
vaes_dec_core_nios2_gen2_0_cpu_register_bank_b_module
R9
!i10b 1
!s100 _81S=O3aA<^K9`U_d218Q0
I0PJ5[57E7<<]:RSM3NeD>2
R2
R0
R20
R35
R36
L0 87
R4
r1
!s85 0
31
R11
R37
R38
!i113 1
R6
R18
R7
vaes_dec_core_nios2_gen2_0_cpu_test_bench
R9
!i10b 1
!s100 X6m=]YjLUnlojeaegMU]J3
IWb]la66EzU9C`1Qc9_T7U2
R2
R0
R20
8D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu_test_bench.v
FD:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu_test_bench.v
R19
R4
r1
!s85 0
31
R11
!s107 D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu_test_bench.v|
!s90 -reportprogress|300|-vlog01compat|-work|aes_dec_core|+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules|D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu_test_bench.v|
!i113 1
R6
R18
R7
vaes_dec_core_onchip_memory2_0
R9
!i10b 1
!s100 coL:@VL@Po4f8[U^8iP?93
IhL6lIS9XEd3LP^?hKzKzR1
R2
R0
w1714668057
8D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_onchip_memory2_0.v
FD:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_onchip_memory2_0.v
R19
R4
r1
!s85 0
31
R11
!s107 D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_onchip_memory2_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|aes_dec_core|+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules|D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_onchip_memory2_0.v|
!i113 1
R6
R18
R7
valtera_avalon_sc_fifo
R9
!i10b 1
!s100 4mK@em][G=j]om3zJIhOc0
IJ?f^<J@7J37=]I4OL:e`:0
R2
R0
R20
8D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_avalon_sc_fifo.v
FD:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_avalon_sc_fifo.v
R19
R4
r1
!s85 0
31
R11
!s107 D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|aes_dec_core|+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules|D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_avalon_sc_fifo.v|
!i113 1
R6
R18
R7
valtera_merlin_arb_adder
R8
R9
!i10b 1
!s100 1Jn[a;@5nZmTN?DFKQNzj2
IlU9o5SPfe>=DS0McE_^`;0
R2
Z39 !s105 altera_merlin_arbitrator_sv_unit
S1
R0
R20
Z40 8D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_arbitrator.sv
Z41 FD:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_arbitrator.sv
L0 228
R4
r1
!s85 0
31
R11
Z42 !s107 D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_arbitrator.sv|
Z43 !s90 -reportprogress|300|-sv|-work|aes_dec_core|+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules|D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_arbitrator.sv|
!i113 1
R12
R13
R7
valtera_merlin_arbitrator
R8
R9
!i10b 1
!s100 NQTehjm2fNQROUMUzShGa1
Ib45^fT1LjhS8m9V7IlHVg1
R2
R39
S1
R0
R20
R40
R41
L0 103
R4
r1
!s85 0
31
R11
R42
R43
!i113 1
R12
R13
R7
valtera_merlin_burst_uncompressor
R8
R9
!i10b 1
!s100 f1?Rb<=9U?R9LJoHl;7>T3
I7X=Pmj^`bSJ?Ee_nUUILO2
R2
!s105 altera_merlin_burst_uncompressor_sv_unit
S1
R0
R20
8D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv
FD:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv
L0 40
R4
r1
!s85 0
31
R11
!s107 D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!s90 -reportprogress|300|-sv|-work|aes_dec_core|+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules|D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!i113 1
R12
R13
R7
valtera_merlin_master_agent
R8
R9
!i10b 1
!s100 _CJm:YX=>U2LQKH;8=@cb0
I>3^;@h7Ic3TcLPm2io7UJ3
R2
!s105 altera_merlin_master_agent_sv_unit
S1
R0
R20
8D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_master_agent.sv
FD:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_master_agent.sv
L0 28
R4
r1
!s85 0
31
R11
!s107 D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_master_agent.sv|
!s90 -reportprogress|300|-sv|-work|aes_dec_core|+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules|D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_master_agent.sv|
!i113 1
R12
R13
R7
valtera_merlin_master_translator
R8
Z44 !s110 1714677656
!i10b 1
!s100 NdRk@]3fC2C@V7Rm;dQM31
I`VBRYkh;@o<AA46aK>G7a3
R2
!s105 altera_merlin_master_translator_sv_unit
S1
R0
R20
8D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_master_translator.sv
FD:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_master_translator.sv
L0 32
R4
r1
!s85 0
31
Z45 !s108 1714677656.000000
!s107 D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_master_translator.sv|
!s90 -reportprogress|300|-sv|-work|aes_dec_core|+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules|D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_master_translator.sv|
!i113 1
R12
R13
R7
valtera_merlin_slave_agent
R8
R9
!i10b 1
!s100 ePZN1d?B062J`OBb?blff3
I2cSUC6?if2UeTHZY44:Sh0
R2
!s105 altera_merlin_slave_agent_sv_unit
S1
R0
R20
8D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_slave_agent.sv
FD:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_slave_agent.sv
L0 34
R4
r1
!s85 0
31
R11
!s107 D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_slave_agent.sv|
!s90 -reportprogress|300|-sv|-work|aes_dec_core|+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules|D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_slave_agent.sv|
!i113 1
R12
R13
R7
valtera_merlin_slave_translator
R8
R44
!i10b 1
!s100 k`9[YAn_dLTkg;GE`mOb61
I91g]7Wj[el9HLl=m5@JX=3
R2
!s105 altera_merlin_slave_translator_sv_unit
S1
R0
R20
8D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_slave_translator.sv
FD:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_slave_translator.sv
L0 35
R4
r1
!s85 0
31
R45
!s107 D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_slave_translator.sv|
!s90 -reportprogress|300|-sv|-work|aes_dec_core|+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules|D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_slave_translator.sv|
!i113 1
R12
R13
R7
valtera_reset_controller
R1
!i10b 1
!s100 z[H_hRO9gO=:^2E3_jWH03
I7flk3ND?5h:?7<41b8eYz1
R2
R0
R10
8D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_reset_controller.v
FD:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_reset_controller.v
L0 42
R4
r1
!s85 0
31
R5
!s107 D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|aes_dec_core|+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules|D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_reset_controller.v|
!i113 1
R6
R18
R7
valtera_reset_synchronizer
R1
!i10b 1
!s100 oWLYmSO[EOX[G0PgQhZ2=0
I<GThQIZMWI<4j`3=6S]U_1
R2
R0
R10
8D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_reset_synchronizer.v
FD:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_reset_synchronizer.v
L0 24
R4
r1
!s85 0
31
R5
!s107 D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|-vlog01compat|-work|aes_dec_core|+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules|D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_reset_synchronizer.v|
!i113 1
R6
R18
R7
vreg32_avalon_Interface
R9
!i10b 1
!s100 F3UW<b2R`5Z^o^SXdSZhz0
IAi1d;gWE9FmVYJ7[L9<Ni0
R2
R0
w1714672255
8D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/reg32_avalon_Interface.v
FD:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/reg32_avalon_Interface.v
L0 3
R4
r1
!s85 0
31
R11
!s107 D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/reg32_avalon_Interface.v|
!s90 -reportprogress|300|-vlog01compat|-work|aes_dec_core|+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules|D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/reg32_avalon_Interface.v|
!i113 1
R6
R18
R7
nreg32_avalon_@interface
