
*** Running vivado
    with args -log dbg_ila.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dbg_ila.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source dbg_ila.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 398.887 ; gain = 189.129
INFO: [Synth 8-638] synthesizing module 'dbg_ila' [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/dbg_ila/synth/dbg_ila.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'dbg_ila' (46#1) [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/dbg_ila/synth/dbg_ila.v:84]
Finished RTL Elaboration : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 740.832 ; gain = 531.074
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 740.832 ; gain = 531.074
INFO: [Device 21-403] Loading part xc7k325tffg676-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 871.332 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:38 ; elapsed = 00:01:45 . Memory (MB): peak = 871.332 ; gain = 661.574
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:38 ; elapsed = 00:01:45 . Memory (MB): peak = 871.332 ; gain = 661.574
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:39 ; elapsed = 00:01:46 . Memory (MB): peak = 871.332 ; gain = 661.574
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:44 ; elapsed = 00:01:52 . Memory (MB): peak = 871.332 ; gain = 661.574
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:02:06 . Memory (MB): peak = 871.332 ; gain = 661.574
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:08 ; elapsed = 00:02:17 . Memory (MB): peak = 871.332 ; gain = 661.574
Finished Timing Optimization : Time (s): cpu = 00:02:09 ; elapsed = 00:02:17 . Memory (MB): peak = 871.332 ; gain = 661.574
Finished Technology Mapping : Time (s): cpu = 00:02:12 ; elapsed = 00:02:20 . Memory (MB): peak = 871.332 ; gain = 661.574
Finished IO Insertion : Time (s): cpu = 00:02:12 ; elapsed = 00:02:21 . Memory (MB): peak = 871.332 ; gain = 661.574
Finished Renaming Generated Instances : Time (s): cpu = 00:02:12 ; elapsed = 00:02:21 . Memory (MB): peak = 871.332 ; gain = 661.574
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:13 ; elapsed = 00:02:22 . Memory (MB): peak = 871.332 ; gain = 661.574
Finished Renaming Generated Ports : Time (s): cpu = 00:02:13 ; elapsed = 00:02:22 . Memory (MB): peak = 871.332 ; gain = 661.574
Finished Handling Custom Attributes : Time (s): cpu = 00:02:14 ; elapsed = 00:02:22 . Memory (MB): peak = 871.332 ; gain = 661.574
Finished Renaming Generated Nets : Time (s): cpu = 00:02:14 ; elapsed = 00:02:22 . Memory (MB): peak = 871.332 ; gain = 661.574

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   114|
|2     |CFGLUT5  |   315|
|3     |LUT1     |    75|
|4     |LUT2     |    73|
|5     |LUT3     |   159|
|6     |LUT4     |   333|
|7     |LUT5     |   131|
|8     |LUT6     |  1032|
|9     |MUXF7    |    82|
|10    |MUXF8    |    22|
|11    |RAMB18E1 |     1|
|12    |RAMB36E1 |    36|
|13    |SRL16E   |   330|
|14    |SRLC16E  |     2|
|15    |SRLC32E  |    17|
|16    |FDRE     |  3509|
|17    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:14 ; elapsed = 00:02:22 . Memory (MB): peak = 871.332 ; gain = 661.574
synth_design: Time (s): cpu = 00:02:12 ; elapsed = 00:02:20 . Memory (MB): peak = 871.332 ; gain = 568.121
