<root><simulation><result_generated_time />2023-05-12 22:36:15<layer><layer_spec />{'B': 1, 'K': 256, 'C': 512, 'OY': 14, 'OX': 14, 'IY': 16, 'IX': 16, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />231211008<total_data_size_element />{'W': 1179648, 'I': 131072, 'O': 50176}<total_data_reuse />{'W': 196, 'I': 1764.0, 'O': 4608}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/93</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [9, 1, 1], 'I': [441, 1, 1], 'O': [49, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OX', 7)]], [[('FY', 3)], [('FX', 3)]], [], []]<I />[[], [[('FY', 3), ('OY', 7)], [('FX', 3), ('OX', 7)]], [], []]<O />[[[('FY', 3)], [('FX', 3)]], [[('OY', 7)], [('OX', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 16), ('OX', 2), ('OY', 2)], [('C', 512), ('K', 4), ('K', 4)], []]<I />[[('K', 16), ('OX', 2), ('OY', 2)], [('C', 512), ('K', 4), ('K', 4)], []]<O />[[('K', 16), ('OX', 2), ('OY', 2), ('C', 512)], [('K', 4), ('K', 4)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [49.0, 4, 1, 1], 'I': [5.44, 20.25, 16.0, 1.0], 'O': [9.0, 512, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [128, 9437184, 9437184], 'I': [32, 1048576, 1048576], 'O': [512, 401408, 401408], 'O_partial': [512, 0, 0], 'O_final': [0, 401408, 401408]}<actual_mem_utilization_individual />{'W': [0.25, 0.28, 0.0], 'I': [0.06, 0.03, 0.0], 'O': [1.0, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.25, 0.32, 0.0], 'I': [0.06, 0.32, 0.0], 'O': [1.0, 0.32, 0.0]}<effective_mem_size_bit />{'W': [128, 18432, 9437184], 'I': [32, 1048576, 1048576], 'O': [512, 100352, 401408], 'O_partial': [512, 0, 0], 'O_final': [0, 100352, 401408]}<total_unit_count />{'W': [441, 9, 1, 1], 'I': [441, 441, 1, 1], 'O': [441, 49, 1, 1]}<unique_unit_count />{'W': [9, 9, 1, 1], 'I': [81, 81, 1, 1], 'O': [49, 49, 1, 1]}<duplicate_unit_count />{'W': [49.0, 1.0, 1.0, 1.0], 'I': [5.444444444444445, 5.444444444444445, 1.0, 1.0], 'O': [9.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[4718592, 1179648], [1179648, 1179648], [1179648, 0]]<I />[[14450688, 11417827], [2097152, 131072], [131072, 0]]<O />[[(25639936, 25690112), (50176, 0)], [(0, 50176), (50176, 0)], [(0, 50176), (0, 0)]]<O_partial />[[(25639936, 25690112), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (50176, 0)], [(0, 50176), (50176, 0)], [(0, 50176), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[589824, 147456], [18432, 18432], [4608, 0]]<I />[[1806336, 1427228], [32768, 2048], [512, 0]]<O />[[(3204992, 3211264), (6272, 0)], [(0, 784), (784, 0)], [(0, 196), (0, 0)]]<O_partial />[([3204992, 3211264], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [6272, 0]), ([0, 784], [784, 0]), ([0, 196], [0, 0])]</mem_access_count_word><mac_count><active />231211008<idle />305659904</mac_count></basic_info><energy><total_energy />520728416.2<mem_energy_breakdown><W />[252.0, 3653.0, 6137.2]<I />[1127.3, 3640.1, 681.9]<O />[2249.8, 155.4, 261.0]</mem_energy_breakdown><MAC_energy><active_MAC />505427263.5<idle_MAC />15282995.2<total />520710258.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4145<utilization_without_data_loading />0.4307<utilization_spatial />0.4307<utilization_temporal_with_data_loading />0.9624<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />544771<latency_cycle_without_data_loading />524288<ideal_computing_cycle />524288<data_loading><load_cycle_total />20483<load_cycle_individual />{'W': [3, 18432, 0], 'I': [6, 2048, 0]}<load_cycle_combined />{'W': 18432, 'I': 2048}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-524287], [-507842, -507842], [-524288, -524288]], 'I': [[-524287], [-524224, -483269], [-524288, -524288]], 'O': [[-524288], [-896, -240], [-523504, -524092]]}<mem_stall_cycle_shared />{'W': [[-524287], [-507842, 0], [0, 0]], 'I': [[-524287], [-524224, 0], [0, 0]], 'O': [[-524288], [-896, -240], [-523504, -524092]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [128, 9437184, 9437184], 'I': [32, 1048576, 1048576], 'O': [512, 401408, 401408], 'O_partial': [512, 0, 0], 'O_final': [0, 401408, 401408]}<data_size_each_level_total />{'W': [1152, 9437184, 9437184], 'I': [2592, 1048576, 1048576], 'O': [25088, 401408, 401408]}<loop_cycles_each_level />{'W': [64, 524288, 524288], 'I': [64, 524288, 524288], 'O': [32768, 524288, 524288]}<top_ir_loop_size />{'W': [4, 1, 1], 'I': [1, 16, 1], 'O': [512, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 2.0], [18.0, 18.0], [18.0, 18.0]], 'I': [[8.0, 0.5], [40.5, 2.0], [2.0, 2.0]], 'O': [[8.0, 0.0], [0.8, 0.8], [0.8, 0.8]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [72.0, 18.0], [18.0, 18.0]], 'I': [[8.0, 0.5], [40.5, 32.0], [32.0, 2.0]], 'O': [[8.0, 8.0], [392.0, 0.8], [0.8, 0.8]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 2.0], [18.0, 18.0], [18.0, 0]], 'I': [[8.0, 0.5], [40.5, 2.0], [2.0, 0]], 'O': [[8.0, 8.0], [392.0, 0.8], [0.8, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 2.0], [59.3, 412.0], [20.0, 0.8]], 'I': [[8.0, 0.5], [59.3, 412.0], [20.0, 0.8]], 'O': [[8.0, 8.0], [59.3, 412.0], [20.0, 0.8]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 524288], [64, 64, 8192], [524288, 524288, 1]], 'I': [[1, 1, 524288], [64, 64, 8192], [524288, 524288, 1]], 'O': [[1, 1, 524288], [64, 32768, 16], [524288, 524288, 1]]}<trans_time_real />{'W': [[0, 1, 524288], [[2, 64, 8192], [2, 64, 8192]], [[18432, 524288, 1], [4608, 524288, 1]]], 'I': [[0, 1, 524288], [[0, 64, 8192], [5, 64, 8192]], [[2048, 524288, 1], [512, 524288, 1]]], 'O': [[0, 1, 524288], [[8, 32768, 16], [49, 32768, 16]], [[784, 524288, 1], [196, 524288, 1]]]}<single_stall_cycle />{'W': [[-1], [-62, -62], [-505856, -519680]], 'I': [[-1], [-64, -59], [-522240, -523776]], 'O': [[-1], [-56, -15], [-523504, -524092]]}<single_stall_count />{'W': [524287, 8191, 0], 'I': [524287, 8191, 0], 'O': [524288, 16, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [784, 0]}, 1: {'W': [16382, 0], 'I': [40955, 0], 'O': [784, 784]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-524288, -524288], [-523504, -524288]], 1: [[-466951, -524288], [-523504, -523504]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.6<mem_area_percentage />99.6 %</area></results><elapsed_time_second />1</simulation></root>