INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Bilal/FPGA/VivadoCodes/Dump/Counting_unit_2/counting_unit_2/counting_unit_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Bilal/FPGA/VivadoCodes/Dump/Counting_unit_2/counting_unit_2/counting_unit_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Bilal/FPGA/VivadoCodes/Dump/Counting_unit_2/counting_unit_2/counting_unit_2.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module coincidence_pulse
INFO: [VRFC 10-311] analyzing module three_detector_coincidence
INFO: [VRFC 10-311] analyzing module data_triggering
WARNING: [VRFC 10-8497] literal value 'd2500 truncated to fit in 8 bits [G:/Bilal/FPGA/VivadoCodes/Dump/Counting_unit_2/counting_unit_2/counting_unit_2.srcs/sources_1/new/main.v:153]
INFO: [VRFC 10-311] analyzing module baud_rate_counter
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Bilal/FPGA/VivadoCodes/Counting_unit/counting_unit.srcs/sources_1/new/out_select_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_select_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Bilal/FPGA/VivadoCodes/Counting_unit/counting_unit.srcs/sources_1/new/output_shuffle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_shuffle
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Bilal/FPGA/VivadoCodes/Counting_unit/counting_unit.srcs/sources_1/new/send_byte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module send_byte
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Bilal/FPGA/VivadoCodes/Dump/Counting_unit_2/counting_unit_2/counting_unit_2.srcs/sim_1/new/tb_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_main
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Bilal/FPGA/VivadoCodes/Dump/Counting_unit_2/counting_unit_2/counting_unit_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
