// Seed: 2790410414
module module_0;
  logic [7:0] id_1;
  assign id_1[-1] = -1'b0 + id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd92
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout logic [7:0] id_3;
  module_0 modCall_1 ();
  inout wire _id_2;
  output wire id_1;
  assign id_2 = id_3[id_2];
endmodule
module module_2 #(
    parameter id_1 = 32'd97,
    parameter id_4 = 32'd7
) (
    input uwire id_0,
    input supply1 _id_1,
    output tri0 id_2,
    input supply0 id_3,
    output wire _id_4
);
  logic [-1 : id_4] id_6[id_1 : id_1];
  module_0 modCall_1 ();
endmodule
