-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@ecegrid-thin4.ecn.purdue.edu                 
-- Generated date:           Sat Nov 13 22:48:06 EST 2021                        

Solution Settings: fir.v21
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                          69       3          1            0  0          
    Design Total:                      69       3          1            0  1          
    
  Bill Of Materials (Datapath)
    Component Name                    Area Score Area(DSP) Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: ccs_ioport]                                                                              
    ccs_in(2,16)                           0.000     0.000      0.000 0.000          1           1 
    ccs_out(3,16)                          0.000     0.000      0.000 0.000          1           1 
    [Lib: mgc_Altera-Cyclone-V-6_beh]                                                              
    mgc_add(30,0,30,0,30)                 17.000     0.000     17.000 2.548         31          31 
    mgc_mul(16,1,16,1,30)                310.000     1.000      0.000 4.600         32          32 
    mgc_reg_pos(1,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           3 
    mgc_reg_pos(16,0,0,1,1,0,0)            0.000     0.000      0.000 0.000          0          31 
    mgc_reg_pos(16,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,0,0,1,1,0,0)            0.000     0.000      0.000 0.000          0          18 
    [Lib: mgc_ioport]                                                                              
    mgc_in_wire(1,512)                     0.000     0.000      0.000 0.000          1           1 
    mgc_io_sync(0)                         0.000     0.000      0.000 0.000          3           3 
                                                                                                   
    TOTAL AREA (After Assignment):     10447.000    32.000    527.000                              
    
  C++ to RTL Interface Mappings
    C++ Field      RTL Range           RTL Range Expression             Expression Limits 
    -------------- ------------------- -------------------------------- -----------------
    /fir/coeffs[M] coeffs_rsc_z[511:0] coeffs_rsc_z[(M)*16+16-1:(M)*16] M<32              
    
  Area Scores
                       Post-Scheduling    Post-DP & FSM  Post-Assignment 
    ----------------- ---------------- ---------------- ----------------
    Total Area Score:   10447.0          10449.1          10447.0        
    Total Reg:              0.0              0.0              0.0        
                                                                         
    DataPath:           10447.0 (100%)   10449.1 (100%)   10447.0 (100%) 
      MUX:                  0.0              2.1   (0%)       0.0        
      FUNC:             10447.0 (100%)   10447.0 (100%)   10447.0 (100%) 
      LOGIC:                0.0              0.0              0.0        
      BUFFER:               0.0              0.0              0.0        
      MEM:                  0.0              0.0              0.0        
      ROM:                  0.0              0.0              0.0        
      REG:                  0.0              0.0              0.0        
                                                                         
    
    FSM:                    0.0              0.0              0.0        
      FSM-REG:              0.0              0.0              0.0        
      FSM-COMB:             0.0              0.0              0.0        
                                                                         
    
  Register-to-Variable Mappings
    Register                       Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------ ---------- -------------- ----------- -----------------------------------------------------
    MAC:acc#10.itm.1                       30                            MAC:acc#10.itm.1                                      
    MAC:acc#11.itm.1                       30                            MAC:acc#11.itm.1                                      
    MAC:acc#12.itm.1                       30                            MAC:acc#12.itm.1                                      
    MAC:acc#13.itm.1                       30                            MAC:acc#13.itm.1                                      
    MAC:acc#14.itm.1                       30                            MAC:acc#14.itm.1                                      
    MAC:acc#15.itm.1                       30                            MAC:acc#15.itm.1                                      
    MAC:acc#16.itm.1                       30                            MAC:acc#16.itm.1                                      
    MAC:acc#17.itm.1                       30                            MAC:acc#17.itm.1                                      
    MAC:acc#18.itm.1                       30                            MAC:acc#18.itm.1                                      
    MAC:acc#3.itm.1                        30                            MAC:acc#3.itm.1                                       
    MAC:acc#31.itm.1                       30                            MAC:acc#31.itm.1                                      
    MAC:acc#4.itm.1                        30                            MAC:acc#4.itm.1                                       
    MAC:acc#5.itm.1                        30                            MAC:acc#5.itm.1                                       
    MAC:acc#6.itm.1                        30                            MAC:acc#6.itm.1                                       
    MAC:acc#7.itm.1                        30                            MAC:acc#7.itm.1                                       
    MAC:acc#8.itm.1                        30                            MAC:acc#8.itm.1                                       
    MAC:acc#9.itm.1                        30                            MAC:acc#9.itm.1                                       
    MAC:acc.itm.1                          30                            MAC:acc.itm.1                                         
    MAC:asn#62.itm                         16                            MAC:asn#62.itm                                        
    MAC:asn#63.itm                         16                            MAC:asn#63.itm                                        
    MAC:asn#64.itm                         16                            MAC:asn#64.itm                                        
    MAC:asn#65.itm                         16                            MAC:asn#65.itm                                        
    MAC:asn#66.itm                         16                            MAC:asn#66.itm                                        
    MAC:asn#67.itm                         16                            MAC:asn#67.itm                                        
    MAC:asn#68.itm                         16                            MAC:asn#68.itm                                        
    MAC:asn#69.itm                         16                            MAC:asn#69.itm                                        
    MAC:asn#70.itm                         16                            MAC:asn#70.itm                                        
    MAC:asn#71.itm                         16                            MAC:asn#71.itm                                        
    MAC:asn#72.itm                         16                            MAC:asn#72.itm                                        
    MAC:asn#73.itm                         16                            MAC:asn#73.itm                                        
    MAC:asn#74.itm                         16                            MAC:asn#74.itm                                        
    MAC:asn#75.itm                         16                            MAC:asn#75.itm                                        
    MAC:asn#76.itm                         16                            MAC:asn#76.itm                                        
    MAC:asn#77.itm                         16                            MAC:asn#77.itm                                        
    MAC:asn#78.itm                         16                            MAC:asn#78.itm                                        
    MAC:asn#79.itm                         16                            MAC:asn#79.itm                                        
    MAC:asn#80.itm                         16                            MAC:asn#80.itm                                        
    MAC:asn#81.itm                         16                            MAC:asn#81.itm                                        
    MAC:asn#82.itm                         16                            MAC:asn#82.itm                                        
    MAC:asn#83.itm                         16                            MAC:asn#83.itm                                        
    MAC:asn#84.itm                         16                            MAC:asn#84.itm                                        
    MAC:asn#85.itm                         16                            MAC:asn#85.itm                                        
    MAC:asn#86.itm                         16                            MAC:asn#86.itm                                        
    MAC:asn#87.itm                         16                            MAC:asn#87.itm                                        
    MAC:asn#88.itm                         16                            MAC:asn#88.itm                                        
    MAC:asn#89.itm                         16                            MAC:asn#89.itm                                        
    MAC:asn#90.itm                         16                            MAC:asn#90.itm                                        
    out1:rsci.idat                         16         Y           Y      out1:rsci.idat                                        
    regs(0).sva                            16                            regs(0).sva                                           
    regs(1).sva                            16                            regs(1).sva                                           
    main.stage_0.3                          1                            main.stage_0.3                                        
    out1:rsc.triosy:obj.ld                  1                            out1:rsc.triosy:obj.ld                                
    reg(in1:rsc.triosy:obj.ld).cse          1                            reg(in1:rsc.triosy:obj.ld).cse                        
                                                                                                                               
    Total:                               1055             16          16 (Total Gating Ratio: 0.02, CG Opt Gating Ratio: 0.02) 
    
  Timing Report
    Critical Path
      Max Delay:  7.645296
      Slack:      2.354704
      
      Path                             Startpoint                     Endpoint                       Delay  Slack  
      -------------------------------- ------------------------------ ------------------------------ ------ ------
      1                                fir:core/reg(MAC:acc#17.itm.1) fir:core/reg(MAC:acc#31.itm.1) 7.6453 2.3547 
                                                                                                                   
        Instance                       Component                                                     Delta  Delay  
        --------                       ---------                                                     -----  -----  
        fir:core/reg(MAC:acc#17.itm.1) mgc_reg_pos_30_0_0_1_1_0_0                                    0.0000 0.0000 
        fir:core/MAC:acc#17.itm.1                                                                    0.0000 0.0000 
        fir:core/MAC:acc#25            mgc_addc_30_0_30_0_30                                         2.5484 2.5484 
        fir:core/MAC:acc#25.itm                                                                      0.0000 2.5484 
        fir:core/MAC:acc#29            mgc_addc_30_0_30_0_30                                         2.5484 5.0969 
        fir:core/MAC:acc#29.itm                                                                      0.0000 5.0969 
        fir:core/MAC:acc#31            mgc_addc_30_0_30_0_30                                         2.5484 7.6453 
        fir:core/MAC:acc#31.itm                                                                      0.0000 7.6453 
        fir:core/reg(MAC:acc#31.itm.1) mgc_reg_pos_30_0_0_1_1_0_0                                    0.0000 7.6453 
                                                                                                                   
      2                                fir:core/reg(MAC:acc#9.itm.1)  fir:core/reg(MAC:acc.itm.1)    7.6453 2.3547 
                                                                                                                   
        Instance                       Component                                                     Delta  Delay  
        --------                       ---------                                                     -----  -----  
        fir:core/reg(MAC:acc#9.itm.1)  mgc_reg_pos_30_0_0_1_1_0_0                                    0.0000 0.0000 
        fir:core/MAC:acc#9.itm.1                                                                     0.0000 0.0000 
        fir:core/MAC:acc#21            mgc_addc_30_0_30_0_30                                         2.5484 2.5484 
        fir:core/MAC:acc#21.itm                                                                      0.0000 2.5484 
        fir:core/MAC:acc#27            mgc_addc_30_0_30_0_30                                         2.5484 5.0969 
        fir:core/MAC:acc#27.itm                                                                      0.0000 5.0969 
        fir:core/MAC:acc               mgc_addc_30_0_30_0_30                                         2.5484 7.6453 
        fir:core/MAC:acc.itm                                                                         0.0000 7.6453 
        fir:core/reg(MAC:acc.itm.1)    mgc_reg_pos_30_0_0_1_1_0_0                                    0.0000 7.6453 
                                                                                                                   
      3                                fir:core/reg(MAC:acc#13.itm.1) fir:core/reg(MAC:acc#31.itm.1) 7.6453 2.3547 
                                                                                                                   
        Instance                       Component                                                     Delta  Delay  
        --------                       ---------                                                     -----  -----  
        fir:core/reg(MAC:acc#13.itm.1) mgc_reg_pos_30_0_0_1_1_0_0                                    0.0000 0.0000 
        fir:core/MAC:acc#13.itm.1                                                                    0.0000 0.0000 
        fir:core/MAC:acc#23            mgc_addc_30_0_30_0_30                                         2.5484 2.5484 
        fir:core/MAC:acc#23.itm                                                                      0.0000 2.5484 
        fir:core/MAC:acc#28            mgc_addc_30_0_30_0_30                                         2.5484 5.0969 
        fir:core/MAC:acc#28.itm                                                                      0.0000 5.0969 
        fir:core/MAC:acc#31            mgc_addc_30_0_30_0_30                                         2.5484 7.6453 
        fir:core/MAC:acc#31.itm                                                                      0.0000 7.6453 
        fir:core/reg(MAC:acc#31.itm.1) mgc_reg_pos_30_0_0_1_1_0_0                                    0.0000 7.6453 
                                                                                                                   
      4                                fir:core/reg(MAC:acc#15.itm.1) fir:core/reg(MAC:acc#31.itm.1) 7.6453 2.3547 
                                                                                                                   
        Instance                       Component                                                     Delta  Delay  
        --------                       ---------                                                     -----  -----  
        fir:core/reg(MAC:acc#15.itm.1) mgc_reg_pos_30_0_0_1_1_0_0                                    0.0000 0.0000 
        fir:core/MAC:acc#15.itm.1                                                                    0.0000 0.0000 
        fir:core/MAC:acc#24            mgc_addc_30_0_30_0_30                                         2.5484 2.5484 
        fir:core/MAC:acc#24.itm                                                                      0.0000 2.5484 
        fir:core/MAC:acc#29            mgc_addc_30_0_30_0_30                                         2.5484 5.0969 
        fir:core/MAC:acc#29.itm                                                                      0.0000 5.0969 
        fir:core/MAC:acc#31            mgc_addc_30_0_30_0_30                                         2.5484 7.6453 
        fir:core/MAC:acc#31.itm                                                                      0.0000 7.6453 
        fir:core/reg(MAC:acc#31.itm.1) mgc_reg_pos_30_0_0_1_1_0_0                                    0.0000 7.6453 
                                                                                                                   
      5                                fir:core/reg(MAC:acc#12.itm.1) fir:core/reg(MAC:acc#31.itm.1) 7.6453 2.3547 
                                                                                                                   
        Instance                       Component                                                     Delta  Delay  
        --------                       ---------                                                     -----  -----  
        fir:core/reg(MAC:acc#12.itm.1) mgc_reg_pos_30_0_0_1_1_0_0                                    0.0000 0.0000 
        fir:core/MAC:acc#12.itm.1                                                                    0.0000 0.0000 
        fir:core/MAC:acc#23            mgc_addc_30_0_30_0_30                                         2.5484 2.5484 
        fir:core/MAC:acc#23.itm                                                                      0.0000 2.5484 
        fir:core/MAC:acc#28            mgc_addc_30_0_30_0_30                                         2.5484 5.0969 
        fir:core/MAC:acc#28.itm                                                                      0.0000 5.0969 
        fir:core/MAC:acc#31            mgc_addc_30_0_30_0_30                                         2.5484 7.6453 
        fir:core/MAC:acc#31.itm                                                                      0.0000 7.6453 
        fir:core/reg(MAC:acc#31.itm.1) mgc_reg_pos_30_0_0_1_1_0_0                                    0.0000 7.6453 
                                                                                                                   
      6                                fir:core/reg(MAC:acc#14.itm.1) fir:core/reg(MAC:acc#31.itm.1) 7.6453 2.3547 
                                                                                                                   
        Instance                       Component                                                     Delta  Delay  
        --------                       ---------                                                     -----  -----  
        fir:core/reg(MAC:acc#14.itm.1) mgc_reg_pos_30_0_0_1_1_0_0                                    0.0000 0.0000 
        fir:core/MAC:acc#14.itm.1                                                                    0.0000 0.0000 
        fir:core/MAC:acc#24            mgc_addc_30_0_30_0_30                                         2.5484 2.5484 
        fir:core/MAC:acc#24.itm                                                                      0.0000 2.5484 
        fir:core/MAC:acc#29            mgc_addc_30_0_30_0_30                                         2.5484 5.0969 
        fir:core/MAC:acc#29.itm                                                                      0.0000 5.0969 
        fir:core/MAC:acc#31            mgc_addc_30_0_30_0_30                                         2.5484 7.6453 
        fir:core/MAC:acc#31.itm                                                                      0.0000 7.6453 
        fir:core/reg(MAC:acc#31.itm.1) mgc_reg_pos_30_0_0_1_1_0_0                                    0.0000 7.6453 
                                                                                                                   
      7                                fir:core/reg(MAC:acc#16.itm.1) fir:core/reg(MAC:acc#31.itm.1) 7.6453 2.3547 
                                                                                                                   
        Instance                       Component                                                     Delta  Delay  
        --------                       ---------                                                     -----  -----  
        fir:core/reg(MAC:acc#16.itm.1) mgc_reg_pos_30_0_0_1_1_0_0                                    0.0000 0.0000 
        fir:core/MAC:acc#16.itm.1                                                                    0.0000 0.0000 
        fir:core/MAC:acc#25            mgc_addc_30_0_30_0_30                                         2.5484 2.5484 
        fir:core/MAC:acc#25.itm                                                                      0.0000 2.5484 
        fir:core/MAC:acc#29            mgc_addc_30_0_30_0_30                                         2.5484 5.0969 
        fir:core/MAC:acc#29.itm                                                                      0.0000 5.0969 
        fir:core/MAC:acc#31            mgc_addc_30_0_30_0_30                                         2.5484 7.6453 
        fir:core/MAC:acc#31.itm                                                                      0.0000 7.6453 
        fir:core/reg(MAC:acc#31.itm.1) mgc_reg_pos_30_0_0_1_1_0_0                                    0.0000 7.6453 
                                                                                                                   
      8                                fir:core/reg(MAC:acc#7.itm.1)  fir:core/reg(MAC:acc.itm.1)    7.6453 2.3547 
                                                                                                                   
        Instance                       Component                                                     Delta  Delay  
        --------                       ---------                                                     -----  -----  
        fir:core/reg(MAC:acc#7.itm.1)  mgc_reg_pos_30_0_0_1_1_0_0                                    0.0000 0.0000 
        fir:core/MAC:acc#7.itm.1                                                                     0.0000 0.0000 
        fir:core/MAC:acc#20            mgc_addc_30_0_30_0_30                                         2.5484 2.5484 
        fir:core/MAC:acc#20.itm                                                                      0.0000 2.5484 
        fir:core/MAC:acc#27            mgc_addc_30_0_30_0_30                                         2.5484 5.0969 
        fir:core/MAC:acc#27.itm                                                                      0.0000 5.0969 
        fir:core/MAC:acc               mgc_addc_30_0_30_0_30                                         2.5484 7.6453 
        fir:core/MAC:acc.itm                                                                         0.0000 7.6453 
        fir:core/reg(MAC:acc.itm.1)    mgc_reg_pos_30_0_0_1_1_0_0                                    0.0000 7.6453 
                                                                                                                   
      9                                fir:core/reg(MAC:acc#8.itm.1)  fir:core/reg(MAC:acc.itm.1)    7.6453 2.3547 
                                                                                                                   
        Instance                       Component                                                     Delta  Delay  
        --------                       ---------                                                     -----  -----  
        fir:core/reg(MAC:acc#8.itm.1)  mgc_reg_pos_30_0_0_1_1_0_0                                    0.0000 0.0000 
        fir:core/MAC:acc#8.itm.1                                                                     0.0000 0.0000 
        fir:core/MAC:acc#21            mgc_addc_30_0_30_0_30                                         2.5484 2.5484 
        fir:core/MAC:acc#21.itm                                                                      0.0000 2.5484 
        fir:core/MAC:acc#27            mgc_addc_30_0_30_0_30                                         2.5484 5.0969 
        fir:core/MAC:acc#27.itm                                                                      0.0000 5.0969 
        fir:core/MAC:acc               mgc_addc_30_0_30_0_30                                         2.5484 7.6453 
        fir:core/MAC:acc.itm                                                                         0.0000 7.6453 
        fir:core/reg(MAC:acc.itm.1)    mgc_reg_pos_30_0_0_1_1_0_0                                    0.0000 7.6453 
                                                                                                                   
      10                               fir:core/reg(MAC:acc#11.itm.1) fir:core/reg(MAC:acc#31.itm.1) 7.6453 2.3547 
                                                                                                                   
        Instance                       Component                                                     Delta  Delay  
        --------                       ---------                                                     -----  -----  
        fir:core/reg(MAC:acc#11.itm.1) mgc_reg_pos_30_0_0_1_1_0_0                                    0.0000 0.0000 
        fir:core/MAC:acc#11.itm.1                                                                    0.0000 0.0000 
        fir:core/MAC:acc#22            mgc_addc_30_0_30_0_30                                         2.5484 2.5484 
        fir:core/MAC:acc#22.itm                                                                      0.0000 2.5484 
        fir:core/MAC:acc#28            mgc_addc_30_0_30_0_30                                         2.5484 5.0969 
        fir:core/MAC:acc#28.itm                                                                      0.0000 5.0969 
        fir:core/MAC:acc#31            mgc_addc_30_0_30_0_30                                         2.5484 7.6453 
        fir:core/MAC:acc#31.itm                                                                      0.0000 7.6453 
        fir:core/reg(MAC:acc#31.itm.1) mgc_reg_pos_30_0_0_1_1_0_0                                    0.0000 7.6453 
                                                                                                                   
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                             Port                               Slack (Delay) Messages 
      ------------------------------------ -------------------------------- ------- ------- --------
      fir:core/reg(out1:rsc.triosy:obj.ld) main.stage_0.3                   10.0000  0.0000          
      fir:core/reg(out1:rsci.idat)         MAC:slc(MAC-32:acc#1)(29-14).itm  7.4516  2.5484          
      fir:core/reg(MAC:acc#31.itm.1)       MAC:acc#31.itm                    2.3547  7.6453          
      fir:core/reg(MAC:acc.itm.1)          MAC:acc.itm                       2.3547  7.6453          
      fir:core/reg(in1:rsc.triosy:obj.ld)  1#8                              10.0000  0.0000          
      fir:core/reg(main.stage_0.3)         reg(in1:rsc.triosy:obj.ld).cse   10.0000  0.0000          
      fir:core/reg(MAC:acc#9.itm.1)        MAC:acc#9.itm                     2.8516  7.1484          
      fir:core/reg(MAC:acc#8.itm.1)        MAC:acc#8.itm                     2.8516  7.1484          
      fir:core/reg(MAC:acc#7.itm.1)        MAC:acc#7.itm                     2.8516  7.1484          
      fir:core/reg(MAC:acc#6.itm.1)        MAC:acc#6.itm                     2.8516  7.1484          
      fir:core/reg(MAC:acc#5.itm.1)        MAC:acc#5.itm                     2.8516  7.1484          
      fir:core/reg(MAC:acc#4.itm.1)        MAC:acc#4.itm                     2.8516  7.1484          
      fir:core/reg(MAC:acc#3.itm.1)        MAC:acc#3.itm                     2.8516  7.1484          
      fir:core/reg(MAC:acc#18.itm.1)       MAC:acc#18.itm                    2.8516  7.1484          
      fir:core/reg(MAC:acc#17.itm.1)       MAC:acc#17.itm                    2.8516  7.1484          
      fir:core/reg(MAC:acc#16.itm.1)       MAC:acc#16.itm                    2.8516  7.1484          
      fir:core/reg(MAC:acc#15.itm.1)       MAC:acc#15.itm                    2.8516  7.1484          
      fir:core/reg(MAC:acc#14.itm.1)       MAC:acc#14.itm                    2.8516  7.1484          
      fir:core/reg(MAC:acc#13.itm.1)       MAC:acc#13.itm                    2.8516  7.1484          
      fir:core/reg(MAC:acc#12.itm.1)       MAC:acc#12.itm                    2.8516  7.1484          
      fir:core/reg(MAC:acc#11.itm.1)       MAC:acc#11.itm                    2.8516  7.1484          
      fir:core/reg(MAC:acc#10.itm.1)       MAC:acc#10.itm                    2.8516  7.1484          
      fir:core/reg(MAC:asn#89)             MAC:asn#88.itm                    2.8516  7.1484          
      fir:core/reg(MAC:asn#90)             MAC:asn#89.itm                    2.8516  7.1484          
      fir:core/reg(MAC:asn#87)             MAC:asn#86.itm                    2.8516  7.1484          
      fir:core/reg(MAC:asn#88)             MAC:asn#87.itm                    2.8516  7.1484          
      fir:core/reg(MAC:asn#85)             MAC:asn#84.itm                    2.8516  7.1484          
      fir:core/reg(MAC:asn#86)             MAC:asn#85.itm                    2.8516  7.1484          
      fir:core/reg(MAC:asn#83)             MAC:asn#82.itm                    2.8516  7.1484          
      fir:core/reg(MAC:asn#84)             MAC:asn#83.itm                    2.8516  7.1484          
      fir:core/reg(MAC:asn#81)             MAC:asn#80.itm                    2.8516  7.1484          
      fir:core/reg(MAC:asn#82)             MAC:asn#81.itm                    2.8516  7.1484          
      fir:core/reg(MAC:asn#79)             MAC:asn#78.itm                    2.8516  7.1484          
      fir:core/reg(MAC:asn#80)             MAC:asn#79.itm                    2.8516  7.1484          
      fir:core/reg(MAC:asn#77)             MAC:asn#76.itm                    2.8516  7.1484          
      fir:core/reg(MAC:asn#78)             MAC:asn#77.itm                    2.8516  7.1484          
      fir:core/reg(MAC:asn#75)             MAC:asn#74.itm                    2.8516  7.1484          
      fir:core/reg(MAC:asn#76)             MAC:asn#75.itm                    2.8516  7.1484          
      fir:core/reg(MAC:asn#73)             MAC:asn#72.itm                    2.8516  7.1484          
      fir:core/reg(MAC:asn#74)             MAC:asn#73.itm                    2.8516  7.1484          
      fir:core/reg(MAC:asn#71)             MAC:asn#70.itm                    2.8516  7.1484          
      fir:core/reg(MAC:asn#72)             MAC:asn#71.itm                    2.8516  7.1484          
      fir:core/reg(MAC:asn#69)             MAC:asn#68.itm                    2.8516  7.1484          
      fir:core/reg(MAC:asn#70)             MAC:asn#69.itm                    2.8516  7.1484          
      fir:core/reg(MAC:asn#67)             MAC:asn#66.itm                    2.8516  7.1484          
      fir:core/reg(MAC:asn#68)             MAC:asn#67.itm                    2.8516  7.1484          
      fir:core/reg(MAC:asn#65)             MAC:asn#64.itm                    2.8516  7.1484          
      fir:core/reg(MAC:asn#66)             MAC:asn#65.itm                    2.8516  7.1484          
      fir:core/reg(MAC:asn#63)             MAC:asn#62.itm                    2.8516  7.1484          
      fir:core/reg(MAC:asn#64)             MAC:asn#63.itm                    2.8516  7.1484          
      fir:core/reg(regs(1))                regs(0).sva                       2.8516  7.1484          
      fir:core/reg(MAC:asn#62)             regs(1).sva                       2.8516  7.1484          
      fir:core/reg(regs(0))                in1:rsci.idat                     2.8516  7.1484          
      fir                                  coeffs:rsc.triosy.lz             10.0000  0.0000          
      fir                                  in1:rsc.triosy.lz                10.0000  0.0000          
      fir                                  out1:rsc.dat                     10.0000  0.0000          
      fir                                  out1:rsc.triosy.lz               10.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   30    31 
    mul                          
    -                   30    32 
    read_port                    
    -                  512     1 
    -                   16     1 
    read_sync                    
    -                    0     3 
    reg                          
    -                   30    18 
    -                   16    32 
    -                    1     3 
    write_port                   
    -                    0     1 
    
  End of Report
