--------------------
Cycle:1

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]

Data
212:1	2	3	4	5	7	8
--------------------
Cycle:2

Pre-Issue Buffer:
	Entry 0:	[ADDI	R0, R1, #5]
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10010001000000000001010000100000,00010100000000000000000000001110>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]

Data
212:1	2	3	4	5	7	8
--------------------
Cycle:3

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[ADDI	R0, R1, #5]
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10010001000000000001010000100000,00010100000000000000000000001110>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]

Data
212:1	2	3	4	5	7	8
--------------------
Cycle:4

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:	[ADDI	R0, R1, #5]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10010001000000000001010000100000,00010100000000000000000000001110>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=1
	Entry 0:[(1,0,4)<00010100000000000000000000000010,00010111111111111111111111110011>]
	Entry 1:[(0,0,0)<0,0>]

Data
212:1	2	3	4	5	7	8
--------------------
Cycle:5

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	5	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10010001000000000001010000100000,00010100000000000000000000001110>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=1
	Entry 0:[(1,0,4)<00010100000000000000000000000010,00010111111111111111111111110011>]
	Entry 1:[(0,0,0)<0,0>]

Data
212:1	2	3	4	5	7	8
--------------------
Cycle:6

Pre-Issue Buffer:
	Entry 0:	[ADDI	R4, R5, #-10]
	Entry 1:	[ADD	R3, R4, R0]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	5	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10010001000000000001010000100000,00010100000000000000000000001110>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10010001001111111101100010100100,10001011000000000000000010000011>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=1
	Entry 0:[(1,0,4)<00010100000000000000000000000010,00010111111111111111111111110011>]
	Entry 1:[(0,0,0)<0,0>]

Data
212:1	2	3	4	5	7	8
--------------------
Cycle:7

Pre-Issue Buffer:
	Entry 0:	[ADD	R3, R4, R0]
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[ADDI	R4, R5, #-10]
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	5	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10010001000000000001010000100000,00010100000000000000000000001110>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10010001001111111101100010100100,10001011000000000000000010000011>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=1
	Entry 0:[(1,0,4)<00010100000000000000000000000010,00010111111111111111111111110011>]
	Entry 1:[(0,0,0)<0,0>]

Data
212:1	2	3	4	5	7	8
--------------------
Cycle:8

Pre-Issue Buffer:
	Entry 0:	[ADD	R3, R4, R0]
	Entry 1:	[SUB	R2, R0, R3]
	Entry 2:	[SUBI	R1, R2, #-20]
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:	[ADDI	R4, R5, #-10]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	5	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10010001000000000001010000100000,00010100000000000000000000001110>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10010001001111111101100010100100,10001011000000000000000010000011>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=1
	Entry 0:[(1,0,3)<11001011000000110000000000000010,11010001001111111011000001000001>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=1
	Entry 0:[(1,0,4)<00010100000000000000000000000010,00010111111111111111111111110011>]
	Entry 1:[(0,0,0)<0,0>]

Data
212:1	2	3	4	5	7	8
--------------------
Cycle:9

Pre-Issue Buffer:
	Entry 0:	[SUB	R2, R0, R3]
	Entry 1:	[SUBI	R1, R2, #-20]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[ADD	R3, R4, R0]
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	5	0	0	0	-10	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10010001000000000001010000100000,00010100000000000000000000001110>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10010001001111111101100010100100,10001011000000000000000010000011>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=1
	Entry 0:[(1,0,3)<11001011000000110000000000000010,11010001001111111011000001000001>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=1
	Entry 0:[(1,0,4)<00010100000000000000000000000010,00010111111111111111111111110011>]
	Entry 1:[(0,0,0)<0,0>]

Data
212:1	2	3	4	5	7	8
--------------------
Cycle:10

Pre-Issue Buffer:
	Entry 0:	[SUB	R2, R0, R3]
	Entry 1:	[SUBI	R1, R2, #-20]
	Entry 2:	[ADDI	R6, R1, #44]
	Entry 3:	[AND	R7, R6, R0]
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:	[ADD	R3, R4, R0]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	5	0	0	0	-10	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10010001000000000001010000100000,00010100000000000000000000001110>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10010001001111111101100010100100,10001011000000000000000010000011>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=1
	Entry 0:[(1,0,3)<11001011000000110000000000000010,11010001001111111011000001000001>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=0
	Entry 0:[(1,0,4)<00010100000000000000000000000010,00010111111111111111111111110011>]
	Entry 1:[(1,0,3)<10010001000000001011000000100110,10001010000000000000000011000111>]

Data
212:1	2	3	4	5	7	8
--------------------
Cycle:11

Pre-Issue Buffer:
	Entry 0:	[SUBI	R1, R2, #-20]
	Entry 1:	[ADDI	R6, R1, #44]
	Entry 2:	[AND	R7, R6, R0]
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[SUB	R2, R0, R3]
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	5	0	0	-5	-10	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10010001000000000001010000100000,00010100000000000000000000001110>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10010001001111111101100010100100,10001011000000000000000010000011>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=1
	Entry 0:[(1,0,3)<11001011000000110000000000000010,11010001001111111011000001000001>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=0
	Entry 0:[(1,0,4)<00010100000000000000000000000010,00010111111111111111111111110011>]
	Entry 1:[(1,0,3)<10010001000000001011000000100110,10001010000000000000000011000111>]

Data
212:1	2	3	4	5	7	8
--------------------
Cycle:12

Pre-Issue Buffer:
	Entry 0:	[SUBI	R1, R2, #-20]
	Entry 1:	[ADDI	R6, R1, #44]
	Entry 2:	[AND	R7, R6, R0]
	Entry 3:	[ORR	R8, R6, R0]
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:	[SUB	R2, R0, R3]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	5	0	0	-5	-10	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10010001000000000001010000100000,00010100000000000000000000001110>]
	Entry 1:[(1,0,4)<10101010000000000000000011001000,11101010000000000000000011001001>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10010001001111111101100010100100,10001011000000000000000010000011>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=1
	Entry 0:[(1,0,3)<11001011000000110000000000000010,11010001001111111011000001000001>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=0
	Entry 0:[(1,0,4)<00010100000000000000000000000010,00010111111111111111111111110011>]
	Entry 1:[(1,0,3)<10010001000000001011000000100110,10001010000000000000000011000111>]

Data
212:1	2	3	4	5	7	8
--------------------
Cycle:13

Pre-Issue Buffer:
	Entry 0:	[ADDI	R6, R1, #44]
	Entry 1:	[AND	R7, R6, R0]
	Entry 2:	[ORR	R8, R6, R0]
	Entry 3:	[EOR	R9, R6, R0]
Pre_ALU Queue:
	Entry 0:	[SUBI	R1, R2, #-20]
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	5	0	10	-5	-10	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10010001000000000001010000100000,00010100000000000000000000001110>]
	Entry 1:[(1,0,4)<10101010000000000000000011001000,11101010000000000000000011001001>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10010001001111111101100010100100,10001011000000000000000010000011>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=1
	Entry 0:[(1,0,3)<11001011000000110000000000000010,11010001001111111011000001000001>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=0
	Entry 0:[(1,0,4)<00010100000000000000000000000010,00010111111111111111111111110011>]
	Entry 1:[(1,0,3)<10010001000000001011000000100110,10001010000000000000000011000111>]

Data
212:1	2	3	4	5	7	8
--------------------
Cycle:14

Pre-Issue Buffer:
	Entry 0:	[ADDI	R6, R1, #44]
	Entry 1:	[AND	R7, R6, R0]
	Entry 2:	[ORR	R8, R6, R0]
	Entry 3:	[EOR	R9, R6, R0]
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:	[SUBI	R1, R2, #-20]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	5	0	10	-5	-10	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10010001000000000001010000100000,00010100000000000000000000001110>]
	Entry 1:[(1,0,4)<10101010000000000000000011001000,11101010000000000000000011001001>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10010001001111111101100010100100,10001011000000000000000010000011>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=1
	Entry 0:[(1,0,3)<11001011000000110000000000000010,11010001001111111011000001000001>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=0
	Entry 0:[(1,0,4)<00010100000000000000000000000010,00010111111111111111111111110011>]
	Entry 1:[(1,0,3)<10010001000000001011000000100110,10001010000000000000000011000111>]

Data
212:1	2	3	4	5	7	8
--------------------
Cycle:15

Pre-Issue Buffer:
	Entry 0:	[AND	R7, R6, R0]
	Entry 1:	[ORR	R8, R6, R0]
	Entry 2:	[EOR	R9, R6, R0]
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[ADDI	R6, R1, #44]
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	5	30	10	-5	-10	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10010001000000000001010000100000,00010100000000000000000000001110>]
	Entry 1:[(1,0,4)<10101010000000000000000011001000,11101010000000000000000011001001>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10010001001111111101100010100100,10001011000000000000000010000011>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=1
	Entry 0:[(1,0,3)<11001011000000110000000000000010,11010001001111111011000001000001>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=0
	Entry 0:[(1,0,4)<00010100000000000000000000000010,00010111111111111111111111110011>]
	Entry 1:[(1,0,3)<10010001000000001011000000100110,10001010000000000000000011000111>]

Data
212:1	2	3	4	5	7	8
--------------------
Cycle:16

Pre-Issue Buffer:
	Entry 0:	[AND	R7, R6, R0]
	Entry 1:	[ORR	R8, R6, R0]
	Entry 2:	[EOR	R9, R6, R0]
	Entry 3:	[MOVZ	R10, 255, LSL 16]
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:	[ADDI	R6, R1, #44]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	5	30	10	-5	-10	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10010001000000000001010000100000,00010100000000000000000000001110>]
	Entry 1:[(1,0,4)<10101010000000000000000011001000,11101010000000000000000011001001>]
Set 1: LRU=0
	Entry 0:[(1,0,3)<10010001001111111101100010100100,10001011000000000000000010000011>]
	Entry 1:[(1,0,4)<11010010101000000001111111101010,11010010100000000001111111101010>]
Set 2: LRU=1
	Entry 0:[(1,0,3)<11001011000000110000000000000010,11010001001111111011000001000001>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=0
	Entry 0:[(1,0,4)<00010100000000000000000000000010,00010111111111111111111111110011>]
	Entry 1:[(1,0,3)<10010001000000001011000000100110,10001010000000000000000011000111>]

Data
212:1	2	3	4	5	7	8
--------------------
Cycle:17

Pre-Issue Buffer:
	Entry 0:	[EOR	R9, R6, R0]
	Entry 1:	[MOVZ	R10, 255, LSL 16]
	Entry 2:	[MOVZ	R10, 255, LSL 0]
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[AND	R7, R6, R0]
	Entry 1:	[ORR	R8, R6, R0]
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	5	30	10	-5	-10	0	74	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10010001000000000001010000100000,00010100000000000000000000001110>]
	Entry 1:[(1,0,4)<10101010000000000000000011001000,11101010000000000000000011001001>]
Set 1: LRU=0
	Entry 0:[(1,0,3)<10010001001111111101100010100100,10001011000000000000000010000011>]
	Entry 1:[(1,0,4)<11010010101000000001111111101010,11010010100000000001111111101010>]
Set 2: LRU=1
	Entry 0:[(1,0,3)<11001011000000110000000000000010,11010001001111111011000001000001>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=0
	Entry 0:[(1,0,4)<00010100000000000000000000000010,00010111111111111111111111110011>]
	Entry 1:[(1,0,3)<10010001000000001011000000100110,10001010000000000000000011000111>]

Data
212:1	2	3	4	5	7	8
--------------------
Cycle:18

Pre-Issue Buffer:
	Entry 0:	[MOVZ	R10, 255, LSL 16]
	Entry 1:	[MOVZ	R10, 255, LSL 0]
	Entry 2:	[MOVK	R11, 1000, LSL 32]
	Entry 3:	[MOVK	R11, 1000, LSL 0]
Pre_ALU Queue:
	Entry 0:	[ORR	R8, R6, R0]
	Entry 1:	[EOR	R9, R6, R0]
Post_ALU Queue:
	Entry 0:	[AND	R7, R6, R0]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	5	30	10	-5	-10	0	74	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10010001000000000001010000100000,00010100000000000000000000001110>]
	Entry 1:[(1,0,4)<10101010000000000000000011001000,11101010000000000000000011001001>]
Set 1: LRU=0
	Entry 0:[(1,0,3)<10010001001111111101100010100100,10001011000000000000000010000011>]
	Entry 1:[(1,0,4)<11010010101000000001111111101010,11010010100000000001111111101010>]
Set 2: LRU=0
	Entry 0:[(1,0,3)<11001011000000110000000000000010,11010001001111111011000001000001>]
	Entry 1:[(1,0,4)<11110010110000000111110100001011,11110010100000000111110100001011>]
Set 3: LRU=0
	Entry 0:[(1,0,4)<00010100000000000000000000000010,00010111111111111111111111110011>]
	Entry 1:[(1,0,3)<10010001000000001011000000100110,10001010000000000000000011000111>]

Data
212:1	2	3	4	5	7	8
--------------------
Cycle:19

Pre-Issue Buffer:
	Entry 0:	[MOVZ	R10, 255, LSL 0]
	Entry 1:	[MOVK	R11, 1000, LSL 32]
	Entry 2:	[MOVK	R11, 1000, LSL 0]
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[EOR	R9, R6, R0]
	Entry 1:	[MOVZ	R10, 255, LSL 16]
Post_ALU Queue:
	Entry 0:	[ORR	R8, R6, R0]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	5	30	10	-5	-10	0	74	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10010001000000000001010000100000,00010100000000000000000000001110>]
	Entry 1:[(1,0,4)<10101010000000000000000011001000,11101010000000000000000011001001>]
Set 1: LRU=0
	Entry 0:[(1,0,3)<10010001001111111101100010100100,10001011000000000000000010000011>]
	Entry 1:[(1,0,4)<11010010101000000001111111101010,11010010100000000001111111101010>]
Set 2: LRU=0
	Entry 0:[(1,0,3)<11001011000000110000000000000010,11010001001111111011000001000001>]
	Entry 1:[(1,0,4)<11110010110000000111110100001011,11110010100000000111110100001011>]
Set 3: LRU=1
	Entry 0:[(1,0,4)<00010100000000000000000000000010,00010111111111111111111111110011>]
	Entry 1:[(1,0,3)<10010001000000001011000000100110,10001010000000000000000011000111>]

Data
212:1	2	3	4	5	7	8
--------------------
Cycle:20

Pre-Issue Buffer:
	Entry 0:	[MOVZ	R10, 255, LSL 0]
	Entry 1:	[MOVK	R11, 1000, LSL 0]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[MOVZ	R10, 255, LSL 16]
	Entry 1:	[MOVK	R11, 1000, LSL 32]
Post_ALU Queue:
	Entry 0:	[EOR	R9, R6, R0]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	5	30	10	-5	-10	0	74	0
R08:	79	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10010001000000000001010000100000,00010100000000000000000000001110>]
	Entry 1:[(1,0,4)<10101010000000000000000011001000,11101010000000000000000011001001>]
Set 1: LRU=0
	Entry 0:[(1,0,3)<10010001001111111101100010100100,10001011000000000000000010000011>]
	Entry 1:[(1,0,4)<11010010101000000001111111101010,11010010100000000001111111101010>]
Set 2: LRU=0
	Entry 0:[(1,0,3)<11001011000000110000000000000010,11010001001111111011000001000001>]
	Entry 1:[(1,0,4)<11110010110000000111110100001011,11110010100000000111110100001011>]
Set 3: LRU=1
	Entry 0:[(1,0,4)<00010100000000000000000000000010,00010111111111111111111111110011>]
	Entry 1:[(1,0,3)<10010001000000001011000000100110,10001010000000000000000011000111>]

Data
212:1	2	3	4	5	7	8
--------------------
Cycle:21

Pre-Issue Buffer:
	Entry 0:	[MOVZ	R10, 255, LSL 0]
	Entry 1:	[MOVK	R11, 1000, LSL 0]
	Entry 2:	[ADDI	R12, R12, #200]
	Entry 3:	[STUR	R12, [R12, #40]]
Pre_ALU Queue:
	Entry 0:	[MOVK	R11, 1000, LSL 32]
	Entry 1:
Post_ALU Queue:
	Entry 0:	[MOVZ	R10, 255, LSL 16]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	5	30	10	-5	-10	0	74	0
R08:	79	79	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,5)<10010001000000110010000110001100,11111000000000101000000110001100>]
	Entry 1:[(1,0,4)<10101010000000000000000011001000,11101010000000000000000011001001>]
Set 1: LRU=0
	Entry 0:[(1,0,3)<10010001001111111101100010100100,10001011000000000000000010000011>]
	Entry 1:[(1,0,4)<11010010101000000001111111101010,11010010100000000001111111101010>]
Set 2: LRU=0
	Entry 0:[(1,0,3)<11001011000000110000000000000010,11010001001111111011000001000001>]
	Entry 1:[(1,0,4)<11110010110000000111110100001011,11110010100000000111110100001011>]
Set 3: LRU=1
	Entry 0:[(1,0,4)<00010100000000000000000000000010,00010111111111111111111111110011>]
	Entry 1:[(1,0,3)<10010001000000001011000000100110,10001010000000000000000011000111>]

Data
212:1	2	3	4	5	7	8
--------------------
Cycle:22

Pre-Issue Buffer:
	Entry 0:	[MOVK	R11, 1000, LSL 0]
	Entry 1:	[STUR	R12, [R12, #40]]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[MOVZ	R10, 255, LSL 0]
	Entry 1:	[ADDI	R12, R12, #200]
Post_ALU Queue:
	Entry 0:	[MOVK	R11, 1000, LSL 32]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	5	30	10	-5	-10	0	74	0
R08:	79	79	16711680	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,5)<10010001000000110010000110001100,11111000000000101000000110001100>]
	Entry 1:[(1,0,4)<10101010000000000000000011001000,11101010000000000000000011001001>]
Set 1: LRU=0
	Entry 0:[(1,0,3)<10010001001111111101100010100100,10001011000000000000000010000011>]
	Entry 1:[(1,0,4)<11010010101000000001111111101010,11010010100000000001111111101010>]
Set 2: LRU=0
	Entry 0:[(1,0,3)<11001011000000110000000000000010,11010001001111111011000001000001>]
	Entry 1:[(1,0,4)<11110010110000000111110100001011,11110010100000000111110100001011>]
Set 3: LRU=1
	Entry 0:[(1,0,4)<00010100000000000000000000000010,00010111111111111111111111110011>]
	Entry 1:[(1,0,3)<10010001000000001011000000100110,10001010000000000000000011000111>]

Data
212:1	2	3	4	5	7	8
--------------------
Cycle:23

Pre-Issue Buffer:
	Entry 0:	[STUR	R12, [R12, #40]]
	Entry 1:	[LDUR	R13, [R12, #40]]
	Entry 2:	[LSL	R10, R10, #4]
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[ADDI	R12, R12, #200]
	Entry 1:	[MOVK	R11, 1000, LSL 0]
Post_ALU Queue:
	Entry 0:	[MOVZ	R10, 255, LSL 0]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	5	30	10	-5	-10	0	74	0
R08:	79	79	16711680	4294967296000	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,5)<10010001000000110010000110001100,11111000000000101000000110001100>]
	Entry 1:[(1,0,4)<10101010000000000000000011001000,11101010000000000000000011001001>]
Set 1: LRU=1
	Entry 0:[(1,0,5)<11111000010000101000000110001101,11010011011000000001000101001010>]
	Entry 1:[(1,0,4)<11010010101000000001111111101010,11010010100000000001111111101010>]
Set 2: LRU=0
	Entry 0:[(1,0,3)<11001011000000110000000000000010,11010001001111111011000001000001>]
	Entry 1:[(1,0,4)<11110010110000000111110100001011,11110010100000000111110100001011>]
Set 3: LRU=1
	Entry 0:[(1,0,4)<00010100000000000000000000000010,00010111111111111111111111110011>]
	Entry 1:[(1,0,3)<10010001000000001011000000100110,10001010000000000000000011000111>]

Data
212:1	2	3	4	5	7	8
--------------------
Cycle:24

Pre-Issue Buffer:
	Entry 0:	[STUR	R12, [R12, #40]]
	Entry 1:	[LDUR	R13, [R12, #40]]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[MOVK	R11, 1000, LSL 0]
	Entry 1:	[LSL	R10, R10, #4]
Post_ALU Queue:
	Entry 0:	[ADDI	R12, R12, #200]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	5	30	10	-5	-10	0	74	0
R08:	79	79	255	4294967296000	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,5)<10010001000000110010000110001100,11111000000000101000000110001100>]
	Entry 1:[(1,0,4)<10101010000000000000000011001000,11101010000000000000000011001001>]
Set 1: LRU=1
	Entry 0:[(1,0,5)<11111000010000101000000110001101,11010011011000000001000101001010>]
	Entry 1:[(1,0,4)<11010010101000000001111111101010,11010010100000000001111111101010>]
Set 2: LRU=0
	Entry 0:[(1,0,3)<11001011000000110000000000000010,11010001001111111011000001000001>]
	Entry 1:[(1,0,4)<11110010110000000111110100001011,11110010100000000111110100001011>]
Set 3: LRU=1
	Entry 0:[(1,0,4)<00010100000000000000000000000010,00010111111111111111111111110011>]
	Entry 1:[(1,0,3)<10010001000000001011000000100110,10001010000000000000000011000111>]

Data
212:1	2	3	4	5	7	8
--------------------
Cycle:25

Pre-Issue Buffer:
	Entry 0:	[LDUR	R13, [R12, #40]]
	Entry 1:	[ASR	R4, R4, #2]
	Entry 2:	[LSR	R6, R6, #2]
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[LSL	R10, R10, #4]
	Entry 1:
Post_ALU Queue:
	Entry 0:	[MOVK	R11, 1000, LSL 0]
Pre_MEM Queue:
	Entry 0:	[STUR	R12, [R12, #40]]
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	5	30	10	-5	-10	0	74	0
R08:	79	79	255	4294967296000	200	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,5)<10010001000000110010000110001100,11111000000000101000000110001100>]
	Entry 1:[(1,0,4)<10101010000000000000000011001000,11101010000000000000000011001001>]
Set 1: LRU=1
	Entry 0:[(1,0,5)<11111000010000101000000110001101,11010011011000000001000101001010>]
	Entry 1:[(1,0,4)<11010010101000000001111111101010,11010010100000000001111111101010>]
Set 2: LRU=1
	Entry 0:[(1,0,5)<11010011100000000000100010000100,11010011010000000000100011000110>]
	Entry 1:[(1,0,4)<11110010110000000111110100001011,11110010100000000111110100001011>]
Set 3: LRU=1
	Entry 0:[(1,0,4)<00010100000000000000000000000010,00010111111111111111111111110011>]
	Entry 1:[(1,0,3)<10010001000000001011000000100110,10001010000000000000000011000111>]

Data
212:1	2	3	4	5	7	8
--------------------
Cycle:26

Pre-Issue Buffer:
	Entry 0:	[LDUR	R13, [R12, #40]]
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[ASR	R4, R4, #2]
	Entry 1:	[LSR	R6, R6, #2]
Post_ALU Queue:
	Entry 0:	[LSL	R10, R10, #4]
Pre_MEM Queue:
	Entry 0:	[STUR	R12, [R12, #40]]
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	5	30	10	-5	-10	0	74	0
R08:	79	79	255	4294967297000	200	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,5)<10010001000000110010000110001100,11111000000000101000000110001100>]
	Entry 1:[(1,0,4)<10101010000000000000000011001000,11101010000000000000000011001001>]
Set 1: LRU=1
	Entry 0:[(1,0,5)<11111000010000101000000110001101,11010011011000000001000101001010>]
	Entry 1:[(1,0,4)<11010010101000000001111111101010,11010010100000000001111111101010>]
Set 2: LRU=1
	Entry 0:[(1,0,5)<11010011100000000000100010000100,11010011010000000000100011000110>]
	Entry 1:[(1,0,4)<11110010110000000111110100001011,11110010100000000111110100001011>]
Set 3: LRU=1
	Entry 0:[(1,0,4)<00010100000000000000000000000010,00010111111111111111111111110011>]
	Entry 1:[(1,0,3)<10010001000000001011000000100110,10001010000000000000000011000111>]

Data
212:1	2	3	4	5	7	8	0
244:0	0	0	0	0	0	0	0
276:0	0	0	0	0	0	0	0
308:0	0	0	0	0	0	0	0
340:0	0	0	0	0	0
--------------------
Cycle:27

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[LSR	R6, R6, #2]
	Entry 1:
Post_ALU Queue:
	Entry 0:	[ASR	R4, R4, #2]
Pre_MEM Queue:
	Entry 0:	[LDUR	R13, [R12, #40]]
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	5	30	10	-5	-10	0	74	0
R08:	79	79	4080	4294967297000	200	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,5)<10010001000000110010000110001100,11111000000000101000000110001100>]
	Entry 1:[(1,0,4)<10101010000000000000000011001000,11101010000000000000000011001001>]
Set 1: LRU=0
	Entry 0:[(1,0,5)<11111000010000101000000110001101,11010011011000000001000101001010>]
	Entry 1:[(1,1,11)<200,0>]
Set 2: LRU=1
	Entry 0:[(1,0,5)<11010011100000000000100010000100,11010011010000000000100011000110>]
	Entry 1:[(1,0,4)<11110010110000000111110100001011,11110010100000000111110100001011>]
Set 3: LRU=0
	Entry 0:[(1,0,4)<00010100000000000000000000000010,00010111111111111111111111110011>]
	Entry 1:[(1,0,5)<00010100000000000000000000000010,00010100000000000000000000000100>]

Data
212:1	2	3	4	5	7	8	0
244:0	0	0	0	0	0	0	0
276:0	0	0	0	0	0	0	0
308:0	0	0	0	0	0	0	0
340:0	0	0	0	0	0
--------------------
Cycle:28

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:	[LSR	R6, R6, #2]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:	[LDUR	R13, [R12, #40]]

Registers
R00:	5	30	10	-5	-3	0	74	0
R08:	79	79	4080	4294967297000	200	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,5)<10010001000000110010000110001100,11111000000000101000000110001100>]
	Entry 1:[(1,0,4)<10101010000000000000000011001000,11101010000000000000000011001001>]
Set 1: LRU=0
	Entry 0:[(1,0,5)<11111000010000101000000110001101,11010011011000000001000101001010>]
	Entry 1:[(1,1,11)<200,0>]
Set 2: LRU=1
	Entry 0:[(1,0,5)<11010011100000000000100010000100,11010011010000000000100011000110>]
	Entry 1:[(1,0,4)<11110010110000000111110100001011,11110010100000000111110100001011>]
Set 3: LRU=0
	Entry 0:[(1,0,4)<00010100000000000000000000000010,00010111111111111111111111110011>]
	Entry 1:[(1,0,5)<00010100000000000000000000000010,00010100000000000000000000000100>]

Data
212:1	2	3	4	5	7	8	0
244:0	0	0	0	0	0	0	0
276:0	0	0	0	0	0	0	0
308:0	0	0	0	0	0	0	0
340:0	0	0	0	0	0
--------------------
Cycle:29

Pre-Issue Buffer:
	Entry 0:	[SUBI	R0, R0, #1]
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	5	30	10	-5	-3	0	18	0
R08:	79	79	4080	4294967297000	200	200	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,5)<10010001000000110010000110001100,11111000000000101000000110001100>]
	Entry 1:[(1,0,6)<11010001000000000000010000000000,10110101111111111111111111100000>]
Set 1: LRU=0
	Entry 0:[(1,0,5)<11111000010000101000000110001101,11010011011000000001000101001010>]
	Entry 1:[(1,1,11)<200,0>]
Set 2: LRU=1
	Entry 0:[(1,0,5)<11010011100000000000100010000100,11010011010000000000100011000110>]
	Entry 1:[(1,0,4)<11110010110000000111110100001011,11110010100000000111110100001011>]
Set 3: LRU=0
	Entry 0:[(1,0,4)<00010100000000000000000000000010,00010111111111111111111111110011>]
	Entry 1:[(1,0,5)<00010100000000000000000000000010,00010100000000000000000000000100>]

Data
212:1	2	3	4	5	7	8	0
244:0	0	0	0	0	0	0	0
276:0	0	0	0	0	0	0	0
308:0	0	0	0	0	0	0	0
340:0	0	0	0	0	0
--------------------
Cycle:30

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[SUBI	R0, R0, #1]
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	5	30	10	-5	-3	0	18	0
R08:	79	79	4080	4294967297000	200	200	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,5)<10010001000000110010000110001100,11111000000000101000000110001100>]
	Entry 1:[(1,0,6)<11010001000000000000010000000000,10110101111111111111111111100000>]
Set 1: LRU=0
	Entry 0:[(1,0,5)<11111000010000101000000110001101,11010011011000000001000101001010>]
	Entry 1:[(1,1,11)<200,0>]
Set 2: LRU=1
	Entry 0:[(1,0,5)<11010011100000000000100010000100,11010011010000000000100011000110>]
	Entry 1:[(1,0,4)<11110010110000000111110100001011,11110010100000000111110100001011>]
Set 3: LRU=0
	Entry 0:[(1,0,4)<00010100000000000000000000000010,00010111111111111111111111110011>]
	Entry 1:[(1,0,5)<00010100000000000000000000000010,00010100000000000000000000000100>]

Data
212:1	2	3	4	5	7	8	0
244:0	0	0	0	0	0	0	0
276:0	0	0	0	0	0	0	0
308:0	0	0	0	0	0	0	0
340:0	0	0	0	0	0
--------------------
Cycle:31

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:	[SUBI	R0, R0, #1]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	5	30	10	-5	-3	0	18	0
R08:	79	79	4080	4294967297000	200	200	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,5)<10010001000000110010000110001100,11111000000000101000000110001100>]
	Entry 1:[(1,0,6)<11010001000000000000010000000000,10110101111111111111111111100000>]
Set 1: LRU=1
	Entry 0:[(1,0,6)<10110100111111111111111110100000,00000000000000000000000000000000>]
	Entry 1:[(1,1,11)<200,0>]
Set 2: LRU=1
	Entry 0:[(1,0,5)<11010011100000000000100010000100,11010011010000000000100011000110>]
	Entry 1:[(1,0,4)<11110010110000000111110100001011,11110010100000000111110100001011>]
Set 3: LRU=0
	Entry 0:[(1,0,4)<00010100000000000000000000000010,00010111111111111111111111110011>]
	Entry 1:[(1,0,5)<00010100000000000000000000000010,00010100000000000000000000000100>]

Data
212:1	2	3	4	5	7	8	0
244:0	0	0	0	0	0	0	0
276:0	0	0	0	0	0	0	0
308:0	0	0	0	0	0	0	0
340:0	0	0	0	0	0
--------------------
Cycle:32

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	4	30	10	-5	-3	0	18	0
R08:	79	79	4080	4294967297000	200	200	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,5)<10010001000000110010000110001100,11111000000000101000000110001100>]
	Entry 1:[(1,0,6)<11010001000000000000010000000000,10110101111111111111111111100000>]
Set 1: LRU=1
	Entry 0:[(1,0,6)<10110100111111111111111110100000,00000000000000000000000000000000>]
	Entry 1:[(1,1,11)<200,0>]
Set 2: LRU=1
	Entry 0:[(1,0,5)<11010011100000000000100010000100,11010011010000000000100011000110>]
	Entry 1:[(1,0,4)<11110010110000000111110100001011,11110010100000000111110100001011>]
Set 3: LRU=0
	Entry 0:[(1,0,4)<00010100000000000000000000000010,00010111111111111111111111110011>]
	Entry 1:[(1,0,5)<00010100000000000000000000000010,00010100000000000000000000000100>]

Data
212:1	2	3	4	5	7	8	0
244:0	0	0	0	0	0	0	0
276:0	0	0	0	0	0	0	0
308:0	0	0	0	0	0	0	0
340:0	0	0	0	0	0
--------------------
Cycle:33

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	4	30	10	-5	-3	0	18	0
R08:	79	79	4080	4294967297000	200	200	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,5)<10010001000000110010000110001100,11111000000000101000000110001100>]
	Entry 1:[(1,0,6)<11010001000000000000010000000000,10110101111111111111111111100000>]
Set 1: LRU=1
	Entry 0:[(1,0,6)<10110100111111111111111110100000,00000000000000000000000000000000>]
	Entry 1:[(1,1,11)<200,0>]
Set 2: LRU=1
	Entry 0:[(1,0,5)<11010011100000000000100010000100,11010011010000000000100011000110>]
	Entry 1:[(1,0,4)<11110010110000000111110100001011,11110010100000000111110100001011>]
Set 3: LRU=0
	Entry 0:[(1,0,4)<00010100000000000000000000000010,00010111111111111111111111110011>]
	Entry 1:[(1,0,5)<00010100000000000000000000000010,00010100000000000000000000000100>]

Data
212:1	2	3	4	5	7	8	0
244:0	0	0	0	0	0	0	0
276:0	0	0	0	0	0	0	0
308:0	0	0	0	0	0	0	0
340:0	0	0	0	0	0
--------------------
Cycle:34

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	4	30	10	-5	-3	0	18	0
R08:	79	79	4080	4294967297000	200	200	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,5)<10010001000000110010000110001100,11111000000000101000000110001100>]
	Entry 1:[(1,0,6)<11010001000000000000010000000000,10110101111111111111111111100000>]
Set 1: LRU=1
	Entry 0:[(1,0,6)<10110100111111111111111110100000,00000000000000000000000000000000>]
	Entry 1:[(1,1,11)<200,0>]
Set 2: LRU=1
	Entry 0:[(1,0,5)<11010011100000000000100010000100,11010011010000000000100011000110>]
	Entry 1:[(1,0,4)<11110010110000000111110100001011,11110010100000000111110100001011>]
Set 3: LRU=0
	Entry 0:[(1,0,4)<00010100000000000000000000000010,00010111111111111111111111110011>]
	Entry 1:[(1,0,5)<00010100000000000000000000000010,00010100000000000000000000000100>]

Data
212:1	2	3	4	5	7	8	0
244:0	0	0	0	0	0	0	0
276:0	0	0	0	0	0	0	0
308:0	0	0	0	0	0	0	0
340:0	0	0	0	0	0
--------------------
Cycle:35

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	4	30	10	-5	-3	0	18	0
R08:	79	79	4080	4294967297000	200	200	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,5)<10010001000000110010000110001100,11111000000000101000000110001100>]
	Entry 1:[(1,0,6)<11010001000000000000010000000000,10110101111111111111111111100000>]
Set 1: LRU=1
	Entry 0:[(1,0,6)<10110100111111111111111110100000,00000000000000000000000000000000>]
	Entry 1:[(1,1,11)<200,0>]
Set 2: LRU=0
	Entry 0:[(1,0,5)<11010011100000000000100010000100,11010011010000000000100011000110>]
	Entry 1:[(1,0,6)<11111110110111101111111111100111,00000000000000000000000000000001>]
Set 3: LRU=0
	Entry 0:[(1,0,4)<00010100000000000000000000000010,00010111111111111111111111110011>]
	Entry 1:[(1,0,5)<00010100000000000000000000000010,00010100000000000000000000000100>]

Data
212:1	2	3	4	5	7	8	0
244:0	0	0	0	0	0	0	0
276:0	0	0	0	0	0	0	0
308:0	0	0	0	0	0	0	0
340:0	0	0	0	0	0