// Seed: 1107118662
module module_0 (
    output uwire id_0,
    input tri1 id_1,
    input wire id_2,
    input tri1 id_3,
    output supply0 id_4,
    output wire id_5
);
  wire id_7;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    output supply1 id_2,
    input wand id_3,
    input supply0 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output tri0 id_8,
    input supply1 id_9,
    input wor id_10,
    output tri id_11
);
  assign id_8 = id_10;
  module_0(
      id_8, id_4, id_9, id_5, id_2, id_11
  );
endmodule
