Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Tue May  8 12:17:09 2018
| Host             : DESKTOP-B3RT09T running 64-bit major release  (build 9200)
| Command          : report_power -file rx_eth_tx_uart_power_routed.rpt -pb rx_eth_tx_uart_power_summary_routed.pb -rpx rx_eth_tx_uart_power_routed.rpx
| Design           : rx_eth_tx_uart
| Device           : xc7a200tfbg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.272        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.122        |
| Device Static (W)        | 0.149        |
| Total Off-Chip Power (W) | 0.006        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 84.5         |
| Junction Temperature (C) | 25.5         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.005 |        7 |       --- |             --- |
| Slice Logic    |    <0.001 |      891 |       --- |             --- |
|   LUT as Logic |    <0.001 |      304 |    133800 |            0.23 |
|   Register     |    <0.001 |      431 |    267600 |            0.16 |
|   CARRY4       |    <0.001 |       26 |     33450 |            0.08 |
|   Others       |     0.000 |       81 |       --- |             --- |
| Signals        |    <0.001 |      715 |       --- |             --- |
| Block RAM      |     0.002 |       32 |       365 |            8.77 |
| MMCM           |     0.107 |        1 |        10 |           10.00 |
| I/O            |     0.008 |       14 |       400 |            3.50 |
| Static Power   |     0.149 |          |           |                 |
| Total          |     0.272 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.040 |       0.009 |      0.031 |
| Vccaux    |       1.800 |     0.091 |       0.060 |      0.031 |
| Vcco33    |       3.300 |     0.005 |       0.000 |      0.005 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.011 |       0.006 |      0.005 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+----------------------------------------+-----------------+
| Clock              | Domain                                 | Constraint (ns) |
+--------------------+----------------------------------------+-----------------+
| PHY_RX_CLK         | PHY_RX_CLK                             |            40.0 |
| SYSCLK_P           | SYSCLK_P                               |             5.0 |
| clk_out1_pll_25MHZ | pll_25MHZ_inst/inst/clk_out1_pll_25MHZ |            40.0 |
| clk_out2_pll_25MHZ | pll_25MHZ_inst/inst/clk_out2_pll_25MHZ |            10.0 |
| clkfbout_pll_25MHZ | pll_25MHZ_inst/inst/clkfbout_pll_25MHZ |             5.0 |
+--------------------+----------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------+-----------+
| Name                                                   | Power (W) |
+--------------------------------------------------------+-----------+
| rx_eth_tx_uart                                         |     0.122 |
|   ethernet_recieve_inst                                |    <0.001 |
|   ex_rx_uart_tx_fifo_inst                              |     0.005 |
|     U0                                                 |     0.005 |
|       inst_fifo_gen                                    |     0.005 |
|         gconvfifo.rf                                   |     0.005 |
|           grf.rf                                       |     0.005 |
|             gntv_or_sync_fifo.gcx.clkx                 |     0.002 |
|               rd_pntr_cdc_inst                         |    <0.001 |
|               wr_pntr_cdc_inst                         |     0.001 |
|             gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|               gr1.gr1_int.rfwft                        |    <0.001 |
|               gras.rsts                                |    <0.001 |
|                 c0                                     |    <0.001 |
|                 c1                                     |    <0.001 |
|               rpntr                                    |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|               gwas.wsts                                |    <0.001 |
|                 c1                                     |    <0.001 |
|                 c2                                     |    <0.001 |
|               wpntr                                    |    <0.001 |
|             gntv_or_sync_fifo.mem                      |     0.003 |
|               gbm.gbmg.gbmga.ngecc.bmg                 |     0.003 |
|                 inst_blk_mem_gen                       |     0.003 |
|                   gnbram.gnativebmg.native_blk_mem_gen |     0.003 |
|                     valid.cstr                         |     0.003 |
|                       has_mux_b.B                      |    <0.001 |
|                       ramloop[0].ram.r                 |    <0.001 |
|                         prim_noinit.ram                |    <0.001 |
|                       ramloop[10].ram.r                |    <0.001 |
|                         prim_noinit.ram                |    <0.001 |
|                       ramloop[11].ram.r                |    <0.001 |
|                         prim_noinit.ram                |    <0.001 |
|                       ramloop[12].ram.r                |    <0.001 |
|                         prim_noinit.ram                |    <0.001 |
|                       ramloop[13].ram.r                |    <0.001 |
|                         prim_noinit.ram                |    <0.001 |
|                       ramloop[14].ram.r                |    <0.001 |
|                         prim_noinit.ram                |    <0.001 |
|                       ramloop[15].ram.r                |    <0.001 |
|                         prim_noinit.ram                |    <0.001 |
|                       ramloop[1].ram.r                 |    <0.001 |
|                         prim_noinit.ram                |    <0.001 |
|                       ramloop[2].ram.r                 |    <0.001 |
|                         prim_noinit.ram                |    <0.001 |
|                       ramloop[3].ram.r                 |    <0.001 |
|                         prim_noinit.ram                |    <0.001 |
|                       ramloop[4].ram.r                 |    <0.001 |
|                         prim_noinit.ram                |    <0.001 |
|                       ramloop[5].ram.r                 |    <0.001 |
|                         prim_noinit.ram                |    <0.001 |
|                       ramloop[6].ram.r                 |    <0.001 |
|                         prim_noinit.ram                |    <0.001 |
|                       ramloop[7].ram.r                 |    <0.001 |
|                         prim_noinit.ram                |    <0.001 |
|                       ramloop[8].ram.r                 |    <0.001 |
|                         prim_noinit.ram                |    <0.001 |
|                       ramloop[9].ram.r                 |    <0.001 |
|                         prim_noinit.ram                |    <0.001 |
|   pll_25MHZ_inst                                       |     0.111 |
|     inst                                               |     0.111 |
|   tx_uart_inst                                         |    <0.001 |
|     tx_bps_inst                                        |    <0.001 |
|     tx_control_inst                                    |    <0.001 |
+--------------------------------------------------------+-----------+


