Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Nov 14 01:05:53 2021
| Host         : DESKTOP-2TT0HVD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab6_timing_summary_routed.rpt -pb lab6_timing_summary_routed.pb -rpx lab6_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          24          
TIMING-18  Warning   Missing input or output delay  3           
TIMING-20  Warning   Non-clocked latch              3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: P_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: P_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -36.664     -510.213                     49                  307        0.201        0.000                      0                  307        4.500        0.000                       0                   167  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -36.664     -510.213                     49                  307        0.201        0.000                      0                  307        4.500        0.000                       0                   167  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           49  Failing Endpoints,  Worst Slack      -36.664ns,  Total Violation     -510.213ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -36.664ns  (required time - arrival time)
  Source:                 num_regB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[103][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        46.748ns  (logic 13.304ns (28.459%)  route 33.444ns (71.541%))
  Logic Levels:           57  (CARRY4=26 LUT3=3 LUT4=3 LUT5=11 LUT6=14)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.541     5.092    clk_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  num_regB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518     5.610 r  num_regB_reg[0]/Q
                         net (fo=52, routed)          0.831     6.441    B[0]
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.124     6.565 r  data[100][6]_i_34/O
                         net (fo=1, routed)           0.000     6.565    data[100][6]_i_34_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.097 r  data_reg[100][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.097    data_reg[100][6]_i_7_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  data_reg[100][6]_i_4/CO[3]
                         net (fo=102, routed)         1.341     8.552    data_reg[100][6]_i_4_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.124     8.676 r  data[100][6]_i_38/O
                         net (fo=1, routed)           0.332     9.008    data[100][6]_i_38_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.558 r  data_reg[100][6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.558    data_reg[100][6]_i_12_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.675 r  data_reg[100][6]_i_5/CO[3]
                         net (fo=66, routed)          1.080    10.755    p_15_in
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.124    10.879 r  data[100][6]_i_62/O
                         net (fo=2, routed)           0.634    11.514    data[100][6]_i_62_n_0
    SLICE_X5Y80          LUT4 (Prop_lut4_I2_O)        0.124    11.638 r  data[100][6]_i_29/O
                         net (fo=1, routed)           0.000    11.638    data[100][6]_i_29_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.170 r  data_reg[100][6]_i_6/CO[3]
                         net (fo=38, routed)          1.311    13.480    p_14_in
    SLICE_X9Y82          LUT5 (Prop_lut5_I4_O)        0.124    13.604 r  data[100][2]_i_31/O
                         net (fo=9, routed)           0.736    14.341    data[100][2]_i_31_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124    14.465 r  data[100][2]_i_14/O
                         net (fo=1, routed)           0.550    15.015    data[100][2]_i_14_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.535 r  data_reg[100][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.535    data_reg[100][2]_i_3_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.652 r  data_reg[100][2]_i_2/CO[3]
                         net (fo=77, routed)          0.938    16.589    p_13_in
    SLICE_X11Y86         LUT3 (Prop_lut3_I2_O)        0.124    16.713 r  data[101][6]_i_80/O
                         net (fo=2, routed)           0.727    17.440    data[101][6]_i_80_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I5_O)        0.124    17.564 r  data[101][6]_i_32/O
                         net (fo=1, routed)           0.352    17.916    data[101][6]_i_32_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.301 r  data_reg[101][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.301    data_reg[101][6]_i_5_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.415 r  data_reg[101][6]_i_2/CO[3]
                         net (fo=51, routed)          1.171    19.587    p_12_in
    SLICE_X7Y84          LUT5 (Prop_lut5_I4_O)        0.124    19.711 r  data[101][6]_i_60/O
                         net (fo=8, routed)           0.835    20.546    data[101][6]_i_60_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.124    20.670 r  data[101][6]_i_21/O
                         net (fo=1, routed)           0.000    20.670    data[101][6]_i_21_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.220 r  data_reg[101][6]_i_3/CO[3]
                         net (fo=78, routed)          1.226    22.446    p_11_in
    SLICE_X2Y81          LUT5 (Prop_lut5_I4_O)        0.124    22.570 r  data[101][6]_i_108/O
                         net (fo=9, routed)           0.458    23.028    data[101][6]_i_108_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.124    23.152 r  data[101][6]_i_66/O
                         net (fo=1, routed)           0.480    23.632    data[101][6]_i_66_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.139 r  data_reg[101][6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.139    data_reg[101][6]_i_23_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.253 r  data_reg[101][6]_i_4/CO[3]
                         net (fo=57, routed)          0.780    25.032    p_10_in
    SLICE_X3Y84          LUT5 (Prop_lut5_I4_O)        0.124    25.156 r  data[101][2]_i_31/O
                         net (fo=9, routed)           0.644    25.801    data[101][2]_i_31_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.124    25.925 r  data[101][2]_i_14/O
                         net (fo=1, routed)           0.657    26.581    data[101][2]_i_14_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.101 r  data_reg[101][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.101    data_reg[101][2]_i_3_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.218 r  data_reg[101][2]_i_2/CO[3]
                         net (fo=71, routed)          1.235    28.453    p_9_in
    SLICE_X2Y87          LUT3 (Prop_lut3_I2_O)        0.124    28.577 r  data[102][6]_i_43/O
                         net (fo=2, routed)           0.552    29.129    data[102][6]_i_43_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.124    29.253 r  data[102][6]_i_7/O
                         net (fo=1, routed)           0.568    29.821    data[102][6]_i_7_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    30.219 r  data_reg[102][6]_i_2/CO[3]
                         net (fo=61, routed)          0.895    31.113    p_8_in
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.124    31.237 r  data[102][6]_i_54/O
                         net (fo=4, routed)           0.598    31.835    data[102][6]_i_54_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.124    31.959 r  data[102][6]_i_15/O
                         net (fo=1, routed)           0.950    32.910    data[102][6]_i_15_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    33.306 r  data_reg[102][6]_i_3/CO[3]
                         net (fo=70, routed)          1.208    34.514    p_7_in
    SLICE_X6Y90          LUT5 (Prop_lut5_I4_O)        0.124    34.638 r  data[102][6]_i_76/O
                         net (fo=9, routed)           0.342    34.980    data[102][6]_i_76_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124    35.104 r  data[102][6]_i_27/O
                         net (fo=1, routed)           0.711    35.815    data[102][6]_i_27_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.341 r  data_reg[102][6]_i_4/CO[3]
                         net (fo=63, routed)          0.847    37.189    p_6_in
    SLICE_X9Y87          LUT5 (Prop_lut5_I4_O)        0.124    37.313 r  data[102][2]_i_31/O
                         net (fo=9, routed)           0.850    38.163    data[102][2]_i_31_n_0
    SLICE_X11Y87         LUT6 (Prop_lut6_I0_O)        0.124    38.287 r  data[102][2]_i_14/O
                         net (fo=1, routed)           0.332    38.619    data[102][2]_i_14_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    39.139 r  data_reg[102][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.139    data_reg[102][2]_i_3_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.256 r  data_reg[102][2]_i_2/CO[3]
                         net (fo=60, routed)          0.828    40.084    p_5_in__0
    SLICE_X8Y88          LUT5 (Prop_lut5_I4_O)        0.124    40.208 r  data[103][6]_i_79/O
                         net (fo=9, routed)           0.706    40.914    data[103][6]_i_79_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.124    41.038 r  data[103][6]_i_34/O
                         net (fo=1, routed)           0.332    41.370    data[103][6]_i_34_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    41.890 r  data_reg[103][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.890    data_reg[103][6]_i_5_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.007 r  data_reg[103][6]_i_2/CO[3]
                         net (fo=66, routed)          1.039    43.046    p_4_in
    SLICE_X9Y93          LUT5 (Prop_lut5_I4_O)        0.124    43.170 r  data[103][6]_i_92/O
                         net (fo=8, routed)           0.500    43.670    data[103][6]_i_92_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I0_O)        0.124    43.794 r  data[103][6]_i_48/O
                         net (fo=1, routed)           0.639    44.433    data[103][6]_i_48_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    44.837 r  data_reg[103][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.837    data_reg[103][6]_i_14_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.954 r  data_reg[103][6]_i_3/CO[3]
                         net (fo=56, routed)          1.027    45.981    p_3_in
    SLICE_X7Y91          LUT5 (Prop_lut5_I4_O)        0.124    46.105 r  data[103][6]_i_75/O
                         net (fo=5, routed)           0.566    46.671    data[103][6]_i_75_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124    46.795 r  data[103][6]_i_27/O
                         net (fo=1, routed)           0.710    47.505    data[103][6]_i_27_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    48.031 r  data_reg[103][6]_i_4/CO[3]
                         net (fo=30, routed)          1.000    49.031    data_reg[103][6]_i_4_n_0
    SLICE_X5Y91          LUT5 (Prop_lut5_I1_O)        0.124    49.155 r  data[103][2]_i_28/O
                         net (fo=2, routed)           0.164    49.319    data[103][2]_i_28_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.124    49.443 r  data[103][2]_i_13/O
                         net (fo=1, routed)           0.797    50.240    data[103][2]_i_13_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    50.638 r  data_reg[103][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.638    data_reg[103][2]_i_3_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.752 r  data_reg[103][2]_i_2/CO[3]
                         net (fo=3, routed)           0.964    51.716    p_1_in__0
    SLICE_X6Y96          LUT6 (Prop_lut6_I5_O)        0.124    51.840 r  data[103][0]_i_1/O
                         net (fo=1, routed)           0.000    51.840    data[103][0]_i_1_n_0
    SLICE_X6Y96          FDRE                                         r  data_reg[103][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.504    14.875    clk_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  data_reg[103][0]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X6Y96          FDRE (Setup_fdre_C_D)        0.077    15.176    data_reg[103][0]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -51.840    
  -------------------------------------------------------------------
                         slack                                -36.664    

Slack (VIOLATED) :        -36.657ns  (required time - arrival time)
  Source:                 num_regB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[103][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        46.745ns  (logic 13.304ns (28.461%)  route 33.441ns (71.539%))
  Logic Levels:           57  (CARRY4=26 LUT3=3 LUT4=3 LUT5=11 LUT6=14)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.541     5.092    clk_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  num_regB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518     5.610 r  num_regB_reg[0]/Q
                         net (fo=52, routed)          0.831     6.441    B[0]
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.124     6.565 r  data[100][6]_i_34/O
                         net (fo=1, routed)           0.000     6.565    data[100][6]_i_34_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.097 r  data_reg[100][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.097    data_reg[100][6]_i_7_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  data_reg[100][6]_i_4/CO[3]
                         net (fo=102, routed)         1.341     8.552    data_reg[100][6]_i_4_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.124     8.676 r  data[100][6]_i_38/O
                         net (fo=1, routed)           0.332     9.008    data[100][6]_i_38_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.558 r  data_reg[100][6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.558    data_reg[100][6]_i_12_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.675 r  data_reg[100][6]_i_5/CO[3]
                         net (fo=66, routed)          1.080    10.755    p_15_in
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.124    10.879 r  data[100][6]_i_62/O
                         net (fo=2, routed)           0.634    11.514    data[100][6]_i_62_n_0
    SLICE_X5Y80          LUT4 (Prop_lut4_I2_O)        0.124    11.638 r  data[100][6]_i_29/O
                         net (fo=1, routed)           0.000    11.638    data[100][6]_i_29_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.170 r  data_reg[100][6]_i_6/CO[3]
                         net (fo=38, routed)          1.311    13.480    p_14_in
    SLICE_X9Y82          LUT5 (Prop_lut5_I4_O)        0.124    13.604 r  data[100][2]_i_31/O
                         net (fo=9, routed)           0.736    14.341    data[100][2]_i_31_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124    14.465 r  data[100][2]_i_14/O
                         net (fo=1, routed)           0.550    15.015    data[100][2]_i_14_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.535 r  data_reg[100][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.535    data_reg[100][2]_i_3_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.652 r  data_reg[100][2]_i_2/CO[3]
                         net (fo=77, routed)          0.938    16.589    p_13_in
    SLICE_X11Y86         LUT3 (Prop_lut3_I2_O)        0.124    16.713 r  data[101][6]_i_80/O
                         net (fo=2, routed)           0.727    17.440    data[101][6]_i_80_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I5_O)        0.124    17.564 r  data[101][6]_i_32/O
                         net (fo=1, routed)           0.352    17.916    data[101][6]_i_32_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.301 r  data_reg[101][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.301    data_reg[101][6]_i_5_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.415 r  data_reg[101][6]_i_2/CO[3]
                         net (fo=51, routed)          1.171    19.587    p_12_in
    SLICE_X7Y84          LUT5 (Prop_lut5_I4_O)        0.124    19.711 r  data[101][6]_i_60/O
                         net (fo=8, routed)           0.835    20.546    data[101][6]_i_60_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.124    20.670 r  data[101][6]_i_21/O
                         net (fo=1, routed)           0.000    20.670    data[101][6]_i_21_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.220 r  data_reg[101][6]_i_3/CO[3]
                         net (fo=78, routed)          1.226    22.446    p_11_in
    SLICE_X2Y81          LUT5 (Prop_lut5_I4_O)        0.124    22.570 r  data[101][6]_i_108/O
                         net (fo=9, routed)           0.458    23.028    data[101][6]_i_108_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.124    23.152 r  data[101][6]_i_66/O
                         net (fo=1, routed)           0.480    23.632    data[101][6]_i_66_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.139 r  data_reg[101][6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.139    data_reg[101][6]_i_23_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.253 r  data_reg[101][6]_i_4/CO[3]
                         net (fo=57, routed)          0.780    25.032    p_10_in
    SLICE_X3Y84          LUT5 (Prop_lut5_I4_O)        0.124    25.156 r  data[101][2]_i_31/O
                         net (fo=9, routed)           0.644    25.801    data[101][2]_i_31_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.124    25.925 r  data[101][2]_i_14/O
                         net (fo=1, routed)           0.657    26.581    data[101][2]_i_14_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.101 r  data_reg[101][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.101    data_reg[101][2]_i_3_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.218 r  data_reg[101][2]_i_2/CO[3]
                         net (fo=71, routed)          1.235    28.453    p_9_in
    SLICE_X2Y87          LUT3 (Prop_lut3_I2_O)        0.124    28.577 r  data[102][6]_i_43/O
                         net (fo=2, routed)           0.552    29.129    data[102][6]_i_43_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.124    29.253 r  data[102][6]_i_7/O
                         net (fo=1, routed)           0.568    29.821    data[102][6]_i_7_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    30.219 r  data_reg[102][6]_i_2/CO[3]
                         net (fo=61, routed)          0.895    31.113    p_8_in
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.124    31.237 r  data[102][6]_i_54/O
                         net (fo=4, routed)           0.598    31.835    data[102][6]_i_54_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.124    31.959 r  data[102][6]_i_15/O
                         net (fo=1, routed)           0.950    32.910    data[102][6]_i_15_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    33.306 r  data_reg[102][6]_i_3/CO[3]
                         net (fo=70, routed)          1.208    34.514    p_7_in
    SLICE_X6Y90          LUT5 (Prop_lut5_I4_O)        0.124    34.638 r  data[102][6]_i_76/O
                         net (fo=9, routed)           0.342    34.980    data[102][6]_i_76_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124    35.104 r  data[102][6]_i_27/O
                         net (fo=1, routed)           0.711    35.815    data[102][6]_i_27_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.341 r  data_reg[102][6]_i_4/CO[3]
                         net (fo=63, routed)          0.847    37.189    p_6_in
    SLICE_X9Y87          LUT5 (Prop_lut5_I4_O)        0.124    37.313 r  data[102][2]_i_31/O
                         net (fo=9, routed)           0.850    38.163    data[102][2]_i_31_n_0
    SLICE_X11Y87         LUT6 (Prop_lut6_I0_O)        0.124    38.287 r  data[102][2]_i_14/O
                         net (fo=1, routed)           0.332    38.619    data[102][2]_i_14_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    39.139 r  data_reg[102][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.139    data_reg[102][2]_i_3_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.256 r  data_reg[102][2]_i_2/CO[3]
                         net (fo=60, routed)          0.828    40.084    p_5_in__0
    SLICE_X8Y88          LUT5 (Prop_lut5_I4_O)        0.124    40.208 r  data[103][6]_i_79/O
                         net (fo=9, routed)           0.706    40.914    data[103][6]_i_79_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.124    41.038 r  data[103][6]_i_34/O
                         net (fo=1, routed)           0.332    41.370    data[103][6]_i_34_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    41.890 r  data_reg[103][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.890    data_reg[103][6]_i_5_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.007 r  data_reg[103][6]_i_2/CO[3]
                         net (fo=66, routed)          1.039    43.046    p_4_in
    SLICE_X9Y93          LUT5 (Prop_lut5_I4_O)        0.124    43.170 r  data[103][6]_i_92/O
                         net (fo=8, routed)           0.500    43.670    data[103][6]_i_92_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I0_O)        0.124    43.794 r  data[103][6]_i_48/O
                         net (fo=1, routed)           0.639    44.433    data[103][6]_i_48_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    44.837 r  data_reg[103][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.837    data_reg[103][6]_i_14_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.954 r  data_reg[103][6]_i_3/CO[3]
                         net (fo=56, routed)          1.027    45.981    p_3_in
    SLICE_X7Y91          LUT5 (Prop_lut5_I4_O)        0.124    46.105 r  data[103][6]_i_75/O
                         net (fo=5, routed)           0.566    46.671    data[103][6]_i_75_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124    46.795 r  data[103][6]_i_27/O
                         net (fo=1, routed)           0.710    47.505    data[103][6]_i_27_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    48.031 r  data_reg[103][6]_i_4/CO[3]
                         net (fo=30, routed)          1.000    49.031    data_reg[103][6]_i_4_n_0
    SLICE_X5Y91          LUT5 (Prop_lut5_I1_O)        0.124    49.155 r  data[103][2]_i_28/O
                         net (fo=2, routed)           0.164    49.319    data[103][2]_i_28_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.124    49.443 r  data[103][2]_i_13/O
                         net (fo=1, routed)           0.797    50.240    data[103][2]_i_13_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    50.638 r  data_reg[103][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.638    data_reg[103][2]_i_3_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.752 r  data_reg[103][2]_i_2/CO[3]
                         net (fo=3, routed)           0.961    51.713    p_1_in__0
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124    51.837 r  data[103][1]_i_1/O
                         net (fo=1, routed)           0.000    51.837    data[103][1]_i_1_n_0
    SLICE_X6Y96          FDRE                                         r  data_reg[103][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.504    14.875    clk_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  data_reg[103][1]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X6Y96          FDRE (Setup_fdre_C_D)        0.081    15.180    data_reg[103][1]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -51.837    
  -------------------------------------------------------------------
                         slack                                -36.657    

Slack (VIOLATED) :        -36.462ns  (required time - arrival time)
  Source:                 num_regB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[103][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        46.548ns  (logic 13.304ns (28.581%)  route 33.244ns (71.419%))
  Logic Levels:           57  (CARRY4=26 LUT3=3 LUT4=3 LUT5=11 LUT6=14)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.541     5.092    clk_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  num_regB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518     5.610 r  num_regB_reg[0]/Q
                         net (fo=52, routed)          0.831     6.441    B[0]
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.124     6.565 r  data[100][6]_i_34/O
                         net (fo=1, routed)           0.000     6.565    data[100][6]_i_34_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.097 r  data_reg[100][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.097    data_reg[100][6]_i_7_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  data_reg[100][6]_i_4/CO[3]
                         net (fo=102, routed)         1.341     8.552    data_reg[100][6]_i_4_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.124     8.676 r  data[100][6]_i_38/O
                         net (fo=1, routed)           0.332     9.008    data[100][6]_i_38_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.558 r  data_reg[100][6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.558    data_reg[100][6]_i_12_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.675 r  data_reg[100][6]_i_5/CO[3]
                         net (fo=66, routed)          1.080    10.755    p_15_in
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.124    10.879 r  data[100][6]_i_62/O
                         net (fo=2, routed)           0.634    11.514    data[100][6]_i_62_n_0
    SLICE_X5Y80          LUT4 (Prop_lut4_I2_O)        0.124    11.638 r  data[100][6]_i_29/O
                         net (fo=1, routed)           0.000    11.638    data[100][6]_i_29_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.170 r  data_reg[100][6]_i_6/CO[3]
                         net (fo=38, routed)          1.311    13.480    p_14_in
    SLICE_X9Y82          LUT5 (Prop_lut5_I4_O)        0.124    13.604 r  data[100][2]_i_31/O
                         net (fo=9, routed)           0.736    14.341    data[100][2]_i_31_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124    14.465 r  data[100][2]_i_14/O
                         net (fo=1, routed)           0.550    15.015    data[100][2]_i_14_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.535 r  data_reg[100][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.535    data_reg[100][2]_i_3_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.652 r  data_reg[100][2]_i_2/CO[3]
                         net (fo=77, routed)          0.938    16.589    p_13_in
    SLICE_X11Y86         LUT3 (Prop_lut3_I2_O)        0.124    16.713 r  data[101][6]_i_80/O
                         net (fo=2, routed)           0.727    17.440    data[101][6]_i_80_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I5_O)        0.124    17.564 r  data[101][6]_i_32/O
                         net (fo=1, routed)           0.352    17.916    data[101][6]_i_32_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.301 r  data_reg[101][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.301    data_reg[101][6]_i_5_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.415 r  data_reg[101][6]_i_2/CO[3]
                         net (fo=51, routed)          1.171    19.587    p_12_in
    SLICE_X7Y84          LUT5 (Prop_lut5_I4_O)        0.124    19.711 r  data[101][6]_i_60/O
                         net (fo=8, routed)           0.835    20.546    data[101][6]_i_60_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.124    20.670 r  data[101][6]_i_21/O
                         net (fo=1, routed)           0.000    20.670    data[101][6]_i_21_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.220 r  data_reg[101][6]_i_3/CO[3]
                         net (fo=78, routed)          1.226    22.446    p_11_in
    SLICE_X2Y81          LUT5 (Prop_lut5_I4_O)        0.124    22.570 r  data[101][6]_i_108/O
                         net (fo=9, routed)           0.458    23.028    data[101][6]_i_108_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.124    23.152 r  data[101][6]_i_66/O
                         net (fo=1, routed)           0.480    23.632    data[101][6]_i_66_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.139 r  data_reg[101][6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.139    data_reg[101][6]_i_23_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.253 r  data_reg[101][6]_i_4/CO[3]
                         net (fo=57, routed)          0.780    25.032    p_10_in
    SLICE_X3Y84          LUT5 (Prop_lut5_I4_O)        0.124    25.156 r  data[101][2]_i_31/O
                         net (fo=9, routed)           0.644    25.801    data[101][2]_i_31_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.124    25.925 r  data[101][2]_i_14/O
                         net (fo=1, routed)           0.657    26.581    data[101][2]_i_14_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.101 r  data_reg[101][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.101    data_reg[101][2]_i_3_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.218 r  data_reg[101][2]_i_2/CO[3]
                         net (fo=71, routed)          1.235    28.453    p_9_in
    SLICE_X2Y87          LUT3 (Prop_lut3_I2_O)        0.124    28.577 r  data[102][6]_i_43/O
                         net (fo=2, routed)           0.552    29.129    data[102][6]_i_43_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.124    29.253 r  data[102][6]_i_7/O
                         net (fo=1, routed)           0.568    29.821    data[102][6]_i_7_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    30.219 r  data_reg[102][6]_i_2/CO[3]
                         net (fo=61, routed)          0.895    31.113    p_8_in
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.124    31.237 r  data[102][6]_i_54/O
                         net (fo=4, routed)           0.598    31.835    data[102][6]_i_54_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.124    31.959 r  data[102][6]_i_15/O
                         net (fo=1, routed)           0.950    32.910    data[102][6]_i_15_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    33.306 r  data_reg[102][6]_i_3/CO[3]
                         net (fo=70, routed)          1.208    34.514    p_7_in
    SLICE_X6Y90          LUT5 (Prop_lut5_I4_O)        0.124    34.638 r  data[102][6]_i_76/O
                         net (fo=9, routed)           0.342    34.980    data[102][6]_i_76_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124    35.104 r  data[102][6]_i_27/O
                         net (fo=1, routed)           0.711    35.815    data[102][6]_i_27_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.341 r  data_reg[102][6]_i_4/CO[3]
                         net (fo=63, routed)          0.847    37.189    p_6_in
    SLICE_X9Y87          LUT5 (Prop_lut5_I4_O)        0.124    37.313 r  data[102][2]_i_31/O
                         net (fo=9, routed)           0.850    38.163    data[102][2]_i_31_n_0
    SLICE_X11Y87         LUT6 (Prop_lut6_I0_O)        0.124    38.287 r  data[102][2]_i_14/O
                         net (fo=1, routed)           0.332    38.619    data[102][2]_i_14_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    39.139 r  data_reg[102][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.139    data_reg[102][2]_i_3_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.256 r  data_reg[102][2]_i_2/CO[3]
                         net (fo=60, routed)          0.828    40.084    p_5_in__0
    SLICE_X8Y88          LUT5 (Prop_lut5_I4_O)        0.124    40.208 r  data[103][6]_i_79/O
                         net (fo=9, routed)           0.706    40.914    data[103][6]_i_79_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.124    41.038 r  data[103][6]_i_34/O
                         net (fo=1, routed)           0.332    41.370    data[103][6]_i_34_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    41.890 r  data_reg[103][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.890    data_reg[103][6]_i_5_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.007 r  data_reg[103][6]_i_2/CO[3]
                         net (fo=66, routed)          1.039    43.046    p_4_in
    SLICE_X9Y93          LUT5 (Prop_lut5_I4_O)        0.124    43.170 r  data[103][6]_i_92/O
                         net (fo=8, routed)           0.500    43.670    data[103][6]_i_92_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I0_O)        0.124    43.794 r  data[103][6]_i_48/O
                         net (fo=1, routed)           0.639    44.433    data[103][6]_i_48_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    44.837 r  data_reg[103][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.837    data_reg[103][6]_i_14_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.954 r  data_reg[103][6]_i_3/CO[3]
                         net (fo=56, routed)          1.027    45.981    p_3_in
    SLICE_X7Y91          LUT5 (Prop_lut5_I4_O)        0.124    46.105 r  data[103][6]_i_75/O
                         net (fo=5, routed)           0.566    46.671    data[103][6]_i_75_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124    46.795 r  data[103][6]_i_27/O
                         net (fo=1, routed)           0.710    47.505    data[103][6]_i_27_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    48.031 r  data_reg[103][6]_i_4/CO[3]
                         net (fo=30, routed)          1.000    49.031    data_reg[103][6]_i_4_n_0
    SLICE_X5Y91          LUT5 (Prop_lut5_I1_O)        0.124    49.155 r  data[103][2]_i_28/O
                         net (fo=2, routed)           0.164    49.319    data[103][2]_i_28_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.124    49.443 r  data[103][2]_i_13/O
                         net (fo=1, routed)           0.797    50.240    data[103][2]_i_13_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    50.638 r  data_reg[103][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.638    data_reg[103][2]_i_3_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.752 r  data_reg[103][2]_i_2/CO[3]
                         net (fo=3, routed)           0.764    51.516    p_1_in__0
    SLICE_X6Y96          LUT6 (Prop_lut6_I3_O)        0.124    51.640 r  data[103][2]_i_1/O
                         net (fo=1, routed)           0.000    51.640    data[103][2]_i_1_n_0
    SLICE_X6Y96          FDRE                                         r  data_reg[103][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.504    14.875    clk_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  data_reg[103][2]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X6Y96          FDRE (Setup_fdre_C_D)        0.079    15.178    data_reg[103][2]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -51.640    
  -------------------------------------------------------------------
                         slack                                -36.462    

Slack (VIOLATED) :        -33.919ns  (required time - arrival time)
  Source:                 num_regB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[103][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        43.955ns  (logic 12.544ns (28.538%)  route 31.411ns (71.462%))
  Logic Levels:           53  (CARRY4=24 LUT3=3 LUT4=3 LUT5=11 LUT6=12)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.541     5.092    clk_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  num_regB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518     5.610 r  num_regB_reg[0]/Q
                         net (fo=52, routed)          0.831     6.441    B[0]
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.124     6.565 r  data[100][6]_i_34/O
                         net (fo=1, routed)           0.000     6.565    data[100][6]_i_34_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.097 r  data_reg[100][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.097    data_reg[100][6]_i_7_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  data_reg[100][6]_i_4/CO[3]
                         net (fo=102, routed)         1.341     8.552    data_reg[100][6]_i_4_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.124     8.676 r  data[100][6]_i_38/O
                         net (fo=1, routed)           0.332     9.008    data[100][6]_i_38_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.558 r  data_reg[100][6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.558    data_reg[100][6]_i_12_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.675 r  data_reg[100][6]_i_5/CO[3]
                         net (fo=66, routed)          1.080    10.755    p_15_in
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.124    10.879 r  data[100][6]_i_62/O
                         net (fo=2, routed)           0.634    11.514    data[100][6]_i_62_n_0
    SLICE_X5Y80          LUT4 (Prop_lut4_I2_O)        0.124    11.638 r  data[100][6]_i_29/O
                         net (fo=1, routed)           0.000    11.638    data[100][6]_i_29_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.170 r  data_reg[100][6]_i_6/CO[3]
                         net (fo=38, routed)          1.311    13.480    p_14_in
    SLICE_X9Y82          LUT5 (Prop_lut5_I4_O)        0.124    13.604 r  data[100][2]_i_31/O
                         net (fo=9, routed)           0.736    14.341    data[100][2]_i_31_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124    14.465 r  data[100][2]_i_14/O
                         net (fo=1, routed)           0.550    15.015    data[100][2]_i_14_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.535 r  data_reg[100][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.535    data_reg[100][2]_i_3_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.652 r  data_reg[100][2]_i_2/CO[3]
                         net (fo=77, routed)          0.938    16.589    p_13_in
    SLICE_X11Y86         LUT3 (Prop_lut3_I2_O)        0.124    16.713 r  data[101][6]_i_80/O
                         net (fo=2, routed)           0.727    17.440    data[101][6]_i_80_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I5_O)        0.124    17.564 r  data[101][6]_i_32/O
                         net (fo=1, routed)           0.352    17.916    data[101][6]_i_32_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.301 r  data_reg[101][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.301    data_reg[101][6]_i_5_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.415 r  data_reg[101][6]_i_2/CO[3]
                         net (fo=51, routed)          1.171    19.587    p_12_in
    SLICE_X7Y84          LUT5 (Prop_lut5_I4_O)        0.124    19.711 r  data[101][6]_i_60/O
                         net (fo=8, routed)           0.835    20.546    data[101][6]_i_60_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.124    20.670 r  data[101][6]_i_21/O
                         net (fo=1, routed)           0.000    20.670    data[101][6]_i_21_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.220 r  data_reg[101][6]_i_3/CO[3]
                         net (fo=78, routed)          1.226    22.446    p_11_in
    SLICE_X2Y81          LUT5 (Prop_lut5_I4_O)        0.124    22.570 r  data[101][6]_i_108/O
                         net (fo=9, routed)           0.458    23.028    data[101][6]_i_108_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.124    23.152 r  data[101][6]_i_66/O
                         net (fo=1, routed)           0.480    23.632    data[101][6]_i_66_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.139 r  data_reg[101][6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.139    data_reg[101][6]_i_23_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.253 r  data_reg[101][6]_i_4/CO[3]
                         net (fo=57, routed)          0.780    25.032    p_10_in
    SLICE_X3Y84          LUT5 (Prop_lut5_I4_O)        0.124    25.156 r  data[101][2]_i_31/O
                         net (fo=9, routed)           0.644    25.801    data[101][2]_i_31_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.124    25.925 r  data[101][2]_i_14/O
                         net (fo=1, routed)           0.657    26.581    data[101][2]_i_14_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.101 r  data_reg[101][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.101    data_reg[101][2]_i_3_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.218 r  data_reg[101][2]_i_2/CO[3]
                         net (fo=71, routed)          1.235    28.453    p_9_in
    SLICE_X2Y87          LUT3 (Prop_lut3_I2_O)        0.124    28.577 r  data[102][6]_i_43/O
                         net (fo=2, routed)           0.552    29.129    data[102][6]_i_43_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.124    29.253 r  data[102][6]_i_7/O
                         net (fo=1, routed)           0.568    29.821    data[102][6]_i_7_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    30.219 r  data_reg[102][6]_i_2/CO[3]
                         net (fo=61, routed)          0.895    31.113    p_8_in
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.124    31.237 r  data[102][6]_i_54/O
                         net (fo=4, routed)           0.598    31.835    data[102][6]_i_54_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.124    31.959 r  data[102][6]_i_15/O
                         net (fo=1, routed)           0.950    32.910    data[102][6]_i_15_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    33.306 r  data_reg[102][6]_i_3/CO[3]
                         net (fo=70, routed)          1.208    34.514    p_7_in
    SLICE_X6Y90          LUT5 (Prop_lut5_I4_O)        0.124    34.638 r  data[102][6]_i_76/O
                         net (fo=9, routed)           0.342    34.980    data[102][6]_i_76_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124    35.104 r  data[102][6]_i_27/O
                         net (fo=1, routed)           0.711    35.815    data[102][6]_i_27_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.341 r  data_reg[102][6]_i_4/CO[3]
                         net (fo=63, routed)          0.847    37.189    p_6_in
    SLICE_X9Y87          LUT5 (Prop_lut5_I4_O)        0.124    37.313 r  data[102][2]_i_31/O
                         net (fo=9, routed)           0.850    38.163    data[102][2]_i_31_n_0
    SLICE_X11Y87         LUT6 (Prop_lut6_I0_O)        0.124    38.287 r  data[102][2]_i_14/O
                         net (fo=1, routed)           0.332    38.619    data[102][2]_i_14_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    39.139 r  data_reg[102][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.139    data_reg[102][2]_i_3_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.256 r  data_reg[102][2]_i_2/CO[3]
                         net (fo=60, routed)          0.828    40.084    p_5_in__0
    SLICE_X8Y88          LUT5 (Prop_lut5_I4_O)        0.124    40.208 r  data[103][6]_i_79/O
                         net (fo=9, routed)           0.706    40.914    data[103][6]_i_79_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.124    41.038 r  data[103][6]_i_34/O
                         net (fo=1, routed)           0.332    41.370    data[103][6]_i_34_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    41.890 r  data_reg[103][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.890    data_reg[103][6]_i_5_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.007 r  data_reg[103][6]_i_2/CO[3]
                         net (fo=66, routed)          1.039    43.046    p_4_in
    SLICE_X9Y93          LUT5 (Prop_lut5_I4_O)        0.124    43.170 r  data[103][6]_i_92/O
                         net (fo=8, routed)           0.500    43.670    data[103][6]_i_92_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I0_O)        0.124    43.794 r  data[103][6]_i_48/O
                         net (fo=1, routed)           0.639    44.433    data[103][6]_i_48_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    44.837 r  data_reg[103][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.837    data_reg[103][6]_i_14_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.954 r  data_reg[103][6]_i_3/CO[3]
                         net (fo=56, routed)          1.027    45.981    p_3_in
    SLICE_X7Y91          LUT5 (Prop_lut5_I4_O)        0.124    46.105 r  data[103][6]_i_75/O
                         net (fo=5, routed)           0.566    46.671    data[103][6]_i_75_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124    46.795 r  data[103][6]_i_27/O
                         net (fo=1, routed)           0.710    47.505    data[103][6]_i_27_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    48.031 r  data_reg[103][6]_i_4/CO[3]
                         net (fo=30, routed)          0.892    48.923    data_reg[103][6]_i_4_n_0
    SLICE_X7Y90          LUT5 (Prop_lut5_I4_O)        0.124    49.047 r  data[103][6]_i_1/O
                         net (fo=1, routed)           0.000    49.047    data[103][6]_i_1_n_0
    SLICE_X7Y90          FDRE                                         r  data_reg[103][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.502    14.873    clk_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  data_reg[103][6]/C
                         clock pessimism              0.259    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X7Y90          FDRE (Setup_fdre_C_D)        0.031    15.128    data_reg[103][6]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -49.047    
  -------------------------------------------------------------------
                         slack                                -33.919    

Slack (VIOLATED) :        -33.872ns  (required time - arrival time)
  Source:                 num_regB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[103][5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        43.956ns  (logic 12.544ns (28.538%)  route 31.412ns (71.462%))
  Logic Levels:           53  (CARRY4=24 LUT3=3 LUT4=3 LUT5=10 LUT6=13)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.541     5.092    clk_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  num_regB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518     5.610 r  num_regB_reg[0]/Q
                         net (fo=52, routed)          0.831     6.441    B[0]
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.124     6.565 r  data[100][6]_i_34/O
                         net (fo=1, routed)           0.000     6.565    data[100][6]_i_34_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.097 r  data_reg[100][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.097    data_reg[100][6]_i_7_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  data_reg[100][6]_i_4/CO[3]
                         net (fo=102, routed)         1.341     8.552    data_reg[100][6]_i_4_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.124     8.676 r  data[100][6]_i_38/O
                         net (fo=1, routed)           0.332     9.008    data[100][6]_i_38_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.558 r  data_reg[100][6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.558    data_reg[100][6]_i_12_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.675 r  data_reg[100][6]_i_5/CO[3]
                         net (fo=66, routed)          1.080    10.755    p_15_in
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.124    10.879 r  data[100][6]_i_62/O
                         net (fo=2, routed)           0.634    11.514    data[100][6]_i_62_n_0
    SLICE_X5Y80          LUT4 (Prop_lut4_I2_O)        0.124    11.638 r  data[100][6]_i_29/O
                         net (fo=1, routed)           0.000    11.638    data[100][6]_i_29_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.170 r  data_reg[100][6]_i_6/CO[3]
                         net (fo=38, routed)          1.311    13.480    p_14_in
    SLICE_X9Y82          LUT5 (Prop_lut5_I4_O)        0.124    13.604 r  data[100][2]_i_31/O
                         net (fo=9, routed)           0.736    14.341    data[100][2]_i_31_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124    14.465 r  data[100][2]_i_14/O
                         net (fo=1, routed)           0.550    15.015    data[100][2]_i_14_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.535 r  data_reg[100][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.535    data_reg[100][2]_i_3_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.652 r  data_reg[100][2]_i_2/CO[3]
                         net (fo=77, routed)          0.938    16.589    p_13_in
    SLICE_X11Y86         LUT3 (Prop_lut3_I2_O)        0.124    16.713 r  data[101][6]_i_80/O
                         net (fo=2, routed)           0.727    17.440    data[101][6]_i_80_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I5_O)        0.124    17.564 r  data[101][6]_i_32/O
                         net (fo=1, routed)           0.352    17.916    data[101][6]_i_32_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.301 r  data_reg[101][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.301    data_reg[101][6]_i_5_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.415 r  data_reg[101][6]_i_2/CO[3]
                         net (fo=51, routed)          1.171    19.587    p_12_in
    SLICE_X7Y84          LUT5 (Prop_lut5_I4_O)        0.124    19.711 r  data[101][6]_i_60/O
                         net (fo=8, routed)           0.835    20.546    data[101][6]_i_60_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.124    20.670 r  data[101][6]_i_21/O
                         net (fo=1, routed)           0.000    20.670    data[101][6]_i_21_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.220 r  data_reg[101][6]_i_3/CO[3]
                         net (fo=78, routed)          1.226    22.446    p_11_in
    SLICE_X2Y81          LUT5 (Prop_lut5_I4_O)        0.124    22.570 r  data[101][6]_i_108/O
                         net (fo=9, routed)           0.458    23.028    data[101][6]_i_108_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.124    23.152 r  data[101][6]_i_66/O
                         net (fo=1, routed)           0.480    23.632    data[101][6]_i_66_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.139 r  data_reg[101][6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.139    data_reg[101][6]_i_23_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.253 r  data_reg[101][6]_i_4/CO[3]
                         net (fo=57, routed)          0.780    25.032    p_10_in
    SLICE_X3Y84          LUT5 (Prop_lut5_I4_O)        0.124    25.156 r  data[101][2]_i_31/O
                         net (fo=9, routed)           0.644    25.801    data[101][2]_i_31_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.124    25.925 r  data[101][2]_i_14/O
                         net (fo=1, routed)           0.657    26.581    data[101][2]_i_14_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.101 r  data_reg[101][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.101    data_reg[101][2]_i_3_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.218 r  data_reg[101][2]_i_2/CO[3]
                         net (fo=71, routed)          1.235    28.453    p_9_in
    SLICE_X2Y87          LUT3 (Prop_lut3_I2_O)        0.124    28.577 r  data[102][6]_i_43/O
                         net (fo=2, routed)           0.552    29.129    data[102][6]_i_43_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.124    29.253 r  data[102][6]_i_7/O
                         net (fo=1, routed)           0.568    29.821    data[102][6]_i_7_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    30.219 r  data_reg[102][6]_i_2/CO[3]
                         net (fo=61, routed)          0.895    31.113    p_8_in
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.124    31.237 r  data[102][6]_i_54/O
                         net (fo=4, routed)           0.598    31.835    data[102][6]_i_54_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.124    31.959 r  data[102][6]_i_15/O
                         net (fo=1, routed)           0.950    32.910    data[102][6]_i_15_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    33.306 r  data_reg[102][6]_i_3/CO[3]
                         net (fo=70, routed)          1.208    34.514    p_7_in
    SLICE_X6Y90          LUT5 (Prop_lut5_I4_O)        0.124    34.638 r  data[102][6]_i_76/O
                         net (fo=9, routed)           0.342    34.980    data[102][6]_i_76_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124    35.104 r  data[102][6]_i_27/O
                         net (fo=1, routed)           0.711    35.815    data[102][6]_i_27_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.341 r  data_reg[102][6]_i_4/CO[3]
                         net (fo=63, routed)          0.847    37.189    p_6_in
    SLICE_X9Y87          LUT5 (Prop_lut5_I4_O)        0.124    37.313 r  data[102][2]_i_31/O
                         net (fo=9, routed)           0.850    38.163    data[102][2]_i_31_n_0
    SLICE_X11Y87         LUT6 (Prop_lut6_I0_O)        0.124    38.287 r  data[102][2]_i_14/O
                         net (fo=1, routed)           0.332    38.619    data[102][2]_i_14_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    39.139 r  data_reg[102][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.139    data_reg[102][2]_i_3_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.256 r  data_reg[102][2]_i_2/CO[3]
                         net (fo=60, routed)          0.828    40.084    p_5_in__0
    SLICE_X8Y88          LUT5 (Prop_lut5_I4_O)        0.124    40.208 r  data[103][6]_i_79/O
                         net (fo=9, routed)           0.706    40.914    data[103][6]_i_79_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.124    41.038 r  data[103][6]_i_34/O
                         net (fo=1, routed)           0.332    41.370    data[103][6]_i_34_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    41.890 r  data_reg[103][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.890    data_reg[103][6]_i_5_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.007 r  data_reg[103][6]_i_2/CO[3]
                         net (fo=66, routed)          1.039    43.046    p_4_in
    SLICE_X9Y93          LUT5 (Prop_lut5_I4_O)        0.124    43.170 r  data[103][6]_i_92/O
                         net (fo=8, routed)           0.500    43.670    data[103][6]_i_92_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I0_O)        0.124    43.794 r  data[103][6]_i_48/O
                         net (fo=1, routed)           0.639    44.433    data[103][6]_i_48_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    44.837 r  data_reg[103][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.837    data_reg[103][6]_i_14_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.954 r  data_reg[103][6]_i_3/CO[3]
                         net (fo=56, routed)          1.027    45.981    p_3_in
    SLICE_X7Y91          LUT5 (Prop_lut5_I4_O)        0.124    46.105 r  data[103][6]_i_75/O
                         net (fo=5, routed)           0.566    46.671    data[103][6]_i_75_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124    46.795 r  data[103][6]_i_27/O
                         net (fo=1, routed)           0.710    47.505    data[103][6]_i_27_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    48.031 f  data_reg[103][6]_i_4/CO[3]
                         net (fo=30, routed)          0.893    48.924    data_reg[103][6]_i_4_n_0
    SLICE_X6Y90          LUT6 (Prop_lut6_I4_O)        0.124    49.048 r  data[103][5]_i_1/O
                         net (fo=1, routed)           0.000    49.048    data[103][5]_i_1_n_0
    SLICE_X6Y90          FDSE                                         r  data_reg[103][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.502    14.873    clk_IBUF_BUFG
    SLICE_X6Y90          FDSE                                         r  data_reg[103][5]/C
                         clock pessimism              0.259    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X6Y90          FDSE (Setup_fdse_C_D)        0.079    15.176    data_reg[103][5]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -49.048    
  -------------------------------------------------------------------
                         slack                                -33.872    

Slack (VIOLATED) :        -33.868ns  (required time - arrival time)
  Source:                 num_regB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[103][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        43.950ns  (logic 12.544ns (28.542%)  route 31.406ns (71.458%))
  Logic Levels:           53  (CARRY4=24 LUT3=3 LUT4=3 LUT5=11 LUT6=12)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.541     5.092    clk_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  num_regB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518     5.610 r  num_regB_reg[0]/Q
                         net (fo=52, routed)          0.831     6.441    B[0]
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.124     6.565 r  data[100][6]_i_34/O
                         net (fo=1, routed)           0.000     6.565    data[100][6]_i_34_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.097 r  data_reg[100][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.097    data_reg[100][6]_i_7_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  data_reg[100][6]_i_4/CO[3]
                         net (fo=102, routed)         1.341     8.552    data_reg[100][6]_i_4_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.124     8.676 r  data[100][6]_i_38/O
                         net (fo=1, routed)           0.332     9.008    data[100][6]_i_38_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.558 r  data_reg[100][6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.558    data_reg[100][6]_i_12_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.675 r  data_reg[100][6]_i_5/CO[3]
                         net (fo=66, routed)          1.080    10.755    p_15_in
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.124    10.879 r  data[100][6]_i_62/O
                         net (fo=2, routed)           0.634    11.514    data[100][6]_i_62_n_0
    SLICE_X5Y80          LUT4 (Prop_lut4_I2_O)        0.124    11.638 r  data[100][6]_i_29/O
                         net (fo=1, routed)           0.000    11.638    data[100][6]_i_29_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.170 r  data_reg[100][6]_i_6/CO[3]
                         net (fo=38, routed)          1.311    13.480    p_14_in
    SLICE_X9Y82          LUT5 (Prop_lut5_I4_O)        0.124    13.604 r  data[100][2]_i_31/O
                         net (fo=9, routed)           0.736    14.341    data[100][2]_i_31_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124    14.465 r  data[100][2]_i_14/O
                         net (fo=1, routed)           0.550    15.015    data[100][2]_i_14_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.535 r  data_reg[100][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.535    data_reg[100][2]_i_3_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.652 r  data_reg[100][2]_i_2/CO[3]
                         net (fo=77, routed)          0.938    16.589    p_13_in
    SLICE_X11Y86         LUT3 (Prop_lut3_I2_O)        0.124    16.713 r  data[101][6]_i_80/O
                         net (fo=2, routed)           0.727    17.440    data[101][6]_i_80_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I5_O)        0.124    17.564 r  data[101][6]_i_32/O
                         net (fo=1, routed)           0.352    17.916    data[101][6]_i_32_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.301 r  data_reg[101][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.301    data_reg[101][6]_i_5_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.415 r  data_reg[101][6]_i_2/CO[3]
                         net (fo=51, routed)          1.171    19.587    p_12_in
    SLICE_X7Y84          LUT5 (Prop_lut5_I4_O)        0.124    19.711 r  data[101][6]_i_60/O
                         net (fo=8, routed)           0.835    20.546    data[101][6]_i_60_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.124    20.670 r  data[101][6]_i_21/O
                         net (fo=1, routed)           0.000    20.670    data[101][6]_i_21_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.220 r  data_reg[101][6]_i_3/CO[3]
                         net (fo=78, routed)          1.226    22.446    p_11_in
    SLICE_X2Y81          LUT5 (Prop_lut5_I4_O)        0.124    22.570 r  data[101][6]_i_108/O
                         net (fo=9, routed)           0.458    23.028    data[101][6]_i_108_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.124    23.152 r  data[101][6]_i_66/O
                         net (fo=1, routed)           0.480    23.632    data[101][6]_i_66_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.139 r  data_reg[101][6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.139    data_reg[101][6]_i_23_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.253 r  data_reg[101][6]_i_4/CO[3]
                         net (fo=57, routed)          0.780    25.032    p_10_in
    SLICE_X3Y84          LUT5 (Prop_lut5_I4_O)        0.124    25.156 r  data[101][2]_i_31/O
                         net (fo=9, routed)           0.644    25.801    data[101][2]_i_31_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.124    25.925 r  data[101][2]_i_14/O
                         net (fo=1, routed)           0.657    26.581    data[101][2]_i_14_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.101 r  data_reg[101][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.101    data_reg[101][2]_i_3_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.218 r  data_reg[101][2]_i_2/CO[3]
                         net (fo=71, routed)          1.235    28.453    p_9_in
    SLICE_X2Y87          LUT3 (Prop_lut3_I2_O)        0.124    28.577 r  data[102][6]_i_43/O
                         net (fo=2, routed)           0.552    29.129    data[102][6]_i_43_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.124    29.253 r  data[102][6]_i_7/O
                         net (fo=1, routed)           0.568    29.821    data[102][6]_i_7_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    30.219 r  data_reg[102][6]_i_2/CO[3]
                         net (fo=61, routed)          0.895    31.113    p_8_in
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.124    31.237 r  data[102][6]_i_54/O
                         net (fo=4, routed)           0.598    31.835    data[102][6]_i_54_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.124    31.959 r  data[102][6]_i_15/O
                         net (fo=1, routed)           0.950    32.910    data[102][6]_i_15_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    33.306 r  data_reg[102][6]_i_3/CO[3]
                         net (fo=70, routed)          1.208    34.514    p_7_in
    SLICE_X6Y90          LUT5 (Prop_lut5_I4_O)        0.124    34.638 r  data[102][6]_i_76/O
                         net (fo=9, routed)           0.342    34.980    data[102][6]_i_76_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124    35.104 r  data[102][6]_i_27/O
                         net (fo=1, routed)           0.711    35.815    data[102][6]_i_27_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.341 r  data_reg[102][6]_i_4/CO[3]
                         net (fo=63, routed)          0.847    37.189    p_6_in
    SLICE_X9Y87          LUT5 (Prop_lut5_I4_O)        0.124    37.313 r  data[102][2]_i_31/O
                         net (fo=9, routed)           0.850    38.163    data[102][2]_i_31_n_0
    SLICE_X11Y87         LUT6 (Prop_lut6_I0_O)        0.124    38.287 r  data[102][2]_i_14/O
                         net (fo=1, routed)           0.332    38.619    data[102][2]_i_14_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    39.139 r  data_reg[102][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.139    data_reg[102][2]_i_3_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.256 r  data_reg[102][2]_i_2/CO[3]
                         net (fo=60, routed)          0.828    40.084    p_5_in__0
    SLICE_X8Y88          LUT5 (Prop_lut5_I4_O)        0.124    40.208 r  data[103][6]_i_79/O
                         net (fo=9, routed)           0.706    40.914    data[103][6]_i_79_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.124    41.038 r  data[103][6]_i_34/O
                         net (fo=1, routed)           0.332    41.370    data[103][6]_i_34_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    41.890 r  data_reg[103][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.890    data_reg[103][6]_i_5_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.007 r  data_reg[103][6]_i_2/CO[3]
                         net (fo=66, routed)          1.039    43.046    p_4_in
    SLICE_X9Y93          LUT5 (Prop_lut5_I4_O)        0.124    43.170 r  data[103][6]_i_92/O
                         net (fo=8, routed)           0.500    43.670    data[103][6]_i_92_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I0_O)        0.124    43.794 r  data[103][6]_i_48/O
                         net (fo=1, routed)           0.639    44.433    data[103][6]_i_48_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    44.837 r  data_reg[103][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.837    data_reg[103][6]_i_14_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.954 r  data_reg[103][6]_i_3/CO[3]
                         net (fo=56, routed)          1.027    45.981    p_3_in
    SLICE_X7Y91          LUT5 (Prop_lut5_I4_O)        0.124    46.105 r  data[103][6]_i_75/O
                         net (fo=5, routed)           0.566    46.671    data[103][6]_i_75_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124    46.795 r  data[103][6]_i_27/O
                         net (fo=1, routed)           0.710    47.505    data[103][6]_i_27_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    48.031 f  data_reg[103][6]_i_4/CO[3]
                         net (fo=30, routed)          0.887    48.918    data_reg[103][6]_i_4_n_0
    SLICE_X6Y90          LUT5 (Prop_lut5_I4_O)        0.124    49.042 r  data[103][3]_i_1/O
                         net (fo=1, routed)           0.000    49.042    data[103][3]_i_1_n_0
    SLICE_X6Y90          FDRE                                         r  data_reg[103][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.502    14.873    clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  data_reg[103][3]/C
                         clock pessimism              0.259    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X6Y90          FDRE (Setup_fdre_C_D)        0.077    15.174    data_reg[103][3]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -49.042    
  -------------------------------------------------------------------
                         slack                                -33.868    

Slack (VIOLATED) :        -33.861ns  (required time - arrival time)
  Source:                 num_regB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[103][4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        43.947ns  (logic 12.544ns (28.544%)  route 31.403ns (71.456%))
  Logic Levels:           53  (CARRY4=24 LUT3=3 LUT4=3 LUT5=10 LUT6=13)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.541     5.092    clk_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  num_regB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518     5.610 r  num_regB_reg[0]/Q
                         net (fo=52, routed)          0.831     6.441    B[0]
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.124     6.565 r  data[100][6]_i_34/O
                         net (fo=1, routed)           0.000     6.565    data[100][6]_i_34_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.097 r  data_reg[100][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.097    data_reg[100][6]_i_7_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  data_reg[100][6]_i_4/CO[3]
                         net (fo=102, routed)         1.341     8.552    data_reg[100][6]_i_4_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.124     8.676 r  data[100][6]_i_38/O
                         net (fo=1, routed)           0.332     9.008    data[100][6]_i_38_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.558 r  data_reg[100][6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.558    data_reg[100][6]_i_12_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.675 r  data_reg[100][6]_i_5/CO[3]
                         net (fo=66, routed)          1.080    10.755    p_15_in
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.124    10.879 r  data[100][6]_i_62/O
                         net (fo=2, routed)           0.634    11.514    data[100][6]_i_62_n_0
    SLICE_X5Y80          LUT4 (Prop_lut4_I2_O)        0.124    11.638 r  data[100][6]_i_29/O
                         net (fo=1, routed)           0.000    11.638    data[100][6]_i_29_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.170 r  data_reg[100][6]_i_6/CO[3]
                         net (fo=38, routed)          1.311    13.480    p_14_in
    SLICE_X9Y82          LUT5 (Prop_lut5_I4_O)        0.124    13.604 r  data[100][2]_i_31/O
                         net (fo=9, routed)           0.736    14.341    data[100][2]_i_31_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124    14.465 r  data[100][2]_i_14/O
                         net (fo=1, routed)           0.550    15.015    data[100][2]_i_14_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.535 r  data_reg[100][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.535    data_reg[100][2]_i_3_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.652 r  data_reg[100][2]_i_2/CO[3]
                         net (fo=77, routed)          0.938    16.589    p_13_in
    SLICE_X11Y86         LUT3 (Prop_lut3_I2_O)        0.124    16.713 r  data[101][6]_i_80/O
                         net (fo=2, routed)           0.727    17.440    data[101][6]_i_80_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I5_O)        0.124    17.564 r  data[101][6]_i_32/O
                         net (fo=1, routed)           0.352    17.916    data[101][6]_i_32_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.301 r  data_reg[101][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.301    data_reg[101][6]_i_5_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.415 r  data_reg[101][6]_i_2/CO[3]
                         net (fo=51, routed)          1.171    19.587    p_12_in
    SLICE_X7Y84          LUT5 (Prop_lut5_I4_O)        0.124    19.711 r  data[101][6]_i_60/O
                         net (fo=8, routed)           0.835    20.546    data[101][6]_i_60_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.124    20.670 r  data[101][6]_i_21/O
                         net (fo=1, routed)           0.000    20.670    data[101][6]_i_21_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.220 r  data_reg[101][6]_i_3/CO[3]
                         net (fo=78, routed)          1.226    22.446    p_11_in
    SLICE_X2Y81          LUT5 (Prop_lut5_I4_O)        0.124    22.570 r  data[101][6]_i_108/O
                         net (fo=9, routed)           0.458    23.028    data[101][6]_i_108_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.124    23.152 r  data[101][6]_i_66/O
                         net (fo=1, routed)           0.480    23.632    data[101][6]_i_66_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.139 r  data_reg[101][6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.139    data_reg[101][6]_i_23_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.253 r  data_reg[101][6]_i_4/CO[3]
                         net (fo=57, routed)          0.780    25.032    p_10_in
    SLICE_X3Y84          LUT5 (Prop_lut5_I4_O)        0.124    25.156 r  data[101][2]_i_31/O
                         net (fo=9, routed)           0.644    25.801    data[101][2]_i_31_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.124    25.925 r  data[101][2]_i_14/O
                         net (fo=1, routed)           0.657    26.581    data[101][2]_i_14_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.101 r  data_reg[101][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.101    data_reg[101][2]_i_3_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.218 r  data_reg[101][2]_i_2/CO[3]
                         net (fo=71, routed)          1.235    28.453    p_9_in
    SLICE_X2Y87          LUT3 (Prop_lut3_I2_O)        0.124    28.577 r  data[102][6]_i_43/O
                         net (fo=2, routed)           0.552    29.129    data[102][6]_i_43_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.124    29.253 r  data[102][6]_i_7/O
                         net (fo=1, routed)           0.568    29.821    data[102][6]_i_7_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    30.219 r  data_reg[102][6]_i_2/CO[3]
                         net (fo=61, routed)          0.895    31.113    p_8_in
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.124    31.237 r  data[102][6]_i_54/O
                         net (fo=4, routed)           0.598    31.835    data[102][6]_i_54_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.124    31.959 r  data[102][6]_i_15/O
                         net (fo=1, routed)           0.950    32.910    data[102][6]_i_15_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    33.306 r  data_reg[102][6]_i_3/CO[3]
                         net (fo=70, routed)          1.208    34.514    p_7_in
    SLICE_X6Y90          LUT5 (Prop_lut5_I4_O)        0.124    34.638 r  data[102][6]_i_76/O
                         net (fo=9, routed)           0.342    34.980    data[102][6]_i_76_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124    35.104 r  data[102][6]_i_27/O
                         net (fo=1, routed)           0.711    35.815    data[102][6]_i_27_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.341 r  data_reg[102][6]_i_4/CO[3]
                         net (fo=63, routed)          0.847    37.189    p_6_in
    SLICE_X9Y87          LUT5 (Prop_lut5_I4_O)        0.124    37.313 r  data[102][2]_i_31/O
                         net (fo=9, routed)           0.850    38.163    data[102][2]_i_31_n_0
    SLICE_X11Y87         LUT6 (Prop_lut6_I0_O)        0.124    38.287 r  data[102][2]_i_14/O
                         net (fo=1, routed)           0.332    38.619    data[102][2]_i_14_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    39.139 r  data_reg[102][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.139    data_reg[102][2]_i_3_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.256 r  data_reg[102][2]_i_2/CO[3]
                         net (fo=60, routed)          0.828    40.084    p_5_in__0
    SLICE_X8Y88          LUT5 (Prop_lut5_I4_O)        0.124    40.208 r  data[103][6]_i_79/O
                         net (fo=9, routed)           0.706    40.914    data[103][6]_i_79_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.124    41.038 r  data[103][6]_i_34/O
                         net (fo=1, routed)           0.332    41.370    data[103][6]_i_34_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    41.890 r  data_reg[103][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.890    data_reg[103][6]_i_5_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.007 r  data_reg[103][6]_i_2/CO[3]
                         net (fo=66, routed)          1.039    43.046    p_4_in
    SLICE_X9Y93          LUT5 (Prop_lut5_I4_O)        0.124    43.170 r  data[103][6]_i_92/O
                         net (fo=8, routed)           0.500    43.670    data[103][6]_i_92_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I0_O)        0.124    43.794 r  data[103][6]_i_48/O
                         net (fo=1, routed)           0.639    44.433    data[103][6]_i_48_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    44.837 r  data_reg[103][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.837    data_reg[103][6]_i_14_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.954 r  data_reg[103][6]_i_3/CO[3]
                         net (fo=56, routed)          1.027    45.981    p_3_in
    SLICE_X7Y91          LUT5 (Prop_lut5_I4_O)        0.124    46.105 r  data[103][6]_i_75/O
                         net (fo=5, routed)           0.566    46.671    data[103][6]_i_75_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124    46.795 r  data[103][6]_i_27/O
                         net (fo=1, routed)           0.710    47.505    data[103][6]_i_27_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    48.031 f  data_reg[103][6]_i_4/CO[3]
                         net (fo=30, routed)          0.884    48.915    data_reg[103][6]_i_4_n_0
    SLICE_X6Y90          LUT6 (Prop_lut6_I4_O)        0.124    49.039 r  data[103][4]_i_1/O
                         net (fo=1, routed)           0.000    49.039    data[103][4]_i_1_n_0
    SLICE_X6Y90          FDSE                                         r  data_reg[103][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.502    14.873    clk_IBUF_BUFG
    SLICE_X6Y90          FDSE                                         r  data_reg[103][4]/C
                         clock pessimism              0.259    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X6Y90          FDSE (Setup_fdse_C_D)        0.081    15.178    data_reg[103][4]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -49.039    
  -------------------------------------------------------------------
                         slack                                -33.861    

Slack (VIOLATED) :        -25.618ns  (required time - arrival time)
  Source:                 num_regB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[102][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        35.655ns  (logic 10.116ns (28.372%)  route 25.539ns (71.628%))
  Logic Levels:           42  (CARRY4=19 LUT3=3 LUT4=3 LUT5=7 LUT6=10)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.541     5.092    clk_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  num_regB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518     5.610 r  num_regB_reg[0]/Q
                         net (fo=52, routed)          0.831     6.441    B[0]
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.124     6.565 r  data[100][6]_i_34/O
                         net (fo=1, routed)           0.000     6.565    data[100][6]_i_34_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.097 r  data_reg[100][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.097    data_reg[100][6]_i_7_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  data_reg[100][6]_i_4/CO[3]
                         net (fo=102, routed)         1.341     8.552    data_reg[100][6]_i_4_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.124     8.676 r  data[100][6]_i_38/O
                         net (fo=1, routed)           0.332     9.008    data[100][6]_i_38_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.558 r  data_reg[100][6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.558    data_reg[100][6]_i_12_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.675 r  data_reg[100][6]_i_5/CO[3]
                         net (fo=66, routed)          1.080    10.755    p_15_in
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.124    10.879 r  data[100][6]_i_62/O
                         net (fo=2, routed)           0.634    11.514    data[100][6]_i_62_n_0
    SLICE_X5Y80          LUT4 (Prop_lut4_I2_O)        0.124    11.638 r  data[100][6]_i_29/O
                         net (fo=1, routed)           0.000    11.638    data[100][6]_i_29_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.170 r  data_reg[100][6]_i_6/CO[3]
                         net (fo=38, routed)          1.311    13.480    p_14_in
    SLICE_X9Y82          LUT5 (Prop_lut5_I4_O)        0.124    13.604 r  data[100][2]_i_31/O
                         net (fo=9, routed)           0.736    14.341    data[100][2]_i_31_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124    14.465 r  data[100][2]_i_14/O
                         net (fo=1, routed)           0.550    15.015    data[100][2]_i_14_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.535 r  data_reg[100][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.535    data_reg[100][2]_i_3_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.652 r  data_reg[100][2]_i_2/CO[3]
                         net (fo=77, routed)          0.938    16.589    p_13_in
    SLICE_X11Y86         LUT3 (Prop_lut3_I2_O)        0.124    16.713 r  data[101][6]_i_80/O
                         net (fo=2, routed)           0.727    17.440    data[101][6]_i_80_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I5_O)        0.124    17.564 r  data[101][6]_i_32/O
                         net (fo=1, routed)           0.352    17.916    data[101][6]_i_32_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.301 r  data_reg[101][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.301    data_reg[101][6]_i_5_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.415 r  data_reg[101][6]_i_2/CO[3]
                         net (fo=51, routed)          1.171    19.587    p_12_in
    SLICE_X7Y84          LUT5 (Prop_lut5_I4_O)        0.124    19.711 r  data[101][6]_i_60/O
                         net (fo=8, routed)           0.835    20.546    data[101][6]_i_60_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.124    20.670 r  data[101][6]_i_21/O
                         net (fo=1, routed)           0.000    20.670    data[101][6]_i_21_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.220 r  data_reg[101][6]_i_3/CO[3]
                         net (fo=78, routed)          1.226    22.446    p_11_in
    SLICE_X2Y81          LUT5 (Prop_lut5_I4_O)        0.124    22.570 r  data[101][6]_i_108/O
                         net (fo=9, routed)           0.458    23.028    data[101][6]_i_108_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.124    23.152 r  data[101][6]_i_66/O
                         net (fo=1, routed)           0.480    23.632    data[101][6]_i_66_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.139 r  data_reg[101][6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.139    data_reg[101][6]_i_23_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.253 r  data_reg[101][6]_i_4/CO[3]
                         net (fo=57, routed)          0.780    25.032    p_10_in
    SLICE_X3Y84          LUT5 (Prop_lut5_I4_O)        0.124    25.156 r  data[101][2]_i_31/O
                         net (fo=9, routed)           0.644    25.801    data[101][2]_i_31_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.124    25.925 r  data[101][2]_i_14/O
                         net (fo=1, routed)           0.657    26.581    data[101][2]_i_14_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.101 r  data_reg[101][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.101    data_reg[101][2]_i_3_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.218 r  data_reg[101][2]_i_2/CO[3]
                         net (fo=71, routed)          1.235    28.453    p_9_in
    SLICE_X2Y87          LUT3 (Prop_lut3_I2_O)        0.124    28.577 r  data[102][6]_i_43/O
                         net (fo=2, routed)           0.552    29.129    data[102][6]_i_43_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.124    29.253 r  data[102][6]_i_7/O
                         net (fo=1, routed)           0.568    29.821    data[102][6]_i_7_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    30.219 r  data_reg[102][6]_i_2/CO[3]
                         net (fo=61, routed)          0.895    31.113    p_8_in
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.124    31.237 r  data[102][6]_i_54/O
                         net (fo=4, routed)           0.598    31.835    data[102][6]_i_54_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.124    31.959 r  data[102][6]_i_15/O
                         net (fo=1, routed)           0.950    32.910    data[102][6]_i_15_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    33.306 r  data_reg[102][6]_i_3/CO[3]
                         net (fo=70, routed)          1.208    34.514    p_7_in
    SLICE_X6Y90          LUT5 (Prop_lut5_I4_O)        0.124    34.638 r  data[102][6]_i_76/O
                         net (fo=9, routed)           0.342    34.980    data[102][6]_i_76_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124    35.104 r  data[102][6]_i_27/O
                         net (fo=1, routed)           0.711    35.815    data[102][6]_i_27_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.341 r  data_reg[102][6]_i_4/CO[3]
                         net (fo=63, routed)          0.847    37.189    p_6_in
    SLICE_X9Y87          LUT5 (Prop_lut5_I4_O)        0.124    37.313 r  data[102][2]_i_31/O
                         net (fo=9, routed)           0.850    38.163    data[102][2]_i_31_n_0
    SLICE_X11Y87         LUT6 (Prop_lut6_I0_O)        0.124    38.287 r  data[102][2]_i_14/O
                         net (fo=1, routed)           0.332    38.619    data[102][2]_i_14_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    39.139 r  data_reg[102][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.139    data_reg[102][2]_i_3_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.256 r  data_reg[102][2]_i_2/CO[3]
                         net (fo=60, routed)          1.368    40.624    p_5_in__0
    SLICE_X3Y90          LUT6 (Prop_lut6_I4_O)        0.124    40.748 r  data[102][1]_i_1/O
                         net (fo=1, routed)           0.000    40.748    data[102][1]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  data_reg[102][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.504    14.875    clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  data_reg[102][1]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y90          FDRE (Setup_fdre_C_D)        0.031    15.130    data_reg[102][1]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -40.748    
  -------------------------------------------------------------------
                         slack                                -25.618    

Slack (VIOLATED) :        -25.080ns  (required time - arrival time)
  Source:                 num_regB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[102][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        35.106ns  (logic 10.116ns (28.815%)  route 24.990ns (71.185%))
  Logic Levels:           42  (CARRY4=19 LUT3=3 LUT4=3 LUT5=7 LUT6=10)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.541     5.092    clk_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  num_regB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518     5.610 r  num_regB_reg[0]/Q
                         net (fo=52, routed)          0.831     6.441    B[0]
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.124     6.565 r  data[100][6]_i_34/O
                         net (fo=1, routed)           0.000     6.565    data[100][6]_i_34_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.097 r  data_reg[100][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.097    data_reg[100][6]_i_7_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  data_reg[100][6]_i_4/CO[3]
                         net (fo=102, routed)         1.341     8.552    data_reg[100][6]_i_4_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.124     8.676 r  data[100][6]_i_38/O
                         net (fo=1, routed)           0.332     9.008    data[100][6]_i_38_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.558 r  data_reg[100][6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.558    data_reg[100][6]_i_12_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.675 r  data_reg[100][6]_i_5/CO[3]
                         net (fo=66, routed)          1.080    10.755    p_15_in
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.124    10.879 r  data[100][6]_i_62/O
                         net (fo=2, routed)           0.634    11.514    data[100][6]_i_62_n_0
    SLICE_X5Y80          LUT4 (Prop_lut4_I2_O)        0.124    11.638 r  data[100][6]_i_29/O
                         net (fo=1, routed)           0.000    11.638    data[100][6]_i_29_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.170 r  data_reg[100][6]_i_6/CO[3]
                         net (fo=38, routed)          1.311    13.480    p_14_in
    SLICE_X9Y82          LUT5 (Prop_lut5_I4_O)        0.124    13.604 r  data[100][2]_i_31/O
                         net (fo=9, routed)           0.736    14.341    data[100][2]_i_31_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124    14.465 r  data[100][2]_i_14/O
                         net (fo=1, routed)           0.550    15.015    data[100][2]_i_14_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.535 r  data_reg[100][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.535    data_reg[100][2]_i_3_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.652 r  data_reg[100][2]_i_2/CO[3]
                         net (fo=77, routed)          0.938    16.589    p_13_in
    SLICE_X11Y86         LUT3 (Prop_lut3_I2_O)        0.124    16.713 r  data[101][6]_i_80/O
                         net (fo=2, routed)           0.727    17.440    data[101][6]_i_80_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I5_O)        0.124    17.564 r  data[101][6]_i_32/O
                         net (fo=1, routed)           0.352    17.916    data[101][6]_i_32_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.301 r  data_reg[101][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.301    data_reg[101][6]_i_5_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.415 r  data_reg[101][6]_i_2/CO[3]
                         net (fo=51, routed)          1.171    19.587    p_12_in
    SLICE_X7Y84          LUT5 (Prop_lut5_I4_O)        0.124    19.711 r  data[101][6]_i_60/O
                         net (fo=8, routed)           0.835    20.546    data[101][6]_i_60_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.124    20.670 r  data[101][6]_i_21/O
                         net (fo=1, routed)           0.000    20.670    data[101][6]_i_21_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.220 r  data_reg[101][6]_i_3/CO[3]
                         net (fo=78, routed)          1.226    22.446    p_11_in
    SLICE_X2Y81          LUT5 (Prop_lut5_I4_O)        0.124    22.570 r  data[101][6]_i_108/O
                         net (fo=9, routed)           0.458    23.028    data[101][6]_i_108_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.124    23.152 r  data[101][6]_i_66/O
                         net (fo=1, routed)           0.480    23.632    data[101][6]_i_66_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.139 r  data_reg[101][6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.139    data_reg[101][6]_i_23_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.253 r  data_reg[101][6]_i_4/CO[3]
                         net (fo=57, routed)          0.780    25.032    p_10_in
    SLICE_X3Y84          LUT5 (Prop_lut5_I4_O)        0.124    25.156 r  data[101][2]_i_31/O
                         net (fo=9, routed)           0.644    25.801    data[101][2]_i_31_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.124    25.925 r  data[101][2]_i_14/O
                         net (fo=1, routed)           0.657    26.581    data[101][2]_i_14_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.101 r  data_reg[101][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.101    data_reg[101][2]_i_3_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.218 r  data_reg[101][2]_i_2/CO[3]
                         net (fo=71, routed)          1.235    28.453    p_9_in
    SLICE_X2Y87          LUT3 (Prop_lut3_I2_O)        0.124    28.577 r  data[102][6]_i_43/O
                         net (fo=2, routed)           0.552    29.129    data[102][6]_i_43_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.124    29.253 r  data[102][6]_i_7/O
                         net (fo=1, routed)           0.568    29.821    data[102][6]_i_7_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    30.219 r  data_reg[102][6]_i_2/CO[3]
                         net (fo=61, routed)          0.895    31.113    p_8_in
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.124    31.237 r  data[102][6]_i_54/O
                         net (fo=4, routed)           0.598    31.835    data[102][6]_i_54_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.124    31.959 r  data[102][6]_i_15/O
                         net (fo=1, routed)           0.950    32.910    data[102][6]_i_15_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    33.306 r  data_reg[102][6]_i_3/CO[3]
                         net (fo=70, routed)          1.208    34.514    p_7_in
    SLICE_X6Y90          LUT5 (Prop_lut5_I4_O)        0.124    34.638 r  data[102][6]_i_76/O
                         net (fo=9, routed)           0.342    34.980    data[102][6]_i_76_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124    35.104 r  data[102][6]_i_27/O
                         net (fo=1, routed)           0.711    35.815    data[102][6]_i_27_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.341 r  data_reg[102][6]_i_4/CO[3]
                         net (fo=63, routed)          0.847    37.189    p_6_in
    SLICE_X9Y87          LUT5 (Prop_lut5_I4_O)        0.124    37.313 r  data[102][2]_i_31/O
                         net (fo=9, routed)           0.850    38.163    data[102][2]_i_31_n_0
    SLICE_X11Y87         LUT6 (Prop_lut6_I0_O)        0.124    38.287 r  data[102][2]_i_14/O
                         net (fo=1, routed)           0.332    38.619    data[102][2]_i_14_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    39.139 r  data_reg[102][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.139    data_reg[102][2]_i_3_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.256 r  data_reg[102][2]_i_2/CO[3]
                         net (fo=60, routed)          0.819    40.075    p_5_in__0
    SLICE_X10Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.199 r  data[102][0]_i_1/O
                         net (fo=1, routed)           0.000    40.199    data[102][0]_i_1_n_0
    SLICE_X10Y87         FDRE                                         r  data_reg[102][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.434    14.805    clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  data_reg[102][0]/C
                         clock pessimism              0.272    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X10Y87         FDRE (Setup_fdre_C_D)        0.077    15.119    data_reg[102][0]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -40.199    
  -------------------------------------------------------------------
                         slack                                -25.080    

Slack (VIOLATED) :        -25.073ns  (required time - arrival time)
  Source:                 num_regB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[102][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        35.103ns  (logic 10.116ns (28.818%)  route 24.987ns (71.182%))
  Logic Levels:           42  (CARRY4=19 LUT3=3 LUT4=3 LUT5=7 LUT6=10)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.541     5.092    clk_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  num_regB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518     5.610 r  num_regB_reg[0]/Q
                         net (fo=52, routed)          0.831     6.441    B[0]
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.124     6.565 r  data[100][6]_i_34/O
                         net (fo=1, routed)           0.000     6.565    data[100][6]_i_34_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.097 r  data_reg[100][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.097    data_reg[100][6]_i_7_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  data_reg[100][6]_i_4/CO[3]
                         net (fo=102, routed)         1.341     8.552    data_reg[100][6]_i_4_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.124     8.676 r  data[100][6]_i_38/O
                         net (fo=1, routed)           0.332     9.008    data[100][6]_i_38_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.558 r  data_reg[100][6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.558    data_reg[100][6]_i_12_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.675 r  data_reg[100][6]_i_5/CO[3]
                         net (fo=66, routed)          1.080    10.755    p_15_in
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.124    10.879 r  data[100][6]_i_62/O
                         net (fo=2, routed)           0.634    11.514    data[100][6]_i_62_n_0
    SLICE_X5Y80          LUT4 (Prop_lut4_I2_O)        0.124    11.638 r  data[100][6]_i_29/O
                         net (fo=1, routed)           0.000    11.638    data[100][6]_i_29_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.170 r  data_reg[100][6]_i_6/CO[3]
                         net (fo=38, routed)          1.311    13.480    p_14_in
    SLICE_X9Y82          LUT5 (Prop_lut5_I4_O)        0.124    13.604 r  data[100][2]_i_31/O
                         net (fo=9, routed)           0.736    14.341    data[100][2]_i_31_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124    14.465 r  data[100][2]_i_14/O
                         net (fo=1, routed)           0.550    15.015    data[100][2]_i_14_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.535 r  data_reg[100][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.535    data_reg[100][2]_i_3_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.652 r  data_reg[100][2]_i_2/CO[3]
                         net (fo=77, routed)          0.938    16.589    p_13_in
    SLICE_X11Y86         LUT3 (Prop_lut3_I2_O)        0.124    16.713 r  data[101][6]_i_80/O
                         net (fo=2, routed)           0.727    17.440    data[101][6]_i_80_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I5_O)        0.124    17.564 r  data[101][6]_i_32/O
                         net (fo=1, routed)           0.352    17.916    data[101][6]_i_32_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.301 r  data_reg[101][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.301    data_reg[101][6]_i_5_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.415 r  data_reg[101][6]_i_2/CO[3]
                         net (fo=51, routed)          1.171    19.587    p_12_in
    SLICE_X7Y84          LUT5 (Prop_lut5_I4_O)        0.124    19.711 r  data[101][6]_i_60/O
                         net (fo=8, routed)           0.835    20.546    data[101][6]_i_60_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.124    20.670 r  data[101][6]_i_21/O
                         net (fo=1, routed)           0.000    20.670    data[101][6]_i_21_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.220 r  data_reg[101][6]_i_3/CO[3]
                         net (fo=78, routed)          1.226    22.446    p_11_in
    SLICE_X2Y81          LUT5 (Prop_lut5_I4_O)        0.124    22.570 r  data[101][6]_i_108/O
                         net (fo=9, routed)           0.458    23.028    data[101][6]_i_108_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.124    23.152 r  data[101][6]_i_66/O
                         net (fo=1, routed)           0.480    23.632    data[101][6]_i_66_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.139 r  data_reg[101][6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.139    data_reg[101][6]_i_23_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.253 r  data_reg[101][6]_i_4/CO[3]
                         net (fo=57, routed)          0.780    25.032    p_10_in
    SLICE_X3Y84          LUT5 (Prop_lut5_I4_O)        0.124    25.156 r  data[101][2]_i_31/O
                         net (fo=9, routed)           0.644    25.801    data[101][2]_i_31_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.124    25.925 r  data[101][2]_i_14/O
                         net (fo=1, routed)           0.657    26.581    data[101][2]_i_14_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.101 r  data_reg[101][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.101    data_reg[101][2]_i_3_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.218 r  data_reg[101][2]_i_2/CO[3]
                         net (fo=71, routed)          1.235    28.453    p_9_in
    SLICE_X2Y87          LUT3 (Prop_lut3_I2_O)        0.124    28.577 r  data[102][6]_i_43/O
                         net (fo=2, routed)           0.552    29.129    data[102][6]_i_43_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.124    29.253 r  data[102][6]_i_7/O
                         net (fo=1, routed)           0.568    29.821    data[102][6]_i_7_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    30.219 r  data_reg[102][6]_i_2/CO[3]
                         net (fo=61, routed)          0.895    31.113    p_8_in
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.124    31.237 r  data[102][6]_i_54/O
                         net (fo=4, routed)           0.598    31.835    data[102][6]_i_54_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.124    31.959 r  data[102][6]_i_15/O
                         net (fo=1, routed)           0.950    32.910    data[102][6]_i_15_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    33.306 r  data_reg[102][6]_i_3/CO[3]
                         net (fo=70, routed)          1.208    34.514    p_7_in
    SLICE_X6Y90          LUT5 (Prop_lut5_I4_O)        0.124    34.638 r  data[102][6]_i_76/O
                         net (fo=9, routed)           0.342    34.980    data[102][6]_i_76_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124    35.104 r  data[102][6]_i_27/O
                         net (fo=1, routed)           0.711    35.815    data[102][6]_i_27_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.341 r  data_reg[102][6]_i_4/CO[3]
                         net (fo=63, routed)          0.847    37.189    p_6_in
    SLICE_X9Y87          LUT5 (Prop_lut5_I4_O)        0.124    37.313 r  data[102][2]_i_31/O
                         net (fo=9, routed)           0.850    38.163    data[102][2]_i_31_n_0
    SLICE_X11Y87         LUT6 (Prop_lut6_I0_O)        0.124    38.287 r  data[102][2]_i_14/O
                         net (fo=1, routed)           0.332    38.619    data[102][2]_i_14_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    39.139 r  data_reg[102][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.139    data_reg[102][2]_i_3_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.256 r  data_reg[102][2]_i_2/CO[3]
                         net (fo=60, routed)          0.816    40.072    p_5_in__0
    SLICE_X10Y87         LUT6 (Prop_lut6_I3_O)        0.124    40.196 r  data[102][2]_i_1/O
                         net (fo=1, routed)           0.000    40.196    data[102][2]_i_1_n_0
    SLICE_X10Y87         FDRE                                         r  data_reg[102][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.434    14.805    clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  data_reg[102][2]/C
                         clock pessimism              0.272    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X10Y87         FDRE (Setup_fdre_C_D)        0.081    15.123    data_reg[102][2]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -40.196    
  -------------------------------------------------------------------
                         slack                                -25.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uart/tx_bits_remaining_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.985%)  route 0.119ns (39.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.578     1.491    uart/clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  uart/tx_bits_remaining_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.632 f  uart/tx_bits_remaining_reg[1]/Q
                         net (fo=5, routed)           0.119     1.751    uart/tx_bits_remaining_reg_n_0_[1]
    SLICE_X1Y75          LUT6 (Prop_lut6_I1_O)        0.045     1.796 r  uart/tx_out_i_2/O
                         net (fo=1, routed)           0.000     1.796    uart/tx_out_i_2_n_0
    SLICE_X1Y75          FDRE                                         r  uart/tx_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.845     2.004    uart/clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  uart/tx_out_reg/C
                         clock pessimism             -0.499     1.504    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.091     1.595    uart/tx_out_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 uart/recv_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/rx_clk_divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.303%)  route 0.157ns (45.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.581     1.494    uart/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  uart/recv_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  uart/recv_state_reg[0]/Q
                         net (fo=21, routed)          0.157     1.792    uart/recv_state_reg_n_0_[0]
    SLICE_X2Y71          LUT6 (Prop_lut6_I4_O)        0.045     1.837 r  uart/rx_clk_divider[2]_i_1/O
                         net (fo=1, routed)           0.000     1.837    uart/rx_clk_divider[2]_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  uart/rx_clk_divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.850     2.008    uart/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  uart/rx_clk_divider_reg[2]/C
                         clock pessimism             -0.499     1.508    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.120     1.628    uart/rx_clk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 uart/tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.189ns (55.112%)  route 0.154ns (44.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.576     1.489    uart/clk_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  uart/tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  uart/tx_data_reg[4]/Q
                         net (fo=1, routed)           0.154     1.784    uart/tx_data_reg_n_0_[4]
    SLICE_X4Y74          LUT4 (Prop_lut4_I0_O)        0.048     1.832 r  uart/tx_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.832    uart/tx_data[3]_i_1_n_0
    SLICE_X4Y74          FDRE                                         r  uart/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.844     2.002    uart/clk_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  uart/tx_data_reg[3]/C
                         clock pessimism             -0.499     1.502    
    SLICE_X4Y74          FDRE (Hold_fdre_C_D)         0.105     1.607    uart/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 uart/recv_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/rx_clk_divider_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.106%)  route 0.146ns (43.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.579     1.492    uart/clk_IBUF_BUFG
    SLICE_X4Y72          FDRE                                         r  uart/recv_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141     1.633 f  uart/recv_state_reg[1]/Q
                         net (fo=24, routed)          0.146     1.779    uart/recv_state_reg_n_0_[1]
    SLICE_X5Y72          LUT6 (Prop_lut6_I1_O)        0.045     1.824 r  uart/rx_clk_divider[9]_i_1/O
                         net (fo=1, routed)           0.000     1.824    uart/rx_clk_divider[9]_i_1_n_0
    SLICE_X5Y72          FDRE                                         r  uart/rx_clk_divider_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.847     2.005    uart/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  uart/rx_clk_divider_reg[9]/C
                         clock pessimism             -0.499     1.505    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.091     1.596    uart/rx_clk_divider_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 uart/tx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.576     1.489    uart/clk_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  uart/tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  uart/tx_data_reg[5]/Q
                         net (fo=1, routed)           0.136     1.767    uart/tx_data_reg_n_0_[5]
    SLICE_X5Y74          LUT4 (Prop_lut4_I0_O)        0.045     1.812 r  uart/tx_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.812    uart/tx_data[4]_i_1_n_0
    SLICE_X5Y74          FDRE                                         r  uart/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.844     2.002    uart/clk_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  uart/tx_data_reg[4]/C
                         clock pessimism             -0.512     1.489    
    SLICE_X5Y74          FDRE (Hold_fdre_C_D)         0.092     1.581    uart/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uart/tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.184ns (53.785%)  route 0.158ns (46.215%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.578     1.491    uart/clk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  uart/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  uart/tx_data_reg[1]/Q
                         net (fo=1, routed)           0.158     1.791    uart/tx_data_reg_n_0_[1]
    SLICE_X3Y75          LUT4 (Prop_lut4_I0_O)        0.043     1.834 r  uart/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.834    uart/tx_data[0]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  uart/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.845     2.004    uart/clk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  uart/tx_data_reg[0]/C
                         clock pessimism             -0.512     1.491    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.107     1.598    uart/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 uart/rx_bits_remaining_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/rx_bits_remaining_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.227ns (68.632%)  route 0.104ns (31.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.581     1.494    uart/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  uart/rx_bits_remaining_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.128     1.622 r  uart/rx_bits_remaining_reg[1]/Q
                         net (fo=4, routed)           0.104     1.726    uart/rx_bits_remaining[1]
    SLICE_X0Y71          LUT6 (Prop_lut6_I3_O)        0.099     1.825 r  uart/rx_bits_remaining[2]_i_1/O
                         net (fo=1, routed)           0.000     1.825    uart/rx_bits_remaining[2]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  uart/rx_bits_remaining_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.850     2.008    uart/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  uart/rx_bits_remaining_reg[2]/C
                         clock pessimism             -0.513     1.494    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.092     1.586    uart/rx_bits_remaining_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 uart/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.495%)  route 0.154ns (48.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.577     1.490    uart/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  uart/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  uart/rx_data_reg[1]/Q
                         net (fo=7, routed)           0.154     1.809    uart/rx_data_reg[7]_0[1]
    SLICE_X6Y75          FDRE                                         r  uart/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.844     2.002    uart/clk_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  uart/rx_data_reg[0]/C
                         clock pessimism             -0.499     1.502    
    SLICE_X6Y75          FDRE (Hold_fdre_C_D)         0.059     1.561    uart/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 uart/rx_bits_remaining_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/rx_bits_remaining_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.406%)  route 0.156ns (45.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.581     1.494    uart/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  uart/rx_bits_remaining_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  uart/rx_bits_remaining_reg[0]/Q
                         net (fo=5, routed)           0.156     1.791    uart/rx_bits_remaining[0]
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.045     1.836 r  uart/rx_bits_remaining[3]_i_1/O
                         net (fo=1, routed)           0.000     1.836    uart/rx_bits_remaining[3]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  uart/rx_bits_remaining_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.850     2.008    uart/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  uart/rx_bits_remaining_reg[3]/C
                         clock pessimism             -0.513     1.494    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.092     1.586    uart/rx_bits_remaining_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 key_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.550     1.463    clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  key_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164     1.627 r  key_cnt_reg[1]/Q
                         net (fo=3, routed)           0.175     1.803    uart/key_cnt[1]
    SLICE_X8Y76          LUT5 (Prop_lut5_I2_O)        0.043     1.846 r  uart/key_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.846    uart_n_1
    SLICE_X8Y76          FDRE                                         r  key_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.817     1.975    clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  key_cnt_reg[2]/C
                         clock pessimism             -0.511     1.463    
    SLICE_X8Y76          FDRE (Hold_fdre_C_D)         0.131     1.594    key_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y75     P_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y75     P_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y75     P_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y75     Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y75     Q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y79     data_reg[100][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     data_reg[100][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y91     data_reg[100][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y81     data_reg[100][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     P_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     P_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     P_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     P_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     P_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     P_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     Q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     Q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     Q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     P_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     P_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     P_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     P_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     P_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     P_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     Q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     Q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     Q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     Q_reg[1]/C



