// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module pl_kernel_Block_entry_split_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        len,
        ap_return
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] len;
output  [30:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[30:0] ap_return;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1;
wire   [31:0] add_ln118_fu_26_p2;
wire   [31:0] sub_ln118_fu_40_p2;
wire   [29:0] tmp_fu_46_p4;
wire   [30:0] zext_ln118_fu_56_p1;
wire   [29:0] tmp_1_fu_66_p4;
wire   [0:0] tmp_2_fu_32_p3;
wire   [30:0] sub_ln118_1_fu_60_p2;
wire   [30:0] zext_ln118_1_fu_76_p1;
wire   [30:0] select_ln118_fu_80_p3;
reg   [30:0] ap_return_preg;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_return_preg = 31'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 31'd0;
    end else begin
        if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_preg <= select_ln118_fu_80_p3;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return = select_ln118_fu_80_p3;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln118_fu_26_p2 = (len + 32'd3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign select_ln118_fu_80_p3 = ((tmp_2_fu_32_p3[0:0] == 1'b1) ? sub_ln118_1_fu_60_p2 : zext_ln118_1_fu_76_p1);

assign sub_ln118_1_fu_60_p2 = (31'd0 - zext_ln118_fu_56_p1);

assign sub_ln118_fu_40_p2 = ($signed(32'd4294967293) - $signed(len));

assign tmp_1_fu_66_p4 = {{add_ln118_fu_26_p2[31:2]}};

assign tmp_2_fu_32_p3 = add_ln118_fu_26_p2[32'd31];

assign tmp_fu_46_p4 = {{sub_ln118_fu_40_p2[31:2]}};

assign zext_ln118_1_fu_76_p1 = tmp_1_fu_66_p4;

assign zext_ln118_fu_56_p1 = tmp_fu_46_p4;

endmodule //pl_kernel_Block_entry_split_proc
