{"kind":"symbol","abstract":[{"text":"Standard unresolved logic vector (","type":"text"},{"type":"codeVoice","code":"std_ulogic_vector"},{"text":").","type":"text"}],"sections":[],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/rangedtype\/stdulogicvector(size:)"]}],"schemaVersion":{"minor":3,"patch":0,"major":0},"metadata":{"externalID":"s:11VHDLParsing10RangedTypeO15stdULogicVectoryAcA0F4SizeO_tcACmF","role":"symbol","symbolKind":"case","roleHeading":"Case","modules":[{"name":"VHDLParsing"}],"title":"RangedType.stdULogicVector(size:)","fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"stdULogicVector"},{"kind":"text","text":"("},{"kind":"externalParam","text":"size"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10VectorSizeO","text":"VectorSize"},{"kind":"text","text":")"}]},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/RangedType"]]},"primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"platforms":["Linux"],"tokens":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"stdULogicVector"},{"kind":"text","text":"("},{"kind":"externalParam","text":"size"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10VectorSizeO","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorSize","text":"VectorSize"},{"kind":"text","text":")"}]}]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/RangedType\/stdULogicVector(size:)"},"references":{"doc://VHDLParsing/documentation/VHDLParsing/RangedType/stdULogicVector(size:)":{"type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/RangedType\/stdULogicVector(size:)","abstract":[{"text":"Standard unresolved logic vector (","type":"text"},{"code":"std_ulogic_vector","type":"codeVoice"},{"text":").","type":"text"}],"fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"stdULogicVector"},{"kind":"text","text":"("},{"text":"size","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VectorSize","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10VectorSizeO"},{"text":")","kind":"text"}],"title":"RangedType.stdULogicVector(size:)","kind":"symbol","url":"\/documentation\/vhdlparsing\/rangedtype\/stdulogicvector(size:)","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/RangedType":{"title":"RangedType","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/RangedType","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"RangedType","kind":"identifier"}],"abstract":[{"type":"emphasis","inlineContent":[{"text":"VHDL","type":"text"}]},{"text":" types that are bounded within a specific range.","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"RangedType","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/rangedtype","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/VectorSize":{"fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VectorSize","kind":"identifier"}],"kind":"symbol","navigatorTitle":[{"text":"VectorSize","kind":"identifier"}],"type":"topic","title":"VectorSize","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorSize","abstract":[{"text":"A type for representing VHDL vector sizes.","type":"text"}],"url":"\/documentation\/vhdlparsing\/vectorsize"}}}