Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Nov 11 00:53:28 2025
| Host         : Navin-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   810 |
|    Minimum number of control sets                        |   810 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2157 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   810 |
| >= 0 to < 4        |    80 |
| >= 4 to < 6        |   123 |
| >= 6 to < 8        |    47 |
| >= 8 to < 10       |    67 |
| >= 10 to < 12      |    52 |
| >= 12 to < 14      |    48 |
| >= 14 to < 16      |    13 |
| >= 16              |   380 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4895 |          865 |
| No           | No                    | Yes                    |             263 |           78 |
| No           | Yes                   | No                     |            2036 |          518 |
| Yes          | No                    | No                     |            6061 |         1276 |
| Yes          | No                    | Yes                    |             167 |           31 |
| Yes          | Yes                   | No                     |            6517 |         1470 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                      |                                                                                                                          Enable Signal                                                                                                                         |                                                                                                                               Set/Reset Signal                                                                                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                   |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/regslice_both_m_axis_video_V_keep_V_U/load_p1                                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/SyncAsyncSettled/aReset0                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                          |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                 | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                               |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                          |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/CoreAsyncReset/SyncAsyncx/SS[0]                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/rbState_reg[2]                                                                                                                                                                |                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                            | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/SyncAsyncSettled/oSyncStages[0]_i_1__3_n_0                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                               |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_173/load_p2                                                                                                                |                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                            | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg                                           |                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/rbState_reg[2]_0                                                                                                                                                              |                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    |                                                                                                                                                                                                                                                                | system_i/DVIClocking_1/U0/SyncLockedOut/SyncAsyncx/CLR                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    |                                                                                                                                                                                                                                                                | system_i/rgb2dvi_0/U0/LockLostReset/aRst_int                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncEnable/AR[0]                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/DPtpgBarSelYuv_709_y_U/ap_enable_reg_pp0_iter17_reg                                                                                        | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/DPtpgBarSelYuv_709_u_U/q0_reg[2]                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                                | system_i/rst_clk_wiz_0_50M/U0/peripheral_reset[0]                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/Q[0]                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncEnable/AR[0]                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncEnable/AR[0]                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_173/icmp_ln981_reg_493_pp0_iter1_reg_reg[0]_0                                                                              |                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                    |                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      |                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/Q[0]                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                        |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/DPtpgBarSelYuv_709_y_U/ap_enable_reg_pp0_iter17_reg                                                                                        | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/DPtpgBarArray_U/ap_enable_reg_pp0_iter17_reg_0                                                                                                          |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/DPtpgBarSelYuv_709_y_U/ap_enable_reg_pp0_iter17_reg                                                                                        | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/DPtpgBarArray_U/q0_reg[1]_0                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                              |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                         |                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/vRst                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/SerdesReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                            |                1 |              2 |         2.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncAsyncTready/YesAXILITE.vRst_n_reg                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/vRst                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/GenNoMMCM.cBUFR_Rst_reg_n_0                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg_n_0                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/SerdesReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                            |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                     |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                    |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                              |                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/urem_11ns_3ns_2_15_1_U102/system_v_tpg_0_0_urem_11ns_3ns_2_15_1_divider_u/E[0]                                                             | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_predicate_pred2637_state20_i_1_n_5                                                                                                                   |                2 |              3 |         1.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/urem_11ns_3ns_2_15_1_U102/system_v_tpg_0_0_urem_11ns_3ns_2_15_1_divider_u/E[0]                                                             | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_predicate_pred2668_state20_i_1_n_5                                                                                                                   |                2 |              3 |         1.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                     |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                3 |              3 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                      |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                     |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/DPtpgBarSelYuv_709_y_U/ap_enable_reg_pp0_iter17_reg                                                                                        | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/DPtpgBarArray_U/ap_enable_reg_pp0_iter17_reg                                                                                                            |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                             |                3 |              3 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                  |                1 |              3 |         3.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    |                                                                                                                                                                                                                                                                | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                     |                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                        |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                              |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                     |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/SyncAsyncLocked/AS[0]                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    |                                                                                                                                                                                                                                                                | system_i/rst_vid_clk_dyn/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    |                                                                                                                                                                                                                                                                | system_i/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int1                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                |                                                                                                                                                                                                                                                                             |                4 |              4 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/MultiPixStream2AXIvideo_U0/regslice_both_m_axis_video_V_keep_V_U/load_p1                                                                                                                                                           |                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                             |                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                            | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                         |                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                         | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                     | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                               | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/empty_n_reg[0]                                                                                                                             | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_258_2_fu_100/icmp_ln258_reg_193_reg[0]_1[0]                                                                                                             |                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                     | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages[1]                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/ECCx/FSM_onehot_sState[3]_i_1_n_0                                                                                                                                                                       | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/reg_18760                                                                                                                                  |                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |         1.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                      |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                          | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_phi_reg_pp0_iter20_outpix_33_reg_1726[9]_i_1_n_5                                                                                        | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_phi_reg_pp0_iter20_outpix_35_reg_1559[8]_i_1_n_5                                                                                                     |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                     | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                     | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_2_n_0                                                                                                                                                                                    | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                                                                                                                 | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_phi_reg_pp0_iter2_outpix_33_reg_1726[9]_i_1_n_5                                                                                         | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_phi_reg_pp0_iter2_outpix_35_reg_1559[8]_i_1_n_5                                                                                                      |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/srcYUV_U/addr[3]_i_1__0_n_5                                                                                                                                                                                    | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_173/empty_n_reg[0]                                                                                                         | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                       | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                          |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/rst_clk_wiz_0_150M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                              | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/imgRgb_U/addr[3]_i_1_n_6                                                                                                                                                                                                           | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/imgGamma_U/addr[3]_i_1__0_n_6                                                                                                                                                                                                      | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages[1]                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out3                      | system_i/MIPI_D_PHY_RX_0/U0/sel                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/CoreAsyncReset/SyncAsyncx/SS[0]                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                    |                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                             | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                                                           |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                | system_i/rst_clk_wiz_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/urem_11ns_3ns_2_15_1_U102/system_v_tpg_0_0_urem_11ns_3ns_2_15_1_divider_u/E[0]                                                             | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/ap_predicate_pred640_state17_i_1_n_5                                                                                                                                                                       |                2 |              5 |         2.50 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iWrA[4]_i_1_n_0                                                                                                                                                               | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                           |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_173/icmp_ln981_reg_493_reg[0]_2[0]                                                                                         | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/urem_11ns_3ns_2_15_1_U102/system_v_tpg_0_0_urem_11ns_3ns_2_15_1_divider_u/E[0]                                                             | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_predicate_pred2601_state20_i_1_n_5                                                                                                                   |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                   |                                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                 |                2 |              5 |         2.50 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iRdA0                                                                                                                                                                         | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iRdA0_0                                                                                                                                                                       | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo              |                                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_258_2_fu_100/E[0]                                                                                                                                       | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                         | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA[4]_i_2_n_0                                                                                                                                                               | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_0[0]                                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                                                                                    |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                                              |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/dm_prev_frame_number0                                                                                                                                                                      | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/Gamma_U0/grp_Gamma_Pipeline_VITIS_LOOP_327_4_fu_106/E[0]                                                                                                                                                                           | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/empty_n_reg_0[0]                                                                                                                           | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/ap_CS_fsm_state4                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_2[0]                                                                                                                                                              |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/full_n_reg[0]                                                                                                                              | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0                                                                                                             | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg_0[0]                                                                                                                                                                      |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                         |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncHard_int                                                                                                                                                                       | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dLogicRst                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                        |                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dSyncHard_int                                                                                                                                                                       | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dLogicRst                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                                           | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0[0]                                                                                                                                                        |                3 |              5 |         1.67 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                | system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_areset_r                                                                                                              |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                | system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_areset_r                                                                                                              |                1 |              6 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/CTRL_s_axi_U/waddr                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/ECCx/sErrSyndrome                                                                                                                                                                                       |                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/rst_clk_wiz_0_150M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | system_i/rst_clk_wiz_0_150M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/yCount_1                                                                                                                                   | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/yCount_1[5]_i_1_n_5                                                                                                                                     |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                          | system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                  | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[31][7]_i_1_n_0                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                  | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[33][7]_i_1_n_0                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                  | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[29][7]_i_1_n_0                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                  | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[27][7]_i_1_n_0                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                  | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[38][13]_i_1_n_0                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                  | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[35][7]_i_1_n_0                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                  | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[37][7]_i_1_n_0                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_condition_5503                                                                                                                          | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_s[0]                                                                       |                1 |              6 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                        | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                                                           |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/rst_clk_wiz_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | system_i/rst_clk_wiz_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                          | system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/rst_vid_clk_dyn/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                     | system_i/rst_vid_clk_dyn/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                              |                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/urem_11ns_3ns_2_15_1_U102/system_v_tpg_0_0_urem_11ns_3ns_2_15_1_divider_u/E[0]                                                             | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_predicate_pred683_state19_i_1_n_5                                                                                                                    |                3 |              6 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                           |                1 |              7 |         7.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                                                                                                                       | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_phi_reg_pp0_iter4_outpix_35_reg_1559[9]_i_1_n_5                                                                                         |                                                                                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/tpgBarSelYuv_v_U/E[0]                                                                                                                      |                                                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/DPtpgBarArray_U/E[0]                                                                                                                       | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_phi_reg_pp0_iter17_phi_ln1144_reg_1548[1]_i_1_n_5                                                                                                    |                2 |              7 |         3.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/urem_11ns_3ns_2_15_1_U102/system_v_tpg_0_0_urem_11ns_3ns_2_15_1_divider_u/E[0]                                                             | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/g_reg_5290[8]_i_1_n_5                                                                                                                                   |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                     | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                     | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                        | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                1 |              7 |         7.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1_n_0                                                                                                                                           |                2 |              7 |         3.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_1[0]                                                                                                                                             |                2 |              7 |         3.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                            |                2 |              7 |         3.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2                                                                                                                                                               |                2 |              7 |         3.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                            |                1 |              7 |         7.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                             |                                                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2data_valid_reg                                                    |                                                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  |                                                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                  | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                |                2 |              7 |         3.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready_0                                                                                                          | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                |                2 |              7 |         3.50 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/tpgBarSelYuv_y_U/ce00_out                                                                                                                  |                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/CTRL_s_axi_U/int_dpYUVCoef                                                                                                                                                                                                                 | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/CTRL_s_axi_U/int_colorFormat                                                                                                                                                                                                               | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/CTRL_s_axi_U/int_bckgndId                                                                                                                                                                                                                  | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/rbState_reg[0][3]                                                                                                                                                             | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/rbState_reg[0][1]                                                                                                                                                             | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                               |                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/oSyncStages_reg[1]_2[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/CTRL_s_axi_U/int_dpDynamicRange                                                                                                                                                                                                            | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/rbState_reg[0][2]                                                                                                                                                             | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/CTRL_s_axi_U/int_enableInput                                                                                                                                                                                                               | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/CTRL_s_axi_U/int_motionSpeed                                                                                                                                                                                                               | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/rbState_reg[0][0]                                                                                                                                                             | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/CTRL_s_axi_U/int_maskId                                                                                                                                                                                                                    | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                            | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/oSyncStages_reg[1]_1[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_0                                                                                                                                                            | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[2]_0[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/MultiPixStream2AXIvideo_U0/ap_CS_fsm_reg[0]_0[0]                                                                                                                                                               | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_4_reg_301_0                                                                                                       |                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                        |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/oSyncStages_reg[1]_4[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_phi_reg_pp0_iter2_outpix_33_reg_1726[9]_i_1_n_5                                                                                         | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_phi_reg_pp0_iter2_outpix_34_reg_1638[8]_i_1_n_5                                                                                                      |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_phi_reg_pp0_iter4_outpix_35_reg_1559[9]_i_1_n_5                                                                                         | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_phi_reg_pp0_iter4_outpix_35_reg_1559[8]_i_1_n_5                                                                                                      |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg[7]_i_1_n_0                                                                                                                                                                                 | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                                | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18][0]                                                  |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                        |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg[23]_i_1_n_0                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg[7]_i_1_n_0                                                                                                                                                                                 | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg[15]_i_1_n_0                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                   | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg[31]_i_1_n_0                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                          | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                           | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg[15]_i_1_n_0                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg[31]_i_1_n_0                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg[23]_i_1_n_0                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                         | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                          |                3 |              8 |         2.67 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                             |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                            |                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/oSyncStages_reg[1]_3[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 |                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/CTRL_s_axi_U/int_ovrlayId                                                                                                                                                                                                                  | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                               | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                                                  |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                   | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0[0]                                                                                                                                             |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                          | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                   | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                 |                2 |              9 |         4.50 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                           | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  system_i/clk_wiz_0/inst/clk_out3                      | system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncLocked/E[0]                                                                                                                                                                                                     | system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncEnable/SS[0]                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgForeground_U0/ap_CS_fsm_reg[0]_1[0]                                                                                                                                                                         | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  system_i/DVIClocking_1/U0/PixelClk                    |                                                                                                                                                                                                                                                                | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                 |                3 |              9 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/AXI_BayerToRGB_0/U0/sAXIMasterRed[9]_i_1_n_0                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                2 |              9 |         4.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_2[0]                                                                                                                                                              |                2 |              9 |         4.50 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dDataOut80                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dDataOut80                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                               | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                4 |              9 |         2.25 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_condition_5510                                                                                                                          | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign[9]_i_1_n_5                                                                |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_condition_5468                                                                                                                          | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_s[9]_i_1_n_5                                                               |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_CS_fsm_reg[4][0]                                                                                                                        |                                                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_CS_fsm_reg[4]_3[0]                                                                                                                      |                                                                                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_CS_fsm_reg[4]_1[0]                                                                                                                      |                                                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_enable_reg_pp0_iter18_reg_0[0]                                                                                                          |                                                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_CS_fsm_reg[4]_5[0]                                                                                                                      |                                                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/yCount_20                                                                                                                                  | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/yCount_2[9]_i_1_n_5                                                                                                                                     |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/yCount_3                                                                                                                                   | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/yCount_3[9]_i_1_n_5                                                                                                                                     |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/yCount                                                                                                                                     | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/yCount[9]_i_1_n_5                                                                                                                                       |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_predicate_pred3083_state19_reg_0[0]                                                                                                     |                                                                                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/AXI_BayerToRGB_0/U0/sLineBufferReadDataBuf_0                                                                                                                                                                                                          | system_i/AXI_BayerToRGB_0/U0/sAXIMasterRed[9]_i_1_n_0                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_predicate_pred2507_state20_reg_0[0]                                                                                                     |                                                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                    | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_predicate_pred2519_state20_reg_0[0]                                                                                                     |                                                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/hdata0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/rampVal_20                                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                    | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                               |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/rampVal_10                                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/tpgBackground_U0_ap_ready                                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                      |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/Q[0]                                                                                                                                                                                          | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/outpix_10_reg_1541                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                            | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                    |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]              | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]        | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]   | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                    |                2 |             10 |         5.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    |                                                                                                                                                                                                                                                                | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    |                                                                                                                                                                                                                                                                | system_i/rst_vid_clk_dyn/U0/peripheral_reset[0]                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  system_i/DVIClocking_1/U0/PixelClk                    |                                                                                                                                                                                                                                                                | system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                        |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                               | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                      |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_4_reg_301_0                                                                                                       | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_3_reg_3181                                                                                                                     |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/urem_11ns_3ns_2_15_1_U102/system_v_tpg_0_0_urem_11ns_3ns_2_15_1_divider_u/E[0]                                                             | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/select_ln1306_reg_5804[9]_i_1_n_5                                                                                                                       |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/grp_reg_ap_uint_10_s_fu_2350/E[0]                                                                                                          | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/grp_reg_ap_uint_10_s_fu_2350/SR[0]                                                                                                                      |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_01__6                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_condition_5477                                                                                                                          | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_xBar                                                                                |                3 |             11 |         3.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_phi_reg_pp0_iter1_outpix_33_reg_1726[9]_i_1_n_5                                                                                         |                                                                                                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/Gamma_U0/grp_Gamma_Pipeline_VITIS_LOOP_315_1_fu_90/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                   | system_i/v_gamma_lut_0/inst/Gamma_U0/grp_Gamma_Pipeline_VITIS_LOOP_315_1_fu_90/flow_control_loop_pipe_sequential_init_U/grp_Gamma_Pipeline_VITIS_LOOP_315_1_fu_90_ap_start_reg_reg_1[0]                                                                                     |                3 |             11 |         3.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/aw_hs                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                              |                                                                                                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                             |                3 |             11 |         3.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/AXI_BayerToRGB_0/U0/sel                                                                                                                                                                                                                               | system_i/AXI_BayerToRGB_0/U0/clear                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp53_in                                                                                                                                                                                                      | system_i/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                   | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                3 |             12 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state2                                                                                                                                                                                        |                                                                                                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_258_2_fu_100/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                              | system_i/v_gamma_lut_0/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_258_2_fu_100/flow_control_loop_pipe_sequential_init_U/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_258_2_fu_100_ap_start_reg_reg_0[0]                             |                4 |             12 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state4                                                                                                                                                                    | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/MultiPixStream2AXIvideo_U0/MultiPixStream2AXIvideo_U0_field_id_val11_read                                                                                                                                                   |                3 |             12 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                        |                2 |             12 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                         |                                                                                                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_152_ap_start_reg0                                                                                                                                    | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/ap_NS_fsm14_out                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_4_reg_301_0                                                                                                       | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_3_reg_318[5]_i_1_n_5                                                                                                           |                2 |             12 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                2 |             12 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                         |                                                                                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    |                                                                                                                                                                                                                                                                | system_i/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/colorFormat_val27_c9_U/E[0]                                                                                                                                                                                    | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                                        | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/MultiPixStream2AXIvideo_U0/Q[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/AXIvideo2MultiPixStream_U0/ap_start0                                                                                                                                                                           | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/AXIvideo2MultiPixStream_U0/ap_start05_out                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    |                                                                                                                                                                                                                                                                | system_i/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                4 |             12 |         3.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                                                                                                                                                                                                        | system_i/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/Gamma_U0/grp_Gamma_Pipeline_VITIS_LOOP_327_4_fu_106/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                  | system_i/v_gamma_lut_0/inst/Gamma_U0/grp_Gamma_Pipeline_VITIS_LOOP_327_4_fu_106/flow_control_loop_pipe_sequential_init_U/grp_Gamma_Pipeline_VITIS_LOOP_327_4_fu_106_ap_start_reg_reg[0]                                                                                     |                3 |             12 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                                                          |                2 |             12 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state4                                                                                                                                                                                        | system_i/v_gamma_lut_0/inst/start_for_MultiPixStream2AXIvideo_U0_U/empty_n_reg_0[0]                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                    |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                        |                2 |             12 |         6.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count                                                                                                                                                                                               | system_i/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[0]_i_1_n_0                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/Gamma_U0/grp_Gamma_Pipeline_VITIS_LOOP_327_4_fu_106_ap_start_reg0                                                                                                                                                                  | system_i/v_gamma_lut_0/inst/Gamma_U0/ap_NS_fsm13_out                                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/ap_CS_fsm_reg[0]_1[0]                                                                                                                                                                         | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_152/flow_control_loop_pipe_sequential_init_U/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_152_ap_start_reg_reg[0]                              | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_152/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                            |                3 |             12 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                            |                2 |             12 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                    |                4 |             13 |         3.25 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                2 |             13 |         6.50 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                               |                                                                                                                                                                                                                                                                             |                2 |             13 |         6.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                2 |             13 |         6.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1__0_n_0                                                                                                                                                             | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                2 |             13 |         6.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_173/j_fu_1320                                                                                                              | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_173/ap_NS_fsm1                                                                                                                          |                4 |             13 |         3.25 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_224/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_224/flow_control_loop_pipe_sequential_init_U/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_224_ap_start_reg_reg_0[0]                     |                3 |             13 |         4.33 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                      | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                   |                3 |             13 |         4.33 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                                                                    |                5 |             13 |         2.60 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int                                                                                                                                                                     |                4 |             13 |         3.25 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                               |                                                                                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_phi_reg_pp0_iter20_outpix_33_reg_17261149_out                                                                                           |                                                                                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                2 |             13 |         6.50 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                                                                                                             |                2 |             14 |         7.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                3 |             14 |         4.67 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                             |                4 |             14 |         3.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg[0]                                                                                                                                                          |                3 |             14 |         4.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                3 |             14 |         4.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                        | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4[0]                                                                                                                                   |                5 |             14 |         2.80 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                        | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/AR[0]                                                                                                                                                |                2 |             15 |         7.50 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/FSM_sequential_state_reg[2]                                                                                                                                                |                4 |             15 |         3.75 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                3 |             15 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/E[0]                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                                  |                4 |             15 |         3.75 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/ClockLane/clear                                                                                                                                                                                                                                 |                4 |             15 |         3.75 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/FSM_sequential_state_reg[2]                                                                                                                                                |                4 |             15 |         3.75 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                3 |             15 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/CTRL_s_axi_U/int_passthruEndX                                                                                                                                                                                                              | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/int_height[15]_i_1_n_6                                                                                                                                                                                                | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/int_video_format[15]_i_1_n_6                                                                                                                                                                                          | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/rdata[31]_i_2_n_6                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/rdata[31]_i_2_n_6                                                                                                                                                                                                     | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/rdata[31]_i_1_n_6                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/int_width[15]_i_1_n_6                                                                                                                                                                                                 | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/CTRL_s_axi_U/int_field_id                                                                                                                                                                                                                  | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/CTRL_s_axi_U/int_height                                                                                                                                                                                                                    | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/CTRL_s_axi_U/int_crossHairX                                                                                                                                                                                                                | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/CTRL_s_axi_U/int_crossHairY                                                                                                                                                                                                                | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/CTRL_s_axi_U/int_passthruStartX                                                                                                                                                                                                            | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/CTRL_s_axi_U/int_boxColorG                                                                                                                                                                                                                 | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/CTRL_s_axi_U/int_boxColorR                                                                                                                                                                                                                 | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/CTRL_s_axi_U/int_boxSize                                                                                                                                                                                                                   | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/CTRL_s_axi_U/int_boxColorB                                                                                                                                                                                                                 | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateHorContDelta                                                                                                                                                                                                        | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateVerContStart                                                                                                                                                                                                        | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateHorContStart                                                                                                                                                                                                        | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/CTRL_s_axi_U/int_bck_motion_en                                                                                                                                                                                                             | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateVerContDelta                                                                                                                                                                                                        | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                              | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                      |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/CTRL_s_axi_U/int_width                                                                                                                                                                                                                     | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                              | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1[0]                                                                                      |                5 |             16 |         3.20 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_enable_reg_pp0_iter5_reg_0[0]                                                                                                           |                                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_CS_fsm_reg[4]_2[0]                                                                                                                      |                                                                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/phi_mul_fu_534                                                                                                                             | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                         |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/zonePlateVDelta                                                                                                                            |                                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/ap_NS_fsm[3]                                                                                                                                                                                  | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/mac_muladd_16s_16s_16ns_16_4_1_U118/system_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_CS_fsm_reg[0]                                          |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgForeground_U0/ap_NS_fsm[3]                                                                                                                                                                                  | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgForeground_U0/tpgForeground_U0_colorFormat_val27_c_write                                                                                                                                                                 |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                      |                                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                                                                                                                         | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0[0]                                                                                                                                                                   | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                          |                                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                        |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/ECCx/sHeaderOut_reg[5]_0                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/CTRL_s_axi_U/int_passthruStartY                                                                                                                                                                                                            | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                                |                                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                        |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        |                                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                         |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                            | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                         |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                            | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                         |                5 |             16 |         3.20 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                              |                                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                              |                                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]       |                                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/CTRL_s_axi_U/int_passthruEndY                                                                                                                                                                                                              | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                   |                6 |             17 |         2.83 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                     |                                                                                                                                                                                                                                                                             |                3 |             17 |         5.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgForeground_U0/Q[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                             |                3 |             17 |         5.67 |
|  system_i/DVIClocking_1/U0/PixelClk                    |                                                                                                                                                                                                                                                                | system_i/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                                                                                      |                5 |             17 |         3.40 |
|  system_i/clk_wiz_0/inst/clk_out2                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                     |                5 |             17 |         3.40 |
|  system_i/clk_wiz_0/inst/clk_out2                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                     |                5 |             17 |         3.40 |
|  system_i/clk_wiz_0/inst/clk_out2                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                     |                3 |             18 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                        |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                        |                3 |             18 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                     |                3 |             18 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                               |                                                                                                                                                                                                                                                                             |                4 |             18 |         4.50 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rst_reg[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |                5 |             18 |         3.60 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3][0]                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/SR[0]                                                                                                  |                3 |             19 |         6.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/urem_11ns_3ns_2_15_1_U102/system_v_tpg_0_0_urem_11ns_3ns_2_15_1_divider_u/E[0]                                                             | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                4 |             20 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/ap_phi_reg_pp0_iter4_outpix_33_reg_1726[9]_i_2_n_5                                                                                                                                            | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_phi_reg_pp0_iter4_outpix_33_reg_1726                                                                                                                 |                3 |             20 |         6.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                              |                                                                                                                                                                                                                                                                             |                3 |             20 |         6.67 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                            | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                       |                5 |             21 |         4.20 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                6 |             21 |         3.50 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                          |                                                                                                                                                                                                                                                                             |                6 |             21 |         3.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                       |                4 |             22 |         5.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                         |                6 |             22 |         3.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                         |                6 |             22 |         3.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                                | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                6 |             22 |         3.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                6 |             22 |         3.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                6 |             22 |         3.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/ECCx/FSM_onehot_sState_reg[3]_0[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                             |                7 |             22 |         3.14 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                5 |             22 |         4.40 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                               | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                            |                6 |             23 |         3.83 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                              | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                            |                6 |             23 |         3.83 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_phi_reg_pp0_iter2_outpix_33_reg_1726[9]_i_1_n_5                                                                                         |                                                                                                                                                                                                                                                                             |                4 |             23 |         5.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                      |                                                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                4 |             24 |         6.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_334[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                4 |             24 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/Gamma_U0/grp_Gamma_Pipeline_VITIS_LOOP_315_1_fu_90/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg_0[0]                                                                                                                 |                                                                                                                                                                                                                                                                             |                6 |             24 |         4.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                4 |             24 |         6.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_337[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                5 |             24 |         4.80 |
|  system_i/DVIClocking_1/U0/PixelClk                    |                                                                                                                                                                                                                                                                | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                       |                5 |             24 |         4.80 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_332[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                4 |             24 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                            |                                                                                                                                                                                                                                                                             |                6 |             24 |         4.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_336[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                4 |             24 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                      |                                                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                 | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_331[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                4 |             24 |         6.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                            | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                4 |             24 |         6.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_329[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                4 |             24 |         6.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_327[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                4 |             24 |         6.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_330[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                4 |             24 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_132/flow_control_loop_pipe_sequential_init_U/sof_reg_83_reg[0][0]                                                                           |                                                                                                                                                                                                                                                                             |                6 |             24 |         4.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_328[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                4 |             24 |         6.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_326[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                4 |             24 |         6.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][42]_0[0]                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                4 |             24 |         6.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_335[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                4 |             24 |         6.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_5[0]                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                6 |             24 |         4.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_333[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                5 |             24 |         4.80 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgForeground_U0/ap_CS_fsm_reg[0]_0[0]                                                                                                                                                                         | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                4 |             24 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/AXIvideo2MultiPixStream_U0/grp_reg_unsigned_short_s_fu_282/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                             |                8 |             25 |         3.12 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state2                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                4 |             25 |         6.25 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg[0]                                                                                                                                                        | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/bSerie0                                                                                                                                    |                                                                                                                                                                                                                                                                             |                5 |             26 |         5.20 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_2[0]                                                                                                                                                              |                6 |             26 |         4.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state4                                                                                                                                                                                        |                                                                                                                                                                                                                                                                             |                5 |             26 |         5.20 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7][0]                                                                                                                                                                |                                                                                                                                                                                                                                                                             |                5 |             26 |         5.20 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/AXI_BayerToRGB_0/U0/sel                                                                                                                                                                                                                               | system_i/AXI_BayerToRGB_0/U0/sAXIMasterRed[8]_i_1_n_0                                                                                                                                                                                                                       |                8 |             27 |         3.38 |
|  system_i/clk_wiz_0/inst/clk_out2                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                     |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                     |                4 |             28 |         7.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                      | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                8 |             29 |         3.62 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                         |                6 |             29 |         4.83 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_CS_fsm_reg[4]_4[0]                                                                                                                      |                                                                                                                                                                                                                                                                             |                4 |             30 |         7.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/outpix_39_reg_1837[9]_i_1_n_5                                                                                                              |                                                                                                                                                                                                                                                                             |                8 |             30 |         3.75 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/we                                                                                                                                         |                                                                                                                                                                                                                                                                             |                4 |             30 |         7.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/icmp_ln565_reg_5034_pp0_iter19_reg_reg[0]_0[0]                                                                                             |                                                                                                                                                                                                                                                                             |                9 |             30 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/regslice_both_m_axis_video_V_data_V_U/load_p1                                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |                8 |             30 |         3.75 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/regslice_both_s_axis_video_V_data_V_U/load_p2                                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |                7 |             30 |         4.29 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/regslice_both_s_axis_video_V_data_V_U/load_p1                                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |                9 |             30 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/ECCx/sDataIn[23]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                             |                5 |             30 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_253/flow_control_loop_pipe_sequential_init_U/E[0]                                                                         |                                                                                                                                                                                                                                                                             |                8 |             30 |         3.75 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/Gamma_U0/grp_Gamma_Pipeline_VITIS_LOOP_327_4_fu_106/push                                                                                                                                                                           |                                                                                                                                                                                                                                                                             |                4 |             30 |         7.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_224/AXIvideo2MultiPixStream_U0_srcYUV_write                                                                                      |                                                                                                                                                                                                                                                                             |                4 |             30 |         7.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/we                                                                                                                                         |                                                                                                                                                                                                                                                                             |                4 |             30 |         7.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_152/push                                                                                                                                             |                                                                                                                                                                                                                                                                             |                4 |             30 |         7.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/regslice_both_s_axis_video_V_data_V_U/load_p1                                                                                                                                                           |                                                                                                                                                                                                                                                                             |                9 |             30 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/regslice_both_s_axis_video_V_data_V_U/load_p2                                                                                                                                                           |                                                                                                                                                                                                                                                                             |                6 |             30 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_132/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                           |                                                                                                                                                                                                                                                                             |                8 |             30 |         3.75 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_173/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                             |                4 |             30 |         7.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/flow_control_loop_pipe_sequential_init_U/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542_ap_start_reg_reg_2[0]                          |                                                                                                                                                                                                                                                                             |                8 |             30 |         3.75 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_phi_reg_pp0_iter19_outpix_33_reg_1726[9]_i_1_n_5                                                                                        |                                                                                                                                                                                                                                                                             |                4 |             30 |         7.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_258_2_fu_100/icmp_ln258_reg_193_reg[0]_0[0]                                                                                                             |                                                                                                                                                                                                                                                                             |                5 |             30 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/MultiPixStream2AXIvideo_U0/regslice_both_m_axis_video_V_data_V_U/load_p1                                                                                                                                                           |                                                                                                                                                                                                                                                                             |                8 |             30 |         3.75 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                   | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                             |                8 |             31 |         3.88 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_152/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                    |                                                                                                                                                                                                                                                                             |                9 |             31 |         3.44 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_224/flow_control_loop_pipe_sequential_init_U/icmp_ln850_reg_363_pp0_iter1_reg_reg[0]_0[0]                                        |                                                                                                                                                                                                                                                                             |                8 |             31 |         3.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                      |                4 |             31 |         7.75 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0[0]                                                                                                                                         | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |                5 |             31 |         6.20 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_3[0]                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_5[0]                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      |                                                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          |                                                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6][0]                                                                                                                                                                | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/Gamma_U0/grp_Gamma_Pipeline_VITIS_LOOP_327_4_fu_106/ap_block_pp0_stage0_subdone                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                5 |             32 |         6.40 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_2[0]                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_INDET_BTT.lsig_absorb2tlast_reg     |                6 |             32 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_6[0]                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/slv_reg_rden                                                                                                                                                                                           | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                                |                                                                                                                                                                                                                                                                             |                5 |             32 |         6.40 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                           | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                                              |                7 |             32 |         4.57 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/count_new_0_reg_494                                                                                                                                                                                                                        | system_i/v_tpg_0/U0/s                                                                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_4[0]                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/ap_CS_fsm_state3                                                                                                                                                                                                                           | system_i/v_tpg_0/U0/count_new_0_reg_494                                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/slv_reg_rden                                                                                                                                                                                           | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_0[0]                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_4[0]                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_173/ap_CS_fsm_reg[4]                                                                                                       |                                                                                                                                                                                                                                                                             |                5 |             32 |         6.40 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_0[0]                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_0[0]                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_0[0]                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  system_i/DVIClocking_1/U0/PixelClk                    |                                                                                                                                                                                                                                                                | system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_0[0]                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_2[0]                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3][0]                                                                                                                                                                | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  system_i/DVIClocking_1/U0/PixelClk                    |                                                                                                                                                                                                                                                                | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0                                                                                                                                                                             |                9 |             32 |         3.56 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_1[0]                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_block_pp0_stage0_subdone_grp0_done_reg_reg_0[0]                                                                                         |                                                                                                                                                                                                                                                                             |                5 |             32 |         6.40 |
|  system_i/DVIClocking_1/U0/PixelClk                    |                                                                                                                                                                                                                                                                | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_2[0]                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_3[0]                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_7[0]                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  system_i/DVIClocking_1/U0/PixelClk                    |                                                                                                                                                                                                                                                                | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2][0]                                                                                                                                                                | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                      | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/E[0]                                                                                                                                                                                            | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                                              |                9 |             32 |         3.56 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_3[0]                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/rbEnInt                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                4 |             32 |         8.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                              | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_1[0]                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5][0]                                                                                                                                                                | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_4[0]                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               15 |             32 |         2.13 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                5 |             32 |         6.40 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_2[0]                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_5[0]                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_4[0]                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                8 |             32 |         4.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_1[0]                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4][0]                                                                                                                                                                | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_1[0]                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                   | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_0[0]                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_6[0]                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_5[0]                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_1[0]                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_8[0]                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/count0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                5 |             32 |         6.40 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_2[0]                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |               15 |             33 |         2.20 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |                5 |             33 |         6.60 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                              | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                8 |             33 |         4.12 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                    | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/ap_CS_fsm_state2                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                             |                9 |             33 |         3.67 |
|  system_i/DVIClocking_1/U0/PixelClk                    |                                                                                                                                                                                                                                                                | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                                           |                6 |             33 |         5.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                             |                9 |             34 |         3.78 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                             |                8 |             34 |         4.25 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                       | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                     |                8 |             34 |         4.25 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |                8 |             34 |         4.25 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                  |                                                                                                                                                                                                                                                                             |                9 |             34 |         3.78 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                   | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                     |               10 |             34 |         3.40 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_173/axi_data_3_reg_5020                                                                                                    |                                                                                                                                                                                                                                                                             |                7 |             34 |         4.86 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                  |                6 |             35 |         5.83 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                5 |             35 |         7.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dLogicRst                                                                                                                                                                                        |                6 |             35 |         5.83 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dLogicRst                                                                                                                                                                                        |                5 |             35 |         7.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_phi_reg_pp0_iter3_outpix_33_reg_1726[9]_i_1_n_5                                                                                         |                                                                                                                                                                                                                                                                             |                7 |             35 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                         |                7 |             36 |         5.14 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                               |                                                                                                                                                                                                                                                                             |                5 |             36 |         7.20 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_phi_reg_pp0_iter20_outpix_33_reg_1726[9]_i_1_n_5                                                                                        |                                                                                                                                                                                                                                                                             |               14 |             36 |         2.57 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                      |                7 |             36 |         5.14 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/ap_CS_fsm_reg[0]_0[0]                                                                                                                                                                         | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |                5 |             36 |         7.20 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/start_for_MultiPixStream2AXIvideo_U0_U/empty_n_reg_0[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                7 |             36 |         5.14 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_phi_reg_pp0_iter8_outpix_33_reg_1726[9]_i_1_n_5                                                                                         |                                                                                                                                                                                                                                                                             |                6 |             37 |         6.17 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_phi_reg_pp0_iter5_outpix_33_reg_1726[9]_i_1_n_5                                                                                         |                                                                                                                                                                                                                                                                             |                6 |             37 |         6.17 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                             |                5 |             37 |         7.40 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                             |                7 |             37 |         5.29 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_phi_reg_pp0_iter11_outpix_33_reg_1726[9]_i_1_n_5                                                                                        |                                                                                                                                                                                                                                                                             |                6 |             37 |         6.17 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_phi_reg_pp0_iter10_outpix_33_reg_1726[9]_i_1_n_5                                                                                        |                                                                                                                                                                                                                                                                             |                7 |             37 |         5.29 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_phi_reg_pp0_iter13_outpix_33_reg_1726[9]_i_1_n_5                                                                                        |                                                                                                                                                                                                                                                                             |                5 |             37 |         7.40 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_phi_reg_pp0_iter15_outpix_33_reg_1726[9]_i_1_n_5                                                                                        |                                                                                                                                                                                                                                                                             |                5 |             37 |         7.40 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                |                                                                                                                                                                                                                                                                             |                8 |             37 |         4.62 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_phi_reg_pp0_iter6_outpix_33_reg_1726[9]_i_1_n_5                                                                                         |                                                                                                                                                                                                                                                                             |                5 |             37 |         7.40 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_phi_reg_pp0_iter16_outpix_33_reg_1726[9]_i_1_n_5                                                                                        |                                                                                                                                                                                                                                                                             |                5 |             37 |         7.40 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                                                |                                                                                                                                                                                                                                                                             |                8 |             37 |         4.62 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                             |                5 |             37 |         7.40 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_phi_reg_pp0_iter9_outpix_33_reg_1726[9]_i_1_n_5                                                                                         |                                                                                                                                                                                                                                                                             |                6 |             37 |         6.17 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_phi_reg_pp0_iter7_outpix_33_reg_1726[9]_i_1_n_5                                                                                         |                                                                                                                                                                                                                                                                             |                6 |             37 |         6.17 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/ap_phi_reg_pp0_iter12_outpix_33_reg_1726[9]_i_1_n_5                                                                                        |                                                                                                                                                                                                                                                                             |                6 |             37 |         6.17 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                     |                                                                                                                                                                                                                                                                             |                5 |             39 |         7.80 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                        |                7 |             40 |         5.71 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/oSyncStages_reg[1]_0[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                             |                8 |             40 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2addr_valid_reg                                                            |                                                                                                                                                                                                                                                                             |                5 |             40 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                     |                9 |             41 |         4.56 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                      | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |               11 |             41 |         3.73 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgForeground_U0/ap_CS_fsm_state2                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |                9 |             41 |         4.56 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                       | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                   |                6 |             42 |         7.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                              | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                |               12 |             42 |         3.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                   |                7 |             43 |         6.14 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/DPtpgBarArray_U/E[0]                                                                                                                       |                                                                                                                                                                                                                                                                             |                7 |             44 |         6.29 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/MultiPixStream2AXIvideo_U0/MultiPixStream2AXIvideo_U0_field_id_val11_read                                                                                                                                      |                                                                                                                                                                                                                                                                             |                7 |             46 |         6.57 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                             |               11 |             47 |         4.27 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                                                                                                             |                7 |             47 |         6.71 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                               | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                            |                6 |             48 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                                        | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                7 |             48 |         6.86 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                9 |             49 |         5.44 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                         |                                                                                                                                                                                                                                                                             |                7 |             49 |         7.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                9 |             49 |         5.44 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                             |                8 |             49 |         6.12 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                             |               12 |             49 |         4.08 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                             |               11 |             49 |         4.45 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                9 |             49 |         5.44 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                8 |             49 |         6.12 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                             |                                                                                                                                                                                                                                                                             |                7 |             50 |         7.14 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                             |                                                                                                                                                                                                                                                                             |                7 |             50 |         7.14 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                        |                                                                                                                                                                                                                                                                             |                7 |             50 |         7.14 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg[0]                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                              |                7 |             50 |         7.14 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                              | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                        |                7 |             50 |         7.14 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                             |               14 |             53 |         3.79 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                9 |             57 |         6.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                9 |             57 |         6.33 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |               11 |             59 |         5.36 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |               13 |             59 |         4.54 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |               12 |             59 |         4.92 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/ap_CS_fsm_state3                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |               14 |             59 |         4.21 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                             |               12 |             61 |         5.08 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                             |               14 |             63 |         4.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            |                                                                                                                                                                                                                                                                             |               17 |             64 |         3.76 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                |                                                                                                                                                                                                                                                                             |               16 |             64 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                           | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                             |               19 |             67 |         3.53 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                                 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                             |               18 |             67 |         3.72 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/DPtpgBarSelYuv_709_y_U/ap_enable_reg_pp0_iter17_reg                                                                                        |                                                                                                                                                                                                                                                                             |               11 |             68 |         6.18 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/Q[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                             |               18 |             81 |         4.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                     |               39 |             94 |         2.41 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                              |               24 |             94 |         3.92 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/colorFormat_val27_c9_U/AXIvideo2MultiPixStream_U0_colorFormat_val27_c9_write                                                                                                                                   |                                                                                                                                                                                                                                                                             |               22 |             96 |         4.36 |
|  system_i/DVIClocking_1/U0/PixelClk                    |                                                                                                                                                                                                                                                                | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               26 |            102 |         3.92 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_block_pp0_stage0_subdone                                                                                                                |                                                                                                                                                                                                                                                                             |               18 |            102 |         5.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |               27 |            103 |         3.81 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/AXI_BayerToRGB_0/U0/sel                                                                                                                                                                                                                               | system_i/AXI_BayerToRGB_0/U0/sAXIMasterRed[9]_i_1_n_0                                                                                                                                                                                                                       |               15 |            118 |         7.87 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                              | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |               22 |            141 |         6.41 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                          | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |               24 |            141 |         5.88 |
|  system_i/DVIClocking_1/U0/PixelClk                    |                                                                                                                                                                                                                                                                | system_i/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                          |               22 |            145 |         6.59 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |               28 |            146 |         5.21 |
|  system_i/DVIClocking_1/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                                    | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               24 |            173 |         7.21 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgForeground_U0/tpgForeground_U0_colorFormat_val27_c_write                                                                                                                                                    |                                                                                                                                                                                                                                                                             |               27 |            176 |         6.52 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                | system_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                      |               54 |            227 |         4.20 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/mac_muladd_16s_16s_16ns_16_4_1_U118/system_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_CS_fsm_reg[0]                             |                                                                                                                                                                                                                                                                             |               35 |            251 |         7.17 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/start_for_tpgForeground_U0_U/we                                                                                                                                                                                |                                                                                                                                                                                                                                                                             |               33 |            254 |         7.70 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/ap_CS_fsm_state4                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                             |               65 |            302 |         4.65 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                             |              108 |            535 |         4.95 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_505/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542/urem_11ns_3ns_2_15_1_U102/system_v_tpg_0_0_urem_11ns_3ns_2_15_1_divider_u/E[0]                                                             |                                                                                                                                                                                                                                                                             |              135 |            815 |         6.04 |
|  system_i/DVIClocking_1/U0/PixelClk                    |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                             |              199 |           1131 |         5.68 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                             |              527 |           3301 |         6.26 |
+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


