// Seed: 1266900434
module module_0 (
    input tri0 id_0,
    output tri id_1,
    input tri1 id_2,
    output supply0 id_3
);
  always @(posedge id_0, posedge 1);
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd17,
    parameter id_11 = 32'd92,
    parameter id_12 = 32'd52,
    parameter id_4  = 32'd56,
    parameter id_6  = 32'd1
) (
    input tri id_0
    , id_9,
    input uwire _id_1,
    output tri0 id_2,
    input wor id_3,
    input supply1 _id_4,
    input tri id_5,
    input supply1 _id_6
    , id_10, _id_11,
    input supply0 id_7
);
  wire  _id_12;
  logic id_13;
  wor   id_14;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_2
  );
  wire [id_1  *  id_11  -  {  id_12  ,  1 'b0 } : id_6  +  id_4] id_15;
  and primCall (id_2, id_3, id_5);
  assign id_14 = -1;
  logic [-1 'b0 -  -1 : -1 'b0 ==  1 'b0] id_16;
  ;
  assign id_14 = 1;
endmodule
