INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_6_multiddr/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/reports/backprop_kernel.hw.xilinx_u280_xdma_201920_3
	Log files: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_6_multiddr/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/logs/backprop_kernel.hw.xilinx_u280_xdma_201920_3
INFO: [v++ 60-1548] Creating build summary session with primary output /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_6_multiddr/forward/xclbin/backprop_kernel.hw.xilinx_u280_xdma_201920_3.xo.compile_summary, at Wed Oct 12 21:30:09 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Oct 12 21:30:09 2022
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_6_multiddr/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/reports/backprop_kernel.hw.xilinx_u280_xdma_201920_3/v++_compile_backprop_kernel.hw.xilinx_u280_xdma_201920_3_guidance.html', at Wed Oct 12 21:30:10 2022
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'workload'

===>The following messages were generated while  performing high-level synthesis for kernel: workload Log file: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_6_multiddr/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/backprop_kernel.hw.xilinx_u280_xdma_201920_3/workload/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_524_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_524_2'
INFO: [v++ 204-61] Pipelining loop 'LOOP2'.
WARNING: [v++ 200-885] Unable to schedule 'load' operation ('l1_buf_0_load_14', /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_6_multiddr/forward/src/backprop_kernel.cpp:39) on array 'l1_buf_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'l1_buf_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 20, loop 'LOOP2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1842_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_1842_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1832_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1832_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_2080_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'VITIS_LOOP_2080_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_2233_20'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_2233_20'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 374.14 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_6_multiddr/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/reports/backprop_kernel.hw.xilinx_u280_xdma_201920_3/system_estimate_backprop_kernel.hw.xilinx_u280_xdma_201920_3.xtxt
INFO: [v++ 60-586] Created xclbin/backprop_kernel.hw.xilinx_u280_xdma_201920_3.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_6_multiddr/forward/xclbin/backprop_kernel.hw.xilinx_u280_xdma_201920_3.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 5m 53s
INFO: [v++ 60-1653] Closing dispatch client.
