#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon May 20 16:10:52 2024
# Process ID: 13432
# Current directory: D:/SEU/cpu_f/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25804 D:\SEU\cpu_f\cpu\cpu.xpr
# Log file: D:/SEU/cpu_f/cpu/vivado.log
# Journal file: D:/SEU/cpu_f/cpu\vivado.jou
# Running On: wuxuan, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 14877 MB
#-----------------------------------------------------------
start_gui
open_project D:/SEU/cpu_f/cpu/cpu.xpr
update_compile_order -fileset sources_1
generate_target Simulation [get_files D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci]
export_ip_user_files -of_objects [get_files D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci] -directory D:/SEU/cpu_f/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/SEU/cpu_f/cpu/cpu.ip_user_files -ipstatic_source_dir D:/SEU/cpu_f/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/SEU/cpu_f/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/SEU/cpu_f/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/SEU/cpu_f/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/SEU/cpu_f/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source CPU.tcl
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/CPU/tb1/u_CU/c_out}} {{/CPU/tb1/u_CU/opcode}} {{/CPU/tb1/u_CU/car}} 
relaunch_sim
run all
set_property CONFIG.Coe_File {D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_3/test1.coe} [get_ips blk_mem_gen_3]
generate_target all [get_files  D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_3] }
catch { [ delete_ip_run [get_ips -all blk_mem_gen_3] ] }
export_ip_user_files -of_objects [get_files D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci]
export_simulation -of_objects [get_files D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci] -directory D:/SEU/cpu_f/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/SEU/cpu_f/cpu/cpu.ip_user_files -ipstatic_source_dir D:/SEU/cpu_f/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/SEU/cpu_f/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/SEU/cpu_f/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/SEU/cpu_f/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/SEU/cpu_f/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property CONFIG.Coe_File {D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/add_ram.coe} [get_ips blk_mem_gen_3]
generate_target all [get_files  D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_3] }
export_ip_user_files -of_objects [get_files D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci]
export_simulation -of_objects [get_files D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci] -directory D:/SEU/cpu_f/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/SEU/cpu_f/cpu/cpu.ip_user_files -ipstatic_source_dir D:/SEU/cpu_f/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/SEU/cpu_f/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/SEU/cpu_f/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/SEU/cpu_f/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/SEU/cpu_f/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name memory
set_property -dict [list \
  CONFIG.Coe_File {D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/add_ram.coe} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {256} \
] [get_ips memory]
generate_target {instantiation_template} [get_files d:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/memory/memory.xci]
generate_target all [get_files  d:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/memory/memory.xci]
catch { config_ip_cache -export [get_ips -all memory] }
export_ip_user_files -of_objects [get_files d:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/memory/memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/memory/memory.xci]
launch_runs memory_synth_1 -jobs 16
wait_on_run memory_synth_1
export_simulation -of_objects [get_files d:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/memory/memory.xci] -directory D:/SEU/cpu_f/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/SEU/cpu_f/cpu/cpu.ip_user_files -ipstatic_source_dir D:/SEU/cpu_f/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/SEU/cpu_f/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/SEU/cpu_f/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/SEU/cpu_f/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/SEU/cpu_f/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
update_compile_order -fileset sources_1
set_property CONFIG.Enable_A {Always_Enabled} [get_ips memory]
generate_target all [get_files  d:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/memory/memory.xci]
catch { config_ip_cache -export [get_ips -all memory] }
catch { [ delete_ip_run [get_ips -all memory] ] }
export_ip_user_files -of_objects [get_files d:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/memory/memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/memory/memory.xci]
export_simulation -of_objects [get_files d:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/memory/memory.xci] -directory D:/SEU/cpu_f/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/SEU/cpu_f/cpu/cpu.ip_user_files -ipstatic_source_dir D:/SEU/cpu_f/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/SEU/cpu_f/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/SEU/cpu_f/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/SEU/cpu_f/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/SEU/cpu_f/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source CPU.tcl
relaunch_sim
run all
set_property CONFIG.Coe_File {D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/memory/testtt.coe} [get_ips memory]
generate_target all [get_files  d:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/memory/memory.xci]
catch { config_ip_cache -export [get_ips -all memory] }
export_ip_user_files -of_objects [get_files d:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/memory/memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/memory/memory.xci]
launch_runs memory_synth_1 -jobs 16
wait_on_run memory_synth_1
export_simulation -of_objects [get_files d:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/memory/memory.xci] -directory D:/SEU/cpu_f/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/SEU/cpu_f/cpu/cpu.ip_user_files -ipstatic_source_dir D:/SEU/cpu_f/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/SEU/cpu_f/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/SEU/cpu_f/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/SEU/cpu_f/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/SEU/cpu_f/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source CPU.tcl
relaunch_sim
run all
reset_run synth_1
reset_run blk_mem_gen_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_1 D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci
export_ip_user_files -of_objects  [get_files D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_2 D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci
file delete -force D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_2
file delete -force d:/SEU/cpu_f/cpu/cpu.gen/sources_1/ip/blk_mem_gen_2
export_ip_user_files -of_objects  [get_files D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci] -no_script -reset -force -quiet
remove_files  D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci
file delete -force D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_3
file delete -force d:/SEU/cpu_f/cpu/cpu.gen/sources_1/ip/blk_mem_gen_3
export_ip_user_files -of_objects  [get_files D:/SEU/cpu_f/CPU_/CPU_.srcs/sources_1/ip/blk_mem_gen_2/test.coe] -no_script -reset -force -quiet
remove_files  D:/SEU/cpu_f/CPU_/CPU_.srcs/sources_1/ip/blk_mem_gen_2/test.coe
export_ip_user_files -of_objects  [get_files D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_3/test1.coe] -no_script -reset -force -quiet
remove_files  D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_3/test1.coe
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name CM
set_property -dict [list \
  CONFIG.Coe_File {d:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/rom.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {128} \
  CONFIG.Write_Width_A {32} \
] [get_ips CM]
generate_target {instantiation_template} [get_files d:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/CM/CM.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/CM/CM.xci]
catch { config_ip_cache -export [get_ips -all CM] }
export_ip_user_files -of_objects [get_files d:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/CM/CM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/CM/CM.xci] -directory D:/SEU/cpu_f/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/SEU/cpu_f/cpu/cpu.ip_user_files -ipstatic_source_dir D:/SEU/cpu_f/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/SEU/cpu_f/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/SEU/cpu_f/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/SEU/cpu_f/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/SEU/cpu_f/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
synth_design -top CPU -part xc7a100tcsg324-3 -lint 
synth_design -top CPU -part xc7a100tcsg324-3 -lint 
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/CM/CM.xci]
launch_runs CM_synth_1
wait_on_run CM_synth_1
synth_design -top CPU -part xc7a100tcsg324-3 -lint 
close_sim
launch_simulation
source CPU.tcl
relaunch_sim
relaunch_sim
run all
export_ip_user_files -of_objects  [get_files D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
file delete -force D:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0
file delete -force d:/SEU/cpu_f/cpu/cpu.gen/sources_1/ip/blk_mem_gen_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/SEU/cpu_f/cpu/cpu.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/SEU/cpu_f/cpu/cpu.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/SEU/cpu_f/cpu/cpu.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_sim
launch_simulation
source CPU.tcl
run all
set_property CONFIG.Coe_File {d:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/memory/testtt.coe} [get_ips memory]
generate_target all [get_files  d:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/memory/memory.xci]
catch { config_ip_cache -export [get_ips -all memory] }
export_ip_user_files -of_objects [get_files d:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/memory/memory.xci] -no_script -sync -force -quiet
reset_run memory_synth_1
launch_runs memory_synth_1 -jobs 16
wait_on_run memory_synth_1
export_simulation -of_objects [get_files d:/SEU/cpu_f/cpu/cpu.srcs/sources_1/ip/memory/memory.xci] -directory D:/SEU/cpu_f/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/SEU/cpu_f/cpu/cpu.ip_user_files -ipstatic_source_dir D:/SEU/cpu_f/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/SEU/cpu_f/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/SEU/cpu_f/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/SEU/cpu_f/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/SEU/cpu_f/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/SEU/cpu_f/cpu/cpu.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/SEU/cpu_f/cpu/cpu.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/SEU/cpu_f/cpu/cpu.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_sim
launch_simulation
source CPU.tcl
relaunch_sim
run all
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/SEU/cpu_f/cpu/cpu.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_sim
