#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 22 16:28:17 2023
# Process ID: 10280
# Current directory: C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/synth_1
# Command line: vivado.exe -log PilotageLED_Avec_Module_LedDriver.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PilotageLED_Avec_Module_LedDriver.tcl
# Log file: C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/synth_1/PilotageLED_Avec_Module_LedDriver.vds
# Journal file: C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source PilotageLED_Avec_Module_LedDriver.tcl -notrace
Command: synth_design -top PilotageLED_Avec_Module_LedDriver -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3060
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1101.770 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PilotageLED_Avec_Module_LedDriver' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED_Avec_Module_LedDriver.vhd:17]
INFO: [Synth 8-3491] module 'LedDriver' declared at 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd:6' bound to instance 'Compteur' of component 'LedDriver' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED_Avec_Module_LedDriver.vhd:47]
INFO: [Synth 8-638] synthesizing module 'LedDriver' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd:17]
INFO: [Synth 8-3491] module 'counter_unit' declared at 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:6' bound to instance 'Compteur' of component 'Counter_unit' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd:71]
INFO: [Synth 8-638] synthesizing module 'counter_unit' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:15]
	Parameter Cst bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_unit' (1#1) [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:15]
INFO: [Synth 8-3491] module 'FIFO_Code_Couleur' declared at 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/synth_1/.Xil/Vivado-10280-DESKTOP-AD02GFS/realtime/FIFO_Code_Couleur_stub.v:6' bound to instance 'Fifo' of component 'FIFO_Code_Couleur' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd:77]
INFO: [Synth 8-6157] synthesizing module 'FIFO_Code_Couleur' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/synth_1/.Xil/Vivado-10280-DESKTOP-AD02GFS/realtime/FIFO_Code_Couleur_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_Code_Couleur' (2#1) [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/synth_1/.Xil/Vivado-10280-DESKTOP-AD02GFS/realtime/FIFO_Code_Couleur_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'LedDriver' (3#1) [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd:17]
WARNING: [Synth 8-614] signal 'Code_Eteint' is read in the process but is not in the sensitivity list [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED_Avec_Module_LedDriver.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'PilotageLED_Avec_Module_LedDriver' (4#1) [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED_Avec_Module_LedDriver.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1101.770 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1101.770 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1101.770 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1101.770 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur/FIFO_Code_Couleur_in_context.xdc] for cell 'Compteur/Fifo'
Finished Parsing XDC File [c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur/FIFO_Code_Couleur_in_context.xdc] for cell 'Compteur/Fifo'
Parsing XDC File [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Cora-Z7-10-Master.xdc]
Finished Parsing XDC File [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Cora-Z7-10-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Cora-Z7-10-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PilotageLED_Avec_Module_LedDriver_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PilotageLED_Avec_Module_LedDriver_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1158.563 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1158.563 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Compteur/Fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1167.145 ; gain = 65.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1167.145 ; gain = 65.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for Compteur/Fifo. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1167.145 ; gain = 65.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1167.145 ; gain = 65.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1167.145 ; gain = 65.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1167.145 ; gain = 65.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1182.730 ; gain = 80.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1183.816 ; gain = 82.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1188.609 ; gain = 86.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1188.609 ; gain = 86.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1188.609 ; gain = 86.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1188.609 ; gain = 86.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1188.609 ; gain = 86.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1188.609 ; gain = 86.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |FIFO_Code_Couleur |         1|
+------+------------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |FIFO_Code_Couleur |     1|
|2     |BUFG              |     1|
|3     |CARRY4            |     7|
|4     |LUT1              |     2|
|5     |LUT2              |     2|
|6     |LUT3              |     3|
|7     |LUT4              |     1|
|8     |LUT6              |    36|
|9     |FDCE              |    34|
|10    |IBUF              |     4|
|11    |OBUF              |     4|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1188.609 ; gain = 86.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 1188.609 ; gain = 21.465
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1188.609 ; gain = 86.840
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1200.684 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1204.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 1204.664 ; gain = 102.895
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/synth_1/PilotageLED_Avec_Module_LedDriver.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PilotageLED_Avec_Module_LedDriver_utilization_synth.rpt -pb PilotageLED_Avec_Module_LedDriver_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 22 16:29:29 2023...
