#10 wr_en = 1; wr_addr = 1; wr_data = 16'd20; #10 wr_en = 1; wr_addr = 2; wr_data = 16'd21; #10 wr_en = 1; wr_addr = 3; wr_data = 16'd22; #10 wr_en = 1; wr_addr = 3; wr_data = 16'd23; #10 wr_en = 0; rd0_addr = 0; rd1_addr = 1; #10 wr_en = 0; rd0_addr = 2; rd1_addr = 3;
ALUop = 4'b0010; // a & b
#10 wr_en = 1; wr_addr = 0; wr_data = 16'd175; #10 wr_en = 1; wr_addr = 1; wr_data = 16'd12; #10 wr_en = 1; wr_addr = 2; wr_data = 16'd511; #10 wr_en = 1; wr_addr = 3; wr_data = 16'd255; #10 wr_en = 0; rd0_addr = 0; rd1_addr = 1;
#10 wr_en = 0; rd0_addr = 2; rd1_addr = 3;
alu_src_1=0; alu_src_2=0; // ReadData1 && ReadData2 ALUop = 4'b0011; // a | b
#10 wr_en = 1; wr_addr = 0; wr_data = 16'd399;
#10 wr_en = 0; rd0_addr = 3; alu_input_2_instr_src = 16'd23;
#10 alu_src_1=1; alu_src_2=0; // zero_register && ReadData2 ALUop = 4'b0110; // 0;
#10 alu_input_2_instr_src = 16'd255;
ALUop = 4'b0111; // 0;
#10 alu_input_2_instr_src = 16'd255;
end
