//
// Written by Synplify Pro 
// Product Version "T-2022.09M-SP2-1"
// Program "Synplify Pro", Mapper "map202209actsp2, Build 145R"
// Mon Jan 29 12:08:04 2024
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\generic\smartfusion2.v "
// file 1 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v "
// file 6 "\c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_2048to141312x8.v "
// file 7 "\c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_512to35328x32.v "
// file 8 "\c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\usram_128to9216x8.v "
// file 9 "\c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\usram_64to2304x32.v "
// file 10 "\c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\usram_64to4608x16.v "
// file 11 "\c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\coreapblsram.v "
// file 12 "\c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0.v "
// file 13 "\c:\microsemiproj\evalboardsandbox\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\clock_gen.v "
// file 14 "\c:\microsemiproj\evalboardsandbox\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\rx_async.v "
// file 15 "\c:\microsemiproj\evalboardsandbox\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\tx_async.v "
// file 16 "\c:\microsemiproj\evalboardsandbox\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\fifo_256x8_g4.v "
// file 17 "\c:\microsemiproj\evalboardsandbox\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\coreuart.v "
// file 18 "\c:\microsemiproj\evalboardsandbox\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\coreuartapb.v "
// file 19 "\c:\microsemiproj\evalboardsandbox\component\work\coreuartapb_c0\coreuartapb_c0.v "
// file 20 "\c:\microsemiproj\evalboardsandbox\component\work\evalsandbox_mss\ccc_0\evalsandbox_mss_ccc_0_fccc.v "
// file 21 "\c:\microsemiproj\evalboardsandbox\component\actel\sgcore\osc\2.0.101\osc_comps.v "
// file 22 "\c:\microsemiproj\evalboardsandbox\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v "
// file 23 "\c:\microsemiproj\evalboardsandbox\component\work\evalsandbox_mss_mss\evalsandbox_mss_mss_syn.v "
// file 24 "\c:\microsemiproj\evalboardsandbox\component\work\evalsandbox_mss_mss\evalsandbox_mss_mss.v "
// file 25 "\c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v "
// file 26 "\c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v "
// file 27 "\c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v "
// file 28 "\c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v "
// file 29 "\c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v "
// file 30 "\c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v "
// file 31 "\c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\tach_if.v "
// file 32 "\c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v "
// file 33 "\c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v "
// file 34 "\c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v "
// file 35 "\c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3.v "
// file 36 "\c:\microsemiproj\evalboardsandbox\component\work\evalsandbox_mss\evalsandbox_mss.v "
// file 37 "\c:\microsemiproj\evalboardsandbox\component\work\evalboardsandbox\evalboardsandbox.v "
// file 38 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\std.vhd "
// file 39 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 40 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\std1164.vhd "
// file 41 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\std_textio.vhd "
// file 42 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\numeric.vhd "
// file 43 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd\umr_capim.vhd "
// file 44 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\arith.vhd "
// file 45 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\unsigned.vhd "
// file 46 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd\hyperents.vhd "
// file 47 "\c:\microsemiproj\evalboardsandbox\hdl\spimastertrio.vhd "
// file 48 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\nlconst.dat "
// file 49 "\c:\microsemiproj\evalboardsandbox\designer\evalboardsandbox\synthesis.fdc "
// file 50 "\c:/microsemiproj/evalboardsandbox/designer/evalboardsandbox/synthesis.fdc "

`timescale 100 ps/100 ps
module COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s (
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA,
  lsram_width16_PRDATA,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_4,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_5,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_6,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_7,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_8,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_9,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_10,
  wen,
  popfeedthru_unused_9,
  popfeedthru_unused_10,
  popfeedthru_unused_11,
  popfeedthru_unused_0,
  popfeedthru_unused_1,
  popfeedthru_unused_2,
  popfeedthru_unused_3,
  popfeedthru_unused_4,
  popfeedthru_unused_5,
  popfeedthru_unused_6,
  popfeedthru_unused_7,
  EvalSandbox_MSS_0_FIC_0_CLK
)
;
input [15:8] EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA ;
output [15:0] lsram_width16_PRDATA ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_4 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_5 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_6 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_7 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_8 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_9 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_10 ;
input wen ;
input popfeedthru_unused_9 ;
input popfeedthru_unused_10 ;
input popfeedthru_unused_11 ;
input popfeedthru_unused_0 ;
input popfeedthru_unused_1 ;
input popfeedthru_unused_2 ;
input popfeedthru_unused_3 ;
input popfeedthru_unused_4 ;
input popfeedthru_unused_5 ;
input popfeedthru_unused_6 ;
input popfeedthru_unused_7 ;
input EvalSandbox_MSS_0_FIC_0_CLK ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_4 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_5 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_6 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_7 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_8 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_9 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_10 ;
wire wen ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_7 ;
wire EvalSandbox_MSS_0_FIC_0_CLK ;
wire [17:8] readData2;
wire [17:0] block2_B_DOUT;
wire [17:8] readData3;
wire [17:0] block3_B_DOUT;
wire N_68 ;
wire N_67 ;
wire N_66 ;
wire N_65 ;
wire N_64 ;
wire N_63 ;
wire N_62 ;
wire N_61 ;
wire N_60 ;
wire N_59 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire lsram_1k_BUSY_2 ;
wire VCC ;
wire GND ;
wire lsram_1k_BUSY_3 ;
// @5:42988
  RAM1K18 block2 (
	.A_DOUT({readData2[17:8], lsram_width16_PRDATA[7:0]}),
	.B_DOUT(block2_B_DOUT[17:0]),
	.BUSY(lsram_1k_BUSY_2),
	.A_CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, popfeedthru_unused_0, popfeedthru_unused_1, popfeedthru_unused_2, popfeedthru_unused_3, popfeedthru_unused_4, popfeedthru_unused_5, popfeedthru_unused_6, popfeedthru_unused_7}),
	.A_ADDR({EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_10, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_9, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_8, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_7, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_6, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_5, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_4, popfeedthru_unused_9, popfeedthru_unused_10, popfeedthru_unused_11, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0, GND, GND, GND}),
	.A_WEN({GND, wen}),
	.B_CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({GND, GND, GND}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, popfeedthru_unused_0, popfeedthru_unused_1, popfeedthru_unused_2, popfeedthru_unused_3, popfeedthru_unused_4, popfeedthru_unused_5, popfeedthru_unused_6, popfeedthru_unused_7}),
	.B_ADDR({EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_10, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_9, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_8, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_7, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_6, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_5, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_4, popfeedthru_unused_9, popfeedthru_unused_10, popfeedthru_unused_11, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0, GND, GND, GND}),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @5:42968
  RAM1K18 block3 (
	.A_DOUT({readData3[17:8], lsram_width16_PRDATA[15:8]}),
	.B_DOUT(block3_B_DOUT[17:0]),
	.BUSY(lsram_1k_BUSY_3),
	.A_CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[15:8]}),
	.A_ADDR({EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_10, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_9, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_8, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_7, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_6, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_5, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_4, popfeedthru_unused_9, popfeedthru_unused_10, popfeedthru_unused_11, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0, GND, GND, GND}),
	.A_WEN({GND, wen}),
	.B_CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({GND, GND, GND}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[15:8]}),
	.B_ADDR({EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_10, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_9, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_8, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_7, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_6, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_5, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_4, popfeedthru_unused_9, popfeedthru_unused_10, popfeedthru_unused_11, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0, GND, GND, GND}),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s */

module COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_COREAPBLSRAM_19s_16s_0s_128s_2048s_1s (
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_4,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_5,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_6,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_7,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_8,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_9,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_10,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA,
  lsram_width16_PRDATA_7,
  lsram_width16_PRDATA_6,
  lsram_width16_PRDATA_5,
  lsram_width16_PRDATA_4,
  lsram_width16_PRDATA_3,
  lsram_width16_PRDATA_2,
  lsram_width16_PRDATA_1,
  lsram_width16_PRDATA_0,
  lsram_width16_PRDATA_15,
  lsram_width16_PRDATA_14,
  PRDATA_reg_7,
  PRDATA_reg_6,
  PRDATA_reg_5,
  PRDATA_reg_4,
  PRDATA_reg_3,
  PRDATA_reg_2,
  PRDATA_reg_1,
  PRDATA_reg_0,
  PRDATA_reg_15,
  PRDATA_reg_14,
  popfeedthru_unused_7,
  popfeedthru_unused_6,
  popfeedthru_unused_5,
  popfeedthru_unused_4,
  popfeedthru_unused_3,
  popfeedthru_unused_2,
  popfeedthru_unused_1,
  popfeedthru_unused_0,
  popfeedthru_unused_11,
  popfeedthru_unused_10,
  popfeedthru_unused_9,
  PRDATA4_m1_e_0_1z,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx,
  popfeedthru_unused_8,
  popfeedthru_unused,
  PRDATA4,
  EvalSandbox_MSS_0_FIC_0_CLK
)
;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_4 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_5 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_6 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_7 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_8 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_9 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_10 ;
input [15:8] EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA ;
output [13:8] EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA ;
output lsram_width16_PRDATA_7 ;
output lsram_width16_PRDATA_6 ;
output lsram_width16_PRDATA_5 ;
output lsram_width16_PRDATA_4 ;
output lsram_width16_PRDATA_3 ;
output lsram_width16_PRDATA_2 ;
output lsram_width16_PRDATA_1 ;
output lsram_width16_PRDATA_0 ;
output lsram_width16_PRDATA_15 ;
output lsram_width16_PRDATA_14 ;
output PRDATA_reg_7 ;
output PRDATA_reg_6 ;
output PRDATA_reg_5 ;
output PRDATA_reg_4 ;
output PRDATA_reg_3 ;
output PRDATA_reg_2 ;
output PRDATA_reg_1 ;
output PRDATA_reg_0 ;
output PRDATA_reg_15 ;
output PRDATA_reg_14 ;
input popfeedthru_unused_7 ;
input popfeedthru_unused_6 ;
input popfeedthru_unused_5 ;
input popfeedthru_unused_4 ;
input popfeedthru_unused_3 ;
input popfeedthru_unused_2 ;
input popfeedthru_unused_1 ;
input popfeedthru_unused_0 ;
input popfeedthru_unused_11 ;
input popfeedthru_unused_10 ;
input popfeedthru_unused_9 ;
output PRDATA4_m1_e_0_1z ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx ;
input popfeedthru_unused_8 ;
input popfeedthru_unused ;
output PRDATA4 ;
input EvalSandbox_MSS_0_FIC_0_CLK ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_4 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_5 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_6 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_7 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_8 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_9 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_10 ;
wire lsram_width16_PRDATA_7 ;
wire lsram_width16_PRDATA_6 ;
wire lsram_width16_PRDATA_5 ;
wire lsram_width16_PRDATA_4 ;
wire lsram_width16_PRDATA_3 ;
wire lsram_width16_PRDATA_2 ;
wire lsram_width16_PRDATA_1 ;
wire lsram_width16_PRDATA_0 ;
wire lsram_width16_PRDATA_15 ;
wire lsram_width16_PRDATA_14 ;
wire PRDATA_reg_7 ;
wire PRDATA_reg_6 ;
wire PRDATA_reg_5 ;
wire PRDATA_reg_4 ;
wire PRDATA_reg_3 ;
wire PRDATA_reg_2 ;
wire PRDATA_reg_1 ;
wire PRDATA_reg_0 ;
wire PRDATA_reg_15 ;
wire PRDATA_reg_14 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_9 ;
wire PRDATA4_m1_e_0_1z ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused ;
wire PRDATA4 ;
wire EvalSandbox_MSS_0_FIC_0_CLK ;
wire [13:8] PRDATA_reg_Z;
wire [13:8] lsram_width16_PRDATA;
wire VCC ;
wire GND ;
wire wen_Z ;
// @11:343
  SLE \PRDATA_reg[11]  (
	.Q(PRDATA_reg_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(lsram_width16_PRDATA[11]),
	.EN(PRDATA4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:343
  SLE \PRDATA_reg[10]  (
	.Q(PRDATA_reg_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(lsram_width16_PRDATA[10]),
	.EN(PRDATA4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:343
  SLE \PRDATA_reg[9]  (
	.Q(PRDATA_reg_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(lsram_width16_PRDATA[9]),
	.EN(PRDATA4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:343
  SLE \PRDATA_reg[8]  (
	.Q(PRDATA_reg_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(lsram_width16_PRDATA[8]),
	.EN(PRDATA4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:343
  SLE \PRDATA_reg[7]  (
	.Q(PRDATA_reg_7),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(lsram_width16_PRDATA_7),
	.EN(PRDATA4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:343
  SLE \PRDATA_reg[6]  (
	.Q(PRDATA_reg_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(lsram_width16_PRDATA_6),
	.EN(PRDATA4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:343
  SLE \PRDATA_reg[5]  (
	.Q(PRDATA_reg_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(lsram_width16_PRDATA_5),
	.EN(PRDATA4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:343
  SLE \PRDATA_reg[4]  (
	.Q(PRDATA_reg_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(lsram_width16_PRDATA_4),
	.EN(PRDATA4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:343
  SLE \PRDATA_reg[3]  (
	.Q(PRDATA_reg_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(lsram_width16_PRDATA_3),
	.EN(PRDATA4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:343
  SLE \PRDATA_reg[2]  (
	.Q(PRDATA_reg_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(lsram_width16_PRDATA_2),
	.EN(PRDATA4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:343
  SLE \PRDATA_reg[1]  (
	.Q(PRDATA_reg_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(lsram_width16_PRDATA_1),
	.EN(PRDATA4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:343
  SLE \PRDATA_reg[0]  (
	.Q(PRDATA_reg_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(lsram_width16_PRDATA_0),
	.EN(PRDATA4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:343
  SLE \PRDATA_reg[15]  (
	.Q(PRDATA_reg_15),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(lsram_width16_PRDATA_15),
	.EN(PRDATA4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:343
  SLE \PRDATA_reg[14]  (
	.Q(PRDATA_reg_14),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(lsram_width16_PRDATA_14),
	.EN(PRDATA4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:343
  SLE \PRDATA_reg[13]  (
	.Q(PRDATA_reg_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(lsram_width16_PRDATA[13]),
	.EN(PRDATA4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:343
  SLE \PRDATA_reg[12]  (
	.Q(PRDATA_reg_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(lsram_width16_PRDATA[12]),
	.EN(PRDATA4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:301
  CFG3 PRDATA4_m1_e (
	.A(popfeedthru_unused),
	.B(popfeedthru_unused_8),
	.C(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.Y(PRDATA4)
);
defparam PRDATA4_m1_e.INIT=8'h40;
// @11:301
  CFG2 PRDATA4_m1_e_0 (
	.A(popfeedthru_unused_8),
	.B(popfeedthru_unused),
	.Y(PRDATA4_m1_e_0_1z)
);
defparam PRDATA4_m1_e_0.INIT=4'h2;
// @11:148
  CFG3 wen (
	.A(popfeedthru_unused_8),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.C(popfeedthru_unused),
	.Y(wen_Z)
);
defparam wen.INIT=8'h80;
// @11:301
  CFG4 \PRDATA[8]  (
	.A(PRDATA4_m1_e_0_1z),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.C(PRDATA_reg_Z[8]),
	.D(lsram_width16_PRDATA[8]),
	.Y(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA[8])
);
defparam \PRDATA[8] .INIT=16'hF870;
// @11:301
  CFG4 \PRDATA[9]  (
	.A(PRDATA4_m1_e_0_1z),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.C(PRDATA_reg_Z[9]),
	.D(lsram_width16_PRDATA[9]),
	.Y(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA[9])
);
defparam \PRDATA[9] .INIT=16'hF870;
// @11:301
  CFG4 \PRDATA[10]  (
	.A(PRDATA4_m1_e_0_1z),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.C(PRDATA_reg_Z[10]),
	.D(lsram_width16_PRDATA[10]),
	.Y(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA[10])
);
defparam \PRDATA[10] .INIT=16'hF870;
// @11:301
  CFG4 \PRDATA[11]  (
	.A(PRDATA4_m1_e_0_1z),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.C(PRDATA_reg_Z[11]),
	.D(lsram_width16_PRDATA[11]),
	.Y(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA[11])
);
defparam \PRDATA[11] .INIT=16'hF870;
// @11:301
  CFG4 \PRDATA[12]  (
	.A(PRDATA4_m1_e_0_1z),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.C(PRDATA_reg_Z[12]),
	.D(lsram_width16_PRDATA[12]),
	.Y(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA[12])
);
defparam \PRDATA[12] .INIT=16'hF870;
// @11:301
  CFG4 \PRDATA[13]  (
	.A(PRDATA4_m1_e_0_1z),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.C(PRDATA_reg_Z[13]),
	.D(lsram_width16_PRDATA[13]),
	.Y(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA[13])
);
defparam \PRDATA[13] .INIT=16'hF870;
// @11:202
  COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s \genblk1.genblk1.lsram_1024to70656x16_block0  (
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[15:8]),
	.lsram_width16_PRDATA({lsram_width16_PRDATA_15, lsram_width16_PRDATA_14, lsram_width16_PRDATA[13:8], lsram_width16_PRDATA_7, lsram_width16_PRDATA_6, lsram_width16_PRDATA_5, lsram_width16_PRDATA_4, lsram_width16_PRDATA_3, lsram_width16_PRDATA_2, lsram_width16_PRDATA_1, lsram_width16_PRDATA_0}),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_4(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_4),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_5(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_5),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_6(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_6),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_7(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_7),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_8(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_8),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_9(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_9),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_10(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_10),
	.wen(wen_Z),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.EvalSandbox_MSS_0_FIC_0_CLK(EvalSandbox_MSS_0_FIC_0_CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_COREAPBLSRAM_19s_16s_0s_128s_2048s_1s */

module COREAPBLSRAM_C0 (
  PRDATA_reg_7,
  PRDATA_reg_6,
  PRDATA_reg_5,
  PRDATA_reg_4,
  PRDATA_reg_3,
  PRDATA_reg_2,
  PRDATA_reg_1,
  PRDATA_reg_0,
  PRDATA_reg_15,
  PRDATA_reg_14,
  lsram_width16_PRDATA_7,
  lsram_width16_PRDATA_6,
  lsram_width16_PRDATA_5,
  lsram_width16_PRDATA_4,
  lsram_width16_PRDATA_3,
  lsram_width16_PRDATA_2,
  lsram_width16_PRDATA_1,
  lsram_width16_PRDATA_0,
  lsram_width16_PRDATA_15,
  lsram_width16_PRDATA_14,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_4,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_5,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_6,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_7,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_8,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_9,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_10,
  EvalSandbox_MSS_0_FIC_0_CLK,
  PRDATA4,
  popfeedthru_unused,
  popfeedthru_unused_8,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx,
  PRDATA4_m1_e_0,
  popfeedthru_unused_9,
  popfeedthru_unused_10,
  popfeedthru_unused_11,
  popfeedthru_unused_0,
  popfeedthru_unused_1,
  popfeedthru_unused_2,
  popfeedthru_unused_3,
  popfeedthru_unused_4,
  popfeedthru_unused_5,
  popfeedthru_unused_6,
  popfeedthru_unused_7
)
;
output PRDATA_reg_7 ;
output PRDATA_reg_6 ;
output PRDATA_reg_5 ;
output PRDATA_reg_4 ;
output PRDATA_reg_3 ;
output PRDATA_reg_2 ;
output PRDATA_reg_1 ;
output PRDATA_reg_0 ;
output PRDATA_reg_15 ;
output PRDATA_reg_14 ;
output lsram_width16_PRDATA_7 ;
output lsram_width16_PRDATA_6 ;
output lsram_width16_PRDATA_5 ;
output lsram_width16_PRDATA_4 ;
output lsram_width16_PRDATA_3 ;
output lsram_width16_PRDATA_2 ;
output lsram_width16_PRDATA_1 ;
output lsram_width16_PRDATA_0 ;
output lsram_width16_PRDATA_15 ;
output lsram_width16_PRDATA_14 ;
output [13:8] EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA ;
input [15:8] EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_4 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_5 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_6 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_7 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_8 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_9 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_10 ;
input EvalSandbox_MSS_0_FIC_0_CLK ;
output PRDATA4 ;
input popfeedthru_unused ;
input popfeedthru_unused_8 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx ;
output PRDATA4_m1_e_0 ;
input popfeedthru_unused_9 ;
input popfeedthru_unused_10 ;
input popfeedthru_unused_11 ;
input popfeedthru_unused_0 ;
input popfeedthru_unused_1 ;
input popfeedthru_unused_2 ;
input popfeedthru_unused_3 ;
input popfeedthru_unused_4 ;
input popfeedthru_unused_5 ;
input popfeedthru_unused_6 ;
input popfeedthru_unused_7 ;
wire PRDATA_reg_7 ;
wire PRDATA_reg_6 ;
wire PRDATA_reg_5 ;
wire PRDATA_reg_4 ;
wire PRDATA_reg_3 ;
wire PRDATA_reg_2 ;
wire PRDATA_reg_1 ;
wire PRDATA_reg_0 ;
wire PRDATA_reg_15 ;
wire PRDATA_reg_14 ;
wire lsram_width16_PRDATA_7 ;
wire lsram_width16_PRDATA_6 ;
wire lsram_width16_PRDATA_5 ;
wire lsram_width16_PRDATA_4 ;
wire lsram_width16_PRDATA_3 ;
wire lsram_width16_PRDATA_2 ;
wire lsram_width16_PRDATA_1 ;
wire lsram_width16_PRDATA_0 ;
wire lsram_width16_PRDATA_15 ;
wire lsram_width16_PRDATA_14 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_4 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_5 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_6 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_7 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_8 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_9 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_10 ;
wire EvalSandbox_MSS_0_FIC_0_CLK ;
wire PRDATA4 ;
wire popfeedthru_unused ;
wire popfeedthru_unused_8 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx ;
wire PRDATA4_m1_e_0 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_7 ;
wire GND ;
wire VCC ;
// @12:91
  COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_COREAPBLSRAM_19s_16s_0s_128s_2048s_1s COREAPBLSRAM_C0_0 (
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_4(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_4),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_5(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_5),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_6(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_6),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_7(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_7),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_8(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_8),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_9(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_9),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_10(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_10),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[15:8]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA[13:8]),
	.lsram_width16_PRDATA_7(lsram_width16_PRDATA_7),
	.lsram_width16_PRDATA_6(lsram_width16_PRDATA_6),
	.lsram_width16_PRDATA_5(lsram_width16_PRDATA_5),
	.lsram_width16_PRDATA_4(lsram_width16_PRDATA_4),
	.lsram_width16_PRDATA_3(lsram_width16_PRDATA_3),
	.lsram_width16_PRDATA_2(lsram_width16_PRDATA_2),
	.lsram_width16_PRDATA_1(lsram_width16_PRDATA_1),
	.lsram_width16_PRDATA_0(lsram_width16_PRDATA_0),
	.lsram_width16_PRDATA_15(lsram_width16_PRDATA_15),
	.lsram_width16_PRDATA_14(lsram_width16_PRDATA_14),
	.PRDATA_reg_7(PRDATA_reg_7),
	.PRDATA_reg_6(PRDATA_reg_6),
	.PRDATA_reg_5(PRDATA_reg_5),
	.PRDATA_reg_4(PRDATA_reg_4),
	.PRDATA_reg_3(PRDATA_reg_3),
	.PRDATA_reg_2(PRDATA_reg_2),
	.PRDATA_reg_1(PRDATA_reg_1),
	.PRDATA_reg_0(PRDATA_reg_0),
	.PRDATA_reg_15(PRDATA_reg_15),
	.PRDATA_reg_14(PRDATA_reg_14),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.PRDATA4_m1_e_0_1z(PRDATA4_m1_e_0),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.popfeedthru_unused(popfeedthru_unused),
	.PRDATA4(PRDATA4),
	.EvalSandbox_MSS_0_FIC_0_CLK(EvalSandbox_MSS_0_FIC_0_CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAPBLSRAM_C0 */

module CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s (
  CUARTO1OI,
  CUARTl0OI,
  CUARTll_1z,
  CUARTIl,
  EvalSandbox_MSS_0_FIC_0_CLK
)
;
input [7:3] CUARTO1OI ;
input [7:0] CUARTl0OI ;
output CUARTll_1z ;
output CUARTIl ;
input EvalSandbox_MSS_0_FIC_0_CLK ;
wire CUARTll_1z ;
wire CUARTIl ;
wire EvalSandbox_MSS_0_FIC_0_CLK ;
wire [12:0] CUARTO0;
wire [12:0] CUARTO0_s;
wire [3:0] CUARTO1_Z;
wire [3:0] CUARTO1_3;
wire [11:0] CUARTO0_cry;
wire [0:0] CUARTO0_RNIE5634_Y;
wire [1:1] CUARTO0_RNIRR3D6_Y;
wire [2:2] CUARTO0_RNIAK1N8_Y;
wire [3:3] CUARTO0_RNIREV0B_Y;
wire [4:4] CUARTO0_RNIEBTAD_Y;
wire [5:5] CUARTO0_RNI3ARKF_Y;
wire [6:6] CUARTO0_RNIQAPUH_Y;
wire [7:7] CUARTO0_RNIJDN8K_Y;
wire [8:8] CUARTO0_RNID37BM_Y;
wire [9:9] CUARTO0_RNI9RMDO_Y;
wire [10:10] CUARTO0_RNIE0SRQ_Y;
wire [12:12] CUARTO0_RNO_FCO;
wire [12:12] CUARTO0_RNO_Y;
wire [11:11] CUARTO0_RNIL71AT_Y;
wire VCC ;
wire GND ;
wire CUARTO07_1_RNI3H8P1_Y ;
wire CUARTl0_Z ;
wire CUARTl08 ;
wire CUARTO0_cry_cy ;
wire CUARTO07_1_RNI3H8P1_S ;
wire CUARTO07_1 ;
wire CUARTO07_7 ;
wire CUARTO07_8 ;
wire CO0 ;
// @13:1011
  SLE \genblk1.CUARTO0[12]  (
	.Q(CUARTO0[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO0_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1011
  SLE \genblk1.CUARTO0[11]  (
	.Q(CUARTO0[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO0_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1011
  SLE \genblk1.CUARTO0[10]  (
	.Q(CUARTO0[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO0_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1011
  SLE \genblk1.CUARTO0[9]  (
	.Q(CUARTO0[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO0_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1011
  SLE \genblk1.CUARTO0[8]  (
	.Q(CUARTO0[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO0_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1011
  SLE \genblk1.CUARTO0[7]  (
	.Q(CUARTO0[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO0_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1011
  SLE \genblk1.CUARTO0[6]  (
	.Q(CUARTO0[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO0_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1011
  SLE \genblk1.CUARTO0[5]  (
	.Q(CUARTO0[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO0_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1011
  SLE \genblk1.CUARTO0[4]  (
	.Q(CUARTO0[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO0_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1011
  SLE \genblk1.CUARTO0[3]  (
	.Q(CUARTO0[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO0_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1011
  SLE \genblk1.CUARTO0[2]  (
	.Q(CUARTO0[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO0_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1011
  SLE \genblk1.CUARTO0[1]  (
	.Q(CUARTO0[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO0_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1011
  SLE \genblk1.CUARTO0[0]  (
	.Q(CUARTO0[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO0_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1011
  SLE \genblk1.CUARTI0  (
	.Q(CUARTIl),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO07_1_RNI3H8P1_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1092
  SLE \CUARTO1[3]  (
	.Q(CUARTO1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO1_3[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1092
  SLE \CUARTO1[2]  (
	.Q(CUARTO1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO1_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1092
  SLE \CUARTO1[1]  (
	.Q(CUARTO1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO1_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1092
  SLE \CUARTO1[0]  (
	.Q(CUARTO1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO1_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1092
  SLE CUARTl0 (
	.Q(CUARTl0_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTl08),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1053
  ARI1 \genblk1.CUARTIOI.CUARTO07_1_RNI3H8P1  (
	.FCO(CUARTO0_cry_cy),
	.S(CUARTO07_1_RNI3H8P1_S),
	.Y(CUARTO07_1_RNI3H8P1_Y),
	.B(CUARTO07_1),
	.C(CUARTO07_7),
	.D(CUARTO07_8),
	.A(CUARTO0[12]),
	.FCI(VCC)
);
defparam \genblk1.CUARTIOI.CUARTO07_1_RNI3H8P1 .INIT=20'h40080;
// @13:1053
  ARI1 \genblk1.CUARTO0_RNIE5634[0]  (
	.FCO(CUARTO0_cry[0]),
	.S(CUARTO0_s[0]),
	.Y(CUARTO0_RNIE5634_Y[0]),
	.B(CUARTl0OI[0]),
	.C(CUARTO07_1_RNI3H8P1_Y),
	.D(CUARTO0[0]),
	.A(VCC),
	.FCI(CUARTO0_cry_cy)
);
defparam \genblk1.CUARTO0_RNIE5634[0] .INIT=20'h64700;
// @13:1053
  ARI1 \genblk1.CUARTO0_RNIRR3D6[1]  (
	.FCO(CUARTO0_cry[1]),
	.S(CUARTO0_s[1]),
	.Y(CUARTO0_RNIRR3D6_Y[1]),
	.B(CUARTl0OI[1]),
	.C(CUARTO07_1_RNI3H8P1_Y),
	.D(CUARTO0[1]),
	.A(VCC),
	.FCI(CUARTO0_cry[0])
);
defparam \genblk1.CUARTO0_RNIRR3D6[1] .INIT=20'h64700;
// @13:1053
  ARI1 \genblk1.CUARTO0_RNIAK1N8[2]  (
	.FCO(CUARTO0_cry[2]),
	.S(CUARTO0_s[2]),
	.Y(CUARTO0_RNIAK1N8_Y[2]),
	.B(CUARTl0OI[2]),
	.C(CUARTO07_1_RNI3H8P1_Y),
	.D(CUARTO0[2]),
	.A(VCC),
	.FCI(CUARTO0_cry[1])
);
defparam \genblk1.CUARTO0_RNIAK1N8[2] .INIT=20'h64700;
// @13:1053
  ARI1 \genblk1.CUARTO0_RNIREV0B[3]  (
	.FCO(CUARTO0_cry[3]),
	.S(CUARTO0_s[3]),
	.Y(CUARTO0_RNIREV0B_Y[3]),
	.B(CUARTl0OI[3]),
	.C(CUARTO07_1_RNI3H8P1_Y),
	.D(CUARTO0[3]),
	.A(VCC),
	.FCI(CUARTO0_cry[2])
);
defparam \genblk1.CUARTO0_RNIREV0B[3] .INIT=20'h64700;
// @13:1053
  ARI1 \genblk1.CUARTO0_RNIEBTAD[4]  (
	.FCO(CUARTO0_cry[4]),
	.S(CUARTO0_s[4]),
	.Y(CUARTO0_RNIEBTAD_Y[4]),
	.B(CUARTl0OI[4]),
	.C(CUARTO07_1_RNI3H8P1_Y),
	.D(CUARTO0[4]),
	.A(VCC),
	.FCI(CUARTO0_cry[3])
);
defparam \genblk1.CUARTO0_RNIEBTAD[4] .INIT=20'h64700;
// @13:1053
  ARI1 \genblk1.CUARTO0_RNI3ARKF[5]  (
	.FCO(CUARTO0_cry[5]),
	.S(CUARTO0_s[5]),
	.Y(CUARTO0_RNI3ARKF_Y[5]),
	.B(CUARTl0OI[5]),
	.C(CUARTO07_1_RNI3H8P1_Y),
	.D(CUARTO0[5]),
	.A(VCC),
	.FCI(CUARTO0_cry[4])
);
defparam \genblk1.CUARTO0_RNI3ARKF[5] .INIT=20'h64700;
// @13:1053
  ARI1 \genblk1.CUARTO0_RNIQAPUH[6]  (
	.FCO(CUARTO0_cry[6]),
	.S(CUARTO0_s[6]),
	.Y(CUARTO0_RNIQAPUH_Y[6]),
	.B(CUARTl0OI[6]),
	.C(CUARTO07_1_RNI3H8P1_Y),
	.D(CUARTO0[6]),
	.A(VCC),
	.FCI(CUARTO0_cry[5])
);
defparam \genblk1.CUARTO0_RNIQAPUH[6] .INIT=20'h64700;
// @13:1053
  ARI1 \genblk1.CUARTO0_RNIJDN8K[7]  (
	.FCO(CUARTO0_cry[7]),
	.S(CUARTO0_s[7]),
	.Y(CUARTO0_RNIJDN8K_Y[7]),
	.B(CUARTl0OI[7]),
	.C(CUARTO07_1_RNI3H8P1_Y),
	.D(CUARTO0[7]),
	.A(VCC),
	.FCI(CUARTO0_cry[6])
);
defparam \genblk1.CUARTO0_RNIJDN8K[7] .INIT=20'h64700;
// @13:1053
  ARI1 \genblk1.CUARTO0_RNID37BM[8]  (
	.FCO(CUARTO0_cry[8]),
	.S(CUARTO0_s[8]),
	.Y(CUARTO0_RNID37BM_Y[8]),
	.B(CUARTO1OI[3]),
	.C(CUARTO07_1_RNI3H8P1_Y),
	.D(CUARTO0[8]),
	.A(VCC),
	.FCI(CUARTO0_cry[7])
);
defparam \genblk1.CUARTO0_RNID37BM[8] .INIT=20'h64700;
// @13:1053
  ARI1 \genblk1.CUARTO0_RNI9RMDO[9]  (
	.FCO(CUARTO0_cry[9]),
	.S(CUARTO0_s[9]),
	.Y(CUARTO0_RNI9RMDO_Y[9]),
	.B(CUARTO1OI[4]),
	.C(CUARTO07_1_RNI3H8P1_Y),
	.D(CUARTO0[9]),
	.A(VCC),
	.FCI(CUARTO0_cry[8])
);
defparam \genblk1.CUARTO0_RNI9RMDO[9] .INIT=20'h64700;
// @13:1053
  ARI1 \genblk1.CUARTO0_RNIE0SRQ[10]  (
	.FCO(CUARTO0_cry[10]),
	.S(CUARTO0_s[10]),
	.Y(CUARTO0_RNIE0SRQ_Y[10]),
	.B(CUARTO1OI[5]),
	.C(CUARTO07_1_RNI3H8P1_Y),
	.D(CUARTO0[10]),
	.A(VCC),
	.FCI(CUARTO0_cry[9])
);
defparam \genblk1.CUARTO0_RNIE0SRQ[10] .INIT=20'h64700;
// @13:1053
  ARI1 \genblk1.CUARTO0_RNO[12]  (
	.FCO(CUARTO0_RNO_FCO[12]),
	.S(CUARTO0_s[12]),
	.Y(CUARTO0_RNO_Y[12]),
	.B(CUARTO1OI[7]),
	.C(CUARTO07_1_RNI3H8P1_Y),
	.D(CUARTO0[12]),
	.A(VCC),
	.FCI(CUARTO0_cry[11])
);
defparam \genblk1.CUARTO0_RNO[12] .INIT=20'h44700;
// @13:1053
  ARI1 \genblk1.CUARTO0_RNIL71AT[11]  (
	.FCO(CUARTO0_cry[11]),
	.S(CUARTO0_s[11]),
	.Y(CUARTO0_RNIL71AT_Y[11]),
	.B(CUARTO1OI[6]),
	.C(CUARTO07_1_RNI3H8P1_Y),
	.D(CUARTO0[11]),
	.A(VCC),
	.FCI(CUARTO0_cry[10])
);
defparam \genblk1.CUARTO0_RNIL71AT[11] .INIT=20'h64700;
// @13:1053
  CFG4 \genblk1.CUARTIOI.CUARTO07_1  (
	.A(CUARTO0[11]),
	.B(CUARTO0[10]),
	.C(CUARTO0[1]),
	.D(CUARTO0[0]),
	.Y(CUARTO07_1)
);
defparam \genblk1.CUARTIOI.CUARTO07_1 .INIT=16'h0001;
// @13:1180
  CFG2 CUARTll (
	.A(CUARTIl),
	.B(CUARTl0_Z),
	.Y(CUARTll_1z)
);
defparam CUARTll.INIT=4'h8;
// @13:1132
  CFG2 \CUARTlOI.CUARTO1_3_1.CO0  (
	.A(CUARTIl),
	.B(CUARTO1_Z[0]),
	.Y(CO0)
);
defparam \CUARTlOI.CUARTO1_3_1.CO0 .INIT=4'h8;
// @13:1132
  CFG2 \CUARTlOI.CUARTO1_3_1.SUM[0]  (
	.A(CUARTIl),
	.B(CUARTO1_Z[0]),
	.Y(CUARTO1_3[0])
);
defparam \CUARTlOI.CUARTO1_3_1.SUM[0] .INIT=4'h6;
// @13:1053
  CFG4 \genblk1.CUARTIOI.CUARTO07_8  (
	.A(CUARTO0[9]),
	.B(CUARTO0[8]),
	.C(CUARTO0[7]),
	.D(CUARTO0[6]),
	.Y(CUARTO07_8)
);
defparam \genblk1.CUARTIOI.CUARTO07_8 .INIT=16'h0001;
// @13:1053
  CFG4 \genblk1.CUARTIOI.CUARTO07_7  (
	.A(CUARTO0[5]),
	.B(CUARTO0[4]),
	.C(CUARTO0[3]),
	.D(CUARTO0[2]),
	.Y(CUARTO07_7)
);
defparam \genblk1.CUARTIOI.CUARTO07_7 .INIT=16'h0001;
// @13:1151
  CFG4 \CUARTlOI.CUARTl08  (
	.A(CUARTO1_Z[2]),
	.B(CUARTO1_Z[3]),
	.C(CUARTO1_Z[1]),
	.D(CUARTO1_Z[0]),
	.Y(CUARTl08)
);
defparam \CUARTlOI.CUARTl08 .INIT=16'h8000;
// @13:1132
  CFG2 \CUARTlOI.CUARTO1_3_1.SUM[1]  (
	.A(CO0),
	.B(CUARTO1_Z[1]),
	.Y(CUARTO1_3[1])
);
defparam \CUARTlOI.CUARTO1_3_1.SUM[1] .INIT=4'h6;
// @13:1132
  CFG3 \CUARTlOI.CUARTO1_3_1.SUM[2]  (
	.A(CUARTO1_Z[1]),
	.B(CO0),
	.C(CUARTO1_Z[2]),
	.Y(CUARTO1_3[2])
);
defparam \CUARTlOI.CUARTO1_3_1.SUM[2] .INIT=8'h78;
// @13:1132
  CFG4 \CUARTlOI.CUARTO1_3_1.SUM[3]  (
	.A(CUARTO1_Z[1]),
	.B(CO0),
	.C(CUARTO1_Z[3]),
	.D(CUARTO1_Z[2]),
	.Y(CUARTO1_3[3])
);
defparam \CUARTlOI.CUARTO1_3_1.SUM[3] .INIT=16'h78F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s */

module CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (
  PSELSBUS_0,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0,
  CUARTO1OI_0,
  CUARTO1I,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx,
  CUARTO1I4_0,
  un1_CUARTOOl_1,
  CUARTII1,
  CUARTlI1,
  CUARTll,
  TX_c,
  TXRDY,
  EvalSandbox_MSS_0_FIC_0_CLK
)
;
input PSELSBUS_0 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0 ;
input CUARTO1OI_0 ;
input [7:0] CUARTO1I ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx ;
input CUARTO1I4_0 ;
input un1_CUARTOOl_1 ;
input CUARTII1 ;
input CUARTlI1 ;
input CUARTll ;
output TX_c ;
output TXRDY ;
input EvalSandbox_MSS_0_FIC_0_CLK ;
wire PSELSBUS_0 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0 ;
wire CUARTO1OI_0 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx ;
wire CUARTO1I4_0 ;
wire un1_CUARTOOl_1 ;
wire CUARTII1 ;
wire CUARTlI1 ;
wire CUARTll ;
wire TX_c ;
wire TXRDY ;
wire EvalSandbox_MSS_0_FIC_0_CLK ;
wire [2:0] CUARTlI0l_Z;
wire [2:2] CUARTlI0l_ns;
wire [2:2] CUARTlI0lce_Z;
wire [7:0] CUARTIl0l_Z;
wire [3:1] CUARTll0l_Z;
wire [0:0] CUARTll0l_3;
wire [0:0] CUARTlI0l_ns_i_a3_1_1_Z;
wire [0:0] CUARTlI0l_ns_i_0_Z;
wire VCC ;
wire GND ;
wire N_167_i ;
wire N_165_i ;
wire CUARTO1I4_i ;
wire CUARTOl0l_1_sqmuxa_i_Z ;
wire CUARTll1_4 ;
wire CUARTI00l6 ;
wire CUARTO00l_Z ;
wire N_216_i ;
wire N_96_i ;
wire CUARTOl0l_0_sqmuxa ;
wire N_94_i ;
wire N_92_i ;
wire N_90_i ;
wire CO0 ;
wire CUARTll1_2_u_2_1_wmux_3_FCO ;
wire CUARTll1_2_u_2_1_wmux_3_S ;
wire CUARTll1_2 ;
wire CUARTll1_2_u_2_1_0_y1 ;
wire CUARTll1_2_u_2_1_0_y3 ;
wire CUARTll1_2_u_2_1_co1_0 ;
wire CUARTll1_2_u_2_1_wmux_2_S ;
wire CUARTll1_2_u_2_1_y0_0 ;
wire CUARTll1_2_u_2_1_co0_0 ;
wire CUARTll1_2_u_2_1_wmux_1_S ;
wire CUARTll1_2_u_2_1_0_co1 ;
wire CUARTll1_2_u_2_1_wmux_0_S ;
wire CUARTll1_2_u_2_1_0_y0 ;
wire CUARTll1_2_u_2_1_0_co0 ;
wire CUARTll1_2_u_2_1_0_wmux_S ;
wire N_175_2 ;
wire N_175_3 ;
wire N_97 ;
wire N_99 ;
wire N_103 ;
wire N_171 ;
wire N_104 ;
wire N_174 ;
wire CUARTll1_3_m ;
wire N_177 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
// @15:301
  SLE \CUARTlI0l[2]  (
	.Q(CUARTlI0l_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTlI0l_ns[2]),
	.EN(CUARTlI0lce_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:301
  SLE \CUARTlI0l[1]  (
	.Q(CUARTlI0l_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(N_167_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:301
  SLE \CUARTlI0l[0]  (
	.Q(CUARTlI0l_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(N_165_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:215
  SLE CUARTOl0l (
	.Q(TXRDY),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO1I4_i),
	.EN(CUARTOl0l_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:672
  SLE CUARTll1 (
	.Q(TX_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTll1_4),
	.EN(CUARTI00l6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:808
  SLE CUARTO00l (
	.Q(CUARTO00l_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(N_216_i),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:301
  SLE \CUARTIl0l[1]  (
	.Q(CUARTIl0l_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO1I[1]),
	.EN(CUARTOl0l_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:301
  SLE \CUARTIl0l[0]  (
	.Q(CUARTIl0l_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO1I[0]),
	.EN(CUARTOl0l_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:605
  SLE \CUARTll0l[3]  (
	.Q(CUARTll0l_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(N_94_i),
	.EN(CUARTll),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:605
  SLE \CUARTll0l[2]  (
	.Q(CUARTll0l_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(N_92_i),
	.EN(CUARTll),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:605
  SLE \CUARTll0l[1]  (
	.Q(CUARTll0l_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(N_90_i),
	.EN(CUARTll),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:605
  SLE \CUARTll0l[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTll0l_3[0]),
	.EN(CUARTll),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:301
  SLE \CUARTIl0l[7]  (
	.Q(CUARTIl0l_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO1I[7]),
	.EN(CUARTOl0l_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:301
  SLE \CUARTIl0l[6]  (
	.Q(CUARTIl0l_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO1I[6]),
	.EN(CUARTOl0l_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:301
  SLE \CUARTIl0l[5]  (
	.Q(CUARTIl0l_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO1I[5]),
	.EN(CUARTOl0l_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:301
  SLE \CUARTIl0l[4]  (
	.Q(CUARTIl0l_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO1I[4]),
	.EN(CUARTOl0l_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:301
  SLE \CUARTIl0l[3]  (
	.Q(CUARTIl0l_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO1I[3]),
	.EN(CUARTOl0l_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:301
  SLE \CUARTIl0l[2]  (
	.Q(CUARTIl0l_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO1I[2]),
	.EN(CUARTOl0l_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 \CUARTl10l.CUARTll1_2_u_2_1_wmux_3  (
	.FCO(CUARTll1_2_u_2_1_wmux_3_FCO),
	.S(CUARTll1_2_u_2_1_wmux_3_S),
	.Y(CUARTll1_2),
	.B(CUARTll1_2_u_2_1_0_y1),
	.C(CUARTll0l_Z[2]),
	.D(VCC),
	.A(CUARTll1_2_u_2_1_0_y3),
	.FCI(CUARTll1_2_u_2_1_co1_0)
);
defparam \CUARTl10l.CUARTll1_2_u_2_1_wmux_3 .INIT=20'h0EC2C;
  ARI1 \CUARTl10l.CUARTll1_2_u_2_1_wmux_2  (
	.FCO(CUARTll1_2_u_2_1_co1_0),
	.S(CUARTll1_2_u_2_1_wmux_2_S),
	.Y(CUARTll1_2_u_2_1_0_y3),
	.B(CUARTll0l_Z[1]),
	.C(CUARTIl0l_Z[6]),
	.D(CUARTIl0l_Z[7]),
	.A(CUARTll1_2_u_2_1_y0_0),
	.FCI(CUARTll1_2_u_2_1_co0_0)
);
defparam \CUARTl10l.CUARTll1_2_u_2_1_wmux_2 .INIT=20'h0F588;
  ARI1 \CUARTl10l.CUARTll1_2_u_2_1_wmux_1  (
	.FCO(CUARTll1_2_u_2_1_co0_0),
	.S(CUARTll1_2_u_2_1_wmux_1_S),
	.Y(CUARTll1_2_u_2_1_y0_0),
	.B(CUARTll0l_Z[1]),
	.C(CUARTIl0l_Z[4]),
	.D(CUARTIl0l_Z[5]),
	.A(CO0),
	.FCI(CUARTll1_2_u_2_1_0_co1)
);
defparam \CUARTl10l.CUARTll1_2_u_2_1_wmux_1 .INIT=20'h0FA44;
  ARI1 \CUARTl10l.CUARTll1_2_u_2_1_wmux_0  (
	.FCO(CUARTll1_2_u_2_1_0_co1),
	.S(CUARTll1_2_u_2_1_wmux_0_S),
	.Y(CUARTll1_2_u_2_1_0_y1),
	.B(CUARTll0l_Z[1]),
	.C(CUARTIl0l_Z[2]),
	.D(CUARTIl0l_Z[3]),
	.A(CUARTll1_2_u_2_1_0_y0),
	.FCI(CUARTll1_2_u_2_1_0_co0)
);
defparam \CUARTl10l.CUARTll1_2_u_2_1_wmux_0 .INIT=20'h0F588;
  ARI1 \CUARTl10l.CUARTll1_2_u_2_1_0_wmux  (
	.FCO(CUARTll1_2_u_2_1_0_co0),
	.S(CUARTll1_2_u_2_1_0_wmux_S),
	.Y(CUARTll1_2_u_2_1_0_y0),
	.B(CUARTll0l_Z[1]),
	.C(CUARTIl0l_Z[0]),
	.D(CUARTIl0l_Z[1]),
	.A(CO0),
	.FCI(VCC)
);
defparam \CUARTl10l.CUARTll1_2_u_2_1_0_wmux .INIT=20'h0FA44;
// @15:301
  CFG4 \CUARTlI0l_ns_0[2]  (
	.A(CUARTlI0l_Z[1]),
	.B(CUARTll0l_Z[1]),
	.C(N_175_2),
	.D(N_175_3),
	.Y(CUARTlI0l_ns[2])
);
defparam \CUARTlI0l_ns_0[2] .INIT=16'h8000;
// @15:265
  CFG3 CUARTOl0l_0_sqmuxa_0_a3 (
	.A(CUARTll),
	.B(CUARTlI0l_Z[1]),
	.C(CUARTlI0l_Z[0]),
	.Y(CUARTOl0l_0_sqmuxa)
);
defparam CUARTOl0l_0_sqmuxa_0_a3.INIT=8'h08;
// @15:301
  CFG2 \CUARTlI0lce[2]  (
	.A(CUARTll),
	.B(CUARTlI0l_Z[0]),
	.Y(CUARTlI0lce_Z[2])
);
defparam \CUARTlI0lce[2] .INIT=4'h8;
// @15:644
  CFG2 \CUARTI10l.CUARTll0l_3_i_o4[1]  (
	.A(CUARTll0l_Z[1]),
	.B(CO0),
	.Y(N_97)
);
defparam \CUARTI10l.CUARTll0l_3_i_o4[1] .INIT=4'h7;
// @15:301
  CFG2 CUARTlI0l_s3_i_o3 (
	.A(CUARTlI0l_Z[0]),
	.B(CUARTlI0l_Z[1]),
	.Y(N_99)
);
defparam CUARTlI0l_s3_i_o3.INIT=4'h7;
// @15:265
  CFG2 CUARTOl0l_0_sqmuxa_0_o2 (
	.A(CUARTll),
	.B(CUARTlI0l_Z[1]),
	.Y(N_103)
);
defparam CUARTOl0l_0_sqmuxa_0_o2.INIT=4'h7;
// @15:301
  CFG2 \CUARTlI0l_ns_i_o3_0[0]  (
	.A(CUARTlI0l_Z[1]),
	.B(CUARTlI0l_Z[2]),
	.Y(N_171)
);
defparam \CUARTlI0l_ns_i_o3_0[0] .INIT=4'hE;
// @15:301
  CFG2 \CUARTlI0l_ns_i_a3_2[1]  (
	.A(CUARTll0l_Z[2]),
	.B(CUARTll0l_Z[3]),
	.Y(N_175_2)
);
defparam \CUARTlI0l_ns_i_a3_2[1] .INIT=4'h2;
// @15:729
  CFG3 un1_CUARTlI0l_1_0_m3 (
	.A(CUARTlI0l_Z[2]),
	.B(CUARTlI0l_Z[1]),
	.C(CUARTlI0l_Z[0]),
	.Y(N_104)
);
defparam un1_CUARTlI0l_1_0_m3.INIT=8'hB1;
// @15:301
  CFG3 \CUARTlI0l_ns_i_a3_1_1[0]  (
	.A(CUARTlI1),
	.B(N_175_2),
	.C(CUARTll0l_Z[1]),
	.Y(CUARTlI0l_ns_i_a3_1_1_Z[0])
);
defparam \CUARTlI0l_ns_i_a3_1_1[0] .INIT=8'h80;
// @15:301
  CFG4 \CUARTlI0l_ns_i_a3_0[0]  (
	.A(CUARTlI0l_Z[0]),
	.B(CUARTll),
	.C(CUARTlI0l_Z[2]),
	.D(CUARTlI0l_Z[1]),
	.Y(N_174)
);
defparam \CUARTlI0l_ns_i_a3_0[0] .INIT=16'h008A;
// @15:729
  CFG4 \CUARTl10l.CUARTll1_4_iv_RNO  (
	.A(CUARTO00l_Z),
	.B(CUARTO1OI_0),
	.C(CUARTlI0l_Z[2]),
	.D(CUARTlI0l_Z[0]),
	.Y(CUARTll1_3_m)
);
defparam \CUARTl10l.CUARTll1_4_iv_RNO .INIT=16'h0060;
// @15:644
  CFG2 \CUARTI10l.CUARTll0l_3_a3[0]  (
	.A(N_99),
	.B(CO0),
	.Y(CUARTll0l_3[0])
);
defparam \CUARTI10l.CUARTll0l_3_a3[0] .INIT=4'h1;
// @15:347
  CFG2 \CUARTO10l.CUARTI00l6_0  (
	.A(CUARTll),
	.B(N_171),
	.Y(CUARTI00l6)
);
defparam \CUARTO10l.CUARTI00l6_0 .INIT=4'hB;
// @15:301
  CFG4 \CUARTlI0l_ns_i_a3_3[1]  (
	.A(CO0),
	.B(CUARTlI0l_Z[0]),
	.C(CUARTII1),
	.D(CUARTll),
	.Y(N_175_3)
);
defparam \CUARTlI0l_ns_i_a3_3[1] .INIT=16'h8400;
// @15:301
  CFG4 \CUARTlI0l_ns_i_a3[1]  (
	.A(CUARTlI0l_Z[1]),
	.B(CUARTll0l_Z[1]),
	.C(N_175_3),
	.D(N_175_2),
	.Y(N_177)
);
defparam \CUARTlI0l_ns_i_a3[1] .INIT=16'h8000;
// @15:808
  CFG3 CUARTO00l_RNO (
	.A(CUARTll1_2),
	.B(CUARTO00l_Z),
	.C(CUARTlI0l_Z[2]),
	.Y(N_216_i)
);
defparam CUARTO00l_RNO.INIT=8'h06;
// @15:301
  CFG4 \CUARTlI0l_ns_i_0[0]  (
	.A(N_171),
	.B(CUARTll),
	.C(TXRDY),
	.D(CUARTlI0l_Z[0]),
	.Y(CUARTlI0l_ns_i_0_Z[0])
);
defparam \CUARTlI0l_ns_i_0[0] .INIT=16'h5072;
// @15:729
  CFG4 \CUARTl10l.CUARTll1_4_iv  (
	.A(N_104),
	.B(CUARTll1_3_m),
	.C(N_99),
	.D(CUARTll1_2),
	.Y(CUARTll1_4)
);
defparam \CUARTl10l.CUARTll1_4_iv .INIT=16'hEFEE;
// @15:605
  CFG3 \CUARTll0l_RNO[1]  (
	.A(CO0),
	.B(CUARTll0l_Z[1]),
	.C(N_99),
	.Y(N_90_i)
);
defparam \CUARTll0l_RNO[1] .INIT=8'h06;
// @15:258
  CFG4 CUARTOl0l_RNO (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0),
	.B(PSELSBUS_0),
	.C(un1_CUARTOOl_1),
	.D(CUARTO1I4_0),
	.Y(CUARTO1I4_i)
);
defparam CUARTOl0l_RNO.INIT=16'hBFFF;
// @15:301
  CFG4 \CUARTlI0l_RNO[1]  (
	.A(CUARTlI0l_Z[0]),
	.B(N_177),
	.C(CUARTlI0l_Z[2]),
	.D(CUARTlI0l_Z[1]),
	.Y(N_167_i)
);
defparam \CUARTlI0l_RNO[1] .INIT=16'h0302;
// @15:808
  CFG4 CUARTO00l_RNO_0 (
	.A(CUARTlI0l_Z[0]),
	.B(CUARTlI0l_Z[2]),
	.C(N_103),
	.D(CUARTlI1),
	.Y(N_96_i)
);
defparam CUARTO00l_RNO_0.INIT=16'h8A88;
// @15:605
  CFG4 \CUARTll0l_RNO[3]  (
	.A(CUARTll0l_Z[2]),
	.B(CUARTll0l_Z[3]),
	.C(N_99),
	.D(N_97),
	.Y(N_94_i)
);
defparam \CUARTll0l_RNO[3] .INIT=16'h0C06;
// @15:605
  CFG3 \CUARTll0l_RNO[2]  (
	.A(CUARTll0l_Z[2]),
	.B(N_97),
	.C(N_99),
	.Y(N_92_i)
);
defparam \CUARTll0l_RNO[2] .INIT=8'h09;
// @15:215
  CFG4 CUARTOl0l_1_sqmuxa_i (
	.A(un1_CUARTOOl_1),
	.B(CUARTO1I4_0),
	.C(CUARTOl0l_0_sqmuxa),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx),
	.Y(CUARTOl0l_1_sqmuxa_i_Z)
);
defparam CUARTOl0l_1_sqmuxa_i.INIT=16'hF8F0;
// @15:301
  CFG4 \CUARTlI0l_RNO[0]  (
	.A(CUARTlI0l_ns_i_0_Z[0]),
	.B(CUARTlI0l_ns_i_a3_1_1_Z[0]),
	.C(N_175_3),
	.D(N_174),
	.Y(N_165_i)
);
defparam \CUARTlI0l_RNO[0] .INIT=16'h0015;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s */

module CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s (
  CUARTO1OI_0,
  CUARTOIII,
  CUARTlI1,
  CUARTII1,
  RX_c,
  PARITY_ERR,
  CUARTllI,
  CUARTI00_1z,
  FRAMING_ERR,
  OVERFLOW,
  CUARTIl,
  EvalSandbox_MSS_0_FIC_0_CLK,
  CUARTOOl
)
;
input CUARTO1OI_0 ;
output [7:0] CUARTOIII ;
input CUARTlI1 ;
input CUARTII1 ;
input RX_c ;
output PARITY_ERR ;
output CUARTllI ;
output CUARTI00_1z ;
output FRAMING_ERR ;
output OVERFLOW ;
input CUARTIl ;
input EvalSandbox_MSS_0_FIC_0_CLK ;
input CUARTOOl ;
wire CUARTO1OI_0 ;
wire CUARTlI1 ;
wire CUARTII1 ;
wire RX_c ;
wire PARITY_ERR ;
wire CUARTllI ;
wire CUARTI00_1z ;
wire FRAMING_ERR ;
wire OVERFLOW ;
wire CUARTIl ;
wire EvalSandbox_MSS_0_FIC_0_CLK ;
wire CUARTOOl ;
wire [1:0] CUARTll0_Z;
wire [1:1] CUARTll0ce_Z;
wire [0:0] CUARTll0_ns;
wire [3:0] CUARTIOll_Z;
wire [3:1] CUARTIlIl_Z;
wire [8:0] CUARTO0Il_Z;
wire [8:0] CUARTO0Il_11;
wire [2:0] CUARTI1Il_Z;
wire [3:0] CUARTl0Il_Z;
wire [3:0] CUARTl0Il_4;
wire [7:7] CUARTlOl_2;
wire [2:2] CUARTll0_d;
wire [0:0] CUARTIlIl_3_i_a2_0_1;
wire [7:7] CUARTO0Il_9_1;
wire [7:7] CUARTO0Il_9_2;
wire CUARTOOl_i ;
wire VCC ;
wire i9_mux_0 ;
wire GND ;
wire CUARTIO0_1_sqmuxa_i ;
wire CUARTll0_0_sqmuxa ;
wire CUARTIO0_1_sqmuxa_Z ;
wire CUARTIO0_5_sn_N_5_i ;
wire CUARTO11_1_sqmuxa_i_Z ;
wire CUARTI01_0_sqmuxa_Z ;
wire un1_CUARTI0115_i ;
wire CUARTI00_1_sqmuxa ;
wire CUARTl1Il_Z ;
wire CUARTl1Il_4 ;
wire CUARTO1Il_1_sqmuxa_i_Z ;
wire CUARTOOll_Z ;
wire CUARTOOll_0_sqmuxa ;
wire CUARTI0Il_Z ;
wire CUARTI0Il_4 ;
wire CUARTI11_12 ;
wire CUARTI11_1_sqmuxa_i_Z ;
wire N_89_i ;
wire CO0 ;
wire N_87_i ;
wire un1_CUARTI1Il6_1_0_Z ;
wire CUARTlOl_1_sqmuxa_Z ;
wire N_93_i ;
wire N_91_i ;
wire CUARTl0Il_0_sqmuxa ;
wire CUARTll0_s0_0_a2_Z ;
wire N_113 ;
wire CUARTIO0_5_1 ;
wire CUARTll0_15_d ;
wire CUARTO1Il_1_sqmuxa_i_1_Z ;
wire CUARTI0I8_1 ;
wire CUARTIO0_5_sn_N_4 ;
wire CUARTI115 ;
wire CUARTll018_NE_i_1 ;
wire CUARTll018 ;
wire m18_1_1 ;
wire m18_1 ;
wire N_27_mux ;
wire N_30_mux ;
wire CUARTI1115 ;
wire CUARTOOll_0_sqmuxa_0_a2_0_Z ;
wire CUARTIO0_0_sqmuxa_Z ;
wire CUARTOOll_0_sqmuxa_1 ;
wire N_98 ;
wire i1_mux ;
wire un1_CUARTI1131_1_Z ;
wire N_111 ;
wire CUARTI0Il5 ;
wire N_126 ;
wire CUARTI0Il_2 ;
wire un1_CUARTI11_0_sqmuxa_i ;
wire un1_CUARTI11_0_sqmuxa_1_i ;
wire N_96 ;
wire CO1 ;
wire N_222 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_5 ;
wire N_4 ;
  CFG1 CUARTOOl_i_0 (
	.A(CUARTOOl),
	.Y(CUARTOOl_i)
);
defparam CUARTOOl_i_0.INIT=2'h1;
// @14:871
  SLE \CUARTll0[1]  (
	.Q(CUARTll0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(i9_mux_0),
	.EN(CUARTll0ce_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:871
  SLE \CUARTll0[0]  (
	.Q(CUARTll0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTll0_ns[0]),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:754
  SLE \CUARTIOll[3]  (
	.Q(CUARTIOll_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTIO0_1_sqmuxa_i),
	.EN(CUARTll0_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:754
  SLE \CUARTIOll[1]  (
	.Q(CUARTIOll_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTIO0_1_sqmuxa_Z),
	.EN(CUARTll0_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:754
  SLE \CUARTIOll[0]  (
	.Q(CUARTIOll_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTIO0_5_sn_N_5_i),
	.EN(CUARTll0_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:575
  SLE CUARTO11 (
	.Q(OVERFLOW),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTOOl_i),
	.EN(CUARTO11_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:653
  SLE CUARTI01 (
	.Q(FRAMING_ERR),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTI01_0_sqmuxa_Z),
	.EN(un1_CUARTI0115_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:871
  SLE CUARTI00 (
	.Q(CUARTI00_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTI00_1_sqmuxa),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:871
  SLE CUARTl1Il (
	.Q(CUARTl1Il_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTl1Il_4),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:1613
  SLE CUARTO1Il (
	.Q(CUARTllI),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTOOl_i),
	.EN(CUARTO1Il_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:871
  SLE CUARTOOll (
	.Q(CUARTOOll_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTOOll_0_sqmuxa),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:1339
  SLE CUARTI0Il (
	.Q(CUARTI0Il_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTI0Il_4),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:1430
  SLE CUARTI11 (
	.Q(PARITY_ERR),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTI11_12),
	.EN(CUARTI11_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:472
  SLE \CUARTIlIl[1]  (
	.Q(CUARTIlIl_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(N_89_i),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:472
  SLE \CUARTIlIl[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(N_87_i),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:1154
  SLE \CUARTO0Il[8]  (
	.Q(CUARTO0Il_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO0Il_11[8]),
	.EN(un1_CUARTI1Il6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:1154
  SLE \CUARTO0Il[7]  (
	.Q(CUARTO0Il_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO0Il_11[7]),
	.EN(un1_CUARTI1Il6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:1154
  SLE \CUARTO0Il[6]  (
	.Q(CUARTO0Il_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO0Il_11[6]),
	.EN(un1_CUARTI1Il6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:1154
  SLE \CUARTO0Il[5]  (
	.Q(CUARTO0Il_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO0Il_11[5]),
	.EN(un1_CUARTI1Il6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:1154
  SLE \CUARTO0Il[4]  (
	.Q(CUARTO0Il_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO0Il_11[4]),
	.EN(un1_CUARTI1Il6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:1154
  SLE \CUARTO0Il[3]  (
	.Q(CUARTO0Il_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO0Il_11[3]),
	.EN(un1_CUARTI1Il6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:1154
  SLE \CUARTO0Il[2]  (
	.Q(CUARTO0Il_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO0Il_11[2]),
	.EN(un1_CUARTI1Il6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:1154
  SLE \CUARTO0Il[1]  (
	.Q(CUARTO0Il_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO0Il_11[1]),
	.EN(un1_CUARTI1Il6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:1154
  SLE \CUARTO0Il[0]  (
	.Q(CUARTO0Il_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO0Il_11[0]),
	.EN(un1_CUARTI1Il6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:299
  SLE \CUARTI1Il[2]  (
	.Q(CUARTI1Il_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(RX_c),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:299
  SLE \CUARTI1Il[1]  (
	.Q(CUARTI1Il_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTI1Il_Z[2]),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:299
  SLE \CUARTI1Il[0]  (
	.Q(CUARTI1Il_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTI1Il_Z[1]),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:1154
  SLE \CUARTl0Il[0]  (
	.Q(CUARTl0Il_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTl0Il_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:871
  SLE \CUARTlOl[7]  (
	.Q(CUARTOIII[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTlOl_2[7]),
	.EN(CUARTlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:871
  SLE \CUARTlOl[6]  (
	.Q(CUARTOIII[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO0Il_Z[6]),
	.EN(CUARTlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:871
  SLE \CUARTlOl[5]  (
	.Q(CUARTOIII[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO0Il_Z[5]),
	.EN(CUARTlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:871
  SLE \CUARTlOl[4]  (
	.Q(CUARTOIII[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO0Il_Z[4]),
	.EN(CUARTlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:871
  SLE \CUARTlOl[3]  (
	.Q(CUARTOIII[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO0Il_Z[3]),
	.EN(CUARTlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:871
  SLE \CUARTlOl[2]  (
	.Q(CUARTOIII[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO0Il_Z[2]),
	.EN(CUARTlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:871
  SLE \CUARTlOl[1]  (
	.Q(CUARTOIII[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO0Il_Z[1]),
	.EN(CUARTlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:871
  SLE \CUARTlOl[0]  (
	.Q(CUARTOIII[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTO0Il_Z[0]),
	.EN(CUARTlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:472
  SLE \CUARTIlIl[3]  (
	.Q(CUARTIlIl_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(N_93_i),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:472
  SLE \CUARTIlIl[2]  (
	.Q(CUARTIlIl_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(N_91_i),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:1154
  SLE \CUARTl0Il[3]  (
	.Q(CUARTl0Il_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTl0Il_4[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:1154
  SLE \CUARTl0Il[2]  (
	.Q(CUARTl0Il_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTl0Il_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:1154
  SLE \CUARTl0Il[1]  (
	.Q(CUARTl0Il_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTl0Il_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:866
  CFG3 CUARTl0Il_0_sqmuxa_0_a2 (
	.A(CUARTll0_Z[0]),
	.B(CUARTll0_Z[1]),
	.C(CUARTIl),
	.Y(CUARTl0Il_0_sqmuxa)
);
defparam CUARTl0Il_0_sqmuxa_0_a2.INIT=8'h10;
// @14:515
  CFG4 \CUARTlIll.CUARTIlIl_3_i_a2[3]  (
	.A(CUARTI1Il_Z[0]),
	.B(CUARTI1Il_Z[1]),
	.C(CUARTI1Il_Z[2]),
	.D(CUARTll0_s0_0_a2_Z),
	.Y(N_113)
);
defparam \CUARTlIll.CUARTIlIl_3_i_a2[3] .INIT=16'hE800;
// @14:1613
  CFG4 CUARTO1Il_1_sqmuxa_i (
	.A(CUARTIO0_5_1),
	.B(CUARTll0_15_d),
	.C(CUARTOOl),
	.D(CUARTO1Il_1_sqmuxa_i_1_Z),
	.Y(CUARTO1Il_1_sqmuxa_i_Z)
);
defparam CUARTO1Il_1_sqmuxa_i.INIT=16'hFAFE;
// @14:1613
  CFG4 CUARTO1Il_1_sqmuxa_i_1 (
	.A(CUARTII1),
	.B(CUARTI0I8_1),
	.C(CUARTIO0_5_sn_N_4),
	.D(CUARTI115),
	.Y(CUARTO1Il_1_sqmuxa_i_1_Z)
);
defparam CUARTO1Il_1_sqmuxa_i_1.INIT=16'h2F7F;
// @14:871
  CFG4 \CUARTllll.CUARTll018_NE_i  (
	.A(CUARTIOll_Z[1]),
	.B(CUARTl0Il_Z[2]),
	.C(CUARTl0Il_Z[1]),
	.D(CUARTll018_NE_i_1),
	.Y(CUARTll018)
);
defparam \CUARTllll.CUARTll018_NE_i .INIT=16'h0081;
// @14:871
  CFG4 \CUARTllll.CUARTll018_NE_i_1  (
	.A(CUARTIOll_Z[3]),
	.B(CUARTIOll_Z[0]),
	.C(CUARTl0Il_Z[3]),
	.D(CUARTl0Il_Z[0]),
	.Y(CUARTll018_NE_i_1)
);
defparam \CUARTllll.CUARTll018_NE_i_1 .INIT=16'h7BDE;
// @14:871
  CFG4 \CUARTll0_ns_1_0_.m18_1  (
	.A(CUARTll0_Z[0]),
	.B(CUARTll0_Z[1]),
	.C(m18_1_1),
	.D(CUARTll018),
	.Y(m18_1)
);
defparam \CUARTll0_ns_1_0_.m18_1 .INIT=16'h98BA;
// @14:871
  CFG4 \CUARTll0_ns_1_0_.m18_1_1  (
	.A(CUARTIlIl_Z[2]),
	.B(CUARTIlIl_Z[1]),
	.C(CUARTIlIl_Z[3]),
	.D(CO0),
	.Y(m18_1_1)
);
defparam \CUARTll0_ns_1_0_.m18_1_1 .INIT=16'h0010;
// @14:871
  CFG4 \CUARTll0_ns_1_0_.m18_2  (
	.A(CUARTll0_Z[1]),
	.B(N_27_mux),
	.C(N_30_mux),
	.D(m18_1),
	.Y(CUARTll0_ns[0])
);
defparam \CUARTll0_ns_1_0_.m18_2 .INIT=16'hF588;
// @14:100
  CFG2 CUARTIO0_1_sqmuxa_i_0 (
	.A(CUARTII1),
	.B(CUARTlI1),
	.Y(CUARTIO0_1_sqmuxa_i)
);
defparam CUARTIO0_1_sqmuxa_i_0.INIT=4'hE;
// @14:1683
  CFG4 \CUARTO1ll.CUARTIO0_5_u_1_0  (
	.A(CUARTIO0_5_sn_N_4),
	.B(CUARTIl),
	.C(CUARTI1115),
	.D(CUARTll0_15_d),
	.Y(CUARTIO0_5_1)
);
defparam \CUARTO1ll.CUARTIO0_5_u_1_0 .INIT=16'h4000;
// @14:1406
  CFG2 CUARTOOll_0_sqmuxa_0_a2_0 (
	.A(CUARTIlIl_Z[2]),
	.B(CUARTIlIl_Z[3]),
	.Y(CUARTOOll_0_sqmuxa_0_a2_0_Z)
);
defparam CUARTOOll_0_sqmuxa_0_a2_0.INIT=4'h8;
// @14:871
  CFG2 \CUARTll0ce[1]  (
	.A(CUARTIl),
	.B(CUARTll0_Z[0]),
	.Y(CUARTll0ce_Z[1])
);
defparam \CUARTll0ce[1] .INIT=4'h8;
// @14:1199
  CFG2 \CUARTO0ll.CUARTO0Il_11[0]  (
	.A(CUARTll0_s0_0_a2_Z),
	.B(CUARTO0Il_Z[1]),
	.Y(CUARTO0Il_11[0])
);
defparam \CUARTO0ll.CUARTO0Il_11[0] .INIT=4'h4;
// @14:1199
  CFG2 \CUARTO0ll.CUARTO0Il_11[1]  (
	.A(CUARTll0_s0_0_a2_Z),
	.B(CUARTO0Il_Z[2]),
	.Y(CUARTO0Il_11[1])
);
defparam \CUARTO0ll.CUARTO0Il_11[1] .INIT=4'h4;
// @14:1199
  CFG2 \CUARTO0ll.CUARTO0Il_11[2]  (
	.A(CUARTll0_s0_0_a2_Z),
	.B(CUARTO0Il_Z[3]),
	.Y(CUARTO0Il_11[2])
);
defparam \CUARTO0ll.CUARTO0Il_11[2] .INIT=4'h4;
// @14:1199
  CFG2 \CUARTO0ll.CUARTO0Il_11[3]  (
	.A(CUARTll0_s0_0_a2_Z),
	.B(CUARTO0Il_Z[4]),
	.Y(CUARTO0Il_11[3])
);
defparam \CUARTO0ll.CUARTO0Il_11[3] .INIT=4'h4;
// @14:1199
  CFG2 \CUARTO0ll.CUARTO0Il_11[4]  (
	.A(CUARTll0_s0_0_a2_Z),
	.B(CUARTO0Il_Z[5]),
	.Y(CUARTO0Il_11[4])
);
defparam \CUARTO0ll.CUARTO0Il_11[4] .INIT=4'h4;
// @14:1199
  CFG2 \CUARTO0ll.CUARTO0Il_11[5]  (
	.A(CUARTll0_s0_0_a2_Z),
	.B(CUARTO0Il_Z[6]),
	.Y(CUARTO0Il_11[5])
);
defparam \CUARTO0ll.CUARTO0Il_11[5] .INIT=4'h4;
// @14:100
  CFG2 CUARTIO0_0_sqmuxa (
	.A(CUARTII1),
	.B(CUARTlI1),
	.Y(CUARTIO0_0_sqmuxa_Z)
);
defparam CUARTIO0_0_sqmuxa.INIT=4'h8;
// @14:231
  CFG2 CUARTI01_0_sqmuxa (
	.A(CUARTIl),
	.B(CUARTOOll_Z),
	.Y(CUARTI01_0_sqmuxa_Z)
);
defparam CUARTI01_0_sqmuxa.INIT=4'h8;
// @14:1014
  CFG2 \CUARTllll.CUARTlOl_2[7]  (
	.A(CUARTII1),
	.B(CUARTO0Il_Z[7]),
	.Y(CUARTlOl_2[7])
);
defparam \CUARTllll.CUARTlOl_2[7] .INIT=4'h8;
// @14:100
  CFG2 CUARTIO0_1_sqmuxa (
	.A(CUARTII1),
	.B(CUARTlI1),
	.Y(CUARTIO0_1_sqmuxa_Z)
);
defparam CUARTIO0_1_sqmuxa.INIT=4'h1;
// @14:871
  CFG2 CUARTll0_s0_0_a2 (
	.A(CUARTll0_Z[1]),
	.B(CUARTll0_Z[0]),
	.Y(CUARTll0_s0_0_a2_Z)
);
defparam CUARTll0_s0_0_a2.INIT=4'h1;
// @14:1406
  CFG2 CUARTOOll_0_sqmuxa_0_a2_1 (
	.A(CUARTIlIl_Z[1]),
	.B(CO0),
	.Y(CUARTOOll_0_sqmuxa_1)
);
defparam CUARTOOll_0_sqmuxa_0_a2_1.INIT=4'h2;
// @14:871
  CFG2 CUARTll0_s1_0_a2 (
	.A(CUARTll0_Z[1]),
	.B(CUARTll0_Z[0]),
	.Y(CUARTll0_15_d)
);
defparam CUARTll0_s1_0_a2.INIT=4'h4;
// @14:871
  CFG2 CUARTll0_s2_0_a2 (
	.A(CUARTll0_Z[1]),
	.B(CUARTll0_Z[0]),
	.Y(CUARTll0_d[2])
);
defparam CUARTll0_s2_0_a2.INIT=4'h2;
// @14:1712
  CFG4 \CUARTO1ll.CUARTI0I8_1  (
	.A(CUARTl0Il_Z[3]),
	.B(CUARTl0Il_Z[2]),
	.C(CUARTl0Il_Z[1]),
	.D(CUARTl0Il_Z[0]),
	.Y(CUARTI0I8_1)
);
defparam \CUARTO1ll.CUARTI0I8_1 .INIT=16'h0200;
// @14:515
  CFG3 \CUARTlIll.CUARTIlIl_3_i_a2_0_1_0[0]  (
	.A(CUARTll0_Z[1]),
	.B(CUARTIlIl_Z[3]),
	.C(CUARTll0_Z[0]),
	.Y(CUARTIlIl_3_i_a2_0_1[0])
);
defparam \CUARTlIll.CUARTIlIl_3_i_a2_0_1_0[0] .INIT=8'h20;
// @14:871
  CFG4 \CUARTll0_ns_1_0_.m8  (
	.A(CUARTIlIl_Z[2]),
	.B(CUARTIlIl_Z[1]),
	.C(CUARTIlIl_Z[3]),
	.D(CO0),
	.Y(N_27_mux)
);
defparam \CUARTll0_ns_1_0_.m8 .INIT=16'h8000;
// @14:1543
  CFG4 \CUARTl0ll.CUARTI1115  (
	.A(CUARTl0Il_Z[3]),
	.B(CUARTl0Il_Z[2]),
	.C(CUARTl0Il_Z[1]),
	.D(CUARTl0Il_Z[0]),
	.Y(CUARTI1115)
);
defparam \CUARTl0ll.CUARTI1115 .INIT=16'h0002;
// @14:1496
  CFG4 \CUARTl0ll.CUARTI115  (
	.A(CUARTl0Il_Z[3]),
	.B(CUARTl0Il_Z[2]),
	.C(CUARTl0Il_Z[1]),
	.D(CUARTl0Il_Z[0]),
	.Y(CUARTI115)
);
defparam \CUARTl0ll.CUARTI115 .INIT=16'h4000;
// @14:515
  CFG3 \CUARTlIll.CUARTIlIl_3_i_o2[2]  (
	.A(CUARTIlIl_Z[1]),
	.B(CO0),
	.C(CUARTIlIl_Z[2]),
	.Y(N_98)
);
defparam \CUARTlIll.CUARTIlIl_3_i_o2[2] .INIT=8'h7F;
// @14:100
  CFG3 \CUARTO1ll.CUARTIO0_5_sn_m3  (
	.A(CUARTlI1),
	.B(CUARTII1),
	.C(CUARTIl),
	.Y(CUARTIO0_5_sn_N_4)
);
defparam \CUARTO1ll.CUARTIO0_5_sn_m3 .INIT=8'h90;
// @14:100
  CFG2 \CUARTIOll_RNO[0]  (
	.A(CUARTII1),
	.B(CUARTlI1),
	.Y(CUARTIO0_5_sn_N_5_i)
);
defparam \CUARTIOll_RNO[0] .INIT=4'h9;
// @14:871
  CFG3 \CUARTll0_ns_1_0_.m12  (
	.A(CUARTI1Il_Z[1]),
	.B(CUARTI1Il_Z[0]),
	.C(CUARTI1Il_Z[2]),
	.Y(i1_mux)
);
defparam \CUARTll0_ns_1_0_.m12 .INIT=8'h17;
// @14:1251
  CFG4 \CUARTO0ll.CUARTO0Il_9_3_1[7]  (
	.A(CUARTO0Il_Z[7]),
	.B(CUARTO0Il_Z[8]),
	.C(CUARTII1),
	.D(CUARTlI1),
	.Y(CUARTO0Il_9_1[7])
);
defparam \CUARTO0ll.CUARTO0Il_9_3_1[7] .INIT=16'hC00A;
// @14:1464
  CFG3 un1_CUARTI1131_1 (
	.A(CUARTlI1),
	.B(CUARTIl),
	.C(N_27_mux),
	.Y(un1_CUARTI1131_1_Z)
);
defparam un1_CUARTI1131_1.INIT=8'h7F;
// @14:515
  CFG4 \CUARTlIll.CUARTIlIl_3_i_a2[0]  (
	.A(CUARTIlIl_Z[1]),
	.B(CUARTll0_s0_0_a2_Z),
	.C(CUARTIlIl_Z[3]),
	.D(CUARTIlIl_Z[2]),
	.Y(N_111)
);
defparam \CUARTlIll.CUARTIlIl_3_i_a2[0] .INIT=16'h0040;
// @14:954
  CFG3 \CUARTllll.CUARTl1Il_4  (
	.A(CUARTll018),
	.B(CUARTllI),
	.C(CUARTll0_15_d),
	.Y(CUARTl1Il_4)
);
defparam \CUARTllll.CUARTl1Il_4 .INIT=8'h80;
// @14:954
  CFG4 CUARTlOl_1_sqmuxa (
	.A(CUARTll0_15_d),
	.B(CUARTll018),
	.C(CUARTllI),
	.D(CUARTIl),
	.Y(CUARTlOl_1_sqmuxa_Z)
);
defparam CUARTlOl_1_sqmuxa.INIT=16'h0800;
// @14:1384
  CFG2 \CUARTI0ll.CUARTI0Il5  (
	.A(N_27_mux),
	.B(CUARTlI1),
	.Y(CUARTI0Il5)
);
defparam \CUARTI0ll.CUARTI0Il5 .INIT=4'h8;
// @14:1406
  CFG2 CUARTI00_1_sqmuxa_0_a2 (
	.A(N_27_mux),
	.B(CUARTll0_d[2]),
	.Y(CUARTI00_1_sqmuxa)
);
defparam CUARTI00_1_sqmuxa_0_a2.INIT=4'h8;
// @14:515
  CFG4 \CUARTlIll.CUARTIlIl_3_i_a2_0[3]  (
	.A(CO0),
	.B(CUARTIlIl_Z[2]),
	.C(CUARTIlIl_Z[1]),
	.D(CUARTll0_s0_0_a2_Z),
	.Y(N_126)
);
defparam \CUARTlIll.CUARTIlIl_3_i_a2_0[3] .INIT=16'h0100;
// @14:575
  CFG3 CUARTO11_1_sqmuxa_i (
	.A(CUARTOOl),
	.B(CUARTl1Il_Z),
	.C(CUARTIl),
	.Y(CUARTO11_1_sqmuxa_i_Z)
);
defparam CUARTO11_1_sqmuxa_i.INIT=8'hEA;
// @14:653
  CFG3 CUARTI01_RNO (
	.A(CUARTOOl),
	.B(CUARTOOll_Z),
	.C(CUARTIl),
	.Y(un1_CUARTI0115_i)
);
defparam CUARTI01_RNO.INIT=8'hEA;
// @14:1399
  CFG2 \CUARTI0ll.CUARTI0Il_2  (
	.A(i1_mux),
	.B(CUARTI0Il_Z),
	.Y(CUARTI0Il_2)
);
defparam \CUARTI0ll.CUARTI0Il_2 .INIT=4'h9;
// @14:871
  CFG4 \CUARTll0_ns_1_0_.m16  (
	.A(CUARTIlIl_Z[2]),
	.B(CUARTIlIl_Z[3]),
	.C(i1_mux),
	.D(CUARTOOll_0_sqmuxa_1),
	.Y(N_30_mux)
);
defparam \CUARTll0_ns_1_0_.m16 .INIT=16'hD0F0;
// @14:1406
  CFG4 CUARTOOll_0_sqmuxa_0_a2 (
	.A(CUARTOOll_0_sqmuxa_0_a2_0_Z),
	.B(CUARTOOll_0_sqmuxa_1),
	.C(CUARTll0_d[2]),
	.D(i1_mux),
	.Y(CUARTOOll_0_sqmuxa)
);
defparam CUARTOOll_0_sqmuxa_0_a2.INIT=16'h8000;
// @14:1485
  CFG4 un1_CUARTI11_0_sqmuxa (
	.A(CUARTO1OI_0),
	.B(CUARTII1),
	.C(CUARTI115),
	.D(CUARTI1115),
	.Y(un1_CUARTI11_0_sqmuxa_i)
);
defparam un1_CUARTI11_0_sqmuxa.INIT=16'hA820;
// @14:1485
  CFG4 un1_CUARTI11_0_sqmuxa_1 (
	.A(CUARTO1OI_0),
	.B(CUARTII1),
	.C(CUARTI115),
	.D(CUARTI1115),
	.Y(un1_CUARTI11_0_sqmuxa_1_i)
);
defparam un1_CUARTI11_0_sqmuxa_1.INIT=16'h5410;
// @14:963
  CFG2 CUARTll0_0_sqmuxa_0_a2 (
	.A(N_126),
	.B(CUARTIlIl_Z[3]),
	.Y(CUARTll0_0_sqmuxa)
);
defparam CUARTll0_0_sqmuxa_0_a2.INIT=4'h8;
// @14:927
  CFG3 un1_CUARTI1Il6_1_0 (
	.A(CUARTIl),
	.B(CUARTl0Il_0_sqmuxa),
	.C(N_27_mux),
	.Y(un1_CUARTI1Il6_1_0_Z)
);
defparam un1_CUARTI1Il6_1_0.INIT=8'hEC;
// @14:515
  CFG4 \CUARTlIll.CUARTIlIl_3_i_o2[0]  (
	.A(CUARTIlIl_Z[1]),
	.B(CUARTIlIl_Z[2]),
	.C(N_113),
	.D(CUARTIlIl_3_i_a2_0_1[0]),
	.Y(N_96)
);
defparam \CUARTlIll.CUARTIlIl_3_i_o2[0] .INIT=16'hF8F0;
// @14:1199
  CFG4 \CUARTO0ll.CUARTl0Il_4[0]  (
	.A(CUARTIl),
	.B(CUARTl0Il_Z[0]),
	.C(N_27_mux),
	.D(CUARTl0Il_0_sqmuxa),
	.Y(CUARTl0Il_4[0])
);
defparam \CUARTO0ll.CUARTl0Il_4[0] .INIT=16'h006C;
// @14:1199
  CFG4 \CUARTO0ll.CUARTO0Il_11[6]  (
	.A(CUARTIO0_1_sqmuxa_Z),
	.B(CUARTO0Il_Z[7]),
	.C(CUARTll0_s0_0_a2_Z),
	.D(i1_mux),
	.Y(CUARTO0Il_11[6])
);
defparam \CUARTO0ll.CUARTO0Il_11[6] .INIT=16'h040E;
// @14:1199
  CFG4 \CUARTO0ll.CUARTO0Il_11[8]  (
	.A(CUARTIO0_0_sqmuxa_Z),
	.B(CUARTO0Il_Z[8]),
	.C(CUARTll0_s0_0_a2_Z),
	.D(i1_mux),
	.Y(CUARTO0Il_11[8])
);
defparam \CUARTO0ll.CUARTO0Il_11[8] .INIT=16'h040E;
// @14:1245
  CFG4 \un1_CUARTl0Il_1.CO1  (
	.A(CUARTIl),
	.B(N_27_mux),
	.C(CUARTl0Il_Z[1]),
	.D(CUARTl0Il_Z[0]),
	.Y(CO1)
);
defparam \un1_CUARTl0Il_1.CO1 .INIT=16'h8000;
// @14:1245
  CFG4 \un1_CUARTl0Il_1.SUM[1]  (
	.A(CUARTIl),
	.B(N_27_mux),
	.C(CUARTl0Il_Z[1]),
	.D(CUARTl0Il_Z[0]),
	.Y(N_222)
);
defparam \un1_CUARTl0Il_1.SUM[1] .INIT=16'h78F0;
// @14:871
  CFG3 \CUARTll0_ns_1_0_.m20  (
	.A(CUARTll0_Z[1]),
	.B(N_30_mux),
	.C(CUARTll018),
	.Y(i9_mux_0)
);
defparam \CUARTll0_ns_1_0_.m20 .INIT=8'hD8;
// @14:1251
  CFG3 \CUARTO0ll.CUARTO0Il_9_3_2[7]  (
	.A(CUARTlI1),
	.B(CUARTII1),
	.C(i1_mux),
	.Y(CUARTO0Il_9_2[7])
);
defparam \CUARTO0ll.CUARTO0Il_9_3_2[7] .INIT=8'h06;
// @14:1199
  CFG2 \CUARTO0ll.CUARTl0Il_4[1]  (
	.A(N_222),
	.B(CUARTl0Il_0_sqmuxa),
	.Y(CUARTl0Il_4[1])
);
defparam \CUARTO0ll.CUARTl0Il_4[1] .INIT=4'h2;
// @14:1404
  CFG4 \CUARTI0ll.CUARTI0Il_4_u  (
	.A(CUARTI0Il_2),
	.B(CUARTI0Il5),
	.C(CUARTI0Il_Z),
	.D(CUARTll0_d[2]),
	.Y(CUARTI0Il_4)
);
defparam \CUARTI0ll.CUARTI0Il_4_u .INIT=16'h00B8;
// @14:1430
  CFG4 CUARTI11_1_sqmuxa_i (
	.A(un1_CUARTI1131_1_Z),
	.B(un1_CUARTI11_0_sqmuxa_1_i),
	.C(un1_CUARTI11_0_sqmuxa_i),
	.D(CUARTOOl),
	.Y(CUARTI11_1_sqmuxa_i_Z)
);
defparam CUARTI11_1_sqmuxa_i.INIT=16'hFF54;
// @14:1595
  CFG4 \CUARTl0ll.CUARTI11_12_iv  (
	.A(un1_CUARTI11_0_sqmuxa_i),
	.B(CUARTOOl),
	.C(CUARTI0Il_2),
	.D(un1_CUARTI11_0_sqmuxa_1_i),
	.Y(CUARTI11_12)
);
defparam \CUARTl0ll.CUARTI11_12_iv .INIT=16'h3202;
// @14:472
  CFG3 \CUARTIlIl_RNO[1]  (
	.A(CO0),
	.B(CUARTIlIl_Z[1]),
	.C(N_96),
	.Y(N_89_i)
);
defparam \CUARTIlIl_RNO[1] .INIT=8'h06;
// @14:472
  CFG3 \CUARTIlIl_RNO[0]  (
	.A(N_96),
	.B(CO0),
	.C(N_111),
	.Y(N_87_i)
);
defparam \CUARTIlIl_RNO[0] .INIT=8'h01;
// @14:472
  CFG4 \CUARTIlIl_RNO[3]  (
	.A(N_98),
	.B(CUARTIlIl_Z[3]),
	.C(N_113),
	.D(N_126),
	.Y(N_93_i)
);
defparam \CUARTIlIl_RNO[3] .INIT=16'h0009;
// @14:472
  CFG4 \CUARTIlIl_RNO[2]  (
	.A(CO0),
	.B(CUARTIlIl_Z[2]),
	.C(CUARTIlIl_Z[1]),
	.D(N_96),
	.Y(N_91_i)
);
defparam \CUARTIlIl_RNO[2] .INIT=16'h006C;
// @14:1199
  CFG3 \CUARTO0ll.CUARTl0Il_4[2]  (
	.A(CUARTl0Il_Z[2]),
	.B(CUARTl0Il_0_sqmuxa),
	.C(CO1),
	.Y(CUARTl0Il_4[2])
);
defparam \CUARTO0ll.CUARTl0Il_4[2] .INIT=8'h12;
// @14:1199
  CFG3 \CUARTO0ll.CUARTO0Il_11[7]  (
	.A(CUARTO0Il_9_2[7]),
	.B(CUARTO0Il_9_1[7]),
	.C(CUARTll0_s0_0_a2_Z),
	.Y(CUARTO0Il_11[7])
);
defparam \CUARTO0ll.CUARTO0Il_11[7] .INIT=8'h0E;
// @14:1199
  CFG4 \CUARTO0ll.CUARTl0Il_4[3]  (
	.A(CUARTl0Il_Z[2]),
	.B(CUARTl0Il_Z[3]),
	.C(CO1),
	.D(CUARTl0Il_0_sqmuxa),
	.Y(CUARTl0Il_4[3])
);
defparam \CUARTO0ll.CUARTl0Il_4[3] .INIT=16'h006C;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s */

module CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_19s_0s_0s (
  CUARTOIII,
  CUARTO1OI,
  CUARTl0OI,
  PSELSBUS_0,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0,
  OVERFLOW,
  FRAMING_ERR,
  PARITY_ERR,
  RX_c,
  TXRDY,
  TX_c,
  CUARTlI1,
  CUARTII1,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx,
  PRDATA4_m1_e_0,
  popfeedthru_unused,
  popfeedthru_unused_11,
  popfeedthru_unused_8,
  popfeedthru_unused_9,
  popfeedthru_unused_10,
  popfeedthru_unused_7,
  popfeedthru_unused_6,
  popfeedthru_unused_5,
  popfeedthru_unused_4,
  popfeedthru_unused_3,
  popfeedthru_unused_2,
  popfeedthru_unused_1,
  popfeedthru_unused_0,
  EvalSandbox_MSS_0_FIC_0_CLK,
  CoreUARTapb_C0_0_RXRDY
)
;
output [7:0] CUARTOIII ;
input [7:2] CUARTO1OI ;
input [7:0] CUARTl0OI ;
input PSELSBUS_0 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0 ;
output OVERFLOW ;
output FRAMING_ERR ;
output PARITY_ERR ;
input RX_c ;
output TXRDY ;
output TX_c ;
input CUARTlI1 ;
input CUARTII1 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx ;
input PRDATA4_m1_e_0 ;
input popfeedthru_unused ;
input popfeedthru_unused_11 ;
input popfeedthru_unused_8 ;
input popfeedthru_unused_9 ;
input popfeedthru_unused_10 ;
input popfeedthru_unused_7 ;
input popfeedthru_unused_6 ;
input popfeedthru_unused_5 ;
input popfeedthru_unused_4 ;
input popfeedthru_unused_3 ;
input popfeedthru_unused_2 ;
input popfeedthru_unused_1 ;
input popfeedthru_unused_0 ;
input EvalSandbox_MSS_0_FIC_0_CLK ;
output CoreUARTapb_C0_0_RXRDY ;
wire PSELSBUS_0 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0 ;
wire OVERFLOW ;
wire FRAMING_ERR ;
wire PARITY_ERR ;
wire RX_c ;
wire TXRDY ;
wire TX_c ;
wire CUARTlI1 ;
wire CUARTII1 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx ;
wire PRDATA4_m1_e_0 ;
wire popfeedthru_unused ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire EvalSandbox_MSS_0_FIC_0_CLK ;
wire CoreUARTapb_C0_0_RXRDY ;
wire [7:0] CUARTO1I_Z;
wire VCC ;
wire CUARTllI ;
wire RXRDY5 ;
wire GND ;
wire CUARTO1I4 ;
wire un1_CUARTOOl_1 ;
wire CUARTI00 ;
wire CUARTO1I4_0 ;
wire CUARTOOl ;
wire CUARTll ;
wire CUARTIl ;
// @17:774
  SLE \genblk1.RXRDY  (
	.Q(CoreUARTapb_C0_0_RXRDY),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTllI),
	.EN(RXRDY5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:405
  SLE \CUARTO1I[7]  (
	.Q(CUARTO1I_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_0),
	.EN(CUARTO1I4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:405
  SLE \CUARTO1I[6]  (
	.Q(CUARTO1I_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_1),
	.EN(CUARTO1I4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:405
  SLE \CUARTO1I[5]  (
	.Q(CUARTO1I_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_2),
	.EN(CUARTO1I4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:405
  SLE \CUARTO1I[4]  (
	.Q(CUARTO1I_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_3),
	.EN(CUARTO1I4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:405
  SLE \CUARTO1I[3]  (
	.Q(CUARTO1I_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_4),
	.EN(CUARTO1I4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:405
  SLE \CUARTO1I[2]  (
	.Q(CUARTO1I_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_5),
	.EN(CUARTO1I4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:405
  SLE \CUARTO1I[1]  (
	.Q(CUARTO1I_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_6),
	.EN(CUARTO1I4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:405
  SLE \CUARTO1I[0]  (
	.Q(CUARTO1I_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_7),
	.EN(CUARTO1I4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:458
  CFG2 \CUARTl10.CUARTO1I4_0  (
	.A(popfeedthru_unused_10),
	.B(popfeedthru_unused_9),
	.Y(un1_CUARTOOl_1)
);
defparam \CUARTl10.CUARTO1I4_0 .INIT=4'h1;
// @17:817
  CFG2 \genblk1.RXRDY5  (
	.A(CUARTllI),
	.B(CUARTI00),
	.Y(RXRDY5)
);
defparam \genblk1.RXRDY5 .INIT=4'hD;
// @17:458
  CFG3 \CUARTl10.CUARTO1I4_0_0  (
	.A(popfeedthru_unused_8),
	.B(popfeedthru_unused_11),
	.C(popfeedthru_unused),
	.Y(CUARTO1I4_0)
);
defparam \CUARTl10.CUARTO1I4_0_0 .INIT=8'h20;
// @17:569
  CFG4 un1_CUARTOOl (
	.A(popfeedthru_unused_11),
	.B(PRDATA4_m1_e_0),
	.C(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx),
	.D(un1_CUARTOOl_1),
	.Y(CUARTOOl)
);
defparam un1_CUARTOOl.INIT=16'h8000;
// @17:458
  CFG4 \CUARTl10.CUARTO1I4  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0),
	.B(PSELSBUS_0),
	.C(un1_CUARTOOl_1),
	.D(CUARTO1I4_0),
	.Y(CUARTO1I4)
);
defparam \CUARTl10.CUARTO1I4 .INIT=16'h4000;
// @17:1395
  CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s CUARTOO1 (
	.CUARTO1OI(CUARTO1OI[7:3]),
	.CUARTl0OI(CUARTl0OI[7:0]),
	.CUARTll_1z(CUARTll),
	.CUARTIl(CUARTIl),
	.EvalSandbox_MSS_0_FIC_0_CLK(EvalSandbox_MSS_0_FIC_0_CLK)
);
// @17:1441
  CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s CUARTIO1 (
	.PSELSBUS_0(PSELSBUS_0),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0),
	.CUARTO1OI_0(CUARTO1OI[2]),
	.CUARTO1I(CUARTO1I_Z[7:0]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx),
	.CUARTO1I4_0(CUARTO1I4_0),
	.un1_CUARTOOl_1(un1_CUARTOOl_1),
	.CUARTII1(CUARTII1),
	.CUARTlI1(CUARTlI1),
	.CUARTll(CUARTll),
	.TX_c(TX_c),
	.TXRDY(TXRDY),
	.EvalSandbox_MSS_0_FIC_0_CLK(EvalSandbox_MSS_0_FIC_0_CLK)
);
// @17:1527
  CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s CUARTO01 (
	.CUARTO1OI_0(CUARTO1OI[2]),
	.CUARTOIII(CUARTOIII[7:0]),
	.CUARTlI1(CUARTlI1),
	.CUARTII1(CUARTII1),
	.RX_c(RX_c),
	.PARITY_ERR(PARITY_ERR),
	.CUARTllI(CUARTllI),
	.CUARTI00_1z(CUARTI00),
	.FRAMING_ERR(FRAMING_ERR),
	.OVERFLOW(OVERFLOW),
	.CUARTIl(CUARTIl),
	.EvalSandbox_MSS_0_FIC_0_CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.CUARTOOl(CUARTOOl)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_19s_0s_0s */

module CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z1_layer0 (
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0,
  PSELSBUS_0,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA,
  PRDATA4_m1_e_0,
  TX_c,
  RX_c,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx,
  popfeedthru_unused,
  popfeedthru_unused_8,
  CoreUARTapb_C0_0_RXRDY,
  popfeedthru_unused_9,
  popfeedthru_unused_10,
  popfeedthru_unused_11,
  popfeedthru_unused_4,
  popfeedthru_unused_3,
  popfeedthru_unused_2,
  popfeedthru_unused_1,
  popfeedthru_unused_0,
  popfeedthru_unused_7,
  popfeedthru_unused_6,
  popfeedthru_unused_5,
  EvalSandbox_MSS_0_FIC_0_CLK
)
;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0 ;
input PSELSBUS_0 ;
output [7:0] EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA ;
input PRDATA4_m1_e_0 ;
output TX_c ;
input RX_c ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx ;
input popfeedthru_unused ;
input popfeedthru_unused_8 ;
output CoreUARTapb_C0_0_RXRDY ;
input popfeedthru_unused_9 ;
input popfeedthru_unused_10 ;
input popfeedthru_unused_11 ;
input popfeedthru_unused_4 ;
input popfeedthru_unused_3 ;
input popfeedthru_unused_2 ;
input popfeedthru_unused_1 ;
input popfeedthru_unused_0 ;
input popfeedthru_unused_7 ;
input popfeedthru_unused_6 ;
input popfeedthru_unused_5 ;
input EvalSandbox_MSS_0_FIC_0_CLK ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0 ;
wire PSELSBUS_0 ;
wire PRDATA4_m1_e_0 ;
wire TX_c ;
wire RX_c ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx ;
wire popfeedthru_unused ;
wire popfeedthru_unused_8 ;
wire CoreUARTapb_C0_0_RXRDY ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_5 ;
wire EvalSandbox_MSS_0_FIC_0_CLK ;
wire [7:0] CUARTl0OI_Z;
wire [7:0] CUARTl1OI;
wire [7:2] CUARTO1OI_Z;
wire [7:5] CUARTl1OI_5_1;
wire [7:0] CUARTOIII;
wire [4:0] CUARTl1OI_5_1_1_Z;
wire [4:0] CUARTl1OI_5_1_Z;
wire VCC ;
wire CUARTl0OI5 ;
wire GND ;
wire CUARTlI1 ;
wire CUARTO1OI5 ;
wire CUARTII1 ;
wire un1_CUARTl1OI23_i ;
wire PARITY_ERR ;
wire OVERFLOW ;
wire FRAMING_ERR ;
wire TXRDY ;
wire CUARTO1OI5_2 ;
wire un1_CUARTl1OI23_0_Z ;
wire CUARTO1OI5_3 ;
// @18:728
  SLE \CUARTl0OI[2]  (
	.Q(CUARTl0OI_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_5),
	.EN(CUARTl0OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:728
  SLE \CUARTl0OI[1]  (
	.Q(CUARTl0OI_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_6),
	.EN(CUARTl0OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:728
  SLE \CUARTl0OI[0]  (
	.Q(CUARTl0OI_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_7),
	.EN(CUARTl0OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:806
  SLE \CUARTO1OI[1]  (
	.Q(CUARTlI1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_6),
	.EN(CUARTO1OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:806
  SLE \CUARTO1OI[0]  (
	.Q(CUARTII1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_7),
	.EN(CUARTO1OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:669
  SLE \CUARTOOII[7]  (
	.Q(EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTl1OI[7]),
	.EN(un1_CUARTl1OI23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:669
  SLE \CUARTOOII[6]  (
	.Q(EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTl1OI[6]),
	.EN(un1_CUARTl1OI23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:669
  SLE \CUARTOOII[5]  (
	.Q(EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTl1OI[5]),
	.EN(un1_CUARTl1OI23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:669
  SLE \CUARTOOII[4]  (
	.Q(EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTl1OI[4]),
	.EN(un1_CUARTl1OI23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:669
  SLE \CUARTOOII[3]  (
	.Q(EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTl1OI[3]),
	.EN(un1_CUARTl1OI23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:669
  SLE \CUARTOOII[2]  (
	.Q(EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTl1OI[2]),
	.EN(un1_CUARTl1OI23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:669
  SLE \CUARTOOII[1]  (
	.Q(EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTl1OI[1]),
	.EN(un1_CUARTl1OI23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:669
  SLE \CUARTOOII[0]  (
	.Q(EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CUARTl1OI[0]),
	.EN(un1_CUARTl1OI23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:728
  SLE \CUARTl0OI[7]  (
	.Q(CUARTl0OI_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_0),
	.EN(CUARTl0OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:728
  SLE \CUARTl0OI[6]  (
	.Q(CUARTl0OI_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_1),
	.EN(CUARTl0OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:728
  SLE \CUARTl0OI[5]  (
	.Q(CUARTl0OI_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_2),
	.EN(CUARTl0OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:728
  SLE \CUARTl0OI[4]  (
	.Q(CUARTl0OI_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_3),
	.EN(CUARTl0OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:728
  SLE \CUARTl0OI[3]  (
	.Q(CUARTl0OI_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_4),
	.EN(CUARTl0OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:806
  SLE \CUARTO1OI[7]  (
	.Q(CUARTO1OI_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_0),
	.EN(CUARTO1OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:806
  SLE \CUARTO1OI[6]  (
	.Q(CUARTO1OI_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_1),
	.EN(CUARTO1OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:806
  SLE \CUARTO1OI[5]  (
	.Q(CUARTO1OI_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_2),
	.EN(CUARTO1OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:806
  SLE \CUARTO1OI[4]  (
	.Q(CUARTO1OI_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_3),
	.EN(CUARTO1OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:806
  SLE \CUARTO1OI[3]  (
	.Q(CUARTO1OI_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_4),
	.EN(CUARTO1OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:806
  SLE \CUARTO1OI[2]  (
	.Q(CUARTO1OI_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_5),
	.EN(CUARTO1OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:536
  CFG4 \CUARTl1OI_5[5]  (
	.A(popfeedthru_unused_11),
	.B(CUARTl1OI_5_1[5]),
	.C(CUARTl0OI_Z[5]),
	.D(popfeedthru_unused_10),
	.Y(CUARTl1OI[5])
);
defparam \CUARTl1OI_5[5] .INIT=16'h7288;
// @18:536
  CFG4 \CUARTl1OI_5_1_0[5]  (
	.A(CUARTOIII[5]),
	.B(CUARTO1OI_Z[5]),
	.C(popfeedthru_unused_9),
	.D(popfeedthru_unused_10),
	.Y(CUARTl1OI_5_1[5])
);
defparam \CUARTl1OI_5_1_0[5] .INIT=16'h330A;
// @18:536
  CFG4 \CUARTl1OI_5[6]  (
	.A(popfeedthru_unused_11),
	.B(CUARTl1OI_5_1[6]),
	.C(CUARTl0OI_Z[6]),
	.D(popfeedthru_unused_10),
	.Y(CUARTl1OI[6])
);
defparam \CUARTl1OI_5[6] .INIT=16'h7288;
// @18:536
  CFG4 \CUARTl1OI_5_1_0[6]  (
	.A(CUARTOIII[6]),
	.B(CUARTO1OI_Z[6]),
	.C(popfeedthru_unused_9),
	.D(popfeedthru_unused_10),
	.Y(CUARTl1OI_5_1[6])
);
defparam \CUARTl1OI_5_1_0[6] .INIT=16'h330A;
// @18:536
  CFG4 \CUARTl1OI_5[7]  (
	.A(popfeedthru_unused_11),
	.B(CUARTl1OI_5_1[7]),
	.C(CUARTl0OI_Z[7]),
	.D(popfeedthru_unused_10),
	.Y(CUARTl1OI[7])
);
defparam \CUARTl1OI_5[7] .INIT=16'h7288;
// @18:536
  CFG4 \CUARTl1OI_5_1_0[7]  (
	.A(CUARTOIII[7]),
	.B(CUARTO1OI_Z[7]),
	.C(popfeedthru_unused_9),
	.D(popfeedthru_unused_10),
	.Y(CUARTl1OI_5_1[7])
);
defparam \CUARTl1OI_5_1_0[7] .INIT=16'h330A;
// @18:536
  CFG4 \CUARTl1OI_5_1[2]  (
	.A(popfeedthru_unused_10),
	.B(popfeedthru_unused_9),
	.C(popfeedthru_unused_11),
	.D(CUARTl1OI_5_1_1_Z[2]),
	.Y(CUARTl1OI_5_1_Z[2])
);
defparam \CUARTl1OI_5_1[2] .INIT=16'hA0B4;
// @18:536
  CFG3 \CUARTl1OI_5_1_1[2]  (
	.A(popfeedthru_unused_9),
	.B(CUARTOIII[2]),
	.C(PARITY_ERR),
	.Y(CUARTl1OI_5_1_1_Z[2])
);
defparam \CUARTl1OI_5_1_1[2] .INIT=8'h1B;
// @18:536
  CFG4 \CUARTl1OI_5_1[3]  (
	.A(popfeedthru_unused_9),
	.B(popfeedthru_unused_10),
	.C(popfeedthru_unused_11),
	.D(CUARTl1OI_5_1_1_Z[3]),
	.Y(CUARTl1OI_5_1_Z[3])
);
defparam \CUARTl1OI_5_1[3] .INIT=16'hC0D2;
// @18:536
  CFG3 \CUARTl1OI_5_1_1[3]  (
	.A(CUARTOIII[3]),
	.B(popfeedthru_unused_9),
	.C(OVERFLOW),
	.Y(CUARTl1OI_5_1_1_Z[3])
);
defparam \CUARTl1OI_5_1_1[3] .INIT=8'h1D;
// @18:536
  CFG4 \CUARTl1OI_5_1[4]  (
	.A(popfeedthru_unused_9),
	.B(popfeedthru_unused_10),
	.C(popfeedthru_unused_11),
	.D(CUARTl1OI_5_1_1_Z[4]),
	.Y(CUARTl1OI_5_1_Z[4])
);
defparam \CUARTl1OI_5_1[4] .INIT=16'hC0D2;
// @18:536
  CFG3 \CUARTl1OI_5_1_1[4]  (
	.A(CUARTOIII[4]),
	.B(popfeedthru_unused_9),
	.C(FRAMING_ERR),
	.Y(CUARTl1OI_5_1_1_Z[4])
);
defparam \CUARTl1OI_5_1_1[4] .INIT=8'h1D;
// @18:536
  CFG4 \CUARTl1OI_5_1[1]  (
	.A(popfeedthru_unused_10),
	.B(popfeedthru_unused_9),
	.C(popfeedthru_unused_11),
	.D(CUARTl1OI_5_1_1_Z[1]),
	.Y(CUARTl1OI_5_1_Z[1])
);
defparam \CUARTl1OI_5_1[1] .INIT=16'hA0B4;
// @18:536
  CFG3 \CUARTl1OI_5_1_1[1]  (
	.A(popfeedthru_unused_9),
	.B(CUARTOIII[1]),
	.C(CoreUARTapb_C0_0_RXRDY),
	.Y(CUARTl1OI_5_1_1_Z[1])
);
defparam \CUARTl1OI_5_1_1[1] .INIT=8'h1B;
// @18:536
  CFG4 \CUARTl1OI_5_1[0]  (
	.A(popfeedthru_unused_10),
	.B(popfeedthru_unused_9),
	.C(popfeedthru_unused_11),
	.D(CUARTl1OI_5_1_1_Z[0]),
	.Y(CUARTl1OI_5_1_Z[0])
);
defparam \CUARTl1OI_5_1[0] .INIT=16'hA0B4;
// @18:536
  CFG3 \CUARTl1OI_5_1_1[0]  (
	.A(popfeedthru_unused_9),
	.B(CUARTOIII[0]),
	.C(TXRDY),
	.Y(CUARTl1OI_5_1_1_Z[0])
);
defparam \CUARTl1OI_5_1_1[0] .INIT=8'h1B;
// @18:536
  CFG4 \CUARTl1OI_5_2[0]  (
	.A(CUARTl0OI_Z[0]),
	.B(CUARTII1),
	.C(popfeedthru_unused_10),
	.D(CUARTl1OI_5_1_Z[0]),
	.Y(CUARTl1OI[0])
);
defparam \CUARTl1OI_5_2[0] .INIT=16'hCFA0;
// @18:536
  CFG4 \CUARTl1OI_5_2[1]  (
	.A(CUARTl0OI_Z[1]),
	.B(CUARTlI1),
	.C(popfeedthru_unused_10),
	.D(CUARTl1OI_5_1_Z[1]),
	.Y(CUARTl1OI[1])
);
defparam \CUARTl1OI_5_2[1] .INIT=16'hCFA0;
// @18:536
  CFG4 \CUARTl1OI_5_2[4]  (
	.A(CUARTO1OI_Z[4]),
	.B(CUARTl0OI_Z[4]),
	.C(CUARTl1OI_5_1_Z[4]),
	.D(popfeedthru_unused_10),
	.Y(CUARTl1OI[4])
);
defparam \CUARTl1OI_5_2[4] .INIT=16'hACF0;
// @18:536
  CFG4 \CUARTl1OI_5_2[3]  (
	.A(CUARTO1OI_Z[3]),
	.B(CUARTl0OI_Z[3]),
	.C(CUARTl1OI_5_1_Z[3]),
	.D(popfeedthru_unused_10),
	.Y(CUARTl1OI[3])
);
defparam \CUARTl1OI_5_2[3] .INIT=16'hACF0;
// @18:536
  CFG4 \CUARTl1OI_5_2[2]  (
	.A(CUARTO1OI_Z[2]),
	.B(CUARTl0OI_Z[2]),
	.C(CUARTl1OI_5_1_Z[2]),
	.D(popfeedthru_unused_10),
	.Y(CUARTl1OI[2])
);
defparam \CUARTl1OI_5_2[2] .INIT=16'hACF0;
// @18:839
  CFG2 \CUARTOOlI.CUARTO1OI5_2  (
	.A(popfeedthru_unused_10),
	.B(popfeedthru_unused_8),
	.Y(CUARTO1OI5_2)
);
defparam \CUARTOOlI.CUARTO1OI5_2 .INIT=4'h8;
// @18:536
  CFG3 un1_CUARTl1OI23_0 (
	.A(PARITY_ERR),
	.B(popfeedthru_unused),
	.C(popfeedthru_unused_8),
	.Y(un1_CUARTl1OI23_0_Z)
);
defparam un1_CUARTl1OI23_0.INIT=8'hDC;
// @18:839
  CFG3 \CUARTOOlI.CUARTO1OI5_3  (
	.A(popfeedthru_unused),
	.B(PSELSBUS_0),
	.C(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0),
	.Y(CUARTO1OI5_3)
);
defparam \CUARTOOlI.CUARTO1OI5_3 .INIT=8'h08;
// @18:839
  CFG4 \CUARTOOlI.CUARTO1OI5  (
	.A(popfeedthru_unused_11),
	.B(popfeedthru_unused_9),
	.C(CUARTO1OI5_3),
	.D(CUARTO1OI5_2),
	.Y(CUARTO1OI5)
);
defparam \CUARTOOlI.CUARTO1OI5 .INIT=16'h2000;
// @18:761
  CFG4 \CUARTl1II.CUARTl0OI5  (
	.A(popfeedthru_unused_11),
	.B(popfeedthru_unused_9),
	.C(CUARTO1OI5_3),
	.D(CUARTO1OI5_2),
	.Y(CUARTl0OI5)
);
defparam \CUARTl1II.CUARTl0OI5 .INIT=16'h1000;
// @18:669
  CFG4 un1_CUARTl1OI23_0_RNI7E7U (
	.A(popfeedthru_unused_10),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx),
	.C(popfeedthru_unused_9),
	.D(un1_CUARTl1OI23_0_Z),
	.Y(un1_CUARTl1OI23_i)
);
defparam un1_CUARTl1OI23_0_RNI7E7U.INIT=16'h004C;
// @18:1112
  CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_19s_0s_0s CUARTlOlI (
	.CUARTOIII(CUARTOIII[7:0]),
	.CUARTO1OI(CUARTO1OI_Z[7:2]),
	.CUARTl0OI(CUARTl0OI_Z[7:0]),
	.PSELSBUS_0(PSELSBUS_0),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0),
	.OVERFLOW(OVERFLOW),
	.FRAMING_ERR(FRAMING_ERR),
	.PARITY_ERR(PARITY_ERR),
	.RX_c(RX_c),
	.TXRDY(TXRDY),
	.TX_c(TX_c),
	.CUARTlI1(CUARTlI1),
	.CUARTII1(CUARTII1),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx),
	.PRDATA4_m1_e_0(PRDATA4_m1_e_0),
	.popfeedthru_unused(popfeedthru_unused),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.EvalSandbox_MSS_0_FIC_0_CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.CoreUARTapb_C0_0_RXRDY(CoreUARTapb_C0_0_RXRDY)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z1_layer0 */

module CoreUARTapb_C0 (
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA,
  PSELSBUS_0,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0,
  EvalSandbox_MSS_0_FIC_0_CLK,
  popfeedthru_unused_5,
  popfeedthru_unused_6,
  popfeedthru_unused_7,
  popfeedthru_unused_0,
  popfeedthru_unused_1,
  popfeedthru_unused_2,
  popfeedthru_unused_3,
  popfeedthru_unused_4,
  popfeedthru_unused_11,
  popfeedthru_unused_10,
  popfeedthru_unused_9,
  CoreUARTapb_C0_0_RXRDY,
  popfeedthru_unused_8,
  popfeedthru_unused,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx,
  RX_c,
  TX_c,
  PRDATA4_m1_e_0
)
;
output [7:0] EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA ;
input PSELSBUS_0 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0 ;
input EvalSandbox_MSS_0_FIC_0_CLK ;
input popfeedthru_unused_5 ;
input popfeedthru_unused_6 ;
input popfeedthru_unused_7 ;
input popfeedthru_unused_0 ;
input popfeedthru_unused_1 ;
input popfeedthru_unused_2 ;
input popfeedthru_unused_3 ;
input popfeedthru_unused_4 ;
input popfeedthru_unused_11 ;
input popfeedthru_unused_10 ;
input popfeedthru_unused_9 ;
output CoreUARTapb_C0_0_RXRDY ;
input popfeedthru_unused_8 ;
input popfeedthru_unused ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx ;
input RX_c ;
output TX_c ;
input PRDATA4_m1_e_0 ;
wire PSELSBUS_0 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0 ;
wire EvalSandbox_MSS_0_FIC_0_CLK ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_9 ;
wire CoreUARTapb_C0_0_RXRDY ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx ;
wire RX_c ;
wire TX_c ;
wire PRDATA4_m1_e_0 ;
wire GND ;
wire VCC ;
// @19:141
  CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z1_layer0 CoreUARTapb_C0_0 (
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0),
	.PSELSBUS_0(PSELSBUS_0),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA(EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA[7:0]),
	.PRDATA4_m1_e_0(PRDATA4_m1_e_0),
	.TX_c(TX_c),
	.RX_c(RX_c),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx),
	.popfeedthru_unused(popfeedthru_unused),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.CoreUARTapb_C0_0_RXRDY(CoreUARTapb_C0_0_RXRDY),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.EvalSandbox_MSS_0_FIC_0_CLK(EvalSandbox_MSS_0_FIC_0_CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreUARTapb_C0 */

module EvalSandbox_MSS_CCC_0_FCCC (
  FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  LOCK,
  EvalSandbox_MSS_0_FIC_0_CLK
)
;
input FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output LOCK ;
output EvalSandbox_MSS_0_FIC_0_CLK ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire LOCK ;
wire EvalSandbox_MSS_0_FIC_0_CLK ;
wire [7:0] PRDATA;
wire GL0_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2 ;
wire GL3 ;
// @20:18
  CLKINT GL0_INST (
	.Y(EvalSandbox_MSS_0_FIC_0_CLK),
	.A(GL0_net)
);
// @20:20
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007FB8000044D74000318C6318C1F18C61EC0404040400301;
defparam CCC_INST.VCOFREQUENCY=800.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalSandbox_MSS_CCC_0_FCCC */

(* PSEL_SL16="5'b10000" , PSEL_SL15="5'b01111" , PSEL_SL14="5'b01110" , PSEL_SL13="5'b01101" , PSEL_SL12="5'b01100" , PSEL_SL11="5'b01011" , PSEL_SL10="5'b01010" , PSEL_SL9="5'b01001" , PSEL_SL8="5'b01000" , PSEL_SL7="5'b00111" , PSEL_SL6="5'b00110" , PSEL_SL5="5'b00101" , PSEL_SL4="5'b00100" , PSEL_SL3="5'b00011" , PSEL_SL2="5'b00010" , PSEL_SL1="5'b00001" , PSEL_SL0="5'b00000" *)module COREAPB3_MUXPTOB3 (
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  AMBA_SLAVE_0_PRDATAS1_m_0,
  AMBA_SLAVE_0_3_PRDATAS4_m_0,
  CoreAPB3_0_APBmslave0_PRDATA_m_0,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA,
  lsram_width16_PRDATA_3,
  lsram_width16_PRDATA_2,
  lsram_width16_PRDATA_1,
  lsram_width16_PRDATA_0,
  lsram_width16_PRDATA_4,
  lsram_width16_PRDATA_5,
  lsram_width16_PRDATA_13,
  lsram_width16_PRDATA_14,
  PRDATA_reg_3,
  PRDATA_reg_2,
  PRDATA_reg_1,
  PRDATA_reg_0,
  PRDATA_reg_4,
  PRDATA_reg_5,
  PRDATA_reg_13,
  PRDATA_reg_14,
  pwm_enable_reg_0,
  CPWMO0_6_a0_2_0,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA,
  period_reg_1,
  period_reg_0,
  period_reg_2,
  period_reg_12,
  period_reg_11,
  prescale_reg_1,
  prescale_reg_0,
  prescale_reg_2,
  prescale_reg_12,
  prescale_reg_11,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR,
  PSELSBUS,
  CPWMO0_7_2_0,
  CPWMO0_7_1_0_wmux_0_Y_0,
  pwm_negedge_reg_16,
  pwm_negedge_reg_0,
  pwm_negedge_reg_17,
  pwm_negedge_reg_1,
  pwm_negedge_reg_2,
  pwm_negedge_reg_18,
  pwm_negedge_reg_28,
  pwm_negedge_reg_12,
  pwm_negedge_reg_27,
  pwm_negedge_reg_11,
  pwm_posedge_reg_16,
  pwm_posedge_reg_0,
  pwm_posedge_reg_17,
  pwm_posedge_reg_1,
  pwm_posedge_reg_2,
  pwm_posedge_reg_18,
  pwm_posedge_reg_28,
  pwm_posedge_reg_12,
  pwm_posedge_reg_27,
  pwm_posedge_reg_11,
  N_29_i,
  N_27_i,
  N_21_i,
  N_559,
  PRDATA4,
  CPWMIIOI_1_sqmuxa_1_0,
  N_558,
  iPRDATA30,
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx,
  iPRDATA_0_sqmuxa,
  PRDATA4_m1_e_0,
  CoreAPB3_0_APBmslave0_PSELx,
  N_23_i,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx,
  N_25_i,
  CPWMO0_sn_N_17,
  popfeedthru_unused_9,
  popfeedthru_unused_11,
  popfeedthru_unused_10
)
;
output [15:6] EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
input AMBA_SLAVE_0_PRDATAS1_m_0 ;
input AMBA_SLAVE_0_3_PRDATAS4_m_0 ;
input [13:7] CoreAPB3_0_APBmslave0_PRDATA_m_0 ;
input [13:8] EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA ;
input lsram_width16_PRDATA_3 ;
input lsram_width16_PRDATA_2 ;
input lsram_width16_PRDATA_1 ;
input lsram_width16_PRDATA_0 ;
input lsram_width16_PRDATA_4 ;
input lsram_width16_PRDATA_5 ;
input lsram_width16_PRDATA_13 ;
input lsram_width16_PRDATA_14 ;
input PRDATA_reg_3 ;
input PRDATA_reg_2 ;
input PRDATA_reg_1 ;
input PRDATA_reg_0 ;
input PRDATA_reg_4 ;
input PRDATA_reg_5 ;
input PRDATA_reg_13 ;
input PRDATA_reg_14 ;
input pwm_enable_reg_0 ;
input CPWMO0_6_a0_2_0 ;
input [6:1] EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA ;
input period_reg_1 ;
input period_reg_0 ;
input period_reg_2 ;
input period_reg_12 ;
input period_reg_11 ;
input prescale_reg_1 ;
input prescale_reg_0 ;
input prescale_reg_2 ;
input prescale_reg_12 ;
input prescale_reg_11 ;
input [15:12] EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR ;
output [1:0] PSELSBUS ;
input CPWMO0_7_2_0 ;
input CPWMO0_7_1_0_wmux_0_Y_0 ;
input pwm_negedge_reg_16 ;
input pwm_negedge_reg_0 ;
input pwm_negedge_reg_17 ;
input pwm_negedge_reg_1 ;
input pwm_negedge_reg_2 ;
input pwm_negedge_reg_18 ;
input pwm_negedge_reg_28 ;
input pwm_negedge_reg_12 ;
input pwm_negedge_reg_27 ;
input pwm_negedge_reg_11 ;
input pwm_posedge_reg_16 ;
input pwm_posedge_reg_0 ;
input pwm_posedge_reg_17 ;
input pwm_posedge_reg_1 ;
input pwm_posedge_reg_2 ;
input pwm_posedge_reg_18 ;
input pwm_posedge_reg_28 ;
input pwm_posedge_reg_12 ;
input pwm_posedge_reg_27 ;
input pwm_posedge_reg_11 ;
output N_29_i ;
output N_27_i ;
output N_21_i ;
input N_559 ;
input PRDATA4 ;
input CPWMIIOI_1_sqmuxa_1_0 ;
input N_558 ;
output iPRDATA30 ;
input EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
output iPRDATA_0_sqmuxa ;
input PRDATA4_m1_e_0 ;
input CoreAPB3_0_APBmslave0_PSELx ;
output N_23_i ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx ;
output N_25_i ;
input CPWMO0_sn_N_17 ;
input popfeedthru_unused_9 ;
input popfeedthru_unused_11 ;
input popfeedthru_unused_10 ;
wire AMBA_SLAVE_0_PRDATAS1_m_0 ;
wire AMBA_SLAVE_0_3_PRDATAS4_m_0 ;
wire lsram_width16_PRDATA_3 ;
wire lsram_width16_PRDATA_2 ;
wire lsram_width16_PRDATA_1 ;
wire lsram_width16_PRDATA_0 ;
wire lsram_width16_PRDATA_4 ;
wire lsram_width16_PRDATA_5 ;
wire lsram_width16_PRDATA_13 ;
wire lsram_width16_PRDATA_14 ;
wire PRDATA_reg_3 ;
wire PRDATA_reg_2 ;
wire PRDATA_reg_1 ;
wire PRDATA_reg_0 ;
wire PRDATA_reg_4 ;
wire PRDATA_reg_5 ;
wire PRDATA_reg_13 ;
wire PRDATA_reg_14 ;
wire pwm_enable_reg_0 ;
wire CPWMO0_6_a0_2_0 ;
wire period_reg_1 ;
wire period_reg_0 ;
wire period_reg_2 ;
wire period_reg_12 ;
wire period_reg_11 ;
wire prescale_reg_1 ;
wire prescale_reg_0 ;
wire prescale_reg_2 ;
wire prescale_reg_12 ;
wire prescale_reg_11 ;
wire CPWMO0_7_2_0 ;
wire CPWMO0_7_1_0_wmux_0_Y_0 ;
wire pwm_negedge_reg_16 ;
wire pwm_negedge_reg_0 ;
wire pwm_negedge_reg_17 ;
wire pwm_negedge_reg_1 ;
wire pwm_negedge_reg_2 ;
wire pwm_negedge_reg_18 ;
wire pwm_negedge_reg_28 ;
wire pwm_negedge_reg_12 ;
wire pwm_negedge_reg_27 ;
wire pwm_negedge_reg_11 ;
wire pwm_posedge_reg_16 ;
wire pwm_posedge_reg_0 ;
wire pwm_posedge_reg_17 ;
wire pwm_posedge_reg_1 ;
wire pwm_posedge_reg_2 ;
wire pwm_posedge_reg_18 ;
wire pwm_posedge_reg_28 ;
wire pwm_posedge_reg_12 ;
wire pwm_posedge_reg_27 ;
wire pwm_posedge_reg_11 ;
wire N_29_i ;
wire N_27_i ;
wire N_21_i ;
wire N_559 ;
wire PRDATA4 ;
wire CPWMIIOI_1_sqmuxa_1_0 ;
wire N_558 ;
wire iPRDATA30 ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire iPRDATA_0_sqmuxa ;
wire PRDATA4_m1_e_0 ;
wire CoreAPB3_0_APBmslave0_PSELx ;
wire N_23_i ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx ;
wire N_25_i ;
wire CPWMO0_sn_N_17 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_10 ;
wire [5:5] PRDATA_0_iv_i_m2_1_0_0_co1;
wire [5:5] PRDATA_0_iv_i_m2_1_0_wmux_0_S;
wire [5:5] PRDATA_0_iv_i_m2_1_0_wmux_0_Y;
wire [5:5] PRDATA_0_iv_i_m2_1_0_0_y0;
wire [5:5] PRDATA_0_iv_i_m2_1_0_0_co0;
wire [5:5] PRDATA_0_iv_i_m2_1_0_0_wmux_S;
wire [15:14] PRDATA_0_iv_0_m2_0_0_co1;
wire [15:14] PRDATA_0_iv_0_m2_0_wmux_0_S;
wire [15:14] PRDATA_0_iv_0_m2_0_0_y0;
wire [15:14] PRDATA_0_iv_0_m2_0_0_co0;
wire [15:14] PRDATA_0_iv_0_m2_0_0_wmux_S;
wire [6:6] CoreAPB3_0_APBmslave0_PRDATA_m_0_Z;
wire [5:5] PRDATA_0_iv_i_a2_3_d;
wire [5:5] PRDATA_0_iv_i_a2_3_0_1;
wire [15:14] PRDATA_0_iv_0_a2_0_2_Z;
wire [15:14] PRDATA_0_iv_0_1_Z;
wire [15:15] PRDATA_0_iv_0_a2_3_s_0_Z;
wire [5:5] PRDATA_0_iv_i_m2_2_Z;
wire [5:5] PRDATA_0_iv_i_m2_1_Z;
wire [15:14] PRDATA_0_iv_0_a2_0_0_Z;
wire [5:1] PRDATA_0_iv_i_0_Z;
wire [6:6] AMBA_SLAVE_0_PRDATAS1_m;
wire [1:1] PRDATA_0_iv_i_o2_xx_Z;
wire [6:6] AMBA_SLAVE_0_3_PRDATAS4_m;
wire g0_4_m2_0_1_0_co1 ;
wire g0_4_m2_0_1_wmux_0_S ;
wire N_9 ;
wire g0_4_m2_0_1_0_y0 ;
wire g0_4_m2_0_1_0_co0 ;
wire g0_4_m2_0_1_0_wmux_S ;
wire VCC ;
wire g0_9_m2_0_1_0_co1 ;
wire g0_9_m2_0_1_wmux_0_S ;
wire N_9_1 ;
wire g0_9_m2_0_1_0_y0 ;
wire g0_9_m2_0_1_0_co0 ;
wire g0_9_m2_0_1_0_wmux_S ;
wire N_123 ;
wire N_124 ;
wire g0_4_1 ;
wire g0_4_a4_3 ;
wire N_10 ;
wire g1_Z ;
wire g0_9_1 ;
wire g0_9_a4_3 ;
wire N_10_1 ;
wire g1_0_Z ;
wire g0_9_a4_0 ;
wire N_8_1 ;
wire g0_4_a4_0 ;
wire N_8 ;
wire N_560 ;
wire N_529 ;
wire N_152 ;
wire N_135 ;
wire N_121 ;
wire N_146 ;
wire N_150 ;
wire N_138 ;
wire N_125 ;
wire GND ;
// @24:1016
  ARI1 g0_4_m2_0_1_wmux_0 (
	.FCO(g0_4_m2_0_1_0_co1),
	.S(g0_4_m2_0_1_wmux_0_S),
	.Y(N_9),
	.B(popfeedthru_unused_10),
	.C(pwm_posedge_reg_16),
	.D(pwm_negedge_reg_16),
	.A(g0_4_m2_0_1_0_y0),
	.FCI(g0_4_m2_0_1_0_co0)
);
defparam g0_4_m2_0_1_wmux_0.INIT=20'h0F588;
// @24:1016
  ARI1 g0_4_m2_0_1_0_wmux (
	.FCO(g0_4_m2_0_1_0_co0),
	.S(g0_4_m2_0_1_0_wmux_S),
	.Y(g0_4_m2_0_1_0_y0),
	.B(popfeedthru_unused_10),
	.C(pwm_posedge_reg_0),
	.D(pwm_negedge_reg_0),
	.A(popfeedthru_unused_11),
	.FCI(VCC)
);
defparam g0_4_m2_0_1_0_wmux.INIT=20'h0FA44;
// @24:1016
  ARI1 g0_9_m2_0_1_wmux_0 (
	.FCO(g0_9_m2_0_1_0_co1),
	.S(g0_9_m2_0_1_wmux_0_S),
	.Y(N_9_1),
	.B(popfeedthru_unused_10),
	.C(pwm_posedge_reg_17),
	.D(pwm_negedge_reg_17),
	.A(g0_9_m2_0_1_0_y0),
	.FCI(g0_9_m2_0_1_0_co0)
);
defparam g0_9_m2_0_1_wmux_0.INIT=20'h0F588;
// @24:1016
  ARI1 g0_9_m2_0_1_0_wmux (
	.FCO(g0_9_m2_0_1_0_co0),
	.S(g0_9_m2_0_1_0_wmux_S),
	.Y(g0_9_m2_0_1_0_y0),
	.B(popfeedthru_unused_10),
	.C(pwm_posedge_reg_1),
	.D(pwm_negedge_reg_1),
	.A(popfeedthru_unused_11),
	.FCI(VCC)
);
defparam g0_9_m2_0_1_0_wmux.INIT=20'h0FA44;
// @33:89
  ARI1 \PRDATA_0_iv_i_m2_1_0_wmux_0[5]  (
	.FCO(PRDATA_0_iv_i_m2_1_0_0_co1[5]),
	.S(PRDATA_0_iv_i_m2_1_0_wmux_0_S[5]),
	.Y(PRDATA_0_iv_i_m2_1_0_wmux_0_Y[5]),
	.B(popfeedthru_unused_11),
	.C(pwm_negedge_reg_2),
	.D(pwm_negedge_reg_18),
	.A(PRDATA_0_iv_i_m2_1_0_0_y0[5]),
	.FCI(PRDATA_0_iv_i_m2_1_0_0_co0[5])
);
defparam \PRDATA_0_iv_i_m2_1_0_wmux_0[5] .INIT=20'h0F588;
// @33:89
  ARI1 \PRDATA_0_iv_i_m2_1_0_0_wmux[5]  (
	.FCO(PRDATA_0_iv_i_m2_1_0_0_co0[5]),
	.S(PRDATA_0_iv_i_m2_1_0_0_wmux_S[5]),
	.Y(PRDATA_0_iv_i_m2_1_0_0_y0[5]),
	.B(popfeedthru_unused_11),
	.C(pwm_posedge_reg_2),
	.D(pwm_posedge_reg_18),
	.A(popfeedthru_unused_10),
	.FCI(VCC)
);
defparam \PRDATA_0_iv_i_m2_1_0_0_wmux[5] .INIT=20'h0FA44;
// @33:89
  ARI1 \PRDATA_0_iv_0_m2_0_wmux_0[15]  (
	.FCO(PRDATA_0_iv_0_m2_0_0_co1[15]),
	.S(PRDATA_0_iv_0_m2_0_wmux_0_S[15]),
	.Y(N_123),
	.B(popfeedthru_unused_10),
	.C(pwm_posedge_reg_28),
	.D(pwm_negedge_reg_28),
	.A(PRDATA_0_iv_0_m2_0_0_y0[15]),
	.FCI(PRDATA_0_iv_0_m2_0_0_co0[15])
);
defparam \PRDATA_0_iv_0_m2_0_wmux_0[15] .INIT=20'h0F588;
// @33:89
  ARI1 \PRDATA_0_iv_0_m2_0_0_wmux[15]  (
	.FCO(PRDATA_0_iv_0_m2_0_0_co0[15]),
	.S(PRDATA_0_iv_0_m2_0_0_wmux_S[15]),
	.Y(PRDATA_0_iv_0_m2_0_0_y0[15]),
	.B(popfeedthru_unused_10),
	.C(pwm_posedge_reg_12),
	.D(pwm_negedge_reg_12),
	.A(popfeedthru_unused_11),
	.FCI(VCC)
);
defparam \PRDATA_0_iv_0_m2_0_0_wmux[15] .INIT=20'h0FA44;
// @33:89
  ARI1 \PRDATA_0_iv_0_m2_0_wmux_0[14]  (
	.FCO(PRDATA_0_iv_0_m2_0_0_co1[14]),
	.S(PRDATA_0_iv_0_m2_0_wmux_0_S[14]),
	.Y(N_124),
	.B(popfeedthru_unused_10),
	.C(pwm_posedge_reg_27),
	.D(pwm_negedge_reg_27),
	.A(PRDATA_0_iv_0_m2_0_0_y0[14]),
	.FCI(PRDATA_0_iv_0_m2_0_0_co0[14])
);
defparam \PRDATA_0_iv_0_m2_0_wmux_0[14] .INIT=20'h0F588;
// @33:89
  ARI1 \PRDATA_0_iv_0_m2_0_0_wmux[14]  (
	.FCO(PRDATA_0_iv_0_m2_0_0_co0[14]),
	.S(PRDATA_0_iv_0_m2_0_0_wmux_S[14]),
	.Y(PRDATA_0_iv_0_m2_0_0_y0[14]),
	.B(popfeedthru_unused_10),
	.C(pwm_posedge_reg_11),
	.D(pwm_negedge_reg_11),
	.A(popfeedthru_unused_11),
	.FCI(VCC)
);
defparam \PRDATA_0_iv_0_m2_0_0_wmux[14] .INIT=20'h0FA44;
// @33:89
  CFG4 \PRDATA_0_iv_RNO_1[6]  (
	.A(CPWMO0_7_1_0_wmux_0_Y_0),
	.B(popfeedthru_unused_9),
	.C(CPWMO0_sn_N_17),
	.D(CPWMO0_7_2_0),
	.Y(CoreAPB3_0_APBmslave0_PRDATA_m_0_Z[6])
);
defparam \PRDATA_0_iv_RNO_1[6] .INIT=16'hB080;
// @24:1016
  CFG4 \PSELSBUS_0_a2_RNIH2U88[1]  (
	.A(g0_4_1),
	.B(g0_4_a4_3),
	.C(PSELSBUS[1]),
	.D(N_10),
	.Y(N_25_i)
);
defparam \PSELSBUS_0_a2_RNIH2U88[1] .INIT=16'hCE0A;
// @24:1016
  CFG4 \PSELSBUS_0_a2_RNIQFIV1[0]  (
	.A(g1_Z),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.C(EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA[3]),
	.D(PSELSBUS[0]),
	.Y(g0_4_1)
);
defparam \PSELSBUS_0_a2_RNIQFIV1[0] .INIT=16'h3044;
// @24:1016
  CFG4 \PSELSBUS_0_a2_RNIRCU88[1]  (
	.A(g0_9_1),
	.B(g0_9_a4_3),
	.C(PSELSBUS[1]),
	.D(N_10_1),
	.Y(N_23_i)
);
defparam \PSELSBUS_0_a2_RNIRCU88[1] .INIT=16'hCE0A;
// @24:1016
  CFG4 \PSELSBUS_0_a2_RNISHIV1[0]  (
	.A(g1_0_Z),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.C(EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA[4]),
	.D(PSELSBUS[0]),
	.Y(g0_9_1)
);
defparam \PSELSBUS_0_a2_RNISHIV1[0] .INIT=16'h3044;
  CFG2 \PSELSBUS_0_a2_RNIPLCI[1]  (
	.A(CoreAPB3_0_APBmslave0_PSELx),
	.B(PSELSBUS[1]),
	.Y(g0_9_a4_0)
);
defparam \PSELSBUS_0_a2_RNIPLCI[1] .INIT=4'h2;
// @24:1016
  CFG3 g0_9_m2 (
	.A(prescale_reg_1),
	.B(period_reg_1),
	.C(popfeedthru_unused_11),
	.Y(N_8_1)
);
defparam g0_9_m2.INIT=8'hCA;
  CFG3 g1_0 (
	.A(lsram_width16_PRDATA_3),
	.B(PRDATA4_m1_e_0),
	.C(PRDATA_reg_3),
	.Y(g1_0_Z)
);
defparam g1_0.INIT=8'h47;
// @33:89
  CFG3 \PSELSBUS_0_a2_RNI58N92[0]  (
	.A(CPWMO0_sn_N_17),
	.B(PSELSBUS[0]),
	.C(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.Y(PRDATA_0_iv_i_a2_3_d[5])
);
defparam \PSELSBUS_0_a2_RNI58N92[0] .INIT=8'h01;
  CFG4 \PSELSBUS_0_a2_RNIUT3S2[0]  (
	.A(g0_9_a4_0),
	.B(CPWMO0_sn_N_17),
	.C(PSELSBUS[0]),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.Y(g0_9_a4_3)
);
defparam \PSELSBUS_0_a2_RNIUT3S2[0] .INIT=16'h0008;
// @33:89
  CFG4 \PSELSBUS_0_a2_RNIJNK12[1]  (
	.A(PSELSBUS[0]),
	.B(PSELSBUS[1]),
	.C(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.D(CoreAPB3_0_APBmslave0_PSELx),
	.Y(PRDATA_0_iv_i_a2_3_0_1[5])
);
defparam \PSELSBUS_0_a2_RNIJNK12[1] .INIT=16'hECED;
// @24:1016
  CFG3 g0_9_m4 (
	.A(popfeedthru_unused_9),
	.B(N_8_1),
	.C(N_9_1),
	.Y(N_10_1)
);
defparam g0_9_m4.INIT=8'hE4;
  CFG2 \PSELSBUS_0_a2_RNIPLCI_0[1]  (
	.A(CoreAPB3_0_APBmslave0_PSELx),
	.B(PSELSBUS[1]),
	.Y(g0_4_a4_0)
);
defparam \PSELSBUS_0_a2_RNIPLCI_0[1] .INIT=4'h2;
// @24:1016
  CFG3 g0_4_m2 (
	.A(prescale_reg_0),
	.B(period_reg_0),
	.C(popfeedthru_unused_11),
	.Y(N_8)
);
defparam g0_4_m2.INIT=8'hCA;
  CFG3 g1 (
	.A(lsram_width16_PRDATA_2),
	.B(PRDATA4_m1_e_0),
	.C(PRDATA_reg_2),
	.Y(g1_Z)
);
defparam g1.INIT=8'h47;
  CFG4 \PSELSBUS_0_a2_RNIUT3S2_0[0]  (
	.A(g0_4_a4_0),
	.B(CPWMO0_sn_N_17),
	.C(PSELSBUS[0]),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.Y(g0_4_a4_3)
);
defparam \PSELSBUS_0_a2_RNIUT3S2_0[0] .INIT=16'h0008;
// @24:1016
  CFG3 g0_4_m4 (
	.A(popfeedthru_unused_9),
	.B(N_8),
	.C(N_9),
	.Y(N_10)
);
defparam g0_4_m4.INIT=8'hE4;
// @33:89
  CFG4 \PRDATA_0_iv_0[15]  (
	.A(PRDATA_0_iv_0_a2_0_2_Z[15]),
	.B(PRDATA_0_iv_0_1_Z[15]),
	.C(N_560),
	.D(N_529),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[15])
);
defparam \PRDATA_0_iv_0[15] .INIT=16'hF0FB;
// @33:89
  CFG3 \PRDATA_0_iv_0_1[15]  (
	.A(PRDATA_0_iv_0_a2_3_s_0_Z[15]),
	.B(N_152),
	.C(N_123),
	.Y(PRDATA_0_iv_0_1_Z[15])
);
defparam \PRDATA_0_iv_0_1[15] .INIT=8'h7F;
// @33:89
  CFG4 \PRDATA_0_iv_0[14]  (
	.A(PRDATA_0_iv_0_1_Z[14]),
	.B(PRDATA_0_iv_0_a2_0_2_Z[14]),
	.C(N_529),
	.D(N_135),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[14])
);
defparam \PRDATA_0_iv_0[14] .INIT=16'hFF0D;
// @33:89
  CFG3 \PRDATA_0_iv_0_1[14]  (
	.A(PRDATA_0_iv_0_a2_3_s_0_Z[15]),
	.B(N_152),
	.C(N_124),
	.Y(PRDATA_0_iv_0_1_Z[14])
);
defparam \PRDATA_0_iv_0_1[14] .INIT=8'h7F;
  CFG3 \PRDATA_0_iv_i_0_RNO[5]  (
	.A(PRDATA_0_iv_i_m2_2_Z[5]),
	.B(popfeedthru_unused_9),
	.C(PRDATA_0_iv_i_m2_1_0_wmux_0_Y[5]),
	.Y(N_121)
);
defparam \PRDATA_0_iv_i_0_RNO[5] .INIT=8'hE2;
// @33:89
  CFG3 \PRDATA_0_iv_i_m2_2[5]  (
	.A(popfeedthru_unused_11),
	.B(PRDATA_0_iv_i_m2_1_Z[5]),
	.C(period_reg_2),
	.Y(PRDATA_0_iv_i_m2_2_Z[5])
);
defparam \PRDATA_0_iv_i_m2_2[5] .INIT=8'hE4;
// @33:89
  CFG3 \PRDATA_0_iv_i_m2_1[5]  (
	.A(prescale_reg_2),
	.B(popfeedthru_unused_10),
	.C(popfeedthru_unused_11),
	.Y(PRDATA_0_iv_i_m2_1_Z[5])
);
defparam \PRDATA_0_iv_i_m2_1[5] .INIT=8'hCA;
// @33:89
  CFG2 \PRDATA_0_iv_0_a2_3_s_0[15]  (
	.A(PSELSBUS[1]),
	.B(popfeedthru_unused_9),
	.Y(PRDATA_0_iv_0_a2_3_s_0_Z[15])
);
defparam \PRDATA_0_iv_0_a2_3_s_0[15] .INIT=4'h4;
// @33:89
  CFG2 \PRDATA_0_iv_i_a2_2[5]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.B(PSELSBUS[0]),
	.Y(N_152)
);
defparam \PRDATA_0_iv_i_a2_2[5] .INIT=4'h1;
// @33:91
  CFG4 \PSELSBUS_0_a2_RNIJNK12_0[1]  (
	.A(PSELSBUS[0]),
	.B(PSELSBUS[1]),
	.C(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.D(CoreAPB3_0_APBmslave0_PSELx),
	.Y(iPRDATA_0_sqmuxa)
);
defparam \PSELSBUS_0_a2_RNIJNK12_0[1] .INIT=16'h0100;
// @33:83
  CFG4 \PSELSBUS_0_a2[1]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[14]),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[13]),
	.C(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[15]),
	.Y(PSELSBUS[1])
);
defparam \PSELSBUS_0_a2[1] .INIT=16'h0040;
// @33:85
  CFG4 \PSELSBUS_0_a2[0]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[12]),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[14]),
	.C(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[15]),
	.Y(PSELSBUS[0])
);
defparam \PSELSBUS_0_a2[0] .INIT=16'h0020;
// @33:98
  CFG3 iPRDATA30_0_a2 (
	.A(PSELSBUS[0]),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.C(PSELSBUS[1]),
	.Y(iPRDATA30)
);
defparam iPRDATA30_0_a2.INIT=8'h04;
// @33:89
  CFG4 \PRDATA_0_iv_0_a2_0_0[15]  (
	.A(prescale_reg_12),
	.B(period_reg_12),
	.C(popfeedthru_unused_9),
	.D(popfeedthru_unused_11),
	.Y(PRDATA_0_iv_0_a2_0_0_Z[15])
);
defparam \PRDATA_0_iv_0_a2_0_0[15] .INIT=16'h0C0A;
// @33:89
  CFG4 \PRDATA_0_iv_0_a2_0_0[14]  (
	.A(prescale_reg_11),
	.B(period_reg_11),
	.C(popfeedthru_unused_9),
	.D(popfeedthru_unused_11),
	.Y(PRDATA_0_iv_0_a2_0_0_Z[14])
);
defparam \PRDATA_0_iv_0_a2_0_0[14] .INIT=16'h0C0A;
// @33:89
  CFG4 \PRDATA_0_iv_i_0[2]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.B(N_558),
	.C(EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA[2]),
	.D(PSELSBUS[0]),
	.Y(PRDATA_0_iv_i_0_Z[2])
);
defparam \PRDATA_0_iv_i_0[2] .INIT=16'h0F11;
// @33:89
  CFG4 \PRDATA_0_iv_i_0[5]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.B(N_121),
	.C(EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA[5]),
	.D(PSELSBUS[0]),
	.Y(PRDATA_0_iv_i_0_Z[5])
);
defparam \PRDATA_0_iv_i_0[5] .INIT=16'h0F11;
// @33:89
  CFG4 \PRDATA_0_iv_i_0[1]  (
	.A(PSELSBUS[1]),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA[1]),
	.C(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.D(PSELSBUS[0]),
	.Y(PRDATA_0_iv_i_0_Z[1])
);
defparam \PRDATA_0_iv_i_0[1] .INIT=16'hFBAA;
// @33:89
  CFG4 \PRDATA_0_iv_RNO[6]  (
	.A(PSELSBUS[1]),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA[6]),
	.C(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.D(PSELSBUS[0]),
	.Y(AMBA_SLAVE_0_PRDATAS1_m[6])
);
defparam \PRDATA_0_iv_RNO[6] .INIT=16'h0400;
  CFG4 \PRDATA_0_iv_i_a2_0_xx_mm[2]  (
	.A(PRDATA4_m1_e_0),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.C(PRDATA_reg_1),
	.D(lsram_width16_PRDATA_1),
	.Y(N_146)
);
defparam \PRDATA_0_iv_i_a2_0_xx_mm[2] .INIT=16'h048C;
  CFG4 \PRDATA_0_iv_i_a2_1_xx_mm[1]  (
	.A(PRDATA4_m1_e_0),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.C(PRDATA_reg_0),
	.D(lsram_width16_PRDATA_0),
	.Y(N_150)
);
defparam \PRDATA_0_iv_i_a2_1_xx_mm[1] .INIT=16'h048C;
  CFG4 \PRDATA_0_iv_i_a2_1_xx_mm[5]  (
	.A(PRDATA4_m1_e_0),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.C(PRDATA_reg_4),
	.D(lsram_width16_PRDATA_4),
	.Y(N_138)
);
defparam \PRDATA_0_iv_i_a2_1_xx_mm[5] .INIT=16'h048C;
// @33:89
  CFG4 \PRDATA_0_iv_i_o2_xx[1]  (
	.A(CPWMO0_6_a0_2_0),
	.B(pwm_enable_reg_0),
	.C(CPWMIIOI_1_sqmuxa_1_0),
	.D(CoreAPB3_0_APBmslave0_PSELx),
	.Y(PRDATA_0_iv_i_o2_xx_Z[1])
);
defparam \PRDATA_0_iv_i_o2_xx[1] .INIT=16'h7FFF;
// @33:89
  CFG2 \PRDATA_0_iv_i_o2_1[5]  (
	.A(CPWMO0_sn_N_17),
	.B(CoreAPB3_0_APBmslave0_PSELx),
	.Y(N_529)
);
defparam \PRDATA_0_iv_i_o2_1[5] .INIT=4'h7;
// @33:89
  CFG4 \PRDATA_0_iv_0_a2_0_2[15]  (
	.A(PRDATA_0_iv_0_a2_0_0_Z[15]),
	.B(PSELSBUS[1]),
	.C(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.D(PSELSBUS[0]),
	.Y(PRDATA_0_iv_0_a2_0_2_Z[15])
);
defparam \PRDATA_0_iv_0_a2_0_2[15] .INIT=16'h0002;
// @33:89
  CFG4 \PRDATA_0_iv_0_a2_0_2[14]  (
	.A(PRDATA_0_iv_0_a2_0_0_Z[14]),
	.B(PSELSBUS[1]),
	.C(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.D(PSELSBUS[0]),
	.Y(PRDATA_0_iv_0_a2_0_2_Z[14])
);
defparam \PRDATA_0_iv_0_a2_0_2[14] .INIT=16'h0002;
// @33:89
  CFG4 \PRDATA_0_iv_RNO_0[6]  (
	.A(iPRDATA30),
	.B(PRDATA4),
	.C(PRDATA_reg_5),
	.D(lsram_width16_PRDATA_5),
	.Y(AMBA_SLAVE_0_3_PRDATAS4_m[6])
);
defparam \PRDATA_0_iv_RNO_0[6] .INIT=16'hA820;
// @33:89
  CFG4 \PRDATA_0_iv_0_a2_1[14]  (
	.A(iPRDATA30),
	.B(PRDATA4),
	.C(PRDATA_reg_13),
	.D(lsram_width16_PRDATA_13),
	.Y(N_135)
);
defparam \PRDATA_0_iv_0_a2_1[14] .INIT=16'hA820;
// @33:89
  CFG4 \PRDATA_0_iv_0_a2_1[15]  (
	.A(iPRDATA30),
	.B(PRDATA4),
	.C(PRDATA_reg_14),
	.D(lsram_width16_PRDATA_14),
	.Y(N_560)
);
defparam \PRDATA_0_iv_0_a2_1[15] .INIT=16'hA820;
  CFG4 \PRDATA_0_iv_i_o2_xx_RNIOUHQ1[1]  (
	.A(N_559),
	.B(CoreAPB3_0_APBmslave0_PSELx),
	.C(CPWMO0_sn_N_17),
	.D(PRDATA_0_iv_i_o2_xx_Z[1]),
	.Y(N_125)
);
defparam \PRDATA_0_iv_i_o2_xx_RNIOUHQ1[1] .INIT=16'h7F70;
// @33:89
  CFG4 \PRDATA_0_iv[8]  (
	.A(iPRDATA_0_sqmuxa),
	.B(CoreAPB3_0_APBmslave0_PRDATA_m_0[8]),
	.C(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA[8]),
	.D(iPRDATA30),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[8])
);
defparam \PRDATA_0_iv[8] .INIT=16'hF888;
// @33:89
  CFG4 \PRDATA_0_iv[9]  (
	.A(iPRDATA_0_sqmuxa),
	.B(CoreAPB3_0_APBmslave0_PRDATA_m_0[9]),
	.C(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA[9]),
	.D(iPRDATA30),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[9])
);
defparam \PRDATA_0_iv[9] .INIT=16'hF888;
// @33:89
  CFG4 \PRDATA_0_iv[10]  (
	.A(iPRDATA_0_sqmuxa),
	.B(CoreAPB3_0_APBmslave0_PRDATA_m_0[10]),
	.C(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA[10]),
	.D(iPRDATA30),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[10])
);
defparam \PRDATA_0_iv[10] .INIT=16'hF888;
// @33:89
  CFG4 \PRDATA_0_iv[11]  (
	.A(iPRDATA_0_sqmuxa),
	.B(CoreAPB3_0_APBmslave0_PRDATA_m_0[11]),
	.C(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA[11]),
	.D(iPRDATA30),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[11])
);
defparam \PRDATA_0_iv[11] .INIT=16'hF888;
// @33:89
  CFG4 \PRDATA_0_iv[12]  (
	.A(iPRDATA_0_sqmuxa),
	.B(CoreAPB3_0_APBmslave0_PRDATA_m_0[12]),
	.C(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA[12]),
	.D(iPRDATA30),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[12])
);
defparam \PRDATA_0_iv[12] .INIT=16'hF888;
// @33:89
  CFG4 \PRDATA_0_iv[13]  (
	.A(iPRDATA_0_sqmuxa),
	.B(CoreAPB3_0_APBmslave0_PRDATA_m_0[13]),
	.C(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA[13]),
	.D(iPRDATA30),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[13])
);
defparam \PRDATA_0_iv[13] .INIT=16'hF888;
// @33:89
  CFG4 \PRDATA_0_iv[6]  (
	.A(iPRDATA_0_sqmuxa),
	.B(AMBA_SLAVE_0_PRDATAS1_m[6]),
	.C(AMBA_SLAVE_0_3_PRDATAS4_m[6]),
	.D(CoreAPB3_0_APBmslave0_PRDATA_m_0_Z[6]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[6])
);
defparam \PRDATA_0_iv[6] .INIT=16'hFEFC;
// @33:89
  CFG4 \PRDATA_0_iv[7]  (
	.A(CoreAPB3_0_APBmslave0_PRDATA_m_0[7]),
	.B(AMBA_SLAVE_0_3_PRDATAS4_m_0),
	.C(AMBA_SLAVE_0_PRDATAS1_m_0),
	.D(iPRDATA_0_sqmuxa),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[7])
);
defparam \PRDATA_0_iv[7] .INIT=16'hFEFC;
// @24:1016
  CFG4 \PRDATA_0_iv_i_0_RNIVMJ96[5]  (
	.A(PRDATA_0_iv_i_a2_3_0_1[5]),
	.B(PRDATA_0_iv_i_a2_3_d[5]),
	.C(N_138),
	.D(PRDATA_0_iv_i_0_Z[5]),
	.Y(N_21_i)
);
defparam \PRDATA_0_iv_i_0_RNIVMJ96[5] .INIT=16'h0001;
// @24:1016
  CFG4 \PRDATA_0_iv_i_0_RNIPGJ96[2]  (
	.A(PRDATA_0_iv_i_a2_3_0_1[5]),
	.B(PRDATA_0_iv_i_a2_3_d[5]),
	.C(N_146),
	.D(PRDATA_0_iv_i_0_Z[2]),
	.Y(N_27_i)
);
defparam \PRDATA_0_iv_i_0_RNIPGJ96[2] .INIT=16'h0001;
// @24:1016
  CFG4 \PRDATA_0_iv_i_0_RNIBJ5Q3[1]  (
	.A(N_150),
	.B(PRDATA_0_iv_i_0_Z[1]),
	.C(N_152),
	.D(N_125),
	.Y(N_29_i)
);
defparam \PRDATA_0_iv_i_0_RNIBJ5Q3[1] .INIT=16'h0111;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAPB3_MUXPTOB3 */

module CoreAPB3_Z2_layer0 (
  pwm_posedge_reg_16,
  pwm_posedge_reg_0,
  pwm_posedge_reg_17,
  pwm_posedge_reg_1,
  pwm_posedge_reg_2,
  pwm_posedge_reg_18,
  pwm_posedge_reg_28,
  pwm_posedge_reg_12,
  pwm_posedge_reg_27,
  pwm_posedge_reg_11,
  pwm_negedge_reg_16,
  pwm_negedge_reg_0,
  pwm_negedge_reg_17,
  pwm_negedge_reg_1,
  pwm_negedge_reg_2,
  pwm_negedge_reg_18,
  pwm_negedge_reg_28,
  pwm_negedge_reg_12,
  pwm_negedge_reg_27,
  pwm_negedge_reg_11,
  CPWMO0_7_1_0_wmux_0_Y_0,
  CPWMO0_7_2_0,
  PSELSBUS,
  prescale_reg_1,
  prescale_reg_0,
  prescale_reg_2,
  prescale_reg_12,
  prescale_reg_11,
  period_reg_1,
  period_reg_0,
  period_reg_2,
  period_reg_12,
  period_reg_11,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA,
  CPWMO0_6_a0_2_0,
  pwm_enable_reg_0,
  PRDATA_reg_3,
  PRDATA_reg_2,
  PRDATA_reg_1,
  PRDATA_reg_0,
  PRDATA_reg_4,
  PRDATA_reg_5,
  PRDATA_reg_13,
  PRDATA_reg_14,
  lsram_width16_PRDATA_3,
  lsram_width16_PRDATA_2,
  lsram_width16_PRDATA_1,
  lsram_width16_PRDATA_0,
  lsram_width16_PRDATA_4,
  lsram_width16_PRDATA_5,
  lsram_width16_PRDATA_13,
  lsram_width16_PRDATA_14,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA,
  CoreAPB3_0_APBmslave0_PRDATA_m_0,
  AMBA_SLAVE_0_3_PRDATAS4_m_0,
  AMBA_SLAVE_0_PRDATAS1_m_0,
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR,
  popfeedthru_unused_10,
  popfeedthru_unused_11,
  popfeedthru_unused_9,
  CPWMO0_sn_N_17,
  N_25_i,
  N_23_i,
  PRDATA4_m1_e_0,
  iPRDATA_0_sqmuxa,
  iPRDATA30,
  N_558,
  CPWMIIOI_1_sqmuxa_1_0,
  PRDATA4,
  N_559,
  N_21_i,
  N_27_i,
  N_29_i,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx,
  CoreAPB3_0_APBmslave0_PSELx,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx,
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx
)
;
input pwm_posedge_reg_16 ;
input pwm_posedge_reg_0 ;
input pwm_posedge_reg_17 ;
input pwm_posedge_reg_1 ;
input pwm_posedge_reg_2 ;
input pwm_posedge_reg_18 ;
input pwm_posedge_reg_28 ;
input pwm_posedge_reg_12 ;
input pwm_posedge_reg_27 ;
input pwm_posedge_reg_11 ;
input pwm_negedge_reg_16 ;
input pwm_negedge_reg_0 ;
input pwm_negedge_reg_17 ;
input pwm_negedge_reg_1 ;
input pwm_negedge_reg_2 ;
input pwm_negedge_reg_18 ;
input pwm_negedge_reg_28 ;
input pwm_negedge_reg_12 ;
input pwm_negedge_reg_27 ;
input pwm_negedge_reg_11 ;
input CPWMO0_7_1_0_wmux_0_Y_0 ;
input CPWMO0_7_2_0 ;
output [1:0] PSELSBUS ;
input prescale_reg_1 ;
input prescale_reg_0 ;
input prescale_reg_2 ;
input prescale_reg_12 ;
input prescale_reg_11 ;
input period_reg_1 ;
input period_reg_0 ;
input period_reg_2 ;
input period_reg_12 ;
input period_reg_11 ;
input [6:1] EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA ;
input CPWMO0_6_a0_2_0 ;
input pwm_enable_reg_0 ;
input PRDATA_reg_3 ;
input PRDATA_reg_2 ;
input PRDATA_reg_1 ;
input PRDATA_reg_0 ;
input PRDATA_reg_4 ;
input PRDATA_reg_5 ;
input PRDATA_reg_13 ;
input PRDATA_reg_14 ;
input lsram_width16_PRDATA_3 ;
input lsram_width16_PRDATA_2 ;
input lsram_width16_PRDATA_1 ;
input lsram_width16_PRDATA_0 ;
input lsram_width16_PRDATA_4 ;
input lsram_width16_PRDATA_5 ;
input lsram_width16_PRDATA_13 ;
input lsram_width16_PRDATA_14 ;
input [13:8] EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA ;
input [13:7] CoreAPB3_0_APBmslave0_PRDATA_m_0 ;
input AMBA_SLAVE_0_3_PRDATAS4_m_0 ;
input AMBA_SLAVE_0_PRDATAS1_m_0 ;
output [15:6] EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
input [15:12] EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR ;
input popfeedthru_unused_10 ;
input popfeedthru_unused_11 ;
input popfeedthru_unused_9 ;
input CPWMO0_sn_N_17 ;
output N_25_i ;
output N_23_i ;
input PRDATA4_m1_e_0 ;
output iPRDATA_0_sqmuxa ;
output iPRDATA30 ;
input N_558 ;
input CPWMIIOI_1_sqmuxa_1_0 ;
input PRDATA4 ;
input N_559 ;
output N_21_i ;
output N_27_i ;
output N_29_i ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx ;
output CoreAPB3_0_APBmslave0_PSELx ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx ;
input EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire pwm_posedge_reg_16 ;
wire pwm_posedge_reg_0 ;
wire pwm_posedge_reg_17 ;
wire pwm_posedge_reg_1 ;
wire pwm_posedge_reg_2 ;
wire pwm_posedge_reg_18 ;
wire pwm_posedge_reg_28 ;
wire pwm_posedge_reg_12 ;
wire pwm_posedge_reg_27 ;
wire pwm_posedge_reg_11 ;
wire pwm_negedge_reg_16 ;
wire pwm_negedge_reg_0 ;
wire pwm_negedge_reg_17 ;
wire pwm_negedge_reg_1 ;
wire pwm_negedge_reg_2 ;
wire pwm_negedge_reg_18 ;
wire pwm_negedge_reg_28 ;
wire pwm_negedge_reg_12 ;
wire pwm_negedge_reg_27 ;
wire pwm_negedge_reg_11 ;
wire CPWMO0_7_1_0_wmux_0_Y_0 ;
wire CPWMO0_7_2_0 ;
wire prescale_reg_1 ;
wire prescale_reg_0 ;
wire prescale_reg_2 ;
wire prescale_reg_12 ;
wire prescale_reg_11 ;
wire period_reg_1 ;
wire period_reg_0 ;
wire period_reg_2 ;
wire period_reg_12 ;
wire period_reg_11 ;
wire CPWMO0_6_a0_2_0 ;
wire pwm_enable_reg_0 ;
wire PRDATA_reg_3 ;
wire PRDATA_reg_2 ;
wire PRDATA_reg_1 ;
wire PRDATA_reg_0 ;
wire PRDATA_reg_4 ;
wire PRDATA_reg_5 ;
wire PRDATA_reg_13 ;
wire PRDATA_reg_14 ;
wire lsram_width16_PRDATA_3 ;
wire lsram_width16_PRDATA_2 ;
wire lsram_width16_PRDATA_1 ;
wire lsram_width16_PRDATA_0 ;
wire lsram_width16_PRDATA_4 ;
wire lsram_width16_PRDATA_5 ;
wire lsram_width16_PRDATA_13 ;
wire lsram_width16_PRDATA_14 ;
wire AMBA_SLAVE_0_3_PRDATAS4_m_0 ;
wire AMBA_SLAVE_0_PRDATAS1_m_0 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_9 ;
wire CPWMO0_sn_N_17 ;
wire N_25_i ;
wire N_23_i ;
wire PRDATA4_m1_e_0 ;
wire iPRDATA_0_sqmuxa ;
wire iPRDATA30 ;
wire N_558 ;
wire CPWMIIOI_1_sqmuxa_1_0 ;
wire PRDATA4 ;
wire N_559 ;
wire N_21_i ;
wire N_27_i ;
wire N_29_i ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx ;
wire CoreAPB3_0_APBmslave0_PSELx ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire g0_0_1_Z ;
wire N_19 ;
wire GND ;
wire VCC ;
  CFG2 g0_0_1 (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[12]),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[15]),
	.Y(g0_0_1_Z)
);
defparam g0_0_1.INIT=4'h1;
// @35:265
  CFG4 g0_2 (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[14]),
	.B(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.C(g0_0_1_Z),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[13]),
	.Y(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx)
);
defparam g0_2.INIT=16'h0080;
// @35:265
  CFG2 g0_0 (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[15]),
	.B(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.Y(N_19)
);
defparam g0_0.INIT=4'h4;
// @35:265
  CFG4 \iPSELS_0_a2[0]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[14]),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[12]),
	.C(N_19),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[13]),
	.Y(CoreAPB3_0_APBmslave0_PSELx)
);
defparam \iPSELS_0_a2[0] .INIT=16'h0010;
// @35:265
  CFG4 \iPSELS_0_a2[1]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[14]),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[12]),
	.C(N_19),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[13]),
	.Y(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx)
);
defparam \iPSELS_0_a2[1] .INIT=16'h0040;
// @35:443
  COREAPB3_MUXPTOB3 u_mux_p_to_b3 (
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[15:6]),
	.AMBA_SLAVE_0_PRDATAS1_m_0(AMBA_SLAVE_0_PRDATAS1_m_0),
	.AMBA_SLAVE_0_3_PRDATAS4_m_0(AMBA_SLAVE_0_3_PRDATAS4_m_0),
	.CoreAPB3_0_APBmslave0_PRDATA_m_0(CoreAPB3_0_APBmslave0_PRDATA_m_0[13:7]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA[13:8]),
	.lsram_width16_PRDATA_3(lsram_width16_PRDATA_3),
	.lsram_width16_PRDATA_2(lsram_width16_PRDATA_2),
	.lsram_width16_PRDATA_1(lsram_width16_PRDATA_1),
	.lsram_width16_PRDATA_0(lsram_width16_PRDATA_0),
	.lsram_width16_PRDATA_4(lsram_width16_PRDATA_4),
	.lsram_width16_PRDATA_5(lsram_width16_PRDATA_5),
	.lsram_width16_PRDATA_13(lsram_width16_PRDATA_13),
	.lsram_width16_PRDATA_14(lsram_width16_PRDATA_14),
	.PRDATA_reg_3(PRDATA_reg_3),
	.PRDATA_reg_2(PRDATA_reg_2),
	.PRDATA_reg_1(PRDATA_reg_1),
	.PRDATA_reg_0(PRDATA_reg_0),
	.PRDATA_reg_4(PRDATA_reg_4),
	.PRDATA_reg_5(PRDATA_reg_5),
	.PRDATA_reg_13(PRDATA_reg_13),
	.PRDATA_reg_14(PRDATA_reg_14),
	.pwm_enable_reg_0(pwm_enable_reg_0),
	.CPWMO0_6_a0_2_0(CPWMO0_6_a0_2_0),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA(EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA[6:1]),
	.period_reg_1(period_reg_1),
	.period_reg_0(period_reg_0),
	.period_reg_2(period_reg_2),
	.period_reg_12(period_reg_12),
	.period_reg_11(period_reg_11),
	.prescale_reg_1(prescale_reg_1),
	.prescale_reg_0(prescale_reg_0),
	.prescale_reg_2(prescale_reg_2),
	.prescale_reg_12(prescale_reg_12),
	.prescale_reg_11(prescale_reg_11),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[15:12]),
	.PSELSBUS(PSELSBUS[1:0]),
	.CPWMO0_7_2_0(CPWMO0_7_2_0),
	.CPWMO0_7_1_0_wmux_0_Y_0(CPWMO0_7_1_0_wmux_0_Y_0),
	.pwm_negedge_reg_16(pwm_negedge_reg_16),
	.pwm_negedge_reg_0(pwm_negedge_reg_0),
	.pwm_negedge_reg_17(pwm_negedge_reg_17),
	.pwm_negedge_reg_1(pwm_negedge_reg_1),
	.pwm_negedge_reg_2(pwm_negedge_reg_2),
	.pwm_negedge_reg_18(pwm_negedge_reg_18),
	.pwm_negedge_reg_28(pwm_negedge_reg_28),
	.pwm_negedge_reg_12(pwm_negedge_reg_12),
	.pwm_negedge_reg_27(pwm_negedge_reg_27),
	.pwm_negedge_reg_11(pwm_negedge_reg_11),
	.pwm_posedge_reg_16(pwm_posedge_reg_16),
	.pwm_posedge_reg_0(pwm_posedge_reg_0),
	.pwm_posedge_reg_17(pwm_posedge_reg_17),
	.pwm_posedge_reg_1(pwm_posedge_reg_1),
	.pwm_posedge_reg_2(pwm_posedge_reg_2),
	.pwm_posedge_reg_18(pwm_posedge_reg_18),
	.pwm_posedge_reg_28(pwm_posedge_reg_28),
	.pwm_posedge_reg_12(pwm_posedge_reg_12),
	.pwm_posedge_reg_27(pwm_posedge_reg_27),
	.pwm_posedge_reg_11(pwm_posedge_reg_11),
	.N_29_i(N_29_i),
	.N_27_i(N_27_i),
	.N_21_i(N_21_i),
	.N_559(N_559),
	.PRDATA4(PRDATA4),
	.CPWMIIOI_1_sqmuxa_1_0(CPWMIIOI_1_sqmuxa_1_0),
	.N_558(N_558),
	.iPRDATA30(iPRDATA30),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.iPRDATA_0_sqmuxa(iPRDATA_0_sqmuxa),
	.PRDATA4_m1_e_0(PRDATA4_m1_e_0),
	.CoreAPB3_0_APBmslave0_PSELx(CoreAPB3_0_APBmslave0_PSELx),
	.N_23_i(N_23_i),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.N_25_i(N_25_i),
	.CPWMO0_sn_N_17(CPWMO0_sn_N_17),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_10(popfeedthru_unused_10)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_Z2_layer0 */

module CoreConfigP_Z3_layer0 (
  EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PADDR,
  EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA,
  CORECONFIGP_0_MDDR_APBmslave_PRDATA,
  EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA,
  CORECONFIGP_0_MDDR_APBmslave_PWDATA,
  CORECONFIGP_0_MDDR_APBmslave_PADDR,
  INIT_DONE_int,
  EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE,
  EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PSELx,
  EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE,
  CORECONFIGP_0_MDDR_APBmslave_PSLVERR,
  CORECONFIGP_0_MDDR_APBmslave_PREADY,
  CORECONFIGP_0_MDDR_APBmslave_PSELx,
  CORECONFIGP_0_CONFIG1_DONE,
  CORECONFIGP_0_CONFIG2_DONE,
  CORECONFIGP_0_SOFT_RESET_F2M,
  CORECONFIGP_0_SOFT_M3_RESET,
  CORECONFIGP_0_MDDR_APBmslave_PWRITE,
  EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PREADY,
  EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR,
  CORECONFIGP_0_APB_S_PCLK,
  CORECONFIGP_0_APB_S_PCLK_i,
  FIC_2_APB_M_PRESET_N_arst,
  CORECONFIGP_0_MDDR_APBmslave_PENABLE
)
;
input [15:2] EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PADDR ;
input [16:0] EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA ;
input [15:0] CORECONFIGP_0_MDDR_APBmslave_PRDATA ;
output [17:0] EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA ;
output [15:0] CORECONFIGP_0_MDDR_APBmslave_PWDATA ;
output [10:2] CORECONFIGP_0_MDDR_APBmslave_PADDR ;
input INIT_DONE_int ;
input EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE ;
input EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PSELx ;
input EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE ;
input CORECONFIGP_0_MDDR_APBmslave_PSLVERR ;
input CORECONFIGP_0_MDDR_APBmslave_PREADY ;
output CORECONFIGP_0_MDDR_APBmslave_PSELx ;
output CORECONFIGP_0_CONFIG1_DONE ;
output CORECONFIGP_0_CONFIG2_DONE ;
output CORECONFIGP_0_SOFT_RESET_F2M ;
output CORECONFIGP_0_SOFT_M3_RESET ;
output CORECONFIGP_0_MDDR_APBmslave_PWRITE ;
output EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PREADY ;
output EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR ;
input CORECONFIGP_0_APB_S_PCLK ;
input CORECONFIGP_0_APB_S_PCLK_i ;
input FIC_2_APB_M_PRESET_N_arst ;
output CORECONFIGP_0_MDDR_APBmslave_PENABLE ;
wire INIT_DONE_int ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PSELx ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE ;
wire CORECONFIGP_0_MDDR_APBmslave_PSLVERR ;
wire CORECONFIGP_0_MDDR_APBmslave_PREADY ;
wire CORECONFIGP_0_MDDR_APBmslave_PSELx ;
wire CORECONFIGP_0_CONFIG1_DONE ;
wire CORECONFIGP_0_CONFIG2_DONE ;
wire CORECONFIGP_0_SOFT_RESET_F2M ;
wire CORECONFIGP_0_SOFT_M3_RESET ;
wire CORECONFIGP_0_MDDR_APBmslave_PWRITE ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PREADY ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR ;
wire CORECONFIGP_0_APB_S_PCLK ;
wire CORECONFIGP_0_APB_S_PCLK_i ;
wire FIC_2_APB_M_PRESET_N_arst ;
wire CORECONFIGP_0_MDDR_APBmslave_PENABLE ;
wire [1:0] state_Z;
wire [1:0] state_ns;
wire [15:2] FIC_2_APB_M_PADDR;
wire [16:0] FIC_2_APB_M_PWDATA;
wire [15:12] paddr_Z;
wire [17:0] prdata;
wire [16:0] soft_reset_reg_Z;
wire [15:2] int_prdata_m_0;
wire [0:0] int_prdata_2_Z;
wire [1:0] int_prdata_Z;
wire VCC ;
wire MDDR_PENABLE_2_Z ;
wire GND ;
wire INIT_DONE_q2_Z ;
wire INIT_DONE_q1_Z ;
wire INIT_DONE ;
wire psel_Z ;
wire state_111_d_i ;
wire pslverr ;
wire un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_Z ;
wire FIC_2_APB_M_PWRITE ;
wire state_111_d ;
wire soft_reset_reg4_Z ;
wire control_reg_15_Z ;
wire un1_int_sel_0_sqmuxa_Z ;
wire N_323 ;
wire FIC_2_APB_M_PENABLE ;
wire int_prdata_sn_N_7_mux ;
wire int_sel_0_sqmuxa_Z ;
wire N_321 ;
wire control_reg_15_2_Z ;
wire control_reg_15_1_Z ;
wire FIC_2_APB_M_PSEL ;
wire next_state5_Z ;
wire pready ;
wire N_448 ;
wire N_110 ;
wire N_109 ;
wire N_108 ;
wire N_193 ;
wire N_192 ;
wire N_191 ;
wire N_190 ;
wire N_189 ;
// @25:461
  SLE MDDR_PENABLE (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PENABLE),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK_i),
	.D(MDDR_PENABLE_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:566
  SLE INIT_DONE_q2 (
	.Q(INIT_DONE_q2_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(INIT_DONE_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:566
  SLE INIT_DONE_q1 (
	.Q(INIT_DONE_q1_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(INIT_DONE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:461
  SLE psel (
	.Q(psel_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK_i),
	.D(state_111_d_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:546
  SLE FIC_2_APB_M_PSLVERR (
	.Q(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(pslverr),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:447
  SLE FIC_2_APB_M_PREADY (
	.Q(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PREADY),
	.ADn(GND),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(state_Z[1]),
	.EN(un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:447
  SLE \state[1]  (
	.Q(state_Z[1]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:447
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:255
  SLE pwrite (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWRITE),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWRITE),
	.EN(state_111_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:255
  SLE \paddr[4]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PADDR[4]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[4]),
	.EN(state_111_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:255
  SLE \paddr[3]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PADDR[3]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[3]),
	.EN(state_111_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:255
  SLE \paddr[2]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PADDR[2]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[2]),
	.EN(state_111_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:255
  SLE \pwdata[4]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWDATA[4]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[4]),
	.EN(state_111_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:255
  SLE \pwdata[3]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWDATA[3]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[3]),
	.EN(state_111_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:255
  SLE \pwdata[2]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWDATA[2]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[2]),
	.EN(state_111_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:255
  SLE \pwdata[1]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWDATA[1]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[1]),
	.EN(state_111_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:255
  SLE \pwdata[0]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWDATA[0]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[0]),
	.EN(state_111_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:255
  SLE \paddr[15]  (
	.Q(paddr_Z[15]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[15]),
	.EN(state_111_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:255
  SLE \paddr[13]  (
	.Q(paddr_Z[13]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[13]),
	.EN(state_111_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:255
  SLE \paddr[12]  (
	.Q(paddr_Z[12]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[12]),
	.EN(state_111_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:255
  SLE \paddr[10]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PADDR[10]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[10]),
	.EN(state_111_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:255
  SLE \paddr[9]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PADDR[9]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[9]),
	.EN(state_111_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:255
  SLE \paddr[8]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PADDR[8]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[8]),
	.EN(state_111_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:255
  SLE \paddr[7]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PADDR[7]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[7]),
	.EN(state_111_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:255
  SLE \paddr[6]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PADDR[6]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[6]),
	.EN(state_111_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:255
  SLE \paddr[5]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PADDR[5]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PADDR[5]),
	.EN(state_111_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:546
  SLE \FIC_2_APB_M_PRDATA[3]  (
	.Q(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[3]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[3]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:546
  SLE \FIC_2_APB_M_PRDATA[2]  (
	.Q(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[2]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[2]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:546
  SLE \FIC_2_APB_M_PRDATA[1]  (
	.Q(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[1]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[1]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:546
  SLE \FIC_2_APB_M_PRDATA[0]  (
	.Q(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[0]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[0]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:255
  SLE \pwdata[15]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWDATA[15]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[15]),
	.EN(state_111_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:255
  SLE \pwdata[14]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWDATA[14]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[14]),
	.EN(state_111_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:255
  SLE \pwdata[13]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWDATA[13]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[13]),
	.EN(state_111_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:255
  SLE \pwdata[12]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWDATA[12]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[12]),
	.EN(state_111_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:255
  SLE \pwdata[11]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWDATA[11]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[11]),
	.EN(state_111_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:255
  SLE \pwdata[10]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWDATA[10]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[10]),
	.EN(state_111_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:255
  SLE \pwdata[9]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWDATA[9]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[9]),
	.EN(state_111_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:255
  SLE \pwdata[8]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWDATA[8]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[8]),
	.EN(state_111_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:255
  SLE \pwdata[7]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWDATA[7]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[7]),
	.EN(state_111_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:255
  SLE \pwdata[6]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWDATA[6]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[6]),
	.EN(state_111_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:255
  SLE \pwdata[5]  (
	.Q(CORECONFIGP_0_MDDR_APBmslave_PWDATA[5]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[5]),
	.EN(state_111_d),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:546
  SLE \FIC_2_APB_M_PRDATA[17]  (
	.Q(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[17]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[17]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:546
  SLE \FIC_2_APB_M_PRDATA[16]  (
	.Q(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[16]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[16]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:546
  SLE \FIC_2_APB_M_PRDATA[15]  (
	.Q(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[15]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[15]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:546
  SLE \FIC_2_APB_M_PRDATA[14]  (
	.Q(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[14]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[14]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:546
  SLE \FIC_2_APB_M_PRDATA[13]  (
	.Q(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[13]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[13]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:546
  SLE \FIC_2_APB_M_PRDATA[12]  (
	.Q(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[12]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[12]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:546
  SLE \FIC_2_APB_M_PRDATA[11]  (
	.Q(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[11]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[11]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:546
  SLE \FIC_2_APB_M_PRDATA[10]  (
	.Q(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[10]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[10]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:546
  SLE \FIC_2_APB_M_PRDATA[9]  (
	.Q(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[9]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[9]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:546
  SLE \FIC_2_APB_M_PRDATA[8]  (
	.Q(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[8]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[8]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:546
  SLE \FIC_2_APB_M_PRDATA[7]  (
	.Q(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[7]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[7]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:546
  SLE \FIC_2_APB_M_PRDATA[6]  (
	.Q(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[6]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[6]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:546
  SLE \FIC_2_APB_M_PRDATA[5]  (
	.Q(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[5]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[5]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:546
  SLE \FIC_2_APB_M_PRDATA[4]  (
	.Q(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[4]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(prdata[4]),
	.EN(state_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:626
  SLE \soft_reset_reg[14]  (
	.Q(soft_reset_reg_Z[14]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[14]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:626
  SLE \soft_reset_reg[13]  (
	.Q(soft_reset_reg_Z[13]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[13]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:626
  SLE \soft_reset_reg[12]  (
	.Q(soft_reset_reg_Z[12]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[12]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:626
  SLE \soft_reset_reg[11]  (
	.Q(soft_reset_reg_Z[11]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[11]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:626
  SLE \soft_reset_reg[10]  (
	.Q(soft_reset_reg_Z[10]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[10]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:626
  SLE \soft_reset_reg[9]  (
	.Q(soft_reset_reg_Z[9]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[9]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:626
  SLE \soft_reset_reg[8]  (
	.Q(soft_reset_reg_Z[8]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[8]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:626
  SLE \soft_reset_reg[7]  (
	.Q(soft_reset_reg_Z[7]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[7]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:626
  SLE \soft_reset_reg[6]  (
	.Q(soft_reset_reg_Z[6]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[6]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:626
  SLE \soft_reset_reg[5]  (
	.Q(soft_reset_reg_Z[5]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[5]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:626
  SLE \soft_reset_reg[4]  (
	.Q(soft_reset_reg_Z[4]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[4]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:626
  SLE \soft_reset_reg[3]  (
	.Q(soft_reset_reg_Z[3]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[3]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:626
  SLE \soft_reset_reg[2]  (
	.Q(CORECONFIGP_0_SOFT_M3_RESET),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[2]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:626
  SLE \soft_reset_reg[1]  (
	.Q(CORECONFIGP_0_SOFT_RESET_F2M),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[1]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:626
  SLE \soft_reset_reg[0]  (
	.Q(soft_reset_reg_Z[0]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[0]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:603
  SLE \control_reg_1[1]  (
	.Q(CORECONFIGP_0_CONFIG2_DONE),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[1]),
	.EN(control_reg_15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:603
  SLE \control_reg_1[0]  (
	.Q(CORECONFIGP_0_CONFIG1_DONE),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[0]),
	.EN(control_reg_15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:626
  SLE \soft_reset_reg[16]  (
	.Q(soft_reset_reg_Z[16]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[16]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:626
  SLE \soft_reset_reg[15]  (
	.Q(soft_reset_reg_Z[15]),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(CORECONFIGP_0_APB_S_PCLK),
	.D(FIC_2_APB_M_PWDATA[15]),
	.EN(soft_reset_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:491
  CFG4 \FIC_2_APB_M_PRDATA_RNO[16]  (
	.A(FIC_2_APB_M_PADDR[4]),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(N_323),
	.Y(prdata[16])
);
defparam \FIC_2_APB_M_PRDATA_RNO[16] .INIT=16'hE000;
// @25:636
  CFG4 soft_reset_reg4 (
	.A(FIC_2_APB_M_PENABLE),
	.B(FIC_2_APB_M_PWRITE),
	.C(int_prdata_sn_N_7_mux),
	.D(int_sel_0_sqmuxa_Z),
	.Y(soft_reset_reg4_Z)
);
defparam soft_reset_reg4.INIT=16'h8000;
// @25:491
  CFG4 \prdata_0_iv_RNO[9]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(soft_reset_reg_Z[9]),
	.Y(int_prdata_m_0[9])
);
defparam \prdata_0_iv_RNO[9] .INIT=16'h1000;
// @25:491
  CFG4 \prdata_0_iv_RNO[13]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(soft_reset_reg_Z[13]),
	.Y(int_prdata_m_0[13])
);
defparam \prdata_0_iv_RNO[13] .INIT=16'h1000;
// @25:491
  CFG4 \prdata_0_iv_RNO[11]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(soft_reset_reg_Z[11]),
	.Y(int_prdata_m_0[11])
);
defparam \prdata_0_iv_RNO[11] .INIT=16'h1000;
// @25:491
  CFG4 \prdata_0_iv_RNO[8]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(soft_reset_reg_Z[8]),
	.Y(int_prdata_m_0[8])
);
defparam \prdata_0_iv_RNO[8] .INIT=16'h1000;
// @25:491
  CFG4 \prdata_0_iv_RNO[6]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(soft_reset_reg_Z[6]),
	.Y(int_prdata_m_0[6])
);
defparam \prdata_0_iv_RNO[6] .INIT=16'h1000;
// @25:491
  CFG4 \prdata_0_iv_RNO[7]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(soft_reset_reg_Z[7]),
	.Y(int_prdata_m_0[7])
);
defparam \prdata_0_iv_RNO[7] .INIT=16'h1000;
// @25:491
  CFG4 \prdata_0_iv_RNO[12]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(soft_reset_reg_Z[12]),
	.Y(int_prdata_m_0[12])
);
defparam \prdata_0_iv_RNO[12] .INIT=16'h1000;
// @25:491
  CFG4 \prdata_0_iv_RNO[3]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(soft_reset_reg_Z[3]),
	.Y(int_prdata_m_0[3])
);
defparam \prdata_0_iv_RNO[3] .INIT=16'h1000;
// @25:491
  CFG4 \prdata_0_iv_RNO[14]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(soft_reset_reg_Z[14]),
	.Y(int_prdata_m_0[14])
);
defparam \prdata_0_iv_RNO[14] .INIT=16'h1000;
// @25:491
  CFG4 \prdata_0_iv_RNO[10]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(soft_reset_reg_Z[10]),
	.Y(int_prdata_m_0[10])
);
defparam \prdata_0_iv_RNO[10] .INIT=16'h1000;
// @25:491
  CFG4 \prdata_0_iv_RNO[2]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(CORECONFIGP_0_SOFT_M3_RESET),
	.Y(int_prdata_m_0[2])
);
defparam \prdata_0_iv_RNO[2] .INIT=16'h1000;
// @25:491
  CFG4 \prdata_0_iv_RNO[4]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(soft_reset_reg_Z[4]),
	.Y(int_prdata_m_0[4])
);
defparam \prdata_0_iv_RNO[4] .INIT=16'h1000;
// @25:491
  CFG4 \prdata_0_iv_RNO[15]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(soft_reset_reg_Z[15]),
	.Y(int_prdata_m_0[15])
);
defparam \prdata_0_iv_RNO[15] .INIT=16'h1000;
// @25:672
  CFG4 \int_prdata_1[1]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(CORECONFIGP_0_SOFT_RESET_F2M),
	.Y(N_321)
);
defparam \int_prdata_1[1] .INIT=16'h1000;
// @25:672
  CFG4 \int_prdata_1[16]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(FIC_2_APB_M_PADDR[4]),
	.C(FIC_2_APB_M_PADDR[3]),
	.D(soft_reset_reg_Z[16]),
	.Y(N_323)
);
defparam \int_prdata_1[16] .INIT=16'h0F0B;
// @25:447
  CFG2 state_s0_0_a2_i (
	.A(state_Z[1]),
	.B(state_Z[0]),
	.Y(state_111_d_i)
);
defparam state_s0_0_a2_i.INIT=4'hE;
// @25:672
  CFG3 \int_prdata[0]  (
	.A(soft_reset_reg_Z[0]),
	.B(int_prdata_2_Z[0]),
	.C(int_prdata_sn_N_7_mux),
	.Y(int_prdata_Z[0])
);
defparam \int_prdata[0] .INIT=8'hEC;
// @25:611
  CFG2 control_reg_15_2 (
	.A(FIC_2_APB_M_PADDR[3]),
	.B(FIC_2_APB_M_PADDR[4]),
	.Y(control_reg_15_2_Z)
);
defparam control_reg_15_2.INIT=4'h1;
// @25:447
  CFG2 state_s0_0_a2 (
	.A(state_Z[1]),
	.B(state_Z[0]),
	.Y(state_111_d)
);
defparam state_s0_0_a2.INIT=4'h1;
// @25:611
  CFG2 control_reg_15_1 (
	.A(FIC_2_APB_M_PENABLE),
	.B(FIC_2_APB_M_PWRITE),
	.Y(control_reg_15_1_Z)
);
defparam control_reg_15_1.INIT=4'h8;
// @25:419
  CFG2 next_state5 (
	.A(FIC_2_APB_M_PENABLE),
	.B(FIC_2_APB_M_PSEL),
	.Y(next_state5_Z)
);
defparam next_state5.INIT=4'h4;
// @25:685
  CFG3 \FIC_2_APB_M_PADDR_keep_RNI4KH7[3]  (
	.A(FIC_2_APB_M_PADDR[4]),
	.B(FIC_2_APB_M_PADDR[3]),
	.C(FIC_2_APB_M_PADDR[2]),
	.Y(int_prdata_sn_N_7_mux)
);
defparam \FIC_2_APB_M_PADDR_keep_RNI4KH7[3] .INIT=8'h02;
// @25:476
  CFG4 MDDR_PENABLE_2 (
	.A(paddr_Z[12]),
	.B(paddr_Z[15]),
	.C(paddr_Z[13]),
	.D(state_Z[1]),
	.Y(MDDR_PENABLE_2_Z)
);
defparam MDDR_PENABLE_2.INIT=16'h0100;
// @25:447
  CFG3 \state_ns_0_a3[0]  (
	.A(next_state5_Z),
	.B(state_Z[0]),
	.C(state_Z[1]),
	.Y(state_ns[0])
);
defparam \state_ns_0_a3[0] .INIT=8'h02;
// @25:447
  CFG3 \state_ns_0[1]  (
	.A(state_Z[1]),
	.B(pready),
	.C(state_Z[0]),
	.Y(state_ns[1])
);
defparam \state_ns_0[1] .INIT=8'hF2;
// @25:461
  CFG4 MDDR_PSEL (
	.A(paddr_Z[12]),
	.B(paddr_Z[15]),
	.C(paddr_Z[13]),
	.D(psel_Z),
	.Y(CORECONFIGP_0_MDDR_APBmslave_PSELx)
);
defparam MDDR_PSEL.INIT=16'h0100;
// @25:461
  CFG3 int_sel_0_sqmuxa (
	.A(paddr_Z[13]),
	.B(psel_Z),
	.C(paddr_Z[15]),
	.Y(int_sel_0_sqmuxa_Z)
);
defparam int_sel_0_sqmuxa.INIT=8'h08;
// @25:672
  CFG4 \int_prdata_2[0]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(control_reg_15_2_Z),
	.C(CORECONFIGP_0_CONFIG1_DONE),
	.D(INIT_DONE_q2_Z),
	.Y(int_prdata_2_Z[0])
);
defparam \int_prdata_2[0] .INIT=16'hC840;
// @25:416
  CFG3 un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0 (
	.A(state_ns[0]),
	.B(pready),
	.C(state_Z[1]),
	.Y(un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_Z)
);
defparam un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0.INIT=8'hEA;
// @25:491
  CFG2 un1_int_sel_0_sqmuxa (
	.A(int_sel_0_sqmuxa_Z),
	.B(psel_Z),
	.Y(un1_int_sel_0_sqmuxa_Z)
);
defparam un1_int_sel_0_sqmuxa.INIT=4'hB;
// @25:461
  CFG2 MDDR_PSEL_RNIL7KK (
	.A(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.B(CORECONFIGP_0_MDDR_APBmslave_PREADY),
	.Y(pready)
);
defparam MDDR_PSEL_RNIL7KK.INIT=4'hD;
// @25:461
  CFG2 FIC_2_APB_M_PSLVERR_RNO (
	.A(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.B(CORECONFIGP_0_MDDR_APBmslave_PSLVERR),
	.Y(pslverr)
);
defparam FIC_2_APB_M_PSLVERR_RNO.INIT=4'h8;
// @25:491
  CFG4 \FIC_2_APB_M_PRDATA_RNO[17]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(un1_int_sel_0_sqmuxa_Z),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(FIC_2_APB_M_PADDR[3]),
	.Y(prdata[17])
);
defparam \FIC_2_APB_M_PRDATA_RNO[17] .INIT=16'h0080;
// @25:611
  CFG4 control_reg_15 (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(int_sel_0_sqmuxa_Z),
	.C(control_reg_15_2_Z),
	.D(control_reg_15_1_Z),
	.Y(control_reg_15_Z)
);
defparam control_reg_15.INIT=16'h4000;
// @25:491
  CFG4 \prdata_0_iv_RNO[5]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(soft_reset_reg_Z[5]),
	.C(FIC_2_APB_M_PADDR[4]),
	.D(FIC_2_APB_M_PADDR[3]),
	.Y(int_prdata_m_0[5])
);
defparam \prdata_0_iv_RNO[5] .INIT=16'h0A40;
// @25:672
  CFG4 \int_prdata[1]  (
	.A(FIC_2_APB_M_PADDR[2]),
	.B(control_reg_15_2_Z),
	.C(N_321),
	.D(CORECONFIGP_0_CONFIG2_DONE),
	.Y(int_prdata_Z[1])
);
defparam \int_prdata[1] .INIT=16'h7430;
// @25:491
  CFG4 \prdata_0_iv[2]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[2]),
	.B(int_prdata_m_0[2]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[2])
);
defparam \prdata_0_iv[2] .INIT=16'hEAC0;
// @25:491
  CFG4 \prdata_0_iv[15]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[15]),
	.B(int_prdata_m_0[15]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[15])
);
defparam \prdata_0_iv[15] .INIT=16'hEAC0;
// @25:491
  CFG4 \prdata_0_iv[14]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[14]),
	.B(int_prdata_m_0[14]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[14])
);
defparam \prdata_0_iv[14] .INIT=16'hEAC0;
// @25:491
  CFG4 \prdata_0_iv[13]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[13]),
	.B(int_prdata_m_0[13]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[13])
);
defparam \prdata_0_iv[13] .INIT=16'hEAC0;
// @25:491
  CFG4 \prdata_0_iv[12]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[12]),
	.B(int_prdata_m_0[12]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[12])
);
defparam \prdata_0_iv[12] .INIT=16'hEAC0;
// @25:491
  CFG4 \prdata_0_iv[11]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[11]),
	.B(int_prdata_m_0[11]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[11])
);
defparam \prdata_0_iv[11] .INIT=16'hEAC0;
// @25:491
  CFG4 \prdata_0_iv[10]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[10]),
	.B(int_prdata_m_0[10]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[10])
);
defparam \prdata_0_iv[10] .INIT=16'hEAC0;
// @25:491
  CFG4 \prdata_0_iv[9]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[9]),
	.B(int_prdata_m_0[9]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[9])
);
defparam \prdata_0_iv[9] .INIT=16'hEAC0;
// @25:491
  CFG4 \prdata_0_iv[8]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[8]),
	.B(int_prdata_m_0[8]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[8])
);
defparam \prdata_0_iv[8] .INIT=16'hEAC0;
// @25:491
  CFG4 \prdata_0_iv[7]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[7]),
	.B(int_prdata_m_0[7]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[7])
);
defparam \prdata_0_iv[7] .INIT=16'hEAC0;
// @25:491
  CFG4 \prdata_0_iv[6]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[6]),
	.B(int_prdata_m_0[6]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[6])
);
defparam \prdata_0_iv[6] .INIT=16'hEAC0;
// @25:491
  CFG4 \prdata_0_iv[4]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[4]),
	.B(int_prdata_m_0[4]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[4])
);
defparam \prdata_0_iv[4] .INIT=16'hEAC0;
// @25:491
  CFG4 \prdata_0_iv[3]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[3]),
	.B(int_prdata_m_0[3]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[3])
);
defparam \prdata_0_iv[3] .INIT=16'hEAC0;
// @25:491
  CFG4 \prdata_0_iv[5]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[5]),
	.B(int_prdata_m_0[5]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[5])
);
defparam \prdata_0_iv[5] .INIT=16'hEAC0;
// @25:491
  CFG4 \prdata_0_iv[1]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[1]),
	.B(int_prdata_Z[1]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[1])
);
defparam \prdata_0_iv[1] .INIT=16'hEAC0;
// @25:491
  CFG4 \prdata_0_iv[0]  (
	.A(CORECONFIGP_0_MDDR_APBmslave_PRDATA[0]),
	.B(int_prdata_Z[0]),
	.C(un1_int_sel_0_sqmuxa_Z),
	.D(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.Y(prdata[0])
);
defparam \prdata_0_iv[0] .INIT=16'hEAC0;
//@36:631
//@36:631
//@36:631
//@36:631
//@36:631
//@36:631
//@36:631
//@36:631
//@36:631
//@36:631
//@36:631
//@36:631
//@36:631
//@36:631
//@36:631
//@36:631
//@36:631
//@36:631
//@36:631
//@36:631
//@36:631
//@36:631
//@36:631
//@36:631
//@36:631
//@36:631
//@36:631
//@36:631
//@36:631
//@36:631
//@36:631
//@36:631
//@36:631
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
assign FIC_2_APB_M_PADDR[2] = EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[2];
assign FIC_2_APB_M_PADDR[3] = EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[3];
assign FIC_2_APB_M_PADDR[4] = EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[4];
assign FIC_2_APB_M_PADDR[5] = EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[5];
assign FIC_2_APB_M_PADDR[6] = EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[6];
assign FIC_2_APB_M_PADDR[7] = EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[7];
assign FIC_2_APB_M_PADDR[8] = EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[8];
assign FIC_2_APB_M_PADDR[9] = EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[9];
assign FIC_2_APB_M_PADDR[10] = EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[10];
assign FIC_2_APB_M_PADDR[12] = EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[12];
assign FIC_2_APB_M_PADDR[13] = EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[13];
assign FIC_2_APB_M_PADDR[15] = EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[15];
assign FIC_2_APB_M_PWDATA[0] = EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[0];
assign FIC_2_APB_M_PWDATA[1] = EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[1];
assign FIC_2_APB_M_PWDATA[2] = EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[2];
assign FIC_2_APB_M_PWDATA[3] = EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[3];
assign FIC_2_APB_M_PWDATA[4] = EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[4];
assign FIC_2_APB_M_PWDATA[5] = EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[5];
assign FIC_2_APB_M_PWDATA[6] = EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[6];
assign FIC_2_APB_M_PWDATA[7] = EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[7];
assign FIC_2_APB_M_PWDATA[8] = EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[8];
assign FIC_2_APB_M_PWDATA[9] = EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[9];
assign FIC_2_APB_M_PWDATA[10] = EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[10];
assign FIC_2_APB_M_PWDATA[11] = EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[11];
assign FIC_2_APB_M_PWDATA[12] = EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[12];
assign FIC_2_APB_M_PWDATA[13] = EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[13];
assign FIC_2_APB_M_PWDATA[14] = EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[14];
assign FIC_2_APB_M_PWDATA[15] = EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[15];
assign FIC_2_APB_M_PWDATA[16] = EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[16];
assign INIT_DONE = INIT_DONE_int;
assign FIC_2_APB_M_PWRITE = EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE;
assign FIC_2_APB_M_PSEL = EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PSELx;
assign FIC_2_APB_M_PENABLE = EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE;
endmodule /* CoreConfigP_Z3_layer0 */

module reg_if_Z5_layer0 (
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR,
  CPWMO0_6_a0_2_0,
  CPWMO0_7_2,
  CPWMO0_7_1_0,
  CoreAPB3_0_APBmslave0_PRDATA_m_0,
  CPWMO0_7_1_0_wmux_0_Y_0,
  CPWMO0_7_1_0_wmux_0_Y_6,
  CPWMO0_7_1_0_wmux_0_Y_7,
  CPWMO0_7_1_0_wmux_0_Y_8,
  CPWMO0_7_1_0_wmux_0_Y_9,
  CPWMO0_7_1_0_wmux_0_Y_10,
  CPWMO0_7_1_0_wmux_0_Y_11,
  period_cnt,
  pwm_negedge_reg,
  pwm_posedge_reg,
  pwm_enable_reg,
  prescale_reg,
  period_reg,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA,
  popfeedthru_unused,
  CoreAPB3_0_APBmslave0_PSELx,
  popfeedthru_unused_8,
  CPWMIIOI_1_sqmuxa_1_0_1z,
  CPWMlIlI_lcry,
  N_558,
  N_559,
  CPWMO0_sn_N_17,
  popfeedthru_unused_9,
  popfeedthru_unused_10,
  popfeedthru_unused_11,
  CPWMllOI_1z,
  popfeedthru_unused_7,
  popfeedthru_unused_6,
  popfeedthru_unused_5,
  popfeedthru_unused_4,
  popfeedthru_unused_3,
  popfeedthru_unused_2,
  popfeedthru_unused_1,
  popfeedthru_unused_0,
  EvalSandbox_MSS_0_FIC_0_CLK,
  MSS_HPMS_READY_int_arst
)
;
input [7:5] EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR ;
output CPWMO0_6_a0_2_0 ;
output [11:6] CPWMO0_7_2 ;
output CPWMO0_7_1_0 ;
output [13:12] CoreAPB3_0_APBmslave0_PRDATA_m_0 ;
output CPWMO0_7_1_0_wmux_0_Y_0 ;
output CPWMO0_7_1_0_wmux_0_Y_6 ;
output CPWMO0_7_1_0_wmux_0_Y_7 ;
output CPWMO0_7_1_0_wmux_0_Y_8 ;
output CPWMO0_7_1_0_wmux_0_Y_9 ;
output CPWMO0_7_1_0_wmux_0_Y_10 ;
output CPWMO0_7_1_0_wmux_0_Y_11 ;
input [15:0] period_cnt ;
output [32:1] pwm_negedge_reg ;
output [32:1] pwm_posedge_reg ;
output [2:1] pwm_enable_reg ;
output [15:0] prescale_reg ;
output [15:0] period_reg ;
input [15:8] EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA ;
input popfeedthru_unused ;
input CoreAPB3_0_APBmslave0_PSELx ;
input popfeedthru_unused_8 ;
output CPWMIIOI_1_sqmuxa_1_0_1z ;
input CPWMlIlI_lcry ;
output N_558 ;
output N_559 ;
output CPWMO0_sn_N_17 ;
input popfeedthru_unused_9 ;
input popfeedthru_unused_10 ;
input popfeedthru_unused_11 ;
output CPWMllOI_1z ;
input popfeedthru_unused_7 ;
input popfeedthru_unused_6 ;
input popfeedthru_unused_5 ;
input popfeedthru_unused_4 ;
input popfeedthru_unused_3 ;
input popfeedthru_unused_2 ;
input popfeedthru_unused_1 ;
input popfeedthru_unused_0 ;
input EvalSandbox_MSS_0_FIC_0_CLK ;
input MSS_HPMS_READY_int_arst ;
wire CPWMO0_6_a0_2_0 ;
wire CPWMO0_7_1_0 ;
wire CPWMO0_7_1_0_wmux_0_Y_0 ;
wire CPWMO0_7_1_0_wmux_0_Y_6 ;
wire CPWMO0_7_1_0_wmux_0_Y_7 ;
wire CPWMO0_7_1_0_wmux_0_Y_8 ;
wire CPWMO0_7_1_0_wmux_0_Y_9 ;
wire CPWMO0_7_1_0_wmux_0_Y_10 ;
wire CPWMO0_7_1_0_wmux_0_Y_11 ;
wire popfeedthru_unused ;
wire CoreAPB3_0_APBmslave0_PSELx ;
wire popfeedthru_unused_8 ;
wire CPWMIIOI_1_sqmuxa_1_0_1z ;
wire CPWMlIlI_lcry ;
wire N_558 ;
wire N_559 ;
wire CPWMO0_sn_N_17 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_11 ;
wire CPWMllOI_1z ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire EvalSandbox_MSS_0_FIC_0_CLK ;
wire MSS_HPMS_READY_int_arst ;
wire [15:0] CPWMOIOI_Z;
wire [15:0] CPWMlOOI_Z;
wire [13:0] CPWMO0_7_1_0_0_co1;
wire [13:0] CPWMO0_7_1_0_wmux_0_S;
wire [13:0] CPWMO0_7_1_0_0_y0;
wire [13:0] CPWMO0_7_1_0_0_co0;
wire [13:0] CPWMO0_7_1_0_0_wmux_S;
wire [13:12] CPWMO0_7_1_0_wmux_0_Y;
wire [2:1] CPWMO0_7_i_m2_1_0_0_co1;
wire [2:1] CPWMO0_7_i_m2_1_0_wmux_0_S;
wire [2:1] CPWMO0_7_i_m2_1_0_wmux_0_Y;
wire [2:1] CPWMO0_7_i_m2_1_0_0_y0;
wire [2:1] CPWMO0_7_i_m2_1_0_0_co0;
wire [2:1] CPWMO0_7_i_m2_1_0_0_wmux_S;
wire [13:12] CPWMO0_7_2_Z;
wire [13:6] CPWMO0_7_1_Z;
wire [2:1] CPWMO0_7_i_m2_2_Z;
wire [2:1] CPWMO0_7_i_m2_1_Z;
wire VCC ;
wire CPWMOIOI_1_sqmuxa_Z ;
wire GND ;
wire CPWMllOI_0_sqmuxa_Z ;
wire CPWMlOOI_0_sqmuxa_Z ;
wire prescale_reg6_Z ;
wire CPWMOlOI_0_sqmuxa_1_Z ;
wire CPWMIlOI_1_sqmuxa_1_Z ;
wire CPWMIIOI_1_sqmuxa_Z ;
wire CPWMOlOI_0_sqmuxa_Z ;
wire CPWMIlOI_1_sqmuxa_Z ;
wire un1_period_cnt_cry_0 ;
wire un1_period_cnt_cry_0_S ;
wire un1_period_cnt_cry_0_Y ;
wire un1_period_cnt_cry_1 ;
wire un1_period_cnt_cry_1_S ;
wire un1_period_cnt_cry_1_Y ;
wire un1_period_cnt_cry_2 ;
wire un1_period_cnt_cry_2_S ;
wire un1_period_cnt_cry_2_Y ;
wire un1_period_cnt_cry_3 ;
wire un1_period_cnt_cry_3_S ;
wire un1_period_cnt_cry_3_Y ;
wire un1_period_cnt_cry_4 ;
wire un1_period_cnt_cry_4_S ;
wire un1_period_cnt_cry_4_Y ;
wire un1_period_cnt_cry_5 ;
wire un1_period_cnt_cry_5_S ;
wire un1_period_cnt_cry_5_Y ;
wire un1_period_cnt_cry_6 ;
wire un1_period_cnt_cry_6_S ;
wire un1_period_cnt_cry_6_Y ;
wire un1_period_cnt_cry_7 ;
wire un1_period_cnt_cry_7_S ;
wire un1_period_cnt_cry_7_Y ;
wire un1_period_cnt_cry_8 ;
wire un1_period_cnt_cry_8_S ;
wire un1_period_cnt_cry_8_Y ;
wire un1_period_cnt_cry_9 ;
wire un1_period_cnt_cry_9_S ;
wire un1_period_cnt_cry_9_Y ;
wire un1_period_cnt_cry_10 ;
wire un1_period_cnt_cry_10_S ;
wire un1_period_cnt_cry_10_Y ;
wire un1_period_cnt_cry_11 ;
wire un1_period_cnt_cry_11_S ;
wire un1_period_cnt_cry_11_Y ;
wire un1_period_cnt_cry_12 ;
wire un1_period_cnt_cry_12_S ;
wire un1_period_cnt_cry_12_Y ;
wire un1_period_cnt_cry_13 ;
wire un1_period_cnt_cry_13_S ;
wire un1_period_cnt_cry_13_Y ;
wire un1_period_cnt_cry_14 ;
wire un1_period_cnt_cry_14_S ;
wire un1_period_cnt_cry_14_Y ;
wire un1_period_cnt ;
wire un1_period_cnt_cry_15_S ;
wire un1_period_cnt_cry_15_Y ;
wire CPWMllOI_0_sqmuxa_3_Z ;
wire CPWMIlOI_1_sqmuxa_1_4_Z ;
wire CPWMlOOI12_Z ;
// @29:377
  SLE \CPWMOIOI[7]  (
	.Q(CPWMOIOI_Z[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_0),
	.EN(CPWMOIOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMOIOI[6]  (
	.Q(CPWMOIOI_Z[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_1),
	.EN(CPWMOIOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMOIOI[5]  (
	.Q(CPWMOIOI_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_2),
	.EN(CPWMOIOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMOIOI[4]  (
	.Q(CPWMOIOI_Z[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_3),
	.EN(CPWMOIOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMOIOI[3]  (
	.Q(CPWMOIOI_Z[3]),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_4),
	.EN(CPWMOIOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMOIOI[2]  (
	.Q(CPWMOIOI_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_5),
	.EN(CPWMOIOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMOIOI[1]  (
	.Q(CPWMOIOI_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_6),
	.EN(CPWMOIOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMOIOI[0]  (
	.Q(CPWMOIOI_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_7),
	.EN(CPWMOIOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:664
  SLE CPWMllOI (
	.Q(CPWMllOI_1z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_7),
	.EN(CPWMllOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMlOOI[6]  (
	.Q(CPWMlOOI_Z[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_1),
	.EN(CPWMlOOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMlOOI[5]  (
	.Q(CPWMlOOI_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_2),
	.EN(CPWMlOOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMlOOI[4]  (
	.Q(CPWMlOOI_Z[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_3),
	.EN(CPWMlOOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMlOOI[3]  (
	.Q(CPWMlOOI_Z[3]),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_4),
	.EN(CPWMlOOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMlOOI[2]  (
	.Q(CPWMlOOI_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_5),
	.EN(CPWMlOOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMlOOI[1]  (
	.Q(CPWMlOOI_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_6),
	.EN(CPWMlOOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMlOOI[0]  (
	.Q(CPWMlOOI_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_7),
	.EN(CPWMlOOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMOIOI[15]  (
	.Q(CPWMOIOI_Z[15]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[15]),
	.EN(CPWMOIOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMOIOI[14]  (
	.Q(CPWMOIOI_Z[14]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[14]),
	.EN(CPWMOIOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMOIOI[13]  (
	.Q(CPWMOIOI_Z[13]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[13]),
	.EN(CPWMOIOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMOIOI[12]  (
	.Q(CPWMOIOI_Z[12]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[12]),
	.EN(CPWMOIOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMOIOI[11]  (
	.Q(CPWMOIOI_Z[11]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[11]),
	.EN(CPWMOIOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMOIOI[10]  (
	.Q(CPWMOIOI_Z[10]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[10]),
	.EN(CPWMOIOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMOIOI[9]  (
	.Q(CPWMOIOI_Z[9]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[9]),
	.EN(CPWMOIOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMOIOI[8]  (
	.Q(CPWMOIOI_Z[8]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[8]),
	.EN(CPWMOIOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1320
  SLE \period_reg_Z[5]  (
	.Q(period_reg[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMOIOI_Z[5]),
	.EN(prescale_reg6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1320
  SLE \period_reg_Z[4]  (
	.Q(period_reg[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMOIOI_Z[4]),
	.EN(prescale_reg6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1320
  SLE \period_reg_Z[3]  (
	.Q(period_reg[3]),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMOIOI_Z[3]),
	.EN(prescale_reg6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1320
  SLE \period_reg_Z[2]  (
	.Q(period_reg[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMOIOI_Z[2]),
	.EN(prescale_reg6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1320
  SLE \period_reg_Z[1]  (
	.Q(period_reg[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMOIOI_Z[1]),
	.EN(prescale_reg6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1320
  SLE \period_reg_Z[0]  (
	.Q(period_reg[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMOIOI_Z[0]),
	.EN(prescale_reg6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMlOOI[15]  (
	.Q(CPWMlOOI_Z[15]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[15]),
	.EN(CPWMlOOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMlOOI[14]  (
	.Q(CPWMlOOI_Z[14]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[14]),
	.EN(CPWMlOOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMlOOI[13]  (
	.Q(CPWMlOOI_Z[13]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[13]),
	.EN(CPWMlOOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMlOOI[12]  (
	.Q(CPWMlOOI_Z[12]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[12]),
	.EN(CPWMlOOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMlOOI[11]  (
	.Q(CPWMlOOI_Z[11]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[11]),
	.EN(CPWMlOOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMlOOI[10]  (
	.Q(CPWMlOOI_Z[10]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[10]),
	.EN(CPWMlOOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMlOOI[9]  (
	.Q(CPWMlOOI_Z[9]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[9]),
	.EN(CPWMlOOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMlOOI[8]  (
	.Q(CPWMlOOI_Z[8]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[8]),
	.EN(CPWMlOOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMlOOI[7]  (
	.Q(CPWMlOOI_Z[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_0),
	.EN(CPWMlOOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1320
  SLE \prescale_reg_Z[4]  (
	.Q(prescale_reg[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMlOOI_Z[4]),
	.EN(prescale_reg6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1320
  SLE \prescale_reg_Z[3]  (
	.Q(prescale_reg[3]),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMlOOI_Z[3]),
	.EN(prescale_reg6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1320
  SLE \prescale_reg_Z[2]  (
	.Q(prescale_reg[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMlOOI_Z[2]),
	.EN(prescale_reg6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1320
  SLE \prescale_reg_Z[1]  (
	.Q(prescale_reg[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMlOOI_Z[1]),
	.EN(prescale_reg6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1320
  SLE \prescale_reg_Z[0]  (
	.Q(prescale_reg[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMlOOI_Z[0]),
	.EN(prescale_reg6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1320
  SLE \period_reg_Z[15]  (
	.Q(period_reg[15]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMOIOI_Z[15]),
	.EN(prescale_reg6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1320
  SLE \period_reg_Z[14]  (
	.Q(period_reg[14]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMOIOI_Z[14]),
	.EN(prescale_reg6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1320
  SLE \period_reg_Z[13]  (
	.Q(period_reg[13]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMOIOI_Z[13]),
	.EN(prescale_reg6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1320
  SLE \period_reg_Z[12]  (
	.Q(period_reg[12]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMOIOI_Z[12]),
	.EN(prescale_reg6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1320
  SLE \period_reg_Z[11]  (
	.Q(period_reg[11]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMOIOI_Z[11]),
	.EN(prescale_reg6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1320
  SLE \period_reg_Z[10]  (
	.Q(period_reg[10]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMOIOI_Z[10]),
	.EN(prescale_reg6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1320
  SLE \period_reg_Z[9]  (
	.Q(period_reg[9]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMOIOI_Z[9]),
	.EN(prescale_reg6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1320
  SLE \period_reg_Z[8]  (
	.Q(period_reg[8]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMOIOI_Z[8]),
	.EN(prescale_reg6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1320
  SLE \period_reg_Z[7]  (
	.Q(period_reg[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMOIOI_Z[7]),
	.EN(prescale_reg6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1320
  SLE \period_reg_Z[6]  (
	.Q(period_reg[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMOIOI_Z[6]),
	.EN(prescale_reg6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1320
  SLE \prescale_reg_Z[15]  (
	.Q(prescale_reg[15]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMlOOI_Z[15]),
	.EN(prescale_reg6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1320
  SLE \prescale_reg_Z[14]  (
	.Q(prescale_reg[14]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMlOOI_Z[14]),
	.EN(prescale_reg6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1320
  SLE \prescale_reg_Z[13]  (
	.Q(prescale_reg[13]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMlOOI_Z[13]),
	.EN(prescale_reg6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1320
  SLE \prescale_reg_Z[12]  (
	.Q(prescale_reg[12]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMlOOI_Z[12]),
	.EN(prescale_reg6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1320
  SLE \prescale_reg_Z[11]  (
	.Q(prescale_reg[11]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMlOOI_Z[11]),
	.EN(prescale_reg6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1320
  SLE \prescale_reg_Z[10]  (
	.Q(prescale_reg[10]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMlOOI_Z[10]),
	.EN(prescale_reg6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1320
  SLE \prescale_reg_Z[9]  (
	.Q(prescale_reg[9]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMlOOI_Z[9]),
	.EN(prescale_reg6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1320
  SLE \prescale_reg_Z[8]  (
	.Q(prescale_reg[8]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMlOOI_Z[8]),
	.EN(prescale_reg6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1320
  SLE \prescale_reg_Z[7]  (
	.Q(prescale_reg[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMlOOI_Z[7]),
	.EN(prescale_reg6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1320
  SLE \prescale_reg_Z[6]  (
	.Q(prescale_reg[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMlOOI_Z[6]),
	.EN(prescale_reg6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1320
  SLE \prescale_reg_Z[5]  (
	.Q(prescale_reg[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMlOOI_Z[5]),
	.EN(prescale_reg6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[1].CPWMOlOI[12]  (
	.Q(pwm_posedge_reg[12]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[11]),
	.EN(CPWMOlOI_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[1].CPWMOlOI[11]  (
	.Q(pwm_posedge_reg[11]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[10]),
	.EN(CPWMOlOI_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[1].CPWMOlOI[10]  (
	.Q(pwm_posedge_reg[10]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[9]),
	.EN(CPWMOlOI_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[1].CPWMOlOI[9]  (
	.Q(pwm_posedge_reg[9]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[8]),
	.EN(CPWMOlOI_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[1].CPWMOlOI[8]  (
	.Q(pwm_posedge_reg[8]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_0),
	.EN(CPWMOlOI_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[1].CPWMOlOI[7]  (
	.Q(pwm_posedge_reg[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_1),
	.EN(CPWMOlOI_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[1].CPWMOlOI[6]  (
	.Q(pwm_posedge_reg[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_2),
	.EN(CPWMOlOI_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[1].CPWMOlOI[5]  (
	.Q(pwm_posedge_reg[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_3),
	.EN(CPWMOlOI_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[1].CPWMOlOI[4]  (
	.Q(pwm_posedge_reg[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_4),
	.EN(CPWMOlOI_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[1].CPWMOlOI[3]  (
	.Q(pwm_posedge_reg[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_5),
	.EN(CPWMOlOI_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[1].CPWMOlOI[2]  (
	.Q(pwm_posedge_reg[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_6),
	.EN(CPWMOlOI_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[1].CPWMOlOI[1]  (
	.Q(pwm_posedge_reg[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_7),
	.EN(CPWMOlOI_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[1].CPWMIlOI[11]  (
	.Q(pwm_negedge_reg[11]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[10]),
	.EN(CPWMIlOI_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[1].CPWMIlOI[10]  (
	.Q(pwm_negedge_reg[10]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[9]),
	.EN(CPWMIlOI_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[1].CPWMIlOI[9]  (
	.Q(pwm_negedge_reg[9]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[8]),
	.EN(CPWMIlOI_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[1].CPWMIlOI[8]  (
	.Q(pwm_negedge_reg[8]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_0),
	.EN(CPWMIlOI_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[1].CPWMIlOI[7]  (
	.Q(pwm_negedge_reg[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_1),
	.EN(CPWMIlOI_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[1].CPWMIlOI[6]  (
	.Q(pwm_negedge_reg[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_2),
	.EN(CPWMIlOI_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[1].CPWMIlOI[5]  (
	.Q(pwm_negedge_reg[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_3),
	.EN(CPWMIlOI_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[1].CPWMIlOI[4]  (
	.Q(pwm_negedge_reg[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_4),
	.EN(CPWMIlOI_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[1].CPWMIlOI[3]  (
	.Q(pwm_negedge_reg[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_5),
	.EN(CPWMIlOI_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[1].CPWMIlOI[2]  (
	.Q(pwm_negedge_reg[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_6),
	.EN(CPWMIlOI_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[1].CPWMIlOI[1]  (
	.Q(pwm_negedge_reg[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_7),
	.EN(CPWMIlOI_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[1].CPWMOlOI[16]  (
	.Q(pwm_posedge_reg[16]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[15]),
	.EN(CPWMOlOI_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[1].CPWMOlOI[15]  (
	.Q(pwm_posedge_reg[15]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[14]),
	.EN(CPWMOlOI_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[1].CPWMOlOI[14]  (
	.Q(pwm_posedge_reg[14]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[13]),
	.EN(CPWMOlOI_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[1].CPWMOlOI[13]  (
	.Q(pwm_posedge_reg[13]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[12]),
	.EN(CPWMOlOI_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[1].CPWMIlOI[16]  (
	.Q(pwm_negedge_reg[16]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[15]),
	.EN(CPWMIlOI_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[1].CPWMIlOI[15]  (
	.Q(pwm_negedge_reg[15]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[14]),
	.EN(CPWMIlOI_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[1].CPWMIlOI[14]  (
	.Q(pwm_negedge_reg[14]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[13]),
	.EN(CPWMIlOI_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[1].CPWMIlOI[13]  (
	.Q(pwm_negedge_reg[13]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[12]),
	.EN(CPWMIlOI_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[1].CPWMIlOI[12]  (
	.Q(pwm_negedge_reg[12]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[11]),
	.EN(CPWMIlOI_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMIIOI[2]  (
	.Q(pwm_enable_reg[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_6),
	.EN(CPWMIIOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:377
  SLE \CPWMIIOI[1]  (
	.Q(pwm_enable_reg[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_7),
	.EN(CPWMIIOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[2].CPWMOlOI[20]  (
	.Q(pwm_posedge_reg[20]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_4),
	.EN(CPWMOlOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[2].CPWMOlOI[19]  (
	.Q(pwm_posedge_reg[19]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_5),
	.EN(CPWMOlOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[2].CPWMOlOI[18]  (
	.Q(pwm_posedge_reg[18]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_6),
	.EN(CPWMOlOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[2].CPWMOlOI[17]  (
	.Q(pwm_posedge_reg[17]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_7),
	.EN(CPWMOlOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[2].CPWMIlOI[19]  (
	.Q(pwm_negedge_reg[19]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_5),
	.EN(CPWMIlOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[2].CPWMIlOI[18]  (
	.Q(pwm_negedge_reg[18]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_6),
	.EN(CPWMIlOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[2].CPWMIlOI[17]  (
	.Q(pwm_negedge_reg[17]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_7),
	.EN(CPWMIlOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[2].CPWMOlOI[32]  (
	.Q(pwm_posedge_reg[32]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[15]),
	.EN(CPWMOlOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[2].CPWMOlOI[31]  (
	.Q(pwm_posedge_reg[31]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[14]),
	.EN(CPWMOlOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[2].CPWMOlOI[30]  (
	.Q(pwm_posedge_reg[30]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[13]),
	.EN(CPWMOlOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[2].CPWMOlOI[29]  (
	.Q(pwm_posedge_reg[29]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[12]),
	.EN(CPWMOlOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[2].CPWMOlOI[28]  (
	.Q(pwm_posedge_reg[28]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[11]),
	.EN(CPWMOlOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[2].CPWMOlOI[27]  (
	.Q(pwm_posedge_reg[27]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[10]),
	.EN(CPWMOlOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[2].CPWMOlOI[26]  (
	.Q(pwm_posedge_reg[26]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[9]),
	.EN(CPWMOlOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[2].CPWMOlOI[25]  (
	.Q(pwm_posedge_reg[25]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[8]),
	.EN(CPWMOlOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[2].CPWMOlOI[24]  (
	.Q(pwm_posedge_reg[24]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_0),
	.EN(CPWMOlOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[2].CPWMOlOI[23]  (
	.Q(pwm_posedge_reg[23]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_1),
	.EN(CPWMOlOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[2].CPWMOlOI[22]  (
	.Q(pwm_posedge_reg[22]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_2),
	.EN(CPWMOlOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[2].CPWMOlOI[21]  (
	.Q(pwm_posedge_reg[21]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_3),
	.EN(CPWMOlOI_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[2].CPWMIlOI[32]  (
	.Q(pwm_negedge_reg[32]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[15]),
	.EN(CPWMIlOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[2].CPWMIlOI[31]  (
	.Q(pwm_negedge_reg[31]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[14]),
	.EN(CPWMIlOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[2].CPWMIlOI[30]  (
	.Q(pwm_negedge_reg[30]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[13]),
	.EN(CPWMIlOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[2].CPWMIlOI[29]  (
	.Q(pwm_negedge_reg[29]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[12]),
	.EN(CPWMIlOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[2].CPWMIlOI[28]  (
	.Q(pwm_negedge_reg[28]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[11]),
	.EN(CPWMIlOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[2].CPWMIlOI[27]  (
	.Q(pwm_negedge_reg[27]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[10]),
	.EN(CPWMIlOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[2].CPWMIlOI[26]  (
	.Q(pwm_negedge_reg[26]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[9]),
	.EN(CPWMIlOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[2].CPWMIlOI[25]  (
	.Q(pwm_negedge_reg[25]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[8]),
	.EN(CPWMIlOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[2].CPWMIlOI[24]  (
	.Q(pwm_negedge_reg[24]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_0),
	.EN(CPWMIlOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[2].CPWMIlOI[23]  (
	.Q(pwm_negedge_reg[23]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_1),
	.EN(CPWMIlOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[2].CPWMIlOI[22]  (
	.Q(pwm_negedge_reg[22]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_2),
	.EN(CPWMIlOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[2].CPWMIlOI[21]  (
	.Q(pwm_negedge_reg[21]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_3),
	.EN(CPWMIlOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:514
  SLE \CPWMI0OI[2].CPWMIlOI[20]  (
	.Q(pwm_negedge_reg[20]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(popfeedthru_unused_4),
	.EN(CPWMIlOI_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:1354
  ARI1 \CPWMO1OI[1].un1_period_cnt_cry_0  (
	.FCO(un1_period_cnt_cry_0),
	.S(un1_period_cnt_cry_0_S),
	.Y(un1_period_cnt_cry_0_Y),
	.B(period_cnt[0]),
	.C(GND),
	.D(GND),
	.A(period_reg[0]),
	.FCI(GND)
);
defparam \CPWMO1OI[1].un1_period_cnt_cry_0 .INIT=20'h5AA55;
// @29:1354
  ARI1 \CPWMO1OI[1].un1_period_cnt_cry_1  (
	.FCO(un1_period_cnt_cry_1),
	.S(un1_period_cnt_cry_1_S),
	.Y(un1_period_cnt_cry_1_Y),
	.B(period_cnt[1]),
	.C(GND),
	.D(GND),
	.A(period_reg[1]),
	.FCI(un1_period_cnt_cry_0)
);
defparam \CPWMO1OI[1].un1_period_cnt_cry_1 .INIT=20'h5AA55;
// @29:1354
  ARI1 \CPWMO1OI[1].un1_period_cnt_cry_2  (
	.FCO(un1_period_cnt_cry_2),
	.S(un1_period_cnt_cry_2_S),
	.Y(un1_period_cnt_cry_2_Y),
	.B(period_cnt[2]),
	.C(GND),
	.D(GND),
	.A(period_reg[2]),
	.FCI(un1_period_cnt_cry_1)
);
defparam \CPWMO1OI[1].un1_period_cnt_cry_2 .INIT=20'h5AA55;
// @29:1354
  ARI1 \CPWMO1OI[1].un1_period_cnt_cry_3  (
	.FCO(un1_period_cnt_cry_3),
	.S(un1_period_cnt_cry_3_S),
	.Y(un1_period_cnt_cry_3_Y),
	.B(period_cnt[3]),
	.C(GND),
	.D(GND),
	.A(period_reg[3]),
	.FCI(un1_period_cnt_cry_2)
);
defparam \CPWMO1OI[1].un1_period_cnt_cry_3 .INIT=20'h5AA55;
// @29:1354
  ARI1 \CPWMO1OI[1].un1_period_cnt_cry_4  (
	.FCO(un1_period_cnt_cry_4),
	.S(un1_period_cnt_cry_4_S),
	.Y(un1_period_cnt_cry_4_Y),
	.B(period_cnt[4]),
	.C(GND),
	.D(GND),
	.A(period_reg[4]),
	.FCI(un1_period_cnt_cry_3)
);
defparam \CPWMO1OI[1].un1_period_cnt_cry_4 .INIT=20'h5AA55;
// @29:1354
  ARI1 \CPWMO1OI[1].un1_period_cnt_cry_5  (
	.FCO(un1_period_cnt_cry_5),
	.S(un1_period_cnt_cry_5_S),
	.Y(un1_period_cnt_cry_5_Y),
	.B(period_cnt[5]),
	.C(GND),
	.D(GND),
	.A(period_reg[5]),
	.FCI(un1_period_cnt_cry_4)
);
defparam \CPWMO1OI[1].un1_period_cnt_cry_5 .INIT=20'h5AA55;
// @29:1354
  ARI1 \CPWMO1OI[1].un1_period_cnt_cry_6  (
	.FCO(un1_period_cnt_cry_6),
	.S(un1_period_cnt_cry_6_S),
	.Y(un1_period_cnt_cry_6_Y),
	.B(period_cnt[6]),
	.C(GND),
	.D(GND),
	.A(period_reg[6]),
	.FCI(un1_period_cnt_cry_5)
);
defparam \CPWMO1OI[1].un1_period_cnt_cry_6 .INIT=20'h5AA55;
// @29:1354
  ARI1 \CPWMO1OI[1].un1_period_cnt_cry_7  (
	.FCO(un1_period_cnt_cry_7),
	.S(un1_period_cnt_cry_7_S),
	.Y(un1_period_cnt_cry_7_Y),
	.B(period_cnt[7]),
	.C(GND),
	.D(GND),
	.A(period_reg[7]),
	.FCI(un1_period_cnt_cry_6)
);
defparam \CPWMO1OI[1].un1_period_cnt_cry_7 .INIT=20'h5AA55;
// @29:1354
  ARI1 \CPWMO1OI[1].un1_period_cnt_cry_8  (
	.FCO(un1_period_cnt_cry_8),
	.S(un1_period_cnt_cry_8_S),
	.Y(un1_period_cnt_cry_8_Y),
	.B(period_cnt[8]),
	.C(GND),
	.D(GND),
	.A(period_reg[8]),
	.FCI(un1_period_cnt_cry_7)
);
defparam \CPWMO1OI[1].un1_period_cnt_cry_8 .INIT=20'h5AA55;
// @29:1354
  ARI1 \CPWMO1OI[1].un1_period_cnt_cry_9  (
	.FCO(un1_period_cnt_cry_9),
	.S(un1_period_cnt_cry_9_S),
	.Y(un1_period_cnt_cry_9_Y),
	.B(period_cnt[9]),
	.C(GND),
	.D(GND),
	.A(period_reg[9]),
	.FCI(un1_period_cnt_cry_8)
);
defparam \CPWMO1OI[1].un1_period_cnt_cry_9 .INIT=20'h5AA55;
// @29:1354
  ARI1 \CPWMO1OI[1].un1_period_cnt_cry_10  (
	.FCO(un1_period_cnt_cry_10),
	.S(un1_period_cnt_cry_10_S),
	.Y(un1_period_cnt_cry_10_Y),
	.B(period_cnt[10]),
	.C(GND),
	.D(GND),
	.A(period_reg[10]),
	.FCI(un1_period_cnt_cry_9)
);
defparam \CPWMO1OI[1].un1_period_cnt_cry_10 .INIT=20'h5AA55;
// @29:1354
  ARI1 \CPWMO1OI[1].un1_period_cnt_cry_11  (
	.FCO(un1_period_cnt_cry_11),
	.S(un1_period_cnt_cry_11_S),
	.Y(un1_period_cnt_cry_11_Y),
	.B(period_cnt[11]),
	.C(GND),
	.D(GND),
	.A(period_reg[11]),
	.FCI(un1_period_cnt_cry_10)
);
defparam \CPWMO1OI[1].un1_period_cnt_cry_11 .INIT=20'h5AA55;
// @29:1354
  ARI1 \CPWMO1OI[1].un1_period_cnt_cry_12  (
	.FCO(un1_period_cnt_cry_12),
	.S(un1_period_cnt_cry_12_S),
	.Y(un1_period_cnt_cry_12_Y),
	.B(period_cnt[12]),
	.C(GND),
	.D(GND),
	.A(period_reg[12]),
	.FCI(un1_period_cnt_cry_11)
);
defparam \CPWMO1OI[1].un1_period_cnt_cry_12 .INIT=20'h5AA55;
// @29:1354
  ARI1 \CPWMO1OI[1].un1_period_cnt_cry_13  (
	.FCO(un1_period_cnt_cry_13),
	.S(un1_period_cnt_cry_13_S),
	.Y(un1_period_cnt_cry_13_Y),
	.B(period_cnt[13]),
	.C(GND),
	.D(GND),
	.A(period_reg[13]),
	.FCI(un1_period_cnt_cry_12)
);
defparam \CPWMO1OI[1].un1_period_cnt_cry_13 .INIT=20'h5AA55;
// @29:1354
  ARI1 \CPWMO1OI[1].un1_period_cnt_cry_14  (
	.FCO(un1_period_cnt_cry_14),
	.S(un1_period_cnt_cry_14_S),
	.Y(un1_period_cnt_cry_14_Y),
	.B(period_cnt[14]),
	.C(GND),
	.D(GND),
	.A(period_reg[14]),
	.FCI(un1_period_cnt_cry_13)
);
defparam \CPWMO1OI[1].un1_period_cnt_cry_14 .INIT=20'h5AA55;
// @29:1354
  ARI1 \CPWMO1OI[1].un1_period_cnt_cry_15  (
	.FCO(un1_period_cnt),
	.S(un1_period_cnt_cry_15_S),
	.Y(un1_period_cnt_cry_15_Y),
	.B(period_cnt[15]),
	.C(GND),
	.D(GND),
	.A(period_reg[15]),
	.FCI(un1_period_cnt_cry_14)
);
defparam \CPWMO1OI[1].un1_period_cnt_cry_15 .INIT=20'h5AA55;
// @29:7782
  ARI1 \CPWMO0_7_1_0_wmux_0[0]  (
	.FCO(CPWMO0_7_1_0_0_co1[0]),
	.S(CPWMO0_7_1_0_wmux_0_S[0]),
	.Y(CPWMO0_7_1_0_wmux_0_Y_0),
	.B(popfeedthru_unused_11),
	.C(pwm_negedge_reg[1]),
	.D(pwm_negedge_reg[17]),
	.A(CPWMO0_7_1_0_0_y0[0]),
	.FCI(CPWMO0_7_1_0_0_co0[0])
);
defparam \CPWMO0_7_1_0_wmux_0[0] .INIT=20'h0F588;
// @29:7782
  ARI1 \CPWMO0_7_1_0_0_wmux[0]  (
	.FCO(CPWMO0_7_1_0_0_co0[0]),
	.S(CPWMO0_7_1_0_0_wmux_S[0]),
	.Y(CPWMO0_7_1_0_0_y0[0]),
	.B(popfeedthru_unused_11),
	.C(pwm_posedge_reg[1]),
	.D(pwm_posedge_reg[17]),
	.A(popfeedthru_unused_10),
	.FCI(VCC)
);
defparam \CPWMO0_7_1_0_0_wmux[0] .INIT=20'h0FA44;
// @29:7782
  ARI1 \CPWMO0_7_1_0_wmux_0[6]  (
	.FCO(CPWMO0_7_1_0_0_co1[6]),
	.S(CPWMO0_7_1_0_wmux_0_S[6]),
	.Y(CPWMO0_7_1_0_wmux_0_Y_6),
	.B(popfeedthru_unused_11),
	.C(pwm_negedge_reg[7]),
	.D(pwm_negedge_reg[23]),
	.A(CPWMO0_7_1_0_0_y0[6]),
	.FCI(CPWMO0_7_1_0_0_co0[6])
);
defparam \CPWMO0_7_1_0_wmux_0[6] .INIT=20'h0F588;
// @29:7782
  ARI1 \CPWMO0_7_1_0_0_wmux[6]  (
	.FCO(CPWMO0_7_1_0_0_co0[6]),
	.S(CPWMO0_7_1_0_0_wmux_S[6]),
	.Y(CPWMO0_7_1_0_0_y0[6]),
	.B(popfeedthru_unused_11),
	.C(pwm_posedge_reg[7]),
	.D(pwm_posedge_reg[23]),
	.A(popfeedthru_unused_10),
	.FCI(VCC)
);
defparam \CPWMO0_7_1_0_0_wmux[6] .INIT=20'h0FA44;
// @29:7782
  ARI1 \CPWMO0_7_1_0_wmux_0[7]  (
	.FCO(CPWMO0_7_1_0_0_co1[7]),
	.S(CPWMO0_7_1_0_wmux_0_S[7]),
	.Y(CPWMO0_7_1_0_wmux_0_Y_7),
	.B(popfeedthru_unused_11),
	.C(pwm_negedge_reg[8]),
	.D(pwm_negedge_reg[24]),
	.A(CPWMO0_7_1_0_0_y0[7]),
	.FCI(CPWMO0_7_1_0_0_co0[7])
);
defparam \CPWMO0_7_1_0_wmux_0[7] .INIT=20'h0F588;
// @29:7782
  ARI1 \CPWMO0_7_1_0_0_wmux[7]  (
	.FCO(CPWMO0_7_1_0_0_co0[7]),
	.S(CPWMO0_7_1_0_0_wmux_S[7]),
	.Y(CPWMO0_7_1_0_0_y0[7]),
	.B(popfeedthru_unused_11),
	.C(pwm_posedge_reg[8]),
	.D(pwm_posedge_reg[24]),
	.A(popfeedthru_unused_10),
	.FCI(VCC)
);
defparam \CPWMO0_7_1_0_0_wmux[7] .INIT=20'h0FA44;
// @29:7782
  ARI1 \CPWMO0_7_1_0_wmux_0[8]  (
	.FCO(CPWMO0_7_1_0_0_co1[8]),
	.S(CPWMO0_7_1_0_wmux_0_S[8]),
	.Y(CPWMO0_7_1_0_wmux_0_Y_8),
	.B(popfeedthru_unused_11),
	.C(pwm_negedge_reg[9]),
	.D(pwm_negedge_reg[25]),
	.A(CPWMO0_7_1_0_0_y0[8]),
	.FCI(CPWMO0_7_1_0_0_co0[8])
);
defparam \CPWMO0_7_1_0_wmux_0[8] .INIT=20'h0F588;
// @29:7782
  ARI1 \CPWMO0_7_1_0_0_wmux[8]  (
	.FCO(CPWMO0_7_1_0_0_co0[8]),
	.S(CPWMO0_7_1_0_0_wmux_S[8]),
	.Y(CPWMO0_7_1_0_0_y0[8]),
	.B(popfeedthru_unused_11),
	.C(pwm_posedge_reg[9]),
	.D(pwm_posedge_reg[25]),
	.A(popfeedthru_unused_10),
	.FCI(VCC)
);
defparam \CPWMO0_7_1_0_0_wmux[8] .INIT=20'h0FA44;
// @29:7782
  ARI1 \CPWMO0_7_1_0_wmux_0[9]  (
	.FCO(CPWMO0_7_1_0_0_co1[9]),
	.S(CPWMO0_7_1_0_wmux_0_S[9]),
	.Y(CPWMO0_7_1_0_wmux_0_Y_9),
	.B(popfeedthru_unused_11),
	.C(pwm_negedge_reg[10]),
	.D(pwm_negedge_reg[26]),
	.A(CPWMO0_7_1_0_0_y0[9]),
	.FCI(CPWMO0_7_1_0_0_co0[9])
);
defparam \CPWMO0_7_1_0_wmux_0[9] .INIT=20'h0F588;
// @29:7782
  ARI1 \CPWMO0_7_1_0_0_wmux[9]  (
	.FCO(CPWMO0_7_1_0_0_co0[9]),
	.S(CPWMO0_7_1_0_0_wmux_S[9]),
	.Y(CPWMO0_7_1_0_0_y0[9]),
	.B(popfeedthru_unused_11),
	.C(pwm_posedge_reg[10]),
	.D(pwm_posedge_reg[26]),
	.A(popfeedthru_unused_10),
	.FCI(VCC)
);
defparam \CPWMO0_7_1_0_0_wmux[9] .INIT=20'h0FA44;
// @29:7782
  ARI1 \CPWMO0_7_1_0_wmux_0[10]  (
	.FCO(CPWMO0_7_1_0_0_co1[10]),
	.S(CPWMO0_7_1_0_wmux_0_S[10]),
	.Y(CPWMO0_7_1_0_wmux_0_Y_10),
	.B(popfeedthru_unused_11),
	.C(pwm_negedge_reg[11]),
	.D(pwm_negedge_reg[27]),
	.A(CPWMO0_7_1_0_0_y0[10]),
	.FCI(CPWMO0_7_1_0_0_co0[10])
);
defparam \CPWMO0_7_1_0_wmux_0[10] .INIT=20'h0F588;
// @29:7782
  ARI1 \CPWMO0_7_1_0_0_wmux[10]  (
	.FCO(CPWMO0_7_1_0_0_co0[10]),
	.S(CPWMO0_7_1_0_0_wmux_S[10]),
	.Y(CPWMO0_7_1_0_0_y0[10]),
	.B(popfeedthru_unused_11),
	.C(pwm_posedge_reg[11]),
	.D(pwm_posedge_reg[27]),
	.A(popfeedthru_unused_10),
	.FCI(VCC)
);
defparam \CPWMO0_7_1_0_0_wmux[10] .INIT=20'h0FA44;
// @29:7782
  ARI1 \CPWMO0_7_1_0_wmux_0[11]  (
	.FCO(CPWMO0_7_1_0_0_co1[11]),
	.S(CPWMO0_7_1_0_wmux_0_S[11]),
	.Y(CPWMO0_7_1_0_wmux_0_Y_11),
	.B(popfeedthru_unused_11),
	.C(pwm_negedge_reg[12]),
	.D(pwm_negedge_reg[28]),
	.A(CPWMO0_7_1_0_0_y0[11]),
	.FCI(CPWMO0_7_1_0_0_co0[11])
);
defparam \CPWMO0_7_1_0_wmux_0[11] .INIT=20'h0F588;
// @29:7782
  ARI1 \CPWMO0_7_1_0_0_wmux[11]  (
	.FCO(CPWMO0_7_1_0_0_co0[11]),
	.S(CPWMO0_7_1_0_0_wmux_S[11]),
	.Y(CPWMO0_7_1_0_0_y0[11]),
	.B(popfeedthru_unused_11),
	.C(pwm_posedge_reg[12]),
	.D(pwm_posedge_reg[28]),
	.A(popfeedthru_unused_10),
	.FCI(VCC)
);
defparam \CPWMO0_7_1_0_0_wmux[11] .INIT=20'h0FA44;
// @29:7782
  ARI1 \CPWMO0_7_1_0_wmux_0[12]  (
	.FCO(CPWMO0_7_1_0_0_co1[12]),
	.S(CPWMO0_7_1_0_wmux_0_S[12]),
	.Y(CPWMO0_7_1_0_wmux_0_Y[12]),
	.B(popfeedthru_unused_11),
	.C(pwm_negedge_reg[13]),
	.D(pwm_negedge_reg[29]),
	.A(CPWMO0_7_1_0_0_y0[12]),
	.FCI(CPWMO0_7_1_0_0_co0[12])
);
defparam \CPWMO0_7_1_0_wmux_0[12] .INIT=20'h0F588;
// @29:7782
  ARI1 \CPWMO0_7_1_0_0_wmux[12]  (
	.FCO(CPWMO0_7_1_0_0_co0[12]),
	.S(CPWMO0_7_1_0_0_wmux_S[12]),
	.Y(CPWMO0_7_1_0_0_y0[12]),
	.B(popfeedthru_unused_11),
	.C(pwm_posedge_reg[13]),
	.D(pwm_posedge_reg[29]),
	.A(popfeedthru_unused_10),
	.FCI(VCC)
);
defparam \CPWMO0_7_1_0_0_wmux[12] .INIT=20'h0FA44;
// @29:7782
  ARI1 \CPWMO0_7_1_0_wmux_0[13]  (
	.FCO(CPWMO0_7_1_0_0_co1[13]),
	.S(CPWMO0_7_1_0_wmux_0_S[13]),
	.Y(CPWMO0_7_1_0_wmux_0_Y[13]),
	.B(popfeedthru_unused_11),
	.C(pwm_negedge_reg[14]),
	.D(pwm_negedge_reg[30]),
	.A(CPWMO0_7_1_0_0_y0[13]),
	.FCI(CPWMO0_7_1_0_0_co0[13])
);
defparam \CPWMO0_7_1_0_wmux_0[13] .INIT=20'h0F588;
// @29:7782
  ARI1 \CPWMO0_7_1_0_0_wmux[13]  (
	.FCO(CPWMO0_7_1_0_0_co0[13]),
	.S(CPWMO0_7_1_0_0_wmux_S[13]),
	.Y(CPWMO0_7_1_0_0_y0[13]),
	.B(popfeedthru_unused_11),
	.C(pwm_posedge_reg[14]),
	.D(pwm_posedge_reg[30]),
	.A(popfeedthru_unused_10),
	.FCI(VCC)
);
defparam \CPWMO0_7_1_0_0_wmux[13] .INIT=20'h0FA44;
// @29:7782
  ARI1 \CPWMO0_7_i_m2_1_0_wmux_0[1]  (
	.FCO(CPWMO0_7_i_m2_1_0_0_co1[1]),
	.S(CPWMO0_7_i_m2_1_0_wmux_0_S[1]),
	.Y(CPWMO0_7_i_m2_1_0_wmux_0_Y[1]),
	.B(popfeedthru_unused_11),
	.C(pwm_negedge_reg[2]),
	.D(pwm_negedge_reg[18]),
	.A(CPWMO0_7_i_m2_1_0_0_y0[1]),
	.FCI(CPWMO0_7_i_m2_1_0_0_co0[1])
);
defparam \CPWMO0_7_i_m2_1_0_wmux_0[1] .INIT=20'h0F588;
// @29:7782
  ARI1 \CPWMO0_7_i_m2_1_0_0_wmux[1]  (
	.FCO(CPWMO0_7_i_m2_1_0_0_co0[1]),
	.S(CPWMO0_7_i_m2_1_0_0_wmux_S[1]),
	.Y(CPWMO0_7_i_m2_1_0_0_y0[1]),
	.B(popfeedthru_unused_11),
	.C(pwm_posedge_reg[2]),
	.D(pwm_posedge_reg[18]),
	.A(popfeedthru_unused_10),
	.FCI(VCC)
);
defparam \CPWMO0_7_i_m2_1_0_0_wmux[1] .INIT=20'h0FA44;
// @29:7782
  ARI1 \CPWMO0_7_i_m2_1_0_wmux_0[2]  (
	.FCO(CPWMO0_7_i_m2_1_0_0_co1[2]),
	.S(CPWMO0_7_i_m2_1_0_wmux_0_S[2]),
	.Y(CPWMO0_7_i_m2_1_0_wmux_0_Y[2]),
	.B(popfeedthru_unused_11),
	.C(pwm_negedge_reg[3]),
	.D(pwm_negedge_reg[19]),
	.A(CPWMO0_7_i_m2_1_0_0_y0[2]),
	.FCI(CPWMO0_7_i_m2_1_0_0_co0[2])
);
defparam \CPWMO0_7_i_m2_1_0_wmux_0[2] .INIT=20'h0F588;
// @29:7782
  ARI1 \CPWMO0_7_i_m2_1_0_0_wmux[2]  (
	.FCO(CPWMO0_7_i_m2_1_0_0_co0[2]),
	.S(CPWMO0_7_i_m2_1_0_0_wmux_S[2]),
	.Y(CPWMO0_7_i_m2_1_0_0_y0[2]),
	.B(popfeedthru_unused_11),
	.C(pwm_posedge_reg[3]),
	.D(pwm_posedge_reg[19]),
	.A(popfeedthru_unused_10),
	.FCI(VCC)
);
defparam \CPWMO0_7_i_m2_1_0_0_wmux[2] .INIT=20'h0FA44;
// @33:89
  CFG4 \CPWMO0_7_2_RNIBVPF1[13]  (
	.A(CPWMO0_7_1_0_wmux_0_Y[13]),
	.B(popfeedthru_unused_9),
	.C(CPWMO0_sn_N_17),
	.D(CPWMO0_7_2_Z[13]),
	.Y(CoreAPB3_0_APBmslave0_PRDATA_m_0[13])
);
defparam \CPWMO0_7_2_RNIBVPF1[13] .INIT=16'hB080;
// @33:89
  CFG4 \CPWMO0_7_2_RNI9TPF1[12]  (
	.A(CPWMO0_7_1_0_wmux_0_Y[12]),
	.B(popfeedthru_unused_9),
	.C(CPWMO0_sn_N_17),
	.D(CPWMO0_7_2_Z[12]),
	.Y(CoreAPB3_0_APBmslave0_PRDATA_m_0[12])
);
defparam \CPWMO0_7_2_RNI9TPF1[12] .INIT=16'hB080;
// @29:7782
  CFG3 \CPWMO0_7_1[0]  (
	.A(prescale_reg[0]),
	.B(popfeedthru_unused_10),
	.C(popfeedthru_unused_11),
	.Y(CPWMO0_7_1_0)
);
defparam \CPWMO0_7_1[0] .INIT=8'hCA;
// @29:7782
  CFG3 \CPWMO0_7_2_cZ[6]  (
	.A(popfeedthru_unused_11),
	.B(CPWMO0_7_1_Z[6]),
	.C(period_reg[6]),
	.Y(CPWMO0_7_2[6])
);
defparam \CPWMO0_7_2_cZ[6] .INIT=8'hE4;
// @29:7782
  CFG3 \CPWMO0_7_1[6]  (
	.A(prescale_reg[6]),
	.B(popfeedthru_unused_10),
	.C(popfeedthru_unused_11),
	.Y(CPWMO0_7_1_Z[6])
);
defparam \CPWMO0_7_1[6] .INIT=8'hCA;
// @29:7782
  CFG3 \CPWMO0_7_2_cZ[7]  (
	.A(popfeedthru_unused_11),
	.B(CPWMO0_7_1_Z[7]),
	.C(period_reg[7]),
	.Y(CPWMO0_7_2[7])
);
defparam \CPWMO0_7_2_cZ[7] .INIT=8'hE4;
// @29:7782
  CFG3 \CPWMO0_7_1[7]  (
	.A(prescale_reg[7]),
	.B(popfeedthru_unused_10),
	.C(popfeedthru_unused_11),
	.Y(CPWMO0_7_1_Z[7])
);
defparam \CPWMO0_7_1[7] .INIT=8'hCA;
// @29:7782
  CFG3 \CPWMO0_7_2_cZ[8]  (
	.A(popfeedthru_unused_11),
	.B(CPWMO0_7_1_Z[8]),
	.C(period_reg[8]),
	.Y(CPWMO0_7_2[8])
);
defparam \CPWMO0_7_2_cZ[8] .INIT=8'hE4;
// @29:7782
  CFG3 \CPWMO0_7_1[8]  (
	.A(prescale_reg[8]),
	.B(popfeedthru_unused_10),
	.C(popfeedthru_unused_11),
	.Y(CPWMO0_7_1_Z[8])
);
defparam \CPWMO0_7_1[8] .INIT=8'hCA;
// @29:7782
  CFG3 \CPWMO0_7_2_cZ[9]  (
	.A(popfeedthru_unused_11),
	.B(CPWMO0_7_1_Z[9]),
	.C(period_reg[9]),
	.Y(CPWMO0_7_2[9])
);
defparam \CPWMO0_7_2_cZ[9] .INIT=8'hE4;
// @29:7782
  CFG3 \CPWMO0_7_1[9]  (
	.A(prescale_reg[9]),
	.B(popfeedthru_unused_10),
	.C(popfeedthru_unused_11),
	.Y(CPWMO0_7_1_Z[9])
);
defparam \CPWMO0_7_1[9] .INIT=8'hCA;
// @29:7782
  CFG3 \CPWMO0_7_2_cZ[10]  (
	.A(popfeedthru_unused_11),
	.B(CPWMO0_7_1_Z[10]),
	.C(period_reg[10]),
	.Y(CPWMO0_7_2[10])
);
defparam \CPWMO0_7_2_cZ[10] .INIT=8'hE4;
// @29:7782
  CFG3 \CPWMO0_7_1[10]  (
	.A(prescale_reg[10]),
	.B(popfeedthru_unused_10),
	.C(popfeedthru_unused_11),
	.Y(CPWMO0_7_1_Z[10])
);
defparam \CPWMO0_7_1[10] .INIT=8'hCA;
// @29:7782
  CFG3 \CPWMO0_7_2_cZ[11]  (
	.A(popfeedthru_unused_11),
	.B(CPWMO0_7_1_Z[11]),
	.C(period_reg[11]),
	.Y(CPWMO0_7_2[11])
);
defparam \CPWMO0_7_2_cZ[11] .INIT=8'hE4;
// @29:7782
  CFG3 \CPWMO0_7_1[11]  (
	.A(prescale_reg[11]),
	.B(popfeedthru_unused_10),
	.C(popfeedthru_unused_11),
	.Y(CPWMO0_7_1_Z[11])
);
defparam \CPWMO0_7_1[11] .INIT=8'hCA;
// @29:7782
  CFG3 \CPWMO0_7_2[12]  (
	.A(popfeedthru_unused_11),
	.B(CPWMO0_7_1_Z[12]),
	.C(period_reg[12]),
	.Y(CPWMO0_7_2_Z[12])
);
defparam \CPWMO0_7_2[12] .INIT=8'hE4;
// @29:7782
  CFG3 \CPWMO0_7_1[12]  (
	.A(prescale_reg[12]),
	.B(popfeedthru_unused_10),
	.C(popfeedthru_unused_11),
	.Y(CPWMO0_7_1_Z[12])
);
defparam \CPWMO0_7_1[12] .INIT=8'hCA;
// @29:7782
  CFG3 \CPWMO0_7_2[13]  (
	.A(popfeedthru_unused_11),
	.B(CPWMO0_7_1_Z[13]),
	.C(period_reg[13]),
	.Y(CPWMO0_7_2_Z[13])
);
defparam \CPWMO0_7_2[13] .INIT=8'hE4;
// @29:7782
  CFG3 \CPWMO0_7_1[13]  (
	.A(prescale_reg[13]),
	.B(popfeedthru_unused_10),
	.C(popfeedthru_unused_11),
	.Y(CPWMO0_7_1_Z[13])
);
defparam \CPWMO0_7_1[13] .INIT=8'hCA;
  CFG3 \CPWMO0_7_i_m2_2_RNI6RDF[1]  (
	.A(CPWMO0_7_i_m2_2_Z[1]),
	.B(popfeedthru_unused_9),
	.C(CPWMO0_7_i_m2_1_0_wmux_0_Y[1]),
	.Y(N_559)
);
defparam \CPWMO0_7_i_m2_2_RNI6RDF[1] .INIT=8'hE2;
// @29:7782
  CFG3 \CPWMO0_7_i_m2_2[1]  (
	.A(popfeedthru_unused_11),
	.B(CPWMO0_7_i_m2_1_Z[1]),
	.C(period_reg[1]),
	.Y(CPWMO0_7_i_m2_2_Z[1])
);
defparam \CPWMO0_7_i_m2_2[1] .INIT=8'hE4;
// @29:7782
  CFG3 \CPWMO0_7_i_m2_1[1]  (
	.A(prescale_reg[1]),
	.B(popfeedthru_unused_10),
	.C(popfeedthru_unused_11),
	.Y(CPWMO0_7_i_m2_1_Z[1])
);
defparam \CPWMO0_7_i_m2_1[1] .INIT=8'hCA;
  CFG3 \CPWMO0_7_i_m2_2_RNI8TDF[2]  (
	.A(CPWMO0_7_i_m2_2_Z[2]),
	.B(popfeedthru_unused_9),
	.C(CPWMO0_7_i_m2_1_0_wmux_0_Y[2]),
	.Y(N_558)
);
defparam \CPWMO0_7_i_m2_2_RNI8TDF[2] .INIT=8'hE2;
// @29:7782
  CFG3 \CPWMO0_7_i_m2_2[2]  (
	.A(popfeedthru_unused_11),
	.B(CPWMO0_7_i_m2_1_Z[2]),
	.C(period_reg[2]),
	.Y(CPWMO0_7_i_m2_2_Z[2])
);
defparam \CPWMO0_7_i_m2_2[2] .INIT=8'hE4;
// @29:7782
  CFG3 \CPWMO0_7_i_m2_1[2]  (
	.A(prescale_reg[2]),
	.B(popfeedthru_unused_10),
	.C(popfeedthru_unused_11),
	.Y(CPWMO0_7_i_m2_1_Z[2])
);
defparam \CPWMO0_7_i_m2_1[2] .INIT=8'hCA;
// @29:7782
  CFG2 \CPWMO0_6_a0_2[0]  (
	.A(popfeedthru_unused_10),
	.B(popfeedthru_unused_9),
	.Y(CPWMO0_6_a0_2_0)
);
defparam \CPWMO0_6_a0_2[0] .INIT=4'h2;
// @29:1354
  CFG2 prescale_reg6 (
	.A(CPWMlIlI_lcry),
	.B(un1_period_cnt),
	.Y(prescale_reg6_Z)
);
defparam prescale_reg6.INIT=4'h1;
// @29:720
  CFG4 CPWMllOI_0_sqmuxa_3 (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[7]),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[5]),
	.C(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[6]),
	.D(popfeedthru_unused_9),
	.Y(CPWMllOI_0_sqmuxa_3_Z)
);
defparam CPWMllOI_0_sqmuxa_3.INIT=16'h0080;
// @29:7780
  CFG4 CPWMIIOI_1_sqmuxa_1_0 (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[7]),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[5]),
	.C(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[6]),
	.D(popfeedthru_unused_11),
	.Y(CPWMIIOI_1_sqmuxa_1_0_1z)
);
defparam CPWMIIOI_1_sqmuxa_1_0.INIT=16'h0001;
// @29:7780
  CFG4 CPWMIlOI_1_sqmuxa_1_4 (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[7]),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[5]),
	.C(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[6]),
	.D(popfeedthru_unused_11),
	.Y(CPWMIlOI_1_sqmuxa_1_4_Z)
);
defparam CPWMIlOI_1_sqmuxa_1_4.INIT=16'h0100;
// @29:415
  CFG3 CPWMlOOI12 (
	.A(popfeedthru_unused_8),
	.B(CoreAPB3_0_APBmslave0_PSELx),
	.C(popfeedthru_unused),
	.Y(CPWMlOOI12_Z)
);
defparam CPWMlOOI12.INIT=8'h80;
// @29:1657
  CFG4 \CPWMO0_6_a0_2_RNIB6FQ[0]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[7]),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[5]),
	.C(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[6]),
	.D(CPWMO0_6_a0_2_0),
	.Y(CPWMO0_sn_N_17)
);
defparam \CPWMO0_6_a0_2_RNIB6FQ[0] .INIT=16'h0001;
// @29:7780
  CFG3 CPWMIIOI_1_sqmuxa (
	.A(CPWMIIOI_1_sqmuxa_1_0_1z),
	.B(CPWMlOOI12_Z),
	.C(CPWMO0_6_a0_2_0),
	.Y(CPWMIIOI_1_sqmuxa_Z)
);
defparam CPWMIIOI_1_sqmuxa.INIT=8'h80;
// @29:720
  CFG4 CPWMllOI_0_sqmuxa (
	.A(popfeedthru_unused_10),
	.B(popfeedthru_unused_11),
	.C(CPWMllOI_0_sqmuxa_3_Z),
	.D(CPWMlOOI12_Z),
	.Y(CPWMllOI_0_sqmuxa_Z)
);
defparam CPWMllOI_0_sqmuxa.INIT=16'h4000;
// @29:7780
  CFG4 CPWMOlOI_0_sqmuxa (
	.A(popfeedthru_unused_10),
	.B(popfeedthru_unused_9),
	.C(CPWMlOOI12_Z),
	.D(CPWMIIOI_1_sqmuxa_1_0_1z),
	.Y(CPWMOlOI_0_sqmuxa_Z)
);
defparam CPWMOlOI_0_sqmuxa.INIT=16'h8000;
// @29:7780
  CFG4 CPWMOlOI_0_sqmuxa_1 (
	.A(popfeedthru_unused_10),
	.B(popfeedthru_unused_9),
	.C(CPWMlOOI12_Z),
	.D(CPWMIIOI_1_sqmuxa_1_0_1z),
	.Y(CPWMOlOI_0_sqmuxa_1_Z)
);
defparam CPWMOlOI_0_sqmuxa_1.INIT=16'h4000;
// @29:7780
  CFG4 CPWMlOOI_0_sqmuxa (
	.A(popfeedthru_unused_10),
	.B(popfeedthru_unused_9),
	.C(CPWMlOOI12_Z),
	.D(CPWMIIOI_1_sqmuxa_1_0_1z),
	.Y(CPWMlOOI_0_sqmuxa_Z)
);
defparam CPWMlOOI_0_sqmuxa.INIT=16'h1000;
// @29:7780
  CFG4 CPWMIlOI_1_sqmuxa (
	.A(popfeedthru_unused_10),
	.B(popfeedthru_unused_9),
	.C(CPWMlOOI12_Z),
	.D(CPWMIlOI_1_sqmuxa_1_4_Z),
	.Y(CPWMIlOI_1_sqmuxa_Z)
);
defparam CPWMIlOI_1_sqmuxa.INIT=16'h8000;
// @29:7780
  CFG4 CPWMIlOI_1_sqmuxa_1 (
	.A(popfeedthru_unused_10),
	.B(popfeedthru_unused_9),
	.C(CPWMlOOI12_Z),
	.D(CPWMIlOI_1_sqmuxa_1_4_Z),
	.Y(CPWMIlOI_1_sqmuxa_1_Z)
);
defparam CPWMIlOI_1_sqmuxa_1.INIT=16'h4000;
// @29:7780
  CFG4 CPWMOIOI_1_sqmuxa (
	.A(popfeedthru_unused_10),
	.B(popfeedthru_unused_9),
	.C(CPWMlOOI12_Z),
	.D(CPWMIlOI_1_sqmuxa_1_4_Z),
	.Y(CPWMOIOI_1_sqmuxa_Z)
);
defparam CPWMOIOI_1_sqmuxa.INIT=16'h1000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* reg_if_Z5_layer0 */

module timebase_16s (
  AMBA_SLAVE_0_3_PRDATAS4_m_0,
  lsram_width16_PRDATA_0,
  PRDATA_reg_0,
  AMBA_SLAVE_0_PRDATAS1_m_0,
  PSELSBUS,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA_0,
  CoreAPB3_0_APBmslave0_PRDATA_m_0,
  CPWMO0_7_2,
  CPWMO0_7_1_0_wmux_0_Y,
  prescale_reg,
  period_reg,
  period_cnt,
  PRDATA4,
  iPRDATA30,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx,
  CPWMO0_sn_N_17,
  popfeedthru_unused_9,
  CPWMlIlI_lcry,
  EvalSandbox_MSS_0_FIC_0_CLK,
  MSS_HPMS_READY_int_arst
)
;
output AMBA_SLAVE_0_3_PRDATAS4_m_0 ;
input lsram_width16_PRDATA_0 ;
input PRDATA_reg_0 ;
output AMBA_SLAVE_0_PRDATAS1_m_0 ;
input [1:0] PSELSBUS ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA_0 ;
output [11:7] CoreAPB3_0_APBmslave0_PRDATA_m_0 ;
input [11:7] CPWMO0_7_2 ;
input [11:7] CPWMO0_7_1_0_wmux_0_Y ;
input [15:0] prescale_reg ;
input [15:0] period_reg ;
output [15:0] period_cnt ;
input PRDATA4 ;
input iPRDATA30 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx ;
input CPWMO0_sn_N_17 ;
input popfeedthru_unused_9 ;
output CPWMlIlI_lcry ;
input EvalSandbox_MSS_0_FIC_0_CLK ;
input MSS_HPMS_READY_int_arst ;
wire AMBA_SLAVE_0_3_PRDATAS4_m_0 ;
wire lsram_width16_PRDATA_0 ;
wire PRDATA_reg_0 ;
wire AMBA_SLAVE_0_PRDATAS1_m_0 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA_0 ;
wire PRDATA4 ;
wire iPRDATA30 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx ;
wire CPWMO0_sn_N_17 ;
wire popfeedthru_unused_9 ;
wire CPWMlIlI_lcry ;
wire EvalSandbox_MSS_0_FIC_0_CLK ;
wire MSS_HPMS_READY_int_arst ;
wire [15:0] CPWMlIlI_Z;
wire [15:15] CPWMlIlI_s_Z;
wire [14:0] CPWMlIlI_s;
wire [15:15] period_cnt_s_Z;
wire [14:0] period_cnt_s;
wire [0:0] period_cnt_cry_cy_S;
wire [0:0] period_cnt_cry_cy_Y;
wire [14:0] period_cnt_cry_Z;
wire [14:0] period_cnt_cry_Y;
wire [15:15] period_cnt_s_FCO;
wire [15:15] period_cnt_s_Y;
wire [7:0] un1_prescale_reg_0_data_tmp;
wire [14:0] CPWMlIlI_cry_Z;
wire [14:0] CPWMlIlI_cry_Y;
wire [15:15] CPWMlIlI_s_FCO;
wire [15:15] CPWMlIlI_s_Y;
wire VCC ;
wire GND ;
wire period_cnte ;
wire period_cnt_cry_cy ;
wire un1_period_cnt_cry_15_Z ;
wire un1_period_cnt_cry_0_Z ;
wire un1_period_cnt_cry_0_S ;
wire un1_period_cnt_cry_0_Y ;
wire un1_period_cnt_cry_1_Z ;
wire un1_period_cnt_cry_1_S ;
wire un1_period_cnt_cry_1_Y ;
wire un1_period_cnt_cry_2_Z ;
wire un1_period_cnt_cry_2_S ;
wire un1_period_cnt_cry_2_Y ;
wire un1_period_cnt_cry_3_Z ;
wire un1_period_cnt_cry_3_S ;
wire un1_period_cnt_cry_3_Y ;
wire un1_period_cnt_cry_4_Z ;
wire un1_period_cnt_cry_4_S ;
wire un1_period_cnt_cry_4_Y ;
wire un1_period_cnt_cry_5_Z ;
wire un1_period_cnt_cry_5_S ;
wire un1_period_cnt_cry_5_Y ;
wire un1_period_cnt_cry_6_Z ;
wire un1_period_cnt_cry_6_S ;
wire un1_period_cnt_cry_6_Y ;
wire un1_period_cnt_cry_7_Z ;
wire un1_period_cnt_cry_7_S ;
wire un1_period_cnt_cry_7_Y ;
wire un1_period_cnt_cry_8_Z ;
wire un1_period_cnt_cry_8_S ;
wire un1_period_cnt_cry_8_Y ;
wire un1_period_cnt_cry_9_Z ;
wire un1_period_cnt_cry_9_S ;
wire un1_period_cnt_cry_9_Y ;
wire un1_period_cnt_cry_10_Z ;
wire un1_period_cnt_cry_10_S ;
wire un1_period_cnt_cry_10_Y ;
wire un1_period_cnt_cry_11_Z ;
wire un1_period_cnt_cry_11_S ;
wire un1_period_cnt_cry_11_Y ;
wire un1_period_cnt_cry_12_Z ;
wire un1_period_cnt_cry_12_S ;
wire un1_period_cnt_cry_12_Y ;
wire un1_period_cnt_cry_13_Z ;
wire un1_period_cnt_cry_13_S ;
wire un1_period_cnt_cry_13_Y ;
wire un1_period_cnt_cry_14_Z ;
wire un1_period_cnt_cry_14_S ;
wire un1_period_cnt_cry_14_Y ;
wire un1_period_cnt_cry_15_S ;
wire un1_period_cnt_cry_15_Y ;
wire un1_CPWMlIlI_cry_0_Z ;
wire un1_CPWMlIlI_cry_0_S ;
wire un1_CPWMlIlI_cry_0_Y ;
wire un1_CPWMlIlI_cry_1_Z ;
wire un1_CPWMlIlI_cry_1_S ;
wire un1_CPWMlIlI_cry_1_Y ;
wire un1_CPWMlIlI_cry_2_Z ;
wire un1_CPWMlIlI_cry_2_S ;
wire un1_CPWMlIlI_cry_2_Y ;
wire un1_CPWMlIlI_cry_3_Z ;
wire un1_CPWMlIlI_cry_3_S ;
wire un1_CPWMlIlI_cry_3_Y ;
wire un1_CPWMlIlI_cry_4_Z ;
wire un1_CPWMlIlI_cry_4_S ;
wire un1_CPWMlIlI_cry_4_Y ;
wire un1_CPWMlIlI_cry_5_Z ;
wire un1_CPWMlIlI_cry_5_S ;
wire un1_CPWMlIlI_cry_5_Y ;
wire un1_CPWMlIlI_cry_6_Z ;
wire un1_CPWMlIlI_cry_6_S ;
wire un1_CPWMlIlI_cry_6_Y ;
wire un1_CPWMlIlI_cry_7_Z ;
wire un1_CPWMlIlI_cry_7_S ;
wire un1_CPWMlIlI_cry_7_Y ;
wire un1_CPWMlIlI_cry_8_Z ;
wire un1_CPWMlIlI_cry_8_S ;
wire un1_CPWMlIlI_cry_8_Y ;
wire un1_CPWMlIlI_cry_9_Z ;
wire un1_CPWMlIlI_cry_9_S ;
wire un1_CPWMlIlI_cry_9_Y ;
wire un1_CPWMlIlI_cry_10_Z ;
wire un1_CPWMlIlI_cry_10_S ;
wire un1_CPWMlIlI_cry_10_Y ;
wire un1_CPWMlIlI_cry_11_Z ;
wire un1_CPWMlIlI_cry_11_S ;
wire un1_CPWMlIlI_cry_11_Y ;
wire un1_CPWMlIlI_cry_12_Z ;
wire un1_CPWMlIlI_cry_12_S ;
wire un1_CPWMlIlI_cry_12_Y ;
wire un1_CPWMlIlI_cry_13_Z ;
wire un1_CPWMlIlI_cry_13_S ;
wire un1_CPWMlIlI_cry_13_Y ;
wire un1_CPWMlIlI_cry_14_Z ;
wire un1_CPWMlIlI_cry_14_S ;
wire un1_CPWMlIlI_cry_14_Y ;
wire un1_CPWMlIlI_cry_15_S ;
wire un1_CPWMlIlI_cry_15_Y ;
wire un1_prescale_reg_0_I_1_S ;
wire un1_prescale_reg_0_I_1_Y ;
wire un1_prescale_reg_0_I_9_S ;
wire un1_prescale_reg_0_I_9_Y ;
wire un1_prescale_reg_0_I_15_S ;
wire un1_prescale_reg_0_I_15_Y ;
wire un1_prescale_reg_0_I_27_S ;
wire un1_prescale_reg_0_I_27_Y ;
wire un1_prescale_reg_0_I_45_S ;
wire un1_prescale_reg_0_I_45_Y ;
wire un1_prescale_reg_0_I_33_S ;
wire un1_prescale_reg_0_I_33_Y ;
wire un1_prescale_reg_0_I_39_S ;
wire un1_prescale_reg_0_I_39_Y ;
wire un1_prescale_reg_0_I_21_S ;
wire un1_prescale_reg_0_I_21_Y ;
wire CPWMlIlI_s_350_FCO ;
wire CPWMlIlI_s_350_S ;
wire CPWMlIlI_s_350_Y ;
// @30:81
  SLE \CPWMlIlI[15]  (
	.Q(CPWMlIlI_Z[15]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMlIlI_s_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:81
  SLE \CPWMlIlI[14]  (
	.Q(CPWMlIlI_Z[14]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMlIlI_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:81
  SLE \CPWMlIlI[13]  (
	.Q(CPWMlIlI_Z[13]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMlIlI_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:81
  SLE \CPWMlIlI[12]  (
	.Q(CPWMlIlI_Z[12]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMlIlI_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:81
  SLE \CPWMlIlI[11]  (
	.Q(CPWMlIlI_Z[11]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMlIlI_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:81
  SLE \CPWMlIlI[10]  (
	.Q(CPWMlIlI_Z[10]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMlIlI_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:81
  SLE \CPWMlIlI[9]  (
	.Q(CPWMlIlI_Z[9]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMlIlI_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:81
  SLE \CPWMlIlI[8]  (
	.Q(CPWMlIlI_Z[8]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMlIlI_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:81
  SLE \CPWMlIlI[7]  (
	.Q(CPWMlIlI_Z[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMlIlI_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:81
  SLE \CPWMlIlI[6]  (
	.Q(CPWMlIlI_Z[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMlIlI_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:81
  SLE \CPWMlIlI[5]  (
	.Q(CPWMlIlI_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMlIlI_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:81
  SLE \CPWMlIlI[4]  (
	.Q(CPWMlIlI_Z[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMlIlI_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:81
  SLE \CPWMlIlI[3]  (
	.Q(CPWMlIlI_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMlIlI_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:81
  SLE \CPWMlIlI[2]  (
	.Q(CPWMlIlI_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMlIlI_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:81
  SLE \CPWMlIlI[1]  (
	.Q(CPWMlIlI_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMlIlI_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:81
  SLE \CPWMlIlI[0]  (
	.Q(CPWMlIlI_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMlIlI_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:127
  SLE \period_cnt_Z[15]  (
	.Q(period_cnt[15]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(period_cnt_s_Z[15]),
	.EN(period_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:127
  SLE \period_cnt_Z[14]  (
	.Q(period_cnt[14]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(period_cnt_s[14]),
	.EN(period_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:127
  SLE \period_cnt_Z[13]  (
	.Q(period_cnt[13]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(period_cnt_s[13]),
	.EN(period_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:127
  SLE \period_cnt_Z[12]  (
	.Q(period_cnt[12]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(period_cnt_s[12]),
	.EN(period_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:127
  SLE \period_cnt_Z[11]  (
	.Q(period_cnt[11]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(period_cnt_s[11]),
	.EN(period_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:127
  SLE \period_cnt_Z[10]  (
	.Q(period_cnt[10]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(period_cnt_s[10]),
	.EN(period_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:127
  SLE \period_cnt_Z[9]  (
	.Q(period_cnt[9]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(period_cnt_s[9]),
	.EN(period_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:127
  SLE \period_cnt_Z[8]  (
	.Q(period_cnt[8]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(period_cnt_s[8]),
	.EN(period_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:127
  SLE \period_cnt_Z[7]  (
	.Q(period_cnt[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(period_cnt_s[7]),
	.EN(period_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:127
  SLE \period_cnt_Z[6]  (
	.Q(period_cnt[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(period_cnt_s[6]),
	.EN(period_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:127
  SLE \period_cnt_Z[5]  (
	.Q(period_cnt[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(period_cnt_s[5]),
	.EN(period_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:127
  SLE \period_cnt_Z[4]  (
	.Q(period_cnt[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(period_cnt_s[4]),
	.EN(period_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:127
  SLE \period_cnt_Z[3]  (
	.Q(period_cnt[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(period_cnt_s[3]),
	.EN(period_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:127
  SLE \period_cnt_Z[2]  (
	.Q(period_cnt[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(period_cnt_s[2]),
	.EN(period_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:127
  SLE \period_cnt_Z[1]  (
	.Q(period_cnt[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(period_cnt_s[1]),
	.EN(period_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:127
  SLE \period_cnt_Z[0]  (
	.Q(period_cnt[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(period_cnt_s[0]),
	.EN(period_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:127
  ARI1 \period_cnt_cry_cy[0]  (
	.FCO(period_cnt_cry_cy),
	.S(period_cnt_cry_cy_S[0]),
	.Y(period_cnt_cry_cy_Y[0]),
	.B(CPWMlIlI_lcry),
	.C(un1_period_cnt_cry_15_Z),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \period_cnt_cry_cy[0] .INIT=20'h4EE00;
// @30:127
  ARI1 \period_cnt_cry[0]  (
	.FCO(period_cnt_cry_Z[0]),
	.S(period_cnt_s[0]),
	.Y(period_cnt_cry_Y[0]),
	.B(period_cnt[0]),
	.C(un1_period_cnt_cry_15_Z),
	.D(CPWMlIlI_lcry),
	.A(VCC),
	.FCI(period_cnt_cry_cy)
);
defparam \period_cnt_cry[0] .INIT=20'h4A800;
// @30:127
  ARI1 \period_cnt_cry[1]  (
	.FCO(period_cnt_cry_Z[1]),
	.S(period_cnt_s[1]),
	.Y(period_cnt_cry_Y[1]),
	.B(period_cnt_cry_cy_Y[0]),
	.C(period_cnt[1]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_cry_Z[0])
);
defparam \period_cnt_cry[1] .INIT=20'h48800;
// @30:127
  ARI1 \period_cnt_cry[2]  (
	.FCO(period_cnt_cry_Z[2]),
	.S(period_cnt_s[2]),
	.Y(period_cnt_cry_Y[2]),
	.B(period_cnt_cry_cy_Y[0]),
	.C(period_cnt[2]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_cry_Z[1])
);
defparam \period_cnt_cry[2] .INIT=20'h48800;
// @30:127
  ARI1 \period_cnt_cry[3]  (
	.FCO(period_cnt_cry_Z[3]),
	.S(period_cnt_s[3]),
	.Y(period_cnt_cry_Y[3]),
	.B(period_cnt_cry_cy_Y[0]),
	.C(period_cnt[3]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_cry_Z[2])
);
defparam \period_cnt_cry[3] .INIT=20'h48800;
// @30:127
  ARI1 \period_cnt_cry[4]  (
	.FCO(period_cnt_cry_Z[4]),
	.S(period_cnt_s[4]),
	.Y(period_cnt_cry_Y[4]),
	.B(period_cnt_cry_cy_Y[0]),
	.C(period_cnt[4]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_cry_Z[3])
);
defparam \period_cnt_cry[4] .INIT=20'h48800;
// @30:127
  ARI1 \period_cnt_cry[5]  (
	.FCO(period_cnt_cry_Z[5]),
	.S(period_cnt_s[5]),
	.Y(period_cnt_cry_Y[5]),
	.B(period_cnt_cry_cy_Y[0]),
	.C(period_cnt[5]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_cry_Z[4])
);
defparam \period_cnt_cry[5] .INIT=20'h48800;
// @30:127
  ARI1 \period_cnt_cry[6]  (
	.FCO(period_cnt_cry_Z[6]),
	.S(period_cnt_s[6]),
	.Y(period_cnt_cry_Y[6]),
	.B(period_cnt_cry_cy_Y[0]),
	.C(period_cnt[6]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_cry_Z[5])
);
defparam \period_cnt_cry[6] .INIT=20'h48800;
// @30:127
  ARI1 \period_cnt_cry[7]  (
	.FCO(period_cnt_cry_Z[7]),
	.S(period_cnt_s[7]),
	.Y(period_cnt_cry_Y[7]),
	.B(period_cnt_cry_cy_Y[0]),
	.C(period_cnt[7]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_cry_Z[6])
);
defparam \period_cnt_cry[7] .INIT=20'h48800;
// @30:127
  ARI1 \period_cnt_cry[8]  (
	.FCO(period_cnt_cry_Z[8]),
	.S(period_cnt_s[8]),
	.Y(period_cnt_cry_Y[8]),
	.B(period_cnt_cry_cy_Y[0]),
	.C(period_cnt[8]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_cry_Z[7])
);
defparam \period_cnt_cry[8] .INIT=20'h48800;
// @30:127
  ARI1 \period_cnt_cry[9]  (
	.FCO(period_cnt_cry_Z[9]),
	.S(period_cnt_s[9]),
	.Y(period_cnt_cry_Y[9]),
	.B(period_cnt_cry_cy_Y[0]),
	.C(period_cnt[9]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_cry_Z[8])
);
defparam \period_cnt_cry[9] .INIT=20'h48800;
// @30:127
  ARI1 \period_cnt_cry[10]  (
	.FCO(period_cnt_cry_Z[10]),
	.S(period_cnt_s[10]),
	.Y(period_cnt_cry_Y[10]),
	.B(period_cnt_cry_cy_Y[0]),
	.C(period_cnt[10]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_cry_Z[9])
);
defparam \period_cnt_cry[10] .INIT=20'h48800;
// @30:127
  ARI1 \period_cnt_cry[11]  (
	.FCO(period_cnt_cry_Z[11]),
	.S(period_cnt_s[11]),
	.Y(period_cnt_cry_Y[11]),
	.B(period_cnt_cry_cy_Y[0]),
	.C(period_cnt[11]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_cry_Z[10])
);
defparam \period_cnt_cry[11] .INIT=20'h48800;
// @30:127
  ARI1 \period_cnt_cry[12]  (
	.FCO(period_cnt_cry_Z[12]),
	.S(period_cnt_s[12]),
	.Y(period_cnt_cry_Y[12]),
	.B(period_cnt_cry_cy_Y[0]),
	.C(period_cnt[12]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_cry_Z[11])
);
defparam \period_cnt_cry[12] .INIT=20'h48800;
// @30:127
  ARI1 \period_cnt_cry[13]  (
	.FCO(period_cnt_cry_Z[13]),
	.S(period_cnt_s[13]),
	.Y(period_cnt_cry_Y[13]),
	.B(period_cnt_cry_cy_Y[0]),
	.C(period_cnt[13]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_cry_Z[12])
);
defparam \period_cnt_cry[13] .INIT=20'h48800;
// @30:127
  ARI1 \period_cnt_s[15]  (
	.FCO(period_cnt_s_FCO[15]),
	.S(period_cnt_s_Z[15]),
	.Y(period_cnt_s_Y[15]),
	.B(period_cnt_cry_cy_Y[0]),
	.C(period_cnt[15]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_cry_Z[14])
);
defparam \period_cnt_s[15] .INIT=20'h48800;
// @30:127
  ARI1 \period_cnt_cry[14]  (
	.FCO(period_cnt_cry_Z[14]),
	.S(period_cnt_s[14]),
	.Y(period_cnt_cry_Y[14]),
	.B(period_cnt_cry_cy_Y[0]),
	.C(period_cnt[14]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_cry_Z[13])
);
defparam \period_cnt_cry[14] .INIT=20'h48800;
// @30:153
  ARI1 un1_period_cnt_cry_0 (
	.FCO(un1_period_cnt_cry_0_Z),
	.S(un1_period_cnt_cry_0_S),
	.Y(un1_period_cnt_cry_0_Y),
	.B(period_cnt[0]),
	.C(GND),
	.D(GND),
	.A(period_reg[0]),
	.FCI(GND)
);
defparam un1_period_cnt_cry_0.INIT=20'h5AA55;
// @30:153
  ARI1 un1_period_cnt_cry_1 (
	.FCO(un1_period_cnt_cry_1_Z),
	.S(un1_period_cnt_cry_1_S),
	.Y(un1_period_cnt_cry_1_Y),
	.B(period_cnt[1]),
	.C(GND),
	.D(GND),
	.A(period_reg[1]),
	.FCI(un1_period_cnt_cry_0_Z)
);
defparam un1_period_cnt_cry_1.INIT=20'h5AA55;
// @30:153
  ARI1 un1_period_cnt_cry_2 (
	.FCO(un1_period_cnt_cry_2_Z),
	.S(un1_period_cnt_cry_2_S),
	.Y(un1_period_cnt_cry_2_Y),
	.B(period_cnt[2]),
	.C(GND),
	.D(GND),
	.A(period_reg[2]),
	.FCI(un1_period_cnt_cry_1_Z)
);
defparam un1_period_cnt_cry_2.INIT=20'h5AA55;
// @30:153
  ARI1 un1_period_cnt_cry_3 (
	.FCO(un1_period_cnt_cry_3_Z),
	.S(un1_period_cnt_cry_3_S),
	.Y(un1_period_cnt_cry_3_Y),
	.B(period_cnt[3]),
	.C(GND),
	.D(GND),
	.A(period_reg[3]),
	.FCI(un1_period_cnt_cry_2_Z)
);
defparam un1_period_cnt_cry_3.INIT=20'h5AA55;
// @30:153
  ARI1 un1_period_cnt_cry_4 (
	.FCO(un1_period_cnt_cry_4_Z),
	.S(un1_period_cnt_cry_4_S),
	.Y(un1_period_cnt_cry_4_Y),
	.B(period_cnt[4]),
	.C(GND),
	.D(GND),
	.A(period_reg[4]),
	.FCI(un1_period_cnt_cry_3_Z)
);
defparam un1_period_cnt_cry_4.INIT=20'h5AA55;
// @30:153
  ARI1 un1_period_cnt_cry_5 (
	.FCO(un1_period_cnt_cry_5_Z),
	.S(un1_period_cnt_cry_5_S),
	.Y(un1_period_cnt_cry_5_Y),
	.B(period_cnt[5]),
	.C(GND),
	.D(GND),
	.A(period_reg[5]),
	.FCI(un1_period_cnt_cry_4_Z)
);
defparam un1_period_cnt_cry_5.INIT=20'h5AA55;
// @30:153
  ARI1 un1_period_cnt_cry_6 (
	.FCO(un1_period_cnt_cry_6_Z),
	.S(un1_period_cnt_cry_6_S),
	.Y(un1_period_cnt_cry_6_Y),
	.B(period_cnt[6]),
	.C(GND),
	.D(GND),
	.A(period_reg[6]),
	.FCI(un1_period_cnt_cry_5_Z)
);
defparam un1_period_cnt_cry_6.INIT=20'h5AA55;
// @30:153
  ARI1 un1_period_cnt_cry_7 (
	.FCO(un1_period_cnt_cry_7_Z),
	.S(un1_period_cnt_cry_7_S),
	.Y(un1_period_cnt_cry_7_Y),
	.B(period_cnt[7]),
	.C(GND),
	.D(GND),
	.A(period_reg[7]),
	.FCI(un1_period_cnt_cry_6_Z)
);
defparam un1_period_cnt_cry_7.INIT=20'h5AA55;
// @30:153
  ARI1 un1_period_cnt_cry_8 (
	.FCO(un1_period_cnt_cry_8_Z),
	.S(un1_period_cnt_cry_8_S),
	.Y(un1_period_cnt_cry_8_Y),
	.B(period_cnt[8]),
	.C(GND),
	.D(GND),
	.A(period_reg[8]),
	.FCI(un1_period_cnt_cry_7_Z)
);
defparam un1_period_cnt_cry_8.INIT=20'h5AA55;
// @30:153
  ARI1 un1_period_cnt_cry_9 (
	.FCO(un1_period_cnt_cry_9_Z),
	.S(un1_period_cnt_cry_9_S),
	.Y(un1_period_cnt_cry_9_Y),
	.B(period_cnt[9]),
	.C(GND),
	.D(GND),
	.A(period_reg[9]),
	.FCI(un1_period_cnt_cry_8_Z)
);
defparam un1_period_cnt_cry_9.INIT=20'h5AA55;
// @30:153
  ARI1 un1_period_cnt_cry_10 (
	.FCO(un1_period_cnt_cry_10_Z),
	.S(un1_period_cnt_cry_10_S),
	.Y(un1_period_cnt_cry_10_Y),
	.B(period_cnt[10]),
	.C(GND),
	.D(GND),
	.A(period_reg[10]),
	.FCI(un1_period_cnt_cry_9_Z)
);
defparam un1_period_cnt_cry_10.INIT=20'h5AA55;
// @30:153
  ARI1 un1_period_cnt_cry_11 (
	.FCO(un1_period_cnt_cry_11_Z),
	.S(un1_period_cnt_cry_11_S),
	.Y(un1_period_cnt_cry_11_Y),
	.B(period_cnt[11]),
	.C(GND),
	.D(GND),
	.A(period_reg[11]),
	.FCI(un1_period_cnt_cry_10_Z)
);
defparam un1_period_cnt_cry_11.INIT=20'h5AA55;
// @30:153
  ARI1 un1_period_cnt_cry_12 (
	.FCO(un1_period_cnt_cry_12_Z),
	.S(un1_period_cnt_cry_12_S),
	.Y(un1_period_cnt_cry_12_Y),
	.B(period_cnt[12]),
	.C(GND),
	.D(GND),
	.A(period_reg[12]),
	.FCI(un1_period_cnt_cry_11_Z)
);
defparam un1_period_cnt_cry_12.INIT=20'h5AA55;
// @30:153
  ARI1 un1_period_cnt_cry_13 (
	.FCO(un1_period_cnt_cry_13_Z),
	.S(un1_period_cnt_cry_13_S),
	.Y(un1_period_cnt_cry_13_Y),
	.B(period_cnt[13]),
	.C(GND),
	.D(GND),
	.A(period_reg[13]),
	.FCI(un1_period_cnt_cry_12_Z)
);
defparam un1_period_cnt_cry_13.INIT=20'h5AA55;
// @30:153
  ARI1 un1_period_cnt_cry_14 (
	.FCO(un1_period_cnt_cry_14_Z),
	.S(un1_period_cnt_cry_14_S),
	.Y(un1_period_cnt_cry_14_Y),
	.B(period_cnt[14]),
	.C(GND),
	.D(GND),
	.A(period_reg[14]),
	.FCI(un1_period_cnt_cry_13_Z)
);
defparam un1_period_cnt_cry_14.INIT=20'h5AA55;
// @30:153
  ARI1 un1_period_cnt_cry_15 (
	.FCO(un1_period_cnt_cry_15_Z),
	.S(un1_period_cnt_cry_15_S),
	.Y(un1_period_cnt_cry_15_Y),
	.B(period_cnt[15]),
	.C(GND),
	.D(GND),
	.A(period_reg[15]),
	.FCI(un1_period_cnt_cry_14_Z)
);
defparam un1_period_cnt_cry_15.INIT=20'h5AA55;
// @30:106
  ARI1 un1_CPWMlIlI_cry_0 (
	.FCO(un1_CPWMlIlI_cry_0_Z),
	.S(un1_CPWMlIlI_cry_0_S),
	.Y(un1_CPWMlIlI_cry_0_Y),
	.B(CPWMlIlI_Z[0]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[0]),
	.FCI(GND)
);
defparam un1_CPWMlIlI_cry_0.INIT=20'h5AA55;
// @30:106
  ARI1 un1_CPWMlIlI_cry_1 (
	.FCO(un1_CPWMlIlI_cry_1_Z),
	.S(un1_CPWMlIlI_cry_1_S),
	.Y(un1_CPWMlIlI_cry_1_Y),
	.B(CPWMlIlI_Z[1]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[1]),
	.FCI(un1_CPWMlIlI_cry_0_Z)
);
defparam un1_CPWMlIlI_cry_1.INIT=20'h5AA55;
// @30:106
  ARI1 un1_CPWMlIlI_cry_2 (
	.FCO(un1_CPWMlIlI_cry_2_Z),
	.S(un1_CPWMlIlI_cry_2_S),
	.Y(un1_CPWMlIlI_cry_2_Y),
	.B(CPWMlIlI_Z[2]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[2]),
	.FCI(un1_CPWMlIlI_cry_1_Z)
);
defparam un1_CPWMlIlI_cry_2.INIT=20'h5AA55;
// @30:106
  ARI1 un1_CPWMlIlI_cry_3 (
	.FCO(un1_CPWMlIlI_cry_3_Z),
	.S(un1_CPWMlIlI_cry_3_S),
	.Y(un1_CPWMlIlI_cry_3_Y),
	.B(CPWMlIlI_Z[3]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[3]),
	.FCI(un1_CPWMlIlI_cry_2_Z)
);
defparam un1_CPWMlIlI_cry_3.INIT=20'h5AA55;
// @30:106
  ARI1 un1_CPWMlIlI_cry_4 (
	.FCO(un1_CPWMlIlI_cry_4_Z),
	.S(un1_CPWMlIlI_cry_4_S),
	.Y(un1_CPWMlIlI_cry_4_Y),
	.B(CPWMlIlI_Z[4]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[4]),
	.FCI(un1_CPWMlIlI_cry_3_Z)
);
defparam un1_CPWMlIlI_cry_4.INIT=20'h5AA55;
// @30:106
  ARI1 un1_CPWMlIlI_cry_5 (
	.FCO(un1_CPWMlIlI_cry_5_Z),
	.S(un1_CPWMlIlI_cry_5_S),
	.Y(un1_CPWMlIlI_cry_5_Y),
	.B(CPWMlIlI_Z[5]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[5]),
	.FCI(un1_CPWMlIlI_cry_4_Z)
);
defparam un1_CPWMlIlI_cry_5.INIT=20'h5AA55;
// @30:106
  ARI1 un1_CPWMlIlI_cry_6 (
	.FCO(un1_CPWMlIlI_cry_6_Z),
	.S(un1_CPWMlIlI_cry_6_S),
	.Y(un1_CPWMlIlI_cry_6_Y),
	.B(CPWMlIlI_Z[6]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[6]),
	.FCI(un1_CPWMlIlI_cry_5_Z)
);
defparam un1_CPWMlIlI_cry_6.INIT=20'h5AA55;
// @30:106
  ARI1 un1_CPWMlIlI_cry_7 (
	.FCO(un1_CPWMlIlI_cry_7_Z),
	.S(un1_CPWMlIlI_cry_7_S),
	.Y(un1_CPWMlIlI_cry_7_Y),
	.B(CPWMlIlI_Z[7]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[7]),
	.FCI(un1_CPWMlIlI_cry_6_Z)
);
defparam un1_CPWMlIlI_cry_7.INIT=20'h5AA55;
// @30:106
  ARI1 un1_CPWMlIlI_cry_8 (
	.FCO(un1_CPWMlIlI_cry_8_Z),
	.S(un1_CPWMlIlI_cry_8_S),
	.Y(un1_CPWMlIlI_cry_8_Y),
	.B(CPWMlIlI_Z[8]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[8]),
	.FCI(un1_CPWMlIlI_cry_7_Z)
);
defparam un1_CPWMlIlI_cry_8.INIT=20'h5AA55;
// @30:106
  ARI1 un1_CPWMlIlI_cry_9 (
	.FCO(un1_CPWMlIlI_cry_9_Z),
	.S(un1_CPWMlIlI_cry_9_S),
	.Y(un1_CPWMlIlI_cry_9_Y),
	.B(CPWMlIlI_Z[9]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[9]),
	.FCI(un1_CPWMlIlI_cry_8_Z)
);
defparam un1_CPWMlIlI_cry_9.INIT=20'h5AA55;
// @30:106
  ARI1 un1_CPWMlIlI_cry_10 (
	.FCO(un1_CPWMlIlI_cry_10_Z),
	.S(un1_CPWMlIlI_cry_10_S),
	.Y(un1_CPWMlIlI_cry_10_Y),
	.B(CPWMlIlI_Z[10]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[10]),
	.FCI(un1_CPWMlIlI_cry_9_Z)
);
defparam un1_CPWMlIlI_cry_10.INIT=20'h5AA55;
// @30:106
  ARI1 un1_CPWMlIlI_cry_11 (
	.FCO(un1_CPWMlIlI_cry_11_Z),
	.S(un1_CPWMlIlI_cry_11_S),
	.Y(un1_CPWMlIlI_cry_11_Y),
	.B(CPWMlIlI_Z[11]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[11]),
	.FCI(un1_CPWMlIlI_cry_10_Z)
);
defparam un1_CPWMlIlI_cry_11.INIT=20'h5AA55;
// @30:106
  ARI1 un1_CPWMlIlI_cry_12 (
	.FCO(un1_CPWMlIlI_cry_12_Z),
	.S(un1_CPWMlIlI_cry_12_S),
	.Y(un1_CPWMlIlI_cry_12_Y),
	.B(CPWMlIlI_Z[12]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[12]),
	.FCI(un1_CPWMlIlI_cry_11_Z)
);
defparam un1_CPWMlIlI_cry_12.INIT=20'h5AA55;
// @30:106
  ARI1 un1_CPWMlIlI_cry_13 (
	.FCO(un1_CPWMlIlI_cry_13_Z),
	.S(un1_CPWMlIlI_cry_13_S),
	.Y(un1_CPWMlIlI_cry_13_Y),
	.B(CPWMlIlI_Z[13]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[13]),
	.FCI(un1_CPWMlIlI_cry_12_Z)
);
defparam un1_CPWMlIlI_cry_13.INIT=20'h5AA55;
// @30:106
  ARI1 un1_CPWMlIlI_cry_14 (
	.FCO(un1_CPWMlIlI_cry_14_Z),
	.S(un1_CPWMlIlI_cry_14_S),
	.Y(un1_CPWMlIlI_cry_14_Y),
	.B(CPWMlIlI_Z[14]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[14]),
	.FCI(un1_CPWMlIlI_cry_13_Z)
);
defparam un1_CPWMlIlI_cry_14.INIT=20'h5AA55;
// @30:106
  ARI1 un1_CPWMlIlI_cry_15 (
	.FCO(CPWMlIlI_lcry),
	.S(un1_CPWMlIlI_cry_15_S),
	.Y(un1_CPWMlIlI_cry_15_Y),
	.B(CPWMlIlI_Z[15]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[15]),
	.FCI(un1_CPWMlIlI_cry_14_Z)
);
defparam un1_CPWMlIlI_cry_15.INIT=20'h5AA55;
// @30:173
  ARI1 un1_prescale_reg_0_I_1 (
	.FCO(un1_prescale_reg_0_data_tmp[0]),
	.S(un1_prescale_reg_0_I_1_S),
	.Y(un1_prescale_reg_0_I_1_Y),
	.B(CPWMlIlI_Z[0]),
	.C(CPWMlIlI_Z[1]),
	.D(prescale_reg[0]),
	.A(prescale_reg[1]),
	.FCI(GND)
);
defparam un1_prescale_reg_0_I_1.INIT=20'h68421;
// @30:173
  ARI1 un1_prescale_reg_0_I_9 (
	.FCO(un1_prescale_reg_0_data_tmp[1]),
	.S(un1_prescale_reg_0_I_9_S),
	.Y(un1_prescale_reg_0_I_9_Y),
	.B(CPWMlIlI_Z[2]),
	.C(CPWMlIlI_Z[3]),
	.D(prescale_reg[2]),
	.A(prescale_reg[3]),
	.FCI(un1_prescale_reg_0_data_tmp[0])
);
defparam un1_prescale_reg_0_I_9.INIT=20'h68421;
// @30:173
  ARI1 un1_prescale_reg_0_I_15 (
	.FCO(un1_prescale_reg_0_data_tmp[2]),
	.S(un1_prescale_reg_0_I_15_S),
	.Y(un1_prescale_reg_0_I_15_Y),
	.B(CPWMlIlI_Z[4]),
	.C(CPWMlIlI_Z[5]),
	.D(prescale_reg[4]),
	.A(prescale_reg[5]),
	.FCI(un1_prescale_reg_0_data_tmp[1])
);
defparam un1_prescale_reg_0_I_15.INIT=20'h68421;
// @30:173
  ARI1 un1_prescale_reg_0_I_27 (
	.FCO(un1_prescale_reg_0_data_tmp[3]),
	.S(un1_prescale_reg_0_I_27_S),
	.Y(un1_prescale_reg_0_I_27_Y),
	.B(CPWMlIlI_Z[6]),
	.C(CPWMlIlI_Z[7]),
	.D(prescale_reg[6]),
	.A(prescale_reg[7]),
	.FCI(un1_prescale_reg_0_data_tmp[2])
);
defparam un1_prescale_reg_0_I_27.INIT=20'h68421;
// @30:173
  ARI1 un1_prescale_reg_0_I_45 (
	.FCO(un1_prescale_reg_0_data_tmp[4]),
	.S(un1_prescale_reg_0_I_45_S),
	.Y(un1_prescale_reg_0_I_45_Y),
	.B(CPWMlIlI_Z[8]),
	.C(CPWMlIlI_Z[9]),
	.D(prescale_reg[8]),
	.A(prescale_reg[9]),
	.FCI(un1_prescale_reg_0_data_tmp[3])
);
defparam un1_prescale_reg_0_I_45.INIT=20'h68421;
// @30:173
  ARI1 un1_prescale_reg_0_I_33 (
	.FCO(un1_prescale_reg_0_data_tmp[5]),
	.S(un1_prescale_reg_0_I_33_S),
	.Y(un1_prescale_reg_0_I_33_Y),
	.B(CPWMlIlI_Z[10]),
	.C(CPWMlIlI_Z[11]),
	.D(prescale_reg[10]),
	.A(prescale_reg[11]),
	.FCI(un1_prescale_reg_0_data_tmp[4])
);
defparam un1_prescale_reg_0_I_33.INIT=20'h68421;
// @30:173
  ARI1 un1_prescale_reg_0_I_39 (
	.FCO(un1_prescale_reg_0_data_tmp[6]),
	.S(un1_prescale_reg_0_I_39_S),
	.Y(un1_prescale_reg_0_I_39_Y),
	.B(CPWMlIlI_Z[12]),
	.C(CPWMlIlI_Z[13]),
	.D(prescale_reg[12]),
	.A(prescale_reg[13]),
	.FCI(un1_prescale_reg_0_data_tmp[5])
);
defparam un1_prescale_reg_0_I_39.INIT=20'h68421;
// @30:173
  ARI1 un1_prescale_reg_0_I_21 (
	.FCO(un1_prescale_reg_0_data_tmp[7]),
	.S(un1_prescale_reg_0_I_21_S),
	.Y(un1_prescale_reg_0_I_21_Y),
	.B(CPWMlIlI_Z[14]),
	.C(CPWMlIlI_Z[15]),
	.D(prescale_reg[14]),
	.A(prescale_reg[15]),
	.FCI(un1_prescale_reg_0_data_tmp[6])
);
defparam un1_prescale_reg_0_I_21.INIT=20'h68421;
// @30:81
  ARI1 CPWMlIlI_s_350 (
	.FCO(CPWMlIlI_s_350_FCO),
	.S(CPWMlIlI_s_350_S),
	.Y(CPWMlIlI_s_350_Y),
	.B(CPWMlIlI_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam CPWMlIlI_s_350.INIT=20'h4AA00;
// @30:81
  ARI1 \CPWMlIlI_cry[0]  (
	.FCO(CPWMlIlI_cry_Z[0]),
	.S(CPWMlIlI_s[0]),
	.Y(CPWMlIlI_cry_Y[0]),
	.B(CPWMlIlI_Z[0]),
	.C(CPWMlIlI_lcry),
	.D(GND),
	.A(VCC),
	.FCI(CPWMlIlI_s_350_FCO)
);
defparam \CPWMlIlI_cry[0] .INIT=20'h48800;
// @30:81
  ARI1 \CPWMlIlI_cry[1]  (
	.FCO(CPWMlIlI_cry_Z[1]),
	.S(CPWMlIlI_s[1]),
	.Y(CPWMlIlI_cry_Y[1]),
	.B(CPWMlIlI_Z[1]),
	.C(CPWMlIlI_lcry),
	.D(GND),
	.A(VCC),
	.FCI(CPWMlIlI_cry_Z[0])
);
defparam \CPWMlIlI_cry[1] .INIT=20'h48800;
// @30:81
  ARI1 \CPWMlIlI_cry[2]  (
	.FCO(CPWMlIlI_cry_Z[2]),
	.S(CPWMlIlI_s[2]),
	.Y(CPWMlIlI_cry_Y[2]),
	.B(CPWMlIlI_Z[2]),
	.C(CPWMlIlI_lcry),
	.D(GND),
	.A(VCC),
	.FCI(CPWMlIlI_cry_Z[1])
);
defparam \CPWMlIlI_cry[2] .INIT=20'h48800;
// @30:81
  ARI1 \CPWMlIlI_cry[3]  (
	.FCO(CPWMlIlI_cry_Z[3]),
	.S(CPWMlIlI_s[3]),
	.Y(CPWMlIlI_cry_Y[3]),
	.B(CPWMlIlI_Z[3]),
	.C(CPWMlIlI_lcry),
	.D(GND),
	.A(VCC),
	.FCI(CPWMlIlI_cry_Z[2])
);
defparam \CPWMlIlI_cry[3] .INIT=20'h48800;
// @30:81
  ARI1 \CPWMlIlI_cry[4]  (
	.FCO(CPWMlIlI_cry_Z[4]),
	.S(CPWMlIlI_s[4]),
	.Y(CPWMlIlI_cry_Y[4]),
	.B(CPWMlIlI_Z[4]),
	.C(CPWMlIlI_lcry),
	.D(GND),
	.A(VCC),
	.FCI(CPWMlIlI_cry_Z[3])
);
defparam \CPWMlIlI_cry[4] .INIT=20'h48800;
// @30:81
  ARI1 \CPWMlIlI_cry[5]  (
	.FCO(CPWMlIlI_cry_Z[5]),
	.S(CPWMlIlI_s[5]),
	.Y(CPWMlIlI_cry_Y[5]),
	.B(CPWMlIlI_Z[5]),
	.C(CPWMlIlI_lcry),
	.D(GND),
	.A(VCC),
	.FCI(CPWMlIlI_cry_Z[4])
);
defparam \CPWMlIlI_cry[5] .INIT=20'h48800;
// @30:81
  ARI1 \CPWMlIlI_cry[6]  (
	.FCO(CPWMlIlI_cry_Z[6]),
	.S(CPWMlIlI_s[6]),
	.Y(CPWMlIlI_cry_Y[6]),
	.B(CPWMlIlI_Z[6]),
	.C(CPWMlIlI_lcry),
	.D(GND),
	.A(VCC),
	.FCI(CPWMlIlI_cry_Z[5])
);
defparam \CPWMlIlI_cry[6] .INIT=20'h48800;
// @30:81
  ARI1 \CPWMlIlI_cry[7]  (
	.FCO(CPWMlIlI_cry_Z[7]),
	.S(CPWMlIlI_s[7]),
	.Y(CPWMlIlI_cry_Y[7]),
	.B(CPWMlIlI_Z[7]),
	.C(CPWMlIlI_lcry),
	.D(GND),
	.A(VCC),
	.FCI(CPWMlIlI_cry_Z[6])
);
defparam \CPWMlIlI_cry[7] .INIT=20'h48800;
// @30:81
  ARI1 \CPWMlIlI_cry[8]  (
	.FCO(CPWMlIlI_cry_Z[8]),
	.S(CPWMlIlI_s[8]),
	.Y(CPWMlIlI_cry_Y[8]),
	.B(CPWMlIlI_Z[8]),
	.C(CPWMlIlI_lcry),
	.D(GND),
	.A(VCC),
	.FCI(CPWMlIlI_cry_Z[7])
);
defparam \CPWMlIlI_cry[8] .INIT=20'h48800;
// @30:81
  ARI1 \CPWMlIlI_cry[9]  (
	.FCO(CPWMlIlI_cry_Z[9]),
	.S(CPWMlIlI_s[9]),
	.Y(CPWMlIlI_cry_Y[9]),
	.B(CPWMlIlI_Z[9]),
	.C(CPWMlIlI_lcry),
	.D(GND),
	.A(VCC),
	.FCI(CPWMlIlI_cry_Z[8])
);
defparam \CPWMlIlI_cry[9] .INIT=20'h48800;
// @30:81
  ARI1 \CPWMlIlI_cry[10]  (
	.FCO(CPWMlIlI_cry_Z[10]),
	.S(CPWMlIlI_s[10]),
	.Y(CPWMlIlI_cry_Y[10]),
	.B(CPWMlIlI_Z[10]),
	.C(CPWMlIlI_lcry),
	.D(GND),
	.A(VCC),
	.FCI(CPWMlIlI_cry_Z[9])
);
defparam \CPWMlIlI_cry[10] .INIT=20'h48800;
// @30:81
  ARI1 \CPWMlIlI_cry[11]  (
	.FCO(CPWMlIlI_cry_Z[11]),
	.S(CPWMlIlI_s[11]),
	.Y(CPWMlIlI_cry_Y[11]),
	.B(CPWMlIlI_Z[11]),
	.C(CPWMlIlI_lcry),
	.D(GND),
	.A(VCC),
	.FCI(CPWMlIlI_cry_Z[10])
);
defparam \CPWMlIlI_cry[11] .INIT=20'h48800;
// @30:81
  ARI1 \CPWMlIlI_cry[12]  (
	.FCO(CPWMlIlI_cry_Z[12]),
	.S(CPWMlIlI_s[12]),
	.Y(CPWMlIlI_cry_Y[12]),
	.B(CPWMlIlI_Z[12]),
	.C(CPWMlIlI_lcry),
	.D(GND),
	.A(VCC),
	.FCI(CPWMlIlI_cry_Z[11])
);
defparam \CPWMlIlI_cry[12] .INIT=20'h48800;
// @30:81
  ARI1 \CPWMlIlI_cry[13]  (
	.FCO(CPWMlIlI_cry_Z[13]),
	.S(CPWMlIlI_s[13]),
	.Y(CPWMlIlI_cry_Y[13]),
	.B(CPWMlIlI_Z[13]),
	.C(CPWMlIlI_lcry),
	.D(GND),
	.A(VCC),
	.FCI(CPWMlIlI_cry_Z[12])
);
defparam \CPWMlIlI_cry[13] .INIT=20'h48800;
// @30:81
  ARI1 \CPWMlIlI_s[15]  (
	.FCO(CPWMlIlI_s_FCO[15]),
	.S(CPWMlIlI_s_Z[15]),
	.Y(CPWMlIlI_s_Y[15]),
	.B(CPWMlIlI_Z[15]),
	.C(CPWMlIlI_lcry),
	.D(GND),
	.A(VCC),
	.FCI(CPWMlIlI_cry_Z[14])
);
defparam \CPWMlIlI_s[15] .INIT=20'h48800;
// @30:81
  ARI1 \CPWMlIlI_cry[14]  (
	.FCO(CPWMlIlI_cry_Z[14]),
	.S(CPWMlIlI_s[14]),
	.Y(CPWMlIlI_cry_Y[14]),
	.B(CPWMlIlI_Z[14]),
	.C(CPWMlIlI_lcry),
	.D(GND),
	.A(VCC),
	.FCI(CPWMlIlI_cry_Z[13])
);
defparam \CPWMlIlI_cry[14] .INIT=20'h48800;
// @33:89
  CFG4 \CoreAPB3_0_APBmslave0_PRDATA_m_0_cZ[8]  (
	.A(CPWMO0_7_1_0_wmux_0_Y[8]),
	.B(popfeedthru_unused_9),
	.C(CPWMO0_sn_N_17),
	.D(CPWMO0_7_2[8]),
	.Y(CoreAPB3_0_APBmslave0_PRDATA_m_0[8])
);
defparam \CoreAPB3_0_APBmslave0_PRDATA_m_0_cZ[8] .INIT=16'hB080;
// @33:89
  CFG4 \CoreAPB3_0_APBmslave0_PRDATA_m_0_cZ[7]  (
	.A(CPWMO0_7_1_0_wmux_0_Y[7]),
	.B(popfeedthru_unused_9),
	.C(CPWMO0_sn_N_17),
	.D(CPWMO0_7_2[7]),
	.Y(CoreAPB3_0_APBmslave0_PRDATA_m_0[7])
);
defparam \CoreAPB3_0_APBmslave0_PRDATA_m_0_cZ[7] .INIT=16'hB080;
// @33:89
  CFG4 \CoreAPB3_0_APBmslave0_PRDATA_m_0_cZ[10]  (
	.A(CPWMO0_7_1_0_wmux_0_Y[10]),
	.B(popfeedthru_unused_9),
	.C(CPWMO0_sn_N_17),
	.D(CPWMO0_7_2[10]),
	.Y(CoreAPB3_0_APBmslave0_PRDATA_m_0[10])
);
defparam \CoreAPB3_0_APBmslave0_PRDATA_m_0_cZ[10] .INIT=16'hB080;
// @33:89
  CFG4 \CoreAPB3_0_APBmslave0_PRDATA_m_0_cZ[11]  (
	.A(CPWMO0_7_1_0_wmux_0_Y[11]),
	.B(popfeedthru_unused_9),
	.C(CPWMO0_sn_N_17),
	.D(CPWMO0_7_2[11]),
	.Y(CoreAPB3_0_APBmslave0_PRDATA_m_0[11])
);
defparam \CoreAPB3_0_APBmslave0_PRDATA_m_0_cZ[11] .INIT=16'hB080;
// @33:89
  CFG4 \CoreAPB3_0_APBmslave0_PRDATA_m_0_cZ[9]  (
	.A(CPWMO0_7_1_0_wmux_0_Y[9]),
	.B(popfeedthru_unused_9),
	.C(CPWMO0_sn_N_17),
	.D(CPWMO0_7_2[9]),
	.Y(CoreAPB3_0_APBmslave0_PRDATA_m_0[9])
);
defparam \CoreAPB3_0_APBmslave0_PRDATA_m_0_cZ[9] .INIT=16'hB080;
// @32:8673
  CFG3 un1_prescale_reg_0_I_21_RNIKG431 (
	.A(un1_prescale_reg_0_data_tmp[7]),
	.B(un1_period_cnt_cry_15_Z),
	.C(CPWMlIlI_lcry),
	.Y(period_cnte)
);
defparam un1_prescale_reg_0_I_21_RNIKG431.INIT=8'h57;
// @33:89
  CFG4 \AMBA_SLAVE_0_PRDATAS1_m[7]  (
	.A(PSELSBUS[1]),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA_0),
	.C(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.D(PSELSBUS[0]),
	.Y(AMBA_SLAVE_0_PRDATAS1_m_0)
);
defparam \AMBA_SLAVE_0_PRDATAS1_m[7] .INIT=16'h0400;
// @33:89
  CFG4 \AMBA_SLAVE_0_3_PRDATAS4_m[7]  (
	.A(iPRDATA30),
	.B(PRDATA4),
	.C(PRDATA_reg_0),
	.D(lsram_width16_PRDATA_0),
	.Y(AMBA_SLAVE_0_3_PRDATAS4_m_0)
);
defparam \AMBA_SLAVE_0_3_PRDATAS4_m[7] .INIT=16'hA820;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* timebase_16s */

module pwm_gen_2s_16s_0 (
  pwm_enable_reg,
  pwm_posedge_reg,
  pwm_negedge_reg,
  period_cnt,
  PWM_c,
  CPWMlIlI_lcry,
  EvalSandbox_MSS_0_FIC_0_CLK,
  MSS_HPMS_READY_int_arst
)
;
input [2:1] pwm_enable_reg ;
input [32:1] pwm_posedge_reg ;
input [32:1] pwm_negedge_reg ;
input [15:0] period_cnt ;
output [2:1] PWM_c ;
input CPWMlIlI_lcry ;
input EvalSandbox_MSS_0_FIC_0_CLK ;
input MSS_HPMS_READY_int_arst ;
wire CPWMlIlI_lcry ;
wire EvalSandbox_MSS_0_FIC_0_CLK ;
wire MSS_HPMS_READY_int_arst ;
wire [1:1] CPWMO_10;
wire [0:0] un1_pwm_enable_reg_1_i;
wire [2:2] CPWMO_23;
wire [0:0] un1_pwm_enable_reg_i;
wire [7:0] un1_period_cnt_1_0_data_tmp;
wire [2:1] CPWMO_RNO_7_S;
wire [2:1] CPWMO_RNO_7_Y;
wire [2:1] CPWMO_RNO_6_S;
wire [2:1] CPWMO_RNO_6_Y;
wire [2:1] CPWMO_RNO_5_S;
wire [2:1] CPWMO_RNO_5_Y;
wire [2:1] CPWMO_RNO_4_S;
wire [2:1] CPWMO_RNO_4_Y;
wire [2:1] CPWMO_RNO_3_S;
wire [2:1] CPWMO_RNO_3_Y;
wire [2:1] CPWMO_RNO_2_S;
wire [2:1] CPWMO_RNO_2_Y;
wire [2:1] CPWMO_RNO_1_S;
wire [2:1] CPWMO_RNO_1_Y;
wire [2:1] CPWMO_RNO_0_S;
wire [2:1] CPWMO_RNO_0_Y;
wire [7:0] un1_period_cnt_1_0_data_tmp_0;
wire [7:0] un1_period_cnt_0_data_tmp;
wire [7:0] un1_period_cnt_0_data_tmp_0;
wire [7:0] un1_pwm_posedge_reg_0_data_tmp;
wire [7:0] un1_pwm_posedge_reg_0_data_tmp_0;
wire VCC ;
wire GND ;
wire un1_period_cnt_0_I_1_S ;
wire un1_period_cnt_0_I_1_Y ;
wire un1_period_cnt_0_I_9_S ;
wire un1_period_cnt_0_I_9_Y ;
wire un1_period_cnt_0_I_15_S ;
wire un1_period_cnt_0_I_15_Y ;
wire un1_period_cnt_0_I_27_S ;
wire un1_period_cnt_0_I_27_Y ;
wire un1_period_cnt_0_I_45_S ;
wire un1_period_cnt_0_I_45_Y ;
wire un1_period_cnt_0_I_33_S ;
wire un1_period_cnt_0_I_33_Y ;
wire un1_period_cnt_0_I_39_S ;
wire un1_period_cnt_0_I_39_Y ;
wire un1_period_cnt_0_I_21_S ;
wire un1_period_cnt_0_I_21_Y ;
wire un1_period_cnt_0_I_1_S_0 ;
wire un1_period_cnt_0_I_1_Y_0 ;
wire un1_period_cnt_0_I_9_S_0 ;
wire un1_period_cnt_0_I_9_Y_0 ;
wire un1_period_cnt_0_I_15_S_0 ;
wire un1_period_cnt_0_I_15_Y_0 ;
wire un1_period_cnt_0_I_27_S_0 ;
wire un1_period_cnt_0_I_27_Y_0 ;
wire un1_period_cnt_0_I_45_S_0 ;
wire un1_period_cnt_0_I_45_Y_0 ;
wire un1_period_cnt_0_I_33_S_0 ;
wire un1_period_cnt_0_I_33_Y_0 ;
wire un1_period_cnt_0_I_39_S_0 ;
wire un1_period_cnt_0_I_39_Y_0 ;
wire un1_period_cnt_0_I_21_S_0 ;
wire un1_period_cnt_0_I_21_Y_0 ;
wire CPWMO49_RNO_6_S ;
wire CPWMO49_RNO_6_Y ;
wire CPWMO49_RNO_5_S ;
wire CPWMO49_RNO_5_Y ;
wire CPWMO49_RNO_4_S ;
wire CPWMO49_RNO_4_Y ;
wire CPWMO49_RNO_3_S ;
wire CPWMO49_RNO_3_Y ;
wire CPWMO49_RNO_2_S ;
wire CPWMO49_RNO_2_Y ;
wire CPWMO49_RNO_1_S ;
wire CPWMO49_RNO_1_Y ;
wire CPWMO49_RNO_0_S ;
wire CPWMO49_RNO_0_Y ;
wire CPWMO49_RNO_S ;
wire CPWMO49_RNO_Y ;
wire CPWMO17_RNO_6_S ;
wire CPWMO17_RNO_6_Y ;
wire CPWMO17_RNO_5_S ;
wire CPWMO17_RNO_5_Y ;
wire CPWMO17_RNO_4_S ;
wire CPWMO17_RNO_4_Y ;
wire CPWMO17_RNO_3_S ;
wire CPWMO17_RNO_3_Y ;
wire CPWMO17_RNO_2_S ;
wire CPWMO17_RNO_2_Y ;
wire CPWMO17_RNO_1_S ;
wire CPWMO17_RNO_1_Y ;
wire CPWMO17_RNO_0_S ;
wire CPWMO17_RNO_0_Y ;
wire CPWMO17_RNO_S ;
wire CPWMO17_RNO_Y ;
wire CPWMO17 ;
wire CPWMO49 ;
wire un1_pwm_enable_reg ;
wire un1_pwm_enable_reg_0 ;
wire CPWMO26 ;
wire CPWMO58 ;
// @28:166
  SLE \CPWMll1[1].genblk1.CPWMO[1]  (
	.Q(PWM_c[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMO_10[1]),
	.EN(un1_pwm_enable_reg_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:166
  SLE \CPWMll1[2].genblk1.CPWMO[2]  (
	.Q(PWM_c[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CPWMO_23[2]),
	.EN(un1_pwm_enable_reg_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:173
  ARI1 \CPWMll1[2].genblk1.CPWMO_RNO_7[2]  (
	.FCO(un1_period_cnt_1_0_data_tmp[0]),
	.S(CPWMO_RNO_7_S[2]),
	.Y(CPWMO_RNO_7_Y[2]),
	.B(period_cnt[0]),
	.C(period_cnt[1]),
	.D(pwm_negedge_reg[17]),
	.A(pwm_negedge_reg[18]),
	.FCI(GND)
);
defparam \CPWMll1[2].genblk1.CPWMO_RNO_7[2] .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[2].genblk1.CPWMO_RNO_6[2]  (
	.FCO(un1_period_cnt_1_0_data_tmp[1]),
	.S(CPWMO_RNO_6_S[2]),
	.Y(CPWMO_RNO_6_Y[2]),
	.B(period_cnt[2]),
	.C(period_cnt[3]),
	.D(pwm_negedge_reg[19]),
	.A(pwm_negedge_reg[20]),
	.FCI(un1_period_cnt_1_0_data_tmp[0])
);
defparam \CPWMll1[2].genblk1.CPWMO_RNO_6[2] .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[2].genblk1.CPWMO_RNO_5[2]  (
	.FCO(un1_period_cnt_1_0_data_tmp[2]),
	.S(CPWMO_RNO_5_S[2]),
	.Y(CPWMO_RNO_5_Y[2]),
	.B(period_cnt[4]),
	.C(period_cnt[5]),
	.D(pwm_negedge_reg[21]),
	.A(pwm_negedge_reg[22]),
	.FCI(un1_period_cnt_1_0_data_tmp[1])
);
defparam \CPWMll1[2].genblk1.CPWMO_RNO_5[2] .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[2].genblk1.CPWMO_RNO_4[2]  (
	.FCO(un1_period_cnt_1_0_data_tmp[3]),
	.S(CPWMO_RNO_4_S[2]),
	.Y(CPWMO_RNO_4_Y[2]),
	.B(period_cnt[6]),
	.C(period_cnt[7]),
	.D(pwm_negedge_reg[23]),
	.A(pwm_negedge_reg[24]),
	.FCI(un1_period_cnt_1_0_data_tmp[2])
);
defparam \CPWMll1[2].genblk1.CPWMO_RNO_4[2] .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[2].genblk1.CPWMO_RNO_3[2]  (
	.FCO(un1_period_cnt_1_0_data_tmp[4]),
	.S(CPWMO_RNO_3_S[2]),
	.Y(CPWMO_RNO_3_Y[2]),
	.B(period_cnt[8]),
	.C(period_cnt[9]),
	.D(pwm_negedge_reg[25]),
	.A(pwm_negedge_reg[26]),
	.FCI(un1_period_cnt_1_0_data_tmp[3])
);
defparam \CPWMll1[2].genblk1.CPWMO_RNO_3[2] .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[2].genblk1.CPWMO_RNO_2[2]  (
	.FCO(un1_period_cnt_1_0_data_tmp[5]),
	.S(CPWMO_RNO_2_S[2]),
	.Y(CPWMO_RNO_2_Y[2]),
	.B(period_cnt[10]),
	.C(period_cnt[11]),
	.D(pwm_negedge_reg[27]),
	.A(pwm_negedge_reg[28]),
	.FCI(un1_period_cnt_1_0_data_tmp[4])
);
defparam \CPWMll1[2].genblk1.CPWMO_RNO_2[2] .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[2].genblk1.CPWMO_RNO_1[2]  (
	.FCO(un1_period_cnt_1_0_data_tmp[6]),
	.S(CPWMO_RNO_1_S[2]),
	.Y(CPWMO_RNO_1_Y[2]),
	.B(period_cnt[12]),
	.C(period_cnt[13]),
	.D(pwm_negedge_reg[29]),
	.A(pwm_negedge_reg[30]),
	.FCI(un1_period_cnt_1_0_data_tmp[5])
);
defparam \CPWMll1[2].genblk1.CPWMO_RNO_1[2] .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[2].genblk1.CPWMO_RNO_0[2]  (
	.FCO(un1_period_cnt_1_0_data_tmp[7]),
	.S(CPWMO_RNO_0_S[2]),
	.Y(CPWMO_RNO_0_Y[2]),
	.B(period_cnt[14]),
	.C(period_cnt[15]),
	.D(pwm_negedge_reg[31]),
	.A(pwm_negedge_reg[32]),
	.FCI(un1_period_cnt_1_0_data_tmp[6])
);
defparam \CPWMll1[2].genblk1.CPWMO_RNO_0[2] .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[1].genblk1.CPWMO_RNO_7[1]  (
	.FCO(un1_period_cnt_1_0_data_tmp_0[0]),
	.S(CPWMO_RNO_7_S[1]),
	.Y(CPWMO_RNO_7_Y[1]),
	.B(period_cnt[0]),
	.C(period_cnt[1]),
	.D(pwm_negedge_reg[1]),
	.A(pwm_negedge_reg[2]),
	.FCI(GND)
);
defparam \CPWMll1[1].genblk1.CPWMO_RNO_7[1] .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[1].genblk1.CPWMO_RNO_6[1]  (
	.FCO(un1_period_cnt_1_0_data_tmp_0[1]),
	.S(CPWMO_RNO_6_S[1]),
	.Y(CPWMO_RNO_6_Y[1]),
	.B(period_cnt[2]),
	.C(period_cnt[3]),
	.D(pwm_negedge_reg[3]),
	.A(pwm_negedge_reg[4]),
	.FCI(un1_period_cnt_1_0_data_tmp_0[0])
);
defparam \CPWMll1[1].genblk1.CPWMO_RNO_6[1] .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[1].genblk1.CPWMO_RNO_5[1]  (
	.FCO(un1_period_cnt_1_0_data_tmp_0[2]),
	.S(CPWMO_RNO_5_S[1]),
	.Y(CPWMO_RNO_5_Y[1]),
	.B(period_cnt[4]),
	.C(period_cnt[5]),
	.D(pwm_negedge_reg[5]),
	.A(pwm_negedge_reg[6]),
	.FCI(un1_period_cnt_1_0_data_tmp_0[1])
);
defparam \CPWMll1[1].genblk1.CPWMO_RNO_5[1] .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[1].genblk1.CPWMO_RNO_4[1]  (
	.FCO(un1_period_cnt_1_0_data_tmp_0[3]),
	.S(CPWMO_RNO_4_S[1]),
	.Y(CPWMO_RNO_4_Y[1]),
	.B(period_cnt[6]),
	.C(period_cnt[7]),
	.D(pwm_negedge_reg[7]),
	.A(pwm_negedge_reg[8]),
	.FCI(un1_period_cnt_1_0_data_tmp_0[2])
);
defparam \CPWMll1[1].genblk1.CPWMO_RNO_4[1] .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[1].genblk1.CPWMO_RNO_3[1]  (
	.FCO(un1_period_cnt_1_0_data_tmp_0[4]),
	.S(CPWMO_RNO_3_S[1]),
	.Y(CPWMO_RNO_3_Y[1]),
	.B(period_cnt[8]),
	.C(period_cnt[9]),
	.D(pwm_negedge_reg[9]),
	.A(pwm_negedge_reg[10]),
	.FCI(un1_period_cnt_1_0_data_tmp_0[3])
);
defparam \CPWMll1[1].genblk1.CPWMO_RNO_3[1] .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[1].genblk1.CPWMO_RNO_2[1]  (
	.FCO(un1_period_cnt_1_0_data_tmp_0[5]),
	.S(CPWMO_RNO_2_S[1]),
	.Y(CPWMO_RNO_2_Y[1]),
	.B(period_cnt[10]),
	.C(period_cnt[11]),
	.D(pwm_negedge_reg[11]),
	.A(pwm_negedge_reg[12]),
	.FCI(un1_period_cnt_1_0_data_tmp_0[4])
);
defparam \CPWMll1[1].genblk1.CPWMO_RNO_2[1] .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[1].genblk1.CPWMO_RNO_1[1]  (
	.FCO(un1_period_cnt_1_0_data_tmp_0[6]),
	.S(CPWMO_RNO_1_S[1]),
	.Y(CPWMO_RNO_1_Y[1]),
	.B(period_cnt[12]),
	.C(period_cnt[13]),
	.D(pwm_negedge_reg[13]),
	.A(pwm_negedge_reg[14]),
	.FCI(un1_period_cnt_1_0_data_tmp_0[5])
);
defparam \CPWMll1[1].genblk1.CPWMO_RNO_1[1] .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[1].genblk1.CPWMO_RNO_0[1]  (
	.FCO(un1_period_cnt_1_0_data_tmp_0[7]),
	.S(CPWMO_RNO_0_S[1]),
	.Y(CPWMO_RNO_0_Y[1]),
	.B(period_cnt[14]),
	.C(period_cnt[15]),
	.D(pwm_negedge_reg[15]),
	.A(pwm_negedge_reg[16]),
	.FCI(un1_period_cnt_1_0_data_tmp_0[6])
);
defparam \CPWMll1[1].genblk1.CPWMO_RNO_0[1] .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[2].genblk1.un1_period_cnt_0_I_1  (
	.FCO(un1_period_cnt_0_data_tmp[0]),
	.S(un1_period_cnt_0_I_1_S),
	.Y(un1_period_cnt_0_I_1_Y),
	.B(period_cnt[0]),
	.C(period_cnt[1]),
	.D(pwm_posedge_reg[17]),
	.A(pwm_posedge_reg[18]),
	.FCI(GND)
);
defparam \CPWMll1[2].genblk1.un1_period_cnt_0_I_1 .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[2].genblk1.un1_period_cnt_0_I_9  (
	.FCO(un1_period_cnt_0_data_tmp[1]),
	.S(un1_period_cnt_0_I_9_S),
	.Y(un1_period_cnt_0_I_9_Y),
	.B(period_cnt[2]),
	.C(period_cnt[3]),
	.D(pwm_posedge_reg[19]),
	.A(pwm_posedge_reg[20]),
	.FCI(un1_period_cnt_0_data_tmp[0])
);
defparam \CPWMll1[2].genblk1.un1_period_cnt_0_I_9 .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[2].genblk1.un1_period_cnt_0_I_15  (
	.FCO(un1_period_cnt_0_data_tmp[2]),
	.S(un1_period_cnt_0_I_15_S),
	.Y(un1_period_cnt_0_I_15_Y),
	.B(period_cnt[4]),
	.C(period_cnt[5]),
	.D(pwm_posedge_reg[21]),
	.A(pwm_posedge_reg[22]),
	.FCI(un1_period_cnt_0_data_tmp[1])
);
defparam \CPWMll1[2].genblk1.un1_period_cnt_0_I_15 .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[2].genblk1.un1_period_cnt_0_I_27  (
	.FCO(un1_period_cnt_0_data_tmp[3]),
	.S(un1_period_cnt_0_I_27_S),
	.Y(un1_period_cnt_0_I_27_Y),
	.B(period_cnt[6]),
	.C(period_cnt[7]),
	.D(pwm_posedge_reg[23]),
	.A(pwm_posedge_reg[24]),
	.FCI(un1_period_cnt_0_data_tmp[2])
);
defparam \CPWMll1[2].genblk1.un1_period_cnt_0_I_27 .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[2].genblk1.un1_period_cnt_0_I_45  (
	.FCO(un1_period_cnt_0_data_tmp[4]),
	.S(un1_period_cnt_0_I_45_S),
	.Y(un1_period_cnt_0_I_45_Y),
	.B(period_cnt[8]),
	.C(period_cnt[9]),
	.D(pwm_posedge_reg[25]),
	.A(pwm_posedge_reg[26]),
	.FCI(un1_period_cnt_0_data_tmp[3])
);
defparam \CPWMll1[2].genblk1.un1_period_cnt_0_I_45 .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[2].genblk1.un1_period_cnt_0_I_33  (
	.FCO(un1_period_cnt_0_data_tmp[5]),
	.S(un1_period_cnt_0_I_33_S),
	.Y(un1_period_cnt_0_I_33_Y),
	.B(period_cnt[10]),
	.C(period_cnt[11]),
	.D(pwm_posedge_reg[27]),
	.A(pwm_posedge_reg[28]),
	.FCI(un1_period_cnt_0_data_tmp[4])
);
defparam \CPWMll1[2].genblk1.un1_period_cnt_0_I_33 .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[2].genblk1.un1_period_cnt_0_I_39  (
	.FCO(un1_period_cnt_0_data_tmp[6]),
	.S(un1_period_cnt_0_I_39_S),
	.Y(un1_period_cnt_0_I_39_Y),
	.B(period_cnt[12]),
	.C(period_cnt[13]),
	.D(pwm_posedge_reg[29]),
	.A(pwm_posedge_reg[30]),
	.FCI(un1_period_cnt_0_data_tmp[5])
);
defparam \CPWMll1[2].genblk1.un1_period_cnt_0_I_39 .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[2].genblk1.un1_period_cnt_0_I_21  (
	.FCO(un1_period_cnt_0_data_tmp[7]),
	.S(un1_period_cnt_0_I_21_S),
	.Y(un1_period_cnt_0_I_21_Y),
	.B(period_cnt[14]),
	.C(period_cnt[15]),
	.D(pwm_posedge_reg[31]),
	.A(pwm_posedge_reg[32]),
	.FCI(un1_period_cnt_0_data_tmp[6])
);
defparam \CPWMll1[2].genblk1.un1_period_cnt_0_I_21 .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[1].genblk1.un1_period_cnt_0_I_1  (
	.FCO(un1_period_cnt_0_data_tmp_0[0]),
	.S(un1_period_cnt_0_I_1_S_0),
	.Y(un1_period_cnt_0_I_1_Y_0),
	.B(period_cnt[0]),
	.C(period_cnt[1]),
	.D(pwm_posedge_reg[1]),
	.A(pwm_posedge_reg[2]),
	.FCI(GND)
);
defparam \CPWMll1[1].genblk1.un1_period_cnt_0_I_1 .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[1].genblk1.un1_period_cnt_0_I_9  (
	.FCO(un1_period_cnt_0_data_tmp_0[1]),
	.S(un1_period_cnt_0_I_9_S_0),
	.Y(un1_period_cnt_0_I_9_Y_0),
	.B(period_cnt[2]),
	.C(period_cnt[3]),
	.D(pwm_posedge_reg[3]),
	.A(pwm_posedge_reg[4]),
	.FCI(un1_period_cnt_0_data_tmp_0[0])
);
defparam \CPWMll1[1].genblk1.un1_period_cnt_0_I_9 .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[1].genblk1.un1_period_cnt_0_I_15  (
	.FCO(un1_period_cnt_0_data_tmp_0[2]),
	.S(un1_period_cnt_0_I_15_S_0),
	.Y(un1_period_cnt_0_I_15_Y_0),
	.B(period_cnt[4]),
	.C(period_cnt[5]),
	.D(pwm_posedge_reg[5]),
	.A(pwm_posedge_reg[6]),
	.FCI(un1_period_cnt_0_data_tmp_0[1])
);
defparam \CPWMll1[1].genblk1.un1_period_cnt_0_I_15 .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[1].genblk1.un1_period_cnt_0_I_27  (
	.FCO(un1_period_cnt_0_data_tmp_0[3]),
	.S(un1_period_cnt_0_I_27_S_0),
	.Y(un1_period_cnt_0_I_27_Y_0),
	.B(period_cnt[6]),
	.C(period_cnt[7]),
	.D(pwm_posedge_reg[7]),
	.A(pwm_posedge_reg[8]),
	.FCI(un1_period_cnt_0_data_tmp_0[2])
);
defparam \CPWMll1[1].genblk1.un1_period_cnt_0_I_27 .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[1].genblk1.un1_period_cnt_0_I_45  (
	.FCO(un1_period_cnt_0_data_tmp_0[4]),
	.S(un1_period_cnt_0_I_45_S_0),
	.Y(un1_period_cnt_0_I_45_Y_0),
	.B(period_cnt[8]),
	.C(period_cnt[9]),
	.D(pwm_posedge_reg[9]),
	.A(pwm_posedge_reg[10]),
	.FCI(un1_period_cnt_0_data_tmp_0[3])
);
defparam \CPWMll1[1].genblk1.un1_period_cnt_0_I_45 .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[1].genblk1.un1_period_cnt_0_I_33  (
	.FCO(un1_period_cnt_0_data_tmp_0[5]),
	.S(un1_period_cnt_0_I_33_S_0),
	.Y(un1_period_cnt_0_I_33_Y_0),
	.B(period_cnt[10]),
	.C(period_cnt[11]),
	.D(pwm_posedge_reg[11]),
	.A(pwm_posedge_reg[12]),
	.FCI(un1_period_cnt_0_data_tmp_0[4])
);
defparam \CPWMll1[1].genblk1.un1_period_cnt_0_I_33 .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[1].genblk1.un1_period_cnt_0_I_39  (
	.FCO(un1_period_cnt_0_data_tmp_0[6]),
	.S(un1_period_cnt_0_I_39_S_0),
	.Y(un1_period_cnt_0_I_39_Y_0),
	.B(period_cnt[12]),
	.C(period_cnt[13]),
	.D(pwm_posedge_reg[13]),
	.A(pwm_posedge_reg[14]),
	.FCI(un1_period_cnt_0_data_tmp_0[5])
);
defparam \CPWMll1[1].genblk1.un1_period_cnt_0_I_39 .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[1].genblk1.un1_period_cnt_0_I_21  (
	.FCO(un1_period_cnt_0_data_tmp_0[7]),
	.S(un1_period_cnt_0_I_21_S_0),
	.Y(un1_period_cnt_0_I_21_Y_0),
	.B(period_cnt[14]),
	.C(period_cnt[15]),
	.D(pwm_posedge_reg[15]),
	.A(pwm_posedge_reg[16]),
	.FCI(un1_period_cnt_0_data_tmp_0[6])
);
defparam \CPWMll1[1].genblk1.un1_period_cnt_0_I_21 .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[2].genblk1.CPWMO49_RNO_6  (
	.FCO(un1_pwm_posedge_reg_0_data_tmp[0]),
	.S(CPWMO49_RNO_6_S),
	.Y(CPWMO49_RNO_6_Y),
	.B(pwm_negedge_reg[17]),
	.C(pwm_negedge_reg[18]),
	.D(pwm_posedge_reg[17]),
	.A(pwm_posedge_reg[18]),
	.FCI(GND)
);
defparam \CPWMll1[2].genblk1.CPWMO49_RNO_6 .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[2].genblk1.CPWMO49_RNO_5  (
	.FCO(un1_pwm_posedge_reg_0_data_tmp[1]),
	.S(CPWMO49_RNO_5_S),
	.Y(CPWMO49_RNO_5_Y),
	.B(pwm_negedge_reg[19]),
	.C(pwm_negedge_reg[20]),
	.D(pwm_posedge_reg[19]),
	.A(pwm_posedge_reg[20]),
	.FCI(un1_pwm_posedge_reg_0_data_tmp[0])
);
defparam \CPWMll1[2].genblk1.CPWMO49_RNO_5 .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[2].genblk1.CPWMO49_RNO_4  (
	.FCO(un1_pwm_posedge_reg_0_data_tmp[2]),
	.S(CPWMO49_RNO_4_S),
	.Y(CPWMO49_RNO_4_Y),
	.B(pwm_negedge_reg[21]),
	.C(pwm_negedge_reg[22]),
	.D(pwm_posedge_reg[21]),
	.A(pwm_posedge_reg[22]),
	.FCI(un1_pwm_posedge_reg_0_data_tmp[1])
);
defparam \CPWMll1[2].genblk1.CPWMO49_RNO_4 .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[2].genblk1.CPWMO49_RNO_3  (
	.FCO(un1_pwm_posedge_reg_0_data_tmp[3]),
	.S(CPWMO49_RNO_3_S),
	.Y(CPWMO49_RNO_3_Y),
	.B(pwm_negedge_reg[23]),
	.C(pwm_negedge_reg[24]),
	.D(pwm_posedge_reg[23]),
	.A(pwm_posedge_reg[24]),
	.FCI(un1_pwm_posedge_reg_0_data_tmp[2])
);
defparam \CPWMll1[2].genblk1.CPWMO49_RNO_3 .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[2].genblk1.CPWMO49_RNO_2  (
	.FCO(un1_pwm_posedge_reg_0_data_tmp[4]),
	.S(CPWMO49_RNO_2_S),
	.Y(CPWMO49_RNO_2_Y),
	.B(pwm_negedge_reg[25]),
	.C(pwm_negedge_reg[26]),
	.D(pwm_posedge_reg[25]),
	.A(pwm_posedge_reg[26]),
	.FCI(un1_pwm_posedge_reg_0_data_tmp[3])
);
defparam \CPWMll1[2].genblk1.CPWMO49_RNO_2 .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[2].genblk1.CPWMO49_RNO_1  (
	.FCO(un1_pwm_posedge_reg_0_data_tmp[5]),
	.S(CPWMO49_RNO_1_S),
	.Y(CPWMO49_RNO_1_Y),
	.B(pwm_negedge_reg[27]),
	.C(pwm_negedge_reg[28]),
	.D(pwm_posedge_reg[27]),
	.A(pwm_posedge_reg[28]),
	.FCI(un1_pwm_posedge_reg_0_data_tmp[4])
);
defparam \CPWMll1[2].genblk1.CPWMO49_RNO_1 .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[2].genblk1.CPWMO49_RNO_0  (
	.FCO(un1_pwm_posedge_reg_0_data_tmp[6]),
	.S(CPWMO49_RNO_0_S),
	.Y(CPWMO49_RNO_0_Y),
	.B(pwm_negedge_reg[29]),
	.C(pwm_negedge_reg[30]),
	.D(pwm_posedge_reg[29]),
	.A(pwm_posedge_reg[30]),
	.FCI(un1_pwm_posedge_reg_0_data_tmp[5])
);
defparam \CPWMll1[2].genblk1.CPWMO49_RNO_0 .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[2].genblk1.CPWMO49_RNO  (
	.FCO(un1_pwm_posedge_reg_0_data_tmp[7]),
	.S(CPWMO49_RNO_S),
	.Y(CPWMO49_RNO_Y),
	.B(pwm_negedge_reg[31]),
	.C(pwm_negedge_reg[32]),
	.D(pwm_posedge_reg[31]),
	.A(pwm_posedge_reg[32]),
	.FCI(un1_pwm_posedge_reg_0_data_tmp[6])
);
defparam \CPWMll1[2].genblk1.CPWMO49_RNO .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[1].genblk1.CPWMO17_RNO_6  (
	.FCO(un1_pwm_posedge_reg_0_data_tmp_0[0]),
	.S(CPWMO17_RNO_6_S),
	.Y(CPWMO17_RNO_6_Y),
	.B(pwm_negedge_reg[1]),
	.C(pwm_negedge_reg[2]),
	.D(pwm_posedge_reg[1]),
	.A(pwm_posedge_reg[2]),
	.FCI(GND)
);
defparam \CPWMll1[1].genblk1.CPWMO17_RNO_6 .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[1].genblk1.CPWMO17_RNO_5  (
	.FCO(un1_pwm_posedge_reg_0_data_tmp_0[1]),
	.S(CPWMO17_RNO_5_S),
	.Y(CPWMO17_RNO_5_Y),
	.B(pwm_negedge_reg[3]),
	.C(pwm_negedge_reg[4]),
	.D(pwm_posedge_reg[3]),
	.A(pwm_posedge_reg[4]),
	.FCI(un1_pwm_posedge_reg_0_data_tmp_0[0])
);
defparam \CPWMll1[1].genblk1.CPWMO17_RNO_5 .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[1].genblk1.CPWMO17_RNO_4  (
	.FCO(un1_pwm_posedge_reg_0_data_tmp_0[2]),
	.S(CPWMO17_RNO_4_S),
	.Y(CPWMO17_RNO_4_Y),
	.B(pwm_negedge_reg[5]),
	.C(pwm_negedge_reg[6]),
	.D(pwm_posedge_reg[5]),
	.A(pwm_posedge_reg[6]),
	.FCI(un1_pwm_posedge_reg_0_data_tmp_0[1])
);
defparam \CPWMll1[1].genblk1.CPWMO17_RNO_4 .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[1].genblk1.CPWMO17_RNO_3  (
	.FCO(un1_pwm_posedge_reg_0_data_tmp_0[3]),
	.S(CPWMO17_RNO_3_S),
	.Y(CPWMO17_RNO_3_Y),
	.B(pwm_negedge_reg[7]),
	.C(pwm_negedge_reg[8]),
	.D(pwm_posedge_reg[7]),
	.A(pwm_posedge_reg[8]),
	.FCI(un1_pwm_posedge_reg_0_data_tmp_0[2])
);
defparam \CPWMll1[1].genblk1.CPWMO17_RNO_3 .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[1].genblk1.CPWMO17_RNO_2  (
	.FCO(un1_pwm_posedge_reg_0_data_tmp_0[4]),
	.S(CPWMO17_RNO_2_S),
	.Y(CPWMO17_RNO_2_Y),
	.B(pwm_negedge_reg[9]),
	.C(pwm_negedge_reg[10]),
	.D(pwm_posedge_reg[9]),
	.A(pwm_posedge_reg[10]),
	.FCI(un1_pwm_posedge_reg_0_data_tmp_0[3])
);
defparam \CPWMll1[1].genblk1.CPWMO17_RNO_2 .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[1].genblk1.CPWMO17_RNO_1  (
	.FCO(un1_pwm_posedge_reg_0_data_tmp_0[5]),
	.S(CPWMO17_RNO_1_S),
	.Y(CPWMO17_RNO_1_Y),
	.B(pwm_negedge_reg[11]),
	.C(pwm_negedge_reg[12]),
	.D(pwm_posedge_reg[11]),
	.A(pwm_posedge_reg[12]),
	.FCI(un1_pwm_posedge_reg_0_data_tmp_0[4])
);
defparam \CPWMll1[1].genblk1.CPWMO17_RNO_1 .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[1].genblk1.CPWMO17_RNO_0  (
	.FCO(un1_pwm_posedge_reg_0_data_tmp_0[6]),
	.S(CPWMO17_RNO_0_S),
	.Y(CPWMO17_RNO_0_Y),
	.B(pwm_negedge_reg[13]),
	.C(pwm_negedge_reg[14]),
	.D(pwm_posedge_reg[13]),
	.A(pwm_posedge_reg[14]),
	.FCI(un1_pwm_posedge_reg_0_data_tmp_0[5])
);
defparam \CPWMll1[1].genblk1.CPWMO17_RNO_0 .INIT=20'h68421;
// @30:173
  ARI1 \CPWMll1[1].genblk1.CPWMO17_RNO  (
	.FCO(un1_pwm_posedge_reg_0_data_tmp_0[7]),
	.S(CPWMO17_RNO_S),
	.Y(CPWMO17_RNO_Y),
	.B(pwm_negedge_reg[15]),
	.C(pwm_negedge_reg[16]),
	.D(pwm_posedge_reg[15]),
	.A(pwm_posedge_reg[16]),
	.FCI(un1_pwm_posedge_reg_0_data_tmp_0[6])
);
defparam \CPWMll1[1].genblk1.CPWMO17_RNO .INIT=20'h68421;
// @28:242
  CFG2 \CPWMll1[1].genblk1.CPWMO17  (
	.A(un1_period_cnt_0_data_tmp_0[7]),
	.B(un1_pwm_posedge_reg_0_data_tmp_0[7]),
	.Y(CPWMO17)
);
defparam \CPWMll1[1].genblk1.CPWMO17 .INIT=4'h1;
// @28:242
  CFG2 \CPWMll1[2].genblk1.CPWMO49  (
	.A(un1_period_cnt_0_data_tmp[7]),
	.B(un1_pwm_posedge_reg_0_data_tmp[7]),
	.Y(CPWMO49)
);
defparam \CPWMll1[2].genblk1.CPWMO49 .INIT=4'h1;
// @28:317
  CFG2 \CPWMll1[1].genblk1.un1_pwm_enable_reg  (
	.A(un1_period_cnt_0_data_tmp_0[7]),
	.B(pwm_enable_reg[1]),
	.Y(un1_pwm_enable_reg)
);
defparam \CPWMll1[1].genblk1.un1_pwm_enable_reg .INIT=4'h4;
// @28:317
  CFG2 \CPWMll1[2].genblk1.un1_pwm_enable_reg  (
	.A(un1_period_cnt_0_data_tmp[7]),
	.B(pwm_enable_reg[2]),
	.Y(un1_pwm_enable_reg_0)
);
defparam \CPWMll1[2].genblk1.un1_pwm_enable_reg .INIT=4'h4;
// @28:206
  CFG2 \CPWMll1[1].genblk1.CPWMO26  (
	.A(CPWMlIlI_lcry),
	.B(pwm_enable_reg[1]),
	.Y(CPWMO26)
);
defparam \CPWMll1[1].genblk1.CPWMO26 .INIT=4'h4;
// @28:206
  CFG2 \CPWMll1[2].genblk1.CPWMO58  (
	.A(CPWMlIlI_lcry),
	.B(pwm_enable_reg[2]),
	.Y(CPWMO58)
);
defparam \CPWMll1[2].genblk1.CPWMO58 .INIT=4'h4;
// @28:239
  CFG3 \CPWMll1[1].genblk1.CPWMO_10_f0[1]  (
	.A(un1_pwm_enable_reg),
	.B(PWM_c[1]),
	.C(CPWMO17),
	.Y(CPWMO_10[1])
);
defparam \CPWMll1[1].genblk1.CPWMO_10_f0[1] .INIT=8'h2A;
// @28:239
  CFG3 \CPWMll1[2].genblk1.CPWMO_23_f0[2]  (
	.A(un1_pwm_enable_reg_0),
	.B(PWM_c[2]),
	.C(CPWMO49),
	.Y(CPWMO_23[2])
);
defparam \CPWMll1[2].genblk1.CPWMO_23_f0[2] .INIT=8'h2A;
// @28:166
  CFG4 \CPWMll1[1].genblk1.CPWMO_RNO[1]  (
	.A(pwm_enable_reg[1]),
	.B(un1_period_cnt_1_0_data_tmp_0[7]),
	.C(un1_pwm_enable_reg),
	.D(CPWMO26),
	.Y(un1_pwm_enable_reg_1_i[0])
);
defparam \CPWMll1[1].genblk1.CPWMO_RNO[1] .INIT=16'hF355;
// @28:166
  CFG4 \CPWMll1[2].genblk1.CPWMO_RNO[2]  (
	.A(pwm_enable_reg[2]),
	.B(un1_period_cnt_1_0_data_tmp[7]),
	.C(un1_pwm_enable_reg_0),
	.D(CPWMO58),
	.Y(un1_pwm_enable_reg_i[0])
);
defparam \CPWMll1[2].genblk1.CPWMO_RNO[2] .INIT=16'hF355;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* pwm_gen_2s_16s_0 */

module corepwm_Z4_layer0 (
  PWM_c,
  CoreAPB3_0_APBmslave0_PRDATA_m_0,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA_0,
  PSELSBUS,
  AMBA_SLAVE_0_PRDATAS1_m_0,
  PRDATA_reg_0,
  lsram_width16_PRDATA_0,
  AMBA_SLAVE_0_3_PRDATAS4_m_0,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA,
  period_reg_0,
  period_reg_3,
  period_reg_4,
  period_reg_5,
  period_reg_14,
  period_reg_15,
  prescale_reg_0,
  prescale_reg_1,
  prescale_reg_2,
  prescale_reg_11,
  prescale_reg_12,
  pwm_enable_reg,
  pwm_posedge_reg_0,
  pwm_posedge_reg_1,
  pwm_posedge_reg_2,
  pwm_posedge_reg_11,
  pwm_posedge_reg_12,
  pwm_posedge_reg_16,
  pwm_posedge_reg_17,
  pwm_posedge_reg_18,
  pwm_posedge_reg_27,
  pwm_posedge_reg_28,
  pwm_negedge_reg_0,
  pwm_negedge_reg_1,
  pwm_negedge_reg_2,
  pwm_negedge_reg_11,
  pwm_negedge_reg_12,
  pwm_negedge_reg_16,
  pwm_negedge_reg_17,
  pwm_negedge_reg_18,
  pwm_negedge_reg_27,
  pwm_negedge_reg_28,
  CPWMO0_7_1_0_wmux_0_Y_0,
  CPWMO0_7_1_0_wmux_0_Y_6,
  CPWMO0_7_1_0,
  CPWMO0_7_2_0,
  CPWMO0_6_a0_2_0,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx,
  iPRDATA30,
  PRDATA4,
  MSS_HPMS_READY_int_arst,
  EvalSandbox_MSS_0_FIC_0_CLK,
  popfeedthru_unused_0,
  popfeedthru_unused_1,
  popfeedthru_unused_2,
  popfeedthru_unused_3,
  popfeedthru_unused_4,
  popfeedthru_unused_5,
  popfeedthru_unused_6,
  popfeedthru_unused_7,
  CPWMllOI,
  popfeedthru_unused_11,
  popfeedthru_unused_10,
  popfeedthru_unused_9,
  CPWMO0_sn_N_17,
  N_559,
  N_558,
  CPWMIIOI_1_sqmuxa_1_0,
  popfeedthru_unused_8,
  CoreAPB3_0_APBmslave0_PSELx,
  popfeedthru_unused
)
;
output [2:1] PWM_c ;
output [13:7] CoreAPB3_0_APBmslave0_PRDATA_m_0 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA_0 ;
input [1:0] PSELSBUS ;
output AMBA_SLAVE_0_PRDATAS1_m_0 ;
input PRDATA_reg_0 ;
input lsram_width16_PRDATA_0 ;
output AMBA_SLAVE_0_3_PRDATAS4_m_0 ;
input [15:8] EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA ;
output period_reg_0 ;
output period_reg_3 ;
output period_reg_4 ;
output period_reg_5 ;
output period_reg_14 ;
output period_reg_15 ;
output prescale_reg_0 ;
output prescale_reg_1 ;
output prescale_reg_2 ;
output prescale_reg_11 ;
output prescale_reg_12 ;
output [2:1] pwm_enable_reg ;
output pwm_posedge_reg_0 ;
output pwm_posedge_reg_1 ;
output pwm_posedge_reg_2 ;
output pwm_posedge_reg_11 ;
output pwm_posedge_reg_12 ;
output pwm_posedge_reg_16 ;
output pwm_posedge_reg_17 ;
output pwm_posedge_reg_18 ;
output pwm_posedge_reg_27 ;
output pwm_posedge_reg_28 ;
output pwm_negedge_reg_0 ;
output pwm_negedge_reg_1 ;
output pwm_negedge_reg_2 ;
output pwm_negedge_reg_11 ;
output pwm_negedge_reg_12 ;
output pwm_negedge_reg_16 ;
output pwm_negedge_reg_17 ;
output pwm_negedge_reg_18 ;
output pwm_negedge_reg_27 ;
output pwm_negedge_reg_28 ;
output CPWMO0_7_1_0_wmux_0_Y_0 ;
output CPWMO0_7_1_0_wmux_0_Y_6 ;
output CPWMO0_7_1_0 ;
output CPWMO0_7_2_0 ;
output CPWMO0_6_a0_2_0 ;
input [7:5] EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx ;
input iPRDATA30 ;
input PRDATA4 ;
input MSS_HPMS_READY_int_arst ;
input EvalSandbox_MSS_0_FIC_0_CLK ;
input popfeedthru_unused_0 ;
input popfeedthru_unused_1 ;
input popfeedthru_unused_2 ;
input popfeedthru_unused_3 ;
input popfeedthru_unused_4 ;
input popfeedthru_unused_5 ;
input popfeedthru_unused_6 ;
input popfeedthru_unused_7 ;
output CPWMllOI ;
input popfeedthru_unused_11 ;
input popfeedthru_unused_10 ;
input popfeedthru_unused_9 ;
output CPWMO0_sn_N_17 ;
output N_559 ;
output N_558 ;
output CPWMIIOI_1_sqmuxa_1_0 ;
input popfeedthru_unused_8 ;
input CoreAPB3_0_APBmslave0_PSELx ;
input popfeedthru_unused ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA_0 ;
wire AMBA_SLAVE_0_PRDATAS1_m_0 ;
wire PRDATA_reg_0 ;
wire lsram_width16_PRDATA_0 ;
wire AMBA_SLAVE_0_3_PRDATAS4_m_0 ;
wire period_reg_0 ;
wire period_reg_3 ;
wire period_reg_4 ;
wire period_reg_5 ;
wire period_reg_14 ;
wire period_reg_15 ;
wire prescale_reg_0 ;
wire prescale_reg_1 ;
wire prescale_reg_2 ;
wire prescale_reg_11 ;
wire prescale_reg_12 ;
wire pwm_posedge_reg_0 ;
wire pwm_posedge_reg_1 ;
wire pwm_posedge_reg_2 ;
wire pwm_posedge_reg_11 ;
wire pwm_posedge_reg_12 ;
wire pwm_posedge_reg_16 ;
wire pwm_posedge_reg_17 ;
wire pwm_posedge_reg_18 ;
wire pwm_posedge_reg_27 ;
wire pwm_posedge_reg_28 ;
wire pwm_negedge_reg_0 ;
wire pwm_negedge_reg_1 ;
wire pwm_negedge_reg_2 ;
wire pwm_negedge_reg_11 ;
wire pwm_negedge_reg_12 ;
wire pwm_negedge_reg_16 ;
wire pwm_negedge_reg_17 ;
wire pwm_negedge_reg_18 ;
wire pwm_negedge_reg_27 ;
wire pwm_negedge_reg_28 ;
wire CPWMO0_7_1_0_wmux_0_Y_0 ;
wire CPWMO0_7_1_0_wmux_0_Y_6 ;
wire CPWMO0_7_1_0 ;
wire CPWMO0_7_2_0 ;
wire CPWMO0_6_a0_2_0 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx ;
wire iPRDATA30 ;
wire PRDATA4 ;
wire MSS_HPMS_READY_int_arst ;
wire EvalSandbox_MSS_0_FIC_0_CLK ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_7 ;
wire CPWMllOI ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_9 ;
wire CPWMO0_sn_N_17 ;
wire N_559 ;
wire N_558 ;
wire CPWMIIOI_1_sqmuxa_1_0 ;
wire popfeedthru_unused_8 ;
wire CoreAPB3_0_APBmslave0_PSELx ;
wire popfeedthru_unused ;
wire [11:7] CPWMO0_7_2;
wire [11:7] CPWMO0_7_1_0_wmux_0_Y;
wire [15:0] period_cnt;
wire [30:1] pwm_negedge_reg;
wire [30:1] pwm_posedge_reg;
wire [13:0] prescale_reg;
wire [13:1] period_reg;
wire CPWMlIlI_lcry ;
wire GND ;
wire VCC ;
// @32:8382
  reg_if_Z5_layer0 \genblk2.reg_if  (
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[7:5]),
	.CPWMO0_6_a0_2_0(CPWMO0_6_a0_2_0),
	.CPWMO0_7_2({CPWMO0_7_2[11:7], CPWMO0_7_2_0}),
	.CPWMO0_7_1_0(CPWMO0_7_1_0),
	.CoreAPB3_0_APBmslave0_PRDATA_m_0(CoreAPB3_0_APBmslave0_PRDATA_m_0[13:12]),
	.CPWMO0_7_1_0_wmux_0_Y_0(CPWMO0_7_1_0_wmux_0_Y_0),
	.CPWMO0_7_1_0_wmux_0_Y_6(CPWMO0_7_1_0_wmux_0_Y_6),
	.CPWMO0_7_1_0_wmux_0_Y_7(CPWMO0_7_1_0_wmux_0_Y[7]),
	.CPWMO0_7_1_0_wmux_0_Y_8(CPWMO0_7_1_0_wmux_0_Y[8]),
	.CPWMO0_7_1_0_wmux_0_Y_9(CPWMO0_7_1_0_wmux_0_Y[9]),
	.CPWMO0_7_1_0_wmux_0_Y_10(CPWMO0_7_1_0_wmux_0_Y[10]),
	.CPWMO0_7_1_0_wmux_0_Y_11(CPWMO0_7_1_0_wmux_0_Y[11]),
	.period_cnt(period_cnt[15:0]),
	.pwm_negedge_reg({pwm_negedge_reg_28, pwm_negedge_reg_27, pwm_negedge_reg[30:23], pwm_negedge_reg_18, pwm_negedge_reg_17, pwm_negedge_reg_16, pwm_negedge_reg[19:17], pwm_negedge_reg_12, pwm_negedge_reg_11, pwm_negedge_reg[14:7], pwm_negedge_reg_2, pwm_negedge_reg_1, pwm_negedge_reg_0, pwm_negedge_reg[3:1]}),
	.pwm_posedge_reg({pwm_posedge_reg_28, pwm_posedge_reg_27, pwm_posedge_reg[30:23], pwm_posedge_reg_18, pwm_posedge_reg_17, pwm_posedge_reg_16, pwm_posedge_reg[19:17], pwm_posedge_reg_12, pwm_posedge_reg_11, pwm_posedge_reg[14:7], pwm_posedge_reg_2, pwm_posedge_reg_1, pwm_posedge_reg_0, pwm_posedge_reg[3:1]}),
	.pwm_enable_reg(pwm_enable_reg[2:1]),
	.prescale_reg({prescale_reg_12, prescale_reg_11, prescale_reg[13:6], prescale_reg_2, prescale_reg_1, prescale_reg_0, prescale_reg[2:0]}),
	.period_reg({period_reg_15, period_reg_14, period_reg[13:6], period_reg_5, period_reg_4, period_reg_3, period_reg[2:1], period_reg_0}),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[15:8]),
	.popfeedthru_unused(popfeedthru_unused),
	.CoreAPB3_0_APBmslave0_PSELx(CoreAPB3_0_APBmslave0_PSELx),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.CPWMIIOI_1_sqmuxa_1_0_1z(CPWMIIOI_1_sqmuxa_1_0),
	.CPWMlIlI_lcry(CPWMlIlI_lcry),
	.N_558(N_558),
	.N_559(N_559),
	.CPWMO0_sn_N_17(CPWMO0_sn_N_17),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.CPWMllOI_1z(CPWMllOI),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.EvalSandbox_MSS_0_FIC_0_CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.MSS_HPMS_READY_int_arst(MSS_HPMS_READY_int_arst)
);
// @32:8673
  timebase_16s \genblk4.genblk1.timebase  (
	.AMBA_SLAVE_0_3_PRDATAS4_m_0(AMBA_SLAVE_0_3_PRDATAS4_m_0),
	.lsram_width16_PRDATA_0(lsram_width16_PRDATA_0),
	.PRDATA_reg_0(PRDATA_reg_0),
	.AMBA_SLAVE_0_PRDATAS1_m_0(AMBA_SLAVE_0_PRDATAS1_m_0),
	.PSELSBUS(PSELSBUS[1:0]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA_0),
	.CoreAPB3_0_APBmslave0_PRDATA_m_0(CoreAPB3_0_APBmslave0_PRDATA_m_0[11:7]),
	.CPWMO0_7_2(CPWMO0_7_2[11:7]),
	.CPWMO0_7_1_0_wmux_0_Y(CPWMO0_7_1_0_wmux_0_Y[11:7]),
	.prescale_reg({prescale_reg_12, prescale_reg_11, prescale_reg[13:6], prescale_reg_2, prescale_reg_1, prescale_reg_0, prescale_reg[2:0]}),
	.period_reg({period_reg_15, period_reg_14, period_reg[13:6], period_reg_5, period_reg_4, period_reg_3, period_reg[2:1], period_reg_0}),
	.period_cnt(period_cnt[15:0]),
	.PRDATA4(PRDATA4),
	.iPRDATA30(iPRDATA30),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.CPWMO0_sn_N_17(CPWMO0_sn_N_17),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.CPWMlIlI_lcry(CPWMlIlI_lcry),
	.EvalSandbox_MSS_0_FIC_0_CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.MSS_HPMS_READY_int_arst(MSS_HPMS_READY_int_arst)
);
// @32:8726
  pwm_gen_2s_16s_0 \genblk5.pwm_gen  (
	.pwm_enable_reg(pwm_enable_reg[2:1]),
	.pwm_posedge_reg({pwm_posedge_reg_28, pwm_posedge_reg_27, pwm_posedge_reg[30:23], pwm_posedge_reg_18, pwm_posedge_reg_17, pwm_posedge_reg_16, pwm_posedge_reg[19:17], pwm_posedge_reg_12, pwm_posedge_reg_11, pwm_posedge_reg[14:7], pwm_posedge_reg_2, pwm_posedge_reg_1, pwm_posedge_reg_0, pwm_posedge_reg[3:1]}),
	.pwm_negedge_reg({pwm_negedge_reg_28, pwm_negedge_reg_27, pwm_negedge_reg[30:23], pwm_negedge_reg_18, pwm_negedge_reg_17, pwm_negedge_reg_16, pwm_negedge_reg[19:17], pwm_negedge_reg_12, pwm_negedge_reg_11, pwm_negedge_reg[14:7], pwm_negedge_reg_2, pwm_negedge_reg_1, pwm_negedge_reg_0, pwm_negedge_reg[3:1]}),
	.period_cnt(period_cnt[15:0]),
	.PWM_c(PWM_c[2:1]),
	.CPWMlIlI_lcry(CPWMlIlI_lcry),
	.EvalSandbox_MSS_0_FIC_0_CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.MSS_HPMS_READY_int_arst(MSS_HPMS_READY_int_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* corepwm_Z4_layer0 */

module CoreResetP_Z6_layer0 (
  CORECONFIGP_0_CONFIG1_DONE,
  CORECONFIGP_0_CONFIG2_DONE,
  CORECONFIGP_0_SOFT_RESET_F2M,
  CORECONFIGP_0_SOFT_M3_RESET,
  INIT_DONE_int_1z,
  POWER_ON_RESET_N,
  MSS_RESET_N_M2F,
  FIC_2_APB_M_PRESET_N_arst,
  FABOSC_0_RCOSC_25_50MHZ_O2F,
  SOFT_M3_RESET_i,
  SOFT_RESET_F2M_i,
  MSS_HPMS_READY_int_arst,
  EvalSandbox_MSS_0_FIC_0_CLK
)
;
input CORECONFIGP_0_CONFIG1_DONE ;
input CORECONFIGP_0_CONFIG2_DONE ;
input CORECONFIGP_0_SOFT_RESET_F2M ;
input CORECONFIGP_0_SOFT_M3_RESET ;
output INIT_DONE_int_1z ;
input POWER_ON_RESET_N ;
input MSS_RESET_N_M2F ;
input FIC_2_APB_M_PRESET_N_arst ;
input FABOSC_0_RCOSC_25_50MHZ_O2F ;
output SOFT_M3_RESET_i ;
output SOFT_RESET_F2M_i ;
output MSS_HPMS_READY_int_arst ;
input EvalSandbox_MSS_0_FIC_0_CLK ;
wire CORECONFIGP_0_CONFIG1_DONE ;
wire CORECONFIGP_0_CONFIG2_DONE ;
wire CORECONFIGP_0_SOFT_RESET_F2M ;
wire CORECONFIGP_0_SOFT_M3_RESET ;
wire INIT_DONE_int_1z ;
wire POWER_ON_RESET_N ;
wire MSS_RESET_N_M2F ;
wire FIC_2_APB_M_PRESET_N_arst ;
wire FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire SOFT_M3_RESET_i ;
wire SOFT_RESET_F2M_i ;
wire MSS_HPMS_READY_int_arst ;
wire EvalSandbox_MSS_0_FIC_0_CLK ;
wire [13:0] count_ddr_Z;
wire [12:0] count_ddr_s;
wire [13:13] count_ddr_s_Z;
wire [6:0] sm0_state_Z;
wire [6:6] sm0_state_ns_a3_Z;
wire [5:2] sm0_state_ns_Z;
wire [12:1] count_ddr_cry_Z;
wire [12:1] count_ddr_cry_Y;
wire [13:13] count_ddr_s_FCO;
wire [13:13] count_ddr_s_Y;
wire MSS_HPMS_READY_int_rep_Z ;
wire VCC ;
wire POWER_ON_RESET_N_clk_base_Z ;
wire MSS_HPMS_READY_int_4_Z ;
wire GND ;
wire sm0_areset_n_arst ;
wire sm0_areset_n ;
wire sm0_areset_n_rcosc_Z ;
wire sm0_areset_n_rcosc_0 ;
wire sm0_areset_n_clk_base_Z ;
wire sm0_areset_n_clk_base_0 ;
wire SOFT_RESET_F2M ;
wire SOFT_M3_RESET ;
wire count_ddre ;
wire CONFIG2_DONE_q1_Z ;
wire CONFIG2_DONE ;
wire CONFIG2_DONE_clk_base_Z ;
wire CONFIG1_DONE_q1_Z ;
wire CONFIG1_DONE ;
wire CONFIG1_DONE_clk_base_Z ;
wire release_sdif3_core_Z ;
wire sdif3_areset_n_rcosc_Z ;
wire release_sdif2_core_Z ;
wire sdif2_areset_n_rcosc_Z ;
wire release_sdif1_core_Z ;
wire sdif1_areset_n_rcosc_Z ;
wire release_sdif0_core_Z ;
wire sdif0_areset_n_rcosc_Z ;
wire sdif3_spll_lock_q1_Z ;
wire FIC_2_APB_M_PRESET_N_q1_Z ;
wire RESET_N_M2F_q1_Z ;
wire POWER_ON_RESET_N_q1_Z ;
wire release_sdif3_core_q1_Z ;
wire release_sdif2_core_q1_Z ;
wire release_sdif1_core_q1_Z ;
wire release_sdif0_core_q1_Z ;
wire ddr_settled_q1_Z ;
wire ddr_settled_Z ;
wire count_ddr_enable_q1_Z ;
wire count_ddr_enable_Z ;
wire sdif3_spll_lock_q2_Z ;
wire MSS_HPMS_READY_int_Z ;
wire sm0_areset_n_rcosc_q1_Z ;
wire sm0_areset_n_q1_Z ;
wire FIC_2_APB_M_PRESET_N_clk_base_Z ;
wire RESET_N_M2F_clk_base_Z ;
wire release_sdif3_core_clk_base_Z ;
wire release_sdif2_core_clk_base_Z ;
wire release_sdif1_core_clk_base_Z ;
wire release_sdif0_core_clk_base_Z ;
wire ddr_settled_clk_base_Z ;
wire sdif3_areset_n_rcosc_q1_Z ;
wire sdif2_areset_n_rcosc_q1_Z ;
wire sdif1_areset_n_rcosc_q1_Z ;
wire sdif0_areset_n_rcosc_q1_Z ;
wire mss_ready_select_Z ;
wire mss_ready_select6_Z ;
wire next_count_ddr_enable_0_sqmuxa ;
wire un1_next_ddr_ready_0_sqmuxa_Z ;
wire ddr_settled6_Z ;
wire mss_ready_state_Z ;
wire count_ddr_s_349_FCO ;
wire count_ddr_s_349_S ;
wire count_ddr_s_349_Y ;
wire ddr_settled6_6_Z ;
wire next_sm0_state20_1_Z ;
wire ddr_settled6_9_Z ;
wire ddr_settled6_8_Z ;
wire ddr_settled6_7_Z ;
wire next_sm0_state20_Z ;
wire N_116 ;
wire N_231 ;
wire N_230 ;
wire N_229 ;
wire N_228 ;
wire N_227 ;
wire N_226 ;
wire N_225 ;
wire N_66 ;
wire N_65 ;
wire N_64 ;
wire N_63 ;
wire N_62 ;
wire N_61 ;
wire N_60 ;
wire N_59 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
// @27:565
  SLE MSS_HPMS_READY_int_rep (
	.Q(MSS_HPMS_READY_int_rep_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(MSS_HPMS_READY_int_4_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT sdif0_areset_n_RNI503E (
	.Y(sm0_areset_n_arst),
	.A(sm0_areset_n)
);
  CLKINT sm0_areset_n_rcosc_RNIOJ2D (
	.Y(sm0_areset_n_rcosc_Z),
	.A(sm0_areset_n_rcosc_0)
);
  CLKINT sm0_areset_n_clk_base_RNIIVKE (
	.Y(sm0_areset_n_clk_base_Z),
	.A(sm0_areset_n_clk_base_0)
);
  CLKINT MSS_HPMS_READY_int_rep_RNID93C (
	.Y(MSS_HPMS_READY_int_arst),
	.A(MSS_HPMS_READY_int_rep_Z)
);
  CFG1 \count_ddr_RNO[0]  (
	.A(count_ddr_Z[0]),
	.Y(count_ddr_s[0])
);
defparam \count_ddr_RNO[0] .INIT=2'h1;
  CFG1 SOFT_RESET_F2M_keep_RNI5G11 (
	.A(SOFT_RESET_F2M),
	.Y(SOFT_RESET_F2M_i)
);
defparam SOFT_RESET_F2M_keep_RNI5G11.INIT=2'h1;
  CFG1 SOFT_M3_RESET_keep_RNI0S1D (
	.A(SOFT_M3_RESET),
	.Y(SOFT_M3_RESET_i)
);
defparam SOFT_M3_RESET_keep_RNI0S1D.INIT=2'h1;
// @27:1613
  SLE \count_ddr[13]  (
	.Q(count_ddr_Z[13]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s_Z[13]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1613
  SLE \count_ddr[12]  (
	.Q(count_ddr_Z[12]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[12]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1613
  SLE \count_ddr[11]  (
	.Q(count_ddr_Z[11]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[11]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1613
  SLE \count_ddr[10]  (
	.Q(count_ddr_Z[10]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[10]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1613
  SLE \count_ddr[9]  (
	.Q(count_ddr_Z[9]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[9]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1613
  SLE \count_ddr[8]  (
	.Q(count_ddr_Z[8]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[8]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1613
  SLE \count_ddr[7]  (
	.Q(count_ddr_Z[7]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[7]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1613
  SLE \count_ddr[6]  (
	.Q(count_ddr_Z[6]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[6]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1613
  SLE \count_ddr[5]  (
	.Q(count_ddr_Z[5]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[5]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1613
  SLE \count_ddr[4]  (
	.Q(count_ddr_Z[4]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[4]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1613
  SLE \count_ddr[3]  (
	.Q(count_ddr_Z[3]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[3]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1613
  SLE \count_ddr[2]  (
	.Q(count_ddr_Z[2]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[2]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1613
  SLE \count_ddr[1]  (
	.Q(count_ddr_Z[1]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[1]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1613
  SLE \count_ddr[0]  (
	.Q(count_ddr_Z[0]),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_s[0]),
	.EN(count_ddre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:946
  SLE CONFIG2_DONE_q1 (
	.Q(CONFIG2_DONE_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CONFIG2_DONE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:946
  SLE CONFIG2_DONE_clk_base (
	.Q(CONFIG2_DONE_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CONFIG2_DONE_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:929
  SLE CONFIG1_DONE_q1 (
	.Q(CONFIG1_DONE_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CONFIG1_DONE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:929
  SLE CONFIG1_DONE_clk_base (
	.Q(CONFIG1_DONE_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(CONFIG1_DONE_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1581
  SLE release_sdif3_core (
	.Q(release_sdif3_core_Z),
	.ADn(VCC),
	.ALn(sdif3_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1549
  SLE release_sdif2_core (
	.Q(release_sdif2_core_Z),
	.ADn(VCC),
	.ALn(sdif2_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1517
  SLE release_sdif1_core (
	.Q(release_sdif1_core_Z),
	.ADn(VCC),
	.ALn(sdif1_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1485
  SLE release_sdif0_core (
	.Q(release_sdif0_core_Z),
	.ADn(VCC),
	.ALn(sdif0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:963
  SLE sdif3_spll_lock_q1 (
	.Q(sdif3_spll_lock_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:526
  SLE FIC_2_APB_M_PRESET_N_q1 (
	.Q(FIC_2_APB_M_PRESET_N_q1_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE RESET_N_M2F_q1 (
	.Q(RESET_N_M2F_q1_Z),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:496
  SLE POWER_ON_RESET_N_q1 (
	.Q(POWER_ON_RESET_N_q1_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1646
  SLE release_sdif3_core_q1 (
	.Q(release_sdif3_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(release_sdif3_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1646
  SLE release_sdif2_core_q1 (
	.Q(release_sdif2_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(release_sdif2_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1646
  SLE release_sdif1_core_q1 (
	.Q(release_sdif1_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(release_sdif1_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1646
  SLE release_sdif0_core_q1 (
	.Q(release_sdif0_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(release_sdif0_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1646
  SLE ddr_settled_q1 (
	.Q(ddr_settled_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(ddr_settled_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1455
  SLE count_ddr_enable_q1 (
	.Q(count_ddr_enable_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_enable_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:963
  SLE sdif3_spll_lock_q2 (
	.Q(sdif3_spll_lock_q2_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(sdif3_spll_lock_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:565
  SLE MSS_HPMS_READY_int (
	.Q(MSS_HPMS_READY_int_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(MSS_HPMS_READY_int_4_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:856
  SLE sm0_areset_n_rcosc_q1 (
	.Q(sm0_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:856
  SLE sm0_areset_n_rcosc (
	.Q(sm0_areset_n_rcosc_0),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sm0_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:755
  SLE sm0_areset_n_q1 (
	.Q(sm0_areset_n_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:755
  SLE sm0_areset_n_clk_base (
	.Q(sm0_areset_n_clk_base_0),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(sm0_areset_n_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:526
  SLE FIC_2_APB_M_PRESET_N_clk_base (
	.Q(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N_arst),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(FIC_2_APB_M_PRESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE RESET_N_M2F_clk_base (
	.Q(RESET_N_M2F_clk_base_Z),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(RESET_N_M2F_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:496
  SLE POWER_ON_RESET_N_clk_base (
	.Q(POWER_ON_RESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(POWER_ON_RESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1646
  SLE release_sdif3_core_clk_base (
	.Q(release_sdif3_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(release_sdif3_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1646
  SLE release_sdif2_core_clk_base (
	.Q(release_sdif2_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(release_sdif2_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1646
  SLE release_sdif1_core_clk_base (
	.Q(release_sdif1_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(release_sdif1_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1646
  SLE release_sdif0_core_clk_base (
	.Q(release_sdif0_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(release_sdif0_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1646
  SLE ddr_settled_clk_base (
	.Q(ddr_settled_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(ddr_settled_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1455
  SLE count_ddr_enable_rcosc (
	.Q(count_ddre),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(count_ddr_enable_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:912
  SLE sdif3_areset_n_rcosc_q1 (
	.Q(sdif3_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:912
  SLE sdif3_areset_n_rcosc (
	.Q(sdif3_areset_n_rcosc_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sdif3_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:898
  SLE sdif2_areset_n_rcosc_q1 (
	.Q(sdif2_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:898
  SLE sdif2_areset_n_rcosc (
	.Q(sdif2_areset_n_rcosc_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sdif2_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:884
  SLE sdif1_areset_n_rcosc_q1 (
	.Q(sdif1_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:884
  SLE sdif1_areset_n_rcosc (
	.Q(sdif1_areset_n_rcosc_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sdif1_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:870
  SLE sdif0_areset_n_rcosc_q1 (
	.Q(sdif0_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:870
  SLE sdif0_areset_n_rcosc (
	.Q(sdif0_areset_n_rcosc_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sdif0_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1089
  SLE \sm0_state[6]  (
	.Q(sm0_state_Z[6]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(VCC),
	.EN(sm0_state_ns_a3_Z[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1089
  SLE \sm0_state[5]  (
	.Q(sm0_state_Z[5]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(sm0_state_ns_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1089
  SLE \sm0_state[4]  (
	.Q(sm0_state_Z[4]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(sm0_state_ns_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1089
  SLE \sm0_state[3]  (
	.Q(sm0_state_Z[3]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(sm0_state_ns_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1089
  SLE \sm0_state[2]  (
	.Q(sm0_state_Z[2]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(sm0_state_ns_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1089
  SLE \sm0_state[1]  (
	.Q(sm0_state_Z[1]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(sm0_state_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1089
  SLE \sm0_state[0]  (
	.Q(sm0_state_Z[0]),
	.ADn(GND),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(GND),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:545
  SLE mss_ready_select (
	.Q(mss_ready_select_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(VCC),
	.EN(mss_ready_select6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1089
  SLE count_ddr_enable (
	.Q(count_ddr_enable_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(next_count_ddr_enable_0_sqmuxa),
	.EN(un1_next_ddr_ready_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1613
  SLE ddr_settled (
	.Q(ddr_settled_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(ddr_settled6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:545
  SLE mss_ready_state (
	.Q(mss_ready_state_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(VCC),
	.EN(RESET_N_M2F_clk_base_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1089
  SLE INIT_DONE_int (
	.Q(INIT_DONE_int_1z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(VCC),
	.EN(sm0_state_Z[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1613
  ARI1 count_ddr_s_349 (
	.FCO(count_ddr_s_349_FCO),
	.S(count_ddr_s_349_S),
	.Y(count_ddr_s_349_Y),
	.B(count_ddr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam count_ddr_s_349.INIT=20'h4AA00;
// @27:1613
  ARI1 \count_ddr_cry[1]  (
	.FCO(count_ddr_cry_Z[1]),
	.S(count_ddr_s[1]),
	.Y(count_ddr_cry_Y[1]),
	.B(count_ddr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_s_349_FCO)
);
defparam \count_ddr_cry[1] .INIT=20'h4AA00;
// @27:1613
  ARI1 \count_ddr_cry[2]  (
	.FCO(count_ddr_cry_Z[2]),
	.S(count_ddr_s[2]),
	.Y(count_ddr_cry_Y[2]),
	.B(count_ddr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[1])
);
defparam \count_ddr_cry[2] .INIT=20'h4AA00;
// @27:1613
  ARI1 \count_ddr_cry[3]  (
	.FCO(count_ddr_cry_Z[3]),
	.S(count_ddr_s[3]),
	.Y(count_ddr_cry_Y[3]),
	.B(count_ddr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[2])
);
defparam \count_ddr_cry[3] .INIT=20'h4AA00;
// @27:1613
  ARI1 \count_ddr_cry[4]  (
	.FCO(count_ddr_cry_Z[4]),
	.S(count_ddr_s[4]),
	.Y(count_ddr_cry_Y[4]),
	.B(count_ddr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[3])
);
defparam \count_ddr_cry[4] .INIT=20'h4AA00;
// @27:1613
  ARI1 \count_ddr_cry[5]  (
	.FCO(count_ddr_cry_Z[5]),
	.S(count_ddr_s[5]),
	.Y(count_ddr_cry_Y[5]),
	.B(count_ddr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[4])
);
defparam \count_ddr_cry[5] .INIT=20'h4AA00;
// @27:1613
  ARI1 \count_ddr_cry[6]  (
	.FCO(count_ddr_cry_Z[6]),
	.S(count_ddr_s[6]),
	.Y(count_ddr_cry_Y[6]),
	.B(count_ddr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[5])
);
defparam \count_ddr_cry[6] .INIT=20'h4AA00;
// @27:1613
  ARI1 \count_ddr_cry[7]  (
	.FCO(count_ddr_cry_Z[7]),
	.S(count_ddr_s[7]),
	.Y(count_ddr_cry_Y[7]),
	.B(count_ddr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[6])
);
defparam \count_ddr_cry[7] .INIT=20'h4AA00;
// @27:1613
  ARI1 \count_ddr_cry[8]  (
	.FCO(count_ddr_cry_Z[8]),
	.S(count_ddr_s[8]),
	.Y(count_ddr_cry_Y[8]),
	.B(count_ddr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[7])
);
defparam \count_ddr_cry[8] .INIT=20'h4AA00;
// @27:1613
  ARI1 \count_ddr_cry[9]  (
	.FCO(count_ddr_cry_Z[9]),
	.S(count_ddr_s[9]),
	.Y(count_ddr_cry_Y[9]),
	.B(count_ddr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[8])
);
defparam \count_ddr_cry[9] .INIT=20'h4AA00;
// @27:1613
  ARI1 \count_ddr_cry[10]  (
	.FCO(count_ddr_cry_Z[10]),
	.S(count_ddr_s[10]),
	.Y(count_ddr_cry_Y[10]),
	.B(count_ddr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[9])
);
defparam \count_ddr_cry[10] .INIT=20'h4AA00;
// @27:1613
  ARI1 \count_ddr_cry[11]  (
	.FCO(count_ddr_cry_Z[11]),
	.S(count_ddr_s[11]),
	.Y(count_ddr_cry_Y[11]),
	.B(count_ddr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[10])
);
defparam \count_ddr_cry[11] .INIT=20'h4AA00;
// @27:1613
  ARI1 \count_ddr_s[13]  (
	.FCO(count_ddr_s_FCO[13]),
	.S(count_ddr_s_Z[13]),
	.Y(count_ddr_s_Y[13]),
	.B(count_ddr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[12])
);
defparam \count_ddr_s[13] .INIT=20'h4AA00;
// @27:1613
  ARI1 \count_ddr_cry[12]  (
	.FCO(count_ddr_cry_Z[12]),
	.S(count_ddr_s[12]),
	.Y(count_ddr_cry_Y[12]),
	.B(count_ddr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_ddr_cry_Z[11])
);
defparam \count_ddr_cry[12] .INIT=20'h4AA00;
// @27:1011
  CFG4 un1_next_ddr_ready_0_sqmuxa (
	.A(sdif3_spll_lock_q2_Z),
	.B(ddr_settled_clk_base_Z),
	.C(sm0_state_Z[4]),
	.D(sm0_state_Z[3]),
	.Y(un1_next_ddr_ready_0_sqmuxa_Z)
);
defparam un1_next_ddr_ready_0_sqmuxa.INIT=16'hEAC0;
// @27:1637
  CFG2 ddr_settled6_6 (
	.A(count_ddr_Z[11]),
	.B(count_ddr_Z[12]),
	.Y(ddr_settled6_6_Z)
);
defparam ddr_settled6_6.INIT=4'h1;
// @27:1055
  CFG2 next_sm0_state20_1 (
	.A(release_sdif2_core_clk_base_Z),
	.B(release_sdif3_core_clk_base_Z),
	.Y(next_sm0_state20_1_Z)
);
defparam next_sm0_state20_1.INIT=4'h8;
// @27:1089
  CFG2 \sm0_state_ns_a3[6]  (
	.A(CONFIG2_DONE_clk_base_Z),
	.B(sm0_state_Z[5]),
	.Y(sm0_state_ns_a3_Z[6])
);
defparam \sm0_state_ns_a3[6] .INIT=4'h8;
// @27:1031
  CFG2 next_count_ddr_enable_0_sqmuxa_0_a3 (
	.A(sdif3_spll_lock_q2_Z),
	.B(sm0_state_Z[3]),
	.Y(next_count_ddr_enable_0_sqmuxa)
);
defparam next_count_ddr_enable_0_sqmuxa_0_a3.INIT=4'h8;
// @27:641
  CFG2 sdif0_areset_n (
	.A(MSS_HPMS_READY_int_Z),
	.B(POWER_ON_RESET_N),
	.Y(sm0_areset_n)
);
defparam sdif0_areset_n.INIT=4'h8;
// @27:558
  CFG2 mss_ready_select6 (
	.A(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.B(mss_ready_state_Z),
	.Y(mss_ready_select6_Z)
);
defparam mss_ready_select6.INIT=4'h8;
// @27:1637
  CFG4 ddr_settled6_9 (
	.A(count_ddr_Z[6]),
	.B(count_ddr_Z[5]),
	.C(count_ddr_Z[3]),
	.D(count_ddr_Z[0]),
	.Y(ddr_settled6_9_Z)
);
defparam ddr_settled6_9.INIT=16'h0001;
// @27:1637
  CFG4 ddr_settled6_8 (
	.A(count_ddr_Z[13]),
	.B(count_ddr_Z[7]),
	.C(count_ddr_Z[2]),
	.D(count_ddr_Z[1]),
	.Y(ddr_settled6_8_Z)
);
defparam ddr_settled6_8.INIT=16'h0002;
// @27:1637
  CFG4 ddr_settled6_7 (
	.A(count_ddr_Z[10]),
	.B(count_ddr_Z[9]),
	.C(count_ddr_Z[8]),
	.D(count_ddr_Z[4]),
	.Y(ddr_settled6_7_Z)
);
defparam ddr_settled6_7.INIT=16'h8000;
// @27:1089
  CFG4 \sm0_state_ns[3]  (
	.A(sm0_state_Z[2]),
	.B(CONFIG1_DONE_clk_base_Z),
	.C(sm0_state_Z[3]),
	.D(sdif3_spll_lock_q2_Z),
	.Y(sm0_state_ns_Z[3])
);
defparam \sm0_state_ns[3] .INIT=16'h88F8;
// @27:1089
  CFG3 \sm0_state_ns[2]  (
	.A(sm0_state_Z[2]),
	.B(CONFIG1_DONE_clk_base_Z),
	.C(sm0_state_Z[1]),
	.Y(sm0_state_ns_Z[2])
);
defparam \sm0_state_ns[2] .INIT=8'hF2;
// @27:573
  CFG3 MSS_HPMS_READY_int_4 (
	.A(mss_ready_select_Z),
	.B(RESET_N_M2F_clk_base_Z),
	.C(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.Y(MSS_HPMS_READY_int_4_Z)
);
defparam MSS_HPMS_READY_int_4.INIT=8'hE0;
// @27:1055
  CFG4 next_sm0_state20 (
	.A(release_sdif0_core_clk_base_Z),
	.B(release_sdif1_core_clk_base_Z),
	.C(next_sm0_state20_1_Z),
	.D(ddr_settled_clk_base_Z),
	.Y(next_sm0_state20_Z)
);
defparam next_sm0_state20.INIT=16'h8000;
// @27:1637
  CFG4 ddr_settled6 (
	.A(ddr_settled6_6_Z),
	.B(ddr_settled6_7_Z),
	.C(ddr_settled6_8_Z),
	.D(ddr_settled6_9_Z),
	.Y(ddr_settled6_Z)
);
defparam ddr_settled6.INIT=16'h8000;
// @27:1089
  CFG4 \sm0_state_ns[5]  (
	.A(sm0_state_Z[4]),
	.B(next_sm0_state20_Z),
	.C(sm0_state_Z[5]),
	.D(CONFIG2_DONE_clk_base_Z),
	.Y(sm0_state_ns_Z[5])
);
defparam \sm0_state_ns[5] .INIT=16'h88F8;
// @27:1089
  CFG3 \sm0_state_ns[4]  (
	.A(sm0_state_Z[4]),
	.B(next_sm0_state20_Z),
	.C(next_count_ddr_enable_0_sqmuxa),
	.Y(sm0_state_ns_Z[4])
);
defparam \sm0_state_ns[4] .INIT=8'hF2;
//@36:910
//@36:910
//@36:910
//@36:910
//@36:910
//@36:910
//@36:910
//@36:910
//@36:910
//@36:910
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
assign CONFIG1_DONE = CORECONFIGP_0_CONFIG1_DONE;
assign CONFIG2_DONE = CORECONFIGP_0_CONFIG2_DONE;
assign SOFT_RESET_F2M = CORECONFIGP_0_SOFT_RESET_F2M;
assign SOFT_M3_RESET = CORECONFIGP_0_SOFT_M3_RESET;
endmodule /* CoreResetP_Z6_layer0 */

module EvalSandbox_MSS_MSS (
  MDDR_DQS_0,
  MDDR_DQS_N_0,
  CORECONFIGP_0_MDDR_APBmslave_PWDATA,
  CORECONFIGP_0_MDDR_APBmslave_PADDR,
  EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA,
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  CORECONFIGP_0_MDDR_APBmslave_PRDATA,
  EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA,
  EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PADDR,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR,
  lsram_width16_PRDATA_0,
  PRDATA_reg_0,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA_0,
  CPWMO0_7_1_0_wmux_0_Y_0,
  pwm_enable_reg_0,
  CPWMO0_6_a0_2_0,
  PSELSBUS,
  period_reg_0,
  CPWMO0_7_1_0,
  MDDR_ADDR,
  MDDR_BA,
  MDDR_DM_RDQS_0,
  MDDR_DQ,
  MDDR_CLK,
  MDDR_CLK_N,
  CORECONFIGP_0_MDDR_APBmslave_PWRITE,
  CORECONFIGP_0_MDDR_APBmslave_PSELx,
  CORECONFIGP_0_MDDR_APBmslave_PENABLE,
  EvalSandbox_MSS_0_FIC_0_CLK,
  SOFT_RESET_F2M_i,
  EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR,
  EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PREADY,
  XferComplete_c,
  CoreUARTapb_C0_0_RXRDY,
  LOCK,
  SOFT_M3_RESET_i,
  N_21_i,
  N_23_i,
  N_25_i,
  N_27_i,
  N_29_i,
  CORECONFIGP_0_MDDR_APBmslave_PSLVERR,
  CORECONFIGP_0_MDDR_APBmslave_PREADY,
  EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE,
  EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PSELx,
  EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE,
  MSS_RESET_N_M2F,
  popfeedthru_unused,
  popfeedthru_unused_0,
  popfeedthru_unused_1,
  popfeedthru_unused_2,
  popfeedthru_unused_3,
  popfeedthru_unused_4,
  popfeedthru_unused_5,
  popfeedthru_unused_6,
  popfeedthru_unused_7,
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx,
  popfeedthru_unused_8,
  CPWMO0_sn_N_17,
  iPRDATA_0_sqmuxa,
  PRDATA4,
  popfeedthru_unused_10,
  CPWMllOI,
  popfeedthru_unused_9,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx,
  popfeedthru_unused_11,
  MDDR_CAS_N,
  MDDR_CKE,
  MDDR_CS_N,
  MDDR_DQS_TMATCH_0_IN,
  MDDR_DQS_TMATCH_0_OUT,
  MDDR_ODT,
  MDDR_RAS_N,
  MDDR_RESET_N,
  MDDR_WE_N,
  GPIO_1_M2F_arst_i,
  CORECONFIGP_0_APB_S_PCLK_i,
  FIC_2_APB_M_PRESET_N_arst,
  CORECONFIGP_0_APB_S_PCLK,
  GPIO_1_M2F
)
;
inout MDDR_DQS_0 /* synthesis syn_tristate = 1 */ ;
inout MDDR_DQS_N_0 /* synthesis syn_tristate = 1 */ ;
input [15:0] CORECONFIGP_0_MDDR_APBmslave_PWDATA ;
input [10:2] CORECONFIGP_0_MDDR_APBmslave_PADDR ;
input [17:0] EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA ;
input [15:6] EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
output [15:0] CORECONFIGP_0_MDDR_APBmslave_PRDATA ;
output [16:0] EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA ;
output [15:2] EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PADDR ;
output [15:8] EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA ;
inout [15:1] EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR /* synthesis syn_tristate = 1 */ ;
input lsram_width16_PRDATA_0 ;
input PRDATA_reg_0 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA_0 ;
input CPWMO0_7_1_0_wmux_0_Y_0 ;
input pwm_enable_reg_0 ;
input CPWMO0_6_a0_2_0 ;
input [1:0] PSELSBUS ;
input period_reg_0 ;
input CPWMO0_7_1_0 ;
output [15:0] MDDR_ADDR ;
output [2:0] MDDR_BA ;
inout MDDR_DM_RDQS_0 /* synthesis syn_tristate = 1 */ ;
inout [7:0] MDDR_DQ /* synthesis syn_tristate = 1 */ ;
output MDDR_CLK ;
output MDDR_CLK_N ;
input CORECONFIGP_0_MDDR_APBmslave_PWRITE ;
input CORECONFIGP_0_MDDR_APBmslave_PSELx ;
input CORECONFIGP_0_MDDR_APBmslave_PENABLE ;
input EvalSandbox_MSS_0_FIC_0_CLK ;
input SOFT_RESET_F2M_i ;
input EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR ;
input EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PREADY ;
input XferComplete_c ;
input CoreUARTapb_C0_0_RXRDY ;
input LOCK ;
input SOFT_M3_RESET_i ;
input N_21_i ;
input N_23_i ;
input N_25_i ;
input N_27_i ;
input N_29_i ;
output CORECONFIGP_0_MDDR_APBmslave_PSLVERR ;
output CORECONFIGP_0_MDDR_APBmslave_PREADY ;
output EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE ;
output EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PSELx ;
output EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE ;
output MSS_RESET_N_M2F ;
output popfeedthru_unused ;
output popfeedthru_unused_0 ;
output popfeedthru_unused_1 ;
output popfeedthru_unused_2 ;
output popfeedthru_unused_3 ;
output popfeedthru_unused_4 ;
output popfeedthru_unused_5 ;
output popfeedthru_unused_6 ;
output popfeedthru_unused_7 ;
output EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
output popfeedthru_unused_8 ;
input CPWMO0_sn_N_17 ;
input iPRDATA_0_sqmuxa ;
input PRDATA4 ;
output popfeedthru_unused_10 ;
input CPWMllOI ;
output popfeedthru_unused_9 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx ;
output popfeedthru_unused_11 ;
output MDDR_CAS_N ;
output MDDR_CKE ;
output MDDR_CS_N ;
input MDDR_DQS_TMATCH_0_IN ;
output MDDR_DQS_TMATCH_0_OUT ;
output MDDR_ODT ;
output MDDR_RAS_N ;
output MDDR_RESET_N ;
output MDDR_WE_N ;
output GPIO_1_M2F_arst_i ;
output CORECONFIGP_0_APB_S_PCLK_i ;
output FIC_2_APB_M_PRESET_N_arst ;
output CORECONFIGP_0_APB_S_PCLK ;
output GPIO_1_M2F ;
wire MDDR_DQS_0 ;
wire MDDR_DQS_N_0 ;
wire lsram_width16_PRDATA_0 ;
wire PRDATA_reg_0 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA_0 ;
wire CPWMO0_7_1_0_wmux_0_Y_0 ;
wire pwm_enable_reg_0 ;
wire CPWMO0_6_a0_2_0 ;
wire period_reg_0 ;
wire CPWMO0_7_1_0 ;
wire MDDR_DM_RDQS_0 ;
wire MDDR_CLK ;
wire MDDR_CLK_N ;
wire CORECONFIGP_0_MDDR_APBmslave_PWRITE ;
wire CORECONFIGP_0_MDDR_APBmslave_PSELx ;
wire CORECONFIGP_0_MDDR_APBmslave_PENABLE ;
wire EvalSandbox_MSS_0_FIC_0_CLK ;
wire SOFT_RESET_F2M_i ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PREADY ;
wire XferComplete_c ;
wire CoreUARTapb_C0_0_RXRDY ;
wire LOCK ;
wire SOFT_M3_RESET_i ;
wire N_21_i ;
wire N_23_i ;
wire N_25_i ;
wire N_27_i ;
wire N_29_i ;
wire CORECONFIGP_0_MDDR_APBmslave_PSLVERR ;
wire CORECONFIGP_0_MDDR_APBmslave_PREADY ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PSELx ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE ;
wire MSS_RESET_N_M2F ;
wire popfeedthru_unused ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_7 ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire popfeedthru_unused_8 ;
wire CPWMO0_sn_N_17 ;
wire iPRDATA_0_sqmuxa ;
wire PRDATA4 ;
wire popfeedthru_unused_10 ;
wire CPWMllOI ;
wire popfeedthru_unused_9 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx ;
wire popfeedthru_unused_11 ;
wire MDDR_CAS_N ;
wire MDDR_CKE ;
wire MDDR_CS_N ;
wire MDDR_DQS_TMATCH_0_IN ;
wire MDDR_DQS_TMATCH_0_OUT ;
wire MDDR_ODT ;
wire MDDR_RAS_N ;
wire MDDR_RESET_N ;
wire MDDR_WE_N ;
wire GPIO_1_M2F_arst_i ;
wire CORECONFIGP_0_APB_S_PCLK_i ;
wire FIC_2_APB_M_PRESET_N_arst ;
wire CORECONFIGP_0_APB_S_PCLK ;
wire GPIO_1_M2F ;
wire [1:0] DRAM_FIFO_WE_OUT_net_0;
wire [17:0] DRAM_DQ_OUT_net_0;
wire [17:0] DRAM_DQ_OE_net_0;
wire [2:0] DRAM_DM_RDQS_OUT_net_0;
wire [2:0] DM_OE_net_0;
wire [2:0] DRAM_BA_net_0;
wire [15:0] DRAM_ADDR_net_0;
wire [0:0] EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA_Z;
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:0] EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_Z;
wire [1:0] F_HM0_SIZE;
wire [31:16] EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA_Z;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [11:11] FIC_2_APB_M_PADDR;
wire [31:17] FIC_2_APB_M_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [7:0] TXDF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [2:0] DRAM_DQS_OUT_net_0;
wire [2:0] DRAM_DQS_OE_net_0;
wire GPIO_1_M2F_arst ;
wire CLK_CONFIG_APB ;
wire FIC_2_APB_M_PRESET_N ;
wire MSS_ADLIB_INST_DRAM_WEN ;
wire MSS_ADLIB_INST_DRAM_RSTN ;
wire MSS_ADLIB_INST_DRAM_RASN ;
wire MSS_ADLIB_INST_DRAM_ODT ;
wire MDDR_DQS_TMATCH_0_IN_PAD_Y ;
wire MDDR_DQ_7_PAD_Y ;
wire MDDR_DQ_6_PAD_Y ;
wire MDDR_DQ_5_PAD_Y ;
wire MDDR_DQ_4_PAD_Y ;
wire MDDR_DQ_3_PAD_Y ;
wire MDDR_DQ_2_PAD_Y ;
wire MDDR_DQ_1_PAD_Y ;
wire MDDR_DQ_0_PAD_Y ;
wire MDDR_DM_RDQS_0_PAD_Y ;
wire MSS_ADLIB_INST_DRAM_CSN ;
wire MSS_ADLIB_INST_DRAM_CKE ;
wire MSS_ADLIB_INST_DRAM_CASN ;
wire N_5 ;
wire G_17_0_a6_0_1 ;
wire G_17_0_a6_2_3 ;
wire G_17_0_a6_2_2 ;
wire G_17_0_a6_3_4 ;
wire G_17_0_a6_3_5 ;
wire N_6_0 ;
wire N_9_0 ;
wire N_8_0 ;
wire N_10_0 ;
wire G_17_0_1 ;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire CAN_RXBUS_MGPIO3A_H2F_B ;
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire CAN_TX_EBL_MGPIO4A_H2F_B ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire CAN_TXBUS_MGPIO2A_H2F_B ;
wire COMMS_INT ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire F_HM0_TRANS1 ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C0_SCL_MGPIO31B_H2F_A ;
wire I2C0_SCL_MGPIO31B_H2F_B ;
wire I2C0_SDA_MGPIO30B_H2F_A ;
wire I2C0_SDA_MGPIO30B_H2F_B ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_B ;
wire MDCF ;
wire MDOENF ;
wire MDOF ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_RXD_MGPIO28B_H2F_B ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_B ;
wire MMUART0_TXD_MGPIO27B_H2F_A ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_RXD_MGPIO26B_H2F_B ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_A ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire NN_1 ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_CLK_OUT ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire SPI0_SDI_MGPIO5A_H2F_B ;
wire SPI0_SDO_MGPIO6A_H2F_A ;
wire SPI0_SDO_MGPIO6A_H2F_B ;
wire SPI0_SS0_MGPIO7A_H2F_A ;
wire SPI0_SS0_MGPIO7A_H2F_B ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TX_ENF ;
wire TX_ERRF ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire VCC ;
wire GND ;
wire MDDR_DQS_0_PAD_Y ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire MSS_ADLIB_INST_DRAM_CLK ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT ;
wire MMUART0_DCD_MGPIO22B_OUT ;
wire MMUART0_DSR_MGPIO20B_OUT ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT ;
wire MMUART0_RI_MGPIO21B_OUT ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SCK_USBA_XCLK_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OUT ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OUT ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OUT ;
wire SPI1_SCK_OUT ;
wire SPI1_SDI_MGPIO11A_OUT ;
wire SPI1_SDO_MGPIO12A_OUT ;
wire SPI1_SS0_MGPIO13A_OUT ;
wire SPI1_SS1_MGPIO14A_OUT ;
wire SPI1_SS2_MGPIO15A_OUT ;
wire SPI1_SS3_MGPIO16A_OUT ;
wire SPI1_SS4_MGPIO17A_OUT ;
wire SPI1_SS5_MGPIO18A_OUT ;
wire SPI1_SS6_MGPIO23A_OUT ;
wire SPI1_SS7_MGPIO24A_OUT ;
wire USBC_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OE ;
wire MMUART0_DCD_MGPIO22B_OE ;
wire MMUART0_DSR_MGPIO20B_OE ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OE ;
wire MMUART0_RI_MGPIO21B_OE ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SCK_USBA_XCLK_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OE ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OE ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OE ;
wire SPI1_SCK_OE ;
wire SPI1_SDI_MGPIO11A_OE ;
wire SPI1_SDO_MGPIO12A_OE ;
wire SPI1_SS0_MGPIO13A_OE ;
wire SPI1_SS1_MGPIO14A_OE ;
wire SPI1_SS2_MGPIO15A_OE ;
wire SPI1_SS3_MGPIO16A_OE ;
wire SPI1_SS4_MGPIO17A_OE ;
wire SPI1_SS5_MGPIO18A_OE ;
wire SPI1_SS6_MGPIO23A_OE ;
wire SPI1_SS7_MGPIO24A_OE ;
wire USBC_XCLK_OE ;
  CLKINT MSS_ADLIB_INST_RNI9OK7_0 (
	.Y(GPIO_1_M2F_arst),
	.A(GPIO_1_M2F)
);
  CLKINT MSS_ADLIB_INST_RNI9OK7 (
	.Y(CORECONFIGP_0_APB_S_PCLK),
	.A(CLK_CONFIG_APB)
);
  CLKINT FIC_2_APB_M_PRESET_N_netprop_RNI5S95 (
	.Y(FIC_2_APB_M_PRESET_N_arst),
	.A(FIC_2_APB_M_PRESET_N)
);
  CFG1 MSS_ADLIB_INST_RNI9OK7_2 (
	.A(CORECONFIGP_0_APB_S_PCLK),
	.Y(CORECONFIGP_0_APB_S_PCLK_i)
);
defparam MSS_ADLIB_INST_RNI9OK7_2.INIT=2'h1;
  CFG1 MSS_ADLIB_INST_RNI9OK7_1 (
	.A(GPIO_1_M2F_arst),
	.Y(GPIO_1_M2F_arst_i)
);
defparam MSS_ADLIB_INST_RNI9OK7_1.INIT=2'h1;
// @24:1001
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_WE_N_PAD (
	.PAD(MDDR_WE_N),
	.D(MSS_ADLIB_INST_DRAM_WEN)
);
defparam MDDR_WE_N_PAD.IOSTD="SSTL15I";
// @24:991
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_RESET_N_PAD (
	.PAD(MDDR_RESET_N),
	.D(MSS_ADLIB_INST_DRAM_RSTN)
);
defparam MDDR_RESET_N_PAD.IOSTD="SSTL15I";
// @24:981
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_RAS_N_PAD (
	.PAD(MDDR_RAS_N),
	.D(MSS_ADLIB_INST_DRAM_RASN)
);
defparam MDDR_RAS_N_PAD.IOSTD="SSTL15I";
// @24:971
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ODT_PAD (
	.PAD(MDDR_ODT),
	.D(MSS_ADLIB_INST_DRAM_ODT)
);
defparam MDDR_ODT_PAD.IOSTD="SSTL15I";
// @24:961
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_DQS_TMATCH_0_OUT_PAD (
	.PAD(MDDR_DQS_TMATCH_0_OUT),
	.D(DRAM_FIFO_WE_OUT_net_0[0])
);
defparam MDDR_DQS_TMATCH_0_OUT_PAD.IOSTD="SSTL15I";
// @24:951
(* IOSTD="SSTL15I" *)  INBUF MDDR_DQS_TMATCH_0_IN_PAD (
	.Y(MDDR_DQS_TMATCH_0_IN_PAD_Y),
	.PAD(MDDR_DQS_TMATCH_0_IN)
);
defparam MDDR_DQS_TMATCH_0_IN_PAD.IOSTD="SSTL15I";
// @24:924
(* IOSTD="SSTL15I" *)  BIBUF MDDR_DQ_7_PAD (
	.Y(MDDR_DQ_7_PAD_Y),
	.PAD(MDDR_DQ[7]),
	.D(DRAM_DQ_OUT_net_0[7]),
	.E(DRAM_DQ_OE_net_0[7])
);
defparam MDDR_DQ_7_PAD.IOSTD="SSTL15I";
// @24:911
(* IOSTD="SSTL15I" *)  BIBUF MDDR_DQ_6_PAD (
	.Y(MDDR_DQ_6_PAD_Y),
	.PAD(MDDR_DQ[6]),
	.D(DRAM_DQ_OUT_net_0[6]),
	.E(DRAM_DQ_OE_net_0[6])
);
defparam MDDR_DQ_6_PAD.IOSTD="SSTL15I";
// @24:898
(* IOSTD="SSTL15I" *)  BIBUF MDDR_DQ_5_PAD (
	.Y(MDDR_DQ_5_PAD_Y),
	.PAD(MDDR_DQ[5]),
	.D(DRAM_DQ_OUT_net_0[5]),
	.E(DRAM_DQ_OE_net_0[5])
);
defparam MDDR_DQ_5_PAD.IOSTD="SSTL15I";
// @24:885
(* IOSTD="SSTL15I" *)  BIBUF MDDR_DQ_4_PAD (
	.Y(MDDR_DQ_4_PAD_Y),
	.PAD(MDDR_DQ[4]),
	.D(DRAM_DQ_OUT_net_0[4]),
	.E(DRAM_DQ_OE_net_0[4])
);
defparam MDDR_DQ_4_PAD.IOSTD="SSTL15I";
// @24:872
(* IOSTD="SSTL15I" *)  BIBUF MDDR_DQ_3_PAD (
	.Y(MDDR_DQ_3_PAD_Y),
	.PAD(MDDR_DQ[3]),
	.D(DRAM_DQ_OUT_net_0[3]),
	.E(DRAM_DQ_OE_net_0[3])
);
defparam MDDR_DQ_3_PAD.IOSTD="SSTL15I";
// @24:859
(* IOSTD="SSTL15I" *)  BIBUF MDDR_DQ_2_PAD (
	.Y(MDDR_DQ_2_PAD_Y),
	.PAD(MDDR_DQ[2]),
	.D(DRAM_DQ_OUT_net_0[2]),
	.E(DRAM_DQ_OE_net_0[2])
);
defparam MDDR_DQ_2_PAD.IOSTD="SSTL15I";
// @24:846
(* IOSTD="SSTL15I" *)  BIBUF MDDR_DQ_1_PAD (
	.Y(MDDR_DQ_1_PAD_Y),
	.PAD(MDDR_DQ[1]),
	.D(DRAM_DQ_OUT_net_0[1]),
	.E(DRAM_DQ_OE_net_0[1])
);
defparam MDDR_DQ_1_PAD.IOSTD="SSTL15I";
// @24:833
(* IOSTD="SSTL15I" *)  BIBUF MDDR_DQ_0_PAD (
	.Y(MDDR_DQ_0_PAD_Y),
	.PAD(MDDR_DQ[0]),
	.D(DRAM_DQ_OUT_net_0[0]),
	.E(DRAM_DQ_OE_net_0[0])
);
defparam MDDR_DQ_0_PAD.IOSTD="SSTL15I";
// @24:820
(* IOSTD="SSTL15I" *)  BIBUF MDDR_DM_RDQS_0_PAD (
	.Y(MDDR_DM_RDQS_0_PAD_Y),
	.PAD(MDDR_DM_RDQS_0),
	.D(DRAM_DM_RDQS_OUT_net_0[0]),
	.E(DM_OE_net_0[0])
);
defparam MDDR_DM_RDQS_0_PAD.IOSTD="SSTL15I";
// @24:810
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_CS_N_PAD (
	.PAD(MDDR_CS_N),
	.D(MSS_ADLIB_INST_DRAM_CSN)
);
defparam MDDR_CS_N_PAD.IOSTD="SSTL15I";
// @24:789
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_CKE_PAD (
	.PAD(MDDR_CKE),
	.D(MSS_ADLIB_INST_DRAM_CKE)
);
defparam MDDR_CKE_PAD.IOSTD="SSTL15I";
// @24:779
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_CAS_N_PAD (
	.PAD(MDDR_CAS_N),
	.D(MSS_ADLIB_INST_DRAM_CASN)
);
defparam MDDR_CAS_N_PAD.IOSTD="SSTL15I";
// @24:769
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_BA_2_PAD (
	.PAD(MDDR_BA[2]),
	.D(DRAM_BA_net_0[2])
);
defparam MDDR_BA_2_PAD.IOSTD="SSTL15I";
// @24:759
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_BA_1_PAD (
	.PAD(MDDR_BA[1]),
	.D(DRAM_BA_net_0[1])
);
defparam MDDR_BA_1_PAD.IOSTD="SSTL15I";
// @24:749
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_BA_0_PAD (
	.PAD(MDDR_BA[0]),
	.D(DRAM_BA_net_0[0])
);
defparam MDDR_BA_0_PAD.IOSTD="SSTL15I";
// @24:739
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ADDR_15_PAD (
	.PAD(MDDR_ADDR[15]),
	.D(DRAM_ADDR_net_0[15])
);
defparam MDDR_ADDR_15_PAD.IOSTD="SSTL15I";
// @24:729
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ADDR_14_PAD (
	.PAD(MDDR_ADDR[14]),
	.D(DRAM_ADDR_net_0[14])
);
defparam MDDR_ADDR_14_PAD.IOSTD="SSTL15I";
// @24:719
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ADDR_13_PAD (
	.PAD(MDDR_ADDR[13]),
	.D(DRAM_ADDR_net_0[13])
);
defparam MDDR_ADDR_13_PAD.IOSTD="SSTL15I";
// @24:709
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ADDR_12_PAD (
	.PAD(MDDR_ADDR[12]),
	.D(DRAM_ADDR_net_0[12])
);
defparam MDDR_ADDR_12_PAD.IOSTD="SSTL15I";
// @24:699
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ADDR_11_PAD (
	.PAD(MDDR_ADDR[11]),
	.D(DRAM_ADDR_net_0[11])
);
defparam MDDR_ADDR_11_PAD.IOSTD="SSTL15I";
// @24:689
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ADDR_10_PAD (
	.PAD(MDDR_ADDR[10]),
	.D(DRAM_ADDR_net_0[10])
);
defparam MDDR_ADDR_10_PAD.IOSTD="SSTL15I";
// @24:679
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ADDR_9_PAD (
	.PAD(MDDR_ADDR[9]),
	.D(DRAM_ADDR_net_0[9])
);
defparam MDDR_ADDR_9_PAD.IOSTD="SSTL15I";
// @24:669
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ADDR_8_PAD (
	.PAD(MDDR_ADDR[8]),
	.D(DRAM_ADDR_net_0[8])
);
defparam MDDR_ADDR_8_PAD.IOSTD="SSTL15I";
// @24:659
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ADDR_7_PAD (
	.PAD(MDDR_ADDR[7]),
	.D(DRAM_ADDR_net_0[7])
);
defparam MDDR_ADDR_7_PAD.IOSTD="SSTL15I";
// @24:649
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ADDR_6_PAD (
	.PAD(MDDR_ADDR[6]),
	.D(DRAM_ADDR_net_0[6])
);
defparam MDDR_ADDR_6_PAD.IOSTD="SSTL15I";
// @24:639
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ADDR_5_PAD (
	.PAD(MDDR_ADDR[5]),
	.D(DRAM_ADDR_net_0[5])
);
defparam MDDR_ADDR_5_PAD.IOSTD="SSTL15I";
// @24:629
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ADDR_4_PAD (
	.PAD(MDDR_ADDR[4]),
	.D(DRAM_ADDR_net_0[4])
);
defparam MDDR_ADDR_4_PAD.IOSTD="SSTL15I";
// @24:619
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ADDR_3_PAD (
	.PAD(MDDR_ADDR[3]),
	.D(DRAM_ADDR_net_0[3])
);
defparam MDDR_ADDR_3_PAD.IOSTD="SSTL15I";
// @24:609
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ADDR_2_PAD (
	.PAD(MDDR_ADDR[2]),
	.D(DRAM_ADDR_net_0[2])
);
defparam MDDR_ADDR_2_PAD.IOSTD="SSTL15I";
// @24:599
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ADDR_1_PAD (
	.PAD(MDDR_ADDR[1]),
	.D(DRAM_ADDR_net_0[1])
);
defparam MDDR_ADDR_1_PAD.IOSTD="SSTL15I";
// @24:589
(* IOSTD="SSTL15I" *)  OUTBUF MDDR_ADDR_0_PAD (
	.PAD(MDDR_ADDR[0]),
	.D(DRAM_ADDR_net_0[0])
);
defparam MDDR_ADDR_0_PAD.IOSTD="SSTL15I";
  CFG3 MSS_ADLIB_INST_RNO_9 (
	.A(popfeedthru_unused_11),
	.B(CPWMO0_7_1_0),
	.C(period_reg_0),
	.Y(N_5)
);
defparam MSS_ADLIB_INST_RNO_9.INIT=8'hE4;
  CFG3 MSS_ADLIB_INST_RNO_8 (
	.A(PSELSBUS[0]),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.C(PSELSBUS[1]),
	.Y(G_17_0_a6_0_1)
);
defparam MSS_ADLIB_INST_RNO_8.INIT=8'h04;
  CFG3 MSS_ADLIB_INST_RNO_4 (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[6]),
	.B(CPWMO0_6_a0_2_0),
	.C(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[5]),
	.Y(G_17_0_a6_2_3)
);
defparam MSS_ADLIB_INST_RNO_4.INIT=8'h04;
  CFG3 MSS_ADLIB_INST_RNO_5 (
	.A(pwm_enable_reg_0),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[7]),
	.C(popfeedthru_unused_11),
	.Y(G_17_0_a6_2_2)
);
defparam MSS_ADLIB_INST_RNO_5.INIT=8'h02;
  CFG4 MSS_ADLIB_INST_RNO_10 (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[6]),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[5]),
	.C(popfeedthru_unused_11),
	.D(popfeedthru_unused_9),
	.Y(G_17_0_a6_3_4)
);
defparam MSS_ADLIB_INST_RNO_10.INIT=16'h0080;
  CFG4 MSS_ADLIB_INST_RNO_7 (
	.A(CPWMllOI),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[7]),
	.C(popfeedthru_unused_10),
	.D(G_17_0_a6_3_4),
	.Y(G_17_0_a6_3_5)
);
defparam MSS_ADLIB_INST_RNO_7.INIT=16'h0800;
  CFG3 MSS_ADLIB_INST_RNO_6 (
	.A(N_5),
	.B(popfeedthru_unused_9),
	.C(CPWMO0_7_1_0_wmux_0_Y_0),
	.Y(N_6_0)
);
defparam MSS_ADLIB_INST_RNO_6.INIT=8'hE2;
  CFG4 MSS_ADLIB_INST_RNO_2 (
	.A(PSELSBUS[1]),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA_0),
	.C(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.D(PSELSBUS[0]),
	.Y(N_9_0)
);
defparam MSS_ADLIB_INST_RNO_2.INIT=16'h0400;
  CFG4 MSS_ADLIB_INST_RNO_3 (
	.A(G_17_0_a6_0_1),
	.B(PRDATA4),
	.C(PRDATA_reg_0),
	.D(lsram_width16_PRDATA_0),
	.Y(N_8_0)
);
defparam MSS_ADLIB_INST_RNO_3.INIT=16'hA820;
  CFG4 MSS_ADLIB_INST_RNO_0 (
	.A(G_17_0_a6_2_3),
	.B(G_17_0_a6_2_2),
	.C(iPRDATA_0_sqmuxa),
	.D(CPWMO0_sn_N_17),
	.Y(N_10_0)
);
defparam MSS_ADLIB_INST_RNO_0.INIT=16'h0080;
  CFG4 MSS_ADLIB_INST_RNO_1 (
	.A(N_6_0),
	.B(G_17_0_a6_3_5),
	.C(iPRDATA_0_sqmuxa),
	.D(CPWMO0_sn_N_17),
	.Y(G_17_0_1)
);
defparam MSS_ADLIB_INST_RNO_1.INIT=16'hA0C0;
  CFG4 MSS_ADLIB_INST_RNO (
	.A(N_10_0),
	.B(G_17_0_1),
	.C(N_9_0),
	.D(N_8_0),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA_Z[0])
);
defparam MSS_ADLIB_INST_RNO.INIT=16'hFFFE;
//@36:981
// @24:1016
  MSS_010 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(CAN_RXBUS_MGPIO3A_H2F_B),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(CAN_TX_EBL_MGPIO4A_H2F_B),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(CAN_TXBUS_MGPIO2A_H2F_B),
	.CLK_CONFIG_APB(CLK_CONFIG_APB),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(FIC_2_APB_M_PRESET_N),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_HM0_ADDR({EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_Z[31:16], EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[15:5], popfeedthru_unused_9, popfeedthru_unused_10, popfeedthru_unused_11, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[1], EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_Z[0]}),
	.F_HM0_ENABLE(popfeedthru_unused_8),
	.F_HM0_SEL(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.F_HM0_SIZE(F_HM0_SIZE[1:0]),
	.F_HM0_TRANS1(F_HM0_TRANS1),
	.F_HM0_WDATA({EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA_Z[31:16], EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[15:8], popfeedthru_unused_0, popfeedthru_unused_1, popfeedthru_unused_2, popfeedthru_unused_3, popfeedthru_unused_4, popfeedthru_unused_5, popfeedthru_unused_6, popfeedthru_unused_7}),
	.F_HM0_WRITE(popfeedthru_unused),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(I2C0_SCL_MGPIO31B_H2F_A),
	.I2C0_SCL_MGPIO31B_H2F_B(I2C0_SCL_MGPIO31B_H2F_B),
	.I2C0_SDA_MGPIO30B_H2F_A(I2C0_SDA_MGPIO30B_H2F_A),
	.I2C0_SDA_MGPIO30B_H2F_B(I2C0_SDA_MGPIO30B_H2F_B),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(GPIO_1_M2F),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(I2C1_SDA_MGPIO0A_H2F_B),
	.MDCF(MDCF),
	.MDOENF(MDOENF),
	.MDOF(MDOF),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(MMUART0_RXD_MGPIO28B_H2F_B),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(MMUART0_SCK_MGPIO29B_H2F_B),
	.MMUART0_TXD_MGPIO27B_H2F_A(MMUART0_TXD_MGPIO27B_H2F_A),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(MMUART1_RXD_MGPIO26B_H2F_B),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART1_TXD_MGPIO24B_H2F_A),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR({EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[15], NN_1, EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[13:12], FIC_2_APB_M_PADDR[11], EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[10:2]}),
	.PER2_FABRIC_PENABLE(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE),
	.PER2_FABRIC_PSEL(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PSELx),
	.PER2_FABRIC_PWDATA({FIC_2_APB_M_PWDATA[31:17], EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[16:0]}),
	.PER2_FABRIC_PWRITE(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(SPI0_CLK_OUT),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(SPI0_SDI_MGPIO5A_H2F_B),
	.SPI0_SDO_MGPIO6A_H2F_A(SPI0_SDO_MGPIO6A_H2F_A),
	.SPI0_SDO_MGPIO6A_H2F_B(SPI0_SDO_MGPIO6A_H2F_B),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI0_SS0_MGPIO7A_H2F_A),
	.SPI0_SS0_MGPIO7A_H2F_B(SPI0_SS0_MGPIO7A_H2F_B),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(TX_ENF),
	.TX_ERRF(TX_ERRF),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(TXDF[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(CORECONFIGP_0_MDDR_APBmslave_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(CORECONFIGP_0_MDDR_APBmslave_PREADY),
	.MDDR_FABRIC_PSLVERR(CORECONFIGP_0_MDDR_APBmslave_PSLVERR),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.COLF(VCC),
	.CRSF(VCC),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_HM0_RDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[15:6], N_21_i, N_23_i, N_25_i, N_27_i, N_29_i, EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA_Z[0]}),
	.F_HM0_READY(VCC),
	.F_HM0_RESP(GND),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(SOFT_M3_RESET_i),
	.FAB_PLL_LOCK(LOCK),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(VCC),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(VCC),
	.I2C0_SDA_F2H_SCP(VCC),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(VCC),
	.MGPIO0A_F2H_GPIN(CoreUARTapb_C0_0_RXRDY),
	.MGPIO10A_F2H_GPIN(VCC),
	.MGPIO11A_F2H_GPIN(VCC),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(VCC),
	.MGPIO13A_F2H_GPIN(VCC),
	.MGPIO14A_F2H_GPIN(VCC),
	.MGPIO15A_F2H_GPIN(VCC),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(VCC),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(XferComplete_c),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(VCC),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(VCC),
	.MGPIO9A_F2H_GPIN(VCC),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(VCC),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(VCC),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[17], EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[17:0]}),
	.PER2_FABRIC_PREADY(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PREADY),
	.PER2_FABRIC_PSLVERR(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(VCC),
	.RX_DVF(VCC),
	.RX_ERRF(VCC),
	.RX_EV(VCC),
	.RXDF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(VCC),
	.SPI0_SDI_F2H_SCP(VCC),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(VCC),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(VCC),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(SOFT_RESET_F2M_i),
	.XCLK_FAB(VCC),
	.CLK_BASE(EvalSandbox_MSS_0_FIC_0_CLK),
	.CLK_MDDR_APB(CORECONFIGP_0_APB_S_PCLK),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR(CORECONFIGP_0_MDDR_APBmslave_PADDR[10:2]),
	.MDDR_FABRIC_PENABLE(CORECONFIGP_0_MDDR_APBmslave_PENABLE),
	.MDDR_FABRIC_PSEL(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.MDDR_FABRIC_PWDATA(CORECONFIGP_0_MDDR_APBmslave_PWDATA[15:0]),
	.MDDR_FABRIC_PWRITE(CORECONFIGP_0_MDDR_APBmslave_PWRITE),
	.PRESET_N(FIC_2_APB_M_PRESET_N),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, MDDR_DM_RDQS_0_PAD_Y}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, MDDR_DQ_7_PAD_Y, MDDR_DQ_6_PAD_Y, MDDR_DQ_5_PAD_Y, MDDR_DQ_4_PAD_Y, MDDR_DQ_3_PAD_Y, MDDR_DQ_2_PAD_Y, MDDR_DQ_1_PAD_Y, MDDR_DQ_0_PAD_Y}),
	.DRAM_DQS_IN({GND, GND, MDDR_DQS_0_PAD_Y}),
	.DRAM_FIFO_WE_IN({GND, MDDR_DQS_TMATCH_0_IN_PAD_Y}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_IN(GND),
	.MMUART0_DCD_MGPIO22B_IN(GND),
	.MMUART0_DSR_MGPIO20B_IN(GND),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_IN(GND),
	.MMUART0_RI_MGPIO21B_IN(GND),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(GND),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(GND),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(GND),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(GND),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_IN(GND),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_IN(GND),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_IN(GND),
	.SPI1_SCK_IN(GND),
	.SPI1_SDI_MGPIO11A_IN(GND),
	.SPI1_SDO_MGPIO12A_IN(GND),
	.SPI1_SS0_MGPIO13A_IN(GND),
	.SPI1_SS1_MGPIO14A_IN(GND),
	.SPI1_SS2_MGPIO15A_IN(GND),
	.SPI1_SS3_MGPIO16A_IN(GND),
	.SPI1_SS4_MGPIO17A_IN(GND),
	.SPI1_SS5_MGPIO18A_IN(GND),
	.SPI1_SS6_MGPIO23A_IN(GND),
	.SPI1_SS7_MGPIO24A_IN(GND),
	.USBC_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR_net_0[15:0]),
	.DRAM_BA(DRAM_BA_net_0[2:0]),
	.DRAM_CASN(MSS_ADLIB_INST_DRAM_CASN),
	.DRAM_CKE(MSS_ADLIB_INST_DRAM_CKE),
	.DRAM_CLK(MSS_ADLIB_INST_DRAM_CLK),
	.DRAM_CSN(MSS_ADLIB_INST_DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT_net_0[2:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT_net_0[17:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT_net_0[2:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT_net_0[1:0]),
	.DRAM_ODT(MSS_ADLIB_INST_DRAM_ODT),
	.DRAM_RASN(MSS_ADLIB_INST_DRAM_RASN),
	.DRAM_RSTN(MSS_ADLIB_INST_DRAM_RSTN),
	.DRAM_WEN(MSS_ADLIB_INST_DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT(MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT),
	.MMUART0_DCD_MGPIO22B_OUT(MMUART0_DCD_MGPIO22B_OUT),
	.MMUART0_DSR_MGPIO20B_OUT(MMUART0_DSR_MGPIO20B_OUT),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT(MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT),
	.MMUART0_RI_MGPIO21B_OUT(MMUART0_RI_MGPIO21B_OUT),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT(MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OUT(SPI0_SS1_USBA_DATA5_MGPIO8A_OUT),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OUT(SPI0_SS2_USBA_DATA6_MGPIO9A_OUT),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OUT(SPI0_SS3_USBA_DATA7_MGPIO10A_OUT),
	.SPI1_SCK_OUT(SPI1_SCK_OUT),
	.SPI1_SDI_MGPIO11A_OUT(SPI1_SDI_MGPIO11A_OUT),
	.SPI1_SDO_MGPIO12A_OUT(SPI1_SDO_MGPIO12A_OUT),
	.SPI1_SS0_MGPIO13A_OUT(SPI1_SS0_MGPIO13A_OUT),
	.SPI1_SS1_MGPIO14A_OUT(SPI1_SS1_MGPIO14A_OUT),
	.SPI1_SS2_MGPIO15A_OUT(SPI1_SS2_MGPIO15A_OUT),
	.SPI1_SS3_MGPIO16A_OUT(SPI1_SS3_MGPIO16A_OUT),
	.SPI1_SS4_MGPIO17A_OUT(SPI1_SS4_MGPIO17A_OUT),
	.SPI1_SS5_MGPIO18A_OUT(SPI1_SS5_MGPIO18A_OUT),
	.SPI1_SS6_MGPIO23A_OUT(SPI1_SS6_MGPIO23A_OUT),
	.SPI1_SS7_MGPIO24A_OUT(SPI1_SS7_MGPIO24A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE_net_0[2:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE_net_0[17:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE_net_0[2:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OE(MMUART0_CTS_USBC_DATA7_MGPIO19B_OE),
	.MMUART0_DCD_MGPIO22B_OE(MMUART0_DCD_MGPIO22B_OE),
	.MMUART0_DSR_MGPIO20B_OE(MMUART0_DSR_MGPIO20B_OE),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OE(MMUART0_DTR_USBC_DATA6_MGPIO18B_OE),
	.MMUART0_RI_MGPIO21B_OE(MMUART0_RI_MGPIO21B_OE),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OE(MMUART0_RTS_USBC_DATA5_MGPIO17B_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OE(SPI0_SS1_USBA_DATA5_MGPIO8A_OE),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OE(SPI0_SS2_USBA_DATA6_MGPIO9A_OE),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OE(SPI0_SS3_USBA_DATA7_MGPIO10A_OE),
	.SPI1_SCK_OE(SPI1_SCK_OE),
	.SPI1_SDI_MGPIO11A_OE(SPI1_SDI_MGPIO11A_OE),
	.SPI1_SDO_MGPIO12A_OE(SPI1_SDO_MGPIO12A_OE),
	.SPI1_SS0_MGPIO13A_OE(SPI1_SS0_MGPIO13A_OE),
	.SPI1_SS1_MGPIO14A_OE(SPI1_SS1_MGPIO14A_OE),
	.SPI1_SS2_MGPIO15A_OE(SPI1_SS2_MGPIO15A_OE),
	.SPI1_SS3_MGPIO16A_OE(SPI1_SS3_MGPIO16A_OE),
	.SPI1_SS4_MGPIO17A_OE(SPI1_SS4_MGPIO17A_OE),
	.SPI1_SS5_MGPIO18A_OE(SPI1_SS5_MGPIO18A_OE),
	.SPI1_SS6_MGPIO23A_OE(SPI1_SS6_MGPIO23A_OE),
	.SPI1_SS7_MGPIO24A_OE(SPI1_SS7_MGPIO24A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1438'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E00000000F000000000000000000000000000000007FFFFFFFB000001007C33C00020400609240104003FFFFE4000000000000400000000F0F01C000000025FE4010842108421000001FE34001FF8000000400000000020091007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_MODE="";
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=300.0;
// @24:937
  BIBUF_DIFF MDDR_DQS_0_PAD (
	.PADN(MDDR_DQS_N_0),
	.PADP(MDDR_DQS_0),
	.Y(MDDR_DQS_0_PAD_Y),
	.D(DRAM_DQS_OUT_net_0[0]),
	.E(DRAM_DQS_OE_net_0[0])
);
defparam MDDR_DQS_0_PAD.IOSTD="SSTL15I";
// @24:799
  OUTBUF_DIFF MDDR_CLK_PAD (
	.PADN(MDDR_CLK_N),
	.PADP(MDDR_CLK),
	.D(MSS_ADLIB_INST_DRAM_CLK)
);
defparam MDDR_CLK_PAD.IOSTD="SSTL15I";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalSandbox_MSS_MSS */

module EvalSandbox_MSS_FABOSC_0_OSC (
  FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  FABOSC_0_RCOSC_25_50MHZ_O2F
)
;
output FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire N_RCOSC_25_50MHZ_CLKINT ;
wire GND ;
wire VCC ;
// @22:28
  CLKINT I_RCOSC_25_50MHZ_FAB_CLKINT (
	.Y(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.A(N_RCOSC_25_50MHZ_CLKINT)
);
// @22:26
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
// @22:24
  RCOSC_25_50MHZ_FAB I_RCOSC_25_50MHZ_FAB (
	.CLKOUT(N_RCOSC_25_50MHZ_CLKINT),
	.A(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalSandbox_MSS_FABOSC_0_OSC */

module EvalSandbox_MSS (
  MDDR_DQ,
  MDDR_DM_RDQS_0,
  MDDR_BA,
  MDDR_ADDR,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA,
  PRDATA_reg_4,
  PRDATA_reg_3,
  PRDATA_reg_2,
  PRDATA_reg_1,
  PRDATA_reg_5,
  PRDATA_reg_6,
  PRDATA_reg_14,
  PRDATA_reg_15,
  PRDATA_reg_7,
  PRDATA_reg_0,
  lsram_width16_PRDATA_4,
  lsram_width16_PRDATA_3,
  lsram_width16_PRDATA_2,
  lsram_width16_PRDATA_1,
  lsram_width16_PRDATA_5,
  lsram_width16_PRDATA_6,
  lsram_width16_PRDATA_14,
  lsram_width16_PRDATA_15,
  lsram_width16_PRDATA_7,
  lsram_width16_PRDATA_0,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_12,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_4,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_5,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_6,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_7,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_8,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_9,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_10,
  MDDR_DQS_N_0,
  MDDR_DQS_0,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA,
  PWM_c,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA,
  PSELSBUS_0,
  GPIO_1_M2F,
  GPIO_1_M2F_arst_i,
  MDDR_WE_N,
  MDDR_RESET_N,
  MDDR_RAS_N,
  MDDR_ODT,
  MDDR_DQS_TMATCH_0_OUT,
  MDDR_DQS_TMATCH_0_IN,
  MDDR_CS_N,
  MDDR_CKE,
  MDDR_CAS_N,
  CoreUARTapb_C0_0_RXRDY,
  XferComplete_c,
  MDDR_CLK_N,
  MDDR_CLK,
  popfeedthru_unused,
  popfeedthru_unused_8,
  popfeedthru_unused_7,
  popfeedthru_unused_6,
  popfeedthru_unused_5,
  popfeedthru_unused_4,
  popfeedthru_unused_3,
  popfeedthru_unused_2,
  popfeedthru_unused_1,
  popfeedthru_unused_0,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx,
  PRDATA4,
  PRDATA4_m1_e_0,
  popfeedthru_unused_9,
  popfeedthru_unused_11,
  popfeedthru_unused_10,
  EvalSandbox_MSS_0_FIC_0_CLK,
  DEVRST_N
)
;
inout [7:0] MDDR_DQ /* synthesis syn_tristate = 1 */ ;
inout MDDR_DM_RDQS_0 /* synthesis syn_tristate = 1 */ ;
output [2:0] MDDR_BA ;
output [15:0] MDDR_ADDR ;
input [7:0] EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA ;
input PRDATA_reg_4 ;
input PRDATA_reg_3 ;
input PRDATA_reg_2 ;
input PRDATA_reg_1 ;
input PRDATA_reg_5 ;
input PRDATA_reg_6 ;
input PRDATA_reg_14 ;
input PRDATA_reg_15 ;
input PRDATA_reg_7 ;
input PRDATA_reg_0 ;
input lsram_width16_PRDATA_4 ;
input lsram_width16_PRDATA_3 ;
input lsram_width16_PRDATA_2 ;
input lsram_width16_PRDATA_1 ;
input lsram_width16_PRDATA_5 ;
input lsram_width16_PRDATA_6 ;
input lsram_width16_PRDATA_14 ;
input lsram_width16_PRDATA_15 ;
input lsram_width16_PRDATA_7 ;
input lsram_width16_PRDATA_0 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_12 /* synthesis syn_tristate = 1 */ ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_4 /* synthesis syn_tristate = 1 */ ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_5 /* synthesis syn_tristate = 1 */ ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_6 /* synthesis syn_tristate = 1 */ ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0 /* synthesis syn_tristate = 1 */ ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_7 /* synthesis syn_tristate = 1 */ ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_8 /* synthesis syn_tristate = 1 */ ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_9 /* synthesis syn_tristate = 1 */ ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_10 /* synthesis syn_tristate = 1 */ ;
inout MDDR_DQS_N_0 /* synthesis syn_tristate = 1 */ ;
inout MDDR_DQS_0 /* synthesis syn_tristate = 1 */ ;
output [15:8] EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA ;
output [2:1] PWM_c ;
input [13:8] EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA ;
output PSELSBUS_0 ;
output GPIO_1_M2F ;
output GPIO_1_M2F_arst_i ;
output MDDR_WE_N ;
output MDDR_RESET_N ;
output MDDR_RAS_N ;
output MDDR_ODT ;
output MDDR_DQS_TMATCH_0_OUT ;
input MDDR_DQS_TMATCH_0_IN ;
output MDDR_CS_N ;
output MDDR_CKE ;
output MDDR_CAS_N ;
input CoreUARTapb_C0_0_RXRDY ;
input XferComplete_c ;
output MDDR_CLK_N ;
output MDDR_CLK ;
output popfeedthru_unused ;
output popfeedthru_unused_8 ;
output popfeedthru_unused_7 ;
output popfeedthru_unused_6 ;
output popfeedthru_unused_5 ;
output popfeedthru_unused_4 ;
output popfeedthru_unused_3 ;
output popfeedthru_unused_2 ;
output popfeedthru_unused_1 ;
output popfeedthru_unused_0 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx ;
input PRDATA4 ;
input PRDATA4_m1_e_0 ;
output popfeedthru_unused_9 ;
output popfeedthru_unused_11 ;
output popfeedthru_unused_10 ;
output EvalSandbox_MSS_0_FIC_0_CLK ;
input DEVRST_N ;
wire MDDR_DM_RDQS_0 ;
wire PRDATA_reg_4 ;
wire PRDATA_reg_3 ;
wire PRDATA_reg_2 ;
wire PRDATA_reg_1 ;
wire PRDATA_reg_5 ;
wire PRDATA_reg_6 ;
wire PRDATA_reg_14 ;
wire PRDATA_reg_15 ;
wire PRDATA_reg_7 ;
wire PRDATA_reg_0 ;
wire lsram_width16_PRDATA_4 ;
wire lsram_width16_PRDATA_3 ;
wire lsram_width16_PRDATA_2 ;
wire lsram_width16_PRDATA_1 ;
wire lsram_width16_PRDATA_5 ;
wire lsram_width16_PRDATA_6 ;
wire lsram_width16_PRDATA_14 ;
wire lsram_width16_PRDATA_15 ;
wire lsram_width16_PRDATA_7 ;
wire lsram_width16_PRDATA_0 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_12 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_4 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_5 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_6 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_7 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_8 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_9 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_10 ;
wire MDDR_DQS_N_0 ;
wire MDDR_DQS_0 ;
wire PSELSBUS_0 ;
wire GPIO_1_M2F ;
wire GPIO_1_M2F_arst_i ;
wire MDDR_WE_N ;
wire MDDR_RESET_N ;
wire MDDR_RAS_N ;
wire MDDR_ODT ;
wire MDDR_DQS_TMATCH_0_OUT ;
wire MDDR_DQS_TMATCH_0_IN ;
wire MDDR_CS_N ;
wire MDDR_CKE ;
wire MDDR_CAS_N ;
wire CoreUARTapb_C0_0_RXRDY ;
wire XferComplete_c ;
wire MDDR_CLK_N ;
wire MDDR_CLK ;
wire popfeedthru_unused ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx ;
wire PRDATA4 ;
wire PRDATA4_m1_e_0 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_10 ;
wire EvalSandbox_MSS_0_FIC_0_CLK ;
wire DEVRST_N ;
wire [32:4] pwm_posedge_reg;
wire [32:4] pwm_negedge_reg;
wire [6:0] CPWMO0_7_1_0_wmux_0_Y;
wire [6:6] CPWMO0_7_2;
wire [1:1] PSELSBUS;
wire [15:3] prescale_reg;
wire [15:0] period_reg;
wire [0:0] CPWMO0_6_a0_2;
wire [2:1] pwm_enable_reg;
wire [13:7] CoreAPB3_0_APBmslave0_PRDATA_m_0;
wire [7:7] AMBA_SLAVE_0_3_PRDATAS4_m;
wire [7:7] AMBA_SLAVE_0_PRDATAS1_m;
wire [15:6] EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA;
wire [15:12] EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR;
wire [15:2] EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PADDR;
wire [16:0] EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA;
wire [15:0] CORECONFIGP_0_MDDR_APBmslave_PRDATA;
wire [17:0] EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA;
wire [15:0] CORECONFIGP_0_MDDR_APBmslave_PWDATA;
wire [10:2] CORECONFIGP_0_MDDR_APBmslave_PADDR;
wire [0:0] CPWMO0_7_1;
wire POWER_ON_RESET_N ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire LOCK ;
wire CPWMO0_sn_N_17 ;
wire N_25_i ;
wire N_23_i ;
wire iPRDATA_0_sqmuxa ;
wire iPRDATA30 ;
wire N_558 ;
wire CPWMIIOI_1_sqmuxa_1_0 ;
wire N_559 ;
wire N_21_i ;
wire N_27_i ;
wire N_29_i ;
wire CoreAPB3_0_APBmslave0_PSELx ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire N_845 ;
wire N_846 ;
wire INIT_DONE_int ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PSELx ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE ;
wire CORECONFIGP_0_MDDR_APBmslave_PSLVERR ;
wire CORECONFIGP_0_MDDR_APBmslave_PREADY ;
wire CORECONFIGP_0_MDDR_APBmslave_PSELx ;
wire CORECONFIGP_0_CONFIG1_DONE ;
wire CORECONFIGP_0_CONFIG2_DONE ;
wire CORECONFIGP_0_SOFT_RESET_F2M ;
wire CORECONFIGP_0_SOFT_M3_RESET ;
wire CORECONFIGP_0_MDDR_APBmslave_PWRITE ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PREADY ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR ;
wire CORECONFIGP_0_APB_S_PCLK ;
wire CORECONFIGP_0_APB_S_PCLK_i ;
wire FIC_2_APB_M_PRESET_N_arst ;
wire CORECONFIGP_0_MDDR_APBmslave_PENABLE ;
wire MSS_HPMS_READY_int_arst ;
wire CPWMllOI ;
wire MSS_RESET_N_M2F ;
wire FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire SOFT_M3_RESET_i ;
wire SOFT_RESET_F2M_i ;
wire N_847 ;
wire N_848 ;
wire N_849 ;
wire N_850 ;
wire N_851 ;
wire GND ;
wire VCC ;
//@37:309
// @36:1055
  SYSRESET SYSRESET_POR (
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.DEVRST_N(DEVRST_N)
);
// @36:482
  EvalSandbox_MSS_CCC_0_FCCC CCC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.LOCK(LOCK),
	.EvalSandbox_MSS_0_FIC_0_CLK(EvalSandbox_MSS_0_FIC_0_CLK)
);
// @36:529
  CoreAPB3_Z2_layer0 CoreAPB3_0 (
	.pwm_posedge_reg_16(pwm_posedge_reg[20]),
	.pwm_posedge_reg_0(pwm_posedge_reg[4]),
	.pwm_posedge_reg_17(pwm_posedge_reg[21]),
	.pwm_posedge_reg_1(pwm_posedge_reg[5]),
	.pwm_posedge_reg_2(pwm_posedge_reg[6]),
	.pwm_posedge_reg_18(pwm_posedge_reg[22]),
	.pwm_posedge_reg_28(pwm_posedge_reg[32]),
	.pwm_posedge_reg_12(pwm_posedge_reg[16]),
	.pwm_posedge_reg_27(pwm_posedge_reg[31]),
	.pwm_posedge_reg_11(pwm_posedge_reg[15]),
	.pwm_negedge_reg_16(pwm_negedge_reg[20]),
	.pwm_negedge_reg_0(pwm_negedge_reg[4]),
	.pwm_negedge_reg_17(pwm_negedge_reg[21]),
	.pwm_negedge_reg_1(pwm_negedge_reg[5]),
	.pwm_negedge_reg_2(pwm_negedge_reg[6]),
	.pwm_negedge_reg_18(pwm_negedge_reg[22]),
	.pwm_negedge_reg_28(pwm_negedge_reg[32]),
	.pwm_negedge_reg_12(pwm_negedge_reg[16]),
	.pwm_negedge_reg_27(pwm_negedge_reg[31]),
	.pwm_negedge_reg_11(pwm_negedge_reg[15]),
	.CPWMO0_7_1_0_wmux_0_Y_0(CPWMO0_7_1_0_wmux_0_Y[6]),
	.CPWMO0_7_2_0(CPWMO0_7_2[6]),
	.PSELSBUS({PSELSBUS[1], PSELSBUS_0}),
	.prescale_reg_1(prescale_reg[4]),
	.prescale_reg_0(prescale_reg[3]),
	.prescale_reg_2(prescale_reg[5]),
	.prescale_reg_12(prescale_reg[15]),
	.prescale_reg_11(prescale_reg[14]),
	.period_reg_1(period_reg[4]),
	.period_reg_0(period_reg[3]),
	.period_reg_2(period_reg[5]),
	.period_reg_12(period_reg[15]),
	.period_reg_11(period_reg[14]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA(EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA[6:1]),
	.CPWMO0_6_a0_2_0(CPWMO0_6_a0_2[0]),
	.pwm_enable_reg_0(pwm_enable_reg[2]),
	.PRDATA_reg_3(PRDATA_reg_4),
	.PRDATA_reg_2(PRDATA_reg_3),
	.PRDATA_reg_1(PRDATA_reg_2),
	.PRDATA_reg_0(PRDATA_reg_1),
	.PRDATA_reg_4(PRDATA_reg_5),
	.PRDATA_reg_5(PRDATA_reg_6),
	.PRDATA_reg_13(PRDATA_reg_14),
	.PRDATA_reg_14(PRDATA_reg_15),
	.lsram_width16_PRDATA_3(lsram_width16_PRDATA_4),
	.lsram_width16_PRDATA_2(lsram_width16_PRDATA_3),
	.lsram_width16_PRDATA_1(lsram_width16_PRDATA_2),
	.lsram_width16_PRDATA_0(lsram_width16_PRDATA_1),
	.lsram_width16_PRDATA_4(lsram_width16_PRDATA_5),
	.lsram_width16_PRDATA_5(lsram_width16_PRDATA_6),
	.lsram_width16_PRDATA_13(lsram_width16_PRDATA_14),
	.lsram_width16_PRDATA_14(lsram_width16_PRDATA_15),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA[13:8]),
	.CoreAPB3_0_APBmslave0_PRDATA_m_0(CoreAPB3_0_APBmslave0_PRDATA_m_0[13:7]),
	.AMBA_SLAVE_0_3_PRDATAS4_m_0(AMBA_SLAVE_0_3_PRDATAS4_m[7]),
	.AMBA_SLAVE_0_PRDATAS1_m_0(AMBA_SLAVE_0_PRDATAS1_m[7]),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[15:6]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR({EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[15:14], EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_12, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[12]}),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.CPWMO0_sn_N_17(CPWMO0_sn_N_17),
	.N_25_i(N_25_i),
	.N_23_i(N_23_i),
	.PRDATA4_m1_e_0(PRDATA4_m1_e_0),
	.iPRDATA_0_sqmuxa(iPRDATA_0_sqmuxa),
	.iPRDATA30(iPRDATA30),
	.N_558(N_558),
	.CPWMIIOI_1_sqmuxa_1_0(CPWMIIOI_1_sqmuxa_1_0),
	.PRDATA4(PRDATA4),
	.N_559(N_559),
	.N_21_i(N_21_i),
	.N_27_i(N_27_i),
	.N_29_i(N_29_i),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx),
	.CoreAPB3_0_APBmslave0_PSELx(CoreAPB3_0_APBmslave0_PSELx),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx)
);
// @36:631
  CoreConfigP_Z3_layer0 CORECONFIGP_0 (
	.EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PADDR({EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[15], N_846, EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[13:12], N_845, EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[10:2]}),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[16:0]),
	.CORECONFIGP_0_MDDR_APBmslave_PRDATA(CORECONFIGP_0_MDDR_APBmslave_PRDATA[15:0]),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[17:0]),
	.CORECONFIGP_0_MDDR_APBmslave_PWDATA(CORECONFIGP_0_MDDR_APBmslave_PWDATA[15:0]),
	.CORECONFIGP_0_MDDR_APBmslave_PADDR(CORECONFIGP_0_MDDR_APBmslave_PADDR[10:2]),
	.INIT_DONE_int(INIT_DONE_int),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PSELx(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PSELx),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE),
	.CORECONFIGP_0_MDDR_APBmslave_PSLVERR(CORECONFIGP_0_MDDR_APBmslave_PSLVERR),
	.CORECONFIGP_0_MDDR_APBmslave_PREADY(CORECONFIGP_0_MDDR_APBmslave_PREADY),
	.CORECONFIGP_0_MDDR_APBmslave_PSELx(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.CORECONFIGP_0_CONFIG1_DONE(CORECONFIGP_0_CONFIG1_DONE),
	.CORECONFIGP_0_CONFIG2_DONE(CORECONFIGP_0_CONFIG2_DONE),
	.CORECONFIGP_0_SOFT_RESET_F2M(CORECONFIGP_0_SOFT_RESET_F2M),
	.CORECONFIGP_0_SOFT_M3_RESET(CORECONFIGP_0_SOFT_M3_RESET),
	.CORECONFIGP_0_MDDR_APBmslave_PWRITE(CORECONFIGP_0_MDDR_APBmslave_PWRITE),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PREADY(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PREADY),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR),
	.CORECONFIGP_0_APB_S_PCLK(CORECONFIGP_0_APB_S_PCLK),
	.CORECONFIGP_0_APB_S_PCLK_i(CORECONFIGP_0_APB_S_PCLK_i),
	.FIC_2_APB_M_PRESET_N_arst(FIC_2_APB_M_PRESET_N_arst),
	.CORECONFIGP_0_MDDR_APBmslave_PENABLE(CORECONFIGP_0_MDDR_APBmslave_PENABLE)
);
// @36:867
  corepwm_Z4_layer0 corepwm_0_0 (
	.PWM_c(PWM_c[2:1]),
	.CoreAPB3_0_APBmslave0_PRDATA_m_0(CoreAPB3_0_APBmslave0_PRDATA_m_0[13:7]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA[7]),
	.PSELSBUS({PSELSBUS[1], PSELSBUS_0}),
	.AMBA_SLAVE_0_PRDATAS1_m_0(AMBA_SLAVE_0_PRDATAS1_m[7]),
	.PRDATA_reg_0(PRDATA_reg_7),
	.lsram_width16_PRDATA_0(lsram_width16_PRDATA_7),
	.AMBA_SLAVE_0_3_PRDATAS4_m_0(AMBA_SLAVE_0_3_PRDATAS4_m[7]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[15:8]),
	.period_reg_0(period_reg[0]),
	.period_reg_3(period_reg[3]),
	.period_reg_4(period_reg[4]),
	.period_reg_5(period_reg[5]),
	.period_reg_14(period_reg[14]),
	.period_reg_15(period_reg[15]),
	.prescale_reg_0(prescale_reg[3]),
	.prescale_reg_1(prescale_reg[4]),
	.prescale_reg_2(prescale_reg[5]),
	.prescale_reg_11(prescale_reg[14]),
	.prescale_reg_12(prescale_reg[15]),
	.pwm_enable_reg(pwm_enable_reg[2:1]),
	.pwm_posedge_reg_0(pwm_posedge_reg[4]),
	.pwm_posedge_reg_1(pwm_posedge_reg[5]),
	.pwm_posedge_reg_2(pwm_posedge_reg[6]),
	.pwm_posedge_reg_11(pwm_posedge_reg[15]),
	.pwm_posedge_reg_12(pwm_posedge_reg[16]),
	.pwm_posedge_reg_16(pwm_posedge_reg[20]),
	.pwm_posedge_reg_17(pwm_posedge_reg[21]),
	.pwm_posedge_reg_18(pwm_posedge_reg[22]),
	.pwm_posedge_reg_27(pwm_posedge_reg[31]),
	.pwm_posedge_reg_28(pwm_posedge_reg[32]),
	.pwm_negedge_reg_0(pwm_negedge_reg[4]),
	.pwm_negedge_reg_1(pwm_negedge_reg[5]),
	.pwm_negedge_reg_2(pwm_negedge_reg[6]),
	.pwm_negedge_reg_11(pwm_negedge_reg[15]),
	.pwm_negedge_reg_12(pwm_negedge_reg[16]),
	.pwm_negedge_reg_16(pwm_negedge_reg[20]),
	.pwm_negedge_reg_17(pwm_negedge_reg[21]),
	.pwm_negedge_reg_18(pwm_negedge_reg[22]),
	.pwm_negedge_reg_27(pwm_negedge_reg[31]),
	.pwm_negedge_reg_28(pwm_negedge_reg[32]),
	.CPWMO0_7_1_0_wmux_0_Y_0(CPWMO0_7_1_0_wmux_0_Y[0]),
	.CPWMO0_7_1_0_wmux_0_Y_6(CPWMO0_7_1_0_wmux_0_Y[6]),
	.CPWMO0_7_1_0(CPWMO0_7_1[0]),
	.CPWMO0_7_2_0(CPWMO0_7_2[6]),
	.CPWMO0_6_a0_2_0(CPWMO0_6_a0_2[0]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR({EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_6, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_5, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_4}),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.iPRDATA30(iPRDATA30),
	.PRDATA4(PRDATA4),
	.MSS_HPMS_READY_int_arst(MSS_HPMS_READY_int_arst),
	.EvalSandbox_MSS_0_FIC_0_CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.CPWMllOI(CPWMllOI),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.CPWMO0_sn_N_17(CPWMO0_sn_N_17),
	.N_559(N_559),
	.N_558(N_558),
	.CPWMIIOI_1_sqmuxa_1_0(CPWMIIOI_1_sqmuxa_1_0),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.CoreAPB3_0_APBmslave0_PSELx(CoreAPB3_0_APBmslave0_PSELx),
	.popfeedthru_unused(popfeedthru_unused)
);
// @36:910
  CoreResetP_Z6_layer0 CORERESETP_0 (
	.CORECONFIGP_0_CONFIG1_DONE(CORECONFIGP_0_CONFIG1_DONE),
	.CORECONFIGP_0_CONFIG2_DONE(CORECONFIGP_0_CONFIG2_DONE),
	.CORECONFIGP_0_SOFT_RESET_F2M(CORECONFIGP_0_SOFT_RESET_F2M),
	.CORECONFIGP_0_SOFT_M3_RESET(CORECONFIGP_0_SOFT_M3_RESET),
	.INIT_DONE_int_1z(INIT_DONE_int),
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.MSS_RESET_N_M2F(MSS_RESET_N_M2F),
	.FIC_2_APB_M_PRESET_N_arst(FIC_2_APB_M_PRESET_N_arst),
	.FABOSC_0_RCOSC_25_50MHZ_O2F(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.SOFT_M3_RESET_i(SOFT_M3_RESET_i),
	.SOFT_RESET_F2M_i(SOFT_RESET_F2M_i),
	.MSS_HPMS_READY_int_arst(MSS_HPMS_READY_int_arst),
	.EvalSandbox_MSS_0_FIC_0_CLK(EvalSandbox_MSS_0_FIC_0_CLK)
);
// @36:981
  EvalSandbox_MSS_MSS EvalSandbox_MSS_MSS_0 (
	.MDDR_DQS_0(MDDR_DQS_0),
	.MDDR_DQS_N_0(MDDR_DQS_N_0),
	.CORECONFIGP_0_MDDR_APBmslave_PWDATA(CORECONFIGP_0_MDDR_APBmslave_PWDATA[15:0]),
	.CORECONFIGP_0_MDDR_APBmslave_PADDR(CORECONFIGP_0_MDDR_APBmslave_PADDR[10:2]),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PRDATA[17:0]),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[15:6]),
	.CORECONFIGP_0_MDDR_APBmslave_PRDATA(CORECONFIGP_0_MDDR_APBmslave_PRDATA[15:0]),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWDATA[16:0]),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PADDR({EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[15], N_848, EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[13:12], N_847, EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[10:2]}),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[15:8]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR({EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[15:14], EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_12, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[12], EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_10, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_9, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_8, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_7, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_6, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_5, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_4, N_851, N_850, N_849, EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0}),
	.lsram_width16_PRDATA_0(lsram_width16_PRDATA_0),
	.PRDATA_reg_0(PRDATA_reg_0),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA[0]),
	.CPWMO0_7_1_0_wmux_0_Y_0(CPWMO0_7_1_0_wmux_0_Y[0]),
	.pwm_enable_reg_0(pwm_enable_reg[1]),
	.CPWMO0_6_a0_2_0(CPWMO0_6_a0_2[0]),
	.PSELSBUS({PSELSBUS[1], PSELSBUS_0}),
	.period_reg_0(period_reg[0]),
	.CPWMO0_7_1_0(CPWMO0_7_1[0]),
	.MDDR_ADDR(MDDR_ADDR[15:0]),
	.MDDR_BA(MDDR_BA[2:0]),
	.MDDR_DM_RDQS_0(MDDR_DM_RDQS_0),
	.MDDR_DQ(MDDR_DQ[7:0]),
	.MDDR_CLK(MDDR_CLK),
	.MDDR_CLK_N(MDDR_CLK_N),
	.CORECONFIGP_0_MDDR_APBmslave_PWRITE(CORECONFIGP_0_MDDR_APBmslave_PWRITE),
	.CORECONFIGP_0_MDDR_APBmslave_PSELx(CORECONFIGP_0_MDDR_APBmslave_PSELx),
	.CORECONFIGP_0_MDDR_APBmslave_PENABLE(CORECONFIGP_0_MDDR_APBmslave_PENABLE),
	.EvalSandbox_MSS_0_FIC_0_CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.SOFT_RESET_F2M_i(SOFT_RESET_F2M_i),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PSLVERR),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PREADY(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PREADY),
	.XferComplete_c(XferComplete_c),
	.CoreUARTapb_C0_0_RXRDY(CoreUARTapb_C0_0_RXRDY),
	.LOCK(LOCK),
	.SOFT_M3_RESET_i(SOFT_M3_RESET_i),
	.N_21_i(N_21_i),
	.N_23_i(N_23_i),
	.N_25_i(N_25_i),
	.N_27_i(N_27_i),
	.N_29_i(N_29_i),
	.CORECONFIGP_0_MDDR_APBmslave_PSLVERR(CORECONFIGP_0_MDDR_APBmslave_PSLVERR),
	.CORECONFIGP_0_MDDR_APBmslave_PREADY(CORECONFIGP_0_MDDR_APBmslave_PREADY),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PWRITE),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PSELx(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PSELx),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE(EvalSandbox_MSS_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE),
	.MSS_RESET_N_M2F(MSS_RESET_N_M2F),
	.popfeedthru_unused(popfeedthru_unused),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.CPWMO0_sn_N_17(CPWMO0_sn_N_17),
	.iPRDATA_0_sqmuxa(iPRDATA_0_sqmuxa),
	.PRDATA4(PRDATA4),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.CPWMllOI(CPWMllOI),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.MDDR_CAS_N(MDDR_CAS_N),
	.MDDR_CKE(MDDR_CKE),
	.MDDR_CS_N(MDDR_CS_N),
	.MDDR_DQS_TMATCH_0_IN(MDDR_DQS_TMATCH_0_IN),
	.MDDR_DQS_TMATCH_0_OUT(MDDR_DQS_TMATCH_0_OUT),
	.MDDR_ODT(MDDR_ODT),
	.MDDR_RAS_N(MDDR_RAS_N),
	.MDDR_RESET_N(MDDR_RESET_N),
	.MDDR_WE_N(MDDR_WE_N),
	.GPIO_1_M2F_arst_i(GPIO_1_M2F_arst_i),
	.CORECONFIGP_0_APB_S_PCLK_i(CORECONFIGP_0_APB_S_PCLK_i),
	.FIC_2_APB_M_PRESET_N_arst(FIC_2_APB_M_PRESET_N_arst),
	.CORECONFIGP_0_APB_S_PCLK(CORECONFIGP_0_APB_S_PCLK),
	.GPIO_1_M2F(GPIO_1_M2F)
);
// @36:1042
  EvalSandbox_MSS_FABOSC_0_OSC FABOSC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.FABOSC_0_RCOSC_25_50MHZ_O2F(FABOSC_0_RCOSC_25_50MHZ_O2F)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalSandbox_MSS */

module homebrew_spimastertrioports_spimastertrio_1000_1__0___0__1_CLOCK_DIVIDERBYTE_WIDTH (
  popfeedthru_unused_0,
  GPIO_1_M2F,
  XferComplete_c,
  Sck_c,
  GPIO_1_M2F_arst_i,
  nCs_c,
  Mosi_c,
  EvalSandbox_MSS_0_FIC_0_CLK,
  MosiB_c
)
;
input popfeedthru_unused_0 ;
input GPIO_1_M2F ;
output XferComplete_c ;
output Sck_c ;
input GPIO_1_M2F_arst_i ;
output nCs_c ;
output Mosi_c ;
input EvalSandbox_MSS_0_FIC_0_CLK ;
output MosiB_c ;
wire popfeedthru_unused_0 ;
wire GPIO_1_M2F ;
wire XferComplete_c ;
wire Sck_c ;
wire GPIO_1_M2F_arst_i ;
wire nCs_c ;
wire Mosi_c ;
wire EvalSandbox_MSS_0_FIC_0_CLK ;
wire MosiB_c ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [0:0] un1_MosiA_i_0_sqmuxa_1_i;
wire [1:1] DataToMosiA_i_Z;
wire [8:2] ClkDiv_3_Z;
wire [0:0] SpiBitPos_0_Z;
wire un1_rst_4_arst ;
wire un1_rst_4_Z ;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire un1_rst_4_arst_i ;
wire un1_rst_5_arst_set_Z ;
wire un1_rst_7_arst_rs_Z ;
wire MosiB_crs ;
wire VCC ;
wire un1_rst_6_arst_i ;
wire MosiB_i_8_Z ;
wire GND ;
wire un1_rst_4_arst_set_Z ;
wire un1_rst_6_arst_rs_Z ;
wire Mosi_crs ;
wire MosiA_i_7_Z ;
wire Sck_i_0_Z ;
wire un1_XferComplete_i_1_i ;
wire un3_clkdiv_i ;
wire un5_clkdiv_cry_3_S ;
wire un5_clkdiv_cry_1_S ;
wire ANB3 ;
wire N_48_i_i ;
wire SpiBitPos_1_sqmuxa_Z ;
wire ANB2 ;
wire N_47_i_i ;
wire ANB1 ;
wire N_46_i_i ;
wire CO0 ;
wire un5_clkdiv_s_1_351_FCO ;
wire un5_clkdiv_s_1_351_S ;
wire un5_clkdiv_s_1_351_Y ;
wire un5_clkdiv_cry_1_Z ;
wire un5_clkdiv_cry_1_Y ;
wire un5_clkdiv_cry_2_Z ;
wire un5_clkdiv_cry_2_S ;
wire un5_clkdiv_cry_2_Y ;
wire un5_clkdiv_cry_3_Z ;
wire un5_clkdiv_cry_3_Y ;
wire un5_clkdiv_cry_4_Z ;
wire un5_clkdiv_cry_4_S ;
wire un5_clkdiv_cry_4_Y ;
wire un5_clkdiv_cry_5_Z ;
wire un5_clkdiv_cry_5_S ;
wire un5_clkdiv_cry_5_Y ;
wire un5_clkdiv_cry_6_Z ;
wire un5_clkdiv_cry_6_S ;
wire un5_clkdiv_cry_6_Y ;
wire un5_clkdiv_s_8_FCO ;
wire un5_clkdiv_s_8_S ;
wire un5_clkdiv_s_8_Y ;
wire un5_clkdiv_cry_7_Z ;
wire un5_clkdiv_cry_7_S ;
wire un5_clkdiv_cry_7_Y ;
wire MosiA_i_0_sqmuxa_0_Z ;
wire un3_clkdivlto8_2_Z ;
wire N_87 ;
wire un12_clkdiv_Z ;
wire un3_clkdivlt8 ;
wire un1_mosia_i_3_Z ;
wire un1_mosia_i_1_Z ;
wire N_72 ;
wire N_71 ;
wire N_70 ;
wire N_69 ;
wire N_68 ;
wire N_67 ;
wire N_66 ;
wire N_65 ;
wire N_64 ;
wire N_63 ;
wire N_62 ;
wire N_61 ;
wire N_60 ;
wire N_59 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
  CLKINT un1_rst_4_RNIAEG7 (
	.Y(un1_rst_4_arst),
	.A(un1_rst_4_Z)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 \DataToMosiA_i_RNO[1]  (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam \DataToMosiA_i_RNO[1] .INIT=2'h1;
  CFG1 un1_rst_4_RNIAEG7_0 (
	.A(un1_rst_4_arst),
	.Y(un1_rst_4_arst_i)
);
defparam un1_rst_4_RNIAEG7_0.INIT=2'h1;
  CFG3 un1_rst_7_arst_rs_RNI6MFL (
	.A(un1_rst_5_arst_set_Z),
	.B(un1_rst_7_arst_rs_Z),
	.C(MosiB_crs),
	.Y(MosiB_c)
);
defparam un1_rst_7_arst_rs_RNI6MFL.INIT=8'hF8;
// @47:83
  SLE MosiB_i (
	.Q(MosiB_crs),
	.ADn(VCC),
	.ALn(un1_rst_6_arst_i),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(MosiB_i_8_Z),
	.EN(un1_MosiA_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_5_arst_set (
	.Q(un1_rst_5_arst_set_Z),
	.ADn(GND),
	.ALn(un1_rst_4_arst_i),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(GND),
	.EN(un1_MosiA_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_7_arst_rs (
	.Q(un1_rst_7_arst_rs_Z),
	.ADn(VCC),
	.ALn(un1_rst_6_arst_i),
	.CLK(un1_rst_4_arst),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 MosiA_i_RNI33EN (
	.A(un1_rst_4_arst_set_Z),
	.B(un1_rst_6_arst_rs_Z),
	.C(Mosi_crs),
	.Y(Mosi_c)
);
defparam MosiA_i_RNI33EN.INIT=8'hF8;
// @47:83
  SLE MosiA_i (
	.Q(Mosi_crs),
	.ADn(VCC),
	.ALn(un1_rst_6_arst_i),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(MosiA_i_7_Z),
	.EN(un1_MosiA_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_4_arst_set (
	.Q(un1_rst_4_arst_set_Z),
	.ADn(GND),
	.ALn(un1_rst_4_arst_i),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(GND),
	.EN(un1_MosiA_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_6_arst_rs (
	.Q(un1_rst_6_arst_rs_Z),
	.ADn(VCC),
	.ALn(un1_rst_6_arst_i),
	.CLK(un1_rst_4_arst),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @47:83
  SLE nCsC (
	.Q(nCs_c),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(GND),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:83
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:83
  SLE \DataToMosiA_i[1]  (
	.Q(DataToMosiA_i_Z[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(VCC),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:83
  SLE Sck_i (
	.Q(Sck_c),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(Sck_i_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:83
  SLE XferComplete_i (
	.Q(XferComplete_c),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(un1_XferComplete_i_1_i),
	.EN(un3_clkdiv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:83
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:83
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(un5_clkdiv_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:83
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:83
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(un5_clkdiv_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:83
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:83
  SLE \SpiBitPos[3]  (
	.Q(ANB3),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(N_48_i_i),
	.EN(SpiBitPos_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:83
  SLE \SpiBitPos[2]  (
	.Q(ANB2),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(N_47_i_i),
	.EN(SpiBitPos_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:83
  SLE \SpiBitPos[1]  (
	.Q(ANB1),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(N_46_i_i),
	.EN(SpiBitPos_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:83
  SLE \SpiBitPos[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(SpiBitPos_0_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:83
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:83
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:83
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:83
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:130
  ARI1 un5_clkdiv_s_1_351 (
	.FCO(un5_clkdiv_s_1_351_FCO),
	.S(un5_clkdiv_s_1_351_S),
	.Y(un5_clkdiv_s_1_351_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_clkdiv_s_1_351.INIT=20'h4AA00;
// @47:130
  ARI1 un5_clkdiv_cry_1 (
	.FCO(un5_clkdiv_cry_1_Z),
	.S(un5_clkdiv_cry_1_S),
	.Y(un5_clkdiv_cry_1_Y),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_clkdiv_s_1_351_FCO)
);
defparam un5_clkdiv_cry_1.INIT=20'h4AA00;
// @47:130
  ARI1 un5_clkdiv_cry_2 (
	.FCO(un5_clkdiv_cry_2_Z),
	.S(un5_clkdiv_cry_2_S),
	.Y(un5_clkdiv_cry_2_Y),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_clkdiv_cry_1_Z)
);
defparam un5_clkdiv_cry_2.INIT=20'h4AA00;
// @47:130
  ARI1 un5_clkdiv_cry_3 (
	.FCO(un5_clkdiv_cry_3_Z),
	.S(un5_clkdiv_cry_3_S),
	.Y(un5_clkdiv_cry_3_Y),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_clkdiv_cry_2_Z)
);
defparam un5_clkdiv_cry_3.INIT=20'h4AA00;
// @47:130
  ARI1 un5_clkdiv_cry_4 (
	.FCO(un5_clkdiv_cry_4_Z),
	.S(un5_clkdiv_cry_4_S),
	.Y(un5_clkdiv_cry_4_Y),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_clkdiv_cry_3_Z)
);
defparam un5_clkdiv_cry_4.INIT=20'h4AA00;
// @47:130
  ARI1 un5_clkdiv_cry_5 (
	.FCO(un5_clkdiv_cry_5_Z),
	.S(un5_clkdiv_cry_5_S),
	.Y(un5_clkdiv_cry_5_Y),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_clkdiv_cry_4_Z)
);
defparam un5_clkdiv_cry_5.INIT=20'h4AA00;
// @47:130
  ARI1 un5_clkdiv_cry_6 (
	.FCO(un5_clkdiv_cry_6_Z),
	.S(un5_clkdiv_cry_6_S),
	.Y(un5_clkdiv_cry_6_Y),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_clkdiv_cry_5_Z)
);
defparam un5_clkdiv_cry_6.INIT=20'h4AA00;
// @47:130
  ARI1 un5_clkdiv_s_8 (
	.FCO(un5_clkdiv_s_8_FCO),
	.S(un5_clkdiv_s_8_S),
	.Y(un5_clkdiv_s_8_Y),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_clkdiv_cry_7_Z)
);
defparam un5_clkdiv_s_8.INIT=20'h4AA00;
// @47:130
  ARI1 un5_clkdiv_cry_7 (
	.FCO(un5_clkdiv_cry_7_Z),
	.S(un5_clkdiv_cry_7_S),
	.Y(un5_clkdiv_cry_7_Y),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_clkdiv_cry_6_Z)
);
defparam un5_clkdiv_cry_7.INIT=20'h4AA00;
// @47:150
  CFG2 MosiA_i_0_sqmuxa_0 (
	.A(XferComplete_c),
	.B(Sck_c),
	.Y(MosiA_i_0_sqmuxa_0_Z)
);
defparam MosiA_i_0_sqmuxa_0.INIT=4'h4;
// @47:83
  CFG2 un1_rst_4 (
	.A(GPIO_1_M2F),
	.B(popfeedthru_unused_0),
	.Y(un1_rst_4_Z)
);
defparam un1_rst_4.INIT=4'h8;
// @47:83
  CFG2 un1_rst_6 (
	.A(GPIO_1_M2F),
	.B(popfeedthru_unused_0),
	.Y(un1_rst_6_arst_i)
);
defparam un1_rst_6.INIT=4'hD;
// @47:128
  CFG3 un3_clkdivlto8_2 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_2_Z)
);
defparam un3_clkdivlto8_2.INIT=8'h7F;
// @47:152
  CFG4 \un4_xfercomplete_i_1.CO3  (
	.A(ANB1),
	.B(CO0),
	.C(ANB3),
	.D(ANB2),
	.Y(N_87)
);
defparam \un4_xfercomplete_i_1.CO3 .INIT=16'hFFFE;
// @47:131
  CFG4 un12_clkdiv (
	.A(ANB1),
	.B(CO0),
	.C(ANB3),
	.D(ANB2),
	.Y(un12_clkdiv_Z)
);
defparam un12_clkdiv.INIT=16'h0010;
// @47:128
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @47:83
  CFG2 \SpiBitPos_RNO[1]  (
	.A(CO0),
	.B(ANB1),
	.Y(N_46_i_i)
);
defparam \SpiBitPos_RNO[1] .INIT=4'h9;
// @47:155
  CFG3 un1_mosia_i_3 (
	.A(ANB1),
	.B(CO0),
	.C(ANB2),
	.Y(un1_mosia_i_3_Z)
);
defparam un1_mosia_i_3.INIT=8'h41;
// @47:155
  CFG3 \SpiBitPos_RNO[2]  (
	.A(ANB1),
	.B(CO0),
	.C(ANB2),
	.Y(N_47_i_i)
);
defparam \SpiBitPos_RNO[2] .INIT=8'hE1;
// @47:154
  CFG3 un1_mosia_i_1 (
	.A(ANB1),
	.B(CO0),
	.C(ANB2),
	.Y(un1_mosia_i_1_Z)
);
defparam un1_mosia_i_1.INIT=8'h14;
// @47:128
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[7]),
	.B(ClkDiv_Z[6]),
	.C(un3_clkdivlto8_2_Z),
	.D(un3_clkdivlt8),
	.Y(un3_clkdiv_i)
);
defparam un3_clkdivlto8.INIT=16'h0008;
// @47:83
  CFG2 \SpiBitPos_RNO[3]  (
	.A(un12_clkdiv_Z),
	.B(ANB3),
	.Y(N_48_i_i)
);
defparam \SpiBitPos_RNO[3] .INIT=4'h6;
// @47:147
  CFG4 SpiBitPos_1_sqmuxa (
	.A(N_87),
	.B(un3_clkdiv_i),
	.C(Sck_c),
	.D(XferComplete_c),
	.Y(SpiBitPos_1_sqmuxa_Z)
);
defparam SpiBitPos_1_sqmuxa.INIT=16'h0008;
// @47:128
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdiv_i),
	.B(un5_clkdiv_s_8_S),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h4;
// @47:128
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdiv_i),
	.B(un5_clkdiv_cry_7_S),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h4;
// @47:128
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdiv_i),
	.B(un5_clkdiv_cry_6_S),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h4;
// @47:128
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdiv_i),
	.B(un5_clkdiv_cry_5_S),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h4;
// @47:128
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdiv_i),
	.B(un5_clkdiv_cry_4_S),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h4;
// @47:128
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdiv_i),
	.B(un5_clkdiv_cry_2_S),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h4;
// @47:83
  CFG3 XferComplete_i_RNO (
	.A(N_87),
	.B(Sck_c),
	.C(XferComplete_c),
	.Y(un1_XferComplete_i_1_i)
);
defparam XferComplete_i_RNO.INIT=8'hF4;
// @47:128
  CFG4 MosiB_i_8 (
	.A(DataToMosiA_i_Z[1]),
	.B(un1_mosia_i_3_Z),
	.C(un3_clkdiv_i),
	.D(popfeedthru_unused_0),
	.Y(MosiB_i_8_Z)
);
defparam MosiB_i_8.INIT=16'h2F20;
// @47:128
  CFG4 MosiA_i_7 (
	.A(DataToMosiA_i_Z[1]),
	.B(un1_mosia_i_1_Z),
	.C(un3_clkdiv_i),
	.D(popfeedthru_unused_0),
	.Y(MosiA_i_7_Z)
);
defparam MosiA_i_7.INIT=16'h2F20;
// @47:83
  CFG4 Sck_i_0 (
	.A(N_87),
	.B(un3_clkdiv_i),
	.C(Sck_c),
	.D(XferComplete_c),
	.Y(Sck_i_0_Z)
);
defparam Sck_i_0.INIT=16'hF078;
// @47:83
  CFG2 \SpiBitPos_0[0]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(CO0),
	.Y(SpiBitPos_0_Z[0])
);
defparam \SpiBitPos_0[0] .INIT=4'h6;
// @47:83
  CFG4 MosiA_i_0_sqmuxa_0_RNIVF581 (
	.A(N_87),
	.B(un3_clkdiv_i),
	.C(MosiA_i_0_sqmuxa_0_Z),
	.D(un12_clkdiv_Z),
	.Y(un1_MosiA_i_0_sqmuxa_1_i[0])
);
defparam MosiA_i_0_sqmuxa_0_RNIVF581.INIT=16'hB380;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* homebrew_spimastertrioports_spimastertrio_1000_1__0___0__1_CLOCK_DIVIDERBYTE_WIDTH */

module EvalBoardSandbox (
  DEVRST_N,
  MDDR_DQS_TMATCH_0_IN,
  RX,
  MDDR_ADDR,
  MDDR_BA,
  MDDR_CAS_N,
  MDDR_CKE,
  MDDR_CLK,
  MDDR_CLK_N,
  MDDR_CS_N,
  MDDR_DQS_TMATCH_0_OUT,
  MDDR_ODT,
  MDDR_RAS_N,
  MDDR_RESET_N,
  MDDR_WE_N,
  Mosi,
  MosiB,
  PWM,
  Sck,
  TX,
  XferComplete,
  nCs,
  nCsB,
  MDDR_DM_RDQS,
  MDDR_DQ,
  MDDR_DQS,
  MDDR_DQS_N
)
;
input DEVRST_N ;
input MDDR_DQS_TMATCH_0_IN ;
input RX ;
output [15:0] MDDR_ADDR ;
output [2:0] MDDR_BA ;
output MDDR_CAS_N ;
output MDDR_CKE ;
output MDDR_CLK ;
output MDDR_CLK_N ;
output MDDR_CS_N ;
output MDDR_DQS_TMATCH_0_OUT ;
output MDDR_ODT ;
output MDDR_RAS_N ;
output MDDR_RESET_N ;
output MDDR_WE_N ;
output Mosi ;
output MosiB ;
output [2:1] PWM ;
output Sck ;
output TX ;
output XferComplete ;
output nCs ;
output nCsB ;
inout [0:0] MDDR_DM_RDQS /* synthesis syn_tristate = 1 */ ;
inout [7:0] MDDR_DQ /* synthesis syn_tristate = 1 */ ;
inout [0:0] MDDR_DQS /* synthesis syn_tristate = 1 */ ;
inout [0:0] MDDR_DQS_N /* synthesis syn_tristate = 1 */ ;
wire DEVRST_N ;
wire MDDR_DQS_TMATCH_0_IN ;
wire RX ;
wire MDDR_CAS_N ;
wire MDDR_CKE ;
wire MDDR_CLK ;
wire MDDR_CLK_N ;
wire MDDR_CS_N ;
wire MDDR_DQS_TMATCH_0_OUT ;
wire MDDR_ODT ;
wire MDDR_RAS_N ;
wire MDDR_RESET_N ;
wire MDDR_WE_N ;
wire Mosi ;
wire MosiB ;
wire Sck ;
wire TX ;
wire XferComplete ;
wire nCs ;
wire nCsB ;
wire [7:0] EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA;
wire [13:1] EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR;
wire [15:8] EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA;
wire [15:0] COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_lsram_width16_PRDATA;
wire [15:0] COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_PRDATA_reg;
wire [0:0] EvalSandbox_MSS_0_CoreAPB3_0_u_mux_p_to_b3_PSELSBUS;
wire [2:1] PWM_c;
wire [13:8] EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA;
wire EvalSandbox_MSS_0_FIC_0_CLK ;
wire CoreUARTapb_C0_0_RXRDY ;
wire GND ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused ;
wire VCC ;
wire COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_PRDATA4 ;
wire EvalSandbox_MSS_0_EvalSandbox_MSS_MSS_0_GPIO_1_M2F ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx ;
wire RX_c ;
wire Mosi_c ;
wire MosiB_c ;
wire Sck_c ;
wire TX_c ;
wire XferComplete_c ;
wire nCs_c ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx ;
wire COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_PRDATA4_m1_e_0 ;
wire GPIO_1_M2F_arst_i ;
// @37:47
  INBUF RX_ibuf (
	.Y(RX_c),
	.PAD(RX)
);
// @37:63
  OUTBUF Mosi_obuf (
	.PAD(Mosi),
	.D(Mosi_c)
);
// @37:64
  OUTBUF MosiB_obuf (
	.PAD(MosiB),
	.D(MosiB_c)
);
// @37:65
  OUTBUF \PWM_obuf[1]  (
	.PAD(PWM[1]),
	.D(PWM_c[1])
);
// @37:65
  OUTBUF \PWM_obuf[2]  (
	.PAD(PWM[2]),
	.D(PWM_c[2])
);
// @37:66
  OUTBUF Sck_obuf (
	.PAD(Sck),
	.D(Sck_c)
);
// @37:67
  OUTBUF TX_obuf (
	.PAD(TX),
	.D(TX_c)
);
// @37:68
  OUTBUF XferComplete_obuf (
	.PAD(XferComplete),
	.D(XferComplete_c)
);
// @37:69
  OUTBUF nCs_obuf (
	.PAD(nCs),
	.D(nCs_c)
);
// @37:70
  OUTBUF nCsB_obuf (
	.PAD(nCsB),
	.D(nCs_c)
);
// @37:270
  COREAPBLSRAM_C0 COREAPBLSRAM_C0_0 (
	.PRDATA_reg_7(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_PRDATA_reg[7]),
	.PRDATA_reg_6(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_PRDATA_reg[6]),
	.PRDATA_reg_5(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_PRDATA_reg[5]),
	.PRDATA_reg_4(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_PRDATA_reg[4]),
	.PRDATA_reg_3(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_PRDATA_reg[3]),
	.PRDATA_reg_2(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_PRDATA_reg[2]),
	.PRDATA_reg_1(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_PRDATA_reg[1]),
	.PRDATA_reg_0(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_PRDATA_reg[0]),
	.PRDATA_reg_15(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_PRDATA_reg[15]),
	.PRDATA_reg_14(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_PRDATA_reg[14]),
	.lsram_width16_PRDATA_7(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_lsram_width16_PRDATA[7]),
	.lsram_width16_PRDATA_6(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_lsram_width16_PRDATA[6]),
	.lsram_width16_PRDATA_5(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_lsram_width16_PRDATA[5]),
	.lsram_width16_PRDATA_4(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_lsram_width16_PRDATA[4]),
	.lsram_width16_PRDATA_3(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_lsram_width16_PRDATA[3]),
	.lsram_width16_PRDATA_2(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_lsram_width16_PRDATA[2]),
	.lsram_width16_PRDATA_1(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_lsram_width16_PRDATA[1]),
	.lsram_width16_PRDATA_0(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_lsram_width16_PRDATA[0]),
	.lsram_width16_PRDATA_15(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_lsram_width16_PRDATA[15]),
	.lsram_width16_PRDATA_14(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_lsram_width16_PRDATA[14]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA[13:8]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[15:8]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[1]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_4(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[5]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_5(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[6]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_6(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[7]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_7(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[8]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_8(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[9]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_9(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[10]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_10(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[11]),
	.EvalSandbox_MSS_0_FIC_0_CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.PRDATA4(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_PRDATA4),
	.popfeedthru_unused(popfeedthru_unused),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.PRDATA4_m1_e_0(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_PRDATA4_m1_e_0),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_7(popfeedthru_unused_7)
);
// @37:286
  CoreUARTapb_C0 CoreUARTapb_C0_0 (
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA(EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA[7:0]),
	.PSELSBUS_0(EvalSandbox_MSS_0_CoreAPB3_0_u_mux_p_to_b3_PSELSBUS[0]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[13]),
	.EvalSandbox_MSS_0_FIC_0_CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.CoreUARTapb_C0_0_RXRDY(CoreUARTapb_C0_0_RXRDY),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.popfeedthru_unused(popfeedthru_unused),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx),
	.RX_c(RX_c),
	.TX_c(TX_c),
	.PRDATA4_m1_e_0(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_PRDATA4_m1_e_0)
);
// @37:309
  EvalSandbox_MSS EvalSandbox_MSS_0 (
	.MDDR_DQ(MDDR_DQ[7:0]),
	.MDDR_DM_RDQS_0(MDDR_DM_RDQS[0]),
	.MDDR_BA(MDDR_BA[2:0]),
	.MDDR_ADDR(MDDR_ADDR[15:0]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA(EvalSandbox_MSS_0_AMBA_SLAVE_0_PRDATA[7:0]),
	.PRDATA_reg_4(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_PRDATA_reg[4]),
	.PRDATA_reg_3(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_PRDATA_reg[3]),
	.PRDATA_reg_2(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_PRDATA_reg[2]),
	.PRDATA_reg_1(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_PRDATA_reg[1]),
	.PRDATA_reg_5(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_PRDATA_reg[5]),
	.PRDATA_reg_6(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_PRDATA_reg[6]),
	.PRDATA_reg_14(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_PRDATA_reg[14]),
	.PRDATA_reg_15(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_PRDATA_reg[15]),
	.PRDATA_reg_7(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_PRDATA_reg[7]),
	.PRDATA_reg_0(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_PRDATA_reg[0]),
	.lsram_width16_PRDATA_4(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_lsram_width16_PRDATA[4]),
	.lsram_width16_PRDATA_3(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_lsram_width16_PRDATA[3]),
	.lsram_width16_PRDATA_2(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_lsram_width16_PRDATA[2]),
	.lsram_width16_PRDATA_1(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_lsram_width16_PRDATA[1]),
	.lsram_width16_PRDATA_5(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_lsram_width16_PRDATA[5]),
	.lsram_width16_PRDATA_6(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_lsram_width16_PRDATA[6]),
	.lsram_width16_PRDATA_14(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_lsram_width16_PRDATA[14]),
	.lsram_width16_PRDATA_15(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_lsram_width16_PRDATA[15]),
	.lsram_width16_PRDATA_7(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_lsram_width16_PRDATA[7]),
	.lsram_width16_PRDATA_0(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_lsram_width16_PRDATA[0]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_12(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[13]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_4(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[5]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_5(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[6]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_6(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[7]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[1]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_7(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[8]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_8(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[9]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_9(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[10]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR_10(EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[11]),
	.MDDR_DQS_N_0(MDDR_DQS_N[0]),
	.MDDR_DQS_0(MDDR_DQS[0]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATA[15:8]),
	.PWM_c(PWM_c[2:1]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PRDATA[13:8]),
	.PSELSBUS_0(EvalSandbox_MSS_0_CoreAPB3_0_u_mux_p_to_b3_PSELSBUS[0]),
	.GPIO_1_M2F(EvalSandbox_MSS_0_EvalSandbox_MSS_MSS_0_GPIO_1_M2F),
	.GPIO_1_M2F_arst_i(GPIO_1_M2F_arst_i),
	.MDDR_WE_N(MDDR_WE_N),
	.MDDR_RESET_N(MDDR_RESET_N),
	.MDDR_RAS_N(MDDR_RAS_N),
	.MDDR_ODT(MDDR_ODT),
	.MDDR_DQS_TMATCH_0_OUT(MDDR_DQS_TMATCH_0_OUT),
	.MDDR_DQS_TMATCH_0_IN(MDDR_DQS_TMATCH_0_IN),
	.MDDR_CS_N(MDDR_CS_N),
	.MDDR_CKE(MDDR_CKE),
	.MDDR_CAS_N(MDDR_CAS_N),
	.CoreUARTapb_C0_0_RXRDY(CoreUARTapb_C0_0_RXRDY),
	.XferComplete_c(XferComplete_c),
	.MDDR_CLK_N(MDDR_CLK_N),
	.MDDR_CLK(MDDR_CLK),
	.popfeedthru_unused(popfeedthru_unused),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx(EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELx),
	.PRDATA4(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_PRDATA4),
	.PRDATA4_m1_e_0(COREAPBLSRAM_C0_0_COREAPBLSRAM_C0_0_PRDATA4_m1_e_0),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.EvalSandbox_MSS_0_FIC_0_CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.DEVRST_N(DEVRST_N)
);
// @37:381
  homebrew_spimastertrioports_spimastertrio_1000_1__0___0__1_CLOCK_DIVIDERBYTE_WIDTH SpiMasterTrioPorts_0 (
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.GPIO_1_M2F(EvalSandbox_MSS_0_EvalSandbox_MSS_MSS_0_GPIO_1_M2F),
	.XferComplete_c(XferComplete_c),
	.Sck_c(Sck_c),
	.GPIO_1_M2F_arst_i(GPIO_1_M2F_arst_i),
	.nCs_c(nCs_c),
	.Mosi_c(Mosi_c),
	.EvalSandbox_MSS_0_FIC_0_CLK(EvalSandbox_MSS_0_FIC_0_CLK),
	.MosiB_c(MosiB_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalBoardSandbox */

