$date
	Thu Jul  3 20:53:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_test $end
$var wire 1 ! y $end
$var reg 16 " A [15:0] $end
$var reg 4 # s [3:0] $end
$scope module DUT $end
$var wire 16 $ in [15:0] $end
$var wire 4 % sel [3:0] $end
$var wire 4 & t [3:0] $end
$var wire 1 ! out $end
$scope module inst4 $end
$var wire 4 ' in [3:0] $end
$var wire 2 ( sel [1:0] $end
$var wire 1 ) t2 $end
$var wire 1 * t1 $end
$var wire 1 + out $end
$scope module inst1 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 . sel $end
$var wire 1 / t1 $end
$var wire 1 0 t2 $end
$var wire 1 * y $end
$upscope $end
$scope module inst2 $end
$var wire 1 1 a $end
$var wire 1 2 b $end
$var wire 1 3 sel $end
$var wire 1 4 t1 $end
$var wire 1 5 t2 $end
$var wire 1 ) y $end
$upscope $end
$scope module inst3 $end
$var wire 1 * a $end
$var wire 1 ) b $end
$var wire 1 6 sel $end
$var wire 1 7 t1 $end
$var wire 1 8 t2 $end
$var wire 1 + y $end
$upscope $end
$upscope $end
$scope module inst5 $end
$var wire 4 9 in [3:0] $end
$var wire 2 : sel [1:0] $end
$var wire 1 ; t2 $end
$var wire 1 < t1 $end
$var wire 1 = out $end
$scope module inst1 $end
$var wire 1 > a $end
$var wire 1 ? b $end
$var wire 1 @ sel $end
$var wire 1 A t1 $end
$var wire 1 B t2 $end
$var wire 1 < y $end
$upscope $end
$scope module inst2 $end
$var wire 1 C a $end
$var wire 1 D b $end
$var wire 1 E sel $end
$var wire 1 F t1 $end
$var wire 1 G t2 $end
$var wire 1 ; y $end
$upscope $end
$scope module inst3 $end
$var wire 1 < a $end
$var wire 1 ; b $end
$var wire 1 H sel $end
$var wire 1 I t1 $end
$var wire 1 J t2 $end
$var wire 1 = y $end
$upscope $end
$upscope $end
$scope module inst6 $end
$var wire 4 K in [3:0] $end
$var wire 2 L sel [1:0] $end
$var wire 1 M t2 $end
$var wire 1 N t1 $end
$var wire 1 O out $end
$scope module inst1 $end
$var wire 1 P a $end
$var wire 1 Q b $end
$var wire 1 R sel $end
$var wire 1 S t1 $end
$var wire 1 T t2 $end
$var wire 1 N y $end
$upscope $end
$scope module inst2 $end
$var wire 1 U a $end
$var wire 1 V b $end
$var wire 1 W sel $end
$var wire 1 X t1 $end
$var wire 1 Y t2 $end
$var wire 1 M y $end
$upscope $end
$scope module inst3 $end
$var wire 1 N a $end
$var wire 1 M b $end
$var wire 1 Z sel $end
$var wire 1 [ t1 $end
$var wire 1 \ t2 $end
$var wire 1 O y $end
$upscope $end
$upscope $end
$scope module inst7 $end
$var wire 4 ] in [3:0] $end
$var wire 2 ^ sel [1:0] $end
$var wire 1 _ t2 $end
$var wire 1 ` t1 $end
$var wire 1 a out $end
$scope module inst1 $end
$var wire 1 b a $end
$var wire 1 c b $end
$var wire 1 d sel $end
$var wire 1 e t1 $end
$var wire 1 f t2 $end
$var wire 1 ` y $end
$upscope $end
$scope module inst2 $end
$var wire 1 g a $end
$var wire 1 h b $end
$var wire 1 i sel $end
$var wire 1 j t1 $end
$var wire 1 k t2 $end
$var wire 1 _ y $end
$upscope $end
$scope module inst3 $end
$var wire 1 ` a $end
$var wire 1 _ b $end
$var wire 1 l sel $end
$var wire 1 m t1 $end
$var wire 1 n t2 $end
$var wire 1 a y $end
$upscope $end
$upscope $end
$scope module inst8 $end
$var wire 4 o in [3:0] $end
$var wire 2 p sel [1:0] $end
$var wire 1 q t2 $end
$var wire 1 r t1 $end
$var wire 1 ! out $end
$scope module inst1 $end
$var wire 1 s a $end
$var wire 1 t b $end
$var wire 1 u sel $end
$var wire 1 v t1 $end
$var wire 1 w t2 $end
$var wire 1 r y $end
$upscope $end
$scope module inst2 $end
$var wire 1 x a $end
$var wire 1 y b $end
$var wire 1 z sel $end
$var wire 1 { t1 $end
$var wire 1 | t2 $end
$var wire 1 q y $end
$upscope $end
$scope module inst3 $end
$var wire 1 r a $end
$var wire 1 q b $end
$var wire 1 } sel $end
$var wire 1 ~ t1 $end
$var wire 1 !" t2 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x!"
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
bx p
bx o
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
bx ^
bx ]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
bx L
bx K
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
bx :
bx 9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
bx (
bx '
bx &
bx %
bx $
bx #
bx "
x!
$end
#5
0!
0~
0r
1t
0q
0v
1=
0{
0s
1I
0x
0y
0+
1<
1;
0O
1_
b10 &
b10 o
0a
07
1A
1F
0[
1j
0m
0*
0)
0N
0M
0`
08
0J
0\
0n
0w
0|
0!"
0/
00
04
05
0B
0G
0S
0T
0X
0Y
0e
0f
0k
0.
03
06
0@
0E
0H
0R
0W
0Z
0d
0i
0l
0u
0z
0}
0,
0-
01
02
1>
1?
1C
1D
0P
0Q
0U
0V
0b
0c
1g
1h
b0 (
b0 :
b0 L
b0 ^
b0 p
b0 '
b1111 9
b0 K
b1100 ]
b0 #
b0 %
b1100000011110000 "
b1100000011110000 $
#10
1!
1!"
1q
1|
1y
0A
0F
0I
0j
b1010 &
b1010 o
1a
1r
1B
1G
1J
1k
1n
1w
1.
13
16
1@
1E
1H
1R
1W
1Z
1d
1i
1l
1u
1z
1}
b11 (
b11 :
b11 L
b11 ^
b11 p
b1111 #
b1111 %
#15
1r
0q
1w
0|
1t
0y
1I
1=
b10 &
b10 o
0a
1~
1!
0J
0n
0!"
06
0H
0Z
0l
0}
b1 (
b1 :
b1 L
b1 ^
b1 p
b101 #
b101 %
#20
0!
0r
0~
0w
0u
0z
1}
b10 p
b1001 #
b1001 %
#25
1t
1=
1y
1A
1<
1F
1;
0I
1j
1_
b1010 &
b1010 o
1a
0B
0G
1J
0k
1n
0.
03
16
0@
0E
1H
0R
0W
1Z
0d
0i
1l
b10 (
b10 :
b10 L
b10 ^
b1010 #
b1010 %
#30
