# FPGA-Acceleration
Estudos sobre aceleração de códigos com FPGA

### Temas de interesse

- Execução de redes neurais
- Treinamento de redes neurais
- Virtualização/ Cloud
- Aceleração de algorítimos 

### Histórico

- 2018-2019 Iniciação Tecnológica Raphael Costa

### Kits desenvolvimento -  Insper - Arq. de Computadores

| Kit           | Empresa | Tecnologia | vhdl | HLS | OpenCL | Linux | OpenCV | Cuda |
|---------------|---------|------------|------------|-----|--------|-------|--------|------|
| [Arria 10 SoC](https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=216&No=997) | Intel   | FPGA + ARM | x          | x   | x      | x     | x      |      |
| [DE10-Standard](https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&No=1081) | Intel   | FPGA + ARM | x          | x   | x      | x     | x      |      |
| [DE10-nano-soc](https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&No=941)     | Intel   | FPGA + ARM | x          | x   | x      | x     | x      |      |
| [Terasic SoC SoM](https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=167&No=1211)   | Intel   | FPGA + ARM | x          | x   | x      | x     | x      |      |
| [DE5a-NET-DDR4](https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=1&No=1108&PartNo=1) | Intel   | FPGA       | x          | x   | x      |       | x      |      |
| [ZedBoard](http://zedboard.org/product/zedboard)      | Xilinx  | FPGA + ARM | x          | x   | x      | x     | x      |      |
| [instância F1](https://aws.amazon.com/ec2/instance-types/f1/)  | AWS     | FPGA       |            |     | x      |       |        |      |
| [Jetson TK2](https://developer.nvidia.com/embedded/jetson-tx2)   | NVIDIa  | ARM + GPU  |            |     |        | x     | x      | x    |
|               |         |            |            |     |        |       |        |      |

