(S (NP (NP (NP (NP (DT The) (NN shrinking)) (PP (IN of) (NP (NN transistor) (NNS geometries)))) (CONJP (RB as) (RB well) (IN as)) (NP (NP (DT the) (VBG increasing) (NN complexity)) (PP (IN of) (NP (JJ integrated) (NNS circuits))))) (, ,)) (VP (ADVP (RB significantly)) (VBP aggravate) (NP (JJ nonlinear) (NN design) (NN behavior))) (. .))
(S (NP (DT This)) (VP (VBZ demands) (NP (ADJP (JJ accurate) (CC and) (JJ fast)) (NN circuit) (NN simulation)) (S (VP (TO to) (VP (VB meet) (NP (DT the) (NN design) (NN quality) (CC and) (NN time-to-market) (NNS constraints)))))) (. .))
(S (NP (NP (DT The) (VBG existing) (NN circuit) (NNS simulators)) (SBAR (WHNP (WDT which)) (S (VP (VBP utilize) (NP (NP (NN lookup) (NNS tables)) (VBP and/or) (NP (JJ closed-form) (NNS expressions))))))) (VP (VBP are) (ADJP (RB either) (JJ slow) (CC or) (JJ inaccurate)) (PP (IN in) (S (VP (VBG analyzing) (NP (NP (DT the) (JJ nonlinear) (NN behavior)) (PP (IN of) (NP (NP (NNS designs)) (PP (IN with) (NP (NP (NNS billions)) (PP (IN of) (NP (NNS transistors)))))))))))) (. .))
(S (S (VP (TO To) (VP (VB address) (NP (DT these) (NNS shortcomings))))) (, ,) (NP (PRP we)) (VP (JJ present) (NP (NP (NNP NN-PARS)) (, ,) (NP (NP (DT a) (ADJP (ADJP (ADJP (JJ neural) (NN network)) (PRN (-LRB- -LRB-) (NNP NN) (-RRB- -RRB-)) (VBN based)) (CC and) (VBN parallelized)) (NN circuit) (NN simulation) (NN framework)) (PP (IN with) (NP (NP (JJ optimized) (JJ event-driven) (NN scheduling)) (PP (IN of) (NP (NN simulation) (NNS tasks))) (SBAR (S (VP (TO to) (VP (VB maximize) (NP (NN concurrency)))))) (, ,) (PP (VBG according) (PP (TO to) (NP (DT the) (VBG underlying) (NNP GPU) (JJ parallel) (NN processing) (NNS capabilities))))))))) (. .))
(S (NP (JJ NN-PARS)) (VP (NNS replaces) (NP (NP (DT the) (JJ required) (NN memory) (NNS queries)) (PP (IN in) (NP (JJ traditional) (NNS techniques)))) (PP (IN with) (NP (JJ parallelized) (JJ NN-based) (NN computation) (NNS tasks)))) (. .))
(S (NP (JJ Experimental) (NNS results)) (VP (VBP show) (SBAR (IN that) (S (PP (VBN compared) (PP (TO to) (NP (DT a) (JJ state-of-the-art) (JJ current-based) (NN simulation) (NN method)))) (, ,) (NP (JJ NN-PARS)) (VP (NNS reduces) (NP (DT the) (NN simulation) (NN time)) (PP (IN by) (NP (NP (QP (IN over) (CD two)) (NNS orders)) (PP (IN of) (NP (NN magnitude))))) (PP (IN in) (NP (JJ large) (NNS circuits))))))) (. .))
