<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>My Project: NVIC Defines</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">My Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'搜索');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>首页</span></a></li>
      <li><a href="pages.html"><span>相关页面</span></a></li>
      <li class="current"><a href="modules.html"><span>模块</span></a></li>
      <li><a href="annotated.html"><span>类</span></a></li>
      <li><a href="files.html"><span>文件</span></a></li>
      <li><a href="examples.html"><span>示例</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="搜索" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">模块</a> &#124;
<a href="#define-members">宏定义</a> &#124;
<a href="#func-members">函数</a>  </div>
  <div class="headertitle">
<div class="title">NVIC Defines<div class="ingroups"><a class="el" href="group__CM3__defines.html">CM3 Defines</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><b>libopencm3 Cortex Nested Vectored Interrupt Controller</b>  
<a href="#details">更多...</a></p>
<div class="dynheader">
NVIC Defines 的协作图:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__CM3__nvic__defines.png" border="0" alt="" usemap="#group____CM3____nvic____defines"/>
<map name="group____CM3____nvic____defines" id="group____CM3____nvic____defines">
<area shape="rect" id="node1" href="group__nvic__sysint.html" title="Cortex M0/M3/M4 System\l Interrupts" alt="" coords="308,5,484,47"/>
<area shape="rect" id="node2" href="group__CM3__nvic__defines__LM3S.html" title="User interrupts for\l LM3S series" alt="" coords="333,71,459,112"/>
<area shape="rect" id="node3" href="group__CM3__nvic__defines__SAM3A.html" title="User interrupts for\l Atmel SAM3A series" alt="" coords="322,136,470,177"/>
<area shape="rect" id="node4" href="group__CM3__nvic__defines__SAM3N.html" title="User interrupts for\l Atmel SAM3N series" alt="" coords="321,201,471,243"/>
<area shape="rect" id="node5" href="group__CM3__nvic__defines__SAM3S.html" title="User interrupts for\l Atmel SAM3S series" alt="" coords="322,267,470,308"/>
<area shape="rect" id="node6" href="group__CM3__nvic__defines__SAM3U.html" title="User interrupts for\l Atmel SAM3U series" alt="" coords="321,332,471,373"/>
<area shape="rect" id="node7" href="group__CM3__nvic__defines__SAM3X.html" title="User interrupts for\l Atmel SAM3X series" alt="" coords="322,397,470,439"/>
<area shape="rect" id="node8" href="group__CM3__defines.html" title="Defined Constants and Types for Cortex M3 core features. " alt="" coords="5,647,104,674"/>
<area shape="rect" id="node9" href="group__CM3__nvic__defines__EFM32LG.html" title="User interrupts for\l EFM32 Leopard Gecko\l series" alt="" coords="316,462,476,518"/>
<area shape="rect" id="node10" href="group__CM3__nvic__defines__LPC17xx.html" title="User interrupts for\l LPC 17xx series" alt="" coords="333,541,459,583"/>
<area shape="rect" id="node11" href="group__CM3__nvic__defines__LPC13xx.html" title="User interrupts for\l LPC 13xx series" alt="" coords="333,607,459,648"/>
<area shape="rect" id="node12" href="group__CM3__nvic__defines__EFM32G.html" title="User interrupts for\l EFM32 Gecko series" alt="" coords="321,672,471,713"/>
<area shape="rect" id="node13" href="group__CM3__nvic__defines__LPC43xx.html" title="(M0) User interrupts\l for LPC 43xx series\l M0 core" alt="" coords="325,737,467,793"/>
<area shape="rect" id="node15" href="group__CM3__nvic__defines__EFM32TG.html" title="User interrupts for\l EFM32 Tiny Gecko series" alt="" coords="307,816,485,857"/>
<area shape="rect" id="node16" href="group__CM3__nvic__defines__STM32F0.html" title="User interrupts for\l STM32 F0 series" alt="" coords="333,881,459,923"/>
<area shape="rect" id="node17" href="group__CM3__nvic__defines__STM32F1.html" title="User interrupts for\l STM32 F1 series" alt="" coords="333,947,459,988"/>
<area shape="rect" id="node18" href="group__CM3__nvic__defines__STM32F2.html" title="User interrupts for\l STM32 F2 series" alt="" coords="333,1012,459,1053"/>
<area shape="rect" id="node19" href="group__CM3__nvic__defines__STM32F3.html" title="User interrupts for\l STM32 F3 series" alt="" coords="333,1077,459,1119"/>
<area shape="rect" id="node20" href="group__CM3__nvic__defines__STM32F4.html" title="User interrupts for\l STM32 F4 series" alt="" coords="333,1143,459,1184"/>
<area shape="rect" id="node21" href="group__CM3__nvic__defines__STM32L1.html" title="User interrupts for\l STM32 L1 series" alt="" coords="333,1208,459,1249"/>
<area shape="rect" id="node22" href="group__CM3__nvic__defines__EFM32GG.html" title="User interrupts for\l EFM32 Giant Gecko series" alt="" coords="304,1273,488,1315"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
模块</h2></td></tr>
<tr class="memitem:group__nvic__sysint"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nvic__sysint.html">Cortex M0/M3/M4 System Interrupts</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__CM3__nvic__defines__EFM32G"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__EFM32G.html">User interrupts for EFM32 Gecko series</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__CM3__nvic__defines__EFM32GG"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__EFM32GG.html">User interrupts for EFM32 Giant Gecko series</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__CM3__nvic__defines__EFM32LG"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__EFM32LG.html">User interrupts for EFM32 Leopard Gecko series</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__CM3__nvic__defines__EFM32TG"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__EFM32TG.html">User interrupts for EFM32 Tiny Gecko series</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__CM3__nvic__defines__LM3S"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__LM3S.html">User interrupts for LM3S series</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__CM3__nvic__defines__LPC13xx"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__LPC13xx.html">User interrupts for LPC 13xx series</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__CM3__nvic__defines__LPC17xx"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__LPC17xx.html">User interrupts for LPC 17xx series</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__CM3__nvic__defines__LPC43xx"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__LPC43xx.html">(M0) User interrupts for LPC 43xx series M0 core</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__CM3__nvic__defines__SAM3A"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__SAM3A.html">User interrupts for Atmel SAM3A series</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__CM3__nvic__defines__SAM3N"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__SAM3N.html">User interrupts for Atmel SAM3N series</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__CM3__nvic__defines__SAM3S"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__SAM3S.html">User interrupts for Atmel SAM3S series</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__CM3__nvic__defines__SAM3U"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__SAM3U.html">User interrupts for Atmel SAM3U series</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__CM3__nvic__defines__SAM3X"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__SAM3X.html">User interrupts for Atmel SAM3X series</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__CM3__nvic__defines__STM32F0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F0.html">User interrupts for STM32 F0 series</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__CM3__nvic__defines__STM32F1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html">User interrupts for STM32 F1 series</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__CM3__nvic__defines__STM32F2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F2.html">User interrupts for STM32 F2 series</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__CM3__nvic__defines__STM32F3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F3.html">User interrupts for STM32 F3 series</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__CM3__nvic__defines__STM32F4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F4.html">User interrupts for STM32 F4 series</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__CM3__nvic__defines__STM32L1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32L1.html">User interrupts for STM32 L1 series</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
宏定义</h2></td></tr>
<tr class="memitem:ga56d60698b9aa6c8bc051d3c81e1a1ee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>NVIC_ISER</b>(iser_id)</td></tr>
<tr class="separator:ga56d60698b9aa6c8bc051d3c81e1a1ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fa79c5ca67b7a9037cf9ddc28e43c00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>NVIC_ICER</b>(icer_id)</td></tr>
<tr class="separator:ga3fa79c5ca67b7a9037cf9ddc28e43c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6be3b05499bafab037e23f25d63d621c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>NVIC_ISPR</b>(ispr_id)</td></tr>
<tr class="separator:ga6be3b05499bafab037e23f25d63d621c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbdb5811b29c0b99ebd769b35fc6b77d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>NVIC_ICPR</b>(icpr_id)</td></tr>
<tr class="separator:gabbdb5811b29c0b99ebd769b35fc6b77d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac70cd532c336bcab3735403a1e0a8c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>NVIC_IPR</b>(ipr_id)</td></tr>
<tr class="separator:gac70cd532c336bcab3735403a1e0a8c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1480e9557edcc543498ca259cee6c7d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad1480e9557edcc543498ca259cee6c7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WEAK</b>&#160;&#160;&#160;<a class="el" href="group__CM3__cortex__defines.html#ga8cb92f50fd0c1ad2ab1195289f72bff6">__attribute__</a>((weak))</td></tr>
<tr class="separator:gad1480e9557edcc543498ca259cee6c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
函数</h2></td></tr>
<tr class="memitem:ga8feba3782b3c6c173969f6ddcee3cfb6"><td class="memItemLeft" align="right" valign="top">BEGIN_DECLS void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines.html#ga8feba3782b3c6c173969f6ddcee3cfb6">nvic_enable_irq</a> (uint8_t irqn)</td></tr>
<tr class="memdesc:ga8feba3782b3c6c173969f6ddcee3cfb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Enable Interrupt.  <a href="#ga8feba3782b3c6c173969f6ddcee3cfb6">更多...</a><br /></td></tr>
<tr class="separator:ga8feba3782b3c6c173969f6ddcee3cfb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf95cc3827a6e48d82c6046c639c80dc9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines.html#gaf95cc3827a6e48d82c6046c639c80dc9">nvic_disable_irq</a> (uint8_t irqn)</td></tr>
<tr class="memdesc:gaf95cc3827a6e48d82c6046c639c80dc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Disable Interrupt.  <a href="#gaf95cc3827a6e48d82c6046c639c80dc9">更多...</a><br /></td></tr>
<tr class="separator:gaf95cc3827a6e48d82c6046c639c80dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0af0d73b09caec78a330d202829391bf"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines.html#ga0af0d73b09caec78a330d202829391bf">nvic_get_pending_irq</a> (uint8_t irqn)</td></tr>
<tr class="memdesc:ga0af0d73b09caec78a330d202829391bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Return Pending Interrupt.  <a href="#ga0af0d73b09caec78a330d202829391bf">更多...</a><br /></td></tr>
<tr class="separator:ga0af0d73b09caec78a330d202829391bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de46ef1bb9421e41fad4f407d0c8242"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines.html#ga3de46ef1bb9421e41fad4f407d0c8242">nvic_set_pending_irq</a> (uint8_t irqn)</td></tr>
<tr class="memdesc:ga3de46ef1bb9421e41fad4f407d0c8242"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Set Pending Interrupt.  <a href="#ga3de46ef1bb9421e41fad4f407d0c8242">更多...</a><br /></td></tr>
<tr class="separator:ga3de46ef1bb9421e41fad4f407d0c8242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55916a6ef4b3380692dc46bb0135386e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines.html#ga55916a6ef4b3380692dc46bb0135386e">nvic_clear_pending_irq</a> (uint8_t irqn)</td></tr>
<tr class="memdesc:ga55916a6ef4b3380692dc46bb0135386e"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Clear Pending Interrupt.  <a href="#ga55916a6ef4b3380692dc46bb0135386e">更多...</a><br /></td></tr>
<tr class="separator:ga55916a6ef4b3380692dc46bb0135386e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2244a9f5f8c94a82bc8cf41d6ef254d"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines.html#gaa2244a9f5f8c94a82bc8cf41d6ef254d">nvic_get_irq_enabled</a> (uint8_t irqn)</td></tr>
<tr class="memdesc:gaa2244a9f5f8c94a82bc8cf41d6ef254d"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Return Enabled Interrupt.  <a href="#gaa2244a9f5f8c94a82bc8cf41d6ef254d">更多...</a><br /></td></tr>
<tr class="separator:gaa2244a9f5f8c94a82bc8cf41d6ef254d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga404123c81365250fe09e0545b4c6bf66"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines.html#ga404123c81365250fe09e0545b4c6bf66">nvic_set_priority</a> (uint8_t irqn, uint8_t priority)</td></tr>
<tr class="memdesc:ga404123c81365250fe09e0545b4c6bf66"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Set Interrupt Priority.  <a href="#ga404123c81365250fe09e0545b4c6bf66">更多...</a><br /></td></tr>
<tr class="separator:ga404123c81365250fe09e0545b4c6bf66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa13f582a41a6b190667d0ecd9c31072f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa13f582a41a6b190667d0ecd9c31072f"></a>
void WEAK&#160;</td><td class="memItemRight" valign="bottom"><b>reset_handler</b> (void)</td></tr>
<tr class="separator:gaa13f582a41a6b190667d0ecd9c31072f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga181d6892388ef1987ba92d0ae80e9359"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga181d6892388ef1987ba92d0ae80e9359"></a>
void WEAK&#160;</td><td class="memItemRight" valign="bottom"><b>nmi_handler</b> (void)</td></tr>
<tr class="separator:ga181d6892388ef1987ba92d0ae80e9359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae29640317be4df735067ff164aeeee0f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae29640317be4df735067ff164aeeee0f"></a>
void WEAK&#160;</td><td class="memItemRight" valign="bottom"><b>hard_fault_handler</b> (void)</td></tr>
<tr class="separator:gae29640317be4df735067ff164aeeee0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38e39ab596274b8e97de76609cefa80a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga38e39ab596274b8e97de76609cefa80a"></a>
void WEAK&#160;</td><td class="memItemRight" valign="bottom"><b>sv_call_handler</b> (void)</td></tr>
<tr class="separator:ga38e39ab596274b8e97de76609cefa80a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga214eb2c5d993ec1fe7b0a25dd428d3ae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga214eb2c5d993ec1fe7b0a25dd428d3ae"></a>
void WEAK&#160;</td><td class="memItemRight" valign="bottom"><b>pend_sv_handler</b> (void)</td></tr>
<tr class="separator:ga214eb2c5d993ec1fe7b0a25dd428d3ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae71d437809f2932d8f4e2e993732497d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae71d437809f2932d8f4e2e993732497d"></a>
void WEAK&#160;</td><td class="memItemRight" valign="bottom"><b>sys_tick_handler</b> (void)</td></tr>
<tr class="separator:gae71d437809f2932d8f4e2e993732497d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">详细描述</h2>
<p><b>libopencm3 Cortex Nested Vectored Interrupt Controller</b> </p>
<dl class="section version"><dt>版本</dt><dd>1.0.0</dd></dl>
<dl class="section author"><dt>作者</dt><dd> &copy;  2010 Piotr Esden-Tempski <a href="#" onclick="location.href='mai'+'lto:'+'pio'+'tr'+'@es'+'de'+'n.n'+'et'; return false;">piotr<span style="display: none;">.nosp@m.</span>@esd<span style="display: none;">.nosp@m.</span>en.ne<span style="display: none;">.nosp@m.</span>t</a></dd></dl>
<dl class="section date"><dt>日期</dt><dd>18 August 2012</dd></dl>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a> </p>
<h2 class="groupheader">宏定义说明</h2>
<a class="anchor" id="ga3fa79c5ca67b7a9037cf9ddc28e43c00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">icer_id</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>值:</b><div class="fragment"><div class="line">MMIO32(NVIC_BASE + 0x80 + \</div><div class="line">                        (icer_id * 4))</div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gabbdb5811b29c0b99ebd769b35fc6b77d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">icpr_id</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>值:</b><div class="fragment"><div class="line">MMIO32(NVIC_BASE + 0x180 + \</div><div class="line">                        (icpr_id * 4))</div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gac70cd532c336bcab3735403a1e0a8c48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ipr_id</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>值:</b><div class="fragment"><div class="line">MMIO8(NVIC_BASE + 0x300 + \</div><div class="line">                        ipr_id)</div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga56d60698b9aa6c8bc051d3c81e1a1ee3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">iser_id</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>值:</b><div class="fragment"><div class="line">MMIO32(NVIC_BASE + 0x00 + \</div><div class="line">                        (iser_id * 4))</div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga6be3b05499bafab037e23f25d63d621c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ispr_id</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>值:</b><div class="fragment"><div class="line">MMIO32(NVIC_BASE + 0x100 + \</div><div class="line">                        (ispr_id * 4))</div></div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">函数说明</h2>
<a class="anchor" id="ga55916a6ef4b3380692dc46bb0135386e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void nvic_clear_pending_irq </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>irqn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NVIC Clear Pending Interrupt. </p>
<p>Force remove a user interrupt from a pending state. This has no effect if the interrupt is actively being serviced.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irqn</td><td>Unsigned int8. Interrupt number nvic_stm32f1_userint </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaf95cc3827a6e48d82c6046c639c80dc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void nvic_disable_irq </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>irqn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NVIC Disable Interrupt. </p>
<p>Disables a user interrupt.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irqn</td><td>Unsigned int8. Interrupt number nvic_stm32f1_userint </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga8feba3782b3c6c173969f6ddcee3cfb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BEGIN_DECLS void nvic_enable_irq </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>irqn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NVIC Enable Interrupt. </p>
<p>Enables a user interrupt.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irqn</td><td>Unsigned int8. Interrupt number nvic_stm32f1_userint </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaa2244a9f5f8c94a82bc8cf41d6ef254d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t nvic_get_irq_enabled </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>irqn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NVIC Return Enabled Interrupt. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irqn</td><td>Unsigned int8. Interrupt number nvic_stm32f1_userint </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>返回</dt><dd>Boolean. Interrupt enabled. </dd></dl>

</div>
</div>
<a class="anchor" id="ga0af0d73b09caec78a330d202829391bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t nvic_get_pending_irq </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>irqn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NVIC Return Pending Interrupt. </p>
<p>True if the interrupt has occurred and is waiting for service.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irqn</td><td>Unsigned int8. Interrupt number nvic_stm32f1_userint </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>返回</dt><dd>Boolean. Interrupt pending. </dd></dl>

</div>
</div>
<a class="anchor" id="ga3de46ef1bb9421e41fad4f407d0c8242"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void nvic_set_pending_irq </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>irqn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NVIC Set Pending Interrupt. </p>
<p>Force a user interrupt to a pending state. This has no effect if the interrupt is already pending.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irqn</td><td>Unsigned int8. Interrupt number nvic_stm32f1_userint </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga404123c81365250fe09e0545b4c6bf66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void nvic_set_priority </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>irqn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>priority</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NVIC Set Interrupt Priority. </p>
<p>CM3, CM4:</p>
<p>There are 16 priority levels only, given by the upper four bits of the priority byte, as required by ARM standards. The priority levels are interpreted according to the pre-emptive priority grouping set in the SCB Application Interrupt and Reset Control Register (SCB_AIRCR), as done in scb_set_priority_grouping.</p>
<p>CM0:</p>
<p>There are 4 priority levels only, given by the upper two bits of the priority byte, as required by ARM standards. No grouping available.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irqn</td><td>Unsigned int8. Interrupt number nvic_stm32f1_userint </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">priority</td><td>Unsigned int8. Interrupt priority (0 ... 255 in steps of 16) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
制作者 &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
