

================================================================
== Vivado HLS Report for 'softmax_stable'
================================================================
* Date:           Wed Apr 10 00:29:29 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2LV-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.355 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       10|       10| 50.000 ns | 50.000 ns |    4|    4| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      1|       0|     545|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        2|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     186|    -|
|Register         |        -|      -|     343|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      1|     343|     731|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table1_U     |softmax_stable_exEe0  |        1|  0|   0|    0|  1024|   17|     1|        17408|
    |invert_table2_U  |softmax_stable_inFfa  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                      |        2|  0|   0|    0|  2048|   35|     2|        35840|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_266_p2                     |     *    |      1|  0|   6|          18|          17|
    |p_Val2_10_fu_762_p2               |     +    |      0|  0|  25|          18|          18|
    |p_Val2_14_fu_806_p2               |     +    |      0|  0|  25|          18|          18|
    |p_Val2_7_fu_734_p2                |     +    |      0|  0|  25|          18|          18|
    |ret_V_fu_792_p2                   |     +    |      0|  0|  26|          19|          19|
    |sub_ln1193_1_fu_413_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_2_fu_468_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_3_fu_523_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_fu_358_p2              |     -    |      0|  0|  24|          17|          17|
    |and_ln786_1_fu_441_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_2_fu_496_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_3_fu_551_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_386_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op12          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op157         |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_826_p2               |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_1_fu_327_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_2_fu_341_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_fu_313_p2             |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_459_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_514_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_569_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_844_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_404_p2                |    or    |      0|  0|   2|           1|           1|
    |p_Val2_11_fu_748_p3               |  select  |      0|  0|  19|           1|          17|
    |p_Val2_12_fu_776_p3               |  select  |      0|  0|  19|           1|          17|
    |select_ln340_10_fu_860_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_2_fu_624_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_4_fu_658_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_6_fu_692_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_fu_585_p3            |  select  |      0|  0|  10|           1|           9|
    |select_ln388_1_fu_632_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_2_fu_666_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_3_fu_700_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_4_fu_868_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_fu_593_p3            |  select  |      0|  0|  11|           1|          11|
    |select_ln65_1_fu_333_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_fu_319_p3             |  select  |      0|  0|  16|           1|          16|
    |x_max_V_fu_345_p3                 |  select  |      0|  0|  16|           1|          16|
    |y_V_1_fu_640_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_2_fu_674_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_3_fu_708_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_4_fu_876_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_fu_601_p3                     |  select  |      0|  0|  10|           1|          10|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_1_fu_453_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_508_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_563_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_4_fu_838_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_5_fu_392_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_6_fu_447_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_7_fu_502_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_8_fu_557_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_9_fu_832_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_398_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_435_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_490_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_545_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_4_fu_820_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_380_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      1|  0| 545|         258|         480|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |exp_table1_address0      |  27|          5|   10|         50|
    |grp_fu_266_p0            |  15|          3|   18|         54|
    |grp_fu_266_p1            |  27|          5|   17|         85|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 186|         38|   56|        214|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |exp_res_0_V_reg_962                |  17|   0|   17|          0|
    |exp_res_0_V_reg_962_pp0_iter1_reg  |  17|   0|   17|          0|
    |exp_res_1_V_reg_973                |  17|   0|   17|          0|
    |exp_res_1_V_reg_973_pp0_iter1_reg  |  17|   0|   17|          0|
    |exp_res_2_V_reg_984                |  17|   0|   17|          0|
    |exp_res_2_V_reg_984_pp0_iter2_reg  |  17|   0|   17|          0|
    |exp_res_3_V_reg_995                |  17|   0|   17|          0|
    |exp_res_3_V_reg_995_pp0_iter2_reg  |  17|   0|   17|          0|
    |select_ln65_1_reg_936              |  16|   0|   16|          0|
    |select_ln65_reg_930                |  16|   0|   16|          0|
    |sext_ln241_reg_1006                |  26|   0|   26|          0|
    |tmp_data_0_V_1_reg_910             |  16|   0|   16|          0|
    |tmp_data_0_V_reg_1011              |  16|   0|   16|          0|
    |tmp_data_1_V_1_reg_915             |  16|   0|   16|          0|
    |tmp_data_1_V_reg_1016              |  16|   0|   16|          0|
    |tmp_data_2_V_1_reg_920             |  16|   0|   16|          0|
    |tmp_data_2_V_reg_1021              |  16|   0|   16|          0|
    |tmp_data_3_V_1_reg_925             |  16|   0|   16|          0|
    |y_V_1_reg_947                      |  10|   0|   10|          0|
    |y_V_2_reg_952                      |  10|   0|   10|          0|
    |y_V_3_reg_957                      |  10|   0|   10|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 343|   0|  343|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |  softmax_stable | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |  softmax_stable | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |  softmax_stable | return value |
|ap_done                  | out |    1| ap_ctrl_hs |  softmax_stable | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |  softmax_stable | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |  softmax_stable | return value |
|data_V_data_0_V_blk_n    | out |    1| ap_ctrl_hs |  softmax_stable | return value |
|data_V_data_1_V_blk_n    | out |    1| ap_ctrl_hs |  softmax_stable | return value |
|data_V_data_2_V_blk_n    | out |    1| ap_ctrl_hs |  softmax_stable | return value |
|data_V_data_3_V_blk_n    | out |    1| ap_ctrl_hs |  softmax_stable | return value |
|res_V_data_0_V_blk_n     | out |    1| ap_ctrl_hs |  softmax_stable | return value |
|res_V_data_1_V_blk_n     | out |    1| ap_ctrl_hs |  softmax_stable | return value |
|res_V_data_2_V_blk_n     | out |    1| ap_ctrl_hs |  softmax_stable | return value |
|res_V_data_3_V_blk_n     | out |    1| ap_ctrl_hs |  softmax_stable | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  | data_V_data_0_V |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  | data_V_data_0_V |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  | data_V_data_0_V |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  | data_V_data_1_V |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  | data_V_data_1_V |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  | data_V_data_1_V |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  | data_V_data_2_V |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  | data_V_data_2_V |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  | data_V_data_2_V |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  | data_V_data_3_V |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  | data_V_data_3_V |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  | data_V_data_3_V |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |  res_V_data_0_V |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |  res_V_data_0_V |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |  res_V_data_0_V |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |  res_V_data_1_V |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |  res_V_data_1_V |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |  res_V_data_1_V |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |  res_V_data_2_V |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |  res_V_data_2_V |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |  res_V_data_2_V |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |  res_V_data_3_V |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |  res_V_data_3_V |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |  res_V_data_3_V |    pointer   |
+-------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 4, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.29>
ST_1 : Operation 12 [1/1] (1.83ns)   --->   "%empty = call { i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V)" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 12 'read' 'empty' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_data_0_V_1 = extractvalue { i16, i16, i16, i16 } %empty, 0" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 13 'extractvalue' 'tmp_data_0_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_data_1_V_1 = extractvalue { i16, i16, i16, i16 } %empty, 1" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 14 'extractvalue' 'tmp_data_1_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_data_2_V_1 = extractvalue { i16, i16, i16, i16 } %empty, 2" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 15 'extractvalue' 'tmp_data_2_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_data_3_V_1 = extractvalue { i16, i16, i16, i16 } %empty, 3" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 16 'extractvalue' 'tmp_data_3_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.10ns)   --->   "%icmp_ln1496 = icmp slt i16 %tmp_data_0_V_1, %tmp_data_1_V_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 17 'icmp' 'icmp_ln1496' <Predicate = true> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.35ns)   --->   "%select_ln65 = select i1 %icmp_ln1496, i16 %tmp_data_1_V_1, i16 %tmp_data_0_V_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 18 'select' 'select_ln65' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.10ns)   --->   "%icmp_ln1496_1 = icmp slt i16 %tmp_data_2_V_1, %tmp_data_3_V_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 19 'icmp' 'icmp_ln1496_1' <Predicate = true> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.35ns)   --->   "%select_ln65_1 = select i1 %icmp_ln1496_1, i16 %tmp_data_3_V_1, i16 %tmp_data_2_V_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 20 'select' 'select_ln65_1' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.35>
ST_2 : Operation 21 [1/1] (1.10ns)   --->   "%icmp_ln1496_2 = icmp slt i16 %select_ln65, %select_ln65_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 21 'icmp' 'icmp_ln1496_2' <Predicate = true> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.35ns)   --->   "%x_max_V = select i1 %icmp_ln1496_2, i16 %select_ln65_1, i16 %select_ln65" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 22 'select' 'x_max_V' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i16 %tmp_data_0_V_1 to i17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 23 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i16 %x_max_V to i17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 24 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.85ns)   --->   "%sub_ln1193 = sub i17 %sext_ln703, %sext_ln703_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 25 'sub' 'sub_ln1193' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193, i32 16)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 26 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 27 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %tmp_10, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 28 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%and_ln786 = and i1 %tmp_8, %xor_ln786" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 29 'and' 'and_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340_5 = xor i1 %tmp_8, %tmp_10" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 30 'xor' 'xor_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340 = xor i1 %tmp_8, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 31 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%or_ln340 = or i1 %tmp_10, %xor_ln340" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 32 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i16 %tmp_data_1_V_1 to i17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 33 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.85ns)   --->   "%sub_ln1193_1 = sub i17 %sext_ln703_2, %sext_ln703_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 34 'sub' 'sub_ln1193_1' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_1, i32 16)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 35 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_1, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 36 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786_1 = xor i1 %tmp_12, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 37 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%and_ln786_1 = and i1 %tmp_11, %xor_ln786_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 38 'and' 'and_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%xor_ln340_6 = xor i1 %tmp_11, %tmp_12" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 39 'xor' 'xor_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%xor_ln340_1 = xor i1 %tmp_11, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 40 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%or_ln340_1 = or i1 %tmp_12, %xor_ln340_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 41 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i16 %tmp_data_2_V_1 to i17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 42 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.85ns)   --->   "%sub_ln1193_2 = sub i17 %sext_ln703_3, %sext_ln703_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 43 'sub' 'sub_ln1193_2' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_2, i32 16)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 44 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_2, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 45 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%xor_ln786_2 = xor i1 %tmp_14, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 46 'xor' 'xor_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%and_ln786_2 = and i1 %tmp_13, %xor_ln786_2" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 47 'and' 'and_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%xor_ln340_7 = xor i1 %tmp_13, %tmp_14" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 48 'xor' 'xor_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%xor_ln340_2 = xor i1 %tmp_13, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 49 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%or_ln340_2 = or i1 %tmp_14, %xor_ln340_2" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 50 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i16 %tmp_data_3_V_1 to i17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 51 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.85ns)   --->   "%sub_ln1193_3 = sub i17 %sext_ln703_4, %sext_ln703_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 52 'sub' 'sub_ln1193_3' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_3, i32 16)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 53 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_3, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 54 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%xor_ln786_3 = xor i1 %tmp_16, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 55 'xor' 'xor_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%and_ln786_3 = and i1 %tmp_15, %xor_ln786_3" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 56 'and' 'and_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%xor_ln340_8 = xor i1 %tmp_15, %tmp_16" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 57 'xor' 'xor_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%xor_ln340_3 = xor i1 %tmp_15, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 58 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%or_ln340_3 = or i1 %tmp_16, %xor_ln340_3" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 59 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 60 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%select_ln340 = select i1 %xor_ln340_5, i10 511, i10 %tmp" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 61 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %and_ln786, i10 -512, i10 %tmp" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 62 'select' 'select_ln388' <Predicate = true> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.40ns) (out node of the LUT)   --->   "%y_V = select i1 %or_ln340, i10 %select_ln340, i10 %select_ln388" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 63 'select' 'y_V' <Predicate = true> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i10 %y_V to i64" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 64 'zext' 'zext_ln225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%exp_table1_addr = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln225" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 65 'getelementptr' 'exp_table1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (1.23ns)   --->   "%exp_res_0_V = load i17* %exp_table1_addr, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 66 'load' 'exp_res_0_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_7 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 67 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%select_ln340_2 = select i1 %xor_ln340_6, i10 511, i10 %tmp_7" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 68 'select' 'select_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %and_ln786_1, i10 -512, i10 %tmp_7" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 69 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.40ns) (out node of the LUT)   --->   "%y_V_1 = select i1 %or_ln340_1, i10 %select_ln340_2, i10 %select_ln388_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 70 'select' 'y_V_1' <Predicate = true> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_9 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_2, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 71 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%select_ln340_4 = select i1 %xor_ln340_7, i10 511, i10 %tmp_9" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 72 'select' 'select_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln388_2 = select i1 %and_ln786_2, i10 -512, i10 %tmp_9" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 73 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.40ns) (out node of the LUT)   --->   "%y_V_2 = select i1 %or_ln340_2, i10 %select_ln340_4, i10 %select_ln388_2" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 74 'select' 'y_V_2' <Predicate = true> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_3, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 75 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%select_ln340_6 = select i1 %xor_ln340_8, i10 511, i10 %tmp_s" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 76 'select' 'select_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln388_3 = select i1 %and_ln786_3, i10 -512, i10 %tmp_s" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 77 'select' 'select_ln388_3' <Predicate = true> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.40ns) (out node of the LUT)   --->   "%y_V_3 = select i1 %or_ln340_3, i10 %select_ln340_6, i10 %select_ln388_3" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 78 'select' 'y_V_3' <Predicate = true> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 79 [1/2] (1.23ns)   --->   "%exp_res_0_V = load i17* %exp_table1_addr, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 79 'load' 'exp_res_0_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln225_1 = zext i10 %y_V_1 to i64" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 80 'zext' 'zext_ln225_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%exp_table1_addr_1 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln225_1" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 81 'getelementptr' 'exp_table1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [2/2] (1.23ns)   --->   "%exp_res_1_V = load i17* %exp_table1_addr_1, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 82 'load' 'exp_res_1_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 83 [1/2] (1.23ns)   --->   "%exp_res_1_V = load i17* %exp_table1_addr_1, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 83 'load' 'exp_res_1_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln225_2 = zext i10 %y_V_2 to i64" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 84 'zext' 'zext_ln225_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%exp_table1_addr_2 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln225_2" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 85 'getelementptr' 'exp_table1_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [2/2] (1.23ns)   --->   "%exp_res_2_V = load i17* %exp_table1_addr_2, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 86 'load' 'exp_res_2_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 87 [1/2] (1.23ns)   --->   "%exp_res_2_V = load i17* %exp_table1_addr_2, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 87 'load' 'exp_res_2_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln225_3 = zext i10 %y_V_3 to i64" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 88 'zext' 'zext_ln225_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%exp_table1_addr_3 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln225_3" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 89 'getelementptr' 'exp_table1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [2/2] (1.23ns)   --->   "%exp_res_3_V = load i17* %exp_table1_addr_3, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 90 'load' 'exp_res_3_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 91 [1/2] (1.23ns)   --->   "%exp_res_3_V = load i17* %exp_table1_addr_3, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 91 'load' 'exp_res_3_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%p_Val2_5 = zext i17 %exp_res_0_V to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 92 'zext' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%p_Val2_6 = zext i17 %exp_res_1_V to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 93 'zext' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.86ns)   --->   "%p_Val2_7 = add i18 %p_Val2_5, %p_Val2_6" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 94 'add' 'p_Val2_7' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_7, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 95 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.36ns)   --->   "%p_Val2_11 = select i1 %p_Result_s, i18 131071, i18 %p_Val2_7" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 96 'select' 'p_Val2_11' <Predicate = true> <Delay = 0.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%p_Val2_8 = zext i17 %exp_res_2_V to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 97 'zext' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%p_Val2_9 = zext i17 %exp_res_3_V to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 98 'zext' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.86ns)   --->   "%p_Val2_10 = add i18 %p_Val2_8, %p_Val2_9" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 99 'add' 'p_Val2_10' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_10, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 100 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.36ns)   --->   "%p_Val2_12 = select i1 %p_Result_10, i18 131071, i18 %p_Val2_10" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 101 'select' 'p_Val2_12' <Predicate = true> <Delay = 0.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%lhs_V = sext i18 %p_Val2_11 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 102 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%rhs_V = sext i18 %p_Val2_12 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 103 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.87ns)   --->   "%ret_V = add nsw i19 %lhs_V, %rhs_V" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 104 'add' 'ret_V' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 105 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.87ns)   --->   "%p_Val2_14 = add i18 %p_Val2_12, %p_Val2_11" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 106 'add' 'p_Val2_14' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_14, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 107 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%xor_ln786_4 = xor i1 %p_Result_12, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 108 'xor' 'xor_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%underflow = and i1 %p_Result_11, %xor_ln786_4" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 109 'and' 'underflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%xor_ln340_9 = xor i1 %p_Result_11, %p_Result_12" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 110 'xor' 'xor_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%xor_ln340_4 = xor i1 %p_Result_11, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 111 'xor' 'xor_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%or_ln340_4 = or i1 %p_Result_12, %xor_ln340_4" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 112 'or' 'or_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_6 = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %p_Val2_14, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 113 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%select_ln340_10 = select i1 %xor_ln340_9, i10 511, i10 %tmp_6" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 114 'select' 'select_ln340_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln388_4 = select i1 %underflow, i10 -512, i10 %tmp_6" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 115 'select' 'select_ln388_4' <Predicate = true> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.40ns) (out node of the LUT)   --->   "%y_V_4 = select i1 %or_ln340_4, i10 %select_ln340_10, i10 %select_ln388_4" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 116 'select' 'y_V_4' <Predicate = true> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i10 %y_V_4 to i64" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 117 'zext' 'zext_ln235' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%invert_table2_addr = getelementptr [1024 x i18]* @invert_table2, i64 0, i64 %zext_ln235" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 118 'getelementptr' 'invert_table2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [2/2] (1.23ns)   --->   "%inv_exp_sum_V = load i18* %invert_table2_addr, align 4" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 119 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 8 <SV = 7> <Delay = 3.69>
ST_8 : Operation 120 [1/2] (1.23ns)   --->   "%inv_exp_sum_V = load i18* %invert_table2_addr, align 4" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 120 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln241 = sext i18 %inv_exp_sum_V to i26" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 121 'sext' 'sext_ln241' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i17 %exp_res_0_V to i26" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 122 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (2.45ns)   --->   "%mul_ln1118 = mul i26 %sext_ln241, %zext_ln1118" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 123 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.45> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_data_0_V = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 124 'partselect' 'tmp_data_0_V' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.45>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i17 %exp_res_1_V to i26" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 125 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (2.45ns)   --->   "%mul_ln1118_1 = mul i26 %sext_ln241, %zext_ln1118_1" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 126 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 2.45> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_data_1_V = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_1, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 127 'partselect' 'tmp_data_1_V' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.45>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i17 %exp_res_2_V to i26" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 128 'zext' 'zext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (2.45ns)   --->   "%mul_ln1118_2 = mul i26 %sext_ln241, %zext_ln1118_2" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 129 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 2.45> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_data_2_V = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_2, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 130 'partselect' 'tmp_data_2_V' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.29>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str334, i32 0, i32 0, [1 x i8]* @p_str335, [1 x i8]* @p_str336, [1 x i8]* @p_str337, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str338, [1 x i8]* @p_str339)"   --->   Operation 131 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str327, i32 0, i32 0, [1 x i8]* @p_str328, [1 x i8]* @p_str329, [1 x i8]* @p_str330, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str331, [1 x i8]* @p_str332)"   --->   Operation 132 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str320, i32 0, i32 0, [1 x i8]* @p_str321, [1 x i8]* @p_str322, [1 x i8]* @p_str323, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str324, [1 x i8]* @p_str325)"   --->   Operation 133 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str313, i32 0, i32 0, [1 x i8]* @p_str314, [1 x i8]* @p_str315, [1 x i8]* @p_str316, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str317, [1 x i8]* @p_str318)"   --->   Operation 134 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str509, i32 0, i32 0, [1 x i8]* @p_str510, [1 x i8]* @p_str511, [1 x i8]* @p_str512, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str513, [1 x i8]* @p_str514)"   --->   Operation 135 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str516, i32 0, i32 0, [1 x i8]* @p_str517, [1 x i8]* @p_str518, [1 x i8]* @p_str519, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str520, [1 x i8]* @p_str521)"   --->   Operation 136 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str523, i32 0, i32 0, [1 x i8]* @p_str524, [1 x i8]* @p_str525, [1 x i8]* @p_str526, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str527, [1 x i8]* @p_str528)"   --->   Operation 137 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str530, i32 0, i32 0, [1 x i8]* @p_str531, [1 x i8]* @p_str532, [1 x i8]* @p_str533, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str534, [1 x i8]* @p_str535)"   --->   Operation 138 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str19) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:196]   --->   Operation 139 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str19)" [firmware/nnet_utils/nnet_activation_stream.h:196]   --->   Operation 140 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:197]   --->   Operation 141 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str23)" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 142 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str24, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:243]   --->   Operation 143 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str23, i32 %tmp_2)" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 144 'specregionend' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str23)" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 145 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str24, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:243]   --->   Operation 146 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str23, i32 %tmp_3)" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 147 'specregionend' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str23)" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 148 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str24, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:243]   --->   Operation 149 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str23, i32 %tmp_4)" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 150 'specregionend' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str23)" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 151 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str24, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:243]   --->   Operation 152 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i17 %exp_res_3_V to i26" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 153 'zext' 'zext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (2.45ns)   --->   "%mul_ln1118_3 = mul i26 %sext_ln241, %zext_ln1118_3" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 154 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 2.45> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_data_3_V = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_3, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 155 'partselect' 'tmp_data_3_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str23, i32 %tmp_5)" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 156 'specregionend' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V)" [firmware/nnet_utils/nnet_activation_stream.h:246]   --->   Operation 157 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str19, i32 %tmp_1)" [firmware/nnet_utils/nnet_activation_stream.h:247]   --->   Operation 158 'specregionend' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:248]   --->   Operation 159 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ exp_table1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ invert_table2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                   (read             ) [ 000000000000]
tmp_data_0_V_1          (extractvalue     ) [ 001000000000]
tmp_data_1_V_1          (extractvalue     ) [ 001000000000]
tmp_data_2_V_1          (extractvalue     ) [ 001000000000]
tmp_data_3_V_1          (extractvalue     ) [ 001000000000]
icmp_ln1496             (icmp             ) [ 000000000000]
select_ln65             (select           ) [ 001000000000]
icmp_ln1496_1           (icmp             ) [ 000000000000]
select_ln65_1           (select           ) [ 001000000000]
icmp_ln1496_2           (icmp             ) [ 000000000000]
x_max_V                 (select           ) [ 000000000000]
sext_ln703              (sext             ) [ 000000000000]
sext_ln703_1            (sext             ) [ 000000000000]
sub_ln1193              (sub              ) [ 000000000000]
tmp_8                   (bitselect        ) [ 000000000000]
tmp_10                  (bitselect        ) [ 000000000000]
xor_ln786               (xor              ) [ 000000000000]
and_ln786               (and              ) [ 000000000000]
xor_ln340_5             (xor              ) [ 000000000000]
xor_ln340               (xor              ) [ 000000000000]
or_ln340                (or               ) [ 000000000000]
sext_ln703_2            (sext             ) [ 000000000000]
sub_ln1193_1            (sub              ) [ 000000000000]
tmp_11                  (bitselect        ) [ 000000000000]
tmp_12                  (bitselect        ) [ 000000000000]
xor_ln786_1             (xor              ) [ 000000000000]
and_ln786_1             (and              ) [ 000000000000]
xor_ln340_6             (xor              ) [ 000000000000]
xor_ln340_1             (xor              ) [ 000000000000]
or_ln340_1              (or               ) [ 000000000000]
sext_ln703_3            (sext             ) [ 000000000000]
sub_ln1193_2            (sub              ) [ 000000000000]
tmp_13                  (bitselect        ) [ 000000000000]
tmp_14                  (bitselect        ) [ 000000000000]
xor_ln786_2             (xor              ) [ 000000000000]
and_ln786_2             (and              ) [ 000000000000]
xor_ln340_7             (xor              ) [ 000000000000]
xor_ln340_2             (xor              ) [ 000000000000]
or_ln340_2              (or               ) [ 000000000000]
sext_ln703_4            (sext             ) [ 000000000000]
sub_ln1193_3            (sub              ) [ 000000000000]
tmp_15                  (bitselect        ) [ 000000000000]
tmp_16                  (bitselect        ) [ 000000000000]
xor_ln786_3             (xor              ) [ 000000000000]
and_ln786_3             (and              ) [ 000000000000]
xor_ln340_8             (xor              ) [ 000000000000]
xor_ln340_3             (xor              ) [ 000000000000]
or_ln340_3              (or               ) [ 000000000000]
tmp                     (partselect       ) [ 000000000000]
select_ln340            (select           ) [ 000000000000]
select_ln388            (select           ) [ 000000000000]
y_V                     (select           ) [ 000000000000]
zext_ln225              (zext             ) [ 000000000000]
exp_table1_addr         (getelementptr    ) [ 000100000000]
tmp_7                   (partselect       ) [ 000000000000]
select_ln340_2          (select           ) [ 000000000000]
select_ln388_1          (select           ) [ 000000000000]
y_V_1                   (select           ) [ 000100000000]
tmp_9                   (partselect       ) [ 000000000000]
select_ln340_4          (select           ) [ 000000000000]
select_ln388_2          (select           ) [ 000000000000]
y_V_2                   (select           ) [ 000110000000]
tmp_s                   (partselect       ) [ 000000000000]
select_ln340_6          (select           ) [ 000000000000]
select_ln388_3          (select           ) [ 000000000000]
y_V_3                   (select           ) [ 010111000000]
exp_res_0_V             (load             ) [ 011111111000]
zext_ln225_1            (zext             ) [ 000000000000]
exp_table1_addr_1       (getelementptr    ) [ 000010000000]
exp_res_1_V             (load             ) [ 011111111100]
zext_ln225_2            (zext             ) [ 000000000000]
exp_table1_addr_2       (getelementptr    ) [ 010001000000]
exp_res_2_V             (load             ) [ 011110111110]
zext_ln225_3            (zext             ) [ 000000000000]
exp_table1_addr_3       (getelementptr    ) [ 001000100000]
exp_res_3_V             (load             ) [ 011110011111]
p_Val2_5                (zext             ) [ 000000000000]
p_Val2_6                (zext             ) [ 000000000000]
p_Val2_7                (add              ) [ 000000000000]
p_Result_s              (bitselect        ) [ 000000000000]
p_Val2_11               (select           ) [ 000000000000]
p_Val2_8                (zext             ) [ 000000000000]
p_Val2_9                (zext             ) [ 000000000000]
p_Val2_10               (add              ) [ 000000000000]
p_Result_10             (bitselect        ) [ 000000000000]
p_Val2_12               (select           ) [ 000000000000]
lhs_V                   (sext             ) [ 000000000000]
rhs_V                   (sext             ) [ 000000000000]
ret_V                   (add              ) [ 000000000000]
p_Result_11             (bitselect        ) [ 000000000000]
p_Val2_14               (add              ) [ 000000000000]
p_Result_12             (bitselect        ) [ 000000000000]
xor_ln786_4             (xor              ) [ 000000000000]
underflow               (and              ) [ 000000000000]
xor_ln340_9             (xor              ) [ 000000000000]
xor_ln340_4             (xor              ) [ 000000000000]
or_ln340_4              (or               ) [ 000000000000]
tmp_6                   (partselect       ) [ 000000000000]
select_ln340_10         (select           ) [ 000000000000]
select_ln388_4          (select           ) [ 000000000000]
y_V_4                   (select           ) [ 000000000000]
zext_ln235              (zext             ) [ 000000000000]
invert_table2_addr      (getelementptr    ) [ 000010001000]
inv_exp_sum_V           (load             ) [ 000000000000]
sext_ln241              (sext             ) [ 011100000111]
zext_ln1118             (zext             ) [ 000000000000]
mul_ln1118              (mul              ) [ 000000000000]
tmp_data_0_V            (partselect       ) [ 011100000111]
zext_ln1118_1           (zext             ) [ 000000000000]
mul_ln1118_1            (mul              ) [ 000000000000]
tmp_data_1_V            (partselect       ) [ 001100000011]
zext_ln1118_2           (zext             ) [ 000000000000]
mul_ln1118_2            (mul              ) [ 000000000000]
tmp_data_2_V            (partselect       ) [ 000100000001]
specinterface_ln0       (specinterface    ) [ 000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000]
specloopname_ln196      (specloopname     ) [ 000000000000]
tmp_1                   (specregionbegin  ) [ 000000000000]
specpipeline_ln197      (specpipeline     ) [ 000000000000]
tmp_2                   (specregionbegin  ) [ 000000000000]
specresourcelimit_ln243 (specresourcelimit) [ 000000000000]
empty_27                (specregionend    ) [ 000000000000]
tmp_3                   (specregionbegin  ) [ 000000000000]
specresourcelimit_ln243 (specresourcelimit) [ 000000000000]
empty_28                (specregionend    ) [ 000000000000]
tmp_4                   (specregionbegin  ) [ 000000000000]
specresourcelimit_ln243 (specresourcelimit) [ 000000000000]
empty_29                (specregionend    ) [ 000000000000]
tmp_5                   (specregionbegin  ) [ 000000000000]
specresourcelimit_ln243 (specresourcelimit) [ 000000000000]
zext_ln1118_3           (zext             ) [ 000000000000]
mul_ln1118_3            (mul              ) [ 000000000000]
tmp_data_3_V            (partselect       ) [ 000000000000]
empty_30                (specregionend    ) [ 000000000000]
write_ln246             (write            ) [ 000000000000]
empty_31                (specregionend    ) [ 000000000000]
ret_ln248               (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="exp_table1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="invert_table2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str334"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str335"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str336"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str337"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str338"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str339"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str327"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str328"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str329"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str330"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str331"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str332"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str320"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str321"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str322"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str323"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str324"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str325"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str313"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str314"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str315"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str316"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str317"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str318"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str509"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str510"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str511"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str512"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str513"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str514"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str516"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str517"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str518"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str519"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str520"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str521"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str523"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str524"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str525"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str526"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str527"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str528"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str530"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str531"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str532"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str533"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str534"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str535"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="188" class="1004" name="empty_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="0" index="2" bw="16" slack="0"/>
<pin id="192" dir="0" index="3" bw="16" slack="0"/>
<pin id="193" dir="0" index="4" bw="16" slack="0"/>
<pin id="194" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="write_ln246_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="0" index="2" bw="16" slack="0"/>
<pin id="204" dir="0" index="3" bw="16" slack="0"/>
<pin id="205" dir="0" index="4" bw="16" slack="0"/>
<pin id="206" dir="0" index="5" bw="16" slack="3"/>
<pin id="207" dir="0" index="6" bw="16" slack="2"/>
<pin id="208" dir="0" index="7" bw="16" slack="1"/>
<pin id="209" dir="0" index="8" bw="16" slack="0"/>
<pin id="210" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln246/11 "/>
</bind>
</comp>

<comp id="216" class="1004" name="exp_table1_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="17" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="10" slack="0"/>
<pin id="220" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="0"/>
<pin id="225" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_res_0_V/2 exp_res_1_V/3 exp_res_2_V/4 exp_res_3_V/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="exp_table1_addr_1_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="17" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="10" slack="0"/>
<pin id="233" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_1/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="exp_table1_addr_2_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="17" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="10" slack="0"/>
<pin id="241" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_2/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="exp_table1_addr_3_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="17" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="10" slack="0"/>
<pin id="249" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_3/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="invert_table2_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="18" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="10" slack="0"/>
<pin id="257" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_table2_addr/7 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="0"/>
<pin id="262" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inv_exp_sum_V/7 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="270" dir="0" index="0" bw="18" slack="0"/>
<pin id="271" dir="0" index="1" bw="17" slack="0"/>
<pin id="272" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/8 mul_ln1118_1/9 mul_ln1118_2/10 mul_ln1118_3/11 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="0"/>
<pin id="288" dir="0" index="1" bw="26" slack="0"/>
<pin id="289" dir="0" index="2" bw="5" slack="0"/>
<pin id="290" dir="0" index="3" bw="6" slack="0"/>
<pin id="291" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_0_V/8 tmp_data_1_V/9 tmp_data_2_V/10 tmp_data_3_V/11 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_data_0_V_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="0"/>
<pin id="299" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V_1/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_data_1_V_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="0"/>
<pin id="303" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V_1/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_data_2_V_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="0"/>
<pin id="307" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V_1/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_data_3_V_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="0"/>
<pin id="311" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V_1/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln1496_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="0"/>
<pin id="315" dir="0" index="1" bw="16" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="select_ln65_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="16" slack="0"/>
<pin id="322" dir="0" index="2" bw="16" slack="0"/>
<pin id="323" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln1496_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="0" index="1" bw="16" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_1/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="select_ln65_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="16" slack="0"/>
<pin id="336" dir="0" index="2" bw="16" slack="0"/>
<pin id="337" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_1/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln1496_2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="16" slack="1"/>
<pin id="343" dir="0" index="1" bw="16" slack="1"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_2/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="x_max_V_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="16" slack="1"/>
<pin id="348" dir="0" index="2" bw="16" slack="1"/>
<pin id="349" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_max_V/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="sext_ln703_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="1"/>
<pin id="353" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sext_ln703_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sub_ln1193_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="0"/>
<pin id="360" dir="0" index="1" bw="16" slack="0"/>
<pin id="361" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_8_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="17" slack="0"/>
<pin id="367" dir="0" index="2" bw="6" slack="0"/>
<pin id="368" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_10_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="17" slack="0"/>
<pin id="375" dir="0" index="2" bw="5" slack="0"/>
<pin id="376" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="xor_ln786_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="and_ln786_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="xor_ln340_5_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_5/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="xor_ln340_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="or_ln340_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="sext_ln703_2_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="1"/>
<pin id="412" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sub_ln1193_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="16" slack="0"/>
<pin id="415" dir="0" index="1" bw="16" slack="0"/>
<pin id="416" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_1/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_11_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="17" slack="0"/>
<pin id="422" dir="0" index="2" bw="6" slack="0"/>
<pin id="423" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_12_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="17" slack="0"/>
<pin id="430" dir="0" index="2" bw="5" slack="0"/>
<pin id="431" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="xor_ln786_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_1/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="and_ln786_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_1/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="xor_ln340_6_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_6/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="xor_ln340_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="or_ln340_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="sext_ln703_3_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="1"/>
<pin id="467" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sub_ln1193_2_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="16" slack="0"/>
<pin id="470" dir="0" index="1" bw="16" slack="0"/>
<pin id="471" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_2/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_13_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="17" slack="0"/>
<pin id="477" dir="0" index="2" bw="6" slack="0"/>
<pin id="478" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_14_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="17" slack="0"/>
<pin id="485" dir="0" index="2" bw="5" slack="0"/>
<pin id="486" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="xor_ln786_2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_2/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="and_ln786_2_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_2/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="xor_ln340_7_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_7/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="xor_ln340_2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_2/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="or_ln340_2_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_2/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="sext_ln703_4_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="16" slack="1"/>
<pin id="522" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="sub_ln1193_3_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="16" slack="0"/>
<pin id="525" dir="0" index="1" bw="16" slack="0"/>
<pin id="526" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_3/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_15_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="17" slack="0"/>
<pin id="532" dir="0" index="2" bw="6" slack="0"/>
<pin id="533" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_16_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="17" slack="0"/>
<pin id="540" dir="0" index="2" bw="5" slack="0"/>
<pin id="541" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="xor_ln786_3_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_3/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="and_ln786_3_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_3/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="xor_ln340_8_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_8/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="xor_ln340_3_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_3/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="or_ln340_3_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_3/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="10" slack="0"/>
<pin id="577" dir="0" index="1" bw="17" slack="0"/>
<pin id="578" dir="0" index="2" bw="4" slack="0"/>
<pin id="579" dir="0" index="3" bw="5" slack="0"/>
<pin id="580" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="select_ln340_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="10" slack="0"/>
<pin id="588" dir="0" index="2" bw="10" slack="0"/>
<pin id="589" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="select_ln388_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="10" slack="0"/>
<pin id="596" dir="0" index="2" bw="10" slack="0"/>
<pin id="597" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="y_V_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="10" slack="0"/>
<pin id="604" dir="0" index="2" bw="10" slack="0"/>
<pin id="605" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="zext_ln225_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="10" slack="0"/>
<pin id="611" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225/2 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_7_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="10" slack="0"/>
<pin id="616" dir="0" index="1" bw="17" slack="0"/>
<pin id="617" dir="0" index="2" bw="4" slack="0"/>
<pin id="618" dir="0" index="3" bw="5" slack="0"/>
<pin id="619" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="select_ln340_2_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="10" slack="0"/>
<pin id="627" dir="0" index="2" bw="10" slack="0"/>
<pin id="628" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_2/2 "/>
</bind>
</comp>

<comp id="632" class="1004" name="select_ln388_1_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="10" slack="0"/>
<pin id="635" dir="0" index="2" bw="10" slack="0"/>
<pin id="636" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_1/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="y_V_1_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="10" slack="0"/>
<pin id="643" dir="0" index="2" bw="10" slack="0"/>
<pin id="644" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_1/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_9_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="10" slack="0"/>
<pin id="650" dir="0" index="1" bw="17" slack="0"/>
<pin id="651" dir="0" index="2" bw="4" slack="0"/>
<pin id="652" dir="0" index="3" bw="5" slack="0"/>
<pin id="653" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="select_ln340_4_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="10" slack="0"/>
<pin id="661" dir="0" index="2" bw="10" slack="0"/>
<pin id="662" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_4/2 "/>
</bind>
</comp>

<comp id="666" class="1004" name="select_ln388_2_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="10" slack="0"/>
<pin id="669" dir="0" index="2" bw="10" slack="0"/>
<pin id="670" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_2/2 "/>
</bind>
</comp>

<comp id="674" class="1004" name="y_V_2_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="10" slack="0"/>
<pin id="677" dir="0" index="2" bw="10" slack="0"/>
<pin id="678" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_2/2 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_s_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="10" slack="0"/>
<pin id="684" dir="0" index="1" bw="17" slack="0"/>
<pin id="685" dir="0" index="2" bw="4" slack="0"/>
<pin id="686" dir="0" index="3" bw="5" slack="0"/>
<pin id="687" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="692" class="1004" name="select_ln340_6_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="10" slack="0"/>
<pin id="695" dir="0" index="2" bw="10" slack="0"/>
<pin id="696" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_6/2 "/>
</bind>
</comp>

<comp id="700" class="1004" name="select_ln388_3_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="10" slack="0"/>
<pin id="703" dir="0" index="2" bw="10" slack="0"/>
<pin id="704" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_3/2 "/>
</bind>
</comp>

<comp id="708" class="1004" name="y_V_3_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="10" slack="0"/>
<pin id="711" dir="0" index="2" bw="10" slack="0"/>
<pin id="712" dir="1" index="3" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_3/2 "/>
</bind>
</comp>

<comp id="716" class="1004" name="zext_ln225_1_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="10" slack="1"/>
<pin id="718" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225_1/3 "/>
</bind>
</comp>

<comp id="720" class="1004" name="zext_ln225_2_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="10" slack="2"/>
<pin id="722" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225_2/4 "/>
</bind>
</comp>

<comp id="724" class="1004" name="zext_ln225_3_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="10" slack="3"/>
<pin id="726" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225_3/5 "/>
</bind>
</comp>

<comp id="728" class="1004" name="p_Val2_5_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="17" slack="4"/>
<pin id="730" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_5/7 "/>
</bind>
</comp>

<comp id="731" class="1004" name="p_Val2_6_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="17" slack="3"/>
<pin id="733" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_6/7 "/>
</bind>
</comp>

<comp id="734" class="1004" name="p_Val2_7_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="17" slack="0"/>
<pin id="736" dir="0" index="1" bw="17" slack="0"/>
<pin id="737" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7/7 "/>
</bind>
</comp>

<comp id="740" class="1004" name="p_Result_s_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="18" slack="0"/>
<pin id="743" dir="0" index="2" bw="6" slack="0"/>
<pin id="744" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="748" class="1004" name="p_Val2_11_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="18" slack="0"/>
<pin id="751" dir="0" index="2" bw="18" slack="0"/>
<pin id="752" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_11/7 "/>
</bind>
</comp>

<comp id="756" class="1004" name="p_Val2_8_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="17" slack="2"/>
<pin id="758" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_8/7 "/>
</bind>
</comp>

<comp id="759" class="1004" name="p_Val2_9_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="17" slack="1"/>
<pin id="761" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_9/7 "/>
</bind>
</comp>

<comp id="762" class="1004" name="p_Val2_10_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="17" slack="0"/>
<pin id="764" dir="0" index="1" bw="17" slack="0"/>
<pin id="765" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_10/7 "/>
</bind>
</comp>

<comp id="768" class="1004" name="p_Result_10_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="18" slack="0"/>
<pin id="771" dir="0" index="2" bw="6" slack="0"/>
<pin id="772" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/7 "/>
</bind>
</comp>

<comp id="776" class="1004" name="p_Val2_12_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="0" index="1" bw="18" slack="0"/>
<pin id="779" dir="0" index="2" bw="18" slack="0"/>
<pin id="780" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_12/7 "/>
</bind>
</comp>

<comp id="784" class="1004" name="lhs_V_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="18" slack="0"/>
<pin id="786" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/7 "/>
</bind>
</comp>

<comp id="788" class="1004" name="rhs_V_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="18" slack="0"/>
<pin id="790" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/7 "/>
</bind>
</comp>

<comp id="792" class="1004" name="ret_V_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="18" slack="0"/>
<pin id="794" dir="0" index="1" bw="18" slack="0"/>
<pin id="795" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/7 "/>
</bind>
</comp>

<comp id="798" class="1004" name="p_Result_11_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="19" slack="0"/>
<pin id="801" dir="0" index="2" bw="6" slack="0"/>
<pin id="802" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/7 "/>
</bind>
</comp>

<comp id="806" class="1004" name="p_Val2_14_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="18" slack="0"/>
<pin id="808" dir="0" index="1" bw="18" slack="0"/>
<pin id="809" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_14/7 "/>
</bind>
</comp>

<comp id="812" class="1004" name="p_Result_12_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="0"/>
<pin id="814" dir="0" index="1" bw="18" slack="0"/>
<pin id="815" dir="0" index="2" bw="6" slack="0"/>
<pin id="816" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_12/7 "/>
</bind>
</comp>

<comp id="820" class="1004" name="xor_ln786_4_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="0"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_4/7 "/>
</bind>
</comp>

<comp id="826" class="1004" name="underflow_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="0"/>
<pin id="828" dir="0" index="1" bw="1" slack="0"/>
<pin id="829" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/7 "/>
</bind>
</comp>

<comp id="832" class="1004" name="xor_ln340_9_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="1" slack="0"/>
<pin id="835" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_9/7 "/>
</bind>
</comp>

<comp id="838" class="1004" name="xor_ln340_4_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="0"/>
<pin id="840" dir="0" index="1" bw="1" slack="0"/>
<pin id="841" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_4/7 "/>
</bind>
</comp>

<comp id="844" class="1004" name="or_ln340_4_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="1" slack="0"/>
<pin id="847" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_4/7 "/>
</bind>
</comp>

<comp id="850" class="1004" name="tmp_6_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="10" slack="0"/>
<pin id="852" dir="0" index="1" bw="18" slack="0"/>
<pin id="853" dir="0" index="2" bw="5" slack="0"/>
<pin id="854" dir="0" index="3" bw="6" slack="0"/>
<pin id="855" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="860" class="1004" name="select_ln340_10_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="0"/>
<pin id="862" dir="0" index="1" bw="10" slack="0"/>
<pin id="863" dir="0" index="2" bw="10" slack="0"/>
<pin id="864" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_10/7 "/>
</bind>
</comp>

<comp id="868" class="1004" name="select_ln388_4_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="10" slack="0"/>
<pin id="871" dir="0" index="2" bw="10" slack="0"/>
<pin id="872" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_4/7 "/>
</bind>
</comp>

<comp id="876" class="1004" name="y_V_4_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="0"/>
<pin id="878" dir="0" index="1" bw="10" slack="0"/>
<pin id="879" dir="0" index="2" bw="10" slack="0"/>
<pin id="880" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_4/7 "/>
</bind>
</comp>

<comp id="884" class="1004" name="zext_ln235_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="10" slack="0"/>
<pin id="886" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln235/7 "/>
</bind>
</comp>

<comp id="889" class="1004" name="sext_ln241_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="18" slack="0"/>
<pin id="891" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln241/8 "/>
</bind>
</comp>

<comp id="894" class="1004" name="zext_ln1118_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="17" slack="5"/>
<pin id="896" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/8 "/>
</bind>
</comp>

<comp id="898" class="1004" name="zext_ln1118_1_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="17" slack="5"/>
<pin id="900" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/9 "/>
</bind>
</comp>

<comp id="902" class="1004" name="zext_ln1118_2_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="17" slack="5"/>
<pin id="904" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_2/10 "/>
</bind>
</comp>

<comp id="906" class="1004" name="zext_ln1118_3_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="17" slack="5"/>
<pin id="908" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_3/11 "/>
</bind>
</comp>

<comp id="910" class="1005" name="tmp_data_0_V_1_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="16" slack="1"/>
<pin id="912" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_1 "/>
</bind>
</comp>

<comp id="915" class="1005" name="tmp_data_1_V_1_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="16" slack="1"/>
<pin id="917" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V_1 "/>
</bind>
</comp>

<comp id="920" class="1005" name="tmp_data_2_V_1_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="16" slack="1"/>
<pin id="922" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V_1 "/>
</bind>
</comp>

<comp id="925" class="1005" name="tmp_data_3_V_1_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="16" slack="1"/>
<pin id="927" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V_1 "/>
</bind>
</comp>

<comp id="930" class="1005" name="select_ln65_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="16" slack="1"/>
<pin id="932" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65 "/>
</bind>
</comp>

<comp id="936" class="1005" name="select_ln65_1_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="16" slack="1"/>
<pin id="938" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_1 "/>
</bind>
</comp>

<comp id="942" class="1005" name="exp_table1_addr_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="10" slack="1"/>
<pin id="944" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr "/>
</bind>
</comp>

<comp id="947" class="1005" name="y_V_1_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="10" slack="1"/>
<pin id="949" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_1 "/>
</bind>
</comp>

<comp id="952" class="1005" name="y_V_2_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="10" slack="2"/>
<pin id="954" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="y_V_2 "/>
</bind>
</comp>

<comp id="957" class="1005" name="y_V_3_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="10" slack="3"/>
<pin id="959" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="y_V_3 "/>
</bind>
</comp>

<comp id="962" class="1005" name="exp_res_0_V_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="17" slack="4"/>
<pin id="964" dir="1" index="1" bw="17" slack="4"/>
</pin_list>
<bind>
<opset="exp_res_0_V "/>
</bind>
</comp>

<comp id="968" class="1005" name="exp_table1_addr_1_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="10" slack="1"/>
<pin id="970" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_1 "/>
</bind>
</comp>

<comp id="973" class="1005" name="exp_res_1_V_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="17" slack="3"/>
<pin id="975" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="exp_res_1_V "/>
</bind>
</comp>

<comp id="979" class="1005" name="exp_table1_addr_2_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="10" slack="1"/>
<pin id="981" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_2 "/>
</bind>
</comp>

<comp id="984" class="1005" name="exp_res_2_V_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="17" slack="2"/>
<pin id="986" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="exp_res_2_V "/>
</bind>
</comp>

<comp id="990" class="1005" name="exp_table1_addr_3_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="10" slack="1"/>
<pin id="992" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_3 "/>
</bind>
</comp>

<comp id="995" class="1005" name="exp_res_3_V_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="17" slack="1"/>
<pin id="997" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_3_V "/>
</bind>
</comp>

<comp id="1001" class="1005" name="invert_table2_addr_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="10" slack="1"/>
<pin id="1003" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="invert_table2_addr "/>
</bind>
</comp>

<comp id="1006" class="1005" name="sext_ln241_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="26" slack="1"/>
<pin id="1008" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln241 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="tmp_data_0_V_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="16" slack="3"/>
<pin id="1013" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="1016" class="1005" name="tmp_data_1_V_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="16" slack="2"/>
<pin id="1018" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="1021" class="1005" name="tmp_data_2_V_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="16" slack="1"/>
<pin id="1023" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="195"><net_src comp="20" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="0" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="2" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="198"><net_src comp="4" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="188" pin=4"/></net>

<net id="211"><net_src comp="186" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="212"><net_src comp="8" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="213"><net_src comp="10" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="214"><net_src comp="12" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="215"><net_src comp="14" pin="0"/><net_sink comp="200" pin=4"/></net>

<net id="221"><net_src comp="16" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="38" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="216" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="16" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="38" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="229" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="242"><net_src comp="16" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="38" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="237" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="250"><net_src comp="16" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="38" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="245" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="258"><net_src comp="18" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="253" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="292"><net_src comp="54" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="266" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="56" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="58" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="296"><net_src comp="286" pin="4"/><net_sink comp="200" pin=8"/></net>

<net id="300"><net_src comp="188" pin="5"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="188" pin="5"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="188" pin="5"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="188" pin="5"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="297" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="301" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="324"><net_src comp="313" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="301" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="297" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="305" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="309" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="338"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="309" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="305" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="350"><net_src comp="341" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="357"><net_src comp="345" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="351" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="354" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="22" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="358" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="24" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="377"><net_src comp="22" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="358" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="26" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="384"><net_src comp="372" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="28" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="364" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="380" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="364" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="372" pin="3"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="364" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="28" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="372" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="398" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="417"><net_src comp="410" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="354" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="424"><net_src comp="22" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="413" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="24" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="432"><net_src comp="22" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="413" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="26" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="439"><net_src comp="427" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="28" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="419" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="435" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="419" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="427" pin="3"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="419" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="28" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="427" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="453" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="472"><net_src comp="465" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="354" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="479"><net_src comp="22" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="468" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="24" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="487"><net_src comp="22" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="468" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="26" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="494"><net_src comp="482" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="28" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="474" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="490" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="474" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="482" pin="3"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="474" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="28" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="482" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="508" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="527"><net_src comp="520" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="354" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="534"><net_src comp="22" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="523" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="24" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="542"><net_src comp="22" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="523" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="26" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="549"><net_src comp="537" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="28" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="529" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="545" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="529" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="537" pin="3"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="529" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="28" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="537" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="563" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="581"><net_src comp="30" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="358" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="583"><net_src comp="32" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="584"><net_src comp="26" pin="0"/><net_sink comp="575" pin=3"/></net>

<net id="590"><net_src comp="392" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="34" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="575" pin="4"/><net_sink comp="585" pin=2"/></net>

<net id="598"><net_src comp="386" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="36" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="600"><net_src comp="575" pin="4"/><net_sink comp="593" pin=2"/></net>

<net id="606"><net_src comp="404" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="585" pin="3"/><net_sink comp="601" pin=1"/></net>

<net id="608"><net_src comp="593" pin="3"/><net_sink comp="601" pin=2"/></net>

<net id="612"><net_src comp="601" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="620"><net_src comp="30" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="413" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="622"><net_src comp="32" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="623"><net_src comp="26" pin="0"/><net_sink comp="614" pin=3"/></net>

<net id="629"><net_src comp="447" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="34" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="614" pin="4"/><net_sink comp="624" pin=2"/></net>

<net id="637"><net_src comp="441" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="638"><net_src comp="36" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="639"><net_src comp="614" pin="4"/><net_sink comp="632" pin=2"/></net>

<net id="645"><net_src comp="459" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="624" pin="3"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="632" pin="3"/><net_sink comp="640" pin=2"/></net>

<net id="654"><net_src comp="30" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="468" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="656"><net_src comp="32" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="657"><net_src comp="26" pin="0"/><net_sink comp="648" pin=3"/></net>

<net id="663"><net_src comp="502" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="34" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="648" pin="4"/><net_sink comp="658" pin=2"/></net>

<net id="671"><net_src comp="496" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="36" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="648" pin="4"/><net_sink comp="666" pin=2"/></net>

<net id="679"><net_src comp="514" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="658" pin="3"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="666" pin="3"/><net_sink comp="674" pin=2"/></net>

<net id="688"><net_src comp="30" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="523" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="690"><net_src comp="32" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="691"><net_src comp="26" pin="0"/><net_sink comp="682" pin=3"/></net>

<net id="697"><net_src comp="557" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="34" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="699"><net_src comp="682" pin="4"/><net_sink comp="692" pin=2"/></net>

<net id="705"><net_src comp="551" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="706"><net_src comp="36" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="707"><net_src comp="682" pin="4"/><net_sink comp="700" pin=2"/></net>

<net id="713"><net_src comp="569" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="714"><net_src comp="692" pin="3"/><net_sink comp="708" pin=1"/></net>

<net id="715"><net_src comp="700" pin="3"/><net_sink comp="708" pin=2"/></net>

<net id="719"><net_src comp="716" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="723"><net_src comp="720" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="727"><net_src comp="724" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="738"><net_src comp="728" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="731" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="745"><net_src comp="40" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="746"><net_src comp="734" pin="2"/><net_sink comp="740" pin=1"/></net>

<net id="747"><net_src comp="42" pin="0"/><net_sink comp="740" pin=2"/></net>

<net id="753"><net_src comp="740" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="44" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="734" pin="2"/><net_sink comp="748" pin=2"/></net>

<net id="766"><net_src comp="756" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="759" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="773"><net_src comp="40" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="762" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="775"><net_src comp="42" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="781"><net_src comp="768" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="44" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="783"><net_src comp="762" pin="2"/><net_sink comp="776" pin=2"/></net>

<net id="787"><net_src comp="748" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="791"><net_src comp="776" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="796"><net_src comp="784" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="788" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="803"><net_src comp="46" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="792" pin="2"/><net_sink comp="798" pin=1"/></net>

<net id="805"><net_src comp="48" pin="0"/><net_sink comp="798" pin=2"/></net>

<net id="810"><net_src comp="776" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="748" pin="3"/><net_sink comp="806" pin=1"/></net>

<net id="817"><net_src comp="40" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="818"><net_src comp="806" pin="2"/><net_sink comp="812" pin=1"/></net>

<net id="819"><net_src comp="42" pin="0"/><net_sink comp="812" pin=2"/></net>

<net id="824"><net_src comp="812" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="28" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="830"><net_src comp="798" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="820" pin="2"/><net_sink comp="826" pin=1"/></net>

<net id="836"><net_src comp="798" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="812" pin="3"/><net_sink comp="832" pin=1"/></net>

<net id="842"><net_src comp="798" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="28" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="848"><net_src comp="812" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="838" pin="2"/><net_sink comp="844" pin=1"/></net>

<net id="856"><net_src comp="50" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="857"><net_src comp="806" pin="2"/><net_sink comp="850" pin=1"/></net>

<net id="858"><net_src comp="52" pin="0"/><net_sink comp="850" pin=2"/></net>

<net id="859"><net_src comp="42" pin="0"/><net_sink comp="850" pin=3"/></net>

<net id="865"><net_src comp="832" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="866"><net_src comp="34" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="867"><net_src comp="850" pin="4"/><net_sink comp="860" pin=2"/></net>

<net id="873"><net_src comp="826" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="874"><net_src comp="36" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="875"><net_src comp="850" pin="4"/><net_sink comp="868" pin=2"/></net>

<net id="881"><net_src comp="844" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="882"><net_src comp="860" pin="3"/><net_sink comp="876" pin=1"/></net>

<net id="883"><net_src comp="868" pin="3"/><net_sink comp="876" pin=2"/></net>

<net id="887"><net_src comp="876" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="892"><net_src comp="260" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="897"><net_src comp="894" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="901"><net_src comp="898" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="905"><net_src comp="902" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="909"><net_src comp="906" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="913"><net_src comp="297" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="918"><net_src comp="301" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="923"><net_src comp="305" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="928"><net_src comp="309" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="933"><net_src comp="319" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="935"><net_src comp="930" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="939"><net_src comp="333" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="941"><net_src comp="936" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="945"><net_src comp="216" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="950"><net_src comp="640" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="955"><net_src comp="674" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="960"><net_src comp="708" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="965"><net_src comp="223" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="967"><net_src comp="962" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="971"><net_src comp="229" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="976"><net_src comp="223" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="978"><net_src comp="973" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="982"><net_src comp="237" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="987"><net_src comp="223" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="989"><net_src comp="984" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="993"><net_src comp="245" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="998"><net_src comp="223" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1000"><net_src comp="995" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="1004"><net_src comp="253" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="1009"><net_src comp="889" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="1014"><net_src comp="286" pin="4"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="200" pin=5"/></net>

<net id="1019"><net_src comp="286" pin="4"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="200" pin=6"/></net>

<net id="1024"><net_src comp="286" pin="4"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="200" pin=7"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_V_data_0_V | {}
	Port: data_V_data_1_V | {}
	Port: data_V_data_2_V | {}
	Port: data_V_data_3_V | {}
	Port: res_V_data_0_V | {11 }
	Port: res_V_data_1_V | {11 }
	Port: res_V_data_2_V | {11 }
	Port: res_V_data_3_V | {11 }
	Port: exp_table1 | {}
	Port: invert_table2 | {}
 - Input state : 
	Port: softmax_stable : data_V_data_0_V | {1 }
	Port: softmax_stable : data_V_data_1_V | {1 }
	Port: softmax_stable : data_V_data_2_V | {1 }
	Port: softmax_stable : data_V_data_3_V | {1 }
	Port: softmax_stable : res_V_data_0_V | {}
	Port: softmax_stable : res_V_data_1_V | {}
	Port: softmax_stable : res_V_data_2_V | {}
	Port: softmax_stable : res_V_data_3_V | {}
	Port: softmax_stable : exp_table1 | {2 3 4 5 6 }
	Port: softmax_stable : invert_table2 | {7 8 }
  - Chain level:
	State 1
		icmp_ln1496 : 1
		select_ln65 : 2
		icmp_ln1496_1 : 1
		select_ln65_1 : 2
	State 2
		x_max_V : 1
		sext_ln703_1 : 2
		sub_ln1193 : 3
		tmp_8 : 4
		tmp_10 : 4
		xor_ln786 : 5
		and_ln786 : 5
		xor_ln340_5 : 5
		xor_ln340 : 5
		or_ln340 : 5
		sub_ln1193_1 : 3
		tmp_11 : 4
		tmp_12 : 4
		xor_ln786_1 : 5
		and_ln786_1 : 5
		xor_ln340_6 : 5
		xor_ln340_1 : 5
		or_ln340_1 : 5
		sub_ln1193_2 : 3
		tmp_13 : 4
		tmp_14 : 4
		xor_ln786_2 : 5
		and_ln786_2 : 5
		xor_ln340_7 : 5
		xor_ln340_2 : 5
		or_ln340_2 : 5
		sub_ln1193_3 : 3
		tmp_15 : 4
		tmp_16 : 4
		xor_ln786_3 : 5
		and_ln786_3 : 5
		xor_ln340_8 : 5
		xor_ln340_3 : 5
		or_ln340_3 : 5
		tmp : 4
		select_ln340 : 5
		select_ln388 : 5
		y_V : 6
		zext_ln225 : 7
		exp_table1_addr : 8
		exp_res_0_V : 9
		tmp_7 : 4
		select_ln340_2 : 5
		select_ln388_1 : 5
		y_V_1 : 6
		tmp_9 : 4
		select_ln340_4 : 5
		select_ln388_2 : 5
		y_V_2 : 6
		tmp_s : 4
		select_ln340_6 : 5
		select_ln388_3 : 5
		y_V_3 : 6
	State 3
		exp_table1_addr_1 : 1
		exp_res_1_V : 2
	State 4
		exp_table1_addr_2 : 1
		exp_res_2_V : 2
	State 5
		exp_table1_addr_3 : 1
		exp_res_3_V : 2
	State 6
	State 7
		p_Val2_7 : 1
		p_Result_s : 2
		p_Val2_11 : 3
		p_Val2_10 : 1
		p_Result_10 : 2
		p_Val2_12 : 3
		lhs_V : 4
		rhs_V : 4
		ret_V : 5
		p_Result_11 : 6
		p_Val2_14 : 4
		p_Result_12 : 5
		xor_ln786_4 : 6
		underflow : 6
		xor_ln340_9 : 7
		xor_ln340_4 : 7
		or_ln340_4 : 7
		tmp_6 : 5
		select_ln340_10 : 7
		select_ln388_4 : 6
		y_V_4 : 7
		zext_ln235 : 8
		invert_table2_addr : 9
		inv_exp_sum_V : 10
	State 8
		sext_ln241 : 1
		mul_ln1118 : 2
		tmp_data_0_V : 3
	State 9
		mul_ln1118_1 : 1
		tmp_data_1_V : 2
	State 10
		mul_ln1118_2 : 1
		tmp_data_2_V : 2
	State 11
		empty_27 : 1
		empty_28 : 1
		empty_29 : 1
		mul_ln1118_3 : 1
		tmp_data_3_V : 2
		empty_30 : 1
		write_ln246 : 3
		empty_31 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |    select_ln65_fu_319    |    0    |    0    |    16   |
|          |   select_ln65_1_fu_333   |    0    |    0    |    16   |
|          |      x_max_V_fu_345      |    0    |    0    |    16   |
|          |    select_ln340_fu_585   |    0    |    0    |    10   |
|          |    select_ln388_fu_593   |    0    |    0    |    10   |
|          |        y_V_fu_601        |    0    |    0    |    10   |
|          |   select_ln340_2_fu_624  |    0    |    0    |    10   |
|          |   select_ln388_1_fu_632  |    0    |    0    |    10   |
|          |       y_V_1_fu_640       |    0    |    0    |    10   |
|  select  |   select_ln340_4_fu_658  |    0    |    0    |    10   |
|          |   select_ln388_2_fu_666  |    0    |    0    |    10   |
|          |       y_V_2_fu_674       |    0    |    0    |    10   |
|          |   select_ln340_6_fu_692  |    0    |    0    |    10   |
|          |   select_ln388_3_fu_700  |    0    |    0    |    10   |
|          |       y_V_3_fu_708       |    0    |    0    |    10   |
|          |     p_Val2_11_fu_748     |    0    |    0    |    19   |
|          |     p_Val2_12_fu_776     |    0    |    0    |    19   |
|          |  select_ln340_10_fu_860  |    0    |    0    |    10   |
|          |   select_ln388_4_fu_868  |    0    |    0    |    10   |
|          |       y_V_4_fu_876       |    0    |    0    |    10   |
|----------|--------------------------|---------|---------|---------|
|          |      p_Val2_7_fu_734     |    0    |    0    |    24   |
|    add   |     p_Val2_10_fu_762     |    0    |    0    |    24   |
|          |       ret_V_fu_792       |    0    |    0    |    25   |
|          |     p_Val2_14_fu_806     |    0    |    0    |    25   |
|----------|--------------------------|---------|---------|---------|
|          |     sub_ln1193_fu_358    |    0    |    0    |    23   |
|    sub   |    sub_ln1193_1_fu_413   |    0    |    0    |    23   |
|          |    sub_ln1193_2_fu_468   |    0    |    0    |    23   |
|          |    sub_ln1193_3_fu_523   |    0    |    0    |    23   |
|----------|--------------------------|---------|---------|---------|
|          |    icmp_ln1496_fu_313    |    0    |    0    |    13   |
|   icmp   |   icmp_ln1496_1_fu_327   |    0    |    0    |    13   |
|          |   icmp_ln1496_2_fu_341   |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|
|          |     xor_ln786_fu_380     |    0    |    0    |    2    |
|          |    xor_ln340_5_fu_392    |    0    |    0    |    2    |
|          |     xor_ln340_fu_398     |    0    |    0    |    2    |
|          |    xor_ln786_1_fu_435    |    0    |    0    |    2    |
|          |    xor_ln340_6_fu_447    |    0    |    0    |    2    |
|          |    xor_ln340_1_fu_453    |    0    |    0    |    2    |
|          |    xor_ln786_2_fu_490    |    0    |    0    |    2    |
|    xor   |    xor_ln340_7_fu_502    |    0    |    0    |    2    |
|          |    xor_ln340_2_fu_508    |    0    |    0    |    2    |
|          |    xor_ln786_3_fu_545    |    0    |    0    |    2    |
|          |    xor_ln340_8_fu_557    |    0    |    0    |    2    |
|          |    xor_ln340_3_fu_563    |    0    |    0    |    2    |
|          |    xor_ln786_4_fu_820    |    0    |    0    |    2    |
|          |    xor_ln340_9_fu_832    |    0    |    0    |    2    |
|          |    xor_ln340_4_fu_838    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |     and_ln786_fu_386     |    0    |    0    |    2    |
|          |    and_ln786_1_fu_441    |    0    |    0    |    2    |
|    and   |    and_ln786_2_fu_496    |    0    |    0    |    2    |
|          |    and_ln786_3_fu_551    |    0    |    0    |    2    |
|          |     underflow_fu_826     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln340_fu_404     |    0    |    0    |    2    |
|          |     or_ln340_1_fu_459    |    0    |    0    |    2    |
|    or    |     or_ln340_2_fu_514    |    0    |    0    |    2    |
|          |     or_ln340_3_fu_569    |    0    |    0    |    2    |
|          |     or_ln340_4_fu_844    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    mul   |        grp_fu_266        |    1    |    0    |    6    |
|----------|--------------------------|---------|---------|---------|
|   read   |     empty_read_fu_188    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  | write_ln246_write_fu_200 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_286        |    0    |    0    |    0    |
|          |        tmp_fu_575        |    0    |    0    |    0    |
|partselect|       tmp_7_fu_614       |    0    |    0    |    0    |
|          |       tmp_9_fu_648       |    0    |    0    |    0    |
|          |       tmp_s_fu_682       |    0    |    0    |    0    |
|          |       tmp_6_fu_850       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |   tmp_data_0_V_1_fu_297  |    0    |    0    |    0    |
|extractvalue|   tmp_data_1_V_1_fu_301  |    0    |    0    |    0    |
|          |   tmp_data_2_V_1_fu_305  |    0    |    0    |    0    |
|          |   tmp_data_3_V_1_fu_309  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     sext_ln703_fu_351    |    0    |    0    |    0    |
|          |    sext_ln703_1_fu_354   |    0    |    0    |    0    |
|          |    sext_ln703_2_fu_410   |    0    |    0    |    0    |
|   sext   |    sext_ln703_3_fu_465   |    0    |    0    |    0    |
|          |    sext_ln703_4_fu_520   |    0    |    0    |    0    |
|          |       lhs_V_fu_784       |    0    |    0    |    0    |
|          |       rhs_V_fu_788       |    0    |    0    |    0    |
|          |     sext_ln241_fu_889    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_8_fu_364       |    0    |    0    |    0    |
|          |       tmp_10_fu_372      |    0    |    0    |    0    |
|          |       tmp_11_fu_419      |    0    |    0    |    0    |
|          |       tmp_12_fu_427      |    0    |    0    |    0    |
|          |       tmp_13_fu_474      |    0    |    0    |    0    |
| bitselect|       tmp_14_fu_482      |    0    |    0    |    0    |
|          |       tmp_15_fu_529      |    0    |    0    |    0    |
|          |       tmp_16_fu_537      |    0    |    0    |    0    |
|          |     p_Result_s_fu_740    |    0    |    0    |    0    |
|          |    p_Result_10_fu_768    |    0    |    0    |    0    |
|          |    p_Result_11_fu_798    |    0    |    0    |    0    |
|          |    p_Result_12_fu_812    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln225_fu_609    |    0    |    0    |    0    |
|          |    zext_ln225_1_fu_716   |    0    |    0    |    0    |
|          |    zext_ln225_2_fu_720   |    0    |    0    |    0    |
|          |    zext_ln225_3_fu_724   |    0    |    0    |    0    |
|          |      p_Val2_5_fu_728     |    0    |    0    |    0    |
|          |      p_Val2_6_fu_731     |    0    |    0    |    0    |
|   zext   |      p_Val2_8_fu_756     |    0    |    0    |    0    |
|          |      p_Val2_9_fu_759     |    0    |    0    |    0    |
|          |     zext_ln235_fu_884    |    0    |    0    |    0    |
|          |    zext_ln1118_fu_894    |    0    |    0    |    0    |
|          |   zext_ln1118_1_fu_898   |    0    |    0    |    0    |
|          |   zext_ln1118_2_fu_902   |    0    |    0    |    0    |
|          |   zext_ln1118_3_fu_906   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    1    |    0    |   521   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    exp_res_0_V_reg_962    |   17   |
|    exp_res_1_V_reg_973    |   17   |
|    exp_res_2_V_reg_984    |   17   |
|    exp_res_3_V_reg_995    |   17   |
| exp_table1_addr_1_reg_968 |   10   |
| exp_table1_addr_2_reg_979 |   10   |
| exp_table1_addr_3_reg_990 |   10   |
|  exp_table1_addr_reg_942  |   10   |
|invert_table2_addr_reg_1001|   10   |
|   select_ln65_1_reg_936   |   16   |
|    select_ln65_reg_930    |   16   |
|    sext_ln241_reg_1006    |   26   |
|   tmp_data_0_V_1_reg_910  |   16   |
|   tmp_data_0_V_reg_1011   |   16   |
|   tmp_data_1_V_1_reg_915  |   16   |
|   tmp_data_1_V_reg_1016   |   16   |
|   tmp_data_2_V_1_reg_920  |   16   |
|   tmp_data_2_V_reg_1021   |   16   |
|   tmp_data_3_V_1_reg_925  |   16   |
|       y_V_1_reg_947       |   10   |
|       y_V_2_reg_952       |   10   |
|       y_V_3_reg_957       |   10   |
+---------------------------+--------+
|           Total           |   318  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_223 |  p0  |   8  |  10  |   80   ||    41   |
| grp_access_fu_260 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_266    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_266    |  p1  |   4  |  17  |   68   ||    21   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   204  ||  2.8147 ||    80   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   521  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   80   |
|  Register |    -   |    -   |   318  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   318  |   601  |
+-----------+--------+--------+--------+--------+
