#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Jul 20 03:49:09 2025
# Process ID: 136048
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in400/reduction-in400-out30
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in400/reduction-in400-out30/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in400/reduction-in400-out30/vivado.jou
# Running On: coder-hftsoi-hls3, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 32, Host memory: 1081985 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.184 ; gain = 114.992 ; free physical = 612947 ; free virtual = 702515
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 136060
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2822.672 ; gain = 390.648 ; free physical = 615530 ; free virtual = 705098
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in400/reduction-in400-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_1_30_4' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in400/reduction-in400-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_1_30_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in400/reduction-in400-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in400/reduction-in400-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_1_30_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in400/reduction-in400-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_1_30_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in400/reduction-in400-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in400/reduction-in400-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in400/reduction-in400-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in400/reduction-in400-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in400/reduction-in400-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in400/reduction-in400-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in400/reduction-in400-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2993.734 ; gain = 561.711 ; free physical = 615315 ; free virtual = 704885
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2993.734 ; gain = 561.711 ; free physical = 614608 ; free virtual = 704179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3001.738 ; gain = 569.715 ; free physical = 614500 ; free virtual = 704070
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3131.090 ; gain = 699.066 ; free physical = 596383 ; free virtual = 685956
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 60    
+---XORs : 
	   2 Input      1 Bit         XORs := 60    
+---Registers : 
	               16 Bit    Registers := 626   
	               12 Bit    Registers := 106   
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 96    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 676   
	   2 Input   15 Bit        Muxes := 578   
	   2 Input   12 Bit        Muxes := 752   
	   2 Input    9 Bit        Muxes := 12    
	   6 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 31    
	   2 Input    1 Bit        Muxes := 144   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i294_i_1_reg_24409_reg[2]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i296_i_1_reg_24419_reg[2]' (FDE) to 'agg_tmp3_i_i_i_i295_i_i296_i_1_reg_24419_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i294_i_1_reg_24409_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i296_i_1_reg_24419_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i294_i_1_reg_24409_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i296_i_1_reg_24419_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i294_i_1_reg_24409_reg[5]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i296_i_1_reg_24419_reg[5]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i294_i_1_reg_24409_reg[6]' (FDE) to 'agg_tmp_i_i_i_i293_i_i294_i_1_reg_24409_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i296_i_1_reg_24419_reg[6]' (FDE) to 'agg_tmp3_i_i_i_i295_i_i296_i_1_reg_24419_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i294_i_1_reg_24409_reg[7]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i296_i_1_reg_24419_reg[7]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i294_i_1_reg_24409_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i296_i_1_reg_24419_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i294_i_1_reg_24409_reg[10]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i296_i_1_reg_24419_reg[10]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i294_i_1_reg_24409_reg[11]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i296_i_1_reg_24419_reg[11]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i296_i_reg_24414_reg[15]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i294_i_reg_24404_reg[15]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i534_i_1_reg_24289_reg[2]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i536_i_1_reg_24299_reg[2]' (FDE) to 'agg_tmp3_i_i67_i_i_i_i536_i_1_reg_24299_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i608_i_1_reg_24249_reg[2]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i610_i_1_reg_24259_reg[2]' (FDE) to 'agg_tmp3_i_i_i_i_i_i610_i_1_reg_24259_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i574_i_1_reg_24269_reg[2]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i576_i_1_reg_24279_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_1_reg_24279_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[2]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i502_i_1_reg_24319_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i_i_i_i502_i_1_reg_24319_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i534_i_1_reg_24289_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i536_i_1_reg_24299_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i608_i_1_reg_24249_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i610_i_1_reg_24259_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i574_i_1_reg_24269_reg[3]' (FDE) to 'agg_tmp_i31_i_i_i_i_i574_i_1_reg_24269_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i576_i_1_reg_24279_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_1_reg_24279_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i502_i_1_reg_24319_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i_i_i_i502_i_1_reg_24319_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i534_i_1_reg_24289_reg[4]' (FDE) to 'agg_tmp_i_i65_i_i_i_i534_i_1_reg_24289_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i536_i_1_reg_24299_reg[4]' (FDE) to 'agg_tmp3_i_i67_i_i_i_i536_i_1_reg_24299_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i608_i_1_reg_24249_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i610_i_1_reg_24259_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i574_i_1_reg_24269_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i576_i_1_reg_24279_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i502_i_1_reg_24319_reg[4]' (FDE) to 'agg_tmp3_i33_i33_i_i_i_i502_i_1_reg_24319_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i534_i_1_reg_24289_reg[5]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i536_i_1_reg_24299_reg[5]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i608_i_1_reg_24249_reg[5]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i610_i_1_reg_24259_reg[5]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i574_i_1_reg_24269_reg[5]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i576_i_1_reg_24279_reg[5]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[5]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i502_i_1_reg_24319_reg[5]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i534_i_1_reg_24289_reg[6]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i536_i_1_reg_24299_reg[6]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i608_i_1_reg_24249_reg[6]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i610_i_1_reg_24259_reg[6]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i574_i_1_reg_24269_reg[6]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i576_i_1_reg_24279_reg[6]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[6]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i502_i_1_reg_24319_reg[6]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i534_i_1_reg_24289_reg[7]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i536_i_1_reg_24299_reg[7]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i608_i_1_reg_24249_reg[7]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i610_i_1_reg_24259_reg[7]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i574_i_1_reg_24269_reg[7]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i576_i_1_reg_24279_reg[7]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[7]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i502_i_1_reg_24319_reg[7]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i534_i_1_reg_24289_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i536_i_1_reg_24299_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i608_i_1_reg_24249_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i610_i_1_reg_24259_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i574_i_1_reg_24269_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i576_i_1_reg_24279_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i502_i_1_reg_24319_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i534_i_1_reg_24289_reg[10]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i536_i_1_reg_24299_reg[10]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i608_i_1_reg_24249_reg[10]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i610_i_1_reg_24259_reg[10]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i574_i_1_reg_24269_reg[10]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i576_i_1_reg_24279_reg[10]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[10]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i502_i_1_reg_24319_reg[10]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i534_i_1_reg_24289_reg[11]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i536_i_1_reg_24299_reg[11]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i608_i_1_reg_24249_reg[11]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i610_i_1_reg_24259_reg[11]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i574_i_1_reg_24269_reg[11]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i576_i_1_reg_24279_reg[11]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24309_reg[11]' (FDE) to 'agg_tmp3_i33_i33_i_i_i_i502_i_1_reg_24319_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i502_i_1_reg_24319_reg[11]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i_i_reg_24234_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i536_i_reg_24294_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i_i_reg_24234_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i534_i_reg_24284_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i_i_reg_24234_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24274_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i_i_reg_24234_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i574_i_reg_24264_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i_i_reg_24234_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i610_i_reg_24254_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i_i_reg_24234_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i608_i_reg_24244_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i_i_reg_24234_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i502_i_reg_24314_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i_i_reg_24234_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i_i500_i_reg_24304_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i_i_reg_24234_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i_i345_i_i_reg_24064_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i259_i_i_i_reg_23804_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i21_i_i_reg_24634_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_8788_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i_i_i_reg_23884_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i259_i_i260_i_reg_24424_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i_i_i_1_reg_23719_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i185_i_i_i_reg_23834_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i67_i_i_i382_i_reg_24374_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i_i533_i_i_reg_23964_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_0_copy_fu_5006_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_1_copy_fu_5002_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_2_copy_fu_4998_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_3_copy_fu_4994_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_4_copy_fu_4990_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_5_copy_fu_4986_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_6_copy_fu_4982_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_7_copy_fu_4978_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_8_copy_fu_4974_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_9_copy_fu_4970_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_10_copy_fu_4966_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_11_copy_fu_4962_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_12_copy_fu_4958_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_13_copy_fu_4954_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_14_copy_fu_4950_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_15_copy_fu_4946_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_16_copy_fu_4942_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_17_copy_fu_4938_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_18_copy_fu_4934_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_19_copy_fu_4930_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_20_copy_fu_4926_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_21_copy_fu_4922_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_22_copy_fu_4918_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_23_copy_fu_4914_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_24_copy_fu_4910_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_25_copy_fu_4906_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_26_copy_fu_4902_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_27_copy_fu_4898_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_28_copy_fu_4894_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_29_copy_fu_4890_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i453_i_i_reg_24004_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_8812_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_8764_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_8824_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i311_i_i312_i_reg_24624_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i293_i_i_i_reg_23784_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:11 . Memory (MB): peak = 4019.625 ; gain = 1587.602 ; free physical = 601082 ; free virtual = 691206
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:21 . Memory (MB): peak = 4019.625 ; gain = 1587.602 ; free physical = 588253 ; free virtual = 678401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_1_30_4_U0/agg_tmp3_i33_i_i_i261_i_i_i_1_reg_23819_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_1_30_4_U0/agg_tmp_i31_i31_i31_i31_i_i_i_1_reg_23909_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_1_30_4_U0/agg_tmp_i_i_i_i293_i_i_i_1_reg_23789_reg[4] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:01:24 . Memory (MB): peak = 4038.605 ; gain = 1606.582 ; free physical = 584147 ; free virtual = 674300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:32 . Memory (MB): peak = 4038.605 ; gain = 1606.582 ; free physical = 572192 ; free virtual = 662368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:33 . Memory (MB): peak = 4038.605 ; gain = 1606.582 ; free physical = 573895 ; free virtual = 664071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:34 . Memory (MB): peak = 4038.605 ; gain = 1606.582 ; free physical = 587548 ; free virtual = 677725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:34 . Memory (MB): peak = 4038.605 ; gain = 1606.582 ; free physical = 587548 ; free virtual = 677725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:38 . Memory (MB): peak = 4038.605 ; gain = 1606.582 ; free physical = 601058 ; free virtual = 691494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:38 . Memory (MB): peak = 4038.605 ; gain = 1606.582 ; free physical = 601054 ; free virtual = 691491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   578|
|3     |LUT1   |    78|
|4     |LUT2   |  2367|
|5     |LUT3   |  2452|
|6     |LUT4   |  6756|
|7     |LUT5   |  5346|
|8     |LUT6   |  9061|
|9     |MUXF7  |    76|
|10    |FDRE   | 10418|
|11    |FDSE   |    91|
|12    |IBUF   |  6404|
|13    |OBUF   |   513|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|      |Instance                                                             |Module                                                                    |Cells |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|1     |top                                                                  |                                                                          | 44141|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |   450|
|3     |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w16_d2_S                                                   |    55|
|4     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_57                                       |    45|
|5     |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w16_d2_S_0                                                 |    54|
|6     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_56                                       |    45|
|7     |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w16_d2_S_1                                                 |    55|
|8     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_55                                       |    45|
|9     |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w16_d2_S_2                                                 |    55|
|10    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_54                                       |    45|
|11    |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w16_d2_S_3                                                 |    54|
|12    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_53                                       |    45|
|13    |  sparse_arr_feat_reduce_out_15_U                                    |hls_dummy_fifo_w16_d2_S_4                                                 |    54|
|14    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_52                                       |    45|
|15    |  sparse_arr_feat_reduce_out_16_U                                    |hls_dummy_fifo_w16_d2_S_5                                                 |    56|
|16    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_51                                       |    45|
|17    |  sparse_arr_feat_reduce_out_17_U                                    |hls_dummy_fifo_w16_d2_S_6                                                 |    57|
|18    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_50                                       |    45|
|19    |  sparse_arr_feat_reduce_out_18_U                                    |hls_dummy_fifo_w16_d2_S_7                                                 |    55|
|20    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_49                                       |    45|
|21    |  sparse_arr_feat_reduce_out_19_U                                    |hls_dummy_fifo_w16_d2_S_8                                                 |    54|
|22    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_48                                       |    45|
|23    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w16_d2_S_9                                                 |    56|
|24    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_47                                       |    45|
|25    |  sparse_arr_feat_reduce_out_20_U                                    |hls_dummy_fifo_w16_d2_S_10                                                |    54|
|26    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_46                                       |    45|
|27    |  sparse_arr_feat_reduce_out_21_U                                    |hls_dummy_fifo_w16_d2_S_11                                                |    55|
|28    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_45                                       |    45|
|29    |  sparse_arr_feat_reduce_out_22_U                                    |hls_dummy_fifo_w16_d2_S_12                                                |    58|
|30    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_44                                       |    45|
|31    |  sparse_arr_feat_reduce_out_23_U                                    |hls_dummy_fifo_w16_d2_S_13                                                |    54|
|32    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_43                                       |    45|
|33    |  sparse_arr_feat_reduce_out_24_U                                    |hls_dummy_fifo_w16_d2_S_14                                                |    54|
|34    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_42                                       |    45|
|35    |  sparse_arr_feat_reduce_out_25_U                                    |hls_dummy_fifo_w16_d2_S_15                                                |    55|
|36    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_41                                       |    45|
|37    |  sparse_arr_feat_reduce_out_26_U                                    |hls_dummy_fifo_w16_d2_S_16                                                |    55|
|38    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_40                                       |    45|
|39    |  sparse_arr_feat_reduce_out_27_U                                    |hls_dummy_fifo_w16_d2_S_17                                                |    55|
|40    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_39                                       |    45|
|41    |  sparse_arr_feat_reduce_out_28_U                                    |hls_dummy_fifo_w16_d2_S_18                                                |    54|
|42    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_38                                       |    45|
|43    |  sparse_arr_feat_reduce_out_29_U                                    |hls_dummy_fifo_w16_d2_S_19                                                |    54|
|44    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_37                                       |    45|
|45    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w16_d2_S_20                                                |    54|
|46    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_36                                       |    45|
|47    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w16_d2_S_21                                                |    54|
|48    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_35                                       |    45|
|49    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w16_d2_S_22                                                |    54|
|50    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_34                                       |    45|
|51    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w16_d2_S_23                                                |    66|
|52    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_33                                       |    45|
|53    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w16_d2_S_24                                                |    55|
|54    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_32                                       |    45|
|55    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w16_d2_S_25                                                |    54|
|56    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_31                                       |    45|
|57    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w16_d2_S_26                                                |    54|
|58    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_30                                       |    45|
|59    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w16_d2_S_27                                                |    55|
|60    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_29                                       |    45|
|61    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w16_d2_S_28                                                |    57|
|62    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg                                          |    45|
|63    |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_1_30_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_1_30_4 | 35087|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:38 . Memory (MB): peak = 4038.605 ; gain = 1606.582 ; free physical = 601054 ; free virtual = 691491
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:04 ; elapsed = 00:01:41 . Memory (MB): peak = 4038.605 ; gain = 1606.582 ; free physical = 611960 ; free virtual = 702397
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:41 . Memory (MB): peak = 4038.605 ; gain = 1606.582 ; free physical = 611945 ; free virtual = 702375
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.37 . Memory (MB): peak = 4042.629 ; gain = 0.000 ; free physical = 613672 ; free virtual = 704102
INFO: [Netlist 29-17] Analyzing 7059 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4250.238 ; gain = 0.000 ; free physical = 608636 ; free virtual = 699065
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6405 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 6404 instances

Synth Design complete | Checksum: ea77b0df
INFO: [Common 17-83] Releasing license: Synthesis
181 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:55 . Memory (MB): peak = 4250.238 ; gain = 1842.055 ; free physical = 607526 ; free virtual = 697956
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 16295.779; main = 3530.088; forked = 13147.846
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 21343.945; main = 4250.242; forked = 17309.246
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4314.270 ; gain = 64.031 ; free physical = 607524 ; free virtual = 697953

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b546d49c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4375.660 ; gain = 61.391 ; free physical = 602820 ; free virtual = 693250

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 21 inverters resulting in an inversion of 50 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: feb2fd15

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4574.598 ; gain = 0.000 ; free physical = 585507 ; free virtual = 675936
INFO: [Opt 31-389] Phase Retarget created 7 cells and removed 28 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a4f8a378

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4574.598 ; gain = 0.000 ; free physical = 586165 ; free virtual = 676594
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 6 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a1346425

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4574.598 ; gain = 0.000 ; free physical = 583432 ; free virtual = 673861
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: ca7f64f0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4574.598 ; gain = 0.000 ; free physical = 583292 ; free virtual = 673722
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 7d9875f5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4574.598 ; gain = 0.000 ; free physical = 583285 ; free virtual = 673714
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               7  |              28  |                                              0  |
|  Constant propagation         |               3  |               6  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 7e5515ea

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4574.598 ; gain = 0.000 ; free physical = 583278 ; free virtual = 673708

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 7e5515ea

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4574.598 ; gain = 0.000 ; free physical = 583286 ; free virtual = 673716

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 7e5515ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4574.598 ; gain = 0.000 ; free physical = 583282 ; free virtual = 673712

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4574.598 ; gain = 0.000 ; free physical = 583283 ; free virtual = 673713
Ending Netlist Obfuscation Task | Checksum: 7e5515ea

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4574.598 ; gain = 0.000 ; free physical = 583274 ; free virtual = 673704
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 4574.598 ; gain = 324.359 ; free physical = 583287 ; free virtual = 673716
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sun Jul 20 03:51:32 2025...
