# The Verilog-To-Superconducting (VTS) project

VTS is a framework for generating and synthesizing SPGA (superconducting programmable gate array)
hardware.

## License

This project is licensed under either of

 * Apache License, Version 2.0, ([LICENSE-APACHE](LICENSE-APACHE) or
   https://www.apache.org/licenses/LICENSE-2.0)
 * MIT license ([LICENSE-MIT](LICENSE-MIT) or
   https://opensource.org/licenses/MIT)

at your option.
