{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 19:06:00 2024 " "Info: Processing started: Sun Mar 10 19:06:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off course_work -c course_work " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off course_work -c course_work" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "course_work EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design course_work" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 2021 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "96 96 " "Critical Warning: No exact pin location assignment(s) for 96 pins of 96 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[11\] " "Info: Pin memory_address\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[11] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 112 744 957 128 "memory_address\[11..0\]" "" } { 360 200 330 376 "memory_address\[11..0\]" "" } { 104 624 754 120 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 448 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[10\] " "Info: Pin memory_address\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[10] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 112 744 957 128 "memory_address\[11..0\]" "" } { 360 200 330 376 "memory_address\[11..0\]" "" } { 104 624 754 120 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 449 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[9\] " "Info: Pin memory_address\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[9] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 112 744 957 128 "memory_address\[11..0\]" "" } { 360 200 330 376 "memory_address\[11..0\]" "" } { 104 624 754 120 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 450 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[8\] " "Info: Pin memory_address\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[8] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 112 744 957 128 "memory_address\[11..0\]" "" } { 360 200 330 376 "memory_address\[11..0\]" "" } { 104 624 754 120 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 451 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[7\] " "Info: Pin memory_address\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[7] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 112 744 957 128 "memory_address\[11..0\]" "" } { 360 200 330 376 "memory_address\[11..0\]" "" } { 104 624 754 120 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 452 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[6\] " "Info: Pin memory_address\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[6] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 112 744 957 128 "memory_address\[11..0\]" "" } { 360 200 330 376 "memory_address\[11..0\]" "" } { 104 624 754 120 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 453 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[5\] " "Info: Pin memory_address\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[5] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 112 744 957 128 "memory_address\[11..0\]" "" } { 360 200 330 376 "memory_address\[11..0\]" "" } { 104 624 754 120 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 454 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[4\] " "Info: Pin memory_address\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[4] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 112 744 957 128 "memory_address\[11..0\]" "" } { 360 200 330 376 "memory_address\[11..0\]" "" } { 104 624 754 120 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 455 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[3\] " "Info: Pin memory_address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[3] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 112 744 957 128 "memory_address\[11..0\]" "" } { 360 200 330 376 "memory_address\[11..0\]" "" } { 104 624 754 120 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 456 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[2\] " "Info: Pin memory_address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[2] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 112 744 957 128 "memory_address\[11..0\]" "" } { 360 200 330 376 "memory_address\[11..0\]" "" } { 104 624 754 120 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 457 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[1\] " "Info: Pin memory_address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[1] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 112 744 957 128 "memory_address\[11..0\]" "" } { 360 200 330 376 "memory_address\[11..0\]" "" } { 104 624 754 120 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 458 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[0\] " "Info: Pin memory_address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[0] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 112 744 957 128 "memory_address\[11..0\]" "" } { 360 200 330 376 "memory_address\[11..0\]" "" } { 104 624 754 120 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 459 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[14\] " "Info: Pin data\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[14] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 128 744 920 144 "data\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 472 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[13\] " "Info: Pin data\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[13] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 128 744 920 144 "data\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 473 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[12\] " "Info: Pin data\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[12] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 128 744 920 144 "data\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 474 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[11\] " "Info: Pin data\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[11] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 128 744 920 144 "data\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 475 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[10\] " "Info: Pin data\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[10] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 128 744 920 144 "data\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 476 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[9\] " "Info: Pin data\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[9] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 128 744 920 144 "data\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 477 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[8\] " "Info: Pin data\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[8] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 128 744 920 144 "data\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 478 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[7\] " "Info: Pin data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[7] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 128 744 920 144 "data\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 479 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[6\] " "Info: Pin data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[6] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 128 744 920 144 "data\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 480 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[5\] " "Info: Pin data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[5] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 128 744 920 144 "data\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 481 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[4\] " "Info: Pin data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[4] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 128 744 920 144 "data\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 482 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[3\] " "Info: Pin data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[3] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 128 744 920 144 "data\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 483 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[2\] " "Info: Pin data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[2] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 128 744 920 144 "data\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 484 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[1\] " "Info: Pin data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[1] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 128 744 920 144 "data\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 485 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[0\] " "Info: Pin data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[0] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 128 744 920 144 "data\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 486 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out_mem\[14\] " "Info: Pin memory_data_out_mem\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out_mem[14] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 320 744 991 336 "memory_data_out_mem\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out_mem[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 499 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out_mem\[13\] " "Info: Pin memory_data_out_mem\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out_mem[13] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 320 744 991 336 "memory_data_out_mem\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out_mem[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 500 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out_mem\[12\] " "Info: Pin memory_data_out_mem\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out_mem[12] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 320 744 991 336 "memory_data_out_mem\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out_mem[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 501 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out_mem\[11\] " "Info: Pin memory_data_out_mem\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out_mem[11] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 320 744 991 336 "memory_data_out_mem\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out_mem[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 502 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out_mem\[10\] " "Info: Pin memory_data_out_mem\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out_mem[10] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 320 744 991 336 "memory_data_out_mem\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out_mem[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 503 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out_mem\[9\] " "Info: Pin memory_data_out_mem\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out_mem[9] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 320 744 991 336 "memory_data_out_mem\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out_mem[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 504 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out_mem\[8\] " "Info: Pin memory_data_out_mem\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out_mem[8] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 320 744 991 336 "memory_data_out_mem\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out_mem[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 505 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out_mem\[7\] " "Info: Pin memory_data_out_mem\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out_mem[7] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 320 744 991 336 "memory_data_out_mem\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out_mem[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 506 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out_mem\[6\] " "Info: Pin memory_data_out_mem\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out_mem[6] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 320 744 991 336 "memory_data_out_mem\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out_mem[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 507 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out_mem\[5\] " "Info: Pin memory_data_out_mem\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out_mem[5] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 320 744 991 336 "memory_data_out_mem\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out_mem[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 508 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out_mem\[4\] " "Info: Pin memory_data_out_mem\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out_mem[4] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 320 744 991 336 "memory_data_out_mem\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out_mem[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 509 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out_mem\[3\] " "Info: Pin memory_data_out_mem\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out_mem[3] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 320 744 991 336 "memory_data_out_mem\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out_mem[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 510 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out_mem\[2\] " "Info: Pin memory_data_out_mem\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out_mem[2] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 320 744 991 336 "memory_data_out_mem\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out_mem[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 511 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out_mem\[1\] " "Info: Pin memory_data_out_mem\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out_mem[1] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 320 744 991 336 "memory_data_out_mem\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out_mem[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 512 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out_mem\[0\] " "Info: Pin memory_data_out_mem\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out_mem[0] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 320 744 991 336 "memory_data_out_mem\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out_mem[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 513 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_address\[3\] " "Info: Pin registers_address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_address[3] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 160 744 952 176 "registers_address\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 514 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_address\[2\] " "Info: Pin registers_address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_address[2] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 160 744 952 176 "registers_address\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 515 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_address\[1\] " "Info: Pin registers_address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_address[1] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 160 744 952 176 "registers_address\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 516 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_address\[0\] " "Info: Pin registers_address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_address[0] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 160 744 952 176 "registers_address\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 517 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_out\[14\] " "Info: Pin registers_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_out[14] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 176 744 934 192 "registers_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 520 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_out\[13\] " "Info: Pin registers_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_out[13] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 176 744 934 192 "registers_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 521 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_out\[12\] " "Info: Pin registers_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_out[12] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 176 744 934 192 "registers_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 522 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_out\[11\] " "Info: Pin registers_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_out[11] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 176 744 934 192 "registers_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 523 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_out\[10\] " "Info: Pin registers_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_out[10] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 176 744 934 192 "registers_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 524 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_out\[9\] " "Info: Pin registers_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_out[9] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 176 744 934 192 "registers_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 525 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_out\[8\] " "Info: Pin registers_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_out[8] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 176 744 934 192 "registers_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 526 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_out\[7\] " "Info: Pin registers_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_out[7] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 176 744 934 192 "registers_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 527 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_out\[6\] " "Info: Pin registers_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_out[6] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 176 744 934 192 "registers_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 528 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_out\[5\] " "Info: Pin registers_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_out[5] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 176 744 934 192 "registers_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 529 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_out\[4\] " "Info: Pin registers_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_out[4] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 176 744 934 192 "registers_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 530 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_out\[3\] " "Info: Pin registers_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_out[3] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 176 744 934 192 "registers_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 531 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_out\[2\] " "Info: Pin registers_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_out[2] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 176 744 934 192 "registers_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 532 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_out\[1\] " "Info: Pin registers_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_out[1] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 176 744 934 192 "registers_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 533 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_out\[0\] " "Info: Pin registers_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_out[0] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 176 744 934 192 "registers_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 534 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_control\[5\] " "Info: Pin ALU_control\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_control[5] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 224 744 925 240 "ALU_control\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_control[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 440 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_control\[4\] " "Info: Pin ALU_control\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_control[4] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 224 744 925 240 "ALU_control\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_control[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 441 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_control\[3\] " "Info: Pin ALU_control\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_control[3] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 224 744 925 240 "ALU_control\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_control[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 442 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_control\[2\] " "Info: Pin ALU_control\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_control[2] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 224 744 925 240 "ALU_control\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_control[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 443 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_control\[1\] " "Info: Pin ALU_control\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_control[1] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 224 744 925 240 "ALU_control\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_control[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 444 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_control\[0\] " "Info: Pin ALU_control\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_control[0] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 224 744 925 240 "ALU_control\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_control[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 445 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_control\[1\] " "Info: Pin memory_control\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_control[1] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 96 744 945 112 "memory_control\[1..0\]" "" } { 328 208 326 344 "memory_control\[0\]" "" } { 344 208 326 360 "memory_control\[1\]" "" } { 88 624 748 104 "memory_control\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_control[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 446 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_control\[0\] " "Info: Pin memory_control\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_control[0] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 96 744 945 112 "memory_control\[1..0\]" "" } { 328 208 326 344 "memory_control\[0\]" "" } { 344 208 326 360 "memory_control\[1\]" "" } { 88 624 748 104 "memory_control\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_control[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 447 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[11\] " "Info: Pin base\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[11] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 192 744 920 208 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 460 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[10\] " "Info: Pin base\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[10] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 192 744 920 208 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 461 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[9\] " "Info: Pin base\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[9] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 192 744 920 208 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 462 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[8\] " "Info: Pin base\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[8] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 192 744 920 208 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 463 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[7\] " "Info: Pin base\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[7] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 192 744 920 208 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 464 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[6\] " "Info: Pin base\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[6] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 192 744 920 208 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 465 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[5\] " "Info: Pin base\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[5] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 192 744 920 208 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 466 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[4\] " "Info: Pin base\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[4] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 192 744 920 208 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 467 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[3\] " "Info: Pin base\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[3] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 192 744 920 208 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 468 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[2\] " "Info: Pin base\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[2] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 192 744 920 208 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 469 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[1\] " "Info: Pin base\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[1] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 192 744 920 208 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 470 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[0\] " "Info: Pin base\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[0] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 192 744 920 208 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 471 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[11\] " "Info: Pin index\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[11] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 208 744 920 224 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 487 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[10\] " "Info: Pin index\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[10] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 208 744 920 224 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 488 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[9\] " "Info: Pin index\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[9] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 208 744 920 224 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 489 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[8\] " "Info: Pin index\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[8] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 208 744 920 224 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 490 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[7\] " "Info: Pin index\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[7] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 208 744 920 224 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 491 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[6\] " "Info: Pin index\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[6] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 208 744 920 224 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 492 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[5\] " "Info: Pin index\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[5] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 208 744 920 224 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 493 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[4\] " "Info: Pin index\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[4] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 208 744 920 224 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 494 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[3\] " "Info: Pin index\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[3] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 208 744 920 224 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 495 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[2\] " "Info: Pin index\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[2] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 208 744 920 224 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 496 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[1\] " "Info: Pin index\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[1] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 208 744 920 224 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 497 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[0\] " "Info: Pin index\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[0] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 208 744 920 224 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 498 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_control\[1\] " "Info: Pin registers_control\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_control[1] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 144 744 946 160 "registers_control\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_control[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 518 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_control\[0\] " "Info: Pin registers_control\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_control[0] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 144 744 946 160 "registers_control\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_control[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 519 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 88 -40 128 104 "clk" "" } { 80 128 176 96 "clk" "" } { 312 272 320 328 "clk" "" } { 88 256 296 104 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 535 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 88 -40 128 104 "clk" "" } { 80 128 176 96 "clk" "" } { 312 272 320 328 "clk" "" } { 88 256 296 104 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 535 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory:inst6\|lpm_compare0:inst13\|lpm_compare:lpm_compare_component\|cmpr_qij:auto_generated\|op_1~0  " "Info: Automatically promoted node memory:inst6\|lpm_compare0:inst13\|lpm_compare:lpm_compare_component\|cmpr_qij:auto_generated\|op_1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory:inst6|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_qij:auto_generated|op_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 1389 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "95 unused 3.3V 0 95 0 " "Info: Number of I/O pins in group: 95 (unused VREF, 3.3V VCCIO, 0 input, 95 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.185 ns register register " "Info: Estimated most critical path is register to register delay of 8.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:inst\|control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[12\] 1 REG LAB_X19_Y16 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y16; Fanout = 23; REG Node = 'cpu:inst\|control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[12\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst|control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.272 ns) 1.043 ns cpu:inst\|control_block:inst\|lpm_decode4:inst14\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode54w\[3\]~0 2 COMB LAB_X15_Y18 8 " "Info: 2: + IC(0.771 ns) + CELL(0.272 ns) = 1.043 ns; Loc. = LAB_X15_Y18; Fanout = 8; COMB Node = 'cpu:inst\|control_block:inst\|lpm_decode4:inst14\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode54w\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { cpu:inst|control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[12] cpu:inst|control_block:inst|lpm_decode4:inst14|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode54w[3]~0 } "NODE_NAME" } } { "db/decode_d9f.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/decode_d9f.tdf" 62 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.378 ns) 2.238 ns cpu:inst\|control_block:inst\|inst34 3 COMB LAB_X22_Y17 16 " "Info: 3: + IC(0.817 ns) + CELL(0.378 ns) = 2.238 ns; Loc. = LAB_X22_Y17; Fanout = 16; COMB Node = 'cpu:inst\|control_block:inst\|inst34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { cpu:inst|control_block:inst|lpm_decode4:inst14|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode54w[3]~0 cpu:inst|control_block:inst|inst34 } "NODE_NAME" } } { "control_block.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/control_block.bdf" { { 1264 1736 1800 1312 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.378 ns) 3.012 ns cpu:inst\|control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\|dout\[2\]~13 4 COMB LAB_X22_Y18 26 " "Info: 4: + IC(0.396 ns) + CELL(0.378 ns) = 3.012 ns; Loc. = LAB_X22_Y18; Fanout = 26; COMB Node = 'cpu:inst\|control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\|dout\[2\]~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { cpu:inst|control_block:inst|inst34 cpu:inst|control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[2]~13 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.272 ns) 3.786 ns cpu:inst\|registers:inst2\|inst33~0 5 COMB LAB_X22_Y17 15 " "Info: 5: + IC(0.502 ns) + CELL(0.272 ns) = 3.786 ns; Loc. = LAB_X22_Y17; Fanout = 15; COMB Node = 'cpu:inst\|registers:inst2\|inst33~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { cpu:inst|control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[2]~13 cpu:inst|registers:inst2|inst33~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/registers.bdf" { { 96 1048 1112 144 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.272 ns) 4.786 ns cpu:inst\|registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[10\]~23 6 COMB LAB_X19_Y15 1 " "Info: 6: + IC(0.728 ns) + CELL(0.272 ns) = 4.786 ns; Loc. = LAB_X19_Y15; Fanout = 1; COMB Node = 'cpu:inst\|registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[10\]~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { cpu:inst|registers:inst2|inst33~0 cpu:inst|registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[10]~23 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.053 ns) 5.550 ns cpu:inst\|registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[10\]~24 7 COMB LAB_X23_Y15 2 " "Info: 7: + IC(0.711 ns) + CELL(0.053 ns) = 5.550 ns; Loc. = LAB_X23_Y15; Fanout = 2; COMB Node = 'cpu:inst\|registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[10\]~24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { cpu:inst|registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[10]~23 cpu:inst|registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[10]~24 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.272 ns) 6.045 ns cpu:inst\|registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[10\]~27 8 COMB LAB_X22_Y15 4 " "Info: 8: + IC(0.223 ns) + CELL(0.272 ns) = 6.045 ns; Loc. = LAB_X22_Y15; Fanout = 4; COMB Node = 'cpu:inst\|registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[10\]~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { cpu:inst|registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[10]~24 cpu:inst|registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[10]~27 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.357 ns) 7.047 ns cpu:inst\|control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[10\]~51 9 COMB LAB_X18_Y16 17 " "Info: 9: + IC(0.645 ns) + CELL(0.357 ns) = 7.047 ns; Loc. = LAB_X18_Y16; Fanout = 17; COMB Node = 'cpu:inst\|control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[10\]~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { cpu:inst|registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[10]~27 cpu:inst|control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[10]~51 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.155 ns) 8.185 ns cpu:inst\|registers:inst2\|lpm_dff0:register_10\|lpm_ff:lpm_ff_component\|dffs\[10\] 10 REG LAB_X22_Y14 1 " "Info: 10: + IC(0.983 ns) + CELL(0.155 ns) = 8.185 ns; Loc. = LAB_X22_Y14; Fanout = 1; REG Node = 'cpu:inst\|registers:inst2\|lpm_dff0:register_10\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { cpu:inst|control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[10]~51 cpu:inst|registers:inst2|lpm_dff0:register_10|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.409 ns ( 29.43 % ) " "Info: Total cell delay = 2.409 ns ( 29.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.776 ns ( 70.57 % ) " "Info: Total interconnect delay = 5.776 ns ( 70.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.185 ns" { cpu:inst|control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[12] cpu:inst|control_block:inst|lpm_decode4:inst14|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode54w[3]~0 cpu:inst|control_block:inst|inst34 cpu:inst|control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[2]~13 cpu:inst|registers:inst2|inst33~0 cpu:inst|registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[10]~23 cpu:inst|registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[10]~24 cpu:inst|registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[10]~27 cpu:inst|control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[10]~51 cpu:inst|registers:inst2|lpm_dff0:register_10|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 9% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "95 " "Warning: Found 95 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[11\] 0 " "Info: Pin \"memory_address\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[10\] 0 " "Info: Pin \"memory_address\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[9\] 0 " "Info: Pin \"memory_address\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[8\] 0 " "Info: Pin \"memory_address\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[7\] 0 " "Info: Pin \"memory_address\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[6\] 0 " "Info: Pin \"memory_address\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[5\] 0 " "Info: Pin \"memory_address\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[4\] 0 " "Info: Pin \"memory_address\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[3\] 0 " "Info: Pin \"memory_address\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[2\] 0 " "Info: Pin \"memory_address\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[1\] 0 " "Info: Pin \"memory_address\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[0\] 0 " "Info: Pin \"memory_address\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[14\] 0 " "Info: Pin \"data\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[13\] 0 " "Info: Pin \"data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[12\] 0 " "Info: Pin \"data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[11\] 0 " "Info: Pin \"data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[10\] 0 " "Info: Pin \"data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[9\] 0 " "Info: Pin \"data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[8\] 0 " "Info: Pin \"data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[7\] 0 " "Info: Pin \"data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[6\] 0 " "Info: Pin \"data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[5\] 0 " "Info: Pin \"data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[4\] 0 " "Info: Pin \"data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[3\] 0 " "Info: Pin \"data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[2\] 0 " "Info: Pin \"data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[1\] 0 " "Info: Pin \"data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[0\] 0 " "Info: Pin \"data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out_mem\[14\] 0 " "Info: Pin \"memory_data_out_mem\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out_mem\[13\] 0 " "Info: Pin \"memory_data_out_mem\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out_mem\[12\] 0 " "Info: Pin \"memory_data_out_mem\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out_mem\[11\] 0 " "Info: Pin \"memory_data_out_mem\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out_mem\[10\] 0 " "Info: Pin \"memory_data_out_mem\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out_mem\[9\] 0 " "Info: Pin \"memory_data_out_mem\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out_mem\[8\] 0 " "Info: Pin \"memory_data_out_mem\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out_mem\[7\] 0 " "Info: Pin \"memory_data_out_mem\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out_mem\[6\] 0 " "Info: Pin \"memory_data_out_mem\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out_mem\[5\] 0 " "Info: Pin \"memory_data_out_mem\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out_mem\[4\] 0 " "Info: Pin \"memory_data_out_mem\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out_mem\[3\] 0 " "Info: Pin \"memory_data_out_mem\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out_mem\[2\] 0 " "Info: Pin \"memory_data_out_mem\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out_mem\[1\] 0 " "Info: Pin \"memory_data_out_mem\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out_mem\[0\] 0 " "Info: Pin \"memory_data_out_mem\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_address\[3\] 0 " "Info: Pin \"registers_address\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_address\[2\] 0 " "Info: Pin \"registers_address\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_address\[1\] 0 " "Info: Pin \"registers_address\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_address\[0\] 0 " "Info: Pin \"registers_address\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_out\[14\] 0 " "Info: Pin \"registers_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_out\[13\] 0 " "Info: Pin \"registers_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_out\[12\] 0 " "Info: Pin \"registers_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_out\[11\] 0 " "Info: Pin \"registers_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_out\[10\] 0 " "Info: Pin \"registers_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_out\[9\] 0 " "Info: Pin \"registers_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_out\[8\] 0 " "Info: Pin \"registers_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_out\[7\] 0 " "Info: Pin \"registers_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_out\[6\] 0 " "Info: Pin \"registers_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_out\[5\] 0 " "Info: Pin \"registers_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_out\[4\] 0 " "Info: Pin \"registers_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_out\[3\] 0 " "Info: Pin \"registers_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_out\[2\] 0 " "Info: Pin \"registers_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_out\[1\] 0 " "Info: Pin \"registers_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_out\[0\] 0 " "Info: Pin \"registers_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_control\[5\] 0 " "Info: Pin \"ALU_control\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_control\[4\] 0 " "Info: Pin \"ALU_control\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_control\[3\] 0 " "Info: Pin \"ALU_control\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_control\[2\] 0 " "Info: Pin \"ALU_control\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_control\[1\] 0 " "Info: Pin \"ALU_control\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_control\[0\] 0 " "Info: Pin \"ALU_control\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_control\[1\] 0 " "Info: Pin \"memory_control\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_control\[0\] 0 " "Info: Pin \"memory_control\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[11\] 0 " "Info: Pin \"base\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[10\] 0 " "Info: Pin \"base\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[9\] 0 " "Info: Pin \"base\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[8\] 0 " "Info: Pin \"base\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[7\] 0 " "Info: Pin \"base\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[6\] 0 " "Info: Pin \"base\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[5\] 0 " "Info: Pin \"base\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[4\] 0 " "Info: Pin \"base\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[3\] 0 " "Info: Pin \"base\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[2\] 0 " "Info: Pin \"base\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[1\] 0 " "Info: Pin \"base\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[0\] 0 " "Info: Pin \"base\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[11\] 0 " "Info: Pin \"index\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[10\] 0 " "Info: Pin \"index\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[9\] 0 " "Info: Pin \"index\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[8\] 0 " "Info: Pin \"index\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[7\] 0 " "Info: Pin \"index\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[6\] 0 " "Info: Pin \"index\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[5\] 0 " "Info: Pin \"index\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[4\] 0 " "Info: Pin \"index\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[3\] 0 " "Info: Pin \"index\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[2\] 0 " "Info: Pin \"index\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[1\] 0 " "Info: Pin \"index\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[0\] 0 " "Info: Pin \"index\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_control\[1\] 0 " "Info: Pin \"registers_control\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_control\[0\] 0 " "Info: Pin \"registers_control\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "287 " "Info: Peak virtual memory: 287 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 10 19:06:05 2024 " "Info: Processing ended: Sun Mar 10 19:06:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
