# my first makefile

CC = gcc
#SRC = $(wildcard *.c)
SRC = main.c school.c
OBJ = $(SRC:%.c=%.o)
NAME = school
RM = rm

# make automatically compiles to object file via implicit rules
all: $(OBJ) 
	$(CC) $(OBJ) -o $(NAME)

clean:
	$(RM) *~ $(NAME)

oclean:
	$(RM) $(OBJ)

fclean:
	$(RM) *~ $(NAME) $(OBJ)

re:
	$(CC) $(SRC) -o $(NAME)
