library verilog;
use verilog.vl_types.all;
entity dist is
    port(
        clk             : in     vl_logic;
        x_start         : in     vl_logic_vector(10 downto 0);
        x_end           : in     vl_logic_vector(10 downto 0);
        y_start         : in     vl_logic_vector(9 downto 0);
        y_end           : in     vl_logic_vector(9 downto 0);
        sum_sqrs        : out    vl_logic_vector(21 downto 0);
        distance        : out    vl_logic_vector(11 downto 0)
    );
end dist;
