
Implement a D latch using an always block.

module TopModule (
  input d,
  input ena,
  output logic q
);

