// Seed: 3003540264
module module_0 (
    id_1
);
  output wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd13,
    parameter id_2 = 32'd72
) (
    _id_1,
    _id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire _id_2;
  module_0 modCall_1 (id_3);
  input wire _id_1;
  assign id_3 = id_2;
  wire [id_1 : id_1] id_5;
  logic id_6;
  assign id_6[1] = 1'd0;
  wire  id_7;
  wire  id_8 [-1 : id_2];
  logic id_9;
endmodule
module module_0 #(
    parameter id_4 = 32'd36
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  inout wire _id_4;
  inout uwire id_3;
  module_0 modCall_1 (id_3);
  output wire id_2;
  output wire id_1;
  wire [-1 : id_4] module_2;
  parameter id_5 = -1'b0;
  assign id_3 = (-1);
  wire id_6;
  wire [1 : -1] id_7;
  assign id_1 = id_7;
endmodule
