// j204c_f_rx_tx_ip_intel_jesd204c_1_intel_jesd204c_312_mgqnsiy.v

// This file was auto-generated from intel_jesd204c_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module j204c_f_rx_tx_ip_intel_jesd204c_1_intel_jesd204c_312_mgqnsiy #(
		parameter TL_EN                  = 1,
		parameter SUBCLASSV              = 1,
		parameter BIT_REV                = 0,
		parameter L                      = 4,
		parameter M                      = 8,
		parameter F                      = 4,
		parameter N                      = 16,
		parameter NP                     = 16,
		parameter S                      = 1,
		parameter E                      = 4,
		parameter SCR_DIS                = 0,
		parameter CS                     = 0,
		parameter CF                     = 0,
		parameter HD                     = 0,
		parameter SH_CONFIG              = 0,
		parameter FCLK_MULP              = 2,
		parameter WIDTH_MULP             = 2,
		parameter PIPESTG_2              = 0,
		parameter PIPE_FIFO_DOUT         = 0,
		parameter TX_GB_MLAB             = 0,
		parameter TX_LEMC_OFFSET         = 0,
		parameter RX_THRESH_EMB_ERR      = 8,
		parameter RX_THRESH_SH_ERR       = 16,
		parameter RX_LEMC_OFFSET         = 0,
		parameter RBD_OFFSET             = 0,
		parameter RX_GB_PIPE             = 0,
		parameter RX_GB_MLAB             = 0,
		parameter ECC_EN                 = 0,
		parameter RX_POL_EN_ATTR         = 1,
		parameter RX_POL_EN              = 15,
		parameter RX_POL_INV             = 15,
		parameter SL_CMD                 = 0,
		parameter MULTI_LINK             = 0,
		parameter CSR_OPT                = 0,
		parameter CLKCTRL_MODE           = 0,
		parameter TOTAL_CS               = 1,
		parameter TOTAL_SAMPLE           = 16,
		parameter AVST_WIDTH             = 256,
		parameter PIPESTG_1              = 0,
		parameter BIT_PER_LANE           = 128,
		parameter RST_DTOGGLE_EN         = 1,
		parameter FORCE_RBD_REL          = 0,
		parameter RX_GB_8DEEP            = 0,
		parameter RX_GB_RD_DLY           = 1,
		parameter TL_LATENCY             = 4,
		parameter DESKEW_THRES           = 7,
		parameter RECONFIG_ADDRESS_WIDTH = 21,
		parameter CMD_WIDTH              = 24,
		parameter CMD_W                  = 4,
		parameter rcp_load_enable        = 0
	) (
		input  wire         j204c_tx_phy_rst_n,         //         j204c_tx_phy_rst_n.reset_n
		input  wire         j204c_rx_phy_rst_n,         //         j204c_rx_phy_rst_n.reset_n
		input  wire [3:0]   rx_serial_data,             //             rx_serial_data.export
		input  wire [3:0]   rx_serial_data_n,           //           rx_serial_data_n.export
		input  wire         j204c_pll_refclk,           //           j204c_pll_refclk.clk
		output wire [3:0]   tx_pma_ready,               //               tx_pma_ready.export
		output wire [3:0]   rx_pma_ready,               //               rx_pma_ready.export
		output wire [3:0]   tx_serial_data,             //             tx_serial_data.export
		output wire [3:0]   tx_serial_data_n,           //           tx_serial_data_n.export
		input  wire         j204c_reconfig_clk,         //         j204c_reconfig_clk.clk
		input  wire         j204c_reconfig_reset,       //       j204c_reconfig_reset.reset
		input  wire [20:0]  j204c_reconfig_address,     //             j204c_reconfig.address
		input  wire         j204c_reconfig_read,        //                           .read
		output wire [7:0]   j204c_reconfig_readdata,    //                           .readdata
		output wire         j204c_reconfig_waitrequest, //                           .waitrequest
		input  wire         j204c_reconfig_write,       //                           .write
		input  wire [7:0]   j204c_reconfig_writedata,   //                           .writedata
		input  wire         j204c_txlink_clk,           //           j204c_txlink_clk.clk
		input  wire         j204c_txframe_clk,          //          j204c_txframe_clk.clk
		input  wire         j204c_tx_rst_n,             //             j204c_tx_rst_n.reset_n
		input  wire         j204c_txlclk_ctrl,          //          j204c_txlclk_ctrl.export
		input  wire         j204c_txfclk_ctrl,          //          j204c_txfclk_ctrl.export
		input  wire         j204c_tx_avs_clk,           //           j204c_tx_avs_clk.clk
		input  wire         j204c_tx_avs_rst_n,         //         j204c_tx_avs_rst_n.reset_n
		input  wire         j204c_tx_avs_chipselect,    //               j204c_tx_avs.chipselect
		input  wire [9:0]   j204c_tx_avs_address,       //                           .address
		input  wire         j204c_tx_avs_read,          //                           .read
		output wire [31:0]  j204c_tx_avs_readdata,      //                           .readdata
		output wire         j204c_tx_avs_waitrequest,   //                           .waitrequest
		input  wire         j204c_tx_avs_write,         //                           .write
		input  wire [31:0]  j204c_tx_avs_writedata,     //                           .writedata
		input  wire [255:0] j204c_tx_avst_data,         //              j204c_tx_avst.data
		input  wire         j204c_tx_avst_valid,        //                           .valid
		output wire         j204c_tx_avst_ready,        //                           .ready
		input  wire         j204c_tx_avst_control,      //      j204c_tx_avst_control.export
		input  wire [23:0]  j204c_tx_cmd_data,          //               j204c_tx_cmd.data
		input  wire         j204c_tx_cmd_valid,         //                           .valid
		output wire         j204c_tx_cmd_ready,         //                           .ready
		input  wire         j204c_tx_sysref,            //            j204c_tx_sysref.export
		output wire         j204c_tx_somb,              //              j204c_tx_somb.export
		output wire         j204c_tx_soemb,             //             j204c_tx_soemb.export
		output wire [3:0]   j204c_tx_csr_l,             //             j204c_tx_csr_l.export
		output wire [7:0]   j204c_tx_csr_f,             //             j204c_tx_csr_f.export
		output wire [7:0]   j204c_tx_csr_m,             //             j204c_tx_csr_m.export
		output wire [1:0]   j204c_tx_csr_cs,            //            j204c_tx_csr_cs.export
		output wire [4:0]   j204c_tx_csr_n,             //             j204c_tx_csr_n.export
		output wire [4:0]   j204c_tx_csr_np,            //            j204c_tx_csr_np.export
		output wire [4:0]   j204c_tx_csr_s,             //             j204c_tx_csr_s.export
		output wire         j204c_tx_csr_hd,            //            j204c_tx_csr_hd.export
		output wire [4:0]   j204c_tx_csr_cf,            //            j204c_tx_csr_cf.export
		output wire [7:0]   j204c_tx_csr_e,             //             j204c_tx_csr_e.export
		output wire [3:0]   j204c_tx_csr_testmode,      //      j204c_tx_csr_testmode.export
		output wire         j204c_tx_int,               //               j204c_tx_int.irq
		input  wire         j204c_rx_avs_clk,           //           j204c_rx_avs_clk.clk
		input  wire         j204c_rx_avs_rst_n,         //         j204c_rx_avs_rst_n.reset_n
		input  wire         j204c_rx_avs_chipselect,    //               j204c_rx_avs.chipselect
		input  wire [9:0]   j204c_rx_avs_address,       //                           .address
		input  wire         j204c_rx_avs_read,          //                           .read
		output wire [31:0]  j204c_rx_avs_readdata,      //                           .readdata
		output wire         j204c_rx_avs_waitrequest,   //                           .waitrequest
		input  wire         j204c_rx_avs_write,         //                           .write
		input  wire [31:0]  j204c_rx_avs_writedata,     //                           .writedata
		output wire         j204c_rx_int,               //               j204c_rx_int.irq
		output wire [3:0]   j204c_rx_csr_l,             //             j204c_rx_csr_l.export
		output wire [7:0]   j204c_rx_csr_f,             //             j204c_rx_csr_f.export
		output wire [7:0]   j204c_rx_csr_m,             //             j204c_rx_csr_m.export
		output wire [1:0]   j204c_rx_csr_cs,            //            j204c_rx_csr_cs.export
		output wire [4:0]   j204c_rx_csr_n,             //             j204c_rx_csr_n.export
		output wire [4:0]   j204c_rx_csr_np,            //            j204c_rx_csr_np.export
		output wire [4:0]   j204c_rx_csr_s,             //             j204c_rx_csr_s.export
		output wire         j204c_rx_csr_hd,            //            j204c_rx_csr_hd.export
		output wire [4:0]   j204c_rx_csr_cf,            //            j204c_rx_csr_cf.export
		output wire [7:0]   j204c_rx_csr_e,             //             j204c_rx_csr_e.export
		output wire [3:0]   j204c_rx_csr_testmode,      //      j204c_rx_csr_testmode.export
		input  wire         j204c_rx_sysref,            //            j204c_rx_sysref.export
		input  wire         j204c_rxlink_clk,           //           j204c_rxlink_clk.clk
		input  wire         j204c_rxframe_clk,          //          j204c_rxframe_clk.clk
		input  wire         j204c_rxlclk_ctrl,          //          j204c_rxlclk_ctrl.export
		input  wire         j204c_rxfclk_ctrl,          //          j204c_rxfclk_ctrl.export
		input  wire         j204c_rx_rst_n,             //             j204c_rx_rst_n.reset_n
		output wire         j204c_rx_dev_lane_align,    //    j204c_rx_dev_lane_align.export
		input  wire         j204c_rx_alldev_lane_align, // j204c_rx_alldev_lane_align.export
		output wire [23:0]  j204c_rx_cmd_data,          //               j204c_rx_cmd.data
		output wire         j204c_rx_cmd_valid,         //                           .valid
		input  wire         j204c_rx_cmd_ready,         //                           .ready
		output wire [3:0]   j204c_rx_cmd_par_err,       //       j204c_rx_cmd_par_err.export
		output wire         j204c_rx_somb,              //              j204c_rx_somb.export
		output wire         j204c_rx_soemb,             //             j204c_rx_soemb.export
		output wire         j204c_rx_sh_lock,           //           j204c_rx_sh_lock.export
		output wire         j204c_rx_emb_lock,          //          j204c_rx_emb_lock.export
		output wire [255:0] j204c_rx_avst_data,         //              j204c_rx_avst.data
		output wire         j204c_rx_avst_valid,        //                           .valid
		input  wire         j204c_rx_avst_ready,        //                           .ready
		output wire         j204c_rx_avst_control,      //      j204c_rx_avst_control.export
		output wire [3:0]   j204c_rx_crc_err,           //           j204c_rx_crc_err.export
		output wire [3:0]   rx_ready,                   //                   rx_ready.export
		output wire [3:0]   tx_ready                    //                   tx_ready.export
	);

	wire    [3:0] j204c_phy_hip_inst_rx_fifo_empty_export;                      // j204c_phy_hip_inst:rx_fifo_empty -> j204c_rx_base_inst:j204c_rx_phy_hip_out_fifo_empty
	wire    [3:0] j204c_phy_hip_inst_rx_fifo_full_export;                       // j204c_phy_hip_inst:rx_fifo_full -> j204c_rx_base_inst:j204c_rx_phy_hip_out_fifo_full
	wire    [3:0] j204c_phy_hip_inst_rx_is_lockedtodata_export;                 // j204c_phy_hip_inst:rx_is_lockedtodata -> j204c_rx_base_inst:j204c_rx_phy_hip_out_lockedtodata
	wire  [255:0] j204c_phy_hip_inst_j204c_rx_phy_hip_out_parallel_data_export; // j204c_phy_hip_inst:j204c_rx_phy_hip_out_parallel_data -> j204c_rx_base_inst:j204c_rx_phy_hip_out_parallel_data
	wire  [527:0] j204c_tx_base_inst_j204c_tx2rx_lbdata_export;                 // j204c_tx_base_inst:j204c_tx2rx_lbdata -> j204c_rx_base_inst:j204c_tx2rx_lbdata
	wire    [3:0] j204c_phy_hip_inst_rx_clkout_export;                          // j204c_phy_hip_inst:rx_clkout -> j204c_rx_base_inst:j204c_rxphy_clk
	wire  [255:0] j204c_tx_base_inst_txgb_data_out_export;                      // j204c_tx_base_inst:txgb_data_out -> j204c_phy_hip_inst:txgb_data_out
	wire    [0:0] j204c_phy_hip_inst_j204c_txphy_clk_export;                    // j204c_phy_hip_inst:j204c_txphy_clk -> j204c_tx_base_inst:j204c_txphy_clk
	wire    [3:0] j204c_phy_hip_inst_tx_fifo_full_export;                       // j204c_phy_hip_inst:tx_fifo_full -> j204c_tx_base_inst:csr_tx_fifo_full
	wire   [71:0] j204c_rx_base_inst_j204c_rx_cmd_data;                         // port fragment

	generate
		// If any of the display statements (or deliberately broken
		// instantiations) within this generate block triggers then this module
		// has been instantiated this module with a set of parameters different
		// from those it was generated for.  This will usually result in a
		// non-functioning system.
		if (TL_EN != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					tl_en_check ( .error(1'b1) );
		end
		if (SUBCLASSV != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					subclassv_check ( .error(1'b1) );
		end
		if (BIT_REV != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bit_rev_check ( .error(1'b1) );
		end
		if (L != 4)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_check ( .error(1'b1) );
		end
		if (M != 8)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					m_check ( .error(1'b1) );
		end
		if (F != 4)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					f_check ( .error(1'b1) );
		end
		if (N != 16)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					n_check ( .error(1'b1) );
		end
		if (NP != 16)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					np_check ( .error(1'b1) );
		end
		if (S != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					s_check ( .error(1'b1) );
		end
		if (E != 4)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					e_check ( .error(1'b1) );
		end
		if (SCR_DIS != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					scr_dis_check ( .error(1'b1) );
		end
		if (CS != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					cs_check ( .error(1'b1) );
		end
		if (CF != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					cf_check ( .error(1'b1) );
		end
		if (HD != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hd_check ( .error(1'b1) );
		end
		if (SH_CONFIG != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					sh_config_check ( .error(1'b1) );
		end
		if (FCLK_MULP != 2)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					fclk_mulp_check ( .error(1'b1) );
		end
		if (WIDTH_MULP != 2)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					width_mulp_check ( .error(1'b1) );
		end
		if (PIPESTG_2 != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					pipestg_2_check ( .error(1'b1) );
		end
		if (PIPE_FIFO_DOUT != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					pipe_fifo_dout_check ( .error(1'b1) );
		end
		if (TX_GB_MLAB != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					tx_gb_mlab_check ( .error(1'b1) );
		end
		if (TX_LEMC_OFFSET != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					tx_lemc_offset_check ( .error(1'b1) );
		end
		if (RX_THRESH_EMB_ERR != 8)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					rx_thresh_emb_err_check ( .error(1'b1) );
		end
		if (RX_THRESH_SH_ERR != 16)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					rx_thresh_sh_err_check ( .error(1'b1) );
		end
		if (RX_LEMC_OFFSET != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					rx_lemc_offset_check ( .error(1'b1) );
		end
		if (RBD_OFFSET != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					rbd_offset_check ( .error(1'b1) );
		end
		if (RX_GB_PIPE != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					rx_gb_pipe_check ( .error(1'b1) );
		end
		if (RX_GB_MLAB != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					rx_gb_mlab_check ( .error(1'b1) );
		end
		if (ECC_EN != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					ecc_en_check ( .error(1'b1) );
		end
		if (RX_POL_EN_ATTR != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					rx_pol_en_attr_check ( .error(1'b1) );
		end
		if (RX_POL_EN != 15)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					rx_pol_en_check ( .error(1'b1) );
		end
		if (RX_POL_INV != 15)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					rx_pol_inv_check ( .error(1'b1) );
		end
		if (SL_CMD != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					sl_cmd_check ( .error(1'b1) );
		end
		if (MULTI_LINK != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					multi_link_check ( .error(1'b1) );
		end
		if (CSR_OPT != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					csr_opt_check ( .error(1'b1) );
		end
		if (CLKCTRL_MODE != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					clkctrl_mode_check ( .error(1'b1) );
		end
		if (TOTAL_CS != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					total_cs_check ( .error(1'b1) );
		end
		if (TOTAL_SAMPLE != 16)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					total_sample_check ( .error(1'b1) );
		end
		if (AVST_WIDTH != 256)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					avst_width_check ( .error(1'b1) );
		end
		if (PIPESTG_1 != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					pipestg_1_check ( .error(1'b1) );
		end
		if (BIT_PER_LANE != 128)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bit_per_lane_check ( .error(1'b1) );
		end
		if (RST_DTOGGLE_EN != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					rst_dtoggle_en_check ( .error(1'b1) );
		end
		if (FORCE_RBD_REL != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					force_rbd_rel_check ( .error(1'b1) );
		end
		if (RX_GB_8DEEP != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					rx_gb_8deep_check ( .error(1'b1) );
		end
		if (RX_GB_RD_DLY != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					rx_gb_rd_dly_check ( .error(1'b1) );
		end
		if (TL_LATENCY != 4)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					tl_latency_check ( .error(1'b1) );
		end
		if (DESKEW_THRES != 7)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					deskew_thres_check ( .error(1'b1) );
		end
		if (RECONFIG_ADDRESS_WIDTH != 21)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					reconfig_address_width_check ( .error(1'b1) );
		end
		if (CMD_WIDTH != 24)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					cmd_width_check ( .error(1'b1) );
		end
		if (CMD_W != 4)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					cmd_w_check ( .error(1'b1) );
		end
		if (rcp_load_enable != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					rcp_load_enable_check ( .error(1'b1) );
		end
	endgenerate

	j204c_f_rx_tx_ip_intel_jesd204c_1_intel_jesd204c_phy_wrapper_191_avd4uby #(
		.tx_rx                  (2),
		.L                      (4),
		.RECONFIG_ADDRESS_WIDTH (21),
		.bonded_mode            (0),
		.rcp_load_enable        (0)
	) j204c_phy_hip_inst (
		.j204c_tx_phy_rst_n                 (j204c_tx_phy_rst_n),                                           //   input,    width = 1,                 j204c_tx_phy_rst_n.reset_n
		.j204c_rx_phy_rst_n                 (j204c_rx_phy_rst_n),                                           //   input,    width = 1,                 j204c_rx_phy_rst_n.reset_n
		.rx_serial_data                     (rx_serial_data),                                               //   input,    width = 4,                     rx_serial_data.export
		.rx_serial_data_n                   (rx_serial_data_n),                                             //   input,    width = 4,                   rx_serial_data_n.export
		.pll_refclk0                        (j204c_pll_refclk),                                             //   input,    width = 1,                        pll_refclk0.clk
		.txgb_data_out                      (j204c_tx_base_inst_txgb_data_out_export),                      //   input,  width = 256,                      txgb_data_out.export
		.tx_ready                           (tx_ready),                                                     //  output,    width = 4,                           tx_ready.export
		.rx_ready                           (rx_ready),                                                     //  output,    width = 4,                           rx_ready.export
		.tx_pma_ready                       (tx_pma_ready),                                                 //  output,    width = 4,                       tx_pma_ready.export
		.rx_pma_ready                       (rx_pma_ready),                                                 //  output,    width = 4,                       rx_pma_ready.export
		.tx_serial_data                     (tx_serial_data),                                               //  output,    width = 4,                     tx_serial_data.export
		.tx_serial_data_n                   (tx_serial_data_n),                                             //  output,    width = 4,                   tx_serial_data_n.export
		.rx_is_lockedtodata                 (j204c_phy_hip_inst_rx_is_lockedtodata_export),                 //  output,    width = 4,                 rx_is_lockedtodata.export
		.j204c_rx_phy_hip_out_parallel_data (j204c_phy_hip_inst_j204c_rx_phy_hip_out_parallel_data_export), //  output,  width = 256, j204c_rx_phy_hip_out_parallel_data.export
		.j204c_txphy_clk                    (j204c_phy_hip_inst_j204c_txphy_clk_export),                    //  output,    width = 1,                    j204c_txphy_clk.export
		.rx_clkout                          (j204c_phy_hip_inst_rx_clkout_export),                          //  output,    width = 4,                          rx_clkout.export
		.tx_fifo_full                       (j204c_phy_hip_inst_tx_fifo_full_export),                       //  output,    width = 4,                       tx_fifo_full.export
		.tx_fifo_empty                      (),                                                             //  output,    width = 4,                      tx_fifo_empty.export
		.rx_fifo_full                       (j204c_phy_hip_inst_rx_fifo_full_export),                       //  output,    width = 4,                       rx_fifo_full.export
		.rx_fifo_empty                      (j204c_phy_hip_inst_rx_fifo_empty_export),                      //  output,    width = 4,                      rx_fifo_empty.export
		.reconfig_clk                       (j204c_reconfig_clk),                                           //   input,    width = 1,                       reconfig_clk.clk
		.reconfig_reset                     (j204c_reconfig_reset),                                         //   input,    width = 1,                     reconfig_reset.reset
		.reconfig_address                   (j204c_reconfig_address),                                       //   input,   width = 21,                           reconfig.address
		.reconfig_read                      (j204c_reconfig_read),                                          //   input,    width = 1,                                   .read
		.reconfig_readdata                  (j204c_reconfig_readdata),                                      //  output,    width = 8,                                   .readdata
		.reconfig_waitrequest               (j204c_reconfig_waitrequest),                                   //  output,    width = 1,                                   .waitrequest
		.reconfig_write                     (j204c_reconfig_write),                                         //   input,    width = 1,                                   .write
		.reconfig_writedata                 (j204c_reconfig_writedata)                                      //   input,    width = 8,                                   .writedata
	);

	j204c_tx_base #(
		.SUBCLASSV      (1),
		.L              (4),
		.E              (4),
		.TL_EN          (1),
		.M              (8),
		.S              (1),
		.NP             (16),
		.CF             (0),
		.HD             (0),
		.F              (4),
		.N              (16),
		.CS             (0),
		.SH_CONFIG      (0),
		.FCLK_MULP      (2),
		.BIT_PER_LANE   (128),
		.TX_LEMC_OFFSET (0),
		.BIT_REV        (0),
		.SCR_DIS        (0),
		.CLKCTRL_MODE   (0),
		.WIDTH_MULP     (2),
		.TOTAL_CS       (1),
		.TOTAL_SAMPLE   (16),
		.AVST_WIDTH     (256),
		.PIPESTG_1      (0),
		.PIPESTG_2      (0),
		.RST_DTOGGLE_EN (1),
		.PIPE_FIFO_DOUT (0),
		.TX_GB_MLAB     (0),
		.CSR_OPT        (0),
		.CMD_WIDTH      (24)
	) j204c_tx_base_inst (
		.j204c_txlink_clk         (j204c_txlink_clk),                             //   input,    width = 1,      j204c_txlink_clk.clk
		.j204c_txframe_clk        (j204c_txframe_clk),                            //   input,    width = 1,     j204c_txframe_clk.clk
		.j204c_tx_rst_n           (j204c_tx_rst_n),                               //   input,    width = 1,        j204c_tx_rst_n.reset_n
		.j204c_lclk_ctrl          (j204c_txlclk_ctrl),                            //   input,    width = 1,       j204c_lclk_ctrl.export
		.j204c_fclk_ctrl          (j204c_txfclk_ctrl),                            //   input,    width = 1,       j204c_fclk_ctrl.export
		.tx_ready                 (tx_ready),                                     //   input,    width = 4,              tx_ready.export
		.j204c_tx_avs_clk         (j204c_tx_avs_clk),                             //   input,    width = 1,      j204c_tx_avs_clk.clk
		.j204c_tx_avs_rst_n       (j204c_tx_avs_rst_n),                           //   input,    width = 1,    j204c_tx_avs_rst_n.reset_n
		.j204c_tx_avs_chipselect  (j204c_tx_avs_chipselect),                      //   input,    width = 1,          j204c_tx_avs.chipselect
		.j204c_tx_avs_address     (j204c_tx_avs_address),                         //   input,   width = 10,                      .address
		.j204c_tx_avs_read        (j204c_tx_avs_read),                            //   input,    width = 1,                      .read
		.j204c_tx_avs_readdata    (j204c_tx_avs_readdata),                        //  output,   width = 32,                      .readdata
		.j204c_tx_avs_waitrequest (j204c_tx_avs_waitrequest),                     //  output,    width = 1,                      .waitrequest
		.j204c_tx_avs_write       (j204c_tx_avs_write),                           //   input,    width = 1,                      .write
		.j204c_tx_avs_writedata   (j204c_tx_avs_writedata),                       //   input,   width = 32,                      .writedata
		.j204c_tx_avst_data       (j204c_tx_avst_data),                           //   input,  width = 256,         j204c_tx_avst.data
		.j204c_tx_avst_valid      (j204c_tx_avst_valid),                          //   input,    width = 1,                      .valid
		.j204c_tx_avst_ready      (j204c_tx_avst_ready),                          //  output,    width = 1,                      .ready
		.j204c_tx_avst_control    (j204c_tx_avst_control),                        //   input,    width = 1, j204c_tx_avst_control.export
		.j204c_tx_cmd_data        (j204c_tx_cmd_data),                            //   input,   width = 24,          j204c_tx_cmd.data
		.j204c_tx_cmd_valid       (j204c_tx_cmd_valid),                           //   input,    width = 1,                      .valid
		.j204c_tx_cmd_ready       (j204c_tx_cmd_ready),                           //  output,    width = 1,                      .ready
		.j204c_tx_sysref          (j204c_tx_sysref),                              //   input,    width = 1,       j204c_tx_sysref.export
		.j204c_tx_somb            (j204c_tx_somb),                                //  output,    width = 1,         j204c_tx_somb.export
		.j204c_tx_soemb           (j204c_tx_soemb),                               //  output,    width = 1,        j204c_tx_soemb.export
		.j204c_tx_csr_l           (j204c_tx_csr_l),                               //  output,    width = 4,        j204c_tx_csr_l.export
		.j204c_tx_csr_f           (j204c_tx_csr_f),                               //  output,    width = 8,        j204c_tx_csr_f.export
		.j204c_tx_csr_m           (j204c_tx_csr_m),                               //  output,    width = 8,        j204c_tx_csr_m.export
		.j204c_tx_csr_cs          (j204c_tx_csr_cs),                              //  output,    width = 2,       j204c_tx_csr_cs.export
		.j204c_tx_csr_n           (j204c_tx_csr_n),                               //  output,    width = 5,        j204c_tx_csr_n.export
		.j204c_tx_csr_np          (j204c_tx_csr_np),                              //  output,    width = 5,       j204c_tx_csr_np.export
		.j204c_tx_csr_s           (j204c_tx_csr_s),                               //  output,    width = 5,        j204c_tx_csr_s.export
		.j204c_tx_csr_hd          (j204c_tx_csr_hd),                              //  output,    width = 1,       j204c_tx_csr_hd.export
		.j204c_tx_csr_cf          (j204c_tx_csr_cf),                              //  output,    width = 5,       j204c_tx_csr_cf.export
		.j204c_tx_csr_e           (j204c_tx_csr_e),                               //  output,    width = 8,        j204c_tx_csr_e.export
		.j204c_tx_csr_testmode    (j204c_tx_csr_testmode),                        //  output,    width = 4, j204c_tx_csr_testmode.export
		.j204c_tx2rx_lbdata       (j204c_tx_base_inst_j204c_tx2rx_lbdata_export), //  output,  width = 528,    j204c_tx2rx_lbdata.export
		.txgb_data_out            (j204c_tx_base_inst_txgb_data_out_export),      //  output,  width = 256,         txgb_data_out.export
		.j204c_txphy_clk          (j204c_phy_hip_inst_j204c_txphy_clk_export),    //   input,    width = 1,       j204c_txphy_clk.export
		.csr_tx_fifo_full         (j204c_phy_hip_inst_tx_fifo_full_export),       //   input,    width = 4,      csr_tx_fifo_full.export
		.j204c_tx_int             (j204c_tx_int),                                 //  output,    width = 1,          j204c_tx_int.irq
		.j204c_tx_frame_ready     (),                                             // (terminated),                                     
		.j204c_tx_frame_error     (1'b0)                                          // (terminated),                                     
	);

	j204c_rx_base #(
		.SUBCLASSV         (1),
		.L                 (4),
		.E                 (4),
		.TL_EN             (1),
		.M                 (8),
		.S                 (1),
		.NP                (16),
		.CF                (0),
		.HD                (0),
		.F                 (4),
		.N                 (16),
		.CS                (0),
		.SH_CONFIG         (0),
		.FCLK_MULP         (2),
		.BIT_PER_LANE      (128),
		.RX_LEMC_OFFSET    (0),
		.BIT_REV           (0),
		.SCR_DIS           (0),
		.CLKCTRL_MODE      (0),
		.WIDTH_MULP        (2),
		.TOTAL_CS          (1),
		.TOTAL_SAMPLE      (16),
		.AVST_WIDTH        (256),
		.RX_POL_EN_ATTR    (1),
		.RX_POL_EN         (15),
		.RX_POL_INV        (15),
		.SL_CMD            (0),
		.MULTI_LINK        (0),
		.CSR_OPT           (0),
		.RX_THRESH_EMB_ERR (8),
		.RX_THRESH_SH_ERR  (16),
		.RBD_OFFSET        (0),
		.DESKEW_THRES      (7),
		.FORCE_RBD_REL     (0),
		.RX_GB_MLAB        (0),
		.RX_GB_8DEEP       (0),
		.RX_GB_RD_DLY      (1),
		.RX_GB_PIPE        (0),
		.ECC_EN            (0)
	) j204c_rx_base_inst (
		.j204c_rx_avs_clk                   (j204c_rx_avs_clk),                                                                                                                                                                                                                                                                                                                                               //   input,    width = 1,                   j204c_rx_avs_clk.clk
		.j204c_rx_avs_rst_n                 (j204c_rx_avs_rst_n),                                                                                                                                                                                                                                                                                                                                             //   input,    width = 1,                 j204c_rx_avs_rst_n.reset_n
		.j204c_rx_avs_chipselect            (j204c_rx_avs_chipselect),                                                                                                                                                                                                                                                                                                                                        //   input,    width = 1,                       j204c_rx_avs.chipselect
		.j204c_rx_avs_address               (j204c_rx_avs_address),                                                                                                                                                                                                                                                                                                                                           //   input,   width = 10,                                   .address
		.j204c_rx_avs_read                  (j204c_rx_avs_read),                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                                   .read
		.j204c_rx_avs_readdata              (j204c_rx_avs_readdata),                                                                                                                                                                                                                                                                                                                                          //  output,   width = 32,                                   .readdata
		.j204c_rx_avs_waitrequest           (j204c_rx_avs_waitrequest),                                                                                                                                                                                                                                                                                                                                       //  output,    width = 1,                                   .waitrequest
		.j204c_rx_avs_write                 (j204c_rx_avs_write),                                                                                                                                                                                                                                                                                                                                             //   input,    width = 1,                                   .write
		.j204c_rx_avs_writedata             (j204c_rx_avs_writedata),                                                                                                                                                                                                                                                                                                                                         //   input,   width = 32,                                   .writedata
		.j204c_rx_int                       (j204c_rx_int),                                                                                                                                                                                                                                                                                                                                                   //  output,    width = 1,                       j204c_rx_int.irq
		.j204c_rx_csr_l                     (j204c_rx_csr_l),                                                                                                                                                                                                                                                                                                                                                 //  output,    width = 4,                     j204c_rx_csr_l.export
		.j204c_rx_csr_f                     (j204c_rx_csr_f),                                                                                                                                                                                                                                                                                                                                                 //  output,    width = 8,                     j204c_rx_csr_f.export
		.j204c_rx_csr_m                     (j204c_rx_csr_m),                                                                                                                                                                                                                                                                                                                                                 //  output,    width = 8,                     j204c_rx_csr_m.export
		.j204c_rx_csr_cs                    (j204c_rx_csr_cs),                                                                                                                                                                                                                                                                                                                                                //  output,    width = 2,                    j204c_rx_csr_cs.export
		.j204c_rx_csr_n                     (j204c_rx_csr_n),                                                                                                                                                                                                                                                                                                                                                 //  output,    width = 5,                     j204c_rx_csr_n.export
		.j204c_rx_csr_np                    (j204c_rx_csr_np),                                                                                                                                                                                                                                                                                                                                                //  output,    width = 5,                    j204c_rx_csr_np.export
		.j204c_rx_csr_s                     (j204c_rx_csr_s),                                                                                                                                                                                                                                                                                                                                                 //  output,    width = 5,                     j204c_rx_csr_s.export
		.j204c_rx_csr_hd                    (j204c_rx_csr_hd),                                                                                                                                                                                                                                                                                                                                                //  output,    width = 1,                    j204c_rx_csr_hd.export
		.j204c_rx_csr_cf                    (j204c_rx_csr_cf),                                                                                                                                                                                                                                                                                                                                                //  output,    width = 5,                    j204c_rx_csr_cf.export
		.j204c_rx_csr_e                     (j204c_rx_csr_e),                                                                                                                                                                                                                                                                                                                                                 //  output,    width = 8,                     j204c_rx_csr_e.export
		.j204c_rx_csr_testmode              (j204c_rx_csr_testmode),                                                                                                                                                                                                                                                                                                                                          //  output,    width = 4,              j204c_rx_csr_testmode.export
		.j204c_rx_phy_hip_out_fifo_empty    (j204c_phy_hip_inst_rx_fifo_empty_export),                                                                                                                                                                                                                                                                                                                        //   input,    width = 4,    j204c_rx_phy_hip_out_fifo_empty.export
		.j204c_rx_phy_hip_out_fifo_full     (j204c_phy_hip_inst_rx_fifo_full_export),                                                                                                                                                                                                                                                                                                                         //   input,    width = 4,     j204c_rx_phy_hip_out_fifo_full.export
		.j204c_rx_phy_hip_out_lockedtodata  (j204c_phy_hip_inst_rx_is_lockedtodata_export),                                                                                                                                                                                                                                                                                                                   //   input,    width = 4,  j204c_rx_phy_hip_out_lockedtodata.export
		.j204c_rx_sysref                    (j204c_rx_sysref),                                                                                                                                                                                                                                                                                                                                                //   input,    width = 1,                    j204c_rx_sysref.export
		.j204c_rxlink_clk                   (j204c_rxlink_clk),                                                                                                                                                                                                                                                                                                                                               //   input,    width = 1,                   j204c_rxlink_clk.clk
		.j204c_rxframe_clk                  (j204c_rxframe_clk),                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                  j204c_rxframe_clk.clk
		.j204c_rxlclk_ctrl                  (j204c_rxlclk_ctrl),                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                  j204c_rxlclk_ctrl.export
		.j204c_rxfclk_ctrl                  (j204c_rxfclk_ctrl),                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                  j204c_rxfclk_ctrl.export
		.j204c_rx_rst_n                     (j204c_rx_rst_n),                                                                                                                                                                                                                                                                                                                                                 //   input,    width = 1,                     j204c_rx_rst_n.reset_n
		.j204c_rx_phy_hip_out_ready         (rx_ready),                                                                                                                                                                                                                                                                                                                                                       //   input,    width = 4,         j204c_rx_phy_hip_out_ready.export
		.j204c_rx_phy_hip_out_parallel_data (j204c_phy_hip_inst_j204c_rx_phy_hip_out_parallel_data_export),                                                                                                                                                                                                                                                                                                   //   input,  width = 256, j204c_rx_phy_hip_out_parallel_data.export
		.j204c_rxphy_clk                    (j204c_phy_hip_inst_rx_clkout_export),                                                                                                                                                                                                                                                                                                                            //   input,    width = 4,                    j204c_rxphy_clk.export
		.j204c_tx2rx_lbdata                 (j204c_tx_base_inst_j204c_tx2rx_lbdata_export),                                                                                                                                                                                                                                                                                                                   //   input,  width = 528,                 j204c_tx2rx_lbdata.export
		.j204c_rx_dev_lane_align            (j204c_rx_dev_lane_align),                                                                                                                                                                                                                                                                                                                                        //  output,    width = 1,            j204c_rx_dev_lane_align.export
		.j204c_rx_alldev_lane_align         (j204c_rx_alldev_lane_align),                                                                                                                                                                                                                                                                                                                                     //   input,    width = 1,         j204c_rx_alldev_lane_align.export
		.j204c_rx_cmd_data                  ({j204c_rx_base_inst_j204c_rx_cmd_data[71:60],j204c_rx_base_inst_j204c_rx_cmd_data[59:54],j204c_rx_base_inst_j204c_rx_cmd_data[53:42],j204c_rx_base_inst_j204c_rx_cmd_data[41:36],j204c_rx_base_inst_j204c_rx_cmd_data[35:24],j204c_rx_base_inst_j204c_rx_cmd_data[23:18],j204c_rx_base_inst_j204c_rx_cmd_data[17:6],j204c_rx_base_inst_j204c_rx_cmd_data[5:0]}), //  output,   width = 72,                       j204c_rx_cmd.data
		.j204c_rx_cmd_valid                 (j204c_rx_cmd_valid),                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                                   .valid
		.j204c_rx_cmd_ready                 (j204c_rx_cmd_ready),                                                                                                                                                                                                                                                                                                                                             //   input,    width = 1,                                   .ready
		.j204c_rx_cmd_par_err               (j204c_rx_cmd_par_err),                                                                                                                                                                                                                                                                                                                                           //  output,    width = 4,               j204c_rx_cmd_par_err.export
		.j204c_rx_somb                      (j204c_rx_somb),                                                                                                                                                                                                                                                                                                                                                  //  output,    width = 1,                      j204c_rx_somb.export
		.j204c_rx_soemb                     (j204c_rx_soemb),                                                                                                                                                                                                                                                                                                                                                 //  output,    width = 1,                     j204c_rx_soemb.export
		.j204c_rx_sh_lock                   (j204c_rx_sh_lock),                                                                                                                                                                                                                                                                                                                                               //  output,    width = 1,                   j204c_rx_sh_lock.export
		.j204c_rx_emb_lock                  (j204c_rx_emb_lock),                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  j204c_rx_emb_lock.export
		.j204c_rx_avst_data                 (j204c_rx_avst_data),                                                                                                                                                                                                                                                                                                                                             //  output,  width = 256,                      j204c_rx_avst.data
		.j204c_rx_avst_valid                (j204c_rx_avst_valid),                                                                                                                                                                                                                                                                                                                                            //  output,    width = 1,                                   .valid
		.j204c_rx_avst_ready                (j204c_rx_avst_ready),                                                                                                                                                                                                                                                                                                                                            //   input,    width = 1,                                   .ready
		.j204c_rx_avst_control              (j204c_rx_avst_control),                                                                                                                                                                                                                                                                                                                                          //  output,    width = 1,              j204c_rx_avst_control.export
		.j204c_rx_crc_err                   (j204c_rx_crc_err),                                                                                                                                                                                                                                                                                                                                               //  output,    width = 4,                   j204c_rx_crc_err.export
		.j204c_rx_frame_err                 (1'b0)                                                                                                                                                                                                                                                                                                                                                            // (terminated),                                                  
	);

	assign j204c_rx_cmd_data = { j204c_rx_base_inst_j204c_rx_cmd_data[59:54], j204c_rx_base_inst_j204c_rx_cmd_data[41:36], j204c_rx_base_inst_j204c_rx_cmd_data[23:18], j204c_rx_base_inst_j204c_rx_cmd_data[5:0] };

endmodule
