// Seed: 476554624
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  input wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_22 = id_5 * 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4#(
        .id_5 (1),
        .id_6 (1'b0),
        .id_7 (id_8),
        .id_9 (~id_10),
        .id_11(id_12 ^ (1))
    ),
    id_13,
    id_14#(.id_15(id_16)),
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  output wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always_comb id_23 <= 1;
  wire id_28;
  module_0(
      id_6,
      id_21,
      id_20,
      id_17,
      id_22,
      id_7,
      id_21,
      id_27,
      id_26,
      id_19,
      id_26,
      id_25,
      id_26,
      id_22,
      id_5,
      id_21,
      id_21,
      id_6,
      id_21,
      id_19,
      id_22,
      id_21
  );
endmodule
