component man_mem_ext
	port (
		clk: in STD_LOGIC;
		rd: in STD_LOGIC;
		rst: in STD_LOGIC;
		wr: in STD_LOGIC;
		def_IO: out STD_LOGIC;
		ramCE: out STD_LOGIC;
		ramOE: out STD_LOGIC;
		ramWE: out STD_LOGIC);
end component;


instance_name : man_mem_ext
( clk => ,
  def_IO => ,
  ramCE => ,
  ramOE => ,
  ramWE => ,
  rd => ,
  rst => ,
  wr => );
