#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Jan 19 15:55:07 2017
# Process ID: 11116
# Current directory: D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11172 D:\Xilinx_Vivado_workspace\SDHCAL_DAQ2V0_ReadRAM\SDHCAL_DAQ2V0.xpr
# Log file: D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/vivado.log
# Journal file: D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/SDHCAL_DAQ2V0.xpr
INFO: [Project 1-313] Project file moved from 'D:/Vivado_workspace/Debug/SDHCAL_DAQ2V0_ReadRAM' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 820.633 ; gain = 175.473
reset_run synth_1
launch_runs impl_1 -jobs 2
[Thu Jan 19 16:42:20 2017] Launched synth_1...
Run output will be captured here: D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/SDHCAL_DAQ2V0.runs/synth_1/runme.log
[Thu Jan 19 16:42:21 2017] Launched impl_1...
Run output will be captured here: D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/SDHCAL_DAQ2V0.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/.Xil/Vivado-11116-Explorer-PC/dcp/FPGA_TOP_early.xdc]
Finished Parsing XDC File [D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/.Xil/Vivado-11116-Explorer-PC/dcp/FPGA_TOP_early.xdc]
Parsing XDC File [D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/.Xil/Vivado-11116-Explorer-PC/dcp/FPGA_TOP.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_pll_5' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/Constraints/SDHCAL_DAQ2V0.xdc:183]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/Constraints/SDHCAL_DAQ2V0.xdc:230]
INFO: [Timing 38-2] Deriving generated clocks [D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/Constraints/SDHCAL_DAQ2V0.xdc:230]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1579.164 ; gain = 513.492
Finished Parsing XDC File [D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/.Xil/Vivado-11116-Explorer-PC/dcp/FPGA_TOP.xdc]
Parsing XDC File [D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/.Xil/Vivado-11116-Explorer-PC/dcp/FPGA_TOP_late.xdc]
Finished Parsing XDC File [D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/.Xil/Vivado-11116-Explorer-PC/dcp/FPGA_TOP_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.375 . Memory (MB): peak = 1582.652 ; gain = 3.477
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.375 . Memory (MB): peak = 1582.652 ; gain = 3.477
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1695.578 ; gain = 826.547
place_ports {ADG804_Addr[1]} Y14
set_property IOSTANDARD LVCMOS33 [get_ports [list {ADG804_Addr[1]}]]
place_ports {ADG804_Addr[0]} AB22
set_property IOSTANDARD LVCMOS33 [get_ports [list {ADG804_Addr[0]}]]
place_ports ADG819_Addr AB20
set_property IOSTANDARD LVCMOS33 [get_ports [list ADG819_Addr]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 2
[Thu Jan 19 16:54:32 2017] Launched impl_1...
Run output will be captured here: D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/SDHCAL_DAQ2V0.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/.Xil/Vivado-11116-Explorer-PC/dcp/FPGA_TOP_early.xdc]
Finished Parsing XDC File [D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/.Xil/Vivado-11116-Explorer-PC/dcp/FPGA_TOP_early.xdc]
Parsing XDC File [D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/.Xil/Vivado-11116-Explorer-PC/dcp/FPGA_TOP.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_pll_5' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/Constraints/SDHCAL_DAQ2V0.xdc:183]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/Constraints/SDHCAL_DAQ2V0.xdc:230]
INFO: [Timing 38-2] Deriving generated clocks [D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/Constraints/SDHCAL_DAQ2V0.xdc:230]
Finished Parsing XDC File [D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/.Xil/Vivado-11116-Explorer-PC/dcp/FPGA_TOP.xdc]
Parsing XDC File [D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/.Xil/Vivado-11116-Explorer-PC/dcp/FPGA_TOP_late.xdc]
Finished Parsing XDC File [D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/.Xil/Vivado-11116-Explorer-PC/dcp/FPGA_TOP_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.357 . Memory (MB): peak = 1865.770 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.357 . Memory (MB): peak = 1865.770 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1879.719 ; gain = 18.238
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jan 19 16:56:51 2017] Launched impl_1...
Run output will be captured here: D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/SDHCAL_DAQ2V0.runs/impl_1/runme.log
write_cfgmem  -format mcs -size 16 -interface SPIx4 -loadbit "up 0x00000000 D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/SDHCAL_DAQ2V0.runs/impl_1/FPGA_TOP.bit " -checksum -file "D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/MCS/FPGA_TOP_20170119.mcs"
Command: write_cfgmem -format mcs -size 16 -interface SPIx4 -loadbit {up 0x00000000 D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/SDHCAL_DAQ2V0.runs/impl_1/FPGA_TOP.bit } -checksum -file D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/MCS/FPGA_TOP_20170119.mcs
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/SDHCAL_DAQ2V0.runs/impl_1/FPGA_TOP.bit
Writing file D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/MCS/FPGA_TOP_20170119.mcs
Writing log file D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/MCS/FPGA_TOP_20170119.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX4
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF
Checksum           0xEEA773D0
Fill Value         0xFF

Addr1         Addr2         Date                    File(s)                                                                                    Checksum
0x00000000    0x0010CCDB    Jan 19 16:58:01 2017    D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/SDHCAL_DAQ2V0.runs/impl_1/FPGA_TOP.bit    0x006382F4
File Checksum Total                                                                                                                            0x006382F4
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 20 20:12:22 2017...
