-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sobel_edge_detector is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    x_TVALID : IN STD_LOGIC;
    x_TREADY : OUT STD_LOGIC;
    edge_out_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    edge_out_TVALID : OUT STD_LOGIC;
    edge_out_TREADY : IN STD_LOGIC );
end;


architecture behav of sobel_edge_detector is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "sobel_edge_detector_sobel_edge_detector,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z010-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.254000,HLS_SYN_LAT=159292,HLS_SYN_TPT=none,HLS_SYN_MEM=128,HLS_SYN_DSP=0,HLS_SYN_FF=4848,HLS_SYN_LUT=6959,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal temp_edge_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_1_ce0 : STD_LOGIC;
    signal temp_edge_1_we0 : STD_LOGIC;
    signal temp_edge_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_2_ce0 : STD_LOGIC;
    signal temp_edge_2_we0 : STD_LOGIC;
    signal temp_edge_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_3_ce0 : STD_LOGIC;
    signal temp_edge_3_we0 : STD_LOGIC;
    signal temp_edge_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_4_ce0 : STD_LOGIC;
    signal temp_edge_4_we0 : STD_LOGIC;
    signal temp_edge_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_5_ce0 : STD_LOGIC;
    signal temp_edge_5_we0 : STD_LOGIC;
    signal temp_edge_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_6_ce0 : STD_LOGIC;
    signal temp_edge_6_we0 : STD_LOGIC;
    signal temp_edge_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_7_ce0 : STD_LOGIC;
    signal temp_edge_7_we0 : STD_LOGIC;
    signal temp_edge_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_8_ce0 : STD_LOGIC;
    signal temp_edge_8_we0 : STD_LOGIC;
    signal temp_edge_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_9_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_9_ce0 : STD_LOGIC;
    signal temp_edge_9_we0 : STD_LOGIC;
    signal temp_edge_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_10_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_10_ce0 : STD_LOGIC;
    signal temp_edge_10_we0 : STD_LOGIC;
    signal temp_edge_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_11_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_11_ce0 : STD_LOGIC;
    signal temp_edge_11_we0 : STD_LOGIC;
    signal temp_edge_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_12_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_12_ce0 : STD_LOGIC;
    signal temp_edge_12_we0 : STD_LOGIC;
    signal temp_edge_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_13_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_13_ce0 : STD_LOGIC;
    signal temp_edge_13_we0 : STD_LOGIC;
    signal temp_edge_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_14_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_14_ce0 : STD_LOGIC;
    signal temp_edge_14_we0 : STD_LOGIC;
    signal temp_edge_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_15_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_15_ce0 : STD_LOGIC;
    signal temp_edge_15_we0 : STD_LOGIC;
    signal temp_edge_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_16_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_16_ce0 : STD_LOGIC;
    signal temp_edge_16_we0 : STD_LOGIC;
    signal temp_edge_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_17_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_17_ce0 : STD_LOGIC;
    signal temp_edge_17_we0 : STD_LOGIC;
    signal temp_edge_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_18_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_18_ce0 : STD_LOGIC;
    signal temp_edge_18_we0 : STD_LOGIC;
    signal temp_edge_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_19_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_19_ce0 : STD_LOGIC;
    signal temp_edge_19_we0 : STD_LOGIC;
    signal temp_edge_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_20_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_20_ce0 : STD_LOGIC;
    signal temp_edge_20_we0 : STD_LOGIC;
    signal temp_edge_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_21_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_21_ce0 : STD_LOGIC;
    signal temp_edge_21_we0 : STD_LOGIC;
    signal temp_edge_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_22_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_22_ce0 : STD_LOGIC;
    signal temp_edge_22_we0 : STD_LOGIC;
    signal temp_edge_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_23_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_23_ce0 : STD_LOGIC;
    signal temp_edge_23_we0 : STD_LOGIC;
    signal temp_edge_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_24_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_24_ce0 : STD_LOGIC;
    signal temp_edge_24_we0 : STD_LOGIC;
    signal temp_edge_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_25_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_25_ce0 : STD_LOGIC;
    signal temp_edge_25_we0 : STD_LOGIC;
    signal temp_edge_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_26_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_26_ce0 : STD_LOGIC;
    signal temp_edge_26_we0 : STD_LOGIC;
    signal temp_edge_26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_27_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_27_ce0 : STD_LOGIC;
    signal temp_edge_27_we0 : STD_LOGIC;
    signal temp_edge_27_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_28_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_28_ce0 : STD_LOGIC;
    signal temp_edge_28_we0 : STD_LOGIC;
    signal temp_edge_28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_29_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_29_ce0 : STD_LOGIC;
    signal temp_edge_29_we0 : STD_LOGIC;
    signal temp_edge_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_30_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_30_ce0 : STD_LOGIC;
    signal temp_edge_30_we0 : STD_LOGIC;
    signal temp_edge_30_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_31_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_31_ce0 : STD_LOGIC;
    signal temp_edge_31_we0 : STD_LOGIC;
    signal temp_edge_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_32_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_32_ce0 : STD_LOGIC;
    signal temp_edge_32_we0 : STD_LOGIC;
    signal temp_edge_32_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_33_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_33_ce0 : STD_LOGIC;
    signal temp_edge_33_we0 : STD_LOGIC;
    signal temp_edge_33_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_34_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_34_ce0 : STD_LOGIC;
    signal temp_edge_34_we0 : STD_LOGIC;
    signal temp_edge_34_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_35_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_35_ce0 : STD_LOGIC;
    signal temp_edge_35_we0 : STD_LOGIC;
    signal temp_edge_35_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_36_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_36_ce0 : STD_LOGIC;
    signal temp_edge_36_we0 : STD_LOGIC;
    signal temp_edge_36_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_37_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_37_ce0 : STD_LOGIC;
    signal temp_edge_37_we0 : STD_LOGIC;
    signal temp_edge_37_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_38_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_38_ce0 : STD_LOGIC;
    signal temp_edge_38_we0 : STD_LOGIC;
    signal temp_edge_38_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_39_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_39_ce0 : STD_LOGIC;
    signal temp_edge_39_we0 : STD_LOGIC;
    signal temp_edge_39_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_40_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_40_ce0 : STD_LOGIC;
    signal temp_edge_40_we0 : STD_LOGIC;
    signal temp_edge_40_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_41_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_41_ce0 : STD_LOGIC;
    signal temp_edge_41_we0 : STD_LOGIC;
    signal temp_edge_41_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_42_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_42_ce0 : STD_LOGIC;
    signal temp_edge_42_we0 : STD_LOGIC;
    signal temp_edge_42_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_43_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_43_ce0 : STD_LOGIC;
    signal temp_edge_43_we0 : STD_LOGIC;
    signal temp_edge_43_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_44_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_44_ce0 : STD_LOGIC;
    signal temp_edge_44_we0 : STD_LOGIC;
    signal temp_edge_44_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_45_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_45_ce0 : STD_LOGIC;
    signal temp_edge_45_we0 : STD_LOGIC;
    signal temp_edge_45_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_46_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_46_ce0 : STD_LOGIC;
    signal temp_edge_46_we0 : STD_LOGIC;
    signal temp_edge_46_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_47_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_47_ce0 : STD_LOGIC;
    signal temp_edge_47_we0 : STD_LOGIC;
    signal temp_edge_47_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_48_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_48_ce0 : STD_LOGIC;
    signal temp_edge_48_we0 : STD_LOGIC;
    signal temp_edge_48_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_49_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_49_ce0 : STD_LOGIC;
    signal temp_edge_49_we0 : STD_LOGIC;
    signal temp_edge_49_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_50_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_50_ce0 : STD_LOGIC;
    signal temp_edge_50_we0 : STD_LOGIC;
    signal temp_edge_50_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_51_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_51_ce0 : STD_LOGIC;
    signal temp_edge_51_we0 : STD_LOGIC;
    signal temp_edge_51_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_52_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_52_ce0 : STD_LOGIC;
    signal temp_edge_52_we0 : STD_LOGIC;
    signal temp_edge_52_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_53_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_53_ce0 : STD_LOGIC;
    signal temp_edge_53_we0 : STD_LOGIC;
    signal temp_edge_53_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_54_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_54_ce0 : STD_LOGIC;
    signal temp_edge_54_we0 : STD_LOGIC;
    signal temp_edge_54_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_55_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_55_ce0 : STD_LOGIC;
    signal temp_edge_55_we0 : STD_LOGIC;
    signal temp_edge_55_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_56_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_56_ce0 : STD_LOGIC;
    signal temp_edge_56_we0 : STD_LOGIC;
    signal temp_edge_56_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_57_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_57_ce0 : STD_LOGIC;
    signal temp_edge_57_we0 : STD_LOGIC;
    signal temp_edge_57_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_58_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_58_ce0 : STD_LOGIC;
    signal temp_edge_58_we0 : STD_LOGIC;
    signal temp_edge_58_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_59_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_59_ce0 : STD_LOGIC;
    signal temp_edge_59_we0 : STD_LOGIC;
    signal temp_edge_59_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_60_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_60_ce0 : STD_LOGIC;
    signal temp_edge_60_we0 : STD_LOGIC;
    signal temp_edge_60_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_61_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_61_ce0 : STD_LOGIC;
    signal temp_edge_61_we0 : STD_LOGIC;
    signal temp_edge_61_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_62_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_62_ce0 : STD_LOGIC;
    signal temp_edge_62_we0 : STD_LOGIC;
    signal temp_edge_62_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_63_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_63_ce0 : STD_LOGIC;
    signal temp_edge_63_we0 : STD_LOGIC;
    signal temp_edge_63_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_64_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_64_ce0 : STD_LOGIC;
    signal temp_edge_64_we0 : STD_LOGIC;
    signal temp_edge_64_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_65_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_65_ce0 : STD_LOGIC;
    signal temp_edge_65_we0 : STD_LOGIC;
    signal temp_edge_65_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_66_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_66_ce0 : STD_LOGIC;
    signal temp_edge_66_we0 : STD_LOGIC;
    signal temp_edge_66_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_67_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_67_ce0 : STD_LOGIC;
    signal temp_edge_67_we0 : STD_LOGIC;
    signal temp_edge_67_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_68_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_68_ce0 : STD_LOGIC;
    signal temp_edge_68_we0 : STD_LOGIC;
    signal temp_edge_68_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_69_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_69_ce0 : STD_LOGIC;
    signal temp_edge_69_we0 : STD_LOGIC;
    signal temp_edge_69_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_70_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_70_ce0 : STD_LOGIC;
    signal temp_edge_70_we0 : STD_LOGIC;
    signal temp_edge_70_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_71_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_71_ce0 : STD_LOGIC;
    signal temp_edge_71_we0 : STD_LOGIC;
    signal temp_edge_71_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_72_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_72_ce0 : STD_LOGIC;
    signal temp_edge_72_we0 : STD_LOGIC;
    signal temp_edge_72_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_73_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_73_ce0 : STD_LOGIC;
    signal temp_edge_73_we0 : STD_LOGIC;
    signal temp_edge_73_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_74_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_74_ce0 : STD_LOGIC;
    signal temp_edge_74_we0 : STD_LOGIC;
    signal temp_edge_74_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_75_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_75_ce0 : STD_LOGIC;
    signal temp_edge_75_we0 : STD_LOGIC;
    signal temp_edge_75_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_76_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_76_ce0 : STD_LOGIC;
    signal temp_edge_76_we0 : STD_LOGIC;
    signal temp_edge_76_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_77_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_77_ce0 : STD_LOGIC;
    signal temp_edge_77_we0 : STD_LOGIC;
    signal temp_edge_77_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_78_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_78_ce0 : STD_LOGIC;
    signal temp_edge_78_we0 : STD_LOGIC;
    signal temp_edge_78_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_79_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_79_ce0 : STD_LOGIC;
    signal temp_edge_79_we0 : STD_LOGIC;
    signal temp_edge_79_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_80_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_80_ce0 : STD_LOGIC;
    signal temp_edge_80_we0 : STD_LOGIC;
    signal temp_edge_80_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_81_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_81_ce0 : STD_LOGIC;
    signal temp_edge_81_we0 : STD_LOGIC;
    signal temp_edge_81_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_82_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_82_ce0 : STD_LOGIC;
    signal temp_edge_82_we0 : STD_LOGIC;
    signal temp_edge_82_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_83_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_83_ce0 : STD_LOGIC;
    signal temp_edge_83_we0 : STD_LOGIC;
    signal temp_edge_83_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_84_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_84_ce0 : STD_LOGIC;
    signal temp_edge_84_we0 : STD_LOGIC;
    signal temp_edge_84_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_85_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_85_ce0 : STD_LOGIC;
    signal temp_edge_85_we0 : STD_LOGIC;
    signal temp_edge_85_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_86_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_86_ce0 : STD_LOGIC;
    signal temp_edge_86_we0 : STD_LOGIC;
    signal temp_edge_86_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_87_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_87_ce0 : STD_LOGIC;
    signal temp_edge_87_we0 : STD_LOGIC;
    signal temp_edge_87_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_88_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_88_ce0 : STD_LOGIC;
    signal temp_edge_88_we0 : STD_LOGIC;
    signal temp_edge_88_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_89_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_89_ce0 : STD_LOGIC;
    signal temp_edge_89_we0 : STD_LOGIC;
    signal temp_edge_89_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_90_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_90_ce0 : STD_LOGIC;
    signal temp_edge_90_we0 : STD_LOGIC;
    signal temp_edge_90_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_91_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_91_ce0 : STD_LOGIC;
    signal temp_edge_91_we0 : STD_LOGIC;
    signal temp_edge_91_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_92_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_92_ce0 : STD_LOGIC;
    signal temp_edge_92_we0 : STD_LOGIC;
    signal temp_edge_92_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_93_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_93_ce0 : STD_LOGIC;
    signal temp_edge_93_we0 : STD_LOGIC;
    signal temp_edge_93_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_94_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_94_ce0 : STD_LOGIC;
    signal temp_edge_94_we0 : STD_LOGIC;
    signal temp_edge_94_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_95_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_95_ce0 : STD_LOGIC;
    signal temp_edge_95_we0 : STD_LOGIC;
    signal temp_edge_95_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_96_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_96_ce0 : STD_LOGIC;
    signal temp_edge_96_we0 : STD_LOGIC;
    signal temp_edge_96_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_97_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_97_ce0 : STD_LOGIC;
    signal temp_edge_97_we0 : STD_LOGIC;
    signal temp_edge_97_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_98_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_98_ce0 : STD_LOGIC;
    signal temp_edge_98_we0 : STD_LOGIC;
    signal temp_edge_98_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_99_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_99_ce0 : STD_LOGIC;
    signal temp_edge_99_we0 : STD_LOGIC;
    signal temp_edge_99_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_100_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_100_ce0 : STD_LOGIC;
    signal temp_edge_100_we0 : STD_LOGIC;
    signal temp_edge_100_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_101_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_101_ce0 : STD_LOGIC;
    signal temp_edge_101_we0 : STD_LOGIC;
    signal temp_edge_101_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_102_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_102_ce0 : STD_LOGIC;
    signal temp_edge_102_we0 : STD_LOGIC;
    signal temp_edge_102_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_103_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_103_ce0 : STD_LOGIC;
    signal temp_edge_103_we0 : STD_LOGIC;
    signal temp_edge_103_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_104_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_104_ce0 : STD_LOGIC;
    signal temp_edge_104_we0 : STD_LOGIC;
    signal temp_edge_104_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_105_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_105_ce0 : STD_LOGIC;
    signal temp_edge_105_we0 : STD_LOGIC;
    signal temp_edge_105_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_106_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_106_ce0 : STD_LOGIC;
    signal temp_edge_106_we0 : STD_LOGIC;
    signal temp_edge_106_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_107_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_107_ce0 : STD_LOGIC;
    signal temp_edge_107_we0 : STD_LOGIC;
    signal temp_edge_107_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_108_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_108_ce0 : STD_LOGIC;
    signal temp_edge_108_we0 : STD_LOGIC;
    signal temp_edge_108_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_109_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_109_ce0 : STD_LOGIC;
    signal temp_edge_109_we0 : STD_LOGIC;
    signal temp_edge_109_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_110_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_110_ce0 : STD_LOGIC;
    signal temp_edge_110_we0 : STD_LOGIC;
    signal temp_edge_110_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_111_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_111_ce0 : STD_LOGIC;
    signal temp_edge_111_we0 : STD_LOGIC;
    signal temp_edge_111_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_112_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_112_ce0 : STD_LOGIC;
    signal temp_edge_112_we0 : STD_LOGIC;
    signal temp_edge_112_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_113_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_113_ce0 : STD_LOGIC;
    signal temp_edge_113_we0 : STD_LOGIC;
    signal temp_edge_113_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_114_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_114_ce0 : STD_LOGIC;
    signal temp_edge_114_we0 : STD_LOGIC;
    signal temp_edge_114_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_115_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_115_ce0 : STD_LOGIC;
    signal temp_edge_115_we0 : STD_LOGIC;
    signal temp_edge_115_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_116_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_116_ce0 : STD_LOGIC;
    signal temp_edge_116_we0 : STD_LOGIC;
    signal temp_edge_116_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_117_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_117_ce0 : STD_LOGIC;
    signal temp_edge_117_we0 : STD_LOGIC;
    signal temp_edge_117_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_118_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_118_ce0 : STD_LOGIC;
    signal temp_edge_118_we0 : STD_LOGIC;
    signal temp_edge_118_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_119_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_119_ce0 : STD_LOGIC;
    signal temp_edge_119_we0 : STD_LOGIC;
    signal temp_edge_119_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_120_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_120_ce0 : STD_LOGIC;
    signal temp_edge_120_we0 : STD_LOGIC;
    signal temp_edge_120_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_121_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_121_ce0 : STD_LOGIC;
    signal temp_edge_121_we0 : STD_LOGIC;
    signal temp_edge_121_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_122_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_122_ce0 : STD_LOGIC;
    signal temp_edge_122_we0 : STD_LOGIC;
    signal temp_edge_122_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_123_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_123_ce0 : STD_LOGIC;
    signal temp_edge_123_we0 : STD_LOGIC;
    signal temp_edge_123_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_124_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_124_ce0 : STD_LOGIC;
    signal temp_edge_124_we0 : STD_LOGIC;
    signal temp_edge_124_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_125_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_125_ce0 : STD_LOGIC;
    signal temp_edge_125_we0 : STD_LOGIC;
    signal temp_edge_125_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_126_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_edge_126_ce0 : STD_LOGIC;
    signal temp_edge_126_we0 : STD_LOGIC;
    signal temp_edge_126_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_edge_127_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_ap_start : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_ap_done : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_ap_idle : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_ap_ready : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_1_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_1_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_2_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_2_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_3_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_3_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_4_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_4_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_5_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_5_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_6_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_6_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_7_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_7_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_8_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_8_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_9_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_9_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_9_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_10_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_10_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_10_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_11_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_11_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_11_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_12_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_12_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_12_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_13_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_13_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_13_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_14_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_14_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_14_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_15_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_15_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_15_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_16_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_16_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_16_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_17_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_17_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_17_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_18_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_18_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_18_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_19_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_19_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_19_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_20_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_20_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_20_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_21_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_21_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_21_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_22_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_22_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_22_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_23_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_23_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_23_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_24_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_24_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_24_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_25_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_25_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_25_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_26_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_26_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_26_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_27_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_27_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_27_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_28_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_28_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_28_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_29_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_29_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_29_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_30_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_30_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_30_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_31_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_31_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_31_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_32_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_32_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_32_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_32_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_33_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_33_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_33_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_33_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_34_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_34_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_34_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_34_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_35_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_35_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_35_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_35_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_36_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_36_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_36_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_36_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_37_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_37_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_37_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_37_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_38_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_38_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_38_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_38_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_39_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_39_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_39_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_39_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_40_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_40_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_40_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_40_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_41_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_41_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_41_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_41_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_42_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_42_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_42_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_42_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_43_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_43_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_43_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_43_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_44_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_44_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_44_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_44_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_45_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_45_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_45_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_45_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_46_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_46_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_46_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_46_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_47_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_47_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_47_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_47_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_48_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_48_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_48_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_48_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_49_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_49_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_49_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_49_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_50_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_50_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_50_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_50_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_51_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_51_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_51_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_51_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_52_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_52_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_52_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_52_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_53_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_53_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_53_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_53_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_54_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_54_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_54_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_54_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_55_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_55_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_55_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_55_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_56_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_56_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_56_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_56_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_57_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_57_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_57_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_57_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_58_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_58_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_58_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_58_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_59_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_59_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_59_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_59_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_60_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_60_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_60_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_60_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_61_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_61_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_61_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_61_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_62_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_62_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_62_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_62_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_63_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_63_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_63_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_63_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_64_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_64_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_64_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_64_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_65_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_65_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_65_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_65_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_66_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_66_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_66_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_66_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_67_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_67_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_67_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_67_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_68_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_68_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_68_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_68_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_69_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_69_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_69_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_69_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_70_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_70_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_70_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_70_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_71_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_71_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_71_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_71_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_72_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_72_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_72_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_72_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_73_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_73_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_73_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_73_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_74_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_74_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_74_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_74_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_75_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_75_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_75_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_75_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_76_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_76_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_76_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_76_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_77_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_77_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_77_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_77_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_78_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_78_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_78_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_78_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_79_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_79_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_79_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_79_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_80_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_80_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_80_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_80_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_81_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_81_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_81_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_81_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_82_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_82_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_82_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_82_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_83_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_83_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_83_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_83_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_84_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_84_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_84_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_84_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_85_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_85_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_85_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_85_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_86_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_86_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_86_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_86_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_87_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_87_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_87_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_87_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_88_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_88_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_88_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_88_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_89_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_89_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_89_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_89_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_90_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_90_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_90_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_90_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_91_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_91_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_91_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_91_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_92_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_92_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_92_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_92_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_93_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_93_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_93_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_93_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_94_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_94_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_94_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_94_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_95_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_95_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_95_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_95_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_96_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_96_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_96_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_96_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_97_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_97_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_97_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_97_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_98_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_98_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_98_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_98_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_99_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_99_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_99_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_99_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_100_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_100_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_100_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_100_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_101_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_101_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_101_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_101_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_102_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_102_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_102_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_102_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_103_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_103_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_103_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_103_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_104_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_104_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_104_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_104_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_105_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_105_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_105_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_105_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_106_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_106_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_106_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_106_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_107_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_107_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_107_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_107_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_108_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_108_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_108_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_108_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_109_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_109_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_109_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_109_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_110_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_110_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_110_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_110_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_111_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_111_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_111_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_111_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_112_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_112_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_112_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_112_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_113_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_113_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_113_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_113_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_114_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_114_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_114_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_114_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_115_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_115_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_115_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_115_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_116_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_116_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_116_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_116_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_117_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_117_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_117_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_117_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_118_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_118_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_118_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_118_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_119_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_119_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_119_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_119_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_120_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_120_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_120_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_120_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_121_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_121_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_121_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_121_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_122_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_122_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_122_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_122_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_123_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_123_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_123_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_123_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_124_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_124_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_124_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_124_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_125_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_125_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_125_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_125_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_126_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_126_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_126_we0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_126_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_x_TREADY : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_ap_start : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_ap_done : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_ap_idle : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_ap_ready : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_edge_out_TREADY : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_edge_out_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_edge_out_TVALID : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_1_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_2_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_3_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_4_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_5_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_6_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_7_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_8_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_9_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_9_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_10_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_10_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_11_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_11_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_12_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_12_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_13_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_13_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_14_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_14_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_15_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_15_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_16_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_16_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_17_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_17_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_18_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_18_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_19_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_19_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_20_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_20_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_21_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_21_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_22_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_22_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_23_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_23_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_24_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_24_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_25_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_25_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_26_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_26_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_27_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_27_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_28_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_28_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_29_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_29_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_30_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_30_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_31_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_31_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_32_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_32_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_33_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_33_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_34_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_34_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_35_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_35_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_36_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_36_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_37_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_37_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_38_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_38_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_39_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_39_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_40_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_40_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_41_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_41_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_42_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_42_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_43_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_43_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_44_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_44_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_45_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_45_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_46_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_46_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_47_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_47_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_48_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_48_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_49_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_49_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_50_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_50_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_51_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_51_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_52_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_52_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_53_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_53_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_54_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_54_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_55_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_55_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_56_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_56_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_57_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_57_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_58_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_58_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_59_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_59_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_60_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_60_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_61_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_61_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_62_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_62_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_63_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_63_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_64_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_64_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_65_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_65_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_66_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_66_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_67_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_67_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_68_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_68_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_69_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_69_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_70_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_70_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_71_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_71_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_72_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_72_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_73_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_73_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_74_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_74_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_75_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_75_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_76_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_76_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_77_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_77_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_78_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_78_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_79_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_79_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_80_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_80_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_81_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_81_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_82_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_82_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_83_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_83_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_84_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_84_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_85_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_85_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_86_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_86_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_87_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_87_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_88_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_88_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_89_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_89_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_90_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_90_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_91_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_91_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_92_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_92_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_93_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_93_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_94_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_94_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_95_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_95_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_96_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_96_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_97_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_97_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_98_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_98_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_99_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_99_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_100_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_100_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_101_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_101_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_102_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_102_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_103_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_103_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_104_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_104_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_105_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_105_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_106_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_106_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_107_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_107_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_108_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_108_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_109_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_109_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_110_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_110_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_111_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_111_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_112_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_112_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_113_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_113_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_114_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_114_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_115_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_115_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_116_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_116_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_117_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_117_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_118_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_118_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_119_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_119_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_120_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_120_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_121_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_121_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_122_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_122_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_123_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_123_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_124_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_124_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_125_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_125_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_126_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_126_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_127_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_127_ce0 : STD_LOGIC;
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal regslice_both_edge_out_U_apdone_blk : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal regslice_both_x_U_apdone_blk : STD_LOGIC;
    signal x_TDATA_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal x_TVALID_int_regslice : STD_LOGIC;
    signal x_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_x_U_ack_in : STD_LOGIC;
    signal edge_out_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_edge_out_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sobel_edge_detector_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_TVALID : IN STD_LOGIC;
        temp_edge_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_1_ce0 : OUT STD_LOGIC;
        temp_edge_1_we0 : OUT STD_LOGIC;
        temp_edge_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_2_ce0 : OUT STD_LOGIC;
        temp_edge_2_we0 : OUT STD_LOGIC;
        temp_edge_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_3_ce0 : OUT STD_LOGIC;
        temp_edge_3_we0 : OUT STD_LOGIC;
        temp_edge_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_4_ce0 : OUT STD_LOGIC;
        temp_edge_4_we0 : OUT STD_LOGIC;
        temp_edge_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_5_ce0 : OUT STD_LOGIC;
        temp_edge_5_we0 : OUT STD_LOGIC;
        temp_edge_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_6_ce0 : OUT STD_LOGIC;
        temp_edge_6_we0 : OUT STD_LOGIC;
        temp_edge_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_7_ce0 : OUT STD_LOGIC;
        temp_edge_7_we0 : OUT STD_LOGIC;
        temp_edge_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_8_ce0 : OUT STD_LOGIC;
        temp_edge_8_we0 : OUT STD_LOGIC;
        temp_edge_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_9_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_9_ce0 : OUT STD_LOGIC;
        temp_edge_9_we0 : OUT STD_LOGIC;
        temp_edge_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_10_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_10_ce0 : OUT STD_LOGIC;
        temp_edge_10_we0 : OUT STD_LOGIC;
        temp_edge_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_11_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_11_ce0 : OUT STD_LOGIC;
        temp_edge_11_we0 : OUT STD_LOGIC;
        temp_edge_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_12_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_12_ce0 : OUT STD_LOGIC;
        temp_edge_12_we0 : OUT STD_LOGIC;
        temp_edge_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_13_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_13_ce0 : OUT STD_LOGIC;
        temp_edge_13_we0 : OUT STD_LOGIC;
        temp_edge_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_14_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_14_ce0 : OUT STD_LOGIC;
        temp_edge_14_we0 : OUT STD_LOGIC;
        temp_edge_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_15_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_15_ce0 : OUT STD_LOGIC;
        temp_edge_15_we0 : OUT STD_LOGIC;
        temp_edge_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_16_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_16_ce0 : OUT STD_LOGIC;
        temp_edge_16_we0 : OUT STD_LOGIC;
        temp_edge_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_17_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_17_ce0 : OUT STD_LOGIC;
        temp_edge_17_we0 : OUT STD_LOGIC;
        temp_edge_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_18_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_18_ce0 : OUT STD_LOGIC;
        temp_edge_18_we0 : OUT STD_LOGIC;
        temp_edge_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_19_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_19_ce0 : OUT STD_LOGIC;
        temp_edge_19_we0 : OUT STD_LOGIC;
        temp_edge_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_20_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_20_ce0 : OUT STD_LOGIC;
        temp_edge_20_we0 : OUT STD_LOGIC;
        temp_edge_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_21_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_21_ce0 : OUT STD_LOGIC;
        temp_edge_21_we0 : OUT STD_LOGIC;
        temp_edge_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_22_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_22_ce0 : OUT STD_LOGIC;
        temp_edge_22_we0 : OUT STD_LOGIC;
        temp_edge_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_23_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_23_ce0 : OUT STD_LOGIC;
        temp_edge_23_we0 : OUT STD_LOGIC;
        temp_edge_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_24_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_24_ce0 : OUT STD_LOGIC;
        temp_edge_24_we0 : OUT STD_LOGIC;
        temp_edge_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_25_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_25_ce0 : OUT STD_LOGIC;
        temp_edge_25_we0 : OUT STD_LOGIC;
        temp_edge_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_26_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_26_ce0 : OUT STD_LOGIC;
        temp_edge_26_we0 : OUT STD_LOGIC;
        temp_edge_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_27_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_27_ce0 : OUT STD_LOGIC;
        temp_edge_27_we0 : OUT STD_LOGIC;
        temp_edge_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_28_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_28_ce0 : OUT STD_LOGIC;
        temp_edge_28_we0 : OUT STD_LOGIC;
        temp_edge_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_29_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_29_ce0 : OUT STD_LOGIC;
        temp_edge_29_we0 : OUT STD_LOGIC;
        temp_edge_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_30_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_30_ce0 : OUT STD_LOGIC;
        temp_edge_30_we0 : OUT STD_LOGIC;
        temp_edge_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_31_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_31_ce0 : OUT STD_LOGIC;
        temp_edge_31_we0 : OUT STD_LOGIC;
        temp_edge_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_32_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_32_ce0 : OUT STD_LOGIC;
        temp_edge_32_we0 : OUT STD_LOGIC;
        temp_edge_32_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_33_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_33_ce0 : OUT STD_LOGIC;
        temp_edge_33_we0 : OUT STD_LOGIC;
        temp_edge_33_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_34_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_34_ce0 : OUT STD_LOGIC;
        temp_edge_34_we0 : OUT STD_LOGIC;
        temp_edge_34_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_35_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_35_ce0 : OUT STD_LOGIC;
        temp_edge_35_we0 : OUT STD_LOGIC;
        temp_edge_35_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_36_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_36_ce0 : OUT STD_LOGIC;
        temp_edge_36_we0 : OUT STD_LOGIC;
        temp_edge_36_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_37_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_37_ce0 : OUT STD_LOGIC;
        temp_edge_37_we0 : OUT STD_LOGIC;
        temp_edge_37_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_38_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_38_ce0 : OUT STD_LOGIC;
        temp_edge_38_we0 : OUT STD_LOGIC;
        temp_edge_38_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_39_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_39_ce0 : OUT STD_LOGIC;
        temp_edge_39_we0 : OUT STD_LOGIC;
        temp_edge_39_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_40_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_40_ce0 : OUT STD_LOGIC;
        temp_edge_40_we0 : OUT STD_LOGIC;
        temp_edge_40_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_41_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_41_ce0 : OUT STD_LOGIC;
        temp_edge_41_we0 : OUT STD_LOGIC;
        temp_edge_41_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_42_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_42_ce0 : OUT STD_LOGIC;
        temp_edge_42_we0 : OUT STD_LOGIC;
        temp_edge_42_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_43_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_43_ce0 : OUT STD_LOGIC;
        temp_edge_43_we0 : OUT STD_LOGIC;
        temp_edge_43_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_44_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_44_ce0 : OUT STD_LOGIC;
        temp_edge_44_we0 : OUT STD_LOGIC;
        temp_edge_44_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_45_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_45_ce0 : OUT STD_LOGIC;
        temp_edge_45_we0 : OUT STD_LOGIC;
        temp_edge_45_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_46_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_46_ce0 : OUT STD_LOGIC;
        temp_edge_46_we0 : OUT STD_LOGIC;
        temp_edge_46_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_47_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_47_ce0 : OUT STD_LOGIC;
        temp_edge_47_we0 : OUT STD_LOGIC;
        temp_edge_47_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_48_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_48_ce0 : OUT STD_LOGIC;
        temp_edge_48_we0 : OUT STD_LOGIC;
        temp_edge_48_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_49_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_49_ce0 : OUT STD_LOGIC;
        temp_edge_49_we0 : OUT STD_LOGIC;
        temp_edge_49_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_50_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_50_ce0 : OUT STD_LOGIC;
        temp_edge_50_we0 : OUT STD_LOGIC;
        temp_edge_50_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_51_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_51_ce0 : OUT STD_LOGIC;
        temp_edge_51_we0 : OUT STD_LOGIC;
        temp_edge_51_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_52_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_52_ce0 : OUT STD_LOGIC;
        temp_edge_52_we0 : OUT STD_LOGIC;
        temp_edge_52_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_53_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_53_ce0 : OUT STD_LOGIC;
        temp_edge_53_we0 : OUT STD_LOGIC;
        temp_edge_53_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_54_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_54_ce0 : OUT STD_LOGIC;
        temp_edge_54_we0 : OUT STD_LOGIC;
        temp_edge_54_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_55_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_55_ce0 : OUT STD_LOGIC;
        temp_edge_55_we0 : OUT STD_LOGIC;
        temp_edge_55_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_56_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_56_ce0 : OUT STD_LOGIC;
        temp_edge_56_we0 : OUT STD_LOGIC;
        temp_edge_56_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_57_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_57_ce0 : OUT STD_LOGIC;
        temp_edge_57_we0 : OUT STD_LOGIC;
        temp_edge_57_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_58_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_58_ce0 : OUT STD_LOGIC;
        temp_edge_58_we0 : OUT STD_LOGIC;
        temp_edge_58_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_59_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_59_ce0 : OUT STD_LOGIC;
        temp_edge_59_we0 : OUT STD_LOGIC;
        temp_edge_59_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_60_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_60_ce0 : OUT STD_LOGIC;
        temp_edge_60_we0 : OUT STD_LOGIC;
        temp_edge_60_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_61_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_61_ce0 : OUT STD_LOGIC;
        temp_edge_61_we0 : OUT STD_LOGIC;
        temp_edge_61_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_62_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_62_ce0 : OUT STD_LOGIC;
        temp_edge_62_we0 : OUT STD_LOGIC;
        temp_edge_62_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_63_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_63_ce0 : OUT STD_LOGIC;
        temp_edge_63_we0 : OUT STD_LOGIC;
        temp_edge_63_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_64_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_64_ce0 : OUT STD_LOGIC;
        temp_edge_64_we0 : OUT STD_LOGIC;
        temp_edge_64_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_65_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_65_ce0 : OUT STD_LOGIC;
        temp_edge_65_we0 : OUT STD_LOGIC;
        temp_edge_65_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_66_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_66_ce0 : OUT STD_LOGIC;
        temp_edge_66_we0 : OUT STD_LOGIC;
        temp_edge_66_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_67_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_67_ce0 : OUT STD_LOGIC;
        temp_edge_67_we0 : OUT STD_LOGIC;
        temp_edge_67_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_68_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_68_ce0 : OUT STD_LOGIC;
        temp_edge_68_we0 : OUT STD_LOGIC;
        temp_edge_68_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_69_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_69_ce0 : OUT STD_LOGIC;
        temp_edge_69_we0 : OUT STD_LOGIC;
        temp_edge_69_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_70_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_70_ce0 : OUT STD_LOGIC;
        temp_edge_70_we0 : OUT STD_LOGIC;
        temp_edge_70_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_71_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_71_ce0 : OUT STD_LOGIC;
        temp_edge_71_we0 : OUT STD_LOGIC;
        temp_edge_71_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_72_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_72_ce0 : OUT STD_LOGIC;
        temp_edge_72_we0 : OUT STD_LOGIC;
        temp_edge_72_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_73_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_73_ce0 : OUT STD_LOGIC;
        temp_edge_73_we0 : OUT STD_LOGIC;
        temp_edge_73_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_74_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_74_ce0 : OUT STD_LOGIC;
        temp_edge_74_we0 : OUT STD_LOGIC;
        temp_edge_74_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_75_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_75_ce0 : OUT STD_LOGIC;
        temp_edge_75_we0 : OUT STD_LOGIC;
        temp_edge_75_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_76_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_76_ce0 : OUT STD_LOGIC;
        temp_edge_76_we0 : OUT STD_LOGIC;
        temp_edge_76_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_77_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_77_ce0 : OUT STD_LOGIC;
        temp_edge_77_we0 : OUT STD_LOGIC;
        temp_edge_77_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_78_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_78_ce0 : OUT STD_LOGIC;
        temp_edge_78_we0 : OUT STD_LOGIC;
        temp_edge_78_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_79_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_79_ce0 : OUT STD_LOGIC;
        temp_edge_79_we0 : OUT STD_LOGIC;
        temp_edge_79_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_80_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_80_ce0 : OUT STD_LOGIC;
        temp_edge_80_we0 : OUT STD_LOGIC;
        temp_edge_80_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_81_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_81_ce0 : OUT STD_LOGIC;
        temp_edge_81_we0 : OUT STD_LOGIC;
        temp_edge_81_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_82_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_82_ce0 : OUT STD_LOGIC;
        temp_edge_82_we0 : OUT STD_LOGIC;
        temp_edge_82_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_83_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_83_ce0 : OUT STD_LOGIC;
        temp_edge_83_we0 : OUT STD_LOGIC;
        temp_edge_83_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_84_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_84_ce0 : OUT STD_LOGIC;
        temp_edge_84_we0 : OUT STD_LOGIC;
        temp_edge_84_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_85_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_85_ce0 : OUT STD_LOGIC;
        temp_edge_85_we0 : OUT STD_LOGIC;
        temp_edge_85_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_86_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_86_ce0 : OUT STD_LOGIC;
        temp_edge_86_we0 : OUT STD_LOGIC;
        temp_edge_86_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_87_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_87_ce0 : OUT STD_LOGIC;
        temp_edge_87_we0 : OUT STD_LOGIC;
        temp_edge_87_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_88_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_88_ce0 : OUT STD_LOGIC;
        temp_edge_88_we0 : OUT STD_LOGIC;
        temp_edge_88_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_89_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_89_ce0 : OUT STD_LOGIC;
        temp_edge_89_we0 : OUT STD_LOGIC;
        temp_edge_89_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_90_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_90_ce0 : OUT STD_LOGIC;
        temp_edge_90_we0 : OUT STD_LOGIC;
        temp_edge_90_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_91_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_91_ce0 : OUT STD_LOGIC;
        temp_edge_91_we0 : OUT STD_LOGIC;
        temp_edge_91_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_92_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_92_ce0 : OUT STD_LOGIC;
        temp_edge_92_we0 : OUT STD_LOGIC;
        temp_edge_92_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_93_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_93_ce0 : OUT STD_LOGIC;
        temp_edge_93_we0 : OUT STD_LOGIC;
        temp_edge_93_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_94_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_94_ce0 : OUT STD_LOGIC;
        temp_edge_94_we0 : OUT STD_LOGIC;
        temp_edge_94_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_95_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_95_ce0 : OUT STD_LOGIC;
        temp_edge_95_we0 : OUT STD_LOGIC;
        temp_edge_95_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_96_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_96_ce0 : OUT STD_LOGIC;
        temp_edge_96_we0 : OUT STD_LOGIC;
        temp_edge_96_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_97_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_97_ce0 : OUT STD_LOGIC;
        temp_edge_97_we0 : OUT STD_LOGIC;
        temp_edge_97_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_98_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_98_ce0 : OUT STD_LOGIC;
        temp_edge_98_we0 : OUT STD_LOGIC;
        temp_edge_98_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_99_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_99_ce0 : OUT STD_LOGIC;
        temp_edge_99_we0 : OUT STD_LOGIC;
        temp_edge_99_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_100_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_100_ce0 : OUT STD_LOGIC;
        temp_edge_100_we0 : OUT STD_LOGIC;
        temp_edge_100_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_101_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_101_ce0 : OUT STD_LOGIC;
        temp_edge_101_we0 : OUT STD_LOGIC;
        temp_edge_101_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_102_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_102_ce0 : OUT STD_LOGIC;
        temp_edge_102_we0 : OUT STD_LOGIC;
        temp_edge_102_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_103_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_103_ce0 : OUT STD_LOGIC;
        temp_edge_103_we0 : OUT STD_LOGIC;
        temp_edge_103_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_104_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_104_ce0 : OUT STD_LOGIC;
        temp_edge_104_we0 : OUT STD_LOGIC;
        temp_edge_104_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_105_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_105_ce0 : OUT STD_LOGIC;
        temp_edge_105_we0 : OUT STD_LOGIC;
        temp_edge_105_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_106_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_106_ce0 : OUT STD_LOGIC;
        temp_edge_106_we0 : OUT STD_LOGIC;
        temp_edge_106_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_107_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_107_ce0 : OUT STD_LOGIC;
        temp_edge_107_we0 : OUT STD_LOGIC;
        temp_edge_107_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_108_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_108_ce0 : OUT STD_LOGIC;
        temp_edge_108_we0 : OUT STD_LOGIC;
        temp_edge_108_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_109_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_109_ce0 : OUT STD_LOGIC;
        temp_edge_109_we0 : OUT STD_LOGIC;
        temp_edge_109_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_110_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_110_ce0 : OUT STD_LOGIC;
        temp_edge_110_we0 : OUT STD_LOGIC;
        temp_edge_110_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_111_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_111_ce0 : OUT STD_LOGIC;
        temp_edge_111_we0 : OUT STD_LOGIC;
        temp_edge_111_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_112_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_112_ce0 : OUT STD_LOGIC;
        temp_edge_112_we0 : OUT STD_LOGIC;
        temp_edge_112_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_113_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_113_ce0 : OUT STD_LOGIC;
        temp_edge_113_we0 : OUT STD_LOGIC;
        temp_edge_113_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_114_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_114_ce0 : OUT STD_LOGIC;
        temp_edge_114_we0 : OUT STD_LOGIC;
        temp_edge_114_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_115_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_115_ce0 : OUT STD_LOGIC;
        temp_edge_115_we0 : OUT STD_LOGIC;
        temp_edge_115_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_116_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_116_ce0 : OUT STD_LOGIC;
        temp_edge_116_we0 : OUT STD_LOGIC;
        temp_edge_116_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_117_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_117_ce0 : OUT STD_LOGIC;
        temp_edge_117_we0 : OUT STD_LOGIC;
        temp_edge_117_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_118_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_118_ce0 : OUT STD_LOGIC;
        temp_edge_118_we0 : OUT STD_LOGIC;
        temp_edge_118_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_119_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_119_ce0 : OUT STD_LOGIC;
        temp_edge_119_we0 : OUT STD_LOGIC;
        temp_edge_119_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_120_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_120_ce0 : OUT STD_LOGIC;
        temp_edge_120_we0 : OUT STD_LOGIC;
        temp_edge_120_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_121_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_121_ce0 : OUT STD_LOGIC;
        temp_edge_121_we0 : OUT STD_LOGIC;
        temp_edge_121_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_122_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_122_ce0 : OUT STD_LOGIC;
        temp_edge_122_we0 : OUT STD_LOGIC;
        temp_edge_122_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_123_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_123_ce0 : OUT STD_LOGIC;
        temp_edge_123_we0 : OUT STD_LOGIC;
        temp_edge_123_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_124_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_124_ce0 : OUT STD_LOGIC;
        temp_edge_124_we0 : OUT STD_LOGIC;
        temp_edge_124_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_125_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_125_ce0 : OUT STD_LOGIC;
        temp_edge_125_we0 : OUT STD_LOGIC;
        temp_edge_125_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_126_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_126_ce0 : OUT STD_LOGIC;
        temp_edge_126_we0 : OUT STD_LOGIC;
        temp_edge_126_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        x_TREADY : OUT STD_LOGIC );
    end component;


    component sobel_edge_detector_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        edge_out_TREADY : IN STD_LOGIC;
        edge_out_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        edge_out_TVALID : OUT STD_LOGIC;
        temp_edge_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_ce0 : OUT STD_LOGIC;
        temp_edge_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_1_ce0 : OUT STD_LOGIC;
        temp_edge_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_2_ce0 : OUT STD_LOGIC;
        temp_edge_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_3_ce0 : OUT STD_LOGIC;
        temp_edge_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_4_ce0 : OUT STD_LOGIC;
        temp_edge_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_5_ce0 : OUT STD_LOGIC;
        temp_edge_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_6_ce0 : OUT STD_LOGIC;
        temp_edge_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_7_ce0 : OUT STD_LOGIC;
        temp_edge_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_8_ce0 : OUT STD_LOGIC;
        temp_edge_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_9_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_9_ce0 : OUT STD_LOGIC;
        temp_edge_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_10_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_10_ce0 : OUT STD_LOGIC;
        temp_edge_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_11_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_11_ce0 : OUT STD_LOGIC;
        temp_edge_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_12_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_12_ce0 : OUT STD_LOGIC;
        temp_edge_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_13_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_13_ce0 : OUT STD_LOGIC;
        temp_edge_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_14_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_14_ce0 : OUT STD_LOGIC;
        temp_edge_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_15_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_15_ce0 : OUT STD_LOGIC;
        temp_edge_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_16_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_16_ce0 : OUT STD_LOGIC;
        temp_edge_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_17_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_17_ce0 : OUT STD_LOGIC;
        temp_edge_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_18_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_18_ce0 : OUT STD_LOGIC;
        temp_edge_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_19_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_19_ce0 : OUT STD_LOGIC;
        temp_edge_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_20_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_20_ce0 : OUT STD_LOGIC;
        temp_edge_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_21_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_21_ce0 : OUT STD_LOGIC;
        temp_edge_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_22_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_22_ce0 : OUT STD_LOGIC;
        temp_edge_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_23_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_23_ce0 : OUT STD_LOGIC;
        temp_edge_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_24_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_24_ce0 : OUT STD_LOGIC;
        temp_edge_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_25_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_25_ce0 : OUT STD_LOGIC;
        temp_edge_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_26_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_26_ce0 : OUT STD_LOGIC;
        temp_edge_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_27_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_27_ce0 : OUT STD_LOGIC;
        temp_edge_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_28_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_28_ce0 : OUT STD_LOGIC;
        temp_edge_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_29_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_29_ce0 : OUT STD_LOGIC;
        temp_edge_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_30_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_30_ce0 : OUT STD_LOGIC;
        temp_edge_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_31_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_31_ce0 : OUT STD_LOGIC;
        temp_edge_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_32_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_32_ce0 : OUT STD_LOGIC;
        temp_edge_32_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_33_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_33_ce0 : OUT STD_LOGIC;
        temp_edge_33_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_34_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_34_ce0 : OUT STD_LOGIC;
        temp_edge_34_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_35_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_35_ce0 : OUT STD_LOGIC;
        temp_edge_35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_36_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_36_ce0 : OUT STD_LOGIC;
        temp_edge_36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_37_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_37_ce0 : OUT STD_LOGIC;
        temp_edge_37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_38_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_38_ce0 : OUT STD_LOGIC;
        temp_edge_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_39_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_39_ce0 : OUT STD_LOGIC;
        temp_edge_39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_40_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_40_ce0 : OUT STD_LOGIC;
        temp_edge_40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_41_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_41_ce0 : OUT STD_LOGIC;
        temp_edge_41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_42_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_42_ce0 : OUT STD_LOGIC;
        temp_edge_42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_43_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_43_ce0 : OUT STD_LOGIC;
        temp_edge_43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_44_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_44_ce0 : OUT STD_LOGIC;
        temp_edge_44_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_45_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_45_ce0 : OUT STD_LOGIC;
        temp_edge_45_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_46_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_46_ce0 : OUT STD_LOGIC;
        temp_edge_46_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_47_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_47_ce0 : OUT STD_LOGIC;
        temp_edge_47_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_48_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_48_ce0 : OUT STD_LOGIC;
        temp_edge_48_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_49_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_49_ce0 : OUT STD_LOGIC;
        temp_edge_49_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_50_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_50_ce0 : OUT STD_LOGIC;
        temp_edge_50_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_51_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_51_ce0 : OUT STD_LOGIC;
        temp_edge_51_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_52_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_52_ce0 : OUT STD_LOGIC;
        temp_edge_52_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_53_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_53_ce0 : OUT STD_LOGIC;
        temp_edge_53_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_54_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_54_ce0 : OUT STD_LOGIC;
        temp_edge_54_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_55_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_55_ce0 : OUT STD_LOGIC;
        temp_edge_55_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_56_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_56_ce0 : OUT STD_LOGIC;
        temp_edge_56_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_57_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_57_ce0 : OUT STD_LOGIC;
        temp_edge_57_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_58_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_58_ce0 : OUT STD_LOGIC;
        temp_edge_58_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_59_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_59_ce0 : OUT STD_LOGIC;
        temp_edge_59_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_60_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_60_ce0 : OUT STD_LOGIC;
        temp_edge_60_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_61_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_61_ce0 : OUT STD_LOGIC;
        temp_edge_61_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_62_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_62_ce0 : OUT STD_LOGIC;
        temp_edge_62_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_63_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_63_ce0 : OUT STD_LOGIC;
        temp_edge_63_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_64_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_64_ce0 : OUT STD_LOGIC;
        temp_edge_64_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_65_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_65_ce0 : OUT STD_LOGIC;
        temp_edge_65_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_66_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_66_ce0 : OUT STD_LOGIC;
        temp_edge_66_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_67_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_67_ce0 : OUT STD_LOGIC;
        temp_edge_67_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_68_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_68_ce0 : OUT STD_LOGIC;
        temp_edge_68_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_69_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_69_ce0 : OUT STD_LOGIC;
        temp_edge_69_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_70_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_70_ce0 : OUT STD_LOGIC;
        temp_edge_70_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_71_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_71_ce0 : OUT STD_LOGIC;
        temp_edge_71_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_72_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_72_ce0 : OUT STD_LOGIC;
        temp_edge_72_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_73_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_73_ce0 : OUT STD_LOGIC;
        temp_edge_73_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_74_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_74_ce0 : OUT STD_LOGIC;
        temp_edge_74_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_75_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_75_ce0 : OUT STD_LOGIC;
        temp_edge_75_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_76_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_76_ce0 : OUT STD_LOGIC;
        temp_edge_76_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_77_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_77_ce0 : OUT STD_LOGIC;
        temp_edge_77_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_78_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_78_ce0 : OUT STD_LOGIC;
        temp_edge_78_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_79_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_79_ce0 : OUT STD_LOGIC;
        temp_edge_79_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_80_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_80_ce0 : OUT STD_LOGIC;
        temp_edge_80_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_81_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_81_ce0 : OUT STD_LOGIC;
        temp_edge_81_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_82_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_82_ce0 : OUT STD_LOGIC;
        temp_edge_82_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_83_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_83_ce0 : OUT STD_LOGIC;
        temp_edge_83_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_84_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_84_ce0 : OUT STD_LOGIC;
        temp_edge_84_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_85_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_85_ce0 : OUT STD_LOGIC;
        temp_edge_85_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_86_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_86_ce0 : OUT STD_LOGIC;
        temp_edge_86_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_87_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_87_ce0 : OUT STD_LOGIC;
        temp_edge_87_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_88_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_88_ce0 : OUT STD_LOGIC;
        temp_edge_88_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_89_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_89_ce0 : OUT STD_LOGIC;
        temp_edge_89_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_90_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_90_ce0 : OUT STD_LOGIC;
        temp_edge_90_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_91_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_91_ce0 : OUT STD_LOGIC;
        temp_edge_91_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_92_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_92_ce0 : OUT STD_LOGIC;
        temp_edge_92_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_93_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_93_ce0 : OUT STD_LOGIC;
        temp_edge_93_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_94_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_94_ce0 : OUT STD_LOGIC;
        temp_edge_94_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_95_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_95_ce0 : OUT STD_LOGIC;
        temp_edge_95_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_96_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_96_ce0 : OUT STD_LOGIC;
        temp_edge_96_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_97_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_97_ce0 : OUT STD_LOGIC;
        temp_edge_97_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_98_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_98_ce0 : OUT STD_LOGIC;
        temp_edge_98_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_99_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_99_ce0 : OUT STD_LOGIC;
        temp_edge_99_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_100_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_100_ce0 : OUT STD_LOGIC;
        temp_edge_100_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_101_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_101_ce0 : OUT STD_LOGIC;
        temp_edge_101_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_102_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_102_ce0 : OUT STD_LOGIC;
        temp_edge_102_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_103_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_103_ce0 : OUT STD_LOGIC;
        temp_edge_103_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_104_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_104_ce0 : OUT STD_LOGIC;
        temp_edge_104_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_105_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_105_ce0 : OUT STD_LOGIC;
        temp_edge_105_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_106_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_106_ce0 : OUT STD_LOGIC;
        temp_edge_106_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_107_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_107_ce0 : OUT STD_LOGIC;
        temp_edge_107_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_108_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_108_ce0 : OUT STD_LOGIC;
        temp_edge_108_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_109_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_109_ce0 : OUT STD_LOGIC;
        temp_edge_109_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_110_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_110_ce0 : OUT STD_LOGIC;
        temp_edge_110_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_111_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_111_ce0 : OUT STD_LOGIC;
        temp_edge_111_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_112_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_112_ce0 : OUT STD_LOGIC;
        temp_edge_112_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_113_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_113_ce0 : OUT STD_LOGIC;
        temp_edge_113_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_114_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_114_ce0 : OUT STD_LOGIC;
        temp_edge_114_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_115_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_115_ce0 : OUT STD_LOGIC;
        temp_edge_115_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_116_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_116_ce0 : OUT STD_LOGIC;
        temp_edge_116_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_117_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_117_ce0 : OUT STD_LOGIC;
        temp_edge_117_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_118_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_118_ce0 : OUT STD_LOGIC;
        temp_edge_118_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_119_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_119_ce0 : OUT STD_LOGIC;
        temp_edge_119_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_120_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_120_ce0 : OUT STD_LOGIC;
        temp_edge_120_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_121_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_121_ce0 : OUT STD_LOGIC;
        temp_edge_121_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_122_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_122_ce0 : OUT STD_LOGIC;
        temp_edge_122_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_123_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_123_ce0 : OUT STD_LOGIC;
        temp_edge_123_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_124_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_124_ce0 : OUT STD_LOGIC;
        temp_edge_124_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_125_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_125_ce0 : OUT STD_LOGIC;
        temp_edge_125_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_126_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_126_ce0 : OUT STD_LOGIC;
        temp_edge_126_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_edge_127_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_edge_127_ce0 : OUT STD_LOGIC;
        temp_edge_127_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sobel_edge_detector_temp_edge_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sobel_edge_detector_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    temp_edge_U : component sobel_edge_detector_temp_edge_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_address0,
        ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_ce0,
        q0 => temp_edge_q0);

    temp_edge_1_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_1_address0,
        ce0 => temp_edge_1_ce0,
        we0 => temp_edge_1_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_1_d0,
        q0 => temp_edge_1_q0);

    temp_edge_2_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_2_address0,
        ce0 => temp_edge_2_ce0,
        we0 => temp_edge_2_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_2_d0,
        q0 => temp_edge_2_q0);

    temp_edge_3_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_3_address0,
        ce0 => temp_edge_3_ce0,
        we0 => temp_edge_3_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_3_d0,
        q0 => temp_edge_3_q0);

    temp_edge_4_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_4_address0,
        ce0 => temp_edge_4_ce0,
        we0 => temp_edge_4_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_4_d0,
        q0 => temp_edge_4_q0);

    temp_edge_5_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_5_address0,
        ce0 => temp_edge_5_ce0,
        we0 => temp_edge_5_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_5_d0,
        q0 => temp_edge_5_q0);

    temp_edge_6_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_6_address0,
        ce0 => temp_edge_6_ce0,
        we0 => temp_edge_6_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_6_d0,
        q0 => temp_edge_6_q0);

    temp_edge_7_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_7_address0,
        ce0 => temp_edge_7_ce0,
        we0 => temp_edge_7_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_7_d0,
        q0 => temp_edge_7_q0);

    temp_edge_8_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_8_address0,
        ce0 => temp_edge_8_ce0,
        we0 => temp_edge_8_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_8_d0,
        q0 => temp_edge_8_q0);

    temp_edge_9_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_9_address0,
        ce0 => temp_edge_9_ce0,
        we0 => temp_edge_9_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_9_d0,
        q0 => temp_edge_9_q0);

    temp_edge_10_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_10_address0,
        ce0 => temp_edge_10_ce0,
        we0 => temp_edge_10_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_10_d0,
        q0 => temp_edge_10_q0);

    temp_edge_11_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_11_address0,
        ce0 => temp_edge_11_ce0,
        we0 => temp_edge_11_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_11_d0,
        q0 => temp_edge_11_q0);

    temp_edge_12_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_12_address0,
        ce0 => temp_edge_12_ce0,
        we0 => temp_edge_12_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_12_d0,
        q0 => temp_edge_12_q0);

    temp_edge_13_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_13_address0,
        ce0 => temp_edge_13_ce0,
        we0 => temp_edge_13_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_13_d0,
        q0 => temp_edge_13_q0);

    temp_edge_14_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_14_address0,
        ce0 => temp_edge_14_ce0,
        we0 => temp_edge_14_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_14_d0,
        q0 => temp_edge_14_q0);

    temp_edge_15_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_15_address0,
        ce0 => temp_edge_15_ce0,
        we0 => temp_edge_15_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_15_d0,
        q0 => temp_edge_15_q0);

    temp_edge_16_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_16_address0,
        ce0 => temp_edge_16_ce0,
        we0 => temp_edge_16_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_16_d0,
        q0 => temp_edge_16_q0);

    temp_edge_17_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_17_address0,
        ce0 => temp_edge_17_ce0,
        we0 => temp_edge_17_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_17_d0,
        q0 => temp_edge_17_q0);

    temp_edge_18_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_18_address0,
        ce0 => temp_edge_18_ce0,
        we0 => temp_edge_18_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_18_d0,
        q0 => temp_edge_18_q0);

    temp_edge_19_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_19_address0,
        ce0 => temp_edge_19_ce0,
        we0 => temp_edge_19_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_19_d0,
        q0 => temp_edge_19_q0);

    temp_edge_20_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_20_address0,
        ce0 => temp_edge_20_ce0,
        we0 => temp_edge_20_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_20_d0,
        q0 => temp_edge_20_q0);

    temp_edge_21_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_21_address0,
        ce0 => temp_edge_21_ce0,
        we0 => temp_edge_21_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_21_d0,
        q0 => temp_edge_21_q0);

    temp_edge_22_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_22_address0,
        ce0 => temp_edge_22_ce0,
        we0 => temp_edge_22_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_22_d0,
        q0 => temp_edge_22_q0);

    temp_edge_23_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_23_address0,
        ce0 => temp_edge_23_ce0,
        we0 => temp_edge_23_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_23_d0,
        q0 => temp_edge_23_q0);

    temp_edge_24_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_24_address0,
        ce0 => temp_edge_24_ce0,
        we0 => temp_edge_24_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_24_d0,
        q0 => temp_edge_24_q0);

    temp_edge_25_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_25_address0,
        ce0 => temp_edge_25_ce0,
        we0 => temp_edge_25_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_25_d0,
        q0 => temp_edge_25_q0);

    temp_edge_26_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_26_address0,
        ce0 => temp_edge_26_ce0,
        we0 => temp_edge_26_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_26_d0,
        q0 => temp_edge_26_q0);

    temp_edge_27_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_27_address0,
        ce0 => temp_edge_27_ce0,
        we0 => temp_edge_27_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_27_d0,
        q0 => temp_edge_27_q0);

    temp_edge_28_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_28_address0,
        ce0 => temp_edge_28_ce0,
        we0 => temp_edge_28_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_28_d0,
        q0 => temp_edge_28_q0);

    temp_edge_29_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_29_address0,
        ce0 => temp_edge_29_ce0,
        we0 => temp_edge_29_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_29_d0,
        q0 => temp_edge_29_q0);

    temp_edge_30_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_30_address0,
        ce0 => temp_edge_30_ce0,
        we0 => temp_edge_30_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_30_d0,
        q0 => temp_edge_30_q0);

    temp_edge_31_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_31_address0,
        ce0 => temp_edge_31_ce0,
        we0 => temp_edge_31_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_31_d0,
        q0 => temp_edge_31_q0);

    temp_edge_32_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_32_address0,
        ce0 => temp_edge_32_ce0,
        we0 => temp_edge_32_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_32_d0,
        q0 => temp_edge_32_q0);

    temp_edge_33_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_33_address0,
        ce0 => temp_edge_33_ce0,
        we0 => temp_edge_33_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_33_d0,
        q0 => temp_edge_33_q0);

    temp_edge_34_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_34_address0,
        ce0 => temp_edge_34_ce0,
        we0 => temp_edge_34_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_34_d0,
        q0 => temp_edge_34_q0);

    temp_edge_35_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_35_address0,
        ce0 => temp_edge_35_ce0,
        we0 => temp_edge_35_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_35_d0,
        q0 => temp_edge_35_q0);

    temp_edge_36_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_36_address0,
        ce0 => temp_edge_36_ce0,
        we0 => temp_edge_36_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_36_d0,
        q0 => temp_edge_36_q0);

    temp_edge_37_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_37_address0,
        ce0 => temp_edge_37_ce0,
        we0 => temp_edge_37_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_37_d0,
        q0 => temp_edge_37_q0);

    temp_edge_38_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_38_address0,
        ce0 => temp_edge_38_ce0,
        we0 => temp_edge_38_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_38_d0,
        q0 => temp_edge_38_q0);

    temp_edge_39_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_39_address0,
        ce0 => temp_edge_39_ce0,
        we0 => temp_edge_39_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_39_d0,
        q0 => temp_edge_39_q0);

    temp_edge_40_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_40_address0,
        ce0 => temp_edge_40_ce0,
        we0 => temp_edge_40_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_40_d0,
        q0 => temp_edge_40_q0);

    temp_edge_41_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_41_address0,
        ce0 => temp_edge_41_ce0,
        we0 => temp_edge_41_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_41_d0,
        q0 => temp_edge_41_q0);

    temp_edge_42_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_42_address0,
        ce0 => temp_edge_42_ce0,
        we0 => temp_edge_42_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_42_d0,
        q0 => temp_edge_42_q0);

    temp_edge_43_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_43_address0,
        ce0 => temp_edge_43_ce0,
        we0 => temp_edge_43_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_43_d0,
        q0 => temp_edge_43_q0);

    temp_edge_44_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_44_address0,
        ce0 => temp_edge_44_ce0,
        we0 => temp_edge_44_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_44_d0,
        q0 => temp_edge_44_q0);

    temp_edge_45_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_45_address0,
        ce0 => temp_edge_45_ce0,
        we0 => temp_edge_45_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_45_d0,
        q0 => temp_edge_45_q0);

    temp_edge_46_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_46_address0,
        ce0 => temp_edge_46_ce0,
        we0 => temp_edge_46_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_46_d0,
        q0 => temp_edge_46_q0);

    temp_edge_47_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_47_address0,
        ce0 => temp_edge_47_ce0,
        we0 => temp_edge_47_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_47_d0,
        q0 => temp_edge_47_q0);

    temp_edge_48_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_48_address0,
        ce0 => temp_edge_48_ce0,
        we0 => temp_edge_48_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_48_d0,
        q0 => temp_edge_48_q0);

    temp_edge_49_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_49_address0,
        ce0 => temp_edge_49_ce0,
        we0 => temp_edge_49_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_49_d0,
        q0 => temp_edge_49_q0);

    temp_edge_50_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_50_address0,
        ce0 => temp_edge_50_ce0,
        we0 => temp_edge_50_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_50_d0,
        q0 => temp_edge_50_q0);

    temp_edge_51_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_51_address0,
        ce0 => temp_edge_51_ce0,
        we0 => temp_edge_51_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_51_d0,
        q0 => temp_edge_51_q0);

    temp_edge_52_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_52_address0,
        ce0 => temp_edge_52_ce0,
        we0 => temp_edge_52_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_52_d0,
        q0 => temp_edge_52_q0);

    temp_edge_53_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_53_address0,
        ce0 => temp_edge_53_ce0,
        we0 => temp_edge_53_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_53_d0,
        q0 => temp_edge_53_q0);

    temp_edge_54_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_54_address0,
        ce0 => temp_edge_54_ce0,
        we0 => temp_edge_54_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_54_d0,
        q0 => temp_edge_54_q0);

    temp_edge_55_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_55_address0,
        ce0 => temp_edge_55_ce0,
        we0 => temp_edge_55_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_55_d0,
        q0 => temp_edge_55_q0);

    temp_edge_56_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_56_address0,
        ce0 => temp_edge_56_ce0,
        we0 => temp_edge_56_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_56_d0,
        q0 => temp_edge_56_q0);

    temp_edge_57_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_57_address0,
        ce0 => temp_edge_57_ce0,
        we0 => temp_edge_57_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_57_d0,
        q0 => temp_edge_57_q0);

    temp_edge_58_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_58_address0,
        ce0 => temp_edge_58_ce0,
        we0 => temp_edge_58_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_58_d0,
        q0 => temp_edge_58_q0);

    temp_edge_59_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_59_address0,
        ce0 => temp_edge_59_ce0,
        we0 => temp_edge_59_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_59_d0,
        q0 => temp_edge_59_q0);

    temp_edge_60_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_60_address0,
        ce0 => temp_edge_60_ce0,
        we0 => temp_edge_60_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_60_d0,
        q0 => temp_edge_60_q0);

    temp_edge_61_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_61_address0,
        ce0 => temp_edge_61_ce0,
        we0 => temp_edge_61_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_61_d0,
        q0 => temp_edge_61_q0);

    temp_edge_62_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_62_address0,
        ce0 => temp_edge_62_ce0,
        we0 => temp_edge_62_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_62_d0,
        q0 => temp_edge_62_q0);

    temp_edge_63_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_63_address0,
        ce0 => temp_edge_63_ce0,
        we0 => temp_edge_63_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_63_d0,
        q0 => temp_edge_63_q0);

    temp_edge_64_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_64_address0,
        ce0 => temp_edge_64_ce0,
        we0 => temp_edge_64_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_64_d0,
        q0 => temp_edge_64_q0);

    temp_edge_65_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_65_address0,
        ce0 => temp_edge_65_ce0,
        we0 => temp_edge_65_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_65_d0,
        q0 => temp_edge_65_q0);

    temp_edge_66_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_66_address0,
        ce0 => temp_edge_66_ce0,
        we0 => temp_edge_66_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_66_d0,
        q0 => temp_edge_66_q0);

    temp_edge_67_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_67_address0,
        ce0 => temp_edge_67_ce0,
        we0 => temp_edge_67_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_67_d0,
        q0 => temp_edge_67_q0);

    temp_edge_68_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_68_address0,
        ce0 => temp_edge_68_ce0,
        we0 => temp_edge_68_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_68_d0,
        q0 => temp_edge_68_q0);

    temp_edge_69_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_69_address0,
        ce0 => temp_edge_69_ce0,
        we0 => temp_edge_69_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_69_d0,
        q0 => temp_edge_69_q0);

    temp_edge_70_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_70_address0,
        ce0 => temp_edge_70_ce0,
        we0 => temp_edge_70_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_70_d0,
        q0 => temp_edge_70_q0);

    temp_edge_71_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_71_address0,
        ce0 => temp_edge_71_ce0,
        we0 => temp_edge_71_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_71_d0,
        q0 => temp_edge_71_q0);

    temp_edge_72_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_72_address0,
        ce0 => temp_edge_72_ce0,
        we0 => temp_edge_72_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_72_d0,
        q0 => temp_edge_72_q0);

    temp_edge_73_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_73_address0,
        ce0 => temp_edge_73_ce0,
        we0 => temp_edge_73_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_73_d0,
        q0 => temp_edge_73_q0);

    temp_edge_74_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_74_address0,
        ce0 => temp_edge_74_ce0,
        we0 => temp_edge_74_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_74_d0,
        q0 => temp_edge_74_q0);

    temp_edge_75_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_75_address0,
        ce0 => temp_edge_75_ce0,
        we0 => temp_edge_75_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_75_d0,
        q0 => temp_edge_75_q0);

    temp_edge_76_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_76_address0,
        ce0 => temp_edge_76_ce0,
        we0 => temp_edge_76_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_76_d0,
        q0 => temp_edge_76_q0);

    temp_edge_77_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_77_address0,
        ce0 => temp_edge_77_ce0,
        we0 => temp_edge_77_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_77_d0,
        q0 => temp_edge_77_q0);

    temp_edge_78_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_78_address0,
        ce0 => temp_edge_78_ce0,
        we0 => temp_edge_78_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_78_d0,
        q0 => temp_edge_78_q0);

    temp_edge_79_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_79_address0,
        ce0 => temp_edge_79_ce0,
        we0 => temp_edge_79_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_79_d0,
        q0 => temp_edge_79_q0);

    temp_edge_80_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_80_address0,
        ce0 => temp_edge_80_ce0,
        we0 => temp_edge_80_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_80_d0,
        q0 => temp_edge_80_q0);

    temp_edge_81_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_81_address0,
        ce0 => temp_edge_81_ce0,
        we0 => temp_edge_81_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_81_d0,
        q0 => temp_edge_81_q0);

    temp_edge_82_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_82_address0,
        ce0 => temp_edge_82_ce0,
        we0 => temp_edge_82_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_82_d0,
        q0 => temp_edge_82_q0);

    temp_edge_83_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_83_address0,
        ce0 => temp_edge_83_ce0,
        we0 => temp_edge_83_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_83_d0,
        q0 => temp_edge_83_q0);

    temp_edge_84_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_84_address0,
        ce0 => temp_edge_84_ce0,
        we0 => temp_edge_84_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_84_d0,
        q0 => temp_edge_84_q0);

    temp_edge_85_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_85_address0,
        ce0 => temp_edge_85_ce0,
        we0 => temp_edge_85_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_85_d0,
        q0 => temp_edge_85_q0);

    temp_edge_86_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_86_address0,
        ce0 => temp_edge_86_ce0,
        we0 => temp_edge_86_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_86_d0,
        q0 => temp_edge_86_q0);

    temp_edge_87_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_87_address0,
        ce0 => temp_edge_87_ce0,
        we0 => temp_edge_87_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_87_d0,
        q0 => temp_edge_87_q0);

    temp_edge_88_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_88_address0,
        ce0 => temp_edge_88_ce0,
        we0 => temp_edge_88_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_88_d0,
        q0 => temp_edge_88_q0);

    temp_edge_89_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_89_address0,
        ce0 => temp_edge_89_ce0,
        we0 => temp_edge_89_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_89_d0,
        q0 => temp_edge_89_q0);

    temp_edge_90_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_90_address0,
        ce0 => temp_edge_90_ce0,
        we0 => temp_edge_90_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_90_d0,
        q0 => temp_edge_90_q0);

    temp_edge_91_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_91_address0,
        ce0 => temp_edge_91_ce0,
        we0 => temp_edge_91_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_91_d0,
        q0 => temp_edge_91_q0);

    temp_edge_92_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_92_address0,
        ce0 => temp_edge_92_ce0,
        we0 => temp_edge_92_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_92_d0,
        q0 => temp_edge_92_q0);

    temp_edge_93_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_93_address0,
        ce0 => temp_edge_93_ce0,
        we0 => temp_edge_93_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_93_d0,
        q0 => temp_edge_93_q0);

    temp_edge_94_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_94_address0,
        ce0 => temp_edge_94_ce0,
        we0 => temp_edge_94_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_94_d0,
        q0 => temp_edge_94_q0);

    temp_edge_95_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_95_address0,
        ce0 => temp_edge_95_ce0,
        we0 => temp_edge_95_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_95_d0,
        q0 => temp_edge_95_q0);

    temp_edge_96_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_96_address0,
        ce0 => temp_edge_96_ce0,
        we0 => temp_edge_96_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_96_d0,
        q0 => temp_edge_96_q0);

    temp_edge_97_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_97_address0,
        ce0 => temp_edge_97_ce0,
        we0 => temp_edge_97_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_97_d0,
        q0 => temp_edge_97_q0);

    temp_edge_98_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_98_address0,
        ce0 => temp_edge_98_ce0,
        we0 => temp_edge_98_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_98_d0,
        q0 => temp_edge_98_q0);

    temp_edge_99_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_99_address0,
        ce0 => temp_edge_99_ce0,
        we0 => temp_edge_99_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_99_d0,
        q0 => temp_edge_99_q0);

    temp_edge_100_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_100_address0,
        ce0 => temp_edge_100_ce0,
        we0 => temp_edge_100_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_100_d0,
        q0 => temp_edge_100_q0);

    temp_edge_101_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_101_address0,
        ce0 => temp_edge_101_ce0,
        we0 => temp_edge_101_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_101_d0,
        q0 => temp_edge_101_q0);

    temp_edge_102_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_102_address0,
        ce0 => temp_edge_102_ce0,
        we0 => temp_edge_102_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_102_d0,
        q0 => temp_edge_102_q0);

    temp_edge_103_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_103_address0,
        ce0 => temp_edge_103_ce0,
        we0 => temp_edge_103_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_103_d0,
        q0 => temp_edge_103_q0);

    temp_edge_104_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_104_address0,
        ce0 => temp_edge_104_ce0,
        we0 => temp_edge_104_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_104_d0,
        q0 => temp_edge_104_q0);

    temp_edge_105_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_105_address0,
        ce0 => temp_edge_105_ce0,
        we0 => temp_edge_105_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_105_d0,
        q0 => temp_edge_105_q0);

    temp_edge_106_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_106_address0,
        ce0 => temp_edge_106_ce0,
        we0 => temp_edge_106_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_106_d0,
        q0 => temp_edge_106_q0);

    temp_edge_107_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_107_address0,
        ce0 => temp_edge_107_ce0,
        we0 => temp_edge_107_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_107_d0,
        q0 => temp_edge_107_q0);

    temp_edge_108_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_108_address0,
        ce0 => temp_edge_108_ce0,
        we0 => temp_edge_108_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_108_d0,
        q0 => temp_edge_108_q0);

    temp_edge_109_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_109_address0,
        ce0 => temp_edge_109_ce0,
        we0 => temp_edge_109_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_109_d0,
        q0 => temp_edge_109_q0);

    temp_edge_110_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_110_address0,
        ce0 => temp_edge_110_ce0,
        we0 => temp_edge_110_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_110_d0,
        q0 => temp_edge_110_q0);

    temp_edge_111_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_111_address0,
        ce0 => temp_edge_111_ce0,
        we0 => temp_edge_111_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_111_d0,
        q0 => temp_edge_111_q0);

    temp_edge_112_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_112_address0,
        ce0 => temp_edge_112_ce0,
        we0 => temp_edge_112_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_112_d0,
        q0 => temp_edge_112_q0);

    temp_edge_113_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_113_address0,
        ce0 => temp_edge_113_ce0,
        we0 => temp_edge_113_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_113_d0,
        q0 => temp_edge_113_q0);

    temp_edge_114_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_114_address0,
        ce0 => temp_edge_114_ce0,
        we0 => temp_edge_114_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_114_d0,
        q0 => temp_edge_114_q0);

    temp_edge_115_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_115_address0,
        ce0 => temp_edge_115_ce0,
        we0 => temp_edge_115_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_115_d0,
        q0 => temp_edge_115_q0);

    temp_edge_116_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_116_address0,
        ce0 => temp_edge_116_ce0,
        we0 => temp_edge_116_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_116_d0,
        q0 => temp_edge_116_q0);

    temp_edge_117_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_117_address0,
        ce0 => temp_edge_117_ce0,
        we0 => temp_edge_117_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_117_d0,
        q0 => temp_edge_117_q0);

    temp_edge_118_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_118_address0,
        ce0 => temp_edge_118_ce0,
        we0 => temp_edge_118_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_118_d0,
        q0 => temp_edge_118_q0);

    temp_edge_119_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_119_address0,
        ce0 => temp_edge_119_ce0,
        we0 => temp_edge_119_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_119_d0,
        q0 => temp_edge_119_q0);

    temp_edge_120_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_120_address0,
        ce0 => temp_edge_120_ce0,
        we0 => temp_edge_120_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_120_d0,
        q0 => temp_edge_120_q0);

    temp_edge_121_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_121_address0,
        ce0 => temp_edge_121_ce0,
        we0 => temp_edge_121_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_121_d0,
        q0 => temp_edge_121_q0);

    temp_edge_122_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_122_address0,
        ce0 => temp_edge_122_ce0,
        we0 => temp_edge_122_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_122_d0,
        q0 => temp_edge_122_q0);

    temp_edge_123_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_123_address0,
        ce0 => temp_edge_123_ce0,
        we0 => temp_edge_123_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_123_d0,
        q0 => temp_edge_123_q0);

    temp_edge_124_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_124_address0,
        ce0 => temp_edge_124_ce0,
        we0 => temp_edge_124_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_124_d0,
        q0 => temp_edge_124_q0);

    temp_edge_125_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_125_address0,
        ce0 => temp_edge_125_ce0,
        we0 => temp_edge_125_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_125_d0,
        q0 => temp_edge_125_q0);

    temp_edge_126_U : component sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_edge_126_address0,
        ce0 => temp_edge_126_ce0,
        we0 => temp_edge_126_we0,
        d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_126_d0,
        q0 => temp_edge_126_q0);

    temp_edge_127_U : component sobel_edge_detector_temp_edge_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_127_address0,
        ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_127_ce0,
        q0 => temp_edge_127_q0);

    grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544 : component sobel_edge_detector_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_ap_start,
        ap_done => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_ap_done,
        ap_idle => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_ap_idle,
        ap_ready => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_ap_ready,
        x_TVALID => x_TVALID_int_regslice,
        temp_edge_1_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_1_address0,
        temp_edge_1_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_1_ce0,
        temp_edge_1_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_1_we0,
        temp_edge_1_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_1_d0,
        temp_edge_2_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_2_address0,
        temp_edge_2_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_2_ce0,
        temp_edge_2_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_2_we0,
        temp_edge_2_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_2_d0,
        temp_edge_3_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_3_address0,
        temp_edge_3_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_3_ce0,
        temp_edge_3_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_3_we0,
        temp_edge_3_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_3_d0,
        temp_edge_4_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_4_address0,
        temp_edge_4_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_4_ce0,
        temp_edge_4_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_4_we0,
        temp_edge_4_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_4_d0,
        temp_edge_5_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_5_address0,
        temp_edge_5_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_5_ce0,
        temp_edge_5_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_5_we0,
        temp_edge_5_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_5_d0,
        temp_edge_6_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_6_address0,
        temp_edge_6_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_6_ce0,
        temp_edge_6_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_6_we0,
        temp_edge_6_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_6_d0,
        temp_edge_7_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_7_address0,
        temp_edge_7_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_7_ce0,
        temp_edge_7_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_7_we0,
        temp_edge_7_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_7_d0,
        temp_edge_8_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_8_address0,
        temp_edge_8_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_8_ce0,
        temp_edge_8_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_8_we0,
        temp_edge_8_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_8_d0,
        temp_edge_9_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_9_address0,
        temp_edge_9_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_9_ce0,
        temp_edge_9_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_9_we0,
        temp_edge_9_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_9_d0,
        temp_edge_10_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_10_address0,
        temp_edge_10_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_10_ce0,
        temp_edge_10_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_10_we0,
        temp_edge_10_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_10_d0,
        temp_edge_11_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_11_address0,
        temp_edge_11_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_11_ce0,
        temp_edge_11_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_11_we0,
        temp_edge_11_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_11_d0,
        temp_edge_12_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_12_address0,
        temp_edge_12_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_12_ce0,
        temp_edge_12_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_12_we0,
        temp_edge_12_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_12_d0,
        temp_edge_13_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_13_address0,
        temp_edge_13_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_13_ce0,
        temp_edge_13_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_13_we0,
        temp_edge_13_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_13_d0,
        temp_edge_14_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_14_address0,
        temp_edge_14_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_14_ce0,
        temp_edge_14_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_14_we0,
        temp_edge_14_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_14_d0,
        temp_edge_15_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_15_address0,
        temp_edge_15_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_15_ce0,
        temp_edge_15_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_15_we0,
        temp_edge_15_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_15_d0,
        temp_edge_16_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_16_address0,
        temp_edge_16_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_16_ce0,
        temp_edge_16_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_16_we0,
        temp_edge_16_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_16_d0,
        temp_edge_17_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_17_address0,
        temp_edge_17_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_17_ce0,
        temp_edge_17_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_17_we0,
        temp_edge_17_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_17_d0,
        temp_edge_18_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_18_address0,
        temp_edge_18_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_18_ce0,
        temp_edge_18_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_18_we0,
        temp_edge_18_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_18_d0,
        temp_edge_19_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_19_address0,
        temp_edge_19_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_19_ce0,
        temp_edge_19_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_19_we0,
        temp_edge_19_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_19_d0,
        temp_edge_20_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_20_address0,
        temp_edge_20_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_20_ce0,
        temp_edge_20_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_20_we0,
        temp_edge_20_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_20_d0,
        temp_edge_21_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_21_address0,
        temp_edge_21_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_21_ce0,
        temp_edge_21_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_21_we0,
        temp_edge_21_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_21_d0,
        temp_edge_22_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_22_address0,
        temp_edge_22_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_22_ce0,
        temp_edge_22_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_22_we0,
        temp_edge_22_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_22_d0,
        temp_edge_23_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_23_address0,
        temp_edge_23_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_23_ce0,
        temp_edge_23_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_23_we0,
        temp_edge_23_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_23_d0,
        temp_edge_24_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_24_address0,
        temp_edge_24_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_24_ce0,
        temp_edge_24_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_24_we0,
        temp_edge_24_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_24_d0,
        temp_edge_25_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_25_address0,
        temp_edge_25_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_25_ce0,
        temp_edge_25_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_25_we0,
        temp_edge_25_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_25_d0,
        temp_edge_26_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_26_address0,
        temp_edge_26_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_26_ce0,
        temp_edge_26_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_26_we0,
        temp_edge_26_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_26_d0,
        temp_edge_27_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_27_address0,
        temp_edge_27_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_27_ce0,
        temp_edge_27_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_27_we0,
        temp_edge_27_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_27_d0,
        temp_edge_28_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_28_address0,
        temp_edge_28_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_28_ce0,
        temp_edge_28_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_28_we0,
        temp_edge_28_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_28_d0,
        temp_edge_29_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_29_address0,
        temp_edge_29_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_29_ce0,
        temp_edge_29_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_29_we0,
        temp_edge_29_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_29_d0,
        temp_edge_30_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_30_address0,
        temp_edge_30_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_30_ce0,
        temp_edge_30_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_30_we0,
        temp_edge_30_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_30_d0,
        temp_edge_31_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_31_address0,
        temp_edge_31_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_31_ce0,
        temp_edge_31_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_31_we0,
        temp_edge_31_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_31_d0,
        temp_edge_32_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_32_address0,
        temp_edge_32_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_32_ce0,
        temp_edge_32_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_32_we0,
        temp_edge_32_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_32_d0,
        temp_edge_33_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_33_address0,
        temp_edge_33_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_33_ce0,
        temp_edge_33_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_33_we0,
        temp_edge_33_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_33_d0,
        temp_edge_34_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_34_address0,
        temp_edge_34_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_34_ce0,
        temp_edge_34_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_34_we0,
        temp_edge_34_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_34_d0,
        temp_edge_35_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_35_address0,
        temp_edge_35_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_35_ce0,
        temp_edge_35_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_35_we0,
        temp_edge_35_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_35_d0,
        temp_edge_36_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_36_address0,
        temp_edge_36_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_36_ce0,
        temp_edge_36_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_36_we0,
        temp_edge_36_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_36_d0,
        temp_edge_37_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_37_address0,
        temp_edge_37_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_37_ce0,
        temp_edge_37_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_37_we0,
        temp_edge_37_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_37_d0,
        temp_edge_38_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_38_address0,
        temp_edge_38_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_38_ce0,
        temp_edge_38_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_38_we0,
        temp_edge_38_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_38_d0,
        temp_edge_39_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_39_address0,
        temp_edge_39_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_39_ce0,
        temp_edge_39_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_39_we0,
        temp_edge_39_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_39_d0,
        temp_edge_40_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_40_address0,
        temp_edge_40_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_40_ce0,
        temp_edge_40_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_40_we0,
        temp_edge_40_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_40_d0,
        temp_edge_41_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_41_address0,
        temp_edge_41_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_41_ce0,
        temp_edge_41_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_41_we0,
        temp_edge_41_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_41_d0,
        temp_edge_42_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_42_address0,
        temp_edge_42_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_42_ce0,
        temp_edge_42_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_42_we0,
        temp_edge_42_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_42_d0,
        temp_edge_43_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_43_address0,
        temp_edge_43_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_43_ce0,
        temp_edge_43_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_43_we0,
        temp_edge_43_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_43_d0,
        temp_edge_44_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_44_address0,
        temp_edge_44_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_44_ce0,
        temp_edge_44_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_44_we0,
        temp_edge_44_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_44_d0,
        temp_edge_45_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_45_address0,
        temp_edge_45_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_45_ce0,
        temp_edge_45_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_45_we0,
        temp_edge_45_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_45_d0,
        temp_edge_46_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_46_address0,
        temp_edge_46_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_46_ce0,
        temp_edge_46_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_46_we0,
        temp_edge_46_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_46_d0,
        temp_edge_47_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_47_address0,
        temp_edge_47_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_47_ce0,
        temp_edge_47_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_47_we0,
        temp_edge_47_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_47_d0,
        temp_edge_48_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_48_address0,
        temp_edge_48_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_48_ce0,
        temp_edge_48_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_48_we0,
        temp_edge_48_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_48_d0,
        temp_edge_49_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_49_address0,
        temp_edge_49_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_49_ce0,
        temp_edge_49_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_49_we0,
        temp_edge_49_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_49_d0,
        temp_edge_50_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_50_address0,
        temp_edge_50_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_50_ce0,
        temp_edge_50_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_50_we0,
        temp_edge_50_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_50_d0,
        temp_edge_51_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_51_address0,
        temp_edge_51_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_51_ce0,
        temp_edge_51_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_51_we0,
        temp_edge_51_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_51_d0,
        temp_edge_52_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_52_address0,
        temp_edge_52_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_52_ce0,
        temp_edge_52_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_52_we0,
        temp_edge_52_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_52_d0,
        temp_edge_53_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_53_address0,
        temp_edge_53_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_53_ce0,
        temp_edge_53_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_53_we0,
        temp_edge_53_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_53_d0,
        temp_edge_54_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_54_address0,
        temp_edge_54_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_54_ce0,
        temp_edge_54_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_54_we0,
        temp_edge_54_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_54_d0,
        temp_edge_55_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_55_address0,
        temp_edge_55_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_55_ce0,
        temp_edge_55_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_55_we0,
        temp_edge_55_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_55_d0,
        temp_edge_56_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_56_address0,
        temp_edge_56_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_56_ce0,
        temp_edge_56_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_56_we0,
        temp_edge_56_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_56_d0,
        temp_edge_57_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_57_address0,
        temp_edge_57_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_57_ce0,
        temp_edge_57_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_57_we0,
        temp_edge_57_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_57_d0,
        temp_edge_58_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_58_address0,
        temp_edge_58_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_58_ce0,
        temp_edge_58_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_58_we0,
        temp_edge_58_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_58_d0,
        temp_edge_59_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_59_address0,
        temp_edge_59_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_59_ce0,
        temp_edge_59_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_59_we0,
        temp_edge_59_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_59_d0,
        temp_edge_60_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_60_address0,
        temp_edge_60_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_60_ce0,
        temp_edge_60_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_60_we0,
        temp_edge_60_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_60_d0,
        temp_edge_61_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_61_address0,
        temp_edge_61_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_61_ce0,
        temp_edge_61_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_61_we0,
        temp_edge_61_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_61_d0,
        temp_edge_62_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_62_address0,
        temp_edge_62_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_62_ce0,
        temp_edge_62_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_62_we0,
        temp_edge_62_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_62_d0,
        temp_edge_63_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_63_address0,
        temp_edge_63_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_63_ce0,
        temp_edge_63_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_63_we0,
        temp_edge_63_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_63_d0,
        temp_edge_64_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_64_address0,
        temp_edge_64_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_64_ce0,
        temp_edge_64_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_64_we0,
        temp_edge_64_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_64_d0,
        temp_edge_65_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_65_address0,
        temp_edge_65_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_65_ce0,
        temp_edge_65_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_65_we0,
        temp_edge_65_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_65_d0,
        temp_edge_66_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_66_address0,
        temp_edge_66_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_66_ce0,
        temp_edge_66_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_66_we0,
        temp_edge_66_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_66_d0,
        temp_edge_67_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_67_address0,
        temp_edge_67_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_67_ce0,
        temp_edge_67_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_67_we0,
        temp_edge_67_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_67_d0,
        temp_edge_68_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_68_address0,
        temp_edge_68_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_68_ce0,
        temp_edge_68_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_68_we0,
        temp_edge_68_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_68_d0,
        temp_edge_69_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_69_address0,
        temp_edge_69_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_69_ce0,
        temp_edge_69_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_69_we0,
        temp_edge_69_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_69_d0,
        temp_edge_70_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_70_address0,
        temp_edge_70_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_70_ce0,
        temp_edge_70_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_70_we0,
        temp_edge_70_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_70_d0,
        temp_edge_71_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_71_address0,
        temp_edge_71_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_71_ce0,
        temp_edge_71_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_71_we0,
        temp_edge_71_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_71_d0,
        temp_edge_72_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_72_address0,
        temp_edge_72_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_72_ce0,
        temp_edge_72_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_72_we0,
        temp_edge_72_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_72_d0,
        temp_edge_73_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_73_address0,
        temp_edge_73_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_73_ce0,
        temp_edge_73_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_73_we0,
        temp_edge_73_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_73_d0,
        temp_edge_74_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_74_address0,
        temp_edge_74_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_74_ce0,
        temp_edge_74_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_74_we0,
        temp_edge_74_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_74_d0,
        temp_edge_75_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_75_address0,
        temp_edge_75_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_75_ce0,
        temp_edge_75_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_75_we0,
        temp_edge_75_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_75_d0,
        temp_edge_76_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_76_address0,
        temp_edge_76_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_76_ce0,
        temp_edge_76_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_76_we0,
        temp_edge_76_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_76_d0,
        temp_edge_77_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_77_address0,
        temp_edge_77_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_77_ce0,
        temp_edge_77_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_77_we0,
        temp_edge_77_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_77_d0,
        temp_edge_78_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_78_address0,
        temp_edge_78_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_78_ce0,
        temp_edge_78_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_78_we0,
        temp_edge_78_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_78_d0,
        temp_edge_79_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_79_address0,
        temp_edge_79_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_79_ce0,
        temp_edge_79_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_79_we0,
        temp_edge_79_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_79_d0,
        temp_edge_80_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_80_address0,
        temp_edge_80_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_80_ce0,
        temp_edge_80_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_80_we0,
        temp_edge_80_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_80_d0,
        temp_edge_81_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_81_address0,
        temp_edge_81_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_81_ce0,
        temp_edge_81_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_81_we0,
        temp_edge_81_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_81_d0,
        temp_edge_82_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_82_address0,
        temp_edge_82_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_82_ce0,
        temp_edge_82_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_82_we0,
        temp_edge_82_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_82_d0,
        temp_edge_83_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_83_address0,
        temp_edge_83_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_83_ce0,
        temp_edge_83_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_83_we0,
        temp_edge_83_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_83_d0,
        temp_edge_84_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_84_address0,
        temp_edge_84_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_84_ce0,
        temp_edge_84_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_84_we0,
        temp_edge_84_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_84_d0,
        temp_edge_85_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_85_address0,
        temp_edge_85_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_85_ce0,
        temp_edge_85_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_85_we0,
        temp_edge_85_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_85_d0,
        temp_edge_86_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_86_address0,
        temp_edge_86_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_86_ce0,
        temp_edge_86_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_86_we0,
        temp_edge_86_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_86_d0,
        temp_edge_87_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_87_address0,
        temp_edge_87_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_87_ce0,
        temp_edge_87_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_87_we0,
        temp_edge_87_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_87_d0,
        temp_edge_88_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_88_address0,
        temp_edge_88_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_88_ce0,
        temp_edge_88_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_88_we0,
        temp_edge_88_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_88_d0,
        temp_edge_89_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_89_address0,
        temp_edge_89_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_89_ce0,
        temp_edge_89_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_89_we0,
        temp_edge_89_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_89_d0,
        temp_edge_90_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_90_address0,
        temp_edge_90_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_90_ce0,
        temp_edge_90_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_90_we0,
        temp_edge_90_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_90_d0,
        temp_edge_91_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_91_address0,
        temp_edge_91_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_91_ce0,
        temp_edge_91_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_91_we0,
        temp_edge_91_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_91_d0,
        temp_edge_92_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_92_address0,
        temp_edge_92_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_92_ce0,
        temp_edge_92_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_92_we0,
        temp_edge_92_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_92_d0,
        temp_edge_93_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_93_address0,
        temp_edge_93_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_93_ce0,
        temp_edge_93_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_93_we0,
        temp_edge_93_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_93_d0,
        temp_edge_94_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_94_address0,
        temp_edge_94_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_94_ce0,
        temp_edge_94_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_94_we0,
        temp_edge_94_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_94_d0,
        temp_edge_95_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_95_address0,
        temp_edge_95_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_95_ce0,
        temp_edge_95_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_95_we0,
        temp_edge_95_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_95_d0,
        temp_edge_96_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_96_address0,
        temp_edge_96_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_96_ce0,
        temp_edge_96_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_96_we0,
        temp_edge_96_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_96_d0,
        temp_edge_97_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_97_address0,
        temp_edge_97_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_97_ce0,
        temp_edge_97_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_97_we0,
        temp_edge_97_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_97_d0,
        temp_edge_98_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_98_address0,
        temp_edge_98_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_98_ce0,
        temp_edge_98_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_98_we0,
        temp_edge_98_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_98_d0,
        temp_edge_99_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_99_address0,
        temp_edge_99_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_99_ce0,
        temp_edge_99_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_99_we0,
        temp_edge_99_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_99_d0,
        temp_edge_100_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_100_address0,
        temp_edge_100_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_100_ce0,
        temp_edge_100_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_100_we0,
        temp_edge_100_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_100_d0,
        temp_edge_101_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_101_address0,
        temp_edge_101_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_101_ce0,
        temp_edge_101_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_101_we0,
        temp_edge_101_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_101_d0,
        temp_edge_102_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_102_address0,
        temp_edge_102_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_102_ce0,
        temp_edge_102_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_102_we0,
        temp_edge_102_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_102_d0,
        temp_edge_103_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_103_address0,
        temp_edge_103_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_103_ce0,
        temp_edge_103_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_103_we0,
        temp_edge_103_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_103_d0,
        temp_edge_104_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_104_address0,
        temp_edge_104_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_104_ce0,
        temp_edge_104_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_104_we0,
        temp_edge_104_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_104_d0,
        temp_edge_105_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_105_address0,
        temp_edge_105_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_105_ce0,
        temp_edge_105_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_105_we0,
        temp_edge_105_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_105_d0,
        temp_edge_106_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_106_address0,
        temp_edge_106_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_106_ce0,
        temp_edge_106_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_106_we0,
        temp_edge_106_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_106_d0,
        temp_edge_107_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_107_address0,
        temp_edge_107_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_107_ce0,
        temp_edge_107_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_107_we0,
        temp_edge_107_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_107_d0,
        temp_edge_108_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_108_address0,
        temp_edge_108_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_108_ce0,
        temp_edge_108_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_108_we0,
        temp_edge_108_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_108_d0,
        temp_edge_109_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_109_address0,
        temp_edge_109_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_109_ce0,
        temp_edge_109_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_109_we0,
        temp_edge_109_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_109_d0,
        temp_edge_110_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_110_address0,
        temp_edge_110_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_110_ce0,
        temp_edge_110_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_110_we0,
        temp_edge_110_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_110_d0,
        temp_edge_111_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_111_address0,
        temp_edge_111_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_111_ce0,
        temp_edge_111_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_111_we0,
        temp_edge_111_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_111_d0,
        temp_edge_112_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_112_address0,
        temp_edge_112_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_112_ce0,
        temp_edge_112_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_112_we0,
        temp_edge_112_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_112_d0,
        temp_edge_113_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_113_address0,
        temp_edge_113_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_113_ce0,
        temp_edge_113_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_113_we0,
        temp_edge_113_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_113_d0,
        temp_edge_114_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_114_address0,
        temp_edge_114_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_114_ce0,
        temp_edge_114_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_114_we0,
        temp_edge_114_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_114_d0,
        temp_edge_115_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_115_address0,
        temp_edge_115_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_115_ce0,
        temp_edge_115_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_115_we0,
        temp_edge_115_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_115_d0,
        temp_edge_116_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_116_address0,
        temp_edge_116_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_116_ce0,
        temp_edge_116_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_116_we0,
        temp_edge_116_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_116_d0,
        temp_edge_117_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_117_address0,
        temp_edge_117_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_117_ce0,
        temp_edge_117_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_117_we0,
        temp_edge_117_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_117_d0,
        temp_edge_118_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_118_address0,
        temp_edge_118_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_118_ce0,
        temp_edge_118_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_118_we0,
        temp_edge_118_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_118_d0,
        temp_edge_119_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_119_address0,
        temp_edge_119_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_119_ce0,
        temp_edge_119_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_119_we0,
        temp_edge_119_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_119_d0,
        temp_edge_120_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_120_address0,
        temp_edge_120_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_120_ce0,
        temp_edge_120_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_120_we0,
        temp_edge_120_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_120_d0,
        temp_edge_121_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_121_address0,
        temp_edge_121_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_121_ce0,
        temp_edge_121_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_121_we0,
        temp_edge_121_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_121_d0,
        temp_edge_122_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_122_address0,
        temp_edge_122_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_122_ce0,
        temp_edge_122_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_122_we0,
        temp_edge_122_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_122_d0,
        temp_edge_123_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_123_address0,
        temp_edge_123_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_123_ce0,
        temp_edge_123_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_123_we0,
        temp_edge_123_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_123_d0,
        temp_edge_124_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_124_address0,
        temp_edge_124_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_124_ce0,
        temp_edge_124_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_124_we0,
        temp_edge_124_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_124_d0,
        temp_edge_125_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_125_address0,
        temp_edge_125_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_125_ce0,
        temp_edge_125_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_125_we0,
        temp_edge_125_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_125_d0,
        temp_edge_126_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_126_address0,
        temp_edge_126_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_126_ce0,
        temp_edge_126_we0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_126_we0,
        temp_edge_126_d0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_126_d0,
        x_TDATA => x_TDATA_int_regslice,
        x_TREADY => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_x_TREADY);

    grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676 : component sobel_edge_detector_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_ap_start,
        ap_done => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_ap_done,
        ap_idle => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_ap_idle,
        ap_ready => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_ap_ready,
        edge_out_TREADY => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_edge_out_TREADY,
        edge_out_TDATA => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_edge_out_TDATA,
        edge_out_TVALID => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_edge_out_TVALID,
        temp_edge_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_address0,
        temp_edge_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_ce0,
        temp_edge_q0 => temp_edge_q0,
        temp_edge_1_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_1_address0,
        temp_edge_1_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_1_ce0,
        temp_edge_1_q0 => temp_edge_1_q0,
        temp_edge_2_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_2_address0,
        temp_edge_2_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_2_ce0,
        temp_edge_2_q0 => temp_edge_2_q0,
        temp_edge_3_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_3_address0,
        temp_edge_3_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_3_ce0,
        temp_edge_3_q0 => temp_edge_3_q0,
        temp_edge_4_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_4_address0,
        temp_edge_4_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_4_ce0,
        temp_edge_4_q0 => temp_edge_4_q0,
        temp_edge_5_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_5_address0,
        temp_edge_5_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_5_ce0,
        temp_edge_5_q0 => temp_edge_5_q0,
        temp_edge_6_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_6_address0,
        temp_edge_6_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_6_ce0,
        temp_edge_6_q0 => temp_edge_6_q0,
        temp_edge_7_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_7_address0,
        temp_edge_7_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_7_ce0,
        temp_edge_7_q0 => temp_edge_7_q0,
        temp_edge_8_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_8_address0,
        temp_edge_8_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_8_ce0,
        temp_edge_8_q0 => temp_edge_8_q0,
        temp_edge_9_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_9_address0,
        temp_edge_9_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_9_ce0,
        temp_edge_9_q0 => temp_edge_9_q0,
        temp_edge_10_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_10_address0,
        temp_edge_10_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_10_ce0,
        temp_edge_10_q0 => temp_edge_10_q0,
        temp_edge_11_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_11_address0,
        temp_edge_11_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_11_ce0,
        temp_edge_11_q0 => temp_edge_11_q0,
        temp_edge_12_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_12_address0,
        temp_edge_12_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_12_ce0,
        temp_edge_12_q0 => temp_edge_12_q0,
        temp_edge_13_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_13_address0,
        temp_edge_13_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_13_ce0,
        temp_edge_13_q0 => temp_edge_13_q0,
        temp_edge_14_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_14_address0,
        temp_edge_14_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_14_ce0,
        temp_edge_14_q0 => temp_edge_14_q0,
        temp_edge_15_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_15_address0,
        temp_edge_15_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_15_ce0,
        temp_edge_15_q0 => temp_edge_15_q0,
        temp_edge_16_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_16_address0,
        temp_edge_16_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_16_ce0,
        temp_edge_16_q0 => temp_edge_16_q0,
        temp_edge_17_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_17_address0,
        temp_edge_17_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_17_ce0,
        temp_edge_17_q0 => temp_edge_17_q0,
        temp_edge_18_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_18_address0,
        temp_edge_18_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_18_ce0,
        temp_edge_18_q0 => temp_edge_18_q0,
        temp_edge_19_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_19_address0,
        temp_edge_19_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_19_ce0,
        temp_edge_19_q0 => temp_edge_19_q0,
        temp_edge_20_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_20_address0,
        temp_edge_20_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_20_ce0,
        temp_edge_20_q0 => temp_edge_20_q0,
        temp_edge_21_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_21_address0,
        temp_edge_21_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_21_ce0,
        temp_edge_21_q0 => temp_edge_21_q0,
        temp_edge_22_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_22_address0,
        temp_edge_22_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_22_ce0,
        temp_edge_22_q0 => temp_edge_22_q0,
        temp_edge_23_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_23_address0,
        temp_edge_23_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_23_ce0,
        temp_edge_23_q0 => temp_edge_23_q0,
        temp_edge_24_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_24_address0,
        temp_edge_24_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_24_ce0,
        temp_edge_24_q0 => temp_edge_24_q0,
        temp_edge_25_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_25_address0,
        temp_edge_25_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_25_ce0,
        temp_edge_25_q0 => temp_edge_25_q0,
        temp_edge_26_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_26_address0,
        temp_edge_26_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_26_ce0,
        temp_edge_26_q0 => temp_edge_26_q0,
        temp_edge_27_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_27_address0,
        temp_edge_27_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_27_ce0,
        temp_edge_27_q0 => temp_edge_27_q0,
        temp_edge_28_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_28_address0,
        temp_edge_28_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_28_ce0,
        temp_edge_28_q0 => temp_edge_28_q0,
        temp_edge_29_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_29_address0,
        temp_edge_29_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_29_ce0,
        temp_edge_29_q0 => temp_edge_29_q0,
        temp_edge_30_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_30_address0,
        temp_edge_30_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_30_ce0,
        temp_edge_30_q0 => temp_edge_30_q0,
        temp_edge_31_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_31_address0,
        temp_edge_31_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_31_ce0,
        temp_edge_31_q0 => temp_edge_31_q0,
        temp_edge_32_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_32_address0,
        temp_edge_32_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_32_ce0,
        temp_edge_32_q0 => temp_edge_32_q0,
        temp_edge_33_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_33_address0,
        temp_edge_33_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_33_ce0,
        temp_edge_33_q0 => temp_edge_33_q0,
        temp_edge_34_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_34_address0,
        temp_edge_34_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_34_ce0,
        temp_edge_34_q0 => temp_edge_34_q0,
        temp_edge_35_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_35_address0,
        temp_edge_35_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_35_ce0,
        temp_edge_35_q0 => temp_edge_35_q0,
        temp_edge_36_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_36_address0,
        temp_edge_36_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_36_ce0,
        temp_edge_36_q0 => temp_edge_36_q0,
        temp_edge_37_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_37_address0,
        temp_edge_37_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_37_ce0,
        temp_edge_37_q0 => temp_edge_37_q0,
        temp_edge_38_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_38_address0,
        temp_edge_38_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_38_ce0,
        temp_edge_38_q0 => temp_edge_38_q0,
        temp_edge_39_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_39_address0,
        temp_edge_39_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_39_ce0,
        temp_edge_39_q0 => temp_edge_39_q0,
        temp_edge_40_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_40_address0,
        temp_edge_40_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_40_ce0,
        temp_edge_40_q0 => temp_edge_40_q0,
        temp_edge_41_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_41_address0,
        temp_edge_41_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_41_ce0,
        temp_edge_41_q0 => temp_edge_41_q0,
        temp_edge_42_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_42_address0,
        temp_edge_42_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_42_ce0,
        temp_edge_42_q0 => temp_edge_42_q0,
        temp_edge_43_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_43_address0,
        temp_edge_43_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_43_ce0,
        temp_edge_43_q0 => temp_edge_43_q0,
        temp_edge_44_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_44_address0,
        temp_edge_44_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_44_ce0,
        temp_edge_44_q0 => temp_edge_44_q0,
        temp_edge_45_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_45_address0,
        temp_edge_45_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_45_ce0,
        temp_edge_45_q0 => temp_edge_45_q0,
        temp_edge_46_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_46_address0,
        temp_edge_46_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_46_ce0,
        temp_edge_46_q0 => temp_edge_46_q0,
        temp_edge_47_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_47_address0,
        temp_edge_47_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_47_ce0,
        temp_edge_47_q0 => temp_edge_47_q0,
        temp_edge_48_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_48_address0,
        temp_edge_48_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_48_ce0,
        temp_edge_48_q0 => temp_edge_48_q0,
        temp_edge_49_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_49_address0,
        temp_edge_49_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_49_ce0,
        temp_edge_49_q0 => temp_edge_49_q0,
        temp_edge_50_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_50_address0,
        temp_edge_50_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_50_ce0,
        temp_edge_50_q0 => temp_edge_50_q0,
        temp_edge_51_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_51_address0,
        temp_edge_51_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_51_ce0,
        temp_edge_51_q0 => temp_edge_51_q0,
        temp_edge_52_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_52_address0,
        temp_edge_52_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_52_ce0,
        temp_edge_52_q0 => temp_edge_52_q0,
        temp_edge_53_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_53_address0,
        temp_edge_53_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_53_ce0,
        temp_edge_53_q0 => temp_edge_53_q0,
        temp_edge_54_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_54_address0,
        temp_edge_54_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_54_ce0,
        temp_edge_54_q0 => temp_edge_54_q0,
        temp_edge_55_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_55_address0,
        temp_edge_55_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_55_ce0,
        temp_edge_55_q0 => temp_edge_55_q0,
        temp_edge_56_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_56_address0,
        temp_edge_56_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_56_ce0,
        temp_edge_56_q0 => temp_edge_56_q0,
        temp_edge_57_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_57_address0,
        temp_edge_57_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_57_ce0,
        temp_edge_57_q0 => temp_edge_57_q0,
        temp_edge_58_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_58_address0,
        temp_edge_58_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_58_ce0,
        temp_edge_58_q0 => temp_edge_58_q0,
        temp_edge_59_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_59_address0,
        temp_edge_59_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_59_ce0,
        temp_edge_59_q0 => temp_edge_59_q0,
        temp_edge_60_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_60_address0,
        temp_edge_60_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_60_ce0,
        temp_edge_60_q0 => temp_edge_60_q0,
        temp_edge_61_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_61_address0,
        temp_edge_61_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_61_ce0,
        temp_edge_61_q0 => temp_edge_61_q0,
        temp_edge_62_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_62_address0,
        temp_edge_62_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_62_ce0,
        temp_edge_62_q0 => temp_edge_62_q0,
        temp_edge_63_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_63_address0,
        temp_edge_63_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_63_ce0,
        temp_edge_63_q0 => temp_edge_63_q0,
        temp_edge_64_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_64_address0,
        temp_edge_64_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_64_ce0,
        temp_edge_64_q0 => temp_edge_64_q0,
        temp_edge_65_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_65_address0,
        temp_edge_65_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_65_ce0,
        temp_edge_65_q0 => temp_edge_65_q0,
        temp_edge_66_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_66_address0,
        temp_edge_66_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_66_ce0,
        temp_edge_66_q0 => temp_edge_66_q0,
        temp_edge_67_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_67_address0,
        temp_edge_67_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_67_ce0,
        temp_edge_67_q0 => temp_edge_67_q0,
        temp_edge_68_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_68_address0,
        temp_edge_68_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_68_ce0,
        temp_edge_68_q0 => temp_edge_68_q0,
        temp_edge_69_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_69_address0,
        temp_edge_69_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_69_ce0,
        temp_edge_69_q0 => temp_edge_69_q0,
        temp_edge_70_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_70_address0,
        temp_edge_70_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_70_ce0,
        temp_edge_70_q0 => temp_edge_70_q0,
        temp_edge_71_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_71_address0,
        temp_edge_71_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_71_ce0,
        temp_edge_71_q0 => temp_edge_71_q0,
        temp_edge_72_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_72_address0,
        temp_edge_72_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_72_ce0,
        temp_edge_72_q0 => temp_edge_72_q0,
        temp_edge_73_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_73_address0,
        temp_edge_73_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_73_ce0,
        temp_edge_73_q0 => temp_edge_73_q0,
        temp_edge_74_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_74_address0,
        temp_edge_74_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_74_ce0,
        temp_edge_74_q0 => temp_edge_74_q0,
        temp_edge_75_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_75_address0,
        temp_edge_75_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_75_ce0,
        temp_edge_75_q0 => temp_edge_75_q0,
        temp_edge_76_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_76_address0,
        temp_edge_76_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_76_ce0,
        temp_edge_76_q0 => temp_edge_76_q0,
        temp_edge_77_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_77_address0,
        temp_edge_77_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_77_ce0,
        temp_edge_77_q0 => temp_edge_77_q0,
        temp_edge_78_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_78_address0,
        temp_edge_78_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_78_ce0,
        temp_edge_78_q0 => temp_edge_78_q0,
        temp_edge_79_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_79_address0,
        temp_edge_79_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_79_ce0,
        temp_edge_79_q0 => temp_edge_79_q0,
        temp_edge_80_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_80_address0,
        temp_edge_80_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_80_ce0,
        temp_edge_80_q0 => temp_edge_80_q0,
        temp_edge_81_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_81_address0,
        temp_edge_81_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_81_ce0,
        temp_edge_81_q0 => temp_edge_81_q0,
        temp_edge_82_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_82_address0,
        temp_edge_82_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_82_ce0,
        temp_edge_82_q0 => temp_edge_82_q0,
        temp_edge_83_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_83_address0,
        temp_edge_83_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_83_ce0,
        temp_edge_83_q0 => temp_edge_83_q0,
        temp_edge_84_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_84_address0,
        temp_edge_84_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_84_ce0,
        temp_edge_84_q0 => temp_edge_84_q0,
        temp_edge_85_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_85_address0,
        temp_edge_85_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_85_ce0,
        temp_edge_85_q0 => temp_edge_85_q0,
        temp_edge_86_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_86_address0,
        temp_edge_86_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_86_ce0,
        temp_edge_86_q0 => temp_edge_86_q0,
        temp_edge_87_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_87_address0,
        temp_edge_87_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_87_ce0,
        temp_edge_87_q0 => temp_edge_87_q0,
        temp_edge_88_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_88_address0,
        temp_edge_88_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_88_ce0,
        temp_edge_88_q0 => temp_edge_88_q0,
        temp_edge_89_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_89_address0,
        temp_edge_89_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_89_ce0,
        temp_edge_89_q0 => temp_edge_89_q0,
        temp_edge_90_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_90_address0,
        temp_edge_90_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_90_ce0,
        temp_edge_90_q0 => temp_edge_90_q0,
        temp_edge_91_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_91_address0,
        temp_edge_91_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_91_ce0,
        temp_edge_91_q0 => temp_edge_91_q0,
        temp_edge_92_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_92_address0,
        temp_edge_92_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_92_ce0,
        temp_edge_92_q0 => temp_edge_92_q0,
        temp_edge_93_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_93_address0,
        temp_edge_93_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_93_ce0,
        temp_edge_93_q0 => temp_edge_93_q0,
        temp_edge_94_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_94_address0,
        temp_edge_94_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_94_ce0,
        temp_edge_94_q0 => temp_edge_94_q0,
        temp_edge_95_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_95_address0,
        temp_edge_95_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_95_ce0,
        temp_edge_95_q0 => temp_edge_95_q0,
        temp_edge_96_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_96_address0,
        temp_edge_96_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_96_ce0,
        temp_edge_96_q0 => temp_edge_96_q0,
        temp_edge_97_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_97_address0,
        temp_edge_97_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_97_ce0,
        temp_edge_97_q0 => temp_edge_97_q0,
        temp_edge_98_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_98_address0,
        temp_edge_98_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_98_ce0,
        temp_edge_98_q0 => temp_edge_98_q0,
        temp_edge_99_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_99_address0,
        temp_edge_99_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_99_ce0,
        temp_edge_99_q0 => temp_edge_99_q0,
        temp_edge_100_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_100_address0,
        temp_edge_100_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_100_ce0,
        temp_edge_100_q0 => temp_edge_100_q0,
        temp_edge_101_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_101_address0,
        temp_edge_101_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_101_ce0,
        temp_edge_101_q0 => temp_edge_101_q0,
        temp_edge_102_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_102_address0,
        temp_edge_102_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_102_ce0,
        temp_edge_102_q0 => temp_edge_102_q0,
        temp_edge_103_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_103_address0,
        temp_edge_103_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_103_ce0,
        temp_edge_103_q0 => temp_edge_103_q0,
        temp_edge_104_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_104_address0,
        temp_edge_104_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_104_ce0,
        temp_edge_104_q0 => temp_edge_104_q0,
        temp_edge_105_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_105_address0,
        temp_edge_105_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_105_ce0,
        temp_edge_105_q0 => temp_edge_105_q0,
        temp_edge_106_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_106_address0,
        temp_edge_106_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_106_ce0,
        temp_edge_106_q0 => temp_edge_106_q0,
        temp_edge_107_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_107_address0,
        temp_edge_107_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_107_ce0,
        temp_edge_107_q0 => temp_edge_107_q0,
        temp_edge_108_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_108_address0,
        temp_edge_108_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_108_ce0,
        temp_edge_108_q0 => temp_edge_108_q0,
        temp_edge_109_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_109_address0,
        temp_edge_109_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_109_ce0,
        temp_edge_109_q0 => temp_edge_109_q0,
        temp_edge_110_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_110_address0,
        temp_edge_110_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_110_ce0,
        temp_edge_110_q0 => temp_edge_110_q0,
        temp_edge_111_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_111_address0,
        temp_edge_111_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_111_ce0,
        temp_edge_111_q0 => temp_edge_111_q0,
        temp_edge_112_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_112_address0,
        temp_edge_112_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_112_ce0,
        temp_edge_112_q0 => temp_edge_112_q0,
        temp_edge_113_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_113_address0,
        temp_edge_113_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_113_ce0,
        temp_edge_113_q0 => temp_edge_113_q0,
        temp_edge_114_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_114_address0,
        temp_edge_114_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_114_ce0,
        temp_edge_114_q0 => temp_edge_114_q0,
        temp_edge_115_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_115_address0,
        temp_edge_115_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_115_ce0,
        temp_edge_115_q0 => temp_edge_115_q0,
        temp_edge_116_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_116_address0,
        temp_edge_116_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_116_ce0,
        temp_edge_116_q0 => temp_edge_116_q0,
        temp_edge_117_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_117_address0,
        temp_edge_117_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_117_ce0,
        temp_edge_117_q0 => temp_edge_117_q0,
        temp_edge_118_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_118_address0,
        temp_edge_118_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_118_ce0,
        temp_edge_118_q0 => temp_edge_118_q0,
        temp_edge_119_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_119_address0,
        temp_edge_119_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_119_ce0,
        temp_edge_119_q0 => temp_edge_119_q0,
        temp_edge_120_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_120_address0,
        temp_edge_120_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_120_ce0,
        temp_edge_120_q0 => temp_edge_120_q0,
        temp_edge_121_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_121_address0,
        temp_edge_121_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_121_ce0,
        temp_edge_121_q0 => temp_edge_121_q0,
        temp_edge_122_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_122_address0,
        temp_edge_122_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_122_ce0,
        temp_edge_122_q0 => temp_edge_122_q0,
        temp_edge_123_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_123_address0,
        temp_edge_123_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_123_ce0,
        temp_edge_123_q0 => temp_edge_123_q0,
        temp_edge_124_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_124_address0,
        temp_edge_124_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_124_ce0,
        temp_edge_124_q0 => temp_edge_124_q0,
        temp_edge_125_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_125_address0,
        temp_edge_125_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_125_ce0,
        temp_edge_125_q0 => temp_edge_125_q0,
        temp_edge_126_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_126_address0,
        temp_edge_126_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_126_ce0,
        temp_edge_126_q0 => temp_edge_126_q0,
        temp_edge_127_address0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_127_address0,
        temp_edge_127_ce0 => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_127_ce0,
        temp_edge_127_q0 => temp_edge_127_q0);

    regslice_both_x_U : component sobel_edge_detector_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => x_TDATA,
        vld_in => x_TVALID,
        ack_in => regslice_both_x_U_ack_in,
        data_out => x_TDATA_int_regslice,
        vld_out => x_TVALID_int_regslice,
        ack_out => x_TREADY_int_regslice,
        apdone_blk => regslice_both_x_U_apdone_blk);

    regslice_both_edge_out_U : component sobel_edge_detector_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_edge_out_TDATA,
        vld_in => grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_edge_out_TVALID,
        ack_in => edge_out_TREADY_int_regslice,
        data_out => edge_out_TDATA,
        vld_out => regslice_both_edge_out_U_vld_out,
        ack_out => edge_out_TREADY,
        apdone_blk => regslice_both_edge_out_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_ap_ready = ap_const_logic_1)) then 
                    grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_ap_ready = ap_const_logic_1)) then 
                    grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_ap_done, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state7, regslice_both_edge_out_U_apdone_blk)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((regslice_both_edge_out_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_ap_done)
    begin
        if ((grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_ap_done)
    begin
        if ((grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state7_blk_assign_proc : process(regslice_both_edge_out_U_apdone_blk)
    begin
        if ((regslice_both_edge_out_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state7, regslice_both_edge_out_U_apdone_blk)
    begin
        if (((regslice_both_edge_out_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state7, regslice_both_edge_out_U_apdone_blk)
    begin
        if (((regslice_both_edge_out_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    edge_out_TVALID <= regslice_both_edge_out_U_vld_out;
    grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_ap_start <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_ap_start_reg;
    grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_ap_start <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_ap_start_reg;
    grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_edge_out_TREADY <= (edge_out_TREADY_int_regslice and ap_CS_fsm_state6);

    temp_edge_100_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_100_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_100_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_100_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_100_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_100_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_100_address0;
        else 
            temp_edge_100_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_100_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_100_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_100_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_100_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_100_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_100_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_100_ce0;
        else 
            temp_edge_100_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_100_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_100_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_100_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_100_we0;
        else 
            temp_edge_100_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_101_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_101_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_101_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_101_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_101_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_101_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_101_address0;
        else 
            temp_edge_101_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_101_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_101_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_101_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_101_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_101_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_101_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_101_ce0;
        else 
            temp_edge_101_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_101_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_101_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_101_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_101_we0;
        else 
            temp_edge_101_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_102_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_102_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_102_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_102_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_102_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_102_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_102_address0;
        else 
            temp_edge_102_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_102_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_102_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_102_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_102_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_102_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_102_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_102_ce0;
        else 
            temp_edge_102_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_102_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_102_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_102_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_102_we0;
        else 
            temp_edge_102_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_103_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_103_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_103_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_103_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_103_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_103_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_103_address0;
        else 
            temp_edge_103_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_103_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_103_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_103_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_103_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_103_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_103_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_103_ce0;
        else 
            temp_edge_103_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_103_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_103_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_103_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_103_we0;
        else 
            temp_edge_103_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_104_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_104_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_104_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_104_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_104_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_104_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_104_address0;
        else 
            temp_edge_104_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_104_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_104_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_104_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_104_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_104_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_104_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_104_ce0;
        else 
            temp_edge_104_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_104_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_104_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_104_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_104_we0;
        else 
            temp_edge_104_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_105_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_105_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_105_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_105_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_105_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_105_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_105_address0;
        else 
            temp_edge_105_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_105_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_105_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_105_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_105_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_105_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_105_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_105_ce0;
        else 
            temp_edge_105_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_105_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_105_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_105_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_105_we0;
        else 
            temp_edge_105_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_106_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_106_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_106_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_106_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_106_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_106_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_106_address0;
        else 
            temp_edge_106_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_106_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_106_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_106_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_106_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_106_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_106_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_106_ce0;
        else 
            temp_edge_106_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_106_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_106_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_106_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_106_we0;
        else 
            temp_edge_106_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_107_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_107_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_107_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_107_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_107_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_107_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_107_address0;
        else 
            temp_edge_107_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_107_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_107_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_107_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_107_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_107_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_107_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_107_ce0;
        else 
            temp_edge_107_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_107_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_107_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_107_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_107_we0;
        else 
            temp_edge_107_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_108_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_108_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_108_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_108_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_108_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_108_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_108_address0;
        else 
            temp_edge_108_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_108_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_108_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_108_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_108_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_108_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_108_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_108_ce0;
        else 
            temp_edge_108_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_108_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_108_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_108_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_108_we0;
        else 
            temp_edge_108_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_109_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_109_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_109_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_109_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_109_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_109_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_109_address0;
        else 
            temp_edge_109_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_109_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_109_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_109_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_109_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_109_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_109_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_109_ce0;
        else 
            temp_edge_109_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_109_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_109_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_109_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_109_we0;
        else 
            temp_edge_109_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_10_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_10_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_10_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_10_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_10_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_10_address0;
        else 
            temp_edge_10_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_10_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_10_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_10_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_10_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_10_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_10_ce0;
        else 
            temp_edge_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_10_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_10_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_10_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_10_we0;
        else 
            temp_edge_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_110_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_110_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_110_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_110_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_110_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_110_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_110_address0;
        else 
            temp_edge_110_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_110_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_110_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_110_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_110_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_110_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_110_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_110_ce0;
        else 
            temp_edge_110_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_110_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_110_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_110_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_110_we0;
        else 
            temp_edge_110_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_111_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_111_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_111_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_111_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_111_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_111_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_111_address0;
        else 
            temp_edge_111_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_111_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_111_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_111_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_111_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_111_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_111_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_111_ce0;
        else 
            temp_edge_111_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_111_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_111_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_111_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_111_we0;
        else 
            temp_edge_111_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_112_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_112_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_112_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_112_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_112_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_112_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_112_address0;
        else 
            temp_edge_112_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_112_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_112_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_112_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_112_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_112_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_112_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_112_ce0;
        else 
            temp_edge_112_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_112_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_112_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_112_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_112_we0;
        else 
            temp_edge_112_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_113_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_113_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_113_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_113_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_113_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_113_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_113_address0;
        else 
            temp_edge_113_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_113_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_113_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_113_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_113_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_113_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_113_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_113_ce0;
        else 
            temp_edge_113_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_113_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_113_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_113_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_113_we0;
        else 
            temp_edge_113_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_114_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_114_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_114_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_114_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_114_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_114_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_114_address0;
        else 
            temp_edge_114_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_114_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_114_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_114_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_114_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_114_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_114_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_114_ce0;
        else 
            temp_edge_114_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_114_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_114_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_114_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_114_we0;
        else 
            temp_edge_114_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_115_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_115_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_115_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_115_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_115_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_115_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_115_address0;
        else 
            temp_edge_115_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_115_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_115_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_115_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_115_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_115_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_115_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_115_ce0;
        else 
            temp_edge_115_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_115_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_115_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_115_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_115_we0;
        else 
            temp_edge_115_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_116_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_116_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_116_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_116_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_116_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_116_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_116_address0;
        else 
            temp_edge_116_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_116_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_116_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_116_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_116_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_116_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_116_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_116_ce0;
        else 
            temp_edge_116_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_116_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_116_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_116_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_116_we0;
        else 
            temp_edge_116_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_117_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_117_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_117_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_117_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_117_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_117_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_117_address0;
        else 
            temp_edge_117_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_117_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_117_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_117_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_117_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_117_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_117_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_117_ce0;
        else 
            temp_edge_117_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_117_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_117_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_117_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_117_we0;
        else 
            temp_edge_117_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_118_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_118_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_118_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_118_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_118_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_118_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_118_address0;
        else 
            temp_edge_118_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_118_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_118_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_118_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_118_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_118_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_118_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_118_ce0;
        else 
            temp_edge_118_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_118_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_118_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_118_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_118_we0;
        else 
            temp_edge_118_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_119_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_119_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_119_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_119_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_119_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_119_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_119_address0;
        else 
            temp_edge_119_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_119_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_119_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_119_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_119_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_119_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_119_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_119_ce0;
        else 
            temp_edge_119_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_119_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_119_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_119_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_119_we0;
        else 
            temp_edge_119_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_11_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_11_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_11_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_11_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_11_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_11_address0;
        else 
            temp_edge_11_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_11_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_11_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_11_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_11_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_11_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_11_ce0;
        else 
            temp_edge_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_11_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_11_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_11_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_11_we0;
        else 
            temp_edge_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_120_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_120_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_120_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_120_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_120_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_120_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_120_address0;
        else 
            temp_edge_120_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_120_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_120_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_120_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_120_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_120_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_120_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_120_ce0;
        else 
            temp_edge_120_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_120_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_120_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_120_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_120_we0;
        else 
            temp_edge_120_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_121_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_121_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_121_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_121_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_121_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_121_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_121_address0;
        else 
            temp_edge_121_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_121_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_121_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_121_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_121_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_121_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_121_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_121_ce0;
        else 
            temp_edge_121_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_121_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_121_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_121_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_121_we0;
        else 
            temp_edge_121_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_122_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_122_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_122_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_122_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_122_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_122_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_122_address0;
        else 
            temp_edge_122_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_122_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_122_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_122_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_122_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_122_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_122_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_122_ce0;
        else 
            temp_edge_122_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_122_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_122_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_122_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_122_we0;
        else 
            temp_edge_122_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_123_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_123_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_123_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_123_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_123_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_123_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_123_address0;
        else 
            temp_edge_123_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_123_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_123_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_123_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_123_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_123_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_123_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_123_ce0;
        else 
            temp_edge_123_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_123_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_123_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_123_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_123_we0;
        else 
            temp_edge_123_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_124_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_124_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_124_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_124_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_124_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_124_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_124_address0;
        else 
            temp_edge_124_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_124_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_124_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_124_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_124_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_124_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_124_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_124_ce0;
        else 
            temp_edge_124_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_124_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_124_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_124_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_124_we0;
        else 
            temp_edge_124_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_125_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_125_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_125_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_125_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_125_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_125_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_125_address0;
        else 
            temp_edge_125_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_125_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_125_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_125_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_125_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_125_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_125_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_125_ce0;
        else 
            temp_edge_125_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_125_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_125_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_125_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_125_we0;
        else 
            temp_edge_125_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_126_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_126_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_126_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_126_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_126_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_126_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_126_address0;
        else 
            temp_edge_126_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_126_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_126_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_126_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_126_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_126_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_126_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_126_ce0;
        else 
            temp_edge_126_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_126_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_126_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_126_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_126_we0;
        else 
            temp_edge_126_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_12_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_12_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_12_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_12_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_12_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_12_address0;
        else 
            temp_edge_12_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_12_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_12_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_12_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_12_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_12_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_12_ce0;
        else 
            temp_edge_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_12_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_12_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_12_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_12_we0;
        else 
            temp_edge_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_13_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_13_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_13_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_13_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_13_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_13_address0;
        else 
            temp_edge_13_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_13_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_13_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_13_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_13_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_13_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_13_ce0;
        else 
            temp_edge_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_13_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_13_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_13_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_13_we0;
        else 
            temp_edge_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_14_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_14_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_14_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_14_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_14_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_14_address0;
        else 
            temp_edge_14_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_14_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_14_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_14_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_14_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_14_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_14_ce0;
        else 
            temp_edge_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_14_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_14_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_14_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_14_we0;
        else 
            temp_edge_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_15_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_15_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_15_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_15_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_15_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_15_address0;
        else 
            temp_edge_15_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_15_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_15_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_15_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_15_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_15_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_15_ce0;
        else 
            temp_edge_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_15_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_15_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_15_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_15_we0;
        else 
            temp_edge_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_16_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_16_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_16_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_16_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_16_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_16_address0;
        else 
            temp_edge_16_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_16_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_16_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_16_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_16_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_16_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_16_ce0;
        else 
            temp_edge_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_16_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_16_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_16_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_16_we0;
        else 
            temp_edge_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_17_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_17_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_17_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_17_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_17_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_17_address0;
        else 
            temp_edge_17_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_17_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_17_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_17_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_17_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_17_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_17_ce0;
        else 
            temp_edge_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_17_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_17_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_17_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_17_we0;
        else 
            temp_edge_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_18_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_18_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_18_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_18_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_18_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_18_address0;
        else 
            temp_edge_18_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_18_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_18_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_18_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_18_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_18_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_18_ce0;
        else 
            temp_edge_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_18_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_18_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_18_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_18_we0;
        else 
            temp_edge_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_19_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_19_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_19_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_19_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_19_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_19_address0;
        else 
            temp_edge_19_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_19_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_19_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_19_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_19_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_19_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_19_ce0;
        else 
            temp_edge_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_19_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_19_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_19_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_19_we0;
        else 
            temp_edge_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_1_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_1_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_1_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_1_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_1_address0;
        else 
            temp_edge_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_1_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_1_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_1_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_1_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_1_ce0;
        else 
            temp_edge_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_1_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_1_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_1_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_1_we0;
        else 
            temp_edge_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_20_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_20_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_20_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_20_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_20_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_20_address0;
        else 
            temp_edge_20_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_20_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_20_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_20_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_20_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_20_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_20_ce0;
        else 
            temp_edge_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_20_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_20_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_20_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_20_we0;
        else 
            temp_edge_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_21_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_21_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_21_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_21_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_21_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_21_address0;
        else 
            temp_edge_21_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_21_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_21_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_21_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_21_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_21_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_21_ce0;
        else 
            temp_edge_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_21_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_21_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_21_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_21_we0;
        else 
            temp_edge_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_22_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_22_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_22_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_22_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_22_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_22_address0;
        else 
            temp_edge_22_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_22_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_22_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_22_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_22_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_22_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_22_ce0;
        else 
            temp_edge_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_22_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_22_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_22_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_22_we0;
        else 
            temp_edge_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_23_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_23_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_23_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_23_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_23_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_23_address0;
        else 
            temp_edge_23_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_23_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_23_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_23_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_23_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_23_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_23_ce0;
        else 
            temp_edge_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_23_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_23_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_23_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_23_we0;
        else 
            temp_edge_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_24_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_24_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_24_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_24_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_24_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_24_address0;
        else 
            temp_edge_24_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_24_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_24_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_24_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_24_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_24_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_24_ce0;
        else 
            temp_edge_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_24_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_24_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_24_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_24_we0;
        else 
            temp_edge_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_25_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_25_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_25_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_25_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_25_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_25_address0;
        else 
            temp_edge_25_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_25_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_25_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_25_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_25_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_25_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_25_ce0;
        else 
            temp_edge_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_25_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_25_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_25_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_25_we0;
        else 
            temp_edge_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_26_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_26_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_26_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_26_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_26_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_26_address0;
        else 
            temp_edge_26_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_26_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_26_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_26_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_26_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_26_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_26_ce0;
        else 
            temp_edge_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_26_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_26_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_26_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_26_we0;
        else 
            temp_edge_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_27_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_27_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_27_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_27_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_27_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_27_address0;
        else 
            temp_edge_27_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_27_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_27_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_27_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_27_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_27_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_27_ce0;
        else 
            temp_edge_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_27_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_27_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_27_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_27_we0;
        else 
            temp_edge_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_28_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_28_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_28_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_28_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_28_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_28_address0;
        else 
            temp_edge_28_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_28_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_28_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_28_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_28_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_28_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_28_ce0;
        else 
            temp_edge_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_28_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_28_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_28_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_28_we0;
        else 
            temp_edge_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_29_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_29_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_29_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_29_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_29_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_29_address0;
        else 
            temp_edge_29_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_29_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_29_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_29_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_29_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_29_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_29_ce0;
        else 
            temp_edge_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_29_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_29_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_29_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_29_we0;
        else 
            temp_edge_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_2_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_2_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_2_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_2_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_2_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_2_address0;
        else 
            temp_edge_2_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_2_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_2_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_2_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_2_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_2_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_2_ce0;
        else 
            temp_edge_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_2_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_2_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_2_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_2_we0;
        else 
            temp_edge_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_30_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_30_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_30_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_30_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_30_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_30_address0;
        else 
            temp_edge_30_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_30_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_30_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_30_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_30_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_30_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_30_ce0;
        else 
            temp_edge_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_30_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_30_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_30_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_30_we0;
        else 
            temp_edge_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_31_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_31_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_31_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_31_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_31_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_31_address0;
        else 
            temp_edge_31_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_31_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_31_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_31_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_31_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_31_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_31_ce0;
        else 
            temp_edge_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_31_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_31_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_31_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_31_we0;
        else 
            temp_edge_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_32_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_32_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_32_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_32_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_32_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_32_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_32_address0;
        else 
            temp_edge_32_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_32_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_32_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_32_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_32_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_32_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_32_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_32_ce0;
        else 
            temp_edge_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_32_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_32_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_32_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_32_we0;
        else 
            temp_edge_32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_33_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_33_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_33_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_33_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_33_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_33_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_33_address0;
        else 
            temp_edge_33_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_33_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_33_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_33_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_33_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_33_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_33_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_33_ce0;
        else 
            temp_edge_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_33_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_33_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_33_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_33_we0;
        else 
            temp_edge_33_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_34_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_34_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_34_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_34_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_34_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_34_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_34_address0;
        else 
            temp_edge_34_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_34_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_34_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_34_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_34_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_34_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_34_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_34_ce0;
        else 
            temp_edge_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_34_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_34_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_34_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_34_we0;
        else 
            temp_edge_34_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_35_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_35_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_35_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_35_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_35_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_35_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_35_address0;
        else 
            temp_edge_35_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_35_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_35_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_35_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_35_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_35_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_35_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_35_ce0;
        else 
            temp_edge_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_35_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_35_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_35_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_35_we0;
        else 
            temp_edge_35_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_36_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_36_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_36_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_36_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_36_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_36_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_36_address0;
        else 
            temp_edge_36_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_36_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_36_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_36_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_36_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_36_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_36_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_36_ce0;
        else 
            temp_edge_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_36_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_36_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_36_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_36_we0;
        else 
            temp_edge_36_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_37_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_37_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_37_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_37_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_37_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_37_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_37_address0;
        else 
            temp_edge_37_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_37_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_37_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_37_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_37_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_37_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_37_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_37_ce0;
        else 
            temp_edge_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_37_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_37_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_37_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_37_we0;
        else 
            temp_edge_37_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_38_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_38_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_38_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_38_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_38_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_38_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_38_address0;
        else 
            temp_edge_38_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_38_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_38_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_38_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_38_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_38_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_38_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_38_ce0;
        else 
            temp_edge_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_38_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_38_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_38_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_38_we0;
        else 
            temp_edge_38_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_39_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_39_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_39_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_39_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_39_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_39_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_39_address0;
        else 
            temp_edge_39_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_39_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_39_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_39_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_39_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_39_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_39_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_39_ce0;
        else 
            temp_edge_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_39_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_39_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_39_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_39_we0;
        else 
            temp_edge_39_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_3_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_3_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_3_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_3_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_3_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_3_address0;
        else 
            temp_edge_3_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_3_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_3_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_3_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_3_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_3_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_3_ce0;
        else 
            temp_edge_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_3_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_3_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_3_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_3_we0;
        else 
            temp_edge_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_40_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_40_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_40_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_40_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_40_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_40_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_40_address0;
        else 
            temp_edge_40_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_40_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_40_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_40_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_40_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_40_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_40_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_40_ce0;
        else 
            temp_edge_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_40_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_40_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_40_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_40_we0;
        else 
            temp_edge_40_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_41_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_41_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_41_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_41_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_41_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_41_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_41_address0;
        else 
            temp_edge_41_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_41_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_41_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_41_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_41_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_41_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_41_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_41_ce0;
        else 
            temp_edge_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_41_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_41_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_41_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_41_we0;
        else 
            temp_edge_41_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_42_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_42_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_42_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_42_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_42_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_42_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_42_address0;
        else 
            temp_edge_42_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_42_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_42_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_42_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_42_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_42_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_42_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_42_ce0;
        else 
            temp_edge_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_42_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_42_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_42_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_42_we0;
        else 
            temp_edge_42_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_43_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_43_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_43_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_43_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_43_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_43_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_43_address0;
        else 
            temp_edge_43_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_43_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_43_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_43_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_43_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_43_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_43_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_43_ce0;
        else 
            temp_edge_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_43_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_43_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_43_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_43_we0;
        else 
            temp_edge_43_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_44_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_44_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_44_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_44_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_44_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_44_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_44_address0;
        else 
            temp_edge_44_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_44_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_44_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_44_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_44_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_44_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_44_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_44_ce0;
        else 
            temp_edge_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_44_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_44_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_44_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_44_we0;
        else 
            temp_edge_44_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_45_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_45_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_45_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_45_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_45_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_45_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_45_address0;
        else 
            temp_edge_45_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_45_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_45_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_45_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_45_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_45_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_45_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_45_ce0;
        else 
            temp_edge_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_45_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_45_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_45_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_45_we0;
        else 
            temp_edge_45_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_46_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_46_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_46_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_46_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_46_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_46_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_46_address0;
        else 
            temp_edge_46_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_46_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_46_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_46_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_46_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_46_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_46_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_46_ce0;
        else 
            temp_edge_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_46_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_46_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_46_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_46_we0;
        else 
            temp_edge_46_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_47_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_47_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_47_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_47_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_47_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_47_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_47_address0;
        else 
            temp_edge_47_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_47_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_47_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_47_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_47_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_47_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_47_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_47_ce0;
        else 
            temp_edge_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_47_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_47_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_47_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_47_we0;
        else 
            temp_edge_47_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_48_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_48_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_48_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_48_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_48_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_48_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_48_address0;
        else 
            temp_edge_48_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_48_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_48_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_48_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_48_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_48_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_48_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_48_ce0;
        else 
            temp_edge_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_48_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_48_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_48_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_48_we0;
        else 
            temp_edge_48_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_49_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_49_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_49_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_49_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_49_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_49_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_49_address0;
        else 
            temp_edge_49_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_49_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_49_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_49_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_49_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_49_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_49_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_49_ce0;
        else 
            temp_edge_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_49_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_49_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_49_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_49_we0;
        else 
            temp_edge_49_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_4_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_4_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_4_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_4_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_4_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_4_address0;
        else 
            temp_edge_4_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_4_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_4_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_4_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_4_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_4_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_4_ce0;
        else 
            temp_edge_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_4_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_4_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_4_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_4_we0;
        else 
            temp_edge_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_50_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_50_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_50_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_50_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_50_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_50_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_50_address0;
        else 
            temp_edge_50_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_50_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_50_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_50_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_50_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_50_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_50_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_50_ce0;
        else 
            temp_edge_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_50_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_50_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_50_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_50_we0;
        else 
            temp_edge_50_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_51_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_51_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_51_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_51_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_51_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_51_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_51_address0;
        else 
            temp_edge_51_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_51_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_51_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_51_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_51_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_51_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_51_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_51_ce0;
        else 
            temp_edge_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_51_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_51_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_51_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_51_we0;
        else 
            temp_edge_51_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_52_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_52_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_52_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_52_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_52_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_52_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_52_address0;
        else 
            temp_edge_52_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_52_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_52_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_52_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_52_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_52_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_52_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_52_ce0;
        else 
            temp_edge_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_52_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_52_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_52_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_52_we0;
        else 
            temp_edge_52_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_53_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_53_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_53_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_53_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_53_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_53_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_53_address0;
        else 
            temp_edge_53_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_53_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_53_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_53_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_53_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_53_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_53_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_53_ce0;
        else 
            temp_edge_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_53_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_53_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_53_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_53_we0;
        else 
            temp_edge_53_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_54_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_54_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_54_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_54_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_54_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_54_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_54_address0;
        else 
            temp_edge_54_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_54_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_54_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_54_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_54_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_54_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_54_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_54_ce0;
        else 
            temp_edge_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_54_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_54_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_54_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_54_we0;
        else 
            temp_edge_54_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_55_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_55_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_55_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_55_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_55_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_55_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_55_address0;
        else 
            temp_edge_55_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_55_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_55_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_55_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_55_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_55_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_55_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_55_ce0;
        else 
            temp_edge_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_55_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_55_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_55_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_55_we0;
        else 
            temp_edge_55_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_56_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_56_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_56_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_56_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_56_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_56_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_56_address0;
        else 
            temp_edge_56_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_56_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_56_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_56_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_56_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_56_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_56_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_56_ce0;
        else 
            temp_edge_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_56_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_56_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_56_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_56_we0;
        else 
            temp_edge_56_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_57_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_57_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_57_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_57_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_57_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_57_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_57_address0;
        else 
            temp_edge_57_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_57_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_57_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_57_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_57_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_57_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_57_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_57_ce0;
        else 
            temp_edge_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_57_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_57_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_57_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_57_we0;
        else 
            temp_edge_57_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_58_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_58_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_58_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_58_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_58_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_58_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_58_address0;
        else 
            temp_edge_58_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_58_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_58_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_58_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_58_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_58_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_58_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_58_ce0;
        else 
            temp_edge_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_58_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_58_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_58_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_58_we0;
        else 
            temp_edge_58_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_59_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_59_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_59_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_59_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_59_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_59_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_59_address0;
        else 
            temp_edge_59_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_59_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_59_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_59_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_59_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_59_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_59_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_59_ce0;
        else 
            temp_edge_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_59_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_59_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_59_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_59_we0;
        else 
            temp_edge_59_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_5_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_5_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_5_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_5_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_5_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_5_address0;
        else 
            temp_edge_5_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_5_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_5_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_5_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_5_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_5_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_5_ce0;
        else 
            temp_edge_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_5_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_5_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_5_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_5_we0;
        else 
            temp_edge_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_60_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_60_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_60_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_60_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_60_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_60_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_60_address0;
        else 
            temp_edge_60_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_60_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_60_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_60_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_60_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_60_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_60_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_60_ce0;
        else 
            temp_edge_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_60_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_60_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_60_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_60_we0;
        else 
            temp_edge_60_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_61_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_61_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_61_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_61_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_61_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_61_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_61_address0;
        else 
            temp_edge_61_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_61_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_61_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_61_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_61_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_61_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_61_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_61_ce0;
        else 
            temp_edge_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_61_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_61_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_61_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_61_we0;
        else 
            temp_edge_61_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_62_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_62_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_62_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_62_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_62_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_62_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_62_address0;
        else 
            temp_edge_62_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_62_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_62_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_62_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_62_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_62_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_62_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_62_ce0;
        else 
            temp_edge_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_62_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_62_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_62_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_62_we0;
        else 
            temp_edge_62_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_63_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_63_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_63_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_63_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_63_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_63_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_63_address0;
        else 
            temp_edge_63_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_63_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_63_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_63_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_63_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_63_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_63_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_63_ce0;
        else 
            temp_edge_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_63_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_63_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_63_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_63_we0;
        else 
            temp_edge_63_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_64_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_64_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_64_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_64_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_64_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_64_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_64_address0;
        else 
            temp_edge_64_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_64_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_64_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_64_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_64_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_64_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_64_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_64_ce0;
        else 
            temp_edge_64_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_64_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_64_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_64_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_64_we0;
        else 
            temp_edge_64_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_65_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_65_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_65_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_65_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_65_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_65_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_65_address0;
        else 
            temp_edge_65_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_65_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_65_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_65_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_65_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_65_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_65_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_65_ce0;
        else 
            temp_edge_65_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_65_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_65_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_65_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_65_we0;
        else 
            temp_edge_65_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_66_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_66_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_66_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_66_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_66_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_66_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_66_address0;
        else 
            temp_edge_66_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_66_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_66_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_66_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_66_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_66_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_66_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_66_ce0;
        else 
            temp_edge_66_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_66_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_66_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_66_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_66_we0;
        else 
            temp_edge_66_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_67_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_67_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_67_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_67_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_67_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_67_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_67_address0;
        else 
            temp_edge_67_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_67_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_67_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_67_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_67_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_67_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_67_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_67_ce0;
        else 
            temp_edge_67_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_67_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_67_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_67_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_67_we0;
        else 
            temp_edge_67_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_68_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_68_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_68_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_68_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_68_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_68_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_68_address0;
        else 
            temp_edge_68_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_68_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_68_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_68_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_68_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_68_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_68_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_68_ce0;
        else 
            temp_edge_68_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_68_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_68_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_68_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_68_we0;
        else 
            temp_edge_68_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_69_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_69_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_69_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_69_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_69_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_69_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_69_address0;
        else 
            temp_edge_69_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_69_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_69_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_69_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_69_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_69_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_69_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_69_ce0;
        else 
            temp_edge_69_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_69_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_69_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_69_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_69_we0;
        else 
            temp_edge_69_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_6_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_6_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_6_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_6_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_6_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_6_address0;
        else 
            temp_edge_6_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_6_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_6_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_6_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_6_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_6_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_6_ce0;
        else 
            temp_edge_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_6_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_6_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_6_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_6_we0;
        else 
            temp_edge_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_70_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_70_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_70_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_70_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_70_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_70_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_70_address0;
        else 
            temp_edge_70_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_70_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_70_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_70_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_70_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_70_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_70_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_70_ce0;
        else 
            temp_edge_70_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_70_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_70_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_70_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_70_we0;
        else 
            temp_edge_70_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_71_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_71_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_71_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_71_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_71_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_71_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_71_address0;
        else 
            temp_edge_71_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_71_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_71_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_71_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_71_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_71_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_71_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_71_ce0;
        else 
            temp_edge_71_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_71_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_71_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_71_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_71_we0;
        else 
            temp_edge_71_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_72_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_72_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_72_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_72_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_72_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_72_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_72_address0;
        else 
            temp_edge_72_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_72_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_72_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_72_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_72_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_72_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_72_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_72_ce0;
        else 
            temp_edge_72_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_72_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_72_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_72_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_72_we0;
        else 
            temp_edge_72_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_73_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_73_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_73_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_73_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_73_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_73_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_73_address0;
        else 
            temp_edge_73_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_73_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_73_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_73_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_73_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_73_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_73_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_73_ce0;
        else 
            temp_edge_73_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_73_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_73_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_73_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_73_we0;
        else 
            temp_edge_73_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_74_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_74_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_74_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_74_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_74_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_74_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_74_address0;
        else 
            temp_edge_74_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_74_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_74_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_74_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_74_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_74_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_74_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_74_ce0;
        else 
            temp_edge_74_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_74_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_74_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_74_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_74_we0;
        else 
            temp_edge_74_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_75_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_75_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_75_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_75_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_75_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_75_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_75_address0;
        else 
            temp_edge_75_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_75_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_75_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_75_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_75_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_75_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_75_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_75_ce0;
        else 
            temp_edge_75_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_75_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_75_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_75_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_75_we0;
        else 
            temp_edge_75_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_76_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_76_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_76_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_76_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_76_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_76_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_76_address0;
        else 
            temp_edge_76_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_76_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_76_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_76_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_76_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_76_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_76_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_76_ce0;
        else 
            temp_edge_76_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_76_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_76_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_76_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_76_we0;
        else 
            temp_edge_76_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_77_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_77_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_77_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_77_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_77_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_77_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_77_address0;
        else 
            temp_edge_77_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_77_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_77_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_77_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_77_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_77_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_77_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_77_ce0;
        else 
            temp_edge_77_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_77_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_77_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_77_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_77_we0;
        else 
            temp_edge_77_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_78_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_78_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_78_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_78_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_78_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_78_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_78_address0;
        else 
            temp_edge_78_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_78_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_78_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_78_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_78_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_78_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_78_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_78_ce0;
        else 
            temp_edge_78_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_78_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_78_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_78_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_78_we0;
        else 
            temp_edge_78_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_79_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_79_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_79_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_79_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_79_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_79_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_79_address0;
        else 
            temp_edge_79_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_79_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_79_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_79_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_79_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_79_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_79_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_79_ce0;
        else 
            temp_edge_79_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_79_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_79_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_79_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_79_we0;
        else 
            temp_edge_79_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_7_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_7_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_7_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_7_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_7_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_7_address0;
        else 
            temp_edge_7_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_7_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_7_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_7_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_7_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_7_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_7_ce0;
        else 
            temp_edge_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_7_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_7_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_7_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_7_we0;
        else 
            temp_edge_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_80_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_80_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_80_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_80_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_80_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_80_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_80_address0;
        else 
            temp_edge_80_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_80_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_80_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_80_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_80_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_80_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_80_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_80_ce0;
        else 
            temp_edge_80_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_80_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_80_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_80_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_80_we0;
        else 
            temp_edge_80_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_81_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_81_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_81_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_81_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_81_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_81_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_81_address0;
        else 
            temp_edge_81_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_81_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_81_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_81_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_81_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_81_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_81_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_81_ce0;
        else 
            temp_edge_81_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_81_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_81_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_81_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_81_we0;
        else 
            temp_edge_81_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_82_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_82_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_82_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_82_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_82_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_82_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_82_address0;
        else 
            temp_edge_82_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_82_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_82_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_82_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_82_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_82_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_82_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_82_ce0;
        else 
            temp_edge_82_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_82_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_82_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_82_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_82_we0;
        else 
            temp_edge_82_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_83_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_83_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_83_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_83_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_83_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_83_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_83_address0;
        else 
            temp_edge_83_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_83_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_83_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_83_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_83_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_83_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_83_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_83_ce0;
        else 
            temp_edge_83_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_83_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_83_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_83_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_83_we0;
        else 
            temp_edge_83_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_84_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_84_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_84_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_84_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_84_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_84_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_84_address0;
        else 
            temp_edge_84_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_84_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_84_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_84_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_84_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_84_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_84_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_84_ce0;
        else 
            temp_edge_84_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_84_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_84_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_84_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_84_we0;
        else 
            temp_edge_84_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_85_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_85_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_85_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_85_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_85_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_85_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_85_address0;
        else 
            temp_edge_85_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_85_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_85_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_85_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_85_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_85_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_85_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_85_ce0;
        else 
            temp_edge_85_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_85_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_85_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_85_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_85_we0;
        else 
            temp_edge_85_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_86_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_86_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_86_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_86_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_86_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_86_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_86_address0;
        else 
            temp_edge_86_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_86_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_86_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_86_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_86_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_86_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_86_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_86_ce0;
        else 
            temp_edge_86_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_86_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_86_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_86_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_86_we0;
        else 
            temp_edge_86_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_87_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_87_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_87_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_87_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_87_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_87_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_87_address0;
        else 
            temp_edge_87_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_87_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_87_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_87_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_87_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_87_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_87_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_87_ce0;
        else 
            temp_edge_87_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_87_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_87_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_87_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_87_we0;
        else 
            temp_edge_87_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_88_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_88_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_88_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_88_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_88_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_88_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_88_address0;
        else 
            temp_edge_88_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_88_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_88_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_88_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_88_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_88_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_88_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_88_ce0;
        else 
            temp_edge_88_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_88_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_88_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_88_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_88_we0;
        else 
            temp_edge_88_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_89_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_89_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_89_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_89_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_89_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_89_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_89_address0;
        else 
            temp_edge_89_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_89_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_89_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_89_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_89_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_89_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_89_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_89_ce0;
        else 
            temp_edge_89_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_89_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_89_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_89_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_89_we0;
        else 
            temp_edge_89_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_8_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_8_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_8_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_8_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_8_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_8_address0;
        else 
            temp_edge_8_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_8_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_8_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_8_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_8_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_8_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_8_ce0;
        else 
            temp_edge_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_8_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_8_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_8_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_8_we0;
        else 
            temp_edge_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_90_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_90_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_90_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_90_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_90_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_90_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_90_address0;
        else 
            temp_edge_90_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_90_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_90_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_90_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_90_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_90_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_90_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_90_ce0;
        else 
            temp_edge_90_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_90_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_90_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_90_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_90_we0;
        else 
            temp_edge_90_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_91_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_91_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_91_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_91_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_91_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_91_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_91_address0;
        else 
            temp_edge_91_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_91_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_91_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_91_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_91_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_91_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_91_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_91_ce0;
        else 
            temp_edge_91_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_91_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_91_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_91_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_91_we0;
        else 
            temp_edge_91_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_92_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_92_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_92_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_92_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_92_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_92_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_92_address0;
        else 
            temp_edge_92_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_92_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_92_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_92_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_92_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_92_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_92_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_92_ce0;
        else 
            temp_edge_92_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_92_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_92_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_92_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_92_we0;
        else 
            temp_edge_92_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_93_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_93_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_93_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_93_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_93_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_93_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_93_address0;
        else 
            temp_edge_93_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_93_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_93_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_93_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_93_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_93_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_93_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_93_ce0;
        else 
            temp_edge_93_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_93_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_93_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_93_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_93_we0;
        else 
            temp_edge_93_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_94_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_94_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_94_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_94_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_94_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_94_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_94_address0;
        else 
            temp_edge_94_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_94_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_94_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_94_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_94_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_94_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_94_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_94_ce0;
        else 
            temp_edge_94_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_94_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_94_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_94_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_94_we0;
        else 
            temp_edge_94_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_95_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_95_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_95_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_95_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_95_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_95_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_95_address0;
        else 
            temp_edge_95_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_95_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_95_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_95_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_95_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_95_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_95_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_95_ce0;
        else 
            temp_edge_95_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_95_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_95_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_95_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_95_we0;
        else 
            temp_edge_95_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_96_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_96_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_96_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_96_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_96_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_96_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_96_address0;
        else 
            temp_edge_96_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_96_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_96_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_96_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_96_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_96_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_96_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_96_ce0;
        else 
            temp_edge_96_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_96_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_96_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_96_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_96_we0;
        else 
            temp_edge_96_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_97_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_97_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_97_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_97_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_97_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_97_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_97_address0;
        else 
            temp_edge_97_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_97_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_97_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_97_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_97_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_97_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_97_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_97_ce0;
        else 
            temp_edge_97_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_97_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_97_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_97_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_97_we0;
        else 
            temp_edge_97_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_98_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_98_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_98_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_98_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_98_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_98_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_98_address0;
        else 
            temp_edge_98_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_98_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_98_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_98_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_98_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_98_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_98_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_98_ce0;
        else 
            temp_edge_98_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_98_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_98_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_98_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_98_we0;
        else 
            temp_edge_98_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_99_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_99_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_99_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_99_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_99_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_99_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_99_address0;
        else 
            temp_edge_99_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_99_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_99_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_99_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_99_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_99_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_99_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_99_ce0;
        else 
            temp_edge_99_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_99_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_99_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_99_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_99_we0;
        else 
            temp_edge_99_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_9_address0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_9_address0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_9_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_9_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_9_address0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_9_address0;
        else 
            temp_edge_9_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_edge_9_ce0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_9_ce0, grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_9_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_edge_9_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_temp_edge_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_9_ce0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_9_ce0;
        else 
            temp_edge_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_edge_9_we0_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_9_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_edge_9_we0 <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_temp_edge_9_we0;
        else 
            temp_edge_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_TREADY <= regslice_both_x_U_ack_in;

    x_TREADY_int_regslice_assign_proc : process(grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_x_TREADY, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            x_TREADY_int_regslice <= grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_x_TREADY;
        else 
            x_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

end behav;
