dsc_gen_fifo.v,verilog,xil_defaultlib,../../../../ram_eth.srcs/sources_1/ip/dsc_gen_fifo/sim/dsc_gen_fifo.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
