Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7be74e03e8a8430fabaf0a0ff5e64f77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Multi_Unit_behav xil_defaultlib.Multi_Unit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture flipflop of entity xil_defaultlib.flipflop [flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.mux [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.shift64 [shift64_default]
Compiling architecture behavioral of entity xil_defaultlib.shift32 [shift32_default]
Compiling architecture rtl of entity xil_defaultlib.adder1 [adder1_default]
Compiling architecture rtl of entity xil_defaultlib.adder64 [adder64_default]
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.multi_unit
Built simulation snapshot Multi_Unit_behav
