{'ByteSelect': {'DefVars': [None,
                            None,
                            None,
                            None,
                            None,
                            None,
                            None,
                            None,
                            None,
                            None],
                'Lines': ['166:C',
                          '166:C',
                          '166:C',
                          '169:C',
                          '166:C',
                          '169:C',
                          '166:C',
                          '169:C',
                          '166:C',
                          '169:C'],
                'Sensitivities': [['ByteSelect'],
                                  ['ByteSelect'],
                                  ['ByteSelect'],
                                  ['ByteSelect'],
                                  ['ByteSelect'],
                                  ['ByteSelect'],
                                  ['ByteSelect'],
                                  ['ByteSelect'],
                                  ['ByteSelect'],
                                  ['ByteSelect']]},
 'CtrlData': {'DefVars': ['ShiftReg', 'ShiftReg'],
              'Lines': ['173:D', '172:D'],
              'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb89f922b90>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb89f922850>]},
 'Fiad': {'DefVars': ['ShiftReg', 'ShiftReg'],
          'Lines': ['171:D', '170:D'],
          'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb89f922550>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb89f518f90>]},
 'LatchByte': {'DefVars': [None, None, None],
               'Lines': ['180:C', '188:C', '180:C'],
               'Sensitivities': [['LatchByte'], ['LatchByte'], ['LatchByte']]},
 'MdcEn_n': {'DefVars': [None, None, None, None, None, None],
             'Lines': ['164:C', '164:C', '164:C', '164:C', '164:C', '164:C'],
             'Sensitivities': [['MdcEn_n'],
                               ['MdcEn_n'],
                               ['MdcEn_n'],
                               ['MdcEn_n'],
                               ['MdcEn_n'],
                               ['MdcEn_n']]},
 'Mdi': {'DefVars': ['ShiftReg', 'Prsd', 'ShiftReg', 'Prsd'],
         'Lines': ['179:D', '189:D', '179:D', '182:D'],
         'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb89f922f90>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb89f927d10>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb89f922f90>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb89f927510>]},
 'Reset': {'DefVars': [None, None, None, None, None, None, None],
           'Lines': ['156:C',
                     '156:C',
                     '156:C',
                     '156:C',
                     '156:C',
                     '156:C',
                     '156:C'],
           'Sensitivities': [['Reset'],
                             ['Reset'],
                             ['Reset'],
                             ['Reset'],
                             ['Reset'],
                             ['Reset'],
                             ['Reset']]},
 'Rgad': {'DefVars': [None, 'ShiftReg'],
          'Lines': ['183:C', '171:D'],
          'Sensitivities': [['Rgad'],
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb89f922550>]},
 'ShiftReg': {'DefVars': ['ShiftReg',
                          'Prsd',
                          'ShiftReg',
                          'Prsd',
                          'LinkFail',
                          'ShiftedBit'],
              'Lines': ['179:D', '189:D', '179:D', '182:D', '184:D', '197:D'],
              'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb89f922f90>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb89f927d10>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb89f922f90>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb89f927510>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb89f927890>,
                                <pyverilog.vparser.ast.Assign object at 0x7fb89f927050>]},
 'WriteOp': {'DefVars': ['ShiftReg', 'ShiftReg'],
             'Lines': ['170:D', '170:D'],
             'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb89f518f90>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb89f518f90>]}}
