
---------- Begin Simulation Statistics ----------
final_tick                                 4525622500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 285150                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684736                       # Number of bytes of host memory used
host_op_rate                                   313554                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    35.07                       # Real time elapsed on the host
host_tick_rate                              129047684                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      10996144                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004526                       # Number of seconds simulated
sim_ticks                                  4525622500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.010520                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  887919                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               965019                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             41412                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1811449                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              34495                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           34863                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              368                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2312772                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  149930                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           88                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  40037296                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6702866                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             29130                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2038663                       # Number of branches committed
system.cpu.commit.bw_lim_events                263618                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           22975                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          445751                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000001                       # Number of instructions committed
system.cpu.commit.committedOps               10996144                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      7153260                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.537221                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.077280                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3107415     43.44%     43.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1649785     23.06%     66.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       752846     10.52%     77.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       620260      8.67%     85.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       307783      4.30%     90.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       189288      2.65%     92.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       142484      1.99%     94.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       119781      1.67%     96.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       263618      3.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7153260                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               120234                       # Number of function calls committed.
system.cpu.commit.int_insts                   8939850                       # Number of committed integer instructions.
system.cpu.commit.loads                       2156323                       # Number of loads committed
system.cpu.commit.membars                       11474                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7047458     64.09%     64.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           37530      0.34%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2156323     19.61%     84.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1754833     15.96%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10996144                       # Class of committed instruction
system.cpu.commit.refs                        3911156                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      10996144                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.724100                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.724100                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               2196022                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                 12395                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               872397                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11694080                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   426419                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   4191733                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  29282                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                228590                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                378522                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2312772                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   2783514                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       7129080                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   256                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          301                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       11238896                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   95                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           625                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   83152                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.319400                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              50301                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1072344                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.552120                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            7221978                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.712405                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.275810                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2079756     28.80%     28.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   975476     13.51%     42.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1108763     15.35%     57.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3057983     42.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7221978                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           19019                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29297                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2067989                       # Number of branches executed
system.cpu.iew.exec_nop                            33                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.554481                       # Inst execution rate
system.cpu.iew.exec_refs                      4028078                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1766231                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   39606                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2285320                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              11524                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1785900                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11502417                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2261847                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             54519                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11255994                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 17635                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  29282                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 17631                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2266                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           192916                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        23322                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       128991                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        31064                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            131                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        28153                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1144                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   9866737                       # num instructions consuming a value
system.cpu.iew.wb_count                      11195344                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.594434                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5865120                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.546105                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11201595                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 11456900                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5697984                       # number of integer regfile writes
system.cpu.ipc                               1.381025                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.381025                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                12      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7230255     63.93%     63.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                37531      0.33%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   35      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 2      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 17      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2275100     20.11%     84.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1767564     15.63%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11310516                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3638086                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.321655                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1946293     53.50%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 964096     26.50%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                727697     20.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               14948590                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           33535514                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11195344                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12008728                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11479380                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11310516                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               23004                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          506218                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             54421                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             29                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1181111                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7221978                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.566124                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.239427                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2174614     30.11%     30.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              975671     13.51%     43.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2159678     29.90%     73.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1647221     22.81%     96.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              250144      3.46%     99.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               14650      0.20%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7221978                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.562011                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            148782                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            94648                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2285320                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1785900                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 4273554                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  45893                       # number of misc regfile writes
system.cpu.numCycles                          7240997                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  186920                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12254905                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    599                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   757892                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                 99829                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              50920229                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11555180                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12968196                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   4224995                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1200685                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  29282                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts                 61729                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles               1503926                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   713264                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         11989496                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         518963                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              11549                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    718140                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts          11529                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            11862                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     18331160                       # The number of ROB reads
system.cpu.rob.rob_writes                    22952532                       # The number of ROB writes
system.cpu.timesIdled                             310                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    11632                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   11570                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        19051                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         38970                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   4525622500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2875                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        18169                       # Transaction distribution
system.membus.trans_dist::WritebackClean          878                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17048                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17048                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            402                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2473                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        58051                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  58893                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        28160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2465920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2494080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19923                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001506                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038776                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19893     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                      30      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               19923                       # Request fanout histogram
system.membus.reqLayer0.occupancy           131479125                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2136000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          104241375                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4525622500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          25728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1249344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1275072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        25728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1162816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1162816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             402                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           19521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        18169                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              18169                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           5684964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         276060144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             281745108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      5684964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5684964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      256940565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            256940565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      256940565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          5684964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        276060144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            538685673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     19021.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     19521.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000139648750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1134                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1134                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               58673                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              17869                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19923                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      19021                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19923                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    19021                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1187                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    265534750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   99580000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               638959750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13332.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32082.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    15871                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   16774                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.19                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19923                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                19021                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   14711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    397.773446                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   258.656411                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   320.897800                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1592     25.44%     25.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1089     17.40%     42.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          591      9.44%     52.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          517      8.26%     60.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          995     15.90%     76.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          366      5.85%     82.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          237      3.79%     86.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          407      6.50%     92.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          465      7.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6259                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1134                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.551146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.853293                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     17.378973                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1128     99.47%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             4      0.35%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1134                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.746914                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.716153                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.031868                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              723     63.76%     63.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      2.65%     66.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              330     29.10%     95.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               48      4.23%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.18%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1134                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1274624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1215424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1275072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1217344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       281.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       268.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    281.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    268.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4525066875                       # Total gap between requests
system.mem_ctrls.avgGap                     116194.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        25280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1249344                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1215424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 5585971.874587419443                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 276060144.212205052376                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 268565042.709594130516                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          402                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        19521                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        19021                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     10726500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    628233250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 109321900375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26682.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32182.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5747431.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             21063000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             11187660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            67237380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           46578060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     357105840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1953097590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         93125280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2549394810                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        563.324672                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    221209750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    151060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4153352750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             23647680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             12565245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            74962860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           52554960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     357105840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2003105970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         51012960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2574955515                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        568.972670                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    115500875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    151060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4259061625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      4525622500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   4525622500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2783021                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2783021                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2783021                       # number of overall hits
system.cpu.icache.overall_hits::total         2783021                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          492                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            492                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          492                       # number of overall misses
system.cpu.icache.overall_misses::total           492                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     26998245                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26998245                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     26998245                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26998245                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2783513                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2783513                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2783513                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2783513                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000177                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000177                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000177                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000177                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 54874.481707                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54874.481707                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 54874.481707                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54874.481707                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         6941                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                99                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    70.111111                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           38                       # number of writebacks
system.cpu.icache.writebacks::total                38                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           90                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           90                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           90                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           90                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          402                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          402                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          402                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          402                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     23301871                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23301871                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     23301871                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23301871                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000144                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000144                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000144                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000144                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57964.853234                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57964.853234                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57964.853234                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57964.853234                       # average overall mshr miss latency
system.cpu.icache.replacements                     38                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2783021                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2783021                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          492                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           492                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     26998245                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26998245                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2783513                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2783513                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000177                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000177                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 54874.481707                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54874.481707                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           90                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           90                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          402                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     23301871                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23301871                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000144                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000144                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57964.853234                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57964.853234                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   4525622500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           362.805600                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2783423                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               402                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6923.937811                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   362.805600                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.708605                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.708605                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          364                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          11134454                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         11134454                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4525622500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   4525622500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4525622500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4525622500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   4525622500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   4525622500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4525622500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4525622500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   4525622500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3588274                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3588274                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3588296                       # number of overall hits
system.cpu.dcache.overall_hits::total         3588296                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        80196                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          80196                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        80210                       # number of overall misses
system.cpu.dcache.overall_misses::total         80210                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5215992499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5215992499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5215992499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5215992499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3668470                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3668470                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3668506                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3668506                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021861                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021861                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021864                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021864                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65040.556873                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65040.556873                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65029.204575                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65029.204575                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       219138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            2268                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    96.621693                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19009                       # number of writebacks
system.cpu.dcache.writebacks::total             19009                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        60687                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        60687                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        60687                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        60687                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        19509                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        19509                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        19519                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        19519                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1258377375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1258377375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1259032500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1259032500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005318                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005318                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005321                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005321                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64502.402737                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64502.402737                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64502.920232                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64502.920232                       # average overall mshr miss latency
system.cpu.dcache.replacements                  19009                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2004484                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2004484                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         7911                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7911                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    515595250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    515595250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2012395                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2012395                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003931                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003931                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65174.472254                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65174.472254                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4185                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4185                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3726                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3726                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    248270875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    248270875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001852                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001852                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66632.011541                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66632.011541                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1583790                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1583790                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        72285                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        72285                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4700397249                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4700397249                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1656075                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1656075                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.043648                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.043648                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65025.900934                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65025.900934                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        56502                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        56502                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15783                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15783                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1010106500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1010106500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009530                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009530                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63999.651524                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63999.651524                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.388889                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.388889                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       655125                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       655125                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.277778                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.277778                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 65512.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 65512.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        11475                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        11475                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       254000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       254000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000348                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000348                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        63500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        63500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       115375                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       115375                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000174                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000174                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 57687.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57687.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11473                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11473                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11473                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11473                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4525622500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.811298                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3630765                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             19521                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            185.992777                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            148000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.811298                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987913                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987913                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          333                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          14785353                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         14785353                       # Number of data accesses

---------- End Simulation Statistics   ----------
