
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version U-2022.12-SP7 for linux64 - Oct 10, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Wed Dec  4 12:26:04 2024
Hostname:           micro06
CPU Model:          12th Gen Intel(R) Core(TM) i7-12700
CPU Details:        Cores = 20 : Sockets = 1 : Cache Size = 25600 KB : Freq = 3.80 GHz
OS:                 Linux 4.18.0-553.30.1.el8_10.x86_64
RAM:                 30 GB (Free  20 GB)
Swap:                31 GB (Free  31 GB)
Work Filesystem:    /homes mounted to auto.homes
Tmp Filesystem:     /tmp mounted to tmpfs
Work Disk:          20450 GB (Free 9425 GB)
Tmp Disk:            15 GB (Free  15 GB)

CPU Load: 63%, Ram Free: 20 GB, Swap Free: 31 GB, Work Disk Free: 9425 GB, Tmp Disk Free: 15 GB
#########################################
# TCL script for Design Compiler        #
# MS 2015                               #
#########################################
#########################################
# READ Design and Library               #
#########################################
set top_level fifo
fifo
source -verbose "../common_script/common.tcl"
. /tools4/syn2007.12/libraries/syn/
dw_foundation.sldb
* /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db dw_foundation.sldb
/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
read_verilog "../../rtl/$top_level/$top_level.v"
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/tools/synopsys/syn/U-2022.12-SP7/libraries/syn/dw_foundation.sldb'
Loading db file '/tools/synopsys/syn/U-2022.12-SP7/libraries/syn/gtech.db'
Loading db file '/tools/synopsys/syn/U-2022.12-SP7/libraries/syn/standard.sldb'
  Loading link library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'
  Loading link library 'gtech'
Loading verilog file '/homes/user/stud/fall24/aak2250/ALD/rtl/fifo/fifo.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall24/aak2250/ALD/rtl/fifo/fifo.v

Inferred memory devices in process
	in routine fifo line 39 in file
		'/homes/user/stud/fall24/aak2250/ALD/rtl/fifo/fifo.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| write_pointer_gray_reg | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   write_pointer_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|       memory_reg       | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine fifo line 51 in file
		'/homes/user/stud/fall24/aak2250/ALD/rtl/fifo/fifo.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|     read_data_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| read_pointer_gray_reg | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   read_pointer_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fifo line 63 in file
		'/homes/user/stud/fall24/aak2250/ALD/rtl/fifo/fifo.v'.
========================================================================================
|        Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
========================================================================================
| read_pointer_gray_sync_w_reg | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
========================================================================================

Inferred memory devices in process
	in routine fifo line 67 in file
		'/homes/user/stud/fall24/aak2250/ALD/rtl/fifo/fifo.v'.
=========================================================================================
|         Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=========================================================================================
| write_pointer_gray_sync_r_reg | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
=========================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|     fifo/56      |   16   |    8    |      4       |
======================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall24/aak2250/ALD/rtl/fifo/fifo.db:fifo'
Loaded 1 design.
Current design is 'fifo'.
fifo
set set_fix_multiple_port_nets "true"
true
list_designs
fifo (*)
1
if { [check_error -v] == 1 } { exit 1 }
#########################################
# Design Constraints                    #
#########################################
current_design $top_level
Current design is 'fifo'.
{fifo}
link

  Linking design 'fifo'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  fifo                        /homes/user/stud/fall24/aak2250/ALD/rtl/fifo/fifo.db
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library) /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library) /tools/synopsys/syn/U-2022.12-SP7/libraries/syn/dw_foundation.sldb

1
check_design
 
****************************************
check_design summary:
Version:     U-2022.12-SP7
Date:        Wed Dec  4 12:26:05 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               2
    Cells do not drive (LINT-1)                                     2
--------------------------------------------------------------------------------

Warning: In design 'fifo', cell 'C739' does not drive any nets. (LINT-1)
Warning: In design 'fifo', cell 'C773' does not drive any nets. (LINT-1)
1
source -verbose "./timing.tcl"
520
0.01
0.010
0.05
0.05
0.005
1
1
1
1
1
1
Warning: Design rule attributes from the driving cell will be set on the port 'clk'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'write_reset'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'write_enable'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'write_data[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'write_data[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'write_data[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'write_data[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'write_data[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'write_data[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'write_data[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'write_data[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'fast_clk'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'read_reset'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'read_enable'. (UID-401)
1
1
1
1
1
1
1
set_max_capacitance 0.005 [all_inputs]
1
set_max_fanout 4 $top_level
1
set_max_fanout 4 [all_inputs]
1
set_max_area 0 
1
set_fix_multiple_port_nets -all -buffer_constants
1
#########################################
# Compile                               #
#########################################
check_design
 
****************************************
check_design summary:
Version:     U-2022.12-SP7
Date:        Wed Dec  4 12:26:05 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               2
    Cells do not drive (LINT-1)                                     2
--------------------------------------------------------------------------------

Warning: In design 'fifo', cell 'C739' does not drive any nets. (LINT-1)
Warning: In design 'fifo', cell 'C773' does not drive any nets. (LINT-1)
1
#uniquify
current_design $top_level
Current design is 'fifo'.
{fifo}
link

  Linking design 'fifo'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  fifo                        /homes/user/stud/fall24/aak2250/ALD/rtl/fifo/fifo.db
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /tools/synopsys/syn/U-2022.12-SP7/libraries/syn/dw_foundation.sldb

1
compile_ultra
Information: Performing leakage power optimization. (PWR-850)
CPU Load: 63%, Ram Free: 19 GB, Swap Free: 31 GB, Work Disk Free: 9425 GB, Tmp Disk Free: 15 GB
Analyzing: "/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | U-2022.12-DWBB_202212.5 |     *     |
| Licensed DW Building Blocks        | U-2022.12-DWBB_202212.5 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Command Line | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 257                                    |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 166                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 3                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 2                                      |
| Number of Dont Touch Cells                              | 31                                     |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo'

Loaded alib file './alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
CPU Load: 65%, Ram Free: 19 GB, Swap Free: 31 GB, Work Disk Free: 9470 GB, Tmp Disk Free: 15 GB
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifo'
Information: Added key list 'DesignWare' to design 'fifo'. (DDB-72)
 Implement Synthetic for 'fifo'.
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
CPU Load: 65%, Ram Free: 19 GB, Swap Free: 31 GB, Work Disk Free: 9470 GB, Tmp Disk Free: 15 GB

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: There is no timing violation in design fifo. Delay-based auto_ungroup will not be performed. (OPT-780)
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05   10101.6      0.00       0.0     589.0                           13597.8369
    0:00:05   10101.6      0.00       0.0     589.0                           13597.8369

  Beginning Constant Register Removal
  -----------------------------------
    0:00:05   10101.6      0.00       0.0     589.0                           13597.8369
    0:00:05   10101.6      0.00       0.0     589.0                           13597.8369

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:06    7182.7      0.00       0.0     600.4                           8463.5791
    0:00:06    7182.7      0.00       0.0     600.4                           8463.5791
    0:00:06    7182.7      0.00       0.0     600.4                           8463.5791
    0:00:06    7182.7      0.00       0.0     600.4                           8463.5791
    0:00:06    7182.7      0.00       0.0     600.4                           8463.5791
    0:00:06    7182.7      0.00       0.0     600.4                           8463.5791

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:06    7182.7      0.00       0.0     596.1                           8465.1396
    0:00:06    7182.7      0.00       0.0     596.1                           8465.1396
    0:00:06    7182.7      0.00       0.0     596.1                           8465.1396
    0:00:07    7182.7      0.00       0.0     596.1                           8465.1396
    0:00:07    7182.7      0.00       0.0     596.1                           8465.1396
    0:00:07    7182.7      0.00       0.0     596.1                           8465.1396
    0:00:07    7182.7      0.00       0.0     596.1                           8465.1396
    0:00:07    7182.7      0.00       0.0     596.1                           8465.1396
    0:00:07    7182.7      0.00       0.0     596.1                           8465.1396
    0:00:07    7182.7      0.00       0.0     596.1                           8465.1396
    0:00:07    7182.7      0.00       0.0     596.1                           8465.1396
    0:00:07    7182.7      0.00       0.0     596.1                           8465.1396
    0:00:07    7182.7      0.00       0.0     596.1                           8465.1396
    0:00:07    7182.7      0.00       0.0     596.1                           8465.1396
    0:00:07    7182.7      0.00       0.0     596.1                           8465.1396
    0:00:07    7182.7      0.00       0.0     596.1                           8465.1396
    0:00:07    7182.7      0.00       0.0     596.1                           8465.1396
    0:00:07    7182.7      0.00       0.0     596.1                           8465.1396
    0:00:07    7182.7      0.00       0.0     596.1                           8465.1396
    0:00:07    7182.7      0.00       0.0     596.1                           8465.1396
    0:00:07    7182.7      0.00       0.0     596.1                           8465.1396
    0:00:07    7182.7      0.00       0.0     596.1                           8465.1396


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07    7182.7      0.00       0.0     596.1                           8465.1396
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:07    8372.2      0.00       0.0       0.0                           9363.8818
    0:00:07    8372.2      0.00       0.0       0.0                           9363.8818


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07    8372.2      0.00       0.0       0.0                           9363.8818
    0:00:07    8372.2      0.00       0.0       0.0                           9363.8818
    0:00:07    8372.2      0.00       0.0       0.0                           9363.8818
    0:00:07    8372.2      0.00       0.0       0.0                           9363.8818
    0:00:08    8369.3      0.00       0.0       0.0                           9170.1016
    0:00:08    8369.3      0.00       0.0       0.0                           9170.1016
    0:00:08    8369.3      0.00       0.0       0.0                           9170.1016
    0:00:08    8369.3      0.00       0.0       0.0                           9170.1016
    0:00:08    8369.3      0.00       0.0       0.0                           9170.1016
    0:00:08    8369.3      0.00       0.0       0.0                           9170.1016
    0:00:08    8369.3      0.00       0.0       0.0                           9170.1016
    0:00:08    8369.3      0.00       0.0       0.0                           9170.1016
    0:00:08    8369.3      0.00       0.0       0.0                           9170.1016
    0:00:08    8369.3      0.00       0.0       0.0                           9170.1016
    0:00:08    8369.3      0.00       0.0       0.0                           9170.1016
    0:00:08    8369.3      0.00       0.0       0.0                           9170.1016
    0:00:08    8369.3      0.00       0.0       0.0                           9170.1016
    0:00:08    8369.3      0.00       0.0       0.0                           9170.1016
    0:00:08    8369.3      0.00       0.0       0.0                           9170.1016
    0:00:08    8369.3      0.00       0.0       0.0                           9170.1016
    0:00:08    8369.3      0.00       0.0       0.0                           9170.1016
    0:00:08    8369.3      0.00       0.0       0.0                           9170.1016
    0:00:08    8369.3      0.00       0.0       0.0                           9170.1016

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    8369.3      0.00       0.0       0.0                           9170.1016
    0:00:08    8369.3      0.00       0.0       0.0                           9170.1016
    0:00:08    8369.3      0.00       0.0       0.0                           9170.1016
    0:00:08    8369.3      0.00       0.0       0.0                           9170.1016
    0:00:08    8369.3      0.00       0.0       0.0                           9170.1016
    0:00:08    8002.1      0.00       0.0       0.0                           8940.4131
    0:00:08    8002.1      0.00       0.0       0.0                           8940.4131
    0:00:08    8002.1      0.00       0.0       0.0                           8940.4131
    0:00:08    8002.1      0.00       0.0       0.0                           8940.4131
    0:00:09    8002.1      0.00       0.0       0.0                           8940.4131
    0:00:09    8002.1      0.00       0.0       0.0                           8940.4131
CPU Load: 65%, Ram Free: 19 GB, Swap Free: 31 GB, Work Disk Free: 9470 GB, Tmp Disk Free: 15 GB
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
CPU Load: 65%, Ram Free: 19 GB, Swap Free: 31 GB, Work Disk Free: 9470 GB, Tmp Disk Free: 15 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
#########################################
# Optimize design                       #
# Some pointers for possible optimizatio# 
# Check the DC reference manual         #
#########################################
#set_transform_for_retiming {temp_reg[6] temp_reg[5] temp_reg[4] temp_reg[3] temp_reg[2] temp_reg[1] temp_reg[0]} dont_retime
#optimize_registers -clock clk -edge rise -justification_effort high 
#balance_registers
#source -verbose "../script/timing.1.2ns.tcl"
#pipeline_design -stages 8 -clock_port_name $clk_name -check_design -verbose -print_critical_loop
#set_max_capacitance 1 [all_inputs] 
#compile_ultra -no_autoungroup -no_boundary_optimization
#remove_clock -all
#pipeline_design -stages 8 -clock_port_name $clk_name -async_reset reset -check_design -verbose -minimum_period_only
#########################################
# Write outputs                         #
#########################################
source -verbose "../common_script/namingrules.tcl"
1

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
fifo            cell    read_pointer_gray_sync_w_reg[4] read_pointer_gray_sync_w_reg_4_
fifo            cell    read_pointer_gray_sync_w_reg[3] read_pointer_gray_sync_w_reg_3_
fifo            cell    read_pointer_gray_sync_w_reg[2] read_pointer_gray_sync_w_reg_2_
fifo            cell    read_pointer_gray_sync_w_reg[0] read_pointer_gray_sync_w_reg_0_
fifo            cell    write_pointer_gray_sync_r_reg[3] write_pointer_gray_sync_r_reg_3_
fifo            cell    write_pointer_gray_sync_r_reg[2] write_pointer_gray_sync_r_reg_2_
fifo            cell    write_pointer_gray_sync_r_reg[1] write_pointer_gray_sync_r_reg_1_
fifo            cell    memory_reg[1][0]        memory_reg_1__0_
fifo            cell    memory_reg[1][1]        memory_reg_1__1_
fifo            cell    memory_reg[1][2]        memory_reg_1__2_
fifo            cell    memory_reg[1][3]        memory_reg_1__3_
fifo            cell    memory_reg[1][4]        memory_reg_1__4_
fifo            cell    memory_reg[1][5]        memory_reg_1__5_
fifo            cell    memory_reg[1][6]        memory_reg_1__6_
fifo            cell    memory_reg[1][7]        memory_reg_1__7_
fifo            cell    memory_reg[3][5]        memory_reg_3__5_
fifo            cell    memory_reg[3][6]        memory_reg_3__6_
fifo            cell    memory_reg[3][7]        memory_reg_3__7_
fifo            cell    memory_reg[3][0]        memory_reg_3__0_
fifo            cell    memory_reg[3][1]        memory_reg_3__1_
fifo            cell    memory_reg[3][2]        memory_reg_3__2_
fifo            cell    memory_reg[3][3]        memory_reg_3__3_
fifo            cell    memory_reg[3][4]        memory_reg_3__4_
fifo            cell    memory_reg[5][0]        memory_reg_5__0_
fifo            cell    memory_reg[5][1]        memory_reg_5__1_
fifo            cell    memory_reg[5][2]        memory_reg_5__2_
fifo            cell    memory_reg[5][3]        memory_reg_5__3_
fifo            cell    memory_reg[5][4]        memory_reg_5__4_
fifo            cell    memory_reg[5][5]        memory_reg_5__5_
fifo            cell    memory_reg[5][6]        memory_reg_5__6_
fifo            cell    memory_reg[5][7]        memory_reg_5__7_
fifo            cell    memory_reg[7][0]        memory_reg_7__0_
fifo            cell    memory_reg[7][1]        memory_reg_7__1_
fifo            cell    memory_reg[7][2]        memory_reg_7__2_
fifo            cell    memory_reg[7][3]        memory_reg_7__3_
fifo            cell    memory_reg[7][4]        memory_reg_7__4_
fifo            cell    memory_reg[7][5]        memory_reg_7__5_
fifo            cell    memory_reg[7][6]        memory_reg_7__6_
fifo            cell    memory_reg[7][7]        memory_reg_7__7_
fifo            cell    memory_reg[0][1]        memory_reg_0__1_
fifo            cell    memory_reg[0][2]        memory_reg_0__2_
fifo            cell    memory_reg[0][3]        memory_reg_0__3_
fifo            cell    memory_reg[0][4]        memory_reg_0__4_
fifo            cell    memory_reg[0][5]        memory_reg_0__5_
fifo            cell    memory_reg[0][6]        memory_reg_0__6_
fifo            cell    memory_reg[0][7]        memory_reg_0__7_
fifo            cell    memory_reg[0][0]        memory_reg_0__0_
fifo            cell    memory_reg[2][0]        memory_reg_2__0_
fifo            cell    memory_reg[2][1]        memory_reg_2__1_
fifo            cell    memory_reg[2][2]        memory_reg_2__2_
fifo            cell    memory_reg[2][3]        memory_reg_2__3_
fifo            cell    memory_reg[2][4]        memory_reg_2__4_
fifo            cell    memory_reg[2][5]        memory_reg_2__5_
fifo            cell    memory_reg[2][6]        memory_reg_2__6_
fifo            cell    memory_reg[2][7]        memory_reg_2__7_
fifo            cell    memory_reg[4][0]        memory_reg_4__0_
fifo            cell    memory_reg[4][1]        memory_reg_4__1_
fifo            cell    memory_reg[4][2]        memory_reg_4__2_
fifo            cell    memory_reg[4][3]        memory_reg_4__3_
fifo            cell    memory_reg[4][4]        memory_reg_4__4_
fifo            cell    memory_reg[4][5]        memory_reg_4__5_
fifo            cell    memory_reg[4][6]        memory_reg_4__6_
fifo            cell    memory_reg[4][7]        memory_reg_4__7_
fifo            cell    memory_reg[6][0]        memory_reg_6__0_
fifo            cell    memory_reg[6][1]        memory_reg_6__1_
fifo            cell    memory_reg[6][2]        memory_reg_6__2_
fifo            cell    memory_reg[6][3]        memory_reg_6__3_
fifo            cell    memory_reg[6][4]        memory_reg_6__4_
fifo            cell    memory_reg[6][5]        memory_reg_6__5_
fifo            cell    memory_reg[6][6]        memory_reg_6__6_
fifo            cell    memory_reg[6][7]        memory_reg_6__7_
fifo            cell    memory_reg[8][0]        memory_reg_8__0_
fifo            cell    memory_reg[8][1]        memory_reg_8__1_
fifo            cell    memory_reg[8][2]        memory_reg_8__2_
fifo            cell    memory_reg[8][3]        memory_reg_8__3_
fifo            cell    memory_reg[8][4]        memory_reg_8__4_
fifo            cell    memory_reg[8][5]        memory_reg_8__5_
fifo            cell    memory_reg[8][6]        memory_reg_8__6_
fifo            cell    memory_reg[8][7]        memory_reg_8__7_
fifo            cell    memory_reg[10][0]       memory_reg_10__0_
fifo            cell    memory_reg[10][1]       memory_reg_10__1_
fifo            cell    memory_reg[10][2]       memory_reg_10__2_
fifo            cell    memory_reg[10][3]       memory_reg_10__3_
fifo            cell    memory_reg[10][4]       memory_reg_10__4_
fifo            cell    memory_reg[10][5]       memory_reg_10__5_
fifo            cell    memory_reg[10][6]       memory_reg_10__6_
fifo            cell    memory_reg[10][7]       memory_reg_10__7_
fifo            cell    memory_reg[12][0]       memory_reg_12__0_
fifo            cell    memory_reg[12][1]       memory_reg_12__1_
fifo            cell    memory_reg[12][2]       memory_reg_12__2_
fifo            cell    memory_reg[12][3]       memory_reg_12__3_
fifo            cell    memory_reg[12][4]       memory_reg_12__4_
fifo            cell    memory_reg[12][5]       memory_reg_12__5_
fifo            cell    memory_reg[12][6]       memory_reg_12__6_
fifo            cell    memory_reg[12][7]       memory_reg_12__7_
fifo            cell    memory_reg[14][0]       memory_reg_14__0_
fifo            cell    memory_reg[14][1]       memory_reg_14__1_
fifo            cell    memory_reg[14][2]       memory_reg_14__2_
fifo            cell    memory_reg[14][3]       memory_reg_14__3_
fifo            cell    memory_reg[14][4]       memory_reg_14__4_
fifo            cell    memory_reg[14][5]       memory_reg_14__5_
fifo            cell    memory_reg[14][6]       memory_reg_14__6_
fifo            cell    memory_reg[14][7]       memory_reg_14__7_
fifo            cell    memory_reg[9][0]        memory_reg_9__0_
fifo            cell    memory_reg[9][1]        memory_reg_9__1_
fifo            cell    memory_reg[9][2]        memory_reg_9__2_
fifo            cell    memory_reg[9][3]        memory_reg_9__3_
fifo            cell    memory_reg[9][4]        memory_reg_9__4_
fifo            cell    memory_reg[9][5]        memory_reg_9__5_
fifo            cell    memory_reg[9][6]        memory_reg_9__6_
fifo            cell    memory_reg[9][7]        memory_reg_9__7_
fifo            cell    memory_reg[11][0]       memory_reg_11__0_
fifo            cell    memory_reg[11][1]       memory_reg_11__1_
fifo            cell    memory_reg[11][2]       memory_reg_11__2_
fifo            cell    memory_reg[11][3]       memory_reg_11__3_
fifo            cell    memory_reg[11][4]       memory_reg_11__4_
fifo            cell    memory_reg[11][5]       memory_reg_11__5_
fifo            cell    memory_reg[11][6]       memory_reg_11__6_
fifo            cell    memory_reg[11][7]       memory_reg_11__7_
fifo            cell    memory_reg[13][0]       memory_reg_13__0_
fifo            cell    memory_reg[13][1]       memory_reg_13__1_
fifo            cell    memory_reg[13][2]       memory_reg_13__2_
fifo            cell    memory_reg[13][3]       memory_reg_13__3_
fifo            cell    memory_reg[13][4]       memory_reg_13__4_
fifo            cell    memory_reg[13][5]       memory_reg_13__5_
fifo            cell    memory_reg[13][6]       memory_reg_13__6_
fifo            cell    memory_reg[13][7]       memory_reg_13__7_
fifo            cell    memory_reg[15][0]       memory_reg_15__0_
fifo            cell    memory_reg[15][1]       memory_reg_15__1_
fifo            cell    memory_reg[15][2]       memory_reg_15__2_
fifo            cell    memory_reg[15][3]       memory_reg_15__3_
fifo            cell    memory_reg[15][4]       memory_reg_15__4_
fifo            cell    memory_reg[15][5]       memory_reg_15__5_
fifo            cell    memory_reg[15][6]       memory_reg_15__6_
fifo            cell    memory_reg[15][7]       memory_reg_15__7_
fifo            cell    read_pointer_gray_reg[4] read_pointer_gray_reg_4_
fifo            cell    read_pointer_gray_reg[3] read_pointer_gray_reg_3_
fifo            cell    read_pointer_gray_reg[2] read_pointer_gray_reg_2_
fifo            cell    read_pointer_gray_reg[1] read_pointer_gray_reg_1_
fifo            cell    read_pointer_gray_reg[0] read_pointer_gray_reg_0_
fifo            cell    write_pointer_gray_reg[0] write_pointer_gray_reg_0_
fifo            cell    write_pointer_gray_reg[4] write_pointer_gray_reg_4_
fifo            cell    write_pointer_gray_reg[3] write_pointer_gray_reg_3_
fifo            cell    write_pointer_gray_reg[2] write_pointer_gray_reg_2_
fifo            cell    write_pointer_gray_reg[1] write_pointer_gray_reg_1_
fifo            cell    write_pointer_reg[0]    write_pointer_reg_0_
fifo            cell    write_pointer_reg[4]    write_pointer_reg_4_
fifo            cell    write_pointer_reg[3]    write_pointer_reg_3_
fifo            cell    write_pointer_reg[2]    write_pointer_reg_2_
fifo            cell    write_pointer_reg[1]    write_pointer_reg_1_
fifo            cell    read_pointer_reg[0]     read_pointer_reg_0_
fifo            cell    read_pointer_reg[4]     read_pointer_reg_4_
fifo            cell    read_pointer_reg[3]     read_pointer_reg_3_
fifo            cell    read_data_reg[0]        read_data_reg_0_
fifo            cell    read_data_reg[1]        read_data_reg_1_
fifo            cell    read_data_reg[2]        read_data_reg_2_
fifo            cell    read_data_reg[3]        read_data_reg_3_
fifo            cell    read_data_reg[4]        read_data_reg_4_
fifo            cell    read_data_reg[5]        read_data_reg_5_
fifo            cell    read_data_reg[6]        read_data_reg_6_
fifo            cell    read_data_reg[7]        read_data_reg_7_
fifo            cell    read_pointer_gray_sync_w_reg[1] read_pointer_gray_sync_w_reg_1_
fifo            cell    write_pointer_gray_sync_r_reg[0] write_pointer_gray_sync_r_reg_0_
fifo            cell    write_pointer_gray_sync_r_reg[4] write_pointer_gray_sync_r_reg_4_
fifo            cell    read_pointer_reg[2]     read_pointer_reg_2_
fifo            cell    read_pointer_reg[1]     read_pointer_reg_1_
1
1
set verilogout_no_tri TRUE
TRUE
write -hierarchy -format verilog -output "${top_level}.nl.v"
Writing verilog file '/homes/user/stud/fall24/aak2250/ALD/dc/fifo/fifo.nl.v'.
1
#write_sdf -context verilog "${top_level}.temp.sdf"
write_sdc "${top_level}.syn.sdc" -version 1.7
1
write_sdf "${top_level}.syn.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/homes/user/stud/fall24/aak2250/ALD/dc/fifo/fifo.syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
# Generate report file
set maxpaths 20
20
set rpt_file "${top_level}.dc.rpt"
fifo.dc.rpt
check_design > $rpt_file
report_area  >> ${rpt_file}
report_power -hier -analysis_effort medium >> ${rpt_file}
report_design >> ${rpt_file}
report_cell >> ${rpt_file}
report_port -verbose >> ${rpt_file}
report_compile_options >> ${rpt_file}
report_constraint -all_violators -verbose >> ${rpt_file}
report_timing -path full -delay max -max_paths $maxpaths -nworst 100 >> ${rpt_file}
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs
report_timing -delay max -nworst 1 -max_paths 10000 -path full -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs.full
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_outputs] > ${top_level}.syn.critical_regs.output
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_registers -data_pins] > ${top_level}.syn.critical_regs.regs
report_timing -delay min -nworst 1 -max_paths 10000 -path short -nosplit -unique -sort_by slack > ${top_level}.syn.fast_path
quit

Memory usage for this session 253 Mbytes.
Memory usage for this session including child processes 253 Mbytes.
CPU usage for this session 98 seconds ( 0.03 hours ).
Elapsed time for this session 102 seconds ( 0.03 hours ).

Thank you...
