

================================================================
== Vitis HLS Report for 'DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4'
================================================================
* Date:           Tue Jul 23 11:39:04 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.206 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       42|       42|  0.420 us|  0.420 us|   42|   42|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_43_3_VITIS_LOOP_44_4  |       40|       40|         2|          1|          1|    40|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      79|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|      16|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      16|     142|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln43_1_fu_107_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln43_fu_124_p2         |         +|   0|  0|  12|           4|           1|
    |add_ln44_fu_184_p2         |         +|   0|  0|  10|           3|           1|
    |add_ln45_fu_168_p2         |         +|   0|  0|  14|           7|           7|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln43_fu_101_p2        |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln44_fu_130_p2        |      icmp|   0|  0|   9|           3|           4|
    |select_ln43_1_fu_144_p3    |    select|   0|  0|   4|           1|           4|
    |select_ln43_fu_136_p3      |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  79|          33|          28|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    6|         12|
    |ic_4_fu_52                            |   9|          2|    3|          6|
    |indvar_flatten_fu_60                  |   9|          2|    6|         12|
    |point1_o76_blk_n                      |   9|          2|    1|          2|
    |px_4_fu_56                            |   9|          2|    4|          8|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  63|         14|   22|         44|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |ic_4_fu_52               |  3|   0|    3|          0|
    |indvar_flatten_fu_60     |  6|   0|    6|          0|
    |px_4_fu_56               |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 16|   0|   16|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4|  return value|
|point1_o76_dout            |   in|   32|     ap_fifo|                                                             point1_o76|       pointer|
|point1_o76_num_data_valid  |   in|    2|     ap_fifo|                                                             point1_o76|       pointer|
|point1_o76_fifo_cap        |   in|    2|     ap_fifo|                                                             point1_o76|       pointer|
|point1_o76_empty_n         |   in|    1|     ap_fifo|                                                             point1_o76|       pointer|
|point1_o76_read            |  out|    1|     ap_fifo|                                                             point1_o76|       pointer|
|line_buf_address0          |  out|    7|   ap_memory|                                                               line_buf|         array|
|line_buf_ce0               |  out|    1|   ap_memory|                                                               line_buf|         array|
|line_buf_we0               |  out|    1|   ap_memory|                                                               line_buf|         array|
|line_buf_d0                |  out|   32|   ap_memory|                                                               line_buf|         array|
+---------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

