# Synopsys Constraint Checker(syntax only), version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Sun Nov 12 01:55:07 2023


##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                              Requested     Requested     Clock                             Clock                     Clock
Clock                              Frequency     Period        Type                              Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------
System                             1.0 MHz       1000.000      system                            system_clkgroup           1    
top|PACKAGEPIN                     3.9 MHz       258.847       inferred                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock     55.1 MHz      18.145        derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     32   
================================================================================================================================
